{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1527177859327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1527177859328 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 24 09:04:09 2018 " "Processing started: Thu May 24 09:04:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1527177859328 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1527177859328 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1527177859328 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1527177863431 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "mysystem.qsys " "Elaborating Qsys system entity \"mysystem.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527177878421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.24.09:04:45 Progress: Loading fpgastuf/mysystem.qsys " "2018.05.24.09:04:45 Progress: Loading fpgastuf/mysystem.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177885484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.24.09:04:46 Progress: Reading input file " "2018.05.24.09:04:46 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177886076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.24.09:04:46 Progress: Adding SDRAM \[altera_avalon_new_sdram_controller 15.0\] " "2018.05.24.09:04:46 Progress: Adding SDRAM \[altera_avalon_new_sdram_controller 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177886292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.24.09:04:46 Progress: Parameterizing module SDRAM " "2018.05.24.09:04:46 Progress: Parameterizing module SDRAM" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177886429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.24.09:04:46 Progress: Adding ce1_0 \[ce1 1.0\] " "2018.05.24.09:04:46 Progress: Adding ce1_0 \[ce1 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177886436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.24.09:04:48 Progress: Parameterizing module ce1_0 " "2018.05.24.09:04:48 Progress: Parameterizing module ce1_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177888946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.24.09:04:48 Progress: Adding hps_0 \[altera_hps 15.0\] " "2018.05.24.09:04:48 Progress: Adding hps_0 \[altera_hps 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177888947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.24.09:04:53 Progress: Parameterizing module hps_0 " "2018.05.24.09:04:53 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177893173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.24.09:04:53 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 15.0\] " "2018.05.24.09:04:53 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177893211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.24.09:04:53 Progress: Parameterizing module jtag_uart_0 " "2018.05.24.09:04:53 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177893231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.24.09:04:53 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.0\] " "2018.05.24.09:04:53 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177893233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.24.09:04:53 Progress: Parameterizing module onchip_memory2_0 " "2018.05.24.09:04:53 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177893255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.24.09:04:53 Progress: Adding sys_clk \[altera_up_avalon_sys_sdram_pll 15.0\] " "2018.05.24.09:04:53 Progress: Adding sys_clk \[altera_up_avalon_sys_sdram_pll 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177893256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.24.09:04:53 Progress: Parameterizing module sys_clk " "2018.05.24.09:04:53 Progress: Parameterizing module sys_clk" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177893299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.24.09:04:53 Progress: Building connections " "2018.05.24.09:04:53 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177893300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.24.09:04:53 Progress: Parameterizing connections " "2018.05.24.09:04:53 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177893375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.24.09:04:53 Progress: Validating " "2018.05.24.09:04:53 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177893379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.24.09:05:21 Progress: Done reading input file " "2018.05.24.09:05:21 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177921221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mysystem.hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Mysystem.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177923823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mysystem.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Mysystem.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177923824 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Mysystem.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Mysystem.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1527177923825 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Mysystem.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Mysystem.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1527177923825 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Mysystem.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist " "Mysystem.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1527177923825 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Mysystem.hps_0.h2f_lw_axi_master/ce1_0.avalon_slave_0: ce1_0.avalon_slave_0 does not have byteenables. Writes from narrow master hps_0.h2f_lw_axi_master may result in data corruption. " "Mysystem.hps_0.h2f_lw_axi_master/ce1_0.avalon_slave_0: ce1_0.avalon_slave_0 does not have byteenables. Writes from narrow master hps_0.h2f_lw_axi_master may result in data corruption." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1527177923831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mysystem: Generating mysystem \"mysystem\" for QUARTUS_SYNTH " "Mysystem: Generating mysystem \"mysystem\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177946888 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender " "Hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1527177953985 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender " "Hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1527177953986 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender " "Hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1527177953987 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender " "Hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1527177953988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: Starting RTL generation for module 'mysystem_SDRAM' " "SDRAM: Starting RTL generation for module 'mysystem_SDRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177958974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM:   Generation command is \[exec /home/nicholas/altera/15.0/quartus/linux64/perl/bin/perl -I /home/nicholas/altera/15.0/quartus/linux64/perl/lib -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin/europa -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin -I /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=mysystem_SDRAM --dir=/tmp/alt7675_58023129834372845.dir/0001_SDRAM_gen/ --quartus_dir=/home/nicholas/altera/15.0/quartus --verilog --config=/tmp/alt7675_58023129834372845.dir/0001_SDRAM_gen//mysystem_SDRAM_component_configuration.pl  --do_build_sim=0  \] " "SDRAM:   Generation command is \[exec /home/nicholas/altera/15.0/quartus/linux64/perl/bin/perl -I /home/nicholas/altera/15.0/quartus/linux64/perl/lib -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin/europa -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin -I /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=mysystem_SDRAM --dir=/tmp/alt7675_58023129834372845.dir/0001_SDRAM_gen/ --quartus_dir=/home/nicholas/altera/15.0/quartus --verilog --config=/tmp/alt7675_58023129834372845.dir/0001_SDRAM_gen//mysystem_SDRAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177958974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: Done RTL generation for module 'mysystem_SDRAM' " "SDRAM: Done RTL generation for module 'mysystem_SDRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177959370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: \"mysystem\" instantiated altera_avalon_new_sdram_controller \"SDRAM\" " "SDRAM: \"mysystem\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177959372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ce1_0: \"mysystem\" instantiated ce1 \"ce1_0\" " "Ce1_0: \"mysystem\" instantiated ce1 \"ce1_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177959374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177959376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177960257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177960850 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1527177960855 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1527177960855 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: set_interface_assignment: Interface \"hps_io\" does not exist " "Hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1527177961292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"mysystem\" instantiated altera_hps \"hps_0\" " "Hps_0: \"mysystem\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177961949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'mysystem_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'mysystem_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177961966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec /home/nicholas/altera/15.0/quartus/linux64/perl/bin/perl -I /home/nicholas/altera/15.0/quartus/linux64/perl/lib -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin/europa -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin -I /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=mysystem_jtag_uart_0 --dir=/tmp/alt7675_58023129834372845.dir/0003_jtag_uart_0_gen/ --quartus_dir=/home/nicholas/altera/15.0/quartus --verilog --config=/tmp/alt7675_58023129834372845.dir/0003_jtag_uart_0_gen//mysystem_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec /home/nicholas/altera/15.0/quartus/linux64/perl/bin/perl -I /home/nicholas/altera/15.0/quartus/linux64/perl/lib -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin/europa -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin -I /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=mysystem_jtag_uart_0 --dir=/tmp/alt7675_58023129834372845.dir/0003_jtag_uart_0_gen/ --quartus_dir=/home/nicholas/altera/15.0/quartus --verilog --config=/tmp/alt7675_58023129834372845.dir/0003_jtag_uart_0_gen//mysystem_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177961966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'mysystem_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'mysystem_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177962282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"mysystem\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"mysystem\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177962283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'mysystem_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'mysystem_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177962295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec /home/nicholas/altera/15.0/quartus/linux64/perl/bin/perl -I /home/nicholas/altera/15.0/quartus/linux64/perl/lib -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin/europa -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin -I /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=mysystem_onchip_memory2_0 --dir=/tmp/alt7675_58023129834372845.dir/0004_onchip_memory2_0_gen/ --quartus_dir=/home/nicholas/altera/15.0/quartus --verilog --config=/tmp/alt7675_58023129834372845.dir/0004_onchip_memory2_0_gen//mysystem_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec /home/nicholas/altera/15.0/quartus/linux64/perl/bin/perl -I /home/nicholas/altera/15.0/quartus/linux64/perl/lib -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin/europa -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin -I /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=mysystem_onchip_memory2_0 --dir=/tmp/alt7675_58023129834372845.dir/0004_onchip_memory2_0_gen/ --quartus_dir=/home/nicholas/altera/15.0/quartus --verilog --config=/tmp/alt7675_58023129834372845.dir/0004_onchip_memory2_0_gen//mysystem_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177962295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'mysystem_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'mysystem_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177962516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"mysystem\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"mysystem\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177962519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk: \"mysystem\" instantiated altera_up_avalon_sys_sdram_pll \"sys_clk\" " "Sys_clk: \"mysystem\" instantiated altera_up_avalon_sys_sdram_pll \"sys_clk\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177962874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177963252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177963342 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"mysystem\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"mysystem\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177963954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177964210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177964269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"mysystem\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"mysystem\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177964603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"mysystem\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"mysystem\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177964622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper_001: \"mysystem\" instantiated altera_irq_mapper \"irq_mapper_001\" " "Irq_mapper_001: \"mysystem\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177964638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"mysystem\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"mysystem\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177964640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177964811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177964943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"sys_clk\" instantiated altera_pll \"sys_pll\" " "Sys_pll: \"sys_clk\" instantiated altera_pll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177965014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"sys_clk\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"sys_clk\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177965015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\" " "Onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177965016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\" " "Hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177965018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\" " "Onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177965020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"onchip_memory2_0_s1_agent_rsp_fifo\" " "Onchip_memory2_0_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"onchip_memory2_0_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177965021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177965036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177965046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177965056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_axi_master_wr_limiter\" " "Hps_0_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_axi_master_wr_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177965059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177965061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\" " "Onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177965066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177965068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177965069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177965086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177965138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177965154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177965206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177965209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"onchip_memory2_0_s1_rsp_width_adapter\" " "Onchip_memory2_0_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"onchip_memory2_0_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177965213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177965215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177965215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177965253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177965294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177965306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177965317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177965327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177965343 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177965408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177965409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177965426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177965478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177965479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177965518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177998738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177998748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177998762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177998768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mysystem: Done \"mysystem\" with 44 modules, 103 files " "Mysystem: Done \"mysystem\" with 44 modules, 103 files" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527177998768 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "mysystem.qsys " "Finished elaborating Qsys system entity \"mysystem.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178001685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chessEngineMemoryWrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file chessEngineMemoryWrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 chessEngineMemoryWrapper " "Found entity 1: chessEngineMemoryWrapper" {  } { { "chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/chessEngineMemoryWrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chessEngine.v 1 1 " "Found 1 design units, including 1 entities, in source file chessEngine.v" { { "Info" "ISGN_ENTITY_NAME" "1 chessEngine " "Found entity 1: chessEngine" {  } { { "chessEngine.v" "" { Text "/home/nicholas/Downloads/fpgastuf/chessEngine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/mysystem.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/mysystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem " "Found entity 1: mysystem" {  } { { "mysystem/synthesis/mysystem.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/mysystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "mysystem/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "mysystem/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_irq_mapper_001 " "Found entity 1: mysystem_irq_mapper_001" {  } { { "mysystem/synthesis/submodules/mysystem_irq_mapper_001.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_irq_mapper " "Found entity 1: mysystem_irq_mapper" {  } { { "mysystem/synthesis/submodules/mysystem_irq_mapper.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_1 " "Found entity 1: mysystem_mm_interconnect_1" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_1_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_1_avalon_st_adapter_001 " "Found entity 1: mysystem_mm_interconnect_1_avalon_st_adapter_001" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_avalon_st_adapter_001.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: mysystem_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_avalon_st_adapter " "Found entity 1: mysystem_mm_interconnect_0_avalon_st_adapter" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "mysystem/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysystem/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "mysystem/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008346 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "mysystem/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_1_rsp_mux " "Found entity 1: mysystem_mm_interconnect_1_rsp_mux" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_1_rsp_demux " "Found entity 1: mysystem_mm_interconnect_1_rsp_demux" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_demux.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_1_cmd_mux " "Found entity 1: mysystem_mm_interconnect_1_cmd_mux" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_1_cmd_demux " "Found entity 1: mysystem_mm_interconnect_1_cmd_demux" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008369 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008369 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008369 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008369 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008369 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527178008379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "mysystem/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "mysystem/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527178008385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "mysystem/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "mysystem/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "mysystem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "mysystem/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "mysystem/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysystem/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "mysystem/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008401 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "mysystem/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "mysystem/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008406 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mysystem_mm_interconnect_1_router_003.sv(48) " "Verilog HDL Declaration information at mysystem_mm_interconnect_1_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_003.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527178008408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mysystem_mm_interconnect_1_router_003.sv(49) " "Verilog HDL Declaration information at mysystem_mm_interconnect_1_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_003.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527178008408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_1_router_003_default_decode " "Found entity 1: mysystem_mm_interconnect_1_router_003_default_decode" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_003.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008409 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_mm_interconnect_1_router_003 " "Found entity 2: mysystem_mm_interconnect_1_router_003" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_003.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008409 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mysystem_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at mysystem_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_002.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527178008411 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mysystem_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at mysystem_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_002.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527178008412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_1_router_002_default_decode " "Found entity 1: mysystem_mm_interconnect_1_router_002_default_decode" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_002.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008413 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_mm_interconnect_1_router_002 " "Found entity 2: mysystem_mm_interconnect_1_router_002" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_002.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008413 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mysystem_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at mysystem_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527178008414 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mysystem_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at mysystem_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527178008414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_1_router_default_decode " "Found entity 1: mysystem_mm_interconnect_1_router_default_decode" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008415 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_mm_interconnect_1_router " "Found entity 2: mysystem_mm_interconnect_1_router" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "mysystem/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "mysystem/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "mysystem/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0 " "Found entity 1: mysystem_mm_interconnect_0" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: mysystem_mm_interconnect_0_avalon_st_adapter_001" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_rsp_mux " "Found entity 1: mysystem_mm_interconnect_0_rsp_mux" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_rsp_demux " "Found entity 1: mysystem_mm_interconnect_0_rsp_demux" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_cmd_mux " "Found entity 1: mysystem_mm_interconnect_0_cmd_mux" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_cmd_demux " "Found entity 1: mysystem_mm_interconnect_0_cmd_demux" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008451 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mysystem_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at mysystem_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_003.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527178008452 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mysystem_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at mysystem_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_003.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527178008452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_router_003_default_decode " "Found entity 1: mysystem_mm_interconnect_0_router_003_default_decode" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_003.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008453 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_mm_interconnect_0_router_003 " "Found entity 2: mysystem_mm_interconnect_0_router_003" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_003.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008453 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mysystem_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at mysystem_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_002.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527178008454 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mysystem_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at mysystem_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_002.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527178008455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_router_002_default_decode " "Found entity 1: mysystem_mm_interconnect_0_router_002_default_decode" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_002.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008456 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_mm_interconnect_0_router_002 " "Found entity 2: mysystem_mm_interconnect_0_router_002" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_002.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008456 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mysystem_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at mysystem_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527178008457 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mysystem_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at mysystem_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527178008457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_router_default_decode " "Found entity 1: mysystem_mm_interconnect_0_router_default_decode" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008458 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_mm_interconnect_0_router " "Found entity 2: mysystem_mm_interconnect_0_router" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_sys_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_sys_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_sys_clk " "Found entity 1: mysystem_sys_clk" {  } { { "mysystem/synthesis/submodules/mysystem_sys_clk.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_sys_clk.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "mysystem/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_sys_clk_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_sys_clk_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_sys_clk_sys_pll " "Found entity 1: mysystem_sys_clk_sys_pll" {  } { { "mysystem/synthesis/submodules/mysystem_sys_clk_sys_pll.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_sys_clk_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_onchip_memory2_0 " "Found entity 1: mysystem_onchip_memory2_0" {  } { { "mysystem/synthesis/submodules/mysystem_onchip_memory2_0.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_jtag_uart_0_sim_scfifo_w " "Found entity 1: mysystem_jtag_uart_0_sim_scfifo_w" {  } { { "mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008470 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_jtag_uart_0_scfifo_w " "Found entity 2: mysystem_jtag_uart_0_scfifo_w" {  } { { "mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008470 ""} { "Info" "ISGN_ENTITY_NAME" "3 mysystem_jtag_uart_0_sim_scfifo_r " "Found entity 3: mysystem_jtag_uart_0_sim_scfifo_r" {  } { { "mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008470 ""} { "Info" "ISGN_ENTITY_NAME" "4 mysystem_jtag_uart_0_scfifo_r " "Found entity 4: mysystem_jtag_uart_0_scfifo_r" {  } { { "mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008470 ""} { "Info" "ISGN_ENTITY_NAME" "5 mysystem_jtag_uart_0 " "Found entity 5: mysystem_jtag_uart_0" {  } { { "mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_hps_0 " "Found entity 1: mysystem_hps_0" {  } { { "mysystem/synthesis/submodules/mysystem_hps_0.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_hps_0_hps_io " "Found entity 1: mysystem_hps_0_hps_io" {  } { { "mysystem/synthesis/submodules/mysystem_hps_0_hps_io.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "mysystem/synthesis/submodules/hps_sdram.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "mysystem/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "mysystem/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "mysystem/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "mysystem/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "mysystem/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_hps_0_hps_io_border " "Found entity 1: mysystem_hps_0_hps_io_border" {  } { { "mysystem/synthesis/submodules/mysystem_hps_0_hps_io_border.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_hps_0_fpga_interfaces " "Found entity 1: mysystem_hps_0_fpga_interfaces" {  } { { "mysystem/synthesis/submodules/mysystem_hps_0_fpga_interfaces.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/chessEngine.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/chessEngine.v" { { "Info" "ISGN_ENTITY_NAME" "1 chessEngine " "Found entity 1: chessEngine" {  } { { "mysystem/synthesis/submodules/chessEngine.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 chessEngineMemoryWrapper " "Found entity 1: chessEngineMemoryWrapper" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_SDRAM.v 2 2 " "Found 2 design units, including 2 entities, in source file mysystem/synthesis/submodules/mysystem_SDRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_SDRAM_input_efifo_module " "Found entity 1: mysystem_SDRAM_input_efifo_module" {  } { { "mysystem/synthesis/submodules/mysystem_SDRAM.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008586 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_SDRAM " "Found entity 2: mysystem_SDRAM" {  } { { "mysystem/synthesis/submodules/mysystem_SDRAM.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_SDRAM.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008586 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "lab2.v(87) " "Verilog HDL Module Instantiation warning at lab2.v(87): ignored dangling comma in List of Port Connections" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 87 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1527178008587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2 " "Found entity 1: lab2" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178008588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008588 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/mysystem.v /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/mysystem.v " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/mysystem.v\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/mysystem.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/mysystem.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/mysystem.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008589 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008590 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_avalon_sc_fifo.v /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008591 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_avalon_st_pipeline_base.v /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008591 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_avalon_st_pipeline_stage.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_avalon_st_pipeline_stage.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_avalon_st_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008592 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_default_burst_converter.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_default_burst_converter.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_default_burst_converter.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_default_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_default_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_default_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008592 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_incr_burst_converter.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_incr_burst_converter.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_incr_burst_converter.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_incr_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_incr_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_incr_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008593 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_mem_if_dll_cyclonev.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_mem_if_dll_cyclonev.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_mem_if_dll_cyclonev.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_mem_if_dll_cyclonev.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_mem_if_dll_cyclonev.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_mem_if_dll_cyclonev.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008593 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008594 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_mem_if_hhp_qseq_synth_top.v /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_mem_if_hhp_qseq_synth_top.v\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_mem_if_hhp_qseq_synth_top.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_mem_if_hhp_qseq_synth_top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008595 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_mem_if_oct_cyclonev.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_mem_if_oct_cyclonev.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_mem_if_oct_cyclonev.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_mem_if_oct_cyclonev.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_mem_if_oct_cyclonev.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_mem_if_oct_cyclonev.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008595 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_merlin_address_alignment.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_address_alignment.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_merlin_address_alignment.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_address_alignment.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_merlin_address_alignment.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008596 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_merlin_arbitrator.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008596 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_merlin_axi_master_ni.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_axi_master_ni.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_merlin_axi_master_ni.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_axi_master_ni.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_merlin_axi_master_ni.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_merlin_axi_master_ni.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008597 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_merlin_burst_adapter.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_merlin_burst_adapter.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_merlin_burst_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_merlin_burst_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008597 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_merlin_burst_adapter_13_1.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_merlin_burst_adapter_13_1.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_merlin_burst_adapter_13_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_merlin_burst_adapter_13_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008598 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_merlin_burst_adapter_new.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_burst_adapter_new.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_merlin_burst_adapter_new.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_burst_adapter_new.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_merlin_burst_adapter_new.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_merlin_burst_adapter_new.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008599 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_merlin_burst_adapter_uncmpr.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_merlin_burst_adapter_uncmpr.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_merlin_burst_adapter_uncmpr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_merlin_burst_adapter_uncmpr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008599 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_merlin_burst_uncompressor.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008600 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_merlin_reorder_memory.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_reorder_memory.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_merlin_reorder_memory.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_merlin_reorder_memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008600 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_merlin_slave_agent.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008601 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_merlin_slave_translator.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008601 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_merlin_traffic_limiter.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_traffic_limiter.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_merlin_traffic_limiter.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_traffic_limiter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_merlin_traffic_limiter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_merlin_traffic_limiter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008602 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_merlin_width_adapter.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_width_adapter.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_merlin_width_adapter.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_width_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_merlin_width_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_merlin_width_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008602 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_reset_controller.v /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_reset_controller.v " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008603 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_reset_synchronizer.v /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_reset_synchronizer.v " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008603 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_up_avalon_reset_from_locked_signal.v /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_up_avalon_reset_from_locked_signal.v\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_up_avalon_reset_from_locked_signal.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_up_avalon_reset_from_locked_signal.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008604 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_wrap_burst_converter.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_wrap_burst_converter.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/altera_wrap_burst_converter.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_wrap_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_wrap_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_wrap_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008604 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/chessEngine.v /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngine.v " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/chessEngine.v\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngine.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/chessEngine.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/chessEngine.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008605 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/chessEngineMemoryWrapper.v /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/chessEngineMemoryWrapper.v\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/chessEngineMemoryWrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/chessEngineMemoryWrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008606 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/hps_sdram.v /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram.v " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/hps_sdram.v\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/hps_sdram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/hps_sdram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008607 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/hps_sdram_p0.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/hps_sdram_p0.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/hps_sdram_p0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/hps_sdram_p0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008607 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008608 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/hps_sdram_p0_acv_hard_io_pads.v /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/hps_sdram_p0_acv_hard_io_pads.v\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/hps_sdram_p0_acv_hard_io_pads.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/hps_sdram_p0_acv_hard_io_pads.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008608 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/hps_sdram_p0_acv_hard_memphy.v /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/hps_sdram_p0_acv_hard_memphy.v\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/hps_sdram_p0_acv_hard_memphy.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/hps_sdram_p0_acv_hard_memphy.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008609 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/hps_sdram_p0_acv_ldc.v /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_acv_ldc.v " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/hps_sdram_p0_acv_ldc.v\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_acv_ldc.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/hps_sdram_p0_acv_ldc.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/hps_sdram_p0_acv_ldc.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008609 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/hps_sdram_p0_altdqdqs.v /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_altdqdqs.v " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/hps_sdram_p0_altdqdqs.v\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_altdqdqs.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/hps_sdram_p0_altdqdqs.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/hps_sdram_p0_altdqdqs.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008609 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/hps_sdram_p0_clock_pair_generator.v /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/hps_sdram_p0_clock_pair_generator.v\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/hps_sdram_p0_clock_pair_generator.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/hps_sdram_p0_clock_pair_generator.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008656 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/hps_sdram_p0_generic_ddio.v /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_generic_ddio.v " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/hps_sdram_p0_generic_ddio.v\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_generic_ddio.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/hps_sdram_p0_generic_ddio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/hps_sdram_p0_generic_ddio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008656 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/hps_sdram_p0_iss_probe.v /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_iss_probe.v " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/hps_sdram_p0_iss_probe.v\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_iss_probe.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/hps_sdram_p0_iss_probe.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/hps_sdram_p0_iss_probe.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008657 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/hps_sdram_p0_phy_csr.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_phy_csr.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/hps_sdram_p0_phy_csr.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_phy_csr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/hps_sdram_p0_phy_csr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/hps_sdram_p0_phy_csr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008657 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/hps_sdram_p0_reset.v /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_reset.v " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/hps_sdram_p0_reset.v\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_reset.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/hps_sdram_p0_reset.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/hps_sdram_p0_reset.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008658 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/hps_sdram_p0_reset_sync.v /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_reset_sync.v " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/hps_sdram_p0_reset_sync.v\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_reset_sync.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/hps_sdram_p0_reset_sync.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/hps_sdram_p0_reset_sync.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008658 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/hps_sdram_pll.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_pll.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/hps_sdram_pll.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_pll.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/hps_sdram_pll.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/hps_sdram_pll.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008658 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_SDRAM.v /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_SDRAM.v " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_SDRAM.v\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_SDRAM.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_SDRAM.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_SDRAM.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008659 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_hps_0.v /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_hps_0.v " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_hps_0.v\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_hps_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_hps_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_hps_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008660 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_hps_0_fpga_interfaces.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_hps_0_fpga_interfaces.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_hps_0_fpga_interfaces.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_hps_0_fpga_interfaces.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_hps_0_fpga_interfaces.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_hps_0_fpga_interfaces.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008660 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_hps_0_hps_io.v /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_hps_0_hps_io.v " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_hps_0_hps_io.v\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_hps_0_hps_io.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_hps_0_hps_io.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_hps_0_hps_io.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008660 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_hps_0_hps_io_border.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_hps_0_hps_io_border.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_hps_0_hps_io_border.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_hps_0_hps_io_border.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_hps_0_hps_io_border.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_hps_0_hps_io_border.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008661 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_irq_mapper.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_irq_mapper.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_irq_mapper.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008661 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_irq_mapper_001.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_irq_mapper_001.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_irq_mapper_001.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_irq_mapper_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_irq_mapper_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_irq_mapper_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008662 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_jtag_uart_0.v /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_jtag_uart_0.v " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_jtag_uart_0.v\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_jtag_uart_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_jtag_uart_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_jtag_uart_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008662 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008663 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter.v /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter.v " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008664 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001.v /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001.v " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001.v\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008664 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008665 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008665 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_demux.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_demux.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008666 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_mux.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_mux.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008666 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008666 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_002.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_002.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008667 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_003.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_003.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_003.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008667 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_demux.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_demux.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008668 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_mux.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_mux.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008668 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_1.v /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_1.v\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_1.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008669 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_1_avalon_st_adapter_001.v /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_avalon_st_adapter_001.v " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_1_avalon_st_adapter_001.v\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_avalon_st_adapter_001.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_1_avalon_st_adapter_001.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_1_avalon_st_adapter_001.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008670 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008670 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_1_cmd_demux.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_demux.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_1_cmd_demux.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_1_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_1_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008671 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_1_cmd_mux.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_mux.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_1_cmd_mux.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_1_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_1_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008671 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_1_router.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_1_router.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_1_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_1_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008671 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_1_router_002.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_002.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_1_router_002.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_1_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_1_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008672 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_1_router_003.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_003.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_1_router_003.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_1_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_1_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008672 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_1_rsp_demux.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_demux.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_1_rsp_demux.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_1_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_1_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008673 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_1_rsp_mux.sv /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_mux.sv " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_mm_interconnect_1_rsp_mux.sv\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_1_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_1_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008673 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_onchip_memory2_0.v /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_onchip_memory2_0.v " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_onchip_memory2_0.v\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_onchip_memory2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_onchip_memory2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_onchip_memory2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008674 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_sys_clk.v /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_sys_clk.v " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_sys_clk.v\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_sys_clk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_sys_clk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_sys_clk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008674 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_sys_clk_sys_pll.v /home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_sys_clk_sys_pll.v " "File \"/home/nicholas/Downloads/fpgastuf/db/ip/mysystem/submodules/mysystem_sys_clk_sys_pll.v\" is a duplicate of already analyzed file \"/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_sys_clk_sys_pll.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527178008674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_sys_clk_sys_pll.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_sys_clk_sys_pll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178008674 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a2b8 chessEngine.v(1167) " "Verilog HDL Implicit Net warning at chessEngine.v(1167): created implicit net for \"a2b8\"" {  } { { "chessEngine.v" "" { Text "/home/nicholas/Downloads/fpgastuf/chessEngine.v" 1167 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178008675 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h2g8 chessEngine.v(1467) " "Verilog HDL Implicit Net warning at chessEngine.v(1467): created implicit net for \"h2g8\"" {  } { { "chessEngine.v" "" { Text "/home/nicholas/Downloads/fpgastuf/chessEngine.v" 1467 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178008675 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b5a7 chessEngine.v(2239) " "Verilog HDL Implicit Net warning at chessEngine.v(2239): created implicit net for \"b5a7\"" {  } { { "chessEngine.v" "" { Text "/home/nicholas/Downloads/fpgastuf/chessEngine.v" 2239 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178008675 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "mysystem/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178008675 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a2b8 chessEngine.v(1167) " "Verilog HDL Implicit Net warning at chessEngine.v(1167): created implicit net for \"a2b8\"" {  } { { "mysystem/synthesis/submodules/chessEngine.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngine.v" 1167 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178008675 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h2g8 chessEngine.v(1467) " "Verilog HDL Implicit Net warning at chessEngine.v(1467): created implicit net for \"h2g8\"" {  } { { "mysystem/synthesis/submodules/chessEngine.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngine.v" 1467 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178008675 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b5a7 chessEngine.v(2239) " "Verilog HDL Implicit Net warning at chessEngine.v(2239): created implicit net for \"b5a7\"" {  } { { "mysystem/synthesis/submodules/chessEngine.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngine.v" 2239 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178008675 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mysystem_SDRAM.v(316) " "Verilog HDL or VHDL warning at mysystem_SDRAM.v(316): conditional expression evaluates to a constant" {  } { { "mysystem/synthesis/submodules/mysystem_SDRAM.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_SDRAM.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1527178008681 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mysystem_SDRAM.v(326) " "Verilog HDL or VHDL warning at mysystem_SDRAM.v(326): conditional expression evaluates to a constant" {  } { { "mysystem/synthesis/submodules/mysystem_SDRAM.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_SDRAM.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1527178008681 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mysystem_SDRAM.v(336) " "Verilog HDL or VHDL warning at mysystem_SDRAM.v(336): conditional expression evaluates to a constant" {  } { { "mysystem/synthesis/submodules/mysystem_SDRAM.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_SDRAM.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1527178008681 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mysystem_SDRAM.v(680) " "Verilog HDL or VHDL warning at mysystem_SDRAM.v(680): conditional expression evaluates to a constant" {  } { { "mysystem/synthesis/submodules/mysystem_SDRAM.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_SDRAM.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1527178008683 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2 " "Elaborating entity \"lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1527178008872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem mysystem:u0 " "Elaborating entity \"mysystem\" for hierarchy \"mysystem:u0\"" {  } { { "lab2.v" "u0" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178008893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_SDRAM mysystem:u0\|mysystem_SDRAM:sdram " "Elaborating entity \"mysystem_SDRAM\" for hierarchy \"mysystem:u0\|mysystem_SDRAM:sdram\"" {  } { { "mysystem/synthesis/mysystem.v" "sdram" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/mysystem.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178008966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_SDRAM_input_efifo_module mysystem:u0\|mysystem_SDRAM:sdram\|mysystem_SDRAM_input_efifo_module:the_mysystem_SDRAM_input_efifo_module " "Elaborating entity \"mysystem_SDRAM_input_efifo_module\" for hierarchy \"mysystem:u0\|mysystem_SDRAM:sdram\|mysystem_SDRAM_input_efifo_module:the_mysystem_SDRAM_input_efifo_module\"" {  } { { "mysystem/synthesis/submodules/mysystem_SDRAM.v" "the_mysystem_SDRAM_input_efifo_module" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_SDRAM.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178009059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chessEngineMemoryWrapper mysystem:u0\|chessEngineMemoryWrapper:ce1_0 " "Elaborating entity \"chessEngineMemoryWrapper\" for hierarchy \"mysystem:u0\|chessEngineMemoryWrapper:ce1_0\"" {  } { { "mysystem/synthesis/mysystem.v" "ce1_0" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/mysystem.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178009102 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "readdata\[255..64\] chessEngineMemoryWrapper.v(5) " "Output port \"readdata\[255..64\]\" at chessEngineMemoryWrapper.v(5) has no driver" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1527178009117 "|lab2|mysystem:u0|chessEngineMemoryWrapper:ce1_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chessEngine mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c " "Elaborating entity \"chessEngine\" for hierarchy \"mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\"" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "c" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178009163 ""}
{ "Warning" "WSGN_SEARCH_FILE" "square.v 1 1 " "Using design file square.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 square " "Found entity 1: square" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178009325 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1527178009325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a1 " "Elaborating entity \"square\" for hierarchy \"mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a1\"" {  } { { "mysystem/synthesis/submodules/chessEngine.v" "a1" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngine.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178009328 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "movebit square.v(30) " "Verilog HDL Always Construct warning at square.v(30): inferring latch(es) for variable \"movebit\", which holds its previous value in one or more paths through the always construct" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527178009337 "|lab2|mysystem:u0|chessEngineMemoryWrapper:ce1_0|chessEngine:c|square:a1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_tl square.v(30) " "Verilog HDL Always Construct warning at square.v(30): inferring latch(es) for variable \"out_tl\", which holds its previous value in one or more paths through the always construct" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527178009337 "|lab2|mysystem:u0|chessEngineMemoryWrapper:ce1_0|chessEngine:c|square:a1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_midt square.v(30) " "Verilog HDL Always Construct warning at square.v(30): inferring latch(es) for variable \"out_midt\", which holds its previous value in one or more paths through the always construct" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527178009337 "|lab2|mysystem:u0|chessEngineMemoryWrapper:ce1_0|chessEngine:c|square:a1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_tr square.v(30) " "Verilog HDL Always Construct warning at square.v(30): inferring latch(es) for variable \"out_tr\", which holds its previous value in one or more paths through the always construct" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527178009337 "|lab2|mysystem:u0|chessEngineMemoryWrapper:ce1_0|chessEngine:c|square:a1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_midr square.v(30) " "Verilog HDL Always Construct warning at square.v(30): inferring latch(es) for variable \"out_midr\", which holds its previous value in one or more paths through the always construct" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527178009337 "|lab2|mysystem:u0|chessEngineMemoryWrapper:ce1_0|chessEngine:c|square:a1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_br square.v(30) " "Verilog HDL Always Construct warning at square.v(30): inferring latch(es) for variable \"out_br\", which holds its previous value in one or more paths through the always construct" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527178009337 "|lab2|mysystem:u0|chessEngineMemoryWrapper:ce1_0|chessEngine:c|square:a1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_midb square.v(30) " "Verilog HDL Always Construct warning at square.v(30): inferring latch(es) for variable \"out_midb\", which holds its previous value in one or more paths through the always construct" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527178009337 "|lab2|mysystem:u0|chessEngineMemoryWrapper:ce1_0|chessEngine:c|square:a1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_bl square.v(30) " "Verilog HDL Always Construct warning at square.v(30): inferring latch(es) for variable \"out_bl\", which holds its previous value in one or more paths through the always construct" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527178009337 "|lab2|mysystem:u0|chessEngineMemoryWrapper:ce1_0|chessEngine:c|square:a1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_midl square.v(30) " "Verilog HDL Always Construct warning at square.v(30): inferring latch(es) for variable \"out_midl\", which holds its previous value in one or more paths through the always construct" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527178009338 "|lab2|mysystem:u0|chessEngineMemoryWrapper:ce1_0|chessEngine:c|square:a1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_klt square.v(30) " "Verilog HDL Always Construct warning at square.v(30): inferring latch(es) for variable \"out_klt\", which holds its previous value in one or more paths through the always construct" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527178009338 "|lab2|mysystem:u0|chessEngineMemoryWrapper:ce1_0|chessEngine:c|square:a1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_klb square.v(30) " "Verilog HDL Always Construct warning at square.v(30): inferring latch(es) for variable \"out_klb\", which holds its previous value in one or more paths through the always construct" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527178009338 "|lab2|mysystem:u0|chessEngineMemoryWrapper:ce1_0|chessEngine:c|square:a1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_krb square.v(30) " "Verilog HDL Always Construct warning at square.v(30): inferring latch(es) for variable \"out_krb\", which holds its previous value in one or more paths through the always construct" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527178009338 "|lab2|mysystem:u0|chessEngineMemoryWrapper:ce1_0|chessEngine:c|square:a1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_krt square.v(30) " "Verilog HDL Always Construct warning at square.v(30): inferring latch(es) for variable \"out_krt\", which holds its previous value in one or more paths through the always construct" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527178009338 "|lab2|mysystem:u0|chessEngineMemoryWrapper:ce1_0|chessEngine:c|square:a1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_ktl square.v(30) " "Verilog HDL Always Construct warning at square.v(30): inferring latch(es) for variable \"out_ktl\", which holds its previous value in one or more paths through the always construct" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527178009338 "|lab2|mysystem:u0|chessEngineMemoryWrapper:ce1_0|chessEngine:c|square:a1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_ktr square.v(30) " "Verilog HDL Always Construct warning at square.v(30): inferring latch(es) for variable \"out_ktr\", which holds its previous value in one or more paths through the always construct" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527178009338 "|lab2|mysystem:u0|chessEngineMemoryWrapper:ce1_0|chessEngine:c|square:a1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_kbl square.v(30) " "Verilog HDL Always Construct warning at square.v(30): inferring latch(es) for variable \"out_kbl\", which holds its previous value in one or more paths through the always construct" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527178009338 "|lab2|mysystem:u0|chessEngineMemoryWrapper:ce1_0|chessEngine:c|square:a1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_kbr square.v(30) " "Verilog HDL Always Construct warning at square.v(30): inferring latch(es) for variable \"out_kbr\", which holds its previous value in one or more paths through the always construct" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527178009338 "|lab2|mysystem:u0|chessEngineMemoryWrapper:ce1_0|chessEngine:c|square:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_kbr square.v(51) " "Inferred latch for \"out_kbr\" at square.v(51)" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527178009341 "|lab2|mysystem:u0|chessEngineMemoryWrapper:ce1_0|chessEngine:c|square:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_kbl square.v(51) " "Inferred latch for \"out_kbl\" at square.v(51)" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527178009341 "|lab2|mysystem:u0|chessEngineMemoryWrapper:ce1_0|chessEngine:c|square:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ktr square.v(51) " "Inferred latch for \"out_ktr\" at square.v(51)" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527178009341 "|lab2|mysystem:u0|chessEngineMemoryWrapper:ce1_0|chessEngine:c|square:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ktl square.v(51) " "Inferred latch for \"out_ktl\" at square.v(51)" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527178009341 "|lab2|mysystem:u0|chessEngineMemoryWrapper:ce1_0|chessEngine:c|square:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_krt square.v(51) " "Inferred latch for \"out_krt\" at square.v(51)" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527178009341 "|lab2|mysystem:u0|chessEngineMemoryWrapper:ce1_0|chessEngine:c|square:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_krb square.v(51) " "Inferred latch for \"out_krb\" at square.v(51)" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527178009341 "|lab2|mysystem:u0|chessEngineMemoryWrapper:ce1_0|chessEngine:c|square:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_klb square.v(51) " "Inferred latch for \"out_klb\" at square.v(51)" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527178009341 "|lab2|mysystem:u0|chessEngineMemoryWrapper:ce1_0|chessEngine:c|square:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_klt square.v(51) " "Inferred latch for \"out_klt\" at square.v(51)" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527178009341 "|lab2|mysystem:u0|chessEngineMemoryWrapper:ce1_0|chessEngine:c|square:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_midl square.v(51) " "Inferred latch for \"out_midl\" at square.v(51)" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527178009342 "|lab2|mysystem:u0|chessEngineMemoryWrapper:ce1_0|chessEngine:c|square:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_bl square.v(51) " "Inferred latch for \"out_bl\" at square.v(51)" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527178009342 "|lab2|mysystem:u0|chessEngineMemoryWrapper:ce1_0|chessEngine:c|square:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_midb square.v(51) " "Inferred latch for \"out_midb\" at square.v(51)" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527178009342 "|lab2|mysystem:u0|chessEngineMemoryWrapper:ce1_0|chessEngine:c|square:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_br square.v(51) " "Inferred latch for \"out_br\" at square.v(51)" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527178009342 "|lab2|mysystem:u0|chessEngineMemoryWrapper:ce1_0|chessEngine:c|square:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_midr square.v(51) " "Inferred latch for \"out_midr\" at square.v(51)" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527178009342 "|lab2|mysystem:u0|chessEngineMemoryWrapper:ce1_0|chessEngine:c|square:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_tr square.v(51) " "Inferred latch for \"out_tr\" at square.v(51)" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527178009342 "|lab2|mysystem:u0|chessEngineMemoryWrapper:ce1_0|chessEngine:c|square:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_midt square.v(51) " "Inferred latch for \"out_midt\" at square.v(51)" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527178009342 "|lab2|mysystem:u0|chessEngineMemoryWrapper:ce1_0|chessEngine:c|square:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_tl square.v(51) " "Inferred latch for \"out_tl\" at square.v(51)" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527178009343 "|lab2|mysystem:u0|chessEngineMemoryWrapper:ce1_0|chessEngine:c|square:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "movebit square.v(51) " "Inferred latch for \"movebit\" at square.v(51)" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527178009343 "|lab2|mysystem:u0|chessEngineMemoryWrapper:ce1_0|chessEngine:c|square:a1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_hps_0 mysystem:u0\|mysystem_hps_0:hps_0 " "Elaborating entity \"mysystem_hps_0\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\"" {  } { { "mysystem/synthesis/mysystem.v" "hps_0" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/mysystem.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178009471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_hps_0_fpga_interfaces mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"mysystem_hps_0_fpga_interfaces\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "mysystem/synthesis/submodules/mysystem_hps_0.v" "fpga_interfaces" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_hps_0.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178009520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_hps_0_hps_io mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io " "Elaborating entity \"mysystem_hps_0_hps_io\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\"" {  } { { "mysystem/synthesis/submodules/mysystem_hps_0.v" "hps_io" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_hps_0.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178009590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_hps_0_hps_io_border mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border " "Elaborating entity \"mysystem_hps_0_hps_io_border\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\"" {  } { { "mysystem/synthesis/submodules/mysystem_hps_0_hps_io.v" "border" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_hps_0_hps_io.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178009602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "mysystem/synthesis/submodules/mysystem_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_hps_0_hps_io_border.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178009610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "mysystem/synthesis/submodules/hps_sdram.v" "pll" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178009665 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "mysystem/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527178009666 "|lab2|mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "mysystem/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1527178009667 "|lab2|mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "mysystem/synthesis/submodules/hps_sdram.v" "p0" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178009673 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1527178009676 "|lab2|mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178009726 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1527178009730 "|lab2|mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527178009731 "|lab2|mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1527178009741 "|lab2|mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1527178009741 "|lab2|mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178009843 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527178009844 "|lab2|mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527178009844 "|lab2|mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178009853 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1527178009862 "|lab2|mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178009877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178009973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178010016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178010028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178010046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178010106 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178010115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178010116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178010116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178010116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178010116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178010116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178010116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178010116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178010116 ""}  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527178010116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/nicholas/Downloads/fpgastuf/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178010168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178010168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/nicholas/altera/15.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178010170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178010179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178010187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178010200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "mysystem/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178010377 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "mysystem/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1527178010379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "mysystem/synthesis/submodules/hps_sdram.v" "c0" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178010387 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527178010430 "|lab2|mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527178010430 "|lab2|mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527178010430 "|lab2|mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527178010430 "|lab2|mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527178010430 "|lab2|mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527178010431 "|lab2|mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "mysystem/synthesis/submodules/hps_sdram.v" "oct" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178010966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "mysystem/synthesis/submodules/hps_sdram.v" "dll" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178010974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_jtag_uart_0 mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"mysystem_jtag_uart_0\" for hierarchy \"mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\"" {  } { { "mysystem/synthesis/mysystem.v" "jtag_uart_0" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/mysystem.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178010981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_jtag_uart_0_scfifo_w mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w " "Elaborating entity \"mysystem_jtag_uart_0_scfifo_w\" for hierarchy \"mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\"" {  } { { "mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" "the_mysystem_jtag_uart_0_scfifo_w" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178010991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" "wfifo" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178011068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178011073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178011073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178011073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178011073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178011073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178011073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178011073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178011073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178011073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178011073 ""}  } { { "mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527178011073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/nicholas/Downloads/fpgastuf/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178011121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178011121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/nicholas/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178011123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a891 " "Found entity 1: a_dpfifo_a891" {  } { { "db/a_dpfifo_a891.tdf" "" { Text "/home/nicholas/Downloads/fpgastuf/db/a_dpfifo_a891.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178011130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178011130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a891 mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo " "Elaborating entity \"a_dpfifo_a891\" for hierarchy \"mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/nicholas/Downloads/fpgastuf/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178011132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/nicholas/Downloads/fpgastuf/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178011140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178011140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_a891.tdf" "fifo_state" { Text "/home/nicholas/Downloads/fpgastuf/db/a_dpfifo_a891.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178011142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/nicholas/Downloads/fpgastuf/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178011192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178011192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/nicholas/Downloads/fpgastuf/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178011194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_7s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_7s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_7s81 " "Found entity 1: dpram_7s81" {  } { { "db/dpram_7s81.tdf" "" { Text "/home/nicholas/Downloads/fpgastuf/db/dpram_7s81.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178011248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178011248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_7s81 mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram " "Elaborating entity \"dpram_7s81\" for hierarchy \"mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\"" {  } { { "db/a_dpfifo_a891.tdf" "FIFOram" { Text "/home/nicholas/Downloads/fpgastuf/db/a_dpfifo_a891.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178011250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b8s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b8s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b8s1 " "Found entity 1: altsyncram_b8s1" {  } { { "db/altsyncram_b8s1.tdf" "" { Text "/home/nicholas/Downloads/fpgastuf/db/altsyncram_b8s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178011306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178011306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b8s1 mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1 " "Elaborating entity \"altsyncram_b8s1\" for hierarchy \"mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\"" {  } { { "db/dpram_7s81.tdf" "altsyncram1" { Text "/home/nicholas/Downloads/fpgastuf/db/dpram_7s81.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178011308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/nicholas/Downloads/fpgastuf/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178011367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178011367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_a891.tdf" "rd_ptr_count" { Text "/home/nicholas/Downloads/fpgastuf/db/a_dpfifo_a891.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178011369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_jtag_uart_0_scfifo_r mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_r:the_mysystem_jtag_uart_0_scfifo_r " "Elaborating entity \"mysystem_jtag_uart_0_scfifo_r\" for hierarchy \"mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_r:the_mysystem_jtag_uart_0_scfifo_r\"" {  } { { "mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" "the_mysystem_jtag_uart_0_scfifo_r" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178011382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mysystem_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mysystem_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" "mysystem_jtag_uart_0_alt_jtag_atlantic" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178011499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mysystem_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mysystem_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178011517 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mysystem_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mysystem_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178011517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178011517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178011517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178011517 ""}  } { { "mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527178011517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mysystem_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mysystem_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/nicholas/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178011992 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mysystem_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mysystem_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mysystem_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mysystem_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/home/nicholas/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178011998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mysystem_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mysystem_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "/home/nicholas/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012005 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mysystem_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mysystem_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mysystem_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mysystem_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "/home/nicholas/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_onchip_memory2_0 mysystem:u0\|mysystem_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"mysystem_onchip_memory2_0\" for hierarchy \"mysystem:u0\|mysystem_onchip_memory2_0:onchip_memory2_0\"" {  } { { "mysystem/synthesis/mysystem.v" "onchip_memory2_0" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/mysystem.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mysystem:u0\|mysystem_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mysystem:u0\|mysystem_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "mysystem/synthesis/submodules/mysystem_onchip_memory2_0.v" "the_altsyncram" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mysystem:u0\|mysystem_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"mysystem:u0\|mysystem_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "mysystem/synthesis/submodules/mysystem_onchip_memory2_0.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178012063 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mysystem:u0\|mysystem_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"mysystem:u0\|mysystem_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mysystem_onchip_memory2_0.hex " "Parameter \"init_file\" = \"mysystem_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012064 ""}  } { { "mysystem/synthesis/submodules/mysystem_onchip_memory2_0.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527178012064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lej1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lej1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lej1 " "Found entity 1: altsyncram_lej1" {  } { { "db/altsyncram_lej1.tdf" "" { Text "/home/nicholas/Downloads/fpgastuf/db/altsyncram_lej1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178012122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178012122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lej1 mysystem:u0\|mysystem_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_lej1:auto_generated " "Elaborating entity \"altsyncram_lej1\" for hierarchy \"mysystem:u0\|mysystem_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_lej1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/nicholas/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_sys_clk mysystem:u0\|mysystem_sys_clk:sys_clk " "Elaborating entity \"mysystem_sys_clk\" for hierarchy \"mysystem:u0\|mysystem_sys_clk:sys_clk\"" {  } { { "mysystem/synthesis/mysystem.v" "sys_clk" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/mysystem.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_sys_clk_sys_pll mysystem:u0\|mysystem_sys_clk:sys_clk\|mysystem_sys_clk_sys_pll:sys_pll " "Elaborating entity \"mysystem_sys_clk_sys_pll\" for hierarchy \"mysystem:u0\|mysystem_sys_clk:sys_clk\|mysystem_sys_clk_sys_pll:sys_pll\"" {  } { { "mysystem/synthesis/submodules/mysystem_sys_clk.v" "sys_pll" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_sys_clk.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll mysystem:u0\|mysystem_sys_clk:sys_clk\|mysystem_sys_clk_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"mysystem:u0\|mysystem_sys_clk:sys_clk\|mysystem_sys_clk_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "mysystem/synthesis/submodules/mysystem_sys_clk_sys_pll.v" "altera_pll_i" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_sys_clk_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012368 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1527178012393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mysystem:u0\|mysystem_sys_clk:sys_clk\|mysystem_sys_clk_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"mysystem:u0\|mysystem_sys_clk:sys_clk\|mysystem_sys_clk_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "mysystem/synthesis/submodules/mysystem_sys_clk_sys_pll.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_sys_clk_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178012403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mysystem:u0\|mysystem_sys_clk:sys_clk\|mysystem_sys_clk_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"mysystem:u0\|mysystem_sys_clk:sys_clk\|mysystem_sys_clk_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 50.000000 MHz " "Parameter \"output_clock_frequency1\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012404 ""}  } { { "mysystem/synthesis/submodules/mysystem_sys_clk_sys_pll.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_sys_clk_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527178012404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal mysystem:u0\|mysystem_sys_clk:sys_clk\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"mysystem:u0\|mysystem_sys_clk:sys_clk\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "mysystem/synthesis/submodules/mysystem_sys_clk.v" "reset_from_locked" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_sys_clk.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0 mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"mysystem_mm_interconnect_0\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\"" {  } { { "mysystem/synthesis/mysystem.v" "mm_interconnect_0" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/mysystem.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "sdram_s1_translator" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "onchip_memory2_0_s1_agent" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "onchip_memory2_0_s1_agent_rsp_fifo" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "onchip_memory2_0_s1_agent_rdata_fifo" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "sdram_s1_agent" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178012997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178013124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_router mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_router:router " "Elaborating entity \"mysystem_mm_interconnect_0_router\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_router:router\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "router" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178013146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_router_default_decode mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_router:router\|mysystem_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"mysystem_mm_interconnect_0_router_default_decode\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_router:router\|mysystem_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178013177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_router_002 mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"mysystem_mm_interconnect_0_router_002\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_router_002:router_002\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "router_002" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178013185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_router_002_default_decode mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_router_002:router_002\|mysystem_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"mysystem_mm_interconnect_0_router_002_default_decode\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_router_002:router_002\|mysystem_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178013194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_router_003 mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"mysystem_mm_interconnect_0_router_003\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_router_003:router_003\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "router_003" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178013199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_router_003_default_decode mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_router_003:router_003\|mysystem_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"mysystem_mm_interconnect_0_router_003_default_decode\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_router_003:router_003\|mysystem_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_003.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178013207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "hps_0_h2f_axi_master_wr_limiter" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 1006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178013212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "onchip_memory2_0_s1_burst_adapter" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 1106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178013247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178013262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178013332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178013343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178013349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178013359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178013364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 1156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178013395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178013408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178013473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_cmd_demux mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"mysystem_mm_interconnect_0_cmd_demux\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "cmd_demux" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 1179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178013511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_cmd_mux mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"mysystem_mm_interconnect_0_cmd_mux\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "cmd_mux" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 1225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178013526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178013558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178013564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_rsp_demux mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"mysystem_mm_interconnect_0_rsp_demux\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "rsp_demux" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 1271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178013575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_rsp_mux mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"mysystem_mm_interconnect_0_rsp_mux\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "rsp_mux" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 1317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178013590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178013617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "onchip_memory2_0_s1_rsp_width_adapter" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 1406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178013632 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527178013648 "|lab2|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527178013650 "|lab2|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527178013650 "|lab2|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 1472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178013732 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527178013748 "|lab2|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527178013750 "|lab2|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527178013750 "|lab2|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "onchip_memory2_0_s1_cmd_width_adapter" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 1538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178013838 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527178013868 "|lab2|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527178013869 "|lab2|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178013936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 1604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178013958 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527178014001 "|lab2|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527178014002 "|lab2|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_avalon_st_adapter mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"mysystem_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 1633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178014072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178014084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_avalon_st_adapter_001 mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"mysystem_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 1662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178014094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178014103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_1 mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"mysystem_mm_interconnect_1\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\"" {  } { { "mysystem/synthesis/mysystem.v" "mm_interconnect_1" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/mysystem.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178014111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178014604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:ce1_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:ce1_0_avalon_slave_0_translator\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" "ce1_0_avalon_slave_0_translator" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178014624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_agent" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178014674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178014708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178014725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178014748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178014769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:ce1_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:ce1_0_avalon_slave_0_agent\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" "ce1_0_avalon_slave_0_agent" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178014832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:ce1_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:ce1_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178014917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:ce1_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:ce1_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" "ce1_0_avalon_slave_0_agent_rsp_fifo" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" 835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178014947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:ce1_0_avalon_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:ce1_0_avalon_slave_0_agent_rdata_fifo\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" "ce1_0_avalon_slave_0_agent_rdata_fifo" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" 876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178015147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_1_router mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|mysystem_mm_interconnect_1_router:router " "Elaborating entity \"mysystem_mm_interconnect_1_router\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|mysystem_mm_interconnect_1_router:router\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" "router" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" 892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178015283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_1_router_default_decode mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|mysystem_mm_interconnect_1_router:router\|mysystem_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"mysystem_mm_interconnect_1_router_default_decode\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|mysystem_mm_interconnect_1_router:router\|mysystem_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router.sv" "the_default_decode" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178015303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_1_router_002 mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|mysystem_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"mysystem_mm_interconnect_1_router_002\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|mysystem_mm_interconnect_1_router_002:router_002\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" "router_002" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" 924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178015311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_1_router_002_default_decode mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|mysystem_mm_interconnect_1_router_002:router_002\|mysystem_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"mysystem_mm_interconnect_1_router_002_default_decode\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|mysystem_mm_interconnect_1_router_002:router_002\|mysystem_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178015320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_1_router_003 mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|mysystem_mm_interconnect_1_router_003:router_003 " "Elaborating entity \"mysystem_mm_interconnect_1_router_003\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|mysystem_mm_interconnect_1_router_003:router_003\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" "router_003" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178015325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_1_router_003_default_decode mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|mysystem_mm_interconnect_1_router_003:router_003\|mysystem_mm_interconnect_1_router_003_default_decode:the_default_decode " "Elaborating entity \"mysystem_mm_interconnect_1_router_003_default_decode\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|mysystem_mm_interconnect_1_router_003:router_003\|mysystem_mm_interconnect_1_router_003_default_decode:the_default_decode\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_003.sv" "the_default_decode" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_003.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178015341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" 990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178015346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" "jtag_uart_0_avalon_jtag_slave_burst_adapter" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" 1090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178015370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178015384 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 10 to match size of target (7)" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527178015396 "|lab2|mysystem:u0|mysystem_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178015456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178015467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178015472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178015483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178015488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:ce1_0_avalon_slave_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:ce1_0_avalon_slave_0_burst_adapter\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" "ce1_0_avalon_slave_0_burst_adapter" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" 1140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178015527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:ce1_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:ce1_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178015562 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 10 to match size of target (7)" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527178015584 "|lab2|mysystem:u0|mysystem_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ce1_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:ce1_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:ce1_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178015677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_1_cmd_demux mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|mysystem_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"mysystem_mm_interconnect_1_cmd_demux\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|mysystem_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" "cmd_demux" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" 1163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178015722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_1_cmd_mux mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|mysystem_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"mysystem_mm_interconnect_1_cmd_mux\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|mysystem_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" "cmd_mux" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" 1209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178015734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_1_rsp_demux mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|mysystem_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"mysystem_mm_interconnect_1_rsp_demux\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|mysystem_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" "rsp_demux" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" 1255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178015764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_1_rsp_mux mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|mysystem_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"mysystem_mm_interconnect_1_rsp_mux\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|mysystem_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" "rsp_mux" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" 1301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178015776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:ce1_0_avalon_slave_0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:ce1_0_avalon_slave_0_rsp_width_adapter\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" "ce1_0_avalon_slave_0_rsp_width_adapter" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" 1390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178015804 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527178015830 "|lab2|mysystem:u0|mysystem_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ce1_0_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527178015831 "|lab2|mysystem:u0|mysystem_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ce1_0_avalon_slave_0_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:ce1_0_avalon_slave_0_rsp_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:ce1_0_avalon_slave_0_rsp_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178015894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:ce1_0_avalon_slave_0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:ce1_0_avalon_slave_0_cmd_width_adapter\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" "ce1_0_avalon_slave_0_cmd_width_adapter" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" 1456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178015909 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527178015927 "|lab2|mysystem:u0|mysystem_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ce1_0_avalon_slave_0_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527178015930 "|lab2|mysystem:u0|mysystem_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ce1_0_avalon_slave_0_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527178015930 "|lab2|mysystem:u0|mysystem_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ce1_0_avalon_slave_0_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_1_avalon_st_adapter_001 mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|mysystem_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"mysystem_mm_interconnect_1_avalon_st_adapter_001\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|mysystem_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" "avalon_st_adapter_001" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" 1514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178016007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0 mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|mysystem_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001\|mysystem_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"mysystem_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|mysystem_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001\|mysystem_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_avalon_st_adapter_001.v" "error_adapter_0" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178016027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_irq_mapper mysystem:u0\|mysystem_irq_mapper:irq_mapper " "Elaborating entity \"mysystem_irq_mapper\" for hierarchy \"mysystem:u0\|mysystem_irq_mapper:irq_mapper\"" {  } { { "mysystem/synthesis/mysystem.v" "irq_mapper" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/mysystem.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178016039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_irq_mapper_001 mysystem:u0\|mysystem_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"mysystem_irq_mapper_001\" for hierarchy \"mysystem:u0\|mysystem_irq_mapper_001:irq_mapper_001\"" {  } { { "mysystem/synthesis/mysystem.v" "irq_mapper_001" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/mysystem.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178016044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller mysystem:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"mysystem:u0\|altera_reset_controller:rst_controller\"" {  } { { "mysystem/synthesis/mysystem.v" "rst_controller" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/mysystem.v" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178016050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer mysystem:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"mysystem:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "mysystem/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178016060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer mysystem:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"mysystem:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "mysystem/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178016066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller mysystem:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"mysystem:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "mysystem/synthesis/mysystem.v" "rst_controller_001" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/mysystem.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178016072 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1527178021291 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.05.24.09:07:10 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl " "2018.05.24.09:07:10 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1527178030142 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1527178035106 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1527178035633 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1527178037147 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1527178037165 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1527178037184 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1527178037259 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1527178037300 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1527178037301 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1527178038131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2dead247/alt_sld_fab.v" "" { Text "/home/nicholas/Downloads/fpgastuf/db/ip/sld2dead247/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178038279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178038279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/nicholas/Downloads/fpgastuf/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178038310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178038310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178038312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178038312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178038323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178038323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/nicholas/Downloads/fpgastuf/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178038358 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/nicholas/Downloads/fpgastuf/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178038358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178038358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/nicholas/Downloads/fpgastuf/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178038373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178038373 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mysystem:u0\|mysystem_sys_clk:sys_clk\|mysystem_sys_clk_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"mysystem:u0\|mysystem_sys_clk:sys_clk\|mysystem_sys_clk_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "/home/nicholas/altera/15.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "mysystem/synthesis/submodules/mysystem_sys_clk_sys_pll.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_sys_clk_sys_pll.v" 88 0 0 } } { "mysystem/synthesis/submodules/mysystem_sys_clk.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/mysystem_sys_clk.v" 25 0 0 } } { "mysystem/synthesis/mysystem.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/mysystem.v" 350 0 0 } } { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178039624 "|lab2|mysystem:u0|mysystem_sys_clk:sys_clk|mysystem_sys_clk_sys_pll:sys_pll|altera_pll:altera_pll_i|general[1].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1527178039624 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1527178039624 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527178050091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527178050091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527178050091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527178050091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527178050091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527178050091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527178050091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527178050091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527178050091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527178050091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527178050091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527178050091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527178050091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527178050091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527178050091 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1527178050091 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1527178050091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178050131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178050132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178050132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178050132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178050132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178050132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178050132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178050132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178050132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178050132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178050132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178050132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178050132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178050132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178050132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178050132 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527178050132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "/home/nicholas/Downloads/fpgastuf/db/altsyncram_40n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527178050191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527178050191 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "81 " "81 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1527178051922 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[8\] " "bidirectional pin \"HPS_DDR3_DQ\[8\]\" has no driver" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1527178052172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[9\] " "bidirectional pin \"HPS_DDR3_DQ\[9\]\" has no driver" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1527178052172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[10\] " "bidirectional pin \"HPS_DDR3_DQ\[10\]\" has no driver" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1527178052172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[11\] " "bidirectional pin \"HPS_DDR3_DQ\[11\]\" has no driver" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1527178052172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[12\] " "bidirectional pin \"HPS_DDR3_DQ\[12\]\" has no driver" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1527178052172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[13\] " "bidirectional pin \"HPS_DDR3_DQ\[13\]\" has no driver" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1527178052172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[14\] " "bidirectional pin \"HPS_DDR3_DQ\[14\]\" has no driver" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1527178052172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[15\] " "bidirectional pin \"HPS_DDR3_DQ\[15\]\" has no driver" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1527178052172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[16\] " "bidirectional pin \"HPS_DDR3_DQ\[16\]\" has no driver" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1527178052172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[17\] " "bidirectional pin \"HPS_DDR3_DQ\[17\]\" has no driver" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1527178052172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[18\] " "bidirectional pin \"HPS_DDR3_DQ\[18\]\" has no driver" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1527178052172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[19\] " "bidirectional pin \"HPS_DDR3_DQ\[19\]\" has no driver" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1527178052172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[20\] " "bidirectional pin \"HPS_DDR3_DQ\[20\]\" has no driver" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1527178052172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[21\] " "bidirectional pin \"HPS_DDR3_DQ\[21\]\" has no driver" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1527178052172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[22\] " "bidirectional pin \"HPS_DDR3_DQ\[22\]\" has no driver" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1527178052172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[23\] " "bidirectional pin \"HPS_DDR3_DQ\[23\]\" has no driver" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1527178052172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[24\] " "bidirectional pin \"HPS_DDR3_DQ\[24\]\" has no driver" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1527178052172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[25\] " "bidirectional pin \"HPS_DDR3_DQ\[25\]\" has no driver" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1527178052172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[26\] " "bidirectional pin \"HPS_DDR3_DQ\[26\]\" has no driver" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1527178052172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[27\] " "bidirectional pin \"HPS_DDR3_DQ\[27\]\" has no driver" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1527178052172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[28\] " "bidirectional pin \"HPS_DDR3_DQ\[28\]\" has no driver" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1527178052172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[29\] " "bidirectional pin \"HPS_DDR3_DQ\[29\]\" has no driver" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1527178052172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[30\] " "bidirectional pin \"HPS_DDR3_DQ\[30\]\" has no driver" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1527178052172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[31\] " "bidirectional pin \"HPS_DDR3_DQ\[31\]\" has no driver" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1527178052172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[1\] " "bidirectional pin \"HPS_DDR3_DQS_N\[1\]\" has no driver" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1527178052172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[2\] " "bidirectional pin \"HPS_DDR3_DQS_N\[2\]\" has no driver" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1527178052172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[3\] " "bidirectional pin \"HPS_DDR3_DQS_N\[3\]\" has no driver" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1527178052172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[1\] " "bidirectional pin \"HPS_DDR3_DQS_P\[1\]\" has no driver" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1527178052172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[2\] " "bidirectional pin \"HPS_DDR3_DQS_P\[2\]\" has no driver" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1527178052172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[3\] " "bidirectional pin \"HPS_DDR3_DQS_P\[3\]\" has no driver" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1527178052172 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 -1 1527178052172 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b1\|out_tr mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b1\|out_tl " "Duplicate LATCH primitive \"mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b1\|out_tr\" merged with LATCH primitive \"mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b1\|out_tl\"" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178052205 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c1\|out_tr mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c1\|out_tl " "Duplicate LATCH primitive \"mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c1\|out_tr\" merged with LATCH primitive \"mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c1\|out_tl\"" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178052205 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d1\|out_tr mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d1\|out_tl " "Duplicate LATCH primitive \"mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d1\|out_tr\" merged with LATCH primitive \"mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d1\|out_tl\"" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178052205 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e1\|out_tr mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e1\|out_tl " "Duplicate LATCH primitive \"mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e1\|out_tr\" merged with LATCH primitive \"mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e1\|out_tl\"" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178052205 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f1\|out_tr mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f1\|out_tl " "Duplicate LATCH primitive \"mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f1\|out_tr\" merged with LATCH primitive \"mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f1\|out_tl\"" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178052205 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g1\|out_tr mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g1\|out_tl " "Duplicate LATCH primitive \"mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g1\|out_tr\" merged with LATCH primitive \"mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g1\|out_tl\"" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178052205 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b8\|out_br mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b8\|out_bl " "Duplicate LATCH primitive \"mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b8\|out_br\" merged with LATCH primitive \"mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b8\|out_bl\"" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178052205 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c8\|out_br mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c8\|out_bl " "Duplicate LATCH primitive \"mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c8\|out_br\" merged with LATCH primitive \"mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c8\|out_bl\"" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178052205 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d8\|out_br mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d8\|out_bl " "Duplicate LATCH primitive \"mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d8\|out_br\" merged with LATCH primitive \"mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d8\|out_bl\"" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178052205 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e8\|out_br mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e8\|out_bl " "Duplicate LATCH primitive \"mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e8\|out_br\" merged with LATCH primitive \"mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e8\|out_bl\"" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178052205 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f8\|out_br mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f8\|out_bl " "Duplicate LATCH primitive \"mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f8\|out_br\" merged with LATCH primitive \"mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f8\|out_bl\"" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178052205 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g8\|out_br mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g8\|out_bl " "Duplicate LATCH primitive \"mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g8\|out_br\" merged with LATCH primitive \"mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g8\|out_bl\"" {  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527178052205 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1527178052205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a1\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a1\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052215 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a5\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a5\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052216 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b1\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b1\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052216 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b5\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b5\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052216 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c1\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c1\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052216 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c5\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c5\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052216 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d1\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d1\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052216 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d5\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d5\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052216 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e1\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e1\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052217 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e5\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e5\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052217 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f1\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f1\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052217 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f5\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f5\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052217 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g1\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g1\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052217 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g5\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g5\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052217 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h1\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h1\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052217 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h5\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h5\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052218 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a2\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a2\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052218 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a6\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a6\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052218 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b2\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b2\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052218 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b6\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b6\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052218 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c2\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c2\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052218 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c6\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c6\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052218 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d2\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d2\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052218 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d6\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d6\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052219 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e2\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e2\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052219 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e6\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e6\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052219 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f2\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f2\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052219 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f6\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f6\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052219 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g2\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g2\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052219 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g6\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g6\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052219 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h2\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h2\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052220 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h6\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h6\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052220 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a3\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a3\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052220 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a7\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a7\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052220 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b3\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b3\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052220 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b7\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b7\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052220 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c3\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c3\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052220 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c7\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c7\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052221 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d3\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d3\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052221 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d7\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d7\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052221 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e3\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e3\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052221 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e7\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e7\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052221 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f3\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f3\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052221 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f7\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f7\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052221 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g3\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g3\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052221 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g7\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g7\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052222 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h3\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h3\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052222 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h7\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h7\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052222 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a4\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a4\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052222 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a8\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a8\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052222 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b4\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b4\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052222 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b8\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b8\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052222 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c4\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c4\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052222 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c8\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c8\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052223 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d4\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d4\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052223 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d8\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d8\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052223 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e4\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e4\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052223 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e8\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e8\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052223 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f4\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f4\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052223 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f8\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f8\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052223 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g4\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g4\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052224 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g8\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g8\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052224 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h4\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h4\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052224 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h8\|movebit " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h8\|movebit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052224 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b1\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b1\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052224 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a2\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a2\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052224 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b2\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b2\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052224 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a4\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a4\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052225 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b4\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b4\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052225 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b5\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b5\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052225 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a6\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a6\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052225 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b6\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b6\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052225 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a1\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a1\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052225 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c1\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c1\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052225 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a2\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a2\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052226 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b2\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b2\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052226 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c2\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c2\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052226 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a4\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a4\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052226 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b4\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b4\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052226 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c4\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c4\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052226 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a5\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a5\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052226 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c5\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c5\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052226 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a6\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a6\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052227 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b6\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b6\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052227 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c6\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c6\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052227 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b1\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b1\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052227 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d1\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d1\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052227 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b2\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b2\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052227 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c2\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c2\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052227 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d2\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d2\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052228 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b4\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b4\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052228 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c4\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c4\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052228 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d4\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d4\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052228 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b5\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b5\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052228 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d5\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d5\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052228 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b6\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b6\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052228 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c6\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c6\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052229 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d6\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d6\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052229 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c1\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c1\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052229 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e1\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e1\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052229 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c2\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c2\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052229 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d2\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d2\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052229 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e2\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e2\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052229 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c4\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c4\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052230 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d4\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d4\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052230 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e4\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e4\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052230 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c5\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c5\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052230 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e5\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e5\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052230 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c6\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c6\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052230 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d6\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d6\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052230 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e6\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e6\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052231 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d1\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d1\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052231 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f1\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f1\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052231 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d2\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d2\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052231 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e2\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e2\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052231 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f2\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f2\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052231 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d4\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d4\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052231 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e4\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e4\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052232 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f4\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f4\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052232 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d5\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d5\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052232 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f5\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f5\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052232 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d6\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d6\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052232 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e6\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e6\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052232 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f6\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f6\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052232 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e1\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e1\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052233 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g1\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g1\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052233 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e2\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e2\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052233 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f2\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f2\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052233 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g2\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g2\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052233 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e4\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e4\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052233 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f4\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f4\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052233 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g4\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g4\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052234 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e5\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e5\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052234 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g5\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g5\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052234 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e6\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e6\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052234 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f6\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f6\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052234 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g6\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g6\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052234 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f1\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f1\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052235 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h1\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h1\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052235 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f2\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f2\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052235 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g2\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g2\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052235 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h2\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h2\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052235 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f4\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f4\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052235 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g4\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g4\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052235 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h4\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h4\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052236 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f5\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f5\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052236 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h5\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h5\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052236 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f6\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f6\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052236 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g6\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g6\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052236 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h6\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h6\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052236 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g1\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g1\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052236 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g2\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g2\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052237 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h2\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h2\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052237 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g4\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g4\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052237 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h4\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h4\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052237 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g5\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g5\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052237 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g6\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g6\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052237 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h6\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h6\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052238 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a1\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a1\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052238 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b1\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b1\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052238 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b2\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b2\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052238 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a3\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a3\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052238 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b3\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b3\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052238 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a5\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a5\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052238 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b5\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b5\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052239 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b6\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b6\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052239 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a7\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a7\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052239 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b7\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b7\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052239 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a1\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a1\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052239 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b1\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b1\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052239 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c1\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c1\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052239 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a2\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a2\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052240 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c2\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c2\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052240 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a3\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a3\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052240 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b3\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b3\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052240 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c3\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c3\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052240 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a5\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a5\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052240 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b5\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b5\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052240 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c5\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c5\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052240 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a6\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a6\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052241 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c6\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c6\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052241 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a7\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a7\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052241 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b7\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b7\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052241 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c7\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c7\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052241 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c1\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c1\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052241 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d1\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d1\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052241 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b2\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b2\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052242 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d2\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d2\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052242 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b3\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b3\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052242 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c3\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c3\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052242 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d3\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d3\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052242 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b5\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b5\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052242 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c5\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c5\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052242 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d5\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d5\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052243 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b6\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b6\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052243 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d6\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d6\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052243 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b7\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b7\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052243 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c7\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c7\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052243 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d7\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d7\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052243 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d1\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d1\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052244 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e1\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e1\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052244 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c2\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c2\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052244 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e2\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e2\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052244 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c3\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c3\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052244 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d3\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d3\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052244 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e3\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e3\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052244 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c5\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c5\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052245 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d5\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d5\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052245 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e5\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e5\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052245 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c6\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c6\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052245 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e6\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e6\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052245 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c7\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c7\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052245 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d7\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d7\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052245 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e7\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e7\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052246 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e1\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e1\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052246 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f1\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f1\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052246 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d2\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d2\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052246 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f2\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f2\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052246 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d3\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d3\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052246 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e3\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e3\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052247 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f3\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f3\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052247 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d5\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d5\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052247 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e5\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e5\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052247 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f5\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f5\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052247 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d6\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d6\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052247 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f6\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f6\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052247 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d7\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d7\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052248 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e7\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e7\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052248 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f7\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f7\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052248 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f1\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f1\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052248 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g1\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g1\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052248 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e2\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e2\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052248 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g2\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g2\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052248 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e3\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e3\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052249 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f3\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f3\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052249 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g3\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g3\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052249 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e5\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e5\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052249 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f5\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f5\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052249 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g5\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g5\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052249 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e6\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e6\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052250 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g6\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g6\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052250 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e7\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e7\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052250 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f7\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f7\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052250 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g7\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g7\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052250 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g1\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g1\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052250 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h1\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h1\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052250 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f2\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f2\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052251 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h2\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h2\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052251 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f3\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f3\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052251 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g3\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g3\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052251 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h3\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h3\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052251 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f5\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f5\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052251 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g5\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g5\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052251 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h5\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h5\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052252 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f6\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f6\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052252 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h6\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h6\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052252 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f7\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f7\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052252 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g7\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g7\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052252 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h7\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h7\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052252 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h1\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h1\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052252 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g2\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g2\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052253 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g3\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g3\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052253 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h3\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h3\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052253 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g5\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g5\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052253 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h5\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h5\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052253 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g6\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g6\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052253 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g7\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g7\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052253 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h7\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h7\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052254 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a2\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a2\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052254 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b2\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b2\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052254 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b3\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b3\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052254 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a4\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a4\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052254 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b4\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b4\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052254 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a6\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a6\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052254 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b6\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b6\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052254 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b7\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b7\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052255 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a8\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a8\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052255 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b8\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b8\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052255 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a2\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a2\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052255 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b2\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b2\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052255 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c2\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c2\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052255 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a3\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a3\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052255 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c3\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c3\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052256 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a4\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a4\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052256 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b4\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b4\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052256 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c4\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c4\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052256 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a6\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a6\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052256 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b6\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b6\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052256 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c6\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c6\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052256 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a7\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a7\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052257 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c7\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c7\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052257 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a8\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a8\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052257 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b8\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b8\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052257 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c8\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c8\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052257 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b2\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b2\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052257 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c2\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c2\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052257 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d2\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d2\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052258 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b3\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b3\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052258 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d3\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d3\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052258 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b4\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b4\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052258 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c4\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c4\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052258 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d4\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d4\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052258 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b6\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b6\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052258 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c6\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c6\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052259 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d6\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d6\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052259 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b7\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b7\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052259 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d7\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d7\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052259 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c8\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c8\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052259 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d8\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d8\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052259 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c2\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c2\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052259 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d2\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d2\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052260 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e2\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e2\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052260 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c3\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c3\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052260 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e3\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e3\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052260 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c4\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c4\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052260 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d4\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d4\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052260 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e4\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e4\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052260 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c6\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c6\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052261 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d6\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d6\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052261 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e6\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e6\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052261 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c7\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c7\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052261 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e7\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e7\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052261 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d8\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d8\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052261 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e8\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e8\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052261 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d2\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d2\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052262 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e2\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e2\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052262 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f2\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f2\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052262 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d3\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d3\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052262 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f3\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f3\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052262 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d4\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d4\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052262 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e4\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e4\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052262 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f4\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f4\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052263 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d6\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d6\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052263 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e6\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e6\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052263 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f6\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f6\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052263 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d7\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d7\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052263 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f7\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f7\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052263 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e8\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e8\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052264 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f8\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f8\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052264 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e2\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e2\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052264 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f2\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f2\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052264 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g2\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g2\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052264 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e3\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e3\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052264 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g3\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g3\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052264 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e4\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e4\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052265 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f4\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f4\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052265 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g4\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g4\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052265 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e6\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e6\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052265 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f6\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f6\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052265 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g6\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g6\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052265 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e7\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e7\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052266 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g7\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g7\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052266 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f8\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f8\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052266 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g8\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g8\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052266 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f2\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f2\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052266 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g2\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g2\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052266 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h2\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h2\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052266 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f3\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f3\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052267 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h3\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h3\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052267 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f4\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f4\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052267 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g4\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g4\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052267 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h4\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h4\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052267 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f6\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f6\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052267 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g6\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g6\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052268 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h6\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h6\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052268 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f7\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f7\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052268 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h7\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h7\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052268 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g8\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g8\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052268 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h8\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h8\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052268 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g2\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g2\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052268 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h2\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h2\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052269 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g3\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g3\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052269 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g4\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g4\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052269 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h4\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h4\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052269 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g6\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g6\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052269 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h6\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h6\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052269 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g7\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g7\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052269 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h8\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h8\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052270 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a3\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a3\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052270 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b3\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b3\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052270 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b4\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b4\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052270 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a5\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a5\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052270 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b5\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b5\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052270 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a7\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a7\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052270 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b7\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b7\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052271 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b8\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b8\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052271 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a3\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a3\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052271 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b3\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b3\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052271 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c3\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c3\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052271 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a4\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a4\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052271 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c4\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c4\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052272 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a5\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a5\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052272 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b5\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b5\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052272 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c5\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c5\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052272 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a7\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a7\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052272 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b7\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b7\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052272 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c7\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c7\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052272 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a8\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:a8\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052273 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c8\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c8\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052273 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b3\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b3\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052273 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c3\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c3\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052273 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d3\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d3\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052273 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b4\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b4\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052273 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d4\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d4\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052273 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b5\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b5\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052274 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c5\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c5\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052274 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d5\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d5\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052274 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b7\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b7\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052274 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c7\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c7\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052274 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d7\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d7\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052274 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b8\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:b8\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052275 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d8\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d8\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052275 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c3\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c3\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052275 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d3\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d3\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052275 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e3\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e3\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052275 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c4\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c4\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052275 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e4\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e4\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052275 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c5\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c5\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052276 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d5\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d5\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052276 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e5\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e5\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052276 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c7\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c7\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052276 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d7\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d7\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052276 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e7\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e7\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052276 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c8\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:c8\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052276 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e8\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e8\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052277 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d3\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d3\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052277 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e3\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e3\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052277 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f3\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f3\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052277 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d4\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d4\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052277 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f4\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f4\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052277 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d5\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d5\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052278 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e5\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e5\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052278 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f5\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f5\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052278 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d7\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d7\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052278 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e7\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e7\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052278 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f7\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f7\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052278 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d8\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:d8\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052278 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f8\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f8\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052279 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e3\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e3\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052279 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f3\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f3\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052279 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g3\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g3\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052279 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e4\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e4\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052279 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g4\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g4\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052279 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e5\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e5\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052280 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f5\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f5\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052280 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g5\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g5\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052280 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e7\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e7\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052280 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f7\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f7\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052280 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g7\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g7\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052280 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e8\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:e8\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052280 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g8\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g8\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052281 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f3\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f3\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052281 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g3\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g3\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052281 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h3\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h3\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052281 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f4\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f4\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052281 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h4\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h4\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052281 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f5\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f5\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052281 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g5\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g5\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052282 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h5\|out_bl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h5\|out_bl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052282 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f7\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f7\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052282 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g7\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g7\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052282 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h7\|out_tl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h7\|out_tl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052282 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f8\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:f8\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052282 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h8\|out_midl " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h8\|out_midl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052282 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g3\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g3\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052283 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h3\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h3\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052283 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g4\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g4\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052283 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g5\|out_br " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g5\|out_br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052283 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h5\|out_midb " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h5\|out_midb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052283 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g7\|out_tr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g7\|out_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052283 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h7\|out_midt " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:h7\|out_midt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052284 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g8\|out_midr " "Latch mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|chessEngine:c\|square:g8\|out_midr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\] " "Ports D and ENA on the latch are fed by the same signal mysystem:u0\|chessEngineMemoryWrapper:ce1_0\|data\[243\]" {  } { { "mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/Downloads/fpgastuf/mysystem/synthesis/submodules/chessEngineMemoryWrapper.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1527178052284 ""}  } { { "square.v" "" { Text "/home/nicholas/Downloads/fpgastuf/square.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1527178052284 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178059211 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178059211 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178059211 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178059211 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178059211 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178059211 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178059211 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178059211 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178059211 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178059211 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1527178059211 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[13\] GND " "Pin \"HPS_DDR3_ADDR\[13\]\" is stuck at GND" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527178059212 "|lab2|HPS_DDR3_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[14\] GND " "Pin \"HPS_DDR3_ADDR\[14\]\" is stuck at GND" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527178059212 "|lab2|HPS_DDR3_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[1\] GND " "Pin \"HPS_DDR3_DM\[1\]\" is stuck at GND" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527178059212 "|lab2|HPS_DDR3_DM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[2\] GND " "Pin \"HPS_DDR3_DM\[2\]\" is stuck at GND" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527178059212 "|lab2|HPS_DDR3_DM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[3\] GND " "Pin \"HPS_DDR3_DM\[3\]\" is stuck at GND" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527178059212 "|lab2|HPS_DDR3_DM[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1527178059212 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178059961 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "845 " "845 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1527178064143 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "mysystem_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"mysystem_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178064618 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178065338 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/nicholas/Downloads/fpgastuf/output_files/lab2.map.smsg " "Generated suppressed messages file /home/nicholas/Downloads/fpgastuf/output_files/lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1527178066169 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "23 0 1 0 0 " "Adding 23 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1527178069738 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178069738 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "26 " "Design contains 26 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178070808 "|lab2|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178070808 "|lab2|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178070808 "|lab2|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_CLK " "No output dependent on input pin \"DRAM_CLK\"" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178070808 "|lab2|DRAM_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_CKE " "No output dependent on input pin \"DRAM_CKE\"" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178070808 "|lab2|DRAM_CKE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[0\] " "No output dependent on input pin \"DRAM_ADDR\[0\]\"" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178070808 "|lab2|DRAM_ADDR[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[1\] " "No output dependent on input pin \"DRAM_ADDR\[1\]\"" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178070808 "|lab2|DRAM_ADDR[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[2\] " "No output dependent on input pin \"DRAM_ADDR\[2\]\"" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178070808 "|lab2|DRAM_ADDR[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[3\] " "No output dependent on input pin \"DRAM_ADDR\[3\]\"" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178070808 "|lab2|DRAM_ADDR[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[4\] " "No output dependent on input pin \"DRAM_ADDR\[4\]\"" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178070808 "|lab2|DRAM_ADDR[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[5\] " "No output dependent on input pin \"DRAM_ADDR\[5\]\"" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178070808 "|lab2|DRAM_ADDR[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[6\] " "No output dependent on input pin \"DRAM_ADDR\[6\]\"" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178070808 "|lab2|DRAM_ADDR[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[7\] " "No output dependent on input pin \"DRAM_ADDR\[7\]\"" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178070808 "|lab2|DRAM_ADDR[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[8\] " "No output dependent on input pin \"DRAM_ADDR\[8\]\"" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178070808 "|lab2|DRAM_ADDR[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[9\] " "No output dependent on input pin \"DRAM_ADDR\[9\]\"" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178070808 "|lab2|DRAM_ADDR[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[10\] " "No output dependent on input pin \"DRAM_ADDR\[10\]\"" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178070808 "|lab2|DRAM_ADDR[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[11\] " "No output dependent on input pin \"DRAM_ADDR\[11\]\"" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178070808 "|lab2|DRAM_ADDR[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[12\] " "No output dependent on input pin \"DRAM_ADDR\[12\]\"" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178070808 "|lab2|DRAM_ADDR[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_BA\[0\] " "No output dependent on input pin \"DRAM_BA\[0\]\"" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178070808 "|lab2|DRAM_BA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_BA\[1\] " "No output dependent on input pin \"DRAM_BA\[1\]\"" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178070808 "|lab2|DRAM_BA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_CS_N " "No output dependent on input pin \"DRAM_CS_N\"" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178070808 "|lab2|DRAM_CS_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_CAS_N " "No output dependent on input pin \"DRAM_CAS_N\"" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178070808 "|lab2|DRAM_CAS_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_RAS_N " "No output dependent on input pin \"DRAM_RAS_N\"" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178070808 "|lab2|DRAM_RAS_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_WE_N " "No output dependent on input pin \"DRAM_WE_N\"" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178070808 "|lab2|DRAM_WE_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_UDQM " "No output dependent on input pin \"DRAM_UDQM\"" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178070808 "|lab2|DRAM_UDQM"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_LDQM " "No output dependent on input pin \"DRAM_LDQM\"" {  } { { "lab2.v" "" { Text "/home/nicholas/Downloads/fpgastuf/lab2.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527178070808 "|lab2|DRAM_LDQM"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1527178070808 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6940 " "Implemented 6940 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1527178070847 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1527178070847 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "56 " "Implemented 56 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1527178070847 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6494 " "Implemented 6494 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1527178070847 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1527178070847 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1527178070847 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Quartus II" 0 -1 1527178070847 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1527178070847 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1100 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1313 " "Peak virtual memory: 1313 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1527178071113 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 24 09:07:51 2018 " "Processing ended: Thu May 24 09:07:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1527178071113 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:42 " "Elapsed time: 00:03:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1527178071113 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:33 " "Total CPU time (on all processors): 00:06:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1527178071113 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1527178071113 ""}
