// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "05/19/2019 17:57:45"

// 
// Device: Altera 5CSEBA6U23I7 Package UFBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module stepper_controller (
	clk,
	stepper_step_in_1,
	stepper_speed_1,
	stepper_step_in_2,
	stepper_speed_2,
	stepper_step_in_3,
	stepper_speed_3,
	stepper_step_in_4,
	stepper_speed_4,
	stepper_enable,
	xmin,
	xmax,
	ymin,
	ymax,
	zmin,
	zmax,
	homex,
	homey,
	homez,
	start_driving,
	start_homing,
	step_signal_1,
	enable_1,
	dir_1,
	step_signal_2,
	enable_2,
	dir_2,
	step_signal_3,
	enable_3,
	dir_3,
	step_signal_4,
	enable_4,
	dir_4,
	steppers_driving,
	stepper_step_out_1,
	stepper_step_out_2,
	stepper_step_out_3,
	stepper_step_out_4);
input 	clk;
input 	[31:0] stepper_step_in_1;
input 	[31:0] stepper_speed_1;
input 	[31:0] stepper_step_in_2;
input 	[31:0] stepper_speed_2;
input 	[31:0] stepper_step_in_3;
input 	[31:0] stepper_speed_3;
input 	[31:0] stepper_step_in_4;
input 	[31:0] stepper_speed_4;
input 	stepper_enable;
input 	xmin;
input 	xmax;
input 	ymin;
input 	ymax;
input 	zmin;
input 	zmax;
input 	homex;
input 	homey;
input 	homez;
input 	start_driving;
input 	start_homing;
output 	step_signal_1;
output 	enable_1;
output 	dir_1;
output 	step_signal_2;
output 	enable_2;
output 	dir_2;
output 	step_signal_3;
output 	enable_3;
output 	dir_3;
output 	step_signal_4;
output 	enable_4;
output 	dir_4;
output 	steppers_driving;
output 	[31:0] stepper_step_out_1;
output 	[31:0] stepper_step_out_2;
output 	[31:0] stepper_step_out_3;
output 	[31:0] stepper_step_out_4;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \step_signal_1~output_o ;
wire \enable_1~output_o ;
wire \dir_1~output_o ;
wire \step_signal_2~output_o ;
wire \enable_2~output_o ;
wire \dir_2~output_o ;
wire \step_signal_3~output_o ;
wire \enable_3~output_o ;
wire \dir_3~output_o ;
wire \step_signal_4~output_o ;
wire \enable_4~output_o ;
wire \dir_4~output_o ;
wire \steppers_driving~output_o ;
wire \stepper_step_out_1[0]~output_o ;
wire \stepper_step_out_1[1]~output_o ;
wire \stepper_step_out_1[2]~output_o ;
wire \stepper_step_out_1[3]~output_o ;
wire \stepper_step_out_1[4]~output_o ;
wire \stepper_step_out_1[5]~output_o ;
wire \stepper_step_out_1[6]~output_o ;
wire \stepper_step_out_1[7]~output_o ;
wire \stepper_step_out_1[8]~output_o ;
wire \stepper_step_out_1[9]~output_o ;
wire \stepper_step_out_1[10]~output_o ;
wire \stepper_step_out_1[11]~output_o ;
wire \stepper_step_out_1[12]~output_o ;
wire \stepper_step_out_1[13]~output_o ;
wire \stepper_step_out_1[14]~output_o ;
wire \stepper_step_out_1[15]~output_o ;
wire \stepper_step_out_1[16]~output_o ;
wire \stepper_step_out_1[17]~output_o ;
wire \stepper_step_out_1[18]~output_o ;
wire \stepper_step_out_1[19]~output_o ;
wire \stepper_step_out_1[20]~output_o ;
wire \stepper_step_out_1[21]~output_o ;
wire \stepper_step_out_1[22]~output_o ;
wire \stepper_step_out_1[23]~output_o ;
wire \stepper_step_out_1[24]~output_o ;
wire \stepper_step_out_1[25]~output_o ;
wire \stepper_step_out_1[26]~output_o ;
wire \stepper_step_out_1[27]~output_o ;
wire \stepper_step_out_1[28]~output_o ;
wire \stepper_step_out_1[29]~output_o ;
wire \stepper_step_out_1[30]~output_o ;
wire \stepper_step_out_1[31]~output_o ;
wire \stepper_step_out_2[0]~output_o ;
wire \stepper_step_out_2[1]~output_o ;
wire \stepper_step_out_2[2]~output_o ;
wire \stepper_step_out_2[3]~output_o ;
wire \stepper_step_out_2[4]~output_o ;
wire \stepper_step_out_2[5]~output_o ;
wire \stepper_step_out_2[6]~output_o ;
wire \stepper_step_out_2[7]~output_o ;
wire \stepper_step_out_2[8]~output_o ;
wire \stepper_step_out_2[9]~output_o ;
wire \stepper_step_out_2[10]~output_o ;
wire \stepper_step_out_2[11]~output_o ;
wire \stepper_step_out_2[12]~output_o ;
wire \stepper_step_out_2[13]~output_o ;
wire \stepper_step_out_2[14]~output_o ;
wire \stepper_step_out_2[15]~output_o ;
wire \stepper_step_out_2[16]~output_o ;
wire \stepper_step_out_2[17]~output_o ;
wire \stepper_step_out_2[18]~output_o ;
wire \stepper_step_out_2[19]~output_o ;
wire \stepper_step_out_2[20]~output_o ;
wire \stepper_step_out_2[21]~output_o ;
wire \stepper_step_out_2[22]~output_o ;
wire \stepper_step_out_2[23]~output_o ;
wire \stepper_step_out_2[24]~output_o ;
wire \stepper_step_out_2[25]~output_o ;
wire \stepper_step_out_2[26]~output_o ;
wire \stepper_step_out_2[27]~output_o ;
wire \stepper_step_out_2[28]~output_o ;
wire \stepper_step_out_2[29]~output_o ;
wire \stepper_step_out_2[30]~output_o ;
wire \stepper_step_out_2[31]~output_o ;
wire \stepper_step_out_3[0]~output_o ;
wire \stepper_step_out_3[1]~output_o ;
wire \stepper_step_out_3[2]~output_o ;
wire \stepper_step_out_3[3]~output_o ;
wire \stepper_step_out_3[4]~output_o ;
wire \stepper_step_out_3[5]~output_o ;
wire \stepper_step_out_3[6]~output_o ;
wire \stepper_step_out_3[7]~output_o ;
wire \stepper_step_out_3[8]~output_o ;
wire \stepper_step_out_3[9]~output_o ;
wire \stepper_step_out_3[10]~output_o ;
wire \stepper_step_out_3[11]~output_o ;
wire \stepper_step_out_3[12]~output_o ;
wire \stepper_step_out_3[13]~output_o ;
wire \stepper_step_out_3[14]~output_o ;
wire \stepper_step_out_3[15]~output_o ;
wire \stepper_step_out_3[16]~output_o ;
wire \stepper_step_out_3[17]~output_o ;
wire \stepper_step_out_3[18]~output_o ;
wire \stepper_step_out_3[19]~output_o ;
wire \stepper_step_out_3[20]~output_o ;
wire \stepper_step_out_3[21]~output_o ;
wire \stepper_step_out_3[22]~output_o ;
wire \stepper_step_out_3[23]~output_o ;
wire \stepper_step_out_3[24]~output_o ;
wire \stepper_step_out_3[25]~output_o ;
wire \stepper_step_out_3[26]~output_o ;
wire \stepper_step_out_3[27]~output_o ;
wire \stepper_step_out_3[28]~output_o ;
wire \stepper_step_out_3[29]~output_o ;
wire \stepper_step_out_3[30]~output_o ;
wire \stepper_step_out_3[31]~output_o ;
wire \stepper_step_out_4[0]~output_o ;
wire \stepper_step_out_4[1]~output_o ;
wire \stepper_step_out_4[2]~output_o ;
wire \stepper_step_out_4[3]~output_o ;
wire \stepper_step_out_4[4]~output_o ;
wire \stepper_step_out_4[5]~output_o ;
wire \stepper_step_out_4[6]~output_o ;
wire \stepper_step_out_4[7]~output_o ;
wire \stepper_step_out_4[8]~output_o ;
wire \stepper_step_out_4[9]~output_o ;
wire \stepper_step_out_4[10]~output_o ;
wire \stepper_step_out_4[11]~output_o ;
wire \stepper_step_out_4[12]~output_o ;
wire \stepper_step_out_4[13]~output_o ;
wire \stepper_step_out_4[14]~output_o ;
wire \stepper_step_out_4[15]~output_o ;
wire \stepper_step_out_4[16]~output_o ;
wire \stepper_step_out_4[17]~output_o ;
wire \stepper_step_out_4[18]~output_o ;
wire \stepper_step_out_4[19]~output_o ;
wire \stepper_step_out_4[20]~output_o ;
wire \stepper_step_out_4[21]~output_o ;
wire \stepper_step_out_4[22]~output_o ;
wire \stepper_step_out_4[23]~output_o ;
wire \stepper_step_out_4[24]~output_o ;
wire \stepper_step_out_4[25]~output_o ;
wire \stepper_step_out_4[26]~output_o ;
wire \stepper_step_out_4[27]~output_o ;
wire \stepper_step_out_4[28]~output_o ;
wire \stepper_step_out_4[29]~output_o ;
wire \stepper_step_out_4[30]~output_o ;
wire \stepper_step_out_4[31]~output_o ;
wire \start_driving~input_o ;
wire \start_homing~input_o ;
wire \clk~input_o ;
wire \ymin~input_o ;
wire \corexy|Add8~1_sumout ;
wire \corexy|n_1~0_combout ;
wire \stepper_step_in_1[31]~input_o ;
wire \stepper_step_in_1[0]~input_o ;
wire \corexy|Add0~45_sumout ;
wire \xmin~input_o ;
wire \stepper_step_in_2[31]~input_o ;
wire \stepper_step_in_1[26]~input_o ;
wire \stepper_step_in_1[25]~input_o ;
wire \stepper_step_in_1[24]~input_o ;
wire \stepper_step_in_1[23]~input_o ;
wire \stepper_step_in_1[22]~input_o ;
wire \stepper_step_in_1[21]~input_o ;
wire \stepper_step_in_1[20]~input_o ;
wire \stepper_step_in_1[19]~input_o ;
wire \stepper_step_in_1[18]~input_o ;
wire \stepper_step_in_1[17]~input_o ;
wire \stepper_step_in_1[16]~input_o ;
wire \stepper_step_in_1[15]~input_o ;
wire \stepper_step_in_1[14]~input_o ;
wire \stepper_step_in_1[13]~input_o ;
wire \stepper_step_in_1[12]~input_o ;
wire \stepper_step_in_1[11]~input_o ;
wire \stepper_step_in_1[10]~input_o ;
wire \stepper_step_in_1[9]~input_o ;
wire \stepper_step_in_1[8]~input_o ;
wire \stepper_step_in_1[7]~input_o ;
wire \stepper_step_in_1[6]~input_o ;
wire \stepper_step_in_1[5]~input_o ;
wire \stepper_step_in_1[4]~input_o ;
wire \stepper_step_in_1[3]~input_o ;
wire \stepper_step_in_1[2]~input_o ;
wire \stepper_step_in_1[1]~input_o ;
wire \corexy|Add0~46 ;
wire \corexy|Add0~42 ;
wire \corexy|Add0~38 ;
wire \corexy|Add0~34 ;
wire \corexy|Add0~62 ;
wire \corexy|Add0~122 ;
wire \corexy|Add0~86 ;
wire \corexy|Add0~118 ;
wire \corexy|Add0~50 ;
wire \corexy|Add0~2 ;
wire \corexy|Add0~10 ;
wire \corexy|Add0~14 ;
wire \corexy|Add0~18 ;
wire \corexy|Add0~22 ;
wire \corexy|Add0~26 ;
wire \corexy|Add0~30 ;
wire \corexy|Add0~6 ;
wire \corexy|Add0~90 ;
wire \corexy|Add0~94 ;
wire \corexy|Add0~98 ;
wire \corexy|Add0~102 ;
wire \corexy|Add0~114 ;
wire \corexy|Add0~54 ;
wire \corexy|Add0~106 ;
wire \corexy|Add0~110 ;
wire \corexy|Add0~58 ;
wire \corexy|Add0~65_sumout ;
wire \stepper_step_in_1[27]~input_o ;
wire \corexy|Add0~66 ;
wire \corexy|Add0~69_sumout ;
wire \stepper_step_in_1[28]~input_o ;
wire \corexy|Add0~70 ;
wire \corexy|Add0~73_sumout ;
wire \stepper_step_in_2[28]~input_o ;
wire \stepper_step_in_2[27]~input_o ;
wire \stepper_step_in_2[26]~input_o ;
wire \stepper_step_in_2[25]~input_o ;
wire \stepper_step_in_2[24]~input_o ;
wire \stepper_step_in_2[23]~input_o ;
wire \stepper_step_in_2[22]~input_o ;
wire \stepper_step_in_2[21]~input_o ;
wire \stepper_step_in_2[20]~input_o ;
wire \stepper_step_in_2[19]~input_o ;
wire \stepper_step_in_2[18]~input_o ;
wire \stepper_step_in_2[17]~input_o ;
wire \stepper_step_in_2[16]~input_o ;
wire \stepper_step_in_2[15]~input_o ;
wire \stepper_step_in_2[14]~input_o ;
wire \stepper_step_in_2[13]~input_o ;
wire \stepper_step_in_2[12]~input_o ;
wire \stepper_step_in_2[11]~input_o ;
wire \stepper_step_in_2[10]~input_o ;
wire \stepper_step_in_2[9]~input_o ;
wire \stepper_step_in_2[8]~input_o ;
wire \stepper_step_in_2[7]~input_o ;
wire \stepper_step_in_2[6]~input_o ;
wire \stepper_step_in_2[5]~input_o ;
wire \stepper_step_in_2[4]~input_o ;
wire \stepper_step_in_2[3]~input_o ;
wire \stepper_step_in_2[2]~input_o ;
wire \stepper_step_in_2[1]~input_o ;
wire \stepper_step_in_2[0]~input_o ;
wire \corexy|Add2~62 ;
wire \corexy|Add2~58 ;
wire \corexy|Add2~74 ;
wire \corexy|Add2~70 ;
wire \corexy|Add2~66 ;
wire \corexy|Add2~86 ;
wire \corexy|Add2~82 ;
wire \corexy|Add2~78 ;
wire \corexy|Add2~54 ;
wire \corexy|Add2~50 ;
wire \corexy|Add2~46 ;
wire \corexy|Add2~42 ;
wire \corexy|Add2~38 ;
wire \corexy|Add2~34 ;
wire \corexy|Add2~30 ;
wire \corexy|Add2~114 ;
wire \corexy|Add2~106 ;
wire \corexy|Add2~110 ;
wire \corexy|Add2~102 ;
wire \corexy|Add2~98 ;
wire \corexy|Add2~94 ;
wire \corexy|Add2~90 ;
wire \corexy|Add2~26 ;
wire \corexy|Add2~22 ;
wire \corexy|Add2~18 ;
wire \corexy|Add2~14 ;
wire \corexy|Add2~10 ;
wire \corexy|Add2~6 ;
wire \corexy|Add2~1_sumout ;
wire \corexy|Add2~5_sumout ;
wire \corexy|Add2~9_sumout ;
wire \corexy|LessThan0~0_combout ;
wire \corexy|Add0~57_sumout ;
wire \corexy|Add2~13_sumout ;
wire \corexy|LessThan0~1_combout ;
wire \corexy|Add0~109_sumout ;
wire \corexy|Add2~17_sumout ;
wire \corexy|LessThan0~2_combout ;
wire \corexy|Add0~105_sumout ;
wire \corexy|Add2~21_sumout ;
wire \corexy|LessThan0~3_combout ;
wire \corexy|Add0~53_sumout ;
wire \corexy|Add2~25_sumout ;
wire \corexy|LessThan0~4_combout ;
wire \corexy|Equal2~0_combout ;
wire \corexy|Add0~17_sumout ;
wire \corexy|Add0~21_sumout ;
wire \corexy|Add0~25_sumout ;
wire \corexy|Add2~29_sumout ;
wire \corexy|Add2~33_sumout ;
wire \corexy|Add2~37_sumout ;
wire \corexy|LessThan0~5_combout ;
wire \corexy|Add0~13_sumout ;
wire \corexy|Add2~41_sumout ;
wire \corexy|LessThan0~6_combout ;
wire \corexy|Add0~9_sumout ;
wire \corexy|Add2~45_sumout ;
wire \corexy|LessThan0~7_combout ;
wire \corexy|Add0~1_sumout ;
wire \corexy|Add2~49_sumout ;
wire \corexy|LessThan0~8_combout ;
wire \corexy|Add0~49_sumout ;
wire \corexy|Add2~53_sumout ;
wire \corexy|LessThan0~9_combout ;
wire \corexy|Add0~41_sumout ;
wire \corexy|Add2~57_sumout ;
wire \corexy|Add2~61_sumout ;
wire \corexy|LessThan1~0_combout ;
wire \corexy|Add0~61_sumout ;
wire \corexy|Add0~33_sumout ;
wire \corexy|Add0~37_sumout ;
wire \corexy|Add2~65_sumout ;
wire \corexy|Add2~69_sumout ;
wire \corexy|Add2~73_sumout ;
wire \corexy|Equal2~1_combout ;
wire \corexy|Add0~85_sumout ;
wire \corexy|Add0~117_sumout ;
wire \corexy|Add0~121_sumout ;
wire \corexy|Add2~77_sumout ;
wire \corexy|Add2~81_sumout ;
wire \corexy|Add2~85_sumout ;
wire \corexy|Equal2~2_combout ;
wire \corexy|LessThan1~1_combout ;
wire \corexy|LessThan1~2_combout ;
wire \corexy|LessThan1~3_combout ;
wire \corexy|LessThan1~4_combout ;
wire \corexy|Add0~5_sumout ;
wire \corexy|Add0~97_sumout ;
wire \corexy|Add0~101_sumout ;
wire \corexy|Add0~113_sumout ;
wire \corexy|Add2~89_sumout ;
wire \corexy|Add2~93_sumout ;
wire \corexy|Add2~97_sumout ;
wire \corexy|LessThan0~10_combout ;
wire \corexy|Add0~93_sumout ;
wire \corexy|Add2~101_sumout ;
wire \corexy|LessThan0~11_combout ;
wire \corexy|Add2~105_sumout ;
wire \corexy|Add0~89_sumout ;
wire \corexy|Add2~109_sumout ;
wire \corexy|LessThan0~12_combout ;
wire \corexy|Add0~29_sumout ;
wire \corexy|Add2~113_sumout ;
wire \corexy|LessThan0~13_combout ;
wire \corexy|Equal2~3_combout ;
wire \corexy|LessThan1~5_combout ;
wire \corexy|LessThan1~6_combout ;
wire \corexy|LessThan1~7_combout ;
wire \corexy|LessThan1~8_combout ;
wire \corexy|LessThan1~9_combout ;
wire \corexy|LessThan1~10_combout ;
wire \corexy|LessThan1~11_combout ;
wire \corexy|LessThan1~12_combout ;
wire \corexy|LessThan1~13_combout ;
wire \stepper_step_in_1[29]~input_o ;
wire \corexy|Add0~74 ;
wire \corexy|Add0~77_sumout ;
wire \stepper_step_in_1[30]~input_o ;
wire \corexy|Add0~78 ;
wire \corexy|Add0~81_sumout ;
wire \stepper_step_in_2[30]~input_o ;
wire \stepper_step_in_2[29]~input_o ;
wire \corexy|Add2~2 ;
wire \corexy|Add2~122 ;
wire \corexy|Add2~117_sumout ;
wire \corexy|Add2~121_sumout ;
wire \corexy|Equal2~4_combout ;
wire \corexy|LessThan1~14_combout ;
wire \corexy|LessThan1~15_combout ;
wire \corexy|LessThan1~16_combout ;
wire \corexy|LessThan1~17_combout ;
wire \corexy|LessThan1~18_combout ;
wire \corexy|LessThan1~19_combout ;
wire \corexy|LessThan0~14_combout ;
wire \corexy|LessThan0~15_combout ;
wire \corexy|Equal2~5_combout ;
wire \corexy|LessThan0~16_combout ;
wire \corexy|LessThan0~17_combout ;
wire \corexy|Equal2~6_combout ;
wire \corexy|Equal2~7_combout ;
wire \corexy|Equal2~8_combout ;
wire \corexy|Equal2~9_combout ;
wire \corexy|x~8_combout ;
wire \corexy|LessThan0~18_combout ;
wire \corexy|LessThan0~19_combout ;
wire \corexy|LessThan0~20_combout ;
wire \corexy|LessThan0~21_combout ;
wire \corexy|LessThan0~22_combout ;
wire \corexy|LessThan0~23_combout ;
wire \corexy|LessThan0~24_combout ;
wire \corexy|LessThan0~25_combout ;
wire \corexy|LessThan0~26_combout ;
wire \corexy|LessThan0~27_combout ;
wire \corexy|LessThan0~28_combout ;
wire \corexy|LessThan0~29_combout ;
wire \corexy|LessThan0~30_combout ;
wire \corexy|LessThan0~31_combout ;
wire \corexy|LessThan0~32_combout ;
wire \corexy|LessThan0~33_combout ;
wire \corexy|LessThan0~34_combout ;
wire \corexy|LessThan0~35_combout ;
wire \corexy|LessThan0~36_combout ;
wire \corexy|LessThan0~37_combout ;
wire \corexy|x~9_combout ;
wire \corexy|x~10_combout ;
wire \corexy|x.01~q ;
wire \xmax~input_o ;
wire \corexy|LessThan1~20_combout ;
wire \corexy|LessThan0~38_combout ;
wire \corexy|x~11_combout ;
wire \corexy|x.10~q ;
wire \corexy|always0~1_combout ;
wire \corexy|always0~2_combout ;
wire \corexy|Equal0~0_combout ;
wire \corexy|Equal0~1_combout ;
wire \corexy|Equal0~2_combout ;
wire \corexy|Equal0~3_combout ;
wire \corexy|Equal0~4_combout ;
wire \corexy|Equal0~5_combout ;
wire \corexy|Equal1~0_combout ;
wire \corexy|Equal1~1_combout ;
wire \corexy|Equal1~2_combout ;
wire \corexy|Equal1~3_combout ;
wire \corexy|Equal1~4_combout ;
wire \corexy|Equal1~5_combout ;
wire \corexy|f~1_combout ;
wire \corexy|f~q ;
wire \corexy|stepper_driving_reg_1~1_combout ;
wire \stepper_speed_1[30]~input_o ;
wire \stepper_speed_1[29]~input_o ;
wire \stepper_speed_1[28]~input_o ;
wire \stepper_speed_1[27]~input_o ;
wire \stepper_speed_1[26]~input_o ;
wire \stepper_speed_1[25]~input_o ;
wire \stepper_speed_1[24]~input_o ;
wire \stepper_speed_1[23]~input_o ;
wire \stepper_speed_1[22]~input_o ;
wire \stepper_speed_1[21]~input_o ;
wire \stepper_speed_1[20]~input_o ;
wire \stepper_speed_1[19]~input_o ;
wire \stepper_speed_1[18]~input_o ;
wire \stepper_speed_1[17]~input_o ;
wire \stepper_speed_1[16]~input_o ;
wire \stepper_speed_1[15]~input_o ;
wire \stepper_speed_1[14]~input_o ;
wire \stepper_speed_1[13]~input_o ;
wire \stepper_speed_1[12]~input_o ;
wire \stepper_speed_1[11]~input_o ;
wire \stepper_speed_1[10]~input_o ;
wire \stepper_speed_1[9]~input_o ;
wire \stepper_speed_1[8]~input_o ;
wire \stepper_speed_1[7]~input_o ;
wire \stepper_speed_1[6]~input_o ;
wire \stepper_speed_1[5]~input_o ;
wire \stepper_speed_1[4]~input_o ;
wire \stepper_speed_1[3]~input_o ;
wire \stepper_speed_1[2]~input_o ;
wire \stepper_speed_1[1]~input_o ;
wire \stepper_speed_1[0]~input_o ;
wire \corexy|Add1~90 ;
wire \corexy|Add1~94 ;
wire \corexy|Add1~98 ;
wire \corexy|Add1~102 ;
wire \corexy|Add1~106 ;
wire \corexy|Add1~58 ;
wire \corexy|Add1~110 ;
wire \corexy|Add1~114 ;
wire \corexy|Add1~118 ;
wire \corexy|Add1~122 ;
wire \corexy|Add1~126 ;
wire \corexy|Add1~62 ;
wire \corexy|Add1~70 ;
wire \corexy|Add1~74 ;
wire \corexy|Add1~78 ;
wire \corexy|Add1~82 ;
wire \corexy|Add1~86 ;
wire \corexy|Add1~66 ;
wire \corexy|Add1~34 ;
wire \corexy|Add1~38 ;
wire \corexy|Add1~42 ;
wire \corexy|Add1~46 ;
wire \corexy|Add1~50 ;
wire \corexy|Add1~54 ;
wire \corexy|Add1~10 ;
wire \corexy|Add1~14 ;
wire \corexy|Add1~18 ;
wire \corexy|Add1~22 ;
wire \corexy|Add1~26 ;
wire \corexy|Add1~30 ;
wire \corexy|Add1~1_sumout ;
wire \corexy|Add1~9_sumout ;
wire \corexy|Add5~90 ;
wire \corexy|Add5~94 ;
wire \corexy|Add5~98 ;
wire \corexy|Add5~102 ;
wire \corexy|Add5~106 ;
wire \corexy|Add5~58 ;
wire \corexy|Add5~110 ;
wire \corexy|Add5~114 ;
wire \corexy|Add5~118 ;
wire \corexy|Add5~122 ;
wire \corexy|Add5~126 ;
wire \corexy|Add5~62 ;
wire \corexy|Add5~70 ;
wire \corexy|Add5~74 ;
wire \corexy|Add5~78 ;
wire \corexy|Add5~82 ;
wire \corexy|Add5~86 ;
wire \corexy|Add5~66 ;
wire \corexy|Add5~34 ;
wire \corexy|Add5~38 ;
wire \corexy|Add5~42 ;
wire \corexy|Add5~46 ;
wire \corexy|Add5~50 ;
wire \corexy|Add5~54 ;
wire \corexy|Add5~9_sumout ;
wire \corexy|Add1~53_sumout ;
wire \corexy|Add5~53_sumout ;
wire \corexy|Add1~49_sumout ;
wire \corexy|Add5~49_sumout ;
wire \corexy|Add1~45_sumout ;
wire \corexy|Add5~45_sumout ;
wire \corexy|Add1~41_sumout ;
wire \corexy|Add5~41_sumout ;
wire \corexy|Add1~37_sumout ;
wire \corexy|Add1~33_sumout ;
wire \corexy|Add1~57_sumout ;
wire \corexy|Add5~57_sumout ;
wire \corexy|Add1~105_sumout ;
wire \corexy|Add5~105_sumout ;
wire \corexy|Add1~101_sumout ;
wire \corexy|Add5~101_sumout ;
wire \corexy|Add1~97_sumout ;
wire \corexy|Add5~97_sumout ;
wire \corexy|Add1~93_sumout ;
wire \corexy|Add5~93_sumout ;
wire \corexy|Add1~89_sumout ;
wire \corexy|Add5~89_sumout ;
wire \corexy|Add4~89_sumout ;
wire \corexy|m_1~23_combout ;
wire \corexy|m_1~1_combout ;
wire \corexy|Add4~90 ;
wire \corexy|Add4~93_sumout ;
wire \corexy|m_1~24_combout ;
wire \corexy|Add4~94 ;
wire \corexy|Add4~97_sumout ;
wire \corexy|m_1~25_combout ;
wire \corexy|Add4~98 ;
wire \corexy|Add4~101_sumout ;
wire \corexy|m_1~26_combout ;
wire \corexy|Add4~102 ;
wire \corexy|Add4~105_sumout ;
wire \corexy|m_1~27_combout ;
wire \corexy|Add4~106 ;
wire \corexy|Add4~57_sumout ;
wire \corexy|m_1~15_combout ;
wire \corexy|Add1~61_sumout ;
wire \corexy|Add5~61_sumout ;
wire \corexy|Add1~125_sumout ;
wire \corexy|Add5~125_sumout ;
wire \corexy|Add1~121_sumout ;
wire \corexy|Add5~121_sumout ;
wire \corexy|Add1~117_sumout ;
wire \corexy|Add5~117_sumout ;
wire \corexy|Add1~113_sumout ;
wire \corexy|Add5~113_sumout ;
wire \corexy|Add1~109_sumout ;
wire \corexy|Add5~109_sumout ;
wire \corexy|Add4~58 ;
wire \corexy|Add4~109_sumout ;
wire \corexy|m_1~28_combout ;
wire \corexy|Add4~110 ;
wire \corexy|Add4~113_sumout ;
wire \corexy|m_1~29_combout ;
wire \corexy|Add4~114 ;
wire \corexy|Add4~117_sumout ;
wire \corexy|m_1~30_combout ;
wire \corexy|Add4~118 ;
wire \corexy|Add4~121_sumout ;
wire \corexy|m_1~31_combout ;
wire \corexy|Add4~122 ;
wire \corexy|Add4~125_sumout ;
wire \corexy|m_1~32_combout ;
wire \corexy|Add4~126 ;
wire \corexy|Add4~61_sumout ;
wire \corexy|m_1~16_combout ;
wire \corexy|Add1~65_sumout ;
wire \corexy|Add5~65_sumout ;
wire \corexy|Add1~85_sumout ;
wire \corexy|Add5~85_sumout ;
wire \corexy|Add1~81_sumout ;
wire \corexy|Add5~81_sumout ;
wire \corexy|Add1~77_sumout ;
wire \corexy|Add5~77_sumout ;
wire \corexy|Add1~73_sumout ;
wire \corexy|Add5~73_sumout ;
wire \corexy|Add1~69_sumout ;
wire \corexy|Add5~69_sumout ;
wire \corexy|Add4~62 ;
wire \corexy|Add4~69_sumout ;
wire \corexy|m_1~18_combout ;
wire \corexy|Add4~70 ;
wire \corexy|Add4~73_sumout ;
wire \corexy|m_1~19_combout ;
wire \corexy|Add4~74 ;
wire \corexy|Add4~77_sumout ;
wire \corexy|m_1~20_combout ;
wire \corexy|Add4~78 ;
wire \corexy|Add4~81_sumout ;
wire \corexy|m_1~21_combout ;
wire \corexy|Add4~82 ;
wire \corexy|Add4~85_sumout ;
wire \corexy|m_1~22_combout ;
wire \corexy|Add4~86 ;
wire \corexy|Add4~65_sumout ;
wire \corexy|m_1~17_combout ;
wire \corexy|Equal4~3_combout ;
wire \corexy|Equal4~4_combout ;
wire \corexy|Equal4~5_combout ;
wire \corexy|Equal4~6_combout ;
wire \corexy|Add5~33_sumout ;
wire \corexy|Add4~66 ;
wire \corexy|Add4~33_sumout ;
wire \corexy|m_1~9_combout ;
wire \corexy|Equal4~2_combout ;
wire \corexy|Add5~37_sumout ;
wire \corexy|Add4~34 ;
wire \corexy|Add4~37_sumout ;
wire \corexy|m_1~10_combout ;
wire \corexy|Add4~38 ;
wire \corexy|Add4~41_sumout ;
wire \corexy|m_1~11_combout ;
wire \corexy|Add4~42 ;
wire \corexy|Add4~45_sumout ;
wire \corexy|m_1~12_combout ;
wire \corexy|Add4~46 ;
wire \corexy|Add4~49_sumout ;
wire \corexy|m_1~13_combout ;
wire \corexy|Add4~50 ;
wire \corexy|Add4~53_sumout ;
wire \corexy|m_1~14_combout ;
wire \corexy|Add4~54 ;
wire \corexy|Add4~9_sumout ;
wire \corexy|m_1~3_combout ;
wire \corexy|Add1~13_sumout ;
wire \corexy|Add5~10 ;
wire \corexy|Add5~13_sumout ;
wire \corexy|Add4~10 ;
wire \corexy|Add4~13_sumout ;
wire \corexy|m_1~4_combout ;
wire \corexy|Add1~17_sumout ;
wire \corexy|Add5~14 ;
wire \corexy|Add5~17_sumout ;
wire \corexy|Add4~14 ;
wire \corexy|Add4~17_sumout ;
wire \corexy|m_1~5_combout ;
wire \corexy|Add1~21_sumout ;
wire \corexy|Add5~18 ;
wire \corexy|Add5~21_sumout ;
wire \corexy|Add4~18 ;
wire \corexy|Add4~21_sumout ;
wire \corexy|m_1~6_combout ;
wire \corexy|Add1~25_sumout ;
wire \corexy|Add5~22 ;
wire \corexy|Add5~25_sumout ;
wire \corexy|Add4~22 ;
wire \corexy|Add4~25_sumout ;
wire \corexy|m_1~7_combout ;
wire \corexy|Add1~29_sumout ;
wire \corexy|Add5~26 ;
wire \corexy|Add5~29_sumout ;
wire \corexy|Add4~26 ;
wire \corexy|Add4~29_sumout ;
wire \corexy|m_1~8_combout ;
wire \corexy|Equal4~1_combout ;
wire \corexy|Equal4~7_combout ;
wire \corexy|Equal4~8_combout ;
wire \corexy|Add5~30 ;
wire \corexy|Add5~1_sumout ;
wire \corexy|Add4~30 ;
wire \corexy|Add4~1_sumout ;
wire \corexy|m_1~0_combout ;
wire \stepper_speed_1[31]~input_o ;
wire \corexy|Add1~2 ;
wire \corexy|Add1~5_sumout ;
wire \corexy|Add5~2 ;
wire \corexy|Add5~5_sumout ;
wire \corexy|Add4~2 ;
wire \corexy|Add4~5_sumout ;
wire \corexy|m_1~2_combout ;
wire \corexy|Equal4~0_combout ;
wire \corexy|Add8~38 ;
wire \corexy|Add8~41_sumout ;
wire \corexy|n_1~10_combout ;
wire \corexy|Add8~42 ;
wire \corexy|Add8~45_sumout ;
wire \corexy|n_1~11_combout ;
wire \corexy|Add8~46 ;
wire \corexy|Add8~49_sumout ;
wire \corexy|n_1~12_combout ;
wire \corexy|Add8~50 ;
wire \corexy|Add8~53_sumout ;
wire \corexy|n_1~13_combout ;
wire \corexy|Add8~54 ;
wire \corexy|Add8~57_sumout ;
wire \corexy|n_1~14_combout ;
wire \corexy|Add8~58 ;
wire \corexy|Add8~61_sumout ;
wire \corexy|n_1~15_combout ;
wire \corexy|Add8~62 ;
wire \corexy|Add8~65_sumout ;
wire \corexy|n_1~16_combout ;
wire \corexy|Equal3~0_combout ;
wire \corexy|Equal3~1_combout ;
wire \corexy|Add8~66 ;
wire \corexy|Add8~69_sumout ;
wire \corexy|n_1~17_combout ;
wire \corexy|Add8~70 ;
wire \corexy|Add8~73_sumout ;
wire \corexy|n_1~18_combout ;
wire \corexy|Add8~74 ;
wire \corexy|Add8~77_sumout ;
wire \corexy|n_1~19_combout ;
wire \corexy|Add8~78 ;
wire \corexy|Add8~81_sumout ;
wire \corexy|n_1~20_combout ;
wire \corexy|Add8~82 ;
wire \corexy|Add8~85_sumout ;
wire \corexy|n_1~21_combout ;
wire \corexy|Add8~86 ;
wire \corexy|Add8~89_sumout ;
wire \corexy|n_1~22_combout ;
wire \corexy|Add8~90 ;
wire \corexy|Add8~93_sumout ;
wire \corexy|n_1~23_combout ;
wire \corexy|Add8~94 ;
wire \corexy|Add8~97_sumout ;
wire \corexy|n_1~24_combout ;
wire \corexy|Add8~98 ;
wire \corexy|Add8~101_sumout ;
wire \corexy|n_1~25_combout ;
wire \corexy|Add8~102 ;
wire \corexy|Add8~105_sumout ;
wire \corexy|n_1~26_combout ;
wire \corexy|Add8~106 ;
wire \corexy|Add8~109_sumout ;
wire \corexy|n_1~27_combout ;
wire \corexy|Add8~110 ;
wire \corexy|Add8~113_sumout ;
wire \corexy|n_1~28_combout ;
wire \corexy|Add8~114 ;
wire \corexy|Add8~117_sumout ;
wire \corexy|n_1~29_combout ;
wire \corexy|Add8~118 ;
wire \corexy|Add8~121_sumout ;
wire \corexy|n_1~30_combout ;
wire \corexy|Equal3~2_combout ;
wire \corexy|Equal3~3_combout ;
wire \corexy|Equal3~4_combout ;
wire \corexy|Equal3~5_combout ;
wire \corexy|Equal3~6_combout ;
wire \corexy|stepper_step_1~1_combout ;
wire \corexy|stepper_step_1~2_combout ;
wire \corexy|Add8~2 ;
wire \corexy|Add8~5_sumout ;
wire \corexy|n_1~1_combout ;
wire \corexy|Add8~6 ;
wire \corexy|Add8~9_sumout ;
wire \corexy|n_1~2_combout ;
wire \corexy|Add8~10 ;
wire \corexy|Add8~13_sumout ;
wire \corexy|n_1~3_combout ;
wire \corexy|Add8~14 ;
wire \corexy|Add8~17_sumout ;
wire \corexy|n_1~4_combout ;
wire \corexy|Add8~18 ;
wire \corexy|Add8~21_sumout ;
wire \corexy|n_1~5_combout ;
wire \corexy|Add8~22 ;
wire \corexy|Add8~25_sumout ;
wire \corexy|n_1~6_combout ;
wire \corexy|Add8~26 ;
wire \corexy|Add8~29_sumout ;
wire \corexy|n_1~7_combout ;
wire \corexy|Add8~30 ;
wire \corexy|Add8~33_sumout ;
wire \corexy|n_1~8_combout ;
wire \corexy|Add8~34 ;
wire \corexy|Add8~37_sumout ;
wire \corexy|n_1~9_combout ;
wire \corexy|stepper_driving_reg_1~0_combout ;
wire \corexy|stepper_driving_reg_1~2_combout ;
wire \corexy|stepper_driving_reg_1~q ;
wire \corexy|direction_1~0_combout ;
wire \corexy|y~8_combout ;
wire \corexy|y.01~q ;
wire \ymax~input_o ;
wire \corexy|y~9_combout ;
wire \corexy|y.10~q ;
wire \corexy|always0~0_combout ;
wire \stepper_speed_2[30]~input_o ;
wire \stepper_speed_2[29]~input_o ;
wire \stepper_speed_2[28]~input_o ;
wire \stepper_speed_2[27]~input_o ;
wire \stepper_speed_2[26]~input_o ;
wire \stepper_speed_2[25]~input_o ;
wire \stepper_speed_2[24]~input_o ;
wire \stepper_speed_2[23]~input_o ;
wire \stepper_speed_2[22]~input_o ;
wire \stepper_speed_2[21]~input_o ;
wire \stepper_speed_2[20]~input_o ;
wire \stepper_speed_2[19]~input_o ;
wire \stepper_speed_2[18]~input_o ;
wire \stepper_speed_2[17]~input_o ;
wire \stepper_speed_2[16]~input_o ;
wire \stepper_speed_2[15]~input_o ;
wire \stepper_speed_2[14]~input_o ;
wire \stepper_speed_2[13]~input_o ;
wire \stepper_speed_2[12]~input_o ;
wire \stepper_speed_2[11]~input_o ;
wire \stepper_speed_2[10]~input_o ;
wire \stepper_speed_2[9]~input_o ;
wire \stepper_speed_2[8]~input_o ;
wire \stepper_speed_2[7]~input_o ;
wire \stepper_speed_2[6]~input_o ;
wire \stepper_speed_2[5]~input_o ;
wire \stepper_speed_2[4]~input_o ;
wire \stepper_speed_2[3]~input_o ;
wire \stepper_speed_2[2]~input_o ;
wire \stepper_speed_2[1]~input_o ;
wire \stepper_speed_2[0]~input_o ;
wire \corexy|Add3~38 ;
wire \corexy|Add3~34 ;
wire \corexy|Add3~66 ;
wire \corexy|Add3~86 ;
wire \corexy|Add3~82 ;
wire \corexy|Add3~78 ;
wire \corexy|Add3~74 ;
wire \corexy|Add3~70 ;
wire \corexy|Add3~62 ;
wire \corexy|Add3~126 ;
wire \corexy|Add3~122 ;
wire \corexy|Add3~118 ;
wire \corexy|Add3~114 ;
wire \corexy|Add3~110 ;
wire \corexy|Add3~58 ;
wire \corexy|Add3~106 ;
wire \corexy|Add3~102 ;
wire \corexy|Add3~98 ;
wire \corexy|Add3~94 ;
wire \corexy|Add3~90 ;
wire \corexy|Add3~42 ;
wire \corexy|Add3~46 ;
wire \corexy|Add3~50 ;
wire \corexy|Add3~54 ;
wire \corexy|Add3~10 ;
wire \corexy|Add3~14 ;
wire \corexy|Add3~18 ;
wire \corexy|Add3~22 ;
wire \corexy|Add3~26 ;
wire \corexy|Add3~30 ;
wire \corexy|Add3~1_sumout ;
wire \corexy|Add3~9_sumout ;
wire \corexy|Add7~38 ;
wire \corexy|Add7~34 ;
wire \corexy|Add7~66 ;
wire \corexy|Add7~86 ;
wire \corexy|Add7~82 ;
wire \corexy|Add7~78 ;
wire \corexy|Add7~74 ;
wire \corexy|Add7~70 ;
wire \corexy|Add7~62 ;
wire \corexy|Add7~126 ;
wire \corexy|Add7~122 ;
wire \corexy|Add7~118 ;
wire \corexy|Add7~114 ;
wire \corexy|Add7~110 ;
wire \corexy|Add7~58 ;
wire \corexy|Add7~106 ;
wire \corexy|Add7~102 ;
wire \corexy|Add7~98 ;
wire \corexy|Add7~94 ;
wire \corexy|Add7~90 ;
wire \corexy|Add7~42 ;
wire \corexy|Add7~46 ;
wire \corexy|Add7~50 ;
wire \corexy|Add7~54 ;
wire \corexy|Add7~9_sumout ;
wire \corexy|Add3~53_sumout ;
wire \corexy|Add7~53_sumout ;
wire \corexy|Add3~49_sumout ;
wire \corexy|Add7~49_sumout ;
wire \corexy|Add3~45_sumout ;
wire \corexy|Add7~45_sumout ;
wire \corexy|Add3~41_sumout ;
wire \corexy|Add7~41_sumout ;
wire \corexy|Add3~89_sumout ;
wire \corexy|Add3~33_sumout ;
wire \corexy|Add7~33_sumout ;
wire \corexy|Add3~37_sumout ;
wire \corexy|Add7~37_sumout ;
wire \corexy|Add6~37_sumout ;
wire \corexy|m_2~10_combout ;
wire \corexy|m_2~1_combout ;
wire \corexy|Add6~38 ;
wire \corexy|Add6~33_sumout ;
wire \corexy|m_2~9_combout ;
wire \corexy|Equal6~2_combout ;
wire \corexy|Add3~57_sumout ;
wire \corexy|Add7~57_sumout ;
wire \corexy|Add3~109_sumout ;
wire \corexy|Add7~109_sumout ;
wire \corexy|Add3~113_sumout ;
wire \corexy|Add7~113_sumout ;
wire \corexy|Add3~117_sumout ;
wire \corexy|Add7~117_sumout ;
wire \corexy|Add3~121_sumout ;
wire \corexy|Add7~121_sumout ;
wire \corexy|Add3~125_sumout ;
wire \corexy|Add7~125_sumout ;
wire \corexy|Add3~61_sumout ;
wire \corexy|Add7~61_sumout ;
wire \corexy|Add3~69_sumout ;
wire \corexy|Add7~69_sumout ;
wire \corexy|Add3~73_sumout ;
wire \corexy|Add7~73_sumout ;
wire \corexy|Add3~77_sumout ;
wire \corexy|Add7~77_sumout ;
wire \corexy|Add3~81_sumout ;
wire \corexy|Add7~81_sumout ;
wire \corexy|Add3~85_sumout ;
wire \corexy|Add7~85_sumout ;
wire \corexy|Add3~65_sumout ;
wire \corexy|Add7~65_sumout ;
wire \corexy|Add6~34 ;
wire \corexy|Add6~65_sumout ;
wire \corexy|m_2~17_combout ;
wire \corexy|Add6~66 ;
wire \corexy|Add6~85_sumout ;
wire \corexy|m_2~22_combout ;
wire \corexy|Add6~86 ;
wire \corexy|Add6~81_sumout ;
wire \corexy|m_2~21_combout ;
wire \corexy|Add6~82 ;
wire \corexy|Add6~77_sumout ;
wire \corexy|m_2~20_combout ;
wire \corexy|Add6~78 ;
wire \corexy|Add6~73_sumout ;
wire \corexy|m_2~19_combout ;
wire \corexy|Add6~74 ;
wire \corexy|Add6~69_sumout ;
wire \corexy|m_2~18_combout ;
wire \corexy|Add6~70 ;
wire \corexy|Add6~61_sumout ;
wire \corexy|m_2~16_combout ;
wire \corexy|Add6~62 ;
wire \corexy|Add6~125_sumout ;
wire \corexy|m_2~32_combout ;
wire \corexy|Add6~126 ;
wire \corexy|Add6~121_sumout ;
wire \corexy|m_2~31_combout ;
wire \corexy|Add6~122 ;
wire \corexy|Add6~117_sumout ;
wire \corexy|m_2~30_combout ;
wire \corexy|Add6~118 ;
wire \corexy|Add6~113_sumout ;
wire \corexy|m_2~29_combout ;
wire \corexy|Add6~114 ;
wire \corexy|Add6~109_sumout ;
wire \corexy|m_2~28_combout ;
wire \corexy|Add6~110 ;
wire \corexy|Add6~57_sumout ;
wire \corexy|m_2~15_combout ;
wire \corexy|Equal6~3_combout ;
wire \corexy|Add3~93_sumout ;
wire \corexy|Add7~93_sumout ;
wire \corexy|Add3~97_sumout ;
wire \corexy|Add7~97_sumout ;
wire \corexy|Add3~101_sumout ;
wire \corexy|Add7~101_sumout ;
wire \corexy|Add3~105_sumout ;
wire \corexy|Add7~105_sumout ;
wire \corexy|Add6~58 ;
wire \corexy|Add6~105_sumout ;
wire \corexy|m_2~27_combout ;
wire \corexy|Add6~106 ;
wire \corexy|Add6~101_sumout ;
wire \corexy|m_2~26_combout ;
wire \corexy|Add6~102 ;
wire \corexy|Add6~97_sumout ;
wire \corexy|m_2~25_combout ;
wire \corexy|Add6~98 ;
wire \corexy|Add6~93_sumout ;
wire \corexy|m_2~24_combout ;
wire \corexy|Equal6~4_combout ;
wire \corexy|Equal6~5_combout ;
wire \corexy|Equal6~6_combout ;
wire \corexy|Add7~89_sumout ;
wire \corexy|Add6~94 ;
wire \corexy|Add6~89_sumout ;
wire \corexy|m_2~23_combout ;
wire \corexy|Add6~90 ;
wire \corexy|Add6~41_sumout ;
wire \corexy|m_2~11_combout ;
wire \corexy|Add6~42 ;
wire \corexy|Add6~45_sumout ;
wire \corexy|m_2~12_combout ;
wire \corexy|Add6~46 ;
wire \corexy|Add6~49_sumout ;
wire \corexy|m_2~13_combout ;
wire \corexy|Add6~50 ;
wire \corexy|Add6~53_sumout ;
wire \corexy|m_2~14_combout ;
wire \corexy|Add6~54 ;
wire \corexy|Add6~9_sumout ;
wire \corexy|m_2~3_combout ;
wire \corexy|Add3~13_sumout ;
wire \corexy|Add7~10 ;
wire \corexy|Add7~13_sumout ;
wire \corexy|Add6~10 ;
wire \corexy|Add6~13_sumout ;
wire \corexy|m_2~4_combout ;
wire \corexy|Add3~17_sumout ;
wire \corexy|Add7~14 ;
wire \corexy|Add7~17_sumout ;
wire \corexy|Add6~14 ;
wire \corexy|Add6~17_sumout ;
wire \corexy|m_2~5_combout ;
wire \corexy|Add3~21_sumout ;
wire \corexy|Add7~18 ;
wire \corexy|Add7~21_sumout ;
wire \corexy|Add6~18 ;
wire \corexy|Add6~21_sumout ;
wire \corexy|m_2~6_combout ;
wire \corexy|Add3~25_sumout ;
wire \corexy|Add7~22 ;
wire \corexy|Add7~25_sumout ;
wire \corexy|Add6~22 ;
wire \corexy|Add6~25_sumout ;
wire \corexy|m_2~7_combout ;
wire \corexy|Add3~29_sumout ;
wire \corexy|Add7~26 ;
wire \corexy|Add7~29_sumout ;
wire \corexy|Add6~26 ;
wire \corexy|Add6~29_sumout ;
wire \corexy|m_2~8_combout ;
wire \corexy|Equal6~1_combout ;
wire \corexy|Equal6~7_combout ;
wire \corexy|Equal6~8_combout ;
wire \corexy|Add7~30 ;
wire \corexy|Add7~1_sumout ;
wire \corexy|Add6~30 ;
wire \corexy|Add6~1_sumout ;
wire \corexy|m_2~0_combout ;
wire \stepper_speed_2[31]~input_o ;
wire \corexy|Add3~2 ;
wire \corexy|Add3~5_sumout ;
wire \corexy|Add7~2 ;
wire \corexy|Add7~5_sumout ;
wire \corexy|Add6~2 ;
wire \corexy|Add6~5_sumout ;
wire \corexy|m_2~2_combout ;
wire \corexy|Equal6~0_combout ;
wire \corexy|signal_2~0_combout ;
wire \corexy|signal_2~1_combout ;
wire \corexy|signal_2~2_combout ;
wire \corexy|signal_2~3_combout ;
wire \corexy|signal_2~q ;
wire \corexy|Add10~1_sumout ;
wire \corexy|n_2~0_combout ;
wire \corexy|Equal5~0_combout ;
wire \corexy|Add10~90 ;
wire \corexy|Add10~93_sumout ;
wire \corexy|n_2~23_combout ;
wire \corexy|Add10~94 ;
wire \corexy|Add10~97_sumout ;
wire \corexy|n_2~24_combout ;
wire \corexy|Add10~98 ;
wire \corexy|Add10~101_sumout ;
wire \corexy|n_2~25_combout ;
wire \corexy|Add10~102 ;
wire \corexy|Add10~105_sumout ;
wire \corexy|n_2~26_combout ;
wire \corexy|Add10~106 ;
wire \corexy|Add10~109_sumout ;
wire \corexy|n_2~27_combout ;
wire \corexy|Add10~110 ;
wire \corexy|Add10~113_sumout ;
wire \corexy|n_2~28_combout ;
wire \corexy|Equal5~1_combout ;
wire \corexy|Add10~114 ;
wire \corexy|Add10~117_sumout ;
wire \corexy|n_2~29_combout ;
wire \corexy|Add10~118 ;
wire \corexy|Add10~121_sumout ;
wire \corexy|n_2~30_combout ;
wire \corexy|Equal5~2_combout ;
wire \corexy|Equal5~3_combout ;
wire \corexy|Equal5~4_combout ;
wire \corexy|Equal5~5_combout ;
wire \corexy|Equal5~6_combout ;
wire \corexy|stepper_step_2~1_combout ;
wire \corexy|stepper_step_2~2_combout ;
wire \corexy|Add10~2 ;
wire \corexy|Add10~5_sumout ;
wire \corexy|n_2~1_combout ;
wire \corexy|Add10~6 ;
wire \corexy|Add10~9_sumout ;
wire \corexy|n_2~2_combout ;
wire \corexy|Add10~10 ;
wire \corexy|Add10~13_sumout ;
wire \corexy|n_2~3_combout ;
wire \corexy|Add10~14 ;
wire \corexy|Add10~17_sumout ;
wire \corexy|n_2~4_combout ;
wire \corexy|Add10~18 ;
wire \corexy|Add10~21_sumout ;
wire \corexy|n_2~5_combout ;
wire \corexy|Add10~22 ;
wire \corexy|Add10~25_sumout ;
wire \corexy|n_2~6_combout ;
wire \corexy|Add10~26 ;
wire \corexy|Add10~29_sumout ;
wire \corexy|n_2~7_combout ;
wire \corexy|Add10~30 ;
wire \corexy|Add10~33_sumout ;
wire \corexy|n_2~8_combout ;
wire \corexy|Add10~34 ;
wire \corexy|Add10~37_sumout ;
wire \corexy|n_2~9_combout ;
wire \corexy|Add10~38 ;
wire \corexy|Add10~41_sumout ;
wire \corexy|n_2~10_combout ;
wire \corexy|Add10~42 ;
wire \corexy|Add10~45_sumout ;
wire \corexy|n_2~11_combout ;
wire \corexy|Add10~46 ;
wire \corexy|Add10~49_sumout ;
wire \corexy|n_2~12_combout ;
wire \corexy|Add10~50 ;
wire \corexy|Add10~53_sumout ;
wire \corexy|n_2~13_combout ;
wire \corexy|Add10~54 ;
wire \corexy|Add10~57_sumout ;
wire \corexy|n_2~14_combout ;
wire \corexy|Add10~58 ;
wire \corexy|Add10~61_sumout ;
wire \corexy|n_2~15_combout ;
wire \corexy|Add10~62 ;
wire \corexy|Add10~65_sumout ;
wire \corexy|n_2~16_combout ;
wire \corexy|Add10~66 ;
wire \corexy|Add10~69_sumout ;
wire \corexy|n_2~17_combout ;
wire \corexy|Add10~70 ;
wire \corexy|Add10~73_sumout ;
wire \corexy|n_2~18_combout ;
wire \corexy|Add10~74 ;
wire \corexy|Add10~77_sumout ;
wire \corexy|n_2~19_combout ;
wire \corexy|Add10~78 ;
wire \corexy|Add10~81_sumout ;
wire \corexy|n_2~20_combout ;
wire \corexy|Add10~82 ;
wire \corexy|Add10~85_sumout ;
wire \corexy|n_2~21_combout ;
wire \corexy|Add10~86 ;
wire \corexy|Add10~89_sumout ;
wire \corexy|n_2~22_combout ;
wire \corexy|stepper_driving_reg_2~0_combout ;
wire \corexy|stepper_driving_reg_2~1_combout ;
wire \corexy|stepper_driving_reg_2~q ;
wire \corexy|f~0_combout ;
wire \corexy|signal_1~0_combout ;
wire \corexy|signal_1~1_combout ;
wire \corexy|signal_1~2_combout ;
wire \corexy|signal_1~3_combout ;
wire \corexy|signal_1~q ;
wire \homex~input_o ;
wire \home|always1~0_combout ;
wire \homey~input_o ;
wire \home|always1~1_combout ;
wire \home|f.10~0_combout ;
wire \home|f.10~q ;
wire \home|f~9_combout ;
wire \home|f.01~q ;
wire \home|f~8_combout ;
wire \home|f.00~q ;
wire \home|signal_1~0_combout ;
wire \home|Add6~5_sumout ;
wire \home|m1[15]~0_combout ;
wire \home|always1~2_combout ;
wire \home|Add5~65_sumout ;
wire \home|Add3~65_sumout ;
wire \home|Add2~65_sumout ;
wire \home|Equal3~0_combout ;
wire \home|m1[15]~1_combout ;
wire \home|Equal5~0_combout ;
wire \home|m1[15]~2_combout ;
wire \home|m1~20_combout ;
wire \home|m1[15]~4_combout ;
wire \home|Add5~66 ;
wire \home|Add5~61_sumout ;
wire \home|Add3~66 ;
wire \home|Add3~61_sumout ;
wire \home|Add2~66 ;
wire \home|Add2~61_sumout ;
wire \home|m1~19_combout ;
wire \home|Add5~62 ;
wire \home|Add5~57_sumout ;
wire \home|Add3~62 ;
wire \home|Add3~57_sumout ;
wire \home|Add2~62 ;
wire \home|Add2~57_sumout ;
wire \home|m1~18_combout ;
wire \home|Add5~58 ;
wire \home|Add5~125_sumout ;
wire \home|Add3~58 ;
wire \home|Add3~125_sumout ;
wire \home|Add2~58 ;
wire \home|Add2~125_sumout ;
wire \home|m1~35_combout ;
wire \home|Add5~126 ;
wire \home|Add5~121_sumout ;
wire \home|Add3~126 ;
wire \home|Add3~121_sumout ;
wire \home|Add2~126 ;
wire \home|Add2~121_sumout ;
wire \home|m1~34_combout ;
wire \home|Add5~122 ;
wire \home|Add5~117_sumout ;
wire \home|Add3~122 ;
wire \home|Add3~117_sumout ;
wire \home|Add2~122 ;
wire \home|Add2~117_sumout ;
wire \home|m1~33_combout ;
wire \home|Add5~118 ;
wire \home|Add5~113_sumout ;
wire \home|Add3~118 ;
wire \home|Add3~113_sumout ;
wire \home|Add2~118 ;
wire \home|Add2~113_sumout ;
wire \home|m1~32_combout ;
wire \home|Add5~114 ;
wire \home|Add5~109_sumout ;
wire \home|Add3~114 ;
wire \home|Add3~109_sumout ;
wire \home|Add2~114 ;
wire \home|Add2~109_sumout ;
wire \home|m1~31_combout ;
wire \home|Add5~110 ;
wire \home|Add5~105_sumout ;
wire \home|Add3~110 ;
wire \home|Add3~105_sumout ;
wire \home|Add2~110 ;
wire \home|Add2~105_sumout ;
wire \home|m1~30_combout ;
wire \home|Add5~106 ;
wire \home|Add5~101_sumout ;
wire \home|Add3~106 ;
wire \home|Add3~101_sumout ;
wire \home|Add2~106 ;
wire \home|Add2~101_sumout ;
wire \home|m1~29_combout ;
wire \home|Add5~102 ;
wire \home|Add5~97_sumout ;
wire \home|Add3~102 ;
wire \home|Add3~97_sumout ;
wire \home|Add2~102 ;
wire \home|Add2~97_sumout ;
wire \home|m1~28_combout ;
wire \home|Add5~98 ;
wire \home|Add5~93_sumout ;
wire \home|Add3~98 ;
wire \home|Add3~93_sumout ;
wire \home|Add2~98 ;
wire \home|Add2~93_sumout ;
wire \home|m1~27_combout ;
wire \home|Add5~94 ;
wire \home|Add5~69_sumout ;
wire \home|Add3~94 ;
wire \home|Add3~69_sumout ;
wire \home|Add2~94 ;
wire \home|Add2~69_sumout ;
wire \home|m1~21_combout ;
wire \home|Add5~70 ;
wire \home|Add5~89_sumout ;
wire \home|Add3~70 ;
wire \home|Add3~89_sumout ;
wire \home|Add2~70 ;
wire \home|Add2~89_sumout ;
wire \home|m1~26_combout ;
wire \home|Add5~90 ;
wire \home|Add5~85_sumout ;
wire \home|Add3~90 ;
wire \home|Add3~85_sumout ;
wire \home|Add2~90 ;
wire \home|Add2~85_sumout ;
wire \home|m1~25_combout ;
wire \home|Add5~86 ;
wire \home|Add5~81_sumout ;
wire \home|Add3~86 ;
wire \home|Add3~81_sumout ;
wire \home|Add2~86 ;
wire \home|Add2~81_sumout ;
wire \home|m1~24_combout ;
wire \home|Add5~82 ;
wire \home|Add5~5_sumout ;
wire \home|Add3~82 ;
wire \home|Add3~5_sumout ;
wire \home|Add2~82 ;
wire \home|Add2~5_sumout ;
wire \home|m1~5_combout ;
wire \home|Add5~6 ;
wire \home|Add5~1_sumout ;
wire \home|Add3~6 ;
wire \home|Add3~1_sumout ;
wire \home|Add2~6 ;
wire \home|Add2~1_sumout ;
wire \home|m1~3_combout ;
wire \home|Equal2~0_combout ;
wire \home|Add5~2 ;
wire \home|Add5~29_sumout ;
wire \home|Add3~2 ;
wire \home|Add3~29_sumout ;
wire \home|Add2~2 ;
wire \home|Add2~29_sumout ;
wire \home|m1~11_combout ;
wire \home|Add5~30 ;
wire \home|Add5~25_sumout ;
wire \home|Add3~30 ;
wire \home|Add3~25_sumout ;
wire \home|Add2~30 ;
wire \home|Add2~25_sumout ;
wire \home|m1~10_combout ;
wire \home|Add5~26 ;
wire \home|Add5~21_sumout ;
wire \home|Add3~26 ;
wire \home|Add3~21_sumout ;
wire \home|Add2~26 ;
wire \home|Add2~21_sumout ;
wire \home|m1~9_combout ;
wire \home|Add5~22 ;
wire \home|Add5~17_sumout ;
wire \home|Add3~22 ;
wire \home|Add3~17_sumout ;
wire \home|Add2~22 ;
wire \home|Add2~17_sumout ;
wire \home|m1~8_combout ;
wire \home|Add5~18 ;
wire \home|Add5~13_sumout ;
wire \home|Add3~18 ;
wire \home|Add3~13_sumout ;
wire \home|Add2~18 ;
wire \home|Add2~13_sumout ;
wire \home|m1~7_combout ;
wire \home|Add5~14 ;
wire \home|Add5~9_sumout ;
wire \home|Add3~14 ;
wire \home|Add3~9_sumout ;
wire \home|Add2~14 ;
wire \home|Add2~9_sumout ;
wire \home|m1~6_combout ;
wire \home|Equal2~1_combout ;
wire \home|Add5~10 ;
wire \home|Add5~53_sumout ;
wire \home|Add3~10 ;
wire \home|Add3~53_sumout ;
wire \home|Add2~10 ;
wire \home|Add2~53_sumout ;
wire \home|m1~17_combout ;
wire \home|Add5~54 ;
wire \home|Add5~49_sumout ;
wire \home|Add3~54 ;
wire \home|Add3~49_sumout ;
wire \home|Add2~54 ;
wire \home|Add2~49_sumout ;
wire \home|m1~16_combout ;
wire \home|Add5~50 ;
wire \home|Add5~45_sumout ;
wire \home|Add3~50 ;
wire \home|Add3~45_sumout ;
wire \home|Add2~50 ;
wire \home|Add2~45_sumout ;
wire \home|m1~15_combout ;
wire \home|Add5~46 ;
wire \home|Add5~41_sumout ;
wire \home|Add3~46 ;
wire \home|Add3~41_sumout ;
wire \home|Add2~46 ;
wire \home|Add2~41_sumout ;
wire \home|m1~14_combout ;
wire \home|Add5~42 ;
wire \home|Add5~37_sumout ;
wire \home|Add3~42 ;
wire \home|Add3~37_sumout ;
wire \home|Add2~42 ;
wire \home|Add2~37_sumout ;
wire \home|m1~13_combout ;
wire \home|Add5~38 ;
wire \home|Add5~33_sumout ;
wire \home|Add3~38 ;
wire \home|Add3~33_sumout ;
wire \home|Add2~38 ;
wire \home|Add2~33_sumout ;
wire \home|m1~12_combout ;
wire \home|Equal2~2_combout ;
wire \home|Add5~34 ;
wire \home|Add5~77_sumout ;
wire \home|Add3~34 ;
wire \home|Add3~77_sumout ;
wire \home|Add2~34 ;
wire \home|Add2~77_sumout ;
wire \home|m1~23_combout ;
wire \home|Add5~78 ;
wire \home|Add5~73_sumout ;
wire \home|Add3~78 ;
wire \home|Add3~73_sumout ;
wire \home|Add2~78 ;
wire \home|Add2~73_sumout ;
wire \home|m1~22_combout ;
wire \home|Equal2~3_combout ;
wire \home|Equal2~4_combout ;
wire \home|Equal2~5_combout ;
wire \home|Equal2~6_combout ;
wire \home|Equal2~7_combout ;
wire \home|n1[14]~0_combout ;
wire \home|n1[14]~1_combout ;
wire \home|n1[14]~2_combout ;
wire \home|Add6~6 ;
wire \home|Add6~1_sumout ;
wire \home|Equal6~0_combout ;
wire \home|Add6~2 ;
wire \home|Add6~29_sumout ;
wire \home|Add6~30 ;
wire \home|Add6~25_sumout ;
wire \home|Add6~26 ;
wire \home|Add6~21_sumout ;
wire \home|Add6~22 ;
wire \home|Add6~17_sumout ;
wire \home|Add6~18 ;
wire \home|Add6~13_sumout ;
wire \home|Add6~14 ;
wire \home|Add6~9_sumout ;
wire \home|Equal6~1_combout ;
wire \home|Add6~10 ;
wire \home|Add6~53_sumout ;
wire \home|Add6~54 ;
wire \home|Add6~49_sumout ;
wire \home|Add6~50 ;
wire \home|Add6~45_sumout ;
wire \home|Add6~46 ;
wire \home|Add6~41_sumout ;
wire \home|Add6~42 ;
wire \home|Add6~37_sumout ;
wire \home|Add6~38 ;
wire \home|Add6~33_sumout ;
wire \home|Equal6~2_combout ;
wire \home|Add6~34 ;
wire \home|Add6~85_sumout ;
wire \home|Add6~86 ;
wire \home|Add6~77_sumout ;
wire \home|Add6~78 ;
wire \home|Add6~73_sumout ;
wire \home|Add6~74 ;
wire \home|Add6~69_sumout ;
wire \home|Add6~70 ;
wire \home|Add6~65_sumout ;
wire \home|Add6~66 ;
wire \home|Add6~61_sumout ;
wire \home|Add6~62 ;
wire \home|Add6~57_sumout ;
wire \home|Equal6~3_combout ;
wire \home|Add6~58 ;
wire \home|Add6~125_sumout ;
wire \home|Add6~126 ;
wire \home|Add6~121_sumout ;
wire \home|Add6~122 ;
wire \home|Add6~117_sumout ;
wire \home|Add6~118 ;
wire \home|Add6~113_sumout ;
wire \home|Add6~114 ;
wire \home|Add6~109_sumout ;
wire \home|Add6~110 ;
wire \home|Add6~105_sumout ;
wire \home|Add6~106 ;
wire \home|Add6~101_sumout ;
wire \home|Add6~102 ;
wire \home|Add6~97_sumout ;
wire \home|Add6~98 ;
wire \home|Add6~93_sumout ;
wire \home|Add6~94 ;
wire \home|Add6~89_sumout ;
wire \home|Add6~90 ;
wire \home|Add6~81_sumout ;
wire \home|n1~3_combout ;
wire \home|n1~4_combout ;
wire \home|n1~5_combout ;
wire \home|Equal6~4_combout ;
wire \home|Equal6~5_combout ;
wire \home|Equal6~6_combout ;
wire \home|signal_1~1_combout ;
wire \home|signal_1~2_combout ;
wire \home|signal_1~q ;
wire \step_signal_1~0_combout ;
wire \stepper_enable~input_o ;
wire \corexy|direction_1~q ;
wire \home|dir2~0_combout ;
wire \home|dir1~q ;
wire \dir_1~0_combout ;
wire \home|Add8~101_sumout ;
wire \home|Equal4~0_combout ;
wire \home|m2[17]~0_combout ;
wire \home|Add4~21_sumout ;
wire \home|Add7~21_sumout ;
wire \home|m2~7_combout ;
wire \home|f~10_combout ;
wire \home|m2[23]~2_combout ;
wire \home|Add4~22 ;
wire \home|Add4~13_sumout ;
wire \home|Add7~22 ;
wire \home|Add7~13_sumout ;
wire \home|m2~5_combout ;
wire \home|Add4~14 ;
wire \home|Add4~9_sumout ;
wire \home|Add7~14 ;
wire \home|Add7~9_sumout ;
wire \home|m2~4_combout ;
wire \home|Add4~10 ;
wire \home|Add4~53_sumout ;
wire \home|Add7~10 ;
wire \home|Add7~53_sumout ;
wire \home|m2~15_combout ;
wire \home|Add4~54 ;
wire \home|Add4~49_sumout ;
wire \home|Add7~54 ;
wire \home|Add7~49_sumout ;
wire \home|m2~14_combout ;
wire \home|Add4~50 ;
wire \home|Add4~45_sumout ;
wire \home|Add7~50 ;
wire \home|Add7~45_sumout ;
wire \home|m2~13_combout ;
wire \home|Add4~46 ;
wire \home|Add4~37_sumout ;
wire \home|Add7~46 ;
wire \home|Add7~37_sumout ;
wire \home|m2~11_combout ;
wire \home|Add4~38 ;
wire \home|Add4~33_sumout ;
wire \home|Add7~38 ;
wire \home|Add7~33_sumout ;
wire \home|m2~10_combout ;
wire \home|Add4~34 ;
wire \home|Add4~65_sumout ;
wire \home|Add7~34 ;
wire \home|Add7~65_sumout ;
wire \home|m2~18_combout ;
wire \home|Add4~66 ;
wire \home|Add4~77_sumout ;
wire \home|Add7~66 ;
wire \home|Add7~77_sumout ;
wire \home|m2~21_combout ;
wire \home|Add4~78 ;
wire \home|Add4~5_sumout ;
wire \home|Add7~78 ;
wire \home|Add7~5_sumout ;
wire \home|m2~3_combout ;
wire \home|Add4~6 ;
wire \home|Add4~41_sumout ;
wire \home|Add7~6 ;
wire \home|Add7~41_sumout ;
wire \home|m2~12_combout ;
wire \home|Add4~42 ;
wire \home|Add4~25_sumout ;
wire \home|Add7~42 ;
wire \home|Add7~25_sumout ;
wire \home|m2~8_combout ;
wire \home|Add4~26 ;
wire \home|Add4~29_sumout ;
wire \home|Add7~26 ;
wire \home|Add7~29_sumout ;
wire \home|m2~9_combout ;
wire \home|Add4~30 ;
wire \home|Add4~73_sumout ;
wire \home|Add7~30 ;
wire \home|Add7~73_sumout ;
wire \home|m2~20_combout ;
wire \home|Add4~74 ;
wire \home|Add4~17_sumout ;
wire \home|Add7~74 ;
wire \home|Add7~17_sumout ;
wire \home|m2~6_combout ;
wire \home|Add4~18 ;
wire \home|Add4~69_sumout ;
wire \home|Add7~18 ;
wire \home|Add7~69_sumout ;
wire \home|m2~19_combout ;
wire \home|Add4~70 ;
wire \home|Add4~81_sumout ;
wire \home|Add7~70 ;
wire \home|Add7~81_sumout ;
wire \home|m2~22_combout ;
wire \home|Add4~82 ;
wire \home|Add4~85_sumout ;
wire \home|Add7~82 ;
wire \home|Add7~85_sumout ;
wire \home|m2~23_combout ;
wire \home|Add4~86 ;
wire \home|Add4~89_sumout ;
wire \home|Add7~86 ;
wire \home|Add7~89_sumout ;
wire \home|m2~24_combout ;
wire \home|Add4~90 ;
wire \home|Add4~93_sumout ;
wire \home|Add7~90 ;
wire \home|Add7~93_sumout ;
wire \home|m2~25_combout ;
wire \home|Add4~94 ;
wire \home|Add4~97_sumout ;
wire \home|Add7~94 ;
wire \home|Add7~97_sumout ;
wire \home|m2~26_combout ;
wire \home|Add4~98 ;
wire \home|Add4~101_sumout ;
wire \home|Add7~98 ;
wire \home|Add7~101_sumout ;
wire \home|m2~27_combout ;
wire \home|Add4~102 ;
wire \home|Add4~105_sumout ;
wire \home|Add7~102 ;
wire \home|Add7~105_sumout ;
wire \home|m2~28_combout ;
wire \home|Add4~106 ;
wire \home|Add4~109_sumout ;
wire \home|Add7~106 ;
wire \home|Add7~109_sumout ;
wire \home|m2~29_combout ;
wire \home|Add4~110 ;
wire \home|Add4~113_sumout ;
wire \home|Add7~110 ;
wire \home|Add7~113_sumout ;
wire \home|m2~30_combout ;
wire \home|Add4~114 ;
wire \home|Add4~1_sumout ;
wire \home|Add7~114 ;
wire \home|Add7~1_sumout ;
wire \home|m2~1_combout ;
wire \home|Equal7~0_combout ;
wire \home|Equal7~1_combout ;
wire \home|Equal7~2_combout ;
wire \home|Add4~2 ;
wire \home|Add4~117_sumout ;
wire \home|Add7~2 ;
wire \home|Add7~117_sumout ;
wire \home|m2~31_combout ;
wire \home|Add4~118 ;
wire \home|Add4~121_sumout ;
wire \home|Add7~118 ;
wire \home|Add7~121_sumout ;
wire \home|m2~32_combout ;
wire \home|Add4~122 ;
wire \home|Add4~125_sumout ;
wire \home|Add7~122 ;
wire \home|Add7~125_sumout ;
wire \home|m2~33_combout ;
wire \home|Add4~126 ;
wire \home|Add4~57_sumout ;
wire \home|Add7~126 ;
wire \home|Add7~57_sumout ;
wire \home|m2~16_combout ;
wire \home|Add4~58 ;
wire \home|Add4~61_sumout ;
wire \home|Add7~58 ;
wire \home|Add7~61_sumout ;
wire \home|m2~17_combout ;
wire \home|Equal7~3_combout ;
wire \home|Equal7~4_combout ;
wire \home|Equal7~5_combout ;
wire \home|Equal7~6_combout ;
wire \home|Equal7~7_combout ;
wire \home|n2[5]~0_combout ;
wire \home|n2[31]~1_combout ;
wire \home|n2[5]~2_combout ;
wire \home|Add8~102 ;
wire \home|Add8~97_sumout ;
wire \home|Add8~98 ;
wire \home|Add8~77_sumout ;
wire \home|Add8~78 ;
wire \home|Add8~93_sumout ;
wire \home|Add8~94 ;
wire \home|Add8~89_sumout ;
wire \home|Add8~90 ;
wire \home|Add8~85_sumout ;
wire \home|Add8~86 ;
wire \home|Add8~25_sumout ;
wire \home|Add8~26 ;
wire \home|Add8~53_sumout ;
wire \home|Add8~54 ;
wire \home|Add8~9_sumout ;
wire \home|Add8~10 ;
wire \home|Add8~13_sumout ;
wire \home|Add8~14 ;
wire \home|Add8~109_sumout ;
wire \home|Add8~110 ;
wire \home|Add8~113_sumout ;
wire \home|Add8~114 ;
wire \home|Add8~121_sumout ;
wire \home|Add8~122 ;
wire \home|Add8~125_sumout ;
wire \home|Add8~126 ;
wire \home|Add8~49_sumout ;
wire \home|Add8~50 ;
wire \home|Add8~61_sumout ;
wire \home|Add8~62 ;
wire \home|Add8~65_sumout ;
wire \home|Add8~66 ;
wire \home|Add8~69_sumout ;
wire \home|Add8~70 ;
wire \home|Add8~73_sumout ;
wire \home|Add8~74 ;
wire \home|Add8~5_sumout ;
wire \home|Add8~6 ;
wire \home|Add8~45_sumout ;
wire \home|Add8~46 ;
wire \home|Add8~41_sumout ;
wire \home|Add8~42 ;
wire \home|Add8~37_sumout ;
wire \home|Add8~38 ;
wire \home|Add8~33_sumout ;
wire \home|Add8~34 ;
wire \home|Add8~57_sumout ;
wire \home|Add8~58 ;
wire \home|Add8~117_sumout ;
wire \home|Add8~118 ;
wire \home|Add8~105_sumout ;
wire \home|Add8~106 ;
wire \home|Add8~1_sumout ;
wire \home|Equal8~0_combout ;
wire \home|Add8~2 ;
wire \home|Add8~29_sumout ;
wire \home|Add8~30 ;
wire \home|Add8~21_sumout ;
wire \home|Add8~22 ;
wire \home|Add8~17_sumout ;
wire \home|Equal8~1_combout ;
wire \home|Equal8~2_combout ;
wire \home|Equal8~3_combout ;
wire \home|Add8~18 ;
wire \home|Add8~81_sumout ;
wire \home|n2[31]~3_combout ;
wire \home|n2[31]~4_combout ;
wire \home|n2[31]~5_combout ;
wire \home|Equal8~4_combout ;
wire \home|Equal8~5_combout ;
wire \home|Equal8~6_combout ;
wire \home|signal_2~0_combout ;
wire \home|signal_2~1_combout ;
wire \home|signal_2~2_combout ;
wire \home|signal_2~q ;
wire \step_signal_2~0_combout ;
wire \corexy|direction_2~q ;
wire \home|dir2~1_combout ;
wire \home|dir2~q ;
wire \dir_2~0_combout ;
wire \stepper_step_in_3[31]~input_o ;
wire \stepper_step_in_3[29]~input_o ;
wire \stepper_step_in_3[28]~input_o ;
wire \stepper_step_in_3[27]~input_o ;
wire \stepper_step_in_3[26]~input_o ;
wire \stepper_step_in_3[25]~input_o ;
wire \stepper_step_in_3[24]~input_o ;
wire \stepper_step_in_3[23]~input_o ;
wire \stepper_step_in_3[22]~input_o ;
wire \stepper_step_in_3[21]~input_o ;
wire \stepper_step_in_3[20]~input_o ;
wire \stepper_step_in_3[19]~input_o ;
wire \stepper_step_in_3[18]~input_o ;
wire \stepper_step_in_3[17]~input_o ;
wire \stepper_step_in_3[16]~input_o ;
wire \stepper_step_in_3[15]~input_o ;
wire \stepper_step_in_3[14]~input_o ;
wire \stepper_step_in_3[13]~input_o ;
wire \stepper_step_in_3[12]~input_o ;
wire \stepper_step_in_3[11]~input_o ;
wire \stepper_step_in_3[10]~input_o ;
wire \stepper_step_in_3[9]~input_o ;
wire \stepper_step_in_3[8]~input_o ;
wire \stepper_step_in_3[7]~input_o ;
wire \stepper_step_in_3[6]~input_o ;
wire \stepper_step_in_3[5]~input_o ;
wire \stepper_step_in_3[4]~input_o ;
wire \stepper_step_in_3[3]~input_o ;
wire \stepper_step_in_3[2]~input_o ;
wire \stepper_step_in_3[1]~input_o ;
wire \stepper_step_in_3[0]~input_o ;
wire \z|Add0~14 ;
wire \z|Add0~18 ;
wire \z|Add0~22 ;
wire \z|Add0~26 ;
wire \z|Add0~30 ;
wire \z|Add0~74 ;
wire \z|Add0~70 ;
wire \z|Add0~66 ;
wire \z|Add0~58 ;
wire \z|Add0~122 ;
wire \z|Add0~118 ;
wire \z|Add0~38 ;
wire \z|Add0~114 ;
wire \z|Add0~110 ;
wire \z|Add0~106 ;
wire \z|Add0~54 ;
wire \z|Add0~102 ;
wire \z|Add0~98 ;
wire \z|Add0~94 ;
wire \z|Add0~90 ;
wire \z|Add0~86 ;
wire \z|Add0~62 ;
wire \z|Add0~82 ;
wire \z|Add0~6 ;
wire \z|Add0~78 ;
wire \z|Add0~34 ;
wire \z|Add0~42 ;
wire \z|Add0~46 ;
wire \z|Add0~50 ;
wire \z|Add0~1_sumout ;
wire \z|Add0~49_sumout ;
wire \z|Add0~45_sumout ;
wire \z|Add0~41_sumout ;
wire \z|Add0~33_sumout ;
wire \z|Add0~77_sumout ;
wire \z|Add0~5_sumout ;
wire \z|Add0~81_sumout ;
wire \z|Add0~61_sumout ;
wire \z|Add0~85_sumout ;
wire \z|Add0~89_sumout ;
wire \z|Add0~93_sumout ;
wire \z|Add0~97_sumout ;
wire \z|Add0~101_sumout ;
wire \z|Add0~53_sumout ;
wire \z|Add0~105_sumout ;
wire \z|Add0~109_sumout ;
wire \z|Add0~113_sumout ;
wire \z|Add0~37_sumout ;
wire \z|Add0~117_sumout ;
wire \z|Add0~121_sumout ;
wire \z|Add0~57_sumout ;
wire \z|Add0~65_sumout ;
wire \z|Add0~69_sumout ;
wire \z|Add0~73_sumout ;
wire \z|Add0~29_sumout ;
wire \z|Add0~25_sumout ;
wire \z|Add0~21_sumout ;
wire \z|Add0~17_sumout ;
wire \z|Add0~13_sumout ;
wire \z|Add3~1_sumout ;
wire \z|n~0_combout ;
wire \stepper_speed_3[23]~input_o ;
wire \stepper_speed_3[22]~input_o ;
wire \stepper_speed_3[21]~input_o ;
wire \stepper_speed_3[20]~input_o ;
wire \stepper_speed_3[19]~input_o ;
wire \stepper_speed_3[18]~input_o ;
wire \stepper_speed_3[17]~input_o ;
wire \stepper_speed_3[16]~input_o ;
wire \stepper_speed_3[15]~input_o ;
wire \stepper_speed_3[14]~input_o ;
wire \stepper_speed_3[13]~input_o ;
wire \stepper_speed_3[12]~input_o ;
wire \stepper_speed_3[11]~input_o ;
wire \stepper_speed_3[10]~input_o ;
wire \stepper_speed_3[9]~input_o ;
wire \stepper_speed_3[8]~input_o ;
wire \stepper_speed_3[7]~input_o ;
wire \stepper_speed_3[6]~input_o ;
wire \stepper_speed_3[5]~input_o ;
wire \stepper_speed_3[4]~input_o ;
wire \stepper_speed_3[3]~input_o ;
wire \stepper_speed_3[2]~input_o ;
wire \stepper_speed_3[1]~input_o ;
wire \stepper_speed_3[0]~input_o ;
wire \z|Add2~118 ;
wire \z|Add2~114 ;
wire \z|Add2~110 ;
wire \z|Add2~58 ;
wire \z|Add2~106 ;
wire \z|Add2~102 ;
wire \z|Add2~98 ;
wire \z|Add2~94 ;
wire \z|Add2~90 ;
wire \z|Add2~122 ;
wire \z|Add2~126 ;
wire \z|Add2~62 ;
wire \z|Add2~70 ;
wire \z|Add2~74 ;
wire \z|Add2~78 ;
wire \z|Add2~82 ;
wire \z|Add2~86 ;
wire \z|Add2~66 ;
wire \z|Add2~38 ;
wire \z|Add2~42 ;
wire \z|Add2~46 ;
wire \z|Add2~50 ;
wire \z|Add2~54 ;
wire \z|Add2~1_sumout ;
wire \z|Add2~53_sumout ;
wire \z|Add2~49_sumout ;
wire \z|Add2~45_sumout ;
wire \z|Add2~41_sumout ;
wire \z|Add2~37_sumout ;
wire \z|Add2~65_sumout ;
wire \z|Add2~85_sumout ;
wire \z|Add2~81_sumout ;
wire \z|Add2~77_sumout ;
wire \z|Add2~73_sumout ;
wire \z|Add2~69_sumout ;
wire \z|Add2~61_sumout ;
wire \z|Add2~125_sumout ;
wire \z|Add2~121_sumout ;
wire \z|Add2~89_sumout ;
wire \z|Add2~93_sumout ;
wire \z|Add2~97_sumout ;
wire \z|Add2~101_sumout ;
wire \z|Add2~105_sumout ;
wire \z|Add2~57_sumout ;
wire \z|Add2~109_sumout ;
wire \z|Add2~113_sumout ;
wire \z|Add2~117_sumout ;
wire \z|Add1~117_sumout ;
wire \z|m[22]~0_combout ;
wire \z|Add1~118 ;
wire \z|Add1~113_sumout ;
wire \z|Add1~114 ;
wire \z|Add1~109_sumout ;
wire \z|Add1~110 ;
wire \z|Add1~57_sumout ;
wire \z|Add1~58 ;
wire \z|Add1~105_sumout ;
wire \z|Add1~106 ;
wire \z|Add1~101_sumout ;
wire \z|Add1~102 ;
wire \z|Add1~97_sumout ;
wire \z|Add1~98 ;
wire \z|Add1~93_sumout ;
wire \z|Add1~94 ;
wire \z|Add1~89_sumout ;
wire \z|Add1~90 ;
wire \z|Add1~121_sumout ;
wire \z|Add1~122 ;
wire \z|Add1~125_sumout ;
wire \z|Add1~126 ;
wire \z|Add1~61_sumout ;
wire \z|Add1~62 ;
wire \z|Add1~69_sumout ;
wire \z|Add1~70 ;
wire \z|Add1~73_sumout ;
wire \z|Add1~74 ;
wire \z|Add1~77_sumout ;
wire \z|Add1~78 ;
wire \z|Add1~81_sumout ;
wire \z|Add1~82 ;
wire \z|Add1~85_sumout ;
wire \z|Add1~86 ;
wire \z|Add1~65_sumout ;
wire \z|Add1~66 ;
wire \z|Add1~37_sumout ;
wire \z|Add1~38 ;
wire \z|Add1~41_sumout ;
wire \z|Add1~42 ;
wire \z|Add1~45_sumout ;
wire \z|Add1~46 ;
wire \z|Add1~49_sumout ;
wire \z|Add1~50 ;
wire \z|Add1~53_sumout ;
wire \z|Add1~54 ;
wire \z|Add1~1_sumout ;
wire \stepper_speed_3[30]~input_o ;
wire \stepper_speed_3[29]~input_o ;
wire \stepper_speed_3[28]~input_o ;
wire \stepper_speed_3[27]~input_o ;
wire \stepper_speed_3[26]~input_o ;
wire \stepper_speed_3[25]~input_o ;
wire \stepper_speed_3[24]~input_o ;
wire \z|Add2~2 ;
wire \z|Add2~14 ;
wire \z|Add2~18 ;
wire \z|Add2~22 ;
wire \z|Add2~26 ;
wire \z|Add2~30 ;
wire \z|Add2~34 ;
wire \z|Add2~5_sumout ;
wire \z|Add2~33_sumout ;
wire \z|Add2~29_sumout ;
wire \z|Add2~25_sumout ;
wire \z|Add2~21_sumout ;
wire \z|Add2~17_sumout ;
wire \z|Add2~13_sumout ;
wire \z|Add1~2 ;
wire \z|Add1~13_sumout ;
wire \z|Add1~14 ;
wire \z|Add1~17_sumout ;
wire \z|Add1~18 ;
wire \z|Add1~21_sumout ;
wire \z|Add1~22 ;
wire \z|Add1~25_sumout ;
wire \z|Add1~26 ;
wire \z|Add1~29_sumout ;
wire \z|Add1~30 ;
wire \z|Add1~33_sumout ;
wire \z|Add1~34 ;
wire \z|Add1~5_sumout ;
wire \stepper_speed_3[31]~input_o ;
wire \z|Add2~6 ;
wire \z|Add2~9_sumout ;
wire \z|Add1~6 ;
wire \z|Add1~9_sumout ;
wire \z|Equal2~0_combout ;
wire \z|Equal2~1_combout ;
wire \z|Equal2~2_combout ;
wire \z|Equal2~3_combout ;
wire \z|Equal2~4_combout ;
wire \z|Equal2~5_combout ;
wire \z|Equal2~6_combout ;
wire \stepper_step_in_3[30]~input_o ;
wire \z|Add0~2 ;
wire \z|Add0~9_sumout ;
wire \z|Add3~118 ;
wire \z|Add3~121_sumout ;
wire \z|n~30_combout ;
wire \z|Equal1~0_combout ;
wire \z|Equal1~1_combout ;
wire \z|Equal1~2_combout ;
wire \z|Equal1~3_combout ;
wire \z|Equal1~4_combout ;
wire \z|Equal1~5_combout ;
wire \z|Equal1~6_combout ;
wire \z|Add4~6 ;
wire \z|Add4~10 ;
wire \z|Add4~14 ;
wire \z|Add4~18 ;
wire \z|Add4~22 ;
wire \z|Add4~26 ;
wire \z|Add4~30 ;
wire \z|Add4~34 ;
wire \z|Add4~38 ;
wire \z|Add4~42 ;
wire \z|Add4~46 ;
wire \z|Add4~50 ;
wire \z|Add4~54 ;
wire \z|Add4~58 ;
wire \z|Add4~62 ;
wire \z|Add4~66 ;
wire \z|Add4~70 ;
wire \z|Add4~74 ;
wire \z|Add4~78 ;
wire \z|Add4~82 ;
wire \z|Add4~86 ;
wire \z|Add4~90 ;
wire \z|Add4~94 ;
wire \z|Add4~98 ;
wire \z|Add4~102 ;
wire \z|Add4~106 ;
wire \z|Add4~110 ;
wire \z|Add4~114 ;
wire \z|Add4~118 ;
wire \z|Add4~122 ;
wire \z|Add4~126 ;
wire \z|Add4~1_sumout ;
wire \z|stepper_step~1_combout ;
wire \zmin~input_o ;
wire \zmax~input_o ;
wire \z|always0~0_combout ;
wire \z|Equal0~0_combout ;
wire \z|Equal0~1_combout ;
wire \z|Equal0~2_combout ;
wire \z|Equal0~3_combout ;
wire \z|Equal0~4_combout ;
wire \z|Equal0~5_combout ;
wire \z|f~0_combout ;
wire \z|f~q ;
wire \z|stepper_step~0_combout ;
wire \z|stepper_step~2_combout ;
wire \z|Add3~2 ;
wire \z|Add3~5_sumout ;
wire \z|n~1_combout ;
wire \z|Add3~6 ;
wire \z|Add3~9_sumout ;
wire \z|n~2_combout ;
wire \z|Add3~10 ;
wire \z|Add3~13_sumout ;
wire \z|n~3_combout ;
wire \z|Add3~14 ;
wire \z|Add3~17_sumout ;
wire \z|n~4_combout ;
wire \z|Add3~18 ;
wire \z|Add3~21_sumout ;
wire \z|n~5_combout ;
wire \z|Add3~22 ;
wire \z|Add3~25_sumout ;
wire \z|n~6_combout ;
wire \z|Add3~26 ;
wire \z|Add3~29_sumout ;
wire \z|n~7_combout ;
wire \z|Add3~30 ;
wire \z|Add3~33_sumout ;
wire \z|n~8_combout ;
wire \z|Add3~34 ;
wire \z|Add3~37_sumout ;
wire \z|n~9_combout ;
wire \z|Add3~38 ;
wire \z|Add3~41_sumout ;
wire \z|n~10_combout ;
wire \z|Add3~42 ;
wire \z|Add3~45_sumout ;
wire \z|n~11_combout ;
wire \z|Add3~46 ;
wire \z|Add3~49_sumout ;
wire \z|n~12_combout ;
wire \z|Add3~50 ;
wire \z|Add3~53_sumout ;
wire \z|n~13_combout ;
wire \z|Add3~54 ;
wire \z|Add3~57_sumout ;
wire \z|n~14_combout ;
wire \z|Add3~58 ;
wire \z|Add3~61_sumout ;
wire \z|n~15_combout ;
wire \z|Add3~62 ;
wire \z|Add3~65_sumout ;
wire \z|n~16_combout ;
wire \z|Add3~66 ;
wire \z|Add3~69_sumout ;
wire \z|n~17_combout ;
wire \z|Add3~70 ;
wire \z|Add3~73_sumout ;
wire \z|n~18_combout ;
wire \z|Add3~74 ;
wire \z|Add3~77_sumout ;
wire \z|n~19_combout ;
wire \z|Add3~78 ;
wire \z|Add3~81_sumout ;
wire \z|n~20_combout ;
wire \z|Add3~82 ;
wire \z|Add3~85_sumout ;
wire \z|n~21_combout ;
wire \z|Add3~86 ;
wire \z|Add3~89_sumout ;
wire \z|n~22_combout ;
wire \z|Add3~90 ;
wire \z|Add3~93_sumout ;
wire \z|n~23_combout ;
wire \z|Add3~94 ;
wire \z|Add3~97_sumout ;
wire \z|n~24_combout ;
wire \z|Add3~98 ;
wire \z|Add3~101_sumout ;
wire \z|n~25_combout ;
wire \z|Add3~102 ;
wire \z|Add3~105_sumout ;
wire \z|n~26_combout ;
wire \z|Add3~106 ;
wire \z|Add3~109_sumout ;
wire \z|n~27_combout ;
wire \z|Add3~110 ;
wire \z|Add3~113_sumout ;
wire \z|n~28_combout ;
wire \z|Add3~114 ;
wire \z|Add3~117_sumout ;
wire \z|n~29_combout ;
wire \z|signal~0_combout ;
wire \z|stepper_driving_reg~0_combout ;
wire \z|stepper_driving_reg~q ;
wire \z|signal~1_combout ;
wire \z|signal~2_combout ;
wire \z|signal~q ;
wire \homez~input_o ;
wire \home|Add1~77_sumout ;
wire \home|always0~0_combout ;
wire \home|Add0~1_sumout ;
wire \home|Add0~2 ;
wire \home|Add0~29_sumout ;
wire \home|Add0~30 ;
wire \home|Add0~25_sumout ;
wire \home|Add0~26 ;
wire \home|Add0~21_sumout ;
wire \home|Add0~22 ;
wire \home|Add0~17_sumout ;
wire \home|Add0~18 ;
wire \home|Add0~13_sumout ;
wire \home|Add0~14 ;
wire \home|Add0~9_sumout ;
wire \home|Add0~10 ;
wire \home|Add0~53_sumout ;
wire \home|Add0~54 ;
wire \home|Add0~49_sumout ;
wire \home|Add0~50 ;
wire \home|Add0~45_sumout ;
wire \home|Add0~46 ;
wire \home|Add0~41_sumout ;
wire \home|Add0~42 ;
wire \home|Add0~37_sumout ;
wire \home|Add0~38 ;
wire \home|Add0~33_sumout ;
wire \home|Add0~34 ;
wire \home|Add0~77_sumout ;
wire \home|Add0~78 ;
wire \home|Add0~73_sumout ;
wire \home|Add0~74 ;
wire \home|Add0~69_sumout ;
wire \home|Add0~70 ;
wire \home|Add0~65_sumout ;
wire \home|Add0~66 ;
wire \home|Add0~61_sumout ;
wire \home|Add0~62 ;
wire \home|Add0~57_sumout ;
wire \home|Add0~58 ;
wire \home|Add0~125_sumout ;
wire \home|Add0~126 ;
wire \home|Add0~121_sumout ;
wire \home|Add0~122 ;
wire \home|Add0~117_sumout ;
wire \home|Add0~118 ;
wire \home|Add0~113_sumout ;
wire \home|Add0~114 ;
wire \home|Add0~109_sumout ;
wire \home|Add0~110 ;
wire \home|Add0~105_sumout ;
wire \home|Add0~106 ;
wire \home|Add0~101_sumout ;
wire \home|Add0~102 ;
wire \home|Add0~97_sumout ;
wire \home|Add0~98 ;
wire \home|Add0~93_sumout ;
wire \home|Add0~94 ;
wire \home|Add0~89_sumout ;
wire \home|Add0~90 ;
wire \home|Add0~85_sumout ;
wire \home|Add0~86 ;
wire \home|Add0~81_sumout ;
wire \home|Add0~82 ;
wire \home|Add0~5_sumout ;
wire \home|Equal0~0_combout ;
wire \home|Equal0~1_combout ;
wire \home|Equal0~2_combout ;
wire \home|Equal0~3_combout ;
wire \home|Equal0~4_combout ;
wire \home|Equal0~5_combout ;
wire \home|Equal0~6_combout ;
wire \home|n3[28]~0_combout ;
wire \home|Add1~78 ;
wire \home|Add1~17_sumout ;
wire \home|Add1~18 ;
wire \home|Add1~21_sumout ;
wire \home|Add1~22 ;
wire \home|Add1~25_sumout ;
wire \home|Add1~26 ;
wire \home|Add1~29_sumout ;
wire \home|Add1~30 ;
wire \home|Add1~1_sumout ;
wire \home|Add1~2 ;
wire \home|Add1~5_sumout ;
wire \home|Equal1~0_combout ;
wire \home|Add1~6 ;
wire \home|Add1~9_sumout ;
wire \home|Add1~10 ;
wire \home|Add1~113_sumout ;
wire \home|Add1~114 ;
wire \home|Add1~117_sumout ;
wire \home|Add1~118 ;
wire \home|Add1~121_sumout ;
wire \home|Add1~122 ;
wire \home|Add1~125_sumout ;
wire \home|Add1~126 ;
wire \home|Add1~57_sumout ;
wire \home|Add1~58 ;
wire \home|Add1~61_sumout ;
wire \home|Add1~62 ;
wire \home|Add1~69_sumout ;
wire \home|Add1~70 ;
wire \home|Add1~73_sumout ;
wire \home|Add1~74 ;
wire \home|Add1~33_sumout ;
wire \home|Add1~34 ;
wire \home|Add1~41_sumout ;
wire \home|Add1~42 ;
wire \home|Add1~45_sumout ;
wire \home|Add1~46 ;
wire \home|Add1~37_sumout ;
wire \home|Add1~38 ;
wire \home|Add1~13_sumout ;
wire \home|Equal1~1_combout ;
wire \home|Add1~14 ;
wire \home|Add1~109_sumout ;
wire \home|Add1~110 ;
wire \home|Add1~105_sumout ;
wire \home|Add1~106 ;
wire \home|Add1~101_sumout ;
wire \home|Add1~102 ;
wire \home|Add1~97_sumout ;
wire \home|Add1~98 ;
wire \home|Add1~93_sumout ;
wire \home|Add1~94 ;
wire \home|Add1~65_sumout ;
wire \home|Add1~66 ;
wire \home|Add1~89_sumout ;
wire \home|Add1~90 ;
wire \home|Add1~85_sumout ;
wire \home|Add1~86 ;
wire \home|Add1~53_sumout ;
wire \home|Add1~54 ;
wire \home|Add1~49_sumout ;
wire \home|Equal1~2_combout ;
wire \home|Equal1~3_combout ;
wire \home|Add1~50 ;
wire \home|Add1~81_sumout ;
wire \home|n3~1_combout ;
wire \home|Equal1~4_combout ;
wire \home|Equal1~5_combout ;
wire \home|Equal1~6_combout ;
wire \home|signal_3~0_combout ;
wire \home|signal_3~q ;
wire \step_signal_3~0_combout ;
wire \home|dir3~q ;
wire \dir_3~0_combout ;
wire \stepper_step_in_4[31]~input_o ;
wire \stepper_step_in_4[12]~input_o ;
wire \stepper_step_in_4[11]~input_o ;
wire \stepper_step_in_4[10]~input_o ;
wire \stepper_step_in_4[9]~input_o ;
wire \stepper_step_in_4[8]~input_o ;
wire \stepper_step_in_4[7]~input_o ;
wire \stepper_step_in_4[6]~input_o ;
wire \stepper_step_in_4[5]~input_o ;
wire \stepper_step_in_4[4]~input_o ;
wire \stepper_step_in_4[3]~input_o ;
wire \stepper_step_in_4[2]~input_o ;
wire \stepper_step_in_4[1]~input_o ;
wire \stepper_step_in_4[0]~input_o ;
wire \e1|Add0~50 ;
wire \e1|Add0~46 ;
wire \e1|Add0~42 ;
wire \e1|Add0~90 ;
wire \e1|Add0~38 ;
wire \e1|Add0~30 ;
wire \e1|Add0~74 ;
wire \e1|Add0~70 ;
wire \e1|Add0~66 ;
wire \e1|Add0~62 ;
wire \e1|Add0~58 ;
wire \e1|Add0~86 ;
wire \e1|Add0~1_sumout ;
wire \e1|Add0~85_sumout ;
wire \e1|Add0~57_sumout ;
wire \e1|Add0~61_sumout ;
wire \e1|Add0~65_sumout ;
wire \e1|Add0~69_sumout ;
wire \e1|Add0~73_sumout ;
wire \e1|Add0~29_sumout ;
wire \e1|Add0~37_sumout ;
wire \e1|Add0~89_sumout ;
wire \e1|Add0~41_sumout ;
wire \e1|Add0~45_sumout ;
wire \e1|Add0~49_sumout ;
wire \e1|Add3~1_sumout ;
wire \e1|n~0_combout ;
wire \stepper_speed_4[29]~input_o ;
wire \stepper_speed_4[28]~input_o ;
wire \stepper_speed_4[27]~input_o ;
wire \stepper_speed_4[26]~input_o ;
wire \stepper_speed_4[25]~input_o ;
wire \stepper_speed_4[24]~input_o ;
wire \stepper_speed_4[23]~input_o ;
wire \stepper_speed_4[22]~input_o ;
wire \stepper_speed_4[21]~input_o ;
wire \stepper_speed_4[20]~input_o ;
wire \stepper_speed_4[19]~input_o ;
wire \stepper_speed_4[18]~input_o ;
wire \stepper_speed_4[17]~input_o ;
wire \stepper_speed_4[16]~input_o ;
wire \stepper_speed_4[15]~input_o ;
wire \stepper_speed_4[14]~input_o ;
wire \stepper_speed_4[13]~input_o ;
wire \stepper_speed_4[12]~input_o ;
wire \stepper_speed_4[11]~input_o ;
wire \stepper_speed_4[10]~input_o ;
wire \stepper_speed_4[9]~input_o ;
wire \stepper_speed_4[8]~input_o ;
wire \stepper_speed_4[7]~input_o ;
wire \stepper_speed_4[6]~input_o ;
wire \stepper_speed_4[5]~input_o ;
wire \stepper_speed_4[4]~input_o ;
wire \stepper_speed_4[3]~input_o ;
wire \stepper_speed_4[2]~input_o ;
wire \stepper_speed_4[1]~input_o ;
wire \stepper_speed_4[0]~input_o ;
wire \e1|Add2~122 ;
wire \e1|Add2~118 ;
wire \e1|Add2~114 ;
wire \e1|Add2~82 ;
wire \e1|Add2~110 ;
wire \e1|Add2~106 ;
wire \e1|Add2~102 ;
wire \e1|Add2~98 ;
wire \e1|Add2~94 ;
wire \e1|Add2~126 ;
wire \e1|Add2~86 ;
wire \e1|Add2~90 ;
wire \e1|Add2~62 ;
wire \e1|Add2~66 ;
wire \e1|Add2~70 ;
wire \e1|Add2~74 ;
wire \e1|Add2~78 ;
wire \e1|Add2~34 ;
wire \e1|Add2~42 ;
wire \e1|Add2~46 ;
wire \e1|Add2~50 ;
wire \e1|Add2~54 ;
wire \e1|Add2~58 ;
wire \e1|Add2~38 ;
wire \e1|Add2~14 ;
wire \e1|Add2~18 ;
wire \e1|Add2~22 ;
wire \e1|Add2~26 ;
wire \e1|Add2~30 ;
wire \e1|Add2~1_sumout ;
wire \e1|Add2~29_sumout ;
wire \e1|Add2~25_sumout ;
wire \e1|Add2~21_sumout ;
wire \e1|Add2~17_sumout ;
wire \e1|Add2~13_sumout ;
wire \e1|Add2~37_sumout ;
wire \e1|Add2~57_sumout ;
wire \e1|Add2~53_sumout ;
wire \e1|Add2~49_sumout ;
wire \e1|Add2~45_sumout ;
wire \e1|Add2~41_sumout ;
wire \e1|Add2~33_sumout ;
wire \e1|Add2~77_sumout ;
wire \e1|Add2~73_sumout ;
wire \e1|Add2~69_sumout ;
wire \e1|Add2~65_sumout ;
wire \e1|Add2~61_sumout ;
wire \e1|Add2~89_sumout ;
wire \e1|Add2~85_sumout ;
wire \e1|Add2~125_sumout ;
wire \e1|Add2~93_sumout ;
wire \e1|Add2~97_sumout ;
wire \e1|Add2~101_sumout ;
wire \e1|Add2~105_sumout ;
wire \e1|Add2~109_sumout ;
wire \e1|Add2~81_sumout ;
wire \e1|Add2~113_sumout ;
wire \e1|Add2~117_sumout ;
wire \e1|Add2~121_sumout ;
wire \e1|Add1~121_sumout ;
wire \e1|m[12]~0_combout ;
wire \e1|Add1~122 ;
wire \e1|Add1~117_sumout ;
wire \e1|Add1~118 ;
wire \e1|Add1~113_sumout ;
wire \e1|Add1~114 ;
wire \e1|Add1~81_sumout ;
wire \e1|Add1~82 ;
wire \e1|Add1~109_sumout ;
wire \e1|Add1~110 ;
wire \e1|Add1~105_sumout ;
wire \e1|Add1~106 ;
wire \e1|Add1~101_sumout ;
wire \e1|Add1~102 ;
wire \e1|Add1~97_sumout ;
wire \e1|Add1~98 ;
wire \e1|Add1~93_sumout ;
wire \e1|Add1~94 ;
wire \e1|Add1~125_sumout ;
wire \e1|Add1~126 ;
wire \e1|Add1~85_sumout ;
wire \e1|Add1~86 ;
wire \e1|Add1~89_sumout ;
wire \e1|Add1~90 ;
wire \e1|Add1~61_sumout ;
wire \e1|Add1~62 ;
wire \e1|Add1~65_sumout ;
wire \e1|Add1~66 ;
wire \e1|Add1~69_sumout ;
wire \e1|Add1~70 ;
wire \e1|Add1~73_sumout ;
wire \e1|Add1~74 ;
wire \e1|Add1~77_sumout ;
wire \e1|Add1~78 ;
wire \e1|Add1~33_sumout ;
wire \e1|Add1~34 ;
wire \e1|Add1~41_sumout ;
wire \e1|Add1~42 ;
wire \e1|Add1~45_sumout ;
wire \e1|Add1~46 ;
wire \e1|Add1~49_sumout ;
wire \e1|Add1~50 ;
wire \e1|Add1~53_sumout ;
wire \e1|Add1~54 ;
wire \e1|Add1~57_sumout ;
wire \e1|Add1~58 ;
wire \e1|Add1~37_sumout ;
wire \e1|Add1~38 ;
wire \e1|Add1~13_sumout ;
wire \e1|Add1~14 ;
wire \e1|Add1~17_sumout ;
wire \e1|Add1~18 ;
wire \e1|Add1~21_sumout ;
wire \e1|Add1~22 ;
wire \e1|Add1~25_sumout ;
wire \e1|Add1~26 ;
wire \e1|Add1~29_sumout ;
wire \e1|Add1~30 ;
wire \e1|Add1~1_sumout ;
wire \stepper_speed_4[30]~input_o ;
wire \e1|Add2~2 ;
wire \e1|Add2~5_sumout ;
wire \e1|Add1~2 ;
wire \e1|Add1~5_sumout ;
wire \stepper_speed_4[31]~input_o ;
wire \e1|Add2~6 ;
wire \e1|Add2~9_sumout ;
wire \e1|Add1~6 ;
wire \e1|Add1~9_sumout ;
wire \e1|Equal2~0_combout ;
wire \e1|Equal2~1_combout ;
wire \e1|Equal2~2_combout ;
wire \e1|Equal2~3_combout ;
wire \e1|Equal2~4_combout ;
wire \e1|Equal2~5_combout ;
wire \e1|Equal2~6_combout ;
wire \e1|Equal2~7_combout ;
wire \stepper_step_in_4[24]~input_o ;
wire \stepper_step_in_4[23]~input_o ;
wire \stepper_step_in_4[22]~input_o ;
wire \stepper_step_in_4[21]~input_o ;
wire \stepper_step_in_4[20]~input_o ;
wire \stepper_step_in_4[19]~input_o ;
wire \stepper_step_in_4[18]~input_o ;
wire \stepper_step_in_4[17]~input_o ;
wire \stepper_step_in_4[16]~input_o ;
wire \stepper_step_in_4[15]~input_o ;
wire \stepper_step_in_4[14]~input_o ;
wire \stepper_step_in_4[13]~input_o ;
wire \e1|Add0~2 ;
wire \e1|Add0~82 ;
wire \e1|Add0~122 ;
wire \e1|Add0~118 ;
wire \e1|Add0~114 ;
wire \e1|Add0~110 ;
wire \e1|Add0~78 ;
wire \e1|Add0~106 ;
wire \e1|Add0~102 ;
wire \e1|Add0~98 ;
wire \e1|Add0~94 ;
wire \e1|Add0~34 ;
wire \e1|Add0~5_sumout ;
wire \e1|Add0~33_sumout ;
wire \e1|Add0~93_sumout ;
wire \e1|Add0~97_sumout ;
wire \e1|Add0~101_sumout ;
wire \e1|Add0~105_sumout ;
wire \e1|Add0~77_sumout ;
wire \e1|Add0~109_sumout ;
wire \e1|Add0~113_sumout ;
wire \e1|Add0~117_sumout ;
wire \e1|Add0~121_sumout ;
wire \e1|Add0~81_sumout ;
wire \e1|Add3~50 ;
wire \e1|Add3~53_sumout ;
wire \e1|n~13_combout ;
wire \e1|Add3~54 ;
wire \e1|Add3~57_sumout ;
wire \e1|n~14_combout ;
wire \e1|Add3~58 ;
wire \e1|Add3~61_sumout ;
wire \e1|n~15_combout ;
wire \e1|Add3~62 ;
wire \e1|Add3~65_sumout ;
wire \e1|n~16_combout ;
wire \e1|Add3~66 ;
wire \e1|Add3~69_sumout ;
wire \e1|n~17_combout ;
wire \e1|Add3~70 ;
wire \e1|Add3~73_sumout ;
wire \e1|n~18_combout ;
wire \e1|Add3~74 ;
wire \e1|Add3~77_sumout ;
wire \e1|n~19_combout ;
wire \e1|Add3~78 ;
wire \e1|Add3~81_sumout ;
wire \e1|n~20_combout ;
wire \e1|Add3~82 ;
wire \e1|Add3~85_sumout ;
wire \e1|n~21_combout ;
wire \e1|Add3~86 ;
wire \e1|Add3~89_sumout ;
wire \e1|n~22_combout ;
wire \e1|Add3~90 ;
wire \e1|Add3~93_sumout ;
wire \e1|n~23_combout ;
wire \e1|Add3~94 ;
wire \e1|Add3~97_sumout ;
wire \e1|n~24_combout ;
wire \stepper_step_in_4[25]~input_o ;
wire \e1|Add0~6 ;
wire \e1|Add0~9_sumout ;
wire \e1|Add3~98 ;
wire \e1|Add3~101_sumout ;
wire \e1|n~25_combout ;
wire \stepper_step_in_4[26]~input_o ;
wire \e1|Add0~10 ;
wire \e1|Add0~13_sumout ;
wire \e1|Add3~102 ;
wire \e1|Add3~105_sumout ;
wire \e1|n~26_combout ;
wire \stepper_step_in_4[27]~input_o ;
wire \e1|Add0~14 ;
wire \e1|Add0~17_sumout ;
wire \e1|Add3~106 ;
wire \e1|Add3~109_sumout ;
wire \e1|n~27_combout ;
wire \stepper_step_in_4[28]~input_o ;
wire \e1|Add0~18 ;
wire \e1|Add0~21_sumout ;
wire \e1|Add3~110 ;
wire \e1|Add3~113_sumout ;
wire \e1|n~28_combout ;
wire \stepper_step_in_4[29]~input_o ;
wire \e1|Add0~22 ;
wire \e1|Add0~25_sumout ;
wire \e1|Add3~114 ;
wire \e1|Add3~117_sumout ;
wire \e1|n~29_combout ;
wire \e1|Equal1~0_combout ;
wire \stepper_step_in_4[30]~input_o ;
wire \e1|Add0~26 ;
wire \e1|Add0~53_sumout ;
wire \e1|Add3~118 ;
wire \e1|Add3~121_sumout ;
wire \e1|n~30_combout ;
wire \e1|Equal1~1_combout ;
wire \e1|Equal1~2_combout ;
wire \e1|Equal1~3_combout ;
wire \e1|Equal1~4_combout ;
wire \e1|Equal1~5_combout ;
wire \e1|Equal1~6_combout ;
wire \e1|Equal1~7_combout ;
wire \e1|Equal0~0_combout ;
wire \e1|Equal0~1_combout ;
wire \e1|Equal0~2_combout ;
wire \e1|Equal0~3_combout ;
wire \e1|Equal0~4_combout ;
wire \e1|Equal0~5_combout ;
wire \e1|f~0_combout ;
wire \e1|f~q ;
wire \e1|stepper_step~0_combout ;
wire \e1|stepper_step~2_combout ;
wire \e1|Add3~2 ;
wire \e1|Add3~5_sumout ;
wire \e1|n~1_combout ;
wire \e1|Add3~6 ;
wire \e1|Add3~9_sumout ;
wire \e1|n~2_combout ;
wire \e1|Add3~10 ;
wire \e1|Add3~13_sumout ;
wire \e1|n~3_combout ;
wire \e1|Add3~14 ;
wire \e1|Add3~17_sumout ;
wire \e1|n~4_combout ;
wire \e1|Add3~18 ;
wire \e1|Add3~21_sumout ;
wire \e1|n~5_combout ;
wire \e1|Add3~22 ;
wire \e1|Add3~25_sumout ;
wire \e1|n~6_combout ;
wire \e1|Add3~26 ;
wire \e1|Add3~29_sumout ;
wire \e1|n~7_combout ;
wire \e1|Add3~30 ;
wire \e1|Add3~33_sumout ;
wire \e1|n~8_combout ;
wire \e1|Add3~34 ;
wire \e1|Add3~37_sumout ;
wire \e1|n~9_combout ;
wire \e1|Add3~38 ;
wire \e1|Add3~41_sumout ;
wire \e1|n~10_combout ;
wire \e1|Add3~42 ;
wire \e1|Add3~45_sumout ;
wire \e1|n~11_combout ;
wire \e1|Add3~46 ;
wire \e1|Add3~49_sumout ;
wire \e1|n~12_combout ;
wire \e1|stepper_driving_reg~0_combout ;
wire \e1|stepper_driving_reg~q ;
wire \e1|signal~0_combout ;
wire \e1|signal~q ;
wire \step_signal_4~0_combout ;
wire \e1|Add4~6 ;
wire \e1|Add4~10 ;
wire \e1|Add4~14 ;
wire \e1|Add4~18 ;
wire \e1|Add4~22 ;
wire \e1|Add4~26 ;
wire \e1|Add4~30 ;
wire \e1|Add4~34 ;
wire \e1|Add4~38 ;
wire \e1|Add4~42 ;
wire \e1|Add4~46 ;
wire \e1|Add4~50 ;
wire \e1|Add4~54 ;
wire \e1|Add4~58 ;
wire \e1|Add4~62 ;
wire \e1|Add4~66 ;
wire \e1|Add4~70 ;
wire \e1|Add4~74 ;
wire \e1|Add4~78 ;
wire \e1|Add4~82 ;
wire \e1|Add4~86 ;
wire \e1|Add4~90 ;
wire \e1|Add4~94 ;
wire \e1|Add4~98 ;
wire \e1|Add4~102 ;
wire \e1|Add4~106 ;
wire \e1|Add4~110 ;
wire \e1|Add4~114 ;
wire \e1|Add4~118 ;
wire \e1|Add4~122 ;
wire \e1|Add4~126 ;
wire \e1|Add4~1_sumout ;
wire \e1|stepper_step~1_combout ;
wire \dir_4~0_combout ;
wire \steppers_driving~0_combout ;
wire \steppers_driving~1_combout ;
wire \corexy|Add9~1_sumout ;
wire \corexy|stepper_step_1~0_combout ;
wire \corexy|Add9~2 ;
wire \corexy|Add9~5_sumout ;
wire \corexy|stepper_step_1~3_combout ;
wire \corexy|Add9~6 ;
wire \corexy|Add9~9_sumout ;
wire \corexy|stepper_step_1~4_combout ;
wire \corexy|Add9~10 ;
wire \corexy|Add9~13_sumout ;
wire \corexy|stepper_step_1~5_combout ;
wire \corexy|Add9~14 ;
wire \corexy|Add9~17_sumout ;
wire \corexy|stepper_step_1~6_combout ;
wire \corexy|Add9~18 ;
wire \corexy|Add9~21_sumout ;
wire \corexy|stepper_step_1~7_combout ;
wire \corexy|Add9~22 ;
wire \corexy|Add9~25_sumout ;
wire \corexy|stepper_step_1~8_combout ;
wire \corexy|Add9~26 ;
wire \corexy|Add9~29_sumout ;
wire \corexy|stepper_step_1~9_combout ;
wire \corexy|Add9~30 ;
wire \corexy|Add9~33_sumout ;
wire \corexy|stepper_step_1~10_combout ;
wire \corexy|Add9~34 ;
wire \corexy|Add9~37_sumout ;
wire \corexy|stepper_step_1~11_combout ;
wire \corexy|Add9~38 ;
wire \corexy|Add9~41_sumout ;
wire \corexy|stepper_step_1~12_combout ;
wire \corexy|Add9~42 ;
wire \corexy|Add9~45_sumout ;
wire \corexy|stepper_step_1~13_combout ;
wire \corexy|Add9~46 ;
wire \corexy|Add9~49_sumout ;
wire \corexy|stepper_step_1~14_combout ;
wire \corexy|Add9~50 ;
wire \corexy|Add9~53_sumout ;
wire \corexy|stepper_step_1~15_combout ;
wire \corexy|Add9~54 ;
wire \corexy|Add9~57_sumout ;
wire \corexy|stepper_step_1~16_combout ;
wire \corexy|Add9~58 ;
wire \corexy|Add9~61_sumout ;
wire \corexy|stepper_step_1~17_combout ;
wire \corexy|Add9~62 ;
wire \corexy|Add9~65_sumout ;
wire \corexy|stepper_step_1~18_combout ;
wire \corexy|Add9~66 ;
wire \corexy|Add9~69_sumout ;
wire \corexy|stepper_step_1~19_combout ;
wire \corexy|Add9~70 ;
wire \corexy|Add9~73_sumout ;
wire \corexy|stepper_step_1~20_combout ;
wire \corexy|Add9~74 ;
wire \corexy|Add9~77_sumout ;
wire \corexy|stepper_step_1~21_combout ;
wire \corexy|Add9~78 ;
wire \corexy|Add9~81_sumout ;
wire \corexy|stepper_step_1~22_combout ;
wire \corexy|Add9~82 ;
wire \corexy|Add9~85_sumout ;
wire \corexy|stepper_step_1~23_combout ;
wire \corexy|Add9~86 ;
wire \corexy|Add9~89_sumout ;
wire \corexy|stepper_step_1~24_combout ;
wire \corexy|Add9~90 ;
wire \corexy|Add9~93_sumout ;
wire \corexy|stepper_step_1~25_combout ;
wire \corexy|Add9~94 ;
wire \corexy|Add9~97_sumout ;
wire \corexy|stepper_step_1~26_combout ;
wire \corexy|Add9~98 ;
wire \corexy|Add9~101_sumout ;
wire \corexy|stepper_step_1~27_combout ;
wire \corexy|Add9~102 ;
wire \corexy|Add9~105_sumout ;
wire \corexy|stepper_step_1~28_combout ;
wire \corexy|Add9~106 ;
wire \corexy|Add9~109_sumout ;
wire \corexy|stepper_step_1~29_combout ;
wire \corexy|Add9~110 ;
wire \corexy|Add9~113_sumout ;
wire \corexy|stepper_step_1~30_combout ;
wire \corexy|Add9~114 ;
wire \corexy|Add9~117_sumout ;
wire \corexy|stepper_step_1~31_combout ;
wire \corexy|Add9~118 ;
wire \corexy|Add9~121_sumout ;
wire \corexy|stepper_step_1~32_combout ;
wire \corexy|Add9~122 ;
wire \corexy|Add9~125_sumout ;
wire \corexy|stepper_step_1~33_combout ;
wire \corexy|Add11~1_sumout ;
wire \corexy|stepper_step_2~0_combout ;
wire \corexy|Add11~2 ;
wire \corexy|Add11~5_sumout ;
wire \corexy|stepper_step_2~3_combout ;
wire \corexy|Add11~6 ;
wire \corexy|Add11~9_sumout ;
wire \corexy|stepper_step_2~4_combout ;
wire \corexy|Add11~10 ;
wire \corexy|Add11~13_sumout ;
wire \corexy|stepper_step_2~5_combout ;
wire \corexy|Add11~14 ;
wire \corexy|Add11~17_sumout ;
wire \corexy|stepper_step_2~6_combout ;
wire \corexy|Add11~18 ;
wire \corexy|Add11~21_sumout ;
wire \corexy|stepper_step_2~7_combout ;
wire \corexy|Add11~22 ;
wire \corexy|Add11~25_sumout ;
wire \corexy|stepper_step_2~8_combout ;
wire \corexy|Add11~26 ;
wire \corexy|Add11~29_sumout ;
wire \corexy|stepper_step_2~9_combout ;
wire \corexy|Add11~30 ;
wire \corexy|Add11~33_sumout ;
wire \corexy|stepper_step_2~10_combout ;
wire \corexy|Add11~34 ;
wire \corexy|Add11~37_sumout ;
wire \corexy|stepper_step_2~11_combout ;
wire \corexy|Add11~38 ;
wire \corexy|Add11~41_sumout ;
wire \corexy|stepper_step_2~12_combout ;
wire \corexy|Add11~42 ;
wire \corexy|Add11~45_sumout ;
wire \corexy|stepper_step_2~13_combout ;
wire \corexy|Add11~46 ;
wire \corexy|Add11~49_sumout ;
wire \corexy|stepper_step_2~14_combout ;
wire \corexy|Add11~50 ;
wire \corexy|Add11~53_sumout ;
wire \corexy|stepper_step_2~15_combout ;
wire \corexy|Add11~54 ;
wire \corexy|Add11~57_sumout ;
wire \corexy|stepper_step_2~16_combout ;
wire \corexy|Add11~58 ;
wire \corexy|Add11~61_sumout ;
wire \corexy|stepper_step_2~17_combout ;
wire \corexy|Add11~62 ;
wire \corexy|Add11~65_sumout ;
wire \corexy|stepper_step_2~18_combout ;
wire \corexy|Add11~66 ;
wire \corexy|Add11~69_sumout ;
wire \corexy|stepper_step_2~19_combout ;
wire \corexy|Add11~70 ;
wire \corexy|Add11~73_sumout ;
wire \corexy|stepper_step_2~20_combout ;
wire \corexy|Add11~74 ;
wire \corexy|Add11~77_sumout ;
wire \corexy|stepper_step_2~21_combout ;
wire \corexy|Add11~78 ;
wire \corexy|Add11~81_sumout ;
wire \corexy|stepper_step_2~22_combout ;
wire \corexy|Add11~82 ;
wire \corexy|Add11~85_sumout ;
wire \corexy|stepper_step_2~23_combout ;
wire \corexy|Add11~86 ;
wire \corexy|Add11~89_sumout ;
wire \corexy|stepper_step_2~24_combout ;
wire \corexy|Add11~90 ;
wire \corexy|Add11~93_sumout ;
wire \corexy|stepper_step_2~25_combout ;
wire \corexy|Add11~94 ;
wire \corexy|Add11~97_sumout ;
wire \corexy|stepper_step_2~26_combout ;
wire \corexy|Add11~98 ;
wire \corexy|Add11~101_sumout ;
wire \corexy|stepper_step_2~27_combout ;
wire \corexy|Add11~102 ;
wire \corexy|Add11~105_sumout ;
wire \corexy|stepper_step_2~28_combout ;
wire \corexy|Add11~106 ;
wire \corexy|Add11~109_sumout ;
wire \corexy|stepper_step_2~29_combout ;
wire \corexy|Add11~110 ;
wire \corexy|Add11~113_sumout ;
wire \corexy|stepper_step_2~30_combout ;
wire \corexy|Add11~114 ;
wire \corexy|Add11~117_sumout ;
wire \corexy|stepper_step_2~31_combout ;
wire \corexy|Add11~118 ;
wire \corexy|Add11~121_sumout ;
wire \corexy|stepper_step_2~32_combout ;
wire \corexy|Add11~122 ;
wire \corexy|Add11~125_sumout ;
wire \corexy|stepper_step_2~33_combout ;
wire \z|Add4~5_sumout ;
wire \z|stepper_step~3_combout ;
wire \z|Add4~9_sumout ;
wire \z|stepper_step~4_combout ;
wire \z|Add4~13_sumout ;
wire \z|stepper_step~5_combout ;
wire \z|Add4~17_sumout ;
wire \z|stepper_step~6_combout ;
wire \z|Add4~21_sumout ;
wire \z|stepper_step~7_combout ;
wire \z|Add4~25_sumout ;
wire \z|stepper_step~8_combout ;
wire \z|Add4~29_sumout ;
wire \z|stepper_step~9_combout ;
wire \z|Add4~33_sumout ;
wire \z|stepper_step~10_combout ;
wire \z|Add4~37_sumout ;
wire \z|stepper_step~11_combout ;
wire \z|Add4~41_sumout ;
wire \z|stepper_step~12_combout ;
wire \z|Add4~45_sumout ;
wire \z|stepper_step~13_combout ;
wire \z|Add4~49_sumout ;
wire \z|stepper_step~14_combout ;
wire \z|Add4~53_sumout ;
wire \z|stepper_step~15_combout ;
wire \z|Add4~57_sumout ;
wire \z|stepper_step~16_combout ;
wire \z|Add4~61_sumout ;
wire \z|stepper_step~17_combout ;
wire \z|Add4~65_sumout ;
wire \z|stepper_step~18_combout ;
wire \z|Add4~69_sumout ;
wire \z|stepper_step~19_combout ;
wire \z|Add4~73_sumout ;
wire \z|stepper_step~20_combout ;
wire \z|Add4~77_sumout ;
wire \z|stepper_step~21_combout ;
wire \z|Add4~81_sumout ;
wire \z|stepper_step~22_combout ;
wire \z|Add4~85_sumout ;
wire \z|stepper_step~23_combout ;
wire \z|Add4~89_sumout ;
wire \z|stepper_step~24_combout ;
wire \z|Add4~93_sumout ;
wire \z|stepper_step~25_combout ;
wire \z|Add4~97_sumout ;
wire \z|stepper_step~26_combout ;
wire \z|Add4~101_sumout ;
wire \z|stepper_step~27_combout ;
wire \z|Add4~105_sumout ;
wire \z|stepper_step~28_combout ;
wire \z|Add4~109_sumout ;
wire \z|stepper_step~29_combout ;
wire \z|Add4~113_sumout ;
wire \z|stepper_step~30_combout ;
wire \z|Add4~117_sumout ;
wire \z|stepper_step~31_combout ;
wire \z|Add4~121_sumout ;
wire \z|stepper_step~32_combout ;
wire \z|Add4~125_sumout ;
wire \z|stepper_step~33_combout ;
wire \e1|Add4~5_sumout ;
wire \e1|stepper_step~3_combout ;
wire \e1|Add4~9_sumout ;
wire \e1|stepper_step~4_combout ;
wire \e1|Add4~13_sumout ;
wire \e1|stepper_step~5_combout ;
wire \e1|Add4~17_sumout ;
wire \e1|stepper_step~6_combout ;
wire \e1|Add4~21_sumout ;
wire \e1|stepper_step~7_combout ;
wire \e1|Add4~25_sumout ;
wire \e1|stepper_step~8_combout ;
wire \e1|Add4~29_sumout ;
wire \e1|stepper_step~9_combout ;
wire \e1|Add4~33_sumout ;
wire \e1|stepper_step~10_combout ;
wire \e1|Add4~37_sumout ;
wire \e1|stepper_step~11_combout ;
wire \e1|Add4~41_sumout ;
wire \e1|stepper_step~12_combout ;
wire \e1|Add4~45_sumout ;
wire \e1|stepper_step~13_combout ;
wire \e1|Add4~49_sumout ;
wire \e1|stepper_step~14_combout ;
wire \e1|Add4~53_sumout ;
wire \e1|stepper_step~15_combout ;
wire \e1|Add4~57_sumout ;
wire \e1|stepper_step~16_combout ;
wire \e1|Add4~61_sumout ;
wire \e1|stepper_step~17_combout ;
wire \e1|Add4~65_sumout ;
wire \e1|stepper_step~18_combout ;
wire \e1|Add4~69_sumout ;
wire \e1|stepper_step~19_combout ;
wire \e1|Add4~73_sumout ;
wire \e1|stepper_step~20_combout ;
wire \e1|Add4~77_sumout ;
wire \e1|stepper_step~21_combout ;
wire \e1|Add4~81_sumout ;
wire \e1|stepper_step~22_combout ;
wire \e1|Add4~85_sumout ;
wire \e1|stepper_step~23_combout ;
wire \e1|Add4~89_sumout ;
wire \e1|stepper_step~24_combout ;
wire \e1|Add4~93_sumout ;
wire \e1|stepper_step~25_combout ;
wire \e1|Add4~97_sumout ;
wire \e1|stepper_step~26_combout ;
wire \e1|Add4~101_sumout ;
wire \e1|stepper_step~27_combout ;
wire \e1|Add4~105_sumout ;
wire \e1|stepper_step~28_combout ;
wire \e1|Add4~109_sumout ;
wire \e1|stepper_step~29_combout ;
wire \e1|Add4~113_sumout ;
wire \e1|stepper_step~30_combout ;
wire \e1|Add4~117_sumout ;
wire \e1|stepper_step~31_combout ;
wire \e1|Add4~121_sumout ;
wire \e1|stepper_step~32_combout ;
wire \e1|Add4~125_sumout ;
wire \e1|stepper_step~33_combout ;
wire [31:0] \home|n1 ;
wire [31:0] \z|stepper_step ;
wire [31:0] \corexy|stepper_step_2 ;
wire [31:0] \e1|stepper_step ;
wire [31:0] \corexy|stepper_step_1 ;
wire [31:0] \corexy|m_1 ;
wire [30:0] \corexy|n_1 ;
wire [31:0] \corexy|m_2 ;
wire [31:0] \home|m1 ;
wire [30:0] \corexy|n_2 ;
wire [31:0] \home|n2 ;
wire [31:0] \home|m2 ;
wire [31:0] \z|m ;
wire [30:0] \z|n ;
wire [31:0] \home|n3 ;
wire [31:0] \home|m3 ;
wire [31:0] \e1|m ;
wire [30:0] \e1|n ;
wire [31:0] \corexy|stepper_speed_reg_1 ;
wire [31:0] \corexy|stepper_speed_reg_2 ;


cyclonev_io_obuf \step_signal_1~output (
	.i(\step_signal_1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\step_signal_1~output_o ),
	.obar());
// synopsys translate_off
defparam \step_signal_1~output .bus_hold = "false";
defparam \step_signal_1~output .open_drain_output = "false";
defparam \step_signal_1~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \enable_1~output (
	.i(!\stepper_enable~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enable_1~output_o ),
	.obar());
// synopsys translate_off
defparam \enable_1~output .bus_hold = "false";
defparam \enable_1~output .open_drain_output = "false";
defparam \enable_1~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dir_1~output (
	.i(\dir_1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dir_1~output_o ),
	.obar());
// synopsys translate_off
defparam \dir_1~output .bus_hold = "false";
defparam \dir_1~output .open_drain_output = "false";
defparam \dir_1~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \step_signal_2~output (
	.i(\step_signal_2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\step_signal_2~output_o ),
	.obar());
// synopsys translate_off
defparam \step_signal_2~output .bus_hold = "false";
defparam \step_signal_2~output .open_drain_output = "false";
defparam \step_signal_2~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \enable_2~output (
	.i(!\stepper_enable~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enable_2~output_o ),
	.obar());
// synopsys translate_off
defparam \enable_2~output .bus_hold = "false";
defparam \enable_2~output .open_drain_output = "false";
defparam \enable_2~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dir_2~output (
	.i(\dir_2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dir_2~output_o ),
	.obar());
// synopsys translate_off
defparam \dir_2~output .bus_hold = "false";
defparam \dir_2~output .open_drain_output = "false";
defparam \dir_2~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \step_signal_3~output (
	.i(\step_signal_3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\step_signal_3~output_o ),
	.obar());
// synopsys translate_off
defparam \step_signal_3~output .bus_hold = "false";
defparam \step_signal_3~output .open_drain_output = "false";
defparam \step_signal_3~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \enable_3~output (
	.i(!\stepper_enable~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enable_3~output_o ),
	.obar());
// synopsys translate_off
defparam \enable_3~output .bus_hold = "false";
defparam \enable_3~output .open_drain_output = "false";
defparam \enable_3~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dir_3~output (
	.i(\dir_3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dir_3~output_o ),
	.obar());
// synopsys translate_off
defparam \dir_3~output .bus_hold = "false";
defparam \dir_3~output .open_drain_output = "false";
defparam \dir_3~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \step_signal_4~output (
	.i(!\step_signal_4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\step_signal_4~output_o ),
	.obar());
// synopsys translate_off
defparam \step_signal_4~output .bus_hold = "false";
defparam \step_signal_4~output .open_drain_output = "false";
defparam \step_signal_4~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \enable_4~output (
	.i(!\stepper_enable~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enable_4~output_o ),
	.obar());
// synopsys translate_off
defparam \enable_4~output .bus_hold = "false";
defparam \enable_4~output .open_drain_output = "false";
defparam \enable_4~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dir_4~output (
	.i(!\dir_4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dir_4~output_o ),
	.obar());
// synopsys translate_off
defparam \dir_4~output .bus_hold = "false";
defparam \dir_4~output .open_drain_output = "false";
defparam \dir_4~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \steppers_driving~output (
	.i(\steppers_driving~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\steppers_driving~output_o ),
	.obar());
// synopsys translate_off
defparam \steppers_driving~output .bus_hold = "false";
defparam \steppers_driving~output .open_drain_output = "false";
defparam \steppers_driving~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_1[0]~output (
	.i(\corexy|stepper_step_1 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_1[0]~output .bus_hold = "false";
defparam \stepper_step_out_1[0]~output .open_drain_output = "false";
defparam \stepper_step_out_1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_1[1]~output (
	.i(\corexy|stepper_step_1 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_1[1]~output .bus_hold = "false";
defparam \stepper_step_out_1[1]~output .open_drain_output = "false";
defparam \stepper_step_out_1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_1[2]~output (
	.i(\corexy|stepper_step_1 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_1[2]~output .bus_hold = "false";
defparam \stepper_step_out_1[2]~output .open_drain_output = "false";
defparam \stepper_step_out_1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_1[3]~output (
	.i(\corexy|stepper_step_1 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_1[3]~output .bus_hold = "false";
defparam \stepper_step_out_1[3]~output .open_drain_output = "false";
defparam \stepper_step_out_1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_1[4]~output (
	.i(\corexy|stepper_step_1 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_1[4]~output .bus_hold = "false";
defparam \stepper_step_out_1[4]~output .open_drain_output = "false";
defparam \stepper_step_out_1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_1[5]~output (
	.i(\corexy|stepper_step_1 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_1[5]~output .bus_hold = "false";
defparam \stepper_step_out_1[5]~output .open_drain_output = "false";
defparam \stepper_step_out_1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_1[6]~output (
	.i(\corexy|stepper_step_1 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_1[6]~output .bus_hold = "false";
defparam \stepper_step_out_1[6]~output .open_drain_output = "false";
defparam \stepper_step_out_1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_1[7]~output (
	.i(\corexy|stepper_step_1 [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_1[7]~output .bus_hold = "false";
defparam \stepper_step_out_1[7]~output .open_drain_output = "false";
defparam \stepper_step_out_1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_1[8]~output (
	.i(\corexy|stepper_step_1 [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_1[8]~output .bus_hold = "false";
defparam \stepper_step_out_1[8]~output .open_drain_output = "false";
defparam \stepper_step_out_1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_1[9]~output (
	.i(\corexy|stepper_step_1 [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_1[9]~output .bus_hold = "false";
defparam \stepper_step_out_1[9]~output .open_drain_output = "false";
defparam \stepper_step_out_1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_1[10]~output (
	.i(\corexy|stepper_step_1 [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_1[10]~output .bus_hold = "false";
defparam \stepper_step_out_1[10]~output .open_drain_output = "false";
defparam \stepper_step_out_1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_1[11]~output (
	.i(\corexy|stepper_step_1 [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_1[11]~output .bus_hold = "false";
defparam \stepper_step_out_1[11]~output .open_drain_output = "false";
defparam \stepper_step_out_1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_1[12]~output (
	.i(\corexy|stepper_step_1 [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_1[12]~output .bus_hold = "false";
defparam \stepper_step_out_1[12]~output .open_drain_output = "false";
defparam \stepper_step_out_1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_1[13]~output (
	.i(\corexy|stepper_step_1 [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_1[13]~output .bus_hold = "false";
defparam \stepper_step_out_1[13]~output .open_drain_output = "false";
defparam \stepper_step_out_1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_1[14]~output (
	.i(\corexy|stepper_step_1 [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_1[14]~output .bus_hold = "false";
defparam \stepper_step_out_1[14]~output .open_drain_output = "false";
defparam \stepper_step_out_1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_1[15]~output (
	.i(\corexy|stepper_step_1 [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_1[15]~output .bus_hold = "false";
defparam \stepper_step_out_1[15]~output .open_drain_output = "false";
defparam \stepper_step_out_1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_1[16]~output (
	.i(\corexy|stepper_step_1 [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_1[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_1[16]~output .bus_hold = "false";
defparam \stepper_step_out_1[16]~output .open_drain_output = "false";
defparam \stepper_step_out_1[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_1[17]~output (
	.i(\corexy|stepper_step_1 [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_1[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_1[17]~output .bus_hold = "false";
defparam \stepper_step_out_1[17]~output .open_drain_output = "false";
defparam \stepper_step_out_1[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_1[18]~output (
	.i(\corexy|stepper_step_1 [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_1[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_1[18]~output .bus_hold = "false";
defparam \stepper_step_out_1[18]~output .open_drain_output = "false";
defparam \stepper_step_out_1[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_1[19]~output (
	.i(\corexy|stepper_step_1 [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_1[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_1[19]~output .bus_hold = "false";
defparam \stepper_step_out_1[19]~output .open_drain_output = "false";
defparam \stepper_step_out_1[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_1[20]~output (
	.i(\corexy|stepper_step_1 [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_1[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_1[20]~output .bus_hold = "false";
defparam \stepper_step_out_1[20]~output .open_drain_output = "false";
defparam \stepper_step_out_1[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_1[21]~output (
	.i(\corexy|stepper_step_1 [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_1[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_1[21]~output .bus_hold = "false";
defparam \stepper_step_out_1[21]~output .open_drain_output = "false";
defparam \stepper_step_out_1[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_1[22]~output (
	.i(\corexy|stepper_step_1 [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_1[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_1[22]~output .bus_hold = "false";
defparam \stepper_step_out_1[22]~output .open_drain_output = "false";
defparam \stepper_step_out_1[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_1[23]~output (
	.i(\corexy|stepper_step_1 [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_1[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_1[23]~output .bus_hold = "false";
defparam \stepper_step_out_1[23]~output .open_drain_output = "false";
defparam \stepper_step_out_1[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_1[24]~output (
	.i(\corexy|stepper_step_1 [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_1[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_1[24]~output .bus_hold = "false";
defparam \stepper_step_out_1[24]~output .open_drain_output = "false";
defparam \stepper_step_out_1[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_1[25]~output (
	.i(\corexy|stepper_step_1 [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_1[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_1[25]~output .bus_hold = "false";
defparam \stepper_step_out_1[25]~output .open_drain_output = "false";
defparam \stepper_step_out_1[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_1[26]~output (
	.i(\corexy|stepper_step_1 [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_1[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_1[26]~output .bus_hold = "false";
defparam \stepper_step_out_1[26]~output .open_drain_output = "false";
defparam \stepper_step_out_1[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_1[27]~output (
	.i(\corexy|stepper_step_1 [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_1[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_1[27]~output .bus_hold = "false";
defparam \stepper_step_out_1[27]~output .open_drain_output = "false";
defparam \stepper_step_out_1[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_1[28]~output (
	.i(\corexy|stepper_step_1 [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_1[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_1[28]~output .bus_hold = "false";
defparam \stepper_step_out_1[28]~output .open_drain_output = "false";
defparam \stepper_step_out_1[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_1[29]~output (
	.i(\corexy|stepper_step_1 [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_1[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_1[29]~output .bus_hold = "false";
defparam \stepper_step_out_1[29]~output .open_drain_output = "false";
defparam \stepper_step_out_1[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_1[30]~output (
	.i(\corexy|stepper_step_1 [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_1[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_1[30]~output .bus_hold = "false";
defparam \stepper_step_out_1[30]~output .open_drain_output = "false";
defparam \stepper_step_out_1[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_1[31]~output (
	.i(\corexy|stepper_step_1 [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_1[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_1[31]~output .bus_hold = "false";
defparam \stepper_step_out_1[31]~output .open_drain_output = "false";
defparam \stepper_step_out_1[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_2[0]~output (
	.i(\corexy|stepper_step_2 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_2[0]~output .bus_hold = "false";
defparam \stepper_step_out_2[0]~output .open_drain_output = "false";
defparam \stepper_step_out_2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_2[1]~output (
	.i(\corexy|stepper_step_2 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_2[1]~output .bus_hold = "false";
defparam \stepper_step_out_2[1]~output .open_drain_output = "false";
defparam \stepper_step_out_2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_2[2]~output (
	.i(\corexy|stepper_step_2 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_2[2]~output .bus_hold = "false";
defparam \stepper_step_out_2[2]~output .open_drain_output = "false";
defparam \stepper_step_out_2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_2[3]~output (
	.i(\corexy|stepper_step_2 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_2[3]~output .bus_hold = "false";
defparam \stepper_step_out_2[3]~output .open_drain_output = "false";
defparam \stepper_step_out_2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_2[4]~output (
	.i(\corexy|stepper_step_2 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_2[4]~output .bus_hold = "false";
defparam \stepper_step_out_2[4]~output .open_drain_output = "false";
defparam \stepper_step_out_2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_2[5]~output (
	.i(\corexy|stepper_step_2 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_2[5]~output .bus_hold = "false";
defparam \stepper_step_out_2[5]~output .open_drain_output = "false";
defparam \stepper_step_out_2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_2[6]~output (
	.i(\corexy|stepper_step_2 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_2[6]~output .bus_hold = "false";
defparam \stepper_step_out_2[6]~output .open_drain_output = "false";
defparam \stepper_step_out_2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_2[7]~output (
	.i(\corexy|stepper_step_2 [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_2[7]~output .bus_hold = "false";
defparam \stepper_step_out_2[7]~output .open_drain_output = "false";
defparam \stepper_step_out_2[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_2[8]~output (
	.i(\corexy|stepper_step_2 [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_2[8]~output .bus_hold = "false";
defparam \stepper_step_out_2[8]~output .open_drain_output = "false";
defparam \stepper_step_out_2[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_2[9]~output (
	.i(\corexy|stepper_step_2 [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_2[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_2[9]~output .bus_hold = "false";
defparam \stepper_step_out_2[9]~output .open_drain_output = "false";
defparam \stepper_step_out_2[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_2[10]~output (
	.i(\corexy|stepper_step_2 [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_2[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_2[10]~output .bus_hold = "false";
defparam \stepper_step_out_2[10]~output .open_drain_output = "false";
defparam \stepper_step_out_2[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_2[11]~output (
	.i(\corexy|stepper_step_2 [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_2[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_2[11]~output .bus_hold = "false";
defparam \stepper_step_out_2[11]~output .open_drain_output = "false";
defparam \stepper_step_out_2[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_2[12]~output (
	.i(\corexy|stepper_step_2 [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_2[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_2[12]~output .bus_hold = "false";
defparam \stepper_step_out_2[12]~output .open_drain_output = "false";
defparam \stepper_step_out_2[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_2[13]~output (
	.i(\corexy|stepper_step_2 [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_2[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_2[13]~output .bus_hold = "false";
defparam \stepper_step_out_2[13]~output .open_drain_output = "false";
defparam \stepper_step_out_2[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_2[14]~output (
	.i(\corexy|stepper_step_2 [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_2[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_2[14]~output .bus_hold = "false";
defparam \stepper_step_out_2[14]~output .open_drain_output = "false";
defparam \stepper_step_out_2[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_2[15]~output (
	.i(\corexy|stepper_step_2 [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_2[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_2[15]~output .bus_hold = "false";
defparam \stepper_step_out_2[15]~output .open_drain_output = "false";
defparam \stepper_step_out_2[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_2[16]~output (
	.i(\corexy|stepper_step_2 [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_2[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_2[16]~output .bus_hold = "false";
defparam \stepper_step_out_2[16]~output .open_drain_output = "false";
defparam \stepper_step_out_2[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_2[17]~output (
	.i(\corexy|stepper_step_2 [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_2[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_2[17]~output .bus_hold = "false";
defparam \stepper_step_out_2[17]~output .open_drain_output = "false";
defparam \stepper_step_out_2[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_2[18]~output (
	.i(\corexy|stepper_step_2 [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_2[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_2[18]~output .bus_hold = "false";
defparam \stepper_step_out_2[18]~output .open_drain_output = "false";
defparam \stepper_step_out_2[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_2[19]~output (
	.i(\corexy|stepper_step_2 [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_2[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_2[19]~output .bus_hold = "false";
defparam \stepper_step_out_2[19]~output .open_drain_output = "false";
defparam \stepper_step_out_2[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_2[20]~output (
	.i(\corexy|stepper_step_2 [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_2[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_2[20]~output .bus_hold = "false";
defparam \stepper_step_out_2[20]~output .open_drain_output = "false";
defparam \stepper_step_out_2[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_2[21]~output (
	.i(\corexy|stepper_step_2 [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_2[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_2[21]~output .bus_hold = "false";
defparam \stepper_step_out_2[21]~output .open_drain_output = "false";
defparam \stepper_step_out_2[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_2[22]~output (
	.i(\corexy|stepper_step_2 [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_2[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_2[22]~output .bus_hold = "false";
defparam \stepper_step_out_2[22]~output .open_drain_output = "false";
defparam \stepper_step_out_2[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_2[23]~output (
	.i(\corexy|stepper_step_2 [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_2[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_2[23]~output .bus_hold = "false";
defparam \stepper_step_out_2[23]~output .open_drain_output = "false";
defparam \stepper_step_out_2[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_2[24]~output (
	.i(\corexy|stepper_step_2 [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_2[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_2[24]~output .bus_hold = "false";
defparam \stepper_step_out_2[24]~output .open_drain_output = "false";
defparam \stepper_step_out_2[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_2[25]~output (
	.i(\corexy|stepper_step_2 [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_2[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_2[25]~output .bus_hold = "false";
defparam \stepper_step_out_2[25]~output .open_drain_output = "false";
defparam \stepper_step_out_2[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_2[26]~output (
	.i(\corexy|stepper_step_2 [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_2[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_2[26]~output .bus_hold = "false";
defparam \stepper_step_out_2[26]~output .open_drain_output = "false";
defparam \stepper_step_out_2[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_2[27]~output (
	.i(\corexy|stepper_step_2 [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_2[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_2[27]~output .bus_hold = "false";
defparam \stepper_step_out_2[27]~output .open_drain_output = "false";
defparam \stepper_step_out_2[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_2[28]~output (
	.i(\corexy|stepper_step_2 [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_2[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_2[28]~output .bus_hold = "false";
defparam \stepper_step_out_2[28]~output .open_drain_output = "false";
defparam \stepper_step_out_2[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_2[29]~output (
	.i(\corexy|stepper_step_2 [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_2[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_2[29]~output .bus_hold = "false";
defparam \stepper_step_out_2[29]~output .open_drain_output = "false";
defparam \stepper_step_out_2[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_2[30]~output (
	.i(\corexy|stepper_step_2 [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_2[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_2[30]~output .bus_hold = "false";
defparam \stepper_step_out_2[30]~output .open_drain_output = "false";
defparam \stepper_step_out_2[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_2[31]~output (
	.i(\corexy|stepper_step_2 [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_2[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_2[31]~output .bus_hold = "false";
defparam \stepper_step_out_2[31]~output .open_drain_output = "false";
defparam \stepper_step_out_2[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_3[0]~output (
	.i(\z|stepper_step [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_3[0]~output .bus_hold = "false";
defparam \stepper_step_out_3[0]~output .open_drain_output = "false";
defparam \stepper_step_out_3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_3[1]~output (
	.i(\z|stepper_step [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_3[1]~output .bus_hold = "false";
defparam \stepper_step_out_3[1]~output .open_drain_output = "false";
defparam \stepper_step_out_3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_3[2]~output (
	.i(\z|stepper_step [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_3[2]~output .bus_hold = "false";
defparam \stepper_step_out_3[2]~output .open_drain_output = "false";
defparam \stepper_step_out_3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_3[3]~output (
	.i(\z|stepper_step [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_3[3]~output .bus_hold = "false";
defparam \stepper_step_out_3[3]~output .open_drain_output = "false";
defparam \stepper_step_out_3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_3[4]~output (
	.i(\z|stepper_step [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_3[4]~output .bus_hold = "false";
defparam \stepper_step_out_3[4]~output .open_drain_output = "false";
defparam \stepper_step_out_3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_3[5]~output (
	.i(\z|stepper_step [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_3[5]~output .bus_hold = "false";
defparam \stepper_step_out_3[5]~output .open_drain_output = "false";
defparam \stepper_step_out_3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_3[6]~output (
	.i(\z|stepper_step [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_3[6]~output .bus_hold = "false";
defparam \stepper_step_out_3[6]~output .open_drain_output = "false";
defparam \stepper_step_out_3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_3[7]~output (
	.i(\z|stepper_step [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_3[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_3[7]~output .bus_hold = "false";
defparam \stepper_step_out_3[7]~output .open_drain_output = "false";
defparam \stepper_step_out_3[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_3[8]~output (
	.i(\z|stepper_step [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_3[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_3[8]~output .bus_hold = "false";
defparam \stepper_step_out_3[8]~output .open_drain_output = "false";
defparam \stepper_step_out_3[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_3[9]~output (
	.i(\z|stepper_step [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_3[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_3[9]~output .bus_hold = "false";
defparam \stepper_step_out_3[9]~output .open_drain_output = "false";
defparam \stepper_step_out_3[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_3[10]~output (
	.i(\z|stepper_step [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_3[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_3[10]~output .bus_hold = "false";
defparam \stepper_step_out_3[10]~output .open_drain_output = "false";
defparam \stepper_step_out_3[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_3[11]~output (
	.i(\z|stepper_step [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_3[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_3[11]~output .bus_hold = "false";
defparam \stepper_step_out_3[11]~output .open_drain_output = "false";
defparam \stepper_step_out_3[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_3[12]~output (
	.i(\z|stepper_step [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_3[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_3[12]~output .bus_hold = "false";
defparam \stepper_step_out_3[12]~output .open_drain_output = "false";
defparam \stepper_step_out_3[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_3[13]~output (
	.i(\z|stepper_step [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_3[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_3[13]~output .bus_hold = "false";
defparam \stepper_step_out_3[13]~output .open_drain_output = "false";
defparam \stepper_step_out_3[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_3[14]~output (
	.i(\z|stepper_step [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_3[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_3[14]~output .bus_hold = "false";
defparam \stepper_step_out_3[14]~output .open_drain_output = "false";
defparam \stepper_step_out_3[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_3[15]~output (
	.i(\z|stepper_step [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_3[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_3[15]~output .bus_hold = "false";
defparam \stepper_step_out_3[15]~output .open_drain_output = "false";
defparam \stepper_step_out_3[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_3[16]~output (
	.i(\z|stepper_step [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_3[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_3[16]~output .bus_hold = "false";
defparam \stepper_step_out_3[16]~output .open_drain_output = "false";
defparam \stepper_step_out_3[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_3[17]~output (
	.i(\z|stepper_step [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_3[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_3[17]~output .bus_hold = "false";
defparam \stepper_step_out_3[17]~output .open_drain_output = "false";
defparam \stepper_step_out_3[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_3[18]~output (
	.i(\z|stepper_step [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_3[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_3[18]~output .bus_hold = "false";
defparam \stepper_step_out_3[18]~output .open_drain_output = "false";
defparam \stepper_step_out_3[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_3[19]~output (
	.i(\z|stepper_step [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_3[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_3[19]~output .bus_hold = "false";
defparam \stepper_step_out_3[19]~output .open_drain_output = "false";
defparam \stepper_step_out_3[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_3[20]~output (
	.i(\z|stepper_step [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_3[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_3[20]~output .bus_hold = "false";
defparam \stepper_step_out_3[20]~output .open_drain_output = "false";
defparam \stepper_step_out_3[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_3[21]~output (
	.i(\z|stepper_step [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_3[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_3[21]~output .bus_hold = "false";
defparam \stepper_step_out_3[21]~output .open_drain_output = "false";
defparam \stepper_step_out_3[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_3[22]~output (
	.i(\z|stepper_step [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_3[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_3[22]~output .bus_hold = "false";
defparam \stepper_step_out_3[22]~output .open_drain_output = "false";
defparam \stepper_step_out_3[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_3[23]~output (
	.i(\z|stepper_step [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_3[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_3[23]~output .bus_hold = "false";
defparam \stepper_step_out_3[23]~output .open_drain_output = "false";
defparam \stepper_step_out_3[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_3[24]~output (
	.i(\z|stepper_step [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_3[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_3[24]~output .bus_hold = "false";
defparam \stepper_step_out_3[24]~output .open_drain_output = "false";
defparam \stepper_step_out_3[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_3[25]~output (
	.i(\z|stepper_step [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_3[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_3[25]~output .bus_hold = "false";
defparam \stepper_step_out_3[25]~output .open_drain_output = "false";
defparam \stepper_step_out_3[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_3[26]~output (
	.i(\z|stepper_step [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_3[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_3[26]~output .bus_hold = "false";
defparam \stepper_step_out_3[26]~output .open_drain_output = "false";
defparam \stepper_step_out_3[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_3[27]~output (
	.i(\z|stepper_step [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_3[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_3[27]~output .bus_hold = "false";
defparam \stepper_step_out_3[27]~output .open_drain_output = "false";
defparam \stepper_step_out_3[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_3[28]~output (
	.i(\z|stepper_step [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_3[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_3[28]~output .bus_hold = "false";
defparam \stepper_step_out_3[28]~output .open_drain_output = "false";
defparam \stepper_step_out_3[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_3[29]~output (
	.i(\z|stepper_step [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_3[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_3[29]~output .bus_hold = "false";
defparam \stepper_step_out_3[29]~output .open_drain_output = "false";
defparam \stepper_step_out_3[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_3[30]~output (
	.i(\z|stepper_step [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_3[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_3[30]~output .bus_hold = "false";
defparam \stepper_step_out_3[30]~output .open_drain_output = "false";
defparam \stepper_step_out_3[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_3[31]~output (
	.i(\z|stepper_step [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_3[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_3[31]~output .bus_hold = "false";
defparam \stepper_step_out_3[31]~output .open_drain_output = "false";
defparam \stepper_step_out_3[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_4[0]~output (
	.i(\e1|stepper_step [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_4[0]~output .bus_hold = "false";
defparam \stepper_step_out_4[0]~output .open_drain_output = "false";
defparam \stepper_step_out_4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_4[1]~output (
	.i(\e1|stepper_step [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_4[1]~output .bus_hold = "false";
defparam \stepper_step_out_4[1]~output .open_drain_output = "false";
defparam \stepper_step_out_4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_4[2]~output (
	.i(\e1|stepper_step [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_4[2]~output .bus_hold = "false";
defparam \stepper_step_out_4[2]~output .open_drain_output = "false";
defparam \stepper_step_out_4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_4[3]~output (
	.i(\e1|stepper_step [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_4[3]~output .bus_hold = "false";
defparam \stepper_step_out_4[3]~output .open_drain_output = "false";
defparam \stepper_step_out_4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_4[4]~output (
	.i(\e1|stepper_step [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_4[4]~output .bus_hold = "false";
defparam \stepper_step_out_4[4]~output .open_drain_output = "false";
defparam \stepper_step_out_4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_4[5]~output (
	.i(\e1|stepper_step [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_4[5]~output .bus_hold = "false";
defparam \stepper_step_out_4[5]~output .open_drain_output = "false";
defparam \stepper_step_out_4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_4[6]~output (
	.i(\e1|stepper_step [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_4[6]~output .bus_hold = "false";
defparam \stepper_step_out_4[6]~output .open_drain_output = "false";
defparam \stepper_step_out_4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_4[7]~output (
	.i(\e1|stepper_step [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_4[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_4[7]~output .bus_hold = "false";
defparam \stepper_step_out_4[7]~output .open_drain_output = "false";
defparam \stepper_step_out_4[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_4[8]~output (
	.i(\e1|stepper_step [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_4[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_4[8]~output .bus_hold = "false";
defparam \stepper_step_out_4[8]~output .open_drain_output = "false";
defparam \stepper_step_out_4[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_4[9]~output (
	.i(\e1|stepper_step [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_4[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_4[9]~output .bus_hold = "false";
defparam \stepper_step_out_4[9]~output .open_drain_output = "false";
defparam \stepper_step_out_4[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_4[10]~output (
	.i(\e1|stepper_step [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_4[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_4[10]~output .bus_hold = "false";
defparam \stepper_step_out_4[10]~output .open_drain_output = "false";
defparam \stepper_step_out_4[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_4[11]~output (
	.i(\e1|stepper_step [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_4[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_4[11]~output .bus_hold = "false";
defparam \stepper_step_out_4[11]~output .open_drain_output = "false";
defparam \stepper_step_out_4[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_4[12]~output (
	.i(\e1|stepper_step [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_4[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_4[12]~output .bus_hold = "false";
defparam \stepper_step_out_4[12]~output .open_drain_output = "false";
defparam \stepper_step_out_4[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_4[13]~output (
	.i(\e1|stepper_step [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_4[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_4[13]~output .bus_hold = "false";
defparam \stepper_step_out_4[13]~output .open_drain_output = "false";
defparam \stepper_step_out_4[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_4[14]~output (
	.i(\e1|stepper_step [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_4[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_4[14]~output .bus_hold = "false";
defparam \stepper_step_out_4[14]~output .open_drain_output = "false";
defparam \stepper_step_out_4[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_4[15]~output (
	.i(\e1|stepper_step [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_4[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_4[15]~output .bus_hold = "false";
defparam \stepper_step_out_4[15]~output .open_drain_output = "false";
defparam \stepper_step_out_4[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_4[16]~output (
	.i(\e1|stepper_step [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_4[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_4[16]~output .bus_hold = "false";
defparam \stepper_step_out_4[16]~output .open_drain_output = "false";
defparam \stepper_step_out_4[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_4[17]~output (
	.i(\e1|stepper_step [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_4[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_4[17]~output .bus_hold = "false";
defparam \stepper_step_out_4[17]~output .open_drain_output = "false";
defparam \stepper_step_out_4[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_4[18]~output (
	.i(\e1|stepper_step [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_4[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_4[18]~output .bus_hold = "false";
defparam \stepper_step_out_4[18]~output .open_drain_output = "false";
defparam \stepper_step_out_4[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_4[19]~output (
	.i(\e1|stepper_step [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_4[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_4[19]~output .bus_hold = "false";
defparam \stepper_step_out_4[19]~output .open_drain_output = "false";
defparam \stepper_step_out_4[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_4[20]~output (
	.i(\e1|stepper_step [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_4[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_4[20]~output .bus_hold = "false";
defparam \stepper_step_out_4[20]~output .open_drain_output = "false";
defparam \stepper_step_out_4[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_4[21]~output (
	.i(\e1|stepper_step [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_4[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_4[21]~output .bus_hold = "false";
defparam \stepper_step_out_4[21]~output .open_drain_output = "false";
defparam \stepper_step_out_4[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_4[22]~output (
	.i(\e1|stepper_step [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_4[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_4[22]~output .bus_hold = "false";
defparam \stepper_step_out_4[22]~output .open_drain_output = "false";
defparam \stepper_step_out_4[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_4[23]~output (
	.i(\e1|stepper_step [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_4[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_4[23]~output .bus_hold = "false";
defparam \stepper_step_out_4[23]~output .open_drain_output = "false";
defparam \stepper_step_out_4[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_4[24]~output (
	.i(\e1|stepper_step [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_4[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_4[24]~output .bus_hold = "false";
defparam \stepper_step_out_4[24]~output .open_drain_output = "false";
defparam \stepper_step_out_4[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_4[25]~output (
	.i(\e1|stepper_step [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_4[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_4[25]~output .bus_hold = "false";
defparam \stepper_step_out_4[25]~output .open_drain_output = "false";
defparam \stepper_step_out_4[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_4[26]~output (
	.i(\e1|stepper_step [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_4[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_4[26]~output .bus_hold = "false";
defparam \stepper_step_out_4[26]~output .open_drain_output = "false";
defparam \stepper_step_out_4[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_4[27]~output (
	.i(\e1|stepper_step [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_4[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_4[27]~output .bus_hold = "false";
defparam \stepper_step_out_4[27]~output .open_drain_output = "false";
defparam \stepper_step_out_4[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_4[28]~output (
	.i(\e1|stepper_step [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_4[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_4[28]~output .bus_hold = "false";
defparam \stepper_step_out_4[28]~output .open_drain_output = "false";
defparam \stepper_step_out_4[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_4[29]~output (
	.i(\e1|stepper_step [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_4[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_4[29]~output .bus_hold = "false";
defparam \stepper_step_out_4[29]~output .open_drain_output = "false";
defparam \stepper_step_out_4[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_4[30]~output (
	.i(\e1|stepper_step [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_4[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_4[30]~output .bus_hold = "false";
defparam \stepper_step_out_4[30]~output .open_drain_output = "false";
defparam \stepper_step_out_4[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stepper_step_out_4[31]~output (
	.i(\e1|stepper_step [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stepper_step_out_4[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \stepper_step_out_4[31]~output .bus_hold = "false";
defparam \stepper_step_out_4[31]~output .open_drain_output = "false";
defparam \stepper_step_out_4[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_ibuf \start_driving~input (
	.i(start_driving),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_driving~input_o ));
// synopsys translate_off
defparam \start_driving~input .bus_hold = "false";
defparam \start_driving~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \start_homing~input (
	.i(start_homing),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_homing~input_o ));
// synopsys translate_off
defparam \start_homing~input .bus_hold = "false";
defparam \start_homing~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \ymin~input (
	.i(ymin),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ymin~input_o ));
// synopsys translate_off
defparam \ymin~input .bus_hold = "false";
defparam \ymin~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add8~1 (
// Equation(s):
// \corexy|Add8~1_sumout  = SUM(( \corexy|n_1 [0] ) + ( VCC ) + ( !VCC ))
// \corexy|Add8~2  = CARRY(( \corexy|n_1 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_1 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add8~1_sumout ),
	.cout(\corexy|Add8~2 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add8~1 .extended_lut = "off";
defparam \corexy|Add8~1 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add8~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_1~0 (
// Equation(s):
// \corexy|n_1~0_combout  = (!\corexy|signal_1~q  & (\corexy|n_1 [0])) # (\corexy|signal_1~q  & ((\corexy|Add8~1_sumout )))

	.dataa(!\corexy|signal_1~q ),
	.datab(!\corexy|n_1 [0]),
	.datac(!\corexy|Add8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_1~0 .extended_lut = "off";
defparam \corexy|n_1~0 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_1[31]~input (
	.i(stepper_step_in_1[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_1[31]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_1[31]~input .bus_hold = "false";
defparam \stepper_step_in_1[31]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_1[0]~input (
	.i(stepper_step_in_1[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_1[0]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_1[0]~input .bus_hold = "false";
defparam \stepper_step_in_1[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add0~45 (
// Equation(s):
// \corexy|Add0~45_sumout  = SUM(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[0]~input_o ) ) + ( \stepper_step_in_1[31]~input_o  ) + ( !VCC ))
// \corexy|Add0~46  = CARRY(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[0]~input_o ) ) + ( \stepper_step_in_1[31]~input_o  ) + ( !VCC ))

	.dataa(!\stepper_step_in_1[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_1[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add0~45_sumout ),
	.cout(\corexy|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add0~45 .extended_lut = "off";
defparam \corexy|Add0~45 .lut_mask = 64'h0000AAAA000055AA;
defparam \corexy|Add0~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \xmin~input (
	.i(xmin),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\xmin~input_o ));
// synopsys translate_off
defparam \xmin~input .bus_hold = "false";
defparam \xmin~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_2[31]~input (
	.i(stepper_step_in_2[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_2[31]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_2[31]~input .bus_hold = "false";
defparam \stepper_step_in_2[31]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_1[26]~input (
	.i(stepper_step_in_1[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_1[26]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_1[26]~input .bus_hold = "false";
defparam \stepper_step_in_1[26]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_1[25]~input (
	.i(stepper_step_in_1[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_1[25]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_1[25]~input .bus_hold = "false";
defparam \stepper_step_in_1[25]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_1[24]~input (
	.i(stepper_step_in_1[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_1[24]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_1[24]~input .bus_hold = "false";
defparam \stepper_step_in_1[24]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_1[23]~input (
	.i(stepper_step_in_1[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_1[23]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_1[23]~input .bus_hold = "false";
defparam \stepper_step_in_1[23]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_1[22]~input (
	.i(stepper_step_in_1[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_1[22]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_1[22]~input .bus_hold = "false";
defparam \stepper_step_in_1[22]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_1[21]~input (
	.i(stepper_step_in_1[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_1[21]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_1[21]~input .bus_hold = "false";
defparam \stepper_step_in_1[21]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_1[20]~input (
	.i(stepper_step_in_1[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_1[20]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_1[20]~input .bus_hold = "false";
defparam \stepper_step_in_1[20]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_1[19]~input (
	.i(stepper_step_in_1[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_1[19]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_1[19]~input .bus_hold = "false";
defparam \stepper_step_in_1[19]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_1[18]~input (
	.i(stepper_step_in_1[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_1[18]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_1[18]~input .bus_hold = "false";
defparam \stepper_step_in_1[18]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_1[17]~input (
	.i(stepper_step_in_1[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_1[17]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_1[17]~input .bus_hold = "false";
defparam \stepper_step_in_1[17]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_1[16]~input (
	.i(stepper_step_in_1[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_1[16]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_1[16]~input .bus_hold = "false";
defparam \stepper_step_in_1[16]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_1[15]~input (
	.i(stepper_step_in_1[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_1[15]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_1[15]~input .bus_hold = "false";
defparam \stepper_step_in_1[15]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_1[14]~input (
	.i(stepper_step_in_1[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_1[14]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_1[14]~input .bus_hold = "false";
defparam \stepper_step_in_1[14]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_1[13]~input (
	.i(stepper_step_in_1[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_1[13]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_1[13]~input .bus_hold = "false";
defparam \stepper_step_in_1[13]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_1[12]~input (
	.i(stepper_step_in_1[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_1[12]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_1[12]~input .bus_hold = "false";
defparam \stepper_step_in_1[12]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_1[11]~input (
	.i(stepper_step_in_1[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_1[11]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_1[11]~input .bus_hold = "false";
defparam \stepper_step_in_1[11]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_1[10]~input (
	.i(stepper_step_in_1[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_1[10]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_1[10]~input .bus_hold = "false";
defparam \stepper_step_in_1[10]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_1[9]~input (
	.i(stepper_step_in_1[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_1[9]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_1[9]~input .bus_hold = "false";
defparam \stepper_step_in_1[9]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_1[8]~input (
	.i(stepper_step_in_1[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_1[8]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_1[8]~input .bus_hold = "false";
defparam \stepper_step_in_1[8]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_1[7]~input (
	.i(stepper_step_in_1[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_1[7]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_1[7]~input .bus_hold = "false";
defparam \stepper_step_in_1[7]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_1[6]~input (
	.i(stepper_step_in_1[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_1[6]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_1[6]~input .bus_hold = "false";
defparam \stepper_step_in_1[6]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_1[5]~input (
	.i(stepper_step_in_1[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_1[5]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_1[5]~input .bus_hold = "false";
defparam \stepper_step_in_1[5]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_1[4]~input (
	.i(stepper_step_in_1[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_1[4]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_1[4]~input .bus_hold = "false";
defparam \stepper_step_in_1[4]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_1[3]~input (
	.i(stepper_step_in_1[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_1[3]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_1[3]~input .bus_hold = "false";
defparam \stepper_step_in_1[3]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_1[2]~input (
	.i(stepper_step_in_1[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_1[2]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_1[2]~input .bus_hold = "false";
defparam \stepper_step_in_1[2]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_1[1]~input (
	.i(stepper_step_in_1[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_1[1]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_1[1]~input .bus_hold = "false";
defparam \stepper_step_in_1[1]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add0~41 (
// Equation(s):
// \corexy|Add0~41_sumout  = SUM(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[1]~input_o ) ) + ( GND ) + ( \corexy|Add0~46  ))
// \corexy|Add0~42  = CARRY(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[1]~input_o ) ) + ( GND ) + ( \corexy|Add0~46  ))

	.dataa(!\stepper_step_in_1[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_1[1]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add0~41_sumout ),
	.cout(\corexy|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add0~41 .extended_lut = "off";
defparam \corexy|Add0~41 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add0~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add0~37 (
// Equation(s):
// \corexy|Add0~37_sumout  = SUM(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[2]~input_o ) ) + ( GND ) + ( \corexy|Add0~42  ))
// \corexy|Add0~38  = CARRY(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[2]~input_o ) ) + ( GND ) + ( \corexy|Add0~42  ))

	.dataa(!\stepper_step_in_1[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_1[2]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add0~37_sumout ),
	.cout(\corexy|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add0~37 .extended_lut = "off";
defparam \corexy|Add0~37 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add0~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add0~33 (
// Equation(s):
// \corexy|Add0~33_sumout  = SUM(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[3]~input_o ) ) + ( GND ) + ( \corexy|Add0~38  ))
// \corexy|Add0~34  = CARRY(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[3]~input_o ) ) + ( GND ) + ( \corexy|Add0~38  ))

	.dataa(!\stepper_step_in_1[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_1[3]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add0~33_sumout ),
	.cout(\corexy|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add0~33 .extended_lut = "off";
defparam \corexy|Add0~33 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add0~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add0~61 (
// Equation(s):
// \corexy|Add0~61_sumout  = SUM(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[4]~input_o ) ) + ( GND ) + ( \corexy|Add0~34  ))
// \corexy|Add0~62  = CARRY(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[4]~input_o ) ) + ( GND ) + ( \corexy|Add0~34  ))

	.dataa(!\stepper_step_in_1[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_1[4]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add0~61_sumout ),
	.cout(\corexy|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add0~61 .extended_lut = "off";
defparam \corexy|Add0~61 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add0~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add0~121 (
// Equation(s):
// \corexy|Add0~121_sumout  = SUM(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[5]~input_o ) ) + ( GND ) + ( \corexy|Add0~62  ))
// \corexy|Add0~122  = CARRY(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[5]~input_o ) ) + ( GND ) + ( \corexy|Add0~62  ))

	.dataa(!\stepper_step_in_1[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_1[5]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add0~121_sumout ),
	.cout(\corexy|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add0~121 .extended_lut = "off";
defparam \corexy|Add0~121 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add0~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add0~85 (
// Equation(s):
// \corexy|Add0~85_sumout  = SUM(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[6]~input_o ) ) + ( GND ) + ( \corexy|Add0~122  ))
// \corexy|Add0~86  = CARRY(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[6]~input_o ) ) + ( GND ) + ( \corexy|Add0~122  ))

	.dataa(!\stepper_step_in_1[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_1[6]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add0~85_sumout ),
	.cout(\corexy|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add0~85 .extended_lut = "off";
defparam \corexy|Add0~85 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add0~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add0~117 (
// Equation(s):
// \corexy|Add0~117_sumout  = SUM(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[7]~input_o ) ) + ( GND ) + ( \corexy|Add0~86  ))
// \corexy|Add0~118  = CARRY(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[7]~input_o ) ) + ( GND ) + ( \corexy|Add0~86  ))

	.dataa(!\stepper_step_in_1[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_1[7]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add0~117_sumout ),
	.cout(\corexy|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add0~117 .extended_lut = "off";
defparam \corexy|Add0~117 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add0~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add0~49 (
// Equation(s):
// \corexy|Add0~49_sumout  = SUM(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[8]~input_o ) ) + ( GND ) + ( \corexy|Add0~118  ))
// \corexy|Add0~50  = CARRY(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[8]~input_o ) ) + ( GND ) + ( \corexy|Add0~118  ))

	.dataa(!\stepper_step_in_1[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_1[8]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add0~49_sumout ),
	.cout(\corexy|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add0~49 .extended_lut = "off";
defparam \corexy|Add0~49 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add0~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add0~1 (
// Equation(s):
// \corexy|Add0~1_sumout  = SUM(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[9]~input_o ) ) + ( GND ) + ( \corexy|Add0~50  ))
// \corexy|Add0~2  = CARRY(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[9]~input_o ) ) + ( GND ) + ( \corexy|Add0~50  ))

	.dataa(!\stepper_step_in_1[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_1[9]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add0~1_sumout ),
	.cout(\corexy|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add0~1 .extended_lut = "off";
defparam \corexy|Add0~1 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add0~9 (
// Equation(s):
// \corexy|Add0~9_sumout  = SUM(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[10]~input_o ) ) + ( GND ) + ( \corexy|Add0~2  ))
// \corexy|Add0~10  = CARRY(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[10]~input_o ) ) + ( GND ) + ( \corexy|Add0~2  ))

	.dataa(!\stepper_step_in_1[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_1[10]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add0~9_sumout ),
	.cout(\corexy|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add0~9 .extended_lut = "off";
defparam \corexy|Add0~9 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add0~13 (
// Equation(s):
// \corexy|Add0~13_sumout  = SUM(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[11]~input_o ) ) + ( GND ) + ( \corexy|Add0~10  ))
// \corexy|Add0~14  = CARRY(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[11]~input_o ) ) + ( GND ) + ( \corexy|Add0~10  ))

	.dataa(!\stepper_step_in_1[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_1[11]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add0~13_sumout ),
	.cout(\corexy|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add0~13 .extended_lut = "off";
defparam \corexy|Add0~13 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add0~17 (
// Equation(s):
// \corexy|Add0~17_sumout  = SUM(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[12]~input_o ) ) + ( GND ) + ( \corexy|Add0~14  ))
// \corexy|Add0~18  = CARRY(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[12]~input_o ) ) + ( GND ) + ( \corexy|Add0~14  ))

	.dataa(!\stepper_step_in_1[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_1[12]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add0~17_sumout ),
	.cout(\corexy|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add0~17 .extended_lut = "off";
defparam \corexy|Add0~17 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add0~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add0~21 (
// Equation(s):
// \corexy|Add0~21_sumout  = SUM(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[13]~input_o ) ) + ( GND ) + ( \corexy|Add0~18  ))
// \corexy|Add0~22  = CARRY(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[13]~input_o ) ) + ( GND ) + ( \corexy|Add0~18  ))

	.dataa(!\stepper_step_in_1[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_1[13]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add0~21_sumout ),
	.cout(\corexy|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add0~21 .extended_lut = "off";
defparam \corexy|Add0~21 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add0~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add0~25 (
// Equation(s):
// \corexy|Add0~25_sumout  = SUM(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[14]~input_o ) ) + ( GND ) + ( \corexy|Add0~22  ))
// \corexy|Add0~26  = CARRY(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[14]~input_o ) ) + ( GND ) + ( \corexy|Add0~22  ))

	.dataa(!\stepper_step_in_1[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_1[14]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add0~25_sumout ),
	.cout(\corexy|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add0~25 .extended_lut = "off";
defparam \corexy|Add0~25 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add0~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add0~29 (
// Equation(s):
// \corexy|Add0~29_sumout  = SUM(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[15]~input_o ) ) + ( GND ) + ( \corexy|Add0~26  ))
// \corexy|Add0~30  = CARRY(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[15]~input_o ) ) + ( GND ) + ( \corexy|Add0~26  ))

	.dataa(!\stepper_step_in_1[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_1[15]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add0~29_sumout ),
	.cout(\corexy|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add0~29 .extended_lut = "off";
defparam \corexy|Add0~29 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add0~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add0~5 (
// Equation(s):
// \corexy|Add0~5_sumout  = SUM(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[16]~input_o ) ) + ( GND ) + ( \corexy|Add0~30  ))
// \corexy|Add0~6  = CARRY(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[16]~input_o ) ) + ( GND ) + ( \corexy|Add0~30  ))

	.dataa(!\stepper_step_in_1[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_1[16]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add0~5_sumout ),
	.cout(\corexy|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add0~5 .extended_lut = "off";
defparam \corexy|Add0~5 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add0~89 (
// Equation(s):
// \corexy|Add0~89_sumout  = SUM(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[17]~input_o ) ) + ( GND ) + ( \corexy|Add0~6  ))
// \corexy|Add0~90  = CARRY(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[17]~input_o ) ) + ( GND ) + ( \corexy|Add0~6  ))

	.dataa(!\stepper_step_in_1[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_1[17]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add0~89_sumout ),
	.cout(\corexy|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add0~89 .extended_lut = "off";
defparam \corexy|Add0~89 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add0~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add0~93 (
// Equation(s):
// \corexy|Add0~93_sumout  = SUM(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[18]~input_o ) ) + ( GND ) + ( \corexy|Add0~90  ))
// \corexy|Add0~94  = CARRY(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[18]~input_o ) ) + ( GND ) + ( \corexy|Add0~90  ))

	.dataa(!\stepper_step_in_1[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_1[18]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add0~93_sumout ),
	.cout(\corexy|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add0~93 .extended_lut = "off";
defparam \corexy|Add0~93 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add0~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add0~97 (
// Equation(s):
// \corexy|Add0~97_sumout  = SUM(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[19]~input_o ) ) + ( GND ) + ( \corexy|Add0~94  ))
// \corexy|Add0~98  = CARRY(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[19]~input_o ) ) + ( GND ) + ( \corexy|Add0~94  ))

	.dataa(!\stepper_step_in_1[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_1[19]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add0~97_sumout ),
	.cout(\corexy|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add0~97 .extended_lut = "off";
defparam \corexy|Add0~97 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add0~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add0~101 (
// Equation(s):
// \corexy|Add0~101_sumout  = SUM(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[20]~input_o ) ) + ( GND ) + ( \corexy|Add0~98  ))
// \corexy|Add0~102  = CARRY(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[20]~input_o ) ) + ( GND ) + ( \corexy|Add0~98  ))

	.dataa(!\stepper_step_in_1[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_1[20]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add0~101_sumout ),
	.cout(\corexy|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add0~101 .extended_lut = "off";
defparam \corexy|Add0~101 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add0~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add0~113 (
// Equation(s):
// \corexy|Add0~113_sumout  = SUM(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[21]~input_o ) ) + ( GND ) + ( \corexy|Add0~102  ))
// \corexy|Add0~114  = CARRY(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[21]~input_o ) ) + ( GND ) + ( \corexy|Add0~102  ))

	.dataa(!\stepper_step_in_1[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_1[21]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add0~113_sumout ),
	.cout(\corexy|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add0~113 .extended_lut = "off";
defparam \corexy|Add0~113 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add0~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add0~53 (
// Equation(s):
// \corexy|Add0~53_sumout  = SUM(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[22]~input_o ) ) + ( GND ) + ( \corexy|Add0~114  ))
// \corexy|Add0~54  = CARRY(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[22]~input_o ) ) + ( GND ) + ( \corexy|Add0~114  ))

	.dataa(!\stepper_step_in_1[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_1[22]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add0~53_sumout ),
	.cout(\corexy|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add0~53 .extended_lut = "off";
defparam \corexy|Add0~53 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add0~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add0~105 (
// Equation(s):
// \corexy|Add0~105_sumout  = SUM(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[23]~input_o ) ) + ( GND ) + ( \corexy|Add0~54  ))
// \corexy|Add0~106  = CARRY(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[23]~input_o ) ) + ( GND ) + ( \corexy|Add0~54  ))

	.dataa(!\stepper_step_in_1[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_1[23]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add0~105_sumout ),
	.cout(\corexy|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add0~105 .extended_lut = "off";
defparam \corexy|Add0~105 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add0~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add0~109 (
// Equation(s):
// \corexy|Add0~109_sumout  = SUM(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[24]~input_o ) ) + ( GND ) + ( \corexy|Add0~106  ))
// \corexy|Add0~110  = CARRY(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[24]~input_o ) ) + ( GND ) + ( \corexy|Add0~106  ))

	.dataa(!\stepper_step_in_1[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_1[24]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add0~109_sumout ),
	.cout(\corexy|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add0~109 .extended_lut = "off";
defparam \corexy|Add0~109 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add0~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add0~57 (
// Equation(s):
// \corexy|Add0~57_sumout  = SUM(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[25]~input_o ) ) + ( GND ) + ( \corexy|Add0~110  ))
// \corexy|Add0~58  = CARRY(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[25]~input_o ) ) + ( GND ) + ( \corexy|Add0~110  ))

	.dataa(!\stepper_step_in_1[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_1[25]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add0~57_sumout ),
	.cout(\corexy|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add0~57 .extended_lut = "off";
defparam \corexy|Add0~57 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add0~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add0~65 (
// Equation(s):
// \corexy|Add0~65_sumout  = SUM(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[26]~input_o ) ) + ( GND ) + ( \corexy|Add0~58  ))
// \corexy|Add0~66  = CARRY(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[26]~input_o ) ) + ( GND ) + ( \corexy|Add0~58  ))

	.dataa(!\stepper_step_in_1[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_1[26]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add0~65_sumout ),
	.cout(\corexy|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add0~65 .extended_lut = "off";
defparam \corexy|Add0~65 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add0~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_1[27]~input (
	.i(stepper_step_in_1[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_1[27]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_1[27]~input .bus_hold = "false";
defparam \stepper_step_in_1[27]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add0~69 (
// Equation(s):
// \corexy|Add0~69_sumout  = SUM(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[27]~input_o ) ) + ( GND ) + ( \corexy|Add0~66  ))
// \corexy|Add0~70  = CARRY(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[27]~input_o ) ) + ( GND ) + ( \corexy|Add0~66  ))

	.dataa(!\stepper_step_in_1[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_1[27]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add0~69_sumout ),
	.cout(\corexy|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add0~69 .extended_lut = "off";
defparam \corexy|Add0~69 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add0~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_1[28]~input (
	.i(stepper_step_in_1[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_1[28]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_1[28]~input .bus_hold = "false";
defparam \stepper_step_in_1[28]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add0~73 (
// Equation(s):
// \corexy|Add0~73_sumout  = SUM(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[28]~input_o ) ) + ( GND ) + ( \corexy|Add0~70  ))
// \corexy|Add0~74  = CARRY(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[28]~input_o ) ) + ( GND ) + ( \corexy|Add0~70  ))

	.dataa(!\stepper_step_in_1[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_1[28]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add0~73_sumout ),
	.cout(\corexy|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add0~73 .extended_lut = "off";
defparam \corexy|Add0~73 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add0~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_2[28]~input (
	.i(stepper_step_in_2[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_2[28]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_2[28]~input .bus_hold = "false";
defparam \stepper_step_in_2[28]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_2[27]~input (
	.i(stepper_step_in_2[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_2[27]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_2[27]~input .bus_hold = "false";
defparam \stepper_step_in_2[27]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_2[26]~input (
	.i(stepper_step_in_2[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_2[26]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_2[26]~input .bus_hold = "false";
defparam \stepper_step_in_2[26]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_2[25]~input (
	.i(stepper_step_in_2[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_2[25]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_2[25]~input .bus_hold = "false";
defparam \stepper_step_in_2[25]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_2[24]~input (
	.i(stepper_step_in_2[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_2[24]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_2[24]~input .bus_hold = "false";
defparam \stepper_step_in_2[24]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_2[23]~input (
	.i(stepper_step_in_2[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_2[23]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_2[23]~input .bus_hold = "false";
defparam \stepper_step_in_2[23]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_2[22]~input (
	.i(stepper_step_in_2[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_2[22]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_2[22]~input .bus_hold = "false";
defparam \stepper_step_in_2[22]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_2[21]~input (
	.i(stepper_step_in_2[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_2[21]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_2[21]~input .bus_hold = "false";
defparam \stepper_step_in_2[21]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_2[20]~input (
	.i(stepper_step_in_2[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_2[20]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_2[20]~input .bus_hold = "false";
defparam \stepper_step_in_2[20]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_2[19]~input (
	.i(stepper_step_in_2[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_2[19]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_2[19]~input .bus_hold = "false";
defparam \stepper_step_in_2[19]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_2[18]~input (
	.i(stepper_step_in_2[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_2[18]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_2[18]~input .bus_hold = "false";
defparam \stepper_step_in_2[18]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_2[17]~input (
	.i(stepper_step_in_2[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_2[17]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_2[17]~input .bus_hold = "false";
defparam \stepper_step_in_2[17]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_2[16]~input (
	.i(stepper_step_in_2[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_2[16]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_2[16]~input .bus_hold = "false";
defparam \stepper_step_in_2[16]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_2[15]~input (
	.i(stepper_step_in_2[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_2[15]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_2[15]~input .bus_hold = "false";
defparam \stepper_step_in_2[15]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_2[14]~input (
	.i(stepper_step_in_2[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_2[14]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_2[14]~input .bus_hold = "false";
defparam \stepper_step_in_2[14]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_2[13]~input (
	.i(stepper_step_in_2[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_2[13]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_2[13]~input .bus_hold = "false";
defparam \stepper_step_in_2[13]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_2[12]~input (
	.i(stepper_step_in_2[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_2[12]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_2[12]~input .bus_hold = "false";
defparam \stepper_step_in_2[12]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_2[11]~input (
	.i(stepper_step_in_2[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_2[11]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_2[11]~input .bus_hold = "false";
defparam \stepper_step_in_2[11]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_2[10]~input (
	.i(stepper_step_in_2[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_2[10]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_2[10]~input .bus_hold = "false";
defparam \stepper_step_in_2[10]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_2[9]~input (
	.i(stepper_step_in_2[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_2[9]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_2[9]~input .bus_hold = "false";
defparam \stepper_step_in_2[9]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_2[8]~input (
	.i(stepper_step_in_2[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_2[8]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_2[8]~input .bus_hold = "false";
defparam \stepper_step_in_2[8]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_2[7]~input (
	.i(stepper_step_in_2[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_2[7]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_2[7]~input .bus_hold = "false";
defparam \stepper_step_in_2[7]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_2[6]~input (
	.i(stepper_step_in_2[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_2[6]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_2[6]~input .bus_hold = "false";
defparam \stepper_step_in_2[6]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_2[5]~input (
	.i(stepper_step_in_2[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_2[5]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_2[5]~input .bus_hold = "false";
defparam \stepper_step_in_2[5]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_2[4]~input (
	.i(stepper_step_in_2[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_2[4]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_2[4]~input .bus_hold = "false";
defparam \stepper_step_in_2[4]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_2[3]~input (
	.i(stepper_step_in_2[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_2[3]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_2[3]~input .bus_hold = "false";
defparam \stepper_step_in_2[3]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_2[2]~input (
	.i(stepper_step_in_2[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_2[2]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_2[2]~input .bus_hold = "false";
defparam \stepper_step_in_2[2]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_2[1]~input (
	.i(stepper_step_in_2[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_2[1]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_2[1]~input .bus_hold = "false";
defparam \stepper_step_in_2[1]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_2[0]~input (
	.i(stepper_step_in_2[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_2[0]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_2[0]~input .bus_hold = "false";
defparam \stepper_step_in_2[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add2~61 (
// Equation(s):
// \corexy|Add2~61_sumout  = SUM(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[0]~input_o ) ) + ( \stepper_step_in_2[31]~input_o  ) + ( !VCC ))
// \corexy|Add2~62  = CARRY(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[0]~input_o ) ) + ( \stepper_step_in_2[31]~input_o  ) + ( !VCC ))

	.dataa(!\stepper_step_in_2[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_2[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add2~61_sumout ),
	.cout(\corexy|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add2~61 .extended_lut = "off";
defparam \corexy|Add2~61 .lut_mask = 64'h0000AAAA000055AA;
defparam \corexy|Add2~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add2~57 (
// Equation(s):
// \corexy|Add2~57_sumout  = SUM(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[1]~input_o ) ) + ( GND ) + ( \corexy|Add2~62  ))
// \corexy|Add2~58  = CARRY(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[1]~input_o ) ) + ( GND ) + ( \corexy|Add2~62  ))

	.dataa(!\stepper_step_in_2[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_2[1]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add2~57_sumout ),
	.cout(\corexy|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add2~57 .extended_lut = "off";
defparam \corexy|Add2~57 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add2~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add2~73 (
// Equation(s):
// \corexy|Add2~73_sumout  = SUM(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[2]~input_o ) ) + ( GND ) + ( \corexy|Add2~58  ))
// \corexy|Add2~74  = CARRY(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[2]~input_o ) ) + ( GND ) + ( \corexy|Add2~58  ))

	.dataa(!\stepper_step_in_2[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_2[2]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add2~73_sumout ),
	.cout(\corexy|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add2~73 .extended_lut = "off";
defparam \corexy|Add2~73 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add2~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add2~69 (
// Equation(s):
// \corexy|Add2~69_sumout  = SUM(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[3]~input_o ) ) + ( GND ) + ( \corexy|Add2~74  ))
// \corexy|Add2~70  = CARRY(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[3]~input_o ) ) + ( GND ) + ( \corexy|Add2~74  ))

	.dataa(!\stepper_step_in_2[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_2[3]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add2~69_sumout ),
	.cout(\corexy|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add2~69 .extended_lut = "off";
defparam \corexy|Add2~69 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add2~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add2~65 (
// Equation(s):
// \corexy|Add2~65_sumout  = SUM(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[4]~input_o ) ) + ( GND ) + ( \corexy|Add2~70  ))
// \corexy|Add2~66  = CARRY(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[4]~input_o ) ) + ( GND ) + ( \corexy|Add2~70  ))

	.dataa(!\stepper_step_in_2[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_2[4]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add2~65_sumout ),
	.cout(\corexy|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add2~65 .extended_lut = "off";
defparam \corexy|Add2~65 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add2~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add2~85 (
// Equation(s):
// \corexy|Add2~85_sumout  = SUM(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[5]~input_o ) ) + ( GND ) + ( \corexy|Add2~66  ))
// \corexy|Add2~86  = CARRY(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[5]~input_o ) ) + ( GND ) + ( \corexy|Add2~66  ))

	.dataa(!\stepper_step_in_2[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_2[5]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add2~85_sumout ),
	.cout(\corexy|Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add2~85 .extended_lut = "off";
defparam \corexy|Add2~85 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add2~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add2~81 (
// Equation(s):
// \corexy|Add2~81_sumout  = SUM(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[6]~input_o ) ) + ( GND ) + ( \corexy|Add2~86  ))
// \corexy|Add2~82  = CARRY(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[6]~input_o ) ) + ( GND ) + ( \corexy|Add2~86  ))

	.dataa(!\stepper_step_in_2[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_2[6]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add2~81_sumout ),
	.cout(\corexy|Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add2~81 .extended_lut = "off";
defparam \corexy|Add2~81 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add2~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add2~77 (
// Equation(s):
// \corexy|Add2~77_sumout  = SUM(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[7]~input_o ) ) + ( GND ) + ( \corexy|Add2~82  ))
// \corexy|Add2~78  = CARRY(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[7]~input_o ) ) + ( GND ) + ( \corexy|Add2~82  ))

	.dataa(!\stepper_step_in_2[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_2[7]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add2~77_sumout ),
	.cout(\corexy|Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add2~77 .extended_lut = "off";
defparam \corexy|Add2~77 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add2~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add2~53 (
// Equation(s):
// \corexy|Add2~53_sumout  = SUM(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[8]~input_o ) ) + ( GND ) + ( \corexy|Add2~78  ))
// \corexy|Add2~54  = CARRY(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[8]~input_o ) ) + ( GND ) + ( \corexy|Add2~78  ))

	.dataa(!\stepper_step_in_2[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_2[8]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add2~53_sumout ),
	.cout(\corexy|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add2~53 .extended_lut = "off";
defparam \corexy|Add2~53 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add2~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add2~49 (
// Equation(s):
// \corexy|Add2~49_sumout  = SUM(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[9]~input_o ) ) + ( GND ) + ( \corexy|Add2~54  ))
// \corexy|Add2~50  = CARRY(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[9]~input_o ) ) + ( GND ) + ( \corexy|Add2~54  ))

	.dataa(!\stepper_step_in_2[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_2[9]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add2~49_sumout ),
	.cout(\corexy|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add2~49 .extended_lut = "off";
defparam \corexy|Add2~49 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add2~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add2~45 (
// Equation(s):
// \corexy|Add2~45_sumout  = SUM(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[10]~input_o ) ) + ( GND ) + ( \corexy|Add2~50  ))
// \corexy|Add2~46  = CARRY(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[10]~input_o ) ) + ( GND ) + ( \corexy|Add2~50  ))

	.dataa(!\stepper_step_in_2[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_2[10]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add2~45_sumout ),
	.cout(\corexy|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add2~45 .extended_lut = "off";
defparam \corexy|Add2~45 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add2~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add2~41 (
// Equation(s):
// \corexy|Add2~41_sumout  = SUM(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[11]~input_o ) ) + ( GND ) + ( \corexy|Add2~46  ))
// \corexy|Add2~42  = CARRY(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[11]~input_o ) ) + ( GND ) + ( \corexy|Add2~46  ))

	.dataa(!\stepper_step_in_2[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_2[11]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add2~41_sumout ),
	.cout(\corexy|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add2~41 .extended_lut = "off";
defparam \corexy|Add2~41 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add2~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add2~37 (
// Equation(s):
// \corexy|Add2~37_sumout  = SUM(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[12]~input_o ) ) + ( GND ) + ( \corexy|Add2~42  ))
// \corexy|Add2~38  = CARRY(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[12]~input_o ) ) + ( GND ) + ( \corexy|Add2~42  ))

	.dataa(!\stepper_step_in_2[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_2[12]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add2~37_sumout ),
	.cout(\corexy|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add2~37 .extended_lut = "off";
defparam \corexy|Add2~37 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add2~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add2~33 (
// Equation(s):
// \corexy|Add2~33_sumout  = SUM(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[13]~input_o ) ) + ( GND ) + ( \corexy|Add2~38  ))
// \corexy|Add2~34  = CARRY(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[13]~input_o ) ) + ( GND ) + ( \corexy|Add2~38  ))

	.dataa(!\stepper_step_in_2[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_2[13]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add2~33_sumout ),
	.cout(\corexy|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add2~33 .extended_lut = "off";
defparam \corexy|Add2~33 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add2~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add2~29 (
// Equation(s):
// \corexy|Add2~29_sumout  = SUM(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[14]~input_o ) ) + ( GND ) + ( \corexy|Add2~34  ))
// \corexy|Add2~30  = CARRY(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[14]~input_o ) ) + ( GND ) + ( \corexy|Add2~34  ))

	.dataa(!\stepper_step_in_2[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_2[14]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add2~29_sumout ),
	.cout(\corexy|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add2~29 .extended_lut = "off";
defparam \corexy|Add2~29 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add2~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add2~113 (
// Equation(s):
// \corexy|Add2~113_sumout  = SUM(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[15]~input_o ) ) + ( GND ) + ( \corexy|Add2~30  ))
// \corexy|Add2~114  = CARRY(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[15]~input_o ) ) + ( GND ) + ( \corexy|Add2~30  ))

	.dataa(!\stepper_step_in_2[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_2[15]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add2~113_sumout ),
	.cout(\corexy|Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add2~113 .extended_lut = "off";
defparam \corexy|Add2~113 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add2~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add2~105 (
// Equation(s):
// \corexy|Add2~105_sumout  = SUM(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[16]~input_o ) ) + ( GND ) + ( \corexy|Add2~114  ))
// \corexy|Add2~106  = CARRY(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[16]~input_o ) ) + ( GND ) + ( \corexy|Add2~114  ))

	.dataa(!\stepper_step_in_2[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_2[16]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add2~105_sumout ),
	.cout(\corexy|Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add2~105 .extended_lut = "off";
defparam \corexy|Add2~105 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add2~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add2~109 (
// Equation(s):
// \corexy|Add2~109_sumout  = SUM(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[17]~input_o ) ) + ( GND ) + ( \corexy|Add2~106  ))
// \corexy|Add2~110  = CARRY(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[17]~input_o ) ) + ( GND ) + ( \corexy|Add2~106  ))

	.dataa(!\stepper_step_in_2[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_2[17]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add2~109_sumout ),
	.cout(\corexy|Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add2~109 .extended_lut = "off";
defparam \corexy|Add2~109 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add2~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add2~101 (
// Equation(s):
// \corexy|Add2~101_sumout  = SUM(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[18]~input_o ) ) + ( GND ) + ( \corexy|Add2~110  ))
// \corexy|Add2~102  = CARRY(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[18]~input_o ) ) + ( GND ) + ( \corexy|Add2~110  ))

	.dataa(!\stepper_step_in_2[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_2[18]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add2~101_sumout ),
	.cout(\corexy|Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add2~101 .extended_lut = "off";
defparam \corexy|Add2~101 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add2~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add2~97 (
// Equation(s):
// \corexy|Add2~97_sumout  = SUM(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[19]~input_o ) ) + ( GND ) + ( \corexy|Add2~102  ))
// \corexy|Add2~98  = CARRY(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[19]~input_o ) ) + ( GND ) + ( \corexy|Add2~102  ))

	.dataa(!\stepper_step_in_2[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_2[19]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add2~97_sumout ),
	.cout(\corexy|Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add2~97 .extended_lut = "off";
defparam \corexy|Add2~97 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add2~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add2~93 (
// Equation(s):
// \corexy|Add2~93_sumout  = SUM(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[20]~input_o ) ) + ( GND ) + ( \corexy|Add2~98  ))
// \corexy|Add2~94  = CARRY(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[20]~input_o ) ) + ( GND ) + ( \corexy|Add2~98  ))

	.dataa(!\stepper_step_in_2[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_2[20]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add2~93_sumout ),
	.cout(\corexy|Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add2~93 .extended_lut = "off";
defparam \corexy|Add2~93 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add2~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add2~89 (
// Equation(s):
// \corexy|Add2~89_sumout  = SUM(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[21]~input_o ) ) + ( GND ) + ( \corexy|Add2~94  ))
// \corexy|Add2~90  = CARRY(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[21]~input_o ) ) + ( GND ) + ( \corexy|Add2~94  ))

	.dataa(!\stepper_step_in_2[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_2[21]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add2~89_sumout ),
	.cout(\corexy|Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add2~89 .extended_lut = "off";
defparam \corexy|Add2~89 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add2~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add2~25 (
// Equation(s):
// \corexy|Add2~25_sumout  = SUM(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[22]~input_o ) ) + ( GND ) + ( \corexy|Add2~90  ))
// \corexy|Add2~26  = CARRY(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[22]~input_o ) ) + ( GND ) + ( \corexy|Add2~90  ))

	.dataa(!\stepper_step_in_2[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_2[22]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add2~25_sumout ),
	.cout(\corexy|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add2~25 .extended_lut = "off";
defparam \corexy|Add2~25 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add2~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add2~21 (
// Equation(s):
// \corexy|Add2~21_sumout  = SUM(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[23]~input_o ) ) + ( GND ) + ( \corexy|Add2~26  ))
// \corexy|Add2~22  = CARRY(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[23]~input_o ) ) + ( GND ) + ( \corexy|Add2~26  ))

	.dataa(!\stepper_step_in_2[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_2[23]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add2~21_sumout ),
	.cout(\corexy|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add2~21 .extended_lut = "off";
defparam \corexy|Add2~21 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add2~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add2~17 (
// Equation(s):
// \corexy|Add2~17_sumout  = SUM(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[24]~input_o ) ) + ( GND ) + ( \corexy|Add2~22  ))
// \corexy|Add2~18  = CARRY(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[24]~input_o ) ) + ( GND ) + ( \corexy|Add2~22  ))

	.dataa(!\stepper_step_in_2[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_2[24]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add2~17_sumout ),
	.cout(\corexy|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add2~17 .extended_lut = "off";
defparam \corexy|Add2~17 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add2~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add2~13 (
// Equation(s):
// \corexy|Add2~13_sumout  = SUM(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[25]~input_o ) ) + ( GND ) + ( \corexy|Add2~18  ))
// \corexy|Add2~14  = CARRY(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[25]~input_o ) ) + ( GND ) + ( \corexy|Add2~18  ))

	.dataa(!\stepper_step_in_2[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_2[25]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add2~13_sumout ),
	.cout(\corexy|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add2~13 .extended_lut = "off";
defparam \corexy|Add2~13 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add2~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add2~9 (
// Equation(s):
// \corexy|Add2~9_sumout  = SUM(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[26]~input_o ) ) + ( GND ) + ( \corexy|Add2~14  ))
// \corexy|Add2~10  = CARRY(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[26]~input_o ) ) + ( GND ) + ( \corexy|Add2~14  ))

	.dataa(!\stepper_step_in_2[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_2[26]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add2~9_sumout ),
	.cout(\corexy|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add2~9 .extended_lut = "off";
defparam \corexy|Add2~9 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add2~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add2~5 (
// Equation(s):
// \corexy|Add2~5_sumout  = SUM(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[27]~input_o ) ) + ( GND ) + ( \corexy|Add2~10  ))
// \corexy|Add2~6  = CARRY(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[27]~input_o ) ) + ( GND ) + ( \corexy|Add2~10  ))

	.dataa(!\stepper_step_in_2[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_2[27]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add2~5_sumout ),
	.cout(\corexy|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add2~5 .extended_lut = "off";
defparam \corexy|Add2~5 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add2~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add2~1 (
// Equation(s):
// \corexy|Add2~1_sumout  = SUM(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[28]~input_o ) ) + ( GND ) + ( \corexy|Add2~6  ))
// \corexy|Add2~2  = CARRY(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[28]~input_o ) ) + ( GND ) + ( \corexy|Add2~6  ))

	.dataa(!\stepper_step_in_2[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_2[28]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add2~1_sumout ),
	.cout(\corexy|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add2~1 .extended_lut = "off";
defparam \corexy|Add2~1 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan0~0 (
// Equation(s):
// \corexy|LessThan0~0_combout  = ( \corexy|Add2~5_sumout  & ( \corexy|Add2~9_sumout  & ( (\corexy|Add0~65_sumout  & (\corexy|Add0~69_sumout  & (!\corexy|Add0~73_sumout  $ (\corexy|Add2~1_sumout )))) ) ) ) # ( !\corexy|Add2~5_sumout  & ( 
// \corexy|Add2~9_sumout  & ( (\corexy|Add0~65_sumout  & (!\corexy|Add0~69_sumout  & (!\corexy|Add0~73_sumout  $ (\corexy|Add2~1_sumout )))) ) ) ) # ( \corexy|Add2~5_sumout  & ( !\corexy|Add2~9_sumout  & ( (!\corexy|Add0~65_sumout  & (\corexy|Add0~69_sumout  
// & (!\corexy|Add0~73_sumout  $ (\corexy|Add2~1_sumout )))) ) ) ) # ( !\corexy|Add2~5_sumout  & ( !\corexy|Add2~9_sumout  & ( (!\corexy|Add0~65_sumout  & (!\corexy|Add0~69_sumout  & (!\corexy|Add0~73_sumout  $ (\corexy|Add2~1_sumout )))) ) ) )

	.dataa(!\corexy|Add0~65_sumout ),
	.datab(!\corexy|Add0~69_sumout ),
	.datac(!\corexy|Add0~73_sumout ),
	.datad(!\corexy|Add2~1_sumout ),
	.datae(!\corexy|Add2~5_sumout ),
	.dataf(!\corexy|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan0~0 .extended_lut = "off";
defparam \corexy|LessThan0~0 .lut_mask = 64'h8008200240041001;
defparam \corexy|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan0~1 (
// Equation(s):
// \corexy|LessThan0~1_combout  = !\corexy|Add0~57_sumout  $ (!\corexy|Add2~13_sumout )

	.dataa(!\corexy|Add0~57_sumout ),
	.datab(!\corexy|Add2~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan0~1 .extended_lut = "off";
defparam \corexy|LessThan0~1 .lut_mask = 64'h6666666666666666;
defparam \corexy|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan0~2 (
// Equation(s):
// \corexy|LessThan0~2_combout  = !\corexy|Add0~109_sumout  $ (!\corexy|Add2~17_sumout )

	.dataa(!\corexy|Add0~109_sumout ),
	.datab(!\corexy|Add2~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan0~2 .extended_lut = "off";
defparam \corexy|LessThan0~2 .lut_mask = 64'h6666666666666666;
defparam \corexy|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan0~3 (
// Equation(s):
// \corexy|LessThan0~3_combout  = !\corexy|Add0~105_sumout  $ (!\corexy|Add2~21_sumout )

	.dataa(!\corexy|Add0~105_sumout ),
	.datab(!\corexy|Add2~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan0~3 .extended_lut = "off";
defparam \corexy|LessThan0~3 .lut_mask = 64'h6666666666666666;
defparam \corexy|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan0~4 (
// Equation(s):
// \corexy|LessThan0~4_combout  = !\corexy|Add0~53_sumout  $ (!\corexy|Add2~25_sumout )

	.dataa(!\corexy|Add0~53_sumout ),
	.datab(!\corexy|Add2~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan0~4 .extended_lut = "off";
defparam \corexy|LessThan0~4 .lut_mask = 64'h6666666666666666;
defparam \corexy|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal2~0 (
// Equation(s):
// \corexy|Equal2~0_combout  = ( !\corexy|LessThan0~4_combout  & ( (\corexy|LessThan0~0_combout  & (!\corexy|LessThan0~1_combout  & (!\corexy|LessThan0~2_combout  & !\corexy|LessThan0~3_combout ))) ) )

	.dataa(!\corexy|LessThan0~0_combout ),
	.datab(!\corexy|LessThan0~1_combout ),
	.datac(!\corexy|LessThan0~2_combout ),
	.datad(!\corexy|LessThan0~3_combout ),
	.datae(!\corexy|LessThan0~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal2~0 .extended_lut = "off";
defparam \corexy|Equal2~0 .lut_mask = 64'h4000000040000000;
defparam \corexy|Equal2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan0~5 (
// Equation(s):
// \corexy|LessThan0~5_combout  = ( \corexy|Add2~33_sumout  & ( \corexy|Add2~37_sumout  & ( (\corexy|Add0~17_sumout  & (\corexy|Add0~21_sumout  & (!\corexy|Add0~25_sumout  $ (\corexy|Add2~29_sumout )))) ) ) ) # ( !\corexy|Add2~33_sumout  & ( 
// \corexy|Add2~37_sumout  & ( (\corexy|Add0~17_sumout  & (!\corexy|Add0~21_sumout  & (!\corexy|Add0~25_sumout  $ (\corexy|Add2~29_sumout )))) ) ) ) # ( \corexy|Add2~33_sumout  & ( !\corexy|Add2~37_sumout  & ( (!\corexy|Add0~17_sumout  & 
// (\corexy|Add0~21_sumout  & (!\corexy|Add0~25_sumout  $ (\corexy|Add2~29_sumout )))) ) ) ) # ( !\corexy|Add2~33_sumout  & ( !\corexy|Add2~37_sumout  & ( (!\corexy|Add0~17_sumout  & (!\corexy|Add0~21_sumout  & (!\corexy|Add0~25_sumout  $ 
// (\corexy|Add2~29_sumout )))) ) ) )

	.dataa(!\corexy|Add0~17_sumout ),
	.datab(!\corexy|Add0~21_sumout ),
	.datac(!\corexy|Add0~25_sumout ),
	.datad(!\corexy|Add2~29_sumout ),
	.datae(!\corexy|Add2~33_sumout ),
	.dataf(!\corexy|Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan0~5 .extended_lut = "off";
defparam \corexy|LessThan0~5 .lut_mask = 64'h8008200240041001;
defparam \corexy|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan0~6 (
// Equation(s):
// \corexy|LessThan0~6_combout  = !\corexy|Add0~13_sumout  $ (!\corexy|Add2~41_sumout )

	.dataa(!\corexy|Add0~13_sumout ),
	.datab(!\corexy|Add2~41_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan0~6 .extended_lut = "off";
defparam \corexy|LessThan0~6 .lut_mask = 64'h6666666666666666;
defparam \corexy|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan0~7 (
// Equation(s):
// \corexy|LessThan0~7_combout  = !\corexy|Add0~9_sumout  $ (!\corexy|Add2~45_sumout )

	.dataa(!\corexy|Add0~9_sumout ),
	.datab(!\corexy|Add2~45_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan0~7 .extended_lut = "off";
defparam \corexy|LessThan0~7 .lut_mask = 64'h6666666666666666;
defparam \corexy|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan0~8 (
// Equation(s):
// \corexy|LessThan0~8_combout  = !\corexy|Add0~1_sumout  $ (!\corexy|Add2~49_sumout )

	.dataa(!\corexy|Add0~1_sumout ),
	.datab(!\corexy|Add2~49_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan0~8 .extended_lut = "off";
defparam \corexy|LessThan0~8 .lut_mask = 64'h6666666666666666;
defparam \corexy|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan0~9 (
// Equation(s):
// \corexy|LessThan0~9_combout  = !\corexy|Add0~49_sumout  $ (!\corexy|Add2~53_sumout )

	.dataa(!\corexy|Add0~49_sumout ),
	.datab(!\corexy|Add2~53_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan0~9 .extended_lut = "off";
defparam \corexy|LessThan0~9 .lut_mask = 64'h6666666666666666;
defparam \corexy|LessThan0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan1~0 (
// Equation(s):
// \corexy|LessThan1~0_combout  = (!\corexy|Add0~41_sumout  & (((!\corexy|Add0~45_sumout  & \corexy|Add2~61_sumout )) # (\corexy|Add2~57_sumout ))) # (\corexy|Add0~41_sumout  & (!\corexy|Add0~45_sumout  & (\corexy|Add2~57_sumout  & \corexy|Add2~61_sumout )))

	.dataa(!\corexy|Add0~41_sumout ),
	.datab(!\corexy|Add0~45_sumout ),
	.datac(!\corexy|Add2~57_sumout ),
	.datad(!\corexy|Add2~61_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan1~0 .extended_lut = "off";
defparam \corexy|LessThan1~0 .lut_mask = 64'h0A8E0A8E0A8E0A8E;
defparam \corexy|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal2~1 (
// Equation(s):
// \corexy|Equal2~1_combout  = ( \corexy|Add2~69_sumout  & ( \corexy|Add2~73_sumout  & ( (\corexy|Add0~33_sumout  & (\corexy|Add0~37_sumout  & (!\corexy|Add0~61_sumout  $ (\corexy|Add2~65_sumout )))) ) ) ) # ( !\corexy|Add2~69_sumout  & ( 
// \corexy|Add2~73_sumout  & ( (!\corexy|Add0~33_sumout  & (\corexy|Add0~37_sumout  & (!\corexy|Add0~61_sumout  $ (\corexy|Add2~65_sumout )))) ) ) ) # ( \corexy|Add2~69_sumout  & ( !\corexy|Add2~73_sumout  & ( (\corexy|Add0~33_sumout  & 
// (!\corexy|Add0~37_sumout  & (!\corexy|Add0~61_sumout  $ (\corexy|Add2~65_sumout )))) ) ) ) # ( !\corexy|Add2~69_sumout  & ( !\corexy|Add2~73_sumout  & ( (!\corexy|Add0~33_sumout  & (!\corexy|Add0~37_sumout  & (!\corexy|Add0~61_sumout  $ 
// (\corexy|Add2~65_sumout )))) ) ) )

	.dataa(!\corexy|Add0~61_sumout ),
	.datab(!\corexy|Add0~33_sumout ),
	.datac(!\corexy|Add0~37_sumout ),
	.datad(!\corexy|Add2~65_sumout ),
	.datae(!\corexy|Add2~69_sumout ),
	.dataf(!\corexy|Add2~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal2~1 .extended_lut = "off";
defparam \corexy|Equal2~1 .lut_mask = 64'h8040201008040201;
defparam \corexy|Equal2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal2~2 (
// Equation(s):
// \corexy|Equal2~2_combout  = ( \corexy|Add2~81_sumout  & ( \corexy|Add2~85_sumout  & ( (\corexy|Add0~85_sumout  & (\corexy|Add0~121_sumout  & (!\corexy|Add0~117_sumout  $ (\corexy|Add2~77_sumout )))) ) ) ) # ( !\corexy|Add2~81_sumout  & ( 
// \corexy|Add2~85_sumout  & ( (!\corexy|Add0~85_sumout  & (\corexy|Add0~121_sumout  & (!\corexy|Add0~117_sumout  $ (\corexy|Add2~77_sumout )))) ) ) ) # ( \corexy|Add2~81_sumout  & ( !\corexy|Add2~85_sumout  & ( (\corexy|Add0~85_sumout  & 
// (!\corexy|Add0~121_sumout  & (!\corexy|Add0~117_sumout  $ (\corexy|Add2~77_sumout )))) ) ) ) # ( !\corexy|Add2~81_sumout  & ( !\corexy|Add2~85_sumout  & ( (!\corexy|Add0~85_sumout  & (!\corexy|Add0~121_sumout  & (!\corexy|Add0~117_sumout  $ 
// (\corexy|Add2~77_sumout )))) ) ) )

	.dataa(!\corexy|Add0~85_sumout ),
	.datab(!\corexy|Add0~117_sumout ),
	.datac(!\corexy|Add0~121_sumout ),
	.datad(!\corexy|Add2~77_sumout ),
	.datae(!\corexy|Add2~81_sumout ),
	.dataf(!\corexy|Add2~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal2~2 .extended_lut = "off";
defparam \corexy|Equal2~2 .lut_mask = 64'h8020401008020401;
defparam \corexy|Equal2~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan1~1 (
// Equation(s):
// \corexy|LessThan1~1_combout  = ( \corexy|Add2~69_sumout  & ( \corexy|Add2~73_sumout  & ( (!\corexy|Add0~61_sumout  & ((!\corexy|Add0~33_sumout ) # ((!\corexy|Add0~37_sumout ) # (\corexy|Add2~65_sumout )))) # (\corexy|Add0~61_sumout  & 
// (\corexy|Add2~65_sumout  & ((!\corexy|Add0~33_sumout ) # (!\corexy|Add0~37_sumout )))) ) ) ) # ( !\corexy|Add2~69_sumout  & ( \corexy|Add2~73_sumout  & ( (!\corexy|Add0~61_sumout  & (((!\corexy|Add0~33_sumout  & !\corexy|Add0~37_sumout )) # 
// (\corexy|Add2~65_sumout ))) # (\corexy|Add0~61_sumout  & (!\corexy|Add0~33_sumout  & (!\corexy|Add0~37_sumout  & \corexy|Add2~65_sumout ))) ) ) ) # ( \corexy|Add2~69_sumout  & ( !\corexy|Add2~73_sumout  & ( (!\corexy|Add0~61_sumout  & 
// ((!\corexy|Add0~33_sumout ) # (\corexy|Add2~65_sumout ))) # (\corexy|Add0~61_sumout  & (!\corexy|Add0~33_sumout  & \corexy|Add2~65_sumout )) ) ) ) # ( !\corexy|Add2~69_sumout  & ( !\corexy|Add2~73_sumout  & ( (!\corexy|Add0~61_sumout  & 
// \corexy|Add2~65_sumout ) ) ) )

	.dataa(!\corexy|Add0~61_sumout ),
	.datab(!\corexy|Add0~33_sumout ),
	.datac(!\corexy|Add0~37_sumout ),
	.datad(!\corexy|Add2~65_sumout ),
	.datae(!\corexy|Add2~69_sumout ),
	.dataf(!\corexy|Add2~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan1~1 .extended_lut = "off";
defparam \corexy|LessThan1~1 .lut_mask = 64'h00AA88EE80EAA8FE;
defparam \corexy|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan1~2 (
// Equation(s):
// \corexy|LessThan1~2_combout  = ( \corexy|Add2~81_sumout  & ( \corexy|Add2~85_sumout  & ( (!\corexy|Add0~117_sumout  & ((!\corexy|Add0~85_sumout ) # ((!\corexy|Add0~121_sumout ) # (\corexy|Add2~77_sumout )))) # (\corexy|Add0~117_sumout  & 
// (\corexy|Add2~77_sumout  & ((!\corexy|Add0~85_sumout ) # (!\corexy|Add0~121_sumout )))) ) ) ) # ( !\corexy|Add2~81_sumout  & ( \corexy|Add2~85_sumout  & ( (!\corexy|Add0~117_sumout  & (((!\corexy|Add0~85_sumout  & !\corexy|Add0~121_sumout )) # 
// (\corexy|Add2~77_sumout ))) # (\corexy|Add0~117_sumout  & (!\corexy|Add0~85_sumout  & (!\corexy|Add0~121_sumout  & \corexy|Add2~77_sumout ))) ) ) ) # ( \corexy|Add2~81_sumout  & ( !\corexy|Add2~85_sumout  & ( (!\corexy|Add0~85_sumout  & 
// ((!\corexy|Add0~117_sumout ) # (\corexy|Add2~77_sumout ))) # (\corexy|Add0~85_sumout  & (!\corexy|Add0~117_sumout  & \corexy|Add2~77_sumout )) ) ) ) # ( !\corexy|Add2~81_sumout  & ( !\corexy|Add2~85_sumout  & ( (!\corexy|Add0~117_sumout  & 
// \corexy|Add2~77_sumout ) ) ) )

	.dataa(!\corexy|Add0~85_sumout ),
	.datab(!\corexy|Add0~117_sumout ),
	.datac(!\corexy|Add0~121_sumout ),
	.datad(!\corexy|Add2~77_sumout ),
	.datae(!\corexy|Add2~81_sumout ),
	.dataf(!\corexy|Add2~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan1~2 .extended_lut = "off";
defparam \corexy|LessThan1~2 .lut_mask = 64'h00CC88EE80ECC8FE;
defparam \corexy|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan1~3 (
// Equation(s):
// \corexy|LessThan1~3_combout  = ( !\corexy|LessThan1~2_combout  & ( (!\corexy|Equal2~2_combout ) # ((!\corexy|LessThan1~1_combout  & ((!\corexy|LessThan1~0_combout ) # (!\corexy|Equal2~1_combout )))) ) )

	.dataa(!\corexy|LessThan1~0_combout ),
	.datab(!\corexy|Equal2~1_combout ),
	.datac(!\corexy|Equal2~2_combout ),
	.datad(!\corexy|LessThan1~1_combout ),
	.datae(!\corexy|LessThan1~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan1~3 .extended_lut = "off";
defparam \corexy|LessThan1~3 .lut_mask = 64'hFEF00000FEF00000;
defparam \corexy|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan1~4 (
// Equation(s):
// \corexy|LessThan1~4_combout  = ( !\corexy|LessThan0~9_combout  & ( !\corexy|LessThan1~3_combout  & ( (\corexy|LessThan0~5_combout  & (!\corexy|LessThan0~6_combout  & (!\corexy|LessThan0~7_combout  & !\corexy|LessThan0~8_combout ))) ) ) )

	.dataa(!\corexy|LessThan0~5_combout ),
	.datab(!\corexy|LessThan0~6_combout ),
	.datac(!\corexy|LessThan0~7_combout ),
	.datad(!\corexy|LessThan0~8_combout ),
	.datae(!\corexy|LessThan0~9_combout ),
	.dataf(!\corexy|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan1~4 .extended_lut = "off";
defparam \corexy|LessThan1~4 .lut_mask = 64'h4000000000000000;
defparam \corexy|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan0~10 (
// Equation(s):
// \corexy|LessThan0~10_combout  = ( \corexy|Add2~93_sumout  & ( \corexy|Add2~97_sumout  & ( (\corexy|Add0~97_sumout  & (\corexy|Add0~101_sumout  & (!\corexy|Add0~113_sumout  $ (\corexy|Add2~89_sumout )))) ) ) ) # ( !\corexy|Add2~93_sumout  & ( 
// \corexy|Add2~97_sumout  & ( (\corexy|Add0~97_sumout  & (!\corexy|Add0~101_sumout  & (!\corexy|Add0~113_sumout  $ (\corexy|Add2~89_sumout )))) ) ) ) # ( \corexy|Add2~93_sumout  & ( !\corexy|Add2~97_sumout  & ( (!\corexy|Add0~97_sumout  & 
// (\corexy|Add0~101_sumout  & (!\corexy|Add0~113_sumout  $ (\corexy|Add2~89_sumout )))) ) ) ) # ( !\corexy|Add2~93_sumout  & ( !\corexy|Add2~97_sumout  & ( (!\corexy|Add0~97_sumout  & (!\corexy|Add0~101_sumout  & (!\corexy|Add0~113_sumout  $ 
// (\corexy|Add2~89_sumout )))) ) ) )

	.dataa(!\corexy|Add0~97_sumout ),
	.datab(!\corexy|Add0~101_sumout ),
	.datac(!\corexy|Add0~113_sumout ),
	.datad(!\corexy|Add2~89_sumout ),
	.datae(!\corexy|Add2~93_sumout ),
	.dataf(!\corexy|Add2~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan0~10 .extended_lut = "off";
defparam \corexy|LessThan0~10 .lut_mask = 64'h8008200240041001;
defparam \corexy|LessThan0~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan0~11 (
// Equation(s):
// \corexy|LessThan0~11_combout  = !\corexy|Add0~93_sumout  $ (!\corexy|Add2~101_sumout )

	.dataa(!\corexy|Add0~93_sumout ),
	.datab(!\corexy|Add2~101_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan0~11 .extended_lut = "off";
defparam \corexy|LessThan0~11 .lut_mask = 64'h6666666666666666;
defparam \corexy|LessThan0~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan0~12 (
// Equation(s):
// \corexy|LessThan0~12_combout  = !\corexy|Add0~89_sumout  $ (!\corexy|Add2~109_sumout )

	.dataa(!\corexy|Add0~89_sumout ),
	.datab(!\corexy|Add2~109_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan0~12 .extended_lut = "off";
defparam \corexy|LessThan0~12 .lut_mask = 64'h6666666666666666;
defparam \corexy|LessThan0~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan0~13 (
// Equation(s):
// \corexy|LessThan0~13_combout  = !\corexy|Add0~29_sumout  $ (!\corexy|Add2~113_sumout )

	.dataa(!\corexy|Add0~29_sumout ),
	.datab(!\corexy|Add2~113_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan0~13 .extended_lut = "off";
defparam \corexy|LessThan0~13 .lut_mask = 64'h6666666666666666;
defparam \corexy|LessThan0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal2~3 (
// Equation(s):
// \corexy|Equal2~3_combout  = ( !\corexy|LessThan0~12_combout  & ( !\corexy|LessThan0~13_combout  & ( (\corexy|LessThan0~10_combout  & (!\corexy|LessThan0~11_combout  & (!\corexy|Add0~5_sumout  $ (\corexy|Add2~105_sumout )))) ) ) )

	.dataa(!\corexy|Add0~5_sumout ),
	.datab(!\corexy|LessThan0~10_combout ),
	.datac(!\corexy|LessThan0~11_combout ),
	.datad(!\corexy|Add2~105_sumout ),
	.datae(!\corexy|LessThan0~12_combout ),
	.dataf(!\corexy|LessThan0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal2~3 .extended_lut = "off";
defparam \corexy|Equal2~3 .lut_mask = 64'h2010000000000000;
defparam \corexy|Equal2~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan1~5 (
// Equation(s):
// \corexy|LessThan1~5_combout  = ( \corexy|Add2~33_sumout  & ( \corexy|Add2~37_sumout  & ( (!\corexy|Add0~25_sumout  & ((!\corexy|Add0~17_sumout ) # ((!\corexy|Add0~21_sumout ) # (\corexy|Add2~29_sumout )))) # (\corexy|Add0~25_sumout  & 
// (\corexy|Add2~29_sumout  & ((!\corexy|Add0~17_sumout ) # (!\corexy|Add0~21_sumout )))) ) ) ) # ( !\corexy|Add2~33_sumout  & ( \corexy|Add2~37_sumout  & ( (!\corexy|Add0~25_sumout  & (((!\corexy|Add0~17_sumout  & !\corexy|Add0~21_sumout )) # 
// (\corexy|Add2~29_sumout ))) # (\corexy|Add0~25_sumout  & (!\corexy|Add0~17_sumout  & (!\corexy|Add0~21_sumout  & \corexy|Add2~29_sumout ))) ) ) ) # ( \corexy|Add2~33_sumout  & ( !\corexy|Add2~37_sumout  & ( (!\corexy|Add0~21_sumout  & 
// ((!\corexy|Add0~25_sumout ) # (\corexy|Add2~29_sumout ))) # (\corexy|Add0~21_sumout  & (!\corexy|Add0~25_sumout  & \corexy|Add2~29_sumout )) ) ) ) # ( !\corexy|Add2~33_sumout  & ( !\corexy|Add2~37_sumout  & ( (!\corexy|Add0~25_sumout  & 
// \corexy|Add2~29_sumout ) ) ) )

	.dataa(!\corexy|Add0~17_sumout ),
	.datab(!\corexy|Add0~21_sumout ),
	.datac(!\corexy|Add0~25_sumout ),
	.datad(!\corexy|Add2~29_sumout ),
	.datae(!\corexy|Add2~33_sumout ),
	.dataf(!\corexy|Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan1~5 .extended_lut = "off";
defparam \corexy|LessThan1~5 .lut_mask = 64'h00F0C0FC80F8E0FE;
defparam \corexy|LessThan1~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan1~6 (
// Equation(s):
// \corexy|LessThan1~6_combout  = ( \corexy|Add2~45_sumout  & ( !\corexy|LessThan1~5_combout  & ( (!\corexy|LessThan0~5_combout ) # ((!\corexy|Add0~9_sumout  & (\corexy|Add0~13_sumout  & !\corexy|Add2~41_sumout )) # (\corexy|Add0~9_sumout  & 
// ((!\corexy|Add2~41_sumout ) # (\corexy|Add0~13_sumout )))) ) ) ) # ( !\corexy|Add2~45_sumout  & ( !\corexy|LessThan1~5_combout  & ( ((!\corexy|Add2~41_sumout ) # (!\corexy|LessThan0~5_combout )) # (\corexy|Add0~13_sumout ) ) ) )

	.dataa(!\corexy|Add0~9_sumout ),
	.datab(!\corexy|Add0~13_sumout ),
	.datac(!\corexy|Add2~41_sumout ),
	.datad(!\corexy|LessThan0~5_combout ),
	.datae(!\corexy|Add2~45_sumout ),
	.dataf(!\corexy|LessThan1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan1~6 .extended_lut = "off";
defparam \corexy|LessThan1~6 .lut_mask = 64'hFFF3FF7100000000;
defparam \corexy|LessThan1~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan1~7 (
// Equation(s):
// \corexy|LessThan1~7_combout  = (!\corexy|Add0~49_sumout  & \corexy|Add2~53_sumout )

	.dataa(!\corexy|Add0~49_sumout ),
	.datab(!\corexy|Add2~53_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan1~7 .extended_lut = "off";
defparam \corexy|LessThan1~7 .lut_mask = 64'h2222222222222222;
defparam \corexy|LessThan1~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan1~8 (
// Equation(s):
// \corexy|LessThan1~8_combout  = ( !\corexy|LessThan0~7_combout  & ( \corexy|LessThan1~7_combout  & ( (\corexy|LessThan0~5_combout  & (!\corexy|LessThan0~6_combout  & ((!\corexy|Add0~1_sumout ) # (\corexy|Add2~49_sumout )))) ) ) ) # ( 
// !\corexy|LessThan0~7_combout  & ( !\corexy|LessThan1~7_combout  & ( (!\corexy|Add0~1_sumout  & (\corexy|LessThan0~5_combout  & (!\corexy|LessThan0~6_combout  & \corexy|Add2~49_sumout ))) ) ) )

	.dataa(!\corexy|Add0~1_sumout ),
	.datab(!\corexy|LessThan0~5_combout ),
	.datac(!\corexy|LessThan0~6_combout ),
	.datad(!\corexy|Add2~49_sumout ),
	.datae(!\corexy|LessThan0~7_combout ),
	.dataf(!\corexy|LessThan1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan1~8 .extended_lut = "off";
defparam \corexy|LessThan1~8 .lut_mask = 64'h0020000020300000;
defparam \corexy|LessThan1~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan1~9 (
// Equation(s):
// \corexy|LessThan1~9_combout  = ( \corexy|Add2~93_sumout  & ( \corexy|Add2~97_sumout  & ( (!\corexy|Add0~113_sumout  & ((!\corexy|Add0~97_sumout ) # ((!\corexy|Add0~101_sumout ) # (\corexy|Add2~89_sumout )))) # (\corexy|Add0~113_sumout  & 
// (\corexy|Add2~89_sumout  & ((!\corexy|Add0~97_sumout ) # (!\corexy|Add0~101_sumout )))) ) ) ) # ( !\corexy|Add2~93_sumout  & ( \corexy|Add2~97_sumout  & ( (!\corexy|Add0~113_sumout  & (((!\corexy|Add0~97_sumout  & !\corexy|Add0~101_sumout )) # 
// (\corexy|Add2~89_sumout ))) # (\corexy|Add0~113_sumout  & (!\corexy|Add0~97_sumout  & (!\corexy|Add0~101_sumout  & \corexy|Add2~89_sumout ))) ) ) ) # ( \corexy|Add2~93_sumout  & ( !\corexy|Add2~97_sumout  & ( (!\corexy|Add0~101_sumout  & 
// ((!\corexy|Add0~113_sumout ) # (\corexy|Add2~89_sumout ))) # (\corexy|Add0~101_sumout  & (!\corexy|Add0~113_sumout  & \corexy|Add2~89_sumout )) ) ) ) # ( !\corexy|Add2~93_sumout  & ( !\corexy|Add2~97_sumout  & ( (!\corexy|Add0~113_sumout  & 
// \corexy|Add2~89_sumout ) ) ) )

	.dataa(!\corexy|Add0~97_sumout ),
	.datab(!\corexy|Add0~101_sumout ),
	.datac(!\corexy|Add0~113_sumout ),
	.datad(!\corexy|Add2~89_sumout ),
	.datae(!\corexy|Add2~93_sumout ),
	.dataf(!\corexy|Add2~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan1~9 .extended_lut = "off";
defparam \corexy|LessThan1~9 .lut_mask = 64'h00F0C0FC80F8E0FE;
defparam \corexy|LessThan1~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan1~10 (
// Equation(s):
// \corexy|LessThan1~10_combout  = ( \corexy|Add2~109_sumout  & ( !\corexy|LessThan1~9_combout  & ( (!\corexy|LessThan0~10_combout ) # ((!\corexy|Add0~89_sumout  & (\corexy|Add0~93_sumout  & !\corexy|Add2~101_sumout )) # (\corexy|Add0~89_sumout  & 
// ((!\corexy|Add2~101_sumout ) # (\corexy|Add0~93_sumout )))) ) ) ) # ( !\corexy|Add2~109_sumout  & ( !\corexy|LessThan1~9_combout  & ( ((!\corexy|Add2~101_sumout ) # (!\corexy|LessThan0~10_combout )) # (\corexy|Add0~93_sumout ) ) ) )

	.dataa(!\corexy|Add0~89_sumout ),
	.datab(!\corexy|Add0~93_sumout ),
	.datac(!\corexy|Add2~101_sumout ),
	.datad(!\corexy|LessThan0~10_combout ),
	.datae(!\corexy|Add2~109_sumout ),
	.dataf(!\corexy|LessThan1~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan1~10 .extended_lut = "off";
defparam \corexy|LessThan1~10 .lut_mask = 64'hFFF3FF7100000000;
defparam \corexy|LessThan1~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan1~11 (
// Equation(s):
// \corexy|LessThan1~11_combout  = (!\corexy|Add0~29_sumout  & \corexy|Add2~113_sumout )

	.dataa(!\corexy|Add0~29_sumout ),
	.datab(!\corexy|Add2~113_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan1~11 .extended_lut = "off";
defparam \corexy|LessThan1~11 .lut_mask = 64'h2222222222222222;
defparam \corexy|LessThan1~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan1~12 (
// Equation(s):
// \corexy|LessThan1~12_combout  = ( !\corexy|LessThan0~12_combout  & ( \corexy|LessThan1~11_combout  & ( (\corexy|LessThan0~10_combout  & (!\corexy|LessThan0~11_combout  & ((!\corexy|Add0~5_sumout ) # (\corexy|Add2~105_sumout )))) ) ) ) # ( 
// !\corexy|LessThan0~12_combout  & ( !\corexy|LessThan1~11_combout  & ( (!\corexy|Add0~5_sumout  & (\corexy|LessThan0~10_combout  & (!\corexy|LessThan0~11_combout  & \corexy|Add2~105_sumout ))) ) ) )

	.dataa(!\corexy|Add0~5_sumout ),
	.datab(!\corexy|LessThan0~10_combout ),
	.datac(!\corexy|LessThan0~11_combout ),
	.datad(!\corexy|Add2~105_sumout ),
	.datae(!\corexy|LessThan0~12_combout ),
	.dataf(!\corexy|LessThan1~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan1~12 .extended_lut = "off";
defparam \corexy|LessThan1~12 .lut_mask = 64'h0020000020300000;
defparam \corexy|LessThan1~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan1~13 (
// Equation(s):
// \corexy|LessThan1~13_combout  = ( \corexy|LessThan1~10_combout  & ( !\corexy|LessThan1~12_combout  & ( (!\corexy|Equal2~3_combout ) # ((!\corexy|LessThan1~4_combout  & (\corexy|LessThan1~6_combout  & !\corexy|LessThan1~8_combout ))) ) ) )

	.dataa(!\corexy|LessThan1~4_combout ),
	.datab(!\corexy|Equal2~3_combout ),
	.datac(!\corexy|LessThan1~6_combout ),
	.datad(!\corexy|LessThan1~8_combout ),
	.datae(!\corexy|LessThan1~10_combout ),
	.dataf(!\corexy|LessThan1~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan1~13 .extended_lut = "off";
defparam \corexy|LessThan1~13 .lut_mask = 64'h0000CECC00000000;
defparam \corexy|LessThan1~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_1[29]~input (
	.i(stepper_step_in_1[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_1[29]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_1[29]~input .bus_hold = "false";
defparam \stepper_step_in_1[29]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add0~77 (
// Equation(s):
// \corexy|Add0~77_sumout  = SUM(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[29]~input_o ) ) + ( GND ) + ( \corexy|Add0~74  ))
// \corexy|Add0~78  = CARRY(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[29]~input_o ) ) + ( GND ) + ( \corexy|Add0~74  ))

	.dataa(!\stepper_step_in_1[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_1[29]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add0~77_sumout ),
	.cout(\corexy|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add0~77 .extended_lut = "off";
defparam \corexy|Add0~77 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add0~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_1[30]~input (
	.i(stepper_step_in_1[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_1[30]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_1[30]~input .bus_hold = "false";
defparam \stepper_step_in_1[30]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add0~81 (
// Equation(s):
// \corexy|Add0~81_sumout  = SUM(( !\stepper_step_in_1[31]~input_o  $ (!\stepper_step_in_1[30]~input_o ) ) + ( GND ) + ( \corexy|Add0~78  ))

	.dataa(!\stepper_step_in_1[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_1[30]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add0~81_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Add0~81 .extended_lut = "off";
defparam \corexy|Add0~81 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add0~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_2[30]~input (
	.i(stepper_step_in_2[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_2[30]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_2[30]~input .bus_hold = "false";
defparam \stepper_step_in_2[30]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_2[29]~input (
	.i(stepper_step_in_2[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_2[29]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_2[29]~input .bus_hold = "false";
defparam \stepper_step_in_2[29]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add2~121 (
// Equation(s):
// \corexy|Add2~121_sumout  = SUM(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[29]~input_o ) ) + ( GND ) + ( \corexy|Add2~2  ))
// \corexy|Add2~122  = CARRY(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[29]~input_o ) ) + ( GND ) + ( \corexy|Add2~2  ))

	.dataa(!\stepper_step_in_2[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_2[29]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add2~121_sumout ),
	.cout(\corexy|Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add2~121 .extended_lut = "off";
defparam \corexy|Add2~121 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add2~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add2~117 (
// Equation(s):
// \corexy|Add2~117_sumout  = SUM(( !\stepper_step_in_2[31]~input_o  $ (!\stepper_step_in_2[30]~input_o ) ) + ( GND ) + ( \corexy|Add2~122  ))

	.dataa(!\stepper_step_in_2[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_2[30]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add2~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Add2~117 .extended_lut = "off";
defparam \corexy|Add2~117 .lut_mask = 64'h0000FFFF000055AA;
defparam \corexy|Add2~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal2~4 (
// Equation(s):
// \corexy|Equal2~4_combout  = (!\corexy|Add0~77_sumout  & (!\corexy|Add2~121_sumout  & (!\corexy|Add0~81_sumout  $ (\corexy|Add2~117_sumout )))) # (\corexy|Add0~77_sumout  & (\corexy|Add2~121_sumout  & (!\corexy|Add0~81_sumout  $ (\corexy|Add2~117_sumout 
// ))))

	.dataa(!\corexy|Add0~77_sumout ),
	.datab(!\corexy|Add0~81_sumout ),
	.datac(!\corexy|Add2~117_sumout ),
	.datad(!\corexy|Add2~121_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal2~4 .extended_lut = "off";
defparam \corexy|Equal2~4 .lut_mask = 64'h8241824182418241;
defparam \corexy|Equal2~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan1~14 (
// Equation(s):
// \corexy|LessThan1~14_combout  = ( \corexy|Add2~5_sumout  & ( \corexy|Add2~9_sumout  & ( (!\corexy|Add0~73_sumout  & ((!\corexy|Add0~65_sumout ) # ((!\corexy|Add0~69_sumout ) # (\corexy|Add2~1_sumout )))) # (\corexy|Add0~73_sumout  & (\corexy|Add2~1_sumout 
//  & ((!\corexy|Add0~65_sumout ) # (!\corexy|Add0~69_sumout )))) ) ) ) # ( !\corexy|Add2~5_sumout  & ( \corexy|Add2~9_sumout  & ( (!\corexy|Add0~73_sumout  & (((!\corexy|Add0~65_sumout  & !\corexy|Add0~69_sumout )) # (\corexy|Add2~1_sumout ))) # 
// (\corexy|Add0~73_sumout  & (!\corexy|Add0~65_sumout  & (!\corexy|Add0~69_sumout  & \corexy|Add2~1_sumout ))) ) ) ) # ( \corexy|Add2~5_sumout  & ( !\corexy|Add2~9_sumout  & ( (!\corexy|Add0~69_sumout  & ((!\corexy|Add0~73_sumout ) # (\corexy|Add2~1_sumout 
// ))) # (\corexy|Add0~69_sumout  & (!\corexy|Add0~73_sumout  & \corexy|Add2~1_sumout )) ) ) ) # ( !\corexy|Add2~5_sumout  & ( !\corexy|Add2~9_sumout  & ( (!\corexy|Add0~73_sumout  & \corexy|Add2~1_sumout ) ) ) )

	.dataa(!\corexy|Add0~65_sumout ),
	.datab(!\corexy|Add0~69_sumout ),
	.datac(!\corexy|Add0~73_sumout ),
	.datad(!\corexy|Add2~1_sumout ),
	.datae(!\corexy|Add2~5_sumout ),
	.dataf(!\corexy|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan1~14 .extended_lut = "off";
defparam \corexy|LessThan1~14 .lut_mask = 64'h00F0C0FC80F8E0FE;
defparam \corexy|LessThan1~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan1~15 (
// Equation(s):
// \corexy|LessThan1~15_combout  = ( \corexy|Add2~17_sumout  & ( !\corexy|LessThan1~14_combout  & ( (!\corexy|LessThan0~0_combout ) # ((!\corexy|Add0~109_sumout  & (\corexy|Add0~57_sumout  & !\corexy|Add2~13_sumout )) # (\corexy|Add0~109_sumout  & 
// ((!\corexy|Add2~13_sumout ) # (\corexy|Add0~57_sumout )))) ) ) ) # ( !\corexy|Add2~17_sumout  & ( !\corexy|LessThan1~14_combout  & ( ((!\corexy|Add2~13_sumout ) # (!\corexy|LessThan0~0_combout )) # (\corexy|Add0~57_sumout ) ) ) )

	.dataa(!\corexy|Add0~109_sumout ),
	.datab(!\corexy|Add0~57_sumout ),
	.datac(!\corexy|Add2~13_sumout ),
	.datad(!\corexy|LessThan0~0_combout ),
	.datae(!\corexy|Add2~17_sumout ),
	.dataf(!\corexy|LessThan1~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan1~15 .extended_lut = "off";
defparam \corexy|LessThan1~15 .lut_mask = 64'hFFF3FF7100000000;
defparam \corexy|LessThan1~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan1~16 (
// Equation(s):
// \corexy|LessThan1~16_combout  = (!\corexy|Add0~53_sumout  & \corexy|Add2~25_sumout )

	.dataa(!\corexy|Add0~53_sumout ),
	.datab(!\corexy|Add2~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan1~16 .extended_lut = "off";
defparam \corexy|LessThan1~16 .lut_mask = 64'h2222222222222222;
defparam \corexy|LessThan1~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan1~17 (
// Equation(s):
// \corexy|LessThan1~17_combout  = ( !\corexy|LessThan0~2_combout  & ( \corexy|LessThan1~16_combout  & ( (\corexy|LessThan0~0_combout  & (!\corexy|LessThan0~1_combout  & ((!\corexy|Add0~105_sumout ) # (\corexy|Add2~21_sumout )))) ) ) ) # ( 
// !\corexy|LessThan0~2_combout  & ( !\corexy|LessThan1~16_combout  & ( (!\corexy|Add0~105_sumout  & (\corexy|LessThan0~0_combout  & (!\corexy|LessThan0~1_combout  & \corexy|Add2~21_sumout ))) ) ) )

	.dataa(!\corexy|Add0~105_sumout ),
	.datab(!\corexy|LessThan0~0_combout ),
	.datac(!\corexy|LessThan0~1_combout ),
	.datad(!\corexy|Add2~21_sumout ),
	.datae(!\corexy|LessThan0~2_combout ),
	.dataf(!\corexy|LessThan1~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan1~17 .extended_lut = "off";
defparam \corexy|LessThan1~17 .lut_mask = 64'h0020000020300000;
defparam \corexy|LessThan1~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan1~18 (
// Equation(s):
// \corexy|LessThan1~18_combout  = (\corexy|LessThan1~15_combout  & !\corexy|LessThan1~17_combout )

	.dataa(!\corexy|LessThan1~15_combout ),
	.datab(!\corexy|LessThan1~17_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan1~18 .extended_lut = "off";
defparam \corexy|LessThan1~18 .lut_mask = 64'h4444444444444444;
defparam \corexy|LessThan1~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan1~19 (
// Equation(s):
// \corexy|LessThan1~19_combout  = (!\corexy|Add0~81_sumout  & (((!\corexy|Add0~77_sumout  & \corexy|Add2~121_sumout )) # (\corexy|Add2~117_sumout ))) # (\corexy|Add0~81_sumout  & (!\corexy|Add0~77_sumout  & (\corexy|Add2~117_sumout  & 
// \corexy|Add2~121_sumout )))

	.dataa(!\corexy|Add0~77_sumout ),
	.datab(!\corexy|Add0~81_sumout ),
	.datac(!\corexy|Add2~117_sumout ),
	.datad(!\corexy|Add2~121_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan1~19 .extended_lut = "off";
defparam \corexy|LessThan1~19 .lut_mask = 64'h0C8E0C8E0C8E0C8E;
defparam \corexy|LessThan1~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan0~14 (
// Equation(s):
// \corexy|LessThan0~14_combout  = !\corexy|Add0~65_sumout  $ (!\corexy|Add2~9_sumout )

	.dataa(!\corexy|Add0~65_sumout ),
	.datab(!\corexy|Add2~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan0~14 .extended_lut = "off";
defparam \corexy|LessThan0~14 .lut_mask = 64'h6666666666666666;
defparam \corexy|LessThan0~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan0~15 (
// Equation(s):
// \corexy|LessThan0~15_combout  = ( !\corexy|LessThan0~14_combout  & ( !\corexy|LessThan0~1_combout  & ( (!\corexy|Add0~69_sumout  & (!\corexy|Add2~5_sumout  & (!\corexy|Add0~73_sumout  $ (\corexy|Add2~1_sumout )))) # (\corexy|Add0~69_sumout  & 
// (\corexy|Add2~5_sumout  & (!\corexy|Add0~73_sumout  $ (\corexy|Add2~1_sumout )))) ) ) )

	.dataa(!\corexy|Add0~69_sumout ),
	.datab(!\corexy|Add0~73_sumout ),
	.datac(!\corexy|Add2~1_sumout ),
	.datad(!\corexy|Add2~5_sumout ),
	.datae(!\corexy|LessThan0~14_combout ),
	.dataf(!\corexy|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan0~15 .extended_lut = "off";
defparam \corexy|LessThan0~15 .lut_mask = 64'h8241000000000000;
defparam \corexy|LessThan0~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal2~5 (
// Equation(s):
// \corexy|Equal2~5_combout  = ( !\corexy|LessThan0~9_combout  & ( (\corexy|LessThan0~5_combout  & (!\corexy|LessThan0~6_combout  & (!\corexy|LessThan0~7_combout  & !\corexy|LessThan0~8_combout ))) ) )

	.dataa(!\corexy|LessThan0~5_combout ),
	.datab(!\corexy|LessThan0~6_combout ),
	.datac(!\corexy|LessThan0~7_combout ),
	.datad(!\corexy|LessThan0~8_combout ),
	.datae(!\corexy|LessThan0~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal2~5 .extended_lut = "off";
defparam \corexy|Equal2~5 .lut_mask = 64'h4000000040000000;
defparam \corexy|Equal2~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan0~16 (
// Equation(s):
// \corexy|LessThan0~16_combout  = !\corexy|Add0~85_sumout  $ (!\corexy|Add2~81_sumout )

	.dataa(!\corexy|Add0~85_sumout ),
	.datab(!\corexy|Add2~81_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan0~16 .extended_lut = "off";
defparam \corexy|LessThan0~16 .lut_mask = 64'h6666666666666666;
defparam \corexy|LessThan0~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan0~17 (
// Equation(s):
// \corexy|LessThan0~17_combout  = !\corexy|Add0~121_sumout  $ (!\corexy|Add2~85_sumout )

	.dataa(!\corexy|Add0~121_sumout ),
	.datab(!\corexy|Add2~85_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan0~17 .extended_lut = "off";
defparam \corexy|LessThan0~17 .lut_mask = 64'h6666666666666666;
defparam \corexy|LessThan0~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal2~6 (
// Equation(s):
// \corexy|Equal2~6_combout  = (!\corexy|Add0~41_sumout  & (!\corexy|Add2~57_sumout  & (!\corexy|Add0~45_sumout  $ (\corexy|Add2~61_sumout )))) # (\corexy|Add0~41_sumout  & (\corexy|Add2~57_sumout  & (!\corexy|Add0~45_sumout  $ (\corexy|Add2~61_sumout ))))

	.dataa(!\corexy|Add0~41_sumout ),
	.datab(!\corexy|Add0~45_sumout ),
	.datac(!\corexy|Add2~57_sumout ),
	.datad(!\corexy|Add2~61_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal2~6 .extended_lut = "off";
defparam \corexy|Equal2~6 .lut_mask = 64'h8421842184218421;
defparam \corexy|Equal2~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal2~7 (
// Equation(s):
// \corexy|Equal2~7_combout  = ( !\corexy|LessThan0~17_combout  & ( \corexy|Equal2~6_combout  & ( (!\corexy|LessThan0~16_combout  & (\corexy|Equal2~1_combout  & (!\corexy|Add0~117_sumout  $ (\corexy|Add2~77_sumout )))) ) ) )

	.dataa(!\corexy|Add0~117_sumout ),
	.datab(!\corexy|Add2~77_sumout ),
	.datac(!\corexy|LessThan0~16_combout ),
	.datad(!\corexy|Equal2~1_combout ),
	.datae(!\corexy|LessThan0~17_combout ),
	.dataf(!\corexy|Equal2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal2~7 .extended_lut = "off";
defparam \corexy|Equal2~7 .lut_mask = 64'h0000000000900000;
defparam \corexy|Equal2~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal2~8 (
// Equation(s):
// \corexy|Equal2~8_combout  = ( \corexy|Equal2~5_combout  & ( \corexy|Equal2~7_combout  & ( (!\corexy|Add0~77_sumout  & (!\corexy|Add2~121_sumout  & (!\corexy|Add0~81_sumout  $ (\corexy|Add2~117_sumout )))) # (\corexy|Add0~77_sumout  & 
// (\corexy|Add2~121_sumout  & (!\corexy|Add0~81_sumout  $ (\corexy|Add2~117_sumout )))) ) ) )

	.dataa(!\corexy|Add0~77_sumout ),
	.datab(!\corexy|Add0~81_sumout ),
	.datac(!\corexy|Add2~117_sumout ),
	.datad(!\corexy|Add2~121_sumout ),
	.datae(!\corexy|Equal2~5_combout ),
	.dataf(!\corexy|Equal2~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal2~8 .extended_lut = "off";
defparam \corexy|Equal2~8 .lut_mask = 64'h0000000000008241;
defparam \corexy|Equal2~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal2~9 (
// Equation(s):
// \corexy|Equal2~9_combout  = ( !\corexy|LessThan0~4_combout  & ( \corexy|Equal2~8_combout  & ( (\corexy|LessThan0~15_combout  & (!\corexy|LessThan0~2_combout  & (!\corexy|LessThan0~3_combout  & \corexy|Equal2~3_combout ))) ) ) )

	.dataa(!\corexy|LessThan0~15_combout ),
	.datab(!\corexy|LessThan0~2_combout ),
	.datac(!\corexy|LessThan0~3_combout ),
	.datad(!\corexy|Equal2~3_combout ),
	.datae(!\corexy|LessThan0~4_combout ),
	.dataf(!\corexy|Equal2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal2~9 .extended_lut = "off";
defparam \corexy|Equal2~9 .lut_mask = 64'h0000000000400000;
defparam \corexy|Equal2~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|x~8 (
// Equation(s):
// \corexy|x~8_combout  = ( !\corexy|LessThan1~19_combout  & ( !\corexy|Equal2~9_combout  & ( (!\corexy|Equal2~4_combout ) # ((\corexy|LessThan1~18_combout  & ((!\corexy|Equal2~0_combout ) # (\corexy|LessThan1~13_combout )))) ) ) )

	.dataa(!\corexy|Equal2~0_combout ),
	.datab(!\corexy|LessThan1~13_combout ),
	.datac(!\corexy|Equal2~4_combout ),
	.datad(!\corexy|LessThan1~18_combout ),
	.datae(!\corexy|LessThan1~19_combout ),
	.dataf(!\corexy|Equal2~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|x~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|x~8 .extended_lut = "off";
defparam \corexy|x~8 .lut_mask = 64'hF0FB000000000000;
defparam \corexy|x~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan0~18 (
// Equation(s):
// \corexy|LessThan0~18_combout  = (!\corexy|Add0~41_sumout  & (\corexy|Add0~45_sumout  & (!\corexy|Add2~57_sumout  & !\corexy|Add2~61_sumout ))) # (\corexy|Add0~41_sumout  & ((!\corexy|Add2~57_sumout ) # ((\corexy|Add0~45_sumout  & !\corexy|Add2~61_sumout 
// ))))

	.dataa(!\corexy|Add0~41_sumout ),
	.datab(!\corexy|Add0~45_sumout ),
	.datac(!\corexy|Add2~57_sumout ),
	.datad(!\corexy|Add2~61_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan0~18 .extended_lut = "off";
defparam \corexy|LessThan0~18 .lut_mask = 64'h7150715071507150;
defparam \corexy|LessThan0~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan0~19 (
// Equation(s):
// \corexy|LessThan0~19_combout  = ( \corexy|Add2~69_sumout  & ( \corexy|Add2~73_sumout  & ( (\corexy|Add0~61_sumout  & !\corexy|Add2~65_sumout ) ) ) ) # ( !\corexy|Add2~69_sumout  & ( \corexy|Add2~73_sumout  & ( (!\corexy|Add0~61_sumout  & 
// (\corexy|Add0~33_sumout  & !\corexy|Add2~65_sumout )) # (\corexy|Add0~61_sumout  & ((!\corexy|Add2~65_sumout ) # (\corexy|Add0~33_sumout ))) ) ) ) # ( \corexy|Add2~69_sumout  & ( !\corexy|Add2~73_sumout  & ( (!\corexy|Add0~61_sumout  & 
// (\corexy|Add0~33_sumout  & (\corexy|Add0~37_sumout  & !\corexy|Add2~65_sumout ))) # (\corexy|Add0~61_sumout  & ((!\corexy|Add2~65_sumout ) # ((\corexy|Add0~33_sumout  & \corexy|Add0~37_sumout )))) ) ) ) # ( !\corexy|Add2~69_sumout  & ( 
// !\corexy|Add2~73_sumout  & ( (!\corexy|Add0~61_sumout  & (!\corexy|Add2~65_sumout  & ((\corexy|Add0~37_sumout ) # (\corexy|Add0~33_sumout )))) # (\corexy|Add0~61_sumout  & (((!\corexy|Add2~65_sumout ) # (\corexy|Add0~37_sumout )) # (\corexy|Add0~33_sumout 
// ))) ) ) )

	.dataa(!\corexy|Add0~61_sumout ),
	.datab(!\corexy|Add0~33_sumout ),
	.datac(!\corexy|Add0~37_sumout ),
	.datad(!\corexy|Add2~65_sumout ),
	.datae(!\corexy|Add2~69_sumout ),
	.dataf(!\corexy|Add2~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan0~19 .extended_lut = "off";
defparam \corexy|LessThan0~19 .lut_mask = 64'h7F15570177115500;
defparam \corexy|LessThan0~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan0~20 (
// Equation(s):
// \corexy|LessThan0~20_combout  = ( \corexy|Add2~81_sumout  & ( \corexy|Add2~85_sumout  & ( (\corexy|Add0~117_sumout  & !\corexy|Add2~77_sumout ) ) ) ) # ( !\corexy|Add2~81_sumout  & ( \corexy|Add2~85_sumout  & ( (!\corexy|Add0~85_sumout  & 
// (\corexy|Add0~117_sumout  & !\corexy|Add2~77_sumout )) # (\corexy|Add0~85_sumout  & ((!\corexy|Add2~77_sumout ) # (\corexy|Add0~117_sumout ))) ) ) ) # ( \corexy|Add2~81_sumout  & ( !\corexy|Add2~85_sumout  & ( (!\corexy|Add0~117_sumout  & 
// (\corexy|Add0~85_sumout  & (\corexy|Add0~121_sumout  & !\corexy|Add2~77_sumout ))) # (\corexy|Add0~117_sumout  & ((!\corexy|Add2~77_sumout ) # ((\corexy|Add0~85_sumout  & \corexy|Add0~121_sumout )))) ) ) ) # ( !\corexy|Add2~81_sumout  & ( 
// !\corexy|Add2~85_sumout  & ( (!\corexy|Add0~117_sumout  & (!\corexy|Add2~77_sumout  & ((\corexy|Add0~121_sumout ) # (\corexy|Add0~85_sumout )))) # (\corexy|Add0~117_sumout  & (((!\corexy|Add2~77_sumout ) # (\corexy|Add0~121_sumout )) # 
// (\corexy|Add0~85_sumout ))) ) ) )

	.dataa(!\corexy|Add0~85_sumout ),
	.datab(!\corexy|Add0~117_sumout ),
	.datac(!\corexy|Add0~121_sumout ),
	.datad(!\corexy|Add2~77_sumout ),
	.datae(!\corexy|Add2~81_sumout ),
	.dataf(!\corexy|Add2~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan0~20 .extended_lut = "off";
defparam \corexy|LessThan0~20 .lut_mask = 64'h7F13370177113300;
defparam \corexy|LessThan0~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan0~21 (
// Equation(s):
// \corexy|LessThan0~21_combout  = ( !\corexy|LessThan0~20_combout  & ( (!\corexy|Equal2~2_combout ) # ((!\corexy|LessThan0~19_combout  & ((!\corexy|Equal2~1_combout ) # (!\corexy|LessThan0~18_combout )))) ) )

	.dataa(!\corexy|Equal2~1_combout ),
	.datab(!\corexy|Equal2~2_combout ),
	.datac(!\corexy|LessThan0~18_combout ),
	.datad(!\corexy|LessThan0~19_combout ),
	.datae(!\corexy|LessThan0~20_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan0~21 .extended_lut = "off";
defparam \corexy|LessThan0~21 .lut_mask = 64'hFECC0000FECC0000;
defparam \corexy|LessThan0~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan0~22 (
// Equation(s):
// \corexy|LessThan0~22_combout  = ( !\corexy|LessThan0~9_combout  & ( !\corexy|LessThan0~21_combout  & ( (\corexy|LessThan0~5_combout  & (!\corexy|LessThan0~6_combout  & (!\corexy|LessThan0~7_combout  & !\corexy|LessThan0~8_combout ))) ) ) )

	.dataa(!\corexy|LessThan0~5_combout ),
	.datab(!\corexy|LessThan0~6_combout ),
	.datac(!\corexy|LessThan0~7_combout ),
	.datad(!\corexy|LessThan0~8_combout ),
	.datae(!\corexy|LessThan0~9_combout ),
	.dataf(!\corexy|LessThan0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan0~22 .extended_lut = "off";
defparam \corexy|LessThan0~22 .lut_mask = 64'h4000000000000000;
defparam \corexy|LessThan0~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan0~23 (
// Equation(s):
// \corexy|LessThan0~23_combout  = ( \corexy|Add2~33_sumout  & ( \corexy|Add2~37_sumout  & ( (\corexy|Add0~25_sumout  & !\corexy|Add2~29_sumout ) ) ) ) # ( !\corexy|Add2~33_sumout  & ( \corexy|Add2~37_sumout  & ( (!\corexy|Add0~21_sumout  & 
// (\corexy|Add0~25_sumout  & !\corexy|Add2~29_sumout )) # (\corexy|Add0~21_sumout  & ((!\corexy|Add2~29_sumout ) # (\corexy|Add0~25_sumout ))) ) ) ) # ( \corexy|Add2~33_sumout  & ( !\corexy|Add2~37_sumout  & ( (!\corexy|Add0~25_sumout  & 
// (\corexy|Add0~17_sumout  & (\corexy|Add0~21_sumout  & !\corexy|Add2~29_sumout ))) # (\corexy|Add0~25_sumout  & ((!\corexy|Add2~29_sumout ) # ((\corexy|Add0~17_sumout  & \corexy|Add0~21_sumout )))) ) ) ) # ( !\corexy|Add2~33_sumout  & ( 
// !\corexy|Add2~37_sumout  & ( (!\corexy|Add0~25_sumout  & (!\corexy|Add2~29_sumout  & ((\corexy|Add0~21_sumout ) # (\corexy|Add0~17_sumout )))) # (\corexy|Add0~25_sumout  & (((!\corexy|Add2~29_sumout ) # (\corexy|Add0~21_sumout )) # (\corexy|Add0~17_sumout 
// ))) ) ) )

	.dataa(!\corexy|Add0~17_sumout ),
	.datab(!\corexy|Add0~21_sumout ),
	.datac(!\corexy|Add0~25_sumout ),
	.datad(!\corexy|Add2~29_sumout ),
	.datae(!\corexy|Add2~33_sumout ),
	.dataf(!\corexy|Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan0~23 .extended_lut = "off";
defparam \corexy|LessThan0~23 .lut_mask = 64'h7F071F013F030F00;
defparam \corexy|LessThan0~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan0~24 (
// Equation(s):
// \corexy|LessThan0~24_combout  = ( \corexy|Add2~45_sumout  & ( !\corexy|LessThan0~23_combout  & ( (!\corexy|Add0~13_sumout ) # ((!\corexy|LessThan0~5_combout ) # (\corexy|Add2~41_sumout )) ) ) ) # ( !\corexy|Add2~45_sumout  & ( 
// !\corexy|LessThan0~23_combout  & ( (!\corexy|LessThan0~5_combout ) # ((!\corexy|Add0~9_sumout  & ((!\corexy|Add0~13_sumout ) # (\corexy|Add2~41_sumout ))) # (\corexy|Add0~9_sumout  & (!\corexy|Add0~13_sumout  & \corexy|Add2~41_sumout ))) ) ) )

	.dataa(!\corexy|Add0~9_sumout ),
	.datab(!\corexy|Add0~13_sumout ),
	.datac(!\corexy|Add2~41_sumout ),
	.datad(!\corexy|LessThan0~5_combout ),
	.datae(!\corexy|Add2~45_sumout ),
	.dataf(!\corexy|LessThan0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan0~24 .extended_lut = "off";
defparam \corexy|LessThan0~24 .lut_mask = 64'hFF8EFFCF00000000;
defparam \corexy|LessThan0~24 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan0~25 (
// Equation(s):
// \corexy|LessThan0~25_combout  = (\corexy|Add0~49_sumout  & !\corexy|Add2~53_sumout )

	.dataa(!\corexy|Add0~49_sumout ),
	.datab(!\corexy|Add2~53_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan0~25 .extended_lut = "off";
defparam \corexy|LessThan0~25 .lut_mask = 64'h4444444444444444;
defparam \corexy|LessThan0~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan0~26 (
// Equation(s):
// \corexy|LessThan0~26_combout  = ( !\corexy|LessThan0~7_combout  & ( \corexy|LessThan0~25_combout  & ( (\corexy|LessThan0~5_combout  & (!\corexy|LessThan0~6_combout  & ((!\corexy|Add2~49_sumout ) # (\corexy|Add0~1_sumout )))) ) ) ) # ( 
// !\corexy|LessThan0~7_combout  & ( !\corexy|LessThan0~25_combout  & ( (\corexy|Add0~1_sumout  & (\corexy|LessThan0~5_combout  & (!\corexy|LessThan0~6_combout  & !\corexy|Add2~49_sumout ))) ) ) )

	.dataa(!\corexy|Add0~1_sumout ),
	.datab(!\corexy|LessThan0~5_combout ),
	.datac(!\corexy|LessThan0~6_combout ),
	.datad(!\corexy|Add2~49_sumout ),
	.datae(!\corexy|LessThan0~7_combout ),
	.dataf(!\corexy|LessThan0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan0~26 .extended_lut = "off";
defparam \corexy|LessThan0~26 .lut_mask = 64'h1000000030100000;
defparam \corexy|LessThan0~26 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan0~27 (
// Equation(s):
// \corexy|LessThan0~27_combout  = ( \corexy|Add2~93_sumout  & ( \corexy|Add2~97_sumout  & ( (\corexy|Add0~113_sumout  & !\corexy|Add2~89_sumout ) ) ) ) # ( !\corexy|Add2~93_sumout  & ( \corexy|Add2~97_sumout  & ( (!\corexy|Add0~101_sumout  & 
// (\corexy|Add0~113_sumout  & !\corexy|Add2~89_sumout )) # (\corexy|Add0~101_sumout  & ((!\corexy|Add2~89_sumout ) # (\corexy|Add0~113_sumout ))) ) ) ) # ( \corexy|Add2~93_sumout  & ( !\corexy|Add2~97_sumout  & ( (!\corexy|Add0~113_sumout  & 
// (\corexy|Add0~97_sumout  & (\corexy|Add0~101_sumout  & !\corexy|Add2~89_sumout ))) # (\corexy|Add0~113_sumout  & ((!\corexy|Add2~89_sumout ) # ((\corexy|Add0~97_sumout  & \corexy|Add0~101_sumout )))) ) ) ) # ( !\corexy|Add2~93_sumout  & ( 
// !\corexy|Add2~97_sumout  & ( (!\corexy|Add0~113_sumout  & (!\corexy|Add2~89_sumout  & ((\corexy|Add0~101_sumout ) # (\corexy|Add0~97_sumout )))) # (\corexy|Add0~113_sumout  & (((!\corexy|Add2~89_sumout ) # (\corexy|Add0~101_sumout )) # 
// (\corexy|Add0~97_sumout ))) ) ) )

	.dataa(!\corexy|Add0~97_sumout ),
	.datab(!\corexy|Add0~101_sumout ),
	.datac(!\corexy|Add0~113_sumout ),
	.datad(!\corexy|Add2~89_sumout ),
	.datae(!\corexy|Add2~93_sumout ),
	.dataf(!\corexy|Add2~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan0~27 .extended_lut = "off";
defparam \corexy|LessThan0~27 .lut_mask = 64'h7F071F013F030F00;
defparam \corexy|LessThan0~27 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan0~28 (
// Equation(s):
// \corexy|LessThan0~28_combout  = ( \corexy|Add2~109_sumout  & ( !\corexy|LessThan0~27_combout  & ( (!\corexy|Add0~93_sumout ) # ((!\corexy|LessThan0~10_combout ) # (\corexy|Add2~101_sumout )) ) ) ) # ( !\corexy|Add2~109_sumout  & ( 
// !\corexy|LessThan0~27_combout  & ( (!\corexy|LessThan0~10_combout ) # ((!\corexy|Add0~89_sumout  & ((!\corexy|Add0~93_sumout ) # (\corexy|Add2~101_sumout ))) # (\corexy|Add0~89_sumout  & (!\corexy|Add0~93_sumout  & \corexy|Add2~101_sumout ))) ) ) )

	.dataa(!\corexy|Add0~89_sumout ),
	.datab(!\corexy|Add0~93_sumout ),
	.datac(!\corexy|Add2~101_sumout ),
	.datad(!\corexy|LessThan0~10_combout ),
	.datae(!\corexy|Add2~109_sumout ),
	.dataf(!\corexy|LessThan0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan0~28 .extended_lut = "off";
defparam \corexy|LessThan0~28 .lut_mask = 64'hFF8EFFCF00000000;
defparam \corexy|LessThan0~28 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan0~29 (
// Equation(s):
// \corexy|LessThan0~29_combout  = (\corexy|Add0~29_sumout  & !\corexy|Add2~113_sumout )

	.dataa(!\corexy|Add0~29_sumout ),
	.datab(!\corexy|Add2~113_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan0~29 .extended_lut = "off";
defparam \corexy|LessThan0~29 .lut_mask = 64'h4444444444444444;
defparam \corexy|LessThan0~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan0~30 (
// Equation(s):
// \corexy|LessThan0~30_combout  = ( !\corexy|LessThan0~12_combout  & ( \corexy|LessThan0~29_combout  & ( (\corexy|LessThan0~10_combout  & (!\corexy|LessThan0~11_combout  & ((!\corexy|Add2~105_sumout ) # (\corexy|Add0~5_sumout )))) ) ) ) # ( 
// !\corexy|LessThan0~12_combout  & ( !\corexy|LessThan0~29_combout  & ( (\corexy|Add0~5_sumout  & (\corexy|LessThan0~10_combout  & (!\corexy|LessThan0~11_combout  & !\corexy|Add2~105_sumout ))) ) ) )

	.dataa(!\corexy|Add0~5_sumout ),
	.datab(!\corexy|LessThan0~10_combout ),
	.datac(!\corexy|LessThan0~11_combout ),
	.datad(!\corexy|Add2~105_sumout ),
	.datae(!\corexy|LessThan0~12_combout ),
	.dataf(!\corexy|LessThan0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan0~30 .extended_lut = "off";
defparam \corexy|LessThan0~30 .lut_mask = 64'h1000000030100000;
defparam \corexy|LessThan0~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan0~31 (
// Equation(s):
// \corexy|LessThan0~31_combout  = ( \corexy|LessThan0~28_combout  & ( !\corexy|LessThan0~30_combout  & ( (!\corexy|Equal2~3_combout ) # ((!\corexy|LessThan0~22_combout  & (\corexy|LessThan0~24_combout  & !\corexy|LessThan0~26_combout ))) ) ) )

	.dataa(!\corexy|Equal2~3_combout ),
	.datab(!\corexy|LessThan0~22_combout ),
	.datac(!\corexy|LessThan0~24_combout ),
	.datad(!\corexy|LessThan0~26_combout ),
	.datae(!\corexy|LessThan0~28_combout ),
	.dataf(!\corexy|LessThan0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan0~31 .extended_lut = "off";
defparam \corexy|LessThan0~31 .lut_mask = 64'h0000AEAA00000000;
defparam \corexy|LessThan0~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan0~32 (
// Equation(s):
// \corexy|LessThan0~32_combout  = ( \corexy|Add2~5_sumout  & ( \corexy|Add2~9_sumout  & ( (\corexy|Add0~73_sumout  & !\corexy|Add2~1_sumout ) ) ) ) # ( !\corexy|Add2~5_sumout  & ( \corexy|Add2~9_sumout  & ( (!\corexy|Add0~69_sumout  & 
// (\corexy|Add0~73_sumout  & !\corexy|Add2~1_sumout )) # (\corexy|Add0~69_sumout  & ((!\corexy|Add2~1_sumout ) # (\corexy|Add0~73_sumout ))) ) ) ) # ( \corexy|Add2~5_sumout  & ( !\corexy|Add2~9_sumout  & ( (!\corexy|Add0~73_sumout  & (\corexy|Add0~65_sumout 
//  & (\corexy|Add0~69_sumout  & !\corexy|Add2~1_sumout ))) # (\corexy|Add0~73_sumout  & ((!\corexy|Add2~1_sumout ) # ((\corexy|Add0~65_sumout  & \corexy|Add0~69_sumout )))) ) ) ) # ( !\corexy|Add2~5_sumout  & ( !\corexy|Add2~9_sumout  & ( 
// (!\corexy|Add0~73_sumout  & (!\corexy|Add2~1_sumout  & ((\corexy|Add0~69_sumout ) # (\corexy|Add0~65_sumout )))) # (\corexy|Add0~73_sumout  & (((!\corexy|Add2~1_sumout ) # (\corexy|Add0~69_sumout )) # (\corexy|Add0~65_sumout ))) ) ) )

	.dataa(!\corexy|Add0~65_sumout ),
	.datab(!\corexy|Add0~69_sumout ),
	.datac(!\corexy|Add0~73_sumout ),
	.datad(!\corexy|Add2~1_sumout ),
	.datae(!\corexy|Add2~5_sumout ),
	.dataf(!\corexy|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan0~32 .extended_lut = "off";
defparam \corexy|LessThan0~32 .lut_mask = 64'h7F071F013F030F00;
defparam \corexy|LessThan0~32 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan0~33 (
// Equation(s):
// \corexy|LessThan0~33_combout  = ( \corexy|Add2~17_sumout  & ( !\corexy|LessThan0~32_combout  & ( (!\corexy|Add0~57_sumout ) # ((!\corexy|LessThan0~0_combout ) # (\corexy|Add2~13_sumout )) ) ) ) # ( !\corexy|Add2~17_sumout  & ( 
// !\corexy|LessThan0~32_combout  & ( (!\corexy|LessThan0~0_combout ) # ((!\corexy|Add0~109_sumout  & ((!\corexy|Add0~57_sumout ) # (\corexy|Add2~13_sumout ))) # (\corexy|Add0~109_sumout  & (!\corexy|Add0~57_sumout  & \corexy|Add2~13_sumout ))) ) ) )

	.dataa(!\corexy|Add0~109_sumout ),
	.datab(!\corexy|Add0~57_sumout ),
	.datac(!\corexy|Add2~13_sumout ),
	.datad(!\corexy|LessThan0~0_combout ),
	.datae(!\corexy|Add2~17_sumout ),
	.dataf(!\corexy|LessThan0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan0~33 .extended_lut = "off";
defparam \corexy|LessThan0~33 .lut_mask = 64'hFF8EFFCF00000000;
defparam \corexy|LessThan0~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan0~34 (
// Equation(s):
// \corexy|LessThan0~34_combout  = (\corexy|Add0~53_sumout  & !\corexy|Add2~25_sumout )

	.dataa(!\corexy|Add0~53_sumout ),
	.datab(!\corexy|Add2~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan0~34 .extended_lut = "off";
defparam \corexy|LessThan0~34 .lut_mask = 64'h4444444444444444;
defparam \corexy|LessThan0~34 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan0~35 (
// Equation(s):
// \corexy|LessThan0~35_combout  = ( !\corexy|LessThan0~2_combout  & ( \corexy|LessThan0~34_combout  & ( (\corexy|LessThan0~0_combout  & (!\corexy|LessThan0~1_combout  & ((!\corexy|Add2~21_sumout ) # (\corexy|Add0~105_sumout )))) ) ) ) # ( 
// !\corexy|LessThan0~2_combout  & ( !\corexy|LessThan0~34_combout  & ( (\corexy|Add0~105_sumout  & (\corexy|LessThan0~0_combout  & (!\corexy|LessThan0~1_combout  & !\corexy|Add2~21_sumout ))) ) ) )

	.dataa(!\corexy|Add0~105_sumout ),
	.datab(!\corexy|LessThan0~0_combout ),
	.datac(!\corexy|LessThan0~1_combout ),
	.datad(!\corexy|Add2~21_sumout ),
	.datae(!\corexy|LessThan0~2_combout ),
	.dataf(!\corexy|LessThan0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan0~35 .extended_lut = "off";
defparam \corexy|LessThan0~35 .lut_mask = 64'h1000000030100000;
defparam \corexy|LessThan0~35 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan0~36 (
// Equation(s):
// \corexy|LessThan0~36_combout  = (\corexy|LessThan0~33_combout  & !\corexy|LessThan0~35_combout )

	.dataa(!\corexy|LessThan0~33_combout ),
	.datab(!\corexy|LessThan0~35_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan0~36 .extended_lut = "off";
defparam \corexy|LessThan0~36 .lut_mask = 64'h4444444444444444;
defparam \corexy|LessThan0~36 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan0~37 (
// Equation(s):
// \corexy|LessThan0~37_combout  = (!\corexy|Add0~81_sumout  & (\corexy|Add0~77_sumout  & (!\corexy|Add2~117_sumout  & !\corexy|Add2~121_sumout ))) # (\corexy|Add0~81_sumout  & ((!\corexy|Add2~117_sumout ) # ((\corexy|Add0~77_sumout  & 
// !\corexy|Add2~121_sumout ))))

	.dataa(!\corexy|Add0~77_sumout ),
	.datab(!\corexy|Add0~81_sumout ),
	.datac(!\corexy|Add2~117_sumout ),
	.datad(!\corexy|Add2~121_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan0~37 .extended_lut = "off";
defparam \corexy|LessThan0~37 .lut_mask = 64'h7130713071307130;
defparam \corexy|LessThan0~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|x~9 (
// Equation(s):
// \corexy|x~9_combout  = ( \corexy|LessThan0~36_combout  & ( !\corexy|LessThan0~37_combout  & ( (!\corexy|Equal2~9_combout  & ((!\corexy|Equal2~0_combout ) # ((!\corexy|Equal2~4_combout ) # (\corexy|LessThan0~31_combout )))) ) ) ) # ( 
// !\corexy|LessThan0~36_combout  & ( !\corexy|LessThan0~37_combout  & ( (!\corexy|Equal2~4_combout  & !\corexy|Equal2~9_combout ) ) ) )

	.dataa(!\corexy|Equal2~0_combout ),
	.datab(!\corexy|Equal2~4_combout ),
	.datac(!\corexy|Equal2~9_combout ),
	.datad(!\corexy|LessThan0~31_combout ),
	.datae(!\corexy|LessThan0~36_combout ),
	.dataf(!\corexy|LessThan0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|x~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|x~9 .extended_lut = "off";
defparam \corexy|x~9 .lut_mask = 64'hC0C0E0F000000000;
defparam \corexy|x~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|x~10 (
// Equation(s):
// \corexy|x~10_combout  = ( \corexy|x~9_combout  & ( \corexy|x.01~q  & ( (!\corexy|direction_1~0_combout ) # (((\stepper_step_in_1[31]~input_o  & \corexy|x~8_combout )) # (\stepper_step_in_2[31]~input_o )) ) ) ) # ( !\corexy|x~9_combout  & ( \corexy|x.01~q  
// & ( (!\corexy|direction_1~0_combout ) # ((\stepper_step_in_1[31]~input_o  & ((\corexy|x~8_combout ) # (\stepper_step_in_2[31]~input_o )))) ) ) ) # ( \corexy|x~9_combout  & ( !\corexy|x.01~q  & ( (\corexy|direction_1~0_combout  & 
// (((\stepper_step_in_1[31]~input_o  & \corexy|x~8_combout )) # (\stepper_step_in_2[31]~input_o ))) ) ) ) # ( !\corexy|x~9_combout  & ( !\corexy|x.01~q  & ( (\corexy|direction_1~0_combout  & (\stepper_step_in_1[31]~input_o  & ((\corexy|x~8_combout ) # 
// (\stepper_step_in_2[31]~input_o )))) ) ) )

	.dataa(!\corexy|direction_1~0_combout ),
	.datab(!\stepper_step_in_2[31]~input_o ),
	.datac(!\stepper_step_in_1[31]~input_o ),
	.datad(!\corexy|x~8_combout ),
	.datae(!\corexy|x~9_combout ),
	.dataf(!\corexy|x.01~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|x~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|x~10 .extended_lut = "off";
defparam \corexy|x~10 .lut_mask = 64'h01051115ABAFBBBF;
defparam \corexy|x~10 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|x.01 (
	.clk(\clk~input_o ),
	.d(\corexy|x~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|x.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|x.01 .is_wysiwyg = "true";
defparam \corexy|x.01 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \xmax~input (
	.i(xmax),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\xmax~input_o ));
// synopsys translate_off
defparam \xmax~input .bus_hold = "false";
defparam \xmax~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan1~20 (
// Equation(s):
// \corexy|LessThan1~20_combout  = ( \corexy|LessThan1~17_combout  & ( !\corexy|LessThan1~19_combout  & ( !\corexy|Equal2~4_combout  ) ) ) # ( !\corexy|LessThan1~17_combout  & ( !\corexy|LessThan1~19_combout  & ( (!\corexy|Equal2~4_combout ) # 
// ((\corexy|LessThan1~15_combout  & ((!\corexy|Equal2~0_combout ) # (\corexy|LessThan1~13_combout )))) ) ) )

	.dataa(!\corexy|Equal2~0_combout ),
	.datab(!\corexy|LessThan1~13_combout ),
	.datac(!\corexy|Equal2~4_combout ),
	.datad(!\corexy|LessThan1~15_combout ),
	.datae(!\corexy|LessThan1~17_combout ),
	.dataf(!\corexy|LessThan1~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan1~20 .extended_lut = "off";
defparam \corexy|LessThan1~20 .lut_mask = 64'hF0FBF0F000000000;
defparam \corexy|LessThan1~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|LessThan0~38 (
// Equation(s):
// \corexy|LessThan0~38_combout  = ( \corexy|LessThan0~35_combout  & ( !\corexy|LessThan0~37_combout  & ( !\corexy|Equal2~4_combout  ) ) ) # ( !\corexy|LessThan0~35_combout  & ( !\corexy|LessThan0~37_combout  & ( (!\corexy|Equal2~4_combout ) # 
// ((\corexy|LessThan0~33_combout  & ((!\corexy|Equal2~0_combout ) # (\corexy|LessThan0~31_combout )))) ) ) )

	.dataa(!\corexy|Equal2~0_combout ),
	.datab(!\corexy|Equal2~4_combout ),
	.datac(!\corexy|LessThan0~31_combout ),
	.datad(!\corexy|LessThan0~33_combout ),
	.datae(!\corexy|LessThan0~35_combout ),
	.dataf(!\corexy|LessThan0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|LessThan0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|LessThan0~38 .extended_lut = "off";
defparam \corexy|LessThan0~38 .lut_mask = 64'hCCEFCCCC00000000;
defparam \corexy|LessThan0~38 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|x~11 (
// Equation(s):
// \corexy|x~11_combout  = ( \corexy|LessThan0~38_combout  & ( \corexy|x.10~q  & ( (!\corexy|direction_1~0_combout ) # ((!\stepper_step_in_2[31]~input_o  & ((!\stepper_step_in_1[31]~input_o ) # (!\corexy|LessThan1~20_combout )))) ) ) ) # ( 
// !\corexy|LessThan0~38_combout  & ( \corexy|x.10~q  & ( (!\corexy|direction_1~0_combout ) # ((!\stepper_step_in_1[31]~input_o ) # ((!\stepper_step_in_2[31]~input_o  & !\corexy|LessThan1~20_combout ))) ) ) ) # ( \corexy|LessThan0~38_combout  & ( 
// !\corexy|x.10~q  & ( (\corexy|direction_1~0_combout  & (!\stepper_step_in_2[31]~input_o  & ((!\stepper_step_in_1[31]~input_o ) # (!\corexy|LessThan1~20_combout )))) ) ) ) # ( !\corexy|LessThan0~38_combout  & ( !\corexy|x.10~q  & ( 
// (\corexy|direction_1~0_combout  & ((!\stepper_step_in_1[31]~input_o ) # ((!\stepper_step_in_2[31]~input_o  & !\corexy|LessThan1~20_combout )))) ) ) )

	.dataa(!\corexy|direction_1~0_combout ),
	.datab(!\stepper_step_in_2[31]~input_o ),
	.datac(!\stepper_step_in_1[31]~input_o ),
	.datad(!\corexy|LessThan1~20_combout ),
	.datae(!\corexy|LessThan0~38_combout ),
	.dataf(!\corexy|x.10~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|x~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|x~11 .extended_lut = "off";
defparam \corexy|x~11 .lut_mask = 64'h54504440FEFAEEEA;
defparam \corexy|x~11 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|x.10 (
	.clk(\clk~input_o ),
	.d(\corexy|x~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|x.10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|x.10 .is_wysiwyg = "true";
defparam \corexy|x.10 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|always0~1 (
// Equation(s):
// \corexy|always0~1_combout  = (!\xmin~input_o  & (((\xmax~input_o  & \corexy|x.10~q )))) # (\xmin~input_o  & (\corexy|x.01~q  & ((!\xmax~input_o ) # (\corexy|x.10~q ))))

	.dataa(!\xmin~input_o ),
	.datab(!\corexy|x.01~q ),
	.datac(!\xmax~input_o ),
	.datad(!\corexy|x.10~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|always0~1 .extended_lut = "off";
defparam \corexy|always0~1 .lut_mask = 64'h101B101B101B101B;
defparam \corexy|always0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|always0~2 (
// Equation(s):
// \corexy|always0~2_combout  = (!\corexy|always0~0_combout  & !\corexy|always0~1_combout )

	.dataa(!\corexy|always0~0_combout ),
	.datab(!\corexy|always0~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|always0~2 .extended_lut = "off";
defparam \corexy|always0~2 .lut_mask = 64'h8888888888888888;
defparam \corexy|always0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal0~0 (
// Equation(s):
// \corexy|Equal0~0_combout  = ( !\stepper_step_in_2[28]~input_o  & ( !\stepper_step_in_2[29]~input_o  & ( (!\stepper_step_in_2[24]~input_o  & (!\stepper_step_in_2[25]~input_o  & (!\stepper_step_in_2[26]~input_o  & !\stepper_step_in_2[27]~input_o ))) ) ) )

	.dataa(!\stepper_step_in_2[24]~input_o ),
	.datab(!\stepper_step_in_2[25]~input_o ),
	.datac(!\stepper_step_in_2[26]~input_o ),
	.datad(!\stepper_step_in_2[27]~input_o ),
	.datae(!\stepper_step_in_2[28]~input_o ),
	.dataf(!\stepper_step_in_2[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal0~0 .extended_lut = "off";
defparam \corexy|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \corexy|Equal0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal0~1 (
// Equation(s):
// \corexy|Equal0~1_combout  = ( !\stepper_step_in_2[22]~input_o  & ( !\stepper_step_in_2[23]~input_o  & ( (!\stepper_step_in_2[18]~input_o  & (!\stepper_step_in_2[19]~input_o  & (!\stepper_step_in_2[20]~input_o  & !\stepper_step_in_2[21]~input_o ))) ) ) )

	.dataa(!\stepper_step_in_2[18]~input_o ),
	.datab(!\stepper_step_in_2[19]~input_o ),
	.datac(!\stepper_step_in_2[20]~input_o ),
	.datad(!\stepper_step_in_2[21]~input_o ),
	.datae(!\stepper_step_in_2[22]~input_o ),
	.dataf(!\stepper_step_in_2[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal0~1 .extended_lut = "off";
defparam \corexy|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \corexy|Equal0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal0~2 (
// Equation(s):
// \corexy|Equal0~2_combout  = ( !\stepper_step_in_2[16]~input_o  & ( !\stepper_step_in_2[17]~input_o  & ( (!\stepper_step_in_2[12]~input_o  & (!\stepper_step_in_2[13]~input_o  & (!\stepper_step_in_2[14]~input_o  & !\stepper_step_in_2[15]~input_o ))) ) ) )

	.dataa(!\stepper_step_in_2[12]~input_o ),
	.datab(!\stepper_step_in_2[13]~input_o ),
	.datac(!\stepper_step_in_2[14]~input_o ),
	.datad(!\stepper_step_in_2[15]~input_o ),
	.datae(!\stepper_step_in_2[16]~input_o ),
	.dataf(!\stepper_step_in_2[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal0~2 .extended_lut = "off";
defparam \corexy|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \corexy|Equal0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal0~3 (
// Equation(s):
// \corexy|Equal0~3_combout  = ( !\stepper_step_in_2[4]~input_o  & ( !\stepper_step_in_2[5]~input_o  & ( (!\stepper_step_in_2[0]~input_o  & (!\stepper_step_in_2[1]~input_o  & (!\stepper_step_in_2[2]~input_o  & !\stepper_step_in_2[3]~input_o ))) ) ) )

	.dataa(!\stepper_step_in_2[0]~input_o ),
	.datab(!\stepper_step_in_2[1]~input_o ),
	.datac(!\stepper_step_in_2[2]~input_o ),
	.datad(!\stepper_step_in_2[3]~input_o ),
	.datae(!\stepper_step_in_2[4]~input_o ),
	.dataf(!\stepper_step_in_2[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal0~3 .extended_lut = "off";
defparam \corexy|Equal0~3 .lut_mask = 64'h8000000000000000;
defparam \corexy|Equal0~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal0~4 (
// Equation(s):
// \corexy|Equal0~4_combout  = ( !\stepper_step_in_2[10]~input_o  & ( !\stepper_step_in_2[11]~input_o  & ( (!\stepper_step_in_2[6]~input_o  & (!\stepper_step_in_2[7]~input_o  & (!\stepper_step_in_2[8]~input_o  & !\stepper_step_in_2[9]~input_o ))) ) ) )

	.dataa(!\stepper_step_in_2[6]~input_o ),
	.datab(!\stepper_step_in_2[7]~input_o ),
	.datac(!\stepper_step_in_2[8]~input_o ),
	.datad(!\stepper_step_in_2[9]~input_o ),
	.datae(!\stepper_step_in_2[10]~input_o ),
	.dataf(!\stepper_step_in_2[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal0~4 .extended_lut = "off";
defparam \corexy|Equal0~4 .lut_mask = 64'h8000000000000000;
defparam \corexy|Equal0~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal0~5 (
// Equation(s):
// \corexy|Equal0~5_combout  = ( \corexy|Equal0~3_combout  & ( \corexy|Equal0~4_combout  & ( (!\stepper_step_in_2[30]~input_o  & (\corexy|Equal0~0_combout  & (\corexy|Equal0~1_combout  & \corexy|Equal0~2_combout ))) ) ) )

	.dataa(!\stepper_step_in_2[30]~input_o ),
	.datab(!\corexy|Equal0~0_combout ),
	.datac(!\corexy|Equal0~1_combout ),
	.datad(!\corexy|Equal0~2_combout ),
	.datae(!\corexy|Equal0~3_combout ),
	.dataf(!\corexy|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal0~5 .extended_lut = "off";
defparam \corexy|Equal0~5 .lut_mask = 64'h0000000000000002;
defparam \corexy|Equal0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal1~0 (
// Equation(s):
// \corexy|Equal1~0_combout  = ( !\stepper_step_in_1[28]~input_o  & ( !\stepper_step_in_1[29]~input_o  & ( (!\stepper_step_in_1[24]~input_o  & (!\stepper_step_in_1[25]~input_o  & (!\stepper_step_in_1[26]~input_o  & !\stepper_step_in_1[27]~input_o ))) ) ) )

	.dataa(!\stepper_step_in_1[24]~input_o ),
	.datab(!\stepper_step_in_1[25]~input_o ),
	.datac(!\stepper_step_in_1[26]~input_o ),
	.datad(!\stepper_step_in_1[27]~input_o ),
	.datae(!\stepper_step_in_1[28]~input_o ),
	.dataf(!\stepper_step_in_1[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal1~0 .extended_lut = "off";
defparam \corexy|Equal1~0 .lut_mask = 64'h8000000000000000;
defparam \corexy|Equal1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal1~1 (
// Equation(s):
// \corexy|Equal1~1_combout  = ( !\stepper_step_in_1[22]~input_o  & ( !\stepper_step_in_1[23]~input_o  & ( (!\stepper_step_in_1[18]~input_o  & (!\stepper_step_in_1[19]~input_o  & (!\stepper_step_in_1[20]~input_o  & !\stepper_step_in_1[21]~input_o ))) ) ) )

	.dataa(!\stepper_step_in_1[18]~input_o ),
	.datab(!\stepper_step_in_1[19]~input_o ),
	.datac(!\stepper_step_in_1[20]~input_o ),
	.datad(!\stepper_step_in_1[21]~input_o ),
	.datae(!\stepper_step_in_1[22]~input_o ),
	.dataf(!\stepper_step_in_1[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal1~1 .extended_lut = "off";
defparam \corexy|Equal1~1 .lut_mask = 64'h8000000000000000;
defparam \corexy|Equal1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal1~2 (
// Equation(s):
// \corexy|Equal1~2_combout  = ( !\stepper_step_in_1[16]~input_o  & ( !\stepper_step_in_1[17]~input_o  & ( (!\stepper_step_in_1[12]~input_o  & (!\stepper_step_in_1[13]~input_o  & (!\stepper_step_in_1[14]~input_o  & !\stepper_step_in_1[15]~input_o ))) ) ) )

	.dataa(!\stepper_step_in_1[12]~input_o ),
	.datab(!\stepper_step_in_1[13]~input_o ),
	.datac(!\stepper_step_in_1[14]~input_o ),
	.datad(!\stepper_step_in_1[15]~input_o ),
	.datae(!\stepper_step_in_1[16]~input_o ),
	.dataf(!\stepper_step_in_1[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal1~2 .extended_lut = "off";
defparam \corexy|Equal1~2 .lut_mask = 64'h8000000000000000;
defparam \corexy|Equal1~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal1~3 (
// Equation(s):
// \corexy|Equal1~3_combout  = ( !\stepper_step_in_1[4]~input_o  & ( !\stepper_step_in_1[5]~input_o  & ( (!\stepper_step_in_1[0]~input_o  & (!\stepper_step_in_1[1]~input_o  & (!\stepper_step_in_1[2]~input_o  & !\stepper_step_in_1[3]~input_o ))) ) ) )

	.dataa(!\stepper_step_in_1[0]~input_o ),
	.datab(!\stepper_step_in_1[1]~input_o ),
	.datac(!\stepper_step_in_1[2]~input_o ),
	.datad(!\stepper_step_in_1[3]~input_o ),
	.datae(!\stepper_step_in_1[4]~input_o ),
	.dataf(!\stepper_step_in_1[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal1~3 .extended_lut = "off";
defparam \corexy|Equal1~3 .lut_mask = 64'h8000000000000000;
defparam \corexy|Equal1~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal1~4 (
// Equation(s):
// \corexy|Equal1~4_combout  = ( !\stepper_step_in_1[10]~input_o  & ( !\stepper_step_in_1[11]~input_o  & ( (!\stepper_step_in_1[6]~input_o  & (!\stepper_step_in_1[7]~input_o  & (!\stepper_step_in_1[8]~input_o  & !\stepper_step_in_1[9]~input_o ))) ) ) )

	.dataa(!\stepper_step_in_1[6]~input_o ),
	.datab(!\stepper_step_in_1[7]~input_o ),
	.datac(!\stepper_step_in_1[8]~input_o ),
	.datad(!\stepper_step_in_1[9]~input_o ),
	.datae(!\stepper_step_in_1[10]~input_o ),
	.dataf(!\stepper_step_in_1[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal1~4 .extended_lut = "off";
defparam \corexy|Equal1~4 .lut_mask = 64'h8000000000000000;
defparam \corexy|Equal1~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal1~5 (
// Equation(s):
// \corexy|Equal1~5_combout  = ( \corexy|Equal1~3_combout  & ( \corexy|Equal1~4_combout  & ( (!\stepper_step_in_1[30]~input_o  & (\corexy|Equal1~0_combout  & (\corexy|Equal1~1_combout  & \corexy|Equal1~2_combout ))) ) ) )

	.dataa(!\stepper_step_in_1[30]~input_o ),
	.datab(!\corexy|Equal1~0_combout ),
	.datac(!\corexy|Equal1~1_combout ),
	.datad(!\corexy|Equal1~2_combout ),
	.datae(!\corexy|Equal1~3_combout ),
	.dataf(!\corexy|Equal1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal1~5 .extended_lut = "off";
defparam \corexy|Equal1~5 .lut_mask = 64'h0000000000000002;
defparam \corexy|Equal1~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|f~1 (
// Equation(s):
// \corexy|f~1_combout  = ( \corexy|Equal1~5_combout  & ( ((!\corexy|stepper_driving_reg_2~q  & (!\corexy|stepper_driving_reg_1~q  & !\corexy|Equal0~5_combout ))) # (\corexy|f~q ) ) ) # ( !\corexy|Equal1~5_combout  & ( ((!\corexy|stepper_driving_reg_2~q  & 
// !\corexy|stepper_driving_reg_1~q )) # (\corexy|f~q ) ) )

	.dataa(!\corexy|stepper_driving_reg_2~q ),
	.datab(!\corexy|stepper_driving_reg_1~q ),
	.datac(!\corexy|f~q ),
	.datad(!\corexy|Equal0~5_combout ),
	.datae(!\corexy|Equal1~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|f~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|f~1 .extended_lut = "off";
defparam \corexy|f~1 .lut_mask = 64'h8F8F8F0F8F8F8F0F;
defparam \corexy|f~1 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|f (
	.clk(\clk~input_o ),
	.d(\corexy|f~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\start_driving~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|f~q ),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|f .is_wysiwyg = "true";
defparam \corexy|f .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_driving_reg_1~1 (
// Equation(s):
// \corexy|stepper_driving_reg_1~1_combout  = (\start_driving~input_o  & !\corexy|f~q )

	.dataa(!\start_driving~input_o ),
	.datab(!\corexy|f~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_driving_reg_1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_driving_reg_1~1 .extended_lut = "off";
defparam \corexy|stepper_driving_reg_1~1 .lut_mask = 64'h4444444444444444;
defparam \corexy|stepper_driving_reg_1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_1[30]~input (
	.i(stepper_speed_1[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_1[30]~input_o ));
// synopsys translate_off
defparam \stepper_speed_1[30]~input .bus_hold = "false";
defparam \stepper_speed_1[30]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_1[29]~input (
	.i(stepper_speed_1[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_1[29]~input_o ));
// synopsys translate_off
defparam \stepper_speed_1[29]~input .bus_hold = "false";
defparam \stepper_speed_1[29]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_1[28]~input (
	.i(stepper_speed_1[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_1[28]~input_o ));
// synopsys translate_off
defparam \stepper_speed_1[28]~input .bus_hold = "false";
defparam \stepper_speed_1[28]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_1[27]~input (
	.i(stepper_speed_1[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_1[27]~input_o ));
// synopsys translate_off
defparam \stepper_speed_1[27]~input .bus_hold = "false";
defparam \stepper_speed_1[27]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_1[26]~input (
	.i(stepper_speed_1[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_1[26]~input_o ));
// synopsys translate_off
defparam \stepper_speed_1[26]~input .bus_hold = "false";
defparam \stepper_speed_1[26]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_1[25]~input (
	.i(stepper_speed_1[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_1[25]~input_o ));
// synopsys translate_off
defparam \stepper_speed_1[25]~input .bus_hold = "false";
defparam \stepper_speed_1[25]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_1[24]~input (
	.i(stepper_speed_1[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_1[24]~input_o ));
// synopsys translate_off
defparam \stepper_speed_1[24]~input .bus_hold = "false";
defparam \stepper_speed_1[24]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_1[23]~input (
	.i(stepper_speed_1[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_1[23]~input_o ));
// synopsys translate_off
defparam \stepper_speed_1[23]~input .bus_hold = "false";
defparam \stepper_speed_1[23]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_1[22]~input (
	.i(stepper_speed_1[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_1[22]~input_o ));
// synopsys translate_off
defparam \stepper_speed_1[22]~input .bus_hold = "false";
defparam \stepper_speed_1[22]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_1[21]~input (
	.i(stepper_speed_1[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_1[21]~input_o ));
// synopsys translate_off
defparam \stepper_speed_1[21]~input .bus_hold = "false";
defparam \stepper_speed_1[21]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_1[20]~input (
	.i(stepper_speed_1[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_1[20]~input_o ));
// synopsys translate_off
defparam \stepper_speed_1[20]~input .bus_hold = "false";
defparam \stepper_speed_1[20]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_1[19]~input (
	.i(stepper_speed_1[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_1[19]~input_o ));
// synopsys translate_off
defparam \stepper_speed_1[19]~input .bus_hold = "false";
defparam \stepper_speed_1[19]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_1[18]~input (
	.i(stepper_speed_1[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_1[18]~input_o ));
// synopsys translate_off
defparam \stepper_speed_1[18]~input .bus_hold = "false";
defparam \stepper_speed_1[18]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_1[17]~input (
	.i(stepper_speed_1[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_1[17]~input_o ));
// synopsys translate_off
defparam \stepper_speed_1[17]~input .bus_hold = "false";
defparam \stepper_speed_1[17]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_1[16]~input (
	.i(stepper_speed_1[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_1[16]~input_o ));
// synopsys translate_off
defparam \stepper_speed_1[16]~input .bus_hold = "false";
defparam \stepper_speed_1[16]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_1[15]~input (
	.i(stepper_speed_1[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_1[15]~input_o ));
// synopsys translate_off
defparam \stepper_speed_1[15]~input .bus_hold = "false";
defparam \stepper_speed_1[15]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_1[14]~input (
	.i(stepper_speed_1[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_1[14]~input_o ));
// synopsys translate_off
defparam \stepper_speed_1[14]~input .bus_hold = "false";
defparam \stepper_speed_1[14]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_1[13]~input (
	.i(stepper_speed_1[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_1[13]~input_o ));
// synopsys translate_off
defparam \stepper_speed_1[13]~input .bus_hold = "false";
defparam \stepper_speed_1[13]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_1[12]~input (
	.i(stepper_speed_1[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_1[12]~input_o ));
// synopsys translate_off
defparam \stepper_speed_1[12]~input .bus_hold = "false";
defparam \stepper_speed_1[12]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_1[11]~input (
	.i(stepper_speed_1[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_1[11]~input_o ));
// synopsys translate_off
defparam \stepper_speed_1[11]~input .bus_hold = "false";
defparam \stepper_speed_1[11]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_1[10]~input (
	.i(stepper_speed_1[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_1[10]~input_o ));
// synopsys translate_off
defparam \stepper_speed_1[10]~input .bus_hold = "false";
defparam \stepper_speed_1[10]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_1[9]~input (
	.i(stepper_speed_1[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_1[9]~input_o ));
// synopsys translate_off
defparam \stepper_speed_1[9]~input .bus_hold = "false";
defparam \stepper_speed_1[9]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_1[8]~input (
	.i(stepper_speed_1[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_1[8]~input_o ));
// synopsys translate_off
defparam \stepper_speed_1[8]~input .bus_hold = "false";
defparam \stepper_speed_1[8]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_1[7]~input (
	.i(stepper_speed_1[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_1[7]~input_o ));
// synopsys translate_off
defparam \stepper_speed_1[7]~input .bus_hold = "false";
defparam \stepper_speed_1[7]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_1[6]~input (
	.i(stepper_speed_1[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_1[6]~input_o ));
// synopsys translate_off
defparam \stepper_speed_1[6]~input .bus_hold = "false";
defparam \stepper_speed_1[6]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_1[5]~input (
	.i(stepper_speed_1[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_1[5]~input_o ));
// synopsys translate_off
defparam \stepper_speed_1[5]~input .bus_hold = "false";
defparam \stepper_speed_1[5]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_1[4]~input (
	.i(stepper_speed_1[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_1[4]~input_o ));
// synopsys translate_off
defparam \stepper_speed_1[4]~input .bus_hold = "false";
defparam \stepper_speed_1[4]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_1[3]~input (
	.i(stepper_speed_1[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_1[3]~input_o ));
// synopsys translate_off
defparam \stepper_speed_1[3]~input .bus_hold = "false";
defparam \stepper_speed_1[3]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_1[2]~input (
	.i(stepper_speed_1[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_1[2]~input_o ));
// synopsys translate_off
defparam \stepper_speed_1[2]~input .bus_hold = "false";
defparam \stepper_speed_1[2]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_1[1]~input (
	.i(stepper_speed_1[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_1[1]~input_o ));
// synopsys translate_off
defparam \stepper_speed_1[1]~input .bus_hold = "false";
defparam \stepper_speed_1[1]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_1[0]~input (
	.i(stepper_speed_1[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_1[0]~input_o ));
// synopsys translate_off
defparam \stepper_speed_1[0]~input .bus_hold = "false";
defparam \stepper_speed_1[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add1~89 (
// Equation(s):
// \corexy|Add1~89_sumout  = SUM(( \stepper_speed_1[0]~input_o  ) + ( VCC ) + ( !VCC ))
// \corexy|Add1~90  = CARRY(( \stepper_speed_1[0]~input_o  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_1[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add1~89_sumout ),
	.cout(\corexy|Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add1~89 .extended_lut = "off";
defparam \corexy|Add1~89 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add1~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add1~93 (
// Equation(s):
// \corexy|Add1~93_sumout  = SUM(( \stepper_speed_1[1]~input_o  ) + ( VCC ) + ( \corexy|Add1~90  ))
// \corexy|Add1~94  = CARRY(( \stepper_speed_1[1]~input_o  ) + ( VCC ) + ( \corexy|Add1~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_1[1]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add1~93_sumout ),
	.cout(\corexy|Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add1~93 .extended_lut = "off";
defparam \corexy|Add1~93 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add1~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add1~97 (
// Equation(s):
// \corexy|Add1~97_sumout  = SUM(( \stepper_speed_1[2]~input_o  ) + ( VCC ) + ( \corexy|Add1~94  ))
// \corexy|Add1~98  = CARRY(( \stepper_speed_1[2]~input_o  ) + ( VCC ) + ( \corexy|Add1~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_1[2]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add1~97_sumout ),
	.cout(\corexy|Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add1~97 .extended_lut = "off";
defparam \corexy|Add1~97 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add1~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add1~101 (
// Equation(s):
// \corexy|Add1~101_sumout  = SUM(( \stepper_speed_1[3]~input_o  ) + ( VCC ) + ( \corexy|Add1~98  ))
// \corexy|Add1~102  = CARRY(( \stepper_speed_1[3]~input_o  ) + ( VCC ) + ( \corexy|Add1~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_1[3]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add1~101_sumout ),
	.cout(\corexy|Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add1~101 .extended_lut = "off";
defparam \corexy|Add1~101 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add1~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add1~105 (
// Equation(s):
// \corexy|Add1~105_sumout  = SUM(( \stepper_speed_1[4]~input_o  ) + ( VCC ) + ( \corexy|Add1~102  ))
// \corexy|Add1~106  = CARRY(( \stepper_speed_1[4]~input_o  ) + ( VCC ) + ( \corexy|Add1~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_1[4]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add1~105_sumout ),
	.cout(\corexy|Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add1~105 .extended_lut = "off";
defparam \corexy|Add1~105 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add1~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add1~57 (
// Equation(s):
// \corexy|Add1~57_sumout  = SUM(( \stepper_speed_1[5]~input_o  ) + ( VCC ) + ( \corexy|Add1~106  ))
// \corexy|Add1~58  = CARRY(( \stepper_speed_1[5]~input_o  ) + ( VCC ) + ( \corexy|Add1~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_1[5]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add1~57_sumout ),
	.cout(\corexy|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add1~57 .extended_lut = "off";
defparam \corexy|Add1~57 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add1~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add1~109 (
// Equation(s):
// \corexy|Add1~109_sumout  = SUM(( \stepper_speed_1[6]~input_o  ) + ( VCC ) + ( \corexy|Add1~58  ))
// \corexy|Add1~110  = CARRY(( \stepper_speed_1[6]~input_o  ) + ( VCC ) + ( \corexy|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_1[6]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add1~109_sumout ),
	.cout(\corexy|Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add1~109 .extended_lut = "off";
defparam \corexy|Add1~109 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add1~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add1~113 (
// Equation(s):
// \corexy|Add1~113_sumout  = SUM(( \stepper_speed_1[7]~input_o  ) + ( VCC ) + ( \corexy|Add1~110  ))
// \corexy|Add1~114  = CARRY(( \stepper_speed_1[7]~input_o  ) + ( VCC ) + ( \corexy|Add1~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_1[7]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add1~113_sumout ),
	.cout(\corexy|Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add1~113 .extended_lut = "off";
defparam \corexy|Add1~113 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add1~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add1~117 (
// Equation(s):
// \corexy|Add1~117_sumout  = SUM(( \stepper_speed_1[8]~input_o  ) + ( VCC ) + ( \corexy|Add1~114  ))
// \corexy|Add1~118  = CARRY(( \stepper_speed_1[8]~input_o  ) + ( VCC ) + ( \corexy|Add1~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_1[8]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add1~117_sumout ),
	.cout(\corexy|Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add1~117 .extended_lut = "off";
defparam \corexy|Add1~117 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add1~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add1~121 (
// Equation(s):
// \corexy|Add1~121_sumout  = SUM(( \stepper_speed_1[9]~input_o  ) + ( VCC ) + ( \corexy|Add1~118  ))
// \corexy|Add1~122  = CARRY(( \stepper_speed_1[9]~input_o  ) + ( VCC ) + ( \corexy|Add1~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_1[9]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add1~121_sumout ),
	.cout(\corexy|Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add1~121 .extended_lut = "off";
defparam \corexy|Add1~121 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add1~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add1~125 (
// Equation(s):
// \corexy|Add1~125_sumout  = SUM(( \stepper_speed_1[10]~input_o  ) + ( VCC ) + ( \corexy|Add1~122  ))
// \corexy|Add1~126  = CARRY(( \stepper_speed_1[10]~input_o  ) + ( VCC ) + ( \corexy|Add1~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_1[10]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add1~125_sumout ),
	.cout(\corexy|Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add1~125 .extended_lut = "off";
defparam \corexy|Add1~125 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add1~125 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add1~61 (
// Equation(s):
// \corexy|Add1~61_sumout  = SUM(( \stepper_speed_1[11]~input_o  ) + ( VCC ) + ( \corexy|Add1~126  ))
// \corexy|Add1~62  = CARRY(( \stepper_speed_1[11]~input_o  ) + ( VCC ) + ( \corexy|Add1~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_1[11]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add1~61_sumout ),
	.cout(\corexy|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add1~61 .extended_lut = "off";
defparam \corexy|Add1~61 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add1~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add1~69 (
// Equation(s):
// \corexy|Add1~69_sumout  = SUM(( \stepper_speed_1[12]~input_o  ) + ( VCC ) + ( \corexy|Add1~62  ))
// \corexy|Add1~70  = CARRY(( \stepper_speed_1[12]~input_o  ) + ( VCC ) + ( \corexy|Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_1[12]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add1~69_sumout ),
	.cout(\corexy|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add1~69 .extended_lut = "off";
defparam \corexy|Add1~69 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add1~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add1~73 (
// Equation(s):
// \corexy|Add1~73_sumout  = SUM(( \stepper_speed_1[13]~input_o  ) + ( VCC ) + ( \corexy|Add1~70  ))
// \corexy|Add1~74  = CARRY(( \stepper_speed_1[13]~input_o  ) + ( VCC ) + ( \corexy|Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_1[13]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add1~73_sumout ),
	.cout(\corexy|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add1~73 .extended_lut = "off";
defparam \corexy|Add1~73 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add1~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add1~77 (
// Equation(s):
// \corexy|Add1~77_sumout  = SUM(( \stepper_speed_1[14]~input_o  ) + ( VCC ) + ( \corexy|Add1~74  ))
// \corexy|Add1~78  = CARRY(( \stepper_speed_1[14]~input_o  ) + ( VCC ) + ( \corexy|Add1~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_1[14]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add1~77_sumout ),
	.cout(\corexy|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add1~77 .extended_lut = "off";
defparam \corexy|Add1~77 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add1~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add1~81 (
// Equation(s):
// \corexy|Add1~81_sumout  = SUM(( \stepper_speed_1[15]~input_o  ) + ( VCC ) + ( \corexy|Add1~78  ))
// \corexy|Add1~82  = CARRY(( \stepper_speed_1[15]~input_o  ) + ( VCC ) + ( \corexy|Add1~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_1[15]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add1~81_sumout ),
	.cout(\corexy|Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add1~81 .extended_lut = "off";
defparam \corexy|Add1~81 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add1~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add1~85 (
// Equation(s):
// \corexy|Add1~85_sumout  = SUM(( \stepper_speed_1[16]~input_o  ) + ( VCC ) + ( \corexy|Add1~82  ))
// \corexy|Add1~86  = CARRY(( \stepper_speed_1[16]~input_o  ) + ( VCC ) + ( \corexy|Add1~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_1[16]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add1~85_sumout ),
	.cout(\corexy|Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add1~85 .extended_lut = "off";
defparam \corexy|Add1~85 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add1~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add1~65 (
// Equation(s):
// \corexy|Add1~65_sumout  = SUM(( \stepper_speed_1[17]~input_o  ) + ( VCC ) + ( \corexy|Add1~86  ))
// \corexy|Add1~66  = CARRY(( \stepper_speed_1[17]~input_o  ) + ( VCC ) + ( \corexy|Add1~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_1[17]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add1~65_sumout ),
	.cout(\corexy|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add1~65 .extended_lut = "off";
defparam \corexy|Add1~65 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add1~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add1~33 (
// Equation(s):
// \corexy|Add1~33_sumout  = SUM(( \stepper_speed_1[18]~input_o  ) + ( VCC ) + ( \corexy|Add1~66  ))
// \corexy|Add1~34  = CARRY(( \stepper_speed_1[18]~input_o  ) + ( VCC ) + ( \corexy|Add1~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_1[18]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add1~33_sumout ),
	.cout(\corexy|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add1~33 .extended_lut = "off";
defparam \corexy|Add1~33 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add1~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add1~37 (
// Equation(s):
// \corexy|Add1~37_sumout  = SUM(( \stepper_speed_1[19]~input_o  ) + ( VCC ) + ( \corexy|Add1~34  ))
// \corexy|Add1~38  = CARRY(( \stepper_speed_1[19]~input_o  ) + ( VCC ) + ( \corexy|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_1[19]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add1~37_sumout ),
	.cout(\corexy|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add1~37 .extended_lut = "off";
defparam \corexy|Add1~37 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add1~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add1~41 (
// Equation(s):
// \corexy|Add1~41_sumout  = SUM(( \stepper_speed_1[20]~input_o  ) + ( VCC ) + ( \corexy|Add1~38  ))
// \corexy|Add1~42  = CARRY(( \stepper_speed_1[20]~input_o  ) + ( VCC ) + ( \corexy|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_1[20]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add1~41_sumout ),
	.cout(\corexy|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add1~41 .extended_lut = "off";
defparam \corexy|Add1~41 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add1~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add1~45 (
// Equation(s):
// \corexy|Add1~45_sumout  = SUM(( \stepper_speed_1[21]~input_o  ) + ( VCC ) + ( \corexy|Add1~42  ))
// \corexy|Add1~46  = CARRY(( \stepper_speed_1[21]~input_o  ) + ( VCC ) + ( \corexy|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_1[21]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add1~45_sumout ),
	.cout(\corexy|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add1~45 .extended_lut = "off";
defparam \corexy|Add1~45 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add1~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add1~49 (
// Equation(s):
// \corexy|Add1~49_sumout  = SUM(( \stepper_speed_1[22]~input_o  ) + ( VCC ) + ( \corexy|Add1~46  ))
// \corexy|Add1~50  = CARRY(( \stepper_speed_1[22]~input_o  ) + ( VCC ) + ( \corexy|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_1[22]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add1~49_sumout ),
	.cout(\corexy|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add1~49 .extended_lut = "off";
defparam \corexy|Add1~49 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add1~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add1~53 (
// Equation(s):
// \corexy|Add1~53_sumout  = SUM(( \stepper_speed_1[23]~input_o  ) + ( VCC ) + ( \corexy|Add1~50  ))
// \corexy|Add1~54  = CARRY(( \stepper_speed_1[23]~input_o  ) + ( VCC ) + ( \corexy|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_1[23]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add1~53_sumout ),
	.cout(\corexy|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add1~53 .extended_lut = "off";
defparam \corexy|Add1~53 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add1~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add1~9 (
// Equation(s):
// \corexy|Add1~9_sumout  = SUM(( \stepper_speed_1[24]~input_o  ) + ( VCC ) + ( \corexy|Add1~54  ))
// \corexy|Add1~10  = CARRY(( \stepper_speed_1[24]~input_o  ) + ( VCC ) + ( \corexy|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_1[24]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add1~9_sumout ),
	.cout(\corexy|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add1~9 .extended_lut = "off";
defparam \corexy|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add1~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add1~13 (
// Equation(s):
// \corexy|Add1~13_sumout  = SUM(( \stepper_speed_1[25]~input_o  ) + ( VCC ) + ( \corexy|Add1~10  ))
// \corexy|Add1~14  = CARRY(( \stepper_speed_1[25]~input_o  ) + ( VCC ) + ( \corexy|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_1[25]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add1~13_sumout ),
	.cout(\corexy|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add1~13 .extended_lut = "off";
defparam \corexy|Add1~13 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add1~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add1~17 (
// Equation(s):
// \corexy|Add1~17_sumout  = SUM(( \stepper_speed_1[26]~input_o  ) + ( VCC ) + ( \corexy|Add1~14  ))
// \corexy|Add1~18  = CARRY(( \stepper_speed_1[26]~input_o  ) + ( VCC ) + ( \corexy|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_1[26]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add1~17_sumout ),
	.cout(\corexy|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add1~17 .extended_lut = "off";
defparam \corexy|Add1~17 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add1~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add1~21 (
// Equation(s):
// \corexy|Add1~21_sumout  = SUM(( \stepper_speed_1[27]~input_o  ) + ( VCC ) + ( \corexy|Add1~18  ))
// \corexy|Add1~22  = CARRY(( \stepper_speed_1[27]~input_o  ) + ( VCC ) + ( \corexy|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_1[27]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add1~21_sumout ),
	.cout(\corexy|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add1~21 .extended_lut = "off";
defparam \corexy|Add1~21 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add1~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add1~25 (
// Equation(s):
// \corexy|Add1~25_sumout  = SUM(( \stepper_speed_1[28]~input_o  ) + ( VCC ) + ( \corexy|Add1~22  ))
// \corexy|Add1~26  = CARRY(( \stepper_speed_1[28]~input_o  ) + ( VCC ) + ( \corexy|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_1[28]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add1~25_sumout ),
	.cout(\corexy|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add1~25 .extended_lut = "off";
defparam \corexy|Add1~25 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add1~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add1~29 (
// Equation(s):
// \corexy|Add1~29_sumout  = SUM(( \stepper_speed_1[29]~input_o  ) + ( VCC ) + ( \corexy|Add1~26  ))
// \corexy|Add1~30  = CARRY(( \stepper_speed_1[29]~input_o  ) + ( VCC ) + ( \corexy|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_1[29]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add1~29_sumout ),
	.cout(\corexy|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add1~29 .extended_lut = "off";
defparam \corexy|Add1~29 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add1~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add1~1 (
// Equation(s):
// \corexy|Add1~1_sumout  = SUM(( \stepper_speed_1[30]~input_o  ) + ( VCC ) + ( \corexy|Add1~30  ))
// \corexy|Add1~2  = CARRY(( \stepper_speed_1[30]~input_o  ) + ( VCC ) + ( \corexy|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_1[30]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add1~1_sumout ),
	.cout(\corexy|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add1~1 .extended_lut = "off";
defparam \corexy|Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add1~1 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_1[24] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_1[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_1[24] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_1[24] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_1[23] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_1[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_1[23] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_1[23] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_1[22] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_1[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_1[22] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_1[22] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_1[21] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_1[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_1[21] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_1[21] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_1[20] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_1[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_1[20] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_1[20] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_1[19] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_1[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_1[19] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_1[19] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_1[18] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_1[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_1[18] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_1[18] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_1[17] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_1[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_1[17] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_1[17] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_1[16] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_1[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_1[16] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_1[16] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_1[15] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_1[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_1[15] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_1[15] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_1[14] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_1[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_1[14] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_1[14] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_1[13] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_1[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_1[13] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_1[13] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_1[12] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_1[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_1[12] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_1[12] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_1[11] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_1[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_1[11] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_1[11] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_1[10] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_1[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_1[10] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_1[10] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_1[9] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_1[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_1[9] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_1[9] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_1[8] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_1[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_1[8] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_1[8] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_1[7] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_1[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_1[7] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_1[7] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_1[6] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_1[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_1[6] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_1[6] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_1[5] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_1[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_1[5] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_1[5] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_1[4] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_1[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_1[4] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_1[4] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_1[3] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_1[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_1[3] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_1[3] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_1[2] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_1[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_1[2] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_1[2] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_1[1] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_1[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_1[1] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_1[1] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_1[0] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_1[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_1[0] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_1[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add5~89 (
// Equation(s):
// \corexy|Add5~89_sumout  = SUM(( \corexy|stepper_speed_reg_1 [0] ) + ( VCC ) + ( !VCC ))
// \corexy|Add5~90  = CARRY(( \corexy|stepper_speed_reg_1 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_1 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add5~89_sumout ),
	.cout(\corexy|Add5~90 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add5~89 .extended_lut = "off";
defparam \corexy|Add5~89 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add5~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add5~93 (
// Equation(s):
// \corexy|Add5~93_sumout  = SUM(( \corexy|stepper_speed_reg_1 [1] ) + ( VCC ) + ( \corexy|Add5~90  ))
// \corexy|Add5~94  = CARRY(( \corexy|stepper_speed_reg_1 [1] ) + ( VCC ) + ( \corexy|Add5~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_1 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add5~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add5~93_sumout ),
	.cout(\corexy|Add5~94 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add5~93 .extended_lut = "off";
defparam \corexy|Add5~93 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add5~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add5~97 (
// Equation(s):
// \corexy|Add5~97_sumout  = SUM(( \corexy|stepper_speed_reg_1 [2] ) + ( VCC ) + ( \corexy|Add5~94  ))
// \corexy|Add5~98  = CARRY(( \corexy|stepper_speed_reg_1 [2] ) + ( VCC ) + ( \corexy|Add5~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_1 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add5~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add5~97_sumout ),
	.cout(\corexy|Add5~98 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add5~97 .extended_lut = "off";
defparam \corexy|Add5~97 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add5~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add5~101 (
// Equation(s):
// \corexy|Add5~101_sumout  = SUM(( \corexy|stepper_speed_reg_1 [3] ) + ( VCC ) + ( \corexy|Add5~98  ))
// \corexy|Add5~102  = CARRY(( \corexy|stepper_speed_reg_1 [3] ) + ( VCC ) + ( \corexy|Add5~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_1 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add5~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add5~101_sumout ),
	.cout(\corexy|Add5~102 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add5~101 .extended_lut = "off";
defparam \corexy|Add5~101 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add5~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add5~105 (
// Equation(s):
// \corexy|Add5~105_sumout  = SUM(( \corexy|stepper_speed_reg_1 [4] ) + ( VCC ) + ( \corexy|Add5~102  ))
// \corexy|Add5~106  = CARRY(( \corexy|stepper_speed_reg_1 [4] ) + ( VCC ) + ( \corexy|Add5~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_1 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add5~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add5~105_sumout ),
	.cout(\corexy|Add5~106 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add5~105 .extended_lut = "off";
defparam \corexy|Add5~105 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add5~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add5~57 (
// Equation(s):
// \corexy|Add5~57_sumout  = SUM(( \corexy|stepper_speed_reg_1 [5] ) + ( VCC ) + ( \corexy|Add5~106  ))
// \corexy|Add5~58  = CARRY(( \corexy|stepper_speed_reg_1 [5] ) + ( VCC ) + ( \corexy|Add5~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_1 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add5~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add5~57_sumout ),
	.cout(\corexy|Add5~58 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add5~57 .extended_lut = "off";
defparam \corexy|Add5~57 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add5~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add5~109 (
// Equation(s):
// \corexy|Add5~109_sumout  = SUM(( \corexy|stepper_speed_reg_1 [6] ) + ( VCC ) + ( \corexy|Add5~58  ))
// \corexy|Add5~110  = CARRY(( \corexy|stepper_speed_reg_1 [6] ) + ( VCC ) + ( \corexy|Add5~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_1 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add5~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add5~109_sumout ),
	.cout(\corexy|Add5~110 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add5~109 .extended_lut = "off";
defparam \corexy|Add5~109 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add5~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add5~113 (
// Equation(s):
// \corexy|Add5~113_sumout  = SUM(( \corexy|stepper_speed_reg_1 [7] ) + ( VCC ) + ( \corexy|Add5~110  ))
// \corexy|Add5~114  = CARRY(( \corexy|stepper_speed_reg_1 [7] ) + ( VCC ) + ( \corexy|Add5~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_1 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add5~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add5~113_sumout ),
	.cout(\corexy|Add5~114 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add5~113 .extended_lut = "off";
defparam \corexy|Add5~113 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add5~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add5~117 (
// Equation(s):
// \corexy|Add5~117_sumout  = SUM(( \corexy|stepper_speed_reg_1 [8] ) + ( VCC ) + ( \corexy|Add5~114  ))
// \corexy|Add5~118  = CARRY(( \corexy|stepper_speed_reg_1 [8] ) + ( VCC ) + ( \corexy|Add5~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_1 [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add5~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add5~117_sumout ),
	.cout(\corexy|Add5~118 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add5~117 .extended_lut = "off";
defparam \corexy|Add5~117 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add5~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add5~121 (
// Equation(s):
// \corexy|Add5~121_sumout  = SUM(( \corexy|stepper_speed_reg_1 [9] ) + ( VCC ) + ( \corexy|Add5~118  ))
// \corexy|Add5~122  = CARRY(( \corexy|stepper_speed_reg_1 [9] ) + ( VCC ) + ( \corexy|Add5~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_1 [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add5~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add5~121_sumout ),
	.cout(\corexy|Add5~122 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add5~121 .extended_lut = "off";
defparam \corexy|Add5~121 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add5~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add5~125 (
// Equation(s):
// \corexy|Add5~125_sumout  = SUM(( \corexy|stepper_speed_reg_1 [10] ) + ( VCC ) + ( \corexy|Add5~122  ))
// \corexy|Add5~126  = CARRY(( \corexy|stepper_speed_reg_1 [10] ) + ( VCC ) + ( \corexy|Add5~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_1 [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add5~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add5~125_sumout ),
	.cout(\corexy|Add5~126 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add5~125 .extended_lut = "off";
defparam \corexy|Add5~125 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add5~125 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add5~61 (
// Equation(s):
// \corexy|Add5~61_sumout  = SUM(( \corexy|stepper_speed_reg_1 [11] ) + ( VCC ) + ( \corexy|Add5~126  ))
// \corexy|Add5~62  = CARRY(( \corexy|stepper_speed_reg_1 [11] ) + ( VCC ) + ( \corexy|Add5~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_1 [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add5~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add5~61_sumout ),
	.cout(\corexy|Add5~62 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add5~61 .extended_lut = "off";
defparam \corexy|Add5~61 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add5~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add5~69 (
// Equation(s):
// \corexy|Add5~69_sumout  = SUM(( \corexy|stepper_speed_reg_1 [12] ) + ( VCC ) + ( \corexy|Add5~62  ))
// \corexy|Add5~70  = CARRY(( \corexy|stepper_speed_reg_1 [12] ) + ( VCC ) + ( \corexy|Add5~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_1 [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add5~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add5~69_sumout ),
	.cout(\corexy|Add5~70 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add5~69 .extended_lut = "off";
defparam \corexy|Add5~69 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add5~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add5~73 (
// Equation(s):
// \corexy|Add5~73_sumout  = SUM(( \corexy|stepper_speed_reg_1 [13] ) + ( VCC ) + ( \corexy|Add5~70  ))
// \corexy|Add5~74  = CARRY(( \corexy|stepper_speed_reg_1 [13] ) + ( VCC ) + ( \corexy|Add5~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_1 [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add5~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add5~73_sumout ),
	.cout(\corexy|Add5~74 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add5~73 .extended_lut = "off";
defparam \corexy|Add5~73 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add5~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add5~77 (
// Equation(s):
// \corexy|Add5~77_sumout  = SUM(( \corexy|stepper_speed_reg_1 [14] ) + ( VCC ) + ( \corexy|Add5~74  ))
// \corexy|Add5~78  = CARRY(( \corexy|stepper_speed_reg_1 [14] ) + ( VCC ) + ( \corexy|Add5~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_1 [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add5~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add5~77_sumout ),
	.cout(\corexy|Add5~78 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add5~77 .extended_lut = "off";
defparam \corexy|Add5~77 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add5~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add5~81 (
// Equation(s):
// \corexy|Add5~81_sumout  = SUM(( \corexy|stepper_speed_reg_1 [15] ) + ( VCC ) + ( \corexy|Add5~78  ))
// \corexy|Add5~82  = CARRY(( \corexy|stepper_speed_reg_1 [15] ) + ( VCC ) + ( \corexy|Add5~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_1 [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add5~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add5~81_sumout ),
	.cout(\corexy|Add5~82 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add5~81 .extended_lut = "off";
defparam \corexy|Add5~81 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add5~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add5~85 (
// Equation(s):
// \corexy|Add5~85_sumout  = SUM(( \corexy|stepper_speed_reg_1 [16] ) + ( VCC ) + ( \corexy|Add5~82  ))
// \corexy|Add5~86  = CARRY(( \corexy|stepper_speed_reg_1 [16] ) + ( VCC ) + ( \corexy|Add5~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_1 [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add5~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add5~85_sumout ),
	.cout(\corexy|Add5~86 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add5~85 .extended_lut = "off";
defparam \corexy|Add5~85 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add5~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add5~65 (
// Equation(s):
// \corexy|Add5~65_sumout  = SUM(( \corexy|stepper_speed_reg_1 [17] ) + ( VCC ) + ( \corexy|Add5~86  ))
// \corexy|Add5~66  = CARRY(( \corexy|stepper_speed_reg_1 [17] ) + ( VCC ) + ( \corexy|Add5~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_1 [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add5~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add5~65_sumout ),
	.cout(\corexy|Add5~66 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add5~65 .extended_lut = "off";
defparam \corexy|Add5~65 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add5~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add5~33 (
// Equation(s):
// \corexy|Add5~33_sumout  = SUM(( \corexy|stepper_speed_reg_1 [18] ) + ( VCC ) + ( \corexy|Add5~66  ))
// \corexy|Add5~34  = CARRY(( \corexy|stepper_speed_reg_1 [18] ) + ( VCC ) + ( \corexy|Add5~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_1 [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add5~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add5~33_sumout ),
	.cout(\corexy|Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add5~33 .extended_lut = "off";
defparam \corexy|Add5~33 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add5~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add5~37 (
// Equation(s):
// \corexy|Add5~37_sumout  = SUM(( \corexy|stepper_speed_reg_1 [19] ) + ( VCC ) + ( \corexy|Add5~34  ))
// \corexy|Add5~38  = CARRY(( \corexy|stepper_speed_reg_1 [19] ) + ( VCC ) + ( \corexy|Add5~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_1 [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add5~37_sumout ),
	.cout(\corexy|Add5~38 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add5~37 .extended_lut = "off";
defparam \corexy|Add5~37 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add5~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add5~41 (
// Equation(s):
// \corexy|Add5~41_sumout  = SUM(( \corexy|stepper_speed_reg_1 [20] ) + ( VCC ) + ( \corexy|Add5~38  ))
// \corexy|Add5~42  = CARRY(( \corexy|stepper_speed_reg_1 [20] ) + ( VCC ) + ( \corexy|Add5~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_1 [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add5~41_sumout ),
	.cout(\corexy|Add5~42 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add5~41 .extended_lut = "off";
defparam \corexy|Add5~41 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add5~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add5~45 (
// Equation(s):
// \corexy|Add5~45_sumout  = SUM(( \corexy|stepper_speed_reg_1 [21] ) + ( VCC ) + ( \corexy|Add5~42  ))
// \corexy|Add5~46  = CARRY(( \corexy|stepper_speed_reg_1 [21] ) + ( VCC ) + ( \corexy|Add5~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_1 [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add5~45_sumout ),
	.cout(\corexy|Add5~46 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add5~45 .extended_lut = "off";
defparam \corexy|Add5~45 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add5~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add5~49 (
// Equation(s):
// \corexy|Add5~49_sumout  = SUM(( \corexy|stepper_speed_reg_1 [22] ) + ( VCC ) + ( \corexy|Add5~46  ))
// \corexy|Add5~50  = CARRY(( \corexy|stepper_speed_reg_1 [22] ) + ( VCC ) + ( \corexy|Add5~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_1 [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add5~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add5~49_sumout ),
	.cout(\corexy|Add5~50 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add5~49 .extended_lut = "off";
defparam \corexy|Add5~49 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add5~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add5~53 (
// Equation(s):
// \corexy|Add5~53_sumout  = SUM(( \corexy|stepper_speed_reg_1 [23] ) + ( VCC ) + ( \corexy|Add5~50  ))
// \corexy|Add5~54  = CARRY(( \corexy|stepper_speed_reg_1 [23] ) + ( VCC ) + ( \corexy|Add5~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_1 [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add5~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add5~53_sumout ),
	.cout(\corexy|Add5~54 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add5~53 .extended_lut = "off";
defparam \corexy|Add5~53 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add5~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add5~9 (
// Equation(s):
// \corexy|Add5~9_sumout  = SUM(( \corexy|stepper_speed_reg_1 [24] ) + ( VCC ) + ( \corexy|Add5~54  ))
// \corexy|Add5~10  = CARRY(( \corexy|stepper_speed_reg_1 [24] ) + ( VCC ) + ( \corexy|Add5~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_1 [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add5~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add5~9_sumout ),
	.cout(\corexy|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add5~9 .extended_lut = "off";
defparam \corexy|Add5~9 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add5~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add4~89 (
// Equation(s):
// \corexy|Add4~89_sumout  = SUM(( \corexy|m_1 [0] ) + ( VCC ) + ( !VCC ))
// \corexy|Add4~90  = CARRY(( \corexy|m_1 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_1 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add4~89_sumout ),
	.cout(\corexy|Add4~90 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add4~89 .extended_lut = "off";
defparam \corexy|Add4~89 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add4~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_1~23 (
// Equation(s):
// \corexy|m_1~23_combout  = (!\corexy|Equal4~8_combout  & ((\corexy|Add4~89_sumout ))) # (\corexy|Equal4~8_combout  & (\corexy|Add5~89_sumout ))

	.dataa(!\corexy|Equal4~8_combout ),
	.datab(!\corexy|Add5~89_sumout ),
	.datac(!\corexy|Add4~89_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_1~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_1~23 .extended_lut = "off";
defparam \corexy|m_1~23 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|m_1~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_1~1 (
// Equation(s):
// \corexy|m_1~1_combout  = ( \corexy|Equal0~5_combout  & ( \corexy|Equal1~5_combout  & ( (\corexy|stepper_driving_reg_1~0_combout  & \corexy|always0~2_combout ) ) ) ) # ( !\corexy|Equal0~5_combout  & ( \corexy|Equal1~5_combout  & ( (!\corexy|f~0_combout  & 
// (\corexy|stepper_driving_reg_1~0_combout  & (\corexy|always0~2_combout ))) # (\corexy|f~0_combout  & (((\corexy|stepper_driving_reg_1~0_combout  & \corexy|always0~2_combout )) # (\corexy|stepper_driving_reg_1~1_combout ))) ) ) ) # ( 
// \corexy|Equal0~5_combout  & ( !\corexy|Equal1~5_combout  & ( (!\corexy|f~0_combout  & (\corexy|stepper_driving_reg_1~0_combout  & (\corexy|always0~2_combout ))) # (\corexy|f~0_combout  & (((\corexy|stepper_driving_reg_1~0_combout  & 
// \corexy|always0~2_combout )) # (\corexy|stepper_driving_reg_1~1_combout ))) ) ) ) # ( !\corexy|Equal0~5_combout  & ( !\corexy|Equal1~5_combout  & ( (!\corexy|f~0_combout  & (\corexy|stepper_driving_reg_1~0_combout  & (\corexy|always0~2_combout ))) # 
// (\corexy|f~0_combout  & (((\corexy|stepper_driving_reg_1~0_combout  & \corexy|always0~2_combout )) # (\corexy|stepper_driving_reg_1~1_combout ))) ) ) )

	.dataa(!\corexy|f~0_combout ),
	.datab(!\corexy|stepper_driving_reg_1~0_combout ),
	.datac(!\corexy|always0~2_combout ),
	.datad(!\corexy|stepper_driving_reg_1~1_combout ),
	.datae(!\corexy|Equal0~5_combout ),
	.dataf(!\corexy|Equal1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_1~1 .extended_lut = "off";
defparam \corexy|m_1~1 .lut_mask = 64'h0357035703570303;
defparam \corexy|m_1~1 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_1[0] (
	.clk(\clk~input_o ),
	.d(\corexy|Add1~89_sumout ),
	.asdata(\corexy|m_1~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_1[0] .is_wysiwyg = "true";
defparam \corexy|m_1[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add4~93 (
// Equation(s):
// \corexy|Add4~93_sumout  = SUM(( \corexy|m_1 [1] ) + ( VCC ) + ( \corexy|Add4~90  ))
// \corexy|Add4~94  = CARRY(( \corexy|m_1 [1] ) + ( VCC ) + ( \corexy|Add4~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_1 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add4~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add4~93_sumout ),
	.cout(\corexy|Add4~94 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add4~93 .extended_lut = "off";
defparam \corexy|Add4~93 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add4~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_1~24 (
// Equation(s):
// \corexy|m_1~24_combout  = (!\corexy|Equal4~8_combout  & ((\corexy|Add4~93_sumout ))) # (\corexy|Equal4~8_combout  & (\corexy|Add5~93_sumout ))

	.dataa(!\corexy|Equal4~8_combout ),
	.datab(!\corexy|Add5~93_sumout ),
	.datac(!\corexy|Add4~93_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_1~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_1~24 .extended_lut = "off";
defparam \corexy|m_1~24 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|m_1~24 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_1[1] (
	.clk(\clk~input_o ),
	.d(\corexy|Add1~93_sumout ),
	.asdata(\corexy|m_1~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_1[1] .is_wysiwyg = "true";
defparam \corexy|m_1[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add4~97 (
// Equation(s):
// \corexy|Add4~97_sumout  = SUM(( \corexy|m_1 [2] ) + ( VCC ) + ( \corexy|Add4~94  ))
// \corexy|Add4~98  = CARRY(( \corexy|m_1 [2] ) + ( VCC ) + ( \corexy|Add4~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_1 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add4~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add4~97_sumout ),
	.cout(\corexy|Add4~98 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add4~97 .extended_lut = "off";
defparam \corexy|Add4~97 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add4~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_1~25 (
// Equation(s):
// \corexy|m_1~25_combout  = (!\corexy|Equal4~8_combout  & ((\corexy|Add4~97_sumout ))) # (\corexy|Equal4~8_combout  & (\corexy|Add5~97_sumout ))

	.dataa(!\corexy|Equal4~8_combout ),
	.datab(!\corexy|Add5~97_sumout ),
	.datac(!\corexy|Add4~97_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_1~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_1~25 .extended_lut = "off";
defparam \corexy|m_1~25 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|m_1~25 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_1[2] (
	.clk(\clk~input_o ),
	.d(\corexy|Add1~97_sumout ),
	.asdata(\corexy|m_1~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_1[2] .is_wysiwyg = "true";
defparam \corexy|m_1[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add4~101 (
// Equation(s):
// \corexy|Add4~101_sumout  = SUM(( \corexy|m_1 [3] ) + ( VCC ) + ( \corexy|Add4~98  ))
// \corexy|Add4~102  = CARRY(( \corexy|m_1 [3] ) + ( VCC ) + ( \corexy|Add4~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_1 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add4~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add4~101_sumout ),
	.cout(\corexy|Add4~102 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add4~101 .extended_lut = "off";
defparam \corexy|Add4~101 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add4~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_1~26 (
// Equation(s):
// \corexy|m_1~26_combout  = (!\corexy|Equal4~8_combout  & ((\corexy|Add4~101_sumout ))) # (\corexy|Equal4~8_combout  & (\corexy|Add5~101_sumout ))

	.dataa(!\corexy|Equal4~8_combout ),
	.datab(!\corexy|Add5~101_sumout ),
	.datac(!\corexy|Add4~101_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_1~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_1~26 .extended_lut = "off";
defparam \corexy|m_1~26 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|m_1~26 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_1[3] (
	.clk(\clk~input_o ),
	.d(\corexy|Add1~101_sumout ),
	.asdata(\corexy|m_1~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_1[3] .is_wysiwyg = "true";
defparam \corexy|m_1[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add4~105 (
// Equation(s):
// \corexy|Add4~105_sumout  = SUM(( \corexy|m_1 [4] ) + ( VCC ) + ( \corexy|Add4~102  ))
// \corexy|Add4~106  = CARRY(( \corexy|m_1 [4] ) + ( VCC ) + ( \corexy|Add4~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_1 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add4~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add4~105_sumout ),
	.cout(\corexy|Add4~106 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add4~105 .extended_lut = "off";
defparam \corexy|Add4~105 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add4~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_1~27 (
// Equation(s):
// \corexy|m_1~27_combout  = (!\corexy|Equal4~8_combout  & ((\corexy|Add4~105_sumout ))) # (\corexy|Equal4~8_combout  & (\corexy|Add5~105_sumout ))

	.dataa(!\corexy|Equal4~8_combout ),
	.datab(!\corexy|Add5~105_sumout ),
	.datac(!\corexy|Add4~105_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_1~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_1~27 .extended_lut = "off";
defparam \corexy|m_1~27 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|m_1~27 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_1[4] (
	.clk(\clk~input_o ),
	.d(\corexy|Add1~105_sumout ),
	.asdata(\corexy|m_1~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_1[4] .is_wysiwyg = "true";
defparam \corexy|m_1[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add4~57 (
// Equation(s):
// \corexy|Add4~57_sumout  = SUM(( \corexy|m_1 [5] ) + ( VCC ) + ( \corexy|Add4~106  ))
// \corexy|Add4~58  = CARRY(( \corexy|m_1 [5] ) + ( VCC ) + ( \corexy|Add4~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_1 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add4~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add4~57_sumout ),
	.cout(\corexy|Add4~58 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add4~57 .extended_lut = "off";
defparam \corexy|Add4~57 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add4~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_1~15 (
// Equation(s):
// \corexy|m_1~15_combout  = (!\corexy|Equal4~8_combout  & ((\corexy|Add4~57_sumout ))) # (\corexy|Equal4~8_combout  & (\corexy|Add5~57_sumout ))

	.dataa(!\corexy|Equal4~8_combout ),
	.datab(!\corexy|Add5~57_sumout ),
	.datac(!\corexy|Add4~57_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_1~15 .extended_lut = "off";
defparam \corexy|m_1~15 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|m_1~15 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_1[5] (
	.clk(\clk~input_o ),
	.d(\corexy|Add1~57_sumout ),
	.asdata(\corexy|m_1~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_1[5] .is_wysiwyg = "true";
defparam \corexy|m_1[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add4~109 (
// Equation(s):
// \corexy|Add4~109_sumout  = SUM(( \corexy|m_1 [6] ) + ( VCC ) + ( \corexy|Add4~58  ))
// \corexy|Add4~110  = CARRY(( \corexy|m_1 [6] ) + ( VCC ) + ( \corexy|Add4~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_1 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add4~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add4~109_sumout ),
	.cout(\corexy|Add4~110 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add4~109 .extended_lut = "off";
defparam \corexy|Add4~109 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add4~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_1~28 (
// Equation(s):
// \corexy|m_1~28_combout  = (!\corexy|Equal4~8_combout  & ((\corexy|Add4~109_sumout ))) # (\corexy|Equal4~8_combout  & (\corexy|Add5~109_sumout ))

	.dataa(!\corexy|Equal4~8_combout ),
	.datab(!\corexy|Add5~109_sumout ),
	.datac(!\corexy|Add4~109_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_1~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_1~28 .extended_lut = "off";
defparam \corexy|m_1~28 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|m_1~28 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_1[6] (
	.clk(\clk~input_o ),
	.d(\corexy|Add1~109_sumout ),
	.asdata(\corexy|m_1~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_1[6] .is_wysiwyg = "true";
defparam \corexy|m_1[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add4~113 (
// Equation(s):
// \corexy|Add4~113_sumout  = SUM(( \corexy|m_1 [7] ) + ( VCC ) + ( \corexy|Add4~110  ))
// \corexy|Add4~114  = CARRY(( \corexy|m_1 [7] ) + ( VCC ) + ( \corexy|Add4~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_1 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add4~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add4~113_sumout ),
	.cout(\corexy|Add4~114 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add4~113 .extended_lut = "off";
defparam \corexy|Add4~113 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add4~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_1~29 (
// Equation(s):
// \corexy|m_1~29_combout  = (!\corexy|Equal4~8_combout  & ((\corexy|Add4~113_sumout ))) # (\corexy|Equal4~8_combout  & (\corexy|Add5~113_sumout ))

	.dataa(!\corexy|Equal4~8_combout ),
	.datab(!\corexy|Add5~113_sumout ),
	.datac(!\corexy|Add4~113_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_1~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_1~29 .extended_lut = "off";
defparam \corexy|m_1~29 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|m_1~29 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_1[7] (
	.clk(\clk~input_o ),
	.d(\corexy|Add1~113_sumout ),
	.asdata(\corexy|m_1~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_1[7] .is_wysiwyg = "true";
defparam \corexy|m_1[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add4~117 (
// Equation(s):
// \corexy|Add4~117_sumout  = SUM(( \corexy|m_1 [8] ) + ( VCC ) + ( \corexy|Add4~114  ))
// \corexy|Add4~118  = CARRY(( \corexy|m_1 [8] ) + ( VCC ) + ( \corexy|Add4~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_1 [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add4~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add4~117_sumout ),
	.cout(\corexy|Add4~118 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add4~117 .extended_lut = "off";
defparam \corexy|Add4~117 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add4~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_1~30 (
// Equation(s):
// \corexy|m_1~30_combout  = (!\corexy|Equal4~8_combout  & ((\corexy|Add4~117_sumout ))) # (\corexy|Equal4~8_combout  & (\corexy|Add5~117_sumout ))

	.dataa(!\corexy|Equal4~8_combout ),
	.datab(!\corexy|Add5~117_sumout ),
	.datac(!\corexy|Add4~117_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_1~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_1~30 .extended_lut = "off";
defparam \corexy|m_1~30 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|m_1~30 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_1[8] (
	.clk(\clk~input_o ),
	.d(\corexy|Add1~117_sumout ),
	.asdata(\corexy|m_1~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_1[8] .is_wysiwyg = "true";
defparam \corexy|m_1[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add4~121 (
// Equation(s):
// \corexy|Add4~121_sumout  = SUM(( \corexy|m_1 [9] ) + ( VCC ) + ( \corexy|Add4~118  ))
// \corexy|Add4~122  = CARRY(( \corexy|m_1 [9] ) + ( VCC ) + ( \corexy|Add4~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_1 [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add4~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add4~121_sumout ),
	.cout(\corexy|Add4~122 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add4~121 .extended_lut = "off";
defparam \corexy|Add4~121 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add4~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_1~31 (
// Equation(s):
// \corexy|m_1~31_combout  = (!\corexy|Equal4~8_combout  & ((\corexy|Add4~121_sumout ))) # (\corexy|Equal4~8_combout  & (\corexy|Add5~121_sumout ))

	.dataa(!\corexy|Equal4~8_combout ),
	.datab(!\corexy|Add5~121_sumout ),
	.datac(!\corexy|Add4~121_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_1~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_1~31 .extended_lut = "off";
defparam \corexy|m_1~31 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|m_1~31 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_1[9] (
	.clk(\clk~input_o ),
	.d(\corexy|Add1~121_sumout ),
	.asdata(\corexy|m_1~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_1[9] .is_wysiwyg = "true";
defparam \corexy|m_1[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add4~125 (
// Equation(s):
// \corexy|Add4~125_sumout  = SUM(( \corexy|m_1 [10] ) + ( VCC ) + ( \corexy|Add4~122  ))
// \corexy|Add4~126  = CARRY(( \corexy|m_1 [10] ) + ( VCC ) + ( \corexy|Add4~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_1 [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add4~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add4~125_sumout ),
	.cout(\corexy|Add4~126 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add4~125 .extended_lut = "off";
defparam \corexy|Add4~125 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add4~125 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_1~32 (
// Equation(s):
// \corexy|m_1~32_combout  = (!\corexy|Equal4~8_combout  & ((\corexy|Add4~125_sumout ))) # (\corexy|Equal4~8_combout  & (\corexy|Add5~125_sumout ))

	.dataa(!\corexy|Equal4~8_combout ),
	.datab(!\corexy|Add5~125_sumout ),
	.datac(!\corexy|Add4~125_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_1~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_1~32 .extended_lut = "off";
defparam \corexy|m_1~32 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|m_1~32 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_1[10] (
	.clk(\clk~input_o ),
	.d(\corexy|Add1~125_sumout ),
	.asdata(\corexy|m_1~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_1[10] .is_wysiwyg = "true";
defparam \corexy|m_1[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add4~61 (
// Equation(s):
// \corexy|Add4~61_sumout  = SUM(( \corexy|m_1 [11] ) + ( VCC ) + ( \corexy|Add4~126  ))
// \corexy|Add4~62  = CARRY(( \corexy|m_1 [11] ) + ( VCC ) + ( \corexy|Add4~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_1 [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add4~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add4~61_sumout ),
	.cout(\corexy|Add4~62 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add4~61 .extended_lut = "off";
defparam \corexy|Add4~61 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add4~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_1~16 (
// Equation(s):
// \corexy|m_1~16_combout  = (!\corexy|Equal4~8_combout  & ((\corexy|Add4~61_sumout ))) # (\corexy|Equal4~8_combout  & (\corexy|Add5~61_sumout ))

	.dataa(!\corexy|Equal4~8_combout ),
	.datab(!\corexy|Add5~61_sumout ),
	.datac(!\corexy|Add4~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_1~16 .extended_lut = "off";
defparam \corexy|m_1~16 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|m_1~16 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_1[11] (
	.clk(\clk~input_o ),
	.d(\corexy|Add1~61_sumout ),
	.asdata(\corexy|m_1~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_1[11] .is_wysiwyg = "true";
defparam \corexy|m_1[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add4~69 (
// Equation(s):
// \corexy|Add4~69_sumout  = SUM(( \corexy|m_1 [12] ) + ( VCC ) + ( \corexy|Add4~62  ))
// \corexy|Add4~70  = CARRY(( \corexy|m_1 [12] ) + ( VCC ) + ( \corexy|Add4~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_1 [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add4~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add4~69_sumout ),
	.cout(\corexy|Add4~70 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add4~69 .extended_lut = "off";
defparam \corexy|Add4~69 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add4~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_1~18 (
// Equation(s):
// \corexy|m_1~18_combout  = (!\corexy|Equal4~8_combout  & ((\corexy|Add4~69_sumout ))) # (\corexy|Equal4~8_combout  & (\corexy|Add5~69_sumout ))

	.dataa(!\corexy|Equal4~8_combout ),
	.datab(!\corexy|Add5~69_sumout ),
	.datac(!\corexy|Add4~69_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_1~18 .extended_lut = "off";
defparam \corexy|m_1~18 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|m_1~18 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_1[12] (
	.clk(\clk~input_o ),
	.d(\corexy|Add1~69_sumout ),
	.asdata(\corexy|m_1~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_1[12] .is_wysiwyg = "true";
defparam \corexy|m_1[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add4~73 (
// Equation(s):
// \corexy|Add4~73_sumout  = SUM(( \corexy|m_1 [13] ) + ( VCC ) + ( \corexy|Add4~70  ))
// \corexy|Add4~74  = CARRY(( \corexy|m_1 [13] ) + ( VCC ) + ( \corexy|Add4~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_1 [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add4~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add4~73_sumout ),
	.cout(\corexy|Add4~74 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add4~73 .extended_lut = "off";
defparam \corexy|Add4~73 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add4~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_1~19 (
// Equation(s):
// \corexy|m_1~19_combout  = (!\corexy|Equal4~8_combout  & ((\corexy|Add4~73_sumout ))) # (\corexy|Equal4~8_combout  & (\corexy|Add5~73_sumout ))

	.dataa(!\corexy|Equal4~8_combout ),
	.datab(!\corexy|Add5~73_sumout ),
	.datac(!\corexy|Add4~73_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_1~19 .extended_lut = "off";
defparam \corexy|m_1~19 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|m_1~19 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_1[13] (
	.clk(\clk~input_o ),
	.d(\corexy|Add1~73_sumout ),
	.asdata(\corexy|m_1~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_1[13] .is_wysiwyg = "true";
defparam \corexy|m_1[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add4~77 (
// Equation(s):
// \corexy|Add4~77_sumout  = SUM(( \corexy|m_1 [14] ) + ( VCC ) + ( \corexy|Add4~74  ))
// \corexy|Add4~78  = CARRY(( \corexy|m_1 [14] ) + ( VCC ) + ( \corexy|Add4~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_1 [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add4~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add4~77_sumout ),
	.cout(\corexy|Add4~78 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add4~77 .extended_lut = "off";
defparam \corexy|Add4~77 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add4~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_1~20 (
// Equation(s):
// \corexy|m_1~20_combout  = (!\corexy|Equal4~8_combout  & ((\corexy|Add4~77_sumout ))) # (\corexy|Equal4~8_combout  & (\corexy|Add5~77_sumout ))

	.dataa(!\corexy|Equal4~8_combout ),
	.datab(!\corexy|Add5~77_sumout ),
	.datac(!\corexy|Add4~77_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_1~20 .extended_lut = "off";
defparam \corexy|m_1~20 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|m_1~20 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_1[14] (
	.clk(\clk~input_o ),
	.d(\corexy|Add1~77_sumout ),
	.asdata(\corexy|m_1~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_1[14] .is_wysiwyg = "true";
defparam \corexy|m_1[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add4~81 (
// Equation(s):
// \corexy|Add4~81_sumout  = SUM(( \corexy|m_1 [15] ) + ( VCC ) + ( \corexy|Add4~78  ))
// \corexy|Add4~82  = CARRY(( \corexy|m_1 [15] ) + ( VCC ) + ( \corexy|Add4~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_1 [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add4~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add4~81_sumout ),
	.cout(\corexy|Add4~82 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add4~81 .extended_lut = "off";
defparam \corexy|Add4~81 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add4~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_1~21 (
// Equation(s):
// \corexy|m_1~21_combout  = (!\corexy|Equal4~8_combout  & ((\corexy|Add4~81_sumout ))) # (\corexy|Equal4~8_combout  & (\corexy|Add5~81_sumout ))

	.dataa(!\corexy|Equal4~8_combout ),
	.datab(!\corexy|Add5~81_sumout ),
	.datac(!\corexy|Add4~81_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_1~21 .extended_lut = "off";
defparam \corexy|m_1~21 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|m_1~21 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_1[15] (
	.clk(\clk~input_o ),
	.d(\corexy|Add1~81_sumout ),
	.asdata(\corexy|m_1~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_1[15] .is_wysiwyg = "true";
defparam \corexy|m_1[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add4~85 (
// Equation(s):
// \corexy|Add4~85_sumout  = SUM(( \corexy|m_1 [16] ) + ( VCC ) + ( \corexy|Add4~82  ))
// \corexy|Add4~86  = CARRY(( \corexy|m_1 [16] ) + ( VCC ) + ( \corexy|Add4~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_1 [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add4~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add4~85_sumout ),
	.cout(\corexy|Add4~86 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add4~85 .extended_lut = "off";
defparam \corexy|Add4~85 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add4~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_1~22 (
// Equation(s):
// \corexy|m_1~22_combout  = (!\corexy|Equal4~8_combout  & ((\corexy|Add4~85_sumout ))) # (\corexy|Equal4~8_combout  & (\corexy|Add5~85_sumout ))

	.dataa(!\corexy|Equal4~8_combout ),
	.datab(!\corexy|Add5~85_sumout ),
	.datac(!\corexy|Add4~85_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_1~22 .extended_lut = "off";
defparam \corexy|m_1~22 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|m_1~22 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_1[16] (
	.clk(\clk~input_o ),
	.d(\corexy|Add1~85_sumout ),
	.asdata(\corexy|m_1~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_1[16] .is_wysiwyg = "true";
defparam \corexy|m_1[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add4~65 (
// Equation(s):
// \corexy|Add4~65_sumout  = SUM(( \corexy|m_1 [17] ) + ( VCC ) + ( \corexy|Add4~86  ))
// \corexy|Add4~66  = CARRY(( \corexy|m_1 [17] ) + ( VCC ) + ( \corexy|Add4~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_1 [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add4~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add4~65_sumout ),
	.cout(\corexy|Add4~66 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add4~65 .extended_lut = "off";
defparam \corexy|Add4~65 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add4~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_1~17 (
// Equation(s):
// \corexy|m_1~17_combout  = ( \corexy|Add5~65_sumout  & ( \corexy|Add4~65_sumout  ) ) # ( !\corexy|Add5~65_sumout  & ( \corexy|Add4~65_sumout  & ( (!\corexy|Equal4~0_combout ) # ((!\corexy|Equal4~1_combout ) # ((!\corexy|Equal4~2_combout ) # 
// (!\corexy|Equal4~6_combout ))) ) ) ) # ( \corexy|Add5~65_sumout  & ( !\corexy|Add4~65_sumout  & ( (\corexy|Equal4~0_combout  & (\corexy|Equal4~1_combout  & (\corexy|Equal4~2_combout  & \corexy|Equal4~6_combout ))) ) ) )

	.dataa(!\corexy|Equal4~0_combout ),
	.datab(!\corexy|Equal4~1_combout ),
	.datac(!\corexy|Equal4~2_combout ),
	.datad(!\corexy|Equal4~6_combout ),
	.datae(!\corexy|Add5~65_sumout ),
	.dataf(!\corexy|Add4~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_1~17 .extended_lut = "off";
defparam \corexy|m_1~17 .lut_mask = 64'h00000001FFFEFFFF;
defparam \corexy|m_1~17 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_1[17] (
	.clk(\clk~input_o ),
	.d(\corexy|Add1~65_sumout ),
	.asdata(\corexy|m_1~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_1[17] .is_wysiwyg = "true";
defparam \corexy|m_1[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal4~3 (
// Equation(s):
// \corexy|Equal4~3_combout  = ( !\corexy|m_1 [16] & ( (!\corexy|m_1 [12] & (!\corexy|m_1 [13] & (!\corexy|m_1 [14] & !\corexy|m_1 [15]))) ) )

	.dataa(!\corexy|m_1 [12]),
	.datab(!\corexy|m_1 [13]),
	.datac(!\corexy|m_1 [14]),
	.datad(!\corexy|m_1 [15]),
	.datae(!\corexy|m_1 [16]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal4~3 .extended_lut = "off";
defparam \corexy|Equal4~3 .lut_mask = 64'h8000000080000000;
defparam \corexy|Equal4~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal4~4 (
// Equation(s):
// \corexy|Equal4~4_combout  = ( !\corexy|m_1 [4] & ( (!\corexy|m_1 [0] & (!\corexy|m_1 [1] & (!\corexy|m_1 [2] & !\corexy|m_1 [3]))) ) )

	.dataa(!\corexy|m_1 [0]),
	.datab(!\corexy|m_1 [1]),
	.datac(!\corexy|m_1 [2]),
	.datad(!\corexy|m_1 [3]),
	.datae(!\corexy|m_1 [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal4~4 .extended_lut = "off";
defparam \corexy|Equal4~4 .lut_mask = 64'h8000000080000000;
defparam \corexy|Equal4~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal4~5 (
// Equation(s):
// \corexy|Equal4~5_combout  = ( !\corexy|m_1 [10] & ( (!\corexy|m_1 [6] & (!\corexy|m_1 [7] & (!\corexy|m_1 [8] & !\corexy|m_1 [9]))) ) )

	.dataa(!\corexy|m_1 [6]),
	.datab(!\corexy|m_1 [7]),
	.datac(!\corexy|m_1 [8]),
	.datad(!\corexy|m_1 [9]),
	.datae(!\corexy|m_1 [10]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal4~5 .extended_lut = "off";
defparam \corexy|Equal4~5 .lut_mask = 64'h8000000080000000;
defparam \corexy|Equal4~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal4~6 (
// Equation(s):
// \corexy|Equal4~6_combout  = ( \corexy|Equal4~4_combout  & ( \corexy|Equal4~5_combout  & ( (!\corexy|m_1 [5] & (!\corexy|m_1 [11] & (!\corexy|m_1 [17] & \corexy|Equal4~3_combout ))) ) ) )

	.dataa(!\corexy|m_1 [5]),
	.datab(!\corexy|m_1 [11]),
	.datac(!\corexy|m_1 [17]),
	.datad(!\corexy|Equal4~3_combout ),
	.datae(!\corexy|Equal4~4_combout ),
	.dataf(!\corexy|Equal4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal4~6 .extended_lut = "off";
defparam \corexy|Equal4~6 .lut_mask = 64'h0000000000000080;
defparam \corexy|Equal4~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add4~33 (
// Equation(s):
// \corexy|Add4~33_sumout  = SUM(( \corexy|m_1 [18] ) + ( VCC ) + ( \corexy|Add4~66  ))
// \corexy|Add4~34  = CARRY(( \corexy|m_1 [18] ) + ( VCC ) + ( \corexy|Add4~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_1 [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add4~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add4~33_sumout ),
	.cout(\corexy|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add4~33 .extended_lut = "off";
defparam \corexy|Add4~33 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add4~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_1~9 (
// Equation(s):
// \corexy|m_1~9_combout  = ( \corexy|Add5~33_sumout  & ( \corexy|Add4~33_sumout  ) ) # ( !\corexy|Add5~33_sumout  & ( \corexy|Add4~33_sumout  & ( (!\corexy|Equal4~0_combout ) # ((!\corexy|Equal4~1_combout ) # ((!\corexy|Equal4~2_combout ) # 
// (!\corexy|Equal4~6_combout ))) ) ) ) # ( \corexy|Add5~33_sumout  & ( !\corexy|Add4~33_sumout  & ( (\corexy|Equal4~0_combout  & (\corexy|Equal4~1_combout  & (\corexy|Equal4~2_combout  & \corexy|Equal4~6_combout ))) ) ) )

	.dataa(!\corexy|Equal4~0_combout ),
	.datab(!\corexy|Equal4~1_combout ),
	.datac(!\corexy|Equal4~2_combout ),
	.datad(!\corexy|Equal4~6_combout ),
	.datae(!\corexy|Add5~33_sumout ),
	.dataf(!\corexy|Add4~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_1~9 .extended_lut = "off";
defparam \corexy|m_1~9 .lut_mask = 64'h00000001FFFEFFFF;
defparam \corexy|m_1~9 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_1[18] (
	.clk(\clk~input_o ),
	.d(\corexy|Add1~33_sumout ),
	.asdata(\corexy|m_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_1[18] .is_wysiwyg = "true";
defparam \corexy|m_1[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal4~2 (
// Equation(s):
// \corexy|Equal4~2_combout  = ( !\corexy|m_1 [22] & ( !\corexy|m_1 [23] & ( (!\corexy|m_1 [18] & (!\corexy|m_1 [19] & (!\corexy|m_1 [20] & !\corexy|m_1 [21]))) ) ) )

	.dataa(!\corexy|m_1 [18]),
	.datab(!\corexy|m_1 [19]),
	.datac(!\corexy|m_1 [20]),
	.datad(!\corexy|m_1 [21]),
	.datae(!\corexy|m_1 [22]),
	.dataf(!\corexy|m_1 [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal4~2 .extended_lut = "off";
defparam \corexy|Equal4~2 .lut_mask = 64'h8000000000000000;
defparam \corexy|Equal4~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add4~37 (
// Equation(s):
// \corexy|Add4~37_sumout  = SUM(( \corexy|m_1 [19] ) + ( VCC ) + ( \corexy|Add4~34  ))
// \corexy|Add4~38  = CARRY(( \corexy|m_1 [19] ) + ( VCC ) + ( \corexy|Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_1 [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add4~37_sumout ),
	.cout(\corexy|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add4~37 .extended_lut = "off";
defparam \corexy|Add4~37 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add4~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_1~10 (
// Equation(s):
// \corexy|m_1~10_combout  = ( \corexy|Add5~37_sumout  & ( \corexy|Add4~37_sumout  ) ) # ( !\corexy|Add5~37_sumout  & ( \corexy|Add4~37_sumout  & ( (!\corexy|Equal4~0_combout ) # ((!\corexy|Equal4~1_combout ) # ((!\corexy|Equal4~2_combout ) # 
// (!\corexy|Equal4~6_combout ))) ) ) ) # ( \corexy|Add5~37_sumout  & ( !\corexy|Add4~37_sumout  & ( (\corexy|Equal4~0_combout  & (\corexy|Equal4~1_combout  & (\corexy|Equal4~2_combout  & \corexy|Equal4~6_combout ))) ) ) )

	.dataa(!\corexy|Equal4~0_combout ),
	.datab(!\corexy|Equal4~1_combout ),
	.datac(!\corexy|Equal4~2_combout ),
	.datad(!\corexy|Equal4~6_combout ),
	.datae(!\corexy|Add5~37_sumout ),
	.dataf(!\corexy|Add4~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_1~10 .extended_lut = "off";
defparam \corexy|m_1~10 .lut_mask = 64'h00000001FFFEFFFF;
defparam \corexy|m_1~10 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_1[19] (
	.clk(\clk~input_o ),
	.d(\corexy|Add1~37_sumout ),
	.asdata(\corexy|m_1~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_1[19] .is_wysiwyg = "true";
defparam \corexy|m_1[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add4~41 (
// Equation(s):
// \corexy|Add4~41_sumout  = SUM(( \corexy|m_1 [20] ) + ( VCC ) + ( \corexy|Add4~38  ))
// \corexy|Add4~42  = CARRY(( \corexy|m_1 [20] ) + ( VCC ) + ( \corexy|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_1 [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add4~41_sumout ),
	.cout(\corexy|Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add4~41 .extended_lut = "off";
defparam \corexy|Add4~41 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add4~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_1~11 (
// Equation(s):
// \corexy|m_1~11_combout  = (!\corexy|Equal4~0_combout  & (((\corexy|Add4~41_sumout )))) # (\corexy|Equal4~0_combout  & ((!\corexy|Equal4~7_combout  & ((\corexy|Add4~41_sumout ))) # (\corexy|Equal4~7_combout  & (\corexy|Add5~41_sumout ))))

	.dataa(!\corexy|Equal4~0_combout ),
	.datab(!\corexy|Equal4~7_combout ),
	.datac(!\corexy|Add5~41_sumout ),
	.datad(!\corexy|Add4~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_1~11 .extended_lut = "off";
defparam \corexy|m_1~11 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \corexy|m_1~11 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_1[20] (
	.clk(\clk~input_o ),
	.d(\corexy|Add1~41_sumout ),
	.asdata(\corexy|m_1~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_1[20] .is_wysiwyg = "true";
defparam \corexy|m_1[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add4~45 (
// Equation(s):
// \corexy|Add4~45_sumout  = SUM(( \corexy|m_1 [21] ) + ( VCC ) + ( \corexy|Add4~42  ))
// \corexy|Add4~46  = CARRY(( \corexy|m_1 [21] ) + ( VCC ) + ( \corexy|Add4~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_1 [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add4~45_sumout ),
	.cout(\corexy|Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add4~45 .extended_lut = "off";
defparam \corexy|Add4~45 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add4~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_1~12 (
// Equation(s):
// \corexy|m_1~12_combout  = (!\corexy|Equal4~0_combout  & (((\corexy|Add4~45_sumout )))) # (\corexy|Equal4~0_combout  & ((!\corexy|Equal4~7_combout  & ((\corexy|Add4~45_sumout ))) # (\corexy|Equal4~7_combout  & (\corexy|Add5~45_sumout ))))

	.dataa(!\corexy|Equal4~0_combout ),
	.datab(!\corexy|Equal4~7_combout ),
	.datac(!\corexy|Add5~45_sumout ),
	.datad(!\corexy|Add4~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_1~12 .extended_lut = "off";
defparam \corexy|m_1~12 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \corexy|m_1~12 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_1[21] (
	.clk(\clk~input_o ),
	.d(\corexy|Add1~45_sumout ),
	.asdata(\corexy|m_1~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_1[21] .is_wysiwyg = "true";
defparam \corexy|m_1[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add4~49 (
// Equation(s):
// \corexy|Add4~49_sumout  = SUM(( \corexy|m_1 [22] ) + ( VCC ) + ( \corexy|Add4~46  ))
// \corexy|Add4~50  = CARRY(( \corexy|m_1 [22] ) + ( VCC ) + ( \corexy|Add4~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_1 [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add4~49_sumout ),
	.cout(\corexy|Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add4~49 .extended_lut = "off";
defparam \corexy|Add4~49 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add4~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_1~13 (
// Equation(s):
// \corexy|m_1~13_combout  = (!\corexy|Equal4~0_combout  & (((\corexy|Add4~49_sumout )))) # (\corexy|Equal4~0_combout  & ((!\corexy|Equal4~7_combout  & ((\corexy|Add4~49_sumout ))) # (\corexy|Equal4~7_combout  & (\corexy|Add5~49_sumout ))))

	.dataa(!\corexy|Equal4~0_combout ),
	.datab(!\corexy|Equal4~7_combout ),
	.datac(!\corexy|Add5~49_sumout ),
	.datad(!\corexy|Add4~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_1~13 .extended_lut = "off";
defparam \corexy|m_1~13 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \corexy|m_1~13 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_1[22] (
	.clk(\clk~input_o ),
	.d(\corexy|Add1~49_sumout ),
	.asdata(\corexy|m_1~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_1[22] .is_wysiwyg = "true";
defparam \corexy|m_1[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add4~53 (
// Equation(s):
// \corexy|Add4~53_sumout  = SUM(( \corexy|m_1 [23] ) + ( VCC ) + ( \corexy|Add4~50  ))
// \corexy|Add4~54  = CARRY(( \corexy|m_1 [23] ) + ( VCC ) + ( \corexy|Add4~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_1 [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add4~53_sumout ),
	.cout(\corexy|Add4~54 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add4~53 .extended_lut = "off";
defparam \corexy|Add4~53 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add4~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_1~14 (
// Equation(s):
// \corexy|m_1~14_combout  = (!\corexy|Equal4~0_combout  & (((\corexy|Add4~53_sumout )))) # (\corexy|Equal4~0_combout  & ((!\corexy|Equal4~7_combout  & ((\corexy|Add4~53_sumout ))) # (\corexy|Equal4~7_combout  & (\corexy|Add5~53_sumout ))))

	.dataa(!\corexy|Equal4~0_combout ),
	.datab(!\corexy|Equal4~7_combout ),
	.datac(!\corexy|Add5~53_sumout ),
	.datad(!\corexy|Add4~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_1~14 .extended_lut = "off";
defparam \corexy|m_1~14 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \corexy|m_1~14 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_1[23] (
	.clk(\clk~input_o ),
	.d(\corexy|Add1~53_sumout ),
	.asdata(\corexy|m_1~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_1[23] .is_wysiwyg = "true";
defparam \corexy|m_1[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add4~9 (
// Equation(s):
// \corexy|Add4~9_sumout  = SUM(( \corexy|m_1 [24] ) + ( VCC ) + ( \corexy|Add4~54  ))
// \corexy|Add4~10  = CARRY(( \corexy|m_1 [24] ) + ( VCC ) + ( \corexy|Add4~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_1 [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add4~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add4~9_sumout ),
	.cout(\corexy|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add4~9 .extended_lut = "off";
defparam \corexy|Add4~9 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add4~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_1~3 (
// Equation(s):
// \corexy|m_1~3_combout  = (!\corexy|Equal4~0_combout  & (((\corexy|Add4~9_sumout )))) # (\corexy|Equal4~0_combout  & ((!\corexy|Equal4~7_combout  & ((\corexy|Add4~9_sumout ))) # (\corexy|Equal4~7_combout  & (\corexy|Add5~9_sumout ))))

	.dataa(!\corexy|Equal4~0_combout ),
	.datab(!\corexy|Equal4~7_combout ),
	.datac(!\corexy|Add5~9_sumout ),
	.datad(!\corexy|Add4~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_1~3 .extended_lut = "off";
defparam \corexy|m_1~3 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \corexy|m_1~3 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_1[24] (
	.clk(\clk~input_o ),
	.d(\corexy|Add1~9_sumout ),
	.asdata(\corexy|m_1~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_1[24] .is_wysiwyg = "true";
defparam \corexy|m_1[24] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_1[25] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_1[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_1[25] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_1[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add5~13 (
// Equation(s):
// \corexy|Add5~13_sumout  = SUM(( \corexy|stepper_speed_reg_1 [25] ) + ( VCC ) + ( \corexy|Add5~10  ))
// \corexy|Add5~14  = CARRY(( \corexy|stepper_speed_reg_1 [25] ) + ( VCC ) + ( \corexy|Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_1 [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add5~13_sumout ),
	.cout(\corexy|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add5~13 .extended_lut = "off";
defparam \corexy|Add5~13 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add5~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add4~13 (
// Equation(s):
// \corexy|Add4~13_sumout  = SUM(( \corexy|m_1 [25] ) + ( VCC ) + ( \corexy|Add4~10  ))
// \corexy|Add4~14  = CARRY(( \corexy|m_1 [25] ) + ( VCC ) + ( \corexy|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_1 [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add4~13_sumout ),
	.cout(\corexy|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add4~13 .extended_lut = "off";
defparam \corexy|Add4~13 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add4~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_1~4 (
// Equation(s):
// \corexy|m_1~4_combout  = (!\corexy|Equal4~0_combout  & (((\corexy|Add4~13_sumout )))) # (\corexy|Equal4~0_combout  & ((!\corexy|Equal4~7_combout  & ((\corexy|Add4~13_sumout ))) # (\corexy|Equal4~7_combout  & (\corexy|Add5~13_sumout ))))

	.dataa(!\corexy|Equal4~0_combout ),
	.datab(!\corexy|Equal4~7_combout ),
	.datac(!\corexy|Add5~13_sumout ),
	.datad(!\corexy|Add4~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_1~4 .extended_lut = "off";
defparam \corexy|m_1~4 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \corexy|m_1~4 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_1[25] (
	.clk(\clk~input_o ),
	.d(\corexy|Add1~13_sumout ),
	.asdata(\corexy|m_1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_1[25] .is_wysiwyg = "true";
defparam \corexy|m_1[25] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_1[26] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_1[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_1[26] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_1[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add5~17 (
// Equation(s):
// \corexy|Add5~17_sumout  = SUM(( \corexy|stepper_speed_reg_1 [26] ) + ( VCC ) + ( \corexy|Add5~14  ))
// \corexy|Add5~18  = CARRY(( \corexy|stepper_speed_reg_1 [26] ) + ( VCC ) + ( \corexy|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_1 [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add5~17_sumout ),
	.cout(\corexy|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add5~17 .extended_lut = "off";
defparam \corexy|Add5~17 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add5~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add4~17 (
// Equation(s):
// \corexy|Add4~17_sumout  = SUM(( \corexy|m_1 [26] ) + ( VCC ) + ( \corexy|Add4~14  ))
// \corexy|Add4~18  = CARRY(( \corexy|m_1 [26] ) + ( VCC ) + ( \corexy|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_1 [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add4~17_sumout ),
	.cout(\corexy|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add4~17 .extended_lut = "off";
defparam \corexy|Add4~17 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add4~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_1~5 (
// Equation(s):
// \corexy|m_1~5_combout  = (!\corexy|Equal4~0_combout  & (((\corexy|Add4~17_sumout )))) # (\corexy|Equal4~0_combout  & ((!\corexy|Equal4~7_combout  & ((\corexy|Add4~17_sumout ))) # (\corexy|Equal4~7_combout  & (\corexy|Add5~17_sumout ))))

	.dataa(!\corexy|Equal4~0_combout ),
	.datab(!\corexy|Equal4~7_combout ),
	.datac(!\corexy|Add5~17_sumout ),
	.datad(!\corexy|Add4~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_1~5 .extended_lut = "off";
defparam \corexy|m_1~5 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \corexy|m_1~5 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_1[26] (
	.clk(\clk~input_o ),
	.d(\corexy|Add1~17_sumout ),
	.asdata(\corexy|m_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_1[26] .is_wysiwyg = "true";
defparam \corexy|m_1[26] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_1[27] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_1[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_1[27] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_1[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add5~21 (
// Equation(s):
// \corexy|Add5~21_sumout  = SUM(( \corexy|stepper_speed_reg_1 [27] ) + ( VCC ) + ( \corexy|Add5~18  ))
// \corexy|Add5~22  = CARRY(( \corexy|stepper_speed_reg_1 [27] ) + ( VCC ) + ( \corexy|Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_1 [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add5~21_sumout ),
	.cout(\corexy|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add5~21 .extended_lut = "off";
defparam \corexy|Add5~21 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add5~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add4~21 (
// Equation(s):
// \corexy|Add4~21_sumout  = SUM(( \corexy|m_1 [27] ) + ( VCC ) + ( \corexy|Add4~18  ))
// \corexy|Add4~22  = CARRY(( \corexy|m_1 [27] ) + ( VCC ) + ( \corexy|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_1 [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add4~21_sumout ),
	.cout(\corexy|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add4~21 .extended_lut = "off";
defparam \corexy|Add4~21 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add4~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_1~6 (
// Equation(s):
// \corexy|m_1~6_combout  = (!\corexy|Equal4~0_combout  & (((\corexy|Add4~21_sumout )))) # (\corexy|Equal4~0_combout  & ((!\corexy|Equal4~7_combout  & ((\corexy|Add4~21_sumout ))) # (\corexy|Equal4~7_combout  & (\corexy|Add5~21_sumout ))))

	.dataa(!\corexy|Equal4~0_combout ),
	.datab(!\corexy|Equal4~7_combout ),
	.datac(!\corexy|Add5~21_sumout ),
	.datad(!\corexy|Add4~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_1~6 .extended_lut = "off";
defparam \corexy|m_1~6 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \corexy|m_1~6 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_1[27] (
	.clk(\clk~input_o ),
	.d(\corexy|Add1~21_sumout ),
	.asdata(\corexy|m_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_1[27] .is_wysiwyg = "true";
defparam \corexy|m_1[27] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_1[28] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_1[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_1[28] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_1[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add5~25 (
// Equation(s):
// \corexy|Add5~25_sumout  = SUM(( \corexy|stepper_speed_reg_1 [28] ) + ( VCC ) + ( \corexy|Add5~22  ))
// \corexy|Add5~26  = CARRY(( \corexy|stepper_speed_reg_1 [28] ) + ( VCC ) + ( \corexy|Add5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_1 [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add5~25_sumout ),
	.cout(\corexy|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add5~25 .extended_lut = "off";
defparam \corexy|Add5~25 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add5~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add4~25 (
// Equation(s):
// \corexy|Add4~25_sumout  = SUM(( \corexy|m_1 [28] ) + ( VCC ) + ( \corexy|Add4~22  ))
// \corexy|Add4~26  = CARRY(( \corexy|m_1 [28] ) + ( VCC ) + ( \corexy|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_1 [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add4~25_sumout ),
	.cout(\corexy|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add4~25 .extended_lut = "off";
defparam \corexy|Add4~25 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add4~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_1~7 (
// Equation(s):
// \corexy|m_1~7_combout  = (!\corexy|Equal4~0_combout  & (((\corexy|Add4~25_sumout )))) # (\corexy|Equal4~0_combout  & ((!\corexy|Equal4~7_combout  & ((\corexy|Add4~25_sumout ))) # (\corexy|Equal4~7_combout  & (\corexy|Add5~25_sumout ))))

	.dataa(!\corexy|Equal4~0_combout ),
	.datab(!\corexy|Equal4~7_combout ),
	.datac(!\corexy|Add5~25_sumout ),
	.datad(!\corexy|Add4~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_1~7 .extended_lut = "off";
defparam \corexy|m_1~7 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \corexy|m_1~7 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_1[28] (
	.clk(\clk~input_o ),
	.d(\corexy|Add1~25_sumout ),
	.asdata(\corexy|m_1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_1[28] .is_wysiwyg = "true";
defparam \corexy|m_1[28] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_1[29] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_1[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_1[29] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_1[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add5~29 (
// Equation(s):
// \corexy|Add5~29_sumout  = SUM(( \corexy|stepper_speed_reg_1 [29] ) + ( VCC ) + ( \corexy|Add5~26  ))
// \corexy|Add5~30  = CARRY(( \corexy|stepper_speed_reg_1 [29] ) + ( VCC ) + ( \corexy|Add5~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_1 [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add5~29_sumout ),
	.cout(\corexy|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add5~29 .extended_lut = "off";
defparam \corexy|Add5~29 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add5~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add4~29 (
// Equation(s):
// \corexy|Add4~29_sumout  = SUM(( \corexy|m_1 [29] ) + ( VCC ) + ( \corexy|Add4~26  ))
// \corexy|Add4~30  = CARRY(( \corexy|m_1 [29] ) + ( VCC ) + ( \corexy|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_1 [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add4~29_sumout ),
	.cout(\corexy|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add4~29 .extended_lut = "off";
defparam \corexy|Add4~29 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add4~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_1~8 (
// Equation(s):
// \corexy|m_1~8_combout  = (!\corexy|Equal4~0_combout  & (((\corexy|Add4~29_sumout )))) # (\corexy|Equal4~0_combout  & ((!\corexy|Equal4~7_combout  & ((\corexy|Add4~29_sumout ))) # (\corexy|Equal4~7_combout  & (\corexy|Add5~29_sumout ))))

	.dataa(!\corexy|Equal4~0_combout ),
	.datab(!\corexy|Equal4~7_combout ),
	.datac(!\corexy|Add5~29_sumout ),
	.datad(!\corexy|Add4~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_1~8 .extended_lut = "off";
defparam \corexy|m_1~8 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \corexy|m_1~8 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_1[29] (
	.clk(\clk~input_o ),
	.d(\corexy|Add1~29_sumout ),
	.asdata(\corexy|m_1~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_1[29] .is_wysiwyg = "true";
defparam \corexy|m_1[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal4~1 (
// Equation(s):
// \corexy|Equal4~1_combout  = ( !\corexy|m_1 [28] & ( !\corexy|m_1 [29] & ( (!\corexy|m_1 [24] & (!\corexy|m_1 [25] & (!\corexy|m_1 [26] & !\corexy|m_1 [27]))) ) ) )

	.dataa(!\corexy|m_1 [24]),
	.datab(!\corexy|m_1 [25]),
	.datac(!\corexy|m_1 [26]),
	.datad(!\corexy|m_1 [27]),
	.datae(!\corexy|m_1 [28]),
	.dataf(!\corexy|m_1 [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal4~1 .extended_lut = "off";
defparam \corexy|Equal4~1 .lut_mask = 64'h8000000000000000;
defparam \corexy|Equal4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal4~7 (
// Equation(s):
// \corexy|Equal4~7_combout  = (\corexy|Equal4~1_combout  & (\corexy|Equal4~2_combout  & \corexy|Equal4~6_combout ))

	.dataa(!\corexy|Equal4~1_combout ),
	.datab(!\corexy|Equal4~2_combout ),
	.datac(!\corexy|Equal4~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal4~7 .extended_lut = "off";
defparam \corexy|Equal4~7 .lut_mask = 64'h0101010101010101;
defparam \corexy|Equal4~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal4~8 (
// Equation(s):
// \corexy|Equal4~8_combout  = (\corexy|Equal4~0_combout  & \corexy|Equal4~7_combout )

	.dataa(!\corexy|Equal4~0_combout ),
	.datab(!\corexy|Equal4~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal4~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal4~8 .extended_lut = "off";
defparam \corexy|Equal4~8 .lut_mask = 64'h1111111111111111;
defparam \corexy|Equal4~8 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_1[30] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_1[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_1[30] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_1[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add5~1 (
// Equation(s):
// \corexy|Add5~1_sumout  = SUM(( \corexy|stepper_speed_reg_1 [30] ) + ( VCC ) + ( \corexy|Add5~30  ))
// \corexy|Add5~2  = CARRY(( \corexy|stepper_speed_reg_1 [30] ) + ( VCC ) + ( \corexy|Add5~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_1 [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add5~1_sumout ),
	.cout(\corexy|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add5~1 .extended_lut = "off";
defparam \corexy|Add5~1 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add5~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add4~1 (
// Equation(s):
// \corexy|Add4~1_sumout  = SUM(( \corexy|m_1 [30] ) + ( VCC ) + ( \corexy|Add4~30  ))
// \corexy|Add4~2  = CARRY(( \corexy|m_1 [30] ) + ( VCC ) + ( \corexy|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_1 [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add4~1_sumout ),
	.cout(\corexy|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add4~1 .extended_lut = "off";
defparam \corexy|Add4~1 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_1~0 (
// Equation(s):
// \corexy|m_1~0_combout  = (!\corexy|Equal4~8_combout  & ((\corexy|Add4~1_sumout ))) # (\corexy|Equal4~8_combout  & (\corexy|Add5~1_sumout ))

	.dataa(!\corexy|Equal4~8_combout ),
	.datab(!\corexy|Add5~1_sumout ),
	.datac(!\corexy|Add4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_1~0 .extended_lut = "off";
defparam \corexy|m_1~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|m_1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_1[30] (
	.clk(\clk~input_o ),
	.d(\corexy|Add1~1_sumout ),
	.asdata(\corexy|m_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_1[30] .is_wysiwyg = "true";
defparam \corexy|m_1[30] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_1[31]~input (
	.i(stepper_speed_1[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_1[31]~input_o ));
// synopsys translate_off
defparam \stepper_speed_1[31]~input .bus_hold = "false";
defparam \stepper_speed_1[31]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add1~5 (
// Equation(s):
// \corexy|Add1~5_sumout  = SUM(( \stepper_speed_1[31]~input_o  ) + ( VCC ) + ( \corexy|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_1[31]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Add1~5 .extended_lut = "off";
defparam \corexy|Add1~5 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add1~5 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_1[31] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_1[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_1[31] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_1[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add5~5 (
// Equation(s):
// \corexy|Add5~5_sumout  = SUM(( \corexy|stepper_speed_reg_1 [31] ) + ( VCC ) + ( \corexy|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_1 [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add5~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Add5~5 .extended_lut = "off";
defparam \corexy|Add5~5 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add5~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add4~5 (
// Equation(s):
// \corexy|Add4~5_sumout  = SUM(( \corexy|m_1 [31] ) + ( VCC ) + ( \corexy|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_1 [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add4~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Add4~5 .extended_lut = "off";
defparam \corexy|Add4~5 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add4~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_1~2 (
// Equation(s):
// \corexy|m_1~2_combout  = (!\corexy|Equal4~8_combout  & ((\corexy|Add4~5_sumout ))) # (\corexy|Equal4~8_combout  & (\corexy|Add5~5_sumout ))

	.dataa(!\corexy|Equal4~8_combout ),
	.datab(!\corexy|Add5~5_sumout ),
	.datac(!\corexy|Add4~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_1~2 .extended_lut = "off";
defparam \corexy|m_1~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|m_1~2 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_1[31] (
	.clk(\clk~input_o ),
	.d(\corexy|Add1~5_sumout ),
	.asdata(\corexy|m_1~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_1[31] .is_wysiwyg = "true";
defparam \corexy|m_1[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal4~0 (
// Equation(s):
// \corexy|Equal4~0_combout  = (!\corexy|m_1 [30] & !\corexy|m_1 [31])

	.dataa(!\corexy|m_1 [30]),
	.datab(!\corexy|m_1 [31]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal4~0 .extended_lut = "off";
defparam \corexy|Equal4~0 .lut_mask = 64'h8888888888888888;
defparam \corexy|Equal4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add8~37 (
// Equation(s):
// \corexy|Add8~37_sumout  = SUM(( \corexy|n_1 [9] ) + ( VCC ) + ( \corexy|Add8~34  ))
// \corexy|Add8~38  = CARRY(( \corexy|n_1 [9] ) + ( VCC ) + ( \corexy|Add8~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_1 [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add8~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add8~37_sumout ),
	.cout(\corexy|Add8~38 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add8~37 .extended_lut = "off";
defparam \corexy|Add8~37 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add8~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add8~41 (
// Equation(s):
// \corexy|Add8~41_sumout  = SUM(( \corexy|n_1 [10] ) + ( VCC ) + ( \corexy|Add8~38  ))
// \corexy|Add8~42  = CARRY(( \corexy|n_1 [10] ) + ( VCC ) + ( \corexy|Add8~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_1 [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add8~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add8~41_sumout ),
	.cout(\corexy|Add8~42 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add8~41 .extended_lut = "off";
defparam \corexy|Add8~41 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add8~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_1~10 (
// Equation(s):
// \corexy|n_1~10_combout  = (!\corexy|signal_1~q  & (\corexy|n_1 [10])) # (\corexy|signal_1~q  & ((\corexy|Add8~41_sumout )))

	.dataa(!\corexy|signal_1~q ),
	.datab(!\corexy|n_1 [10]),
	.datac(!\corexy|Add8~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_1~10 .extended_lut = "off";
defparam \corexy|n_1~10 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_1~10 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_1[10] (
	.clk(\clk~input_o ),
	.d(\corexy|n_1~10_combout ),
	.asdata(\corexy|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_1[10] .is_wysiwyg = "true";
defparam \corexy|n_1[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add8~45 (
// Equation(s):
// \corexy|Add8~45_sumout  = SUM(( \corexy|n_1 [11] ) + ( VCC ) + ( \corexy|Add8~42  ))
// \corexy|Add8~46  = CARRY(( \corexy|n_1 [11] ) + ( VCC ) + ( \corexy|Add8~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_1 [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add8~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add8~45_sumout ),
	.cout(\corexy|Add8~46 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add8~45 .extended_lut = "off";
defparam \corexy|Add8~45 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add8~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_1~11 (
// Equation(s):
// \corexy|n_1~11_combout  = (!\corexy|signal_1~q  & (\corexy|n_1 [11])) # (\corexy|signal_1~q  & ((\corexy|Add8~45_sumout )))

	.dataa(!\corexy|signal_1~q ),
	.datab(!\corexy|n_1 [11]),
	.datac(!\corexy|Add8~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_1~11 .extended_lut = "off";
defparam \corexy|n_1~11 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_1~11 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_1[11] (
	.clk(\clk~input_o ),
	.d(\corexy|n_1~11_combout ),
	.asdata(\corexy|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_1[11] .is_wysiwyg = "true";
defparam \corexy|n_1[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add8~49 (
// Equation(s):
// \corexy|Add8~49_sumout  = SUM(( \corexy|n_1 [12] ) + ( VCC ) + ( \corexy|Add8~46  ))
// \corexy|Add8~50  = CARRY(( \corexy|n_1 [12] ) + ( VCC ) + ( \corexy|Add8~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_1 [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add8~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add8~49_sumout ),
	.cout(\corexy|Add8~50 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add8~49 .extended_lut = "off";
defparam \corexy|Add8~49 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add8~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_1~12 (
// Equation(s):
// \corexy|n_1~12_combout  = (!\corexy|signal_1~q  & (\corexy|n_1 [12])) # (\corexy|signal_1~q  & ((\corexy|Add8~49_sumout )))

	.dataa(!\corexy|signal_1~q ),
	.datab(!\corexy|n_1 [12]),
	.datac(!\corexy|Add8~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_1~12 .extended_lut = "off";
defparam \corexy|n_1~12 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_1~12 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_1[12] (
	.clk(\clk~input_o ),
	.d(\corexy|n_1~12_combout ),
	.asdata(\corexy|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_1[12] .is_wysiwyg = "true";
defparam \corexy|n_1[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add8~53 (
// Equation(s):
// \corexy|Add8~53_sumout  = SUM(( \corexy|n_1 [13] ) + ( VCC ) + ( \corexy|Add8~50  ))
// \corexy|Add8~54  = CARRY(( \corexy|n_1 [13] ) + ( VCC ) + ( \corexy|Add8~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_1 [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add8~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add8~53_sumout ),
	.cout(\corexy|Add8~54 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add8~53 .extended_lut = "off";
defparam \corexy|Add8~53 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add8~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_1~13 (
// Equation(s):
// \corexy|n_1~13_combout  = (!\corexy|signal_1~q  & (\corexy|n_1 [13])) # (\corexy|signal_1~q  & ((\corexy|Add8~53_sumout )))

	.dataa(!\corexy|signal_1~q ),
	.datab(!\corexy|n_1 [13]),
	.datac(!\corexy|Add8~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_1~13 .extended_lut = "off";
defparam \corexy|n_1~13 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_1~13 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_1[13] (
	.clk(\clk~input_o ),
	.d(\corexy|n_1~13_combout ),
	.asdata(\corexy|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_1[13] .is_wysiwyg = "true";
defparam \corexy|n_1[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add8~57 (
// Equation(s):
// \corexy|Add8~57_sumout  = SUM(( \corexy|n_1 [14] ) + ( VCC ) + ( \corexy|Add8~54  ))
// \corexy|Add8~58  = CARRY(( \corexy|n_1 [14] ) + ( VCC ) + ( \corexy|Add8~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_1 [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add8~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add8~57_sumout ),
	.cout(\corexy|Add8~58 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add8~57 .extended_lut = "off";
defparam \corexy|Add8~57 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add8~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_1~14 (
// Equation(s):
// \corexy|n_1~14_combout  = (!\corexy|signal_1~q  & (\corexy|n_1 [14])) # (\corexy|signal_1~q  & ((\corexy|Add8~57_sumout )))

	.dataa(!\corexy|signal_1~q ),
	.datab(!\corexy|n_1 [14]),
	.datac(!\corexy|Add8~57_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_1~14 .extended_lut = "off";
defparam \corexy|n_1~14 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_1~14 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_1[14] (
	.clk(\clk~input_o ),
	.d(\corexy|n_1~14_combout ),
	.asdata(\corexy|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_1[14] .is_wysiwyg = "true";
defparam \corexy|n_1[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add8~61 (
// Equation(s):
// \corexy|Add8~61_sumout  = SUM(( \corexy|n_1 [15] ) + ( VCC ) + ( \corexy|Add8~58  ))
// \corexy|Add8~62  = CARRY(( \corexy|n_1 [15] ) + ( VCC ) + ( \corexy|Add8~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_1 [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add8~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add8~61_sumout ),
	.cout(\corexy|Add8~62 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add8~61 .extended_lut = "off";
defparam \corexy|Add8~61 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add8~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_1~15 (
// Equation(s):
// \corexy|n_1~15_combout  = (!\corexy|signal_1~q  & (\corexy|n_1 [15])) # (\corexy|signal_1~q  & ((\corexy|Add8~61_sumout )))

	.dataa(!\corexy|signal_1~q ),
	.datab(!\corexy|n_1 [15]),
	.datac(!\corexy|Add8~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_1~15 .extended_lut = "off";
defparam \corexy|n_1~15 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_1~15 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_1[15] (
	.clk(\clk~input_o ),
	.d(\corexy|n_1~15_combout ),
	.asdata(\corexy|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_1[15] .is_wysiwyg = "true";
defparam \corexy|n_1[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add8~65 (
// Equation(s):
// \corexy|Add8~65_sumout  = SUM(( \corexy|n_1 [16] ) + ( VCC ) + ( \corexy|Add8~62  ))
// \corexy|Add8~66  = CARRY(( \corexy|n_1 [16] ) + ( VCC ) + ( \corexy|Add8~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_1 [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add8~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add8~65_sumout ),
	.cout(\corexy|Add8~66 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add8~65 .extended_lut = "off";
defparam \corexy|Add8~65 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add8~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_1~16 (
// Equation(s):
// \corexy|n_1~16_combout  = (!\corexy|signal_1~q  & (\corexy|n_1 [16])) # (\corexy|signal_1~q  & ((\corexy|Add8~65_sumout )))

	.dataa(!\corexy|signal_1~q ),
	.datab(!\corexy|n_1 [16]),
	.datac(!\corexy|Add8~65_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_1~16 .extended_lut = "off";
defparam \corexy|n_1~16 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_1~16 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_1[16] (
	.clk(\clk~input_o ),
	.d(\corexy|n_1~16_combout ),
	.asdata(\corexy|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_1[16] .is_wysiwyg = "true";
defparam \corexy|n_1[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal3~0 (
// Equation(s):
// \corexy|Equal3~0_combout  = ( !\corexy|n_1 [14] & ( !\corexy|n_1 [15] & ( (!\corexy|n_1 [10] & (!\corexy|n_1 [11] & (!\corexy|n_1 [12] & !\corexy|n_1 [13]))) ) ) )

	.dataa(!\corexy|n_1 [10]),
	.datab(!\corexy|n_1 [11]),
	.datac(!\corexy|n_1 [12]),
	.datad(!\corexy|n_1 [13]),
	.datae(!\corexy|n_1 [14]),
	.dataf(!\corexy|n_1 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal3~0 .extended_lut = "off";
defparam \corexy|Equal3~0 .lut_mask = 64'h8000000000000000;
defparam \corexy|Equal3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal3~1 (
// Equation(s):
// \corexy|Equal3~1_combout  = ( !\corexy|n_1 [8] & ( (!\corexy|n_1 [3] & (!\corexy|n_1 [2] & (!\corexy|n_1 [1] & !\corexy|n_1 [0]))) ) )

	.dataa(!\corexy|n_1 [3]),
	.datab(!\corexy|n_1 [2]),
	.datac(!\corexy|n_1 [1]),
	.datad(!\corexy|n_1 [0]),
	.datae(!\corexy|n_1 [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal3~1 .extended_lut = "off";
defparam \corexy|Equal3~1 .lut_mask = 64'h8000000080000000;
defparam \corexy|Equal3~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add8~69 (
// Equation(s):
// \corexy|Add8~69_sumout  = SUM(( \corexy|n_1 [17] ) + ( VCC ) + ( \corexy|Add8~66  ))
// \corexy|Add8~70  = CARRY(( \corexy|n_1 [17] ) + ( VCC ) + ( \corexy|Add8~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_1 [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add8~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add8~69_sumout ),
	.cout(\corexy|Add8~70 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add8~69 .extended_lut = "off";
defparam \corexy|Add8~69 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add8~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_1~17 (
// Equation(s):
// \corexy|n_1~17_combout  = (!\corexy|signal_1~q  & (\corexy|n_1 [17])) # (\corexy|signal_1~q  & ((\corexy|Add8~69_sumout )))

	.dataa(!\corexy|signal_1~q ),
	.datab(!\corexy|n_1 [17]),
	.datac(!\corexy|Add8~69_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_1~17 .extended_lut = "off";
defparam \corexy|n_1~17 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_1~17 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_1[17] (
	.clk(\clk~input_o ),
	.d(\corexy|n_1~17_combout ),
	.asdata(\corexy|Add0~89_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_1[17] .is_wysiwyg = "true";
defparam \corexy|n_1[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add8~73 (
// Equation(s):
// \corexy|Add8~73_sumout  = SUM(( \corexy|n_1 [18] ) + ( VCC ) + ( \corexy|Add8~70  ))
// \corexy|Add8~74  = CARRY(( \corexy|n_1 [18] ) + ( VCC ) + ( \corexy|Add8~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_1 [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add8~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add8~73_sumout ),
	.cout(\corexy|Add8~74 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add8~73 .extended_lut = "off";
defparam \corexy|Add8~73 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add8~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_1~18 (
// Equation(s):
// \corexy|n_1~18_combout  = (!\corexy|signal_1~q  & (\corexy|n_1 [18])) # (\corexy|signal_1~q  & ((\corexy|Add8~73_sumout )))

	.dataa(!\corexy|signal_1~q ),
	.datab(!\corexy|n_1 [18]),
	.datac(!\corexy|Add8~73_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_1~18 .extended_lut = "off";
defparam \corexy|n_1~18 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_1~18 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_1[18] (
	.clk(\clk~input_o ),
	.d(\corexy|n_1~18_combout ),
	.asdata(\corexy|Add0~93_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_1[18] .is_wysiwyg = "true";
defparam \corexy|n_1[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add8~77 (
// Equation(s):
// \corexy|Add8~77_sumout  = SUM(( \corexy|n_1 [19] ) + ( VCC ) + ( \corexy|Add8~74  ))
// \corexy|Add8~78  = CARRY(( \corexy|n_1 [19] ) + ( VCC ) + ( \corexy|Add8~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_1 [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add8~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add8~77_sumout ),
	.cout(\corexy|Add8~78 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add8~77 .extended_lut = "off";
defparam \corexy|Add8~77 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add8~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_1~19 (
// Equation(s):
// \corexy|n_1~19_combout  = (!\corexy|signal_1~q  & (\corexy|n_1 [19])) # (\corexy|signal_1~q  & ((\corexy|Add8~77_sumout )))

	.dataa(!\corexy|signal_1~q ),
	.datab(!\corexy|n_1 [19]),
	.datac(!\corexy|Add8~77_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_1~19 .extended_lut = "off";
defparam \corexy|n_1~19 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_1~19 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_1[19] (
	.clk(\clk~input_o ),
	.d(\corexy|n_1~19_combout ),
	.asdata(\corexy|Add0~97_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_1[19] .is_wysiwyg = "true";
defparam \corexy|n_1[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add8~81 (
// Equation(s):
// \corexy|Add8~81_sumout  = SUM(( \corexy|n_1 [20] ) + ( VCC ) + ( \corexy|Add8~78  ))
// \corexy|Add8~82  = CARRY(( \corexy|n_1 [20] ) + ( VCC ) + ( \corexy|Add8~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_1 [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add8~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add8~81_sumout ),
	.cout(\corexy|Add8~82 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add8~81 .extended_lut = "off";
defparam \corexy|Add8~81 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add8~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_1~20 (
// Equation(s):
// \corexy|n_1~20_combout  = (!\corexy|signal_1~q  & (\corexy|n_1 [20])) # (\corexy|signal_1~q  & ((\corexy|Add8~81_sumout )))

	.dataa(!\corexy|signal_1~q ),
	.datab(!\corexy|n_1 [20]),
	.datac(!\corexy|Add8~81_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_1~20 .extended_lut = "off";
defparam \corexy|n_1~20 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_1~20 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_1[20] (
	.clk(\clk~input_o ),
	.d(\corexy|n_1~20_combout ),
	.asdata(\corexy|Add0~101_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_1[20] .is_wysiwyg = "true";
defparam \corexy|n_1[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add8~85 (
// Equation(s):
// \corexy|Add8~85_sumout  = SUM(( \corexy|n_1 [21] ) + ( VCC ) + ( \corexy|Add8~82  ))
// \corexy|Add8~86  = CARRY(( \corexy|n_1 [21] ) + ( VCC ) + ( \corexy|Add8~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_1 [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add8~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add8~85_sumout ),
	.cout(\corexy|Add8~86 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add8~85 .extended_lut = "off";
defparam \corexy|Add8~85 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add8~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_1~21 (
// Equation(s):
// \corexy|n_1~21_combout  = (!\corexy|signal_1~q  & (\corexy|n_1 [21])) # (\corexy|signal_1~q  & ((\corexy|Add8~85_sumout )))

	.dataa(!\corexy|signal_1~q ),
	.datab(!\corexy|n_1 [21]),
	.datac(!\corexy|Add8~85_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_1~21 .extended_lut = "off";
defparam \corexy|n_1~21 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_1~21 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_1[21] (
	.clk(\clk~input_o ),
	.d(\corexy|n_1~21_combout ),
	.asdata(\corexy|Add0~113_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_1[21] .is_wysiwyg = "true";
defparam \corexy|n_1[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add8~89 (
// Equation(s):
// \corexy|Add8~89_sumout  = SUM(( \corexy|n_1 [22] ) + ( VCC ) + ( \corexy|Add8~86  ))
// \corexy|Add8~90  = CARRY(( \corexy|n_1 [22] ) + ( VCC ) + ( \corexy|Add8~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_1 [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add8~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add8~89_sumout ),
	.cout(\corexy|Add8~90 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add8~89 .extended_lut = "off";
defparam \corexy|Add8~89 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add8~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_1~22 (
// Equation(s):
// \corexy|n_1~22_combout  = (!\corexy|signal_1~q  & (\corexy|n_1 [22])) # (\corexy|signal_1~q  & ((\corexy|Add8~89_sumout )))

	.dataa(!\corexy|signal_1~q ),
	.datab(!\corexy|n_1 [22]),
	.datac(!\corexy|Add8~89_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_1~22 .extended_lut = "off";
defparam \corexy|n_1~22 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_1~22 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_1[22] (
	.clk(\clk~input_o ),
	.d(\corexy|n_1~22_combout ),
	.asdata(\corexy|Add0~53_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_1[22] .is_wysiwyg = "true";
defparam \corexy|n_1[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add8~93 (
// Equation(s):
// \corexy|Add8~93_sumout  = SUM(( \corexy|n_1 [23] ) + ( VCC ) + ( \corexy|Add8~90  ))
// \corexy|Add8~94  = CARRY(( \corexy|n_1 [23] ) + ( VCC ) + ( \corexy|Add8~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_1 [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add8~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add8~93_sumout ),
	.cout(\corexy|Add8~94 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add8~93 .extended_lut = "off";
defparam \corexy|Add8~93 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add8~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_1~23 (
// Equation(s):
// \corexy|n_1~23_combout  = (!\corexy|signal_1~q  & (\corexy|n_1 [23])) # (\corexy|signal_1~q  & ((\corexy|Add8~93_sumout )))

	.dataa(!\corexy|signal_1~q ),
	.datab(!\corexy|n_1 [23]),
	.datac(!\corexy|Add8~93_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_1~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_1~23 .extended_lut = "off";
defparam \corexy|n_1~23 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_1~23 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_1[23] (
	.clk(\clk~input_o ),
	.d(\corexy|n_1~23_combout ),
	.asdata(\corexy|Add0~105_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_1[23] .is_wysiwyg = "true";
defparam \corexy|n_1[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add8~97 (
// Equation(s):
// \corexy|Add8~97_sumout  = SUM(( \corexy|n_1 [24] ) + ( VCC ) + ( \corexy|Add8~94  ))
// \corexy|Add8~98  = CARRY(( \corexy|n_1 [24] ) + ( VCC ) + ( \corexy|Add8~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_1 [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add8~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add8~97_sumout ),
	.cout(\corexy|Add8~98 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add8~97 .extended_lut = "off";
defparam \corexy|Add8~97 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add8~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_1~24 (
// Equation(s):
// \corexy|n_1~24_combout  = (!\corexy|signal_1~q  & (\corexy|n_1 [24])) # (\corexy|signal_1~q  & ((\corexy|Add8~97_sumout )))

	.dataa(!\corexy|signal_1~q ),
	.datab(!\corexy|n_1 [24]),
	.datac(!\corexy|Add8~97_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_1~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_1~24 .extended_lut = "off";
defparam \corexy|n_1~24 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_1~24 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_1[24] (
	.clk(\clk~input_o ),
	.d(\corexy|n_1~24_combout ),
	.asdata(\corexy|Add0~109_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_1[24] .is_wysiwyg = "true";
defparam \corexy|n_1[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add8~101 (
// Equation(s):
// \corexy|Add8~101_sumout  = SUM(( \corexy|n_1 [25] ) + ( VCC ) + ( \corexy|Add8~98  ))
// \corexy|Add8~102  = CARRY(( \corexy|n_1 [25] ) + ( VCC ) + ( \corexy|Add8~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_1 [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add8~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add8~101_sumout ),
	.cout(\corexy|Add8~102 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add8~101 .extended_lut = "off";
defparam \corexy|Add8~101 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add8~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_1~25 (
// Equation(s):
// \corexy|n_1~25_combout  = (!\corexy|signal_1~q  & (\corexy|n_1 [25])) # (\corexy|signal_1~q  & ((\corexy|Add8~101_sumout )))

	.dataa(!\corexy|signal_1~q ),
	.datab(!\corexy|n_1 [25]),
	.datac(!\corexy|Add8~101_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_1~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_1~25 .extended_lut = "off";
defparam \corexy|n_1~25 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_1~25 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_1[25] (
	.clk(\clk~input_o ),
	.d(\corexy|n_1~25_combout ),
	.asdata(\corexy|Add0~57_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_1[25] .is_wysiwyg = "true";
defparam \corexy|n_1[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add8~105 (
// Equation(s):
// \corexy|Add8~105_sumout  = SUM(( \corexy|n_1 [26] ) + ( VCC ) + ( \corexy|Add8~102  ))
// \corexy|Add8~106  = CARRY(( \corexy|n_1 [26] ) + ( VCC ) + ( \corexy|Add8~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_1 [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add8~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add8~105_sumout ),
	.cout(\corexy|Add8~106 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add8~105 .extended_lut = "off";
defparam \corexy|Add8~105 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add8~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_1~26 (
// Equation(s):
// \corexy|n_1~26_combout  = (!\corexy|signal_1~q  & (\corexy|n_1 [26])) # (\corexy|signal_1~q  & ((\corexy|Add8~105_sumout )))

	.dataa(!\corexy|signal_1~q ),
	.datab(!\corexy|n_1 [26]),
	.datac(!\corexy|Add8~105_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_1~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_1~26 .extended_lut = "off";
defparam \corexy|n_1~26 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_1~26 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_1[26] (
	.clk(\clk~input_o ),
	.d(\corexy|n_1~26_combout ),
	.asdata(\corexy|Add0~65_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_1[26] .is_wysiwyg = "true";
defparam \corexy|n_1[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add8~109 (
// Equation(s):
// \corexy|Add8~109_sumout  = SUM(( \corexy|n_1 [27] ) + ( VCC ) + ( \corexy|Add8~106  ))
// \corexy|Add8~110  = CARRY(( \corexy|n_1 [27] ) + ( VCC ) + ( \corexy|Add8~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_1 [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add8~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add8~109_sumout ),
	.cout(\corexy|Add8~110 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add8~109 .extended_lut = "off";
defparam \corexy|Add8~109 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add8~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_1~27 (
// Equation(s):
// \corexy|n_1~27_combout  = (!\corexy|signal_1~q  & (\corexy|n_1 [27])) # (\corexy|signal_1~q  & ((\corexy|Add8~109_sumout )))

	.dataa(!\corexy|signal_1~q ),
	.datab(!\corexy|n_1 [27]),
	.datac(!\corexy|Add8~109_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_1~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_1~27 .extended_lut = "off";
defparam \corexy|n_1~27 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_1~27 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_1[27] (
	.clk(\clk~input_o ),
	.d(\corexy|n_1~27_combout ),
	.asdata(\corexy|Add0~69_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_1[27] .is_wysiwyg = "true";
defparam \corexy|n_1[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add8~113 (
// Equation(s):
// \corexy|Add8~113_sumout  = SUM(( \corexy|n_1 [28] ) + ( VCC ) + ( \corexy|Add8~110  ))
// \corexy|Add8~114  = CARRY(( \corexy|n_1 [28] ) + ( VCC ) + ( \corexy|Add8~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_1 [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add8~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add8~113_sumout ),
	.cout(\corexy|Add8~114 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add8~113 .extended_lut = "off";
defparam \corexy|Add8~113 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add8~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_1~28 (
// Equation(s):
// \corexy|n_1~28_combout  = (!\corexy|signal_1~q  & (\corexy|n_1 [28])) # (\corexy|signal_1~q  & ((\corexy|Add8~113_sumout )))

	.dataa(!\corexy|signal_1~q ),
	.datab(!\corexy|n_1 [28]),
	.datac(!\corexy|Add8~113_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_1~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_1~28 .extended_lut = "off";
defparam \corexy|n_1~28 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_1~28 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_1[28] (
	.clk(\clk~input_o ),
	.d(\corexy|n_1~28_combout ),
	.asdata(\corexy|Add0~73_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_1[28] .is_wysiwyg = "true";
defparam \corexy|n_1[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add8~117 (
// Equation(s):
// \corexy|Add8~117_sumout  = SUM(( \corexy|n_1 [29] ) + ( VCC ) + ( \corexy|Add8~114  ))
// \corexy|Add8~118  = CARRY(( \corexy|n_1 [29] ) + ( VCC ) + ( \corexy|Add8~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_1 [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add8~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add8~117_sumout ),
	.cout(\corexy|Add8~118 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add8~117 .extended_lut = "off";
defparam \corexy|Add8~117 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add8~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_1~29 (
// Equation(s):
// \corexy|n_1~29_combout  = (!\corexy|signal_1~q  & (\corexy|n_1 [29])) # (\corexy|signal_1~q  & ((\corexy|Add8~117_sumout )))

	.dataa(!\corexy|signal_1~q ),
	.datab(!\corexy|n_1 [29]),
	.datac(!\corexy|Add8~117_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_1~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_1~29 .extended_lut = "off";
defparam \corexy|n_1~29 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_1~29 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_1[29] (
	.clk(\clk~input_o ),
	.d(\corexy|n_1~29_combout ),
	.asdata(\corexy|Add0~77_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_1[29] .is_wysiwyg = "true";
defparam \corexy|n_1[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add8~121 (
// Equation(s):
// \corexy|Add8~121_sumout  = SUM(( \corexy|n_1 [30] ) + ( VCC ) + ( \corexy|Add8~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_1 [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add8~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add8~121_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Add8~121 .extended_lut = "off";
defparam \corexy|Add8~121 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add8~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_1~30 (
// Equation(s):
// \corexy|n_1~30_combout  = (!\corexy|signal_1~q  & (\corexy|n_1 [30])) # (\corexy|signal_1~q  & ((\corexy|Add8~121_sumout )))

	.dataa(!\corexy|signal_1~q ),
	.datab(!\corexy|n_1 [30]),
	.datac(!\corexy|Add8~121_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_1~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_1~30 .extended_lut = "off";
defparam \corexy|n_1~30 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_1~30 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_1[30] (
	.clk(\clk~input_o ),
	.d(\corexy|n_1~30_combout ),
	.asdata(\corexy|Add0~81_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_1[30] .is_wysiwyg = "true";
defparam \corexy|n_1[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal3~2 (
// Equation(s):
// \corexy|Equal3~2_combout  = ( !\corexy|n_1 [30] & ( (!\corexy|n_1 [26] & (!\corexy|n_1 [27] & (!\corexy|n_1 [28] & !\corexy|n_1 [29]))) ) )

	.dataa(!\corexy|n_1 [26]),
	.datab(!\corexy|n_1 [27]),
	.datac(!\corexy|n_1 [28]),
	.datad(!\corexy|n_1 [29]),
	.datae(!\corexy|n_1 [30]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal3~2 .extended_lut = "off";
defparam \corexy|Equal3~2 .lut_mask = 64'h8000000080000000;
defparam \corexy|Equal3~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal3~3 (
// Equation(s):
// \corexy|Equal3~3_combout  = ( !\corexy|n_1 [20] & ( (!\corexy|n_1 [6] & (!\corexy|n_1 [17] & (!\corexy|n_1 [18] & !\corexy|n_1 [19]))) ) )

	.dataa(!\corexy|n_1 [6]),
	.datab(!\corexy|n_1 [17]),
	.datac(!\corexy|n_1 [18]),
	.datad(!\corexy|n_1 [19]),
	.datae(!\corexy|n_1 [20]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal3~3 .extended_lut = "off";
defparam \corexy|Equal3~3 .lut_mask = 64'h8000000080000000;
defparam \corexy|Equal3~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal3~4 (
// Equation(s):
// \corexy|Equal3~4_combout  = ( !\corexy|n_1 [5] & ( (!\corexy|n_1 [23] & (!\corexy|n_1 [24] & (!\corexy|n_1 [21] & !\corexy|n_1 [7]))) ) )

	.dataa(!\corexy|n_1 [23]),
	.datab(!\corexy|n_1 [24]),
	.datac(!\corexy|n_1 [21]),
	.datad(!\corexy|n_1 [7]),
	.datae(!\corexy|n_1 [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal3~4 .extended_lut = "off";
defparam \corexy|Equal3~4 .lut_mask = 64'h8000000080000000;
defparam \corexy|Equal3~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal3~5 (
// Equation(s):
// \corexy|Equal3~5_combout  = ( \corexy|Equal3~3_combout  & ( \corexy|Equal3~4_combout  & ( (!\corexy|n_1 [22] & (!\corexy|n_1 [25] & (!\corexy|n_1 [4] & \corexy|Equal3~2_combout ))) ) ) )

	.dataa(!\corexy|n_1 [22]),
	.datab(!\corexy|n_1 [25]),
	.datac(!\corexy|n_1 [4]),
	.datad(!\corexy|Equal3~2_combout ),
	.datae(!\corexy|Equal3~3_combout ),
	.dataf(!\corexy|Equal3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal3~5 .extended_lut = "off";
defparam \corexy|Equal3~5 .lut_mask = 64'h0000000000000080;
defparam \corexy|Equal3~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal3~6 (
// Equation(s):
// \corexy|Equal3~6_combout  = (!\corexy|n_1 [9] & (\corexy|Equal3~0_combout  & (\corexy|Equal3~1_combout  & \corexy|Equal3~5_combout )))

	.dataa(!\corexy|n_1 [9]),
	.datab(!\corexy|Equal3~0_combout ),
	.datac(!\corexy|Equal3~1_combout ),
	.datad(!\corexy|Equal3~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal3~6 .extended_lut = "off";
defparam \corexy|Equal3~6 .lut_mask = 64'h0002000200020002;
defparam \corexy|Equal3~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_1~1 (
// Equation(s):
// \corexy|stepper_step_1~1_combout  = ( \corexy|Equal3~6_combout  & ( (\corexy|stepper_driving_reg_1~q  & ((!\corexy|n_1 [16]) # ((\corexy|Equal4~0_combout  & \corexy|Equal4~7_combout )))) ) ) # ( !\corexy|Equal3~6_combout  & ( 
// (\corexy|stepper_driving_reg_1~q  & (\corexy|Equal4~0_combout  & \corexy|Equal4~7_combout )) ) )

	.dataa(!\corexy|stepper_driving_reg_1~q ),
	.datab(!\corexy|Equal4~0_combout ),
	.datac(!\corexy|Equal4~7_combout ),
	.datad(!\corexy|n_1 [16]),
	.datae(!\corexy|Equal3~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_1~1 .extended_lut = "off";
defparam \corexy|stepper_step_1~1 .lut_mask = 64'h0101550101015501;
defparam \corexy|stepper_step_1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_1~2 (
// Equation(s):
// \corexy|stepper_step_1~2_combout  = ( \corexy|Equal1~5_combout  & ( \corexy|stepper_step_1~1_combout  & ( (!\corexy|f~0_combout ) # ((\corexy|stepper_driving_reg_1~1_combout  & !\corexy|Equal0~5_combout )) ) ) ) # ( !\corexy|Equal1~5_combout  & ( 
// \corexy|stepper_step_1~1_combout  & ( (!\corexy|f~0_combout ) # (\corexy|stepper_driving_reg_1~1_combout ) ) ) ) # ( \corexy|Equal1~5_combout  & ( !\corexy|stepper_step_1~1_combout  & ( (!\corexy|f~0_combout  & (!\corexy|always0~2_combout )) # 
// (\corexy|f~0_combout  & (((\corexy|stepper_driving_reg_1~1_combout  & !\corexy|Equal0~5_combout )))) ) ) ) # ( !\corexy|Equal1~5_combout  & ( !\corexy|stepper_step_1~1_combout  & ( (!\corexy|f~0_combout  & (!\corexy|always0~2_combout )) # 
// (\corexy|f~0_combout  & ((\corexy|stepper_driving_reg_1~1_combout ))) ) ) )

	.dataa(!\corexy|f~0_combout ),
	.datab(!\corexy|always0~2_combout ),
	.datac(!\corexy|stepper_driving_reg_1~1_combout ),
	.datad(!\corexy|Equal0~5_combout ),
	.datae(!\corexy|Equal1~5_combout ),
	.dataf(!\corexy|stepper_step_1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_1~2 .extended_lut = "off";
defparam \corexy|stepper_step_1~2 .lut_mask = 64'h8D8D8D88AFAFAFAA;
defparam \corexy|stepper_step_1~2 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_1[0] (
	.clk(\clk~input_o ),
	.d(\corexy|n_1~0_combout ),
	.asdata(\corexy|Add0~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_1[0] .is_wysiwyg = "true";
defparam \corexy|n_1[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add8~5 (
// Equation(s):
// \corexy|Add8~5_sumout  = SUM(( \corexy|n_1 [1] ) + ( VCC ) + ( \corexy|Add8~2  ))
// \corexy|Add8~6  = CARRY(( \corexy|n_1 [1] ) + ( VCC ) + ( \corexy|Add8~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_1 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add8~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add8~5_sumout ),
	.cout(\corexy|Add8~6 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add8~5 .extended_lut = "off";
defparam \corexy|Add8~5 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add8~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_1~1 (
// Equation(s):
// \corexy|n_1~1_combout  = (!\corexy|signal_1~q  & (\corexy|n_1 [1])) # (\corexy|signal_1~q  & ((\corexy|Add8~5_sumout )))

	.dataa(!\corexy|signal_1~q ),
	.datab(!\corexy|n_1 [1]),
	.datac(!\corexy|Add8~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_1~1 .extended_lut = "off";
defparam \corexy|n_1~1 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_1~1 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_1[1] (
	.clk(\clk~input_o ),
	.d(\corexy|n_1~1_combout ),
	.asdata(\corexy|Add0~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_1[1] .is_wysiwyg = "true";
defparam \corexy|n_1[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add8~9 (
// Equation(s):
// \corexy|Add8~9_sumout  = SUM(( \corexy|n_1 [2] ) + ( VCC ) + ( \corexy|Add8~6  ))
// \corexy|Add8~10  = CARRY(( \corexy|n_1 [2] ) + ( VCC ) + ( \corexy|Add8~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_1 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add8~9_sumout ),
	.cout(\corexy|Add8~10 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add8~9 .extended_lut = "off";
defparam \corexy|Add8~9 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add8~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_1~2 (
// Equation(s):
// \corexy|n_1~2_combout  = (!\corexy|signal_1~q  & (\corexy|n_1 [2])) # (\corexy|signal_1~q  & ((\corexy|Add8~9_sumout )))

	.dataa(!\corexy|signal_1~q ),
	.datab(!\corexy|n_1 [2]),
	.datac(!\corexy|Add8~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_1~2 .extended_lut = "off";
defparam \corexy|n_1~2 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_1~2 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_1[2] (
	.clk(\clk~input_o ),
	.d(\corexy|n_1~2_combout ),
	.asdata(\corexy|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_1[2] .is_wysiwyg = "true";
defparam \corexy|n_1[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add8~13 (
// Equation(s):
// \corexy|Add8~13_sumout  = SUM(( \corexy|n_1 [3] ) + ( VCC ) + ( \corexy|Add8~10  ))
// \corexy|Add8~14  = CARRY(( \corexy|n_1 [3] ) + ( VCC ) + ( \corexy|Add8~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_1 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add8~13_sumout ),
	.cout(\corexy|Add8~14 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add8~13 .extended_lut = "off";
defparam \corexy|Add8~13 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add8~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_1~3 (
// Equation(s):
// \corexy|n_1~3_combout  = (!\corexy|signal_1~q  & (\corexy|n_1 [3])) # (\corexy|signal_1~q  & ((\corexy|Add8~13_sumout )))

	.dataa(!\corexy|signal_1~q ),
	.datab(!\corexy|n_1 [3]),
	.datac(!\corexy|Add8~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_1~3 .extended_lut = "off";
defparam \corexy|n_1~3 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_1~3 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_1[3] (
	.clk(\clk~input_o ),
	.d(\corexy|n_1~3_combout ),
	.asdata(\corexy|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_1[3] .is_wysiwyg = "true";
defparam \corexy|n_1[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add8~17 (
// Equation(s):
// \corexy|Add8~17_sumout  = SUM(( \corexy|n_1 [4] ) + ( VCC ) + ( \corexy|Add8~14  ))
// \corexy|Add8~18  = CARRY(( \corexy|n_1 [4] ) + ( VCC ) + ( \corexy|Add8~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_1 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add8~17_sumout ),
	.cout(\corexy|Add8~18 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add8~17 .extended_lut = "off";
defparam \corexy|Add8~17 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add8~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_1~4 (
// Equation(s):
// \corexy|n_1~4_combout  = (!\corexy|signal_1~q  & (\corexy|n_1 [4])) # (\corexy|signal_1~q  & ((\corexy|Add8~17_sumout )))

	.dataa(!\corexy|signal_1~q ),
	.datab(!\corexy|n_1 [4]),
	.datac(!\corexy|Add8~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_1~4 .extended_lut = "off";
defparam \corexy|n_1~4 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_1~4 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_1[4] (
	.clk(\clk~input_o ),
	.d(\corexy|n_1~4_combout ),
	.asdata(\corexy|Add0~61_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_1[4] .is_wysiwyg = "true";
defparam \corexy|n_1[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add8~21 (
// Equation(s):
// \corexy|Add8~21_sumout  = SUM(( \corexy|n_1 [5] ) + ( VCC ) + ( \corexy|Add8~18  ))
// \corexy|Add8~22  = CARRY(( \corexy|n_1 [5] ) + ( VCC ) + ( \corexy|Add8~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_1 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add8~21_sumout ),
	.cout(\corexy|Add8~22 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add8~21 .extended_lut = "off";
defparam \corexy|Add8~21 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add8~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_1~5 (
// Equation(s):
// \corexy|n_1~5_combout  = (!\corexy|signal_1~q  & (\corexy|n_1 [5])) # (\corexy|signal_1~q  & ((\corexy|Add8~21_sumout )))

	.dataa(!\corexy|signal_1~q ),
	.datab(!\corexy|n_1 [5]),
	.datac(!\corexy|Add8~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_1~5 .extended_lut = "off";
defparam \corexy|n_1~5 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_1~5 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_1[5] (
	.clk(\clk~input_o ),
	.d(\corexy|n_1~5_combout ),
	.asdata(\corexy|Add0~121_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_1[5] .is_wysiwyg = "true";
defparam \corexy|n_1[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add8~25 (
// Equation(s):
// \corexy|Add8~25_sumout  = SUM(( \corexy|n_1 [6] ) + ( VCC ) + ( \corexy|Add8~22  ))
// \corexy|Add8~26  = CARRY(( \corexy|n_1 [6] ) + ( VCC ) + ( \corexy|Add8~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_1 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add8~25_sumout ),
	.cout(\corexy|Add8~26 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add8~25 .extended_lut = "off";
defparam \corexy|Add8~25 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add8~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_1~6 (
// Equation(s):
// \corexy|n_1~6_combout  = (!\corexy|signal_1~q  & (\corexy|n_1 [6])) # (\corexy|signal_1~q  & ((\corexy|Add8~25_sumout )))

	.dataa(!\corexy|signal_1~q ),
	.datab(!\corexy|n_1 [6]),
	.datac(!\corexy|Add8~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_1~6 .extended_lut = "off";
defparam \corexy|n_1~6 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_1~6 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_1[6] (
	.clk(\clk~input_o ),
	.d(\corexy|n_1~6_combout ),
	.asdata(\corexy|Add0~85_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_1[6] .is_wysiwyg = "true";
defparam \corexy|n_1[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add8~29 (
// Equation(s):
// \corexy|Add8~29_sumout  = SUM(( \corexy|n_1 [7] ) + ( VCC ) + ( \corexy|Add8~26  ))
// \corexy|Add8~30  = CARRY(( \corexy|n_1 [7] ) + ( VCC ) + ( \corexy|Add8~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_1 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add8~29_sumout ),
	.cout(\corexy|Add8~30 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add8~29 .extended_lut = "off";
defparam \corexy|Add8~29 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add8~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_1~7 (
// Equation(s):
// \corexy|n_1~7_combout  = (!\corexy|signal_1~q  & (\corexy|n_1 [7])) # (\corexy|signal_1~q  & ((\corexy|Add8~29_sumout )))

	.dataa(!\corexy|signal_1~q ),
	.datab(!\corexy|n_1 [7]),
	.datac(!\corexy|Add8~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_1~7 .extended_lut = "off";
defparam \corexy|n_1~7 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_1~7 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_1[7] (
	.clk(\clk~input_o ),
	.d(\corexy|n_1~7_combout ),
	.asdata(\corexy|Add0~117_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_1[7] .is_wysiwyg = "true";
defparam \corexy|n_1[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add8~33 (
// Equation(s):
// \corexy|Add8~33_sumout  = SUM(( \corexy|n_1 [8] ) + ( VCC ) + ( \corexy|Add8~30  ))
// \corexy|Add8~34  = CARRY(( \corexy|n_1 [8] ) + ( VCC ) + ( \corexy|Add8~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_1 [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add8~33_sumout ),
	.cout(\corexy|Add8~34 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add8~33 .extended_lut = "off";
defparam \corexy|Add8~33 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add8~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_1~8 (
// Equation(s):
// \corexy|n_1~8_combout  = (!\corexy|signal_1~q  & (\corexy|n_1 [8])) # (\corexy|signal_1~q  & ((\corexy|Add8~33_sumout )))

	.dataa(!\corexy|signal_1~q ),
	.datab(!\corexy|n_1 [8]),
	.datac(!\corexy|Add8~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_1~8 .extended_lut = "off";
defparam \corexy|n_1~8 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_1~8 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_1[8] (
	.clk(\clk~input_o ),
	.d(\corexy|n_1~8_combout ),
	.asdata(\corexy|Add0~49_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_1[8] .is_wysiwyg = "true";
defparam \corexy|n_1[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_1~9 (
// Equation(s):
// \corexy|n_1~9_combout  = (!\corexy|signal_1~q  & (\corexy|n_1 [9])) # (\corexy|signal_1~q  & ((\corexy|Add8~37_sumout )))

	.dataa(!\corexy|signal_1~q ),
	.datab(!\corexy|n_1 [9]),
	.datac(!\corexy|Add8~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_1~9 .extended_lut = "off";
defparam \corexy|n_1~9 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_1~9 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_1[9] (
	.clk(\clk~input_o ),
	.d(\corexy|n_1~9_combout ),
	.asdata(\corexy|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_1[9] .is_wysiwyg = "true";
defparam \corexy|n_1[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_driving_reg_1~0 (
// Equation(s):
// \corexy|stepper_driving_reg_1~0_combout  = ( \corexy|Equal3~1_combout  & ( \corexy|Equal3~5_combout  & ( (\corexy|stepper_driving_reg_1~q  & (((!\corexy|Equal3~0_combout ) # (\corexy|n_1 [16])) # (\corexy|n_1 [9]))) ) ) ) # ( !\corexy|Equal3~1_combout  & 
// ( \corexy|Equal3~5_combout  & ( \corexy|stepper_driving_reg_1~q  ) ) ) # ( \corexy|Equal3~1_combout  & ( !\corexy|Equal3~5_combout  & ( \corexy|stepper_driving_reg_1~q  ) ) ) # ( !\corexy|Equal3~1_combout  & ( !\corexy|Equal3~5_combout  & ( 
// \corexy|stepper_driving_reg_1~q  ) ) )

	.dataa(!\corexy|stepper_driving_reg_1~q ),
	.datab(!\corexy|n_1 [9]),
	.datac(!\corexy|n_1 [16]),
	.datad(!\corexy|Equal3~0_combout ),
	.datae(!\corexy|Equal3~1_combout ),
	.dataf(!\corexy|Equal3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_driving_reg_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_driving_reg_1~0 .extended_lut = "off";
defparam \corexy|stepper_driving_reg_1~0 .lut_mask = 64'h5555555555555515;
defparam \corexy|stepper_driving_reg_1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_driving_reg_1~2 (
// Equation(s):
// \corexy|stepper_driving_reg_1~2_combout  = ( \corexy|stepper_driving_reg_1~1_combout  & ( \corexy|Equal1~5_combout  & ( (\corexy|stepper_driving_reg_1~0_combout  & (!\corexy|always0~0_combout  & !\corexy|always0~1_combout )) ) ) ) # ( 
// !\corexy|stepper_driving_reg_1~1_combout  & ( \corexy|Equal1~5_combout  & ( (\corexy|stepper_driving_reg_1~0_combout  & (!\corexy|always0~0_combout  & !\corexy|always0~1_combout )) ) ) ) # ( \corexy|stepper_driving_reg_1~1_combout  & ( 
// !\corexy|Equal1~5_combout  & ( ((\corexy|stepper_driving_reg_1~0_combout  & (!\corexy|always0~0_combout  & !\corexy|always0~1_combout ))) # (\corexy|f~0_combout ) ) ) ) # ( !\corexy|stepper_driving_reg_1~1_combout  & ( !\corexy|Equal1~5_combout  & ( 
// (\corexy|stepper_driving_reg_1~0_combout  & (!\corexy|always0~0_combout  & !\corexy|always0~1_combout )) ) ) )

	.dataa(!\corexy|f~0_combout ),
	.datab(!\corexy|stepper_driving_reg_1~0_combout ),
	.datac(!\corexy|always0~0_combout ),
	.datad(!\corexy|always0~1_combout ),
	.datae(!\corexy|stepper_driving_reg_1~1_combout ),
	.dataf(!\corexy|Equal1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_driving_reg_1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_driving_reg_1~2 .extended_lut = "off";
defparam \corexy|stepper_driving_reg_1~2 .lut_mask = 64'h3000755530003000;
defparam \corexy|stepper_driving_reg_1~2 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_driving_reg_1 (
	.clk(\clk~input_o ),
	.d(\corexy|stepper_driving_reg_1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\start_driving~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_driving_reg_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_driving_reg_1 .is_wysiwyg = "true";
defparam \corexy|stepper_driving_reg_1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|direction_1~0 (
// Equation(s):
// \corexy|direction_1~0_combout  = ( !\corexy|Equal0~5_combout  & ( \corexy|Equal1~5_combout  & ( (\start_driving~input_o  & (!\corexy|stepper_driving_reg_2~q  & (!\corexy|stepper_driving_reg_1~q  & !\corexy|f~q ))) ) ) ) # ( \corexy|Equal0~5_combout  & ( 
// !\corexy|Equal1~5_combout  & ( (\start_driving~input_o  & (!\corexy|stepper_driving_reg_2~q  & (!\corexy|stepper_driving_reg_1~q  & !\corexy|f~q ))) ) ) ) # ( !\corexy|Equal0~5_combout  & ( !\corexy|Equal1~5_combout  & ( (\start_driving~input_o  & 
// (!\corexy|stepper_driving_reg_2~q  & (!\corexy|stepper_driving_reg_1~q  & !\corexy|f~q ))) ) ) )

	.dataa(!\start_driving~input_o ),
	.datab(!\corexy|stepper_driving_reg_2~q ),
	.datac(!\corexy|stepper_driving_reg_1~q ),
	.datad(!\corexy|f~q ),
	.datae(!\corexy|Equal0~5_combout ),
	.dataf(!\corexy|Equal1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|direction_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|direction_1~0 .extended_lut = "off";
defparam \corexy|direction_1~0 .lut_mask = 64'h4000400040000000;
defparam \corexy|direction_1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|y~8 (
// Equation(s):
// \corexy|y~8_combout  = ( \corexy|x~9_combout  & ( \corexy|y.01~q  & ( (!\corexy|direction_1~0_combout ) # ((!\stepper_step_in_2[31]~input_o ) # ((\stepper_step_in_1[31]~input_o  & \corexy|x~8_combout ))) ) ) ) # ( !\corexy|x~9_combout  & ( \corexy|y.01~q  
// & ( (!\corexy|direction_1~0_combout ) # ((\stepper_step_in_1[31]~input_o  & ((!\stepper_step_in_2[31]~input_o ) # (\corexy|x~8_combout )))) ) ) ) # ( \corexy|x~9_combout  & ( !\corexy|y.01~q  & ( (\corexy|direction_1~0_combout  & 
// ((!\stepper_step_in_2[31]~input_o ) # ((\stepper_step_in_1[31]~input_o  & \corexy|x~8_combout )))) ) ) ) # ( !\corexy|x~9_combout  & ( !\corexy|y.01~q  & ( (\corexy|direction_1~0_combout  & (\stepper_step_in_1[31]~input_o  & 
// ((!\stepper_step_in_2[31]~input_o ) # (\corexy|x~8_combout )))) ) ) )

	.dataa(!\corexy|direction_1~0_combout ),
	.datab(!\stepper_step_in_2[31]~input_o ),
	.datac(!\stepper_step_in_1[31]~input_o ),
	.datad(!\corexy|x~8_combout ),
	.datae(!\corexy|x~9_combout ),
	.dataf(!\corexy|y.01~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|y~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|y~8 .extended_lut = "off";
defparam \corexy|y~8 .lut_mask = 64'h04054445AEAFEEEF;
defparam \corexy|y~8 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|y.01 (
	.clk(\clk~input_o ),
	.d(\corexy|y~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|y.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|y.01 .is_wysiwyg = "true";
defparam \corexy|y.01 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \ymax~input (
	.i(ymax),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ymax~input_o ));
// synopsys translate_off
defparam \ymax~input .bus_hold = "false";
defparam \ymax~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \corexy|y~9 (
// Equation(s):
// \corexy|y~9_combout  = ( \corexy|LessThan0~38_combout  & ( \corexy|y.10~q  & ( (!\corexy|direction_1~0_combout ) # ((\stepper_step_in_2[31]~input_o  & ((!\stepper_step_in_1[31]~input_o ) # (!\corexy|LessThan1~20_combout )))) ) ) ) # ( 
// !\corexy|LessThan0~38_combout  & ( \corexy|y.10~q  & ( (!\corexy|direction_1~0_combout ) # ((!\stepper_step_in_1[31]~input_o ) # ((\stepper_step_in_2[31]~input_o  & !\corexy|LessThan1~20_combout ))) ) ) ) # ( \corexy|LessThan0~38_combout  & ( 
// !\corexy|y.10~q  & ( (\corexy|direction_1~0_combout  & (\stepper_step_in_2[31]~input_o  & ((!\stepper_step_in_1[31]~input_o ) # (!\corexy|LessThan1~20_combout )))) ) ) ) # ( !\corexy|LessThan0~38_combout  & ( !\corexy|y.10~q  & ( 
// (\corexy|direction_1~0_combout  & ((!\stepper_step_in_1[31]~input_o ) # ((\stepper_step_in_2[31]~input_o  & !\corexy|LessThan1~20_combout )))) ) ) )

	.dataa(!\corexy|direction_1~0_combout ),
	.datab(!\stepper_step_in_2[31]~input_o ),
	.datac(!\stepper_step_in_1[31]~input_o ),
	.datad(!\corexy|LessThan1~20_combout ),
	.datae(!\corexy|LessThan0~38_combout ),
	.dataf(!\corexy|y.10~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|y~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|y~9 .extended_lut = "off";
defparam \corexy|y~9 .lut_mask = 64'h51501110FBFABBBA;
defparam \corexy|y~9 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|y.10 (
	.clk(\clk~input_o ),
	.d(\corexy|y~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|y.10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|y.10 .is_wysiwyg = "true";
defparam \corexy|y.10 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|always0~0 (
// Equation(s):
// \corexy|always0~0_combout  = (!\ymin~input_o  & (((\ymax~input_o  & \corexy|y.10~q )))) # (\ymin~input_o  & (\corexy|y.01~q  & ((!\ymax~input_o ) # (\corexy|y.10~q ))))

	.dataa(!\ymin~input_o ),
	.datab(!\corexy|y.01~q ),
	.datac(!\ymax~input_o ),
	.datad(!\corexy|y.10~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|always0~0 .extended_lut = "off";
defparam \corexy|always0~0 .lut_mask = 64'h101B101B101B101B;
defparam \corexy|always0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_2[30]~input (
	.i(stepper_speed_2[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_2[30]~input_o ));
// synopsys translate_off
defparam \stepper_speed_2[30]~input .bus_hold = "false";
defparam \stepper_speed_2[30]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_2[29]~input (
	.i(stepper_speed_2[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_2[29]~input_o ));
// synopsys translate_off
defparam \stepper_speed_2[29]~input .bus_hold = "false";
defparam \stepper_speed_2[29]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_2[28]~input (
	.i(stepper_speed_2[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_2[28]~input_o ));
// synopsys translate_off
defparam \stepper_speed_2[28]~input .bus_hold = "false";
defparam \stepper_speed_2[28]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_2[27]~input (
	.i(stepper_speed_2[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_2[27]~input_o ));
// synopsys translate_off
defparam \stepper_speed_2[27]~input .bus_hold = "false";
defparam \stepper_speed_2[27]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_2[26]~input (
	.i(stepper_speed_2[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_2[26]~input_o ));
// synopsys translate_off
defparam \stepper_speed_2[26]~input .bus_hold = "false";
defparam \stepper_speed_2[26]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_2[25]~input (
	.i(stepper_speed_2[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_2[25]~input_o ));
// synopsys translate_off
defparam \stepper_speed_2[25]~input .bus_hold = "false";
defparam \stepper_speed_2[25]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_2[24]~input (
	.i(stepper_speed_2[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_2[24]~input_o ));
// synopsys translate_off
defparam \stepper_speed_2[24]~input .bus_hold = "false";
defparam \stepper_speed_2[24]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_2[23]~input (
	.i(stepper_speed_2[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_2[23]~input_o ));
// synopsys translate_off
defparam \stepper_speed_2[23]~input .bus_hold = "false";
defparam \stepper_speed_2[23]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_2[22]~input (
	.i(stepper_speed_2[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_2[22]~input_o ));
// synopsys translate_off
defparam \stepper_speed_2[22]~input .bus_hold = "false";
defparam \stepper_speed_2[22]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_2[21]~input (
	.i(stepper_speed_2[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_2[21]~input_o ));
// synopsys translate_off
defparam \stepper_speed_2[21]~input .bus_hold = "false";
defparam \stepper_speed_2[21]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_2[20]~input (
	.i(stepper_speed_2[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_2[20]~input_o ));
// synopsys translate_off
defparam \stepper_speed_2[20]~input .bus_hold = "false";
defparam \stepper_speed_2[20]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_2[19]~input (
	.i(stepper_speed_2[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_2[19]~input_o ));
// synopsys translate_off
defparam \stepper_speed_2[19]~input .bus_hold = "false";
defparam \stepper_speed_2[19]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_2[18]~input (
	.i(stepper_speed_2[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_2[18]~input_o ));
// synopsys translate_off
defparam \stepper_speed_2[18]~input .bus_hold = "false";
defparam \stepper_speed_2[18]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_2[17]~input (
	.i(stepper_speed_2[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_2[17]~input_o ));
// synopsys translate_off
defparam \stepper_speed_2[17]~input .bus_hold = "false";
defparam \stepper_speed_2[17]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_2[16]~input (
	.i(stepper_speed_2[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_2[16]~input_o ));
// synopsys translate_off
defparam \stepper_speed_2[16]~input .bus_hold = "false";
defparam \stepper_speed_2[16]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_2[15]~input (
	.i(stepper_speed_2[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_2[15]~input_o ));
// synopsys translate_off
defparam \stepper_speed_2[15]~input .bus_hold = "false";
defparam \stepper_speed_2[15]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_2[14]~input (
	.i(stepper_speed_2[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_2[14]~input_o ));
// synopsys translate_off
defparam \stepper_speed_2[14]~input .bus_hold = "false";
defparam \stepper_speed_2[14]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_2[13]~input (
	.i(stepper_speed_2[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_2[13]~input_o ));
// synopsys translate_off
defparam \stepper_speed_2[13]~input .bus_hold = "false";
defparam \stepper_speed_2[13]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_2[12]~input (
	.i(stepper_speed_2[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_2[12]~input_o ));
// synopsys translate_off
defparam \stepper_speed_2[12]~input .bus_hold = "false";
defparam \stepper_speed_2[12]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_2[11]~input (
	.i(stepper_speed_2[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_2[11]~input_o ));
// synopsys translate_off
defparam \stepper_speed_2[11]~input .bus_hold = "false";
defparam \stepper_speed_2[11]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_2[10]~input (
	.i(stepper_speed_2[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_2[10]~input_o ));
// synopsys translate_off
defparam \stepper_speed_2[10]~input .bus_hold = "false";
defparam \stepper_speed_2[10]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_2[9]~input (
	.i(stepper_speed_2[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_2[9]~input_o ));
// synopsys translate_off
defparam \stepper_speed_2[9]~input .bus_hold = "false";
defparam \stepper_speed_2[9]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_2[8]~input (
	.i(stepper_speed_2[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_2[8]~input_o ));
// synopsys translate_off
defparam \stepper_speed_2[8]~input .bus_hold = "false";
defparam \stepper_speed_2[8]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_2[7]~input (
	.i(stepper_speed_2[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_2[7]~input_o ));
// synopsys translate_off
defparam \stepper_speed_2[7]~input .bus_hold = "false";
defparam \stepper_speed_2[7]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_2[6]~input (
	.i(stepper_speed_2[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_2[6]~input_o ));
// synopsys translate_off
defparam \stepper_speed_2[6]~input .bus_hold = "false";
defparam \stepper_speed_2[6]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_2[5]~input (
	.i(stepper_speed_2[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_2[5]~input_o ));
// synopsys translate_off
defparam \stepper_speed_2[5]~input .bus_hold = "false";
defparam \stepper_speed_2[5]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_2[4]~input (
	.i(stepper_speed_2[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_2[4]~input_o ));
// synopsys translate_off
defparam \stepper_speed_2[4]~input .bus_hold = "false";
defparam \stepper_speed_2[4]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_2[3]~input (
	.i(stepper_speed_2[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_2[3]~input_o ));
// synopsys translate_off
defparam \stepper_speed_2[3]~input .bus_hold = "false";
defparam \stepper_speed_2[3]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_2[2]~input (
	.i(stepper_speed_2[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_2[2]~input_o ));
// synopsys translate_off
defparam \stepper_speed_2[2]~input .bus_hold = "false";
defparam \stepper_speed_2[2]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_2[1]~input (
	.i(stepper_speed_2[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_2[1]~input_o ));
// synopsys translate_off
defparam \stepper_speed_2[1]~input .bus_hold = "false";
defparam \stepper_speed_2[1]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_2[0]~input (
	.i(stepper_speed_2[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_2[0]~input_o ));
// synopsys translate_off
defparam \stepper_speed_2[0]~input .bus_hold = "false";
defparam \stepper_speed_2[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add3~37 (
// Equation(s):
// \corexy|Add3~37_sumout  = SUM(( \stepper_speed_2[0]~input_o  ) + ( VCC ) + ( !VCC ))
// \corexy|Add3~38  = CARRY(( \stepper_speed_2[0]~input_o  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_2[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add3~37_sumout ),
	.cout(\corexy|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add3~37 .extended_lut = "off";
defparam \corexy|Add3~37 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add3~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add3~33 (
// Equation(s):
// \corexy|Add3~33_sumout  = SUM(( \stepper_speed_2[1]~input_o  ) + ( VCC ) + ( \corexy|Add3~38  ))
// \corexy|Add3~34  = CARRY(( \stepper_speed_2[1]~input_o  ) + ( VCC ) + ( \corexy|Add3~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_2[1]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add3~33_sumout ),
	.cout(\corexy|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add3~33 .extended_lut = "off";
defparam \corexy|Add3~33 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add3~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add3~65 (
// Equation(s):
// \corexy|Add3~65_sumout  = SUM(( \stepper_speed_2[2]~input_o  ) + ( VCC ) + ( \corexy|Add3~34  ))
// \corexy|Add3~66  = CARRY(( \stepper_speed_2[2]~input_o  ) + ( VCC ) + ( \corexy|Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_2[2]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add3~65_sumout ),
	.cout(\corexy|Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add3~65 .extended_lut = "off";
defparam \corexy|Add3~65 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add3~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add3~85 (
// Equation(s):
// \corexy|Add3~85_sumout  = SUM(( \stepper_speed_2[3]~input_o  ) + ( VCC ) + ( \corexy|Add3~66  ))
// \corexy|Add3~86  = CARRY(( \stepper_speed_2[3]~input_o  ) + ( VCC ) + ( \corexy|Add3~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_2[3]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add3~85_sumout ),
	.cout(\corexy|Add3~86 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add3~85 .extended_lut = "off";
defparam \corexy|Add3~85 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add3~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add3~81 (
// Equation(s):
// \corexy|Add3~81_sumout  = SUM(( \stepper_speed_2[4]~input_o  ) + ( VCC ) + ( \corexy|Add3~86  ))
// \corexy|Add3~82  = CARRY(( \stepper_speed_2[4]~input_o  ) + ( VCC ) + ( \corexy|Add3~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_2[4]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add3~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add3~81_sumout ),
	.cout(\corexy|Add3~82 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add3~81 .extended_lut = "off";
defparam \corexy|Add3~81 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add3~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add3~77 (
// Equation(s):
// \corexy|Add3~77_sumout  = SUM(( \stepper_speed_2[5]~input_o  ) + ( VCC ) + ( \corexy|Add3~82  ))
// \corexy|Add3~78  = CARRY(( \stepper_speed_2[5]~input_o  ) + ( VCC ) + ( \corexy|Add3~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_2[5]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add3~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add3~77_sumout ),
	.cout(\corexy|Add3~78 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add3~77 .extended_lut = "off";
defparam \corexy|Add3~77 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add3~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add3~73 (
// Equation(s):
// \corexy|Add3~73_sumout  = SUM(( \stepper_speed_2[6]~input_o  ) + ( VCC ) + ( \corexy|Add3~78  ))
// \corexy|Add3~74  = CARRY(( \stepper_speed_2[6]~input_o  ) + ( VCC ) + ( \corexy|Add3~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_2[6]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add3~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add3~73_sumout ),
	.cout(\corexy|Add3~74 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add3~73 .extended_lut = "off";
defparam \corexy|Add3~73 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add3~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add3~69 (
// Equation(s):
// \corexy|Add3~69_sumout  = SUM(( \stepper_speed_2[7]~input_o  ) + ( VCC ) + ( \corexy|Add3~74  ))
// \corexy|Add3~70  = CARRY(( \stepper_speed_2[7]~input_o  ) + ( VCC ) + ( \corexy|Add3~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_2[7]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add3~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add3~69_sumout ),
	.cout(\corexy|Add3~70 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add3~69 .extended_lut = "off";
defparam \corexy|Add3~69 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add3~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add3~61 (
// Equation(s):
// \corexy|Add3~61_sumout  = SUM(( \stepper_speed_2[8]~input_o  ) + ( VCC ) + ( \corexy|Add3~70  ))
// \corexy|Add3~62  = CARRY(( \stepper_speed_2[8]~input_o  ) + ( VCC ) + ( \corexy|Add3~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_2[8]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add3~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add3~61_sumout ),
	.cout(\corexy|Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add3~61 .extended_lut = "off";
defparam \corexy|Add3~61 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add3~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add3~125 (
// Equation(s):
// \corexy|Add3~125_sumout  = SUM(( \stepper_speed_2[9]~input_o  ) + ( VCC ) + ( \corexy|Add3~62  ))
// \corexy|Add3~126  = CARRY(( \stepper_speed_2[9]~input_o  ) + ( VCC ) + ( \corexy|Add3~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_2[9]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add3~125_sumout ),
	.cout(\corexy|Add3~126 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add3~125 .extended_lut = "off";
defparam \corexy|Add3~125 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add3~125 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add3~121 (
// Equation(s):
// \corexy|Add3~121_sumout  = SUM(( \stepper_speed_2[10]~input_o  ) + ( VCC ) + ( \corexy|Add3~126  ))
// \corexy|Add3~122  = CARRY(( \stepper_speed_2[10]~input_o  ) + ( VCC ) + ( \corexy|Add3~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_2[10]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add3~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add3~121_sumout ),
	.cout(\corexy|Add3~122 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add3~121 .extended_lut = "off";
defparam \corexy|Add3~121 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add3~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add3~117 (
// Equation(s):
// \corexy|Add3~117_sumout  = SUM(( \stepper_speed_2[11]~input_o  ) + ( VCC ) + ( \corexy|Add3~122  ))
// \corexy|Add3~118  = CARRY(( \stepper_speed_2[11]~input_o  ) + ( VCC ) + ( \corexy|Add3~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_2[11]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add3~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add3~117_sumout ),
	.cout(\corexy|Add3~118 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add3~117 .extended_lut = "off";
defparam \corexy|Add3~117 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add3~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add3~113 (
// Equation(s):
// \corexy|Add3~113_sumout  = SUM(( \stepper_speed_2[12]~input_o  ) + ( VCC ) + ( \corexy|Add3~118  ))
// \corexy|Add3~114  = CARRY(( \stepper_speed_2[12]~input_o  ) + ( VCC ) + ( \corexy|Add3~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_2[12]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add3~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add3~113_sumout ),
	.cout(\corexy|Add3~114 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add3~113 .extended_lut = "off";
defparam \corexy|Add3~113 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add3~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add3~109 (
// Equation(s):
// \corexy|Add3~109_sumout  = SUM(( \stepper_speed_2[13]~input_o  ) + ( VCC ) + ( \corexy|Add3~114  ))
// \corexy|Add3~110  = CARRY(( \stepper_speed_2[13]~input_o  ) + ( VCC ) + ( \corexy|Add3~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_2[13]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add3~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add3~109_sumout ),
	.cout(\corexy|Add3~110 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add3~109 .extended_lut = "off";
defparam \corexy|Add3~109 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add3~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add3~57 (
// Equation(s):
// \corexy|Add3~57_sumout  = SUM(( \stepper_speed_2[14]~input_o  ) + ( VCC ) + ( \corexy|Add3~110  ))
// \corexy|Add3~58  = CARRY(( \stepper_speed_2[14]~input_o  ) + ( VCC ) + ( \corexy|Add3~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_2[14]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add3~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add3~57_sumout ),
	.cout(\corexy|Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add3~57 .extended_lut = "off";
defparam \corexy|Add3~57 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add3~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add3~105 (
// Equation(s):
// \corexy|Add3~105_sumout  = SUM(( \stepper_speed_2[15]~input_o  ) + ( VCC ) + ( \corexy|Add3~58  ))
// \corexy|Add3~106  = CARRY(( \stepper_speed_2[15]~input_o  ) + ( VCC ) + ( \corexy|Add3~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_2[15]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add3~105_sumout ),
	.cout(\corexy|Add3~106 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add3~105 .extended_lut = "off";
defparam \corexy|Add3~105 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add3~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add3~101 (
// Equation(s):
// \corexy|Add3~101_sumout  = SUM(( \stepper_speed_2[16]~input_o  ) + ( VCC ) + ( \corexy|Add3~106  ))
// \corexy|Add3~102  = CARRY(( \stepper_speed_2[16]~input_o  ) + ( VCC ) + ( \corexy|Add3~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_2[16]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add3~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add3~101_sumout ),
	.cout(\corexy|Add3~102 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add3~101 .extended_lut = "off";
defparam \corexy|Add3~101 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add3~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add3~97 (
// Equation(s):
// \corexy|Add3~97_sumout  = SUM(( \stepper_speed_2[17]~input_o  ) + ( VCC ) + ( \corexy|Add3~102  ))
// \corexy|Add3~98  = CARRY(( \stepper_speed_2[17]~input_o  ) + ( VCC ) + ( \corexy|Add3~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_2[17]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add3~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add3~97_sumout ),
	.cout(\corexy|Add3~98 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add3~97 .extended_lut = "off";
defparam \corexy|Add3~97 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add3~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add3~93 (
// Equation(s):
// \corexy|Add3~93_sumout  = SUM(( \stepper_speed_2[18]~input_o  ) + ( VCC ) + ( \corexy|Add3~98  ))
// \corexy|Add3~94  = CARRY(( \stepper_speed_2[18]~input_o  ) + ( VCC ) + ( \corexy|Add3~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_2[18]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add3~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add3~93_sumout ),
	.cout(\corexy|Add3~94 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add3~93 .extended_lut = "off";
defparam \corexy|Add3~93 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add3~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add3~89 (
// Equation(s):
// \corexy|Add3~89_sumout  = SUM(( \stepper_speed_2[19]~input_o  ) + ( VCC ) + ( \corexy|Add3~94  ))
// \corexy|Add3~90  = CARRY(( \stepper_speed_2[19]~input_o  ) + ( VCC ) + ( \corexy|Add3~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_2[19]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add3~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add3~89_sumout ),
	.cout(\corexy|Add3~90 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add3~89 .extended_lut = "off";
defparam \corexy|Add3~89 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add3~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add3~41 (
// Equation(s):
// \corexy|Add3~41_sumout  = SUM(( \stepper_speed_2[20]~input_o  ) + ( VCC ) + ( \corexy|Add3~90  ))
// \corexy|Add3~42  = CARRY(( \stepper_speed_2[20]~input_o  ) + ( VCC ) + ( \corexy|Add3~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_2[20]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add3~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add3~41_sumout ),
	.cout(\corexy|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add3~41 .extended_lut = "off";
defparam \corexy|Add3~41 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add3~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add3~45 (
// Equation(s):
// \corexy|Add3~45_sumout  = SUM(( \stepper_speed_2[21]~input_o  ) + ( VCC ) + ( \corexy|Add3~42  ))
// \corexy|Add3~46  = CARRY(( \stepper_speed_2[21]~input_o  ) + ( VCC ) + ( \corexy|Add3~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_2[21]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add3~45_sumout ),
	.cout(\corexy|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add3~45 .extended_lut = "off";
defparam \corexy|Add3~45 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add3~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add3~49 (
// Equation(s):
// \corexy|Add3~49_sumout  = SUM(( \stepper_speed_2[22]~input_o  ) + ( VCC ) + ( \corexy|Add3~46  ))
// \corexy|Add3~50  = CARRY(( \stepper_speed_2[22]~input_o  ) + ( VCC ) + ( \corexy|Add3~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_2[22]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add3~49_sumout ),
	.cout(\corexy|Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add3~49 .extended_lut = "off";
defparam \corexy|Add3~49 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add3~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add3~53 (
// Equation(s):
// \corexy|Add3~53_sumout  = SUM(( \stepper_speed_2[23]~input_o  ) + ( VCC ) + ( \corexy|Add3~50  ))
// \corexy|Add3~54  = CARRY(( \stepper_speed_2[23]~input_o  ) + ( VCC ) + ( \corexy|Add3~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_2[23]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add3~53_sumout ),
	.cout(\corexy|Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add3~53 .extended_lut = "off";
defparam \corexy|Add3~53 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add3~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add3~9 (
// Equation(s):
// \corexy|Add3~9_sumout  = SUM(( \stepper_speed_2[24]~input_o  ) + ( VCC ) + ( \corexy|Add3~54  ))
// \corexy|Add3~10  = CARRY(( \stepper_speed_2[24]~input_o  ) + ( VCC ) + ( \corexy|Add3~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_2[24]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add3~9_sumout ),
	.cout(\corexy|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add3~9 .extended_lut = "off";
defparam \corexy|Add3~9 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add3~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add3~13 (
// Equation(s):
// \corexy|Add3~13_sumout  = SUM(( \stepper_speed_2[25]~input_o  ) + ( VCC ) + ( \corexy|Add3~10  ))
// \corexy|Add3~14  = CARRY(( \stepper_speed_2[25]~input_o  ) + ( VCC ) + ( \corexy|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_2[25]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add3~13_sumout ),
	.cout(\corexy|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add3~13 .extended_lut = "off";
defparam \corexy|Add3~13 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add3~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add3~17 (
// Equation(s):
// \corexy|Add3~17_sumout  = SUM(( \stepper_speed_2[26]~input_o  ) + ( VCC ) + ( \corexy|Add3~14  ))
// \corexy|Add3~18  = CARRY(( \stepper_speed_2[26]~input_o  ) + ( VCC ) + ( \corexy|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_2[26]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add3~17_sumout ),
	.cout(\corexy|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add3~17 .extended_lut = "off";
defparam \corexy|Add3~17 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add3~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add3~21 (
// Equation(s):
// \corexy|Add3~21_sumout  = SUM(( \stepper_speed_2[27]~input_o  ) + ( VCC ) + ( \corexy|Add3~18  ))
// \corexy|Add3~22  = CARRY(( \stepper_speed_2[27]~input_o  ) + ( VCC ) + ( \corexy|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_2[27]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add3~21_sumout ),
	.cout(\corexy|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add3~21 .extended_lut = "off";
defparam \corexy|Add3~21 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add3~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add3~25 (
// Equation(s):
// \corexy|Add3~25_sumout  = SUM(( \stepper_speed_2[28]~input_o  ) + ( VCC ) + ( \corexy|Add3~22  ))
// \corexy|Add3~26  = CARRY(( \stepper_speed_2[28]~input_o  ) + ( VCC ) + ( \corexy|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_2[28]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add3~25_sumout ),
	.cout(\corexy|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add3~25 .extended_lut = "off";
defparam \corexy|Add3~25 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add3~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add3~29 (
// Equation(s):
// \corexy|Add3~29_sumout  = SUM(( \stepper_speed_2[29]~input_o  ) + ( VCC ) + ( \corexy|Add3~26  ))
// \corexy|Add3~30  = CARRY(( \stepper_speed_2[29]~input_o  ) + ( VCC ) + ( \corexy|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_2[29]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add3~29_sumout ),
	.cout(\corexy|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add3~29 .extended_lut = "off";
defparam \corexy|Add3~29 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add3~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add3~1 (
// Equation(s):
// \corexy|Add3~1_sumout  = SUM(( \stepper_speed_2[30]~input_o  ) + ( VCC ) + ( \corexy|Add3~30  ))
// \corexy|Add3~2  = CARRY(( \stepper_speed_2[30]~input_o  ) + ( VCC ) + ( \corexy|Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_2[30]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add3~1_sumout ),
	.cout(\corexy|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add3~1 .extended_lut = "off";
defparam \corexy|Add3~1 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add3~1 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_2[24] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_2[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_2[24] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_2[24] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_2[23] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_2[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_2[23] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_2[23] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_2[22] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_2[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_2[22] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_2[22] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_2[21] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_2[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_2[21] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_2[21] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_2[20] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_2[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_2[20] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_2[20] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_2[19] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_2[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_2[19] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_2[19] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_2[18] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_2[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_2[18] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_2[18] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_2[17] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_2[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_2[17] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_2[17] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_2[16] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_2[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_2[16] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_2[16] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_2[15] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_2[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_2[15] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_2[15] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_2[14] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_2[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_2[14] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_2[14] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_2[13] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_2[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_2[13] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_2[13] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_2[12] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_2[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_2[12] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_2[12] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_2[11] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_2[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_2[11] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_2[11] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_2[10] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_2[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_2[10] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_2[10] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_2[9] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_2[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_2[9] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_2[9] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_2[8] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_2[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_2[8] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_2[8] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_2[7] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_2[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_2[7] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_2[7] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_2[6] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_2[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_2[6] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_2[6] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_2[5] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_2[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_2[5] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_2[5] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_2[4] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_2[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_2[4] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_2[4] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_2[3] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_2[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_2[3] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_2[3] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_2[2] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_2[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_2[2] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_2[2] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_2[1] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_2[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_2[1] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_2[1] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_2[0] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_2[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_2[0] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_2[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add7~37 (
// Equation(s):
// \corexy|Add7~37_sumout  = SUM(( \corexy|stepper_speed_reg_2 [0] ) + ( VCC ) + ( !VCC ))
// \corexy|Add7~38  = CARRY(( \corexy|stepper_speed_reg_2 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_2 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add7~37_sumout ),
	.cout(\corexy|Add7~38 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add7~37 .extended_lut = "off";
defparam \corexy|Add7~37 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add7~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add7~33 (
// Equation(s):
// \corexy|Add7~33_sumout  = SUM(( \corexy|stepper_speed_reg_2 [1] ) + ( VCC ) + ( \corexy|Add7~38  ))
// \corexy|Add7~34  = CARRY(( \corexy|stepper_speed_reg_2 [1] ) + ( VCC ) + ( \corexy|Add7~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_2 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add7~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add7~33_sumout ),
	.cout(\corexy|Add7~34 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add7~33 .extended_lut = "off";
defparam \corexy|Add7~33 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add7~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add7~65 (
// Equation(s):
// \corexy|Add7~65_sumout  = SUM(( \corexy|stepper_speed_reg_2 [2] ) + ( VCC ) + ( \corexy|Add7~34  ))
// \corexy|Add7~66  = CARRY(( \corexy|stepper_speed_reg_2 [2] ) + ( VCC ) + ( \corexy|Add7~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_2 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add7~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add7~65_sumout ),
	.cout(\corexy|Add7~66 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add7~65 .extended_lut = "off";
defparam \corexy|Add7~65 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add7~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add7~85 (
// Equation(s):
// \corexy|Add7~85_sumout  = SUM(( \corexy|stepper_speed_reg_2 [3] ) + ( VCC ) + ( \corexy|Add7~66  ))
// \corexy|Add7~86  = CARRY(( \corexy|stepper_speed_reg_2 [3] ) + ( VCC ) + ( \corexy|Add7~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_2 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add7~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add7~85_sumout ),
	.cout(\corexy|Add7~86 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add7~85 .extended_lut = "off";
defparam \corexy|Add7~85 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add7~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add7~81 (
// Equation(s):
// \corexy|Add7~81_sumout  = SUM(( \corexy|stepper_speed_reg_2 [4] ) + ( VCC ) + ( \corexy|Add7~86  ))
// \corexy|Add7~82  = CARRY(( \corexy|stepper_speed_reg_2 [4] ) + ( VCC ) + ( \corexy|Add7~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_2 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add7~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add7~81_sumout ),
	.cout(\corexy|Add7~82 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add7~81 .extended_lut = "off";
defparam \corexy|Add7~81 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add7~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add7~77 (
// Equation(s):
// \corexy|Add7~77_sumout  = SUM(( \corexy|stepper_speed_reg_2 [5] ) + ( VCC ) + ( \corexy|Add7~82  ))
// \corexy|Add7~78  = CARRY(( \corexy|stepper_speed_reg_2 [5] ) + ( VCC ) + ( \corexy|Add7~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_2 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add7~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add7~77_sumout ),
	.cout(\corexy|Add7~78 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add7~77 .extended_lut = "off";
defparam \corexy|Add7~77 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add7~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add7~73 (
// Equation(s):
// \corexy|Add7~73_sumout  = SUM(( \corexy|stepper_speed_reg_2 [6] ) + ( VCC ) + ( \corexy|Add7~78  ))
// \corexy|Add7~74  = CARRY(( \corexy|stepper_speed_reg_2 [6] ) + ( VCC ) + ( \corexy|Add7~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_2 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add7~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add7~73_sumout ),
	.cout(\corexy|Add7~74 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add7~73 .extended_lut = "off";
defparam \corexy|Add7~73 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add7~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add7~69 (
// Equation(s):
// \corexy|Add7~69_sumout  = SUM(( \corexy|stepper_speed_reg_2 [7] ) + ( VCC ) + ( \corexy|Add7~74  ))
// \corexy|Add7~70  = CARRY(( \corexy|stepper_speed_reg_2 [7] ) + ( VCC ) + ( \corexy|Add7~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_2 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add7~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add7~69_sumout ),
	.cout(\corexy|Add7~70 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add7~69 .extended_lut = "off";
defparam \corexy|Add7~69 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add7~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add7~61 (
// Equation(s):
// \corexy|Add7~61_sumout  = SUM(( \corexy|stepper_speed_reg_2 [8] ) + ( VCC ) + ( \corexy|Add7~70  ))
// \corexy|Add7~62  = CARRY(( \corexy|stepper_speed_reg_2 [8] ) + ( VCC ) + ( \corexy|Add7~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_2 [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add7~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add7~61_sumout ),
	.cout(\corexy|Add7~62 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add7~61 .extended_lut = "off";
defparam \corexy|Add7~61 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add7~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add7~125 (
// Equation(s):
// \corexy|Add7~125_sumout  = SUM(( \corexy|stepper_speed_reg_2 [9] ) + ( VCC ) + ( \corexy|Add7~62  ))
// \corexy|Add7~126  = CARRY(( \corexy|stepper_speed_reg_2 [9] ) + ( VCC ) + ( \corexy|Add7~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_2 [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add7~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add7~125_sumout ),
	.cout(\corexy|Add7~126 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add7~125 .extended_lut = "off";
defparam \corexy|Add7~125 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add7~125 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add7~121 (
// Equation(s):
// \corexy|Add7~121_sumout  = SUM(( \corexy|stepper_speed_reg_2 [10] ) + ( VCC ) + ( \corexy|Add7~126  ))
// \corexy|Add7~122  = CARRY(( \corexy|stepper_speed_reg_2 [10] ) + ( VCC ) + ( \corexy|Add7~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_2 [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add7~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add7~121_sumout ),
	.cout(\corexy|Add7~122 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add7~121 .extended_lut = "off";
defparam \corexy|Add7~121 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add7~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add7~117 (
// Equation(s):
// \corexy|Add7~117_sumout  = SUM(( \corexy|stepper_speed_reg_2 [11] ) + ( VCC ) + ( \corexy|Add7~122  ))
// \corexy|Add7~118  = CARRY(( \corexy|stepper_speed_reg_2 [11] ) + ( VCC ) + ( \corexy|Add7~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_2 [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add7~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add7~117_sumout ),
	.cout(\corexy|Add7~118 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add7~117 .extended_lut = "off";
defparam \corexy|Add7~117 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add7~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add7~113 (
// Equation(s):
// \corexy|Add7~113_sumout  = SUM(( \corexy|stepper_speed_reg_2 [12] ) + ( VCC ) + ( \corexy|Add7~118  ))
// \corexy|Add7~114  = CARRY(( \corexy|stepper_speed_reg_2 [12] ) + ( VCC ) + ( \corexy|Add7~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_2 [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add7~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add7~113_sumout ),
	.cout(\corexy|Add7~114 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add7~113 .extended_lut = "off";
defparam \corexy|Add7~113 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add7~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add7~109 (
// Equation(s):
// \corexy|Add7~109_sumout  = SUM(( \corexy|stepper_speed_reg_2 [13] ) + ( VCC ) + ( \corexy|Add7~114  ))
// \corexy|Add7~110  = CARRY(( \corexy|stepper_speed_reg_2 [13] ) + ( VCC ) + ( \corexy|Add7~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_2 [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add7~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add7~109_sumout ),
	.cout(\corexy|Add7~110 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add7~109 .extended_lut = "off";
defparam \corexy|Add7~109 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add7~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add7~57 (
// Equation(s):
// \corexy|Add7~57_sumout  = SUM(( \corexy|stepper_speed_reg_2 [14] ) + ( VCC ) + ( \corexy|Add7~110  ))
// \corexy|Add7~58  = CARRY(( \corexy|stepper_speed_reg_2 [14] ) + ( VCC ) + ( \corexy|Add7~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_2 [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add7~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add7~57_sumout ),
	.cout(\corexy|Add7~58 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add7~57 .extended_lut = "off";
defparam \corexy|Add7~57 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add7~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add7~105 (
// Equation(s):
// \corexy|Add7~105_sumout  = SUM(( \corexy|stepper_speed_reg_2 [15] ) + ( VCC ) + ( \corexy|Add7~58  ))
// \corexy|Add7~106  = CARRY(( \corexy|stepper_speed_reg_2 [15] ) + ( VCC ) + ( \corexy|Add7~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_2 [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add7~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add7~105_sumout ),
	.cout(\corexy|Add7~106 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add7~105 .extended_lut = "off";
defparam \corexy|Add7~105 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add7~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add7~101 (
// Equation(s):
// \corexy|Add7~101_sumout  = SUM(( \corexy|stepper_speed_reg_2 [16] ) + ( VCC ) + ( \corexy|Add7~106  ))
// \corexy|Add7~102  = CARRY(( \corexy|stepper_speed_reg_2 [16] ) + ( VCC ) + ( \corexy|Add7~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_2 [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add7~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add7~101_sumout ),
	.cout(\corexy|Add7~102 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add7~101 .extended_lut = "off";
defparam \corexy|Add7~101 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add7~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add7~97 (
// Equation(s):
// \corexy|Add7~97_sumout  = SUM(( \corexy|stepper_speed_reg_2 [17] ) + ( VCC ) + ( \corexy|Add7~102  ))
// \corexy|Add7~98  = CARRY(( \corexy|stepper_speed_reg_2 [17] ) + ( VCC ) + ( \corexy|Add7~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_2 [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add7~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add7~97_sumout ),
	.cout(\corexy|Add7~98 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add7~97 .extended_lut = "off";
defparam \corexy|Add7~97 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add7~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add7~93 (
// Equation(s):
// \corexy|Add7~93_sumout  = SUM(( \corexy|stepper_speed_reg_2 [18] ) + ( VCC ) + ( \corexy|Add7~98  ))
// \corexy|Add7~94  = CARRY(( \corexy|stepper_speed_reg_2 [18] ) + ( VCC ) + ( \corexy|Add7~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_2 [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add7~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add7~93_sumout ),
	.cout(\corexy|Add7~94 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add7~93 .extended_lut = "off";
defparam \corexy|Add7~93 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add7~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add7~89 (
// Equation(s):
// \corexy|Add7~89_sumout  = SUM(( \corexy|stepper_speed_reg_2 [19] ) + ( VCC ) + ( \corexy|Add7~94  ))
// \corexy|Add7~90  = CARRY(( \corexy|stepper_speed_reg_2 [19] ) + ( VCC ) + ( \corexy|Add7~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_2 [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add7~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add7~89_sumout ),
	.cout(\corexy|Add7~90 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add7~89 .extended_lut = "off";
defparam \corexy|Add7~89 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add7~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add7~41 (
// Equation(s):
// \corexy|Add7~41_sumout  = SUM(( \corexy|stepper_speed_reg_2 [20] ) + ( VCC ) + ( \corexy|Add7~90  ))
// \corexy|Add7~42  = CARRY(( \corexy|stepper_speed_reg_2 [20] ) + ( VCC ) + ( \corexy|Add7~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_2 [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add7~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add7~41_sumout ),
	.cout(\corexy|Add7~42 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add7~41 .extended_lut = "off";
defparam \corexy|Add7~41 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add7~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add7~45 (
// Equation(s):
// \corexy|Add7~45_sumout  = SUM(( \corexy|stepper_speed_reg_2 [21] ) + ( VCC ) + ( \corexy|Add7~42  ))
// \corexy|Add7~46  = CARRY(( \corexy|stepper_speed_reg_2 [21] ) + ( VCC ) + ( \corexy|Add7~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_2 [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add7~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add7~45_sumout ),
	.cout(\corexy|Add7~46 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add7~45 .extended_lut = "off";
defparam \corexy|Add7~45 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add7~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add7~49 (
// Equation(s):
// \corexy|Add7~49_sumout  = SUM(( \corexy|stepper_speed_reg_2 [22] ) + ( VCC ) + ( \corexy|Add7~46  ))
// \corexy|Add7~50  = CARRY(( \corexy|stepper_speed_reg_2 [22] ) + ( VCC ) + ( \corexy|Add7~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_2 [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add7~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add7~49_sumout ),
	.cout(\corexy|Add7~50 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add7~49 .extended_lut = "off";
defparam \corexy|Add7~49 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add7~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add7~53 (
// Equation(s):
// \corexy|Add7~53_sumout  = SUM(( \corexy|stepper_speed_reg_2 [23] ) + ( VCC ) + ( \corexy|Add7~50  ))
// \corexy|Add7~54  = CARRY(( \corexy|stepper_speed_reg_2 [23] ) + ( VCC ) + ( \corexy|Add7~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_2 [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add7~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add7~53_sumout ),
	.cout(\corexy|Add7~54 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add7~53 .extended_lut = "off";
defparam \corexy|Add7~53 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add7~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add7~9 (
// Equation(s):
// \corexy|Add7~9_sumout  = SUM(( \corexy|stepper_speed_reg_2 [24] ) + ( VCC ) + ( \corexy|Add7~54  ))
// \corexy|Add7~10  = CARRY(( \corexy|stepper_speed_reg_2 [24] ) + ( VCC ) + ( \corexy|Add7~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_2 [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add7~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add7~9_sumout ),
	.cout(\corexy|Add7~10 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add7~9 .extended_lut = "off";
defparam \corexy|Add7~9 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add7~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add6~37 (
// Equation(s):
// \corexy|Add6~37_sumout  = SUM(( \corexy|m_2 [0] ) + ( VCC ) + ( !VCC ))
// \corexy|Add6~38  = CARRY(( \corexy|m_2 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_2 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add6~37_sumout ),
	.cout(\corexy|Add6~38 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add6~37 .extended_lut = "off";
defparam \corexy|Add6~37 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add6~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_2~10 (
// Equation(s):
// \corexy|m_2~10_combout  = (!\corexy|Equal6~8_combout  & ((\corexy|Add6~37_sumout ))) # (\corexy|Equal6~8_combout  & (\corexy|Add7~37_sumout ))

	.dataa(!\corexy|Equal6~8_combout ),
	.datab(!\corexy|Add7~37_sumout ),
	.datac(!\corexy|Add6~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_2~10 .extended_lut = "off";
defparam \corexy|m_2~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|m_2~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_2~1 (
// Equation(s):
// \corexy|m_2~1_combout  = ( \corexy|Equal1~5_combout  & ( \corexy|stepper_driving_reg_2~0_combout  & ( ((\corexy|f~0_combout  & (\corexy|stepper_driving_reg_1~1_combout  & !\corexy|Equal0~5_combout ))) # (\corexy|always0~2_combout ) ) ) ) # ( 
// !\corexy|Equal1~5_combout  & ( \corexy|stepper_driving_reg_2~0_combout  & ( ((\corexy|f~0_combout  & \corexy|stepper_driving_reg_1~1_combout )) # (\corexy|always0~2_combout ) ) ) ) # ( \corexy|Equal1~5_combout  & ( !\corexy|stepper_driving_reg_2~0_combout 
//  & ( (\corexy|f~0_combout  & (\corexy|stepper_driving_reg_1~1_combout  & !\corexy|Equal0~5_combout )) ) ) ) # ( !\corexy|Equal1~5_combout  & ( !\corexy|stepper_driving_reg_2~0_combout  & ( (\corexy|f~0_combout  & \corexy|stepper_driving_reg_1~1_combout ) 
// ) ) )

	.dataa(!\corexy|f~0_combout ),
	.datab(!\corexy|always0~2_combout ),
	.datac(!\corexy|stepper_driving_reg_1~1_combout ),
	.datad(!\corexy|Equal0~5_combout ),
	.datae(!\corexy|Equal1~5_combout ),
	.dataf(!\corexy|stepper_driving_reg_2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_2~1 .extended_lut = "off";
defparam \corexy|m_2~1 .lut_mask = 64'h0505050037373733;
defparam \corexy|m_2~1 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_2[0] (
	.clk(\clk~input_o ),
	.d(\corexy|Add3~37_sumout ),
	.asdata(\corexy|m_2~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_2[0] .is_wysiwyg = "true";
defparam \corexy|m_2[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add6~33 (
// Equation(s):
// \corexy|Add6~33_sumout  = SUM(( \corexy|m_2 [1] ) + ( VCC ) + ( \corexy|Add6~38  ))
// \corexy|Add6~34  = CARRY(( \corexy|m_2 [1] ) + ( VCC ) + ( \corexy|Add6~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_2 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add6~33_sumout ),
	.cout(\corexy|Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add6~33 .extended_lut = "off";
defparam \corexy|Add6~33 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add6~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_2~9 (
// Equation(s):
// \corexy|m_2~9_combout  = (!\corexy|Equal6~8_combout  & ((\corexy|Add6~33_sumout ))) # (\corexy|Equal6~8_combout  & (\corexy|Add7~33_sumout ))

	.dataa(!\corexy|Equal6~8_combout ),
	.datab(!\corexy|Add7~33_sumout ),
	.datac(!\corexy|Add6~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_2~9 .extended_lut = "off";
defparam \corexy|m_2~9 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|m_2~9 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_2[1] (
	.clk(\clk~input_o ),
	.d(\corexy|Add3~33_sumout ),
	.asdata(\corexy|m_2~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_2[1] .is_wysiwyg = "true";
defparam \corexy|m_2[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal6~2 (
// Equation(s):
// \corexy|Equal6~2_combout  = ( !\corexy|m_2 [22] & ( !\corexy|m_2 [23] & ( (!\corexy|m_2 [1] & (!\corexy|m_2 [0] & (!\corexy|m_2 [20] & !\corexy|m_2 [21]))) ) ) )

	.dataa(!\corexy|m_2 [1]),
	.datab(!\corexy|m_2 [0]),
	.datac(!\corexy|m_2 [20]),
	.datad(!\corexy|m_2 [21]),
	.datae(!\corexy|m_2 [22]),
	.dataf(!\corexy|m_2 [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal6~2 .extended_lut = "off";
defparam \corexy|Equal6~2 .lut_mask = 64'h8000000000000000;
defparam \corexy|Equal6~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add6~65 (
// Equation(s):
// \corexy|Add6~65_sumout  = SUM(( \corexy|m_2 [2] ) + ( VCC ) + ( \corexy|Add6~34  ))
// \corexy|Add6~66  = CARRY(( \corexy|m_2 [2] ) + ( VCC ) + ( \corexy|Add6~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_2 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add6~65_sumout ),
	.cout(\corexy|Add6~66 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add6~65 .extended_lut = "off";
defparam \corexy|Add6~65 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add6~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_2~17 (
// Equation(s):
// \corexy|m_2~17_combout  = (!\corexy|Equal6~8_combout  & ((\corexy|Add6~65_sumout ))) # (\corexy|Equal6~8_combout  & (\corexy|Add7~65_sumout ))

	.dataa(!\corexy|Equal6~8_combout ),
	.datab(!\corexy|Add7~65_sumout ),
	.datac(!\corexy|Add6~65_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_2~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_2~17 .extended_lut = "off";
defparam \corexy|m_2~17 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|m_2~17 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_2[2] (
	.clk(\clk~input_o ),
	.d(\corexy|Add3~65_sumout ),
	.asdata(\corexy|m_2~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_2[2] .is_wysiwyg = "true";
defparam \corexy|m_2[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add6~85 (
// Equation(s):
// \corexy|Add6~85_sumout  = SUM(( \corexy|m_2 [3] ) + ( VCC ) + ( \corexy|Add6~66  ))
// \corexy|Add6~86  = CARRY(( \corexy|m_2 [3] ) + ( VCC ) + ( \corexy|Add6~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_2 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add6~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add6~85_sumout ),
	.cout(\corexy|Add6~86 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add6~85 .extended_lut = "off";
defparam \corexy|Add6~85 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add6~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_2~22 (
// Equation(s):
// \corexy|m_2~22_combout  = (!\corexy|Equal6~8_combout  & ((\corexy|Add6~85_sumout ))) # (\corexy|Equal6~8_combout  & (\corexy|Add7~85_sumout ))

	.dataa(!\corexy|Equal6~8_combout ),
	.datab(!\corexy|Add7~85_sumout ),
	.datac(!\corexy|Add6~85_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_2~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_2~22 .extended_lut = "off";
defparam \corexy|m_2~22 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|m_2~22 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_2[3] (
	.clk(\clk~input_o ),
	.d(\corexy|Add3~85_sumout ),
	.asdata(\corexy|m_2~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_2[3] .is_wysiwyg = "true";
defparam \corexy|m_2[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add6~81 (
// Equation(s):
// \corexy|Add6~81_sumout  = SUM(( \corexy|m_2 [4] ) + ( VCC ) + ( \corexy|Add6~86  ))
// \corexy|Add6~82  = CARRY(( \corexy|m_2 [4] ) + ( VCC ) + ( \corexy|Add6~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_2 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add6~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add6~81_sumout ),
	.cout(\corexy|Add6~82 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add6~81 .extended_lut = "off";
defparam \corexy|Add6~81 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add6~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_2~21 (
// Equation(s):
// \corexy|m_2~21_combout  = (!\corexy|Equal6~8_combout  & ((\corexy|Add6~81_sumout ))) # (\corexy|Equal6~8_combout  & (\corexy|Add7~81_sumout ))

	.dataa(!\corexy|Equal6~8_combout ),
	.datab(!\corexy|Add7~81_sumout ),
	.datac(!\corexy|Add6~81_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_2~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_2~21 .extended_lut = "off";
defparam \corexy|m_2~21 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|m_2~21 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_2[4] (
	.clk(\clk~input_o ),
	.d(\corexy|Add3~81_sumout ),
	.asdata(\corexy|m_2~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_2[4] .is_wysiwyg = "true";
defparam \corexy|m_2[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add6~77 (
// Equation(s):
// \corexy|Add6~77_sumout  = SUM(( \corexy|m_2 [5] ) + ( VCC ) + ( \corexy|Add6~82  ))
// \corexy|Add6~78  = CARRY(( \corexy|m_2 [5] ) + ( VCC ) + ( \corexy|Add6~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_2 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add6~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add6~77_sumout ),
	.cout(\corexy|Add6~78 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add6~77 .extended_lut = "off";
defparam \corexy|Add6~77 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add6~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_2~20 (
// Equation(s):
// \corexy|m_2~20_combout  = (!\corexy|Equal6~8_combout  & ((\corexy|Add6~77_sumout ))) # (\corexy|Equal6~8_combout  & (\corexy|Add7~77_sumout ))

	.dataa(!\corexy|Equal6~8_combout ),
	.datab(!\corexy|Add7~77_sumout ),
	.datac(!\corexy|Add6~77_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_2~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_2~20 .extended_lut = "off";
defparam \corexy|m_2~20 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|m_2~20 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_2[5] (
	.clk(\clk~input_o ),
	.d(\corexy|Add3~77_sumout ),
	.asdata(\corexy|m_2~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_2[5] .is_wysiwyg = "true";
defparam \corexy|m_2[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add6~73 (
// Equation(s):
// \corexy|Add6~73_sumout  = SUM(( \corexy|m_2 [6] ) + ( VCC ) + ( \corexy|Add6~78  ))
// \corexy|Add6~74  = CARRY(( \corexy|m_2 [6] ) + ( VCC ) + ( \corexy|Add6~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_2 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add6~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add6~73_sumout ),
	.cout(\corexy|Add6~74 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add6~73 .extended_lut = "off";
defparam \corexy|Add6~73 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add6~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_2~19 (
// Equation(s):
// \corexy|m_2~19_combout  = (!\corexy|Equal6~8_combout  & ((\corexy|Add6~73_sumout ))) # (\corexy|Equal6~8_combout  & (\corexy|Add7~73_sumout ))

	.dataa(!\corexy|Equal6~8_combout ),
	.datab(!\corexy|Add7~73_sumout ),
	.datac(!\corexy|Add6~73_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_2~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_2~19 .extended_lut = "off";
defparam \corexy|m_2~19 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|m_2~19 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_2[6] (
	.clk(\clk~input_o ),
	.d(\corexy|Add3~73_sumout ),
	.asdata(\corexy|m_2~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_2[6] .is_wysiwyg = "true";
defparam \corexy|m_2[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add6~69 (
// Equation(s):
// \corexy|Add6~69_sumout  = SUM(( \corexy|m_2 [7] ) + ( VCC ) + ( \corexy|Add6~74  ))
// \corexy|Add6~70  = CARRY(( \corexy|m_2 [7] ) + ( VCC ) + ( \corexy|Add6~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_2 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add6~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add6~69_sumout ),
	.cout(\corexy|Add6~70 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add6~69 .extended_lut = "off";
defparam \corexy|Add6~69 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add6~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_2~18 (
// Equation(s):
// \corexy|m_2~18_combout  = (!\corexy|Equal6~8_combout  & ((\corexy|Add6~69_sumout ))) # (\corexy|Equal6~8_combout  & (\corexy|Add7~69_sumout ))

	.dataa(!\corexy|Equal6~8_combout ),
	.datab(!\corexy|Add7~69_sumout ),
	.datac(!\corexy|Add6~69_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_2~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_2~18 .extended_lut = "off";
defparam \corexy|m_2~18 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|m_2~18 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_2[7] (
	.clk(\clk~input_o ),
	.d(\corexy|Add3~69_sumout ),
	.asdata(\corexy|m_2~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_2[7] .is_wysiwyg = "true";
defparam \corexy|m_2[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add6~61 (
// Equation(s):
// \corexy|Add6~61_sumout  = SUM(( \corexy|m_2 [8] ) + ( VCC ) + ( \corexy|Add6~70  ))
// \corexy|Add6~62  = CARRY(( \corexy|m_2 [8] ) + ( VCC ) + ( \corexy|Add6~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_2 [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add6~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add6~61_sumout ),
	.cout(\corexy|Add6~62 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add6~61 .extended_lut = "off";
defparam \corexy|Add6~61 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add6~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_2~16 (
// Equation(s):
// \corexy|m_2~16_combout  = (!\corexy|Equal6~8_combout  & ((\corexy|Add6~61_sumout ))) # (\corexy|Equal6~8_combout  & (\corexy|Add7~61_sumout ))

	.dataa(!\corexy|Equal6~8_combout ),
	.datab(!\corexy|Add7~61_sumout ),
	.datac(!\corexy|Add6~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_2~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_2~16 .extended_lut = "off";
defparam \corexy|m_2~16 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|m_2~16 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_2[8] (
	.clk(\clk~input_o ),
	.d(\corexy|Add3~61_sumout ),
	.asdata(\corexy|m_2~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_2[8] .is_wysiwyg = "true";
defparam \corexy|m_2[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add6~125 (
// Equation(s):
// \corexy|Add6~125_sumout  = SUM(( \corexy|m_2 [9] ) + ( VCC ) + ( \corexy|Add6~62  ))
// \corexy|Add6~126  = CARRY(( \corexy|m_2 [9] ) + ( VCC ) + ( \corexy|Add6~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_2 [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add6~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add6~125_sumout ),
	.cout(\corexy|Add6~126 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add6~125 .extended_lut = "off";
defparam \corexy|Add6~125 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add6~125 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_2~32 (
// Equation(s):
// \corexy|m_2~32_combout  = (!\corexy|Equal6~8_combout  & ((\corexy|Add6~125_sumout ))) # (\corexy|Equal6~8_combout  & (\corexy|Add7~125_sumout ))

	.dataa(!\corexy|Equal6~8_combout ),
	.datab(!\corexy|Add7~125_sumout ),
	.datac(!\corexy|Add6~125_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_2~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_2~32 .extended_lut = "off";
defparam \corexy|m_2~32 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|m_2~32 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_2[9] (
	.clk(\clk~input_o ),
	.d(\corexy|Add3~125_sumout ),
	.asdata(\corexy|m_2~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_2[9] .is_wysiwyg = "true";
defparam \corexy|m_2[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add6~121 (
// Equation(s):
// \corexy|Add6~121_sumout  = SUM(( \corexy|m_2 [10] ) + ( VCC ) + ( \corexy|Add6~126  ))
// \corexy|Add6~122  = CARRY(( \corexy|m_2 [10] ) + ( VCC ) + ( \corexy|Add6~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_2 [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add6~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add6~121_sumout ),
	.cout(\corexy|Add6~122 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add6~121 .extended_lut = "off";
defparam \corexy|Add6~121 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add6~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_2~31 (
// Equation(s):
// \corexy|m_2~31_combout  = (!\corexy|Equal6~8_combout  & ((\corexy|Add6~121_sumout ))) # (\corexy|Equal6~8_combout  & (\corexy|Add7~121_sumout ))

	.dataa(!\corexy|Equal6~8_combout ),
	.datab(!\corexy|Add7~121_sumout ),
	.datac(!\corexy|Add6~121_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_2~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_2~31 .extended_lut = "off";
defparam \corexy|m_2~31 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|m_2~31 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_2[10] (
	.clk(\clk~input_o ),
	.d(\corexy|Add3~121_sumout ),
	.asdata(\corexy|m_2~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_2[10] .is_wysiwyg = "true";
defparam \corexy|m_2[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add6~117 (
// Equation(s):
// \corexy|Add6~117_sumout  = SUM(( \corexy|m_2 [11] ) + ( VCC ) + ( \corexy|Add6~122  ))
// \corexy|Add6~118  = CARRY(( \corexy|m_2 [11] ) + ( VCC ) + ( \corexy|Add6~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_2 [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add6~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add6~117_sumout ),
	.cout(\corexy|Add6~118 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add6~117 .extended_lut = "off";
defparam \corexy|Add6~117 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add6~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_2~30 (
// Equation(s):
// \corexy|m_2~30_combout  = (!\corexy|Equal6~8_combout  & ((\corexy|Add6~117_sumout ))) # (\corexy|Equal6~8_combout  & (\corexy|Add7~117_sumout ))

	.dataa(!\corexy|Equal6~8_combout ),
	.datab(!\corexy|Add7~117_sumout ),
	.datac(!\corexy|Add6~117_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_2~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_2~30 .extended_lut = "off";
defparam \corexy|m_2~30 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|m_2~30 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_2[11] (
	.clk(\clk~input_o ),
	.d(\corexy|Add3~117_sumout ),
	.asdata(\corexy|m_2~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_2[11] .is_wysiwyg = "true";
defparam \corexy|m_2[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add6~113 (
// Equation(s):
// \corexy|Add6~113_sumout  = SUM(( \corexy|m_2 [12] ) + ( VCC ) + ( \corexy|Add6~118  ))
// \corexy|Add6~114  = CARRY(( \corexy|m_2 [12] ) + ( VCC ) + ( \corexy|Add6~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_2 [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add6~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add6~113_sumout ),
	.cout(\corexy|Add6~114 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add6~113 .extended_lut = "off";
defparam \corexy|Add6~113 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add6~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_2~29 (
// Equation(s):
// \corexy|m_2~29_combout  = (!\corexy|Equal6~8_combout  & ((\corexy|Add6~113_sumout ))) # (\corexy|Equal6~8_combout  & (\corexy|Add7~113_sumout ))

	.dataa(!\corexy|Equal6~8_combout ),
	.datab(!\corexy|Add7~113_sumout ),
	.datac(!\corexy|Add6~113_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_2~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_2~29 .extended_lut = "off";
defparam \corexy|m_2~29 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|m_2~29 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_2[12] (
	.clk(\clk~input_o ),
	.d(\corexy|Add3~113_sumout ),
	.asdata(\corexy|m_2~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_2[12] .is_wysiwyg = "true";
defparam \corexy|m_2[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add6~109 (
// Equation(s):
// \corexy|Add6~109_sumout  = SUM(( \corexy|m_2 [13] ) + ( VCC ) + ( \corexy|Add6~114  ))
// \corexy|Add6~110  = CARRY(( \corexy|m_2 [13] ) + ( VCC ) + ( \corexy|Add6~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_2 [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add6~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add6~109_sumout ),
	.cout(\corexy|Add6~110 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add6~109 .extended_lut = "off";
defparam \corexy|Add6~109 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add6~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_2~28 (
// Equation(s):
// \corexy|m_2~28_combout  = (!\corexy|Equal6~8_combout  & ((\corexy|Add6~109_sumout ))) # (\corexy|Equal6~8_combout  & (\corexy|Add7~109_sumout ))

	.dataa(!\corexy|Equal6~8_combout ),
	.datab(!\corexy|Add7~109_sumout ),
	.datac(!\corexy|Add6~109_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_2~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_2~28 .extended_lut = "off";
defparam \corexy|m_2~28 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|m_2~28 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_2[13] (
	.clk(\clk~input_o ),
	.d(\corexy|Add3~109_sumout ),
	.asdata(\corexy|m_2~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_2[13] .is_wysiwyg = "true";
defparam \corexy|m_2[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add6~57 (
// Equation(s):
// \corexy|Add6~57_sumout  = SUM(( \corexy|m_2 [14] ) + ( VCC ) + ( \corexy|Add6~110  ))
// \corexy|Add6~58  = CARRY(( \corexy|m_2 [14] ) + ( VCC ) + ( \corexy|Add6~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_2 [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add6~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add6~57_sumout ),
	.cout(\corexy|Add6~58 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add6~57 .extended_lut = "off";
defparam \corexy|Add6~57 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add6~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_2~15 (
// Equation(s):
// \corexy|m_2~15_combout  = (!\corexy|Equal6~8_combout  & ((\corexy|Add6~57_sumout ))) # (\corexy|Equal6~8_combout  & (\corexy|Add7~57_sumout ))

	.dataa(!\corexy|Equal6~8_combout ),
	.datab(!\corexy|Add7~57_sumout ),
	.datac(!\corexy|Add6~57_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_2~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_2~15 .extended_lut = "off";
defparam \corexy|m_2~15 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|m_2~15 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_2[14] (
	.clk(\clk~input_o ),
	.d(\corexy|Add3~57_sumout ),
	.asdata(\corexy|m_2~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_2[14] .is_wysiwyg = "true";
defparam \corexy|m_2[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal6~3 (
// Equation(s):
// \corexy|Equal6~3_combout  = ( !\corexy|m_2 [3] & ( (!\corexy|m_2 [7] & (!\corexy|m_2 [6] & (!\corexy|m_2 [5] & !\corexy|m_2 [4]))) ) )

	.dataa(!\corexy|m_2 [7]),
	.datab(!\corexy|m_2 [6]),
	.datac(!\corexy|m_2 [5]),
	.datad(!\corexy|m_2 [4]),
	.datae(!\corexy|m_2 [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal6~3 .extended_lut = "off";
defparam \corexy|Equal6~3 .lut_mask = 64'h8000000080000000;
defparam \corexy|Equal6~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add6~105 (
// Equation(s):
// \corexy|Add6~105_sumout  = SUM(( \corexy|m_2 [15] ) + ( VCC ) + ( \corexy|Add6~58  ))
// \corexy|Add6~106  = CARRY(( \corexy|m_2 [15] ) + ( VCC ) + ( \corexy|Add6~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_2 [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add6~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add6~105_sumout ),
	.cout(\corexy|Add6~106 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add6~105 .extended_lut = "off";
defparam \corexy|Add6~105 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add6~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_2~27 (
// Equation(s):
// \corexy|m_2~27_combout  = (!\corexy|Equal6~8_combout  & ((\corexy|Add6~105_sumout ))) # (\corexy|Equal6~8_combout  & (\corexy|Add7~105_sumout ))

	.dataa(!\corexy|Equal6~8_combout ),
	.datab(!\corexy|Add7~105_sumout ),
	.datac(!\corexy|Add6~105_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_2~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_2~27 .extended_lut = "off";
defparam \corexy|m_2~27 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|m_2~27 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_2[15] (
	.clk(\clk~input_o ),
	.d(\corexy|Add3~105_sumout ),
	.asdata(\corexy|m_2~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_2[15] .is_wysiwyg = "true";
defparam \corexy|m_2[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add6~101 (
// Equation(s):
// \corexy|Add6~101_sumout  = SUM(( \corexy|m_2 [16] ) + ( VCC ) + ( \corexy|Add6~106  ))
// \corexy|Add6~102  = CARRY(( \corexy|m_2 [16] ) + ( VCC ) + ( \corexy|Add6~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_2 [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add6~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add6~101_sumout ),
	.cout(\corexy|Add6~102 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add6~101 .extended_lut = "off";
defparam \corexy|Add6~101 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add6~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_2~26 (
// Equation(s):
// \corexy|m_2~26_combout  = (!\corexy|Equal6~8_combout  & ((\corexy|Add6~101_sumout ))) # (\corexy|Equal6~8_combout  & (\corexy|Add7~101_sumout ))

	.dataa(!\corexy|Equal6~8_combout ),
	.datab(!\corexy|Add7~101_sumout ),
	.datac(!\corexy|Add6~101_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_2~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_2~26 .extended_lut = "off";
defparam \corexy|m_2~26 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|m_2~26 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_2[16] (
	.clk(\clk~input_o ),
	.d(\corexy|Add3~101_sumout ),
	.asdata(\corexy|m_2~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_2[16] .is_wysiwyg = "true";
defparam \corexy|m_2[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add6~97 (
// Equation(s):
// \corexy|Add6~97_sumout  = SUM(( \corexy|m_2 [17] ) + ( VCC ) + ( \corexy|Add6~102  ))
// \corexy|Add6~98  = CARRY(( \corexy|m_2 [17] ) + ( VCC ) + ( \corexy|Add6~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_2 [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add6~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add6~97_sumout ),
	.cout(\corexy|Add6~98 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add6~97 .extended_lut = "off";
defparam \corexy|Add6~97 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add6~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_2~25 (
// Equation(s):
// \corexy|m_2~25_combout  = ( \corexy|Add7~97_sumout  & ( \corexy|Add6~97_sumout  ) ) # ( !\corexy|Add7~97_sumout  & ( \corexy|Add6~97_sumout  & ( (!\corexy|Equal6~0_combout ) # ((!\corexy|Equal6~1_combout ) # ((!\corexy|Equal6~2_combout ) # 
// (!\corexy|Equal6~6_combout ))) ) ) ) # ( \corexy|Add7~97_sumout  & ( !\corexy|Add6~97_sumout  & ( (\corexy|Equal6~0_combout  & (\corexy|Equal6~1_combout  & (\corexy|Equal6~2_combout  & \corexy|Equal6~6_combout ))) ) ) )

	.dataa(!\corexy|Equal6~0_combout ),
	.datab(!\corexy|Equal6~1_combout ),
	.datac(!\corexy|Equal6~2_combout ),
	.datad(!\corexy|Equal6~6_combout ),
	.datae(!\corexy|Add7~97_sumout ),
	.dataf(!\corexy|Add6~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_2~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_2~25 .extended_lut = "off";
defparam \corexy|m_2~25 .lut_mask = 64'h00000001FFFEFFFF;
defparam \corexy|m_2~25 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_2[17] (
	.clk(\clk~input_o ),
	.d(\corexy|Add3~97_sumout ),
	.asdata(\corexy|m_2~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_2[17] .is_wysiwyg = "true";
defparam \corexy|m_2[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add6~93 (
// Equation(s):
// \corexy|Add6~93_sumout  = SUM(( \corexy|m_2 [18] ) + ( VCC ) + ( \corexy|Add6~98  ))
// \corexy|Add6~94  = CARRY(( \corexy|m_2 [18] ) + ( VCC ) + ( \corexy|Add6~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_2 [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add6~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add6~93_sumout ),
	.cout(\corexy|Add6~94 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add6~93 .extended_lut = "off";
defparam \corexy|Add6~93 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add6~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_2~24 (
// Equation(s):
// \corexy|m_2~24_combout  = ( \corexy|Add7~93_sumout  & ( \corexy|Add6~93_sumout  ) ) # ( !\corexy|Add7~93_sumout  & ( \corexy|Add6~93_sumout  & ( (!\corexy|Equal6~0_combout ) # ((!\corexy|Equal6~1_combout ) # ((!\corexy|Equal6~2_combout ) # 
// (!\corexy|Equal6~6_combout ))) ) ) ) # ( \corexy|Add7~93_sumout  & ( !\corexy|Add6~93_sumout  & ( (\corexy|Equal6~0_combout  & (\corexy|Equal6~1_combout  & (\corexy|Equal6~2_combout  & \corexy|Equal6~6_combout ))) ) ) )

	.dataa(!\corexy|Equal6~0_combout ),
	.datab(!\corexy|Equal6~1_combout ),
	.datac(!\corexy|Equal6~2_combout ),
	.datad(!\corexy|Equal6~6_combout ),
	.datae(!\corexy|Add7~93_sumout ),
	.dataf(!\corexy|Add6~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_2~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_2~24 .extended_lut = "off";
defparam \corexy|m_2~24 .lut_mask = 64'h00000001FFFEFFFF;
defparam \corexy|m_2~24 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_2[18] (
	.clk(\clk~input_o ),
	.d(\corexy|Add3~93_sumout ),
	.asdata(\corexy|m_2~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_2[18] .is_wysiwyg = "true";
defparam \corexy|m_2[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal6~4 (
// Equation(s):
// \corexy|Equal6~4_combout  = ( !\corexy|m_2 [15] & ( (!\corexy|m_2 [19] & (!\corexy|m_2 [18] & (!\corexy|m_2 [17] & !\corexy|m_2 [16]))) ) )

	.dataa(!\corexy|m_2 [19]),
	.datab(!\corexy|m_2 [18]),
	.datac(!\corexy|m_2 [17]),
	.datad(!\corexy|m_2 [16]),
	.datae(!\corexy|m_2 [15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal6~4 .extended_lut = "off";
defparam \corexy|Equal6~4 .lut_mask = 64'h8000000080000000;
defparam \corexy|Equal6~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal6~5 (
// Equation(s):
// \corexy|Equal6~5_combout  = ( !\corexy|m_2 [9] & ( (!\corexy|m_2 [13] & (!\corexy|m_2 [12] & (!\corexy|m_2 [11] & !\corexy|m_2 [10]))) ) )

	.dataa(!\corexy|m_2 [13]),
	.datab(!\corexy|m_2 [12]),
	.datac(!\corexy|m_2 [11]),
	.datad(!\corexy|m_2 [10]),
	.datae(!\corexy|m_2 [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal6~5 .extended_lut = "off";
defparam \corexy|Equal6~5 .lut_mask = 64'h8000000080000000;
defparam \corexy|Equal6~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal6~6 (
// Equation(s):
// \corexy|Equal6~6_combout  = ( \corexy|Equal6~4_combout  & ( \corexy|Equal6~5_combout  & ( (!\corexy|m_2 [14] & (!\corexy|m_2 [8] & (!\corexy|m_2 [2] & \corexy|Equal6~3_combout ))) ) ) )

	.dataa(!\corexy|m_2 [14]),
	.datab(!\corexy|m_2 [8]),
	.datac(!\corexy|m_2 [2]),
	.datad(!\corexy|Equal6~3_combout ),
	.datae(!\corexy|Equal6~4_combout ),
	.dataf(!\corexy|Equal6~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal6~6 .extended_lut = "off";
defparam \corexy|Equal6~6 .lut_mask = 64'h0000000000000080;
defparam \corexy|Equal6~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add6~89 (
// Equation(s):
// \corexy|Add6~89_sumout  = SUM(( \corexy|m_2 [19] ) + ( VCC ) + ( \corexy|Add6~94  ))
// \corexy|Add6~90  = CARRY(( \corexy|m_2 [19] ) + ( VCC ) + ( \corexy|Add6~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_2 [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add6~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add6~89_sumout ),
	.cout(\corexy|Add6~90 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add6~89 .extended_lut = "off";
defparam \corexy|Add6~89 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add6~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_2~23 (
// Equation(s):
// \corexy|m_2~23_combout  = ( \corexy|Add7~89_sumout  & ( \corexy|Add6~89_sumout  ) ) # ( !\corexy|Add7~89_sumout  & ( \corexy|Add6~89_sumout  & ( (!\corexy|Equal6~0_combout ) # ((!\corexy|Equal6~1_combout ) # ((!\corexy|Equal6~2_combout ) # 
// (!\corexy|Equal6~6_combout ))) ) ) ) # ( \corexy|Add7~89_sumout  & ( !\corexy|Add6~89_sumout  & ( (\corexy|Equal6~0_combout  & (\corexy|Equal6~1_combout  & (\corexy|Equal6~2_combout  & \corexy|Equal6~6_combout ))) ) ) )

	.dataa(!\corexy|Equal6~0_combout ),
	.datab(!\corexy|Equal6~1_combout ),
	.datac(!\corexy|Equal6~2_combout ),
	.datad(!\corexy|Equal6~6_combout ),
	.datae(!\corexy|Add7~89_sumout ),
	.dataf(!\corexy|Add6~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_2~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_2~23 .extended_lut = "off";
defparam \corexy|m_2~23 .lut_mask = 64'h00000001FFFEFFFF;
defparam \corexy|m_2~23 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_2[19] (
	.clk(\clk~input_o ),
	.d(\corexy|Add3~89_sumout ),
	.asdata(\corexy|m_2~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_2[19] .is_wysiwyg = "true";
defparam \corexy|m_2[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add6~41 (
// Equation(s):
// \corexy|Add6~41_sumout  = SUM(( \corexy|m_2 [20] ) + ( VCC ) + ( \corexy|Add6~90  ))
// \corexy|Add6~42  = CARRY(( \corexy|m_2 [20] ) + ( VCC ) + ( \corexy|Add6~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_2 [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add6~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add6~41_sumout ),
	.cout(\corexy|Add6~42 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add6~41 .extended_lut = "off";
defparam \corexy|Add6~41 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add6~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_2~11 (
// Equation(s):
// \corexy|m_2~11_combout  = (!\corexy|Equal6~0_combout  & (((\corexy|Add6~41_sumout )))) # (\corexy|Equal6~0_combout  & ((!\corexy|Equal6~7_combout  & ((\corexy|Add6~41_sumout ))) # (\corexy|Equal6~7_combout  & (\corexy|Add7~41_sumout ))))

	.dataa(!\corexy|Equal6~0_combout ),
	.datab(!\corexy|Equal6~7_combout ),
	.datac(!\corexy|Add7~41_sumout ),
	.datad(!\corexy|Add6~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_2~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_2~11 .extended_lut = "off";
defparam \corexy|m_2~11 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \corexy|m_2~11 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_2[20] (
	.clk(\clk~input_o ),
	.d(\corexy|Add3~41_sumout ),
	.asdata(\corexy|m_2~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_2[20] .is_wysiwyg = "true";
defparam \corexy|m_2[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add6~45 (
// Equation(s):
// \corexy|Add6~45_sumout  = SUM(( \corexy|m_2 [21] ) + ( VCC ) + ( \corexy|Add6~42  ))
// \corexy|Add6~46  = CARRY(( \corexy|m_2 [21] ) + ( VCC ) + ( \corexy|Add6~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_2 [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add6~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add6~45_sumout ),
	.cout(\corexy|Add6~46 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add6~45 .extended_lut = "off";
defparam \corexy|Add6~45 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add6~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_2~12 (
// Equation(s):
// \corexy|m_2~12_combout  = (!\corexy|Equal6~0_combout  & (((\corexy|Add6~45_sumout )))) # (\corexy|Equal6~0_combout  & ((!\corexy|Equal6~7_combout  & ((\corexy|Add6~45_sumout ))) # (\corexy|Equal6~7_combout  & (\corexy|Add7~45_sumout ))))

	.dataa(!\corexy|Equal6~0_combout ),
	.datab(!\corexy|Equal6~7_combout ),
	.datac(!\corexy|Add7~45_sumout ),
	.datad(!\corexy|Add6~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_2~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_2~12 .extended_lut = "off";
defparam \corexy|m_2~12 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \corexy|m_2~12 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_2[21] (
	.clk(\clk~input_o ),
	.d(\corexy|Add3~45_sumout ),
	.asdata(\corexy|m_2~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_2[21] .is_wysiwyg = "true";
defparam \corexy|m_2[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add6~49 (
// Equation(s):
// \corexy|Add6~49_sumout  = SUM(( \corexy|m_2 [22] ) + ( VCC ) + ( \corexy|Add6~46  ))
// \corexy|Add6~50  = CARRY(( \corexy|m_2 [22] ) + ( VCC ) + ( \corexy|Add6~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_2 [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add6~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add6~49_sumout ),
	.cout(\corexy|Add6~50 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add6~49 .extended_lut = "off";
defparam \corexy|Add6~49 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add6~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_2~13 (
// Equation(s):
// \corexy|m_2~13_combout  = (!\corexy|Equal6~0_combout  & (((\corexy|Add6~49_sumout )))) # (\corexy|Equal6~0_combout  & ((!\corexy|Equal6~7_combout  & ((\corexy|Add6~49_sumout ))) # (\corexy|Equal6~7_combout  & (\corexy|Add7~49_sumout ))))

	.dataa(!\corexy|Equal6~0_combout ),
	.datab(!\corexy|Equal6~7_combout ),
	.datac(!\corexy|Add7~49_sumout ),
	.datad(!\corexy|Add6~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_2~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_2~13 .extended_lut = "off";
defparam \corexy|m_2~13 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \corexy|m_2~13 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_2[22] (
	.clk(\clk~input_o ),
	.d(\corexy|Add3~49_sumout ),
	.asdata(\corexy|m_2~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_2[22] .is_wysiwyg = "true";
defparam \corexy|m_2[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add6~53 (
// Equation(s):
// \corexy|Add6~53_sumout  = SUM(( \corexy|m_2 [23] ) + ( VCC ) + ( \corexy|Add6~50  ))
// \corexy|Add6~54  = CARRY(( \corexy|m_2 [23] ) + ( VCC ) + ( \corexy|Add6~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_2 [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add6~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add6~53_sumout ),
	.cout(\corexy|Add6~54 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add6~53 .extended_lut = "off";
defparam \corexy|Add6~53 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add6~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_2~14 (
// Equation(s):
// \corexy|m_2~14_combout  = (!\corexy|Equal6~0_combout  & (((\corexy|Add6~53_sumout )))) # (\corexy|Equal6~0_combout  & ((!\corexy|Equal6~7_combout  & ((\corexy|Add6~53_sumout ))) # (\corexy|Equal6~7_combout  & (\corexy|Add7~53_sumout ))))

	.dataa(!\corexy|Equal6~0_combout ),
	.datab(!\corexy|Equal6~7_combout ),
	.datac(!\corexy|Add7~53_sumout ),
	.datad(!\corexy|Add6~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_2~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_2~14 .extended_lut = "off";
defparam \corexy|m_2~14 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \corexy|m_2~14 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_2[23] (
	.clk(\clk~input_o ),
	.d(\corexy|Add3~53_sumout ),
	.asdata(\corexy|m_2~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_2[23] .is_wysiwyg = "true";
defparam \corexy|m_2[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add6~9 (
// Equation(s):
// \corexy|Add6~9_sumout  = SUM(( \corexy|m_2 [24] ) + ( VCC ) + ( \corexy|Add6~54  ))
// \corexy|Add6~10  = CARRY(( \corexy|m_2 [24] ) + ( VCC ) + ( \corexy|Add6~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_2 [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add6~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add6~9_sumout ),
	.cout(\corexy|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add6~9 .extended_lut = "off";
defparam \corexy|Add6~9 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add6~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_2~3 (
// Equation(s):
// \corexy|m_2~3_combout  = (!\corexy|Equal6~0_combout  & (((\corexy|Add6~9_sumout )))) # (\corexy|Equal6~0_combout  & ((!\corexy|Equal6~7_combout  & ((\corexy|Add6~9_sumout ))) # (\corexy|Equal6~7_combout  & (\corexy|Add7~9_sumout ))))

	.dataa(!\corexy|Equal6~0_combout ),
	.datab(!\corexy|Equal6~7_combout ),
	.datac(!\corexy|Add7~9_sumout ),
	.datad(!\corexy|Add6~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_2~3 .extended_lut = "off";
defparam \corexy|m_2~3 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \corexy|m_2~3 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_2[24] (
	.clk(\clk~input_o ),
	.d(\corexy|Add3~9_sumout ),
	.asdata(\corexy|m_2~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_2[24] .is_wysiwyg = "true";
defparam \corexy|m_2[24] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_2[25] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_2[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_2[25] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_2[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add7~13 (
// Equation(s):
// \corexy|Add7~13_sumout  = SUM(( \corexy|stepper_speed_reg_2 [25] ) + ( VCC ) + ( \corexy|Add7~10  ))
// \corexy|Add7~14  = CARRY(( \corexy|stepper_speed_reg_2 [25] ) + ( VCC ) + ( \corexy|Add7~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_2 [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add7~13_sumout ),
	.cout(\corexy|Add7~14 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add7~13 .extended_lut = "off";
defparam \corexy|Add7~13 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add7~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add6~13 (
// Equation(s):
// \corexy|Add6~13_sumout  = SUM(( \corexy|m_2 [25] ) + ( VCC ) + ( \corexy|Add6~10  ))
// \corexy|Add6~14  = CARRY(( \corexy|m_2 [25] ) + ( VCC ) + ( \corexy|Add6~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_2 [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add6~13_sumout ),
	.cout(\corexy|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add6~13 .extended_lut = "off";
defparam \corexy|Add6~13 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add6~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_2~4 (
// Equation(s):
// \corexy|m_2~4_combout  = (!\corexy|Equal6~0_combout  & (((\corexy|Add6~13_sumout )))) # (\corexy|Equal6~0_combout  & ((!\corexy|Equal6~7_combout  & ((\corexy|Add6~13_sumout ))) # (\corexy|Equal6~7_combout  & (\corexy|Add7~13_sumout ))))

	.dataa(!\corexy|Equal6~0_combout ),
	.datab(!\corexy|Equal6~7_combout ),
	.datac(!\corexy|Add7~13_sumout ),
	.datad(!\corexy|Add6~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_2~4 .extended_lut = "off";
defparam \corexy|m_2~4 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \corexy|m_2~4 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_2[25] (
	.clk(\clk~input_o ),
	.d(\corexy|Add3~13_sumout ),
	.asdata(\corexy|m_2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_2[25] .is_wysiwyg = "true";
defparam \corexy|m_2[25] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_2[26] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_2[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_2[26] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_2[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add7~17 (
// Equation(s):
// \corexy|Add7~17_sumout  = SUM(( \corexy|stepper_speed_reg_2 [26] ) + ( VCC ) + ( \corexy|Add7~14  ))
// \corexy|Add7~18  = CARRY(( \corexy|stepper_speed_reg_2 [26] ) + ( VCC ) + ( \corexy|Add7~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_2 [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add7~17_sumout ),
	.cout(\corexy|Add7~18 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add7~17 .extended_lut = "off";
defparam \corexy|Add7~17 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add7~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add6~17 (
// Equation(s):
// \corexy|Add6~17_sumout  = SUM(( \corexy|m_2 [26] ) + ( VCC ) + ( \corexy|Add6~14  ))
// \corexy|Add6~18  = CARRY(( \corexy|m_2 [26] ) + ( VCC ) + ( \corexy|Add6~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_2 [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add6~17_sumout ),
	.cout(\corexy|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add6~17 .extended_lut = "off";
defparam \corexy|Add6~17 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add6~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_2~5 (
// Equation(s):
// \corexy|m_2~5_combout  = (!\corexy|Equal6~0_combout  & (((\corexy|Add6~17_sumout )))) # (\corexy|Equal6~0_combout  & ((!\corexy|Equal6~7_combout  & ((\corexy|Add6~17_sumout ))) # (\corexy|Equal6~7_combout  & (\corexy|Add7~17_sumout ))))

	.dataa(!\corexy|Equal6~0_combout ),
	.datab(!\corexy|Equal6~7_combout ),
	.datac(!\corexy|Add7~17_sumout ),
	.datad(!\corexy|Add6~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_2~5 .extended_lut = "off";
defparam \corexy|m_2~5 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \corexy|m_2~5 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_2[26] (
	.clk(\clk~input_o ),
	.d(\corexy|Add3~17_sumout ),
	.asdata(\corexy|m_2~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_2[26] .is_wysiwyg = "true";
defparam \corexy|m_2[26] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_2[27] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_2[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_2[27] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_2[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add7~21 (
// Equation(s):
// \corexy|Add7~21_sumout  = SUM(( \corexy|stepper_speed_reg_2 [27] ) + ( VCC ) + ( \corexy|Add7~18  ))
// \corexy|Add7~22  = CARRY(( \corexy|stepper_speed_reg_2 [27] ) + ( VCC ) + ( \corexy|Add7~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_2 [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add7~21_sumout ),
	.cout(\corexy|Add7~22 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add7~21 .extended_lut = "off";
defparam \corexy|Add7~21 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add7~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add6~21 (
// Equation(s):
// \corexy|Add6~21_sumout  = SUM(( \corexy|m_2 [27] ) + ( VCC ) + ( \corexy|Add6~18  ))
// \corexy|Add6~22  = CARRY(( \corexy|m_2 [27] ) + ( VCC ) + ( \corexy|Add6~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_2 [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add6~21_sumout ),
	.cout(\corexy|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add6~21 .extended_lut = "off";
defparam \corexy|Add6~21 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add6~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_2~6 (
// Equation(s):
// \corexy|m_2~6_combout  = (!\corexy|Equal6~0_combout  & (((\corexy|Add6~21_sumout )))) # (\corexy|Equal6~0_combout  & ((!\corexy|Equal6~7_combout  & ((\corexy|Add6~21_sumout ))) # (\corexy|Equal6~7_combout  & (\corexy|Add7~21_sumout ))))

	.dataa(!\corexy|Equal6~0_combout ),
	.datab(!\corexy|Equal6~7_combout ),
	.datac(!\corexy|Add7~21_sumout ),
	.datad(!\corexy|Add6~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_2~6 .extended_lut = "off";
defparam \corexy|m_2~6 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \corexy|m_2~6 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_2[27] (
	.clk(\clk~input_o ),
	.d(\corexy|Add3~21_sumout ),
	.asdata(\corexy|m_2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_2[27] .is_wysiwyg = "true";
defparam \corexy|m_2[27] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_2[28] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_2[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_2[28] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_2[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add7~25 (
// Equation(s):
// \corexy|Add7~25_sumout  = SUM(( \corexy|stepper_speed_reg_2 [28] ) + ( VCC ) + ( \corexy|Add7~22  ))
// \corexy|Add7~26  = CARRY(( \corexy|stepper_speed_reg_2 [28] ) + ( VCC ) + ( \corexy|Add7~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_2 [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add7~25_sumout ),
	.cout(\corexy|Add7~26 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add7~25 .extended_lut = "off";
defparam \corexy|Add7~25 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add7~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add6~25 (
// Equation(s):
// \corexy|Add6~25_sumout  = SUM(( \corexy|m_2 [28] ) + ( VCC ) + ( \corexy|Add6~22  ))
// \corexy|Add6~26  = CARRY(( \corexy|m_2 [28] ) + ( VCC ) + ( \corexy|Add6~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_2 [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add6~25_sumout ),
	.cout(\corexy|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add6~25 .extended_lut = "off";
defparam \corexy|Add6~25 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add6~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_2~7 (
// Equation(s):
// \corexy|m_2~7_combout  = (!\corexy|Equal6~0_combout  & (((\corexy|Add6~25_sumout )))) # (\corexy|Equal6~0_combout  & ((!\corexy|Equal6~7_combout  & ((\corexy|Add6~25_sumout ))) # (\corexy|Equal6~7_combout  & (\corexy|Add7~25_sumout ))))

	.dataa(!\corexy|Equal6~0_combout ),
	.datab(!\corexy|Equal6~7_combout ),
	.datac(!\corexy|Add7~25_sumout ),
	.datad(!\corexy|Add6~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_2~7 .extended_lut = "off";
defparam \corexy|m_2~7 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \corexy|m_2~7 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_2[28] (
	.clk(\clk~input_o ),
	.d(\corexy|Add3~25_sumout ),
	.asdata(\corexy|m_2~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_2[28] .is_wysiwyg = "true";
defparam \corexy|m_2[28] .power_up = "low";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_2[29] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_2[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_2[29] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_2[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add7~29 (
// Equation(s):
// \corexy|Add7~29_sumout  = SUM(( \corexy|stepper_speed_reg_2 [29] ) + ( VCC ) + ( \corexy|Add7~26  ))
// \corexy|Add7~30  = CARRY(( \corexy|stepper_speed_reg_2 [29] ) + ( VCC ) + ( \corexy|Add7~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_2 [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add7~29_sumout ),
	.cout(\corexy|Add7~30 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add7~29 .extended_lut = "off";
defparam \corexy|Add7~29 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add7~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add6~29 (
// Equation(s):
// \corexy|Add6~29_sumout  = SUM(( \corexy|m_2 [29] ) + ( VCC ) + ( \corexy|Add6~26  ))
// \corexy|Add6~30  = CARRY(( \corexy|m_2 [29] ) + ( VCC ) + ( \corexy|Add6~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_2 [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add6~29_sumout ),
	.cout(\corexy|Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add6~29 .extended_lut = "off";
defparam \corexy|Add6~29 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add6~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_2~8 (
// Equation(s):
// \corexy|m_2~8_combout  = (!\corexy|Equal6~0_combout  & (((\corexy|Add6~29_sumout )))) # (\corexy|Equal6~0_combout  & ((!\corexy|Equal6~7_combout  & ((\corexy|Add6~29_sumout ))) # (\corexy|Equal6~7_combout  & (\corexy|Add7~29_sumout ))))

	.dataa(!\corexy|Equal6~0_combout ),
	.datab(!\corexy|Equal6~7_combout ),
	.datac(!\corexy|Add7~29_sumout ),
	.datad(!\corexy|Add6~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_2~8 .extended_lut = "off";
defparam \corexy|m_2~8 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \corexy|m_2~8 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_2[29] (
	.clk(\clk~input_o ),
	.d(\corexy|Add3~29_sumout ),
	.asdata(\corexy|m_2~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_2[29] .is_wysiwyg = "true";
defparam \corexy|m_2[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal6~1 (
// Equation(s):
// \corexy|Equal6~1_combout  = ( !\corexy|m_2 [28] & ( !\corexy|m_2 [29] & ( (!\corexy|m_2 [24] & (!\corexy|m_2 [25] & (!\corexy|m_2 [26] & !\corexy|m_2 [27]))) ) ) )

	.dataa(!\corexy|m_2 [24]),
	.datab(!\corexy|m_2 [25]),
	.datac(!\corexy|m_2 [26]),
	.datad(!\corexy|m_2 [27]),
	.datae(!\corexy|m_2 [28]),
	.dataf(!\corexy|m_2 [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal6~1 .extended_lut = "off";
defparam \corexy|Equal6~1 .lut_mask = 64'h8000000000000000;
defparam \corexy|Equal6~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal6~7 (
// Equation(s):
// \corexy|Equal6~7_combout  = (\corexy|Equal6~1_combout  & (\corexy|Equal6~2_combout  & \corexy|Equal6~6_combout ))

	.dataa(!\corexy|Equal6~1_combout ),
	.datab(!\corexy|Equal6~2_combout ),
	.datac(!\corexy|Equal6~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal6~7 .extended_lut = "off";
defparam \corexy|Equal6~7 .lut_mask = 64'h0101010101010101;
defparam \corexy|Equal6~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal6~8 (
// Equation(s):
// \corexy|Equal6~8_combout  = (\corexy|Equal6~0_combout  & \corexy|Equal6~7_combout )

	.dataa(!\corexy|Equal6~0_combout ),
	.datab(!\corexy|Equal6~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal6~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal6~8 .extended_lut = "off";
defparam \corexy|Equal6~8 .lut_mask = 64'h1111111111111111;
defparam \corexy|Equal6~8 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_2[30] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_2[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_2[30] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_2[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add7~1 (
// Equation(s):
// \corexy|Add7~1_sumout  = SUM(( \corexy|stepper_speed_reg_2 [30] ) + ( VCC ) + ( \corexy|Add7~30  ))
// \corexy|Add7~2  = CARRY(( \corexy|stepper_speed_reg_2 [30] ) + ( VCC ) + ( \corexy|Add7~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_2 [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add7~1_sumout ),
	.cout(\corexy|Add7~2 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add7~1 .extended_lut = "off";
defparam \corexy|Add7~1 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add7~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add6~1 (
// Equation(s):
// \corexy|Add6~1_sumout  = SUM(( \corexy|m_2 [30] ) + ( VCC ) + ( \corexy|Add6~30  ))
// \corexy|Add6~2  = CARRY(( \corexy|m_2 [30] ) + ( VCC ) + ( \corexy|Add6~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_2 [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add6~1_sumout ),
	.cout(\corexy|Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add6~1 .extended_lut = "off";
defparam \corexy|Add6~1 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add6~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_2~0 (
// Equation(s):
// \corexy|m_2~0_combout  = (!\corexy|Equal6~8_combout  & ((\corexy|Add6~1_sumout ))) # (\corexy|Equal6~8_combout  & (\corexy|Add7~1_sumout ))

	.dataa(!\corexy|Equal6~8_combout ),
	.datab(!\corexy|Add7~1_sumout ),
	.datac(!\corexy|Add6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_2~0 .extended_lut = "off";
defparam \corexy|m_2~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|m_2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_2[30] (
	.clk(\clk~input_o ),
	.d(\corexy|Add3~1_sumout ),
	.asdata(\corexy|m_2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_2[30] .is_wysiwyg = "true";
defparam \corexy|m_2[30] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_2[31]~input (
	.i(stepper_speed_2[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_2[31]~input_o ));
// synopsys translate_off
defparam \stepper_speed_2[31]~input .bus_hold = "false";
defparam \stepper_speed_2[31]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add3~5 (
// Equation(s):
// \corexy|Add3~5_sumout  = SUM(( \stepper_speed_2[31]~input_o  ) + ( VCC ) + ( \corexy|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_2[31]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add3~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Add3~5 .extended_lut = "off";
defparam \corexy|Add3~5 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add3~5 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_speed_reg_2[31] (
	.clk(\clk~input_o ),
	.d(\stepper_speed_2[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_speed_reg_2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_speed_reg_2[31] .is_wysiwyg = "true";
defparam \corexy|stepper_speed_reg_2[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add7~5 (
// Equation(s):
// \corexy|Add7~5_sumout  = SUM(( \corexy|stepper_speed_reg_2 [31] ) + ( VCC ) + ( \corexy|Add7~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|stepper_speed_reg_2 [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add7~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add7~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Add7~5 .extended_lut = "off";
defparam \corexy|Add7~5 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add7~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add6~5 (
// Equation(s):
// \corexy|Add6~5_sumout  = SUM(( \corexy|m_2 [31] ) + ( VCC ) + ( \corexy|Add6~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|m_2 [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add6~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Add6~5 .extended_lut = "off";
defparam \corexy|Add6~5 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add6~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|m_2~2 (
// Equation(s):
// \corexy|m_2~2_combout  = (!\corexy|Equal6~8_combout  & ((\corexy|Add6~5_sumout ))) # (\corexy|Equal6~8_combout  & (\corexy|Add7~5_sumout ))

	.dataa(!\corexy|Equal6~8_combout ),
	.datab(!\corexy|Add7~5_sumout ),
	.datac(!\corexy|Add6~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|m_2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|m_2~2 .extended_lut = "off";
defparam \corexy|m_2~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|m_2~2 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|m_2[31] (
	.clk(\clk~input_o ),
	.d(\corexy|Add3~5_sumout ),
	.asdata(\corexy|m_2~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|m_2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|m_2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|m_2[31] .is_wysiwyg = "true";
defparam \corexy|m_2[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal6~0 (
// Equation(s):
// \corexy|Equal6~0_combout  = (!\corexy|m_2 [30] & !\corexy|m_2 [31])

	.dataa(!\corexy|m_2 [30]),
	.datab(!\corexy|m_2 [31]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal6~0 .extended_lut = "off";
defparam \corexy|Equal6~0 .lut_mask = 64'h8888888888888888;
defparam \corexy|Equal6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|signal_2~0 (
// Equation(s):
// \corexy|signal_2~0_combout  = ( \corexy|Equal6~6_combout  & ( !\corexy|signal_2~q  $ (((!\corexy|Equal6~0_combout ) # ((!\corexy|Equal6~1_combout ) # (!\corexy|Equal6~2_combout )))) ) ) # ( !\corexy|Equal6~6_combout  & ( \corexy|signal_2~q  ) )

	.dataa(!\corexy|signal_2~q ),
	.datab(!\corexy|Equal6~0_combout ),
	.datac(!\corexy|Equal6~1_combout ),
	.datad(!\corexy|Equal6~2_combout ),
	.datae(!\corexy|Equal6~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|signal_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|signal_2~0 .extended_lut = "off";
defparam \corexy|signal_2~0 .lut_mask = 64'h5555555655555556;
defparam \corexy|signal_2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|signal_2~1 (
// Equation(s):
// \corexy|signal_2~1_combout  = (\corexy|signal_2~q  & !\corexy|stepper_driving_reg_2~q )

	.dataa(!\corexy|signal_2~q ),
	.datab(!\corexy|stepper_driving_reg_2~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|signal_2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|signal_2~1 .extended_lut = "off";
defparam \corexy|signal_2~1 .lut_mask = 64'h4444444444444444;
defparam \corexy|signal_2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|signal_2~2 (
// Equation(s):
// \corexy|signal_2~2_combout  = ( \corexy|stepper_driving_reg_2~0_combout  & ( \corexy|signal_2~1_combout  & ( (!\corexy|f~0_combout  & (!\corexy|always0~0_combout  & !\corexy|always0~1_combout )) ) ) ) # ( !\corexy|stepper_driving_reg_2~0_combout  & ( 
// \corexy|signal_2~1_combout  & ( (!\corexy|f~0_combout  & (!\corexy|always0~0_combout  & !\corexy|always0~1_combout )) ) ) ) # ( \corexy|stepper_driving_reg_2~0_combout  & ( !\corexy|signal_2~1_combout  & ( (!\corexy|f~0_combout  & 
// (!\corexy|always0~0_combout  & (!\corexy|always0~1_combout  & \corexy|signal_2~0_combout ))) ) ) )

	.dataa(!\corexy|f~0_combout ),
	.datab(!\corexy|always0~0_combout ),
	.datac(!\corexy|always0~1_combout ),
	.datad(!\corexy|signal_2~0_combout ),
	.datae(!\corexy|stepper_driving_reg_2~0_combout ),
	.dataf(!\corexy|signal_2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|signal_2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|signal_2~2 .extended_lut = "off";
defparam \corexy|signal_2~2 .lut_mask = 64'h0000008080808080;
defparam \corexy|signal_2~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|signal_2~3 (
// Equation(s):
// \corexy|signal_2~3_combout  = ( \corexy|Equal1~5_combout  & ( \corexy|signal_2~2_combout  ) ) # ( !\corexy|Equal1~5_combout  & ( \corexy|signal_2~2_combout  ) ) # ( \corexy|Equal1~5_combout  & ( !\corexy|signal_2~2_combout  & ( (\corexy|f~0_combout  & 
// (((\corexy|stepper_driving_reg_1~1_combout  & !\corexy|Equal0~5_combout )) # (\corexy|signal_2~q ))) ) ) ) # ( !\corexy|Equal1~5_combout  & ( !\corexy|signal_2~2_combout  & ( (\corexy|f~0_combout  & ((!\corexy|stepper_driving_reg_1~1_combout  & 
// (\corexy|signal_2~q )) # (\corexy|stepper_driving_reg_1~1_combout  & ((!\corexy|Equal0~5_combout ))))) ) ) )

	.dataa(!\corexy|signal_2~q ),
	.datab(!\corexy|f~0_combout ),
	.datac(!\corexy|stepper_driving_reg_1~1_combout ),
	.datad(!\corexy|Equal0~5_combout ),
	.datae(!\corexy|Equal1~5_combout ),
	.dataf(!\corexy|signal_2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|signal_2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|signal_2~3 .extended_lut = "off";
defparam \corexy|signal_2~3 .lut_mask = 64'h13101311FFFFFFFF;
defparam \corexy|signal_2~3 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|signal_2 (
	.clk(\clk~input_o ),
	.d(\corexy|signal_2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\start_driving~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|signal_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|signal_2 .is_wysiwyg = "true";
defparam \corexy|signal_2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add10~1 (
// Equation(s):
// \corexy|Add10~1_sumout  = SUM(( \corexy|n_2 [0] ) + ( VCC ) + ( !VCC ))
// \corexy|Add10~2  = CARRY(( \corexy|n_2 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_2 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add10~1_sumout ),
	.cout(\corexy|Add10~2 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add10~1 .extended_lut = "off";
defparam \corexy|Add10~1 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add10~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_2~0 (
// Equation(s):
// \corexy|n_2~0_combout  = (!\corexy|signal_2~q  & (\corexy|n_2 [0])) # (\corexy|signal_2~q  & ((\corexy|Add10~1_sumout )))

	.dataa(!\corexy|signal_2~q ),
	.datab(!\corexy|n_2 [0]),
	.datac(!\corexy|Add10~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_2~0 .extended_lut = "off";
defparam \corexy|n_2~0 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal5~0 (
// Equation(s):
// \corexy|Equal5~0_combout  = ( !\corexy|n_2 [17] & ( !\corexy|n_2 [16] & ( (!\corexy|n_2 [21] & (!\corexy|n_2 [20] & (!\corexy|n_2 [19] & !\corexy|n_2 [18]))) ) ) )

	.dataa(!\corexy|n_2 [21]),
	.datab(!\corexy|n_2 [20]),
	.datac(!\corexy|n_2 [19]),
	.datad(!\corexy|n_2 [18]),
	.datae(!\corexy|n_2 [17]),
	.dataf(!\corexy|n_2 [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal5~0 .extended_lut = "off";
defparam \corexy|Equal5~0 .lut_mask = 64'h8000000000000000;
defparam \corexy|Equal5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add10~89 (
// Equation(s):
// \corexy|Add10~89_sumout  = SUM(( \corexy|n_2 [22] ) + ( VCC ) + ( \corexy|Add10~86  ))
// \corexy|Add10~90  = CARRY(( \corexy|n_2 [22] ) + ( VCC ) + ( \corexy|Add10~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_2 [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add10~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add10~89_sumout ),
	.cout(\corexy|Add10~90 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add10~89 .extended_lut = "off";
defparam \corexy|Add10~89 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add10~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add10~93 (
// Equation(s):
// \corexy|Add10~93_sumout  = SUM(( \corexy|n_2 [23] ) + ( VCC ) + ( \corexy|Add10~90  ))
// \corexy|Add10~94  = CARRY(( \corexy|n_2 [23] ) + ( VCC ) + ( \corexy|Add10~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_2 [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add10~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add10~93_sumout ),
	.cout(\corexy|Add10~94 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add10~93 .extended_lut = "off";
defparam \corexy|Add10~93 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add10~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_2~23 (
// Equation(s):
// \corexy|n_2~23_combout  = (!\corexy|signal_2~q  & (\corexy|n_2 [23])) # (\corexy|signal_2~q  & ((\corexy|Add10~93_sumout )))

	.dataa(!\corexy|signal_2~q ),
	.datab(!\corexy|n_2 [23]),
	.datac(!\corexy|Add10~93_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_2~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_2~23 .extended_lut = "off";
defparam \corexy|n_2~23 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_2~23 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_2[23] (
	.clk(\clk~input_o ),
	.d(\corexy|n_2~23_combout ),
	.asdata(\corexy|Add2~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_2[23] .is_wysiwyg = "true";
defparam \corexy|n_2[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add10~97 (
// Equation(s):
// \corexy|Add10~97_sumout  = SUM(( \corexy|n_2 [24] ) + ( VCC ) + ( \corexy|Add10~94  ))
// \corexy|Add10~98  = CARRY(( \corexy|n_2 [24] ) + ( VCC ) + ( \corexy|Add10~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_2 [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add10~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add10~97_sumout ),
	.cout(\corexy|Add10~98 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add10~97 .extended_lut = "off";
defparam \corexy|Add10~97 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add10~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_2~24 (
// Equation(s):
// \corexy|n_2~24_combout  = (!\corexy|signal_2~q  & (\corexy|n_2 [24])) # (\corexy|signal_2~q  & ((\corexy|Add10~97_sumout )))

	.dataa(!\corexy|signal_2~q ),
	.datab(!\corexy|n_2 [24]),
	.datac(!\corexy|Add10~97_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_2~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_2~24 .extended_lut = "off";
defparam \corexy|n_2~24 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_2~24 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_2[24] (
	.clk(\clk~input_o ),
	.d(\corexy|n_2~24_combout ),
	.asdata(\corexy|Add2~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_2[24] .is_wysiwyg = "true";
defparam \corexy|n_2[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add10~101 (
// Equation(s):
// \corexy|Add10~101_sumout  = SUM(( \corexy|n_2 [25] ) + ( VCC ) + ( \corexy|Add10~98  ))
// \corexy|Add10~102  = CARRY(( \corexy|n_2 [25] ) + ( VCC ) + ( \corexy|Add10~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_2 [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add10~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add10~101_sumout ),
	.cout(\corexy|Add10~102 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add10~101 .extended_lut = "off";
defparam \corexy|Add10~101 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add10~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_2~25 (
// Equation(s):
// \corexy|n_2~25_combout  = (!\corexy|signal_2~q  & (\corexy|n_2 [25])) # (\corexy|signal_2~q  & ((\corexy|Add10~101_sumout )))

	.dataa(!\corexy|signal_2~q ),
	.datab(!\corexy|n_2 [25]),
	.datac(!\corexy|Add10~101_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_2~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_2~25 .extended_lut = "off";
defparam \corexy|n_2~25 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_2~25 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_2[25] (
	.clk(\clk~input_o ),
	.d(\corexy|n_2~25_combout ),
	.asdata(\corexy|Add2~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_2[25] .is_wysiwyg = "true";
defparam \corexy|n_2[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add10~105 (
// Equation(s):
// \corexy|Add10~105_sumout  = SUM(( \corexy|n_2 [26] ) + ( VCC ) + ( \corexy|Add10~102  ))
// \corexy|Add10~106  = CARRY(( \corexy|n_2 [26] ) + ( VCC ) + ( \corexy|Add10~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_2 [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add10~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add10~105_sumout ),
	.cout(\corexy|Add10~106 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add10~105 .extended_lut = "off";
defparam \corexy|Add10~105 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add10~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_2~26 (
// Equation(s):
// \corexy|n_2~26_combout  = (!\corexy|signal_2~q  & (\corexy|n_2 [26])) # (\corexy|signal_2~q  & ((\corexy|Add10~105_sumout )))

	.dataa(!\corexy|signal_2~q ),
	.datab(!\corexy|n_2 [26]),
	.datac(!\corexy|Add10~105_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_2~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_2~26 .extended_lut = "off";
defparam \corexy|n_2~26 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_2~26 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_2[26] (
	.clk(\clk~input_o ),
	.d(\corexy|n_2~26_combout ),
	.asdata(\corexy|Add2~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_2[26] .is_wysiwyg = "true";
defparam \corexy|n_2[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add10~109 (
// Equation(s):
// \corexy|Add10~109_sumout  = SUM(( \corexy|n_2 [27] ) + ( VCC ) + ( \corexy|Add10~106  ))
// \corexy|Add10~110  = CARRY(( \corexy|n_2 [27] ) + ( VCC ) + ( \corexy|Add10~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_2 [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add10~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add10~109_sumout ),
	.cout(\corexy|Add10~110 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add10~109 .extended_lut = "off";
defparam \corexy|Add10~109 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add10~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_2~27 (
// Equation(s):
// \corexy|n_2~27_combout  = (!\corexy|signal_2~q  & (\corexy|n_2 [27])) # (\corexy|signal_2~q  & ((\corexy|Add10~109_sumout )))

	.dataa(!\corexy|signal_2~q ),
	.datab(!\corexy|n_2 [27]),
	.datac(!\corexy|Add10~109_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_2~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_2~27 .extended_lut = "off";
defparam \corexy|n_2~27 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_2~27 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_2[27] (
	.clk(\clk~input_o ),
	.d(\corexy|n_2~27_combout ),
	.asdata(\corexy|Add2~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_2[27] .is_wysiwyg = "true";
defparam \corexy|n_2[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add10~113 (
// Equation(s):
// \corexy|Add10~113_sumout  = SUM(( \corexy|n_2 [28] ) + ( VCC ) + ( \corexy|Add10~110  ))
// \corexy|Add10~114  = CARRY(( \corexy|n_2 [28] ) + ( VCC ) + ( \corexy|Add10~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_2 [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add10~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add10~113_sumout ),
	.cout(\corexy|Add10~114 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add10~113 .extended_lut = "off";
defparam \corexy|Add10~113 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add10~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_2~28 (
// Equation(s):
// \corexy|n_2~28_combout  = (!\corexy|signal_2~q  & (\corexy|n_2 [28])) # (\corexy|signal_2~q  & ((\corexy|Add10~113_sumout )))

	.dataa(!\corexy|signal_2~q ),
	.datab(!\corexy|n_2 [28]),
	.datac(!\corexy|Add10~113_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_2~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_2~28 .extended_lut = "off";
defparam \corexy|n_2~28 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_2~28 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_2[28] (
	.clk(\clk~input_o ),
	.d(\corexy|n_2~28_combout ),
	.asdata(\corexy|Add2~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_2[28] .is_wysiwyg = "true";
defparam \corexy|n_2[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal5~1 (
// Equation(s):
// \corexy|Equal5~1_combout  = ( !\corexy|n_2 [24] & ( (!\corexy|n_2 [28] & (!\corexy|n_2 [27] & (!\corexy|n_2 [26] & !\corexy|n_2 [25]))) ) )

	.dataa(!\corexy|n_2 [28]),
	.datab(!\corexy|n_2 [27]),
	.datac(!\corexy|n_2 [26]),
	.datad(!\corexy|n_2 [25]),
	.datae(!\corexy|n_2 [24]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal5~1 .extended_lut = "off";
defparam \corexy|Equal5~1 .lut_mask = 64'h8000000080000000;
defparam \corexy|Equal5~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add10~117 (
// Equation(s):
// \corexy|Add10~117_sumout  = SUM(( \corexy|n_2 [29] ) + ( VCC ) + ( \corexy|Add10~114  ))
// \corexy|Add10~118  = CARRY(( \corexy|n_2 [29] ) + ( VCC ) + ( \corexy|Add10~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_2 [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add10~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add10~117_sumout ),
	.cout(\corexy|Add10~118 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add10~117 .extended_lut = "off";
defparam \corexy|Add10~117 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add10~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_2~29 (
// Equation(s):
// \corexy|n_2~29_combout  = (!\corexy|signal_2~q  & (\corexy|n_2 [29])) # (\corexy|signal_2~q  & ((\corexy|Add10~117_sumout )))

	.dataa(!\corexy|signal_2~q ),
	.datab(!\corexy|n_2 [29]),
	.datac(!\corexy|Add10~117_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_2~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_2~29 .extended_lut = "off";
defparam \corexy|n_2~29 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_2~29 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_2[29] (
	.clk(\clk~input_o ),
	.d(\corexy|n_2~29_combout ),
	.asdata(\corexy|Add2~121_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_2[29] .is_wysiwyg = "true";
defparam \corexy|n_2[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add10~121 (
// Equation(s):
// \corexy|Add10~121_sumout  = SUM(( \corexy|n_2 [30] ) + ( VCC ) + ( \corexy|Add10~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_2 [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add10~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add10~121_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Add10~121 .extended_lut = "off";
defparam \corexy|Add10~121 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add10~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_2~30 (
// Equation(s):
// \corexy|n_2~30_combout  = (!\corexy|signal_2~q  & (\corexy|n_2 [30])) # (\corexy|signal_2~q  & ((\corexy|Add10~121_sumout )))

	.dataa(!\corexy|signal_2~q ),
	.datab(!\corexy|n_2 [30]),
	.datac(!\corexy|Add10~121_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_2~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_2~30 .extended_lut = "off";
defparam \corexy|n_2~30 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_2~30 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_2[30] (
	.clk(\clk~input_o ),
	.d(\corexy|n_2~30_combout ),
	.asdata(\corexy|Add2~117_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_2[30] .is_wysiwyg = "true";
defparam \corexy|n_2[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal5~2 (
// Equation(s):
// \corexy|Equal5~2_combout  = ( !\corexy|n_2 [30] & ( (!\corexy|n_2 [1] & (!\corexy|n_2 [0] & (!\corexy|n_2 [10] & !\corexy|n_2 [23]))) ) )

	.dataa(!\corexy|n_2 [1]),
	.datab(!\corexy|n_2 [0]),
	.datac(!\corexy|n_2 [10]),
	.datad(!\corexy|n_2 [23]),
	.datae(!\corexy|n_2 [30]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal5~2 .extended_lut = "off";
defparam \corexy|Equal5~2 .lut_mask = 64'h8000000080000000;
defparam \corexy|Equal5~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal5~3 (
// Equation(s):
// \corexy|Equal5~3_combout  = ( !\corexy|n_2 [9] & ( (!\corexy|n_2 [14] & (!\corexy|n_2 [13] & (!\corexy|n_2 [12] & !\corexy|n_2 [11]))) ) )

	.dataa(!\corexy|n_2 [14]),
	.datab(!\corexy|n_2 [13]),
	.datac(!\corexy|n_2 [12]),
	.datad(!\corexy|n_2 [11]),
	.datae(!\corexy|n_2 [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal5~3 .extended_lut = "off";
defparam \corexy|Equal5~3 .lut_mask = 64'h8000000080000000;
defparam \corexy|Equal5~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal5~4 (
// Equation(s):
// \corexy|Equal5~4_combout  = ( !\corexy|n_2 [3] & ( (!\corexy|n_2 [7] & (!\corexy|n_2 [6] & (!\corexy|n_2 [5] & !\corexy|n_2 [4]))) ) )

	.dataa(!\corexy|n_2 [7]),
	.datab(!\corexy|n_2 [6]),
	.datac(!\corexy|n_2 [5]),
	.datad(!\corexy|n_2 [4]),
	.datae(!\corexy|n_2 [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal5~4 .extended_lut = "off";
defparam \corexy|Equal5~4 .lut_mask = 64'h8000000080000000;
defparam \corexy|Equal5~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal5~5 (
// Equation(s):
// \corexy|Equal5~5_combout  = ( \corexy|Equal5~3_combout  & ( \corexy|Equal5~4_combout  & ( (!\corexy|n_2 [8] & (!\corexy|n_2 [2] & (!\corexy|n_2 [29] & \corexy|Equal5~2_combout ))) ) ) )

	.dataa(!\corexy|n_2 [8]),
	.datab(!\corexy|n_2 [2]),
	.datac(!\corexy|n_2 [29]),
	.datad(!\corexy|Equal5~2_combout ),
	.datae(!\corexy|Equal5~3_combout ),
	.dataf(!\corexy|Equal5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal5~5 .extended_lut = "off";
defparam \corexy|Equal5~5 .lut_mask = 64'h0000000000000080;
defparam \corexy|Equal5~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Equal5~6 (
// Equation(s):
// \corexy|Equal5~6_combout  = (!\corexy|n_2 [22] & (\corexy|Equal5~0_combout  & (\corexy|Equal5~1_combout  & \corexy|Equal5~5_combout )))

	.dataa(!\corexy|n_2 [22]),
	.datab(!\corexy|Equal5~0_combout ),
	.datac(!\corexy|Equal5~1_combout ),
	.datad(!\corexy|Equal5~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|Equal5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Equal5~6 .extended_lut = "off";
defparam \corexy|Equal5~6 .lut_mask = 64'h0002000200020002;
defparam \corexy|Equal5~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_2~1 (
// Equation(s):
// \corexy|stepper_step_2~1_combout  = ( \corexy|Equal5~6_combout  & ( (\corexy|stepper_driving_reg_2~q  & ((!\corexy|n_2 [15]) # ((\corexy|Equal6~0_combout  & \corexy|Equal6~7_combout )))) ) ) # ( !\corexy|Equal5~6_combout  & ( 
// (\corexy|stepper_driving_reg_2~q  & (\corexy|Equal6~0_combout  & \corexy|Equal6~7_combout )) ) )

	.dataa(!\corexy|stepper_driving_reg_2~q ),
	.datab(!\corexy|Equal6~0_combout ),
	.datac(!\corexy|Equal6~7_combout ),
	.datad(!\corexy|n_2 [15]),
	.datae(!\corexy|Equal5~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_2~1 .extended_lut = "off";
defparam \corexy|stepper_step_2~1 .lut_mask = 64'h0101550101015501;
defparam \corexy|stepper_step_2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_2~2 (
// Equation(s):
// \corexy|stepper_step_2~2_combout  = ( \corexy|Equal1~5_combout  & ( \corexy|stepper_step_2~1_combout  & ( (!\corexy|f~0_combout ) # ((\corexy|stepper_driving_reg_1~1_combout  & !\corexy|Equal0~5_combout )) ) ) ) # ( !\corexy|Equal1~5_combout  & ( 
// \corexy|stepper_step_2~1_combout  & ( (!\corexy|f~0_combout ) # (\corexy|stepper_driving_reg_1~1_combout ) ) ) ) # ( \corexy|Equal1~5_combout  & ( !\corexy|stepper_step_2~1_combout  & ( (!\corexy|f~0_combout  & (!\corexy|always0~2_combout )) # 
// (\corexy|f~0_combout  & (((\corexy|stepper_driving_reg_1~1_combout  & !\corexy|Equal0~5_combout )))) ) ) ) # ( !\corexy|Equal1~5_combout  & ( !\corexy|stepper_step_2~1_combout  & ( (!\corexy|f~0_combout  & (!\corexy|always0~2_combout )) # 
// (\corexy|f~0_combout  & ((\corexy|stepper_driving_reg_1~1_combout ))) ) ) )

	.dataa(!\corexy|f~0_combout ),
	.datab(!\corexy|always0~2_combout ),
	.datac(!\corexy|stepper_driving_reg_1~1_combout ),
	.datad(!\corexy|Equal0~5_combout ),
	.datae(!\corexy|Equal1~5_combout ),
	.dataf(!\corexy|stepper_step_2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_2~2 .extended_lut = "off";
defparam \corexy|stepper_step_2~2 .lut_mask = 64'h8D8D8D88AFAFAFAA;
defparam \corexy|stepper_step_2~2 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_2[0] (
	.clk(\clk~input_o ),
	.d(\corexy|n_2~0_combout ),
	.asdata(\corexy|Add2~61_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_2[0] .is_wysiwyg = "true";
defparam \corexy|n_2[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add10~5 (
// Equation(s):
// \corexy|Add10~5_sumout  = SUM(( \corexy|n_2 [1] ) + ( VCC ) + ( \corexy|Add10~2  ))
// \corexy|Add10~6  = CARRY(( \corexy|n_2 [1] ) + ( VCC ) + ( \corexy|Add10~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_2 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add10~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add10~5_sumout ),
	.cout(\corexy|Add10~6 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add10~5 .extended_lut = "off";
defparam \corexy|Add10~5 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add10~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_2~1 (
// Equation(s):
// \corexy|n_2~1_combout  = (!\corexy|signal_2~q  & (\corexy|n_2 [1])) # (\corexy|signal_2~q  & ((\corexy|Add10~5_sumout )))

	.dataa(!\corexy|signal_2~q ),
	.datab(!\corexy|n_2 [1]),
	.datac(!\corexy|Add10~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_2~1 .extended_lut = "off";
defparam \corexy|n_2~1 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_2~1 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_2[1] (
	.clk(\clk~input_o ),
	.d(\corexy|n_2~1_combout ),
	.asdata(\corexy|Add2~57_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_2[1] .is_wysiwyg = "true";
defparam \corexy|n_2[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add10~9 (
// Equation(s):
// \corexy|Add10~9_sumout  = SUM(( \corexy|n_2 [2] ) + ( VCC ) + ( \corexy|Add10~6  ))
// \corexy|Add10~10  = CARRY(( \corexy|n_2 [2] ) + ( VCC ) + ( \corexy|Add10~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_2 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add10~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add10~9_sumout ),
	.cout(\corexy|Add10~10 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add10~9 .extended_lut = "off";
defparam \corexy|Add10~9 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add10~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_2~2 (
// Equation(s):
// \corexy|n_2~2_combout  = (!\corexy|signal_2~q  & (\corexy|n_2 [2])) # (\corexy|signal_2~q  & ((\corexy|Add10~9_sumout )))

	.dataa(!\corexy|signal_2~q ),
	.datab(!\corexy|n_2 [2]),
	.datac(!\corexy|Add10~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_2~2 .extended_lut = "off";
defparam \corexy|n_2~2 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_2~2 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_2[2] (
	.clk(\clk~input_o ),
	.d(\corexy|n_2~2_combout ),
	.asdata(\corexy|Add2~73_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_2[2] .is_wysiwyg = "true";
defparam \corexy|n_2[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add10~13 (
// Equation(s):
// \corexy|Add10~13_sumout  = SUM(( \corexy|n_2 [3] ) + ( VCC ) + ( \corexy|Add10~10  ))
// \corexy|Add10~14  = CARRY(( \corexy|n_2 [3] ) + ( VCC ) + ( \corexy|Add10~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_2 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add10~13_sumout ),
	.cout(\corexy|Add10~14 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add10~13 .extended_lut = "off";
defparam \corexy|Add10~13 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add10~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_2~3 (
// Equation(s):
// \corexy|n_2~3_combout  = (!\corexy|signal_2~q  & (\corexy|n_2 [3])) # (\corexy|signal_2~q  & ((\corexy|Add10~13_sumout )))

	.dataa(!\corexy|signal_2~q ),
	.datab(!\corexy|n_2 [3]),
	.datac(!\corexy|Add10~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_2~3 .extended_lut = "off";
defparam \corexy|n_2~3 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_2~3 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_2[3] (
	.clk(\clk~input_o ),
	.d(\corexy|n_2~3_combout ),
	.asdata(\corexy|Add2~69_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_2[3] .is_wysiwyg = "true";
defparam \corexy|n_2[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add10~17 (
// Equation(s):
// \corexy|Add10~17_sumout  = SUM(( \corexy|n_2 [4] ) + ( VCC ) + ( \corexy|Add10~14  ))
// \corexy|Add10~18  = CARRY(( \corexy|n_2 [4] ) + ( VCC ) + ( \corexy|Add10~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_2 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add10~17_sumout ),
	.cout(\corexy|Add10~18 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add10~17 .extended_lut = "off";
defparam \corexy|Add10~17 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add10~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_2~4 (
// Equation(s):
// \corexy|n_2~4_combout  = (!\corexy|signal_2~q  & (\corexy|n_2 [4])) # (\corexy|signal_2~q  & ((\corexy|Add10~17_sumout )))

	.dataa(!\corexy|signal_2~q ),
	.datab(!\corexy|n_2 [4]),
	.datac(!\corexy|Add10~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_2~4 .extended_lut = "off";
defparam \corexy|n_2~4 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_2~4 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_2[4] (
	.clk(\clk~input_o ),
	.d(\corexy|n_2~4_combout ),
	.asdata(\corexy|Add2~65_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_2[4] .is_wysiwyg = "true";
defparam \corexy|n_2[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add10~21 (
// Equation(s):
// \corexy|Add10~21_sumout  = SUM(( \corexy|n_2 [5] ) + ( VCC ) + ( \corexy|Add10~18  ))
// \corexy|Add10~22  = CARRY(( \corexy|n_2 [5] ) + ( VCC ) + ( \corexy|Add10~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_2 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add10~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add10~21_sumout ),
	.cout(\corexy|Add10~22 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add10~21 .extended_lut = "off";
defparam \corexy|Add10~21 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add10~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_2~5 (
// Equation(s):
// \corexy|n_2~5_combout  = (!\corexy|signal_2~q  & (\corexy|n_2 [5])) # (\corexy|signal_2~q  & ((\corexy|Add10~21_sumout )))

	.dataa(!\corexy|signal_2~q ),
	.datab(!\corexy|n_2 [5]),
	.datac(!\corexy|Add10~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_2~5 .extended_lut = "off";
defparam \corexy|n_2~5 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_2~5 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_2[5] (
	.clk(\clk~input_o ),
	.d(\corexy|n_2~5_combout ),
	.asdata(\corexy|Add2~85_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_2[5] .is_wysiwyg = "true";
defparam \corexy|n_2[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add10~25 (
// Equation(s):
// \corexy|Add10~25_sumout  = SUM(( \corexy|n_2 [6] ) + ( VCC ) + ( \corexy|Add10~22  ))
// \corexy|Add10~26  = CARRY(( \corexy|n_2 [6] ) + ( VCC ) + ( \corexy|Add10~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_2 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add10~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add10~25_sumout ),
	.cout(\corexy|Add10~26 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add10~25 .extended_lut = "off";
defparam \corexy|Add10~25 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add10~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_2~6 (
// Equation(s):
// \corexy|n_2~6_combout  = (!\corexy|signal_2~q  & (\corexy|n_2 [6])) # (\corexy|signal_2~q  & ((\corexy|Add10~25_sumout )))

	.dataa(!\corexy|signal_2~q ),
	.datab(!\corexy|n_2 [6]),
	.datac(!\corexy|Add10~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_2~6 .extended_lut = "off";
defparam \corexy|n_2~6 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_2~6 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_2[6] (
	.clk(\clk~input_o ),
	.d(\corexy|n_2~6_combout ),
	.asdata(\corexy|Add2~81_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_2[6] .is_wysiwyg = "true";
defparam \corexy|n_2[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add10~29 (
// Equation(s):
// \corexy|Add10~29_sumout  = SUM(( \corexy|n_2 [7] ) + ( VCC ) + ( \corexy|Add10~26  ))
// \corexy|Add10~30  = CARRY(( \corexy|n_2 [7] ) + ( VCC ) + ( \corexy|Add10~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_2 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add10~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add10~29_sumout ),
	.cout(\corexy|Add10~30 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add10~29 .extended_lut = "off";
defparam \corexy|Add10~29 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add10~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_2~7 (
// Equation(s):
// \corexy|n_2~7_combout  = (!\corexy|signal_2~q  & (\corexy|n_2 [7])) # (\corexy|signal_2~q  & ((\corexy|Add10~29_sumout )))

	.dataa(!\corexy|signal_2~q ),
	.datab(!\corexy|n_2 [7]),
	.datac(!\corexy|Add10~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_2~7 .extended_lut = "off";
defparam \corexy|n_2~7 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_2~7 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_2[7] (
	.clk(\clk~input_o ),
	.d(\corexy|n_2~7_combout ),
	.asdata(\corexy|Add2~77_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_2[7] .is_wysiwyg = "true";
defparam \corexy|n_2[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add10~33 (
// Equation(s):
// \corexy|Add10~33_sumout  = SUM(( \corexy|n_2 [8] ) + ( VCC ) + ( \corexy|Add10~30  ))
// \corexy|Add10~34  = CARRY(( \corexy|n_2 [8] ) + ( VCC ) + ( \corexy|Add10~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_2 [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add10~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add10~33_sumout ),
	.cout(\corexy|Add10~34 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add10~33 .extended_lut = "off";
defparam \corexy|Add10~33 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add10~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_2~8 (
// Equation(s):
// \corexy|n_2~8_combout  = (!\corexy|signal_2~q  & (\corexy|n_2 [8])) # (\corexy|signal_2~q  & ((\corexy|Add10~33_sumout )))

	.dataa(!\corexy|signal_2~q ),
	.datab(!\corexy|n_2 [8]),
	.datac(!\corexy|Add10~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_2~8 .extended_lut = "off";
defparam \corexy|n_2~8 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_2~8 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_2[8] (
	.clk(\clk~input_o ),
	.d(\corexy|n_2~8_combout ),
	.asdata(\corexy|Add2~53_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_2[8] .is_wysiwyg = "true";
defparam \corexy|n_2[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add10~37 (
// Equation(s):
// \corexy|Add10~37_sumout  = SUM(( \corexy|n_2 [9] ) + ( VCC ) + ( \corexy|Add10~34  ))
// \corexy|Add10~38  = CARRY(( \corexy|n_2 [9] ) + ( VCC ) + ( \corexy|Add10~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_2 [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add10~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add10~37_sumout ),
	.cout(\corexy|Add10~38 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add10~37 .extended_lut = "off";
defparam \corexy|Add10~37 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add10~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_2~9 (
// Equation(s):
// \corexy|n_2~9_combout  = (!\corexy|signal_2~q  & (\corexy|n_2 [9])) # (\corexy|signal_2~q  & ((\corexy|Add10~37_sumout )))

	.dataa(!\corexy|signal_2~q ),
	.datab(!\corexy|n_2 [9]),
	.datac(!\corexy|Add10~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_2~9 .extended_lut = "off";
defparam \corexy|n_2~9 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_2~9 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_2[9] (
	.clk(\clk~input_o ),
	.d(\corexy|n_2~9_combout ),
	.asdata(\corexy|Add2~49_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_2[9] .is_wysiwyg = "true";
defparam \corexy|n_2[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add10~41 (
// Equation(s):
// \corexy|Add10~41_sumout  = SUM(( \corexy|n_2 [10] ) + ( VCC ) + ( \corexy|Add10~38  ))
// \corexy|Add10~42  = CARRY(( \corexy|n_2 [10] ) + ( VCC ) + ( \corexy|Add10~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_2 [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add10~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add10~41_sumout ),
	.cout(\corexy|Add10~42 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add10~41 .extended_lut = "off";
defparam \corexy|Add10~41 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add10~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_2~10 (
// Equation(s):
// \corexy|n_2~10_combout  = (!\corexy|signal_2~q  & (\corexy|n_2 [10])) # (\corexy|signal_2~q  & ((\corexy|Add10~41_sumout )))

	.dataa(!\corexy|signal_2~q ),
	.datab(!\corexy|n_2 [10]),
	.datac(!\corexy|Add10~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_2~10 .extended_lut = "off";
defparam \corexy|n_2~10 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_2~10 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_2[10] (
	.clk(\clk~input_o ),
	.d(\corexy|n_2~10_combout ),
	.asdata(\corexy|Add2~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_2[10] .is_wysiwyg = "true";
defparam \corexy|n_2[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add10~45 (
// Equation(s):
// \corexy|Add10~45_sumout  = SUM(( \corexy|n_2 [11] ) + ( VCC ) + ( \corexy|Add10~42  ))
// \corexy|Add10~46  = CARRY(( \corexy|n_2 [11] ) + ( VCC ) + ( \corexy|Add10~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_2 [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add10~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add10~45_sumout ),
	.cout(\corexy|Add10~46 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add10~45 .extended_lut = "off";
defparam \corexy|Add10~45 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add10~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_2~11 (
// Equation(s):
// \corexy|n_2~11_combout  = (!\corexy|signal_2~q  & (\corexy|n_2 [11])) # (\corexy|signal_2~q  & ((\corexy|Add10~45_sumout )))

	.dataa(!\corexy|signal_2~q ),
	.datab(!\corexy|n_2 [11]),
	.datac(!\corexy|Add10~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_2~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_2~11 .extended_lut = "off";
defparam \corexy|n_2~11 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_2~11 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_2[11] (
	.clk(\clk~input_o ),
	.d(\corexy|n_2~11_combout ),
	.asdata(\corexy|Add2~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_2[11] .is_wysiwyg = "true";
defparam \corexy|n_2[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add10~49 (
// Equation(s):
// \corexy|Add10~49_sumout  = SUM(( \corexy|n_2 [12] ) + ( VCC ) + ( \corexy|Add10~46  ))
// \corexy|Add10~50  = CARRY(( \corexy|n_2 [12] ) + ( VCC ) + ( \corexy|Add10~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_2 [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add10~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add10~49_sumout ),
	.cout(\corexy|Add10~50 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add10~49 .extended_lut = "off";
defparam \corexy|Add10~49 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add10~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_2~12 (
// Equation(s):
// \corexy|n_2~12_combout  = (!\corexy|signal_2~q  & (\corexy|n_2 [12])) # (\corexy|signal_2~q  & ((\corexy|Add10~49_sumout )))

	.dataa(!\corexy|signal_2~q ),
	.datab(!\corexy|n_2 [12]),
	.datac(!\corexy|Add10~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_2~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_2~12 .extended_lut = "off";
defparam \corexy|n_2~12 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_2~12 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_2[12] (
	.clk(\clk~input_o ),
	.d(\corexy|n_2~12_combout ),
	.asdata(\corexy|Add2~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_2[12] .is_wysiwyg = "true";
defparam \corexy|n_2[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add10~53 (
// Equation(s):
// \corexy|Add10~53_sumout  = SUM(( \corexy|n_2 [13] ) + ( VCC ) + ( \corexy|Add10~50  ))
// \corexy|Add10~54  = CARRY(( \corexy|n_2 [13] ) + ( VCC ) + ( \corexy|Add10~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_2 [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add10~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add10~53_sumout ),
	.cout(\corexy|Add10~54 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add10~53 .extended_lut = "off";
defparam \corexy|Add10~53 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add10~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_2~13 (
// Equation(s):
// \corexy|n_2~13_combout  = (!\corexy|signal_2~q  & (\corexy|n_2 [13])) # (\corexy|signal_2~q  & ((\corexy|Add10~53_sumout )))

	.dataa(!\corexy|signal_2~q ),
	.datab(!\corexy|n_2 [13]),
	.datac(!\corexy|Add10~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_2~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_2~13 .extended_lut = "off";
defparam \corexy|n_2~13 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_2~13 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_2[13] (
	.clk(\clk~input_o ),
	.d(\corexy|n_2~13_combout ),
	.asdata(\corexy|Add2~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_2[13] .is_wysiwyg = "true";
defparam \corexy|n_2[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add10~57 (
// Equation(s):
// \corexy|Add10~57_sumout  = SUM(( \corexy|n_2 [14] ) + ( VCC ) + ( \corexy|Add10~54  ))
// \corexy|Add10~58  = CARRY(( \corexy|n_2 [14] ) + ( VCC ) + ( \corexy|Add10~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_2 [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add10~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add10~57_sumout ),
	.cout(\corexy|Add10~58 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add10~57 .extended_lut = "off";
defparam \corexy|Add10~57 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add10~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_2~14 (
// Equation(s):
// \corexy|n_2~14_combout  = (!\corexy|signal_2~q  & (\corexy|n_2 [14])) # (\corexy|signal_2~q  & ((\corexy|Add10~57_sumout )))

	.dataa(!\corexy|signal_2~q ),
	.datab(!\corexy|n_2 [14]),
	.datac(!\corexy|Add10~57_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_2~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_2~14 .extended_lut = "off";
defparam \corexy|n_2~14 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_2~14 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_2[14] (
	.clk(\clk~input_o ),
	.d(\corexy|n_2~14_combout ),
	.asdata(\corexy|Add2~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_2[14] .is_wysiwyg = "true";
defparam \corexy|n_2[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add10~61 (
// Equation(s):
// \corexy|Add10~61_sumout  = SUM(( \corexy|n_2 [15] ) + ( VCC ) + ( \corexy|Add10~58  ))
// \corexy|Add10~62  = CARRY(( \corexy|n_2 [15] ) + ( VCC ) + ( \corexy|Add10~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_2 [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add10~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add10~61_sumout ),
	.cout(\corexy|Add10~62 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add10~61 .extended_lut = "off";
defparam \corexy|Add10~61 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add10~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_2~15 (
// Equation(s):
// \corexy|n_2~15_combout  = (!\corexy|signal_2~q  & (\corexy|n_2 [15])) # (\corexy|signal_2~q  & ((\corexy|Add10~61_sumout )))

	.dataa(!\corexy|signal_2~q ),
	.datab(!\corexy|n_2 [15]),
	.datac(!\corexy|Add10~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_2~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_2~15 .extended_lut = "off";
defparam \corexy|n_2~15 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_2~15 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_2[15] (
	.clk(\clk~input_o ),
	.d(\corexy|n_2~15_combout ),
	.asdata(\corexy|Add2~113_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_2[15] .is_wysiwyg = "true";
defparam \corexy|n_2[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add10~65 (
// Equation(s):
// \corexy|Add10~65_sumout  = SUM(( \corexy|n_2 [16] ) + ( VCC ) + ( \corexy|Add10~62  ))
// \corexy|Add10~66  = CARRY(( \corexy|n_2 [16] ) + ( VCC ) + ( \corexy|Add10~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_2 [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add10~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add10~65_sumout ),
	.cout(\corexy|Add10~66 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add10~65 .extended_lut = "off";
defparam \corexy|Add10~65 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add10~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_2~16 (
// Equation(s):
// \corexy|n_2~16_combout  = (!\corexy|signal_2~q  & (\corexy|n_2 [16])) # (\corexy|signal_2~q  & ((\corexy|Add10~65_sumout )))

	.dataa(!\corexy|signal_2~q ),
	.datab(!\corexy|n_2 [16]),
	.datac(!\corexy|Add10~65_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_2~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_2~16 .extended_lut = "off";
defparam \corexy|n_2~16 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_2~16 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_2[16] (
	.clk(\clk~input_o ),
	.d(\corexy|n_2~16_combout ),
	.asdata(\corexy|Add2~105_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_2[16] .is_wysiwyg = "true";
defparam \corexy|n_2[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add10~69 (
// Equation(s):
// \corexy|Add10~69_sumout  = SUM(( \corexy|n_2 [17] ) + ( VCC ) + ( \corexy|Add10~66  ))
// \corexy|Add10~70  = CARRY(( \corexy|n_2 [17] ) + ( VCC ) + ( \corexy|Add10~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_2 [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add10~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add10~69_sumout ),
	.cout(\corexy|Add10~70 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add10~69 .extended_lut = "off";
defparam \corexy|Add10~69 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add10~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_2~17 (
// Equation(s):
// \corexy|n_2~17_combout  = (!\corexy|signal_2~q  & (\corexy|n_2 [17])) # (\corexy|signal_2~q  & ((\corexy|Add10~69_sumout )))

	.dataa(!\corexy|signal_2~q ),
	.datab(!\corexy|n_2 [17]),
	.datac(!\corexy|Add10~69_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_2~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_2~17 .extended_lut = "off";
defparam \corexy|n_2~17 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_2~17 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_2[17] (
	.clk(\clk~input_o ),
	.d(\corexy|n_2~17_combout ),
	.asdata(\corexy|Add2~109_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_2[17] .is_wysiwyg = "true";
defparam \corexy|n_2[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add10~73 (
// Equation(s):
// \corexy|Add10~73_sumout  = SUM(( \corexy|n_2 [18] ) + ( VCC ) + ( \corexy|Add10~70  ))
// \corexy|Add10~74  = CARRY(( \corexy|n_2 [18] ) + ( VCC ) + ( \corexy|Add10~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_2 [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add10~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add10~73_sumout ),
	.cout(\corexy|Add10~74 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add10~73 .extended_lut = "off";
defparam \corexy|Add10~73 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add10~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_2~18 (
// Equation(s):
// \corexy|n_2~18_combout  = (!\corexy|signal_2~q  & (\corexy|n_2 [18])) # (\corexy|signal_2~q  & ((\corexy|Add10~73_sumout )))

	.dataa(!\corexy|signal_2~q ),
	.datab(!\corexy|n_2 [18]),
	.datac(!\corexy|Add10~73_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_2~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_2~18 .extended_lut = "off";
defparam \corexy|n_2~18 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_2~18 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_2[18] (
	.clk(\clk~input_o ),
	.d(\corexy|n_2~18_combout ),
	.asdata(\corexy|Add2~101_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_2[18] .is_wysiwyg = "true";
defparam \corexy|n_2[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add10~77 (
// Equation(s):
// \corexy|Add10~77_sumout  = SUM(( \corexy|n_2 [19] ) + ( VCC ) + ( \corexy|Add10~74  ))
// \corexy|Add10~78  = CARRY(( \corexy|n_2 [19] ) + ( VCC ) + ( \corexy|Add10~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_2 [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add10~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add10~77_sumout ),
	.cout(\corexy|Add10~78 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add10~77 .extended_lut = "off";
defparam \corexy|Add10~77 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add10~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_2~19 (
// Equation(s):
// \corexy|n_2~19_combout  = (!\corexy|signal_2~q  & (\corexy|n_2 [19])) # (\corexy|signal_2~q  & ((\corexy|Add10~77_sumout )))

	.dataa(!\corexy|signal_2~q ),
	.datab(!\corexy|n_2 [19]),
	.datac(!\corexy|Add10~77_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_2~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_2~19 .extended_lut = "off";
defparam \corexy|n_2~19 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_2~19 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_2[19] (
	.clk(\clk~input_o ),
	.d(\corexy|n_2~19_combout ),
	.asdata(\corexy|Add2~97_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_2[19] .is_wysiwyg = "true";
defparam \corexy|n_2[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add10~81 (
// Equation(s):
// \corexy|Add10~81_sumout  = SUM(( \corexy|n_2 [20] ) + ( VCC ) + ( \corexy|Add10~78  ))
// \corexy|Add10~82  = CARRY(( \corexy|n_2 [20] ) + ( VCC ) + ( \corexy|Add10~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_2 [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add10~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add10~81_sumout ),
	.cout(\corexy|Add10~82 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add10~81 .extended_lut = "off";
defparam \corexy|Add10~81 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add10~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_2~20 (
// Equation(s):
// \corexy|n_2~20_combout  = (!\corexy|signal_2~q  & (\corexy|n_2 [20])) # (\corexy|signal_2~q  & ((\corexy|Add10~81_sumout )))

	.dataa(!\corexy|signal_2~q ),
	.datab(!\corexy|n_2 [20]),
	.datac(!\corexy|Add10~81_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_2~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_2~20 .extended_lut = "off";
defparam \corexy|n_2~20 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_2~20 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_2[20] (
	.clk(\clk~input_o ),
	.d(\corexy|n_2~20_combout ),
	.asdata(\corexy|Add2~93_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_2[20] .is_wysiwyg = "true";
defparam \corexy|n_2[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add10~85 (
// Equation(s):
// \corexy|Add10~85_sumout  = SUM(( \corexy|n_2 [21] ) + ( VCC ) + ( \corexy|Add10~82  ))
// \corexy|Add10~86  = CARRY(( \corexy|n_2 [21] ) + ( VCC ) + ( \corexy|Add10~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\corexy|n_2 [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add10~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add10~85_sumout ),
	.cout(\corexy|Add10~86 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add10~85 .extended_lut = "off";
defparam \corexy|Add10~85 .lut_mask = 64'h00000000000000FF;
defparam \corexy|Add10~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_2~21 (
// Equation(s):
// \corexy|n_2~21_combout  = (!\corexy|signal_2~q  & (\corexy|n_2 [21])) # (\corexy|signal_2~q  & ((\corexy|Add10~85_sumout )))

	.dataa(!\corexy|signal_2~q ),
	.datab(!\corexy|n_2 [21]),
	.datac(!\corexy|Add10~85_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_2~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_2~21 .extended_lut = "off";
defparam \corexy|n_2~21 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_2~21 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_2[21] (
	.clk(\clk~input_o ),
	.d(\corexy|n_2~21_combout ),
	.asdata(\corexy|Add2~89_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_2[21] .is_wysiwyg = "true";
defparam \corexy|n_2[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|n_2~22 (
// Equation(s):
// \corexy|n_2~22_combout  = (!\corexy|signal_2~q  & (\corexy|n_2 [22])) # (\corexy|signal_2~q  & ((\corexy|Add10~89_sumout )))

	.dataa(!\corexy|signal_2~q ),
	.datab(!\corexy|n_2 [22]),
	.datac(!\corexy|Add10~89_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|n_2~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|n_2~22 .extended_lut = "off";
defparam \corexy|n_2~22 .lut_mask = 64'h2727272727272727;
defparam \corexy|n_2~22 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|n_2[22] (
	.clk(\clk~input_o ),
	.d(\corexy|n_2~22_combout ),
	.asdata(\corexy|Add2~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|n_2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|n_2[22] .is_wysiwyg = "true";
defparam \corexy|n_2[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_driving_reg_2~0 (
// Equation(s):
// \corexy|stepper_driving_reg_2~0_combout  = ( \corexy|Equal5~1_combout  & ( \corexy|Equal5~5_combout  & ( (\corexy|stepper_driving_reg_2~q  & (((!\corexy|Equal5~0_combout ) # (\corexy|n_2 [15])) # (\corexy|n_2 [22]))) ) ) ) # ( !\corexy|Equal5~1_combout  & 
// ( \corexy|Equal5~5_combout  & ( \corexy|stepper_driving_reg_2~q  ) ) ) # ( \corexy|Equal5~1_combout  & ( !\corexy|Equal5~5_combout  & ( \corexy|stepper_driving_reg_2~q  ) ) ) # ( !\corexy|Equal5~1_combout  & ( !\corexy|Equal5~5_combout  & ( 
// \corexy|stepper_driving_reg_2~q  ) ) )

	.dataa(!\corexy|stepper_driving_reg_2~q ),
	.datab(!\corexy|n_2 [22]),
	.datac(!\corexy|n_2 [15]),
	.datad(!\corexy|Equal5~0_combout ),
	.datae(!\corexy|Equal5~1_combout ),
	.dataf(!\corexy|Equal5~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_driving_reg_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_driving_reg_2~0 .extended_lut = "off";
defparam \corexy|stepper_driving_reg_2~0 .lut_mask = 64'h5555555555555515;
defparam \corexy|stepper_driving_reg_2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_driving_reg_2~1 (
// Equation(s):
// \corexy|stepper_driving_reg_2~1_combout  = ( \corexy|Equal0~5_combout  & ( \corexy|stepper_driving_reg_2~0_combout  & ( (!\corexy|always0~0_combout  & !\corexy|always0~1_combout ) ) ) ) # ( !\corexy|Equal0~5_combout  & ( 
// \corexy|stepper_driving_reg_2~0_combout  & ( (!\corexy|f~0_combout  & (!\corexy|always0~0_combout  & (!\corexy|always0~1_combout ))) # (\corexy|f~0_combout  & (((!\corexy|always0~0_combout  & !\corexy|always0~1_combout )) # 
// (\corexy|stepper_driving_reg_1~1_combout ))) ) ) ) # ( !\corexy|Equal0~5_combout  & ( !\corexy|stepper_driving_reg_2~0_combout  & ( (\corexy|f~0_combout  & \corexy|stepper_driving_reg_1~1_combout ) ) ) )

	.dataa(!\corexy|f~0_combout ),
	.datab(!\corexy|always0~0_combout ),
	.datac(!\corexy|always0~1_combout ),
	.datad(!\corexy|stepper_driving_reg_1~1_combout ),
	.datae(!\corexy|Equal0~5_combout ),
	.dataf(!\corexy|stepper_driving_reg_2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_driving_reg_2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_driving_reg_2~1 .extended_lut = "off";
defparam \corexy|stepper_driving_reg_2~1 .lut_mask = 64'h00550000C0D5C0C0;
defparam \corexy|stepper_driving_reg_2~1 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_driving_reg_2 (
	.clk(\clk~input_o ),
	.d(\corexy|stepper_driving_reg_2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\start_driving~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_driving_reg_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_driving_reg_2 .is_wysiwyg = "true";
defparam \corexy|stepper_driving_reg_2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|f~0 (
// Equation(s):
// \corexy|f~0_combout  = (!\corexy|stepper_driving_reg_2~q  & !\corexy|stepper_driving_reg_1~q )

	.dataa(!\corexy|stepper_driving_reg_2~q ),
	.datab(!\corexy|stepper_driving_reg_1~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|f~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|f~0 .extended_lut = "off";
defparam \corexy|f~0 .lut_mask = 64'h8888888888888888;
defparam \corexy|f~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|signal_1~0 (
// Equation(s):
// \corexy|signal_1~0_combout  = ( \corexy|Equal4~6_combout  & ( !\corexy|signal_1~q  $ (((!\corexy|Equal4~0_combout ) # ((!\corexy|Equal4~1_combout ) # (!\corexy|Equal4~2_combout )))) ) ) # ( !\corexy|Equal4~6_combout  & ( \corexy|signal_1~q  ) )

	.dataa(!\corexy|signal_1~q ),
	.datab(!\corexy|Equal4~0_combout ),
	.datac(!\corexy|Equal4~1_combout ),
	.datad(!\corexy|Equal4~2_combout ),
	.datae(!\corexy|Equal4~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|signal_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|signal_1~0 .extended_lut = "off";
defparam \corexy|signal_1~0 .lut_mask = 64'h5555555655555556;
defparam \corexy|signal_1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|signal_1~1 (
// Equation(s):
// \corexy|signal_1~1_combout  = (\corexy|signal_1~q  & !\corexy|stepper_driving_reg_1~q )

	.dataa(!\corexy|signal_1~q ),
	.datab(!\corexy|stepper_driving_reg_1~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|signal_1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|signal_1~1 .extended_lut = "off";
defparam \corexy|signal_1~1 .lut_mask = 64'h4444444444444444;
defparam \corexy|signal_1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|signal_1~2 (
// Equation(s):
// \corexy|signal_1~2_combout  = ( !\corexy|always0~0_combout  & ( !\corexy|always0~1_combout  & ( (!\corexy|f~0_combout  & (((\corexy|signal_1~0_combout  & \corexy|stepper_driving_reg_1~0_combout )) # (\corexy|signal_1~1_combout ))) ) ) )

	.dataa(!\corexy|f~0_combout ),
	.datab(!\corexy|signal_1~0_combout ),
	.datac(!\corexy|stepper_driving_reg_1~0_combout ),
	.datad(!\corexy|signal_1~1_combout ),
	.datae(!\corexy|always0~0_combout ),
	.dataf(!\corexy|always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|signal_1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|signal_1~2 .extended_lut = "off";
defparam \corexy|signal_1~2 .lut_mask = 64'h02AA000000000000;
defparam \corexy|signal_1~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|signal_1~3 (
// Equation(s):
// \corexy|signal_1~3_combout  = ( \corexy|Equal0~5_combout  & ( \corexy|Equal1~5_combout  & ( ((\corexy|signal_1~q  & \corexy|f~0_combout )) # (\corexy|signal_1~2_combout ) ) ) ) # ( !\corexy|Equal0~5_combout  & ( \corexy|Equal1~5_combout  & ( 
// ((\corexy|signal_1~q  & (\corexy|f~0_combout  & !\corexy|stepper_driving_reg_1~1_combout ))) # (\corexy|signal_1~2_combout ) ) ) ) # ( \corexy|Equal0~5_combout  & ( !\corexy|Equal1~5_combout  & ( ((\corexy|f~0_combout  & 
// ((\corexy|stepper_driving_reg_1~1_combout ) # (\corexy|signal_1~q )))) # (\corexy|signal_1~2_combout ) ) ) ) # ( !\corexy|Equal0~5_combout  & ( !\corexy|Equal1~5_combout  & ( ((\corexy|f~0_combout  & ((\corexy|stepper_driving_reg_1~1_combout ) # 
// (\corexy|signal_1~q )))) # (\corexy|signal_1~2_combout ) ) ) )

	.dataa(!\corexy|signal_1~q ),
	.datab(!\corexy|f~0_combout ),
	.datac(!\corexy|signal_1~2_combout ),
	.datad(!\corexy|stepper_driving_reg_1~1_combout ),
	.datae(!\corexy|Equal0~5_combout ),
	.dataf(!\corexy|Equal1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|signal_1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|signal_1~3 .extended_lut = "off";
defparam \corexy|signal_1~3 .lut_mask = 64'h1F3F1F3F1F0F1F1F;
defparam \corexy|signal_1~3 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|signal_1 (
	.clk(\clk~input_o ),
	.d(\corexy|signal_1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\start_driving~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|signal_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|signal_1 .is_wysiwyg = "true";
defparam \corexy|signal_1 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \homex~input (
	.i(homex),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\homex~input_o ));
// synopsys translate_off
defparam \homex~input .bus_hold = "false";
defparam \homex~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \home|always1~0 (
// Equation(s):
// \home|always1~0_combout  = (!\xmin~input_o  & \homex~input_o )

	.dataa(!\xmin~input_o ),
	.datab(!\homex~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|always1~0 .extended_lut = "off";
defparam \home|always1~0 .lut_mask = 64'h2222222222222222;
defparam \home|always1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \homey~input (
	.i(homey),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\homey~input_o ));
// synopsys translate_off
defparam \homey~input .bus_hold = "false";
defparam \homey~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \home|always1~1 (
// Equation(s):
// \home|always1~1_combout  = (!\ymin~input_o  & \homey~input_o )

	.dataa(!\ymin~input_o ),
	.datab(!\homey~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|always1~1 .extended_lut = "off";
defparam \home|always1~1 .lut_mask = 64'h2222222222222222;
defparam \home|always1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|f.10~0 (
// Equation(s):
// \home|f.10~0_combout  = ( \home|f.01~q  & ( \home|f.10~q  & ( (!\start_homing~input_o ) # ((!\home|always1~0_combout ) # ((!\home|always1~1_combout ) # (!\home|f.00~q ))) ) ) ) # ( !\home|f.01~q  & ( \home|f.10~q  & ( (!\start_homing~input_o ) # 
// ((!\home|always1~0_combout ) # ((\home|always1~1_combout  & !\home|f.00~q ))) ) ) ) # ( \home|f.01~q  & ( !\home|f.10~q  & ( (\start_homing~input_o  & (!\home|always1~0_combout  & \home|always1~1_combout )) ) ) ) # ( !\home|f.01~q  & ( !\home|f.10~q  & ( 
// (\start_homing~input_o  & (!\home|always1~0_combout  & \home|always1~1_combout )) ) ) )

	.dataa(!\start_homing~input_o ),
	.datab(!\home|always1~0_combout ),
	.datac(!\home|always1~1_combout ),
	.datad(!\home|f.00~q ),
	.datae(!\home|f.01~q ),
	.dataf(!\home|f.10~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|f.10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|f.10~0 .extended_lut = "off";
defparam \home|f.10~0 .lut_mask = 64'h04040404EFEEFFFE;
defparam \home|f.10~0 .shared_arith = "off";
// synopsys translate_on

dffeas \home|f.10 (
	.clk(\clk~input_o ),
	.d(\home|f.10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|f.10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \home|f.10 .is_wysiwyg = "true";
defparam \home|f.10 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|f~9 (
// Equation(s):
// \home|f~9_combout  = (!\home|always1~0_combout  & (\home|f.01~q  & ((!\home|always1~1_combout ) # (\home|f.10~q )))) # (\home|always1~0_combout  & (!\home|always1~1_combout ))

	.dataa(!\home|always1~0_combout ),
	.datab(!\home|always1~1_combout ),
	.datac(!\home|f.01~q ),
	.datad(!\home|f.10~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|f~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|f~9 .extended_lut = "off";
defparam \home|f~9 .lut_mask = 64'h4C4E4C4E4C4E4C4E;
defparam \home|f~9 .shared_arith = "off";
// synopsys translate_on

dffeas \home|f.01 (
	.clk(\clk~input_o ),
	.d(\home|f~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|f.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \home|f.01 .is_wysiwyg = "true";
defparam \home|f.01 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|f~8 (
// Equation(s):
// \home|f~8_combout  = ( \home|f.10~q  & ( (!\home|always1~0_combout  & (((\home|f.00~q )))) # (\home|always1~0_combout  & (!\home|always1~1_combout  & ((!\home|f.01~q ) # (\home|f.00~q )))) ) ) # ( !\home|f.10~q  & ( (!\home|always1~1_combout  & 
// (((\home|always1~0_combout  & !\home|f.01~q )) # (\home|f.00~q ))) # (\home|always1~1_combout  & (!\home|always1~0_combout )) ) )

	.dataa(!\home|always1~0_combout ),
	.datab(!\home|always1~1_combout ),
	.datac(!\home|f.00~q ),
	.datad(!\home|f.01~q ),
	.datae(!\home|f.10~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|f~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|f~8 .extended_lut = "off";
defparam \home|f~8 .lut_mask = 64'h6E2E4E0E6E2E4E0E;
defparam \home|f~8 .shared_arith = "off";
// synopsys translate_on

dffeas \home|f.00 (
	.clk(\clk~input_o ),
	.d(\home|f~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|f.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \home|f.00 .is_wysiwyg = "true";
defparam \home|f.00 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|signal_1~0 (
// Equation(s):
// \home|signal_1~0_combout  = ( \home|f.10~q  & ( (!\home|always1~0_combout  & (\home|always1~1_combout )) # (\home|always1~0_combout  & ((!\home|always1~1_combout  & ((\home|f.01~q ))) # (\home|always1~1_combout  & (!\home|f.00~q )))) ) ) # ( !\home|f.10~q 
//  & ( (\home|always1~0_combout  & ((!\home|always1~1_combout  & ((\home|f.01~q ))) # (\home|always1~1_combout  & (!\home|f.00~q )))) ) )

	.dataa(!\home|always1~0_combout ),
	.datab(!\home|always1~1_combout ),
	.datac(!\home|f.00~q ),
	.datad(!\home|f.01~q ),
	.datae(!\home|f.10~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|signal_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|signal_1~0 .extended_lut = "off";
defparam \home|signal_1~0 .lut_mask = 64'h1054327610543276;
defparam \home|signal_1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add6~5 (
// Equation(s):
// \home|Add6~5_sumout  = SUM(( \home|n1 [0] ) + ( VCC ) + ( !VCC ))
// \home|Add6~6  = CARRY(( \home|n1 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n1 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add6~5_sumout ),
	.cout(\home|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \home|Add6~5 .extended_lut = "off";
defparam \home|Add6~5 .lut_mask = 64'h00000000000000FF;
defparam \home|Add6~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m1[15]~0 (
// Equation(s):
// \home|m1[15]~0_combout  = (!\xmin~input_o  & (!\homex~input_o  & ((!\homey~input_o ) # (\ymin~input_o )))) # (\xmin~input_o  & (((!\homey~input_o ) # (\ymin~input_o ))))

	.dataa(!\xmin~input_o ),
	.datab(!\homex~input_o ),
	.datac(!\ymin~input_o ),
	.datad(!\homey~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m1[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m1[15]~0 .extended_lut = "off";
defparam \home|m1[15]~0 .lut_mask = 64'hDD0DDD0DDD0DDD0D;
defparam \home|m1[15]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|always1~2 (
// Equation(s):
// \home|always1~2_combout  = (!\xmin~input_o  & (\homex~input_o  & (!\ymin~input_o  & \homey~input_o )))

	.dataa(!\xmin~input_o ),
	.datab(!\homex~input_o ),
	.datac(!\ymin~input_o ),
	.datad(!\homey~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|always1~2 .extended_lut = "off";
defparam \home|always1~2 .lut_mask = 64'h0020002000200020;
defparam \home|always1~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add5~65 (
// Equation(s):
// \home|Add5~65_sumout  = SUM(( (\home|f.10~q  & \home|m1 [0]) ) + ( VCC ) + ( !VCC ))
// \home|Add5~66  = CARRY(( (\home|f.10~q  & \home|m1 [0]) ) + ( VCC ) + ( !VCC ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add5~65_sumout ),
	.cout(\home|Add5~66 ),
	.shareout());
// synopsys translate_off
defparam \home|Add5~65 .extended_lut = "off";
defparam \home|Add5~65 .lut_mask = 64'h0000000000000055;
defparam \home|Add5~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add3~65 (
// Equation(s):
// \home|Add3~65_sumout  = SUM(( (\home|f.01~q  & \home|m1 [0]) ) + ( VCC ) + ( !VCC ))
// \home|Add3~66  = CARRY(( (\home|f.01~q  & \home|m1 [0]) ) + ( VCC ) + ( !VCC ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add3~65_sumout ),
	.cout(\home|Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \home|Add3~65 .extended_lut = "off";
defparam \home|Add3~65 .lut_mask = 64'h0000000000000055;
defparam \home|Add3~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add2~65 (
// Equation(s):
// \home|Add2~65_sumout  = SUM(( (!\home|f.00~q  & \home|m1 [0]) ) + ( VCC ) + ( !VCC ))
// \home|Add2~66  = CARRY(( (!\home|f.00~q  & \home|m1 [0]) ) + ( VCC ) + ( !VCC ))

	.dataa(!\home|f.00~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add2~65_sumout ),
	.cout(\home|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \home|Add2~65 .extended_lut = "off";
defparam \home|Add2~65 .lut_mask = 64'h00000000000000AA;
defparam \home|Add2~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal3~0 (
// Equation(s):
// \home|Equal3~0_combout  = (!\home|Equal2~6_combout  & \home|f.01~q )

	.dataa(!\home|Equal2~6_combout ),
	.datab(!\home|f.01~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal3~0 .extended_lut = "off";
defparam \home|Equal3~0 .lut_mask = 64'h2222222222222222;
defparam \home|Equal3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m1[15]~1 (
// Equation(s):
// \home|m1[15]~1_combout  = ( \home|Equal2~7_combout  & ( \home|Equal3~0_combout  & ( (!\xmin~input_o  & \homex~input_o ) ) ) ) # ( !\home|Equal2~7_combout  & ( \home|Equal3~0_combout  & ( (!\xmin~input_o  & (\homex~input_o  & ((!\homey~input_o ) # 
// (\ymin~input_o )))) ) ) ) # ( \home|Equal2~7_combout  & ( !\home|Equal3~0_combout  & ( (!\xmin~input_o  & (\homex~input_o  & (!\ymin~input_o  & \homey~input_o ))) ) ) )

	.dataa(!\xmin~input_o ),
	.datab(!\homex~input_o ),
	.datac(!\ymin~input_o ),
	.datad(!\homey~input_o ),
	.datae(!\home|Equal2~7_combout ),
	.dataf(!\home|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m1[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m1[15]~1 .extended_lut = "off";
defparam \home|m1[15]~1 .lut_mask = 64'h0000002022022222;
defparam \home|m1[15]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal5~0 (
// Equation(s):
// \home|Equal5~0_combout  = (!\home|Equal2~6_combout  & \home|f.10~q )

	.dataa(!\home|Equal2~6_combout ),
	.datab(!\home|f.10~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal5~0 .extended_lut = "off";
defparam \home|Equal5~0 .lut_mask = 64'h2222222222222222;
defparam \home|Equal5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m1[15]~2 (
// Equation(s):
// \home|m1[15]~2_combout  = ( \home|Equal5~0_combout  & ( \home|Equal3~0_combout  & ( (!\xmin~input_o  & (\homex~input_o  & (!\ymin~input_o  & \homey~input_o ))) ) ) ) # ( !\home|Equal5~0_combout  & ( \home|Equal3~0_combout  & ( (!\ymin~input_o  & 
// \homey~input_o ) ) ) ) # ( \home|Equal5~0_combout  & ( !\home|Equal3~0_combout  & ( (!\xmin~input_o  & \homex~input_o ) ) ) ) # ( !\home|Equal5~0_combout  & ( !\home|Equal3~0_combout  & ( (!\xmin~input_o  & (((!\ymin~input_o  & \homey~input_o )) # 
// (\homex~input_o ))) # (\xmin~input_o  & (((!\ymin~input_o  & \homey~input_o )))) ) ) )

	.dataa(!\xmin~input_o ),
	.datab(!\homex~input_o ),
	.datac(!\ymin~input_o ),
	.datad(!\homey~input_o ),
	.datae(!\home|Equal5~0_combout ),
	.dataf(!\home|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m1[15]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m1[15]~2 .extended_lut = "off";
defparam \home|m1[15]~2 .lut_mask = 64'h22F2222200F00020;
defparam \home|m1[15]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m1~20 (
// Equation(s):
// \home|m1~20_combout  = ( \home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \home|Add2~65_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \stepper_speed_1[0]~input_o  ) ) ) # ( \home|m1[15]~1_combout  & ( 
// !\home|m1[15]~2_combout  & ( \home|Add3~65_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( !\home|m1[15]~2_combout  & ( \home|Add5~65_sumout  ) ) )

	.dataa(!\home|Add5~65_sumout ),
	.datab(!\home|Add3~65_sumout ),
	.datac(!\stepper_speed_1[0]~input_o ),
	.datad(!\home|Add2~65_sumout ),
	.datae(!\home|m1[15]~1_combout ),
	.dataf(!\home|m1[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m1~20 .extended_lut = "off";
defparam \home|m1~20 .lut_mask = 64'h555533330F0F00FF;
defparam \home|m1~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m1[15]~4 (
// Equation(s):
// \home|m1[15]~4_combout  = (!\home|always1~0_combout  & !\home|always1~1_combout )

	.dataa(!\home|always1~0_combout ),
	.datab(!\home|always1~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m1[15]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m1[15]~4 .extended_lut = "off";
defparam \home|m1[15]~4 .lut_mask = 64'h8888888888888888;
defparam \home|m1[15]~4 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m1[0] (
	.clk(\clk~input_o ),
	.d(\home|m1~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~4_combout ),
	.sload(gnd),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m1[0] .is_wysiwyg = "true";
defparam \home|m1[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add5~61 (
// Equation(s):
// \home|Add5~61_sumout  = SUM(( (\home|f.10~q  & \home|m1 [1]) ) + ( VCC ) + ( \home|Add5~66  ))
// \home|Add5~62  = CARRY(( (\home|f.10~q  & \home|m1 [1]) ) + ( VCC ) + ( \home|Add5~66  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add5~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add5~61_sumout ),
	.cout(\home|Add5~62 ),
	.shareout());
// synopsys translate_off
defparam \home|Add5~61 .extended_lut = "off";
defparam \home|Add5~61 .lut_mask = 64'h0000000000000055;
defparam \home|Add5~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add3~61 (
// Equation(s):
// \home|Add3~61_sumout  = SUM(( (\home|f.01~q  & \home|m1 [1]) ) + ( VCC ) + ( \home|Add3~66  ))
// \home|Add3~62  = CARRY(( (\home|f.01~q  & \home|m1 [1]) ) + ( VCC ) + ( \home|Add3~66  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add3~61_sumout ),
	.cout(\home|Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \home|Add3~61 .extended_lut = "off";
defparam \home|Add3~61 .lut_mask = 64'h0000000000000055;
defparam \home|Add3~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add2~61 (
// Equation(s):
// \home|Add2~61_sumout  = SUM(( (!\home|f.00~q  & \home|m1 [1]) ) + ( VCC ) + ( \home|Add2~66  ))
// \home|Add2~62  = CARRY(( (!\home|f.00~q  & \home|m1 [1]) ) + ( VCC ) + ( \home|Add2~66  ))

	.dataa(!\home|f.00~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add2~61_sumout ),
	.cout(\home|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \home|Add2~61 .extended_lut = "off";
defparam \home|Add2~61 .lut_mask = 64'h00000000000000AA;
defparam \home|Add2~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m1~19 (
// Equation(s):
// \home|m1~19_combout  = ( \home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \home|Add2~61_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \stepper_speed_1[1]~input_o  ) ) ) # ( \home|m1[15]~1_combout  & ( 
// !\home|m1[15]~2_combout  & ( \home|Add3~61_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( !\home|m1[15]~2_combout  & ( \home|Add5~61_sumout  ) ) )

	.dataa(!\home|Add5~61_sumout ),
	.datab(!\home|Add3~61_sumout ),
	.datac(!\stepper_speed_1[1]~input_o ),
	.datad(!\home|Add2~61_sumout ),
	.datae(!\home|m1[15]~1_combout ),
	.dataf(!\home|m1[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m1~19 .extended_lut = "off";
defparam \home|m1~19 .lut_mask = 64'h555533330F0F00FF;
defparam \home|m1~19 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m1[1] (
	.clk(\clk~input_o ),
	.d(\home|m1~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~4_combout ),
	.sload(gnd),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m1[1] .is_wysiwyg = "true";
defparam \home|m1[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add5~57 (
// Equation(s):
// \home|Add5~57_sumout  = SUM(( (\home|f.10~q  & \home|m1 [2]) ) + ( VCC ) + ( \home|Add5~62  ))
// \home|Add5~58  = CARRY(( (\home|f.10~q  & \home|m1 [2]) ) + ( VCC ) + ( \home|Add5~62  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add5~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add5~57_sumout ),
	.cout(\home|Add5~58 ),
	.shareout());
// synopsys translate_off
defparam \home|Add5~57 .extended_lut = "off";
defparam \home|Add5~57 .lut_mask = 64'h0000000000000055;
defparam \home|Add5~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add3~57 (
// Equation(s):
// \home|Add3~57_sumout  = SUM(( (\home|f.01~q  & \home|m1 [2]) ) + ( VCC ) + ( \home|Add3~62  ))
// \home|Add3~58  = CARRY(( (\home|f.01~q  & \home|m1 [2]) ) + ( VCC ) + ( \home|Add3~62  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add3~57_sumout ),
	.cout(\home|Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \home|Add3~57 .extended_lut = "off";
defparam \home|Add3~57 .lut_mask = 64'h0000000000000055;
defparam \home|Add3~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add2~57 (
// Equation(s):
// \home|Add2~57_sumout  = SUM(( (!\home|f.00~q  & \home|m1 [2]) ) + ( VCC ) + ( \home|Add2~62  ))
// \home|Add2~58  = CARRY(( (!\home|f.00~q  & \home|m1 [2]) ) + ( VCC ) + ( \home|Add2~62  ))

	.dataa(!\home|f.00~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add2~57_sumout ),
	.cout(\home|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \home|Add2~57 .extended_lut = "off";
defparam \home|Add2~57 .lut_mask = 64'h00000000000000AA;
defparam \home|Add2~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m1~18 (
// Equation(s):
// \home|m1~18_combout  = ( \home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \home|Add2~57_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \stepper_speed_1[2]~input_o  ) ) ) # ( \home|m1[15]~1_combout  & ( 
// !\home|m1[15]~2_combout  & ( \home|Add3~57_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( !\home|m1[15]~2_combout  & ( \home|Add5~57_sumout  ) ) )

	.dataa(!\home|Add5~57_sumout ),
	.datab(!\home|Add3~57_sumout ),
	.datac(!\stepper_speed_1[2]~input_o ),
	.datad(!\home|Add2~57_sumout ),
	.datae(!\home|m1[15]~1_combout ),
	.dataf(!\home|m1[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m1~18 .extended_lut = "off";
defparam \home|m1~18 .lut_mask = 64'h555533330F0F00FF;
defparam \home|m1~18 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m1[2] (
	.clk(\clk~input_o ),
	.d(\home|m1~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~4_combout ),
	.sload(gnd),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m1[2] .is_wysiwyg = "true";
defparam \home|m1[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add5~125 (
// Equation(s):
// \home|Add5~125_sumout  = SUM(( (\home|f.10~q  & \home|m1 [3]) ) + ( VCC ) + ( \home|Add5~58  ))
// \home|Add5~126  = CARRY(( (\home|f.10~q  & \home|m1 [3]) ) + ( VCC ) + ( \home|Add5~58  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add5~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add5~125_sumout ),
	.cout(\home|Add5~126 ),
	.shareout());
// synopsys translate_off
defparam \home|Add5~125 .extended_lut = "off";
defparam \home|Add5~125 .lut_mask = 64'h0000000000000055;
defparam \home|Add5~125 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add3~125 (
// Equation(s):
// \home|Add3~125_sumout  = SUM(( (\home|f.01~q  & \home|m1 [3]) ) + ( VCC ) + ( \home|Add3~58  ))
// \home|Add3~126  = CARRY(( (\home|f.01~q  & \home|m1 [3]) ) + ( VCC ) + ( \home|Add3~58  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add3~125_sumout ),
	.cout(\home|Add3~126 ),
	.shareout());
// synopsys translate_off
defparam \home|Add3~125 .extended_lut = "off";
defparam \home|Add3~125 .lut_mask = 64'h0000000000000055;
defparam \home|Add3~125 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add2~125 (
// Equation(s):
// \home|Add2~125_sumout  = SUM(( (!\home|f.00~q  & \home|m1 [3]) ) + ( VCC ) + ( \home|Add2~58  ))
// \home|Add2~126  = CARRY(( (!\home|f.00~q  & \home|m1 [3]) ) + ( VCC ) + ( \home|Add2~58  ))

	.dataa(!\home|f.00~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add2~125_sumout ),
	.cout(\home|Add2~126 ),
	.shareout());
// synopsys translate_off
defparam \home|Add2~125 .extended_lut = "off";
defparam \home|Add2~125 .lut_mask = 64'h00000000000000AA;
defparam \home|Add2~125 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m1~35 (
// Equation(s):
// \home|m1~35_combout  = ( \home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \home|Add2~125_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \stepper_speed_1[3]~input_o  ) ) ) # ( \home|m1[15]~1_combout  & ( 
// !\home|m1[15]~2_combout  & ( \home|Add3~125_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( !\home|m1[15]~2_combout  & ( \home|Add5~125_sumout  ) ) )

	.dataa(!\home|Add5~125_sumout ),
	.datab(!\home|Add3~125_sumout ),
	.datac(!\stepper_speed_1[3]~input_o ),
	.datad(!\home|Add2~125_sumout ),
	.datae(!\home|m1[15]~1_combout ),
	.dataf(!\home|m1[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m1~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m1~35 .extended_lut = "off";
defparam \home|m1~35 .lut_mask = 64'h555533330F0F00FF;
defparam \home|m1~35 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m1[3] (
	.clk(\clk~input_o ),
	.d(\home|m1~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~4_combout ),
	.sload(gnd),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m1[3] .is_wysiwyg = "true";
defparam \home|m1[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add5~121 (
// Equation(s):
// \home|Add5~121_sumout  = SUM(( (\home|f.10~q  & \home|m1 [4]) ) + ( VCC ) + ( \home|Add5~126  ))
// \home|Add5~122  = CARRY(( (\home|f.10~q  & \home|m1 [4]) ) + ( VCC ) + ( \home|Add5~126  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add5~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add5~121_sumout ),
	.cout(\home|Add5~122 ),
	.shareout());
// synopsys translate_off
defparam \home|Add5~121 .extended_lut = "off";
defparam \home|Add5~121 .lut_mask = 64'h0000000000000055;
defparam \home|Add5~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add3~121 (
// Equation(s):
// \home|Add3~121_sumout  = SUM(( (\home|f.01~q  & \home|m1 [4]) ) + ( VCC ) + ( \home|Add3~126  ))
// \home|Add3~122  = CARRY(( (\home|f.01~q  & \home|m1 [4]) ) + ( VCC ) + ( \home|Add3~126  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add3~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add3~121_sumout ),
	.cout(\home|Add3~122 ),
	.shareout());
// synopsys translate_off
defparam \home|Add3~121 .extended_lut = "off";
defparam \home|Add3~121 .lut_mask = 64'h0000000000000055;
defparam \home|Add3~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add2~121 (
// Equation(s):
// \home|Add2~121_sumout  = SUM(( (!\home|f.00~q  & \home|m1 [4]) ) + ( VCC ) + ( \home|Add2~126  ))
// \home|Add2~122  = CARRY(( (!\home|f.00~q  & \home|m1 [4]) ) + ( VCC ) + ( \home|Add2~126  ))

	.dataa(!\home|f.00~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add2~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add2~121_sumout ),
	.cout(\home|Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \home|Add2~121 .extended_lut = "off";
defparam \home|Add2~121 .lut_mask = 64'h00000000000000AA;
defparam \home|Add2~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m1~34 (
// Equation(s):
// \home|m1~34_combout  = ( \home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \home|Add2~121_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \stepper_speed_1[4]~input_o  ) ) ) # ( \home|m1[15]~1_combout  & ( 
// !\home|m1[15]~2_combout  & ( \home|Add3~121_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( !\home|m1[15]~2_combout  & ( \home|Add5~121_sumout  ) ) )

	.dataa(!\home|Add5~121_sumout ),
	.datab(!\home|Add3~121_sumout ),
	.datac(!\stepper_speed_1[4]~input_o ),
	.datad(!\home|Add2~121_sumout ),
	.datae(!\home|m1[15]~1_combout ),
	.dataf(!\home|m1[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m1~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m1~34 .extended_lut = "off";
defparam \home|m1~34 .lut_mask = 64'h555533330F0F00FF;
defparam \home|m1~34 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m1[4] (
	.clk(\clk~input_o ),
	.d(\home|m1~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~4_combout ),
	.sload(gnd),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m1[4] .is_wysiwyg = "true";
defparam \home|m1[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add5~117 (
// Equation(s):
// \home|Add5~117_sumout  = SUM(( (\home|f.10~q  & \home|m1 [5]) ) + ( VCC ) + ( \home|Add5~122  ))
// \home|Add5~118  = CARRY(( (\home|f.10~q  & \home|m1 [5]) ) + ( VCC ) + ( \home|Add5~122  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add5~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add5~117_sumout ),
	.cout(\home|Add5~118 ),
	.shareout());
// synopsys translate_off
defparam \home|Add5~117 .extended_lut = "off";
defparam \home|Add5~117 .lut_mask = 64'h0000000000000055;
defparam \home|Add5~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add3~117 (
// Equation(s):
// \home|Add3~117_sumout  = SUM(( (\home|f.01~q  & \home|m1 [5]) ) + ( VCC ) + ( \home|Add3~122  ))
// \home|Add3~118  = CARRY(( (\home|f.01~q  & \home|m1 [5]) ) + ( VCC ) + ( \home|Add3~122  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add3~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add3~117_sumout ),
	.cout(\home|Add3~118 ),
	.shareout());
// synopsys translate_off
defparam \home|Add3~117 .extended_lut = "off";
defparam \home|Add3~117 .lut_mask = 64'h0000000000000055;
defparam \home|Add3~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add2~117 (
// Equation(s):
// \home|Add2~117_sumout  = SUM(( (!\home|f.00~q  & \home|m1 [5]) ) + ( VCC ) + ( \home|Add2~122  ))
// \home|Add2~118  = CARRY(( (!\home|f.00~q  & \home|m1 [5]) ) + ( VCC ) + ( \home|Add2~122  ))

	.dataa(!\home|f.00~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add2~117_sumout ),
	.cout(\home|Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \home|Add2~117 .extended_lut = "off";
defparam \home|Add2~117 .lut_mask = 64'h00000000000000AA;
defparam \home|Add2~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m1~33 (
// Equation(s):
// \home|m1~33_combout  = ( \home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \home|Add2~117_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \stepper_speed_1[5]~input_o  ) ) ) # ( \home|m1[15]~1_combout  & ( 
// !\home|m1[15]~2_combout  & ( \home|Add3~117_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( !\home|m1[15]~2_combout  & ( \home|Add5~117_sumout  ) ) )

	.dataa(!\home|Add5~117_sumout ),
	.datab(!\home|Add3~117_sumout ),
	.datac(!\stepper_speed_1[5]~input_o ),
	.datad(!\home|Add2~117_sumout ),
	.datae(!\home|m1[15]~1_combout ),
	.dataf(!\home|m1[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m1~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m1~33 .extended_lut = "off";
defparam \home|m1~33 .lut_mask = 64'h555533330F0F00FF;
defparam \home|m1~33 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m1[5] (
	.clk(\clk~input_o ),
	.d(\home|m1~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~4_combout ),
	.sload(gnd),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m1[5] .is_wysiwyg = "true";
defparam \home|m1[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add5~113 (
// Equation(s):
// \home|Add5~113_sumout  = SUM(( (\home|f.10~q  & \home|m1 [6]) ) + ( VCC ) + ( \home|Add5~118  ))
// \home|Add5~114  = CARRY(( (\home|f.10~q  & \home|m1 [6]) ) + ( VCC ) + ( \home|Add5~118  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add5~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add5~113_sumout ),
	.cout(\home|Add5~114 ),
	.shareout());
// synopsys translate_off
defparam \home|Add5~113 .extended_lut = "off";
defparam \home|Add5~113 .lut_mask = 64'h0000000000000055;
defparam \home|Add5~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add3~113 (
// Equation(s):
// \home|Add3~113_sumout  = SUM(( (\home|f.01~q  & \home|m1 [6]) ) + ( VCC ) + ( \home|Add3~118  ))
// \home|Add3~114  = CARRY(( (\home|f.01~q  & \home|m1 [6]) ) + ( VCC ) + ( \home|Add3~118  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add3~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add3~113_sumout ),
	.cout(\home|Add3~114 ),
	.shareout());
// synopsys translate_off
defparam \home|Add3~113 .extended_lut = "off";
defparam \home|Add3~113 .lut_mask = 64'h0000000000000055;
defparam \home|Add3~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add2~113 (
// Equation(s):
// \home|Add2~113_sumout  = SUM(( (!\home|f.00~q  & \home|m1 [6]) ) + ( VCC ) + ( \home|Add2~118  ))
// \home|Add2~114  = CARRY(( (!\home|f.00~q  & \home|m1 [6]) ) + ( VCC ) + ( \home|Add2~118  ))

	.dataa(!\home|f.00~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add2~113_sumout ),
	.cout(\home|Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \home|Add2~113 .extended_lut = "off";
defparam \home|Add2~113 .lut_mask = 64'h00000000000000AA;
defparam \home|Add2~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m1~32 (
// Equation(s):
// \home|m1~32_combout  = ( \home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \home|Add2~113_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \stepper_speed_1[6]~input_o  ) ) ) # ( \home|m1[15]~1_combout  & ( 
// !\home|m1[15]~2_combout  & ( \home|Add3~113_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( !\home|m1[15]~2_combout  & ( \home|Add5~113_sumout  ) ) )

	.dataa(!\home|Add5~113_sumout ),
	.datab(!\home|Add3~113_sumout ),
	.datac(!\stepper_speed_1[6]~input_o ),
	.datad(!\home|Add2~113_sumout ),
	.datae(!\home|m1[15]~1_combout ),
	.dataf(!\home|m1[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m1~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m1~32 .extended_lut = "off";
defparam \home|m1~32 .lut_mask = 64'h555533330F0F00FF;
defparam \home|m1~32 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m1[6] (
	.clk(\clk~input_o ),
	.d(\home|m1~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~4_combout ),
	.sload(gnd),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m1[6] .is_wysiwyg = "true";
defparam \home|m1[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add5~109 (
// Equation(s):
// \home|Add5~109_sumout  = SUM(( (\home|f.10~q  & \home|m1 [7]) ) + ( VCC ) + ( \home|Add5~114  ))
// \home|Add5~110  = CARRY(( (\home|f.10~q  & \home|m1 [7]) ) + ( VCC ) + ( \home|Add5~114  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add5~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add5~109_sumout ),
	.cout(\home|Add5~110 ),
	.shareout());
// synopsys translate_off
defparam \home|Add5~109 .extended_lut = "off";
defparam \home|Add5~109 .lut_mask = 64'h0000000000000055;
defparam \home|Add5~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add3~109 (
// Equation(s):
// \home|Add3~109_sumout  = SUM(( (\home|f.01~q  & \home|m1 [7]) ) + ( VCC ) + ( \home|Add3~114  ))
// \home|Add3~110  = CARRY(( (\home|f.01~q  & \home|m1 [7]) ) + ( VCC ) + ( \home|Add3~114  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add3~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add3~109_sumout ),
	.cout(\home|Add3~110 ),
	.shareout());
// synopsys translate_off
defparam \home|Add3~109 .extended_lut = "off";
defparam \home|Add3~109 .lut_mask = 64'h0000000000000055;
defparam \home|Add3~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add2~109 (
// Equation(s):
// \home|Add2~109_sumout  = SUM(( (!\home|f.00~q  & \home|m1 [7]) ) + ( VCC ) + ( \home|Add2~114  ))
// \home|Add2~110  = CARRY(( (!\home|f.00~q  & \home|m1 [7]) ) + ( VCC ) + ( \home|Add2~114  ))

	.dataa(!\home|f.00~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add2~109_sumout ),
	.cout(\home|Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \home|Add2~109 .extended_lut = "off";
defparam \home|Add2~109 .lut_mask = 64'h00000000000000AA;
defparam \home|Add2~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m1~31 (
// Equation(s):
// \home|m1~31_combout  = ( \home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \home|Add2~109_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \stepper_speed_1[7]~input_o  ) ) ) # ( \home|m1[15]~1_combout  & ( 
// !\home|m1[15]~2_combout  & ( \home|Add3~109_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( !\home|m1[15]~2_combout  & ( \home|Add5~109_sumout  ) ) )

	.dataa(!\home|Add5~109_sumout ),
	.datab(!\home|Add3~109_sumout ),
	.datac(!\stepper_speed_1[7]~input_o ),
	.datad(!\home|Add2~109_sumout ),
	.datae(!\home|m1[15]~1_combout ),
	.dataf(!\home|m1[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m1~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m1~31 .extended_lut = "off";
defparam \home|m1~31 .lut_mask = 64'h555533330F0F00FF;
defparam \home|m1~31 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m1[7] (
	.clk(\clk~input_o ),
	.d(\home|m1~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~4_combout ),
	.sload(gnd),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m1[7] .is_wysiwyg = "true";
defparam \home|m1[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add5~105 (
// Equation(s):
// \home|Add5~105_sumout  = SUM(( (\home|f.10~q  & \home|m1 [8]) ) + ( VCC ) + ( \home|Add5~110  ))
// \home|Add5~106  = CARRY(( (\home|f.10~q  & \home|m1 [8]) ) + ( VCC ) + ( \home|Add5~110  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add5~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add5~105_sumout ),
	.cout(\home|Add5~106 ),
	.shareout());
// synopsys translate_off
defparam \home|Add5~105 .extended_lut = "off";
defparam \home|Add5~105 .lut_mask = 64'h0000000000000055;
defparam \home|Add5~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add3~105 (
// Equation(s):
// \home|Add3~105_sumout  = SUM(( (\home|f.01~q  & \home|m1 [8]) ) + ( VCC ) + ( \home|Add3~110  ))
// \home|Add3~106  = CARRY(( (\home|f.01~q  & \home|m1 [8]) ) + ( VCC ) + ( \home|Add3~110  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add3~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add3~105_sumout ),
	.cout(\home|Add3~106 ),
	.shareout());
// synopsys translate_off
defparam \home|Add3~105 .extended_lut = "off";
defparam \home|Add3~105 .lut_mask = 64'h0000000000000055;
defparam \home|Add3~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add2~105 (
// Equation(s):
// \home|Add2~105_sumout  = SUM(( (!\home|f.00~q  & \home|m1 [8]) ) + ( VCC ) + ( \home|Add2~110  ))
// \home|Add2~106  = CARRY(( (!\home|f.00~q  & \home|m1 [8]) ) + ( VCC ) + ( \home|Add2~110  ))

	.dataa(!\home|f.00~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add2~105_sumout ),
	.cout(\home|Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \home|Add2~105 .extended_lut = "off";
defparam \home|Add2~105 .lut_mask = 64'h00000000000000AA;
defparam \home|Add2~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m1~30 (
// Equation(s):
// \home|m1~30_combout  = ( \home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \home|Add2~105_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \stepper_speed_1[8]~input_o  ) ) ) # ( \home|m1[15]~1_combout  & ( 
// !\home|m1[15]~2_combout  & ( \home|Add3~105_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( !\home|m1[15]~2_combout  & ( \home|Add5~105_sumout  ) ) )

	.dataa(!\home|Add5~105_sumout ),
	.datab(!\home|Add3~105_sumout ),
	.datac(!\stepper_speed_1[8]~input_o ),
	.datad(!\home|Add2~105_sumout ),
	.datae(!\home|m1[15]~1_combout ),
	.dataf(!\home|m1[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m1~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m1~30 .extended_lut = "off";
defparam \home|m1~30 .lut_mask = 64'h555533330F0F00FF;
defparam \home|m1~30 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m1[8] (
	.clk(\clk~input_o ),
	.d(\home|m1~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~4_combout ),
	.sload(gnd),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m1[8] .is_wysiwyg = "true";
defparam \home|m1[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add5~101 (
// Equation(s):
// \home|Add5~101_sumout  = SUM(( (\home|f.10~q  & \home|m1 [9]) ) + ( VCC ) + ( \home|Add5~106  ))
// \home|Add5~102  = CARRY(( (\home|f.10~q  & \home|m1 [9]) ) + ( VCC ) + ( \home|Add5~106  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add5~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add5~101_sumout ),
	.cout(\home|Add5~102 ),
	.shareout());
// synopsys translate_off
defparam \home|Add5~101 .extended_lut = "off";
defparam \home|Add5~101 .lut_mask = 64'h0000000000000055;
defparam \home|Add5~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add3~101 (
// Equation(s):
// \home|Add3~101_sumout  = SUM(( (\home|f.01~q  & \home|m1 [9]) ) + ( VCC ) + ( \home|Add3~106  ))
// \home|Add3~102  = CARRY(( (\home|f.01~q  & \home|m1 [9]) ) + ( VCC ) + ( \home|Add3~106  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add3~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add3~101_sumout ),
	.cout(\home|Add3~102 ),
	.shareout());
// synopsys translate_off
defparam \home|Add3~101 .extended_lut = "off";
defparam \home|Add3~101 .lut_mask = 64'h0000000000000055;
defparam \home|Add3~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add2~101 (
// Equation(s):
// \home|Add2~101_sumout  = SUM(( (!\home|f.00~q  & \home|m1 [9]) ) + ( VCC ) + ( \home|Add2~106  ))
// \home|Add2~102  = CARRY(( (!\home|f.00~q  & \home|m1 [9]) ) + ( VCC ) + ( \home|Add2~106  ))

	.dataa(!\home|f.00~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add2~101_sumout ),
	.cout(\home|Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \home|Add2~101 .extended_lut = "off";
defparam \home|Add2~101 .lut_mask = 64'h00000000000000AA;
defparam \home|Add2~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m1~29 (
// Equation(s):
// \home|m1~29_combout  = ( \home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \home|Add2~101_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \stepper_speed_1[9]~input_o  ) ) ) # ( \home|m1[15]~1_combout  & ( 
// !\home|m1[15]~2_combout  & ( \home|Add3~101_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( !\home|m1[15]~2_combout  & ( \home|Add5~101_sumout  ) ) )

	.dataa(!\home|Add5~101_sumout ),
	.datab(!\home|Add3~101_sumout ),
	.datac(!\stepper_speed_1[9]~input_o ),
	.datad(!\home|Add2~101_sumout ),
	.datae(!\home|m1[15]~1_combout ),
	.dataf(!\home|m1[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m1~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m1~29 .extended_lut = "off";
defparam \home|m1~29 .lut_mask = 64'h555533330F0F00FF;
defparam \home|m1~29 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m1[9] (
	.clk(\clk~input_o ),
	.d(\home|m1~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~4_combout ),
	.sload(gnd),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m1[9] .is_wysiwyg = "true";
defparam \home|m1[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add5~97 (
// Equation(s):
// \home|Add5~97_sumout  = SUM(( (\home|f.10~q  & \home|m1 [10]) ) + ( VCC ) + ( \home|Add5~102  ))
// \home|Add5~98  = CARRY(( (\home|f.10~q  & \home|m1 [10]) ) + ( VCC ) + ( \home|Add5~102  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add5~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add5~97_sumout ),
	.cout(\home|Add5~98 ),
	.shareout());
// synopsys translate_off
defparam \home|Add5~97 .extended_lut = "off";
defparam \home|Add5~97 .lut_mask = 64'h0000000000000055;
defparam \home|Add5~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add3~97 (
// Equation(s):
// \home|Add3~97_sumout  = SUM(( (\home|f.01~q  & \home|m1 [10]) ) + ( VCC ) + ( \home|Add3~102  ))
// \home|Add3~98  = CARRY(( (\home|f.01~q  & \home|m1 [10]) ) + ( VCC ) + ( \home|Add3~102  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add3~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add3~97_sumout ),
	.cout(\home|Add3~98 ),
	.shareout());
// synopsys translate_off
defparam \home|Add3~97 .extended_lut = "off";
defparam \home|Add3~97 .lut_mask = 64'h0000000000000055;
defparam \home|Add3~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add2~97 (
// Equation(s):
// \home|Add2~97_sumout  = SUM(( (!\home|f.00~q  & \home|m1 [10]) ) + ( VCC ) + ( \home|Add2~102  ))
// \home|Add2~98  = CARRY(( (!\home|f.00~q  & \home|m1 [10]) ) + ( VCC ) + ( \home|Add2~102  ))

	.dataa(!\home|f.00~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add2~97_sumout ),
	.cout(\home|Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \home|Add2~97 .extended_lut = "off";
defparam \home|Add2~97 .lut_mask = 64'h00000000000000AA;
defparam \home|Add2~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m1~28 (
// Equation(s):
// \home|m1~28_combout  = ( \home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \home|Add2~97_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \stepper_speed_1[10]~input_o  ) ) ) # ( \home|m1[15]~1_combout  & ( 
// !\home|m1[15]~2_combout  & ( \home|Add3~97_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( !\home|m1[15]~2_combout  & ( \home|Add5~97_sumout  ) ) )

	.dataa(!\home|Add5~97_sumout ),
	.datab(!\home|Add3~97_sumout ),
	.datac(!\stepper_speed_1[10]~input_o ),
	.datad(!\home|Add2~97_sumout ),
	.datae(!\home|m1[15]~1_combout ),
	.dataf(!\home|m1[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m1~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m1~28 .extended_lut = "off";
defparam \home|m1~28 .lut_mask = 64'h555533330F0F00FF;
defparam \home|m1~28 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m1[10] (
	.clk(\clk~input_o ),
	.d(\home|m1~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~4_combout ),
	.sload(gnd),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m1[10] .is_wysiwyg = "true";
defparam \home|m1[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add5~93 (
// Equation(s):
// \home|Add5~93_sumout  = SUM(( (\home|f.10~q  & \home|m1 [11]) ) + ( VCC ) + ( \home|Add5~98  ))
// \home|Add5~94  = CARRY(( (\home|f.10~q  & \home|m1 [11]) ) + ( VCC ) + ( \home|Add5~98  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add5~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add5~93_sumout ),
	.cout(\home|Add5~94 ),
	.shareout());
// synopsys translate_off
defparam \home|Add5~93 .extended_lut = "off";
defparam \home|Add5~93 .lut_mask = 64'h0000000000000055;
defparam \home|Add5~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add3~93 (
// Equation(s):
// \home|Add3~93_sumout  = SUM(( (\home|f.01~q  & \home|m1 [11]) ) + ( VCC ) + ( \home|Add3~98  ))
// \home|Add3~94  = CARRY(( (\home|f.01~q  & \home|m1 [11]) ) + ( VCC ) + ( \home|Add3~98  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add3~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add3~93_sumout ),
	.cout(\home|Add3~94 ),
	.shareout());
// synopsys translate_off
defparam \home|Add3~93 .extended_lut = "off";
defparam \home|Add3~93 .lut_mask = 64'h0000000000000055;
defparam \home|Add3~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add2~93 (
// Equation(s):
// \home|Add2~93_sumout  = SUM(( (!\home|f.00~q  & \home|m1 [11]) ) + ( VCC ) + ( \home|Add2~98  ))
// \home|Add2~94  = CARRY(( (!\home|f.00~q  & \home|m1 [11]) ) + ( VCC ) + ( \home|Add2~98  ))

	.dataa(!\home|f.00~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add2~93_sumout ),
	.cout(\home|Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \home|Add2~93 .extended_lut = "off";
defparam \home|Add2~93 .lut_mask = 64'h00000000000000AA;
defparam \home|Add2~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m1~27 (
// Equation(s):
// \home|m1~27_combout  = ( \home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \home|Add2~93_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \stepper_speed_1[11]~input_o  ) ) ) # ( \home|m1[15]~1_combout  & ( 
// !\home|m1[15]~2_combout  & ( \home|Add3~93_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( !\home|m1[15]~2_combout  & ( \home|Add5~93_sumout  ) ) )

	.dataa(!\home|Add5~93_sumout ),
	.datab(!\home|Add3~93_sumout ),
	.datac(!\stepper_speed_1[11]~input_o ),
	.datad(!\home|Add2~93_sumout ),
	.datae(!\home|m1[15]~1_combout ),
	.dataf(!\home|m1[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m1~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m1~27 .extended_lut = "off";
defparam \home|m1~27 .lut_mask = 64'h555533330F0F00FF;
defparam \home|m1~27 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m1[11] (
	.clk(\clk~input_o ),
	.d(\home|m1~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~4_combout ),
	.sload(gnd),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m1[11] .is_wysiwyg = "true";
defparam \home|m1[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add5~69 (
// Equation(s):
// \home|Add5~69_sumout  = SUM(( (\home|f.10~q  & \home|m1 [12]) ) + ( VCC ) + ( \home|Add5~94  ))
// \home|Add5~70  = CARRY(( (\home|f.10~q  & \home|m1 [12]) ) + ( VCC ) + ( \home|Add5~94  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add5~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add5~69_sumout ),
	.cout(\home|Add5~70 ),
	.shareout());
// synopsys translate_off
defparam \home|Add5~69 .extended_lut = "off";
defparam \home|Add5~69 .lut_mask = 64'h0000000000000055;
defparam \home|Add5~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add3~69 (
// Equation(s):
// \home|Add3~69_sumout  = SUM(( (\home|f.01~q  & \home|m1 [12]) ) + ( VCC ) + ( \home|Add3~94  ))
// \home|Add3~70  = CARRY(( (\home|f.01~q  & \home|m1 [12]) ) + ( VCC ) + ( \home|Add3~94  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add3~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add3~69_sumout ),
	.cout(\home|Add3~70 ),
	.shareout());
// synopsys translate_off
defparam \home|Add3~69 .extended_lut = "off";
defparam \home|Add3~69 .lut_mask = 64'h0000000000000055;
defparam \home|Add3~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add2~69 (
// Equation(s):
// \home|Add2~69_sumout  = SUM(( (!\home|f.00~q  & \home|m1 [12]) ) + ( VCC ) + ( \home|Add2~94  ))
// \home|Add2~70  = CARRY(( (!\home|f.00~q  & \home|m1 [12]) ) + ( VCC ) + ( \home|Add2~94  ))

	.dataa(!\home|f.00~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add2~69_sumout ),
	.cout(\home|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \home|Add2~69 .extended_lut = "off";
defparam \home|Add2~69 .lut_mask = 64'h00000000000000AA;
defparam \home|Add2~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m1~21 (
// Equation(s):
// \home|m1~21_combout  = ( \home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \home|Add2~69_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \stepper_speed_1[12]~input_o  ) ) ) # ( \home|m1[15]~1_combout  & ( 
// !\home|m1[15]~2_combout  & ( \home|Add3~69_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( !\home|m1[15]~2_combout  & ( \home|Add5~69_sumout  ) ) )

	.dataa(!\home|Add5~69_sumout ),
	.datab(!\home|Add3~69_sumout ),
	.datac(!\stepper_speed_1[12]~input_o ),
	.datad(!\home|Add2~69_sumout ),
	.datae(!\home|m1[15]~1_combout ),
	.dataf(!\home|m1[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m1~21 .extended_lut = "off";
defparam \home|m1~21 .lut_mask = 64'h555533330F0F00FF;
defparam \home|m1~21 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m1[12] (
	.clk(\clk~input_o ),
	.d(\home|m1~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~4_combout ),
	.sload(gnd),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m1[12] .is_wysiwyg = "true";
defparam \home|m1[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add5~89 (
// Equation(s):
// \home|Add5~89_sumout  = SUM(( (\home|f.10~q  & \home|m1 [13]) ) + ( VCC ) + ( \home|Add5~70  ))
// \home|Add5~90  = CARRY(( (\home|f.10~q  & \home|m1 [13]) ) + ( VCC ) + ( \home|Add5~70  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add5~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add5~89_sumout ),
	.cout(\home|Add5~90 ),
	.shareout());
// synopsys translate_off
defparam \home|Add5~89 .extended_lut = "off";
defparam \home|Add5~89 .lut_mask = 64'h0000000000000055;
defparam \home|Add5~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add3~89 (
// Equation(s):
// \home|Add3~89_sumout  = SUM(( (\home|f.01~q  & \home|m1 [13]) ) + ( VCC ) + ( \home|Add3~70  ))
// \home|Add3~90  = CARRY(( (\home|f.01~q  & \home|m1 [13]) ) + ( VCC ) + ( \home|Add3~70  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add3~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add3~89_sumout ),
	.cout(\home|Add3~90 ),
	.shareout());
// synopsys translate_off
defparam \home|Add3~89 .extended_lut = "off";
defparam \home|Add3~89 .lut_mask = 64'h0000000000000055;
defparam \home|Add3~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add2~89 (
// Equation(s):
// \home|Add2~89_sumout  = SUM(( (!\home|f.00~q  & \home|m1 [13]) ) + ( VCC ) + ( \home|Add2~70  ))
// \home|Add2~90  = CARRY(( (!\home|f.00~q  & \home|m1 [13]) ) + ( VCC ) + ( \home|Add2~70  ))

	.dataa(!\home|f.00~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add2~89_sumout ),
	.cout(\home|Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \home|Add2~89 .extended_lut = "off";
defparam \home|Add2~89 .lut_mask = 64'h00000000000000AA;
defparam \home|Add2~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m1~26 (
// Equation(s):
// \home|m1~26_combout  = ( \home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \home|Add2~89_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \stepper_speed_1[13]~input_o  ) ) ) # ( \home|m1[15]~1_combout  & ( 
// !\home|m1[15]~2_combout  & ( \home|Add3~89_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( !\home|m1[15]~2_combout  & ( \home|Add5~89_sumout  ) ) )

	.dataa(!\home|Add5~89_sumout ),
	.datab(!\home|Add3~89_sumout ),
	.datac(!\stepper_speed_1[13]~input_o ),
	.datad(!\home|Add2~89_sumout ),
	.datae(!\home|m1[15]~1_combout ),
	.dataf(!\home|m1[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m1~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m1~26 .extended_lut = "off";
defparam \home|m1~26 .lut_mask = 64'h555533330F0F00FF;
defparam \home|m1~26 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m1[13] (
	.clk(\clk~input_o ),
	.d(\home|m1~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~4_combout ),
	.sload(gnd),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m1[13] .is_wysiwyg = "true";
defparam \home|m1[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add5~85 (
// Equation(s):
// \home|Add5~85_sumout  = SUM(( (\home|f.10~q  & \home|m1 [14]) ) + ( VCC ) + ( \home|Add5~90  ))
// \home|Add5~86  = CARRY(( (\home|f.10~q  & \home|m1 [14]) ) + ( VCC ) + ( \home|Add5~90  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add5~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add5~85_sumout ),
	.cout(\home|Add5~86 ),
	.shareout());
// synopsys translate_off
defparam \home|Add5~85 .extended_lut = "off";
defparam \home|Add5~85 .lut_mask = 64'h0000000000000055;
defparam \home|Add5~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add3~85 (
// Equation(s):
// \home|Add3~85_sumout  = SUM(( (\home|f.01~q  & \home|m1 [14]) ) + ( VCC ) + ( \home|Add3~90  ))
// \home|Add3~86  = CARRY(( (\home|f.01~q  & \home|m1 [14]) ) + ( VCC ) + ( \home|Add3~90  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add3~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add3~85_sumout ),
	.cout(\home|Add3~86 ),
	.shareout());
// synopsys translate_off
defparam \home|Add3~85 .extended_lut = "off";
defparam \home|Add3~85 .lut_mask = 64'h0000000000000055;
defparam \home|Add3~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add2~85 (
// Equation(s):
// \home|Add2~85_sumout  = SUM(( (!\home|f.00~q  & \home|m1 [14]) ) + ( VCC ) + ( \home|Add2~90  ))
// \home|Add2~86  = CARRY(( (!\home|f.00~q  & \home|m1 [14]) ) + ( VCC ) + ( \home|Add2~90  ))

	.dataa(!\home|f.00~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add2~85_sumout ),
	.cout(\home|Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \home|Add2~85 .extended_lut = "off";
defparam \home|Add2~85 .lut_mask = 64'h00000000000000AA;
defparam \home|Add2~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m1~25 (
// Equation(s):
// \home|m1~25_combout  = ( \home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \home|Add2~85_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \stepper_speed_1[14]~input_o  ) ) ) # ( \home|m1[15]~1_combout  & ( 
// !\home|m1[15]~2_combout  & ( \home|Add3~85_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( !\home|m1[15]~2_combout  & ( \home|Add5~85_sumout  ) ) )

	.dataa(!\home|Add5~85_sumout ),
	.datab(!\home|Add3~85_sumout ),
	.datac(!\stepper_speed_1[14]~input_o ),
	.datad(!\home|Add2~85_sumout ),
	.datae(!\home|m1[15]~1_combout ),
	.dataf(!\home|m1[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m1~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m1~25 .extended_lut = "off";
defparam \home|m1~25 .lut_mask = 64'h555533330F0F00FF;
defparam \home|m1~25 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m1[14] (
	.clk(\clk~input_o ),
	.d(\home|m1~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~4_combout ),
	.sload(gnd),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m1[14] .is_wysiwyg = "true";
defparam \home|m1[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add5~81 (
// Equation(s):
// \home|Add5~81_sumout  = SUM(( (\home|f.10~q  & \home|m1 [15]) ) + ( VCC ) + ( \home|Add5~86  ))
// \home|Add5~82  = CARRY(( (\home|f.10~q  & \home|m1 [15]) ) + ( VCC ) + ( \home|Add5~86  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add5~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add5~81_sumout ),
	.cout(\home|Add5~82 ),
	.shareout());
// synopsys translate_off
defparam \home|Add5~81 .extended_lut = "off";
defparam \home|Add5~81 .lut_mask = 64'h0000000000000055;
defparam \home|Add5~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add3~81 (
// Equation(s):
// \home|Add3~81_sumout  = SUM(( (\home|f.01~q  & \home|m1 [15]) ) + ( VCC ) + ( \home|Add3~86  ))
// \home|Add3~82  = CARRY(( (\home|f.01~q  & \home|m1 [15]) ) + ( VCC ) + ( \home|Add3~86  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add3~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add3~81_sumout ),
	.cout(\home|Add3~82 ),
	.shareout());
// synopsys translate_off
defparam \home|Add3~81 .extended_lut = "off";
defparam \home|Add3~81 .lut_mask = 64'h0000000000000055;
defparam \home|Add3~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add2~81 (
// Equation(s):
// \home|Add2~81_sumout  = SUM(( (!\home|f.00~q  & \home|m1 [15]) ) + ( VCC ) + ( \home|Add2~86  ))
// \home|Add2~82  = CARRY(( (!\home|f.00~q  & \home|m1 [15]) ) + ( VCC ) + ( \home|Add2~86  ))

	.dataa(!\home|f.00~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add2~81_sumout ),
	.cout(\home|Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \home|Add2~81 .extended_lut = "off";
defparam \home|Add2~81 .lut_mask = 64'h00000000000000AA;
defparam \home|Add2~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m1~24 (
// Equation(s):
// \home|m1~24_combout  = ( \home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \home|Add2~81_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \stepper_speed_1[15]~input_o  ) ) ) # ( \home|m1[15]~1_combout  & ( 
// !\home|m1[15]~2_combout  & ( \home|Add3~81_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( !\home|m1[15]~2_combout  & ( \home|Add5~81_sumout  ) ) )

	.dataa(!\home|Add5~81_sumout ),
	.datab(!\home|Add3~81_sumout ),
	.datac(!\stepper_speed_1[15]~input_o ),
	.datad(!\home|Add2~81_sumout ),
	.datae(!\home|m1[15]~1_combout ),
	.dataf(!\home|m1[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m1~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m1~24 .extended_lut = "off";
defparam \home|m1~24 .lut_mask = 64'h555533330F0F00FF;
defparam \home|m1~24 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m1[15] (
	.clk(\clk~input_o ),
	.d(\home|m1~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~4_combout ),
	.sload(gnd),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m1[15] .is_wysiwyg = "true";
defparam \home|m1[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add5~5 (
// Equation(s):
// \home|Add5~5_sumout  = SUM(( (\home|f.10~q  & \home|m1 [16]) ) + ( VCC ) + ( \home|Add5~82  ))
// \home|Add5~6  = CARRY(( (\home|f.10~q  & \home|m1 [16]) ) + ( VCC ) + ( \home|Add5~82  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add5~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add5~5_sumout ),
	.cout(\home|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \home|Add5~5 .extended_lut = "off";
defparam \home|Add5~5 .lut_mask = 64'h0000000000000055;
defparam \home|Add5~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add3~5 (
// Equation(s):
// \home|Add3~5_sumout  = SUM(( (\home|f.01~q  & \home|m1 [16]) ) + ( VCC ) + ( \home|Add3~82  ))
// \home|Add3~6  = CARRY(( (\home|f.01~q  & \home|m1 [16]) ) + ( VCC ) + ( \home|Add3~82  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add3~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add3~5_sumout ),
	.cout(\home|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \home|Add3~5 .extended_lut = "off";
defparam \home|Add3~5 .lut_mask = 64'h0000000000000055;
defparam \home|Add3~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add2~5 (
// Equation(s):
// \home|Add2~5_sumout  = SUM(( (!\home|f.00~q  & \home|m1 [16]) ) + ( VCC ) + ( \home|Add2~82  ))
// \home|Add2~6  = CARRY(( (!\home|f.00~q  & \home|m1 [16]) ) + ( VCC ) + ( \home|Add2~82  ))

	.dataa(!\home|f.00~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add2~5_sumout ),
	.cout(\home|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \home|Add2~5 .extended_lut = "off";
defparam \home|Add2~5 .lut_mask = 64'h00000000000000AA;
defparam \home|Add2~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m1~5 (
// Equation(s):
// \home|m1~5_combout  = ( \home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \home|Add2~5_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \stepper_speed_1[16]~input_o  ) ) ) # ( \home|m1[15]~1_combout  & ( 
// !\home|m1[15]~2_combout  & ( \home|Add3~5_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( !\home|m1[15]~2_combout  & ( \home|Add5~5_sumout  ) ) )

	.dataa(!\home|Add5~5_sumout ),
	.datab(!\home|Add3~5_sumout ),
	.datac(!\stepper_speed_1[16]~input_o ),
	.datad(!\home|Add2~5_sumout ),
	.datae(!\home|m1[15]~1_combout ),
	.dataf(!\home|m1[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m1~5 .extended_lut = "off";
defparam \home|m1~5 .lut_mask = 64'h555533330F0F00FF;
defparam \home|m1~5 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m1[16] (
	.clk(\clk~input_o ),
	.d(\home|m1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~4_combout ),
	.sload(gnd),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m1[16] .is_wysiwyg = "true";
defparam \home|m1[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add5~1 (
// Equation(s):
// \home|Add5~1_sumout  = SUM(( (\home|f.10~q  & \home|m1 [17]) ) + ( VCC ) + ( \home|Add5~6  ))
// \home|Add5~2  = CARRY(( (\home|f.10~q  & \home|m1 [17]) ) + ( VCC ) + ( \home|Add5~6  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add5~1_sumout ),
	.cout(\home|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \home|Add5~1 .extended_lut = "off";
defparam \home|Add5~1 .lut_mask = 64'h0000000000000055;
defparam \home|Add5~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add3~1 (
// Equation(s):
// \home|Add3~1_sumout  = SUM(( (\home|f.01~q  & \home|m1 [17]) ) + ( VCC ) + ( \home|Add3~6  ))
// \home|Add3~2  = CARRY(( (\home|f.01~q  & \home|m1 [17]) ) + ( VCC ) + ( \home|Add3~6  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add3~1_sumout ),
	.cout(\home|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \home|Add3~1 .extended_lut = "off";
defparam \home|Add3~1 .lut_mask = 64'h0000000000000055;
defparam \home|Add3~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add2~1 (
// Equation(s):
// \home|Add2~1_sumout  = SUM(( (!\home|f.00~q  & \home|m1 [17]) ) + ( VCC ) + ( \home|Add2~6  ))
// \home|Add2~2  = CARRY(( (!\home|f.00~q  & \home|m1 [17]) ) + ( VCC ) + ( \home|Add2~6  ))

	.dataa(!\home|f.00~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add2~1_sumout ),
	.cout(\home|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \home|Add2~1 .extended_lut = "off";
defparam \home|Add2~1 .lut_mask = 64'h00000000000000AA;
defparam \home|Add2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m1~3 (
// Equation(s):
// \home|m1~3_combout  = ( \home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \home|Add2~1_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \stepper_speed_1[17]~input_o  ) ) ) # ( \home|m1[15]~1_combout  & ( 
// !\home|m1[15]~2_combout  & ( \home|Add3~1_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( !\home|m1[15]~2_combout  & ( \home|Add5~1_sumout  ) ) )

	.dataa(!\home|Add5~1_sumout ),
	.datab(!\home|Add3~1_sumout ),
	.datac(!\stepper_speed_1[17]~input_o ),
	.datad(!\home|Add2~1_sumout ),
	.datae(!\home|m1[15]~1_combout ),
	.dataf(!\home|m1[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m1~3 .extended_lut = "off";
defparam \home|m1~3 .lut_mask = 64'h555533330F0F00FF;
defparam \home|m1~3 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m1[17] (
	.clk(\clk~input_o ),
	.d(\home|m1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~4_combout ),
	.sload(gnd),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m1[17] .is_wysiwyg = "true";
defparam \home|m1[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal2~0 (
// Equation(s):
// \home|Equal2~0_combout  = (!\home|m1 [17] & !\home|m1 [16])

	.dataa(!\home|m1 [17]),
	.datab(!\home|m1 [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal2~0 .extended_lut = "off";
defparam \home|Equal2~0 .lut_mask = 64'h8888888888888888;
defparam \home|Equal2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add5~29 (
// Equation(s):
// \home|Add5~29_sumout  = SUM(( (\home|f.10~q  & \home|m1 [18]) ) + ( VCC ) + ( \home|Add5~2  ))
// \home|Add5~30  = CARRY(( (\home|f.10~q  & \home|m1 [18]) ) + ( VCC ) + ( \home|Add5~2  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add5~29_sumout ),
	.cout(\home|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \home|Add5~29 .extended_lut = "off";
defparam \home|Add5~29 .lut_mask = 64'h0000000000000055;
defparam \home|Add5~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add3~29 (
// Equation(s):
// \home|Add3~29_sumout  = SUM(( (\home|f.01~q  & \home|m1 [18]) ) + ( VCC ) + ( \home|Add3~2  ))
// \home|Add3~30  = CARRY(( (\home|f.01~q  & \home|m1 [18]) ) + ( VCC ) + ( \home|Add3~2  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add3~29_sumout ),
	.cout(\home|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \home|Add3~29 .extended_lut = "off";
defparam \home|Add3~29 .lut_mask = 64'h0000000000000055;
defparam \home|Add3~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add2~29 (
// Equation(s):
// \home|Add2~29_sumout  = SUM(( (!\home|f.00~q  & \home|m1 [18]) ) + ( VCC ) + ( \home|Add2~2  ))
// \home|Add2~30  = CARRY(( (!\home|f.00~q  & \home|m1 [18]) ) + ( VCC ) + ( \home|Add2~2  ))

	.dataa(!\home|f.00~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add2~29_sumout ),
	.cout(\home|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \home|Add2~29 .extended_lut = "off";
defparam \home|Add2~29 .lut_mask = 64'h00000000000000AA;
defparam \home|Add2~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m1~11 (
// Equation(s):
// \home|m1~11_combout  = ( \home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \home|Add2~29_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \stepper_speed_1[18]~input_o  ) ) ) # ( \home|m1[15]~1_combout  & ( 
// !\home|m1[15]~2_combout  & ( \home|Add3~29_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( !\home|m1[15]~2_combout  & ( \home|Add5~29_sumout  ) ) )

	.dataa(!\home|Add5~29_sumout ),
	.datab(!\home|Add3~29_sumout ),
	.datac(!\stepper_speed_1[18]~input_o ),
	.datad(!\home|Add2~29_sumout ),
	.datae(!\home|m1[15]~1_combout ),
	.dataf(!\home|m1[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m1~11 .extended_lut = "off";
defparam \home|m1~11 .lut_mask = 64'h555533330F0F00FF;
defparam \home|m1~11 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m1[18] (
	.clk(\clk~input_o ),
	.d(\home|m1~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~4_combout ),
	.sload(gnd),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m1[18] .is_wysiwyg = "true";
defparam \home|m1[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add5~25 (
// Equation(s):
// \home|Add5~25_sumout  = SUM(( (\home|f.10~q  & \home|m1 [19]) ) + ( VCC ) + ( \home|Add5~30  ))
// \home|Add5~26  = CARRY(( (\home|f.10~q  & \home|m1 [19]) ) + ( VCC ) + ( \home|Add5~30  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add5~25_sumout ),
	.cout(\home|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \home|Add5~25 .extended_lut = "off";
defparam \home|Add5~25 .lut_mask = 64'h0000000000000055;
defparam \home|Add5~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add3~25 (
// Equation(s):
// \home|Add3~25_sumout  = SUM(( (\home|f.01~q  & \home|m1 [19]) ) + ( VCC ) + ( \home|Add3~30  ))
// \home|Add3~26  = CARRY(( (\home|f.01~q  & \home|m1 [19]) ) + ( VCC ) + ( \home|Add3~30  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add3~25_sumout ),
	.cout(\home|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \home|Add3~25 .extended_lut = "off";
defparam \home|Add3~25 .lut_mask = 64'h0000000000000055;
defparam \home|Add3~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add2~25 (
// Equation(s):
// \home|Add2~25_sumout  = SUM(( (!\home|f.00~q  & \home|m1 [19]) ) + ( VCC ) + ( \home|Add2~30  ))
// \home|Add2~26  = CARRY(( (!\home|f.00~q  & \home|m1 [19]) ) + ( VCC ) + ( \home|Add2~30  ))

	.dataa(!\home|f.00~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add2~25_sumout ),
	.cout(\home|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \home|Add2~25 .extended_lut = "off";
defparam \home|Add2~25 .lut_mask = 64'h00000000000000AA;
defparam \home|Add2~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m1~10 (
// Equation(s):
// \home|m1~10_combout  = ( \home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \home|Add2~25_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \stepper_speed_1[19]~input_o  ) ) ) # ( \home|m1[15]~1_combout  & ( 
// !\home|m1[15]~2_combout  & ( \home|Add3~25_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( !\home|m1[15]~2_combout  & ( \home|Add5~25_sumout  ) ) )

	.dataa(!\home|Add5~25_sumout ),
	.datab(!\home|Add3~25_sumout ),
	.datac(!\stepper_speed_1[19]~input_o ),
	.datad(!\home|Add2~25_sumout ),
	.datae(!\home|m1[15]~1_combout ),
	.dataf(!\home|m1[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m1~10 .extended_lut = "off";
defparam \home|m1~10 .lut_mask = 64'h555533330F0F00FF;
defparam \home|m1~10 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m1[19] (
	.clk(\clk~input_o ),
	.d(\home|m1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~4_combout ),
	.sload(gnd),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m1[19] .is_wysiwyg = "true";
defparam \home|m1[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add5~21 (
// Equation(s):
// \home|Add5~21_sumout  = SUM(( (\home|f.10~q  & \home|m1 [20]) ) + ( VCC ) + ( \home|Add5~26  ))
// \home|Add5~22  = CARRY(( (\home|f.10~q  & \home|m1 [20]) ) + ( VCC ) + ( \home|Add5~26  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add5~21_sumout ),
	.cout(\home|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \home|Add5~21 .extended_lut = "off";
defparam \home|Add5~21 .lut_mask = 64'h0000000000000055;
defparam \home|Add5~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add3~21 (
// Equation(s):
// \home|Add3~21_sumout  = SUM(( (\home|f.01~q  & \home|m1 [20]) ) + ( VCC ) + ( \home|Add3~26  ))
// \home|Add3~22  = CARRY(( (\home|f.01~q  & \home|m1 [20]) ) + ( VCC ) + ( \home|Add3~26  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add3~21_sumout ),
	.cout(\home|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \home|Add3~21 .extended_lut = "off";
defparam \home|Add3~21 .lut_mask = 64'h0000000000000055;
defparam \home|Add3~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add2~21 (
// Equation(s):
// \home|Add2~21_sumout  = SUM(( (!\home|f.00~q  & \home|m1 [20]) ) + ( VCC ) + ( \home|Add2~26  ))
// \home|Add2~22  = CARRY(( (!\home|f.00~q  & \home|m1 [20]) ) + ( VCC ) + ( \home|Add2~26  ))

	.dataa(!\home|f.00~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add2~21_sumout ),
	.cout(\home|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \home|Add2~21 .extended_lut = "off";
defparam \home|Add2~21 .lut_mask = 64'h00000000000000AA;
defparam \home|Add2~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m1~9 (
// Equation(s):
// \home|m1~9_combout  = ( \home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \home|Add2~21_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \stepper_speed_1[20]~input_o  ) ) ) # ( \home|m1[15]~1_combout  & ( 
// !\home|m1[15]~2_combout  & ( \home|Add3~21_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( !\home|m1[15]~2_combout  & ( \home|Add5~21_sumout  ) ) )

	.dataa(!\home|Add5~21_sumout ),
	.datab(!\home|Add3~21_sumout ),
	.datac(!\stepper_speed_1[20]~input_o ),
	.datad(!\home|Add2~21_sumout ),
	.datae(!\home|m1[15]~1_combout ),
	.dataf(!\home|m1[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m1~9 .extended_lut = "off";
defparam \home|m1~9 .lut_mask = 64'h555533330F0F00FF;
defparam \home|m1~9 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m1[20] (
	.clk(\clk~input_o ),
	.d(\home|m1~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~4_combout ),
	.sload(gnd),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m1[20] .is_wysiwyg = "true";
defparam \home|m1[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add5~17 (
// Equation(s):
// \home|Add5~17_sumout  = SUM(( (\home|f.10~q  & \home|m1 [21]) ) + ( VCC ) + ( \home|Add5~22  ))
// \home|Add5~18  = CARRY(( (\home|f.10~q  & \home|m1 [21]) ) + ( VCC ) + ( \home|Add5~22  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add5~17_sumout ),
	.cout(\home|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \home|Add5~17 .extended_lut = "off";
defparam \home|Add5~17 .lut_mask = 64'h0000000000000055;
defparam \home|Add5~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add3~17 (
// Equation(s):
// \home|Add3~17_sumout  = SUM(( (\home|f.01~q  & \home|m1 [21]) ) + ( VCC ) + ( \home|Add3~22  ))
// \home|Add3~18  = CARRY(( (\home|f.01~q  & \home|m1 [21]) ) + ( VCC ) + ( \home|Add3~22  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add3~17_sumout ),
	.cout(\home|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \home|Add3~17 .extended_lut = "off";
defparam \home|Add3~17 .lut_mask = 64'h0000000000000055;
defparam \home|Add3~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add2~17 (
// Equation(s):
// \home|Add2~17_sumout  = SUM(( (!\home|f.00~q  & \home|m1 [21]) ) + ( VCC ) + ( \home|Add2~22  ))
// \home|Add2~18  = CARRY(( (!\home|f.00~q  & \home|m1 [21]) ) + ( VCC ) + ( \home|Add2~22  ))

	.dataa(!\home|f.00~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add2~17_sumout ),
	.cout(\home|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \home|Add2~17 .extended_lut = "off";
defparam \home|Add2~17 .lut_mask = 64'h00000000000000AA;
defparam \home|Add2~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m1~8 (
// Equation(s):
// \home|m1~8_combout  = ( \home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \home|Add2~17_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \stepper_speed_1[21]~input_o  ) ) ) # ( \home|m1[15]~1_combout  & ( 
// !\home|m1[15]~2_combout  & ( \home|Add3~17_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( !\home|m1[15]~2_combout  & ( \home|Add5~17_sumout  ) ) )

	.dataa(!\home|Add5~17_sumout ),
	.datab(!\home|Add3~17_sumout ),
	.datac(!\stepper_speed_1[21]~input_o ),
	.datad(!\home|Add2~17_sumout ),
	.datae(!\home|m1[15]~1_combout ),
	.dataf(!\home|m1[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m1~8 .extended_lut = "off";
defparam \home|m1~8 .lut_mask = 64'h555533330F0F00FF;
defparam \home|m1~8 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m1[21] (
	.clk(\clk~input_o ),
	.d(\home|m1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~4_combout ),
	.sload(gnd),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m1[21] .is_wysiwyg = "true";
defparam \home|m1[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add5~13 (
// Equation(s):
// \home|Add5~13_sumout  = SUM(( (\home|f.10~q  & \home|m1 [22]) ) + ( VCC ) + ( \home|Add5~18  ))
// \home|Add5~14  = CARRY(( (\home|f.10~q  & \home|m1 [22]) ) + ( VCC ) + ( \home|Add5~18  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add5~13_sumout ),
	.cout(\home|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \home|Add5~13 .extended_lut = "off";
defparam \home|Add5~13 .lut_mask = 64'h0000000000000055;
defparam \home|Add5~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add3~13 (
// Equation(s):
// \home|Add3~13_sumout  = SUM(( (\home|f.01~q  & \home|m1 [22]) ) + ( VCC ) + ( \home|Add3~18  ))
// \home|Add3~14  = CARRY(( (\home|f.01~q  & \home|m1 [22]) ) + ( VCC ) + ( \home|Add3~18  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add3~13_sumout ),
	.cout(\home|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \home|Add3~13 .extended_lut = "off";
defparam \home|Add3~13 .lut_mask = 64'h0000000000000055;
defparam \home|Add3~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add2~13 (
// Equation(s):
// \home|Add2~13_sumout  = SUM(( (!\home|f.00~q  & \home|m1 [22]) ) + ( VCC ) + ( \home|Add2~18  ))
// \home|Add2~14  = CARRY(( (!\home|f.00~q  & \home|m1 [22]) ) + ( VCC ) + ( \home|Add2~18  ))

	.dataa(!\home|f.00~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add2~13_sumout ),
	.cout(\home|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \home|Add2~13 .extended_lut = "off";
defparam \home|Add2~13 .lut_mask = 64'h00000000000000AA;
defparam \home|Add2~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m1~7 (
// Equation(s):
// \home|m1~7_combout  = ( \home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \home|Add2~13_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \stepper_speed_1[22]~input_o  ) ) ) # ( \home|m1[15]~1_combout  & ( 
// !\home|m1[15]~2_combout  & ( \home|Add3~13_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( !\home|m1[15]~2_combout  & ( \home|Add5~13_sumout  ) ) )

	.dataa(!\home|Add5~13_sumout ),
	.datab(!\home|Add3~13_sumout ),
	.datac(!\stepper_speed_1[22]~input_o ),
	.datad(!\home|Add2~13_sumout ),
	.datae(!\home|m1[15]~1_combout ),
	.dataf(!\home|m1[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m1~7 .extended_lut = "off";
defparam \home|m1~7 .lut_mask = 64'h555533330F0F00FF;
defparam \home|m1~7 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m1[22] (
	.clk(\clk~input_o ),
	.d(\home|m1~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~4_combout ),
	.sload(gnd),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m1[22] .is_wysiwyg = "true";
defparam \home|m1[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add5~9 (
// Equation(s):
// \home|Add5~9_sumout  = SUM(( (\home|f.10~q  & \home|m1 [23]) ) + ( VCC ) + ( \home|Add5~14  ))
// \home|Add5~10  = CARRY(( (\home|f.10~q  & \home|m1 [23]) ) + ( VCC ) + ( \home|Add5~14  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add5~9_sumout ),
	.cout(\home|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \home|Add5~9 .extended_lut = "off";
defparam \home|Add5~9 .lut_mask = 64'h0000000000000055;
defparam \home|Add5~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add3~9 (
// Equation(s):
// \home|Add3~9_sumout  = SUM(( (\home|f.01~q  & \home|m1 [23]) ) + ( VCC ) + ( \home|Add3~14  ))
// \home|Add3~10  = CARRY(( (\home|f.01~q  & \home|m1 [23]) ) + ( VCC ) + ( \home|Add3~14  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add3~9_sumout ),
	.cout(\home|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \home|Add3~9 .extended_lut = "off";
defparam \home|Add3~9 .lut_mask = 64'h0000000000000055;
defparam \home|Add3~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add2~9 (
// Equation(s):
// \home|Add2~9_sumout  = SUM(( (!\home|f.00~q  & \home|m1 [23]) ) + ( VCC ) + ( \home|Add2~14  ))
// \home|Add2~10  = CARRY(( (!\home|f.00~q  & \home|m1 [23]) ) + ( VCC ) + ( \home|Add2~14  ))

	.dataa(!\home|f.00~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add2~9_sumout ),
	.cout(\home|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \home|Add2~9 .extended_lut = "off";
defparam \home|Add2~9 .lut_mask = 64'h00000000000000AA;
defparam \home|Add2~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m1~6 (
// Equation(s):
// \home|m1~6_combout  = ( \home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \home|Add2~9_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \stepper_speed_1[23]~input_o  ) ) ) # ( \home|m1[15]~1_combout  & ( 
// !\home|m1[15]~2_combout  & ( \home|Add3~9_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( !\home|m1[15]~2_combout  & ( \home|Add5~9_sumout  ) ) )

	.dataa(!\home|Add5~9_sumout ),
	.datab(!\home|Add3~9_sumout ),
	.datac(!\stepper_speed_1[23]~input_o ),
	.datad(!\home|Add2~9_sumout ),
	.datae(!\home|m1[15]~1_combout ),
	.dataf(!\home|m1[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m1~6 .extended_lut = "off";
defparam \home|m1~6 .lut_mask = 64'h555533330F0F00FF;
defparam \home|m1~6 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m1[23] (
	.clk(\clk~input_o ),
	.d(\home|m1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~4_combout ),
	.sload(gnd),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m1[23] .is_wysiwyg = "true";
defparam \home|m1[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal2~1 (
// Equation(s):
// \home|Equal2~1_combout  = ( !\home|m1 [19] & ( !\home|m1 [18] & ( (!\home|m1 [23] & (!\home|m1 [22] & (!\home|m1 [21] & !\home|m1 [20]))) ) ) )

	.dataa(!\home|m1 [23]),
	.datab(!\home|m1 [22]),
	.datac(!\home|m1 [21]),
	.datad(!\home|m1 [20]),
	.datae(!\home|m1 [19]),
	.dataf(!\home|m1 [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal2~1 .extended_lut = "off";
defparam \home|Equal2~1 .lut_mask = 64'h8000000000000000;
defparam \home|Equal2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add5~53 (
// Equation(s):
// \home|Add5~53_sumout  = SUM(( (\home|f.10~q  & \home|m1 [24]) ) + ( VCC ) + ( \home|Add5~10  ))
// \home|Add5~54  = CARRY(( (\home|f.10~q  & \home|m1 [24]) ) + ( VCC ) + ( \home|Add5~10  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add5~53_sumout ),
	.cout(\home|Add5~54 ),
	.shareout());
// synopsys translate_off
defparam \home|Add5~53 .extended_lut = "off";
defparam \home|Add5~53 .lut_mask = 64'h0000000000000055;
defparam \home|Add5~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add3~53 (
// Equation(s):
// \home|Add3~53_sumout  = SUM(( (\home|f.01~q  & \home|m1 [24]) ) + ( VCC ) + ( \home|Add3~10  ))
// \home|Add3~54  = CARRY(( (\home|f.01~q  & \home|m1 [24]) ) + ( VCC ) + ( \home|Add3~10  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add3~53_sumout ),
	.cout(\home|Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \home|Add3~53 .extended_lut = "off";
defparam \home|Add3~53 .lut_mask = 64'h0000000000000055;
defparam \home|Add3~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add2~53 (
// Equation(s):
// \home|Add2~53_sumout  = SUM(( (!\home|f.00~q  & \home|m1 [24]) ) + ( VCC ) + ( \home|Add2~10  ))
// \home|Add2~54  = CARRY(( (!\home|f.00~q  & \home|m1 [24]) ) + ( VCC ) + ( \home|Add2~10  ))

	.dataa(!\home|f.00~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add2~53_sumout ),
	.cout(\home|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \home|Add2~53 .extended_lut = "off";
defparam \home|Add2~53 .lut_mask = 64'h00000000000000AA;
defparam \home|Add2~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m1~17 (
// Equation(s):
// \home|m1~17_combout  = ( \home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \home|Add2~53_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \stepper_speed_1[24]~input_o  ) ) ) # ( \home|m1[15]~1_combout  & ( 
// !\home|m1[15]~2_combout  & ( \home|Add3~53_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( !\home|m1[15]~2_combout  & ( \home|Add5~53_sumout  ) ) )

	.dataa(!\home|Add5~53_sumout ),
	.datab(!\home|Add3~53_sumout ),
	.datac(!\stepper_speed_1[24]~input_o ),
	.datad(!\home|Add2~53_sumout ),
	.datae(!\home|m1[15]~1_combout ),
	.dataf(!\home|m1[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m1~17 .extended_lut = "off";
defparam \home|m1~17 .lut_mask = 64'h555533330F0F00FF;
defparam \home|m1~17 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m1[24] (
	.clk(\clk~input_o ),
	.d(\home|m1~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~4_combout ),
	.sload(gnd),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m1[24] .is_wysiwyg = "true";
defparam \home|m1[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add5~49 (
// Equation(s):
// \home|Add5~49_sumout  = SUM(( (\home|f.10~q  & \home|m1 [25]) ) + ( VCC ) + ( \home|Add5~54  ))
// \home|Add5~50  = CARRY(( (\home|f.10~q  & \home|m1 [25]) ) + ( VCC ) + ( \home|Add5~54  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add5~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add5~49_sumout ),
	.cout(\home|Add5~50 ),
	.shareout());
// synopsys translate_off
defparam \home|Add5~49 .extended_lut = "off";
defparam \home|Add5~49 .lut_mask = 64'h0000000000000055;
defparam \home|Add5~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add3~49 (
// Equation(s):
// \home|Add3~49_sumout  = SUM(( (\home|f.01~q  & \home|m1 [25]) ) + ( VCC ) + ( \home|Add3~54  ))
// \home|Add3~50  = CARRY(( (\home|f.01~q  & \home|m1 [25]) ) + ( VCC ) + ( \home|Add3~54  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add3~49_sumout ),
	.cout(\home|Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \home|Add3~49 .extended_lut = "off";
defparam \home|Add3~49 .lut_mask = 64'h0000000000000055;
defparam \home|Add3~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add2~49 (
// Equation(s):
// \home|Add2~49_sumout  = SUM(( (!\home|f.00~q  & \home|m1 [25]) ) + ( VCC ) + ( \home|Add2~54  ))
// \home|Add2~50  = CARRY(( (!\home|f.00~q  & \home|m1 [25]) ) + ( VCC ) + ( \home|Add2~54  ))

	.dataa(!\home|f.00~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add2~49_sumout ),
	.cout(\home|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \home|Add2~49 .extended_lut = "off";
defparam \home|Add2~49 .lut_mask = 64'h00000000000000AA;
defparam \home|Add2~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m1~16 (
// Equation(s):
// \home|m1~16_combout  = ( \home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \home|Add2~49_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \stepper_speed_1[25]~input_o  ) ) ) # ( \home|m1[15]~1_combout  & ( 
// !\home|m1[15]~2_combout  & ( \home|Add3~49_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( !\home|m1[15]~2_combout  & ( \home|Add5~49_sumout  ) ) )

	.dataa(!\home|Add5~49_sumout ),
	.datab(!\home|Add3~49_sumout ),
	.datac(!\stepper_speed_1[25]~input_o ),
	.datad(!\home|Add2~49_sumout ),
	.datae(!\home|m1[15]~1_combout ),
	.dataf(!\home|m1[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m1~16 .extended_lut = "off";
defparam \home|m1~16 .lut_mask = 64'h555533330F0F00FF;
defparam \home|m1~16 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m1[25] (
	.clk(\clk~input_o ),
	.d(\home|m1~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~4_combout ),
	.sload(gnd),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m1[25] .is_wysiwyg = "true";
defparam \home|m1[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add5~45 (
// Equation(s):
// \home|Add5~45_sumout  = SUM(( (\home|f.10~q  & \home|m1 [26]) ) + ( VCC ) + ( \home|Add5~50  ))
// \home|Add5~46  = CARRY(( (\home|f.10~q  & \home|m1 [26]) ) + ( VCC ) + ( \home|Add5~50  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add5~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add5~45_sumout ),
	.cout(\home|Add5~46 ),
	.shareout());
// synopsys translate_off
defparam \home|Add5~45 .extended_lut = "off";
defparam \home|Add5~45 .lut_mask = 64'h0000000000000055;
defparam \home|Add5~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add3~45 (
// Equation(s):
// \home|Add3~45_sumout  = SUM(( (\home|f.01~q  & \home|m1 [26]) ) + ( VCC ) + ( \home|Add3~50  ))
// \home|Add3~46  = CARRY(( (\home|f.01~q  & \home|m1 [26]) ) + ( VCC ) + ( \home|Add3~50  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add3~45_sumout ),
	.cout(\home|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \home|Add3~45 .extended_lut = "off";
defparam \home|Add3~45 .lut_mask = 64'h0000000000000055;
defparam \home|Add3~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add2~45 (
// Equation(s):
// \home|Add2~45_sumout  = SUM(( (!\home|f.00~q  & \home|m1 [26]) ) + ( VCC ) + ( \home|Add2~50  ))
// \home|Add2~46  = CARRY(( (!\home|f.00~q  & \home|m1 [26]) ) + ( VCC ) + ( \home|Add2~50  ))

	.dataa(!\home|f.00~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add2~45_sumout ),
	.cout(\home|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \home|Add2~45 .extended_lut = "off";
defparam \home|Add2~45 .lut_mask = 64'h00000000000000AA;
defparam \home|Add2~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m1~15 (
// Equation(s):
// \home|m1~15_combout  = ( \home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \home|Add2~45_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \stepper_speed_1[26]~input_o  ) ) ) # ( \home|m1[15]~1_combout  & ( 
// !\home|m1[15]~2_combout  & ( \home|Add3~45_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( !\home|m1[15]~2_combout  & ( \home|Add5~45_sumout  ) ) )

	.dataa(!\home|Add5~45_sumout ),
	.datab(!\home|Add3~45_sumout ),
	.datac(!\stepper_speed_1[26]~input_o ),
	.datad(!\home|Add2~45_sumout ),
	.datae(!\home|m1[15]~1_combout ),
	.dataf(!\home|m1[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m1~15 .extended_lut = "off";
defparam \home|m1~15 .lut_mask = 64'h555533330F0F00FF;
defparam \home|m1~15 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m1[26] (
	.clk(\clk~input_o ),
	.d(\home|m1~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~4_combout ),
	.sload(gnd),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m1[26] .is_wysiwyg = "true";
defparam \home|m1[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add5~41 (
// Equation(s):
// \home|Add5~41_sumout  = SUM(( (\home|f.10~q  & \home|m1 [27]) ) + ( VCC ) + ( \home|Add5~46  ))
// \home|Add5~42  = CARRY(( (\home|f.10~q  & \home|m1 [27]) ) + ( VCC ) + ( \home|Add5~46  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add5~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add5~41_sumout ),
	.cout(\home|Add5~42 ),
	.shareout());
// synopsys translate_off
defparam \home|Add5~41 .extended_lut = "off";
defparam \home|Add5~41 .lut_mask = 64'h0000000000000055;
defparam \home|Add5~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add3~41 (
// Equation(s):
// \home|Add3~41_sumout  = SUM(( (\home|f.01~q  & \home|m1 [27]) ) + ( VCC ) + ( \home|Add3~46  ))
// \home|Add3~42  = CARRY(( (\home|f.01~q  & \home|m1 [27]) ) + ( VCC ) + ( \home|Add3~46  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add3~41_sumout ),
	.cout(\home|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \home|Add3~41 .extended_lut = "off";
defparam \home|Add3~41 .lut_mask = 64'h0000000000000055;
defparam \home|Add3~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add2~41 (
// Equation(s):
// \home|Add2~41_sumout  = SUM(( (!\home|f.00~q  & \home|m1 [27]) ) + ( VCC ) + ( \home|Add2~46  ))
// \home|Add2~42  = CARRY(( (!\home|f.00~q  & \home|m1 [27]) ) + ( VCC ) + ( \home|Add2~46  ))

	.dataa(!\home|f.00~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add2~41_sumout ),
	.cout(\home|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \home|Add2~41 .extended_lut = "off";
defparam \home|Add2~41 .lut_mask = 64'h00000000000000AA;
defparam \home|Add2~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m1~14 (
// Equation(s):
// \home|m1~14_combout  = ( \home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \home|Add2~41_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \stepper_speed_1[27]~input_o  ) ) ) # ( \home|m1[15]~1_combout  & ( 
// !\home|m1[15]~2_combout  & ( \home|Add3~41_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( !\home|m1[15]~2_combout  & ( \home|Add5~41_sumout  ) ) )

	.dataa(!\home|Add5~41_sumout ),
	.datab(!\home|Add3~41_sumout ),
	.datac(!\stepper_speed_1[27]~input_o ),
	.datad(!\home|Add2~41_sumout ),
	.datae(!\home|m1[15]~1_combout ),
	.dataf(!\home|m1[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m1~14 .extended_lut = "off";
defparam \home|m1~14 .lut_mask = 64'h555533330F0F00FF;
defparam \home|m1~14 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m1[27] (
	.clk(\clk~input_o ),
	.d(\home|m1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~4_combout ),
	.sload(gnd),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m1[27] .is_wysiwyg = "true";
defparam \home|m1[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add5~37 (
// Equation(s):
// \home|Add5~37_sumout  = SUM(( (\home|f.10~q  & \home|m1 [28]) ) + ( VCC ) + ( \home|Add5~42  ))
// \home|Add5~38  = CARRY(( (\home|f.10~q  & \home|m1 [28]) ) + ( VCC ) + ( \home|Add5~42  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add5~37_sumout ),
	.cout(\home|Add5~38 ),
	.shareout());
// synopsys translate_off
defparam \home|Add5~37 .extended_lut = "off";
defparam \home|Add5~37 .lut_mask = 64'h0000000000000055;
defparam \home|Add5~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add3~37 (
// Equation(s):
// \home|Add3~37_sumout  = SUM(( (\home|f.01~q  & \home|m1 [28]) ) + ( VCC ) + ( \home|Add3~42  ))
// \home|Add3~38  = CARRY(( (\home|f.01~q  & \home|m1 [28]) ) + ( VCC ) + ( \home|Add3~42  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add3~37_sumout ),
	.cout(\home|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \home|Add3~37 .extended_lut = "off";
defparam \home|Add3~37 .lut_mask = 64'h0000000000000055;
defparam \home|Add3~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add2~37 (
// Equation(s):
// \home|Add2~37_sumout  = SUM(( (!\home|f.00~q  & \home|m1 [28]) ) + ( VCC ) + ( \home|Add2~42  ))
// \home|Add2~38  = CARRY(( (!\home|f.00~q  & \home|m1 [28]) ) + ( VCC ) + ( \home|Add2~42  ))

	.dataa(!\home|f.00~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add2~37_sumout ),
	.cout(\home|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \home|Add2~37 .extended_lut = "off";
defparam \home|Add2~37 .lut_mask = 64'h00000000000000AA;
defparam \home|Add2~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m1~13 (
// Equation(s):
// \home|m1~13_combout  = ( \home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \home|Add2~37_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \stepper_speed_1[28]~input_o  ) ) ) # ( \home|m1[15]~1_combout  & ( 
// !\home|m1[15]~2_combout  & ( \home|Add3~37_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( !\home|m1[15]~2_combout  & ( \home|Add5~37_sumout  ) ) )

	.dataa(!\home|Add5~37_sumout ),
	.datab(!\home|Add3~37_sumout ),
	.datac(!\stepper_speed_1[28]~input_o ),
	.datad(!\home|Add2~37_sumout ),
	.datae(!\home|m1[15]~1_combout ),
	.dataf(!\home|m1[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m1~13 .extended_lut = "off";
defparam \home|m1~13 .lut_mask = 64'h555533330F0F00FF;
defparam \home|m1~13 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m1[28] (
	.clk(\clk~input_o ),
	.d(\home|m1~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~4_combout ),
	.sload(gnd),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m1[28] .is_wysiwyg = "true";
defparam \home|m1[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add5~33 (
// Equation(s):
// \home|Add5~33_sumout  = SUM(( (\home|f.10~q  & \home|m1 [29]) ) + ( VCC ) + ( \home|Add5~38  ))
// \home|Add5~34  = CARRY(( (\home|f.10~q  & \home|m1 [29]) ) + ( VCC ) + ( \home|Add5~38  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add5~33_sumout ),
	.cout(\home|Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \home|Add5~33 .extended_lut = "off";
defparam \home|Add5~33 .lut_mask = 64'h0000000000000055;
defparam \home|Add5~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add3~33 (
// Equation(s):
// \home|Add3~33_sumout  = SUM(( (\home|f.01~q  & \home|m1 [29]) ) + ( VCC ) + ( \home|Add3~38  ))
// \home|Add3~34  = CARRY(( (\home|f.01~q  & \home|m1 [29]) ) + ( VCC ) + ( \home|Add3~38  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add3~33_sumout ),
	.cout(\home|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \home|Add3~33 .extended_lut = "off";
defparam \home|Add3~33 .lut_mask = 64'h0000000000000055;
defparam \home|Add3~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add2~33 (
// Equation(s):
// \home|Add2~33_sumout  = SUM(( (!\home|f.00~q  & \home|m1 [29]) ) + ( VCC ) + ( \home|Add2~38  ))
// \home|Add2~34  = CARRY(( (!\home|f.00~q  & \home|m1 [29]) ) + ( VCC ) + ( \home|Add2~38  ))

	.dataa(!\home|f.00~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add2~33_sumout ),
	.cout(\home|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \home|Add2~33 .extended_lut = "off";
defparam \home|Add2~33 .lut_mask = 64'h00000000000000AA;
defparam \home|Add2~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m1~12 (
// Equation(s):
// \home|m1~12_combout  = ( \home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \home|Add2~33_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \stepper_speed_1[29]~input_o  ) ) ) # ( \home|m1[15]~1_combout  & ( 
// !\home|m1[15]~2_combout  & ( \home|Add3~33_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( !\home|m1[15]~2_combout  & ( \home|Add5~33_sumout  ) ) )

	.dataa(!\home|Add5~33_sumout ),
	.datab(!\home|Add3~33_sumout ),
	.datac(!\stepper_speed_1[29]~input_o ),
	.datad(!\home|Add2~33_sumout ),
	.datae(!\home|m1[15]~1_combout ),
	.dataf(!\home|m1[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m1~12 .extended_lut = "off";
defparam \home|m1~12 .lut_mask = 64'h555533330F0F00FF;
defparam \home|m1~12 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m1[29] (
	.clk(\clk~input_o ),
	.d(\home|m1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~4_combout ),
	.sload(gnd),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m1[29] .is_wysiwyg = "true";
defparam \home|m1[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal2~2 (
// Equation(s):
// \home|Equal2~2_combout  = ( !\home|m1 [25] & ( !\home|m1 [24] & ( (!\home|m1 [29] & (!\home|m1 [28] & (!\home|m1 [27] & !\home|m1 [26]))) ) ) )

	.dataa(!\home|m1 [29]),
	.datab(!\home|m1 [28]),
	.datac(!\home|m1 [27]),
	.datad(!\home|m1 [26]),
	.datae(!\home|m1 [25]),
	.dataf(!\home|m1 [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal2~2 .extended_lut = "off";
defparam \home|Equal2~2 .lut_mask = 64'h8000000000000000;
defparam \home|Equal2~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add5~77 (
// Equation(s):
// \home|Add5~77_sumout  = SUM(( (\home|f.10~q  & \home|m1 [30]) ) + ( VCC ) + ( \home|Add5~34  ))
// \home|Add5~78  = CARRY(( (\home|f.10~q  & \home|m1 [30]) ) + ( VCC ) + ( \home|Add5~34  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add5~77_sumout ),
	.cout(\home|Add5~78 ),
	.shareout());
// synopsys translate_off
defparam \home|Add5~77 .extended_lut = "off";
defparam \home|Add5~77 .lut_mask = 64'h0000000000000055;
defparam \home|Add5~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add3~77 (
// Equation(s):
// \home|Add3~77_sumout  = SUM(( (\home|f.01~q  & \home|m1 [30]) ) + ( VCC ) + ( \home|Add3~34  ))
// \home|Add3~78  = CARRY(( (\home|f.01~q  & \home|m1 [30]) ) + ( VCC ) + ( \home|Add3~34  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add3~77_sumout ),
	.cout(\home|Add3~78 ),
	.shareout());
// synopsys translate_off
defparam \home|Add3~77 .extended_lut = "off";
defparam \home|Add3~77 .lut_mask = 64'h0000000000000055;
defparam \home|Add3~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add2~77 (
// Equation(s):
// \home|Add2~77_sumout  = SUM(( (!\home|f.00~q  & \home|m1 [30]) ) + ( VCC ) + ( \home|Add2~34  ))
// \home|Add2~78  = CARRY(( (!\home|f.00~q  & \home|m1 [30]) ) + ( VCC ) + ( \home|Add2~34  ))

	.dataa(!\home|f.00~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add2~77_sumout ),
	.cout(\home|Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \home|Add2~77 .extended_lut = "off";
defparam \home|Add2~77 .lut_mask = 64'h00000000000000AA;
defparam \home|Add2~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m1~23 (
// Equation(s):
// \home|m1~23_combout  = ( \home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \home|Add2~77_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \stepper_speed_1[30]~input_o  ) ) ) # ( \home|m1[15]~1_combout  & ( 
// !\home|m1[15]~2_combout  & ( \home|Add3~77_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( !\home|m1[15]~2_combout  & ( \home|Add5~77_sumout  ) ) )

	.dataa(!\home|Add5~77_sumout ),
	.datab(!\home|Add3~77_sumout ),
	.datac(!\stepper_speed_1[30]~input_o ),
	.datad(!\home|Add2~77_sumout ),
	.datae(!\home|m1[15]~1_combout ),
	.dataf(!\home|m1[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m1~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m1~23 .extended_lut = "off";
defparam \home|m1~23 .lut_mask = 64'h555533330F0F00FF;
defparam \home|m1~23 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m1[30] (
	.clk(\clk~input_o ),
	.d(\home|m1~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~4_combout ),
	.sload(gnd),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m1[30] .is_wysiwyg = "true";
defparam \home|m1[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add5~73 (
// Equation(s):
// \home|Add5~73_sumout  = SUM(( (\home|f.10~q  & \home|m1 [31]) ) + ( VCC ) + ( \home|Add5~78  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add5~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add5~73_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Add5~73 .extended_lut = "off";
defparam \home|Add5~73 .lut_mask = 64'h0000000000000055;
defparam \home|Add5~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add3~73 (
// Equation(s):
// \home|Add3~73_sumout  = SUM(( (\home|f.01~q  & \home|m1 [31]) ) + ( VCC ) + ( \home|Add3~78  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add3~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add3~73_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Add3~73 .extended_lut = "off";
defparam \home|Add3~73 .lut_mask = 64'h0000000000000055;
defparam \home|Add3~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add2~73 (
// Equation(s):
// \home|Add2~73_sumout  = SUM(( (!\home|f.00~q  & \home|m1 [31]) ) + ( VCC ) + ( \home|Add2~78  ))

	.dataa(!\home|f.00~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m1 [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add2~73_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Add2~73 .extended_lut = "off";
defparam \home|Add2~73 .lut_mask = 64'h00000000000000AA;
defparam \home|Add2~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m1~22 (
// Equation(s):
// \home|m1~22_combout  = ( \home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \home|Add2~73_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( \home|m1[15]~2_combout  & ( \stepper_speed_1[31]~input_o  ) ) ) # ( \home|m1[15]~1_combout  & ( 
// !\home|m1[15]~2_combout  & ( \home|Add3~73_sumout  ) ) ) # ( !\home|m1[15]~1_combout  & ( !\home|m1[15]~2_combout  & ( \home|Add5~73_sumout  ) ) )

	.dataa(!\home|Add5~73_sumout ),
	.datab(!\home|Add3~73_sumout ),
	.datac(!\stepper_speed_1[31]~input_o ),
	.datad(!\home|Add2~73_sumout ),
	.datae(!\home|m1[15]~1_combout ),
	.dataf(!\home|m1[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m1~22 .extended_lut = "off";
defparam \home|m1~22 .lut_mask = 64'h555533330F0F00FF;
defparam \home|m1~22 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m1[31] (
	.clk(\clk~input_o ),
	.d(\home|m1~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~4_combout ),
	.sload(gnd),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m1[31] .is_wysiwyg = "true";
defparam \home|m1[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal2~3 (
// Equation(s):
// \home|Equal2~3_combout  = ( !\home|m1 [31] & ( !\home|m1 [30] & ( (!\home|m1 [2] & (!\home|m1 [1] & (!\home|m1 [0] & !\home|m1 [12]))) ) ) )

	.dataa(!\home|m1 [2]),
	.datab(!\home|m1 [1]),
	.datac(!\home|m1 [0]),
	.datad(!\home|m1 [12]),
	.datae(!\home|m1 [31]),
	.dataf(!\home|m1 [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal2~3 .extended_lut = "off";
defparam \home|Equal2~3 .lut_mask = 64'h8000000000000000;
defparam \home|Equal2~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal2~4 (
// Equation(s):
// \home|Equal2~4_combout  = ( !\home|m1 [10] & ( !\home|m1 [9] & ( (!\home|m1 [15] & (!\home|m1 [14] & (!\home|m1 [13] & !\home|m1 [11]))) ) ) )

	.dataa(!\home|m1 [15]),
	.datab(!\home|m1 [14]),
	.datac(!\home|m1 [13]),
	.datad(!\home|m1 [11]),
	.datae(!\home|m1 [10]),
	.dataf(!\home|m1 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal2~4 .extended_lut = "off";
defparam \home|Equal2~4 .lut_mask = 64'h8000000000000000;
defparam \home|Equal2~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal2~5 (
// Equation(s):
// \home|Equal2~5_combout  = ( !\home|m1 [4] & ( !\home|m1 [3] & ( (!\home|m1 [8] & (!\home|m1 [7] & (!\home|m1 [6] & !\home|m1 [5]))) ) ) )

	.dataa(!\home|m1 [8]),
	.datab(!\home|m1 [7]),
	.datac(!\home|m1 [6]),
	.datad(!\home|m1 [5]),
	.datae(!\home|m1 [4]),
	.dataf(!\home|m1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal2~5 .extended_lut = "off";
defparam \home|Equal2~5 .lut_mask = 64'h8000000000000000;
defparam \home|Equal2~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal2~6 (
// Equation(s):
// \home|Equal2~6_combout  = ( \home|Equal2~4_combout  & ( \home|Equal2~5_combout  & ( (\home|Equal2~0_combout  & (\home|Equal2~1_combout  & (\home|Equal2~2_combout  & \home|Equal2~3_combout ))) ) ) )

	.dataa(!\home|Equal2~0_combout ),
	.datab(!\home|Equal2~1_combout ),
	.datac(!\home|Equal2~2_combout ),
	.datad(!\home|Equal2~3_combout ),
	.datae(!\home|Equal2~4_combout ),
	.dataf(!\home|Equal2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal2~6 .extended_lut = "off";
defparam \home|Equal2~6 .lut_mask = 64'h0000000000000001;
defparam \home|Equal2~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal2~7 (
// Equation(s):
// \home|Equal2~7_combout  = (!\home|f.00~q  & !\home|Equal2~6_combout )

	.dataa(!\home|f.00~q ),
	.datab(!\home|Equal2~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal2~7 .extended_lut = "off";
defparam \home|Equal2~7 .lut_mask = 64'h8888888888888888;
defparam \home|Equal2~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|n1[14]~0 (
// Equation(s):
// \home|n1[14]~0_combout  = (!\xmin~input_o  & ((!\homex~input_o  & (!\home|Equal5~0_combout )) # (\homex~input_o  & ((!\home|Equal3~0_combout ))))) # (\xmin~input_o  & (((!\home|Equal5~0_combout ))))

	.dataa(!\xmin~input_o ),
	.datab(!\homex~input_o ),
	.datac(!\home|Equal5~0_combout ),
	.datad(!\home|Equal3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|n1[14]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|n1[14]~0 .extended_lut = "off";
defparam \home|n1[14]~0 .lut_mask = 64'hF2D0F2D0F2D0F2D0;
defparam \home|n1[14]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|n1[14]~1 (
// Equation(s):
// \home|n1[14]~1_combout  = (!\home|always1~2_combout  & ((\home|n1[14]~0_combout ))) # (\home|always1~2_combout  & (!\home|Equal2~7_combout ))

	.dataa(!\home|always1~2_combout ),
	.datab(!\home|Equal2~7_combout ),
	.datac(!\home|n1[14]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|n1[14]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|n1[14]~1 .extended_lut = "off";
defparam \home|n1[14]~1 .lut_mask = 64'h4E4E4E4E4E4E4E4E;
defparam \home|n1[14]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|n1[14]~2 (
// Equation(s):
// \home|n1[14]~2_combout  = ( \home|n1[14]~0_combout  & ( \home|Equal6~6_combout  & ( (\start_homing~input_o  & ((!\home|always1~0_combout ) # ((!\home|always1~1_combout ) # (!\home|Equal2~7_combout )))) ) ) ) # ( !\home|n1[14]~0_combout  & ( 
// \home|Equal6~6_combout  & ( (\start_homing~input_o  & ((!\home|always1~0_combout  & (!\home|always1~1_combout )) # (\home|always1~0_combout  & (\home|always1~1_combout  & !\home|Equal2~7_combout )))) ) ) ) # ( \home|n1[14]~0_combout  & ( 
// !\home|Equal6~6_combout  & ( \start_homing~input_o  ) ) ) # ( !\home|n1[14]~0_combout  & ( !\home|Equal6~6_combout  & ( \start_homing~input_o  ) ) )

	.dataa(!\start_homing~input_o ),
	.datab(!\home|always1~0_combout ),
	.datac(!\home|always1~1_combout ),
	.datad(!\home|Equal2~7_combout ),
	.datae(!\home|n1[14]~0_combout ),
	.dataf(!\home|Equal6~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|n1[14]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|n1[14]~2 .extended_lut = "off";
defparam \home|n1[14]~2 .lut_mask = 64'h5555555541405554;
defparam \home|n1[14]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n1[0] (
	.clk(\clk~input_o ),
	.d(\home|Add6~5_sumout ),
	.asdata(\stepper_speed_1[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n1[14]~1_combout ),
	.ena(\home|n1[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n1[0] .is_wysiwyg = "true";
defparam \home|n1[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add6~1 (
// Equation(s):
// \home|Add6~1_sumout  = SUM(( \home|n1 [1] ) + ( VCC ) + ( \home|Add6~6  ))
// \home|Add6~2  = CARRY(( \home|n1 [1] ) + ( VCC ) + ( \home|Add6~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n1 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add6~1_sumout ),
	.cout(\home|Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \home|Add6~1 .extended_lut = "off";
defparam \home|Add6~1 .lut_mask = 64'h00000000000000FF;
defparam \home|Add6~1 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n1[1] (
	.clk(\clk~input_o ),
	.d(\home|Add6~1_sumout ),
	.asdata(\stepper_speed_1[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n1[14]~1_combout ),
	.ena(\home|n1[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n1[1] .is_wysiwyg = "true";
defparam \home|n1[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal6~0 (
// Equation(s):
// \home|Equal6~0_combout  = (!\home|n1 [1] & !\home|n1 [0])

	.dataa(!\home|n1 [1]),
	.datab(!\home|n1 [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal6~0 .extended_lut = "off";
defparam \home|Equal6~0 .lut_mask = 64'h8888888888888888;
defparam \home|Equal6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add6~29 (
// Equation(s):
// \home|Add6~29_sumout  = SUM(( \home|n1 [2] ) + ( VCC ) + ( \home|Add6~2  ))
// \home|Add6~30  = CARRY(( \home|n1 [2] ) + ( VCC ) + ( \home|Add6~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n1 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add6~29_sumout ),
	.cout(\home|Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \home|Add6~29 .extended_lut = "off";
defparam \home|Add6~29 .lut_mask = 64'h00000000000000FF;
defparam \home|Add6~29 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n1[2] (
	.clk(\clk~input_o ),
	.d(\home|Add6~29_sumout ),
	.asdata(\stepper_speed_1[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n1[14]~1_combout ),
	.ena(\home|n1[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n1[2] .is_wysiwyg = "true";
defparam \home|n1[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add6~25 (
// Equation(s):
// \home|Add6~25_sumout  = SUM(( \home|n1 [3] ) + ( VCC ) + ( \home|Add6~30  ))
// \home|Add6~26  = CARRY(( \home|n1 [3] ) + ( VCC ) + ( \home|Add6~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n1 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add6~25_sumout ),
	.cout(\home|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \home|Add6~25 .extended_lut = "off";
defparam \home|Add6~25 .lut_mask = 64'h00000000000000FF;
defparam \home|Add6~25 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n1[3] (
	.clk(\clk~input_o ),
	.d(\home|Add6~25_sumout ),
	.asdata(\stepper_speed_1[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n1[14]~1_combout ),
	.ena(\home|n1[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n1[3] .is_wysiwyg = "true";
defparam \home|n1[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add6~21 (
// Equation(s):
// \home|Add6~21_sumout  = SUM(( \home|n1 [4] ) + ( VCC ) + ( \home|Add6~26  ))
// \home|Add6~22  = CARRY(( \home|n1 [4] ) + ( VCC ) + ( \home|Add6~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n1 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add6~21_sumout ),
	.cout(\home|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \home|Add6~21 .extended_lut = "off";
defparam \home|Add6~21 .lut_mask = 64'h00000000000000FF;
defparam \home|Add6~21 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n1[4] (
	.clk(\clk~input_o ),
	.d(\home|Add6~21_sumout ),
	.asdata(\stepper_speed_1[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n1[14]~1_combout ),
	.ena(\home|n1[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n1[4] .is_wysiwyg = "true";
defparam \home|n1[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add6~17 (
// Equation(s):
// \home|Add6~17_sumout  = SUM(( \home|n1 [5] ) + ( VCC ) + ( \home|Add6~22  ))
// \home|Add6~18  = CARRY(( \home|n1 [5] ) + ( VCC ) + ( \home|Add6~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n1 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add6~17_sumout ),
	.cout(\home|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \home|Add6~17 .extended_lut = "off";
defparam \home|Add6~17 .lut_mask = 64'h00000000000000FF;
defparam \home|Add6~17 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n1[5] (
	.clk(\clk~input_o ),
	.d(\home|Add6~17_sumout ),
	.asdata(\stepper_speed_1[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n1[14]~1_combout ),
	.ena(\home|n1[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n1[5] .is_wysiwyg = "true";
defparam \home|n1[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add6~13 (
// Equation(s):
// \home|Add6~13_sumout  = SUM(( \home|n1 [6] ) + ( VCC ) + ( \home|Add6~18  ))
// \home|Add6~14  = CARRY(( \home|n1 [6] ) + ( VCC ) + ( \home|Add6~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n1 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add6~13_sumout ),
	.cout(\home|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \home|Add6~13 .extended_lut = "off";
defparam \home|Add6~13 .lut_mask = 64'h00000000000000FF;
defparam \home|Add6~13 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n1[6] (
	.clk(\clk~input_o ),
	.d(\home|Add6~13_sumout ),
	.asdata(\stepper_speed_1[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n1[14]~1_combout ),
	.ena(\home|n1[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n1[6] .is_wysiwyg = "true";
defparam \home|n1[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add6~9 (
// Equation(s):
// \home|Add6~9_sumout  = SUM(( \home|n1 [7] ) + ( VCC ) + ( \home|Add6~14  ))
// \home|Add6~10  = CARRY(( \home|n1 [7] ) + ( VCC ) + ( \home|Add6~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n1 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add6~9_sumout ),
	.cout(\home|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \home|Add6~9 .extended_lut = "off";
defparam \home|Add6~9 .lut_mask = 64'h00000000000000FF;
defparam \home|Add6~9 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n1[7] (
	.clk(\clk~input_o ),
	.d(\home|Add6~9_sumout ),
	.asdata(\stepper_speed_1[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n1[14]~1_combout ),
	.ena(\home|n1[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n1[7] .is_wysiwyg = "true";
defparam \home|n1[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal6~1 (
// Equation(s):
// \home|Equal6~1_combout  = ( !\home|n1 [3] & ( !\home|n1 [2] & ( (!\home|n1 [7] & (!\home|n1 [6] & (!\home|n1 [5] & !\home|n1 [4]))) ) ) )

	.dataa(!\home|n1 [7]),
	.datab(!\home|n1 [6]),
	.datac(!\home|n1 [5]),
	.datad(!\home|n1 [4]),
	.datae(!\home|n1 [3]),
	.dataf(!\home|n1 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal6~1 .extended_lut = "off";
defparam \home|Equal6~1 .lut_mask = 64'h8000000000000000;
defparam \home|Equal6~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add6~53 (
// Equation(s):
// \home|Add6~53_sumout  = SUM(( \home|n1 [8] ) + ( VCC ) + ( \home|Add6~10  ))
// \home|Add6~54  = CARRY(( \home|n1 [8] ) + ( VCC ) + ( \home|Add6~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n1 [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add6~53_sumout ),
	.cout(\home|Add6~54 ),
	.shareout());
// synopsys translate_off
defparam \home|Add6~53 .extended_lut = "off";
defparam \home|Add6~53 .lut_mask = 64'h00000000000000FF;
defparam \home|Add6~53 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n1[8] (
	.clk(\clk~input_o ),
	.d(\home|Add6~53_sumout ),
	.asdata(\stepper_speed_1[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n1[14]~1_combout ),
	.ena(\home|n1[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n1[8] .is_wysiwyg = "true";
defparam \home|n1[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add6~49 (
// Equation(s):
// \home|Add6~49_sumout  = SUM(( \home|n1 [9] ) + ( VCC ) + ( \home|Add6~54  ))
// \home|Add6~50  = CARRY(( \home|n1 [9] ) + ( VCC ) + ( \home|Add6~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n1 [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add6~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add6~49_sumout ),
	.cout(\home|Add6~50 ),
	.shareout());
// synopsys translate_off
defparam \home|Add6~49 .extended_lut = "off";
defparam \home|Add6~49 .lut_mask = 64'h00000000000000FF;
defparam \home|Add6~49 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n1[9] (
	.clk(\clk~input_o ),
	.d(\home|Add6~49_sumout ),
	.asdata(\stepper_speed_1[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n1[14]~1_combout ),
	.ena(\home|n1[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n1[9] .is_wysiwyg = "true";
defparam \home|n1[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add6~45 (
// Equation(s):
// \home|Add6~45_sumout  = SUM(( \home|n1 [10] ) + ( VCC ) + ( \home|Add6~50  ))
// \home|Add6~46  = CARRY(( \home|n1 [10] ) + ( VCC ) + ( \home|Add6~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n1 [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add6~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add6~45_sumout ),
	.cout(\home|Add6~46 ),
	.shareout());
// synopsys translate_off
defparam \home|Add6~45 .extended_lut = "off";
defparam \home|Add6~45 .lut_mask = 64'h00000000000000FF;
defparam \home|Add6~45 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n1[10] (
	.clk(\clk~input_o ),
	.d(\home|Add6~45_sumout ),
	.asdata(\stepper_speed_1[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n1[14]~1_combout ),
	.ena(\home|n1[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n1[10] .is_wysiwyg = "true";
defparam \home|n1[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add6~41 (
// Equation(s):
// \home|Add6~41_sumout  = SUM(( \home|n1 [11] ) + ( VCC ) + ( \home|Add6~46  ))
// \home|Add6~42  = CARRY(( \home|n1 [11] ) + ( VCC ) + ( \home|Add6~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n1 [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add6~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add6~41_sumout ),
	.cout(\home|Add6~42 ),
	.shareout());
// synopsys translate_off
defparam \home|Add6~41 .extended_lut = "off";
defparam \home|Add6~41 .lut_mask = 64'h00000000000000FF;
defparam \home|Add6~41 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n1[11] (
	.clk(\clk~input_o ),
	.d(\home|Add6~41_sumout ),
	.asdata(\stepper_speed_1[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n1[14]~1_combout ),
	.ena(\home|n1[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n1[11] .is_wysiwyg = "true";
defparam \home|n1[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add6~37 (
// Equation(s):
// \home|Add6~37_sumout  = SUM(( \home|n1 [12] ) + ( VCC ) + ( \home|Add6~42  ))
// \home|Add6~38  = CARRY(( \home|n1 [12] ) + ( VCC ) + ( \home|Add6~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n1 [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add6~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add6~37_sumout ),
	.cout(\home|Add6~38 ),
	.shareout());
// synopsys translate_off
defparam \home|Add6~37 .extended_lut = "off";
defparam \home|Add6~37 .lut_mask = 64'h00000000000000FF;
defparam \home|Add6~37 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n1[12] (
	.clk(\clk~input_o ),
	.d(\home|Add6~37_sumout ),
	.asdata(\stepper_speed_1[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n1[14]~1_combout ),
	.ena(\home|n1[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n1[12] .is_wysiwyg = "true";
defparam \home|n1[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add6~33 (
// Equation(s):
// \home|Add6~33_sumout  = SUM(( \home|n1 [13] ) + ( VCC ) + ( \home|Add6~38  ))
// \home|Add6~34  = CARRY(( \home|n1 [13] ) + ( VCC ) + ( \home|Add6~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n1 [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add6~33_sumout ),
	.cout(\home|Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \home|Add6~33 .extended_lut = "off";
defparam \home|Add6~33 .lut_mask = 64'h00000000000000FF;
defparam \home|Add6~33 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n1[13] (
	.clk(\clk~input_o ),
	.d(\home|Add6~33_sumout ),
	.asdata(\stepper_speed_1[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n1[14]~1_combout ),
	.ena(\home|n1[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n1[13] .is_wysiwyg = "true";
defparam \home|n1[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal6~2 (
// Equation(s):
// \home|Equal6~2_combout  = ( !\home|n1 [9] & ( !\home|n1 [8] & ( (!\home|n1 [13] & (!\home|n1 [12] & (!\home|n1 [11] & !\home|n1 [10]))) ) ) )

	.dataa(!\home|n1 [13]),
	.datab(!\home|n1 [12]),
	.datac(!\home|n1 [11]),
	.datad(!\home|n1 [10]),
	.datae(!\home|n1 [9]),
	.dataf(!\home|n1 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal6~2 .extended_lut = "off";
defparam \home|Equal6~2 .lut_mask = 64'h8000000000000000;
defparam \home|Equal6~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add6~85 (
// Equation(s):
// \home|Add6~85_sumout  = SUM(( \home|n1 [14] ) + ( VCC ) + ( \home|Add6~34  ))
// \home|Add6~86  = CARRY(( \home|n1 [14] ) + ( VCC ) + ( \home|Add6~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n1 [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add6~85_sumout ),
	.cout(\home|Add6~86 ),
	.shareout());
// synopsys translate_off
defparam \home|Add6~85 .extended_lut = "off";
defparam \home|Add6~85 .lut_mask = 64'h00000000000000FF;
defparam \home|Add6~85 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n1[14] (
	.clk(\clk~input_o ),
	.d(\home|Add6~85_sumout ),
	.asdata(\stepper_speed_1[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n1[14]~1_combout ),
	.ena(\home|n1[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n1[14] .is_wysiwyg = "true";
defparam \home|n1[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add6~77 (
// Equation(s):
// \home|Add6~77_sumout  = SUM(( \home|n1 [15] ) + ( VCC ) + ( \home|Add6~86  ))
// \home|Add6~78  = CARRY(( \home|n1 [15] ) + ( VCC ) + ( \home|Add6~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n1 [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add6~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add6~77_sumout ),
	.cout(\home|Add6~78 ),
	.shareout());
// synopsys translate_off
defparam \home|Add6~77 .extended_lut = "off";
defparam \home|Add6~77 .lut_mask = 64'h00000000000000FF;
defparam \home|Add6~77 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n1[15] (
	.clk(\clk~input_o ),
	.d(\home|Add6~77_sumout ),
	.asdata(\stepper_speed_1[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n1[14]~1_combout ),
	.ena(\home|n1[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n1[15] .is_wysiwyg = "true";
defparam \home|n1[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add6~73 (
// Equation(s):
// \home|Add6~73_sumout  = SUM(( \home|n1 [16] ) + ( VCC ) + ( \home|Add6~78  ))
// \home|Add6~74  = CARRY(( \home|n1 [16] ) + ( VCC ) + ( \home|Add6~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n1 [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add6~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add6~73_sumout ),
	.cout(\home|Add6~74 ),
	.shareout());
// synopsys translate_off
defparam \home|Add6~73 .extended_lut = "off";
defparam \home|Add6~73 .lut_mask = 64'h00000000000000FF;
defparam \home|Add6~73 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n1[16] (
	.clk(\clk~input_o ),
	.d(\home|Add6~73_sumout ),
	.asdata(\stepper_speed_1[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n1[14]~1_combout ),
	.ena(\home|n1[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n1[16] .is_wysiwyg = "true";
defparam \home|n1[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add6~69 (
// Equation(s):
// \home|Add6~69_sumout  = SUM(( \home|n1 [17] ) + ( VCC ) + ( \home|Add6~74  ))
// \home|Add6~70  = CARRY(( \home|n1 [17] ) + ( VCC ) + ( \home|Add6~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n1 [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add6~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add6~69_sumout ),
	.cout(\home|Add6~70 ),
	.shareout());
// synopsys translate_off
defparam \home|Add6~69 .extended_lut = "off";
defparam \home|Add6~69 .lut_mask = 64'h00000000000000FF;
defparam \home|Add6~69 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n1[17] (
	.clk(\clk~input_o ),
	.d(\home|Add6~69_sumout ),
	.asdata(\stepper_speed_1[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n1[14]~1_combout ),
	.ena(\home|n1[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n1[17] .is_wysiwyg = "true";
defparam \home|n1[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add6~65 (
// Equation(s):
// \home|Add6~65_sumout  = SUM(( \home|n1 [18] ) + ( VCC ) + ( \home|Add6~70  ))
// \home|Add6~66  = CARRY(( \home|n1 [18] ) + ( VCC ) + ( \home|Add6~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n1 [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add6~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add6~65_sumout ),
	.cout(\home|Add6~66 ),
	.shareout());
// synopsys translate_off
defparam \home|Add6~65 .extended_lut = "off";
defparam \home|Add6~65 .lut_mask = 64'h00000000000000FF;
defparam \home|Add6~65 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n1[18] (
	.clk(\clk~input_o ),
	.d(\home|Add6~65_sumout ),
	.asdata(\stepper_speed_1[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n1[14]~1_combout ),
	.ena(\home|n1[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n1[18] .is_wysiwyg = "true";
defparam \home|n1[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add6~61 (
// Equation(s):
// \home|Add6~61_sumout  = SUM(( \home|n1 [19] ) + ( VCC ) + ( \home|Add6~66  ))
// \home|Add6~62  = CARRY(( \home|n1 [19] ) + ( VCC ) + ( \home|Add6~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n1 [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add6~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add6~61_sumout ),
	.cout(\home|Add6~62 ),
	.shareout());
// synopsys translate_off
defparam \home|Add6~61 .extended_lut = "off";
defparam \home|Add6~61 .lut_mask = 64'h00000000000000FF;
defparam \home|Add6~61 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n1[19] (
	.clk(\clk~input_o ),
	.d(\home|Add6~61_sumout ),
	.asdata(\stepper_speed_1[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n1[14]~1_combout ),
	.ena(\home|n1[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n1[19] .is_wysiwyg = "true";
defparam \home|n1[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add6~57 (
// Equation(s):
// \home|Add6~57_sumout  = SUM(( \home|n1 [20] ) + ( VCC ) + ( \home|Add6~62  ))
// \home|Add6~58  = CARRY(( \home|n1 [20] ) + ( VCC ) + ( \home|Add6~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n1 [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add6~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add6~57_sumout ),
	.cout(\home|Add6~58 ),
	.shareout());
// synopsys translate_off
defparam \home|Add6~57 .extended_lut = "off";
defparam \home|Add6~57 .lut_mask = 64'h00000000000000FF;
defparam \home|Add6~57 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n1[20] (
	.clk(\clk~input_o ),
	.d(\home|Add6~57_sumout ),
	.asdata(\stepper_speed_1[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n1[14]~1_combout ),
	.ena(\home|n1[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n1[20] .is_wysiwyg = "true";
defparam \home|n1[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal6~3 (
// Equation(s):
// \home|Equal6~3_combout  = ( !\home|n1 [16] & ( !\home|n1 [15] & ( (!\home|n1 [20] & (!\home|n1 [19] & (!\home|n1 [18] & !\home|n1 [17]))) ) ) )

	.dataa(!\home|n1 [20]),
	.datab(!\home|n1 [19]),
	.datac(!\home|n1 [18]),
	.datad(!\home|n1 [17]),
	.datae(!\home|n1 [16]),
	.dataf(!\home|n1 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal6~3 .extended_lut = "off";
defparam \home|Equal6~3 .lut_mask = 64'h8000000000000000;
defparam \home|Equal6~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add6~125 (
// Equation(s):
// \home|Add6~125_sumout  = SUM(( \home|n1 [21] ) + ( VCC ) + ( \home|Add6~58  ))
// \home|Add6~126  = CARRY(( \home|n1 [21] ) + ( VCC ) + ( \home|Add6~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n1 [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add6~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add6~125_sumout ),
	.cout(\home|Add6~126 ),
	.shareout());
// synopsys translate_off
defparam \home|Add6~125 .extended_lut = "off";
defparam \home|Add6~125 .lut_mask = 64'h00000000000000FF;
defparam \home|Add6~125 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n1[21] (
	.clk(\clk~input_o ),
	.d(\home|Add6~125_sumout ),
	.asdata(\stepper_speed_1[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n1[14]~1_combout ),
	.ena(\home|n1[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n1[21] .is_wysiwyg = "true";
defparam \home|n1[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add6~121 (
// Equation(s):
// \home|Add6~121_sumout  = SUM(( \home|n1 [22] ) + ( VCC ) + ( \home|Add6~126  ))
// \home|Add6~122  = CARRY(( \home|n1 [22] ) + ( VCC ) + ( \home|Add6~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n1 [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add6~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add6~121_sumout ),
	.cout(\home|Add6~122 ),
	.shareout());
// synopsys translate_off
defparam \home|Add6~121 .extended_lut = "off";
defparam \home|Add6~121 .lut_mask = 64'h00000000000000FF;
defparam \home|Add6~121 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n1[22] (
	.clk(\clk~input_o ),
	.d(\home|Add6~121_sumout ),
	.asdata(\stepper_speed_1[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n1[14]~1_combout ),
	.ena(\home|n1[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n1[22] .is_wysiwyg = "true";
defparam \home|n1[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add6~117 (
// Equation(s):
// \home|Add6~117_sumout  = SUM(( \home|n1 [23] ) + ( VCC ) + ( \home|Add6~122  ))
// \home|Add6~118  = CARRY(( \home|n1 [23] ) + ( VCC ) + ( \home|Add6~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n1 [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add6~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add6~117_sumout ),
	.cout(\home|Add6~118 ),
	.shareout());
// synopsys translate_off
defparam \home|Add6~117 .extended_lut = "off";
defparam \home|Add6~117 .lut_mask = 64'h00000000000000FF;
defparam \home|Add6~117 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n1[23] (
	.clk(\clk~input_o ),
	.d(\home|Add6~117_sumout ),
	.asdata(\stepper_speed_1[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n1[14]~1_combout ),
	.ena(\home|n1[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n1[23] .is_wysiwyg = "true";
defparam \home|n1[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add6~113 (
// Equation(s):
// \home|Add6~113_sumout  = SUM(( \home|n1 [24] ) + ( VCC ) + ( \home|Add6~118  ))
// \home|Add6~114  = CARRY(( \home|n1 [24] ) + ( VCC ) + ( \home|Add6~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n1 [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add6~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add6~113_sumout ),
	.cout(\home|Add6~114 ),
	.shareout());
// synopsys translate_off
defparam \home|Add6~113 .extended_lut = "off";
defparam \home|Add6~113 .lut_mask = 64'h00000000000000FF;
defparam \home|Add6~113 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n1[24] (
	.clk(\clk~input_o ),
	.d(\home|Add6~113_sumout ),
	.asdata(\stepper_speed_1[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n1[14]~1_combout ),
	.ena(\home|n1[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n1[24] .is_wysiwyg = "true";
defparam \home|n1[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add6~109 (
// Equation(s):
// \home|Add6~109_sumout  = SUM(( \home|n1 [25] ) + ( VCC ) + ( \home|Add6~114  ))
// \home|Add6~110  = CARRY(( \home|n1 [25] ) + ( VCC ) + ( \home|Add6~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n1 [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add6~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add6~109_sumout ),
	.cout(\home|Add6~110 ),
	.shareout());
// synopsys translate_off
defparam \home|Add6~109 .extended_lut = "off";
defparam \home|Add6~109 .lut_mask = 64'h00000000000000FF;
defparam \home|Add6~109 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n1[25] (
	.clk(\clk~input_o ),
	.d(\home|Add6~109_sumout ),
	.asdata(\stepper_speed_1[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n1[14]~1_combout ),
	.ena(\home|n1[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n1[25] .is_wysiwyg = "true";
defparam \home|n1[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add6~105 (
// Equation(s):
// \home|Add6~105_sumout  = SUM(( \home|n1 [26] ) + ( VCC ) + ( \home|Add6~110  ))
// \home|Add6~106  = CARRY(( \home|n1 [26] ) + ( VCC ) + ( \home|Add6~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n1 [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add6~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add6~105_sumout ),
	.cout(\home|Add6~106 ),
	.shareout());
// synopsys translate_off
defparam \home|Add6~105 .extended_lut = "off";
defparam \home|Add6~105 .lut_mask = 64'h00000000000000FF;
defparam \home|Add6~105 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n1[26] (
	.clk(\clk~input_o ),
	.d(\home|Add6~105_sumout ),
	.asdata(\stepper_speed_1[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n1[14]~1_combout ),
	.ena(\home|n1[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n1[26] .is_wysiwyg = "true";
defparam \home|n1[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add6~101 (
// Equation(s):
// \home|Add6~101_sumout  = SUM(( \home|n1 [27] ) + ( VCC ) + ( \home|Add6~106  ))
// \home|Add6~102  = CARRY(( \home|n1 [27] ) + ( VCC ) + ( \home|Add6~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n1 [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add6~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add6~101_sumout ),
	.cout(\home|Add6~102 ),
	.shareout());
// synopsys translate_off
defparam \home|Add6~101 .extended_lut = "off";
defparam \home|Add6~101 .lut_mask = 64'h00000000000000FF;
defparam \home|Add6~101 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n1[27] (
	.clk(\clk~input_o ),
	.d(\home|Add6~101_sumout ),
	.asdata(\stepper_speed_1[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n1[14]~1_combout ),
	.ena(\home|n1[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n1[27] .is_wysiwyg = "true";
defparam \home|n1[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add6~97 (
// Equation(s):
// \home|Add6~97_sumout  = SUM(( \home|n1 [28] ) + ( VCC ) + ( \home|Add6~102  ))
// \home|Add6~98  = CARRY(( \home|n1 [28] ) + ( VCC ) + ( \home|Add6~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n1 [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add6~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add6~97_sumout ),
	.cout(\home|Add6~98 ),
	.shareout());
// synopsys translate_off
defparam \home|Add6~97 .extended_lut = "off";
defparam \home|Add6~97 .lut_mask = 64'h00000000000000FF;
defparam \home|Add6~97 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n1[28] (
	.clk(\clk~input_o ),
	.d(\home|Add6~97_sumout ),
	.asdata(\stepper_speed_1[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n1[14]~1_combout ),
	.ena(\home|n1[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n1[28] .is_wysiwyg = "true";
defparam \home|n1[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add6~93 (
// Equation(s):
// \home|Add6~93_sumout  = SUM(( \home|n1 [29] ) + ( VCC ) + ( \home|Add6~98  ))
// \home|Add6~94  = CARRY(( \home|n1 [29] ) + ( VCC ) + ( \home|Add6~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n1 [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add6~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add6~93_sumout ),
	.cout(\home|Add6~94 ),
	.shareout());
// synopsys translate_off
defparam \home|Add6~93 .extended_lut = "off";
defparam \home|Add6~93 .lut_mask = 64'h00000000000000FF;
defparam \home|Add6~93 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n1[29] (
	.clk(\clk~input_o ),
	.d(\home|Add6~93_sumout ),
	.asdata(\stepper_speed_1[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n1[14]~1_combout ),
	.ena(\home|n1[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n1[29] .is_wysiwyg = "true";
defparam \home|n1[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add6~89 (
// Equation(s):
// \home|Add6~89_sumout  = SUM(( \home|n1 [30] ) + ( VCC ) + ( \home|Add6~94  ))
// \home|Add6~90  = CARRY(( \home|n1 [30] ) + ( VCC ) + ( \home|Add6~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n1 [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add6~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add6~89_sumout ),
	.cout(\home|Add6~90 ),
	.shareout());
// synopsys translate_off
defparam \home|Add6~89 .extended_lut = "off";
defparam \home|Add6~89 .lut_mask = 64'h00000000000000FF;
defparam \home|Add6~89 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n1[30] (
	.clk(\clk~input_o ),
	.d(\home|Add6~89_sumout ),
	.asdata(\stepper_speed_1[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n1[14]~1_combout ),
	.ena(\home|n1[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n1[30] .is_wysiwyg = "true";
defparam \home|n1[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add6~81 (
// Equation(s):
// \home|Add6~81_sumout  = SUM(( \home|n1 [31] ) + ( VCC ) + ( \home|Add6~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n1 [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add6~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add6~81_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Add6~81 .extended_lut = "off";
defparam \home|Add6~81 .lut_mask = 64'h00000000000000FF;
defparam \home|Add6~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|n1~3 (
// Equation(s):
// \home|n1~3_combout  = ( !\home|Equal2~6_combout  & ( \home|f.10~q  & ( (!\ymin~input_o  & (\homey~input_o  & ((!\homex~input_o ) # (\xmin~input_o )))) ) ) )

	.dataa(!\xmin~input_o ),
	.datab(!\homex~input_o ),
	.datac(!\ymin~input_o ),
	.datad(!\homey~input_o ),
	.datae(!\home|Equal2~6_combout ),
	.dataf(!\home|f.10~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|n1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|n1~3 .extended_lut = "off";
defparam \home|n1~3 .lut_mask = 64'h0000000000D00000;
defparam \home|n1~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|n1~4 (
// Equation(s):
// \home|n1~4_combout  = (!\xmin~input_o  & (\homex~input_o  & (!\home|Equal2~6_combout  & \home|f.01~q )))

	.dataa(!\xmin~input_o ),
	.datab(!\homex~input_o ),
	.datac(!\home|Equal2~6_combout ),
	.datad(!\home|f.01~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|n1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|n1~4 .extended_lut = "off";
defparam \home|n1~4 .lut_mask = 64'h0020002000200020;
defparam \home|n1~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|n1~5 (
// Equation(s):
// \home|n1~5_combout  = ( \home|n1~4_combout  & ( !\home|Equal6~6_combout  & ( (\home|Add6~81_sumout  & ((!\home|always1~2_combout ) # (\home|Equal2~7_combout ))) ) ) ) # ( !\home|n1~4_combout  & ( !\home|Equal6~6_combout  & ( (\home|Add6~81_sumout  & 
// ((!\home|always1~2_combout  & ((\home|n1~3_combout ))) # (\home|always1~2_combout  & (\home|Equal2~7_combout )))) ) ) )

	.dataa(!\home|always1~2_combout ),
	.datab(!\home|Equal2~7_combout ),
	.datac(!\home|Add6~81_sumout ),
	.datad(!\home|n1~3_combout ),
	.datae(!\home|n1~4_combout ),
	.dataf(!\home|Equal6~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|n1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|n1~5 .extended_lut = "off";
defparam \home|n1~5 .lut_mask = 64'h010B0B0B00000000;
defparam \home|n1~5 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n1[31] (
	.clk(\clk~input_o ),
	.d(\home|n1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n1[31] .is_wysiwyg = "true";
defparam \home|n1[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal6~4 (
// Equation(s):
// \home|Equal6~4_combout  = ( !\home|n1 [28] & ( !\home|n1 [27] & ( (!\home|n1 [31] & (!\home|n1 [14] & (!\home|n1 [30] & !\home|n1 [29]))) ) ) )

	.dataa(!\home|n1 [31]),
	.datab(!\home|n1 [14]),
	.datac(!\home|n1 [30]),
	.datad(!\home|n1 [29]),
	.datae(!\home|n1 [28]),
	.dataf(!\home|n1 [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal6~4 .extended_lut = "off";
defparam \home|Equal6~4 .lut_mask = 64'h8000000000000000;
defparam \home|Equal6~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal6~5 (
// Equation(s):
// \home|Equal6~5_combout  = ( !\home|n1 [22] & ( !\home|n1 [21] & ( (!\home|n1 [26] & (!\home|n1 [25] & (!\home|n1 [24] & !\home|n1 [23]))) ) ) )

	.dataa(!\home|n1 [26]),
	.datab(!\home|n1 [25]),
	.datac(!\home|n1 [24]),
	.datad(!\home|n1 [23]),
	.datae(!\home|n1 [22]),
	.dataf(!\home|n1 [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal6~5 .extended_lut = "off";
defparam \home|Equal6~5 .lut_mask = 64'h8000000000000000;
defparam \home|Equal6~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal6~6 (
// Equation(s):
// \home|Equal6~6_combout  = ( \home|Equal6~4_combout  & ( \home|Equal6~5_combout  & ( (\home|Equal6~0_combout  & (\home|Equal6~1_combout  & (\home|Equal6~2_combout  & \home|Equal6~3_combout ))) ) ) )

	.dataa(!\home|Equal6~0_combout ),
	.datab(!\home|Equal6~1_combout ),
	.datac(!\home|Equal6~2_combout ),
	.datad(!\home|Equal6~3_combout ),
	.datae(!\home|Equal6~4_combout ),
	.dataf(!\home|Equal6~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal6~6 .extended_lut = "off";
defparam \home|Equal6~6 .lut_mask = 64'h0000000000000001;
defparam \home|Equal6~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|signal_1~1 (
// Equation(s):
// \home|signal_1~1_combout  = ( \home|f.01~q  & ( \home|f.10~q  & ( (!\home|always1~0_combout  & ((!\home|always1~1_combout ) # ((!\home|Equal2~6_combout )))) # (\home|always1~0_combout  & (!\home|Equal2~6_combout  & ((!\home|always1~1_combout ) # 
// (!\home|f.00~q )))) ) ) ) # ( !\home|f.01~q  & ( \home|f.10~q  & ( (!\home|always1~1_combout  & (!\home|always1~0_combout )) # (\home|always1~1_combout  & (!\home|Equal2~6_combout  & ((!\home|always1~0_combout ) # (!\home|f.00~q )))) ) ) ) # ( 
// \home|f.01~q  & ( !\home|f.10~q  & ( (!\home|always1~0_combout  & (!\home|always1~1_combout )) # (\home|always1~0_combout  & (!\home|Equal2~6_combout  & ((!\home|always1~1_combout ) # (!\home|f.00~q )))) ) ) ) # ( !\home|f.01~q  & ( !\home|f.10~q  & ( 
// (!\home|always1~0_combout  & (!\home|always1~1_combout )) # (\home|always1~0_combout  & (\home|always1~1_combout  & (!\home|f.00~q  & !\home|Equal2~6_combout ))) ) ) )

	.dataa(!\home|always1~0_combout ),
	.datab(!\home|always1~1_combout ),
	.datac(!\home|f.00~q ),
	.datad(!\home|Equal2~6_combout ),
	.datae(!\home|f.01~q ),
	.dataf(!\home|f.10~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|signal_1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|signal_1~1 .extended_lut = "off";
defparam \home|signal_1~1 .lut_mask = 64'h9888DC88BA88FE88;
defparam \home|signal_1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|signal_1~2 (
// Equation(s):
// \home|signal_1~2_combout  = (!\home|signal_1~1_combout ) # ((\home|signal_1~q  & (\home|signal_1~0_combout  & !\home|Equal6~6_combout )))

	.dataa(!\home|signal_1~q ),
	.datab(!\home|signal_1~0_combout ),
	.datac(!\home|Equal6~6_combout ),
	.datad(!\home|signal_1~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|signal_1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|signal_1~2 .extended_lut = "off";
defparam \home|signal_1~2 .lut_mask = 64'hFF10FF10FF10FF10;
defparam \home|signal_1~2 .shared_arith = "off";
// synopsys translate_on

dffeas \home|signal_1 (
	.clk(\clk~input_o ),
	.d(\home|signal_1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|signal_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \home|signal_1 .is_wysiwyg = "true";
defparam \home|signal_1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \step_signal_1~0 (
// Equation(s):
// \step_signal_1~0_combout  = (!\start_driving~input_o  & (\start_homing~input_o  & ((\home|signal_1~q )))) # (\start_driving~input_o  & (!\start_homing~input_o  & (\corexy|signal_1~q )))

	.dataa(!\start_driving~input_o ),
	.datab(!\start_homing~input_o ),
	.datac(!\corexy|signal_1~q ),
	.datad(!\home|signal_1~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\step_signal_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \step_signal_1~0 .extended_lut = "off";
defparam \step_signal_1~0 .lut_mask = 64'h0426042604260426;
defparam \step_signal_1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \stepper_enable~input (
	.i(stepper_enable),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_enable~input_o ));
// synopsys translate_off
defparam \stepper_enable~input .bus_hold = "false";
defparam \stepper_enable~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \corexy|direction_1 (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_1[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|direction_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|direction_1 .is_wysiwyg = "true";
defparam \corexy|direction_1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|dir2~0 (
// Equation(s):
// \home|dir2~0_combout  = ( \home|f.01~q  & ( \home|f.10~q  & ( (\start_homing~input_o  & (\home|always1~0_combout  & (\home|always1~1_combout  & \home|f.00~q ))) ) ) ) # ( !\home|f.01~q  & ( \home|f.10~q  & ( (\start_homing~input_o  & 
// (\home|always1~0_combout  & ((!\home|always1~1_combout ) # (\home|f.00~q )))) ) ) ) # ( \home|f.01~q  & ( !\home|f.10~q  & ( (\start_homing~input_o  & (\home|always1~1_combout  & ((!\home|always1~0_combout ) # (\home|f.00~q )))) ) ) ) # ( !\home|f.01~q  & 
// ( !\home|f.10~q  & ( (\start_homing~input_o  & ((!\home|always1~0_combout  & (\home|always1~1_combout )) # (\home|always1~0_combout  & ((!\home|always1~1_combout ) # (\home|f.00~q ))))) ) ) )

	.dataa(!\start_homing~input_o ),
	.datab(!\home|always1~0_combout ),
	.datac(!\home|always1~1_combout ),
	.datad(!\home|f.00~q ),
	.datae(!\home|f.01~q ),
	.dataf(!\home|f.10~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|dir2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|dir2~0 .extended_lut = "off";
defparam \home|dir2~0 .lut_mask = 64'h1415040510110001;
defparam \home|dir2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \home|dir1 (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\home|dir2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|dir1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \home|dir1 .is_wysiwyg = "true";
defparam \home|dir1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \dir_1~0 (
// Equation(s):
// \dir_1~0_combout  = (!\start_driving~input_o  & (\start_homing~input_o  & ((\home|dir1~q )))) # (\start_driving~input_o  & (!\start_homing~input_o  & (\corexy|direction_1~q )))

	.dataa(!\start_driving~input_o ),
	.datab(!\start_homing~input_o ),
	.datac(!\corexy|direction_1~q ),
	.datad(!\home|dir1~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dir_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dir_1~0 .extended_lut = "off";
defparam \dir_1~0 .lut_mask = 64'h0426042604260426;
defparam \dir_1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add8~101 (
// Equation(s):
// \home|Add8~101_sumout  = SUM(( \home|n2 [0] ) + ( VCC ) + ( !VCC ))
// \home|Add8~102  = CARRY(( \home|n2 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n2 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add8~101_sumout ),
	.cout(\home|Add8~102 ),
	.shareout());
// synopsys translate_off
defparam \home|Add8~101 .extended_lut = "off";
defparam \home|Add8~101 .lut_mask = 64'h00000000000000FF;
defparam \home|Add8~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal4~0 (
// Equation(s):
// \home|Equal4~0_combout  = (\home|f.01~q  & !\home|Equal7~6_combout )

	.dataa(!\home|f.01~q ),
	.datab(!\home|Equal7~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal4~0 .extended_lut = "off";
defparam \home|Equal4~0 .lut_mask = 64'h4444444444444444;
defparam \home|Equal4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m2[17]~0 (
// Equation(s):
// \home|m2[17]~0_combout  = ( !\home|Equal7~7_combout  & ( \home|Equal4~0_combout  & ( (!\ymin~input_o  & (\homey~input_o  & ((!\homex~input_o ) # (\xmin~input_o )))) ) ) ) # ( \home|Equal7~7_combout  & ( !\home|Equal4~0_combout  & ( (!\xmin~input_o  & 
// \homex~input_o ) ) ) ) # ( !\home|Equal7~7_combout  & ( !\home|Equal4~0_combout  & ( (!\xmin~input_o  & (((!\ymin~input_o  & \homey~input_o )) # (\homex~input_o ))) # (\xmin~input_o  & (((!\ymin~input_o  & \homey~input_o )))) ) ) )

	.dataa(!\xmin~input_o ),
	.datab(!\homex~input_o ),
	.datac(!\ymin~input_o ),
	.datad(!\homey~input_o ),
	.datae(!\home|Equal7~7_combout ),
	.dataf(!\home|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m2[17]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m2[17]~0 .extended_lut = "off";
defparam \home|m2[17]~0 .lut_mask = 64'h22F2222200D00000;
defparam \home|m2[17]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add4~21 (
// Equation(s):
// \home|Add4~21_sumout  = SUM(( (\home|f.01~q  & \home|m2 [0]) ) + ( VCC ) + ( !VCC ))
// \home|Add4~22  = CARRY(( (\home|f.01~q  & \home|m2 [0]) ) + ( VCC ) + ( !VCC ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add4~21_sumout ),
	.cout(\home|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \home|Add4~21 .extended_lut = "off";
defparam \home|Add4~21 .lut_mask = 64'h0000000000000055;
defparam \home|Add4~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add7~21 (
// Equation(s):
// \home|Add7~21_sumout  = SUM(( (\home|f.10~q  & \home|m2 [0]) ) + ( VCC ) + ( !VCC ))
// \home|Add7~22  = CARRY(( (\home|f.10~q  & \home|m2 [0]) ) + ( VCC ) + ( !VCC ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add7~21_sumout ),
	.cout(\home|Add7~22 ),
	.shareout());
// synopsys translate_off
defparam \home|Add7~21 .extended_lut = "off";
defparam \home|Add7~21 .lut_mask = 64'h0000000000000055;
defparam \home|Add7~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m2~7 (
// Equation(s):
// \home|m2~7_combout  = ( \home|Add7~21_sumout  & ( (!\home|m2[17]~0_combout  & ((!\home|always1~0_combout ) # ((\home|Add4~21_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[0]~input_o )))) ) ) # ( !\home|Add7~21_sumout  & ( 
// (!\home|m2[17]~0_combout  & (\home|always1~0_combout  & ((\home|Add4~21_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[0]~input_o )))) ) )

	.dataa(!\home|always1~0_combout ),
	.datab(!\stepper_speed_2[0]~input_o ),
	.datac(!\home|m2[17]~0_combout ),
	.datad(!\home|Add4~21_sumout ),
	.datae(!\home|Add7~21_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m2~7 .extended_lut = "off";
defparam \home|m2~7 .lut_mask = 64'h0353A3F30353A3F3;
defparam \home|m2~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|f~10 (
// Equation(s):
// \home|f~10_combout  = !\home|always1~0_combout  $ (\home|always1~1_combout )

	.dataa(!\home|always1~0_combout ),
	.datab(!\home|always1~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|f~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|f~10 .extended_lut = "off";
defparam \home|f~10 .lut_mask = 64'h9999999999999999;
defparam \home|f~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m2[23]~2 (
// Equation(s):
// \home|m2[23]~2_combout  = (\start_homing~input_o  & ((!\home|always1~2_combout ) # (\home|f.00~q )))

	.dataa(!\start_homing~input_o ),
	.datab(!\home|always1~2_combout ),
	.datac(!\home|f.00~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m2[23]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m2[23]~2 .extended_lut = "off";
defparam \home|m2[23]~2 .lut_mask = 64'h4545454545454545;
defparam \home|m2[23]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m2[0] (
	.clk(\clk~input_o ),
	.d(\home|m2~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|f~10_combout ),
	.sload(gnd),
	.ena(\home|m2[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m2[0] .is_wysiwyg = "true";
defparam \home|m2[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add4~13 (
// Equation(s):
// \home|Add4~13_sumout  = SUM(( (\home|f.01~q  & \home|m2 [1]) ) + ( VCC ) + ( \home|Add4~22  ))
// \home|Add4~14  = CARRY(( (\home|f.01~q  & \home|m2 [1]) ) + ( VCC ) + ( \home|Add4~22  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add4~13_sumout ),
	.cout(\home|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \home|Add4~13 .extended_lut = "off";
defparam \home|Add4~13 .lut_mask = 64'h0000000000000055;
defparam \home|Add4~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add7~13 (
// Equation(s):
// \home|Add7~13_sumout  = SUM(( (\home|f.10~q  & \home|m2 [1]) ) + ( VCC ) + ( \home|Add7~22  ))
// \home|Add7~14  = CARRY(( (\home|f.10~q  & \home|m2 [1]) ) + ( VCC ) + ( \home|Add7~22  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add7~13_sumout ),
	.cout(\home|Add7~14 ),
	.shareout());
// synopsys translate_off
defparam \home|Add7~13 .extended_lut = "off";
defparam \home|Add7~13 .lut_mask = 64'h0000000000000055;
defparam \home|Add7~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m2~5 (
// Equation(s):
// \home|m2~5_combout  = ( \home|Add7~13_sumout  & ( (!\home|m2[17]~0_combout  & ((!\home|always1~0_combout ) # ((\home|Add4~13_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[1]~input_o )))) ) ) # ( !\home|Add7~13_sumout  & ( 
// (!\home|m2[17]~0_combout  & (\home|always1~0_combout  & ((\home|Add4~13_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[1]~input_o )))) ) )

	.dataa(!\home|always1~0_combout ),
	.datab(!\stepper_speed_2[1]~input_o ),
	.datac(!\home|m2[17]~0_combout ),
	.datad(!\home|Add4~13_sumout ),
	.datae(!\home|Add7~13_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m2~5 .extended_lut = "off";
defparam \home|m2~5 .lut_mask = 64'h0353A3F30353A3F3;
defparam \home|m2~5 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m2[1] (
	.clk(\clk~input_o ),
	.d(\home|m2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|f~10_combout ),
	.sload(gnd),
	.ena(\home|m2[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m2[1] .is_wysiwyg = "true";
defparam \home|m2[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add4~9 (
// Equation(s):
// \home|Add4~9_sumout  = SUM(( (\home|f.01~q  & \home|m2 [2]) ) + ( VCC ) + ( \home|Add4~14  ))
// \home|Add4~10  = CARRY(( (\home|f.01~q  & \home|m2 [2]) ) + ( VCC ) + ( \home|Add4~14  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add4~9_sumout ),
	.cout(\home|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \home|Add4~9 .extended_lut = "off";
defparam \home|Add4~9 .lut_mask = 64'h0000000000000055;
defparam \home|Add4~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add7~9 (
// Equation(s):
// \home|Add7~9_sumout  = SUM(( (\home|f.10~q  & \home|m2 [2]) ) + ( VCC ) + ( \home|Add7~14  ))
// \home|Add7~10  = CARRY(( (\home|f.10~q  & \home|m2 [2]) ) + ( VCC ) + ( \home|Add7~14  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add7~9_sumout ),
	.cout(\home|Add7~10 ),
	.shareout());
// synopsys translate_off
defparam \home|Add7~9 .extended_lut = "off";
defparam \home|Add7~9 .lut_mask = 64'h0000000000000055;
defparam \home|Add7~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m2~4 (
// Equation(s):
// \home|m2~4_combout  = ( \home|Add7~9_sumout  & ( (!\home|m2[17]~0_combout  & ((!\home|always1~0_combout ) # ((\home|Add4~9_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[2]~input_o )))) ) ) # ( !\home|Add7~9_sumout  & ( 
// (!\home|m2[17]~0_combout  & (\home|always1~0_combout  & ((\home|Add4~9_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[2]~input_o )))) ) )

	.dataa(!\home|always1~0_combout ),
	.datab(!\stepper_speed_2[2]~input_o ),
	.datac(!\home|m2[17]~0_combout ),
	.datad(!\home|Add4~9_sumout ),
	.datae(!\home|Add7~9_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m2~4 .extended_lut = "off";
defparam \home|m2~4 .lut_mask = 64'h0353A3F30353A3F3;
defparam \home|m2~4 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m2[2] (
	.clk(\clk~input_o ),
	.d(\home|m2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|f~10_combout ),
	.sload(gnd),
	.ena(\home|m2[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m2[2] .is_wysiwyg = "true";
defparam \home|m2[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add4~53 (
// Equation(s):
// \home|Add4~53_sumout  = SUM(( (\home|f.01~q  & \home|m2 [3]) ) + ( VCC ) + ( \home|Add4~10  ))
// \home|Add4~54  = CARRY(( (\home|f.01~q  & \home|m2 [3]) ) + ( VCC ) + ( \home|Add4~10  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add4~53_sumout ),
	.cout(\home|Add4~54 ),
	.shareout());
// synopsys translate_off
defparam \home|Add4~53 .extended_lut = "off";
defparam \home|Add4~53 .lut_mask = 64'h0000000000000055;
defparam \home|Add4~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add7~53 (
// Equation(s):
// \home|Add7~53_sumout  = SUM(( (\home|f.10~q  & \home|m2 [3]) ) + ( VCC ) + ( \home|Add7~10  ))
// \home|Add7~54  = CARRY(( (\home|f.10~q  & \home|m2 [3]) ) + ( VCC ) + ( \home|Add7~10  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add7~53_sumout ),
	.cout(\home|Add7~54 ),
	.shareout());
// synopsys translate_off
defparam \home|Add7~53 .extended_lut = "off";
defparam \home|Add7~53 .lut_mask = 64'h0000000000000055;
defparam \home|Add7~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m2~15 (
// Equation(s):
// \home|m2~15_combout  = ( \home|Add7~53_sumout  & ( (!\home|m2[17]~0_combout  & ((!\home|always1~0_combout ) # ((\home|Add4~53_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[3]~input_o )))) ) ) # ( !\home|Add7~53_sumout  & ( 
// (!\home|m2[17]~0_combout  & (\home|always1~0_combout  & ((\home|Add4~53_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[3]~input_o )))) ) )

	.dataa(!\home|always1~0_combout ),
	.datab(!\stepper_speed_2[3]~input_o ),
	.datac(!\home|m2[17]~0_combout ),
	.datad(!\home|Add4~53_sumout ),
	.datae(!\home|Add7~53_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m2~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m2~15 .extended_lut = "off";
defparam \home|m2~15 .lut_mask = 64'h0353A3F30353A3F3;
defparam \home|m2~15 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m2[3] (
	.clk(\clk~input_o ),
	.d(\home|m2~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|f~10_combout ),
	.sload(gnd),
	.ena(\home|m2[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m2[3] .is_wysiwyg = "true";
defparam \home|m2[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add4~49 (
// Equation(s):
// \home|Add4~49_sumout  = SUM(( (\home|f.01~q  & \home|m2 [4]) ) + ( VCC ) + ( \home|Add4~54  ))
// \home|Add4~50  = CARRY(( (\home|f.01~q  & \home|m2 [4]) ) + ( VCC ) + ( \home|Add4~54  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add4~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add4~49_sumout ),
	.cout(\home|Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \home|Add4~49 .extended_lut = "off";
defparam \home|Add4~49 .lut_mask = 64'h0000000000000055;
defparam \home|Add4~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add7~49 (
// Equation(s):
// \home|Add7~49_sumout  = SUM(( (\home|f.10~q  & \home|m2 [4]) ) + ( VCC ) + ( \home|Add7~54  ))
// \home|Add7~50  = CARRY(( (\home|f.10~q  & \home|m2 [4]) ) + ( VCC ) + ( \home|Add7~54  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add7~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add7~49_sumout ),
	.cout(\home|Add7~50 ),
	.shareout());
// synopsys translate_off
defparam \home|Add7~49 .extended_lut = "off";
defparam \home|Add7~49 .lut_mask = 64'h0000000000000055;
defparam \home|Add7~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m2~14 (
// Equation(s):
// \home|m2~14_combout  = ( \home|Add7~49_sumout  & ( (!\home|m2[17]~0_combout  & ((!\home|always1~0_combout ) # ((\home|Add4~49_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[4]~input_o )))) ) ) # ( !\home|Add7~49_sumout  & ( 
// (!\home|m2[17]~0_combout  & (\home|always1~0_combout  & ((\home|Add4~49_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[4]~input_o )))) ) )

	.dataa(!\home|always1~0_combout ),
	.datab(!\stepper_speed_2[4]~input_o ),
	.datac(!\home|m2[17]~0_combout ),
	.datad(!\home|Add4~49_sumout ),
	.datae(!\home|Add7~49_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m2~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m2~14 .extended_lut = "off";
defparam \home|m2~14 .lut_mask = 64'h0353A3F30353A3F3;
defparam \home|m2~14 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m2[4] (
	.clk(\clk~input_o ),
	.d(\home|m2~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|f~10_combout ),
	.sload(gnd),
	.ena(\home|m2[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m2[4] .is_wysiwyg = "true";
defparam \home|m2[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add4~45 (
// Equation(s):
// \home|Add4~45_sumout  = SUM(( (\home|f.01~q  & \home|m2 [5]) ) + ( VCC ) + ( \home|Add4~50  ))
// \home|Add4~46  = CARRY(( (\home|f.01~q  & \home|m2 [5]) ) + ( VCC ) + ( \home|Add4~50  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add4~45_sumout ),
	.cout(\home|Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \home|Add4~45 .extended_lut = "off";
defparam \home|Add4~45 .lut_mask = 64'h0000000000000055;
defparam \home|Add4~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add7~45 (
// Equation(s):
// \home|Add7~45_sumout  = SUM(( (\home|f.10~q  & \home|m2 [5]) ) + ( VCC ) + ( \home|Add7~50  ))
// \home|Add7~46  = CARRY(( (\home|f.10~q  & \home|m2 [5]) ) + ( VCC ) + ( \home|Add7~50  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add7~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add7~45_sumout ),
	.cout(\home|Add7~46 ),
	.shareout());
// synopsys translate_off
defparam \home|Add7~45 .extended_lut = "off";
defparam \home|Add7~45 .lut_mask = 64'h0000000000000055;
defparam \home|Add7~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m2~13 (
// Equation(s):
// \home|m2~13_combout  = ( \home|Add7~45_sumout  & ( (!\home|m2[17]~0_combout  & ((!\home|always1~0_combout ) # ((\home|Add4~45_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[5]~input_o )))) ) ) # ( !\home|Add7~45_sumout  & ( 
// (!\home|m2[17]~0_combout  & (\home|always1~0_combout  & ((\home|Add4~45_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[5]~input_o )))) ) )

	.dataa(!\home|always1~0_combout ),
	.datab(!\stepper_speed_2[5]~input_o ),
	.datac(!\home|m2[17]~0_combout ),
	.datad(!\home|Add4~45_sumout ),
	.datae(!\home|Add7~45_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m2~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m2~13 .extended_lut = "off";
defparam \home|m2~13 .lut_mask = 64'h0353A3F30353A3F3;
defparam \home|m2~13 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m2[5] (
	.clk(\clk~input_o ),
	.d(\home|m2~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|f~10_combout ),
	.sload(gnd),
	.ena(\home|m2[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m2[5] .is_wysiwyg = "true";
defparam \home|m2[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add4~37 (
// Equation(s):
// \home|Add4~37_sumout  = SUM(( (\home|f.01~q  & \home|m2 [6]) ) + ( VCC ) + ( \home|Add4~46  ))
// \home|Add4~38  = CARRY(( (\home|f.01~q  & \home|m2 [6]) ) + ( VCC ) + ( \home|Add4~46  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add4~37_sumout ),
	.cout(\home|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \home|Add4~37 .extended_lut = "off";
defparam \home|Add4~37 .lut_mask = 64'h0000000000000055;
defparam \home|Add4~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add7~37 (
// Equation(s):
// \home|Add7~37_sumout  = SUM(( (\home|f.10~q  & \home|m2 [6]) ) + ( VCC ) + ( \home|Add7~46  ))
// \home|Add7~38  = CARRY(( (\home|f.10~q  & \home|m2 [6]) ) + ( VCC ) + ( \home|Add7~46  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add7~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add7~37_sumout ),
	.cout(\home|Add7~38 ),
	.shareout());
// synopsys translate_off
defparam \home|Add7~37 .extended_lut = "off";
defparam \home|Add7~37 .lut_mask = 64'h0000000000000055;
defparam \home|Add7~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m2~11 (
// Equation(s):
// \home|m2~11_combout  = ( \home|Add7~37_sumout  & ( (!\home|m2[17]~0_combout  & ((!\home|always1~0_combout ) # ((\home|Add4~37_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[6]~input_o )))) ) ) # ( !\home|Add7~37_sumout  & ( 
// (!\home|m2[17]~0_combout  & (\home|always1~0_combout  & ((\home|Add4~37_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[6]~input_o )))) ) )

	.dataa(!\home|always1~0_combout ),
	.datab(!\stepper_speed_2[6]~input_o ),
	.datac(!\home|m2[17]~0_combout ),
	.datad(!\home|Add4~37_sumout ),
	.datae(!\home|Add7~37_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m2~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m2~11 .extended_lut = "off";
defparam \home|m2~11 .lut_mask = 64'h0353A3F30353A3F3;
defparam \home|m2~11 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m2[6] (
	.clk(\clk~input_o ),
	.d(\home|m2~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|f~10_combout ),
	.sload(gnd),
	.ena(\home|m2[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m2[6] .is_wysiwyg = "true";
defparam \home|m2[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add4~33 (
// Equation(s):
// \home|Add4~33_sumout  = SUM(( (\home|f.01~q  & \home|m2 [7]) ) + ( VCC ) + ( \home|Add4~38  ))
// \home|Add4~34  = CARRY(( (\home|f.01~q  & \home|m2 [7]) ) + ( VCC ) + ( \home|Add4~38  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add4~33_sumout ),
	.cout(\home|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \home|Add4~33 .extended_lut = "off";
defparam \home|Add4~33 .lut_mask = 64'h0000000000000055;
defparam \home|Add4~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add7~33 (
// Equation(s):
// \home|Add7~33_sumout  = SUM(( (\home|f.10~q  & \home|m2 [7]) ) + ( VCC ) + ( \home|Add7~38  ))
// \home|Add7~34  = CARRY(( (\home|f.10~q  & \home|m2 [7]) ) + ( VCC ) + ( \home|Add7~38  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add7~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add7~33_sumout ),
	.cout(\home|Add7~34 ),
	.shareout());
// synopsys translate_off
defparam \home|Add7~33 .extended_lut = "off";
defparam \home|Add7~33 .lut_mask = 64'h0000000000000055;
defparam \home|Add7~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m2~10 (
// Equation(s):
// \home|m2~10_combout  = ( \home|Add7~33_sumout  & ( (!\home|m2[17]~0_combout  & ((!\home|always1~0_combout ) # ((\home|Add4~33_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[7]~input_o )))) ) ) # ( !\home|Add7~33_sumout  & ( 
// (!\home|m2[17]~0_combout  & (\home|always1~0_combout  & ((\home|Add4~33_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[7]~input_o )))) ) )

	.dataa(!\home|always1~0_combout ),
	.datab(!\stepper_speed_2[7]~input_o ),
	.datac(!\home|m2[17]~0_combout ),
	.datad(!\home|Add4~33_sumout ),
	.datae(!\home|Add7~33_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m2~10 .extended_lut = "off";
defparam \home|m2~10 .lut_mask = 64'h0353A3F30353A3F3;
defparam \home|m2~10 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m2[7] (
	.clk(\clk~input_o ),
	.d(\home|m2~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|f~10_combout ),
	.sload(gnd),
	.ena(\home|m2[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m2[7] .is_wysiwyg = "true";
defparam \home|m2[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add4~65 (
// Equation(s):
// \home|Add4~65_sumout  = SUM(( (\home|f.01~q  & \home|m2 [8]) ) + ( VCC ) + ( \home|Add4~34  ))
// \home|Add4~66  = CARRY(( (\home|f.01~q  & \home|m2 [8]) ) + ( VCC ) + ( \home|Add4~34  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add4~65_sumout ),
	.cout(\home|Add4~66 ),
	.shareout());
// synopsys translate_off
defparam \home|Add4~65 .extended_lut = "off";
defparam \home|Add4~65 .lut_mask = 64'h0000000000000055;
defparam \home|Add4~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add7~65 (
// Equation(s):
// \home|Add7~65_sumout  = SUM(( (\home|f.10~q  & \home|m2 [8]) ) + ( VCC ) + ( \home|Add7~34  ))
// \home|Add7~66  = CARRY(( (\home|f.10~q  & \home|m2 [8]) ) + ( VCC ) + ( \home|Add7~34  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add7~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add7~65_sumout ),
	.cout(\home|Add7~66 ),
	.shareout());
// synopsys translate_off
defparam \home|Add7~65 .extended_lut = "off";
defparam \home|Add7~65 .lut_mask = 64'h0000000000000055;
defparam \home|Add7~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m2~18 (
// Equation(s):
// \home|m2~18_combout  = ( \home|Add7~65_sumout  & ( (!\home|m2[17]~0_combout  & ((!\home|always1~0_combout ) # ((\home|Add4~65_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[8]~input_o )))) ) ) # ( !\home|Add7~65_sumout  & ( 
// (!\home|m2[17]~0_combout  & (\home|always1~0_combout  & ((\home|Add4~65_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[8]~input_o )))) ) )

	.dataa(!\home|always1~0_combout ),
	.datab(!\stepper_speed_2[8]~input_o ),
	.datac(!\home|m2[17]~0_combout ),
	.datad(!\home|Add4~65_sumout ),
	.datae(!\home|Add7~65_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m2~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m2~18 .extended_lut = "off";
defparam \home|m2~18 .lut_mask = 64'h0353A3F30353A3F3;
defparam \home|m2~18 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m2[8] (
	.clk(\clk~input_o ),
	.d(\home|m2~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|f~10_combout ),
	.sload(gnd),
	.ena(\home|m2[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m2[8] .is_wysiwyg = "true";
defparam \home|m2[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add4~77 (
// Equation(s):
// \home|Add4~77_sumout  = SUM(( (\home|f.01~q  & \home|m2 [9]) ) + ( VCC ) + ( \home|Add4~66  ))
// \home|Add4~78  = CARRY(( (\home|f.01~q  & \home|m2 [9]) ) + ( VCC ) + ( \home|Add4~66  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add4~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add4~77_sumout ),
	.cout(\home|Add4~78 ),
	.shareout());
// synopsys translate_off
defparam \home|Add4~77 .extended_lut = "off";
defparam \home|Add4~77 .lut_mask = 64'h0000000000000055;
defparam \home|Add4~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add7~77 (
// Equation(s):
// \home|Add7~77_sumout  = SUM(( (\home|f.10~q  & \home|m2 [9]) ) + ( VCC ) + ( \home|Add7~66  ))
// \home|Add7~78  = CARRY(( (\home|f.10~q  & \home|m2 [9]) ) + ( VCC ) + ( \home|Add7~66  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add7~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add7~77_sumout ),
	.cout(\home|Add7~78 ),
	.shareout());
// synopsys translate_off
defparam \home|Add7~77 .extended_lut = "off";
defparam \home|Add7~77 .lut_mask = 64'h0000000000000055;
defparam \home|Add7~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m2~21 (
// Equation(s):
// \home|m2~21_combout  = ( \home|Add7~77_sumout  & ( (!\home|m2[17]~0_combout  & ((!\home|always1~0_combout ) # ((\home|Add4~77_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[9]~input_o )))) ) ) # ( !\home|Add7~77_sumout  & ( 
// (!\home|m2[17]~0_combout  & (\home|always1~0_combout  & ((\home|Add4~77_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[9]~input_o )))) ) )

	.dataa(!\home|always1~0_combout ),
	.datab(!\stepper_speed_2[9]~input_o ),
	.datac(!\home|m2[17]~0_combout ),
	.datad(!\home|Add4~77_sumout ),
	.datae(!\home|Add7~77_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m2~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m2~21 .extended_lut = "off";
defparam \home|m2~21 .lut_mask = 64'h0353A3F30353A3F3;
defparam \home|m2~21 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m2[9] (
	.clk(\clk~input_o ),
	.d(\home|m2~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|f~10_combout ),
	.sload(gnd),
	.ena(\home|m2[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m2[9] .is_wysiwyg = "true";
defparam \home|m2[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add4~5 (
// Equation(s):
// \home|Add4~5_sumout  = SUM(( (\home|f.01~q  & \home|m2 [10]) ) + ( VCC ) + ( \home|Add4~78  ))
// \home|Add4~6  = CARRY(( (\home|f.01~q  & \home|m2 [10]) ) + ( VCC ) + ( \home|Add4~78  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add4~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add4~5_sumout ),
	.cout(\home|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \home|Add4~5 .extended_lut = "off";
defparam \home|Add4~5 .lut_mask = 64'h0000000000000055;
defparam \home|Add4~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add7~5 (
// Equation(s):
// \home|Add7~5_sumout  = SUM(( (\home|f.10~q  & \home|m2 [10]) ) + ( VCC ) + ( \home|Add7~78  ))
// \home|Add7~6  = CARRY(( (\home|f.10~q  & \home|m2 [10]) ) + ( VCC ) + ( \home|Add7~78  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add7~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add7~5_sumout ),
	.cout(\home|Add7~6 ),
	.shareout());
// synopsys translate_off
defparam \home|Add7~5 .extended_lut = "off";
defparam \home|Add7~5 .lut_mask = 64'h0000000000000055;
defparam \home|Add7~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m2~3 (
// Equation(s):
// \home|m2~3_combout  = ( \home|Add7~5_sumout  & ( (!\home|m2[17]~0_combout  & ((!\home|always1~0_combout ) # ((\home|Add4~5_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[10]~input_o )))) ) ) # ( !\home|Add7~5_sumout  & ( 
// (!\home|m2[17]~0_combout  & (\home|always1~0_combout  & ((\home|Add4~5_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[10]~input_o )))) ) )

	.dataa(!\home|always1~0_combout ),
	.datab(!\stepper_speed_2[10]~input_o ),
	.datac(!\home|m2[17]~0_combout ),
	.datad(!\home|Add4~5_sumout ),
	.datae(!\home|Add7~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m2~3 .extended_lut = "off";
defparam \home|m2~3 .lut_mask = 64'h0353A3F30353A3F3;
defparam \home|m2~3 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m2[10] (
	.clk(\clk~input_o ),
	.d(\home|m2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|f~10_combout ),
	.sload(gnd),
	.ena(\home|m2[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m2[10] .is_wysiwyg = "true";
defparam \home|m2[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add4~41 (
// Equation(s):
// \home|Add4~41_sumout  = SUM(( (\home|f.01~q  & \home|m2 [11]) ) + ( VCC ) + ( \home|Add4~6  ))
// \home|Add4~42  = CARRY(( (\home|f.01~q  & \home|m2 [11]) ) + ( VCC ) + ( \home|Add4~6  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add4~41_sumout ),
	.cout(\home|Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \home|Add4~41 .extended_lut = "off";
defparam \home|Add4~41 .lut_mask = 64'h0000000000000055;
defparam \home|Add4~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add7~41 (
// Equation(s):
// \home|Add7~41_sumout  = SUM(( (\home|f.10~q  & \home|m2 [11]) ) + ( VCC ) + ( \home|Add7~6  ))
// \home|Add7~42  = CARRY(( (\home|f.10~q  & \home|m2 [11]) ) + ( VCC ) + ( \home|Add7~6  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add7~41_sumout ),
	.cout(\home|Add7~42 ),
	.shareout());
// synopsys translate_off
defparam \home|Add7~41 .extended_lut = "off";
defparam \home|Add7~41 .lut_mask = 64'h0000000000000055;
defparam \home|Add7~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m2~12 (
// Equation(s):
// \home|m2~12_combout  = ( \home|Add7~41_sumout  & ( (!\home|m2[17]~0_combout  & ((!\home|always1~0_combout ) # ((\home|Add4~41_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[11]~input_o )))) ) ) # ( !\home|Add7~41_sumout  & ( 
// (!\home|m2[17]~0_combout  & (\home|always1~0_combout  & ((\home|Add4~41_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[11]~input_o )))) ) )

	.dataa(!\home|always1~0_combout ),
	.datab(!\stepper_speed_2[11]~input_o ),
	.datac(!\home|m2[17]~0_combout ),
	.datad(!\home|Add4~41_sumout ),
	.datae(!\home|Add7~41_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m2~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m2~12 .extended_lut = "off";
defparam \home|m2~12 .lut_mask = 64'h0353A3F30353A3F3;
defparam \home|m2~12 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m2[11] (
	.clk(\clk~input_o ),
	.d(\home|m2~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|f~10_combout ),
	.sload(gnd),
	.ena(\home|m2[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m2[11] .is_wysiwyg = "true";
defparam \home|m2[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add4~25 (
// Equation(s):
// \home|Add4~25_sumout  = SUM(( (\home|f.01~q  & \home|m2 [12]) ) + ( VCC ) + ( \home|Add4~42  ))
// \home|Add4~26  = CARRY(( (\home|f.01~q  & \home|m2 [12]) ) + ( VCC ) + ( \home|Add4~42  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add4~25_sumout ),
	.cout(\home|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \home|Add4~25 .extended_lut = "off";
defparam \home|Add4~25 .lut_mask = 64'h0000000000000055;
defparam \home|Add4~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add7~25 (
// Equation(s):
// \home|Add7~25_sumout  = SUM(( (\home|f.10~q  & \home|m2 [12]) ) + ( VCC ) + ( \home|Add7~42  ))
// \home|Add7~26  = CARRY(( (\home|f.10~q  & \home|m2 [12]) ) + ( VCC ) + ( \home|Add7~42  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add7~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add7~25_sumout ),
	.cout(\home|Add7~26 ),
	.shareout());
// synopsys translate_off
defparam \home|Add7~25 .extended_lut = "off";
defparam \home|Add7~25 .lut_mask = 64'h0000000000000055;
defparam \home|Add7~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m2~8 (
// Equation(s):
// \home|m2~8_combout  = ( \home|Add7~25_sumout  & ( (!\home|m2[17]~0_combout  & ((!\home|always1~0_combout ) # ((\home|Add4~25_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[12]~input_o )))) ) ) # ( !\home|Add7~25_sumout  & ( 
// (!\home|m2[17]~0_combout  & (\home|always1~0_combout  & ((\home|Add4~25_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[12]~input_o )))) ) )

	.dataa(!\home|always1~0_combout ),
	.datab(!\stepper_speed_2[12]~input_o ),
	.datac(!\home|m2[17]~0_combout ),
	.datad(!\home|Add4~25_sumout ),
	.datae(!\home|Add7~25_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m2~8 .extended_lut = "off";
defparam \home|m2~8 .lut_mask = 64'h0353A3F30353A3F3;
defparam \home|m2~8 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m2[12] (
	.clk(\clk~input_o ),
	.d(\home|m2~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|f~10_combout ),
	.sload(gnd),
	.ena(\home|m2[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m2[12] .is_wysiwyg = "true";
defparam \home|m2[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add4~29 (
// Equation(s):
// \home|Add4~29_sumout  = SUM(( (\home|f.01~q  & \home|m2 [13]) ) + ( VCC ) + ( \home|Add4~26  ))
// \home|Add4~30  = CARRY(( (\home|f.01~q  & \home|m2 [13]) ) + ( VCC ) + ( \home|Add4~26  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add4~29_sumout ),
	.cout(\home|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \home|Add4~29 .extended_lut = "off";
defparam \home|Add4~29 .lut_mask = 64'h0000000000000055;
defparam \home|Add4~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add7~29 (
// Equation(s):
// \home|Add7~29_sumout  = SUM(( (\home|f.10~q  & \home|m2 [13]) ) + ( VCC ) + ( \home|Add7~26  ))
// \home|Add7~30  = CARRY(( (\home|f.10~q  & \home|m2 [13]) ) + ( VCC ) + ( \home|Add7~26  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add7~29_sumout ),
	.cout(\home|Add7~30 ),
	.shareout());
// synopsys translate_off
defparam \home|Add7~29 .extended_lut = "off";
defparam \home|Add7~29 .lut_mask = 64'h0000000000000055;
defparam \home|Add7~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m2~9 (
// Equation(s):
// \home|m2~9_combout  = ( \home|Add7~29_sumout  & ( (!\home|m2[17]~0_combout  & ((!\home|always1~0_combout ) # ((\home|Add4~29_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[13]~input_o )))) ) ) # ( !\home|Add7~29_sumout  & ( 
// (!\home|m2[17]~0_combout  & (\home|always1~0_combout  & ((\home|Add4~29_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[13]~input_o )))) ) )

	.dataa(!\home|always1~0_combout ),
	.datab(!\stepper_speed_2[13]~input_o ),
	.datac(!\home|m2[17]~0_combout ),
	.datad(!\home|Add4~29_sumout ),
	.datae(!\home|Add7~29_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m2~9 .extended_lut = "off";
defparam \home|m2~9 .lut_mask = 64'h0353A3F30353A3F3;
defparam \home|m2~9 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m2[13] (
	.clk(\clk~input_o ),
	.d(\home|m2~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|f~10_combout ),
	.sload(gnd),
	.ena(\home|m2[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m2[13] .is_wysiwyg = "true";
defparam \home|m2[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add4~73 (
// Equation(s):
// \home|Add4~73_sumout  = SUM(( (\home|f.01~q  & \home|m2 [14]) ) + ( VCC ) + ( \home|Add4~30  ))
// \home|Add4~74  = CARRY(( (\home|f.01~q  & \home|m2 [14]) ) + ( VCC ) + ( \home|Add4~30  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add4~73_sumout ),
	.cout(\home|Add4~74 ),
	.shareout());
// synopsys translate_off
defparam \home|Add4~73 .extended_lut = "off";
defparam \home|Add4~73 .lut_mask = 64'h0000000000000055;
defparam \home|Add4~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add7~73 (
// Equation(s):
// \home|Add7~73_sumout  = SUM(( (\home|f.10~q  & \home|m2 [14]) ) + ( VCC ) + ( \home|Add7~30  ))
// \home|Add7~74  = CARRY(( (\home|f.10~q  & \home|m2 [14]) ) + ( VCC ) + ( \home|Add7~30  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add7~73_sumout ),
	.cout(\home|Add7~74 ),
	.shareout());
// synopsys translate_off
defparam \home|Add7~73 .extended_lut = "off";
defparam \home|Add7~73 .lut_mask = 64'h0000000000000055;
defparam \home|Add7~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m2~20 (
// Equation(s):
// \home|m2~20_combout  = ( \home|Add7~73_sumout  & ( (!\home|m2[17]~0_combout  & ((!\home|always1~0_combout ) # ((\home|Add4~73_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[14]~input_o )))) ) ) # ( !\home|Add7~73_sumout  & ( 
// (!\home|m2[17]~0_combout  & (\home|always1~0_combout  & ((\home|Add4~73_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[14]~input_o )))) ) )

	.dataa(!\home|always1~0_combout ),
	.datab(!\stepper_speed_2[14]~input_o ),
	.datac(!\home|m2[17]~0_combout ),
	.datad(!\home|Add4~73_sumout ),
	.datae(!\home|Add7~73_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m2~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m2~20 .extended_lut = "off";
defparam \home|m2~20 .lut_mask = 64'h0353A3F30353A3F3;
defparam \home|m2~20 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m2[14] (
	.clk(\clk~input_o ),
	.d(\home|m2~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|f~10_combout ),
	.sload(gnd),
	.ena(\home|m2[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m2[14] .is_wysiwyg = "true";
defparam \home|m2[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add4~17 (
// Equation(s):
// \home|Add4~17_sumout  = SUM(( (\home|f.01~q  & \home|m2 [15]) ) + ( VCC ) + ( \home|Add4~74  ))
// \home|Add4~18  = CARRY(( (\home|f.01~q  & \home|m2 [15]) ) + ( VCC ) + ( \home|Add4~74  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add4~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add4~17_sumout ),
	.cout(\home|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \home|Add4~17 .extended_lut = "off";
defparam \home|Add4~17 .lut_mask = 64'h0000000000000055;
defparam \home|Add4~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add7~17 (
// Equation(s):
// \home|Add7~17_sumout  = SUM(( (\home|f.10~q  & \home|m2 [15]) ) + ( VCC ) + ( \home|Add7~74  ))
// \home|Add7~18  = CARRY(( (\home|f.10~q  & \home|m2 [15]) ) + ( VCC ) + ( \home|Add7~74  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add7~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add7~17_sumout ),
	.cout(\home|Add7~18 ),
	.shareout());
// synopsys translate_off
defparam \home|Add7~17 .extended_lut = "off";
defparam \home|Add7~17 .lut_mask = 64'h0000000000000055;
defparam \home|Add7~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m2~6 (
// Equation(s):
// \home|m2~6_combout  = ( \home|Add7~17_sumout  & ( (!\home|m2[17]~0_combout  & ((!\home|always1~0_combout ) # ((\home|Add4~17_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[15]~input_o )))) ) ) # ( !\home|Add7~17_sumout  & ( 
// (!\home|m2[17]~0_combout  & (\home|always1~0_combout  & ((\home|Add4~17_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[15]~input_o )))) ) )

	.dataa(!\home|always1~0_combout ),
	.datab(!\stepper_speed_2[15]~input_o ),
	.datac(!\home|m2[17]~0_combout ),
	.datad(!\home|Add4~17_sumout ),
	.datae(!\home|Add7~17_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m2~6 .extended_lut = "off";
defparam \home|m2~6 .lut_mask = 64'h0353A3F30353A3F3;
defparam \home|m2~6 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m2[15] (
	.clk(\clk~input_o ),
	.d(\home|m2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|f~10_combout ),
	.sload(gnd),
	.ena(\home|m2[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m2[15] .is_wysiwyg = "true";
defparam \home|m2[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add4~69 (
// Equation(s):
// \home|Add4~69_sumout  = SUM(( (\home|f.01~q  & \home|m2 [16]) ) + ( VCC ) + ( \home|Add4~18  ))
// \home|Add4~70  = CARRY(( (\home|f.01~q  & \home|m2 [16]) ) + ( VCC ) + ( \home|Add4~18  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add4~69_sumout ),
	.cout(\home|Add4~70 ),
	.shareout());
// synopsys translate_off
defparam \home|Add4~69 .extended_lut = "off";
defparam \home|Add4~69 .lut_mask = 64'h0000000000000055;
defparam \home|Add4~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add7~69 (
// Equation(s):
// \home|Add7~69_sumout  = SUM(( (\home|f.10~q  & \home|m2 [16]) ) + ( VCC ) + ( \home|Add7~18  ))
// \home|Add7~70  = CARRY(( (\home|f.10~q  & \home|m2 [16]) ) + ( VCC ) + ( \home|Add7~18  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add7~69_sumout ),
	.cout(\home|Add7~70 ),
	.shareout());
// synopsys translate_off
defparam \home|Add7~69 .extended_lut = "off";
defparam \home|Add7~69 .lut_mask = 64'h0000000000000055;
defparam \home|Add7~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m2~19 (
// Equation(s):
// \home|m2~19_combout  = ( \home|Add7~69_sumout  & ( (!\home|m2[17]~0_combout  & ((!\home|always1~0_combout ) # ((\home|Add4~69_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[16]~input_o )))) ) ) # ( !\home|Add7~69_sumout  & ( 
// (!\home|m2[17]~0_combout  & (\home|always1~0_combout  & ((\home|Add4~69_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[16]~input_o )))) ) )

	.dataa(!\home|always1~0_combout ),
	.datab(!\stepper_speed_2[16]~input_o ),
	.datac(!\home|m2[17]~0_combout ),
	.datad(!\home|Add4~69_sumout ),
	.datae(!\home|Add7~69_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m2~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m2~19 .extended_lut = "off";
defparam \home|m2~19 .lut_mask = 64'h0353A3F30353A3F3;
defparam \home|m2~19 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m2[16] (
	.clk(\clk~input_o ),
	.d(\home|m2~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|f~10_combout ),
	.sload(gnd),
	.ena(\home|m2[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m2[16] .is_wysiwyg = "true";
defparam \home|m2[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add4~81 (
// Equation(s):
// \home|Add4~81_sumout  = SUM(( (\home|f.01~q  & \home|m2 [17]) ) + ( VCC ) + ( \home|Add4~70  ))
// \home|Add4~82  = CARRY(( (\home|f.01~q  & \home|m2 [17]) ) + ( VCC ) + ( \home|Add4~70  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add4~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add4~81_sumout ),
	.cout(\home|Add4~82 ),
	.shareout());
// synopsys translate_off
defparam \home|Add4~81 .extended_lut = "off";
defparam \home|Add4~81 .lut_mask = 64'h0000000000000055;
defparam \home|Add4~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add7~81 (
// Equation(s):
// \home|Add7~81_sumout  = SUM(( (\home|f.10~q  & \home|m2 [17]) ) + ( VCC ) + ( \home|Add7~70  ))
// \home|Add7~82  = CARRY(( (\home|f.10~q  & \home|m2 [17]) ) + ( VCC ) + ( \home|Add7~70  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add7~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add7~81_sumout ),
	.cout(\home|Add7~82 ),
	.shareout());
// synopsys translate_off
defparam \home|Add7~81 .extended_lut = "off";
defparam \home|Add7~81 .lut_mask = 64'h0000000000000055;
defparam \home|Add7~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m2~22 (
// Equation(s):
// \home|m2~22_combout  = ( \home|Add7~81_sumout  & ( (!\home|m2[17]~0_combout  & ((!\home|always1~0_combout ) # ((\home|Add4~81_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[17]~input_o )))) ) ) # ( !\home|Add7~81_sumout  & ( 
// (!\home|m2[17]~0_combout  & (\home|always1~0_combout  & ((\home|Add4~81_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[17]~input_o )))) ) )

	.dataa(!\home|always1~0_combout ),
	.datab(!\stepper_speed_2[17]~input_o ),
	.datac(!\home|m2[17]~0_combout ),
	.datad(!\home|Add4~81_sumout ),
	.datae(!\home|Add7~81_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m2~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m2~22 .extended_lut = "off";
defparam \home|m2~22 .lut_mask = 64'h0353A3F30353A3F3;
defparam \home|m2~22 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m2[17] (
	.clk(\clk~input_o ),
	.d(\home|m2~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|f~10_combout ),
	.sload(gnd),
	.ena(\home|m2[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m2[17] .is_wysiwyg = "true";
defparam \home|m2[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add4~85 (
// Equation(s):
// \home|Add4~85_sumout  = SUM(( (\home|f.01~q  & \home|m2 [18]) ) + ( VCC ) + ( \home|Add4~82  ))
// \home|Add4~86  = CARRY(( (\home|f.01~q  & \home|m2 [18]) ) + ( VCC ) + ( \home|Add4~82  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add4~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add4~85_sumout ),
	.cout(\home|Add4~86 ),
	.shareout());
// synopsys translate_off
defparam \home|Add4~85 .extended_lut = "off";
defparam \home|Add4~85 .lut_mask = 64'h0000000000000055;
defparam \home|Add4~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add7~85 (
// Equation(s):
// \home|Add7~85_sumout  = SUM(( (\home|f.10~q  & \home|m2 [18]) ) + ( VCC ) + ( \home|Add7~82  ))
// \home|Add7~86  = CARRY(( (\home|f.10~q  & \home|m2 [18]) ) + ( VCC ) + ( \home|Add7~82  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add7~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add7~85_sumout ),
	.cout(\home|Add7~86 ),
	.shareout());
// synopsys translate_off
defparam \home|Add7~85 .extended_lut = "off";
defparam \home|Add7~85 .lut_mask = 64'h0000000000000055;
defparam \home|Add7~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m2~23 (
// Equation(s):
// \home|m2~23_combout  = ( \home|Add7~85_sumout  & ( (!\home|m2[17]~0_combout  & ((!\home|always1~0_combout ) # ((\home|Add4~85_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[18]~input_o )))) ) ) # ( !\home|Add7~85_sumout  & ( 
// (!\home|m2[17]~0_combout  & (\home|always1~0_combout  & ((\home|Add4~85_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[18]~input_o )))) ) )

	.dataa(!\home|always1~0_combout ),
	.datab(!\stepper_speed_2[18]~input_o ),
	.datac(!\home|m2[17]~0_combout ),
	.datad(!\home|Add4~85_sumout ),
	.datae(!\home|Add7~85_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m2~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m2~23 .extended_lut = "off";
defparam \home|m2~23 .lut_mask = 64'h0353A3F30353A3F3;
defparam \home|m2~23 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m2[18] (
	.clk(\clk~input_o ),
	.d(\home|m2~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|f~10_combout ),
	.sload(gnd),
	.ena(\home|m2[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m2[18] .is_wysiwyg = "true";
defparam \home|m2[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add4~89 (
// Equation(s):
// \home|Add4~89_sumout  = SUM(( (\home|f.01~q  & \home|m2 [19]) ) + ( VCC ) + ( \home|Add4~86  ))
// \home|Add4~90  = CARRY(( (\home|f.01~q  & \home|m2 [19]) ) + ( VCC ) + ( \home|Add4~86  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add4~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add4~89_sumout ),
	.cout(\home|Add4~90 ),
	.shareout());
// synopsys translate_off
defparam \home|Add4~89 .extended_lut = "off";
defparam \home|Add4~89 .lut_mask = 64'h0000000000000055;
defparam \home|Add4~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add7~89 (
// Equation(s):
// \home|Add7~89_sumout  = SUM(( (\home|f.10~q  & \home|m2 [19]) ) + ( VCC ) + ( \home|Add7~86  ))
// \home|Add7~90  = CARRY(( (\home|f.10~q  & \home|m2 [19]) ) + ( VCC ) + ( \home|Add7~86  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add7~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add7~89_sumout ),
	.cout(\home|Add7~90 ),
	.shareout());
// synopsys translate_off
defparam \home|Add7~89 .extended_lut = "off";
defparam \home|Add7~89 .lut_mask = 64'h0000000000000055;
defparam \home|Add7~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m2~24 (
// Equation(s):
// \home|m2~24_combout  = ( \home|Add7~89_sumout  & ( (!\home|m2[17]~0_combout  & ((!\home|always1~0_combout ) # ((\home|Add4~89_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[19]~input_o )))) ) ) # ( !\home|Add7~89_sumout  & ( 
// (!\home|m2[17]~0_combout  & (\home|always1~0_combout  & ((\home|Add4~89_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[19]~input_o )))) ) )

	.dataa(!\home|always1~0_combout ),
	.datab(!\stepper_speed_2[19]~input_o ),
	.datac(!\home|m2[17]~0_combout ),
	.datad(!\home|Add4~89_sumout ),
	.datae(!\home|Add7~89_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m2~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m2~24 .extended_lut = "off";
defparam \home|m2~24 .lut_mask = 64'h0353A3F30353A3F3;
defparam \home|m2~24 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m2[19] (
	.clk(\clk~input_o ),
	.d(\home|m2~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|f~10_combout ),
	.sload(gnd),
	.ena(\home|m2[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m2[19] .is_wysiwyg = "true";
defparam \home|m2[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add4~93 (
// Equation(s):
// \home|Add4~93_sumout  = SUM(( (\home|f.01~q  & \home|m2 [20]) ) + ( VCC ) + ( \home|Add4~90  ))
// \home|Add4~94  = CARRY(( (\home|f.01~q  & \home|m2 [20]) ) + ( VCC ) + ( \home|Add4~90  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add4~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add4~93_sumout ),
	.cout(\home|Add4~94 ),
	.shareout());
// synopsys translate_off
defparam \home|Add4~93 .extended_lut = "off";
defparam \home|Add4~93 .lut_mask = 64'h0000000000000055;
defparam \home|Add4~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add7~93 (
// Equation(s):
// \home|Add7~93_sumout  = SUM(( (\home|f.10~q  & \home|m2 [20]) ) + ( VCC ) + ( \home|Add7~90  ))
// \home|Add7~94  = CARRY(( (\home|f.10~q  & \home|m2 [20]) ) + ( VCC ) + ( \home|Add7~90  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add7~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add7~93_sumout ),
	.cout(\home|Add7~94 ),
	.shareout());
// synopsys translate_off
defparam \home|Add7~93 .extended_lut = "off";
defparam \home|Add7~93 .lut_mask = 64'h0000000000000055;
defparam \home|Add7~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m2~25 (
// Equation(s):
// \home|m2~25_combout  = ( \home|Add7~93_sumout  & ( (!\home|m2[17]~0_combout  & ((!\home|always1~0_combout ) # ((\home|Add4~93_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[20]~input_o )))) ) ) # ( !\home|Add7~93_sumout  & ( 
// (!\home|m2[17]~0_combout  & (\home|always1~0_combout  & ((\home|Add4~93_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[20]~input_o )))) ) )

	.dataa(!\home|always1~0_combout ),
	.datab(!\stepper_speed_2[20]~input_o ),
	.datac(!\home|m2[17]~0_combout ),
	.datad(!\home|Add4~93_sumout ),
	.datae(!\home|Add7~93_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m2~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m2~25 .extended_lut = "off";
defparam \home|m2~25 .lut_mask = 64'h0353A3F30353A3F3;
defparam \home|m2~25 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m2[20] (
	.clk(\clk~input_o ),
	.d(\home|m2~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|f~10_combout ),
	.sload(gnd),
	.ena(\home|m2[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m2[20] .is_wysiwyg = "true";
defparam \home|m2[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add4~97 (
// Equation(s):
// \home|Add4~97_sumout  = SUM(( (\home|f.01~q  & \home|m2 [21]) ) + ( VCC ) + ( \home|Add4~94  ))
// \home|Add4~98  = CARRY(( (\home|f.01~q  & \home|m2 [21]) ) + ( VCC ) + ( \home|Add4~94  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add4~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add4~97_sumout ),
	.cout(\home|Add4~98 ),
	.shareout());
// synopsys translate_off
defparam \home|Add4~97 .extended_lut = "off";
defparam \home|Add4~97 .lut_mask = 64'h0000000000000055;
defparam \home|Add4~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add7~97 (
// Equation(s):
// \home|Add7~97_sumout  = SUM(( (\home|f.10~q  & \home|m2 [21]) ) + ( VCC ) + ( \home|Add7~94  ))
// \home|Add7~98  = CARRY(( (\home|f.10~q  & \home|m2 [21]) ) + ( VCC ) + ( \home|Add7~94  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add7~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add7~97_sumout ),
	.cout(\home|Add7~98 ),
	.shareout());
// synopsys translate_off
defparam \home|Add7~97 .extended_lut = "off";
defparam \home|Add7~97 .lut_mask = 64'h0000000000000055;
defparam \home|Add7~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m2~26 (
// Equation(s):
// \home|m2~26_combout  = ( \home|Add7~97_sumout  & ( (!\home|m2[17]~0_combout  & ((!\home|always1~0_combout ) # ((\home|Add4~97_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[21]~input_o )))) ) ) # ( !\home|Add7~97_sumout  & ( 
// (!\home|m2[17]~0_combout  & (\home|always1~0_combout  & ((\home|Add4~97_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[21]~input_o )))) ) )

	.dataa(!\home|always1~0_combout ),
	.datab(!\stepper_speed_2[21]~input_o ),
	.datac(!\home|m2[17]~0_combout ),
	.datad(!\home|Add4~97_sumout ),
	.datae(!\home|Add7~97_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m2~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m2~26 .extended_lut = "off";
defparam \home|m2~26 .lut_mask = 64'h0353A3F30353A3F3;
defparam \home|m2~26 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m2[21] (
	.clk(\clk~input_o ),
	.d(\home|m2~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|f~10_combout ),
	.sload(gnd),
	.ena(\home|m2[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m2[21] .is_wysiwyg = "true";
defparam \home|m2[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add4~101 (
// Equation(s):
// \home|Add4~101_sumout  = SUM(( (\home|f.01~q  & \home|m2 [22]) ) + ( VCC ) + ( \home|Add4~98  ))
// \home|Add4~102  = CARRY(( (\home|f.01~q  & \home|m2 [22]) ) + ( VCC ) + ( \home|Add4~98  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add4~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add4~101_sumout ),
	.cout(\home|Add4~102 ),
	.shareout());
// synopsys translate_off
defparam \home|Add4~101 .extended_lut = "off";
defparam \home|Add4~101 .lut_mask = 64'h0000000000000055;
defparam \home|Add4~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add7~101 (
// Equation(s):
// \home|Add7~101_sumout  = SUM(( (\home|f.10~q  & \home|m2 [22]) ) + ( VCC ) + ( \home|Add7~98  ))
// \home|Add7~102  = CARRY(( (\home|f.10~q  & \home|m2 [22]) ) + ( VCC ) + ( \home|Add7~98  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add7~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add7~101_sumout ),
	.cout(\home|Add7~102 ),
	.shareout());
// synopsys translate_off
defparam \home|Add7~101 .extended_lut = "off";
defparam \home|Add7~101 .lut_mask = 64'h0000000000000055;
defparam \home|Add7~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m2~27 (
// Equation(s):
// \home|m2~27_combout  = ( \home|Add7~101_sumout  & ( (!\home|m2[17]~0_combout  & ((!\home|always1~0_combout ) # ((\home|Add4~101_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[22]~input_o )))) ) ) # ( !\home|Add7~101_sumout  & ( 
// (!\home|m2[17]~0_combout  & (\home|always1~0_combout  & ((\home|Add4~101_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[22]~input_o )))) ) )

	.dataa(!\home|always1~0_combout ),
	.datab(!\stepper_speed_2[22]~input_o ),
	.datac(!\home|m2[17]~0_combout ),
	.datad(!\home|Add4~101_sumout ),
	.datae(!\home|Add7~101_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m2~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m2~27 .extended_lut = "off";
defparam \home|m2~27 .lut_mask = 64'h0353A3F30353A3F3;
defparam \home|m2~27 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m2[22] (
	.clk(\clk~input_o ),
	.d(\home|m2~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|f~10_combout ),
	.sload(gnd),
	.ena(\home|m2[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m2[22] .is_wysiwyg = "true";
defparam \home|m2[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add4~105 (
// Equation(s):
// \home|Add4~105_sumout  = SUM(( (\home|f.01~q  & \home|m2 [23]) ) + ( VCC ) + ( \home|Add4~102  ))
// \home|Add4~106  = CARRY(( (\home|f.01~q  & \home|m2 [23]) ) + ( VCC ) + ( \home|Add4~102  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add4~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add4~105_sumout ),
	.cout(\home|Add4~106 ),
	.shareout());
// synopsys translate_off
defparam \home|Add4~105 .extended_lut = "off";
defparam \home|Add4~105 .lut_mask = 64'h0000000000000055;
defparam \home|Add4~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add7~105 (
// Equation(s):
// \home|Add7~105_sumout  = SUM(( (\home|f.10~q  & \home|m2 [23]) ) + ( VCC ) + ( \home|Add7~102  ))
// \home|Add7~106  = CARRY(( (\home|f.10~q  & \home|m2 [23]) ) + ( VCC ) + ( \home|Add7~102  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add7~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add7~105_sumout ),
	.cout(\home|Add7~106 ),
	.shareout());
// synopsys translate_off
defparam \home|Add7~105 .extended_lut = "off";
defparam \home|Add7~105 .lut_mask = 64'h0000000000000055;
defparam \home|Add7~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m2~28 (
// Equation(s):
// \home|m2~28_combout  = ( \home|Add7~105_sumout  & ( (!\home|m2[17]~0_combout  & ((!\home|always1~0_combout ) # ((\home|Add4~105_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[23]~input_o )))) ) ) # ( !\home|Add7~105_sumout  & ( 
// (!\home|m2[17]~0_combout  & (\home|always1~0_combout  & ((\home|Add4~105_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[23]~input_o )))) ) )

	.dataa(!\home|always1~0_combout ),
	.datab(!\stepper_speed_2[23]~input_o ),
	.datac(!\home|m2[17]~0_combout ),
	.datad(!\home|Add4~105_sumout ),
	.datae(!\home|Add7~105_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m2~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m2~28 .extended_lut = "off";
defparam \home|m2~28 .lut_mask = 64'h0353A3F30353A3F3;
defparam \home|m2~28 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m2[23] (
	.clk(\clk~input_o ),
	.d(\home|m2~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|f~10_combout ),
	.sload(gnd),
	.ena(\home|m2[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m2[23] .is_wysiwyg = "true";
defparam \home|m2[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add4~109 (
// Equation(s):
// \home|Add4~109_sumout  = SUM(( (\home|f.01~q  & \home|m2 [24]) ) + ( VCC ) + ( \home|Add4~106  ))
// \home|Add4~110  = CARRY(( (\home|f.01~q  & \home|m2 [24]) ) + ( VCC ) + ( \home|Add4~106  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add4~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add4~109_sumout ),
	.cout(\home|Add4~110 ),
	.shareout());
// synopsys translate_off
defparam \home|Add4~109 .extended_lut = "off";
defparam \home|Add4~109 .lut_mask = 64'h0000000000000055;
defparam \home|Add4~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add7~109 (
// Equation(s):
// \home|Add7~109_sumout  = SUM(( (\home|f.10~q  & \home|m2 [24]) ) + ( VCC ) + ( \home|Add7~106  ))
// \home|Add7~110  = CARRY(( (\home|f.10~q  & \home|m2 [24]) ) + ( VCC ) + ( \home|Add7~106  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add7~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add7~109_sumout ),
	.cout(\home|Add7~110 ),
	.shareout());
// synopsys translate_off
defparam \home|Add7~109 .extended_lut = "off";
defparam \home|Add7~109 .lut_mask = 64'h0000000000000055;
defparam \home|Add7~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m2~29 (
// Equation(s):
// \home|m2~29_combout  = ( \home|Add7~109_sumout  & ( (!\home|m2[17]~0_combout  & ((!\home|always1~0_combout ) # ((\home|Add4~109_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[24]~input_o )))) ) ) # ( !\home|Add7~109_sumout  & ( 
// (!\home|m2[17]~0_combout  & (\home|always1~0_combout  & ((\home|Add4~109_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[24]~input_o )))) ) )

	.dataa(!\home|always1~0_combout ),
	.datab(!\stepper_speed_2[24]~input_o ),
	.datac(!\home|m2[17]~0_combout ),
	.datad(!\home|Add4~109_sumout ),
	.datae(!\home|Add7~109_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m2~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m2~29 .extended_lut = "off";
defparam \home|m2~29 .lut_mask = 64'h0353A3F30353A3F3;
defparam \home|m2~29 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m2[24] (
	.clk(\clk~input_o ),
	.d(\home|m2~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|f~10_combout ),
	.sload(gnd),
	.ena(\home|m2[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m2[24] .is_wysiwyg = "true";
defparam \home|m2[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add4~113 (
// Equation(s):
// \home|Add4~113_sumout  = SUM(( (\home|f.01~q  & \home|m2 [25]) ) + ( VCC ) + ( \home|Add4~110  ))
// \home|Add4~114  = CARRY(( (\home|f.01~q  & \home|m2 [25]) ) + ( VCC ) + ( \home|Add4~110  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add4~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add4~113_sumout ),
	.cout(\home|Add4~114 ),
	.shareout());
// synopsys translate_off
defparam \home|Add4~113 .extended_lut = "off";
defparam \home|Add4~113 .lut_mask = 64'h0000000000000055;
defparam \home|Add4~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add7~113 (
// Equation(s):
// \home|Add7~113_sumout  = SUM(( (\home|f.10~q  & \home|m2 [25]) ) + ( VCC ) + ( \home|Add7~110  ))
// \home|Add7~114  = CARRY(( (\home|f.10~q  & \home|m2 [25]) ) + ( VCC ) + ( \home|Add7~110  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add7~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add7~113_sumout ),
	.cout(\home|Add7~114 ),
	.shareout());
// synopsys translate_off
defparam \home|Add7~113 .extended_lut = "off";
defparam \home|Add7~113 .lut_mask = 64'h0000000000000055;
defparam \home|Add7~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m2~30 (
// Equation(s):
// \home|m2~30_combout  = ( \home|Add7~113_sumout  & ( (!\home|m2[17]~0_combout  & ((!\home|always1~0_combout ) # ((\home|Add4~113_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[25]~input_o )))) ) ) # ( !\home|Add7~113_sumout  & ( 
// (!\home|m2[17]~0_combout  & (\home|always1~0_combout  & ((\home|Add4~113_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[25]~input_o )))) ) )

	.dataa(!\home|always1~0_combout ),
	.datab(!\stepper_speed_2[25]~input_o ),
	.datac(!\home|m2[17]~0_combout ),
	.datad(!\home|Add4~113_sumout ),
	.datae(!\home|Add7~113_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m2~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m2~30 .extended_lut = "off";
defparam \home|m2~30 .lut_mask = 64'h0353A3F30353A3F3;
defparam \home|m2~30 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m2[25] (
	.clk(\clk~input_o ),
	.d(\home|m2~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|f~10_combout ),
	.sload(gnd),
	.ena(\home|m2[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m2[25] .is_wysiwyg = "true";
defparam \home|m2[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add4~1 (
// Equation(s):
// \home|Add4~1_sumout  = SUM(( (\home|f.01~q  & \home|m2 [26]) ) + ( VCC ) + ( \home|Add4~114  ))
// \home|Add4~2  = CARRY(( (\home|f.01~q  & \home|m2 [26]) ) + ( VCC ) + ( \home|Add4~114  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add4~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add4~1_sumout ),
	.cout(\home|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \home|Add4~1 .extended_lut = "off";
defparam \home|Add4~1 .lut_mask = 64'h0000000000000055;
defparam \home|Add4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add7~1 (
// Equation(s):
// \home|Add7~1_sumout  = SUM(( (\home|f.10~q  & \home|m2 [26]) ) + ( VCC ) + ( \home|Add7~114  ))
// \home|Add7~2  = CARRY(( (\home|f.10~q  & \home|m2 [26]) ) + ( VCC ) + ( \home|Add7~114  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add7~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add7~1_sumout ),
	.cout(\home|Add7~2 ),
	.shareout());
// synopsys translate_off
defparam \home|Add7~1 .extended_lut = "off";
defparam \home|Add7~1 .lut_mask = 64'h0000000000000055;
defparam \home|Add7~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m2~1 (
// Equation(s):
// \home|m2~1_combout  = ( \home|Add7~1_sumout  & ( (!\home|m2[17]~0_combout  & ((!\home|always1~0_combout ) # ((\home|Add4~1_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[26]~input_o )))) ) ) # ( !\home|Add7~1_sumout  & ( 
// (!\home|m2[17]~0_combout  & (\home|always1~0_combout  & ((\home|Add4~1_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[26]~input_o )))) ) )

	.dataa(!\home|always1~0_combout ),
	.datab(!\stepper_speed_2[26]~input_o ),
	.datac(!\home|m2[17]~0_combout ),
	.datad(!\home|Add4~1_sumout ),
	.datae(!\home|Add7~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m2~1 .extended_lut = "off";
defparam \home|m2~1 .lut_mask = 64'h0353A3F30353A3F3;
defparam \home|m2~1 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m2[26] (
	.clk(\clk~input_o ),
	.d(\home|m2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|f~10_combout ),
	.sload(gnd),
	.ena(\home|m2[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m2[26] .is_wysiwyg = "true";
defparam \home|m2[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal7~0 (
// Equation(s):
// \home|Equal7~0_combout  = (!\home|m2 [26] & !\home|m2 [10])

	.dataa(!\home|m2 [26]),
	.datab(!\home|m2 [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal7~0 .extended_lut = "off";
defparam \home|Equal7~0 .lut_mask = 64'h8888888888888888;
defparam \home|Equal7~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal7~1 (
// Equation(s):
// \home|Equal7~1_combout  = ( !\home|m2 [12] & ( !\home|m2 [13] & ( (!\home|m2 [2] & (!\home|m2 [1] & (!\home|m2 [15] & !\home|m2 [0]))) ) ) )

	.dataa(!\home|m2 [2]),
	.datab(!\home|m2 [1]),
	.datac(!\home|m2 [15]),
	.datad(!\home|m2 [0]),
	.datae(!\home|m2 [12]),
	.dataf(!\home|m2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal7~1 .extended_lut = "off";
defparam \home|Equal7~1 .lut_mask = 64'h8000000000000000;
defparam \home|Equal7~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal7~2 (
// Equation(s):
// \home|Equal7~2_combout  = ( !\home|m2 [4] & ( !\home|m2 [3] & ( (!\home|m2 [7] & (!\home|m2 [6] & (!\home|m2 [11] & !\home|m2 [5]))) ) ) )

	.dataa(!\home|m2 [7]),
	.datab(!\home|m2 [6]),
	.datac(!\home|m2 [11]),
	.datad(!\home|m2 [5]),
	.datae(!\home|m2 [4]),
	.dataf(!\home|m2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal7~2 .extended_lut = "off";
defparam \home|Equal7~2 .lut_mask = 64'h8000000000000000;
defparam \home|Equal7~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add4~117 (
// Equation(s):
// \home|Add4~117_sumout  = SUM(( (\home|f.01~q  & \home|m2 [27]) ) + ( VCC ) + ( \home|Add4~2  ))
// \home|Add4~118  = CARRY(( (\home|f.01~q  & \home|m2 [27]) ) + ( VCC ) + ( \home|Add4~2  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add4~117_sumout ),
	.cout(\home|Add4~118 ),
	.shareout());
// synopsys translate_off
defparam \home|Add4~117 .extended_lut = "off";
defparam \home|Add4~117 .lut_mask = 64'h0000000000000055;
defparam \home|Add4~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add7~117 (
// Equation(s):
// \home|Add7~117_sumout  = SUM(( (\home|f.10~q  & \home|m2 [27]) ) + ( VCC ) + ( \home|Add7~2  ))
// \home|Add7~118  = CARRY(( (\home|f.10~q  & \home|m2 [27]) ) + ( VCC ) + ( \home|Add7~2  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add7~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add7~117_sumout ),
	.cout(\home|Add7~118 ),
	.shareout());
// synopsys translate_off
defparam \home|Add7~117 .extended_lut = "off";
defparam \home|Add7~117 .lut_mask = 64'h0000000000000055;
defparam \home|Add7~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m2~31 (
// Equation(s):
// \home|m2~31_combout  = ( \home|Add7~117_sumout  & ( (!\home|m2[17]~0_combout  & ((!\home|always1~0_combout ) # ((\home|Add4~117_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[27]~input_o )))) ) ) # ( !\home|Add7~117_sumout  & ( 
// (!\home|m2[17]~0_combout  & (\home|always1~0_combout  & ((\home|Add4~117_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[27]~input_o )))) ) )

	.dataa(!\home|always1~0_combout ),
	.datab(!\stepper_speed_2[27]~input_o ),
	.datac(!\home|m2[17]~0_combout ),
	.datad(!\home|Add4~117_sumout ),
	.datae(!\home|Add7~117_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m2~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m2~31 .extended_lut = "off";
defparam \home|m2~31 .lut_mask = 64'h0353A3F30353A3F3;
defparam \home|m2~31 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m2[27] (
	.clk(\clk~input_o ),
	.d(\home|m2~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|f~10_combout ),
	.sload(gnd),
	.ena(\home|m2[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m2[27] .is_wysiwyg = "true";
defparam \home|m2[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add4~121 (
// Equation(s):
// \home|Add4~121_sumout  = SUM(( (\home|f.01~q  & \home|m2 [28]) ) + ( VCC ) + ( \home|Add4~118  ))
// \home|Add4~122  = CARRY(( (\home|f.01~q  & \home|m2 [28]) ) + ( VCC ) + ( \home|Add4~118  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add4~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add4~121_sumout ),
	.cout(\home|Add4~122 ),
	.shareout());
// synopsys translate_off
defparam \home|Add4~121 .extended_lut = "off";
defparam \home|Add4~121 .lut_mask = 64'h0000000000000055;
defparam \home|Add4~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add7~121 (
// Equation(s):
// \home|Add7~121_sumout  = SUM(( (\home|f.10~q  & \home|m2 [28]) ) + ( VCC ) + ( \home|Add7~118  ))
// \home|Add7~122  = CARRY(( (\home|f.10~q  & \home|m2 [28]) ) + ( VCC ) + ( \home|Add7~118  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add7~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add7~121_sumout ),
	.cout(\home|Add7~122 ),
	.shareout());
// synopsys translate_off
defparam \home|Add7~121 .extended_lut = "off";
defparam \home|Add7~121 .lut_mask = 64'h0000000000000055;
defparam \home|Add7~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m2~32 (
// Equation(s):
// \home|m2~32_combout  = ( \home|Add7~121_sumout  & ( (!\home|m2[17]~0_combout  & ((!\home|always1~0_combout ) # ((\home|Add4~121_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[28]~input_o )))) ) ) # ( !\home|Add7~121_sumout  & ( 
// (!\home|m2[17]~0_combout  & (\home|always1~0_combout  & ((\home|Add4~121_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[28]~input_o )))) ) )

	.dataa(!\home|always1~0_combout ),
	.datab(!\stepper_speed_2[28]~input_o ),
	.datac(!\home|m2[17]~0_combout ),
	.datad(!\home|Add4~121_sumout ),
	.datae(!\home|Add7~121_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m2~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m2~32 .extended_lut = "off";
defparam \home|m2~32 .lut_mask = 64'h0353A3F30353A3F3;
defparam \home|m2~32 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m2[28] (
	.clk(\clk~input_o ),
	.d(\home|m2~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|f~10_combout ),
	.sload(gnd),
	.ena(\home|m2[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m2[28] .is_wysiwyg = "true";
defparam \home|m2[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add4~125 (
// Equation(s):
// \home|Add4~125_sumout  = SUM(( (\home|f.01~q  & \home|m2 [29]) ) + ( VCC ) + ( \home|Add4~122  ))
// \home|Add4~126  = CARRY(( (\home|f.01~q  & \home|m2 [29]) ) + ( VCC ) + ( \home|Add4~122  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add4~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add4~125_sumout ),
	.cout(\home|Add4~126 ),
	.shareout());
// synopsys translate_off
defparam \home|Add4~125 .extended_lut = "off";
defparam \home|Add4~125 .lut_mask = 64'h0000000000000055;
defparam \home|Add4~125 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add7~125 (
// Equation(s):
// \home|Add7~125_sumout  = SUM(( (\home|f.10~q  & \home|m2 [29]) ) + ( VCC ) + ( \home|Add7~122  ))
// \home|Add7~126  = CARRY(( (\home|f.10~q  & \home|m2 [29]) ) + ( VCC ) + ( \home|Add7~122  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add7~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add7~125_sumout ),
	.cout(\home|Add7~126 ),
	.shareout());
// synopsys translate_off
defparam \home|Add7~125 .extended_lut = "off";
defparam \home|Add7~125 .lut_mask = 64'h0000000000000055;
defparam \home|Add7~125 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m2~33 (
// Equation(s):
// \home|m2~33_combout  = ( \home|Add7~125_sumout  & ( (!\home|m2[17]~0_combout  & ((!\home|always1~0_combout ) # ((\home|Add4~125_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[29]~input_o )))) ) ) # ( !\home|Add7~125_sumout  & ( 
// (!\home|m2[17]~0_combout  & (\home|always1~0_combout  & ((\home|Add4~125_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[29]~input_o )))) ) )

	.dataa(!\home|always1~0_combout ),
	.datab(!\stepper_speed_2[29]~input_o ),
	.datac(!\home|m2[17]~0_combout ),
	.datad(!\home|Add4~125_sumout ),
	.datae(!\home|Add7~125_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m2~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m2~33 .extended_lut = "off";
defparam \home|m2~33 .lut_mask = 64'h0353A3F30353A3F3;
defparam \home|m2~33 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m2[29] (
	.clk(\clk~input_o ),
	.d(\home|m2~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|f~10_combout ),
	.sload(gnd),
	.ena(\home|m2[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m2[29] .is_wysiwyg = "true";
defparam \home|m2[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add4~57 (
// Equation(s):
// \home|Add4~57_sumout  = SUM(( (\home|f.01~q  & \home|m2 [30]) ) + ( VCC ) + ( \home|Add4~126  ))
// \home|Add4~58  = CARRY(( (\home|f.01~q  & \home|m2 [30]) ) + ( VCC ) + ( \home|Add4~126  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add4~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add4~57_sumout ),
	.cout(\home|Add4~58 ),
	.shareout());
// synopsys translate_off
defparam \home|Add4~57 .extended_lut = "off";
defparam \home|Add4~57 .lut_mask = 64'h0000000000000055;
defparam \home|Add4~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add7~57 (
// Equation(s):
// \home|Add7~57_sumout  = SUM(( (\home|f.10~q  & \home|m2 [30]) ) + ( VCC ) + ( \home|Add7~126  ))
// \home|Add7~58  = CARRY(( (\home|f.10~q  & \home|m2 [30]) ) + ( VCC ) + ( \home|Add7~126  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add7~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add7~57_sumout ),
	.cout(\home|Add7~58 ),
	.shareout());
// synopsys translate_off
defparam \home|Add7~57 .extended_lut = "off";
defparam \home|Add7~57 .lut_mask = 64'h0000000000000055;
defparam \home|Add7~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m2~16 (
// Equation(s):
// \home|m2~16_combout  = ( \home|Add7~57_sumout  & ( (!\home|m2[17]~0_combout  & ((!\home|always1~0_combout ) # ((\home|Add4~57_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[30]~input_o )))) ) ) # ( !\home|Add7~57_sumout  & ( 
// (!\home|m2[17]~0_combout  & (\home|always1~0_combout  & ((\home|Add4~57_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[30]~input_o )))) ) )

	.dataa(!\home|always1~0_combout ),
	.datab(!\stepper_speed_2[30]~input_o ),
	.datac(!\home|m2[17]~0_combout ),
	.datad(!\home|Add4~57_sumout ),
	.datae(!\home|Add7~57_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m2~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m2~16 .extended_lut = "off";
defparam \home|m2~16 .lut_mask = 64'h0353A3F30353A3F3;
defparam \home|m2~16 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m2[30] (
	.clk(\clk~input_o ),
	.d(\home|m2~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|f~10_combout ),
	.sload(gnd),
	.ena(\home|m2[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m2[30] .is_wysiwyg = "true";
defparam \home|m2[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add4~61 (
// Equation(s):
// \home|Add4~61_sumout  = SUM(( (\home|f.01~q  & \home|m2 [31]) ) + ( VCC ) + ( \home|Add4~58  ))

	.dataa(!\home|f.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add4~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add4~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Add4~61 .extended_lut = "off";
defparam \home|Add4~61 .lut_mask = 64'h0000000000000055;
defparam \home|Add4~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add7~61 (
// Equation(s):
// \home|Add7~61_sumout  = SUM(( (\home|f.10~q  & \home|m2 [31]) ) + ( VCC ) + ( \home|Add7~58  ))

	.dataa(!\home|f.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m2 [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add7~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add7~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Add7~61 .extended_lut = "off";
defparam \home|Add7~61 .lut_mask = 64'h0000000000000055;
defparam \home|Add7~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|m2~17 (
// Equation(s):
// \home|m2~17_combout  = ( \home|Add7~61_sumout  & ( (!\home|m2[17]~0_combout  & ((!\home|always1~0_combout ) # ((\home|Add4~61_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[31]~input_o )))) ) ) # ( !\home|Add7~61_sumout  & ( 
// (!\home|m2[17]~0_combout  & (\home|always1~0_combout  & ((\home|Add4~61_sumout )))) # (\home|m2[17]~0_combout  & (((\stepper_speed_2[31]~input_o )))) ) )

	.dataa(!\home|always1~0_combout ),
	.datab(!\stepper_speed_2[31]~input_o ),
	.datac(!\home|m2[17]~0_combout ),
	.datad(!\home|Add4~61_sumout ),
	.datae(!\home|Add7~61_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|m2~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|m2~17 .extended_lut = "off";
defparam \home|m2~17 .lut_mask = 64'h0353A3F30353A3F3;
defparam \home|m2~17 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m2[31] (
	.clk(\clk~input_o ),
	.d(\home|m2~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|f~10_combout ),
	.sload(gnd),
	.ena(\home|m2[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m2[31] .is_wysiwyg = "true";
defparam \home|m2[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal7~3 (
// Equation(s):
// \home|Equal7~3_combout  = ( !\home|m2 [14] & ( !\home|m2 [9] & ( (!\home|m2 [30] & (!\home|m2 [31] & (!\home|m2 [8] & !\home|m2 [16]))) ) ) )

	.dataa(!\home|m2 [30]),
	.datab(!\home|m2 [31]),
	.datac(!\home|m2 [8]),
	.datad(!\home|m2 [16]),
	.datae(!\home|m2 [14]),
	.dataf(!\home|m2 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal7~3 .extended_lut = "off";
defparam \home|Equal7~3 .lut_mask = 64'h8000000000000000;
defparam \home|Equal7~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal7~4 (
// Equation(s):
// \home|Equal7~4_combout  = ( !\home|m2 [21] & ( !\home|m2 [22] & ( (!\home|m2 [17] & (!\home|m2 [18] & (!\home|m2 [19] & !\home|m2 [20]))) ) ) )

	.dataa(!\home|m2 [17]),
	.datab(!\home|m2 [18]),
	.datac(!\home|m2 [19]),
	.datad(!\home|m2 [20]),
	.datae(!\home|m2 [21]),
	.dataf(!\home|m2 [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal7~4 .extended_lut = "off";
defparam \home|Equal7~4 .lut_mask = 64'h8000000000000000;
defparam \home|Equal7~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal7~5 (
// Equation(s):
// \home|Equal7~5_combout  = ( !\home|m2 [28] & ( !\home|m2 [29] & ( (!\home|m2 [23] & (!\home|m2 [24] & (!\home|m2 [25] & !\home|m2 [27]))) ) ) )

	.dataa(!\home|m2 [23]),
	.datab(!\home|m2 [24]),
	.datac(!\home|m2 [25]),
	.datad(!\home|m2 [27]),
	.datae(!\home|m2 [28]),
	.dataf(!\home|m2 [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal7~5 .extended_lut = "off";
defparam \home|Equal7~5 .lut_mask = 64'h8000000000000000;
defparam \home|Equal7~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal7~6 (
// Equation(s):
// \home|Equal7~6_combout  = ( \home|Equal7~4_combout  & ( \home|Equal7~5_combout  & ( (\home|Equal7~0_combout  & (\home|Equal7~1_combout  & (\home|Equal7~2_combout  & \home|Equal7~3_combout ))) ) ) )

	.dataa(!\home|Equal7~0_combout ),
	.datab(!\home|Equal7~1_combout ),
	.datac(!\home|Equal7~2_combout ),
	.datad(!\home|Equal7~3_combout ),
	.datae(!\home|Equal7~4_combout ),
	.dataf(!\home|Equal7~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal7~6 .extended_lut = "off";
defparam \home|Equal7~6 .lut_mask = 64'h0000000000000001;
defparam \home|Equal7~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal7~7 (
// Equation(s):
// \home|Equal7~7_combout  = (\home|f.10~q  & !\home|Equal7~6_combout )

	.dataa(!\home|f.10~q ),
	.datab(!\home|Equal7~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal7~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal7~7 .extended_lut = "off";
defparam \home|Equal7~7 .lut_mask = 64'h4444444444444444;
defparam \home|Equal7~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|n2[5]~0 (
// Equation(s):
// \home|n2[5]~0_combout  = (!\xmin~input_o  & ((!\homex~input_o  & (!\home|Equal7~7_combout )) # (\homex~input_o  & ((!\home|Equal4~0_combout ))))) # (\xmin~input_o  & (((!\home|Equal7~7_combout ))))

	.dataa(!\xmin~input_o ),
	.datab(!\homex~input_o ),
	.datac(!\home|Equal7~7_combout ),
	.datad(!\home|Equal4~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|n2[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|n2[5]~0 .extended_lut = "off";
defparam \home|n2[5]~0 .lut_mask = 64'hF2D0F2D0F2D0F2D0;
defparam \home|n2[5]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|n2[31]~1 (
// Equation(s):
// \home|n2[31]~1_combout  = ( \homey~input_o  & ( (\start_homing~input_o  & (((!\homex~input_o ) # (\ymin~input_o )) # (\xmin~input_o ))) ) ) # ( !\homey~input_o  & ( \start_homing~input_o  ) )

	.dataa(!\start_homing~input_o ),
	.datab(!\xmin~input_o ),
	.datac(!\homex~input_o ),
	.datad(!\ymin~input_o ),
	.datae(!\homey~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|n2[31]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|n2[31]~1 .extended_lut = "off";
defparam \home|n2[31]~1 .lut_mask = 64'h5555515555555155;
defparam \home|n2[31]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|n2[5]~2 (
// Equation(s):
// \home|n2[5]~2_combout  = (\home|n2[31]~1_combout  & (((!\home|Equal8~6_combout ) # (\home|n2[5]~0_combout )) # (\home|m1[15]~0_combout )))

	.dataa(!\home|m1[15]~0_combout ),
	.datab(!\home|Equal8~6_combout ),
	.datac(!\home|n2[31]~1_combout ),
	.datad(!\home|n2[5]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|n2[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|n2[5]~2 .extended_lut = "off";
defparam \home|n2[5]~2 .lut_mask = 64'h0D0F0D0F0D0F0D0F;
defparam \home|n2[5]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n2[0] (
	.clk(\clk~input_o ),
	.d(\home|Add8~101_sumout ),
	.asdata(\stepper_speed_2[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n2[5]~0_combout ),
	.ena(\home|n2[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n2[0] .is_wysiwyg = "true";
defparam \home|n2[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add8~97 (
// Equation(s):
// \home|Add8~97_sumout  = SUM(( \home|n2 [1] ) + ( VCC ) + ( \home|Add8~102  ))
// \home|Add8~98  = CARRY(( \home|n2 [1] ) + ( VCC ) + ( \home|Add8~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n2 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add8~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add8~97_sumout ),
	.cout(\home|Add8~98 ),
	.shareout());
// synopsys translate_off
defparam \home|Add8~97 .extended_lut = "off";
defparam \home|Add8~97 .lut_mask = 64'h00000000000000FF;
defparam \home|Add8~97 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n2[1] (
	.clk(\clk~input_o ),
	.d(\home|Add8~97_sumout ),
	.asdata(\stepper_speed_2[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n2[5]~0_combout ),
	.ena(\home|n2[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n2[1] .is_wysiwyg = "true";
defparam \home|n2[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add8~77 (
// Equation(s):
// \home|Add8~77_sumout  = SUM(( \home|n2 [2] ) + ( VCC ) + ( \home|Add8~98  ))
// \home|Add8~78  = CARRY(( \home|n2 [2] ) + ( VCC ) + ( \home|Add8~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n2 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add8~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add8~77_sumout ),
	.cout(\home|Add8~78 ),
	.shareout());
// synopsys translate_off
defparam \home|Add8~77 .extended_lut = "off";
defparam \home|Add8~77 .lut_mask = 64'h00000000000000FF;
defparam \home|Add8~77 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n2[2] (
	.clk(\clk~input_o ),
	.d(\home|Add8~77_sumout ),
	.asdata(\stepper_speed_2[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n2[5]~0_combout ),
	.ena(\home|n2[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n2[2] .is_wysiwyg = "true";
defparam \home|n2[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add8~93 (
// Equation(s):
// \home|Add8~93_sumout  = SUM(( \home|n2 [3] ) + ( VCC ) + ( \home|Add8~78  ))
// \home|Add8~94  = CARRY(( \home|n2 [3] ) + ( VCC ) + ( \home|Add8~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n2 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add8~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add8~93_sumout ),
	.cout(\home|Add8~94 ),
	.shareout());
// synopsys translate_off
defparam \home|Add8~93 .extended_lut = "off";
defparam \home|Add8~93 .lut_mask = 64'h00000000000000FF;
defparam \home|Add8~93 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n2[3] (
	.clk(\clk~input_o ),
	.d(\home|Add8~93_sumout ),
	.asdata(\stepper_speed_2[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n2[5]~0_combout ),
	.ena(\home|n2[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n2[3] .is_wysiwyg = "true";
defparam \home|n2[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add8~89 (
// Equation(s):
// \home|Add8~89_sumout  = SUM(( \home|n2 [4] ) + ( VCC ) + ( \home|Add8~94  ))
// \home|Add8~90  = CARRY(( \home|n2 [4] ) + ( VCC ) + ( \home|Add8~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n2 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add8~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add8~89_sumout ),
	.cout(\home|Add8~90 ),
	.shareout());
// synopsys translate_off
defparam \home|Add8~89 .extended_lut = "off";
defparam \home|Add8~89 .lut_mask = 64'h00000000000000FF;
defparam \home|Add8~89 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n2[4] (
	.clk(\clk~input_o ),
	.d(\home|Add8~89_sumout ),
	.asdata(\stepper_speed_2[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n2[5]~0_combout ),
	.ena(\home|n2[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n2[4] .is_wysiwyg = "true";
defparam \home|n2[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add8~85 (
// Equation(s):
// \home|Add8~85_sumout  = SUM(( \home|n2 [5] ) + ( VCC ) + ( \home|Add8~90  ))
// \home|Add8~86  = CARRY(( \home|n2 [5] ) + ( VCC ) + ( \home|Add8~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n2 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add8~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add8~85_sumout ),
	.cout(\home|Add8~86 ),
	.shareout());
// synopsys translate_off
defparam \home|Add8~85 .extended_lut = "off";
defparam \home|Add8~85 .lut_mask = 64'h00000000000000FF;
defparam \home|Add8~85 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n2[5] (
	.clk(\clk~input_o ),
	.d(\home|Add8~85_sumout ),
	.asdata(\stepper_speed_2[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n2[5]~0_combout ),
	.ena(\home|n2[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n2[5] .is_wysiwyg = "true";
defparam \home|n2[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add8~25 (
// Equation(s):
// \home|Add8~25_sumout  = SUM(( \home|n2 [6] ) + ( VCC ) + ( \home|Add8~86  ))
// \home|Add8~26  = CARRY(( \home|n2 [6] ) + ( VCC ) + ( \home|Add8~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n2 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add8~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add8~25_sumout ),
	.cout(\home|Add8~26 ),
	.shareout());
// synopsys translate_off
defparam \home|Add8~25 .extended_lut = "off";
defparam \home|Add8~25 .lut_mask = 64'h00000000000000FF;
defparam \home|Add8~25 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n2[6] (
	.clk(\clk~input_o ),
	.d(\home|Add8~25_sumout ),
	.asdata(\stepper_speed_2[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n2[5]~0_combout ),
	.ena(\home|n2[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n2[6] .is_wysiwyg = "true";
defparam \home|n2[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add8~53 (
// Equation(s):
// \home|Add8~53_sumout  = SUM(( \home|n2 [7] ) + ( VCC ) + ( \home|Add8~26  ))
// \home|Add8~54  = CARRY(( \home|n2 [7] ) + ( VCC ) + ( \home|Add8~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n2 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add8~53_sumout ),
	.cout(\home|Add8~54 ),
	.shareout());
// synopsys translate_off
defparam \home|Add8~53 .extended_lut = "off";
defparam \home|Add8~53 .lut_mask = 64'h00000000000000FF;
defparam \home|Add8~53 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n2[7] (
	.clk(\clk~input_o ),
	.d(\home|Add8~53_sumout ),
	.asdata(\stepper_speed_2[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n2[5]~0_combout ),
	.ena(\home|n2[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n2[7] .is_wysiwyg = "true";
defparam \home|n2[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add8~9 (
// Equation(s):
// \home|Add8~9_sumout  = SUM(( \home|n2 [8] ) + ( VCC ) + ( \home|Add8~54  ))
// \home|Add8~10  = CARRY(( \home|n2 [8] ) + ( VCC ) + ( \home|Add8~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n2 [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add8~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add8~9_sumout ),
	.cout(\home|Add8~10 ),
	.shareout());
// synopsys translate_off
defparam \home|Add8~9 .extended_lut = "off";
defparam \home|Add8~9 .lut_mask = 64'h00000000000000FF;
defparam \home|Add8~9 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n2[8] (
	.clk(\clk~input_o ),
	.d(\home|Add8~9_sumout ),
	.asdata(\stepper_speed_2[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n2[5]~0_combout ),
	.ena(\home|n2[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n2[8] .is_wysiwyg = "true";
defparam \home|n2[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add8~13 (
// Equation(s):
// \home|Add8~13_sumout  = SUM(( \home|n2 [9] ) + ( VCC ) + ( \home|Add8~10  ))
// \home|Add8~14  = CARRY(( \home|n2 [9] ) + ( VCC ) + ( \home|Add8~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n2 [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add8~13_sumout ),
	.cout(\home|Add8~14 ),
	.shareout());
// synopsys translate_off
defparam \home|Add8~13 .extended_lut = "off";
defparam \home|Add8~13 .lut_mask = 64'h00000000000000FF;
defparam \home|Add8~13 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n2[9] (
	.clk(\clk~input_o ),
	.d(\home|Add8~13_sumout ),
	.asdata(\stepper_speed_2[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n2[5]~0_combout ),
	.ena(\home|n2[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n2[9] .is_wysiwyg = "true";
defparam \home|n2[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add8~109 (
// Equation(s):
// \home|Add8~109_sumout  = SUM(( \home|n2 [10] ) + ( VCC ) + ( \home|Add8~14  ))
// \home|Add8~110  = CARRY(( \home|n2 [10] ) + ( VCC ) + ( \home|Add8~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n2 [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add8~109_sumout ),
	.cout(\home|Add8~110 ),
	.shareout());
// synopsys translate_off
defparam \home|Add8~109 .extended_lut = "off";
defparam \home|Add8~109 .lut_mask = 64'h00000000000000FF;
defparam \home|Add8~109 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n2[10] (
	.clk(\clk~input_o ),
	.d(\home|Add8~109_sumout ),
	.asdata(\stepper_speed_2[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n2[5]~0_combout ),
	.ena(\home|n2[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n2[10] .is_wysiwyg = "true";
defparam \home|n2[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add8~113 (
// Equation(s):
// \home|Add8~113_sumout  = SUM(( \home|n2 [11] ) + ( VCC ) + ( \home|Add8~110  ))
// \home|Add8~114  = CARRY(( \home|n2 [11] ) + ( VCC ) + ( \home|Add8~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n2 [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add8~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add8~113_sumout ),
	.cout(\home|Add8~114 ),
	.shareout());
// synopsys translate_off
defparam \home|Add8~113 .extended_lut = "off";
defparam \home|Add8~113 .lut_mask = 64'h00000000000000FF;
defparam \home|Add8~113 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n2[11] (
	.clk(\clk~input_o ),
	.d(\home|Add8~113_sumout ),
	.asdata(\stepper_speed_2[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n2[5]~0_combout ),
	.ena(\home|n2[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n2[11] .is_wysiwyg = "true";
defparam \home|n2[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add8~121 (
// Equation(s):
// \home|Add8~121_sumout  = SUM(( \home|n2 [12] ) + ( VCC ) + ( \home|Add8~114  ))
// \home|Add8~122  = CARRY(( \home|n2 [12] ) + ( VCC ) + ( \home|Add8~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n2 [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add8~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add8~121_sumout ),
	.cout(\home|Add8~122 ),
	.shareout());
// synopsys translate_off
defparam \home|Add8~121 .extended_lut = "off";
defparam \home|Add8~121 .lut_mask = 64'h00000000000000FF;
defparam \home|Add8~121 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n2[12] (
	.clk(\clk~input_o ),
	.d(\home|Add8~121_sumout ),
	.asdata(\stepper_speed_2[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n2[5]~0_combout ),
	.ena(\home|n2[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n2[12] .is_wysiwyg = "true";
defparam \home|n2[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add8~125 (
// Equation(s):
// \home|Add8~125_sumout  = SUM(( \home|n2 [13] ) + ( VCC ) + ( \home|Add8~122  ))
// \home|Add8~126  = CARRY(( \home|n2 [13] ) + ( VCC ) + ( \home|Add8~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n2 [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add8~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add8~125_sumout ),
	.cout(\home|Add8~126 ),
	.shareout());
// synopsys translate_off
defparam \home|Add8~125 .extended_lut = "off";
defparam \home|Add8~125 .lut_mask = 64'h00000000000000FF;
defparam \home|Add8~125 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n2[13] (
	.clk(\clk~input_o ),
	.d(\home|Add8~125_sumout ),
	.asdata(\stepper_speed_2[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n2[5]~0_combout ),
	.ena(\home|n2[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n2[13] .is_wysiwyg = "true";
defparam \home|n2[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add8~49 (
// Equation(s):
// \home|Add8~49_sumout  = SUM(( \home|n2 [14] ) + ( VCC ) + ( \home|Add8~126  ))
// \home|Add8~50  = CARRY(( \home|n2 [14] ) + ( VCC ) + ( \home|Add8~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n2 [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add8~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add8~49_sumout ),
	.cout(\home|Add8~50 ),
	.shareout());
// synopsys translate_off
defparam \home|Add8~49 .extended_lut = "off";
defparam \home|Add8~49 .lut_mask = 64'h00000000000000FF;
defparam \home|Add8~49 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n2[14] (
	.clk(\clk~input_o ),
	.d(\home|Add8~49_sumout ),
	.asdata(\stepper_speed_2[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n2[5]~0_combout ),
	.ena(\home|n2[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n2[14] .is_wysiwyg = "true";
defparam \home|n2[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add8~61 (
// Equation(s):
// \home|Add8~61_sumout  = SUM(( \home|n2 [15] ) + ( VCC ) + ( \home|Add8~50  ))
// \home|Add8~62  = CARRY(( \home|n2 [15] ) + ( VCC ) + ( \home|Add8~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n2 [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add8~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add8~61_sumout ),
	.cout(\home|Add8~62 ),
	.shareout());
// synopsys translate_off
defparam \home|Add8~61 .extended_lut = "off";
defparam \home|Add8~61 .lut_mask = 64'h00000000000000FF;
defparam \home|Add8~61 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n2[15] (
	.clk(\clk~input_o ),
	.d(\home|Add8~61_sumout ),
	.asdata(\stepper_speed_2[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n2[5]~0_combout ),
	.ena(\home|n2[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n2[15] .is_wysiwyg = "true";
defparam \home|n2[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add8~65 (
// Equation(s):
// \home|Add8~65_sumout  = SUM(( \home|n2 [16] ) + ( VCC ) + ( \home|Add8~62  ))
// \home|Add8~66  = CARRY(( \home|n2 [16] ) + ( VCC ) + ( \home|Add8~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n2 [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add8~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add8~65_sumout ),
	.cout(\home|Add8~66 ),
	.shareout());
// synopsys translate_off
defparam \home|Add8~65 .extended_lut = "off";
defparam \home|Add8~65 .lut_mask = 64'h00000000000000FF;
defparam \home|Add8~65 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n2[16] (
	.clk(\clk~input_o ),
	.d(\home|Add8~65_sumout ),
	.asdata(\stepper_speed_2[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n2[5]~0_combout ),
	.ena(\home|n2[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n2[16] .is_wysiwyg = "true";
defparam \home|n2[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add8~69 (
// Equation(s):
// \home|Add8~69_sumout  = SUM(( \home|n2 [17] ) + ( VCC ) + ( \home|Add8~66  ))
// \home|Add8~70  = CARRY(( \home|n2 [17] ) + ( VCC ) + ( \home|Add8~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n2 [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add8~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add8~69_sumout ),
	.cout(\home|Add8~70 ),
	.shareout());
// synopsys translate_off
defparam \home|Add8~69 .extended_lut = "off";
defparam \home|Add8~69 .lut_mask = 64'h00000000000000FF;
defparam \home|Add8~69 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n2[17] (
	.clk(\clk~input_o ),
	.d(\home|Add8~69_sumout ),
	.asdata(\stepper_speed_2[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n2[5]~0_combout ),
	.ena(\home|n2[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n2[17] .is_wysiwyg = "true";
defparam \home|n2[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add8~73 (
// Equation(s):
// \home|Add8~73_sumout  = SUM(( \home|n2 [18] ) + ( VCC ) + ( \home|Add8~70  ))
// \home|Add8~74  = CARRY(( \home|n2 [18] ) + ( VCC ) + ( \home|Add8~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n2 [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add8~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add8~73_sumout ),
	.cout(\home|Add8~74 ),
	.shareout());
// synopsys translate_off
defparam \home|Add8~73 .extended_lut = "off";
defparam \home|Add8~73 .lut_mask = 64'h00000000000000FF;
defparam \home|Add8~73 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n2[18] (
	.clk(\clk~input_o ),
	.d(\home|Add8~73_sumout ),
	.asdata(\stepper_speed_2[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n2[5]~0_combout ),
	.ena(\home|n2[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n2[18] .is_wysiwyg = "true";
defparam \home|n2[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add8~5 (
// Equation(s):
// \home|Add8~5_sumout  = SUM(( \home|n2 [19] ) + ( VCC ) + ( \home|Add8~74  ))
// \home|Add8~6  = CARRY(( \home|n2 [19] ) + ( VCC ) + ( \home|Add8~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n2 [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add8~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add8~5_sumout ),
	.cout(\home|Add8~6 ),
	.shareout());
// synopsys translate_off
defparam \home|Add8~5 .extended_lut = "off";
defparam \home|Add8~5 .lut_mask = 64'h00000000000000FF;
defparam \home|Add8~5 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n2[19] (
	.clk(\clk~input_o ),
	.d(\home|Add8~5_sumout ),
	.asdata(\stepper_speed_2[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n2[5]~0_combout ),
	.ena(\home|n2[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n2[19] .is_wysiwyg = "true";
defparam \home|n2[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add8~45 (
// Equation(s):
// \home|Add8~45_sumout  = SUM(( \home|n2 [20] ) + ( VCC ) + ( \home|Add8~6  ))
// \home|Add8~46  = CARRY(( \home|n2 [20] ) + ( VCC ) + ( \home|Add8~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n2 [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add8~45_sumout ),
	.cout(\home|Add8~46 ),
	.shareout());
// synopsys translate_off
defparam \home|Add8~45 .extended_lut = "off";
defparam \home|Add8~45 .lut_mask = 64'h00000000000000FF;
defparam \home|Add8~45 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n2[20] (
	.clk(\clk~input_o ),
	.d(\home|Add8~45_sumout ),
	.asdata(\stepper_speed_2[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n2[5]~0_combout ),
	.ena(\home|n2[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n2[20] .is_wysiwyg = "true";
defparam \home|n2[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add8~41 (
// Equation(s):
// \home|Add8~41_sumout  = SUM(( \home|n2 [21] ) + ( VCC ) + ( \home|Add8~46  ))
// \home|Add8~42  = CARRY(( \home|n2 [21] ) + ( VCC ) + ( \home|Add8~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n2 [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add8~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add8~41_sumout ),
	.cout(\home|Add8~42 ),
	.shareout());
// synopsys translate_off
defparam \home|Add8~41 .extended_lut = "off";
defparam \home|Add8~41 .lut_mask = 64'h00000000000000FF;
defparam \home|Add8~41 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n2[21] (
	.clk(\clk~input_o ),
	.d(\home|Add8~41_sumout ),
	.asdata(\stepper_speed_2[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n2[5]~0_combout ),
	.ena(\home|n2[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n2[21] .is_wysiwyg = "true";
defparam \home|n2[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add8~37 (
// Equation(s):
// \home|Add8~37_sumout  = SUM(( \home|n2 [22] ) + ( VCC ) + ( \home|Add8~42  ))
// \home|Add8~38  = CARRY(( \home|n2 [22] ) + ( VCC ) + ( \home|Add8~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n2 [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add8~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add8~37_sumout ),
	.cout(\home|Add8~38 ),
	.shareout());
// synopsys translate_off
defparam \home|Add8~37 .extended_lut = "off";
defparam \home|Add8~37 .lut_mask = 64'h00000000000000FF;
defparam \home|Add8~37 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n2[22] (
	.clk(\clk~input_o ),
	.d(\home|Add8~37_sumout ),
	.asdata(\stepper_speed_2[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n2[5]~0_combout ),
	.ena(\home|n2[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n2[22] .is_wysiwyg = "true";
defparam \home|n2[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add8~33 (
// Equation(s):
// \home|Add8~33_sumout  = SUM(( \home|n2 [23] ) + ( VCC ) + ( \home|Add8~38  ))
// \home|Add8~34  = CARRY(( \home|n2 [23] ) + ( VCC ) + ( \home|Add8~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n2 [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add8~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add8~33_sumout ),
	.cout(\home|Add8~34 ),
	.shareout());
// synopsys translate_off
defparam \home|Add8~33 .extended_lut = "off";
defparam \home|Add8~33 .lut_mask = 64'h00000000000000FF;
defparam \home|Add8~33 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n2[23] (
	.clk(\clk~input_o ),
	.d(\home|Add8~33_sumout ),
	.asdata(\stepper_speed_2[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n2[5]~0_combout ),
	.ena(\home|n2[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n2[23] .is_wysiwyg = "true";
defparam \home|n2[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add8~57 (
// Equation(s):
// \home|Add8~57_sumout  = SUM(( \home|n2 [24] ) + ( VCC ) + ( \home|Add8~34  ))
// \home|Add8~58  = CARRY(( \home|n2 [24] ) + ( VCC ) + ( \home|Add8~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n2 [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add8~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add8~57_sumout ),
	.cout(\home|Add8~58 ),
	.shareout());
// synopsys translate_off
defparam \home|Add8~57 .extended_lut = "off";
defparam \home|Add8~57 .lut_mask = 64'h00000000000000FF;
defparam \home|Add8~57 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n2[24] (
	.clk(\clk~input_o ),
	.d(\home|Add8~57_sumout ),
	.asdata(\stepper_speed_2[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n2[5]~0_combout ),
	.ena(\home|n2[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n2[24] .is_wysiwyg = "true";
defparam \home|n2[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add8~117 (
// Equation(s):
// \home|Add8~117_sumout  = SUM(( \home|n2 [25] ) + ( VCC ) + ( \home|Add8~58  ))
// \home|Add8~118  = CARRY(( \home|n2 [25] ) + ( VCC ) + ( \home|Add8~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n2 [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add8~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add8~117_sumout ),
	.cout(\home|Add8~118 ),
	.shareout());
// synopsys translate_off
defparam \home|Add8~117 .extended_lut = "off";
defparam \home|Add8~117 .lut_mask = 64'h00000000000000FF;
defparam \home|Add8~117 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n2[25] (
	.clk(\clk~input_o ),
	.d(\home|Add8~117_sumout ),
	.asdata(\stepper_speed_2[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n2[5]~0_combout ),
	.ena(\home|n2[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n2[25] .is_wysiwyg = "true";
defparam \home|n2[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add8~105 (
// Equation(s):
// \home|Add8~105_sumout  = SUM(( \home|n2 [26] ) + ( VCC ) + ( \home|Add8~118  ))
// \home|Add8~106  = CARRY(( \home|n2 [26] ) + ( VCC ) + ( \home|Add8~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n2 [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add8~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add8~105_sumout ),
	.cout(\home|Add8~106 ),
	.shareout());
// synopsys translate_off
defparam \home|Add8~105 .extended_lut = "off";
defparam \home|Add8~105 .lut_mask = 64'h00000000000000FF;
defparam \home|Add8~105 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n2[26] (
	.clk(\clk~input_o ),
	.d(\home|Add8~105_sumout ),
	.asdata(\stepper_speed_2[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n2[5]~0_combout ),
	.ena(\home|n2[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n2[26] .is_wysiwyg = "true";
defparam \home|n2[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add8~1 (
// Equation(s):
// \home|Add8~1_sumout  = SUM(( \home|n2 [27] ) + ( VCC ) + ( \home|Add8~106  ))
// \home|Add8~2  = CARRY(( \home|n2 [27] ) + ( VCC ) + ( \home|Add8~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n2 [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add8~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add8~1_sumout ),
	.cout(\home|Add8~2 ),
	.shareout());
// synopsys translate_off
defparam \home|Add8~1 .extended_lut = "off";
defparam \home|Add8~1 .lut_mask = 64'h00000000000000FF;
defparam \home|Add8~1 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n2[27] (
	.clk(\clk~input_o ),
	.d(\home|Add8~1_sumout ),
	.asdata(\stepper_speed_2[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n2[5]~0_combout ),
	.ena(\home|n2[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n2[27] .is_wysiwyg = "true";
defparam \home|n2[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal8~0 (
// Equation(s):
// \home|Equal8~0_combout  = (!\home|n2 [27] & !\home|n2 [19])

	.dataa(!\home|n2 [27]),
	.datab(!\home|n2 [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal8~0 .extended_lut = "off";
defparam \home|Equal8~0 .lut_mask = 64'h8888888888888888;
defparam \home|Equal8~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add8~29 (
// Equation(s):
// \home|Add8~29_sumout  = SUM(( \home|n2 [28] ) + ( VCC ) + ( \home|Add8~2  ))
// \home|Add8~30  = CARRY(( \home|n2 [28] ) + ( VCC ) + ( \home|Add8~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n2 [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add8~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add8~29_sumout ),
	.cout(\home|Add8~30 ),
	.shareout());
// synopsys translate_off
defparam \home|Add8~29 .extended_lut = "off";
defparam \home|Add8~29 .lut_mask = 64'h00000000000000FF;
defparam \home|Add8~29 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n2[28] (
	.clk(\clk~input_o ),
	.d(\home|Add8~29_sumout ),
	.asdata(\stepper_speed_2[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n2[5]~0_combout ),
	.ena(\home|n2[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n2[28] .is_wysiwyg = "true";
defparam \home|n2[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add8~21 (
// Equation(s):
// \home|Add8~21_sumout  = SUM(( \home|n2 [29] ) + ( VCC ) + ( \home|Add8~30  ))
// \home|Add8~22  = CARRY(( \home|n2 [29] ) + ( VCC ) + ( \home|Add8~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n2 [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add8~21_sumout ),
	.cout(\home|Add8~22 ),
	.shareout());
// synopsys translate_off
defparam \home|Add8~21 .extended_lut = "off";
defparam \home|Add8~21 .lut_mask = 64'h00000000000000FF;
defparam \home|Add8~21 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n2[29] (
	.clk(\clk~input_o ),
	.d(\home|Add8~21_sumout ),
	.asdata(\stepper_speed_2[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n2[5]~0_combout ),
	.ena(\home|n2[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n2[29] .is_wysiwyg = "true";
defparam \home|n2[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add8~17 (
// Equation(s):
// \home|Add8~17_sumout  = SUM(( \home|n2 [30] ) + ( VCC ) + ( \home|Add8~22  ))
// \home|Add8~18  = CARRY(( \home|n2 [30] ) + ( VCC ) + ( \home|Add8~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n2 [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add8~17_sumout ),
	.cout(\home|Add8~18 ),
	.shareout());
// synopsys translate_off
defparam \home|Add8~17 .extended_lut = "off";
defparam \home|Add8~17 .lut_mask = 64'h00000000000000FF;
defparam \home|Add8~17 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n2[30] (
	.clk(\clk~input_o ),
	.d(\home|Add8~17_sumout ),
	.asdata(\stepper_speed_2[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|m1[15]~0_combout ),
	.sload(\home|n2[5]~0_combout ),
	.ena(\home|n2[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n2[30] .is_wysiwyg = "true";
defparam \home|n2[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal8~1 (
// Equation(s):
// \home|Equal8~1_combout  = ( !\home|n2 [6] & ( !\home|n2 [28] & ( (!\home|n2 [8] & (!\home|n2 [9] & (!\home|n2 [30] & !\home|n2 [29]))) ) ) )

	.dataa(!\home|n2 [8]),
	.datab(!\home|n2 [9]),
	.datac(!\home|n2 [30]),
	.datad(!\home|n2 [29]),
	.datae(!\home|n2 [6]),
	.dataf(!\home|n2 [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal8~1 .extended_lut = "off";
defparam \home|Equal8~1 .lut_mask = 64'h8000000000000000;
defparam \home|Equal8~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal8~2 (
// Equation(s):
// \home|Equal8~2_combout  = ( !\home|n2 [14] & ( !\home|n2 [7] & ( (!\home|n2 [23] & (!\home|n2 [22] & (!\home|n2 [21] & !\home|n2 [20]))) ) ) )

	.dataa(!\home|n2 [23]),
	.datab(!\home|n2 [22]),
	.datac(!\home|n2 [21]),
	.datad(!\home|n2 [20]),
	.datae(!\home|n2 [14]),
	.dataf(!\home|n2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal8~2 .extended_lut = "off";
defparam \home|Equal8~2 .lut_mask = 64'h8000000000000000;
defparam \home|Equal8~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal8~3 (
// Equation(s):
// \home|Equal8~3_combout  = ( !\home|n2 [18] & ( !\home|n2 [2] & ( (!\home|n2 [24] & (!\home|n2 [15] & (!\home|n2 [16] & !\home|n2 [17]))) ) ) )

	.dataa(!\home|n2 [24]),
	.datab(!\home|n2 [15]),
	.datac(!\home|n2 [16]),
	.datad(!\home|n2 [17]),
	.datae(!\home|n2 [18]),
	.dataf(!\home|n2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal8~3 .extended_lut = "off";
defparam \home|Equal8~3 .lut_mask = 64'h8000000000000000;
defparam \home|Equal8~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add8~81 (
// Equation(s):
// \home|Add8~81_sumout  = SUM(( \home|n2 [31] ) + ( VCC ) + ( \home|Add8~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n2 [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add8~81_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Add8~81 .extended_lut = "off";
defparam \home|Add8~81 .lut_mask = 64'h00000000000000FF;
defparam \home|Add8~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|n2[31]~3 (
// Equation(s):
// \home|n2[31]~3_combout  = (!\xmin~input_o  & (\homex~input_o  & (\home|f.01~q  & !\home|Equal7~6_combout )))

	.dataa(!\xmin~input_o ),
	.datab(!\homex~input_o ),
	.datac(!\home|f.01~q ),
	.datad(!\home|Equal7~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|n2[31]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|n2[31]~3 .extended_lut = "off";
defparam \home|n2[31]~3 .lut_mask = 64'h0200020002000200;
defparam \home|n2[31]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|n2[31]~4 (
// Equation(s):
// \home|n2[31]~4_combout  = ( \home|f.10~q  & ( !\home|Equal7~6_combout  & ( (!\ymin~input_o  & (\homey~input_o  & ((!\homex~input_o ) # (\xmin~input_o )))) ) ) )

	.dataa(!\xmin~input_o ),
	.datab(!\homex~input_o ),
	.datac(!\ymin~input_o ),
	.datad(!\homey~input_o ),
	.datae(!\home|f.10~q ),
	.dataf(!\home|Equal7~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|n2[31]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|n2[31]~4 .extended_lut = "off";
defparam \home|n2[31]~4 .lut_mask = 64'h000000D000000000;
defparam \home|n2[31]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|n2[31]~5 (
// Equation(s):
// \home|n2[31]~5_combout  = ( \home|n2[31]~4_combout  & ( \home|n2[31]~1_combout  & ( (!\home|Equal8~6_combout  & \home|Add8~81_sumout ) ) ) ) # ( !\home|n2[31]~4_combout  & ( \home|n2[31]~1_combout  & ( (!\home|Equal8~6_combout  & (\home|Add8~81_sumout  & 
// \home|n2[31]~3_combout )) ) ) ) # ( \home|n2[31]~4_combout  & ( !\home|n2[31]~1_combout  & ( \home|n2 [31] ) ) ) # ( !\home|n2[31]~4_combout  & ( !\home|n2[31]~1_combout  & ( \home|n2 [31] ) ) )

	.dataa(!\home|n2 [31]),
	.datab(!\home|Equal8~6_combout ),
	.datac(!\home|Add8~81_sumout ),
	.datad(!\home|n2[31]~3_combout ),
	.datae(!\home|n2[31]~4_combout ),
	.dataf(!\home|n2[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|n2[31]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|n2[31]~5 .extended_lut = "off";
defparam \home|n2[31]~5 .lut_mask = 64'h55555555000C0C0C;
defparam \home|n2[31]~5 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n2[31] (
	.clk(\clk~input_o ),
	.d(\home|n2[31]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n2[31] .is_wysiwyg = "true";
defparam \home|n2[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal8~4 (
// Equation(s):
// \home|Equal8~4_combout  = ( !\home|n2 [1] & ( !\home|n2 [0] & ( (!\home|n2 [31] & (!\home|n2 [5] & (!\home|n2 [4] & !\home|n2 [3]))) ) ) )

	.dataa(!\home|n2 [31]),
	.datab(!\home|n2 [5]),
	.datac(!\home|n2 [4]),
	.datad(!\home|n2 [3]),
	.datae(!\home|n2 [1]),
	.dataf(!\home|n2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal8~4 .extended_lut = "off";
defparam \home|Equal8~4 .lut_mask = 64'h8000000000000000;
defparam \home|Equal8~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal8~5 (
// Equation(s):
// \home|Equal8~5_combout  = ( !\home|n2 [12] & ( !\home|n2 [13] & ( (!\home|n2 [26] & (!\home|n2 [10] & (!\home|n2 [11] & !\home|n2 [25]))) ) ) )

	.dataa(!\home|n2 [26]),
	.datab(!\home|n2 [10]),
	.datac(!\home|n2 [11]),
	.datad(!\home|n2 [25]),
	.datae(!\home|n2 [12]),
	.dataf(!\home|n2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal8~5 .extended_lut = "off";
defparam \home|Equal8~5 .lut_mask = 64'h8000000000000000;
defparam \home|Equal8~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal8~6 (
// Equation(s):
// \home|Equal8~6_combout  = ( \home|Equal8~4_combout  & ( \home|Equal8~5_combout  & ( (\home|Equal8~0_combout  & (\home|Equal8~1_combout  & (\home|Equal8~2_combout  & \home|Equal8~3_combout ))) ) ) )

	.dataa(!\home|Equal8~0_combout ),
	.datab(!\home|Equal8~1_combout ),
	.datac(!\home|Equal8~2_combout ),
	.datad(!\home|Equal8~3_combout ),
	.datae(!\home|Equal8~4_combout ),
	.dataf(!\home|Equal8~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal8~6 .extended_lut = "off";
defparam \home|Equal8~6 .lut_mask = 64'h0000000000000001;
defparam \home|Equal8~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|signal_2~0 (
// Equation(s):
// \home|signal_2~0_combout  = (\home|f.10~q  & (!\home|Equal7~6_combout  & ((!\home|signal_2~q ) # (\home|Equal8~6_combout ))))

	.dataa(!\home|signal_2~q ),
	.datab(!\home|f.10~q ),
	.datac(!\home|Equal8~6_combout ),
	.datad(!\home|Equal7~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|signal_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|signal_2~0 .extended_lut = "off";
defparam \home|signal_2~0 .lut_mask = 64'h2300230023002300;
defparam \home|signal_2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|signal_2~1 (
// Equation(s):
// \home|signal_2~1_combout  = (\home|f.01~q  & (!\home|Equal7~6_combout  & ((!\home|signal_2~q ) # (\home|Equal8~6_combout ))))

	.dataa(!\home|signal_2~q ),
	.datab(!\home|f.01~q ),
	.datac(!\home|Equal8~6_combout ),
	.datad(!\home|Equal7~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|signal_2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|signal_2~1 .extended_lut = "off";
defparam \home|signal_2~1 .lut_mask = 64'h2300230023002300;
defparam \home|signal_2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|signal_2~2 (
// Equation(s):
// \home|signal_2~2_combout  = ( !\home|signal_2~0_combout  & ( \home|signal_2~1_combout  & ( (!\ymin~input_o  & (\homey~input_o  & ((!\homex~input_o ) # (\xmin~input_o )))) ) ) ) # ( \home|signal_2~0_combout  & ( !\home|signal_2~1_combout  & ( 
// (!\xmin~input_o  & (\homex~input_o  & ((!\homey~input_o ) # (\ymin~input_o )))) ) ) ) # ( !\home|signal_2~0_combout  & ( !\home|signal_2~1_combout  & ( (!\xmin~input_o  & (!\homex~input_o  $ (((!\homey~input_o ) # (\ymin~input_o ))))) # (\xmin~input_o  & 
// (((!\ymin~input_o  & \homey~input_o )))) ) ) )

	.dataa(!\xmin~input_o ),
	.datab(!\homex~input_o ),
	.datac(!\ymin~input_o ),
	.datad(!\homey~input_o ),
	.datae(!\home|signal_2~0_combout ),
	.dataf(!\home|signal_2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|signal_2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|signal_2~2 .extended_lut = "off";
defparam \home|signal_2~2 .lut_mask = 64'h22D2220200D00000;
defparam \home|signal_2~2 .shared_arith = "off";
// synopsys translate_on

dffeas \home|signal_2 (
	.clk(\clk~input_o ),
	.d(\home|signal_2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|signal_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \home|signal_2 .is_wysiwyg = "true";
defparam \home|signal_2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \step_signal_2~0 (
// Equation(s):
// \step_signal_2~0_combout  = (!\start_driving~input_o  & (\start_homing~input_o  & ((\home|signal_2~q )))) # (\start_driving~input_o  & (!\start_homing~input_o  & (\corexy|signal_2~q )))

	.dataa(!\start_driving~input_o ),
	.datab(!\start_homing~input_o ),
	.datac(!\corexy|signal_2~q ),
	.datad(!\home|signal_2~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\step_signal_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \step_signal_2~0 .extended_lut = "off";
defparam \step_signal_2~0 .lut_mask = 64'h0426042604260426;
defparam \step_signal_2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|direction_2 (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_2[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\corexy|direction_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|direction_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|direction_2 .is_wysiwyg = "true";
defparam \corexy|direction_2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|dir2~1 (
// Equation(s):
// \home|dir2~1_combout  = (!\xmin~input_o  & (\homex~input_o  & ((!\homey~input_o ) # (\ymin~input_o ))))

	.dataa(!\xmin~input_o ),
	.datab(!\homex~input_o ),
	.datac(!\ymin~input_o ),
	.datad(!\homey~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|dir2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|dir2~1 .extended_lut = "off";
defparam \home|dir2~1 .lut_mask = 64'h2202220222022202;
defparam \home|dir2~1 .shared_arith = "off";
// synopsys translate_on

dffeas \home|dir2 (
	.clk(\clk~input_o ),
	.d(\home|dir2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\home|dir2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|dir2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \home|dir2 .is_wysiwyg = "true";
defparam \home|dir2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \dir_2~0 (
// Equation(s):
// \dir_2~0_combout  = (!\start_driving~input_o  & (\start_homing~input_o  & ((\home|dir2~q )))) # (\start_driving~input_o  & (!\start_homing~input_o  & (\corexy|direction_2~q )))

	.dataa(!\start_driving~input_o ),
	.datab(!\start_homing~input_o ),
	.datac(!\corexy|direction_2~q ),
	.datad(!\home|dir2~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dir_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dir_2~0 .extended_lut = "off";
defparam \dir_2~0 .lut_mask = 64'h0426042604260426;
defparam \dir_2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_3[31]~input (
	.i(stepper_step_in_3[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_3[31]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_3[31]~input .bus_hold = "false";
defparam \stepper_step_in_3[31]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_3[29]~input (
	.i(stepper_step_in_3[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_3[29]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_3[29]~input .bus_hold = "false";
defparam \stepper_step_in_3[29]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_3[28]~input (
	.i(stepper_step_in_3[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_3[28]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_3[28]~input .bus_hold = "false";
defparam \stepper_step_in_3[28]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_3[27]~input (
	.i(stepper_step_in_3[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_3[27]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_3[27]~input .bus_hold = "false";
defparam \stepper_step_in_3[27]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_3[26]~input (
	.i(stepper_step_in_3[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_3[26]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_3[26]~input .bus_hold = "false";
defparam \stepper_step_in_3[26]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_3[25]~input (
	.i(stepper_step_in_3[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_3[25]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_3[25]~input .bus_hold = "false";
defparam \stepper_step_in_3[25]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_3[24]~input (
	.i(stepper_step_in_3[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_3[24]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_3[24]~input .bus_hold = "false";
defparam \stepper_step_in_3[24]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_3[23]~input (
	.i(stepper_step_in_3[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_3[23]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_3[23]~input .bus_hold = "false";
defparam \stepper_step_in_3[23]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_3[22]~input (
	.i(stepper_step_in_3[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_3[22]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_3[22]~input .bus_hold = "false";
defparam \stepper_step_in_3[22]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_3[21]~input (
	.i(stepper_step_in_3[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_3[21]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_3[21]~input .bus_hold = "false";
defparam \stepper_step_in_3[21]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_3[20]~input (
	.i(stepper_step_in_3[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_3[20]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_3[20]~input .bus_hold = "false";
defparam \stepper_step_in_3[20]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_3[19]~input (
	.i(stepper_step_in_3[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_3[19]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_3[19]~input .bus_hold = "false";
defparam \stepper_step_in_3[19]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_3[18]~input (
	.i(stepper_step_in_3[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_3[18]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_3[18]~input .bus_hold = "false";
defparam \stepper_step_in_3[18]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_3[17]~input (
	.i(stepper_step_in_3[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_3[17]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_3[17]~input .bus_hold = "false";
defparam \stepper_step_in_3[17]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_3[16]~input (
	.i(stepper_step_in_3[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_3[16]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_3[16]~input .bus_hold = "false";
defparam \stepper_step_in_3[16]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_3[15]~input (
	.i(stepper_step_in_3[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_3[15]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_3[15]~input .bus_hold = "false";
defparam \stepper_step_in_3[15]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_3[14]~input (
	.i(stepper_step_in_3[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_3[14]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_3[14]~input .bus_hold = "false";
defparam \stepper_step_in_3[14]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_3[13]~input (
	.i(stepper_step_in_3[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_3[13]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_3[13]~input .bus_hold = "false";
defparam \stepper_step_in_3[13]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_3[12]~input (
	.i(stepper_step_in_3[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_3[12]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_3[12]~input .bus_hold = "false";
defparam \stepper_step_in_3[12]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_3[11]~input (
	.i(stepper_step_in_3[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_3[11]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_3[11]~input .bus_hold = "false";
defparam \stepper_step_in_3[11]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_3[10]~input (
	.i(stepper_step_in_3[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_3[10]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_3[10]~input .bus_hold = "false";
defparam \stepper_step_in_3[10]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_3[9]~input (
	.i(stepper_step_in_3[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_3[9]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_3[9]~input .bus_hold = "false";
defparam \stepper_step_in_3[9]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_3[8]~input (
	.i(stepper_step_in_3[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_3[8]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_3[8]~input .bus_hold = "false";
defparam \stepper_step_in_3[8]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_3[7]~input (
	.i(stepper_step_in_3[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_3[7]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_3[7]~input .bus_hold = "false";
defparam \stepper_step_in_3[7]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_3[6]~input (
	.i(stepper_step_in_3[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_3[6]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_3[6]~input .bus_hold = "false";
defparam \stepper_step_in_3[6]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_3[5]~input (
	.i(stepper_step_in_3[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_3[5]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_3[5]~input .bus_hold = "false";
defparam \stepper_step_in_3[5]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_3[4]~input (
	.i(stepper_step_in_3[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_3[4]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_3[4]~input .bus_hold = "false";
defparam \stepper_step_in_3[4]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_3[3]~input (
	.i(stepper_step_in_3[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_3[3]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_3[3]~input .bus_hold = "false";
defparam \stepper_step_in_3[3]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_3[2]~input (
	.i(stepper_step_in_3[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_3[2]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_3[2]~input .bus_hold = "false";
defparam \stepper_step_in_3[2]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_3[1]~input (
	.i(stepper_step_in_3[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_3[1]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_3[1]~input .bus_hold = "false";
defparam \stepper_step_in_3[1]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_3[0]~input (
	.i(stepper_step_in_3[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_3[0]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_3[0]~input .bus_hold = "false";
defparam \stepper_step_in_3[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \z|Add0~13 (
// Equation(s):
// \z|Add0~13_sumout  = SUM(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[0]~input_o ) ) + ( \stepper_step_in_3[31]~input_o  ) + ( !VCC ))
// \z|Add0~14  = CARRY(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[0]~input_o ) ) + ( \stepper_step_in_3[31]~input_o  ) + ( !VCC ))

	.dataa(!\stepper_step_in_3[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_3[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add0~13_sumout ),
	.cout(\z|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \z|Add0~13 .extended_lut = "off";
defparam \z|Add0~13 .lut_mask = 64'h0000AAAA000055AA;
defparam \z|Add0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add0~17 (
// Equation(s):
// \z|Add0~17_sumout  = SUM(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[1]~input_o ) ) + ( GND ) + ( \z|Add0~14  ))
// \z|Add0~18  = CARRY(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[1]~input_o ) ) + ( GND ) + ( \z|Add0~14  ))

	.dataa(!\stepper_step_in_3[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_3[1]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add0~17_sumout ),
	.cout(\z|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \z|Add0~17 .extended_lut = "off";
defparam \z|Add0~17 .lut_mask = 64'h0000FFFF000055AA;
defparam \z|Add0~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add0~21 (
// Equation(s):
// \z|Add0~21_sumout  = SUM(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[2]~input_o ) ) + ( GND ) + ( \z|Add0~18  ))
// \z|Add0~22  = CARRY(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[2]~input_o ) ) + ( GND ) + ( \z|Add0~18  ))

	.dataa(!\stepper_step_in_3[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_3[2]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add0~21_sumout ),
	.cout(\z|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \z|Add0~21 .extended_lut = "off";
defparam \z|Add0~21 .lut_mask = 64'h0000FFFF000055AA;
defparam \z|Add0~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add0~25 (
// Equation(s):
// \z|Add0~25_sumout  = SUM(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[3]~input_o ) ) + ( GND ) + ( \z|Add0~22  ))
// \z|Add0~26  = CARRY(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[3]~input_o ) ) + ( GND ) + ( \z|Add0~22  ))

	.dataa(!\stepper_step_in_3[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_3[3]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add0~25_sumout ),
	.cout(\z|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \z|Add0~25 .extended_lut = "off";
defparam \z|Add0~25 .lut_mask = 64'h0000FFFF000055AA;
defparam \z|Add0~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add0~29 (
// Equation(s):
// \z|Add0~29_sumout  = SUM(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[4]~input_o ) ) + ( GND ) + ( \z|Add0~26  ))
// \z|Add0~30  = CARRY(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[4]~input_o ) ) + ( GND ) + ( \z|Add0~26  ))

	.dataa(!\stepper_step_in_3[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_3[4]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add0~29_sumout ),
	.cout(\z|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \z|Add0~29 .extended_lut = "off";
defparam \z|Add0~29 .lut_mask = 64'h0000FFFF000055AA;
defparam \z|Add0~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add0~73 (
// Equation(s):
// \z|Add0~73_sumout  = SUM(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[5]~input_o ) ) + ( GND ) + ( \z|Add0~30  ))
// \z|Add0~74  = CARRY(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[5]~input_o ) ) + ( GND ) + ( \z|Add0~30  ))

	.dataa(!\stepper_step_in_3[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_3[5]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add0~73_sumout ),
	.cout(\z|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \z|Add0~73 .extended_lut = "off";
defparam \z|Add0~73 .lut_mask = 64'h0000FFFF000055AA;
defparam \z|Add0~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add0~69 (
// Equation(s):
// \z|Add0~69_sumout  = SUM(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[6]~input_o ) ) + ( GND ) + ( \z|Add0~74  ))
// \z|Add0~70  = CARRY(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[6]~input_o ) ) + ( GND ) + ( \z|Add0~74  ))

	.dataa(!\stepper_step_in_3[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_3[6]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add0~69_sumout ),
	.cout(\z|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \z|Add0~69 .extended_lut = "off";
defparam \z|Add0~69 .lut_mask = 64'h0000FFFF000055AA;
defparam \z|Add0~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add0~65 (
// Equation(s):
// \z|Add0~65_sumout  = SUM(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[7]~input_o ) ) + ( GND ) + ( \z|Add0~70  ))
// \z|Add0~66  = CARRY(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[7]~input_o ) ) + ( GND ) + ( \z|Add0~70  ))

	.dataa(!\stepper_step_in_3[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_3[7]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add0~65_sumout ),
	.cout(\z|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \z|Add0~65 .extended_lut = "off";
defparam \z|Add0~65 .lut_mask = 64'h0000FFFF000055AA;
defparam \z|Add0~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add0~57 (
// Equation(s):
// \z|Add0~57_sumout  = SUM(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[8]~input_o ) ) + ( GND ) + ( \z|Add0~66  ))
// \z|Add0~58  = CARRY(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[8]~input_o ) ) + ( GND ) + ( \z|Add0~66  ))

	.dataa(!\stepper_step_in_3[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_3[8]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add0~57_sumout ),
	.cout(\z|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \z|Add0~57 .extended_lut = "off";
defparam \z|Add0~57 .lut_mask = 64'h0000FFFF000055AA;
defparam \z|Add0~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add0~121 (
// Equation(s):
// \z|Add0~121_sumout  = SUM(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[9]~input_o ) ) + ( GND ) + ( \z|Add0~58  ))
// \z|Add0~122  = CARRY(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[9]~input_o ) ) + ( GND ) + ( \z|Add0~58  ))

	.dataa(!\stepper_step_in_3[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_3[9]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add0~121_sumout ),
	.cout(\z|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \z|Add0~121 .extended_lut = "off";
defparam \z|Add0~121 .lut_mask = 64'h0000FFFF000055AA;
defparam \z|Add0~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add0~117 (
// Equation(s):
// \z|Add0~117_sumout  = SUM(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[10]~input_o ) ) + ( GND ) + ( \z|Add0~122  ))
// \z|Add0~118  = CARRY(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[10]~input_o ) ) + ( GND ) + ( \z|Add0~122  ))

	.dataa(!\stepper_step_in_3[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_3[10]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add0~117_sumout ),
	.cout(\z|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \z|Add0~117 .extended_lut = "off";
defparam \z|Add0~117 .lut_mask = 64'h0000FFFF000055AA;
defparam \z|Add0~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add0~37 (
// Equation(s):
// \z|Add0~37_sumout  = SUM(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[11]~input_o ) ) + ( GND ) + ( \z|Add0~118  ))
// \z|Add0~38  = CARRY(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[11]~input_o ) ) + ( GND ) + ( \z|Add0~118  ))

	.dataa(!\stepper_step_in_3[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_3[11]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add0~37_sumout ),
	.cout(\z|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \z|Add0~37 .extended_lut = "off";
defparam \z|Add0~37 .lut_mask = 64'h0000FFFF000055AA;
defparam \z|Add0~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add0~113 (
// Equation(s):
// \z|Add0~113_sumout  = SUM(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[12]~input_o ) ) + ( GND ) + ( \z|Add0~38  ))
// \z|Add0~114  = CARRY(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[12]~input_o ) ) + ( GND ) + ( \z|Add0~38  ))

	.dataa(!\stepper_step_in_3[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_3[12]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add0~113_sumout ),
	.cout(\z|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \z|Add0~113 .extended_lut = "off";
defparam \z|Add0~113 .lut_mask = 64'h0000FFFF000055AA;
defparam \z|Add0~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add0~109 (
// Equation(s):
// \z|Add0~109_sumout  = SUM(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[13]~input_o ) ) + ( GND ) + ( \z|Add0~114  ))
// \z|Add0~110  = CARRY(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[13]~input_o ) ) + ( GND ) + ( \z|Add0~114  ))

	.dataa(!\stepper_step_in_3[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_3[13]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add0~109_sumout ),
	.cout(\z|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \z|Add0~109 .extended_lut = "off";
defparam \z|Add0~109 .lut_mask = 64'h0000FFFF000055AA;
defparam \z|Add0~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add0~105 (
// Equation(s):
// \z|Add0~105_sumout  = SUM(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[14]~input_o ) ) + ( GND ) + ( \z|Add0~110  ))
// \z|Add0~106  = CARRY(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[14]~input_o ) ) + ( GND ) + ( \z|Add0~110  ))

	.dataa(!\stepper_step_in_3[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_3[14]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add0~105_sumout ),
	.cout(\z|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \z|Add0~105 .extended_lut = "off";
defparam \z|Add0~105 .lut_mask = 64'h0000FFFF000055AA;
defparam \z|Add0~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add0~53 (
// Equation(s):
// \z|Add0~53_sumout  = SUM(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[15]~input_o ) ) + ( GND ) + ( \z|Add0~106  ))
// \z|Add0~54  = CARRY(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[15]~input_o ) ) + ( GND ) + ( \z|Add0~106  ))

	.dataa(!\stepper_step_in_3[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_3[15]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add0~53_sumout ),
	.cout(\z|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \z|Add0~53 .extended_lut = "off";
defparam \z|Add0~53 .lut_mask = 64'h0000FFFF000055AA;
defparam \z|Add0~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add0~101 (
// Equation(s):
// \z|Add0~101_sumout  = SUM(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[16]~input_o ) ) + ( GND ) + ( \z|Add0~54  ))
// \z|Add0~102  = CARRY(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[16]~input_o ) ) + ( GND ) + ( \z|Add0~54  ))

	.dataa(!\stepper_step_in_3[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_3[16]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add0~101_sumout ),
	.cout(\z|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \z|Add0~101 .extended_lut = "off";
defparam \z|Add0~101 .lut_mask = 64'h0000FFFF000055AA;
defparam \z|Add0~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add0~97 (
// Equation(s):
// \z|Add0~97_sumout  = SUM(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[17]~input_o ) ) + ( GND ) + ( \z|Add0~102  ))
// \z|Add0~98  = CARRY(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[17]~input_o ) ) + ( GND ) + ( \z|Add0~102  ))

	.dataa(!\stepper_step_in_3[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_3[17]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add0~97_sumout ),
	.cout(\z|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \z|Add0~97 .extended_lut = "off";
defparam \z|Add0~97 .lut_mask = 64'h0000FFFF000055AA;
defparam \z|Add0~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add0~93 (
// Equation(s):
// \z|Add0~93_sumout  = SUM(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[18]~input_o ) ) + ( GND ) + ( \z|Add0~98  ))
// \z|Add0~94  = CARRY(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[18]~input_o ) ) + ( GND ) + ( \z|Add0~98  ))

	.dataa(!\stepper_step_in_3[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_3[18]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add0~93_sumout ),
	.cout(\z|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \z|Add0~93 .extended_lut = "off";
defparam \z|Add0~93 .lut_mask = 64'h0000FFFF000055AA;
defparam \z|Add0~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add0~89 (
// Equation(s):
// \z|Add0~89_sumout  = SUM(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[19]~input_o ) ) + ( GND ) + ( \z|Add0~94  ))
// \z|Add0~90  = CARRY(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[19]~input_o ) ) + ( GND ) + ( \z|Add0~94  ))

	.dataa(!\stepper_step_in_3[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_3[19]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add0~89_sumout ),
	.cout(\z|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \z|Add0~89 .extended_lut = "off";
defparam \z|Add0~89 .lut_mask = 64'h0000FFFF000055AA;
defparam \z|Add0~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add0~85 (
// Equation(s):
// \z|Add0~85_sumout  = SUM(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[20]~input_o ) ) + ( GND ) + ( \z|Add0~90  ))
// \z|Add0~86  = CARRY(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[20]~input_o ) ) + ( GND ) + ( \z|Add0~90  ))

	.dataa(!\stepper_step_in_3[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_3[20]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add0~85_sumout ),
	.cout(\z|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \z|Add0~85 .extended_lut = "off";
defparam \z|Add0~85 .lut_mask = 64'h0000FFFF000055AA;
defparam \z|Add0~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add0~61 (
// Equation(s):
// \z|Add0~61_sumout  = SUM(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[21]~input_o ) ) + ( GND ) + ( \z|Add0~86  ))
// \z|Add0~62  = CARRY(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[21]~input_o ) ) + ( GND ) + ( \z|Add0~86  ))

	.dataa(!\stepper_step_in_3[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_3[21]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add0~61_sumout ),
	.cout(\z|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \z|Add0~61 .extended_lut = "off";
defparam \z|Add0~61 .lut_mask = 64'h0000FFFF000055AA;
defparam \z|Add0~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add0~81 (
// Equation(s):
// \z|Add0~81_sumout  = SUM(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[22]~input_o ) ) + ( GND ) + ( \z|Add0~62  ))
// \z|Add0~82  = CARRY(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[22]~input_o ) ) + ( GND ) + ( \z|Add0~62  ))

	.dataa(!\stepper_step_in_3[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_3[22]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add0~81_sumout ),
	.cout(\z|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \z|Add0~81 .extended_lut = "off";
defparam \z|Add0~81 .lut_mask = 64'h0000FFFF000055AA;
defparam \z|Add0~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add0~5 (
// Equation(s):
// \z|Add0~5_sumout  = SUM(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[23]~input_o ) ) + ( GND ) + ( \z|Add0~82  ))
// \z|Add0~6  = CARRY(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[23]~input_o ) ) + ( GND ) + ( \z|Add0~82  ))

	.dataa(!\stepper_step_in_3[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_3[23]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add0~5_sumout ),
	.cout(\z|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \z|Add0~5 .extended_lut = "off";
defparam \z|Add0~5 .lut_mask = 64'h0000FFFF000055AA;
defparam \z|Add0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add0~77 (
// Equation(s):
// \z|Add0~77_sumout  = SUM(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[24]~input_o ) ) + ( GND ) + ( \z|Add0~6  ))
// \z|Add0~78  = CARRY(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[24]~input_o ) ) + ( GND ) + ( \z|Add0~6  ))

	.dataa(!\stepper_step_in_3[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_3[24]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add0~77_sumout ),
	.cout(\z|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \z|Add0~77 .extended_lut = "off";
defparam \z|Add0~77 .lut_mask = 64'h0000FFFF000055AA;
defparam \z|Add0~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add0~33 (
// Equation(s):
// \z|Add0~33_sumout  = SUM(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[25]~input_o ) ) + ( GND ) + ( \z|Add0~78  ))
// \z|Add0~34  = CARRY(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[25]~input_o ) ) + ( GND ) + ( \z|Add0~78  ))

	.dataa(!\stepper_step_in_3[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_3[25]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add0~33_sumout ),
	.cout(\z|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \z|Add0~33 .extended_lut = "off";
defparam \z|Add0~33 .lut_mask = 64'h0000FFFF000055AA;
defparam \z|Add0~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add0~41 (
// Equation(s):
// \z|Add0~41_sumout  = SUM(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[26]~input_o ) ) + ( GND ) + ( \z|Add0~34  ))
// \z|Add0~42  = CARRY(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[26]~input_o ) ) + ( GND ) + ( \z|Add0~34  ))

	.dataa(!\stepper_step_in_3[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_3[26]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add0~41_sumout ),
	.cout(\z|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \z|Add0~41 .extended_lut = "off";
defparam \z|Add0~41 .lut_mask = 64'h0000FFFF000055AA;
defparam \z|Add0~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add0~45 (
// Equation(s):
// \z|Add0~45_sumout  = SUM(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[27]~input_o ) ) + ( GND ) + ( \z|Add0~42  ))
// \z|Add0~46  = CARRY(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[27]~input_o ) ) + ( GND ) + ( \z|Add0~42  ))

	.dataa(!\stepper_step_in_3[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_3[27]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add0~45_sumout ),
	.cout(\z|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \z|Add0~45 .extended_lut = "off";
defparam \z|Add0~45 .lut_mask = 64'h0000FFFF000055AA;
defparam \z|Add0~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add0~49 (
// Equation(s):
// \z|Add0~49_sumout  = SUM(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[28]~input_o ) ) + ( GND ) + ( \z|Add0~46  ))
// \z|Add0~50  = CARRY(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[28]~input_o ) ) + ( GND ) + ( \z|Add0~46  ))

	.dataa(!\stepper_step_in_3[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_3[28]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add0~49_sumout ),
	.cout(\z|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \z|Add0~49 .extended_lut = "off";
defparam \z|Add0~49 .lut_mask = 64'h0000FFFF000055AA;
defparam \z|Add0~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add0~1 (
// Equation(s):
// \z|Add0~1_sumout  = SUM(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[29]~input_o ) ) + ( GND ) + ( \z|Add0~50  ))
// \z|Add0~2  = CARRY(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[29]~input_o ) ) + ( GND ) + ( \z|Add0~50  ))

	.dataa(!\stepper_step_in_3[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_3[29]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add0~1_sumout ),
	.cout(\z|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \z|Add0~1 .extended_lut = "off";
defparam \z|Add0~1 .lut_mask = 64'h0000FFFF000055AA;
defparam \z|Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add3~1 (
// Equation(s):
// \z|Add3~1_sumout  = SUM(( \z|n [0] ) + ( VCC ) + ( !VCC ))
// \z|Add3~2  = CARRY(( \z|n [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|n [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add3~1_sumout ),
	.cout(\z|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \z|Add3~1 .extended_lut = "off";
defparam \z|Add3~1 .lut_mask = 64'h00000000000000FF;
defparam \z|Add3~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|n~0 (
// Equation(s):
// \z|n~0_combout  = (!\z|signal~q  & (\z|n [0])) # (\z|signal~q  & ((\z|Add3~1_sumout )))

	.dataa(!\z|signal~q ),
	.datab(!\z|n [0]),
	.datac(!\z|Add3~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|n~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|n~0 .extended_lut = "off";
defparam \z|n~0 .lut_mask = 64'h2727272727272727;
defparam \z|n~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_3[23]~input (
	.i(stepper_speed_3[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_3[23]~input_o ));
// synopsys translate_off
defparam \stepper_speed_3[23]~input .bus_hold = "false";
defparam \stepper_speed_3[23]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_3[22]~input (
	.i(stepper_speed_3[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_3[22]~input_o ));
// synopsys translate_off
defparam \stepper_speed_3[22]~input .bus_hold = "false";
defparam \stepper_speed_3[22]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_3[21]~input (
	.i(stepper_speed_3[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_3[21]~input_o ));
// synopsys translate_off
defparam \stepper_speed_3[21]~input .bus_hold = "false";
defparam \stepper_speed_3[21]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_3[20]~input (
	.i(stepper_speed_3[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_3[20]~input_o ));
// synopsys translate_off
defparam \stepper_speed_3[20]~input .bus_hold = "false";
defparam \stepper_speed_3[20]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_3[19]~input (
	.i(stepper_speed_3[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_3[19]~input_o ));
// synopsys translate_off
defparam \stepper_speed_3[19]~input .bus_hold = "false";
defparam \stepper_speed_3[19]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_3[18]~input (
	.i(stepper_speed_3[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_3[18]~input_o ));
// synopsys translate_off
defparam \stepper_speed_3[18]~input .bus_hold = "false";
defparam \stepper_speed_3[18]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_3[17]~input (
	.i(stepper_speed_3[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_3[17]~input_o ));
// synopsys translate_off
defparam \stepper_speed_3[17]~input .bus_hold = "false";
defparam \stepper_speed_3[17]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_3[16]~input (
	.i(stepper_speed_3[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_3[16]~input_o ));
// synopsys translate_off
defparam \stepper_speed_3[16]~input .bus_hold = "false";
defparam \stepper_speed_3[16]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_3[15]~input (
	.i(stepper_speed_3[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_3[15]~input_o ));
// synopsys translate_off
defparam \stepper_speed_3[15]~input .bus_hold = "false";
defparam \stepper_speed_3[15]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_3[14]~input (
	.i(stepper_speed_3[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_3[14]~input_o ));
// synopsys translate_off
defparam \stepper_speed_3[14]~input .bus_hold = "false";
defparam \stepper_speed_3[14]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_3[13]~input (
	.i(stepper_speed_3[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_3[13]~input_o ));
// synopsys translate_off
defparam \stepper_speed_3[13]~input .bus_hold = "false";
defparam \stepper_speed_3[13]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_3[12]~input (
	.i(stepper_speed_3[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_3[12]~input_o ));
// synopsys translate_off
defparam \stepper_speed_3[12]~input .bus_hold = "false";
defparam \stepper_speed_3[12]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_3[11]~input (
	.i(stepper_speed_3[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_3[11]~input_o ));
// synopsys translate_off
defparam \stepper_speed_3[11]~input .bus_hold = "false";
defparam \stepper_speed_3[11]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_3[10]~input (
	.i(stepper_speed_3[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_3[10]~input_o ));
// synopsys translate_off
defparam \stepper_speed_3[10]~input .bus_hold = "false";
defparam \stepper_speed_3[10]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_3[9]~input (
	.i(stepper_speed_3[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_3[9]~input_o ));
// synopsys translate_off
defparam \stepper_speed_3[9]~input .bus_hold = "false";
defparam \stepper_speed_3[9]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_3[8]~input (
	.i(stepper_speed_3[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_3[8]~input_o ));
// synopsys translate_off
defparam \stepper_speed_3[8]~input .bus_hold = "false";
defparam \stepper_speed_3[8]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_3[7]~input (
	.i(stepper_speed_3[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_3[7]~input_o ));
// synopsys translate_off
defparam \stepper_speed_3[7]~input .bus_hold = "false";
defparam \stepper_speed_3[7]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_3[6]~input (
	.i(stepper_speed_3[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_3[6]~input_o ));
// synopsys translate_off
defparam \stepper_speed_3[6]~input .bus_hold = "false";
defparam \stepper_speed_3[6]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_3[5]~input (
	.i(stepper_speed_3[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_3[5]~input_o ));
// synopsys translate_off
defparam \stepper_speed_3[5]~input .bus_hold = "false";
defparam \stepper_speed_3[5]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_3[4]~input (
	.i(stepper_speed_3[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_3[4]~input_o ));
// synopsys translate_off
defparam \stepper_speed_3[4]~input .bus_hold = "false";
defparam \stepper_speed_3[4]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_3[3]~input (
	.i(stepper_speed_3[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_3[3]~input_o ));
// synopsys translate_off
defparam \stepper_speed_3[3]~input .bus_hold = "false";
defparam \stepper_speed_3[3]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_3[2]~input (
	.i(stepper_speed_3[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_3[2]~input_o ));
// synopsys translate_off
defparam \stepper_speed_3[2]~input .bus_hold = "false";
defparam \stepper_speed_3[2]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_3[1]~input (
	.i(stepper_speed_3[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_3[1]~input_o ));
// synopsys translate_off
defparam \stepper_speed_3[1]~input .bus_hold = "false";
defparam \stepper_speed_3[1]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_3[0]~input (
	.i(stepper_speed_3[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_3[0]~input_o ));
// synopsys translate_off
defparam \stepper_speed_3[0]~input .bus_hold = "false";
defparam \stepper_speed_3[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \z|Add2~117 (
// Equation(s):
// \z|Add2~117_sumout  = SUM(( \stepper_speed_3[0]~input_o  ) + ( VCC ) + ( !VCC ))
// \z|Add2~118  = CARRY(( \stepper_speed_3[0]~input_o  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_3[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add2~117_sumout ),
	.cout(\z|Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \z|Add2~117 .extended_lut = "off";
defparam \z|Add2~117 .lut_mask = 64'h00000000000000FF;
defparam \z|Add2~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add2~113 (
// Equation(s):
// \z|Add2~113_sumout  = SUM(( \stepper_speed_3[1]~input_o  ) + ( VCC ) + ( \z|Add2~118  ))
// \z|Add2~114  = CARRY(( \stepper_speed_3[1]~input_o  ) + ( VCC ) + ( \z|Add2~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_3[1]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add2~113_sumout ),
	.cout(\z|Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \z|Add2~113 .extended_lut = "off";
defparam \z|Add2~113 .lut_mask = 64'h00000000000000FF;
defparam \z|Add2~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add2~109 (
// Equation(s):
// \z|Add2~109_sumout  = SUM(( \stepper_speed_3[2]~input_o  ) + ( VCC ) + ( \z|Add2~114  ))
// \z|Add2~110  = CARRY(( \stepper_speed_3[2]~input_o  ) + ( VCC ) + ( \z|Add2~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_3[2]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add2~109_sumout ),
	.cout(\z|Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \z|Add2~109 .extended_lut = "off";
defparam \z|Add2~109 .lut_mask = 64'h00000000000000FF;
defparam \z|Add2~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add2~57 (
// Equation(s):
// \z|Add2~57_sumout  = SUM(( \stepper_speed_3[3]~input_o  ) + ( VCC ) + ( \z|Add2~110  ))
// \z|Add2~58  = CARRY(( \stepper_speed_3[3]~input_o  ) + ( VCC ) + ( \z|Add2~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_3[3]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add2~57_sumout ),
	.cout(\z|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \z|Add2~57 .extended_lut = "off";
defparam \z|Add2~57 .lut_mask = 64'h00000000000000FF;
defparam \z|Add2~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add2~105 (
// Equation(s):
// \z|Add2~105_sumout  = SUM(( \stepper_speed_3[4]~input_o  ) + ( VCC ) + ( \z|Add2~58  ))
// \z|Add2~106  = CARRY(( \stepper_speed_3[4]~input_o  ) + ( VCC ) + ( \z|Add2~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_3[4]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add2~105_sumout ),
	.cout(\z|Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \z|Add2~105 .extended_lut = "off";
defparam \z|Add2~105 .lut_mask = 64'h00000000000000FF;
defparam \z|Add2~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add2~101 (
// Equation(s):
// \z|Add2~101_sumout  = SUM(( \stepper_speed_3[5]~input_o  ) + ( VCC ) + ( \z|Add2~106  ))
// \z|Add2~102  = CARRY(( \stepper_speed_3[5]~input_o  ) + ( VCC ) + ( \z|Add2~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_3[5]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add2~101_sumout ),
	.cout(\z|Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \z|Add2~101 .extended_lut = "off";
defparam \z|Add2~101 .lut_mask = 64'h00000000000000FF;
defparam \z|Add2~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add2~97 (
// Equation(s):
// \z|Add2~97_sumout  = SUM(( \stepper_speed_3[6]~input_o  ) + ( VCC ) + ( \z|Add2~102  ))
// \z|Add2~98  = CARRY(( \stepper_speed_3[6]~input_o  ) + ( VCC ) + ( \z|Add2~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_3[6]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add2~97_sumout ),
	.cout(\z|Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \z|Add2~97 .extended_lut = "off";
defparam \z|Add2~97 .lut_mask = 64'h00000000000000FF;
defparam \z|Add2~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add2~93 (
// Equation(s):
// \z|Add2~93_sumout  = SUM(( \stepper_speed_3[7]~input_o  ) + ( VCC ) + ( \z|Add2~98  ))
// \z|Add2~94  = CARRY(( \stepper_speed_3[7]~input_o  ) + ( VCC ) + ( \z|Add2~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_3[7]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add2~93_sumout ),
	.cout(\z|Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \z|Add2~93 .extended_lut = "off";
defparam \z|Add2~93 .lut_mask = 64'h00000000000000FF;
defparam \z|Add2~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add2~89 (
// Equation(s):
// \z|Add2~89_sumout  = SUM(( \stepper_speed_3[8]~input_o  ) + ( VCC ) + ( \z|Add2~94  ))
// \z|Add2~90  = CARRY(( \stepper_speed_3[8]~input_o  ) + ( VCC ) + ( \z|Add2~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_3[8]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add2~89_sumout ),
	.cout(\z|Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \z|Add2~89 .extended_lut = "off";
defparam \z|Add2~89 .lut_mask = 64'h00000000000000FF;
defparam \z|Add2~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add2~121 (
// Equation(s):
// \z|Add2~121_sumout  = SUM(( \stepper_speed_3[9]~input_o  ) + ( VCC ) + ( \z|Add2~90  ))
// \z|Add2~122  = CARRY(( \stepper_speed_3[9]~input_o  ) + ( VCC ) + ( \z|Add2~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_3[9]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add2~121_sumout ),
	.cout(\z|Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \z|Add2~121 .extended_lut = "off";
defparam \z|Add2~121 .lut_mask = 64'h00000000000000FF;
defparam \z|Add2~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add2~125 (
// Equation(s):
// \z|Add2~125_sumout  = SUM(( \stepper_speed_3[10]~input_o  ) + ( VCC ) + ( \z|Add2~122  ))
// \z|Add2~126  = CARRY(( \stepper_speed_3[10]~input_o  ) + ( VCC ) + ( \z|Add2~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_3[10]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add2~125_sumout ),
	.cout(\z|Add2~126 ),
	.shareout());
// synopsys translate_off
defparam \z|Add2~125 .extended_lut = "off";
defparam \z|Add2~125 .lut_mask = 64'h00000000000000FF;
defparam \z|Add2~125 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add2~61 (
// Equation(s):
// \z|Add2~61_sumout  = SUM(( \stepper_speed_3[11]~input_o  ) + ( VCC ) + ( \z|Add2~126  ))
// \z|Add2~62  = CARRY(( \stepper_speed_3[11]~input_o  ) + ( VCC ) + ( \z|Add2~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_3[11]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add2~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add2~61_sumout ),
	.cout(\z|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \z|Add2~61 .extended_lut = "off";
defparam \z|Add2~61 .lut_mask = 64'h00000000000000FF;
defparam \z|Add2~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add2~69 (
// Equation(s):
// \z|Add2~69_sumout  = SUM(( \stepper_speed_3[12]~input_o  ) + ( VCC ) + ( \z|Add2~62  ))
// \z|Add2~70  = CARRY(( \stepper_speed_3[12]~input_o  ) + ( VCC ) + ( \z|Add2~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_3[12]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add2~69_sumout ),
	.cout(\z|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \z|Add2~69 .extended_lut = "off";
defparam \z|Add2~69 .lut_mask = 64'h00000000000000FF;
defparam \z|Add2~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add2~73 (
// Equation(s):
// \z|Add2~73_sumout  = SUM(( \stepper_speed_3[13]~input_o  ) + ( VCC ) + ( \z|Add2~70  ))
// \z|Add2~74  = CARRY(( \stepper_speed_3[13]~input_o  ) + ( VCC ) + ( \z|Add2~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_3[13]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add2~73_sumout ),
	.cout(\z|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \z|Add2~73 .extended_lut = "off";
defparam \z|Add2~73 .lut_mask = 64'h00000000000000FF;
defparam \z|Add2~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add2~77 (
// Equation(s):
// \z|Add2~77_sumout  = SUM(( \stepper_speed_3[14]~input_o  ) + ( VCC ) + ( \z|Add2~74  ))
// \z|Add2~78  = CARRY(( \stepper_speed_3[14]~input_o  ) + ( VCC ) + ( \z|Add2~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_3[14]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add2~77_sumout ),
	.cout(\z|Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \z|Add2~77 .extended_lut = "off";
defparam \z|Add2~77 .lut_mask = 64'h00000000000000FF;
defparam \z|Add2~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add2~81 (
// Equation(s):
// \z|Add2~81_sumout  = SUM(( \stepper_speed_3[15]~input_o  ) + ( VCC ) + ( \z|Add2~78  ))
// \z|Add2~82  = CARRY(( \stepper_speed_3[15]~input_o  ) + ( VCC ) + ( \z|Add2~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_3[15]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add2~81_sumout ),
	.cout(\z|Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \z|Add2~81 .extended_lut = "off";
defparam \z|Add2~81 .lut_mask = 64'h00000000000000FF;
defparam \z|Add2~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add2~85 (
// Equation(s):
// \z|Add2~85_sumout  = SUM(( \stepper_speed_3[16]~input_o  ) + ( VCC ) + ( \z|Add2~82  ))
// \z|Add2~86  = CARRY(( \stepper_speed_3[16]~input_o  ) + ( VCC ) + ( \z|Add2~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_3[16]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add2~85_sumout ),
	.cout(\z|Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \z|Add2~85 .extended_lut = "off";
defparam \z|Add2~85 .lut_mask = 64'h00000000000000FF;
defparam \z|Add2~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add2~65 (
// Equation(s):
// \z|Add2~65_sumout  = SUM(( \stepper_speed_3[17]~input_o  ) + ( VCC ) + ( \z|Add2~86  ))
// \z|Add2~66  = CARRY(( \stepper_speed_3[17]~input_o  ) + ( VCC ) + ( \z|Add2~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_3[17]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add2~65_sumout ),
	.cout(\z|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \z|Add2~65 .extended_lut = "off";
defparam \z|Add2~65 .lut_mask = 64'h00000000000000FF;
defparam \z|Add2~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add2~37 (
// Equation(s):
// \z|Add2~37_sumout  = SUM(( \stepper_speed_3[18]~input_o  ) + ( VCC ) + ( \z|Add2~66  ))
// \z|Add2~38  = CARRY(( \stepper_speed_3[18]~input_o  ) + ( VCC ) + ( \z|Add2~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_3[18]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add2~37_sumout ),
	.cout(\z|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \z|Add2~37 .extended_lut = "off";
defparam \z|Add2~37 .lut_mask = 64'h00000000000000FF;
defparam \z|Add2~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add2~41 (
// Equation(s):
// \z|Add2~41_sumout  = SUM(( \stepper_speed_3[19]~input_o  ) + ( VCC ) + ( \z|Add2~38  ))
// \z|Add2~42  = CARRY(( \stepper_speed_3[19]~input_o  ) + ( VCC ) + ( \z|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_3[19]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add2~41_sumout ),
	.cout(\z|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \z|Add2~41 .extended_lut = "off";
defparam \z|Add2~41 .lut_mask = 64'h00000000000000FF;
defparam \z|Add2~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add2~45 (
// Equation(s):
// \z|Add2~45_sumout  = SUM(( \stepper_speed_3[20]~input_o  ) + ( VCC ) + ( \z|Add2~42  ))
// \z|Add2~46  = CARRY(( \stepper_speed_3[20]~input_o  ) + ( VCC ) + ( \z|Add2~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_3[20]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add2~45_sumout ),
	.cout(\z|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \z|Add2~45 .extended_lut = "off";
defparam \z|Add2~45 .lut_mask = 64'h00000000000000FF;
defparam \z|Add2~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add2~49 (
// Equation(s):
// \z|Add2~49_sumout  = SUM(( \stepper_speed_3[21]~input_o  ) + ( VCC ) + ( \z|Add2~46  ))
// \z|Add2~50  = CARRY(( \stepper_speed_3[21]~input_o  ) + ( VCC ) + ( \z|Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_3[21]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add2~49_sumout ),
	.cout(\z|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \z|Add2~49 .extended_lut = "off";
defparam \z|Add2~49 .lut_mask = 64'h00000000000000FF;
defparam \z|Add2~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add2~53 (
// Equation(s):
// \z|Add2~53_sumout  = SUM(( \stepper_speed_3[22]~input_o  ) + ( VCC ) + ( \z|Add2~50  ))
// \z|Add2~54  = CARRY(( \stepper_speed_3[22]~input_o  ) + ( VCC ) + ( \z|Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_3[22]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add2~53_sumout ),
	.cout(\z|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \z|Add2~53 .extended_lut = "off";
defparam \z|Add2~53 .lut_mask = 64'h00000000000000FF;
defparam \z|Add2~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add2~1 (
// Equation(s):
// \z|Add2~1_sumout  = SUM(( \stepper_speed_3[23]~input_o  ) + ( VCC ) + ( \z|Add2~54  ))
// \z|Add2~2  = CARRY(( \stepper_speed_3[23]~input_o  ) + ( VCC ) + ( \z|Add2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_3[23]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add2~1_sumout ),
	.cout(\z|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \z|Add2~1 .extended_lut = "off";
defparam \z|Add2~1 .lut_mask = 64'h00000000000000FF;
defparam \z|Add2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add1~117 (
// Equation(s):
// \z|Add1~117_sumout  = SUM(( \z|m [0] ) + ( VCC ) + ( !VCC ))
// \z|Add1~118  = CARRY(( \z|m [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|m [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add1~117_sumout ),
	.cout(\z|Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \z|Add1~117 .extended_lut = "off";
defparam \z|Add1~117 .lut_mask = 64'h00000000000000FF;
defparam \z|Add1~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|m[22]~0 (
// Equation(s):
// \z|m[22]~0_combout  = (\z|stepper_driving_reg~q  & !\z|Equal2~6_combout )

	.dataa(!\z|stepper_driving_reg~q ),
	.datab(!\z|Equal2~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|m[22]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|m[22]~0 .extended_lut = "off";
defparam \z|m[22]~0 .lut_mask = 64'h4444444444444444;
defparam \z|m[22]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \z|m[0] (
	.clk(\clk~input_o ),
	.d(\z|Add2~117_sumout ),
	.asdata(\z|Add1~117_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|m[22]~0_combout ),
	.ena(\z|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|m [0]),
	.prn(vcc));
// synopsys translate_off
defparam \z|m[0] .is_wysiwyg = "true";
defparam \z|m[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add1~113 (
// Equation(s):
// \z|Add1~113_sumout  = SUM(( \z|m [1] ) + ( VCC ) + ( \z|Add1~118  ))
// \z|Add1~114  = CARRY(( \z|m [1] ) + ( VCC ) + ( \z|Add1~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|m [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add1~113_sumout ),
	.cout(\z|Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \z|Add1~113 .extended_lut = "off";
defparam \z|Add1~113 .lut_mask = 64'h00000000000000FF;
defparam \z|Add1~113 .shared_arith = "off";
// synopsys translate_on

dffeas \z|m[1] (
	.clk(\clk~input_o ),
	.d(\z|Add2~113_sumout ),
	.asdata(\z|Add1~113_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|m[22]~0_combout ),
	.ena(\z|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|m [1]),
	.prn(vcc));
// synopsys translate_off
defparam \z|m[1] .is_wysiwyg = "true";
defparam \z|m[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add1~109 (
// Equation(s):
// \z|Add1~109_sumout  = SUM(( \z|m [2] ) + ( VCC ) + ( \z|Add1~114  ))
// \z|Add1~110  = CARRY(( \z|m [2] ) + ( VCC ) + ( \z|Add1~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|m [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add1~109_sumout ),
	.cout(\z|Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \z|Add1~109 .extended_lut = "off";
defparam \z|Add1~109 .lut_mask = 64'h00000000000000FF;
defparam \z|Add1~109 .shared_arith = "off";
// synopsys translate_on

dffeas \z|m[2] (
	.clk(\clk~input_o ),
	.d(\z|Add2~109_sumout ),
	.asdata(\z|Add1~109_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|m[22]~0_combout ),
	.ena(\z|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|m [2]),
	.prn(vcc));
// synopsys translate_off
defparam \z|m[2] .is_wysiwyg = "true";
defparam \z|m[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add1~57 (
// Equation(s):
// \z|Add1~57_sumout  = SUM(( \z|m [3] ) + ( VCC ) + ( \z|Add1~110  ))
// \z|Add1~58  = CARRY(( \z|m [3] ) + ( VCC ) + ( \z|Add1~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|m [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add1~57_sumout ),
	.cout(\z|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \z|Add1~57 .extended_lut = "off";
defparam \z|Add1~57 .lut_mask = 64'h00000000000000FF;
defparam \z|Add1~57 .shared_arith = "off";
// synopsys translate_on

dffeas \z|m[3] (
	.clk(\clk~input_o ),
	.d(\z|Add2~57_sumout ),
	.asdata(\z|Add1~57_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|m[22]~0_combout ),
	.ena(\z|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|m [3]),
	.prn(vcc));
// synopsys translate_off
defparam \z|m[3] .is_wysiwyg = "true";
defparam \z|m[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add1~105 (
// Equation(s):
// \z|Add1~105_sumout  = SUM(( \z|m [4] ) + ( VCC ) + ( \z|Add1~58  ))
// \z|Add1~106  = CARRY(( \z|m [4] ) + ( VCC ) + ( \z|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|m [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add1~105_sumout ),
	.cout(\z|Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \z|Add1~105 .extended_lut = "off";
defparam \z|Add1~105 .lut_mask = 64'h00000000000000FF;
defparam \z|Add1~105 .shared_arith = "off";
// synopsys translate_on

dffeas \z|m[4] (
	.clk(\clk~input_o ),
	.d(\z|Add2~105_sumout ),
	.asdata(\z|Add1~105_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|m[22]~0_combout ),
	.ena(\z|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|m [4]),
	.prn(vcc));
// synopsys translate_off
defparam \z|m[4] .is_wysiwyg = "true";
defparam \z|m[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add1~101 (
// Equation(s):
// \z|Add1~101_sumout  = SUM(( \z|m [5] ) + ( VCC ) + ( \z|Add1~106  ))
// \z|Add1~102  = CARRY(( \z|m [5] ) + ( VCC ) + ( \z|Add1~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|m [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add1~101_sumout ),
	.cout(\z|Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \z|Add1~101 .extended_lut = "off";
defparam \z|Add1~101 .lut_mask = 64'h00000000000000FF;
defparam \z|Add1~101 .shared_arith = "off";
// synopsys translate_on

dffeas \z|m[5] (
	.clk(\clk~input_o ),
	.d(\z|Add2~101_sumout ),
	.asdata(\z|Add1~101_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|m[22]~0_combout ),
	.ena(\z|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|m [5]),
	.prn(vcc));
// synopsys translate_off
defparam \z|m[5] .is_wysiwyg = "true";
defparam \z|m[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add1~97 (
// Equation(s):
// \z|Add1~97_sumout  = SUM(( \z|m [6] ) + ( VCC ) + ( \z|Add1~102  ))
// \z|Add1~98  = CARRY(( \z|m [6] ) + ( VCC ) + ( \z|Add1~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|m [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add1~97_sumout ),
	.cout(\z|Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \z|Add1~97 .extended_lut = "off";
defparam \z|Add1~97 .lut_mask = 64'h00000000000000FF;
defparam \z|Add1~97 .shared_arith = "off";
// synopsys translate_on

dffeas \z|m[6] (
	.clk(\clk~input_o ),
	.d(\z|Add2~97_sumout ),
	.asdata(\z|Add1~97_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|m[22]~0_combout ),
	.ena(\z|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|m [6]),
	.prn(vcc));
// synopsys translate_off
defparam \z|m[6] .is_wysiwyg = "true";
defparam \z|m[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add1~93 (
// Equation(s):
// \z|Add1~93_sumout  = SUM(( \z|m [7] ) + ( VCC ) + ( \z|Add1~98  ))
// \z|Add1~94  = CARRY(( \z|m [7] ) + ( VCC ) + ( \z|Add1~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|m [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add1~93_sumout ),
	.cout(\z|Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \z|Add1~93 .extended_lut = "off";
defparam \z|Add1~93 .lut_mask = 64'h00000000000000FF;
defparam \z|Add1~93 .shared_arith = "off";
// synopsys translate_on

dffeas \z|m[7] (
	.clk(\clk~input_o ),
	.d(\z|Add2~93_sumout ),
	.asdata(\z|Add1~93_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|m[22]~0_combout ),
	.ena(\z|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|m [7]),
	.prn(vcc));
// synopsys translate_off
defparam \z|m[7] .is_wysiwyg = "true";
defparam \z|m[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add1~89 (
// Equation(s):
// \z|Add1~89_sumout  = SUM(( \z|m [8] ) + ( VCC ) + ( \z|Add1~94  ))
// \z|Add1~90  = CARRY(( \z|m [8] ) + ( VCC ) + ( \z|Add1~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|m [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add1~89_sumout ),
	.cout(\z|Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \z|Add1~89 .extended_lut = "off";
defparam \z|Add1~89 .lut_mask = 64'h00000000000000FF;
defparam \z|Add1~89 .shared_arith = "off";
// synopsys translate_on

dffeas \z|m[8] (
	.clk(\clk~input_o ),
	.d(\z|Add2~89_sumout ),
	.asdata(\z|Add1~89_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|m[22]~0_combout ),
	.ena(\z|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|m [8]),
	.prn(vcc));
// synopsys translate_off
defparam \z|m[8] .is_wysiwyg = "true";
defparam \z|m[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add1~121 (
// Equation(s):
// \z|Add1~121_sumout  = SUM(( \z|m [9] ) + ( VCC ) + ( \z|Add1~90  ))
// \z|Add1~122  = CARRY(( \z|m [9] ) + ( VCC ) + ( \z|Add1~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|m [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add1~121_sumout ),
	.cout(\z|Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \z|Add1~121 .extended_lut = "off";
defparam \z|Add1~121 .lut_mask = 64'h00000000000000FF;
defparam \z|Add1~121 .shared_arith = "off";
// synopsys translate_on

dffeas \z|m[9] (
	.clk(\clk~input_o ),
	.d(\z|Add2~121_sumout ),
	.asdata(\z|Add1~121_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|m[22]~0_combout ),
	.ena(\z|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|m [9]),
	.prn(vcc));
// synopsys translate_off
defparam \z|m[9] .is_wysiwyg = "true";
defparam \z|m[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add1~125 (
// Equation(s):
// \z|Add1~125_sumout  = SUM(( \z|m [10] ) + ( VCC ) + ( \z|Add1~122  ))
// \z|Add1~126  = CARRY(( \z|m [10] ) + ( VCC ) + ( \z|Add1~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|m [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add1~125_sumout ),
	.cout(\z|Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \z|Add1~125 .extended_lut = "off";
defparam \z|Add1~125 .lut_mask = 64'h00000000000000FF;
defparam \z|Add1~125 .shared_arith = "off";
// synopsys translate_on

dffeas \z|m[10] (
	.clk(\clk~input_o ),
	.d(\z|Add2~125_sumout ),
	.asdata(\z|Add1~125_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|m[22]~0_combout ),
	.ena(\z|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|m [10]),
	.prn(vcc));
// synopsys translate_off
defparam \z|m[10] .is_wysiwyg = "true";
defparam \z|m[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add1~61 (
// Equation(s):
// \z|Add1~61_sumout  = SUM(( \z|m [11] ) + ( VCC ) + ( \z|Add1~126  ))
// \z|Add1~62  = CARRY(( \z|m [11] ) + ( VCC ) + ( \z|Add1~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|m [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add1~61_sumout ),
	.cout(\z|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \z|Add1~61 .extended_lut = "off";
defparam \z|Add1~61 .lut_mask = 64'h00000000000000FF;
defparam \z|Add1~61 .shared_arith = "off";
// synopsys translate_on

dffeas \z|m[11] (
	.clk(\clk~input_o ),
	.d(\z|Add2~61_sumout ),
	.asdata(\z|Add1~61_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|m[22]~0_combout ),
	.ena(\z|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|m [11]),
	.prn(vcc));
// synopsys translate_off
defparam \z|m[11] .is_wysiwyg = "true";
defparam \z|m[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add1~69 (
// Equation(s):
// \z|Add1~69_sumout  = SUM(( \z|m [12] ) + ( VCC ) + ( \z|Add1~62  ))
// \z|Add1~70  = CARRY(( \z|m [12] ) + ( VCC ) + ( \z|Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|m [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add1~69_sumout ),
	.cout(\z|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \z|Add1~69 .extended_lut = "off";
defparam \z|Add1~69 .lut_mask = 64'h00000000000000FF;
defparam \z|Add1~69 .shared_arith = "off";
// synopsys translate_on

dffeas \z|m[12] (
	.clk(\clk~input_o ),
	.d(\z|Add2~69_sumout ),
	.asdata(\z|Add1~69_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|m[22]~0_combout ),
	.ena(\z|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|m [12]),
	.prn(vcc));
// synopsys translate_off
defparam \z|m[12] .is_wysiwyg = "true";
defparam \z|m[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add1~73 (
// Equation(s):
// \z|Add1~73_sumout  = SUM(( \z|m [13] ) + ( VCC ) + ( \z|Add1~70  ))
// \z|Add1~74  = CARRY(( \z|m [13] ) + ( VCC ) + ( \z|Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|m [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add1~73_sumout ),
	.cout(\z|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \z|Add1~73 .extended_lut = "off";
defparam \z|Add1~73 .lut_mask = 64'h00000000000000FF;
defparam \z|Add1~73 .shared_arith = "off";
// synopsys translate_on

dffeas \z|m[13] (
	.clk(\clk~input_o ),
	.d(\z|Add2~73_sumout ),
	.asdata(\z|Add1~73_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|m[22]~0_combout ),
	.ena(\z|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|m [13]),
	.prn(vcc));
// synopsys translate_off
defparam \z|m[13] .is_wysiwyg = "true";
defparam \z|m[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add1~77 (
// Equation(s):
// \z|Add1~77_sumout  = SUM(( \z|m [14] ) + ( VCC ) + ( \z|Add1~74  ))
// \z|Add1~78  = CARRY(( \z|m [14] ) + ( VCC ) + ( \z|Add1~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|m [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add1~77_sumout ),
	.cout(\z|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \z|Add1~77 .extended_lut = "off";
defparam \z|Add1~77 .lut_mask = 64'h00000000000000FF;
defparam \z|Add1~77 .shared_arith = "off";
// synopsys translate_on

dffeas \z|m[14] (
	.clk(\clk~input_o ),
	.d(\z|Add2~77_sumout ),
	.asdata(\z|Add1~77_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|m[22]~0_combout ),
	.ena(\z|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|m [14]),
	.prn(vcc));
// synopsys translate_off
defparam \z|m[14] .is_wysiwyg = "true";
defparam \z|m[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add1~81 (
// Equation(s):
// \z|Add1~81_sumout  = SUM(( \z|m [15] ) + ( VCC ) + ( \z|Add1~78  ))
// \z|Add1~82  = CARRY(( \z|m [15] ) + ( VCC ) + ( \z|Add1~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|m [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add1~81_sumout ),
	.cout(\z|Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \z|Add1~81 .extended_lut = "off";
defparam \z|Add1~81 .lut_mask = 64'h00000000000000FF;
defparam \z|Add1~81 .shared_arith = "off";
// synopsys translate_on

dffeas \z|m[15] (
	.clk(\clk~input_o ),
	.d(\z|Add2~81_sumout ),
	.asdata(\z|Add1~81_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|m[22]~0_combout ),
	.ena(\z|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|m [15]),
	.prn(vcc));
// synopsys translate_off
defparam \z|m[15] .is_wysiwyg = "true";
defparam \z|m[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add1~85 (
// Equation(s):
// \z|Add1~85_sumout  = SUM(( \z|m [16] ) + ( VCC ) + ( \z|Add1~82  ))
// \z|Add1~86  = CARRY(( \z|m [16] ) + ( VCC ) + ( \z|Add1~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|m [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add1~85_sumout ),
	.cout(\z|Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \z|Add1~85 .extended_lut = "off";
defparam \z|Add1~85 .lut_mask = 64'h00000000000000FF;
defparam \z|Add1~85 .shared_arith = "off";
// synopsys translate_on

dffeas \z|m[16] (
	.clk(\clk~input_o ),
	.d(\z|Add2~85_sumout ),
	.asdata(\z|Add1~85_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|m[22]~0_combout ),
	.ena(\z|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|m [16]),
	.prn(vcc));
// synopsys translate_off
defparam \z|m[16] .is_wysiwyg = "true";
defparam \z|m[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add1~65 (
// Equation(s):
// \z|Add1~65_sumout  = SUM(( \z|m [17] ) + ( VCC ) + ( \z|Add1~86  ))
// \z|Add1~66  = CARRY(( \z|m [17] ) + ( VCC ) + ( \z|Add1~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|m [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add1~65_sumout ),
	.cout(\z|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \z|Add1~65 .extended_lut = "off";
defparam \z|Add1~65 .lut_mask = 64'h00000000000000FF;
defparam \z|Add1~65 .shared_arith = "off";
// synopsys translate_on

dffeas \z|m[17] (
	.clk(\clk~input_o ),
	.d(\z|Add2~65_sumout ),
	.asdata(\z|Add1~65_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|m[22]~0_combout ),
	.ena(\z|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|m [17]),
	.prn(vcc));
// synopsys translate_off
defparam \z|m[17] .is_wysiwyg = "true";
defparam \z|m[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add1~37 (
// Equation(s):
// \z|Add1~37_sumout  = SUM(( \z|m [18] ) + ( VCC ) + ( \z|Add1~66  ))
// \z|Add1~38  = CARRY(( \z|m [18] ) + ( VCC ) + ( \z|Add1~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|m [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add1~37_sumout ),
	.cout(\z|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \z|Add1~37 .extended_lut = "off";
defparam \z|Add1~37 .lut_mask = 64'h00000000000000FF;
defparam \z|Add1~37 .shared_arith = "off";
// synopsys translate_on

dffeas \z|m[18] (
	.clk(\clk~input_o ),
	.d(\z|Add2~37_sumout ),
	.asdata(\z|Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|m[22]~0_combout ),
	.ena(\z|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|m [18]),
	.prn(vcc));
// synopsys translate_off
defparam \z|m[18] .is_wysiwyg = "true";
defparam \z|m[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add1~41 (
// Equation(s):
// \z|Add1~41_sumout  = SUM(( \z|m [19] ) + ( VCC ) + ( \z|Add1~38  ))
// \z|Add1~42  = CARRY(( \z|m [19] ) + ( VCC ) + ( \z|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|m [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add1~41_sumout ),
	.cout(\z|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \z|Add1~41 .extended_lut = "off";
defparam \z|Add1~41 .lut_mask = 64'h00000000000000FF;
defparam \z|Add1~41 .shared_arith = "off";
// synopsys translate_on

dffeas \z|m[19] (
	.clk(\clk~input_o ),
	.d(\z|Add2~41_sumout ),
	.asdata(\z|Add1~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|m[22]~0_combout ),
	.ena(\z|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|m [19]),
	.prn(vcc));
// synopsys translate_off
defparam \z|m[19] .is_wysiwyg = "true";
defparam \z|m[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add1~45 (
// Equation(s):
// \z|Add1~45_sumout  = SUM(( \z|m [20] ) + ( VCC ) + ( \z|Add1~42  ))
// \z|Add1~46  = CARRY(( \z|m [20] ) + ( VCC ) + ( \z|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|m [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add1~45_sumout ),
	.cout(\z|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \z|Add1~45 .extended_lut = "off";
defparam \z|Add1~45 .lut_mask = 64'h00000000000000FF;
defparam \z|Add1~45 .shared_arith = "off";
// synopsys translate_on

dffeas \z|m[20] (
	.clk(\clk~input_o ),
	.d(\z|Add2~45_sumout ),
	.asdata(\z|Add1~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|m[22]~0_combout ),
	.ena(\z|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|m [20]),
	.prn(vcc));
// synopsys translate_off
defparam \z|m[20] .is_wysiwyg = "true";
defparam \z|m[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add1~49 (
// Equation(s):
// \z|Add1~49_sumout  = SUM(( \z|m [21] ) + ( VCC ) + ( \z|Add1~46  ))
// \z|Add1~50  = CARRY(( \z|m [21] ) + ( VCC ) + ( \z|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|m [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add1~49_sumout ),
	.cout(\z|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \z|Add1~49 .extended_lut = "off";
defparam \z|Add1~49 .lut_mask = 64'h00000000000000FF;
defparam \z|Add1~49 .shared_arith = "off";
// synopsys translate_on

dffeas \z|m[21] (
	.clk(\clk~input_o ),
	.d(\z|Add2~49_sumout ),
	.asdata(\z|Add1~49_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|m[22]~0_combout ),
	.ena(\z|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|m [21]),
	.prn(vcc));
// synopsys translate_off
defparam \z|m[21] .is_wysiwyg = "true";
defparam \z|m[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add1~53 (
// Equation(s):
// \z|Add1~53_sumout  = SUM(( \z|m [22] ) + ( VCC ) + ( \z|Add1~50  ))
// \z|Add1~54  = CARRY(( \z|m [22] ) + ( VCC ) + ( \z|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|m [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add1~53_sumout ),
	.cout(\z|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \z|Add1~53 .extended_lut = "off";
defparam \z|Add1~53 .lut_mask = 64'h00000000000000FF;
defparam \z|Add1~53 .shared_arith = "off";
// synopsys translate_on

dffeas \z|m[22] (
	.clk(\clk~input_o ),
	.d(\z|Add2~53_sumout ),
	.asdata(\z|Add1~53_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|m[22]~0_combout ),
	.ena(\z|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|m [22]),
	.prn(vcc));
// synopsys translate_off
defparam \z|m[22] .is_wysiwyg = "true";
defparam \z|m[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add1~1 (
// Equation(s):
// \z|Add1~1_sumout  = SUM(( \z|m [23] ) + ( VCC ) + ( \z|Add1~54  ))
// \z|Add1~2  = CARRY(( \z|m [23] ) + ( VCC ) + ( \z|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|m [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add1~1_sumout ),
	.cout(\z|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \z|Add1~1 .extended_lut = "off";
defparam \z|Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \z|Add1~1 .shared_arith = "off";
// synopsys translate_on

dffeas \z|m[23] (
	.clk(\clk~input_o ),
	.d(\z|Add2~1_sumout ),
	.asdata(\z|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|m[22]~0_combout ),
	.ena(\z|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|m [23]),
	.prn(vcc));
// synopsys translate_off
defparam \z|m[23] .is_wysiwyg = "true";
defparam \z|m[23] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_3[30]~input (
	.i(stepper_speed_3[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_3[30]~input_o ));
// synopsys translate_off
defparam \stepper_speed_3[30]~input .bus_hold = "false";
defparam \stepper_speed_3[30]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_3[29]~input (
	.i(stepper_speed_3[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_3[29]~input_o ));
// synopsys translate_off
defparam \stepper_speed_3[29]~input .bus_hold = "false";
defparam \stepper_speed_3[29]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_3[28]~input (
	.i(stepper_speed_3[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_3[28]~input_o ));
// synopsys translate_off
defparam \stepper_speed_3[28]~input .bus_hold = "false";
defparam \stepper_speed_3[28]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_3[27]~input (
	.i(stepper_speed_3[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_3[27]~input_o ));
// synopsys translate_off
defparam \stepper_speed_3[27]~input .bus_hold = "false";
defparam \stepper_speed_3[27]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_3[26]~input (
	.i(stepper_speed_3[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_3[26]~input_o ));
// synopsys translate_off
defparam \stepper_speed_3[26]~input .bus_hold = "false";
defparam \stepper_speed_3[26]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_3[25]~input (
	.i(stepper_speed_3[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_3[25]~input_o ));
// synopsys translate_off
defparam \stepper_speed_3[25]~input .bus_hold = "false";
defparam \stepper_speed_3[25]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_3[24]~input (
	.i(stepper_speed_3[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_3[24]~input_o ));
// synopsys translate_off
defparam \stepper_speed_3[24]~input .bus_hold = "false";
defparam \stepper_speed_3[24]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \z|Add2~13 (
// Equation(s):
// \z|Add2~13_sumout  = SUM(( \stepper_speed_3[24]~input_o  ) + ( VCC ) + ( \z|Add2~2  ))
// \z|Add2~14  = CARRY(( \stepper_speed_3[24]~input_o  ) + ( VCC ) + ( \z|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_3[24]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add2~13_sumout ),
	.cout(\z|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \z|Add2~13 .extended_lut = "off";
defparam \z|Add2~13 .lut_mask = 64'h00000000000000FF;
defparam \z|Add2~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add2~17 (
// Equation(s):
// \z|Add2~17_sumout  = SUM(( \stepper_speed_3[25]~input_o  ) + ( VCC ) + ( \z|Add2~14  ))
// \z|Add2~18  = CARRY(( \stepper_speed_3[25]~input_o  ) + ( VCC ) + ( \z|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_3[25]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add2~17_sumout ),
	.cout(\z|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \z|Add2~17 .extended_lut = "off";
defparam \z|Add2~17 .lut_mask = 64'h00000000000000FF;
defparam \z|Add2~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add2~21 (
// Equation(s):
// \z|Add2~21_sumout  = SUM(( \stepper_speed_3[26]~input_o  ) + ( VCC ) + ( \z|Add2~18  ))
// \z|Add2~22  = CARRY(( \stepper_speed_3[26]~input_o  ) + ( VCC ) + ( \z|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_3[26]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add2~21_sumout ),
	.cout(\z|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \z|Add2~21 .extended_lut = "off";
defparam \z|Add2~21 .lut_mask = 64'h00000000000000FF;
defparam \z|Add2~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add2~25 (
// Equation(s):
// \z|Add2~25_sumout  = SUM(( \stepper_speed_3[27]~input_o  ) + ( VCC ) + ( \z|Add2~22  ))
// \z|Add2~26  = CARRY(( \stepper_speed_3[27]~input_o  ) + ( VCC ) + ( \z|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_3[27]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add2~25_sumout ),
	.cout(\z|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \z|Add2~25 .extended_lut = "off";
defparam \z|Add2~25 .lut_mask = 64'h00000000000000FF;
defparam \z|Add2~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add2~29 (
// Equation(s):
// \z|Add2~29_sumout  = SUM(( \stepper_speed_3[28]~input_o  ) + ( VCC ) + ( \z|Add2~26  ))
// \z|Add2~30  = CARRY(( \stepper_speed_3[28]~input_o  ) + ( VCC ) + ( \z|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_3[28]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add2~29_sumout ),
	.cout(\z|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \z|Add2~29 .extended_lut = "off";
defparam \z|Add2~29 .lut_mask = 64'h00000000000000FF;
defparam \z|Add2~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add2~33 (
// Equation(s):
// \z|Add2~33_sumout  = SUM(( \stepper_speed_3[29]~input_o  ) + ( VCC ) + ( \z|Add2~30  ))
// \z|Add2~34  = CARRY(( \stepper_speed_3[29]~input_o  ) + ( VCC ) + ( \z|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_3[29]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add2~33_sumout ),
	.cout(\z|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \z|Add2~33 .extended_lut = "off";
defparam \z|Add2~33 .lut_mask = 64'h00000000000000FF;
defparam \z|Add2~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add2~5 (
// Equation(s):
// \z|Add2~5_sumout  = SUM(( \stepper_speed_3[30]~input_o  ) + ( VCC ) + ( \z|Add2~34  ))
// \z|Add2~6  = CARRY(( \stepper_speed_3[30]~input_o  ) + ( VCC ) + ( \z|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_3[30]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add2~5_sumout ),
	.cout(\z|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \z|Add2~5 .extended_lut = "off";
defparam \z|Add2~5 .lut_mask = 64'h00000000000000FF;
defparam \z|Add2~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add1~13 (
// Equation(s):
// \z|Add1~13_sumout  = SUM(( \z|m [24] ) + ( VCC ) + ( \z|Add1~2  ))
// \z|Add1~14  = CARRY(( \z|m [24] ) + ( VCC ) + ( \z|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|m [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add1~13_sumout ),
	.cout(\z|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \z|Add1~13 .extended_lut = "off";
defparam \z|Add1~13 .lut_mask = 64'h00000000000000FF;
defparam \z|Add1~13 .shared_arith = "off";
// synopsys translate_on

dffeas \z|m[24] (
	.clk(\clk~input_o ),
	.d(\z|Add2~13_sumout ),
	.asdata(\z|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|m[22]~0_combout ),
	.ena(\z|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|m [24]),
	.prn(vcc));
// synopsys translate_off
defparam \z|m[24] .is_wysiwyg = "true";
defparam \z|m[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add1~17 (
// Equation(s):
// \z|Add1~17_sumout  = SUM(( \z|m [25] ) + ( VCC ) + ( \z|Add1~14  ))
// \z|Add1~18  = CARRY(( \z|m [25] ) + ( VCC ) + ( \z|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|m [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add1~17_sumout ),
	.cout(\z|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \z|Add1~17 .extended_lut = "off";
defparam \z|Add1~17 .lut_mask = 64'h00000000000000FF;
defparam \z|Add1~17 .shared_arith = "off";
// synopsys translate_on

dffeas \z|m[25] (
	.clk(\clk~input_o ),
	.d(\z|Add2~17_sumout ),
	.asdata(\z|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|m[22]~0_combout ),
	.ena(\z|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|m [25]),
	.prn(vcc));
// synopsys translate_off
defparam \z|m[25] .is_wysiwyg = "true";
defparam \z|m[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add1~21 (
// Equation(s):
// \z|Add1~21_sumout  = SUM(( \z|m [26] ) + ( VCC ) + ( \z|Add1~18  ))
// \z|Add1~22  = CARRY(( \z|m [26] ) + ( VCC ) + ( \z|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|m [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add1~21_sumout ),
	.cout(\z|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \z|Add1~21 .extended_lut = "off";
defparam \z|Add1~21 .lut_mask = 64'h00000000000000FF;
defparam \z|Add1~21 .shared_arith = "off";
// synopsys translate_on

dffeas \z|m[26] (
	.clk(\clk~input_o ),
	.d(\z|Add2~21_sumout ),
	.asdata(\z|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|m[22]~0_combout ),
	.ena(\z|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|m [26]),
	.prn(vcc));
// synopsys translate_off
defparam \z|m[26] .is_wysiwyg = "true";
defparam \z|m[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add1~25 (
// Equation(s):
// \z|Add1~25_sumout  = SUM(( \z|m [27] ) + ( VCC ) + ( \z|Add1~22  ))
// \z|Add1~26  = CARRY(( \z|m [27] ) + ( VCC ) + ( \z|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|m [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add1~25_sumout ),
	.cout(\z|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \z|Add1~25 .extended_lut = "off";
defparam \z|Add1~25 .lut_mask = 64'h00000000000000FF;
defparam \z|Add1~25 .shared_arith = "off";
// synopsys translate_on

dffeas \z|m[27] (
	.clk(\clk~input_o ),
	.d(\z|Add2~25_sumout ),
	.asdata(\z|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|m[22]~0_combout ),
	.ena(\z|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|m [27]),
	.prn(vcc));
// synopsys translate_off
defparam \z|m[27] .is_wysiwyg = "true";
defparam \z|m[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add1~29 (
// Equation(s):
// \z|Add1~29_sumout  = SUM(( \z|m [28] ) + ( VCC ) + ( \z|Add1~26  ))
// \z|Add1~30  = CARRY(( \z|m [28] ) + ( VCC ) + ( \z|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|m [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add1~29_sumout ),
	.cout(\z|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \z|Add1~29 .extended_lut = "off";
defparam \z|Add1~29 .lut_mask = 64'h00000000000000FF;
defparam \z|Add1~29 .shared_arith = "off";
// synopsys translate_on

dffeas \z|m[28] (
	.clk(\clk~input_o ),
	.d(\z|Add2~29_sumout ),
	.asdata(\z|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|m[22]~0_combout ),
	.ena(\z|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|m [28]),
	.prn(vcc));
// synopsys translate_off
defparam \z|m[28] .is_wysiwyg = "true";
defparam \z|m[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add1~33 (
// Equation(s):
// \z|Add1~33_sumout  = SUM(( \z|m [29] ) + ( VCC ) + ( \z|Add1~30  ))
// \z|Add1~34  = CARRY(( \z|m [29] ) + ( VCC ) + ( \z|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|m [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add1~33_sumout ),
	.cout(\z|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \z|Add1~33 .extended_lut = "off";
defparam \z|Add1~33 .lut_mask = 64'h00000000000000FF;
defparam \z|Add1~33 .shared_arith = "off";
// synopsys translate_on

dffeas \z|m[29] (
	.clk(\clk~input_o ),
	.d(\z|Add2~33_sumout ),
	.asdata(\z|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|m[22]~0_combout ),
	.ena(\z|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|m [29]),
	.prn(vcc));
// synopsys translate_off
defparam \z|m[29] .is_wysiwyg = "true";
defparam \z|m[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add1~5 (
// Equation(s):
// \z|Add1~5_sumout  = SUM(( \z|m [30] ) + ( VCC ) + ( \z|Add1~34  ))
// \z|Add1~6  = CARRY(( \z|m [30] ) + ( VCC ) + ( \z|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|m [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add1~5_sumout ),
	.cout(\z|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \z|Add1~5 .extended_lut = "off";
defparam \z|Add1~5 .lut_mask = 64'h00000000000000FF;
defparam \z|Add1~5 .shared_arith = "off";
// synopsys translate_on

dffeas \z|m[30] (
	.clk(\clk~input_o ),
	.d(\z|Add2~5_sumout ),
	.asdata(\z|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|m[22]~0_combout ),
	.ena(\z|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|m [30]),
	.prn(vcc));
// synopsys translate_off
defparam \z|m[30] .is_wysiwyg = "true";
defparam \z|m[30] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_3[31]~input (
	.i(stepper_speed_3[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_3[31]~input_o ));
// synopsys translate_off
defparam \stepper_speed_3[31]~input .bus_hold = "false";
defparam \stepper_speed_3[31]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \z|Add2~9 (
// Equation(s):
// \z|Add2~9_sumout  = SUM(( \stepper_speed_3[31]~input_o  ) + ( VCC ) + ( \z|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_3[31]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add2~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|Add2~9 .extended_lut = "off";
defparam \z|Add2~9 .lut_mask = 64'h00000000000000FF;
defparam \z|Add2~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add1~9 (
// Equation(s):
// \z|Add1~9_sumout  = SUM(( \z|m [31] ) + ( VCC ) + ( \z|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|m [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|Add1~9 .extended_lut = "off";
defparam \z|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \z|Add1~9 .shared_arith = "off";
// synopsys translate_on

dffeas \z|m[31] (
	.clk(\clk~input_o ),
	.d(\z|Add2~9_sumout ),
	.asdata(\z|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|m[22]~0_combout ),
	.ena(\z|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|m [31]),
	.prn(vcc));
// synopsys translate_off
defparam \z|m[31] .is_wysiwyg = "true";
defparam \z|m[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Equal2~0 (
// Equation(s):
// \z|Equal2~0_combout  = ( !\z|m [28] & ( !\z|m [29] & ( (!\z|m [24] & (!\z|m [25] & (!\z|m [26] & !\z|m [27]))) ) ) )

	.dataa(!\z|m [24]),
	.datab(!\z|m [25]),
	.datac(!\z|m [26]),
	.datad(!\z|m [27]),
	.datae(!\z|m [28]),
	.dataf(!\z|m [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|Equal2~0 .extended_lut = "off";
defparam \z|Equal2~0 .lut_mask = 64'h8000000000000000;
defparam \z|Equal2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Equal2~1 (
// Equation(s):
// \z|Equal2~1_combout  = ( !\z|m [22] & ( (!\z|m [18] & (!\z|m [19] & (!\z|m [20] & !\z|m [21]))) ) )

	.dataa(!\z|m [18]),
	.datab(!\z|m [19]),
	.datac(!\z|m [20]),
	.datad(!\z|m [21]),
	.datae(!\z|m [22]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|Equal2~1 .extended_lut = "off";
defparam \z|Equal2~1 .lut_mask = 64'h8000000080000000;
defparam \z|Equal2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Equal2~2 (
// Equation(s):
// \z|Equal2~2_combout  = ( !\z|m [16] & ( (!\z|m [12] & (!\z|m [13] & (!\z|m [14] & !\z|m [15]))) ) )

	.dataa(!\z|m [12]),
	.datab(!\z|m [13]),
	.datac(!\z|m [14]),
	.datad(!\z|m [15]),
	.datae(!\z|m [16]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|Equal2~2 .extended_lut = "off";
defparam \z|Equal2~2 .lut_mask = 64'h8000000080000000;
defparam \z|Equal2~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Equal2~3 (
// Equation(s):
// \z|Equal2~3_combout  = ( !\z|m [4] & ( (!\z|m [8] & (!\z|m [7] & (!\z|m [6] & !\z|m [5]))) ) )

	.dataa(!\z|m [8]),
	.datab(!\z|m [7]),
	.datac(!\z|m [6]),
	.datad(!\z|m [5]),
	.datae(!\z|m [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|Equal2~3 .extended_lut = "off";
defparam \z|Equal2~3 .lut_mask = 64'h8000000080000000;
defparam \z|Equal2~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Equal2~4 (
// Equation(s):
// \z|Equal2~4_combout  = ( !\z|m [10] & ( (!\z|m [2] & (!\z|m [1] & (!\z|m [0] & !\z|m [9]))) ) )

	.dataa(!\z|m [2]),
	.datab(!\z|m [1]),
	.datac(!\z|m [0]),
	.datad(!\z|m [9]),
	.datae(!\z|m [10]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|Equal2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|Equal2~4 .extended_lut = "off";
defparam \z|Equal2~4 .lut_mask = 64'h8000000080000000;
defparam \z|Equal2~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Equal2~5 (
// Equation(s):
// \z|Equal2~5_combout  = ( \z|Equal2~3_combout  & ( \z|Equal2~4_combout  & ( (!\z|m [3] & (!\z|m [11] & (!\z|m [17] & \z|Equal2~2_combout ))) ) ) )

	.dataa(!\z|m [3]),
	.datab(!\z|m [11]),
	.datac(!\z|m [17]),
	.datad(!\z|Equal2~2_combout ),
	.datae(!\z|Equal2~3_combout ),
	.dataf(!\z|Equal2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|Equal2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|Equal2~5 .extended_lut = "off";
defparam \z|Equal2~5 .lut_mask = 64'h0000000000000080;
defparam \z|Equal2~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Equal2~6 (
// Equation(s):
// \z|Equal2~6_combout  = ( \z|Equal2~1_combout  & ( \z|Equal2~5_combout  & ( (!\z|m [23] & (!\z|m [30] & (!\z|m [31] & \z|Equal2~0_combout ))) ) ) )

	.dataa(!\z|m [23]),
	.datab(!\z|m [30]),
	.datac(!\z|m [31]),
	.datad(!\z|Equal2~0_combout ),
	.datae(!\z|Equal2~1_combout ),
	.dataf(!\z|Equal2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|Equal2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|Equal2~6 .extended_lut = "off";
defparam \z|Equal2~6 .lut_mask = 64'h0000000000000080;
defparam \z|Equal2~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_3[30]~input (
	.i(stepper_step_in_3[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_3[30]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_3[30]~input .bus_hold = "false";
defparam \stepper_step_in_3[30]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \z|Add0~9 (
// Equation(s):
// \z|Add0~9_sumout  = SUM(( !\stepper_step_in_3[31]~input_o  $ (!\stepper_step_in_3[30]~input_o ) ) + ( GND ) + ( \z|Add0~2  ))

	.dataa(!\stepper_step_in_3[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_3[30]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|Add0~9 .extended_lut = "off";
defparam \z|Add0~9 .lut_mask = 64'h0000FFFF000055AA;
defparam \z|Add0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add3~117 (
// Equation(s):
// \z|Add3~117_sumout  = SUM(( \z|n [29] ) + ( VCC ) + ( \z|Add3~114  ))
// \z|Add3~118  = CARRY(( \z|n [29] ) + ( VCC ) + ( \z|Add3~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|n [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add3~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add3~117_sumout ),
	.cout(\z|Add3~118 ),
	.shareout());
// synopsys translate_off
defparam \z|Add3~117 .extended_lut = "off";
defparam \z|Add3~117 .lut_mask = 64'h00000000000000FF;
defparam \z|Add3~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add3~121 (
// Equation(s):
// \z|Add3~121_sumout  = SUM(( \z|n [30] ) + ( VCC ) + ( \z|Add3~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|n [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add3~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add3~121_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|Add3~121 .extended_lut = "off";
defparam \z|Add3~121 .lut_mask = 64'h00000000000000FF;
defparam \z|Add3~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|n~30 (
// Equation(s):
// \z|n~30_combout  = (!\z|signal~q  & (\z|n [30])) # (\z|signal~q  & ((\z|Add3~121_sumout )))

	.dataa(!\z|signal~q ),
	.datab(!\z|n [30]),
	.datac(!\z|Add3~121_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|n~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|n~30 .extended_lut = "off";
defparam \z|n~30 .lut_mask = 64'h2727272727272727;
defparam \z|n~30 .shared_arith = "off";
// synopsys translate_on

dffeas \z|n[30] (
	.clk(\clk~input_o ),
	.d(\z|Add0~9_sumout ),
	.asdata(\z|n~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|n [30]),
	.prn(vcc));
// synopsys translate_off
defparam \z|n[30] .is_wysiwyg = "true";
defparam \z|n[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Equal1~0 (
// Equation(s):
// \z|Equal1~0_combout  = ( !\z|n [3] & ( !\z|n [4] & ( (!\z|n [30] & (!\z|n [0] & (!\z|n [1] & !\z|n [2]))) ) ) )

	.dataa(!\z|n [30]),
	.datab(!\z|n [0]),
	.datac(!\z|n [1]),
	.datad(!\z|n [2]),
	.datae(!\z|n [3]),
	.dataf(!\z|n [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|Equal1~0 .extended_lut = "off";
defparam \z|Equal1~0 .lut_mask = 64'h8000000000000000;
defparam \z|Equal1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Equal1~1 (
// Equation(s):
// \z|Equal1~1_combout  = ( !\z|n [28] & ( (!\z|n [25] & (!\z|n [11] & (!\z|n [26] & !\z|n [27]))) ) )

	.dataa(!\z|n [25]),
	.datab(!\z|n [11]),
	.datac(!\z|n [26]),
	.datad(!\z|n [27]),
	.datae(!\z|n [28]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|Equal1~1 .extended_lut = "off";
defparam \z|Equal1~1 .lut_mask = 64'h8000000080000000;
defparam \z|Equal1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Equal1~2 (
// Equation(s):
// \z|Equal1~2_combout  = ( !\z|n [22] & ( (!\z|n [7] & (!\z|n [6] & (!\z|n [5] & !\z|n [24]))) ) )

	.dataa(!\z|n [7]),
	.datab(!\z|n [6]),
	.datac(!\z|n [5]),
	.datad(!\z|n [24]),
	.datae(!\z|n [22]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|Equal1~2 .extended_lut = "off";
defparam \z|Equal1~2 .lut_mask = 64'h8000000080000000;
defparam \z|Equal1~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Equal1~3 (
// Equation(s):
// \z|Equal1~3_combout  = ( !\z|n [16] & ( (!\z|n [20] & (!\z|n [19] & (!\z|n [18] & !\z|n [17]))) ) )

	.dataa(!\z|n [20]),
	.datab(!\z|n [19]),
	.datac(!\z|n [18]),
	.datad(!\z|n [17]),
	.datae(!\z|n [16]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|Equal1~3 .extended_lut = "off";
defparam \z|Equal1~3 .lut_mask = 64'h8000000080000000;
defparam \z|Equal1~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Equal1~4 (
// Equation(s):
// \z|Equal1~4_combout  = ( !\z|n [9] & ( (!\z|n [14] & (!\z|n [13] & (!\z|n [12] & !\z|n [10]))) ) )

	.dataa(!\z|n [14]),
	.datab(!\z|n [13]),
	.datac(!\z|n [12]),
	.datad(!\z|n [10]),
	.datae(!\z|n [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|Equal1~4 .extended_lut = "off";
defparam \z|Equal1~4 .lut_mask = 64'h8000000080000000;
defparam \z|Equal1~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Equal1~5 (
// Equation(s):
// \z|Equal1~5_combout  = ( \z|Equal1~3_combout  & ( \z|Equal1~4_combout  & ( (!\z|n [15] & (!\z|n [8] & (!\z|n [21] & \z|Equal1~2_combout ))) ) ) )

	.dataa(!\z|n [15]),
	.datab(!\z|n [8]),
	.datac(!\z|n [21]),
	.datad(!\z|Equal1~2_combout ),
	.datae(!\z|Equal1~3_combout ),
	.dataf(!\z|Equal1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|Equal1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|Equal1~5 .extended_lut = "off";
defparam \z|Equal1~5 .lut_mask = 64'h0000000000000080;
defparam \z|Equal1~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Equal1~6 (
// Equation(s):
// \z|Equal1~6_combout  = ( \z|Equal1~5_combout  & ( (!\z|n [29] & (!\z|n [23] & (\z|Equal1~0_combout  & \z|Equal1~1_combout ))) ) )

	.dataa(!\z|n [29]),
	.datab(!\z|n [23]),
	.datac(!\z|Equal1~0_combout ),
	.datad(!\z|Equal1~1_combout ),
	.datae(!\z|Equal1~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|Equal1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|Equal1~6 .extended_lut = "off";
defparam \z|Equal1~6 .lut_mask = 64'h0000000800000008;
defparam \z|Equal1~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add4~5 (
// Equation(s):
// \z|Add4~5_sumout  = SUM(( (!\z|signal~q  & (!\z|n [0])) # (\z|signal~q  & ((!\z|Add3~1_sumout ))) ) + ( VCC ) + ( !VCC ))
// \z|Add4~6  = CARRY(( (!\z|signal~q  & (!\z|n [0])) # (\z|signal~q  & ((!\z|Add3~1_sumout ))) ) + ( VCC ) + ( !VCC ))

	.dataa(!\z|signal~q ),
	.datab(gnd),
	.datac(!\z|n [0]),
	.datad(!\z|Add3~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add4~5_sumout ),
	.cout(\z|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \z|Add4~5 .extended_lut = "off";
defparam \z|Add4~5 .lut_mask = 64'h000000000000F5A0;
defparam \z|Add4~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add4~9 (
// Equation(s):
// \z|Add4~9_sumout  = SUM(( (!\z|signal~q  & (!\z|n [1])) # (\z|signal~q  & ((!\z|Add3~5_sumout ))) ) + ( GND ) + ( \z|Add4~6  ))
// \z|Add4~10  = CARRY(( (!\z|signal~q  & (!\z|n [1])) # (\z|signal~q  & ((!\z|Add3~5_sumout ))) ) + ( GND ) + ( \z|Add4~6  ))

	.dataa(!\z|signal~q ),
	.datab(gnd),
	.datac(!\z|n [1]),
	.datad(!\z|Add3~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add4~9_sumout ),
	.cout(\z|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \z|Add4~9 .extended_lut = "off";
defparam \z|Add4~9 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \z|Add4~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add4~13 (
// Equation(s):
// \z|Add4~13_sumout  = SUM(( (!\z|signal~q  & (!\z|n [2])) # (\z|signal~q  & ((!\z|Add3~9_sumout ))) ) + ( GND ) + ( \z|Add4~10  ))
// \z|Add4~14  = CARRY(( (!\z|signal~q  & (!\z|n [2])) # (\z|signal~q  & ((!\z|Add3~9_sumout ))) ) + ( GND ) + ( \z|Add4~10  ))

	.dataa(!\z|signal~q ),
	.datab(gnd),
	.datac(!\z|n [2]),
	.datad(!\z|Add3~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add4~13_sumout ),
	.cout(\z|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \z|Add4~13 .extended_lut = "off";
defparam \z|Add4~13 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \z|Add4~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add4~17 (
// Equation(s):
// \z|Add4~17_sumout  = SUM(( (!\z|signal~q  & (!\z|n [3])) # (\z|signal~q  & ((!\z|Add3~13_sumout ))) ) + ( GND ) + ( \z|Add4~14  ))
// \z|Add4~18  = CARRY(( (!\z|signal~q  & (!\z|n [3])) # (\z|signal~q  & ((!\z|Add3~13_sumout ))) ) + ( GND ) + ( \z|Add4~14  ))

	.dataa(!\z|signal~q ),
	.datab(gnd),
	.datac(!\z|n [3]),
	.datad(!\z|Add3~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add4~17_sumout ),
	.cout(\z|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \z|Add4~17 .extended_lut = "off";
defparam \z|Add4~17 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \z|Add4~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add4~21 (
// Equation(s):
// \z|Add4~21_sumout  = SUM(( (!\z|signal~q  & (!\z|n [4])) # (\z|signal~q  & ((!\z|Add3~17_sumout ))) ) + ( GND ) + ( \z|Add4~18  ))
// \z|Add4~22  = CARRY(( (!\z|signal~q  & (!\z|n [4])) # (\z|signal~q  & ((!\z|Add3~17_sumout ))) ) + ( GND ) + ( \z|Add4~18  ))

	.dataa(!\z|signal~q ),
	.datab(gnd),
	.datac(!\z|n [4]),
	.datad(!\z|Add3~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add4~21_sumout ),
	.cout(\z|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \z|Add4~21 .extended_lut = "off";
defparam \z|Add4~21 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \z|Add4~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add4~25 (
// Equation(s):
// \z|Add4~25_sumout  = SUM(( (!\z|signal~q  & (!\z|n [5])) # (\z|signal~q  & ((!\z|Add3~21_sumout ))) ) + ( GND ) + ( \z|Add4~22  ))
// \z|Add4~26  = CARRY(( (!\z|signal~q  & (!\z|n [5])) # (\z|signal~q  & ((!\z|Add3~21_sumout ))) ) + ( GND ) + ( \z|Add4~22  ))

	.dataa(!\z|signal~q ),
	.datab(gnd),
	.datac(!\z|n [5]),
	.datad(!\z|Add3~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add4~25_sumout ),
	.cout(\z|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \z|Add4~25 .extended_lut = "off";
defparam \z|Add4~25 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \z|Add4~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add4~29 (
// Equation(s):
// \z|Add4~29_sumout  = SUM(( (!\z|signal~q  & (!\z|n [6])) # (\z|signal~q  & ((!\z|Add3~25_sumout ))) ) + ( GND ) + ( \z|Add4~26  ))
// \z|Add4~30  = CARRY(( (!\z|signal~q  & (!\z|n [6])) # (\z|signal~q  & ((!\z|Add3~25_sumout ))) ) + ( GND ) + ( \z|Add4~26  ))

	.dataa(!\z|signal~q ),
	.datab(gnd),
	.datac(!\z|n [6]),
	.datad(!\z|Add3~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add4~29_sumout ),
	.cout(\z|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \z|Add4~29 .extended_lut = "off";
defparam \z|Add4~29 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \z|Add4~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add4~33 (
// Equation(s):
// \z|Add4~33_sumout  = SUM(( (!\z|signal~q  & (!\z|n [7])) # (\z|signal~q  & ((!\z|Add3~29_sumout ))) ) + ( GND ) + ( \z|Add4~30  ))
// \z|Add4~34  = CARRY(( (!\z|signal~q  & (!\z|n [7])) # (\z|signal~q  & ((!\z|Add3~29_sumout ))) ) + ( GND ) + ( \z|Add4~30  ))

	.dataa(!\z|signal~q ),
	.datab(gnd),
	.datac(!\z|n [7]),
	.datad(!\z|Add3~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add4~33_sumout ),
	.cout(\z|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \z|Add4~33 .extended_lut = "off";
defparam \z|Add4~33 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \z|Add4~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add4~37 (
// Equation(s):
// \z|Add4~37_sumout  = SUM(( (!\z|signal~q  & (!\z|n [8])) # (\z|signal~q  & ((!\z|Add3~33_sumout ))) ) + ( GND ) + ( \z|Add4~34  ))
// \z|Add4~38  = CARRY(( (!\z|signal~q  & (!\z|n [8])) # (\z|signal~q  & ((!\z|Add3~33_sumout ))) ) + ( GND ) + ( \z|Add4~34  ))

	.dataa(!\z|signal~q ),
	.datab(gnd),
	.datac(!\z|n [8]),
	.datad(!\z|Add3~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add4~37_sumout ),
	.cout(\z|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \z|Add4~37 .extended_lut = "off";
defparam \z|Add4~37 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \z|Add4~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add4~41 (
// Equation(s):
// \z|Add4~41_sumout  = SUM(( (!\z|signal~q  & (!\z|n [9])) # (\z|signal~q  & ((!\z|Add3~37_sumout ))) ) + ( GND ) + ( \z|Add4~38  ))
// \z|Add4~42  = CARRY(( (!\z|signal~q  & (!\z|n [9])) # (\z|signal~q  & ((!\z|Add3~37_sumout ))) ) + ( GND ) + ( \z|Add4~38  ))

	.dataa(!\z|signal~q ),
	.datab(gnd),
	.datac(!\z|n [9]),
	.datad(!\z|Add3~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add4~41_sumout ),
	.cout(\z|Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \z|Add4~41 .extended_lut = "off";
defparam \z|Add4~41 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \z|Add4~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add4~45 (
// Equation(s):
// \z|Add4~45_sumout  = SUM(( (!\z|signal~q  & (!\z|n [10])) # (\z|signal~q  & ((!\z|Add3~41_sumout ))) ) + ( GND ) + ( \z|Add4~42  ))
// \z|Add4~46  = CARRY(( (!\z|signal~q  & (!\z|n [10])) # (\z|signal~q  & ((!\z|Add3~41_sumout ))) ) + ( GND ) + ( \z|Add4~42  ))

	.dataa(!\z|signal~q ),
	.datab(gnd),
	.datac(!\z|n [10]),
	.datad(!\z|Add3~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add4~45_sumout ),
	.cout(\z|Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \z|Add4~45 .extended_lut = "off";
defparam \z|Add4~45 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \z|Add4~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add4~49 (
// Equation(s):
// \z|Add4~49_sumout  = SUM(( (!\z|signal~q  & (!\z|n [11])) # (\z|signal~q  & ((!\z|Add3~45_sumout ))) ) + ( GND ) + ( \z|Add4~46  ))
// \z|Add4~50  = CARRY(( (!\z|signal~q  & (!\z|n [11])) # (\z|signal~q  & ((!\z|Add3~45_sumout ))) ) + ( GND ) + ( \z|Add4~46  ))

	.dataa(!\z|signal~q ),
	.datab(gnd),
	.datac(!\z|n [11]),
	.datad(!\z|Add3~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add4~49_sumout ),
	.cout(\z|Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \z|Add4~49 .extended_lut = "off";
defparam \z|Add4~49 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \z|Add4~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add4~53 (
// Equation(s):
// \z|Add4~53_sumout  = SUM(( (!\z|signal~q  & (!\z|n [12])) # (\z|signal~q  & ((!\z|Add3~49_sumout ))) ) + ( GND ) + ( \z|Add4~50  ))
// \z|Add4~54  = CARRY(( (!\z|signal~q  & (!\z|n [12])) # (\z|signal~q  & ((!\z|Add3~49_sumout ))) ) + ( GND ) + ( \z|Add4~50  ))

	.dataa(!\z|signal~q ),
	.datab(gnd),
	.datac(!\z|n [12]),
	.datad(!\z|Add3~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add4~53_sumout ),
	.cout(\z|Add4~54 ),
	.shareout());
// synopsys translate_off
defparam \z|Add4~53 .extended_lut = "off";
defparam \z|Add4~53 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \z|Add4~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add4~57 (
// Equation(s):
// \z|Add4~57_sumout  = SUM(( (!\z|signal~q  & (!\z|n [13])) # (\z|signal~q  & ((!\z|Add3~53_sumout ))) ) + ( GND ) + ( \z|Add4~54  ))
// \z|Add4~58  = CARRY(( (!\z|signal~q  & (!\z|n [13])) # (\z|signal~q  & ((!\z|Add3~53_sumout ))) ) + ( GND ) + ( \z|Add4~54  ))

	.dataa(!\z|signal~q ),
	.datab(gnd),
	.datac(!\z|n [13]),
	.datad(!\z|Add3~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add4~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add4~57_sumout ),
	.cout(\z|Add4~58 ),
	.shareout());
// synopsys translate_off
defparam \z|Add4~57 .extended_lut = "off";
defparam \z|Add4~57 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \z|Add4~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add4~61 (
// Equation(s):
// \z|Add4~61_sumout  = SUM(( (!\z|signal~q  & (!\z|n [14])) # (\z|signal~q  & ((!\z|Add3~57_sumout ))) ) + ( GND ) + ( \z|Add4~58  ))
// \z|Add4~62  = CARRY(( (!\z|signal~q  & (!\z|n [14])) # (\z|signal~q  & ((!\z|Add3~57_sumout ))) ) + ( GND ) + ( \z|Add4~58  ))

	.dataa(!\z|signal~q ),
	.datab(gnd),
	.datac(!\z|n [14]),
	.datad(!\z|Add3~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add4~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add4~61_sumout ),
	.cout(\z|Add4~62 ),
	.shareout());
// synopsys translate_off
defparam \z|Add4~61 .extended_lut = "off";
defparam \z|Add4~61 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \z|Add4~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add4~65 (
// Equation(s):
// \z|Add4~65_sumout  = SUM(( (!\z|signal~q  & (!\z|n [15])) # (\z|signal~q  & ((!\z|Add3~61_sumout ))) ) + ( GND ) + ( \z|Add4~62  ))
// \z|Add4~66  = CARRY(( (!\z|signal~q  & (!\z|n [15])) # (\z|signal~q  & ((!\z|Add3~61_sumout ))) ) + ( GND ) + ( \z|Add4~62  ))

	.dataa(!\z|signal~q ),
	.datab(gnd),
	.datac(!\z|n [15]),
	.datad(!\z|Add3~61_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add4~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add4~65_sumout ),
	.cout(\z|Add4~66 ),
	.shareout());
// synopsys translate_off
defparam \z|Add4~65 .extended_lut = "off";
defparam \z|Add4~65 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \z|Add4~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add4~69 (
// Equation(s):
// \z|Add4~69_sumout  = SUM(( (!\z|signal~q  & (!\z|n [16])) # (\z|signal~q  & ((!\z|Add3~65_sumout ))) ) + ( GND ) + ( \z|Add4~66  ))
// \z|Add4~70  = CARRY(( (!\z|signal~q  & (!\z|n [16])) # (\z|signal~q  & ((!\z|Add3~65_sumout ))) ) + ( GND ) + ( \z|Add4~66  ))

	.dataa(!\z|signal~q ),
	.datab(gnd),
	.datac(!\z|n [16]),
	.datad(!\z|Add3~65_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add4~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add4~69_sumout ),
	.cout(\z|Add4~70 ),
	.shareout());
// synopsys translate_off
defparam \z|Add4~69 .extended_lut = "off";
defparam \z|Add4~69 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \z|Add4~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add4~73 (
// Equation(s):
// \z|Add4~73_sumout  = SUM(( (!\z|signal~q  & (!\z|n [17])) # (\z|signal~q  & ((!\z|Add3~69_sumout ))) ) + ( GND ) + ( \z|Add4~70  ))
// \z|Add4~74  = CARRY(( (!\z|signal~q  & (!\z|n [17])) # (\z|signal~q  & ((!\z|Add3~69_sumout ))) ) + ( GND ) + ( \z|Add4~70  ))

	.dataa(!\z|signal~q ),
	.datab(gnd),
	.datac(!\z|n [17]),
	.datad(!\z|Add3~69_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add4~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add4~73_sumout ),
	.cout(\z|Add4~74 ),
	.shareout());
// synopsys translate_off
defparam \z|Add4~73 .extended_lut = "off";
defparam \z|Add4~73 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \z|Add4~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add4~77 (
// Equation(s):
// \z|Add4~77_sumout  = SUM(( (!\z|signal~q  & (!\z|n [18])) # (\z|signal~q  & ((!\z|Add3~73_sumout ))) ) + ( GND ) + ( \z|Add4~74  ))
// \z|Add4~78  = CARRY(( (!\z|signal~q  & (!\z|n [18])) # (\z|signal~q  & ((!\z|Add3~73_sumout ))) ) + ( GND ) + ( \z|Add4~74  ))

	.dataa(!\z|signal~q ),
	.datab(gnd),
	.datac(!\z|n [18]),
	.datad(!\z|Add3~73_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add4~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add4~77_sumout ),
	.cout(\z|Add4~78 ),
	.shareout());
// synopsys translate_off
defparam \z|Add4~77 .extended_lut = "off";
defparam \z|Add4~77 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \z|Add4~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add4~81 (
// Equation(s):
// \z|Add4~81_sumout  = SUM(( (!\z|signal~q  & (!\z|n [19])) # (\z|signal~q  & ((!\z|Add3~77_sumout ))) ) + ( GND ) + ( \z|Add4~78  ))
// \z|Add4~82  = CARRY(( (!\z|signal~q  & (!\z|n [19])) # (\z|signal~q  & ((!\z|Add3~77_sumout ))) ) + ( GND ) + ( \z|Add4~78  ))

	.dataa(!\z|signal~q ),
	.datab(gnd),
	.datac(!\z|n [19]),
	.datad(!\z|Add3~77_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add4~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add4~81_sumout ),
	.cout(\z|Add4~82 ),
	.shareout());
// synopsys translate_off
defparam \z|Add4~81 .extended_lut = "off";
defparam \z|Add4~81 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \z|Add4~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add4~85 (
// Equation(s):
// \z|Add4~85_sumout  = SUM(( (!\z|signal~q  & (!\z|n [20])) # (\z|signal~q  & ((!\z|Add3~81_sumout ))) ) + ( GND ) + ( \z|Add4~82  ))
// \z|Add4~86  = CARRY(( (!\z|signal~q  & (!\z|n [20])) # (\z|signal~q  & ((!\z|Add3~81_sumout ))) ) + ( GND ) + ( \z|Add4~82  ))

	.dataa(!\z|signal~q ),
	.datab(gnd),
	.datac(!\z|n [20]),
	.datad(!\z|Add3~81_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add4~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add4~85_sumout ),
	.cout(\z|Add4~86 ),
	.shareout());
// synopsys translate_off
defparam \z|Add4~85 .extended_lut = "off";
defparam \z|Add4~85 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \z|Add4~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add4~89 (
// Equation(s):
// \z|Add4~89_sumout  = SUM(( (!\z|signal~q  & (!\z|n [21])) # (\z|signal~q  & ((!\z|Add3~85_sumout ))) ) + ( GND ) + ( \z|Add4~86  ))
// \z|Add4~90  = CARRY(( (!\z|signal~q  & (!\z|n [21])) # (\z|signal~q  & ((!\z|Add3~85_sumout ))) ) + ( GND ) + ( \z|Add4~86  ))

	.dataa(!\z|signal~q ),
	.datab(gnd),
	.datac(!\z|n [21]),
	.datad(!\z|Add3~85_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add4~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add4~89_sumout ),
	.cout(\z|Add4~90 ),
	.shareout());
// synopsys translate_off
defparam \z|Add4~89 .extended_lut = "off";
defparam \z|Add4~89 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \z|Add4~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add4~93 (
// Equation(s):
// \z|Add4~93_sumout  = SUM(( (!\z|signal~q  & (!\z|n [22])) # (\z|signal~q  & ((!\z|Add3~89_sumout ))) ) + ( GND ) + ( \z|Add4~90  ))
// \z|Add4~94  = CARRY(( (!\z|signal~q  & (!\z|n [22])) # (\z|signal~q  & ((!\z|Add3~89_sumout ))) ) + ( GND ) + ( \z|Add4~90  ))

	.dataa(!\z|signal~q ),
	.datab(gnd),
	.datac(!\z|n [22]),
	.datad(!\z|Add3~89_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add4~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add4~93_sumout ),
	.cout(\z|Add4~94 ),
	.shareout());
// synopsys translate_off
defparam \z|Add4~93 .extended_lut = "off";
defparam \z|Add4~93 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \z|Add4~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add4~97 (
// Equation(s):
// \z|Add4~97_sumout  = SUM(( (!\z|signal~q  & (!\z|n [23])) # (\z|signal~q  & ((!\z|Add3~93_sumout ))) ) + ( GND ) + ( \z|Add4~94  ))
// \z|Add4~98  = CARRY(( (!\z|signal~q  & (!\z|n [23])) # (\z|signal~q  & ((!\z|Add3~93_sumout ))) ) + ( GND ) + ( \z|Add4~94  ))

	.dataa(!\z|signal~q ),
	.datab(gnd),
	.datac(!\z|n [23]),
	.datad(!\z|Add3~93_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add4~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add4~97_sumout ),
	.cout(\z|Add4~98 ),
	.shareout());
// synopsys translate_off
defparam \z|Add4~97 .extended_lut = "off";
defparam \z|Add4~97 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \z|Add4~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add4~101 (
// Equation(s):
// \z|Add4~101_sumout  = SUM(( (!\z|signal~q  & (!\z|n [24])) # (\z|signal~q  & ((!\z|Add3~97_sumout ))) ) + ( GND ) + ( \z|Add4~98  ))
// \z|Add4~102  = CARRY(( (!\z|signal~q  & (!\z|n [24])) # (\z|signal~q  & ((!\z|Add3~97_sumout ))) ) + ( GND ) + ( \z|Add4~98  ))

	.dataa(!\z|signal~q ),
	.datab(gnd),
	.datac(!\z|n [24]),
	.datad(!\z|Add3~97_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add4~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add4~101_sumout ),
	.cout(\z|Add4~102 ),
	.shareout());
// synopsys translate_off
defparam \z|Add4~101 .extended_lut = "off";
defparam \z|Add4~101 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \z|Add4~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add4~105 (
// Equation(s):
// \z|Add4~105_sumout  = SUM(( (!\z|signal~q  & (!\z|n [25])) # (\z|signal~q  & ((!\z|Add3~101_sumout ))) ) + ( GND ) + ( \z|Add4~102  ))
// \z|Add4~106  = CARRY(( (!\z|signal~q  & (!\z|n [25])) # (\z|signal~q  & ((!\z|Add3~101_sumout ))) ) + ( GND ) + ( \z|Add4~102  ))

	.dataa(!\z|signal~q ),
	.datab(gnd),
	.datac(!\z|n [25]),
	.datad(!\z|Add3~101_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add4~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add4~105_sumout ),
	.cout(\z|Add4~106 ),
	.shareout());
// synopsys translate_off
defparam \z|Add4~105 .extended_lut = "off";
defparam \z|Add4~105 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \z|Add4~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add4~109 (
// Equation(s):
// \z|Add4~109_sumout  = SUM(( (!\z|signal~q  & (!\z|n [26])) # (\z|signal~q  & ((!\z|Add3~105_sumout ))) ) + ( GND ) + ( \z|Add4~106  ))
// \z|Add4~110  = CARRY(( (!\z|signal~q  & (!\z|n [26])) # (\z|signal~q  & ((!\z|Add3~105_sumout ))) ) + ( GND ) + ( \z|Add4~106  ))

	.dataa(!\z|signal~q ),
	.datab(gnd),
	.datac(!\z|n [26]),
	.datad(!\z|Add3~105_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add4~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add4~109_sumout ),
	.cout(\z|Add4~110 ),
	.shareout());
// synopsys translate_off
defparam \z|Add4~109 .extended_lut = "off";
defparam \z|Add4~109 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \z|Add4~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add4~113 (
// Equation(s):
// \z|Add4~113_sumout  = SUM(( (!\z|signal~q  & (!\z|n [27])) # (\z|signal~q  & ((!\z|Add3~109_sumout ))) ) + ( GND ) + ( \z|Add4~110  ))
// \z|Add4~114  = CARRY(( (!\z|signal~q  & (!\z|n [27])) # (\z|signal~q  & ((!\z|Add3~109_sumout ))) ) + ( GND ) + ( \z|Add4~110  ))

	.dataa(!\z|signal~q ),
	.datab(gnd),
	.datac(!\z|n [27]),
	.datad(!\z|Add3~109_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add4~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add4~113_sumout ),
	.cout(\z|Add4~114 ),
	.shareout());
// synopsys translate_off
defparam \z|Add4~113 .extended_lut = "off";
defparam \z|Add4~113 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \z|Add4~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add4~117 (
// Equation(s):
// \z|Add4~117_sumout  = SUM(( (!\z|signal~q  & (!\z|n [28])) # (\z|signal~q  & ((!\z|Add3~113_sumout ))) ) + ( GND ) + ( \z|Add4~114  ))
// \z|Add4~118  = CARRY(( (!\z|signal~q  & (!\z|n [28])) # (\z|signal~q  & ((!\z|Add3~113_sumout ))) ) + ( GND ) + ( \z|Add4~114  ))

	.dataa(!\z|signal~q ),
	.datab(gnd),
	.datac(!\z|n [28]),
	.datad(!\z|Add3~113_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add4~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add4~117_sumout ),
	.cout(\z|Add4~118 ),
	.shareout());
// synopsys translate_off
defparam \z|Add4~117 .extended_lut = "off";
defparam \z|Add4~117 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \z|Add4~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add4~121 (
// Equation(s):
// \z|Add4~121_sumout  = SUM(( (!\z|signal~q  & (!\z|n [29])) # (\z|signal~q  & ((!\z|Add3~117_sumout ))) ) + ( GND ) + ( \z|Add4~118  ))
// \z|Add4~122  = CARRY(( (!\z|signal~q  & (!\z|n [29])) # (\z|signal~q  & ((!\z|Add3~117_sumout ))) ) + ( GND ) + ( \z|Add4~118  ))

	.dataa(!\z|signal~q ),
	.datab(gnd),
	.datac(!\z|n [29]),
	.datad(!\z|Add3~117_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add4~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add4~121_sumout ),
	.cout(\z|Add4~122 ),
	.shareout());
// synopsys translate_off
defparam \z|Add4~121 .extended_lut = "off";
defparam \z|Add4~121 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \z|Add4~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add4~125 (
// Equation(s):
// \z|Add4~125_sumout  = SUM(( (!\z|signal~q  & (!\z|n [30])) # (\z|signal~q  & ((!\z|Add3~121_sumout ))) ) + ( GND ) + ( \z|Add4~122  ))
// \z|Add4~126  = CARRY(( (!\z|signal~q  & (!\z|n [30])) # (\z|signal~q  & ((!\z|Add3~121_sumout ))) ) + ( GND ) + ( \z|Add4~122  ))

	.dataa(!\z|signal~q ),
	.datab(gnd),
	.datac(!\z|n [30]),
	.datad(!\z|Add3~121_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add4~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add4~125_sumout ),
	.cout(\z|Add4~126 ),
	.shareout());
// synopsys translate_off
defparam \z|Add4~125 .extended_lut = "off";
defparam \z|Add4~125 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \z|Add4~125 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Add4~1 (
// Equation(s):
// \z|Add4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \z|Add4~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add4~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|Add4~1 .extended_lut = "off";
defparam \z|Add4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \z|Add4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|stepper_step~1 (
// Equation(s):
// \z|stepper_step~1_combout  = (\z|stepper_step [31] & \z|Add4~1_sumout )

	.dataa(!\z|stepper_step [31]),
	.datab(!\z|Add4~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|stepper_step~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|stepper_step~1 .extended_lut = "off";
defparam \z|stepper_step~1 .lut_mask = 64'h1111111111111111;
defparam \z|stepper_step~1 .shared_arith = "off";
// synopsys translate_on

dffeas \z|stepper_step[31] (
	.clk(\clk~input_o ),
	.d(\z|stepper_step~1_combout ),
	.asdata(\stepper_step_in_3[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|stepper_step [31]),
	.prn(vcc));
// synopsys translate_off
defparam \z|stepper_step[31] .is_wysiwyg = "true";
defparam \z|stepper_step[31] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \zmin~input (
	.i(zmin),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\zmin~input_o ));
// synopsys translate_off
defparam \zmin~input .bus_hold = "false";
defparam \zmin~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \zmax~input (
	.i(zmax),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\zmax~input_o ));
// synopsys translate_off
defparam \zmax~input .bus_hold = "false";
defparam \zmax~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \z|always0~0 (
// Equation(s):
// \z|always0~0_combout  = (!\z|stepper_step [31] & (!\zmin~input_o  & \zmax~input_o )) # (\z|stepper_step [31] & (\zmin~input_o  & !\zmax~input_o ))

	.dataa(!\z|stepper_step [31]),
	.datab(!\zmin~input_o ),
	.datac(!\zmax~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|always0~0 .extended_lut = "off";
defparam \z|always0~0 .lut_mask = 64'h1818181818181818;
defparam \z|always0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Equal0~0 (
// Equation(s):
// \z|Equal0~0_combout  = ( !\stepper_step_in_3[28]~input_o  & ( !\stepper_step_in_3[29]~input_o  & ( (!\stepper_step_in_3[24]~input_o  & (!\stepper_step_in_3[25]~input_o  & (!\stepper_step_in_3[26]~input_o  & !\stepper_step_in_3[27]~input_o ))) ) ) )

	.dataa(!\stepper_step_in_3[24]~input_o ),
	.datab(!\stepper_step_in_3[25]~input_o ),
	.datac(!\stepper_step_in_3[26]~input_o ),
	.datad(!\stepper_step_in_3[27]~input_o ),
	.datae(!\stepper_step_in_3[28]~input_o ),
	.dataf(!\stepper_step_in_3[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|Equal0~0 .extended_lut = "off";
defparam \z|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \z|Equal0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Equal0~1 (
// Equation(s):
// \z|Equal0~1_combout  = ( !\stepper_step_in_3[22]~input_o  & ( !\stepper_step_in_3[23]~input_o  & ( (!\stepper_step_in_3[18]~input_o  & (!\stepper_step_in_3[19]~input_o  & (!\stepper_step_in_3[20]~input_o  & !\stepper_step_in_3[21]~input_o ))) ) ) )

	.dataa(!\stepper_step_in_3[18]~input_o ),
	.datab(!\stepper_step_in_3[19]~input_o ),
	.datac(!\stepper_step_in_3[20]~input_o ),
	.datad(!\stepper_step_in_3[21]~input_o ),
	.datae(!\stepper_step_in_3[22]~input_o ),
	.dataf(!\stepper_step_in_3[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|Equal0~1 .extended_lut = "off";
defparam \z|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \z|Equal0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Equal0~2 (
// Equation(s):
// \z|Equal0~2_combout  = ( !\stepper_step_in_3[16]~input_o  & ( !\stepper_step_in_3[17]~input_o  & ( (!\stepper_step_in_3[12]~input_o  & (!\stepper_step_in_3[13]~input_o  & (!\stepper_step_in_3[14]~input_o  & !\stepper_step_in_3[15]~input_o ))) ) ) )

	.dataa(!\stepper_step_in_3[12]~input_o ),
	.datab(!\stepper_step_in_3[13]~input_o ),
	.datac(!\stepper_step_in_3[14]~input_o ),
	.datad(!\stepper_step_in_3[15]~input_o ),
	.datae(!\stepper_step_in_3[16]~input_o ),
	.dataf(!\stepper_step_in_3[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|Equal0~2 .extended_lut = "off";
defparam \z|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \z|Equal0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Equal0~3 (
// Equation(s):
// \z|Equal0~3_combout  = ( !\stepper_step_in_3[4]~input_o  & ( !\stepper_step_in_3[5]~input_o  & ( (!\stepper_step_in_3[0]~input_o  & (!\stepper_step_in_3[1]~input_o  & (!\stepper_step_in_3[2]~input_o  & !\stepper_step_in_3[3]~input_o ))) ) ) )

	.dataa(!\stepper_step_in_3[0]~input_o ),
	.datab(!\stepper_step_in_3[1]~input_o ),
	.datac(!\stepper_step_in_3[2]~input_o ),
	.datad(!\stepper_step_in_3[3]~input_o ),
	.datae(!\stepper_step_in_3[4]~input_o ),
	.dataf(!\stepper_step_in_3[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|Equal0~3 .extended_lut = "off";
defparam \z|Equal0~3 .lut_mask = 64'h8000000000000000;
defparam \z|Equal0~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Equal0~4 (
// Equation(s):
// \z|Equal0~4_combout  = ( !\stepper_step_in_3[10]~input_o  & ( !\stepper_step_in_3[11]~input_o  & ( (!\stepper_step_in_3[6]~input_o  & (!\stepper_step_in_3[7]~input_o  & (!\stepper_step_in_3[8]~input_o  & !\stepper_step_in_3[9]~input_o ))) ) ) )

	.dataa(!\stepper_step_in_3[6]~input_o ),
	.datab(!\stepper_step_in_3[7]~input_o ),
	.datac(!\stepper_step_in_3[8]~input_o ),
	.datad(!\stepper_step_in_3[9]~input_o ),
	.datae(!\stepper_step_in_3[10]~input_o ),
	.dataf(!\stepper_step_in_3[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|Equal0~4 .extended_lut = "off";
defparam \z|Equal0~4 .lut_mask = 64'h8000000000000000;
defparam \z|Equal0~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|Equal0~5 (
// Equation(s):
// \z|Equal0~5_combout  = ( \z|Equal0~3_combout  & ( \z|Equal0~4_combout  & ( (!\stepper_step_in_3[30]~input_o  & (\z|Equal0~0_combout  & (\z|Equal0~1_combout  & \z|Equal0~2_combout ))) ) ) )

	.dataa(!\stepper_step_in_3[30]~input_o ),
	.datab(!\z|Equal0~0_combout ),
	.datac(!\z|Equal0~1_combout ),
	.datad(!\z|Equal0~2_combout ),
	.datae(!\z|Equal0~3_combout ),
	.dataf(!\z|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|Equal0~5 .extended_lut = "off";
defparam \z|Equal0~5 .lut_mask = 64'h0000000000000002;
defparam \z|Equal0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|f~0 (
// Equation(s):
// \z|f~0_combout  = ( \z|f~q  & ( \z|Equal0~5_combout  ) ) # ( \z|f~q  & ( !\z|Equal0~5_combout  ) ) # ( !\z|f~q  & ( !\z|Equal0~5_combout  & ( (!\z|stepper_driving_reg~q  & ((!\z|stepper_step [31] & ((!\zmax~input_o ) # (\zmin~input_o ))) # 
// (\z|stepper_step [31] & ((!\zmin~input_o ) # (\zmax~input_o ))))) ) ) )

	.dataa(!\z|stepper_step [31]),
	.datab(!\z|stepper_driving_reg~q ),
	.datac(!\zmin~input_o ),
	.datad(!\zmax~input_o ),
	.datae(!\z|f~q ),
	.dataf(!\z|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|f~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|f~0 .extended_lut = "off";
defparam \z|f~0 .lut_mask = 64'hC84CFFFF0000FFFF;
defparam \z|f~0 .shared_arith = "off";
// synopsys translate_on

dffeas \z|f (
	.clk(\clk~input_o ),
	.d(\z|f~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\start_driving~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|f~q ),
	.prn(vcc));
// synopsys translate_off
defparam \z|f .is_wysiwyg = "true";
defparam \z|f .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|stepper_step~0 (
// Equation(s):
// \z|stepper_step~0_combout  = (\start_driving~input_o  & !\z|f~q )

	.dataa(!\start_driving~input_o ),
	.datab(!\z|f~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|stepper_step~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|stepper_step~0 .extended_lut = "off";
defparam \z|stepper_step~0 .lut_mask = 64'h4444444444444444;
defparam \z|stepper_step~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|stepper_step~2 (
// Equation(s):
// \z|stepper_step~2_combout  = ( \z|Equal0~5_combout  & ( \z|stepper_step~0_combout  & ( (\z|stepper_driving_reg~q  & (((\z|always0~0_combout ) # (\z|Equal1~6_combout )) # (\z|Equal2~6_combout ))) ) ) ) # ( !\z|Equal0~5_combout  & ( 
// \z|stepper_step~0_combout  & ( (!\z|stepper_driving_reg~q  & (((!\z|always0~0_combout )))) # (\z|stepper_driving_reg~q  & (((\z|always0~0_combout ) # (\z|Equal1~6_combout )) # (\z|Equal2~6_combout ))) ) ) ) # ( \z|Equal0~5_combout  & ( 
// !\z|stepper_step~0_combout  & ( (\z|stepper_driving_reg~q  & (((\z|always0~0_combout ) # (\z|Equal1~6_combout )) # (\z|Equal2~6_combout ))) ) ) ) # ( !\z|Equal0~5_combout  & ( !\z|stepper_step~0_combout  & ( (\z|stepper_driving_reg~q  & 
// (((\z|always0~0_combout ) # (\z|Equal1~6_combout )) # (\z|Equal2~6_combout ))) ) ) )

	.dataa(!\z|stepper_driving_reg~q ),
	.datab(!\z|Equal2~6_combout ),
	.datac(!\z|Equal1~6_combout ),
	.datad(!\z|always0~0_combout ),
	.datae(!\z|Equal0~5_combout ),
	.dataf(!\z|stepper_step~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|stepper_step~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|stepper_step~2 .extended_lut = "off";
defparam \z|stepper_step~2 .lut_mask = 64'h15551555BF551555;
defparam \z|stepper_step~2 .shared_arith = "off";
// synopsys translate_on

dffeas \z|n[0] (
	.clk(\clk~input_o ),
	.d(\z|Add0~13_sumout ),
	.asdata(\z|n~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|n [0]),
	.prn(vcc));
// synopsys translate_off
defparam \z|n[0] .is_wysiwyg = "true";
defparam \z|n[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add3~5 (
// Equation(s):
// \z|Add3~5_sumout  = SUM(( \z|n [1] ) + ( VCC ) + ( \z|Add3~2  ))
// \z|Add3~6  = CARRY(( \z|n [1] ) + ( VCC ) + ( \z|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|n [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add3~5_sumout ),
	.cout(\z|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \z|Add3~5 .extended_lut = "off";
defparam \z|Add3~5 .lut_mask = 64'h00000000000000FF;
defparam \z|Add3~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|n~1 (
// Equation(s):
// \z|n~1_combout  = (!\z|signal~q  & (\z|n [1])) # (\z|signal~q  & ((\z|Add3~5_sumout )))

	.dataa(!\z|signal~q ),
	.datab(!\z|n [1]),
	.datac(!\z|Add3~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|n~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|n~1 .extended_lut = "off";
defparam \z|n~1 .lut_mask = 64'h2727272727272727;
defparam \z|n~1 .shared_arith = "off";
// synopsys translate_on

dffeas \z|n[1] (
	.clk(\clk~input_o ),
	.d(\z|Add0~17_sumout ),
	.asdata(\z|n~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|n [1]),
	.prn(vcc));
// synopsys translate_off
defparam \z|n[1] .is_wysiwyg = "true";
defparam \z|n[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add3~9 (
// Equation(s):
// \z|Add3~9_sumout  = SUM(( \z|n [2] ) + ( VCC ) + ( \z|Add3~6  ))
// \z|Add3~10  = CARRY(( \z|n [2] ) + ( VCC ) + ( \z|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|n [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add3~9_sumout ),
	.cout(\z|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \z|Add3~9 .extended_lut = "off";
defparam \z|Add3~9 .lut_mask = 64'h00000000000000FF;
defparam \z|Add3~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|n~2 (
// Equation(s):
// \z|n~2_combout  = (!\z|signal~q  & (\z|n [2])) # (\z|signal~q  & ((\z|Add3~9_sumout )))

	.dataa(!\z|signal~q ),
	.datab(!\z|n [2]),
	.datac(!\z|Add3~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|n~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|n~2 .extended_lut = "off";
defparam \z|n~2 .lut_mask = 64'h2727272727272727;
defparam \z|n~2 .shared_arith = "off";
// synopsys translate_on

dffeas \z|n[2] (
	.clk(\clk~input_o ),
	.d(\z|Add0~21_sumout ),
	.asdata(\z|n~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|n [2]),
	.prn(vcc));
// synopsys translate_off
defparam \z|n[2] .is_wysiwyg = "true";
defparam \z|n[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add3~13 (
// Equation(s):
// \z|Add3~13_sumout  = SUM(( \z|n [3] ) + ( VCC ) + ( \z|Add3~10  ))
// \z|Add3~14  = CARRY(( \z|n [3] ) + ( VCC ) + ( \z|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|n [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add3~13_sumout ),
	.cout(\z|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \z|Add3~13 .extended_lut = "off";
defparam \z|Add3~13 .lut_mask = 64'h00000000000000FF;
defparam \z|Add3~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|n~3 (
// Equation(s):
// \z|n~3_combout  = (!\z|signal~q  & (\z|n [3])) # (\z|signal~q  & ((\z|Add3~13_sumout )))

	.dataa(!\z|signal~q ),
	.datab(!\z|n [3]),
	.datac(!\z|Add3~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|n~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|n~3 .extended_lut = "off";
defparam \z|n~3 .lut_mask = 64'h2727272727272727;
defparam \z|n~3 .shared_arith = "off";
// synopsys translate_on

dffeas \z|n[3] (
	.clk(\clk~input_o ),
	.d(\z|Add0~25_sumout ),
	.asdata(\z|n~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|n [3]),
	.prn(vcc));
// synopsys translate_off
defparam \z|n[3] .is_wysiwyg = "true";
defparam \z|n[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add3~17 (
// Equation(s):
// \z|Add3~17_sumout  = SUM(( \z|n [4] ) + ( VCC ) + ( \z|Add3~14  ))
// \z|Add3~18  = CARRY(( \z|n [4] ) + ( VCC ) + ( \z|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|n [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add3~17_sumout ),
	.cout(\z|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \z|Add3~17 .extended_lut = "off";
defparam \z|Add3~17 .lut_mask = 64'h00000000000000FF;
defparam \z|Add3~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|n~4 (
// Equation(s):
// \z|n~4_combout  = (!\z|signal~q  & (\z|n [4])) # (\z|signal~q  & ((\z|Add3~17_sumout )))

	.dataa(!\z|signal~q ),
	.datab(!\z|n [4]),
	.datac(!\z|Add3~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|n~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|n~4 .extended_lut = "off";
defparam \z|n~4 .lut_mask = 64'h2727272727272727;
defparam \z|n~4 .shared_arith = "off";
// synopsys translate_on

dffeas \z|n[4] (
	.clk(\clk~input_o ),
	.d(\z|Add0~29_sumout ),
	.asdata(\z|n~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|n [4]),
	.prn(vcc));
// synopsys translate_off
defparam \z|n[4] .is_wysiwyg = "true";
defparam \z|n[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add3~21 (
// Equation(s):
// \z|Add3~21_sumout  = SUM(( \z|n [5] ) + ( VCC ) + ( \z|Add3~18  ))
// \z|Add3~22  = CARRY(( \z|n [5] ) + ( VCC ) + ( \z|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|n [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add3~21_sumout ),
	.cout(\z|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \z|Add3~21 .extended_lut = "off";
defparam \z|Add3~21 .lut_mask = 64'h00000000000000FF;
defparam \z|Add3~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|n~5 (
// Equation(s):
// \z|n~5_combout  = (!\z|signal~q  & (\z|n [5])) # (\z|signal~q  & ((\z|Add3~21_sumout )))

	.dataa(!\z|signal~q ),
	.datab(!\z|n [5]),
	.datac(!\z|Add3~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|n~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|n~5 .extended_lut = "off";
defparam \z|n~5 .lut_mask = 64'h2727272727272727;
defparam \z|n~5 .shared_arith = "off";
// synopsys translate_on

dffeas \z|n[5] (
	.clk(\clk~input_o ),
	.d(\z|Add0~73_sumout ),
	.asdata(\z|n~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|n [5]),
	.prn(vcc));
// synopsys translate_off
defparam \z|n[5] .is_wysiwyg = "true";
defparam \z|n[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add3~25 (
// Equation(s):
// \z|Add3~25_sumout  = SUM(( \z|n [6] ) + ( VCC ) + ( \z|Add3~22  ))
// \z|Add3~26  = CARRY(( \z|n [6] ) + ( VCC ) + ( \z|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|n [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add3~25_sumout ),
	.cout(\z|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \z|Add3~25 .extended_lut = "off";
defparam \z|Add3~25 .lut_mask = 64'h00000000000000FF;
defparam \z|Add3~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|n~6 (
// Equation(s):
// \z|n~6_combout  = (!\z|signal~q  & (\z|n [6])) # (\z|signal~q  & ((\z|Add3~25_sumout )))

	.dataa(!\z|signal~q ),
	.datab(!\z|n [6]),
	.datac(!\z|Add3~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|n~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|n~6 .extended_lut = "off";
defparam \z|n~6 .lut_mask = 64'h2727272727272727;
defparam \z|n~6 .shared_arith = "off";
// synopsys translate_on

dffeas \z|n[6] (
	.clk(\clk~input_o ),
	.d(\z|Add0~69_sumout ),
	.asdata(\z|n~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|n [6]),
	.prn(vcc));
// synopsys translate_off
defparam \z|n[6] .is_wysiwyg = "true";
defparam \z|n[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add3~29 (
// Equation(s):
// \z|Add3~29_sumout  = SUM(( \z|n [7] ) + ( VCC ) + ( \z|Add3~26  ))
// \z|Add3~30  = CARRY(( \z|n [7] ) + ( VCC ) + ( \z|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|n [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add3~29_sumout ),
	.cout(\z|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \z|Add3~29 .extended_lut = "off";
defparam \z|Add3~29 .lut_mask = 64'h00000000000000FF;
defparam \z|Add3~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|n~7 (
// Equation(s):
// \z|n~7_combout  = (!\z|signal~q  & (\z|n [7])) # (\z|signal~q  & ((\z|Add3~29_sumout )))

	.dataa(!\z|signal~q ),
	.datab(!\z|n [7]),
	.datac(!\z|Add3~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|n~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|n~7 .extended_lut = "off";
defparam \z|n~7 .lut_mask = 64'h2727272727272727;
defparam \z|n~7 .shared_arith = "off";
// synopsys translate_on

dffeas \z|n[7] (
	.clk(\clk~input_o ),
	.d(\z|Add0~65_sumout ),
	.asdata(\z|n~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|n [7]),
	.prn(vcc));
// synopsys translate_off
defparam \z|n[7] .is_wysiwyg = "true";
defparam \z|n[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add3~33 (
// Equation(s):
// \z|Add3~33_sumout  = SUM(( \z|n [8] ) + ( VCC ) + ( \z|Add3~30  ))
// \z|Add3~34  = CARRY(( \z|n [8] ) + ( VCC ) + ( \z|Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|n [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add3~33_sumout ),
	.cout(\z|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \z|Add3~33 .extended_lut = "off";
defparam \z|Add3~33 .lut_mask = 64'h00000000000000FF;
defparam \z|Add3~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|n~8 (
// Equation(s):
// \z|n~8_combout  = (!\z|signal~q  & (\z|n [8])) # (\z|signal~q  & ((\z|Add3~33_sumout )))

	.dataa(!\z|signal~q ),
	.datab(!\z|n [8]),
	.datac(!\z|Add3~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|n~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|n~8 .extended_lut = "off";
defparam \z|n~8 .lut_mask = 64'h2727272727272727;
defparam \z|n~8 .shared_arith = "off";
// synopsys translate_on

dffeas \z|n[8] (
	.clk(\clk~input_o ),
	.d(\z|Add0~57_sumout ),
	.asdata(\z|n~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|n [8]),
	.prn(vcc));
// synopsys translate_off
defparam \z|n[8] .is_wysiwyg = "true";
defparam \z|n[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add3~37 (
// Equation(s):
// \z|Add3~37_sumout  = SUM(( \z|n [9] ) + ( VCC ) + ( \z|Add3~34  ))
// \z|Add3~38  = CARRY(( \z|n [9] ) + ( VCC ) + ( \z|Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|n [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add3~37_sumout ),
	.cout(\z|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \z|Add3~37 .extended_lut = "off";
defparam \z|Add3~37 .lut_mask = 64'h00000000000000FF;
defparam \z|Add3~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|n~9 (
// Equation(s):
// \z|n~9_combout  = (!\z|signal~q  & (\z|n [9])) # (\z|signal~q  & ((\z|Add3~37_sumout )))

	.dataa(!\z|signal~q ),
	.datab(!\z|n [9]),
	.datac(!\z|Add3~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|n~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|n~9 .extended_lut = "off";
defparam \z|n~9 .lut_mask = 64'h2727272727272727;
defparam \z|n~9 .shared_arith = "off";
// synopsys translate_on

dffeas \z|n[9] (
	.clk(\clk~input_o ),
	.d(\z|Add0~121_sumout ),
	.asdata(\z|n~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|n [9]),
	.prn(vcc));
// synopsys translate_off
defparam \z|n[9] .is_wysiwyg = "true";
defparam \z|n[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add3~41 (
// Equation(s):
// \z|Add3~41_sumout  = SUM(( \z|n [10] ) + ( VCC ) + ( \z|Add3~38  ))
// \z|Add3~42  = CARRY(( \z|n [10] ) + ( VCC ) + ( \z|Add3~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|n [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add3~41_sumout ),
	.cout(\z|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \z|Add3~41 .extended_lut = "off";
defparam \z|Add3~41 .lut_mask = 64'h00000000000000FF;
defparam \z|Add3~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|n~10 (
// Equation(s):
// \z|n~10_combout  = (!\z|signal~q  & (\z|n [10])) # (\z|signal~q  & ((\z|Add3~41_sumout )))

	.dataa(!\z|signal~q ),
	.datab(!\z|n [10]),
	.datac(!\z|Add3~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|n~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|n~10 .extended_lut = "off";
defparam \z|n~10 .lut_mask = 64'h2727272727272727;
defparam \z|n~10 .shared_arith = "off";
// synopsys translate_on

dffeas \z|n[10] (
	.clk(\clk~input_o ),
	.d(\z|Add0~117_sumout ),
	.asdata(\z|n~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|n [10]),
	.prn(vcc));
// synopsys translate_off
defparam \z|n[10] .is_wysiwyg = "true";
defparam \z|n[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add3~45 (
// Equation(s):
// \z|Add3~45_sumout  = SUM(( \z|n [11] ) + ( VCC ) + ( \z|Add3~42  ))
// \z|Add3~46  = CARRY(( \z|n [11] ) + ( VCC ) + ( \z|Add3~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|n [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add3~45_sumout ),
	.cout(\z|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \z|Add3~45 .extended_lut = "off";
defparam \z|Add3~45 .lut_mask = 64'h00000000000000FF;
defparam \z|Add3~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|n~11 (
// Equation(s):
// \z|n~11_combout  = (!\z|signal~q  & (\z|n [11])) # (\z|signal~q  & ((\z|Add3~45_sumout )))

	.dataa(!\z|signal~q ),
	.datab(!\z|n [11]),
	.datac(!\z|Add3~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|n~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|n~11 .extended_lut = "off";
defparam \z|n~11 .lut_mask = 64'h2727272727272727;
defparam \z|n~11 .shared_arith = "off";
// synopsys translate_on

dffeas \z|n[11] (
	.clk(\clk~input_o ),
	.d(\z|Add0~37_sumout ),
	.asdata(\z|n~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|n [11]),
	.prn(vcc));
// synopsys translate_off
defparam \z|n[11] .is_wysiwyg = "true";
defparam \z|n[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add3~49 (
// Equation(s):
// \z|Add3~49_sumout  = SUM(( \z|n [12] ) + ( VCC ) + ( \z|Add3~46  ))
// \z|Add3~50  = CARRY(( \z|n [12] ) + ( VCC ) + ( \z|Add3~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|n [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add3~49_sumout ),
	.cout(\z|Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \z|Add3~49 .extended_lut = "off";
defparam \z|Add3~49 .lut_mask = 64'h00000000000000FF;
defparam \z|Add3~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|n~12 (
// Equation(s):
// \z|n~12_combout  = (!\z|signal~q  & (\z|n [12])) # (\z|signal~q  & ((\z|Add3~49_sumout )))

	.dataa(!\z|signal~q ),
	.datab(!\z|n [12]),
	.datac(!\z|Add3~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|n~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|n~12 .extended_lut = "off";
defparam \z|n~12 .lut_mask = 64'h2727272727272727;
defparam \z|n~12 .shared_arith = "off";
// synopsys translate_on

dffeas \z|n[12] (
	.clk(\clk~input_o ),
	.d(\z|Add0~113_sumout ),
	.asdata(\z|n~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|n [12]),
	.prn(vcc));
// synopsys translate_off
defparam \z|n[12] .is_wysiwyg = "true";
defparam \z|n[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add3~53 (
// Equation(s):
// \z|Add3~53_sumout  = SUM(( \z|n [13] ) + ( VCC ) + ( \z|Add3~50  ))
// \z|Add3~54  = CARRY(( \z|n [13] ) + ( VCC ) + ( \z|Add3~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|n [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add3~53_sumout ),
	.cout(\z|Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \z|Add3~53 .extended_lut = "off";
defparam \z|Add3~53 .lut_mask = 64'h00000000000000FF;
defparam \z|Add3~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|n~13 (
// Equation(s):
// \z|n~13_combout  = (!\z|signal~q  & (\z|n [13])) # (\z|signal~q  & ((\z|Add3~53_sumout )))

	.dataa(!\z|signal~q ),
	.datab(!\z|n [13]),
	.datac(!\z|Add3~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|n~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|n~13 .extended_lut = "off";
defparam \z|n~13 .lut_mask = 64'h2727272727272727;
defparam \z|n~13 .shared_arith = "off";
// synopsys translate_on

dffeas \z|n[13] (
	.clk(\clk~input_o ),
	.d(\z|Add0~109_sumout ),
	.asdata(\z|n~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|n [13]),
	.prn(vcc));
// synopsys translate_off
defparam \z|n[13] .is_wysiwyg = "true";
defparam \z|n[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add3~57 (
// Equation(s):
// \z|Add3~57_sumout  = SUM(( \z|n [14] ) + ( VCC ) + ( \z|Add3~54  ))
// \z|Add3~58  = CARRY(( \z|n [14] ) + ( VCC ) + ( \z|Add3~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|n [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add3~57_sumout ),
	.cout(\z|Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \z|Add3~57 .extended_lut = "off";
defparam \z|Add3~57 .lut_mask = 64'h00000000000000FF;
defparam \z|Add3~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|n~14 (
// Equation(s):
// \z|n~14_combout  = (!\z|signal~q  & (\z|n [14])) # (\z|signal~q  & ((\z|Add3~57_sumout )))

	.dataa(!\z|signal~q ),
	.datab(!\z|n [14]),
	.datac(!\z|Add3~57_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|n~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|n~14 .extended_lut = "off";
defparam \z|n~14 .lut_mask = 64'h2727272727272727;
defparam \z|n~14 .shared_arith = "off";
// synopsys translate_on

dffeas \z|n[14] (
	.clk(\clk~input_o ),
	.d(\z|Add0~105_sumout ),
	.asdata(\z|n~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|n [14]),
	.prn(vcc));
// synopsys translate_off
defparam \z|n[14] .is_wysiwyg = "true";
defparam \z|n[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add3~61 (
// Equation(s):
// \z|Add3~61_sumout  = SUM(( \z|n [15] ) + ( VCC ) + ( \z|Add3~58  ))
// \z|Add3~62  = CARRY(( \z|n [15] ) + ( VCC ) + ( \z|Add3~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|n [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add3~61_sumout ),
	.cout(\z|Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \z|Add3~61 .extended_lut = "off";
defparam \z|Add3~61 .lut_mask = 64'h00000000000000FF;
defparam \z|Add3~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|n~15 (
// Equation(s):
// \z|n~15_combout  = (!\z|signal~q  & (\z|n [15])) # (\z|signal~q  & ((\z|Add3~61_sumout )))

	.dataa(!\z|signal~q ),
	.datab(!\z|n [15]),
	.datac(!\z|Add3~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|n~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|n~15 .extended_lut = "off";
defparam \z|n~15 .lut_mask = 64'h2727272727272727;
defparam \z|n~15 .shared_arith = "off";
// synopsys translate_on

dffeas \z|n[15] (
	.clk(\clk~input_o ),
	.d(\z|Add0~53_sumout ),
	.asdata(\z|n~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|n [15]),
	.prn(vcc));
// synopsys translate_off
defparam \z|n[15] .is_wysiwyg = "true";
defparam \z|n[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add3~65 (
// Equation(s):
// \z|Add3~65_sumout  = SUM(( \z|n [16] ) + ( VCC ) + ( \z|Add3~62  ))
// \z|Add3~66  = CARRY(( \z|n [16] ) + ( VCC ) + ( \z|Add3~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|n [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add3~65_sumout ),
	.cout(\z|Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \z|Add3~65 .extended_lut = "off";
defparam \z|Add3~65 .lut_mask = 64'h00000000000000FF;
defparam \z|Add3~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|n~16 (
// Equation(s):
// \z|n~16_combout  = (!\z|signal~q  & (\z|n [16])) # (\z|signal~q  & ((\z|Add3~65_sumout )))

	.dataa(!\z|signal~q ),
	.datab(!\z|n [16]),
	.datac(!\z|Add3~65_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|n~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|n~16 .extended_lut = "off";
defparam \z|n~16 .lut_mask = 64'h2727272727272727;
defparam \z|n~16 .shared_arith = "off";
// synopsys translate_on

dffeas \z|n[16] (
	.clk(\clk~input_o ),
	.d(\z|Add0~101_sumout ),
	.asdata(\z|n~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|n [16]),
	.prn(vcc));
// synopsys translate_off
defparam \z|n[16] .is_wysiwyg = "true";
defparam \z|n[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add3~69 (
// Equation(s):
// \z|Add3~69_sumout  = SUM(( \z|n [17] ) + ( VCC ) + ( \z|Add3~66  ))
// \z|Add3~70  = CARRY(( \z|n [17] ) + ( VCC ) + ( \z|Add3~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|n [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add3~69_sumout ),
	.cout(\z|Add3~70 ),
	.shareout());
// synopsys translate_off
defparam \z|Add3~69 .extended_lut = "off";
defparam \z|Add3~69 .lut_mask = 64'h00000000000000FF;
defparam \z|Add3~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|n~17 (
// Equation(s):
// \z|n~17_combout  = (!\z|signal~q  & (\z|n [17])) # (\z|signal~q  & ((\z|Add3~69_sumout )))

	.dataa(!\z|signal~q ),
	.datab(!\z|n [17]),
	.datac(!\z|Add3~69_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|n~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|n~17 .extended_lut = "off";
defparam \z|n~17 .lut_mask = 64'h2727272727272727;
defparam \z|n~17 .shared_arith = "off";
// synopsys translate_on

dffeas \z|n[17] (
	.clk(\clk~input_o ),
	.d(\z|Add0~97_sumout ),
	.asdata(\z|n~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|n [17]),
	.prn(vcc));
// synopsys translate_off
defparam \z|n[17] .is_wysiwyg = "true";
defparam \z|n[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add3~73 (
// Equation(s):
// \z|Add3~73_sumout  = SUM(( \z|n [18] ) + ( VCC ) + ( \z|Add3~70  ))
// \z|Add3~74  = CARRY(( \z|n [18] ) + ( VCC ) + ( \z|Add3~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|n [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add3~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add3~73_sumout ),
	.cout(\z|Add3~74 ),
	.shareout());
// synopsys translate_off
defparam \z|Add3~73 .extended_lut = "off";
defparam \z|Add3~73 .lut_mask = 64'h00000000000000FF;
defparam \z|Add3~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|n~18 (
// Equation(s):
// \z|n~18_combout  = (!\z|signal~q  & (\z|n [18])) # (\z|signal~q  & ((\z|Add3~73_sumout )))

	.dataa(!\z|signal~q ),
	.datab(!\z|n [18]),
	.datac(!\z|Add3~73_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|n~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|n~18 .extended_lut = "off";
defparam \z|n~18 .lut_mask = 64'h2727272727272727;
defparam \z|n~18 .shared_arith = "off";
// synopsys translate_on

dffeas \z|n[18] (
	.clk(\clk~input_o ),
	.d(\z|Add0~93_sumout ),
	.asdata(\z|n~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|n [18]),
	.prn(vcc));
// synopsys translate_off
defparam \z|n[18] .is_wysiwyg = "true";
defparam \z|n[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add3~77 (
// Equation(s):
// \z|Add3~77_sumout  = SUM(( \z|n [19] ) + ( VCC ) + ( \z|Add3~74  ))
// \z|Add3~78  = CARRY(( \z|n [19] ) + ( VCC ) + ( \z|Add3~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|n [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add3~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add3~77_sumout ),
	.cout(\z|Add3~78 ),
	.shareout());
// synopsys translate_off
defparam \z|Add3~77 .extended_lut = "off";
defparam \z|Add3~77 .lut_mask = 64'h00000000000000FF;
defparam \z|Add3~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|n~19 (
// Equation(s):
// \z|n~19_combout  = (!\z|signal~q  & (\z|n [19])) # (\z|signal~q  & ((\z|Add3~77_sumout )))

	.dataa(!\z|signal~q ),
	.datab(!\z|n [19]),
	.datac(!\z|Add3~77_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|n~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|n~19 .extended_lut = "off";
defparam \z|n~19 .lut_mask = 64'h2727272727272727;
defparam \z|n~19 .shared_arith = "off";
// synopsys translate_on

dffeas \z|n[19] (
	.clk(\clk~input_o ),
	.d(\z|Add0~89_sumout ),
	.asdata(\z|n~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|n [19]),
	.prn(vcc));
// synopsys translate_off
defparam \z|n[19] .is_wysiwyg = "true";
defparam \z|n[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add3~81 (
// Equation(s):
// \z|Add3~81_sumout  = SUM(( \z|n [20] ) + ( VCC ) + ( \z|Add3~78  ))
// \z|Add3~82  = CARRY(( \z|n [20] ) + ( VCC ) + ( \z|Add3~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|n [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add3~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add3~81_sumout ),
	.cout(\z|Add3~82 ),
	.shareout());
// synopsys translate_off
defparam \z|Add3~81 .extended_lut = "off";
defparam \z|Add3~81 .lut_mask = 64'h00000000000000FF;
defparam \z|Add3~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|n~20 (
// Equation(s):
// \z|n~20_combout  = (!\z|signal~q  & (\z|n [20])) # (\z|signal~q  & ((\z|Add3~81_sumout )))

	.dataa(!\z|signal~q ),
	.datab(!\z|n [20]),
	.datac(!\z|Add3~81_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|n~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|n~20 .extended_lut = "off";
defparam \z|n~20 .lut_mask = 64'h2727272727272727;
defparam \z|n~20 .shared_arith = "off";
// synopsys translate_on

dffeas \z|n[20] (
	.clk(\clk~input_o ),
	.d(\z|Add0~85_sumout ),
	.asdata(\z|n~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|n [20]),
	.prn(vcc));
// synopsys translate_off
defparam \z|n[20] .is_wysiwyg = "true";
defparam \z|n[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add3~85 (
// Equation(s):
// \z|Add3~85_sumout  = SUM(( \z|n [21] ) + ( VCC ) + ( \z|Add3~82  ))
// \z|Add3~86  = CARRY(( \z|n [21] ) + ( VCC ) + ( \z|Add3~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|n [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add3~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add3~85_sumout ),
	.cout(\z|Add3~86 ),
	.shareout());
// synopsys translate_off
defparam \z|Add3~85 .extended_lut = "off";
defparam \z|Add3~85 .lut_mask = 64'h00000000000000FF;
defparam \z|Add3~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|n~21 (
// Equation(s):
// \z|n~21_combout  = (!\z|signal~q  & (\z|n [21])) # (\z|signal~q  & ((\z|Add3~85_sumout )))

	.dataa(!\z|signal~q ),
	.datab(!\z|n [21]),
	.datac(!\z|Add3~85_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|n~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|n~21 .extended_lut = "off";
defparam \z|n~21 .lut_mask = 64'h2727272727272727;
defparam \z|n~21 .shared_arith = "off";
// synopsys translate_on

dffeas \z|n[21] (
	.clk(\clk~input_o ),
	.d(\z|Add0~61_sumout ),
	.asdata(\z|n~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|n [21]),
	.prn(vcc));
// synopsys translate_off
defparam \z|n[21] .is_wysiwyg = "true";
defparam \z|n[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add3~89 (
// Equation(s):
// \z|Add3~89_sumout  = SUM(( \z|n [22] ) + ( VCC ) + ( \z|Add3~86  ))
// \z|Add3~90  = CARRY(( \z|n [22] ) + ( VCC ) + ( \z|Add3~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|n [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add3~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add3~89_sumout ),
	.cout(\z|Add3~90 ),
	.shareout());
// synopsys translate_off
defparam \z|Add3~89 .extended_lut = "off";
defparam \z|Add3~89 .lut_mask = 64'h00000000000000FF;
defparam \z|Add3~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|n~22 (
// Equation(s):
// \z|n~22_combout  = (!\z|signal~q  & (\z|n [22])) # (\z|signal~q  & ((\z|Add3~89_sumout )))

	.dataa(!\z|signal~q ),
	.datab(!\z|n [22]),
	.datac(!\z|Add3~89_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|n~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|n~22 .extended_lut = "off";
defparam \z|n~22 .lut_mask = 64'h2727272727272727;
defparam \z|n~22 .shared_arith = "off";
// synopsys translate_on

dffeas \z|n[22] (
	.clk(\clk~input_o ),
	.d(\z|Add0~81_sumout ),
	.asdata(\z|n~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|n [22]),
	.prn(vcc));
// synopsys translate_off
defparam \z|n[22] .is_wysiwyg = "true";
defparam \z|n[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add3~93 (
// Equation(s):
// \z|Add3~93_sumout  = SUM(( \z|n [23] ) + ( VCC ) + ( \z|Add3~90  ))
// \z|Add3~94  = CARRY(( \z|n [23] ) + ( VCC ) + ( \z|Add3~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|n [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add3~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add3~93_sumout ),
	.cout(\z|Add3~94 ),
	.shareout());
// synopsys translate_off
defparam \z|Add3~93 .extended_lut = "off";
defparam \z|Add3~93 .lut_mask = 64'h00000000000000FF;
defparam \z|Add3~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|n~23 (
// Equation(s):
// \z|n~23_combout  = (!\z|signal~q  & (\z|n [23])) # (\z|signal~q  & ((\z|Add3~93_sumout )))

	.dataa(!\z|signal~q ),
	.datab(!\z|n [23]),
	.datac(!\z|Add3~93_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|n~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|n~23 .extended_lut = "off";
defparam \z|n~23 .lut_mask = 64'h2727272727272727;
defparam \z|n~23 .shared_arith = "off";
// synopsys translate_on

dffeas \z|n[23] (
	.clk(\clk~input_o ),
	.d(\z|Add0~5_sumout ),
	.asdata(\z|n~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|n [23]),
	.prn(vcc));
// synopsys translate_off
defparam \z|n[23] .is_wysiwyg = "true";
defparam \z|n[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add3~97 (
// Equation(s):
// \z|Add3~97_sumout  = SUM(( \z|n [24] ) + ( VCC ) + ( \z|Add3~94  ))
// \z|Add3~98  = CARRY(( \z|n [24] ) + ( VCC ) + ( \z|Add3~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|n [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add3~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add3~97_sumout ),
	.cout(\z|Add3~98 ),
	.shareout());
// synopsys translate_off
defparam \z|Add3~97 .extended_lut = "off";
defparam \z|Add3~97 .lut_mask = 64'h00000000000000FF;
defparam \z|Add3~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|n~24 (
// Equation(s):
// \z|n~24_combout  = (!\z|signal~q  & (\z|n [24])) # (\z|signal~q  & ((\z|Add3~97_sumout )))

	.dataa(!\z|signal~q ),
	.datab(!\z|n [24]),
	.datac(!\z|Add3~97_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|n~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|n~24 .extended_lut = "off";
defparam \z|n~24 .lut_mask = 64'h2727272727272727;
defparam \z|n~24 .shared_arith = "off";
// synopsys translate_on

dffeas \z|n[24] (
	.clk(\clk~input_o ),
	.d(\z|Add0~77_sumout ),
	.asdata(\z|n~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|n [24]),
	.prn(vcc));
// synopsys translate_off
defparam \z|n[24] .is_wysiwyg = "true";
defparam \z|n[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add3~101 (
// Equation(s):
// \z|Add3~101_sumout  = SUM(( \z|n [25] ) + ( VCC ) + ( \z|Add3~98  ))
// \z|Add3~102  = CARRY(( \z|n [25] ) + ( VCC ) + ( \z|Add3~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|n [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add3~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add3~101_sumout ),
	.cout(\z|Add3~102 ),
	.shareout());
// synopsys translate_off
defparam \z|Add3~101 .extended_lut = "off";
defparam \z|Add3~101 .lut_mask = 64'h00000000000000FF;
defparam \z|Add3~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|n~25 (
// Equation(s):
// \z|n~25_combout  = (!\z|signal~q  & (\z|n [25])) # (\z|signal~q  & ((\z|Add3~101_sumout )))

	.dataa(!\z|signal~q ),
	.datab(!\z|n [25]),
	.datac(!\z|Add3~101_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|n~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|n~25 .extended_lut = "off";
defparam \z|n~25 .lut_mask = 64'h2727272727272727;
defparam \z|n~25 .shared_arith = "off";
// synopsys translate_on

dffeas \z|n[25] (
	.clk(\clk~input_o ),
	.d(\z|Add0~33_sumout ),
	.asdata(\z|n~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|n [25]),
	.prn(vcc));
// synopsys translate_off
defparam \z|n[25] .is_wysiwyg = "true";
defparam \z|n[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add3~105 (
// Equation(s):
// \z|Add3~105_sumout  = SUM(( \z|n [26] ) + ( VCC ) + ( \z|Add3~102  ))
// \z|Add3~106  = CARRY(( \z|n [26] ) + ( VCC ) + ( \z|Add3~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|n [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add3~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add3~105_sumout ),
	.cout(\z|Add3~106 ),
	.shareout());
// synopsys translate_off
defparam \z|Add3~105 .extended_lut = "off";
defparam \z|Add3~105 .lut_mask = 64'h00000000000000FF;
defparam \z|Add3~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|n~26 (
// Equation(s):
// \z|n~26_combout  = (!\z|signal~q  & (\z|n [26])) # (\z|signal~q  & ((\z|Add3~105_sumout )))

	.dataa(!\z|signal~q ),
	.datab(!\z|n [26]),
	.datac(!\z|Add3~105_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|n~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|n~26 .extended_lut = "off";
defparam \z|n~26 .lut_mask = 64'h2727272727272727;
defparam \z|n~26 .shared_arith = "off";
// synopsys translate_on

dffeas \z|n[26] (
	.clk(\clk~input_o ),
	.d(\z|Add0~41_sumout ),
	.asdata(\z|n~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|n [26]),
	.prn(vcc));
// synopsys translate_off
defparam \z|n[26] .is_wysiwyg = "true";
defparam \z|n[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add3~109 (
// Equation(s):
// \z|Add3~109_sumout  = SUM(( \z|n [27] ) + ( VCC ) + ( \z|Add3~106  ))
// \z|Add3~110  = CARRY(( \z|n [27] ) + ( VCC ) + ( \z|Add3~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|n [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add3~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add3~109_sumout ),
	.cout(\z|Add3~110 ),
	.shareout());
// synopsys translate_off
defparam \z|Add3~109 .extended_lut = "off";
defparam \z|Add3~109 .lut_mask = 64'h00000000000000FF;
defparam \z|Add3~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|n~27 (
// Equation(s):
// \z|n~27_combout  = (!\z|signal~q  & (\z|n [27])) # (\z|signal~q  & ((\z|Add3~109_sumout )))

	.dataa(!\z|signal~q ),
	.datab(!\z|n [27]),
	.datac(!\z|Add3~109_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|n~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|n~27 .extended_lut = "off";
defparam \z|n~27 .lut_mask = 64'h2727272727272727;
defparam \z|n~27 .shared_arith = "off";
// synopsys translate_on

dffeas \z|n[27] (
	.clk(\clk~input_o ),
	.d(\z|Add0~45_sumout ),
	.asdata(\z|n~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|n [27]),
	.prn(vcc));
// synopsys translate_off
defparam \z|n[27] .is_wysiwyg = "true";
defparam \z|n[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|Add3~113 (
// Equation(s):
// \z|Add3~113_sumout  = SUM(( \z|n [28] ) + ( VCC ) + ( \z|Add3~110  ))
// \z|Add3~114  = CARRY(( \z|n [28] ) + ( VCC ) + ( \z|Add3~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\z|n [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\z|Add3~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\z|Add3~113_sumout ),
	.cout(\z|Add3~114 ),
	.shareout());
// synopsys translate_off
defparam \z|Add3~113 .extended_lut = "off";
defparam \z|Add3~113 .lut_mask = 64'h00000000000000FF;
defparam \z|Add3~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|n~28 (
// Equation(s):
// \z|n~28_combout  = (!\z|signal~q  & (\z|n [28])) # (\z|signal~q  & ((\z|Add3~113_sumout )))

	.dataa(!\z|signal~q ),
	.datab(!\z|n [28]),
	.datac(!\z|Add3~113_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|n~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|n~28 .extended_lut = "off";
defparam \z|n~28 .lut_mask = 64'h2727272727272727;
defparam \z|n~28 .shared_arith = "off";
// synopsys translate_on

dffeas \z|n[28] (
	.clk(\clk~input_o ),
	.d(\z|Add0~49_sumout ),
	.asdata(\z|n~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|n [28]),
	.prn(vcc));
// synopsys translate_off
defparam \z|n[28] .is_wysiwyg = "true";
defparam \z|n[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|n~29 (
// Equation(s):
// \z|n~29_combout  = (!\z|signal~q  & (\z|n [29])) # (\z|signal~q  & ((\z|Add3~117_sumout )))

	.dataa(!\z|signal~q ),
	.datab(!\z|n [29]),
	.datac(!\z|Add3~117_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|n~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|n~29 .extended_lut = "off";
defparam \z|n~29 .lut_mask = 64'h2727272727272727;
defparam \z|n~29 .shared_arith = "off";
// synopsys translate_on

dffeas \z|n[29] (
	.clk(\clk~input_o ),
	.d(\z|Add0~1_sumout ),
	.asdata(\z|n~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|n [29]),
	.prn(vcc));
// synopsys translate_off
defparam \z|n[29] .is_wysiwyg = "true";
defparam \z|n[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|signal~0 (
// Equation(s):
// \z|signal~0_combout  = ( \z|Equal1~1_combout  & ( \z|Equal1~5_combout  & ( (\z|stepper_driving_reg~q  & (((!\z|Equal1~0_combout ) # (\z|n [23])) # (\z|n [29]))) ) ) ) # ( !\z|Equal1~1_combout  & ( \z|Equal1~5_combout  & ( \z|stepper_driving_reg~q  ) ) ) # 
// ( \z|Equal1~1_combout  & ( !\z|Equal1~5_combout  & ( \z|stepper_driving_reg~q  ) ) ) # ( !\z|Equal1~1_combout  & ( !\z|Equal1~5_combout  & ( \z|stepper_driving_reg~q  ) ) )

	.dataa(!\z|stepper_driving_reg~q ),
	.datab(!\z|n [29]),
	.datac(!\z|n [23]),
	.datad(!\z|Equal1~0_combout ),
	.datae(!\z|Equal1~1_combout ),
	.dataf(!\z|Equal1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|signal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|signal~0 .extended_lut = "off";
defparam \z|signal~0 .lut_mask = 64'h5555555555555515;
defparam \z|signal~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|stepper_driving_reg~0 (
// Equation(s):
// \z|stepper_driving_reg~0_combout  = ( \z|stepper_step~0_combout  & ( (!\z|always0~0_combout  & (((!\z|stepper_driving_reg~q  & !\z|Equal0~5_combout )) # (\z|signal~0_combout ))) ) ) # ( !\z|stepper_step~0_combout  & ( (\z|signal~0_combout  & 
// !\z|always0~0_combout ) ) )

	.dataa(!\z|stepper_driving_reg~q ),
	.datab(!\z|signal~0_combout ),
	.datac(!\z|always0~0_combout ),
	.datad(!\z|Equal0~5_combout ),
	.datae(!\z|stepper_step~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|stepper_driving_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|stepper_driving_reg~0 .extended_lut = "off";
defparam \z|stepper_driving_reg~0 .lut_mask = 64'h3030B0303030B030;
defparam \z|stepper_driving_reg~0 .shared_arith = "off";
// synopsys translate_on

dffeas \z|stepper_driving_reg (
	.clk(\clk~input_o ),
	.d(\z|stepper_driving_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\start_driving~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|stepper_driving_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \z|stepper_driving_reg .is_wysiwyg = "true";
defparam \z|stepper_driving_reg .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|signal~1 (
// Equation(s):
// \z|signal~1_combout  = ( \zmax~input_o  & ( \z|signal~0_combout  & ( (!\z|stepper_step [31] & (\zmin~input_o  & (!\z|signal~q  $ (!\z|Equal2~6_combout )))) # (\z|stepper_step [31] & (!\z|signal~q  $ (((!\z|Equal2~6_combout ))))) ) ) ) # ( !\zmax~input_o  
// & ( \z|signal~0_combout  & ( (!\z|stepper_step [31] & (!\z|signal~q  $ (((!\z|Equal2~6_combout ))))) # (\z|stepper_step [31] & (!\zmin~input_o  & (!\z|signal~q  $ (!\z|Equal2~6_combout )))) ) ) )

	.dataa(!\z|signal~q ),
	.datab(!\z|stepper_step [31]),
	.datac(!\zmin~input_o ),
	.datad(!\z|Equal2~6_combout ),
	.datae(!\zmax~input_o ),
	.dataf(!\z|signal~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|signal~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|signal~1 .extended_lut = "off";
defparam \z|signal~1 .lut_mask = 64'h0000000054A8152A;
defparam \z|signal~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \z|signal~2 (
// Equation(s):
// \z|signal~2_combout  = ( \z|stepper_step~0_combout  & ( \z|signal~1_combout  ) ) # ( !\z|stepper_step~0_combout  & ( \z|signal~1_combout  ) ) # ( \z|stepper_step~0_combout  & ( !\z|signal~1_combout  & ( (!\z|stepper_driving_reg~q  & 
// (((!\z|always0~0_combout  & !\z|Equal0~5_combout )) # (\z|signal~q ))) ) ) ) # ( !\z|stepper_step~0_combout  & ( !\z|signal~1_combout  & ( (\z|signal~q  & !\z|stepper_driving_reg~q ) ) ) )

	.dataa(!\z|signal~q ),
	.datab(!\z|stepper_driving_reg~q ),
	.datac(!\z|always0~0_combout ),
	.datad(!\z|Equal0~5_combout ),
	.datae(!\z|stepper_step~0_combout ),
	.dataf(!\z|signal~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|signal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|signal~2 .extended_lut = "off";
defparam \z|signal~2 .lut_mask = 64'h4444C444FFFFFFFF;
defparam \z|signal~2 .shared_arith = "off";
// synopsys translate_on

dffeas \z|signal (
	.clk(\clk~input_o ),
	.d(\z|signal~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\start_driving~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|signal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \z|signal .is_wysiwyg = "true";
defparam \z|signal .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \homez~input (
	.i(homez),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\homez~input_o ));
// synopsys translate_off
defparam \homez~input .bus_hold = "false";
defparam \homez~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \home|Add1~77 (
// Equation(s):
// \home|Add1~77_sumout  = SUM(( \home|n3 [0] ) + ( VCC ) + ( !VCC ))
// \home|Add1~78  = CARRY(( \home|n3 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n3 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add1~77_sumout ),
	.cout(\home|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \home|Add1~77 .extended_lut = "off";
defparam \home|Add1~77 .lut_mask = 64'h00000000000000FF;
defparam \home|Add1~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|always0~0 (
// Equation(s):
// \home|always0~0_combout  = (!\homez~input_o ) # (\zmin~input_o )

	.dataa(!\zmin~input_o ),
	.datab(!\homez~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|always0~0 .extended_lut = "off";
defparam \home|always0~0 .lut_mask = 64'hDDDDDDDDDDDDDDDD;
defparam \home|always0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add0~1 (
// Equation(s):
// \home|Add0~1_sumout  = SUM(( \home|m3 [0] ) + ( VCC ) + ( !VCC ))
// \home|Add0~2  = CARRY(( \home|m3 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m3 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add0~1_sumout ),
	.cout(\home|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \home|Add0~1 .extended_lut = "off";
defparam \home|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \home|Add0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m3[0] (
	.clk(\clk~input_o ),
	.d(\home|Add0~1_sumout ),
	.asdata(\stepper_speed_3[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m3[0] .is_wysiwyg = "true";
defparam \home|m3[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add0~29 (
// Equation(s):
// \home|Add0~29_sumout  = SUM(( \home|m3 [1] ) + ( VCC ) + ( \home|Add0~2  ))
// \home|Add0~30  = CARRY(( \home|m3 [1] ) + ( VCC ) + ( \home|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m3 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add0~29_sumout ),
	.cout(\home|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \home|Add0~29 .extended_lut = "off";
defparam \home|Add0~29 .lut_mask = 64'h00000000000000FF;
defparam \home|Add0~29 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m3[1] (
	.clk(\clk~input_o ),
	.d(\home|Add0~29_sumout ),
	.asdata(\stepper_speed_3[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m3[1] .is_wysiwyg = "true";
defparam \home|m3[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add0~25 (
// Equation(s):
// \home|Add0~25_sumout  = SUM(( \home|m3 [2] ) + ( VCC ) + ( \home|Add0~30  ))
// \home|Add0~26  = CARRY(( \home|m3 [2] ) + ( VCC ) + ( \home|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m3 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add0~25_sumout ),
	.cout(\home|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \home|Add0~25 .extended_lut = "off";
defparam \home|Add0~25 .lut_mask = 64'h00000000000000FF;
defparam \home|Add0~25 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m3[2] (
	.clk(\clk~input_o ),
	.d(\home|Add0~25_sumout ),
	.asdata(\stepper_speed_3[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m3[2] .is_wysiwyg = "true";
defparam \home|m3[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add0~21 (
// Equation(s):
// \home|Add0~21_sumout  = SUM(( \home|m3 [3] ) + ( VCC ) + ( \home|Add0~26  ))
// \home|Add0~22  = CARRY(( \home|m3 [3] ) + ( VCC ) + ( \home|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m3 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add0~21_sumout ),
	.cout(\home|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \home|Add0~21 .extended_lut = "off";
defparam \home|Add0~21 .lut_mask = 64'h00000000000000FF;
defparam \home|Add0~21 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m3[3] (
	.clk(\clk~input_o ),
	.d(\home|Add0~21_sumout ),
	.asdata(\stepper_speed_3[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m3[3] .is_wysiwyg = "true";
defparam \home|m3[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add0~17 (
// Equation(s):
// \home|Add0~17_sumout  = SUM(( \home|m3 [4] ) + ( VCC ) + ( \home|Add0~22  ))
// \home|Add0~18  = CARRY(( \home|m3 [4] ) + ( VCC ) + ( \home|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m3 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add0~17_sumout ),
	.cout(\home|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \home|Add0~17 .extended_lut = "off";
defparam \home|Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \home|Add0~17 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m3[4] (
	.clk(\clk~input_o ),
	.d(\home|Add0~17_sumout ),
	.asdata(\stepper_speed_3[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m3[4] .is_wysiwyg = "true";
defparam \home|m3[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add0~13 (
// Equation(s):
// \home|Add0~13_sumout  = SUM(( \home|m3 [5] ) + ( VCC ) + ( \home|Add0~18  ))
// \home|Add0~14  = CARRY(( \home|m3 [5] ) + ( VCC ) + ( \home|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m3 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add0~13_sumout ),
	.cout(\home|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \home|Add0~13 .extended_lut = "off";
defparam \home|Add0~13 .lut_mask = 64'h00000000000000FF;
defparam \home|Add0~13 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m3[5] (
	.clk(\clk~input_o ),
	.d(\home|Add0~13_sumout ),
	.asdata(\stepper_speed_3[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m3[5] .is_wysiwyg = "true";
defparam \home|m3[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add0~9 (
// Equation(s):
// \home|Add0~9_sumout  = SUM(( \home|m3 [6] ) + ( VCC ) + ( \home|Add0~14  ))
// \home|Add0~10  = CARRY(( \home|m3 [6] ) + ( VCC ) + ( \home|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m3 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add0~9_sumout ),
	.cout(\home|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \home|Add0~9 .extended_lut = "off";
defparam \home|Add0~9 .lut_mask = 64'h00000000000000FF;
defparam \home|Add0~9 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m3[6] (
	.clk(\clk~input_o ),
	.d(\home|Add0~9_sumout ),
	.asdata(\stepper_speed_3[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m3[6] .is_wysiwyg = "true";
defparam \home|m3[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add0~53 (
// Equation(s):
// \home|Add0~53_sumout  = SUM(( \home|m3 [7] ) + ( VCC ) + ( \home|Add0~10  ))
// \home|Add0~54  = CARRY(( \home|m3 [7] ) + ( VCC ) + ( \home|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m3 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add0~53_sumout ),
	.cout(\home|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \home|Add0~53 .extended_lut = "off";
defparam \home|Add0~53 .lut_mask = 64'h00000000000000FF;
defparam \home|Add0~53 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m3[7] (
	.clk(\clk~input_o ),
	.d(\home|Add0~53_sumout ),
	.asdata(\stepper_speed_3[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m3[7] .is_wysiwyg = "true";
defparam \home|m3[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add0~49 (
// Equation(s):
// \home|Add0~49_sumout  = SUM(( \home|m3 [8] ) + ( VCC ) + ( \home|Add0~54  ))
// \home|Add0~50  = CARRY(( \home|m3 [8] ) + ( VCC ) + ( \home|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m3 [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add0~49_sumout ),
	.cout(\home|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \home|Add0~49 .extended_lut = "off";
defparam \home|Add0~49 .lut_mask = 64'h00000000000000FF;
defparam \home|Add0~49 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m3[8] (
	.clk(\clk~input_o ),
	.d(\home|Add0~49_sumout ),
	.asdata(\stepper_speed_3[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m3[8] .is_wysiwyg = "true";
defparam \home|m3[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add0~45 (
// Equation(s):
// \home|Add0~45_sumout  = SUM(( \home|m3 [9] ) + ( VCC ) + ( \home|Add0~50  ))
// \home|Add0~46  = CARRY(( \home|m3 [9] ) + ( VCC ) + ( \home|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m3 [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add0~45_sumout ),
	.cout(\home|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \home|Add0~45 .extended_lut = "off";
defparam \home|Add0~45 .lut_mask = 64'h00000000000000FF;
defparam \home|Add0~45 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m3[9] (
	.clk(\clk~input_o ),
	.d(\home|Add0~45_sumout ),
	.asdata(\stepper_speed_3[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m3[9] .is_wysiwyg = "true";
defparam \home|m3[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add0~41 (
// Equation(s):
// \home|Add0~41_sumout  = SUM(( \home|m3 [10] ) + ( VCC ) + ( \home|Add0~46  ))
// \home|Add0~42  = CARRY(( \home|m3 [10] ) + ( VCC ) + ( \home|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m3 [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add0~41_sumout ),
	.cout(\home|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \home|Add0~41 .extended_lut = "off";
defparam \home|Add0~41 .lut_mask = 64'h00000000000000FF;
defparam \home|Add0~41 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m3[10] (
	.clk(\clk~input_o ),
	.d(\home|Add0~41_sumout ),
	.asdata(\stepper_speed_3[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m3[10] .is_wysiwyg = "true";
defparam \home|m3[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add0~37 (
// Equation(s):
// \home|Add0~37_sumout  = SUM(( \home|m3 [11] ) + ( VCC ) + ( \home|Add0~42  ))
// \home|Add0~38  = CARRY(( \home|m3 [11] ) + ( VCC ) + ( \home|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m3 [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add0~37_sumout ),
	.cout(\home|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \home|Add0~37 .extended_lut = "off";
defparam \home|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \home|Add0~37 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m3[11] (
	.clk(\clk~input_o ),
	.d(\home|Add0~37_sumout ),
	.asdata(\stepper_speed_3[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m3[11] .is_wysiwyg = "true";
defparam \home|m3[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add0~33 (
// Equation(s):
// \home|Add0~33_sumout  = SUM(( \home|m3 [12] ) + ( VCC ) + ( \home|Add0~38  ))
// \home|Add0~34  = CARRY(( \home|m3 [12] ) + ( VCC ) + ( \home|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m3 [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add0~33_sumout ),
	.cout(\home|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \home|Add0~33 .extended_lut = "off";
defparam \home|Add0~33 .lut_mask = 64'h00000000000000FF;
defparam \home|Add0~33 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m3[12] (
	.clk(\clk~input_o ),
	.d(\home|Add0~33_sumout ),
	.asdata(\stepper_speed_3[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m3[12] .is_wysiwyg = "true";
defparam \home|m3[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add0~77 (
// Equation(s):
// \home|Add0~77_sumout  = SUM(( \home|m3 [13] ) + ( VCC ) + ( \home|Add0~34  ))
// \home|Add0~78  = CARRY(( \home|m3 [13] ) + ( VCC ) + ( \home|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m3 [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add0~77_sumout ),
	.cout(\home|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \home|Add0~77 .extended_lut = "off";
defparam \home|Add0~77 .lut_mask = 64'h00000000000000FF;
defparam \home|Add0~77 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m3[13] (
	.clk(\clk~input_o ),
	.d(\home|Add0~77_sumout ),
	.asdata(\stepper_speed_3[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m3[13] .is_wysiwyg = "true";
defparam \home|m3[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add0~73 (
// Equation(s):
// \home|Add0~73_sumout  = SUM(( \home|m3 [14] ) + ( VCC ) + ( \home|Add0~78  ))
// \home|Add0~74  = CARRY(( \home|m3 [14] ) + ( VCC ) + ( \home|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m3 [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add0~73_sumout ),
	.cout(\home|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \home|Add0~73 .extended_lut = "off";
defparam \home|Add0~73 .lut_mask = 64'h00000000000000FF;
defparam \home|Add0~73 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m3[14] (
	.clk(\clk~input_o ),
	.d(\home|Add0~73_sumout ),
	.asdata(\stepper_speed_3[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m3[14] .is_wysiwyg = "true";
defparam \home|m3[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add0~69 (
// Equation(s):
// \home|Add0~69_sumout  = SUM(( \home|m3 [15] ) + ( VCC ) + ( \home|Add0~74  ))
// \home|Add0~70  = CARRY(( \home|m3 [15] ) + ( VCC ) + ( \home|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m3 [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add0~69_sumout ),
	.cout(\home|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \home|Add0~69 .extended_lut = "off";
defparam \home|Add0~69 .lut_mask = 64'h00000000000000FF;
defparam \home|Add0~69 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m3[15] (
	.clk(\clk~input_o ),
	.d(\home|Add0~69_sumout ),
	.asdata(\stepper_speed_3[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m3[15] .is_wysiwyg = "true";
defparam \home|m3[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add0~65 (
// Equation(s):
// \home|Add0~65_sumout  = SUM(( \home|m3 [16] ) + ( VCC ) + ( \home|Add0~70  ))
// \home|Add0~66  = CARRY(( \home|m3 [16] ) + ( VCC ) + ( \home|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m3 [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add0~65_sumout ),
	.cout(\home|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \home|Add0~65 .extended_lut = "off";
defparam \home|Add0~65 .lut_mask = 64'h00000000000000FF;
defparam \home|Add0~65 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m3[16] (
	.clk(\clk~input_o ),
	.d(\home|Add0~65_sumout ),
	.asdata(\stepper_speed_3[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m3 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m3[16] .is_wysiwyg = "true";
defparam \home|m3[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add0~61 (
// Equation(s):
// \home|Add0~61_sumout  = SUM(( \home|m3 [17] ) + ( VCC ) + ( \home|Add0~66  ))
// \home|Add0~62  = CARRY(( \home|m3 [17] ) + ( VCC ) + ( \home|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m3 [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add0~61_sumout ),
	.cout(\home|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \home|Add0~61 .extended_lut = "off";
defparam \home|Add0~61 .lut_mask = 64'h00000000000000FF;
defparam \home|Add0~61 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m3[17] (
	.clk(\clk~input_o ),
	.d(\home|Add0~61_sumout ),
	.asdata(\stepper_speed_3[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m3 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m3[17] .is_wysiwyg = "true";
defparam \home|m3[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add0~57 (
// Equation(s):
// \home|Add0~57_sumout  = SUM(( \home|m3 [18] ) + ( VCC ) + ( \home|Add0~62  ))
// \home|Add0~58  = CARRY(( \home|m3 [18] ) + ( VCC ) + ( \home|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m3 [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add0~57_sumout ),
	.cout(\home|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \home|Add0~57 .extended_lut = "off";
defparam \home|Add0~57 .lut_mask = 64'h00000000000000FF;
defparam \home|Add0~57 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m3[18] (
	.clk(\clk~input_o ),
	.d(\home|Add0~57_sumout ),
	.asdata(\stepper_speed_3[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m3 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m3[18] .is_wysiwyg = "true";
defparam \home|m3[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add0~125 (
// Equation(s):
// \home|Add0~125_sumout  = SUM(( \home|m3 [19] ) + ( VCC ) + ( \home|Add0~58  ))
// \home|Add0~126  = CARRY(( \home|m3 [19] ) + ( VCC ) + ( \home|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m3 [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add0~125_sumout ),
	.cout(\home|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \home|Add0~125 .extended_lut = "off";
defparam \home|Add0~125 .lut_mask = 64'h00000000000000FF;
defparam \home|Add0~125 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m3[19] (
	.clk(\clk~input_o ),
	.d(\home|Add0~125_sumout ),
	.asdata(\stepper_speed_3[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m3 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m3[19] .is_wysiwyg = "true";
defparam \home|m3[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add0~121 (
// Equation(s):
// \home|Add0~121_sumout  = SUM(( \home|m3 [20] ) + ( VCC ) + ( \home|Add0~126  ))
// \home|Add0~122  = CARRY(( \home|m3 [20] ) + ( VCC ) + ( \home|Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m3 [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add0~121_sumout ),
	.cout(\home|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \home|Add0~121 .extended_lut = "off";
defparam \home|Add0~121 .lut_mask = 64'h00000000000000FF;
defparam \home|Add0~121 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m3[20] (
	.clk(\clk~input_o ),
	.d(\home|Add0~121_sumout ),
	.asdata(\stepper_speed_3[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m3 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m3[20] .is_wysiwyg = "true";
defparam \home|m3[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add0~117 (
// Equation(s):
// \home|Add0~117_sumout  = SUM(( \home|m3 [21] ) + ( VCC ) + ( \home|Add0~122  ))
// \home|Add0~118  = CARRY(( \home|m3 [21] ) + ( VCC ) + ( \home|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m3 [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add0~117_sumout ),
	.cout(\home|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \home|Add0~117 .extended_lut = "off";
defparam \home|Add0~117 .lut_mask = 64'h00000000000000FF;
defparam \home|Add0~117 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m3[21] (
	.clk(\clk~input_o ),
	.d(\home|Add0~117_sumout ),
	.asdata(\stepper_speed_3[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m3 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m3[21] .is_wysiwyg = "true";
defparam \home|m3[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add0~113 (
// Equation(s):
// \home|Add0~113_sumout  = SUM(( \home|m3 [22] ) + ( VCC ) + ( \home|Add0~118  ))
// \home|Add0~114  = CARRY(( \home|m3 [22] ) + ( VCC ) + ( \home|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m3 [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add0~113_sumout ),
	.cout(\home|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \home|Add0~113 .extended_lut = "off";
defparam \home|Add0~113 .lut_mask = 64'h00000000000000FF;
defparam \home|Add0~113 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m3[22] (
	.clk(\clk~input_o ),
	.d(\home|Add0~113_sumout ),
	.asdata(\stepper_speed_3[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m3 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m3[22] .is_wysiwyg = "true";
defparam \home|m3[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add0~109 (
// Equation(s):
// \home|Add0~109_sumout  = SUM(( \home|m3 [23] ) + ( VCC ) + ( \home|Add0~114  ))
// \home|Add0~110  = CARRY(( \home|m3 [23] ) + ( VCC ) + ( \home|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m3 [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add0~109_sumout ),
	.cout(\home|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \home|Add0~109 .extended_lut = "off";
defparam \home|Add0~109 .lut_mask = 64'h00000000000000FF;
defparam \home|Add0~109 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m3[23] (
	.clk(\clk~input_o ),
	.d(\home|Add0~109_sumout ),
	.asdata(\stepper_speed_3[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m3 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m3[23] .is_wysiwyg = "true";
defparam \home|m3[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add0~105 (
// Equation(s):
// \home|Add0~105_sumout  = SUM(( \home|m3 [24] ) + ( VCC ) + ( \home|Add0~110  ))
// \home|Add0~106  = CARRY(( \home|m3 [24] ) + ( VCC ) + ( \home|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m3 [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add0~105_sumout ),
	.cout(\home|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \home|Add0~105 .extended_lut = "off";
defparam \home|Add0~105 .lut_mask = 64'h00000000000000FF;
defparam \home|Add0~105 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m3[24] (
	.clk(\clk~input_o ),
	.d(\home|Add0~105_sumout ),
	.asdata(\stepper_speed_3[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m3 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m3[24] .is_wysiwyg = "true";
defparam \home|m3[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add0~101 (
// Equation(s):
// \home|Add0~101_sumout  = SUM(( \home|m3 [25] ) + ( VCC ) + ( \home|Add0~106  ))
// \home|Add0~102  = CARRY(( \home|m3 [25] ) + ( VCC ) + ( \home|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m3 [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add0~101_sumout ),
	.cout(\home|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \home|Add0~101 .extended_lut = "off";
defparam \home|Add0~101 .lut_mask = 64'h00000000000000FF;
defparam \home|Add0~101 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m3[25] (
	.clk(\clk~input_o ),
	.d(\home|Add0~101_sumout ),
	.asdata(\stepper_speed_3[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m3 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m3[25] .is_wysiwyg = "true";
defparam \home|m3[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add0~97 (
// Equation(s):
// \home|Add0~97_sumout  = SUM(( \home|m3 [26] ) + ( VCC ) + ( \home|Add0~102  ))
// \home|Add0~98  = CARRY(( \home|m3 [26] ) + ( VCC ) + ( \home|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m3 [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add0~97_sumout ),
	.cout(\home|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \home|Add0~97 .extended_lut = "off";
defparam \home|Add0~97 .lut_mask = 64'h00000000000000FF;
defparam \home|Add0~97 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m3[26] (
	.clk(\clk~input_o ),
	.d(\home|Add0~97_sumout ),
	.asdata(\stepper_speed_3[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m3 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m3[26] .is_wysiwyg = "true";
defparam \home|m3[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add0~93 (
// Equation(s):
// \home|Add0~93_sumout  = SUM(( \home|m3 [27] ) + ( VCC ) + ( \home|Add0~98  ))
// \home|Add0~94  = CARRY(( \home|m3 [27] ) + ( VCC ) + ( \home|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m3 [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add0~93_sumout ),
	.cout(\home|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \home|Add0~93 .extended_lut = "off";
defparam \home|Add0~93 .lut_mask = 64'h00000000000000FF;
defparam \home|Add0~93 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m3[27] (
	.clk(\clk~input_o ),
	.d(\home|Add0~93_sumout ),
	.asdata(\stepper_speed_3[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m3 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m3[27] .is_wysiwyg = "true";
defparam \home|m3[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add0~89 (
// Equation(s):
// \home|Add0~89_sumout  = SUM(( \home|m3 [28] ) + ( VCC ) + ( \home|Add0~94  ))
// \home|Add0~90  = CARRY(( \home|m3 [28] ) + ( VCC ) + ( \home|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m3 [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add0~89_sumout ),
	.cout(\home|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \home|Add0~89 .extended_lut = "off";
defparam \home|Add0~89 .lut_mask = 64'h00000000000000FF;
defparam \home|Add0~89 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m3[28] (
	.clk(\clk~input_o ),
	.d(\home|Add0~89_sumout ),
	.asdata(\stepper_speed_3[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m3 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m3[28] .is_wysiwyg = "true";
defparam \home|m3[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add0~85 (
// Equation(s):
// \home|Add0~85_sumout  = SUM(( \home|m3 [29] ) + ( VCC ) + ( \home|Add0~90  ))
// \home|Add0~86  = CARRY(( \home|m3 [29] ) + ( VCC ) + ( \home|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m3 [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add0~85_sumout ),
	.cout(\home|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \home|Add0~85 .extended_lut = "off";
defparam \home|Add0~85 .lut_mask = 64'h00000000000000FF;
defparam \home|Add0~85 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m3[29] (
	.clk(\clk~input_o ),
	.d(\home|Add0~85_sumout ),
	.asdata(\stepper_speed_3[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m3 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m3[29] .is_wysiwyg = "true";
defparam \home|m3[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add0~81 (
// Equation(s):
// \home|Add0~81_sumout  = SUM(( \home|m3 [30] ) + ( VCC ) + ( \home|Add0~86  ))
// \home|Add0~82  = CARRY(( \home|m3 [30] ) + ( VCC ) + ( \home|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m3 [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add0~81_sumout ),
	.cout(\home|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \home|Add0~81 .extended_lut = "off";
defparam \home|Add0~81 .lut_mask = 64'h00000000000000FF;
defparam \home|Add0~81 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m3[30] (
	.clk(\clk~input_o ),
	.d(\home|Add0~81_sumout ),
	.asdata(\stepper_speed_3[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m3 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m3[30] .is_wysiwyg = "true";
defparam \home|m3[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add0~5 (
// Equation(s):
// \home|Add0~5_sumout  = SUM(( \home|m3 [31] ) + ( VCC ) + ( \home|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|m3 [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Add0~5 .extended_lut = "off";
defparam \home|Add0~5 .lut_mask = 64'h00000000000000FF;
defparam \home|Add0~5 .shared_arith = "off";
// synopsys translate_on

dffeas \home|m3[31] (
	.clk(\clk~input_o ),
	.d(\home|Add0~5_sumout ),
	.asdata(\stepper_speed_3[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|m3 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \home|m3[31] .is_wysiwyg = "true";
defparam \home|m3[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal0~0 (
// Equation(s):
// \home|Equal0~0_combout  = (!\home|m3 [0] & !\home|m3 [31])

	.dataa(!\home|m3 [0]),
	.datab(!\home|m3 [31]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal0~0 .extended_lut = "off";
defparam \home|Equal0~0 .lut_mask = 64'h8888888888888888;
defparam \home|Equal0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal0~1 (
// Equation(s):
// \home|Equal0~1_combout  = ( !\home|m3 [2] & ( !\home|m3 [1] & ( (!\home|m3 [6] & (!\home|m3 [5] & (!\home|m3 [4] & !\home|m3 [3]))) ) ) )

	.dataa(!\home|m3 [6]),
	.datab(!\home|m3 [5]),
	.datac(!\home|m3 [4]),
	.datad(!\home|m3 [3]),
	.datae(!\home|m3 [2]),
	.dataf(!\home|m3 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal0~1 .extended_lut = "off";
defparam \home|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \home|Equal0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal0~2 (
// Equation(s):
// \home|Equal0~2_combout  = ( !\home|m3 [8] & ( !\home|m3 [7] & ( (!\home|m3 [12] & (!\home|m3 [11] & (!\home|m3 [10] & !\home|m3 [9]))) ) ) )

	.dataa(!\home|m3 [12]),
	.datab(!\home|m3 [11]),
	.datac(!\home|m3 [10]),
	.datad(!\home|m3 [9]),
	.datae(!\home|m3 [8]),
	.dataf(!\home|m3 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal0~2 .extended_lut = "off";
defparam \home|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \home|Equal0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal0~3 (
// Equation(s):
// \home|Equal0~3_combout  = ( !\home|m3 [14] & ( !\home|m3 [13] & ( (!\home|m3 [18] & (!\home|m3 [17] & (!\home|m3 [16] & !\home|m3 [15]))) ) ) )

	.dataa(!\home|m3 [18]),
	.datab(!\home|m3 [17]),
	.datac(!\home|m3 [16]),
	.datad(!\home|m3 [15]),
	.datae(!\home|m3 [14]),
	.dataf(!\home|m3 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal0~3 .extended_lut = "off";
defparam \home|Equal0~3 .lut_mask = 64'h8000000000000000;
defparam \home|Equal0~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal0~4 (
// Equation(s):
// \home|Equal0~4_combout  = ( !\home|m3 [26] & ( !\home|m3 [25] & ( (!\home|m3 [30] & (!\home|m3 [29] & (!\home|m3 [28] & !\home|m3 [27]))) ) ) )

	.dataa(!\home|m3 [30]),
	.datab(!\home|m3 [29]),
	.datac(!\home|m3 [28]),
	.datad(!\home|m3 [27]),
	.datae(!\home|m3 [26]),
	.dataf(!\home|m3 [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal0~4 .extended_lut = "off";
defparam \home|Equal0~4 .lut_mask = 64'h8000000000000000;
defparam \home|Equal0~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal0~5 (
// Equation(s):
// \home|Equal0~5_combout  = ( !\home|m3 [20] & ( !\home|m3 [19] & ( (!\home|m3 [24] & (!\home|m3 [23] & (!\home|m3 [22] & !\home|m3 [21]))) ) ) )

	.dataa(!\home|m3 [24]),
	.datab(!\home|m3 [23]),
	.datac(!\home|m3 [22]),
	.datad(!\home|m3 [21]),
	.datae(!\home|m3 [20]),
	.dataf(!\home|m3 [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal0~5 .extended_lut = "off";
defparam \home|Equal0~5 .lut_mask = 64'h8000000000000000;
defparam \home|Equal0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal0~6 (
// Equation(s):
// \home|Equal0~6_combout  = ( \home|Equal0~4_combout  & ( \home|Equal0~5_combout  & ( (\home|Equal0~0_combout  & (\home|Equal0~1_combout  & (\home|Equal0~2_combout  & \home|Equal0~3_combout ))) ) ) )

	.dataa(!\home|Equal0~0_combout ),
	.datab(!\home|Equal0~1_combout ),
	.datac(!\home|Equal0~2_combout ),
	.datad(!\home|Equal0~3_combout ),
	.datae(!\home|Equal0~4_combout ),
	.dataf(!\home|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal0~6 .extended_lut = "off";
defparam \home|Equal0~6 .lut_mask = 64'h0000000000000001;
defparam \home|Equal0~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|n3[28]~0 (
// Equation(s):
// \home|n3[28]~0_combout  = (\start_homing~input_o  & (((!\home|Equal1~6_combout ) # (\home|Equal0~6_combout )) # (\home|always0~0_combout )))

	.dataa(!\start_homing~input_o ),
	.datab(!\home|always0~0_combout ),
	.datac(!\home|Equal1~6_combout ),
	.datad(!\home|Equal0~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|n3[28]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|n3[28]~0 .extended_lut = "off";
defparam \home|n3[28]~0 .lut_mask = 64'h5155515551555155;
defparam \home|n3[28]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n3[0] (
	.clk(\clk~input_o ),
	.d(\home|Add1~77_sumout ),
	.asdata(\stepper_speed_3[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\home|n3[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n3[0] .is_wysiwyg = "true";
defparam \home|n3[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add1~17 (
// Equation(s):
// \home|Add1~17_sumout  = SUM(( \home|n3 [1] ) + ( VCC ) + ( \home|Add1~78  ))
// \home|Add1~18  = CARRY(( \home|n3 [1] ) + ( VCC ) + ( \home|Add1~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n3 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add1~17_sumout ),
	.cout(\home|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \home|Add1~17 .extended_lut = "off";
defparam \home|Add1~17 .lut_mask = 64'h00000000000000FF;
defparam \home|Add1~17 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n3[1] (
	.clk(\clk~input_o ),
	.d(\home|Add1~17_sumout ),
	.asdata(\stepper_speed_3[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\home|n3[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n3[1] .is_wysiwyg = "true";
defparam \home|n3[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add1~21 (
// Equation(s):
// \home|Add1~21_sumout  = SUM(( \home|n3 [2] ) + ( VCC ) + ( \home|Add1~18  ))
// \home|Add1~22  = CARRY(( \home|n3 [2] ) + ( VCC ) + ( \home|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n3 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add1~21_sumout ),
	.cout(\home|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \home|Add1~21 .extended_lut = "off";
defparam \home|Add1~21 .lut_mask = 64'h00000000000000FF;
defparam \home|Add1~21 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n3[2] (
	.clk(\clk~input_o ),
	.d(\home|Add1~21_sumout ),
	.asdata(\stepper_speed_3[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\home|n3[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n3[2] .is_wysiwyg = "true";
defparam \home|n3[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add1~25 (
// Equation(s):
// \home|Add1~25_sumout  = SUM(( \home|n3 [3] ) + ( VCC ) + ( \home|Add1~22  ))
// \home|Add1~26  = CARRY(( \home|n3 [3] ) + ( VCC ) + ( \home|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n3 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add1~25_sumout ),
	.cout(\home|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \home|Add1~25 .extended_lut = "off";
defparam \home|Add1~25 .lut_mask = 64'h00000000000000FF;
defparam \home|Add1~25 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n3[3] (
	.clk(\clk~input_o ),
	.d(\home|Add1~25_sumout ),
	.asdata(\stepper_speed_3[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\home|n3[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n3[3] .is_wysiwyg = "true";
defparam \home|n3[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add1~29 (
// Equation(s):
// \home|Add1~29_sumout  = SUM(( \home|n3 [4] ) + ( VCC ) + ( \home|Add1~26  ))
// \home|Add1~30  = CARRY(( \home|n3 [4] ) + ( VCC ) + ( \home|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n3 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add1~29_sumout ),
	.cout(\home|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \home|Add1~29 .extended_lut = "off";
defparam \home|Add1~29 .lut_mask = 64'h00000000000000FF;
defparam \home|Add1~29 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n3[4] (
	.clk(\clk~input_o ),
	.d(\home|Add1~29_sumout ),
	.asdata(\stepper_speed_3[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\home|n3[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n3[4] .is_wysiwyg = "true";
defparam \home|n3[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add1~1 (
// Equation(s):
// \home|Add1~1_sumout  = SUM(( \home|n3 [5] ) + ( VCC ) + ( \home|Add1~30  ))
// \home|Add1~2  = CARRY(( \home|n3 [5] ) + ( VCC ) + ( \home|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n3 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add1~1_sumout ),
	.cout(\home|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \home|Add1~1 .extended_lut = "off";
defparam \home|Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \home|Add1~1 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n3[5] (
	.clk(\clk~input_o ),
	.d(\home|Add1~1_sumout ),
	.asdata(\stepper_speed_3[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\home|n3[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n3[5] .is_wysiwyg = "true";
defparam \home|n3[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add1~5 (
// Equation(s):
// \home|Add1~5_sumout  = SUM(( \home|n3 [6] ) + ( VCC ) + ( \home|Add1~2  ))
// \home|Add1~6  = CARRY(( \home|n3 [6] ) + ( VCC ) + ( \home|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n3 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add1~5_sumout ),
	.cout(\home|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \home|Add1~5 .extended_lut = "off";
defparam \home|Add1~5 .lut_mask = 64'h00000000000000FF;
defparam \home|Add1~5 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n3[6] (
	.clk(\clk~input_o ),
	.d(\home|Add1~5_sumout ),
	.asdata(\stepper_speed_3[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\home|n3[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n3[6] .is_wysiwyg = "true";
defparam \home|n3[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal1~0 (
// Equation(s):
// \home|Equal1~0_combout  = (!\home|n3 [5] & !\home|n3 [6])

	.dataa(!\home|n3 [5]),
	.datab(!\home|n3 [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal1~0 .extended_lut = "off";
defparam \home|Equal1~0 .lut_mask = 64'h8888888888888888;
defparam \home|Equal1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add1~9 (
// Equation(s):
// \home|Add1~9_sumout  = SUM(( \home|n3 [7] ) + ( VCC ) + ( \home|Add1~6  ))
// \home|Add1~10  = CARRY(( \home|n3 [7] ) + ( VCC ) + ( \home|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n3 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add1~9_sumout ),
	.cout(\home|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \home|Add1~9 .extended_lut = "off";
defparam \home|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \home|Add1~9 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n3[7] (
	.clk(\clk~input_o ),
	.d(\home|Add1~9_sumout ),
	.asdata(\stepper_speed_3[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\home|n3[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n3[7] .is_wysiwyg = "true";
defparam \home|n3[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add1~113 (
// Equation(s):
// \home|Add1~113_sumout  = SUM(( \home|n3 [8] ) + ( VCC ) + ( \home|Add1~10  ))
// \home|Add1~114  = CARRY(( \home|n3 [8] ) + ( VCC ) + ( \home|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n3 [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add1~113_sumout ),
	.cout(\home|Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \home|Add1~113 .extended_lut = "off";
defparam \home|Add1~113 .lut_mask = 64'h00000000000000FF;
defparam \home|Add1~113 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n3[8] (
	.clk(\clk~input_o ),
	.d(\home|Add1~113_sumout ),
	.asdata(\stepper_speed_3[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\home|n3[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n3[8] .is_wysiwyg = "true";
defparam \home|n3[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add1~117 (
// Equation(s):
// \home|Add1~117_sumout  = SUM(( \home|n3 [9] ) + ( VCC ) + ( \home|Add1~114  ))
// \home|Add1~118  = CARRY(( \home|n3 [9] ) + ( VCC ) + ( \home|Add1~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n3 [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add1~117_sumout ),
	.cout(\home|Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \home|Add1~117 .extended_lut = "off";
defparam \home|Add1~117 .lut_mask = 64'h00000000000000FF;
defparam \home|Add1~117 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n3[9] (
	.clk(\clk~input_o ),
	.d(\home|Add1~117_sumout ),
	.asdata(\stepper_speed_3[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\home|n3[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n3[9] .is_wysiwyg = "true";
defparam \home|n3[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add1~121 (
// Equation(s):
// \home|Add1~121_sumout  = SUM(( \home|n3 [10] ) + ( VCC ) + ( \home|Add1~118  ))
// \home|Add1~122  = CARRY(( \home|n3 [10] ) + ( VCC ) + ( \home|Add1~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n3 [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add1~121_sumout ),
	.cout(\home|Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \home|Add1~121 .extended_lut = "off";
defparam \home|Add1~121 .lut_mask = 64'h00000000000000FF;
defparam \home|Add1~121 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n3[10] (
	.clk(\clk~input_o ),
	.d(\home|Add1~121_sumout ),
	.asdata(\stepper_speed_3[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\home|n3[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n3[10] .is_wysiwyg = "true";
defparam \home|n3[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add1~125 (
// Equation(s):
// \home|Add1~125_sumout  = SUM(( \home|n3 [11] ) + ( VCC ) + ( \home|Add1~122  ))
// \home|Add1~126  = CARRY(( \home|n3 [11] ) + ( VCC ) + ( \home|Add1~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n3 [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add1~125_sumout ),
	.cout(\home|Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \home|Add1~125 .extended_lut = "off";
defparam \home|Add1~125 .lut_mask = 64'h00000000000000FF;
defparam \home|Add1~125 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n3[11] (
	.clk(\clk~input_o ),
	.d(\home|Add1~125_sumout ),
	.asdata(\stepper_speed_3[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\home|n3[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n3[11] .is_wysiwyg = "true";
defparam \home|n3[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add1~57 (
// Equation(s):
// \home|Add1~57_sumout  = SUM(( \home|n3 [12] ) + ( VCC ) + ( \home|Add1~126  ))
// \home|Add1~58  = CARRY(( \home|n3 [12] ) + ( VCC ) + ( \home|Add1~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n3 [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add1~57_sumout ),
	.cout(\home|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \home|Add1~57 .extended_lut = "off";
defparam \home|Add1~57 .lut_mask = 64'h00000000000000FF;
defparam \home|Add1~57 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n3[12] (
	.clk(\clk~input_o ),
	.d(\home|Add1~57_sumout ),
	.asdata(\stepper_speed_3[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\home|n3[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n3[12] .is_wysiwyg = "true";
defparam \home|n3[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add1~61 (
// Equation(s):
// \home|Add1~61_sumout  = SUM(( \home|n3 [13] ) + ( VCC ) + ( \home|Add1~58  ))
// \home|Add1~62  = CARRY(( \home|n3 [13] ) + ( VCC ) + ( \home|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n3 [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add1~61_sumout ),
	.cout(\home|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \home|Add1~61 .extended_lut = "off";
defparam \home|Add1~61 .lut_mask = 64'h00000000000000FF;
defparam \home|Add1~61 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n3[13] (
	.clk(\clk~input_o ),
	.d(\home|Add1~61_sumout ),
	.asdata(\stepper_speed_3[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\home|n3[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n3[13] .is_wysiwyg = "true";
defparam \home|n3[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add1~69 (
// Equation(s):
// \home|Add1~69_sumout  = SUM(( \home|n3 [14] ) + ( VCC ) + ( \home|Add1~62  ))
// \home|Add1~70  = CARRY(( \home|n3 [14] ) + ( VCC ) + ( \home|Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n3 [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add1~69_sumout ),
	.cout(\home|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \home|Add1~69 .extended_lut = "off";
defparam \home|Add1~69 .lut_mask = 64'h00000000000000FF;
defparam \home|Add1~69 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n3[14] (
	.clk(\clk~input_o ),
	.d(\home|Add1~69_sumout ),
	.asdata(\stepper_speed_3[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\home|n3[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n3[14] .is_wysiwyg = "true";
defparam \home|n3[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add1~73 (
// Equation(s):
// \home|Add1~73_sumout  = SUM(( \home|n3 [15] ) + ( VCC ) + ( \home|Add1~70  ))
// \home|Add1~74  = CARRY(( \home|n3 [15] ) + ( VCC ) + ( \home|Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n3 [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add1~73_sumout ),
	.cout(\home|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \home|Add1~73 .extended_lut = "off";
defparam \home|Add1~73 .lut_mask = 64'h00000000000000FF;
defparam \home|Add1~73 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n3[15] (
	.clk(\clk~input_o ),
	.d(\home|Add1~73_sumout ),
	.asdata(\stepper_speed_3[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\home|n3[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n3[15] .is_wysiwyg = "true";
defparam \home|n3[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add1~33 (
// Equation(s):
// \home|Add1~33_sumout  = SUM(( \home|n3 [16] ) + ( VCC ) + ( \home|Add1~74  ))
// \home|Add1~34  = CARRY(( \home|n3 [16] ) + ( VCC ) + ( \home|Add1~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n3 [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add1~33_sumout ),
	.cout(\home|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \home|Add1~33 .extended_lut = "off";
defparam \home|Add1~33 .lut_mask = 64'h00000000000000FF;
defparam \home|Add1~33 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n3[16] (
	.clk(\clk~input_o ),
	.d(\home|Add1~33_sumout ),
	.asdata(\stepper_speed_3[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\home|n3[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n3 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n3[16] .is_wysiwyg = "true";
defparam \home|n3[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add1~41 (
// Equation(s):
// \home|Add1~41_sumout  = SUM(( \home|n3 [17] ) + ( VCC ) + ( \home|Add1~34  ))
// \home|Add1~42  = CARRY(( \home|n3 [17] ) + ( VCC ) + ( \home|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n3 [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add1~41_sumout ),
	.cout(\home|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \home|Add1~41 .extended_lut = "off";
defparam \home|Add1~41 .lut_mask = 64'h00000000000000FF;
defparam \home|Add1~41 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n3[17] (
	.clk(\clk~input_o ),
	.d(\home|Add1~41_sumout ),
	.asdata(\stepper_speed_3[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\home|n3[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n3 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n3[17] .is_wysiwyg = "true";
defparam \home|n3[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add1~45 (
// Equation(s):
// \home|Add1~45_sumout  = SUM(( \home|n3 [18] ) + ( VCC ) + ( \home|Add1~42  ))
// \home|Add1~46  = CARRY(( \home|n3 [18] ) + ( VCC ) + ( \home|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n3 [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add1~45_sumout ),
	.cout(\home|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \home|Add1~45 .extended_lut = "off";
defparam \home|Add1~45 .lut_mask = 64'h00000000000000FF;
defparam \home|Add1~45 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n3[18] (
	.clk(\clk~input_o ),
	.d(\home|Add1~45_sumout ),
	.asdata(\stepper_speed_3[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\home|n3[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n3 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n3[18] .is_wysiwyg = "true";
defparam \home|n3[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add1~37 (
// Equation(s):
// \home|Add1~37_sumout  = SUM(( \home|n3 [19] ) + ( VCC ) + ( \home|Add1~46  ))
// \home|Add1~38  = CARRY(( \home|n3 [19] ) + ( VCC ) + ( \home|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n3 [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add1~37_sumout ),
	.cout(\home|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \home|Add1~37 .extended_lut = "off";
defparam \home|Add1~37 .lut_mask = 64'h00000000000000FF;
defparam \home|Add1~37 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n3[19] (
	.clk(\clk~input_o ),
	.d(\home|Add1~37_sumout ),
	.asdata(\stepper_speed_3[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\home|n3[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n3 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n3[19] .is_wysiwyg = "true";
defparam \home|n3[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add1~13 (
// Equation(s):
// \home|Add1~13_sumout  = SUM(( \home|n3 [20] ) + ( VCC ) + ( \home|Add1~38  ))
// \home|Add1~14  = CARRY(( \home|n3 [20] ) + ( VCC ) + ( \home|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n3 [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add1~13_sumout ),
	.cout(\home|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \home|Add1~13 .extended_lut = "off";
defparam \home|Add1~13 .lut_mask = 64'h00000000000000FF;
defparam \home|Add1~13 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n3[20] (
	.clk(\clk~input_o ),
	.d(\home|Add1~13_sumout ),
	.asdata(\stepper_speed_3[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\home|n3[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n3 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n3[20] .is_wysiwyg = "true";
defparam \home|n3[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal1~1 (
// Equation(s):
// \home|Equal1~1_combout  = ( !\home|n3 [3] & ( !\home|n3 [4] & ( (!\home|n3 [7] & (!\home|n3 [20] & (!\home|n3 [1] & !\home|n3 [2]))) ) ) )

	.dataa(!\home|n3 [7]),
	.datab(!\home|n3 [20]),
	.datac(!\home|n3 [1]),
	.datad(!\home|n3 [2]),
	.datae(!\home|n3 [3]),
	.dataf(!\home|n3 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal1~1 .extended_lut = "off";
defparam \home|Equal1~1 .lut_mask = 64'h8000000000000000;
defparam \home|Equal1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add1~109 (
// Equation(s):
// \home|Add1~109_sumout  = SUM(( \home|n3 [21] ) + ( VCC ) + ( \home|Add1~14  ))
// \home|Add1~110  = CARRY(( \home|n3 [21] ) + ( VCC ) + ( \home|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n3 [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add1~109_sumout ),
	.cout(\home|Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \home|Add1~109 .extended_lut = "off";
defparam \home|Add1~109 .lut_mask = 64'h00000000000000FF;
defparam \home|Add1~109 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n3[21] (
	.clk(\clk~input_o ),
	.d(\home|Add1~109_sumout ),
	.asdata(\stepper_speed_3[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\home|n3[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n3 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n3[21] .is_wysiwyg = "true";
defparam \home|n3[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add1~105 (
// Equation(s):
// \home|Add1~105_sumout  = SUM(( \home|n3 [22] ) + ( VCC ) + ( \home|Add1~110  ))
// \home|Add1~106  = CARRY(( \home|n3 [22] ) + ( VCC ) + ( \home|Add1~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n3 [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add1~105_sumout ),
	.cout(\home|Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \home|Add1~105 .extended_lut = "off";
defparam \home|Add1~105 .lut_mask = 64'h00000000000000FF;
defparam \home|Add1~105 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n3[22] (
	.clk(\clk~input_o ),
	.d(\home|Add1~105_sumout ),
	.asdata(\stepper_speed_3[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\home|n3[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n3 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n3[22] .is_wysiwyg = "true";
defparam \home|n3[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add1~101 (
// Equation(s):
// \home|Add1~101_sumout  = SUM(( \home|n3 [23] ) + ( VCC ) + ( \home|Add1~106  ))
// \home|Add1~102  = CARRY(( \home|n3 [23] ) + ( VCC ) + ( \home|Add1~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n3 [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add1~101_sumout ),
	.cout(\home|Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \home|Add1~101 .extended_lut = "off";
defparam \home|Add1~101 .lut_mask = 64'h00000000000000FF;
defparam \home|Add1~101 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n3[23] (
	.clk(\clk~input_o ),
	.d(\home|Add1~101_sumout ),
	.asdata(\stepper_speed_3[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\home|n3[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n3 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n3[23] .is_wysiwyg = "true";
defparam \home|n3[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add1~97 (
// Equation(s):
// \home|Add1~97_sumout  = SUM(( \home|n3 [24] ) + ( VCC ) + ( \home|Add1~102  ))
// \home|Add1~98  = CARRY(( \home|n3 [24] ) + ( VCC ) + ( \home|Add1~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n3 [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add1~97_sumout ),
	.cout(\home|Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \home|Add1~97 .extended_lut = "off";
defparam \home|Add1~97 .lut_mask = 64'h00000000000000FF;
defparam \home|Add1~97 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n3[24] (
	.clk(\clk~input_o ),
	.d(\home|Add1~97_sumout ),
	.asdata(\stepper_speed_3[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\home|n3[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n3 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n3[24] .is_wysiwyg = "true";
defparam \home|n3[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add1~93 (
// Equation(s):
// \home|Add1~93_sumout  = SUM(( \home|n3 [25] ) + ( VCC ) + ( \home|Add1~98  ))
// \home|Add1~94  = CARRY(( \home|n3 [25] ) + ( VCC ) + ( \home|Add1~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n3 [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add1~93_sumout ),
	.cout(\home|Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \home|Add1~93 .extended_lut = "off";
defparam \home|Add1~93 .lut_mask = 64'h00000000000000FF;
defparam \home|Add1~93 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n3[25] (
	.clk(\clk~input_o ),
	.d(\home|Add1~93_sumout ),
	.asdata(\stepper_speed_3[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\home|n3[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n3 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n3[25] .is_wysiwyg = "true";
defparam \home|n3[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add1~65 (
// Equation(s):
// \home|Add1~65_sumout  = SUM(( \home|n3 [26] ) + ( VCC ) + ( \home|Add1~94  ))
// \home|Add1~66  = CARRY(( \home|n3 [26] ) + ( VCC ) + ( \home|Add1~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n3 [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add1~65_sumout ),
	.cout(\home|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \home|Add1~65 .extended_lut = "off";
defparam \home|Add1~65 .lut_mask = 64'h00000000000000FF;
defparam \home|Add1~65 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n3[26] (
	.clk(\clk~input_o ),
	.d(\home|Add1~65_sumout ),
	.asdata(\stepper_speed_3[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\home|n3[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n3 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n3[26] .is_wysiwyg = "true";
defparam \home|n3[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add1~89 (
// Equation(s):
// \home|Add1~89_sumout  = SUM(( \home|n3 [27] ) + ( VCC ) + ( \home|Add1~66  ))
// \home|Add1~90  = CARRY(( \home|n3 [27] ) + ( VCC ) + ( \home|Add1~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n3 [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add1~89_sumout ),
	.cout(\home|Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \home|Add1~89 .extended_lut = "off";
defparam \home|Add1~89 .lut_mask = 64'h00000000000000FF;
defparam \home|Add1~89 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n3[27] (
	.clk(\clk~input_o ),
	.d(\home|Add1~89_sumout ),
	.asdata(\stepper_speed_3[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\home|n3[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n3 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n3[27] .is_wysiwyg = "true";
defparam \home|n3[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add1~85 (
// Equation(s):
// \home|Add1~85_sumout  = SUM(( \home|n3 [28] ) + ( VCC ) + ( \home|Add1~90  ))
// \home|Add1~86  = CARRY(( \home|n3 [28] ) + ( VCC ) + ( \home|Add1~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n3 [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add1~85_sumout ),
	.cout(\home|Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \home|Add1~85 .extended_lut = "off";
defparam \home|Add1~85 .lut_mask = 64'h00000000000000FF;
defparam \home|Add1~85 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n3[28] (
	.clk(\clk~input_o ),
	.d(\home|Add1~85_sumout ),
	.asdata(\stepper_speed_3[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\home|n3[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n3 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n3[28] .is_wysiwyg = "true";
defparam \home|n3[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add1~53 (
// Equation(s):
// \home|Add1~53_sumout  = SUM(( \home|n3 [29] ) + ( VCC ) + ( \home|Add1~86  ))
// \home|Add1~54  = CARRY(( \home|n3 [29] ) + ( VCC ) + ( \home|Add1~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n3 [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add1~53_sumout ),
	.cout(\home|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \home|Add1~53 .extended_lut = "off";
defparam \home|Add1~53 .lut_mask = 64'h00000000000000FF;
defparam \home|Add1~53 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n3[29] (
	.clk(\clk~input_o ),
	.d(\home|Add1~53_sumout ),
	.asdata(\stepper_speed_3[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\home|n3[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n3 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n3[29] .is_wysiwyg = "true";
defparam \home|n3[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Add1~49 (
// Equation(s):
// \home|Add1~49_sumout  = SUM(( \home|n3 [30] ) + ( VCC ) + ( \home|Add1~54  ))
// \home|Add1~50  = CARRY(( \home|n3 [30] ) + ( VCC ) + ( \home|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n3 [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add1~49_sumout ),
	.cout(\home|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \home|Add1~49 .extended_lut = "off";
defparam \home|Add1~49 .lut_mask = 64'h00000000000000FF;
defparam \home|Add1~49 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n3[30] (
	.clk(\clk~input_o ),
	.d(\home|Add1~49_sumout ),
	.asdata(\stepper_speed_3[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\home|always0~0_combout ),
	.sload(\home|Equal0~6_combout ),
	.ena(\home|n3[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n3 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n3[30] .is_wysiwyg = "true";
defparam \home|n3[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal1~2 (
// Equation(s):
// \home|Equal1~2_combout  = ( !\home|n3 [30] & ( !\home|n3 [29] & ( (!\home|n3 [16] & (!\home|n3 [19] & (!\home|n3 [17] & !\home|n3 [18]))) ) ) )

	.dataa(!\home|n3 [16]),
	.datab(!\home|n3 [19]),
	.datac(!\home|n3 [17]),
	.datad(!\home|n3 [18]),
	.datae(!\home|n3 [30]),
	.dataf(!\home|n3 [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal1~2 .extended_lut = "off";
defparam \home|Equal1~2 .lut_mask = 64'h8000000000000000;
defparam \home|Equal1~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal1~3 (
// Equation(s):
// \home|Equal1~3_combout  = ( !\home|n3 [15] & ( !\home|n3 [0] & ( (!\home|n3 [12] & (!\home|n3 [13] & (!\home|n3 [26] & !\home|n3 [14]))) ) ) )

	.dataa(!\home|n3 [12]),
	.datab(!\home|n3 [13]),
	.datac(!\home|n3 [26]),
	.datad(!\home|n3 [14]),
	.datae(!\home|n3 [15]),
	.dataf(!\home|n3 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal1~3 .extended_lut = "off";
defparam \home|Equal1~3 .lut_mask = 64'h8000000000000000;
defparam \home|Equal1~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Add1~81 (
// Equation(s):
// \home|Add1~81_sumout  = SUM(( \home|n3 [31] ) + ( VCC ) + ( \home|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\home|n3 [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\home|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\home|Add1~81_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Add1~81 .extended_lut = "off";
defparam \home|Add1~81 .lut_mask = 64'h00000000000000FF;
defparam \home|Add1~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|n3~1 (
// Equation(s):
// \home|n3~1_combout  = ( \home|Add1~81_sumout  & ( (!\zmin~input_o  & (\homez~input_o  & (!\home|Equal1~6_combout  & !\home|Equal0~6_combout ))) ) )

	.dataa(!\zmin~input_o ),
	.datab(!\homez~input_o ),
	.datac(!\home|Equal1~6_combout ),
	.datad(!\home|Equal0~6_combout ),
	.datae(!\home|Add1~81_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|n3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|n3~1 .extended_lut = "off";
defparam \home|n3~1 .lut_mask = 64'h0000200000002000;
defparam \home|n3~1 .shared_arith = "off";
// synopsys translate_on

dffeas \home|n3[31] (
	.clk(\clk~input_o ),
	.d(\home|n3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|n3 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \home|n3[31] .is_wysiwyg = "true";
defparam \home|n3[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal1~4 (
// Equation(s):
// \home|Equal1~4_combout  = ( !\home|n3 [24] & ( !\home|n3 [23] & ( (!\home|n3 [31] & (!\home|n3 [28] & (!\home|n3 [27] & !\home|n3 [25]))) ) ) )

	.dataa(!\home|n3 [31]),
	.datab(!\home|n3 [28]),
	.datac(!\home|n3 [27]),
	.datad(!\home|n3 [25]),
	.datae(!\home|n3 [24]),
	.dataf(!\home|n3 [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal1~4 .extended_lut = "off";
defparam \home|Equal1~4 .lut_mask = 64'h8000000000000000;
defparam \home|Equal1~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal1~5 (
// Equation(s):
// \home|Equal1~5_combout  = ( !\home|n3 [10] & ( !\home|n3 [11] & ( (!\home|n3 [22] & (!\home|n3 [21] & (!\home|n3 [8] & !\home|n3 [9]))) ) ) )

	.dataa(!\home|n3 [22]),
	.datab(!\home|n3 [21]),
	.datac(!\home|n3 [8]),
	.datad(!\home|n3 [9]),
	.datae(!\home|n3 [10]),
	.dataf(!\home|n3 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal1~5 .extended_lut = "off";
defparam \home|Equal1~5 .lut_mask = 64'h8000000000000000;
defparam \home|Equal1~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|Equal1~6 (
// Equation(s):
// \home|Equal1~6_combout  = ( \home|Equal1~4_combout  & ( \home|Equal1~5_combout  & ( (\home|Equal1~0_combout  & (\home|Equal1~1_combout  & (\home|Equal1~2_combout  & \home|Equal1~3_combout ))) ) ) )

	.dataa(!\home|Equal1~0_combout ),
	.datab(!\home|Equal1~1_combout ),
	.datac(!\home|Equal1~2_combout ),
	.datad(!\home|Equal1~3_combout ),
	.datae(!\home|Equal1~4_combout ),
	.dataf(!\home|Equal1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|Equal1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|Equal1~6 .extended_lut = "off";
defparam \home|Equal1~6 .lut_mask = 64'h0000000000000001;
defparam \home|Equal1~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \home|signal_3~0 (
// Equation(s):
// \home|signal_3~0_combout  = ( \home|Equal0~6_combout  & ( (!\zmin~input_o  & \homez~input_o ) ) ) # ( !\home|Equal0~6_combout  & ( (\home|signal_3~q  & (!\zmin~input_o  & (\homez~input_o  & !\home|Equal1~6_combout ))) ) )

	.dataa(!\home|signal_3~q ),
	.datab(!\zmin~input_o ),
	.datac(!\homez~input_o ),
	.datad(!\home|Equal1~6_combout ),
	.datae(!\home|Equal0~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\home|signal_3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \home|signal_3~0 .extended_lut = "off";
defparam \home|signal_3~0 .lut_mask = 64'h04000C0C04000C0C;
defparam \home|signal_3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \home|signal_3 (
	.clk(\clk~input_o ),
	.d(\home|signal_3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|signal_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \home|signal_3 .is_wysiwyg = "true";
defparam \home|signal_3 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \step_signal_3~0 (
// Equation(s):
// \step_signal_3~0_combout  = (!\start_driving~input_o  & (\start_homing~input_o  & ((\home|signal_3~q )))) # (\start_driving~input_o  & (!\start_homing~input_o  & (\z|signal~q )))

	.dataa(!\start_driving~input_o ),
	.datab(!\start_homing~input_o ),
	.datac(!\z|signal~q ),
	.datad(!\home|signal_3~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\step_signal_3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \step_signal_3~0 .extended_lut = "off";
defparam \step_signal_3~0 .lut_mask = 64'h0426042604260426;
defparam \step_signal_3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \home|dir3 (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\start_homing~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\home|dir3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \home|dir3 .is_wysiwyg = "true";
defparam \home|dir3 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \dir_3~0 (
// Equation(s):
// \dir_3~0_combout  = (!\start_driving~input_o  & (\start_homing~input_o  & ((\home|dir3~q )))) # (\start_driving~input_o  & (!\start_homing~input_o  & (\z|stepper_step [31])))

	.dataa(!\start_driving~input_o ),
	.datab(!\start_homing~input_o ),
	.datac(!\z|stepper_step [31]),
	.datad(!\home|dir3~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dir_3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dir_3~0 .extended_lut = "off";
defparam \dir_3~0 .lut_mask = 64'h0426042604260426;
defparam \dir_3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_4[31]~input (
	.i(stepper_step_in_4[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_4[31]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_4[31]~input .bus_hold = "false";
defparam \stepper_step_in_4[31]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_4[12]~input (
	.i(stepper_step_in_4[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_4[12]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_4[12]~input .bus_hold = "false";
defparam \stepper_step_in_4[12]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_4[11]~input (
	.i(stepper_step_in_4[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_4[11]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_4[11]~input .bus_hold = "false";
defparam \stepper_step_in_4[11]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_4[10]~input (
	.i(stepper_step_in_4[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_4[10]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_4[10]~input .bus_hold = "false";
defparam \stepper_step_in_4[10]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_4[9]~input (
	.i(stepper_step_in_4[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_4[9]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_4[9]~input .bus_hold = "false";
defparam \stepper_step_in_4[9]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_4[8]~input (
	.i(stepper_step_in_4[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_4[8]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_4[8]~input .bus_hold = "false";
defparam \stepper_step_in_4[8]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_4[7]~input (
	.i(stepper_step_in_4[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_4[7]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_4[7]~input .bus_hold = "false";
defparam \stepper_step_in_4[7]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_4[6]~input (
	.i(stepper_step_in_4[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_4[6]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_4[6]~input .bus_hold = "false";
defparam \stepper_step_in_4[6]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_4[5]~input (
	.i(stepper_step_in_4[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_4[5]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_4[5]~input .bus_hold = "false";
defparam \stepper_step_in_4[5]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_4[4]~input (
	.i(stepper_step_in_4[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_4[4]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_4[4]~input .bus_hold = "false";
defparam \stepper_step_in_4[4]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_4[3]~input (
	.i(stepper_step_in_4[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_4[3]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_4[3]~input .bus_hold = "false";
defparam \stepper_step_in_4[3]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_4[2]~input (
	.i(stepper_step_in_4[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_4[2]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_4[2]~input .bus_hold = "false";
defparam \stepper_step_in_4[2]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_4[1]~input (
	.i(stepper_step_in_4[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_4[1]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_4[1]~input .bus_hold = "false";
defparam \stepper_step_in_4[1]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_4[0]~input (
	.i(stepper_step_in_4[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_4[0]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_4[0]~input .bus_hold = "false";
defparam \stepper_step_in_4[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add0~49 (
// Equation(s):
// \e1|Add0~49_sumout  = SUM(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[0]~input_o ) ) + ( \stepper_step_in_4[31]~input_o  ) + ( !VCC ))
// \e1|Add0~50  = CARRY(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[0]~input_o ) ) + ( \stepper_step_in_4[31]~input_o  ) + ( !VCC ))

	.dataa(!\stepper_step_in_4[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_4[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add0~49_sumout ),
	.cout(\e1|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add0~49 .extended_lut = "off";
defparam \e1|Add0~49 .lut_mask = 64'h0000AAAA000055AA;
defparam \e1|Add0~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add0~45 (
// Equation(s):
// \e1|Add0~45_sumout  = SUM(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[1]~input_o ) ) + ( GND ) + ( \e1|Add0~50  ))
// \e1|Add0~46  = CARRY(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[1]~input_o ) ) + ( GND ) + ( \e1|Add0~50  ))

	.dataa(!\stepper_step_in_4[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_4[1]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add0~45_sumout ),
	.cout(\e1|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add0~45 .extended_lut = "off";
defparam \e1|Add0~45 .lut_mask = 64'h0000FFFF000055AA;
defparam \e1|Add0~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add0~41 (
// Equation(s):
// \e1|Add0~41_sumout  = SUM(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[2]~input_o ) ) + ( GND ) + ( \e1|Add0~46  ))
// \e1|Add0~42  = CARRY(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[2]~input_o ) ) + ( GND ) + ( \e1|Add0~46  ))

	.dataa(!\stepper_step_in_4[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_4[2]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add0~41_sumout ),
	.cout(\e1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add0~41 .extended_lut = "off";
defparam \e1|Add0~41 .lut_mask = 64'h0000FFFF000055AA;
defparam \e1|Add0~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add0~89 (
// Equation(s):
// \e1|Add0~89_sumout  = SUM(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[3]~input_o ) ) + ( GND ) + ( \e1|Add0~42  ))
// \e1|Add0~90  = CARRY(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[3]~input_o ) ) + ( GND ) + ( \e1|Add0~42  ))

	.dataa(!\stepper_step_in_4[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_4[3]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add0~89_sumout ),
	.cout(\e1|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add0~89 .extended_lut = "off";
defparam \e1|Add0~89 .lut_mask = 64'h0000FFFF000055AA;
defparam \e1|Add0~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add0~37 (
// Equation(s):
// \e1|Add0~37_sumout  = SUM(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[4]~input_o ) ) + ( GND ) + ( \e1|Add0~90  ))
// \e1|Add0~38  = CARRY(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[4]~input_o ) ) + ( GND ) + ( \e1|Add0~90  ))

	.dataa(!\stepper_step_in_4[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_4[4]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add0~37_sumout ),
	.cout(\e1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add0~37 .extended_lut = "off";
defparam \e1|Add0~37 .lut_mask = 64'h0000FFFF000055AA;
defparam \e1|Add0~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add0~29 (
// Equation(s):
// \e1|Add0~29_sumout  = SUM(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[5]~input_o ) ) + ( GND ) + ( \e1|Add0~38  ))
// \e1|Add0~30  = CARRY(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[5]~input_o ) ) + ( GND ) + ( \e1|Add0~38  ))

	.dataa(!\stepper_step_in_4[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_4[5]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add0~29_sumout ),
	.cout(\e1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add0~29 .extended_lut = "off";
defparam \e1|Add0~29 .lut_mask = 64'h0000FFFF000055AA;
defparam \e1|Add0~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add0~73 (
// Equation(s):
// \e1|Add0~73_sumout  = SUM(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[6]~input_o ) ) + ( GND ) + ( \e1|Add0~30  ))
// \e1|Add0~74  = CARRY(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[6]~input_o ) ) + ( GND ) + ( \e1|Add0~30  ))

	.dataa(!\stepper_step_in_4[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_4[6]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add0~73_sumout ),
	.cout(\e1|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add0~73 .extended_lut = "off";
defparam \e1|Add0~73 .lut_mask = 64'h0000FFFF000055AA;
defparam \e1|Add0~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add0~69 (
// Equation(s):
// \e1|Add0~69_sumout  = SUM(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[7]~input_o ) ) + ( GND ) + ( \e1|Add0~74  ))
// \e1|Add0~70  = CARRY(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[7]~input_o ) ) + ( GND ) + ( \e1|Add0~74  ))

	.dataa(!\stepper_step_in_4[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_4[7]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add0~69_sumout ),
	.cout(\e1|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add0~69 .extended_lut = "off";
defparam \e1|Add0~69 .lut_mask = 64'h0000FFFF000055AA;
defparam \e1|Add0~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add0~65 (
// Equation(s):
// \e1|Add0~65_sumout  = SUM(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[8]~input_o ) ) + ( GND ) + ( \e1|Add0~70  ))
// \e1|Add0~66  = CARRY(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[8]~input_o ) ) + ( GND ) + ( \e1|Add0~70  ))

	.dataa(!\stepper_step_in_4[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_4[8]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add0~65_sumout ),
	.cout(\e1|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add0~65 .extended_lut = "off";
defparam \e1|Add0~65 .lut_mask = 64'h0000FFFF000055AA;
defparam \e1|Add0~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add0~61 (
// Equation(s):
// \e1|Add0~61_sumout  = SUM(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[9]~input_o ) ) + ( GND ) + ( \e1|Add0~66  ))
// \e1|Add0~62  = CARRY(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[9]~input_o ) ) + ( GND ) + ( \e1|Add0~66  ))

	.dataa(!\stepper_step_in_4[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_4[9]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add0~61_sumout ),
	.cout(\e1|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add0~61 .extended_lut = "off";
defparam \e1|Add0~61 .lut_mask = 64'h0000FFFF000055AA;
defparam \e1|Add0~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add0~57 (
// Equation(s):
// \e1|Add0~57_sumout  = SUM(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[10]~input_o ) ) + ( GND ) + ( \e1|Add0~62  ))
// \e1|Add0~58  = CARRY(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[10]~input_o ) ) + ( GND ) + ( \e1|Add0~62  ))

	.dataa(!\stepper_step_in_4[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_4[10]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add0~57_sumout ),
	.cout(\e1|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add0~57 .extended_lut = "off";
defparam \e1|Add0~57 .lut_mask = 64'h0000FFFF000055AA;
defparam \e1|Add0~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add0~85 (
// Equation(s):
// \e1|Add0~85_sumout  = SUM(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[11]~input_o ) ) + ( GND ) + ( \e1|Add0~58  ))
// \e1|Add0~86  = CARRY(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[11]~input_o ) ) + ( GND ) + ( \e1|Add0~58  ))

	.dataa(!\stepper_step_in_4[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_4[11]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add0~85_sumout ),
	.cout(\e1|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add0~85 .extended_lut = "off";
defparam \e1|Add0~85 .lut_mask = 64'h0000FFFF000055AA;
defparam \e1|Add0~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add0~1 (
// Equation(s):
// \e1|Add0~1_sumout  = SUM(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[12]~input_o ) ) + ( GND ) + ( \e1|Add0~86  ))
// \e1|Add0~2  = CARRY(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[12]~input_o ) ) + ( GND ) + ( \e1|Add0~86  ))

	.dataa(!\stepper_step_in_4[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_4[12]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add0~1_sumout ),
	.cout(\e1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add0~1 .extended_lut = "off";
defparam \e1|Add0~1 .lut_mask = 64'h0000FFFF000055AA;
defparam \e1|Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add3~1 (
// Equation(s):
// \e1|Add3~1_sumout  = SUM(( \e1|n [0] ) + ( VCC ) + ( !VCC ))
// \e1|Add3~2  = CARRY(( \e1|n [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|n [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add3~1_sumout ),
	.cout(\e1|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add3~1 .extended_lut = "off";
defparam \e1|Add3~1 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add3~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|n~0 (
// Equation(s):
// \e1|n~0_combout  = (!\e1|signal~q  & (\e1|n [0])) # (\e1|signal~q  & ((\e1|Add3~1_sumout )))

	.dataa(!\e1|signal~q ),
	.datab(!\e1|n [0]),
	.datac(!\e1|Add3~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|n~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|n~0 .extended_lut = "off";
defparam \e1|n~0 .lut_mask = 64'h2727272727272727;
defparam \e1|n~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_4[29]~input (
	.i(stepper_speed_4[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_4[29]~input_o ));
// synopsys translate_off
defparam \stepper_speed_4[29]~input .bus_hold = "false";
defparam \stepper_speed_4[29]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_4[28]~input (
	.i(stepper_speed_4[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_4[28]~input_o ));
// synopsys translate_off
defparam \stepper_speed_4[28]~input .bus_hold = "false";
defparam \stepper_speed_4[28]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_4[27]~input (
	.i(stepper_speed_4[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_4[27]~input_o ));
// synopsys translate_off
defparam \stepper_speed_4[27]~input .bus_hold = "false";
defparam \stepper_speed_4[27]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_4[26]~input (
	.i(stepper_speed_4[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_4[26]~input_o ));
// synopsys translate_off
defparam \stepper_speed_4[26]~input .bus_hold = "false";
defparam \stepper_speed_4[26]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_4[25]~input (
	.i(stepper_speed_4[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_4[25]~input_o ));
// synopsys translate_off
defparam \stepper_speed_4[25]~input .bus_hold = "false";
defparam \stepper_speed_4[25]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_4[24]~input (
	.i(stepper_speed_4[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_4[24]~input_o ));
// synopsys translate_off
defparam \stepper_speed_4[24]~input .bus_hold = "false";
defparam \stepper_speed_4[24]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_4[23]~input (
	.i(stepper_speed_4[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_4[23]~input_o ));
// synopsys translate_off
defparam \stepper_speed_4[23]~input .bus_hold = "false";
defparam \stepper_speed_4[23]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_4[22]~input (
	.i(stepper_speed_4[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_4[22]~input_o ));
// synopsys translate_off
defparam \stepper_speed_4[22]~input .bus_hold = "false";
defparam \stepper_speed_4[22]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_4[21]~input (
	.i(stepper_speed_4[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_4[21]~input_o ));
// synopsys translate_off
defparam \stepper_speed_4[21]~input .bus_hold = "false";
defparam \stepper_speed_4[21]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_4[20]~input (
	.i(stepper_speed_4[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_4[20]~input_o ));
// synopsys translate_off
defparam \stepper_speed_4[20]~input .bus_hold = "false";
defparam \stepper_speed_4[20]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_4[19]~input (
	.i(stepper_speed_4[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_4[19]~input_o ));
// synopsys translate_off
defparam \stepper_speed_4[19]~input .bus_hold = "false";
defparam \stepper_speed_4[19]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_4[18]~input (
	.i(stepper_speed_4[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_4[18]~input_o ));
// synopsys translate_off
defparam \stepper_speed_4[18]~input .bus_hold = "false";
defparam \stepper_speed_4[18]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_4[17]~input (
	.i(stepper_speed_4[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_4[17]~input_o ));
// synopsys translate_off
defparam \stepper_speed_4[17]~input .bus_hold = "false";
defparam \stepper_speed_4[17]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_4[16]~input (
	.i(stepper_speed_4[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_4[16]~input_o ));
// synopsys translate_off
defparam \stepper_speed_4[16]~input .bus_hold = "false";
defparam \stepper_speed_4[16]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_4[15]~input (
	.i(stepper_speed_4[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_4[15]~input_o ));
// synopsys translate_off
defparam \stepper_speed_4[15]~input .bus_hold = "false";
defparam \stepper_speed_4[15]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_4[14]~input (
	.i(stepper_speed_4[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_4[14]~input_o ));
// synopsys translate_off
defparam \stepper_speed_4[14]~input .bus_hold = "false";
defparam \stepper_speed_4[14]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_4[13]~input (
	.i(stepper_speed_4[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_4[13]~input_o ));
// synopsys translate_off
defparam \stepper_speed_4[13]~input .bus_hold = "false";
defparam \stepper_speed_4[13]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_4[12]~input (
	.i(stepper_speed_4[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_4[12]~input_o ));
// synopsys translate_off
defparam \stepper_speed_4[12]~input .bus_hold = "false";
defparam \stepper_speed_4[12]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_4[11]~input (
	.i(stepper_speed_4[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_4[11]~input_o ));
// synopsys translate_off
defparam \stepper_speed_4[11]~input .bus_hold = "false";
defparam \stepper_speed_4[11]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_4[10]~input (
	.i(stepper_speed_4[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_4[10]~input_o ));
// synopsys translate_off
defparam \stepper_speed_4[10]~input .bus_hold = "false";
defparam \stepper_speed_4[10]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_4[9]~input (
	.i(stepper_speed_4[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_4[9]~input_o ));
// synopsys translate_off
defparam \stepper_speed_4[9]~input .bus_hold = "false";
defparam \stepper_speed_4[9]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_4[8]~input (
	.i(stepper_speed_4[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_4[8]~input_o ));
// synopsys translate_off
defparam \stepper_speed_4[8]~input .bus_hold = "false";
defparam \stepper_speed_4[8]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_4[7]~input (
	.i(stepper_speed_4[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_4[7]~input_o ));
// synopsys translate_off
defparam \stepper_speed_4[7]~input .bus_hold = "false";
defparam \stepper_speed_4[7]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_4[6]~input (
	.i(stepper_speed_4[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_4[6]~input_o ));
// synopsys translate_off
defparam \stepper_speed_4[6]~input .bus_hold = "false";
defparam \stepper_speed_4[6]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_4[5]~input (
	.i(stepper_speed_4[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_4[5]~input_o ));
// synopsys translate_off
defparam \stepper_speed_4[5]~input .bus_hold = "false";
defparam \stepper_speed_4[5]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_4[4]~input (
	.i(stepper_speed_4[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_4[4]~input_o ));
// synopsys translate_off
defparam \stepper_speed_4[4]~input .bus_hold = "false";
defparam \stepper_speed_4[4]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_4[3]~input (
	.i(stepper_speed_4[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_4[3]~input_o ));
// synopsys translate_off
defparam \stepper_speed_4[3]~input .bus_hold = "false";
defparam \stepper_speed_4[3]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_4[2]~input (
	.i(stepper_speed_4[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_4[2]~input_o ));
// synopsys translate_off
defparam \stepper_speed_4[2]~input .bus_hold = "false";
defparam \stepper_speed_4[2]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_4[1]~input (
	.i(stepper_speed_4[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_4[1]~input_o ));
// synopsys translate_off
defparam \stepper_speed_4[1]~input .bus_hold = "false";
defparam \stepper_speed_4[1]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_4[0]~input (
	.i(stepper_speed_4[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_4[0]~input_o ));
// synopsys translate_off
defparam \stepper_speed_4[0]~input .bus_hold = "false";
defparam \stepper_speed_4[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add2~121 (
// Equation(s):
// \e1|Add2~121_sumout  = SUM(( \stepper_speed_4[0]~input_o  ) + ( VCC ) + ( !VCC ))
// \e1|Add2~122  = CARRY(( \stepper_speed_4[0]~input_o  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_4[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add2~121_sumout ),
	.cout(\e1|Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add2~121 .extended_lut = "off";
defparam \e1|Add2~121 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add2~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add2~117 (
// Equation(s):
// \e1|Add2~117_sumout  = SUM(( \stepper_speed_4[1]~input_o  ) + ( VCC ) + ( \e1|Add2~122  ))
// \e1|Add2~118  = CARRY(( \stepper_speed_4[1]~input_o  ) + ( VCC ) + ( \e1|Add2~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_4[1]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add2~117_sumout ),
	.cout(\e1|Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add2~117 .extended_lut = "off";
defparam \e1|Add2~117 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add2~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add2~113 (
// Equation(s):
// \e1|Add2~113_sumout  = SUM(( \stepper_speed_4[2]~input_o  ) + ( VCC ) + ( \e1|Add2~118  ))
// \e1|Add2~114  = CARRY(( \stepper_speed_4[2]~input_o  ) + ( VCC ) + ( \e1|Add2~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_4[2]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add2~113_sumout ),
	.cout(\e1|Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add2~113 .extended_lut = "off";
defparam \e1|Add2~113 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add2~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add2~81 (
// Equation(s):
// \e1|Add2~81_sumout  = SUM(( \stepper_speed_4[3]~input_o  ) + ( VCC ) + ( \e1|Add2~114  ))
// \e1|Add2~82  = CARRY(( \stepper_speed_4[3]~input_o  ) + ( VCC ) + ( \e1|Add2~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_4[3]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add2~81_sumout ),
	.cout(\e1|Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add2~81 .extended_lut = "off";
defparam \e1|Add2~81 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add2~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add2~109 (
// Equation(s):
// \e1|Add2~109_sumout  = SUM(( \stepper_speed_4[4]~input_o  ) + ( VCC ) + ( \e1|Add2~82  ))
// \e1|Add2~110  = CARRY(( \stepper_speed_4[4]~input_o  ) + ( VCC ) + ( \e1|Add2~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_4[4]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add2~109_sumout ),
	.cout(\e1|Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add2~109 .extended_lut = "off";
defparam \e1|Add2~109 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add2~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add2~105 (
// Equation(s):
// \e1|Add2~105_sumout  = SUM(( \stepper_speed_4[5]~input_o  ) + ( VCC ) + ( \e1|Add2~110  ))
// \e1|Add2~106  = CARRY(( \stepper_speed_4[5]~input_o  ) + ( VCC ) + ( \e1|Add2~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_4[5]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add2~105_sumout ),
	.cout(\e1|Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add2~105 .extended_lut = "off";
defparam \e1|Add2~105 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add2~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add2~101 (
// Equation(s):
// \e1|Add2~101_sumout  = SUM(( \stepper_speed_4[6]~input_o  ) + ( VCC ) + ( \e1|Add2~106  ))
// \e1|Add2~102  = CARRY(( \stepper_speed_4[6]~input_o  ) + ( VCC ) + ( \e1|Add2~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_4[6]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add2~101_sumout ),
	.cout(\e1|Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add2~101 .extended_lut = "off";
defparam \e1|Add2~101 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add2~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add2~97 (
// Equation(s):
// \e1|Add2~97_sumout  = SUM(( \stepper_speed_4[7]~input_o  ) + ( VCC ) + ( \e1|Add2~102  ))
// \e1|Add2~98  = CARRY(( \stepper_speed_4[7]~input_o  ) + ( VCC ) + ( \e1|Add2~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_4[7]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add2~97_sumout ),
	.cout(\e1|Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add2~97 .extended_lut = "off";
defparam \e1|Add2~97 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add2~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add2~93 (
// Equation(s):
// \e1|Add2~93_sumout  = SUM(( \stepper_speed_4[8]~input_o  ) + ( VCC ) + ( \e1|Add2~98  ))
// \e1|Add2~94  = CARRY(( \stepper_speed_4[8]~input_o  ) + ( VCC ) + ( \e1|Add2~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_4[8]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add2~93_sumout ),
	.cout(\e1|Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add2~93 .extended_lut = "off";
defparam \e1|Add2~93 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add2~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add2~125 (
// Equation(s):
// \e1|Add2~125_sumout  = SUM(( \stepper_speed_4[9]~input_o  ) + ( VCC ) + ( \e1|Add2~94  ))
// \e1|Add2~126  = CARRY(( \stepper_speed_4[9]~input_o  ) + ( VCC ) + ( \e1|Add2~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_4[9]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add2~125_sumout ),
	.cout(\e1|Add2~126 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add2~125 .extended_lut = "off";
defparam \e1|Add2~125 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add2~125 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add2~85 (
// Equation(s):
// \e1|Add2~85_sumout  = SUM(( \stepper_speed_4[10]~input_o  ) + ( VCC ) + ( \e1|Add2~126  ))
// \e1|Add2~86  = CARRY(( \stepper_speed_4[10]~input_o  ) + ( VCC ) + ( \e1|Add2~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_4[10]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add2~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add2~85_sumout ),
	.cout(\e1|Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add2~85 .extended_lut = "off";
defparam \e1|Add2~85 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add2~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add2~89 (
// Equation(s):
// \e1|Add2~89_sumout  = SUM(( \stepper_speed_4[11]~input_o  ) + ( VCC ) + ( \e1|Add2~86  ))
// \e1|Add2~90  = CARRY(( \stepper_speed_4[11]~input_o  ) + ( VCC ) + ( \e1|Add2~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_4[11]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add2~89_sumout ),
	.cout(\e1|Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add2~89 .extended_lut = "off";
defparam \e1|Add2~89 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add2~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add2~61 (
// Equation(s):
// \e1|Add2~61_sumout  = SUM(( \stepper_speed_4[12]~input_o  ) + ( VCC ) + ( \e1|Add2~90  ))
// \e1|Add2~62  = CARRY(( \stepper_speed_4[12]~input_o  ) + ( VCC ) + ( \e1|Add2~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_4[12]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add2~61_sumout ),
	.cout(\e1|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add2~61 .extended_lut = "off";
defparam \e1|Add2~61 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add2~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add2~65 (
// Equation(s):
// \e1|Add2~65_sumout  = SUM(( \stepper_speed_4[13]~input_o  ) + ( VCC ) + ( \e1|Add2~62  ))
// \e1|Add2~66  = CARRY(( \stepper_speed_4[13]~input_o  ) + ( VCC ) + ( \e1|Add2~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_4[13]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add2~65_sumout ),
	.cout(\e1|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add2~65 .extended_lut = "off";
defparam \e1|Add2~65 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add2~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add2~69 (
// Equation(s):
// \e1|Add2~69_sumout  = SUM(( \stepper_speed_4[14]~input_o  ) + ( VCC ) + ( \e1|Add2~66  ))
// \e1|Add2~70  = CARRY(( \stepper_speed_4[14]~input_o  ) + ( VCC ) + ( \e1|Add2~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_4[14]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add2~69_sumout ),
	.cout(\e1|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add2~69 .extended_lut = "off";
defparam \e1|Add2~69 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add2~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add2~73 (
// Equation(s):
// \e1|Add2~73_sumout  = SUM(( \stepper_speed_4[15]~input_o  ) + ( VCC ) + ( \e1|Add2~70  ))
// \e1|Add2~74  = CARRY(( \stepper_speed_4[15]~input_o  ) + ( VCC ) + ( \e1|Add2~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_4[15]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add2~73_sumout ),
	.cout(\e1|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add2~73 .extended_lut = "off";
defparam \e1|Add2~73 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add2~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add2~77 (
// Equation(s):
// \e1|Add2~77_sumout  = SUM(( \stepper_speed_4[16]~input_o  ) + ( VCC ) + ( \e1|Add2~74  ))
// \e1|Add2~78  = CARRY(( \stepper_speed_4[16]~input_o  ) + ( VCC ) + ( \e1|Add2~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_4[16]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add2~77_sumout ),
	.cout(\e1|Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add2~77 .extended_lut = "off";
defparam \e1|Add2~77 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add2~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add2~33 (
// Equation(s):
// \e1|Add2~33_sumout  = SUM(( \stepper_speed_4[17]~input_o  ) + ( VCC ) + ( \e1|Add2~78  ))
// \e1|Add2~34  = CARRY(( \stepper_speed_4[17]~input_o  ) + ( VCC ) + ( \e1|Add2~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_4[17]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add2~33_sumout ),
	.cout(\e1|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add2~33 .extended_lut = "off";
defparam \e1|Add2~33 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add2~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add2~41 (
// Equation(s):
// \e1|Add2~41_sumout  = SUM(( \stepper_speed_4[18]~input_o  ) + ( VCC ) + ( \e1|Add2~34  ))
// \e1|Add2~42  = CARRY(( \stepper_speed_4[18]~input_o  ) + ( VCC ) + ( \e1|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_4[18]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add2~41_sumout ),
	.cout(\e1|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add2~41 .extended_lut = "off";
defparam \e1|Add2~41 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add2~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add2~45 (
// Equation(s):
// \e1|Add2~45_sumout  = SUM(( \stepper_speed_4[19]~input_o  ) + ( VCC ) + ( \e1|Add2~42  ))
// \e1|Add2~46  = CARRY(( \stepper_speed_4[19]~input_o  ) + ( VCC ) + ( \e1|Add2~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_4[19]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add2~45_sumout ),
	.cout(\e1|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add2~45 .extended_lut = "off";
defparam \e1|Add2~45 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add2~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add2~49 (
// Equation(s):
// \e1|Add2~49_sumout  = SUM(( \stepper_speed_4[20]~input_o  ) + ( VCC ) + ( \e1|Add2~46  ))
// \e1|Add2~50  = CARRY(( \stepper_speed_4[20]~input_o  ) + ( VCC ) + ( \e1|Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_4[20]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add2~49_sumout ),
	.cout(\e1|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add2~49 .extended_lut = "off";
defparam \e1|Add2~49 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add2~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add2~53 (
// Equation(s):
// \e1|Add2~53_sumout  = SUM(( \stepper_speed_4[21]~input_o  ) + ( VCC ) + ( \e1|Add2~50  ))
// \e1|Add2~54  = CARRY(( \stepper_speed_4[21]~input_o  ) + ( VCC ) + ( \e1|Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_4[21]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add2~53_sumout ),
	.cout(\e1|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add2~53 .extended_lut = "off";
defparam \e1|Add2~53 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add2~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add2~57 (
// Equation(s):
// \e1|Add2~57_sumout  = SUM(( \stepper_speed_4[22]~input_o  ) + ( VCC ) + ( \e1|Add2~54  ))
// \e1|Add2~58  = CARRY(( \stepper_speed_4[22]~input_o  ) + ( VCC ) + ( \e1|Add2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_4[22]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add2~57_sumout ),
	.cout(\e1|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add2~57 .extended_lut = "off";
defparam \e1|Add2~57 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add2~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add2~37 (
// Equation(s):
// \e1|Add2~37_sumout  = SUM(( \stepper_speed_4[23]~input_o  ) + ( VCC ) + ( \e1|Add2~58  ))
// \e1|Add2~38  = CARRY(( \stepper_speed_4[23]~input_o  ) + ( VCC ) + ( \e1|Add2~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_4[23]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add2~37_sumout ),
	.cout(\e1|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add2~37 .extended_lut = "off";
defparam \e1|Add2~37 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add2~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add2~13 (
// Equation(s):
// \e1|Add2~13_sumout  = SUM(( \stepper_speed_4[24]~input_o  ) + ( VCC ) + ( \e1|Add2~38  ))
// \e1|Add2~14  = CARRY(( \stepper_speed_4[24]~input_o  ) + ( VCC ) + ( \e1|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_4[24]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add2~13_sumout ),
	.cout(\e1|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add2~13 .extended_lut = "off";
defparam \e1|Add2~13 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add2~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add2~17 (
// Equation(s):
// \e1|Add2~17_sumout  = SUM(( \stepper_speed_4[25]~input_o  ) + ( VCC ) + ( \e1|Add2~14  ))
// \e1|Add2~18  = CARRY(( \stepper_speed_4[25]~input_o  ) + ( VCC ) + ( \e1|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_4[25]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add2~17_sumout ),
	.cout(\e1|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add2~17 .extended_lut = "off";
defparam \e1|Add2~17 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add2~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add2~21 (
// Equation(s):
// \e1|Add2~21_sumout  = SUM(( \stepper_speed_4[26]~input_o  ) + ( VCC ) + ( \e1|Add2~18  ))
// \e1|Add2~22  = CARRY(( \stepper_speed_4[26]~input_o  ) + ( VCC ) + ( \e1|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_4[26]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add2~21_sumout ),
	.cout(\e1|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add2~21 .extended_lut = "off";
defparam \e1|Add2~21 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add2~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add2~25 (
// Equation(s):
// \e1|Add2~25_sumout  = SUM(( \stepper_speed_4[27]~input_o  ) + ( VCC ) + ( \e1|Add2~22  ))
// \e1|Add2~26  = CARRY(( \stepper_speed_4[27]~input_o  ) + ( VCC ) + ( \e1|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_4[27]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add2~25_sumout ),
	.cout(\e1|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add2~25 .extended_lut = "off";
defparam \e1|Add2~25 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add2~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add2~29 (
// Equation(s):
// \e1|Add2~29_sumout  = SUM(( \stepper_speed_4[28]~input_o  ) + ( VCC ) + ( \e1|Add2~26  ))
// \e1|Add2~30  = CARRY(( \stepper_speed_4[28]~input_o  ) + ( VCC ) + ( \e1|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_4[28]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add2~29_sumout ),
	.cout(\e1|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add2~29 .extended_lut = "off";
defparam \e1|Add2~29 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add2~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add2~1 (
// Equation(s):
// \e1|Add2~1_sumout  = SUM(( \stepper_speed_4[29]~input_o  ) + ( VCC ) + ( \e1|Add2~30  ))
// \e1|Add2~2  = CARRY(( \stepper_speed_4[29]~input_o  ) + ( VCC ) + ( \e1|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_4[29]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add2~1_sumout ),
	.cout(\e1|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add2~1 .extended_lut = "off";
defparam \e1|Add2~1 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add1~121 (
// Equation(s):
// \e1|Add1~121_sumout  = SUM(( \e1|m [0] ) + ( VCC ) + ( !VCC ))
// \e1|Add1~122  = CARRY(( \e1|m [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|m [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add1~121_sumout ),
	.cout(\e1|Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add1~121 .extended_lut = "off";
defparam \e1|Add1~121 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add1~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|m[12]~0 (
// Equation(s):
// \e1|m[12]~0_combout  = (\e1|stepper_driving_reg~q  & !\e1|Equal2~7_combout )

	.dataa(!\e1|stepper_driving_reg~q ),
	.datab(!\e1|Equal2~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|m[12]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|m[12]~0 .extended_lut = "off";
defparam \e1|m[12]~0 .lut_mask = 64'h4444444444444444;
defparam \e1|m[12]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|m[0] (
	.clk(\clk~input_o ),
	.d(\e1|Add2~121_sumout ),
	.asdata(\e1|Add1~121_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|m[12]~0_combout ),
	.ena(\e1|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|m [0]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|m[0] .is_wysiwyg = "true";
defparam \e1|m[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add1~117 (
// Equation(s):
// \e1|Add1~117_sumout  = SUM(( \e1|m [1] ) + ( VCC ) + ( \e1|Add1~122  ))
// \e1|Add1~118  = CARRY(( \e1|m [1] ) + ( VCC ) + ( \e1|Add1~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|m [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add1~117_sumout ),
	.cout(\e1|Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add1~117 .extended_lut = "off";
defparam \e1|Add1~117 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add1~117 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|m[1] (
	.clk(\clk~input_o ),
	.d(\e1|Add2~117_sumout ),
	.asdata(\e1|Add1~117_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|m[12]~0_combout ),
	.ena(\e1|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|m [1]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|m[1] .is_wysiwyg = "true";
defparam \e1|m[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add1~113 (
// Equation(s):
// \e1|Add1~113_sumout  = SUM(( \e1|m [2] ) + ( VCC ) + ( \e1|Add1~118  ))
// \e1|Add1~114  = CARRY(( \e1|m [2] ) + ( VCC ) + ( \e1|Add1~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|m [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add1~113_sumout ),
	.cout(\e1|Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add1~113 .extended_lut = "off";
defparam \e1|Add1~113 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add1~113 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|m[2] (
	.clk(\clk~input_o ),
	.d(\e1|Add2~113_sumout ),
	.asdata(\e1|Add1~113_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|m[12]~0_combout ),
	.ena(\e1|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|m [2]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|m[2] .is_wysiwyg = "true";
defparam \e1|m[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add1~81 (
// Equation(s):
// \e1|Add1~81_sumout  = SUM(( \e1|m [3] ) + ( VCC ) + ( \e1|Add1~114  ))
// \e1|Add1~82  = CARRY(( \e1|m [3] ) + ( VCC ) + ( \e1|Add1~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|m [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add1~81_sumout ),
	.cout(\e1|Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add1~81 .extended_lut = "off";
defparam \e1|Add1~81 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add1~81 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|m[3] (
	.clk(\clk~input_o ),
	.d(\e1|Add2~81_sumout ),
	.asdata(\e1|Add1~81_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|m[12]~0_combout ),
	.ena(\e1|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|m [3]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|m[3] .is_wysiwyg = "true";
defparam \e1|m[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add1~109 (
// Equation(s):
// \e1|Add1~109_sumout  = SUM(( \e1|m [4] ) + ( VCC ) + ( \e1|Add1~82  ))
// \e1|Add1~110  = CARRY(( \e1|m [4] ) + ( VCC ) + ( \e1|Add1~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|m [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add1~109_sumout ),
	.cout(\e1|Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add1~109 .extended_lut = "off";
defparam \e1|Add1~109 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add1~109 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|m[4] (
	.clk(\clk~input_o ),
	.d(\e1|Add2~109_sumout ),
	.asdata(\e1|Add1~109_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|m[12]~0_combout ),
	.ena(\e1|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|m [4]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|m[4] .is_wysiwyg = "true";
defparam \e1|m[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add1~105 (
// Equation(s):
// \e1|Add1~105_sumout  = SUM(( \e1|m [5] ) + ( VCC ) + ( \e1|Add1~110  ))
// \e1|Add1~106  = CARRY(( \e1|m [5] ) + ( VCC ) + ( \e1|Add1~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|m [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add1~105_sumout ),
	.cout(\e1|Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add1~105 .extended_lut = "off";
defparam \e1|Add1~105 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add1~105 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|m[5] (
	.clk(\clk~input_o ),
	.d(\e1|Add2~105_sumout ),
	.asdata(\e1|Add1~105_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|m[12]~0_combout ),
	.ena(\e1|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|m [5]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|m[5] .is_wysiwyg = "true";
defparam \e1|m[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add1~101 (
// Equation(s):
// \e1|Add1~101_sumout  = SUM(( \e1|m [6] ) + ( VCC ) + ( \e1|Add1~106  ))
// \e1|Add1~102  = CARRY(( \e1|m [6] ) + ( VCC ) + ( \e1|Add1~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|m [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add1~101_sumout ),
	.cout(\e1|Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add1~101 .extended_lut = "off";
defparam \e1|Add1~101 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add1~101 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|m[6] (
	.clk(\clk~input_o ),
	.d(\e1|Add2~101_sumout ),
	.asdata(\e1|Add1~101_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|m[12]~0_combout ),
	.ena(\e1|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|m [6]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|m[6] .is_wysiwyg = "true";
defparam \e1|m[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add1~97 (
// Equation(s):
// \e1|Add1~97_sumout  = SUM(( \e1|m [7] ) + ( VCC ) + ( \e1|Add1~102  ))
// \e1|Add1~98  = CARRY(( \e1|m [7] ) + ( VCC ) + ( \e1|Add1~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|m [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add1~97_sumout ),
	.cout(\e1|Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add1~97 .extended_lut = "off";
defparam \e1|Add1~97 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add1~97 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|m[7] (
	.clk(\clk~input_o ),
	.d(\e1|Add2~97_sumout ),
	.asdata(\e1|Add1~97_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|m[12]~0_combout ),
	.ena(\e1|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|m [7]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|m[7] .is_wysiwyg = "true";
defparam \e1|m[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add1~93 (
// Equation(s):
// \e1|Add1~93_sumout  = SUM(( \e1|m [8] ) + ( VCC ) + ( \e1|Add1~98  ))
// \e1|Add1~94  = CARRY(( \e1|m [8] ) + ( VCC ) + ( \e1|Add1~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|m [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add1~93_sumout ),
	.cout(\e1|Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add1~93 .extended_lut = "off";
defparam \e1|Add1~93 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add1~93 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|m[8] (
	.clk(\clk~input_o ),
	.d(\e1|Add2~93_sumout ),
	.asdata(\e1|Add1~93_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|m[12]~0_combout ),
	.ena(\e1|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|m [8]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|m[8] .is_wysiwyg = "true";
defparam \e1|m[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add1~125 (
// Equation(s):
// \e1|Add1~125_sumout  = SUM(( \e1|m [9] ) + ( VCC ) + ( \e1|Add1~94  ))
// \e1|Add1~126  = CARRY(( \e1|m [9] ) + ( VCC ) + ( \e1|Add1~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|m [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add1~125_sumout ),
	.cout(\e1|Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add1~125 .extended_lut = "off";
defparam \e1|Add1~125 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add1~125 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|m[9] (
	.clk(\clk~input_o ),
	.d(\e1|Add2~125_sumout ),
	.asdata(\e1|Add1~125_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|m[12]~0_combout ),
	.ena(\e1|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|m [9]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|m[9] .is_wysiwyg = "true";
defparam \e1|m[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add1~85 (
// Equation(s):
// \e1|Add1~85_sumout  = SUM(( \e1|m [10] ) + ( VCC ) + ( \e1|Add1~126  ))
// \e1|Add1~86  = CARRY(( \e1|m [10] ) + ( VCC ) + ( \e1|Add1~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|m [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add1~85_sumout ),
	.cout(\e1|Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add1~85 .extended_lut = "off";
defparam \e1|Add1~85 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add1~85 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|m[10] (
	.clk(\clk~input_o ),
	.d(\e1|Add2~85_sumout ),
	.asdata(\e1|Add1~85_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|m[12]~0_combout ),
	.ena(\e1|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|m [10]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|m[10] .is_wysiwyg = "true";
defparam \e1|m[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add1~89 (
// Equation(s):
// \e1|Add1~89_sumout  = SUM(( \e1|m [11] ) + ( VCC ) + ( \e1|Add1~86  ))
// \e1|Add1~90  = CARRY(( \e1|m [11] ) + ( VCC ) + ( \e1|Add1~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|m [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add1~89_sumout ),
	.cout(\e1|Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add1~89 .extended_lut = "off";
defparam \e1|Add1~89 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add1~89 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|m[11] (
	.clk(\clk~input_o ),
	.d(\e1|Add2~89_sumout ),
	.asdata(\e1|Add1~89_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|m[12]~0_combout ),
	.ena(\e1|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|m [11]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|m[11] .is_wysiwyg = "true";
defparam \e1|m[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add1~61 (
// Equation(s):
// \e1|Add1~61_sumout  = SUM(( \e1|m [12] ) + ( VCC ) + ( \e1|Add1~90  ))
// \e1|Add1~62  = CARRY(( \e1|m [12] ) + ( VCC ) + ( \e1|Add1~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|m [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add1~61_sumout ),
	.cout(\e1|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add1~61 .extended_lut = "off";
defparam \e1|Add1~61 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add1~61 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|m[12] (
	.clk(\clk~input_o ),
	.d(\e1|Add2~61_sumout ),
	.asdata(\e1|Add1~61_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|m[12]~0_combout ),
	.ena(\e1|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|m [12]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|m[12] .is_wysiwyg = "true";
defparam \e1|m[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add1~65 (
// Equation(s):
// \e1|Add1~65_sumout  = SUM(( \e1|m [13] ) + ( VCC ) + ( \e1|Add1~62  ))
// \e1|Add1~66  = CARRY(( \e1|m [13] ) + ( VCC ) + ( \e1|Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|m [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add1~65_sumout ),
	.cout(\e1|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add1~65 .extended_lut = "off";
defparam \e1|Add1~65 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add1~65 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|m[13] (
	.clk(\clk~input_o ),
	.d(\e1|Add2~65_sumout ),
	.asdata(\e1|Add1~65_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|m[12]~0_combout ),
	.ena(\e1|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|m [13]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|m[13] .is_wysiwyg = "true";
defparam \e1|m[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add1~69 (
// Equation(s):
// \e1|Add1~69_sumout  = SUM(( \e1|m [14] ) + ( VCC ) + ( \e1|Add1~66  ))
// \e1|Add1~70  = CARRY(( \e1|m [14] ) + ( VCC ) + ( \e1|Add1~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|m [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add1~69_sumout ),
	.cout(\e1|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add1~69 .extended_lut = "off";
defparam \e1|Add1~69 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add1~69 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|m[14] (
	.clk(\clk~input_o ),
	.d(\e1|Add2~69_sumout ),
	.asdata(\e1|Add1~69_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|m[12]~0_combout ),
	.ena(\e1|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|m [14]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|m[14] .is_wysiwyg = "true";
defparam \e1|m[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add1~73 (
// Equation(s):
// \e1|Add1~73_sumout  = SUM(( \e1|m [15] ) + ( VCC ) + ( \e1|Add1~70  ))
// \e1|Add1~74  = CARRY(( \e1|m [15] ) + ( VCC ) + ( \e1|Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|m [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add1~73_sumout ),
	.cout(\e1|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add1~73 .extended_lut = "off";
defparam \e1|Add1~73 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add1~73 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|m[15] (
	.clk(\clk~input_o ),
	.d(\e1|Add2~73_sumout ),
	.asdata(\e1|Add1~73_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|m[12]~0_combout ),
	.ena(\e1|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|m [15]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|m[15] .is_wysiwyg = "true";
defparam \e1|m[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add1~77 (
// Equation(s):
// \e1|Add1~77_sumout  = SUM(( \e1|m [16] ) + ( VCC ) + ( \e1|Add1~74  ))
// \e1|Add1~78  = CARRY(( \e1|m [16] ) + ( VCC ) + ( \e1|Add1~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|m [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add1~77_sumout ),
	.cout(\e1|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add1~77 .extended_lut = "off";
defparam \e1|Add1~77 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add1~77 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|m[16] (
	.clk(\clk~input_o ),
	.d(\e1|Add2~77_sumout ),
	.asdata(\e1|Add1~77_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|m[12]~0_combout ),
	.ena(\e1|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|m [16]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|m[16] .is_wysiwyg = "true";
defparam \e1|m[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add1~33 (
// Equation(s):
// \e1|Add1~33_sumout  = SUM(( \e1|m [17] ) + ( VCC ) + ( \e1|Add1~78  ))
// \e1|Add1~34  = CARRY(( \e1|m [17] ) + ( VCC ) + ( \e1|Add1~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|m [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add1~33_sumout ),
	.cout(\e1|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add1~33 .extended_lut = "off";
defparam \e1|Add1~33 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add1~33 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|m[17] (
	.clk(\clk~input_o ),
	.d(\e1|Add2~33_sumout ),
	.asdata(\e1|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|m[12]~0_combout ),
	.ena(\e1|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|m [17]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|m[17] .is_wysiwyg = "true";
defparam \e1|m[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add1~41 (
// Equation(s):
// \e1|Add1~41_sumout  = SUM(( \e1|m [18] ) + ( VCC ) + ( \e1|Add1~34  ))
// \e1|Add1~42  = CARRY(( \e1|m [18] ) + ( VCC ) + ( \e1|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|m [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add1~41_sumout ),
	.cout(\e1|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add1~41 .extended_lut = "off";
defparam \e1|Add1~41 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add1~41 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|m[18] (
	.clk(\clk~input_o ),
	.d(\e1|Add2~41_sumout ),
	.asdata(\e1|Add1~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|m[12]~0_combout ),
	.ena(\e1|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|m [18]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|m[18] .is_wysiwyg = "true";
defparam \e1|m[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add1~45 (
// Equation(s):
// \e1|Add1~45_sumout  = SUM(( \e1|m [19] ) + ( VCC ) + ( \e1|Add1~42  ))
// \e1|Add1~46  = CARRY(( \e1|m [19] ) + ( VCC ) + ( \e1|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|m [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add1~45_sumout ),
	.cout(\e1|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add1~45 .extended_lut = "off";
defparam \e1|Add1~45 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add1~45 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|m[19] (
	.clk(\clk~input_o ),
	.d(\e1|Add2~45_sumout ),
	.asdata(\e1|Add1~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|m[12]~0_combout ),
	.ena(\e1|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|m [19]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|m[19] .is_wysiwyg = "true";
defparam \e1|m[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add1~49 (
// Equation(s):
// \e1|Add1~49_sumout  = SUM(( \e1|m [20] ) + ( VCC ) + ( \e1|Add1~46  ))
// \e1|Add1~50  = CARRY(( \e1|m [20] ) + ( VCC ) + ( \e1|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|m [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add1~49_sumout ),
	.cout(\e1|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add1~49 .extended_lut = "off";
defparam \e1|Add1~49 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add1~49 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|m[20] (
	.clk(\clk~input_o ),
	.d(\e1|Add2~49_sumout ),
	.asdata(\e1|Add1~49_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|m[12]~0_combout ),
	.ena(\e1|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|m [20]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|m[20] .is_wysiwyg = "true";
defparam \e1|m[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add1~53 (
// Equation(s):
// \e1|Add1~53_sumout  = SUM(( \e1|m [21] ) + ( VCC ) + ( \e1|Add1~50  ))
// \e1|Add1~54  = CARRY(( \e1|m [21] ) + ( VCC ) + ( \e1|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|m [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add1~53_sumout ),
	.cout(\e1|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add1~53 .extended_lut = "off";
defparam \e1|Add1~53 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add1~53 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|m[21] (
	.clk(\clk~input_o ),
	.d(\e1|Add2~53_sumout ),
	.asdata(\e1|Add1~53_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|m[12]~0_combout ),
	.ena(\e1|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|m [21]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|m[21] .is_wysiwyg = "true";
defparam \e1|m[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add1~57 (
// Equation(s):
// \e1|Add1~57_sumout  = SUM(( \e1|m [22] ) + ( VCC ) + ( \e1|Add1~54  ))
// \e1|Add1~58  = CARRY(( \e1|m [22] ) + ( VCC ) + ( \e1|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|m [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add1~57_sumout ),
	.cout(\e1|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add1~57 .extended_lut = "off";
defparam \e1|Add1~57 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add1~57 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|m[22] (
	.clk(\clk~input_o ),
	.d(\e1|Add2~57_sumout ),
	.asdata(\e1|Add1~57_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|m[12]~0_combout ),
	.ena(\e1|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|m [22]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|m[22] .is_wysiwyg = "true";
defparam \e1|m[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add1~37 (
// Equation(s):
// \e1|Add1~37_sumout  = SUM(( \e1|m [23] ) + ( VCC ) + ( \e1|Add1~58  ))
// \e1|Add1~38  = CARRY(( \e1|m [23] ) + ( VCC ) + ( \e1|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|m [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add1~37_sumout ),
	.cout(\e1|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add1~37 .extended_lut = "off";
defparam \e1|Add1~37 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add1~37 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|m[23] (
	.clk(\clk~input_o ),
	.d(\e1|Add2~37_sumout ),
	.asdata(\e1|Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|m[12]~0_combout ),
	.ena(\e1|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|m [23]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|m[23] .is_wysiwyg = "true";
defparam \e1|m[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add1~13 (
// Equation(s):
// \e1|Add1~13_sumout  = SUM(( \e1|m [24] ) + ( VCC ) + ( \e1|Add1~38  ))
// \e1|Add1~14  = CARRY(( \e1|m [24] ) + ( VCC ) + ( \e1|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|m [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add1~13_sumout ),
	.cout(\e1|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add1~13 .extended_lut = "off";
defparam \e1|Add1~13 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add1~13 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|m[24] (
	.clk(\clk~input_o ),
	.d(\e1|Add2~13_sumout ),
	.asdata(\e1|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|m[12]~0_combout ),
	.ena(\e1|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|m [24]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|m[24] .is_wysiwyg = "true";
defparam \e1|m[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add1~17 (
// Equation(s):
// \e1|Add1~17_sumout  = SUM(( \e1|m [25] ) + ( VCC ) + ( \e1|Add1~14  ))
// \e1|Add1~18  = CARRY(( \e1|m [25] ) + ( VCC ) + ( \e1|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|m [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add1~17_sumout ),
	.cout(\e1|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add1~17 .extended_lut = "off";
defparam \e1|Add1~17 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add1~17 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|m[25] (
	.clk(\clk~input_o ),
	.d(\e1|Add2~17_sumout ),
	.asdata(\e1|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|m[12]~0_combout ),
	.ena(\e1|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|m [25]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|m[25] .is_wysiwyg = "true";
defparam \e1|m[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add1~21 (
// Equation(s):
// \e1|Add1~21_sumout  = SUM(( \e1|m [26] ) + ( VCC ) + ( \e1|Add1~18  ))
// \e1|Add1~22  = CARRY(( \e1|m [26] ) + ( VCC ) + ( \e1|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|m [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add1~21_sumout ),
	.cout(\e1|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add1~21 .extended_lut = "off";
defparam \e1|Add1~21 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add1~21 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|m[26] (
	.clk(\clk~input_o ),
	.d(\e1|Add2~21_sumout ),
	.asdata(\e1|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|m[12]~0_combout ),
	.ena(\e1|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|m [26]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|m[26] .is_wysiwyg = "true";
defparam \e1|m[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add1~25 (
// Equation(s):
// \e1|Add1~25_sumout  = SUM(( \e1|m [27] ) + ( VCC ) + ( \e1|Add1~22  ))
// \e1|Add1~26  = CARRY(( \e1|m [27] ) + ( VCC ) + ( \e1|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|m [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add1~25_sumout ),
	.cout(\e1|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add1~25 .extended_lut = "off";
defparam \e1|Add1~25 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add1~25 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|m[27] (
	.clk(\clk~input_o ),
	.d(\e1|Add2~25_sumout ),
	.asdata(\e1|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|m[12]~0_combout ),
	.ena(\e1|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|m [27]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|m[27] .is_wysiwyg = "true";
defparam \e1|m[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add1~29 (
// Equation(s):
// \e1|Add1~29_sumout  = SUM(( \e1|m [28] ) + ( VCC ) + ( \e1|Add1~26  ))
// \e1|Add1~30  = CARRY(( \e1|m [28] ) + ( VCC ) + ( \e1|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|m [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add1~29_sumout ),
	.cout(\e1|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add1~29 .extended_lut = "off";
defparam \e1|Add1~29 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add1~29 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|m[28] (
	.clk(\clk~input_o ),
	.d(\e1|Add2~29_sumout ),
	.asdata(\e1|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|m[12]~0_combout ),
	.ena(\e1|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|m [28]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|m[28] .is_wysiwyg = "true";
defparam \e1|m[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add1~1 (
// Equation(s):
// \e1|Add1~1_sumout  = SUM(( \e1|m [29] ) + ( VCC ) + ( \e1|Add1~30  ))
// \e1|Add1~2  = CARRY(( \e1|m [29] ) + ( VCC ) + ( \e1|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|m [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add1~1_sumout ),
	.cout(\e1|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add1~1 .extended_lut = "off";
defparam \e1|Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add1~1 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|m[29] (
	.clk(\clk~input_o ),
	.d(\e1|Add2~1_sumout ),
	.asdata(\e1|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|m[12]~0_combout ),
	.ena(\e1|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|m [29]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|m[29] .is_wysiwyg = "true";
defparam \e1|m[29] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_4[30]~input (
	.i(stepper_speed_4[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_4[30]~input_o ));
// synopsys translate_off
defparam \stepper_speed_4[30]~input .bus_hold = "false";
defparam \stepper_speed_4[30]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add2~5 (
// Equation(s):
// \e1|Add2~5_sumout  = SUM(( \stepper_speed_4[30]~input_o  ) + ( VCC ) + ( \e1|Add2~2  ))
// \e1|Add2~6  = CARRY(( \stepper_speed_4[30]~input_o  ) + ( VCC ) + ( \e1|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_4[30]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add2~5_sumout ),
	.cout(\e1|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add2~5 .extended_lut = "off";
defparam \e1|Add2~5 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add2~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add1~5 (
// Equation(s):
// \e1|Add1~5_sumout  = SUM(( \e1|m [30] ) + ( VCC ) + ( \e1|Add1~2  ))
// \e1|Add1~6  = CARRY(( \e1|m [30] ) + ( VCC ) + ( \e1|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|m [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add1~5_sumout ),
	.cout(\e1|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add1~5 .extended_lut = "off";
defparam \e1|Add1~5 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add1~5 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|m[30] (
	.clk(\clk~input_o ),
	.d(\e1|Add2~5_sumout ),
	.asdata(\e1|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|m[12]~0_combout ),
	.ena(\e1|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|m [30]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|m[30] .is_wysiwyg = "true";
defparam \e1|m[30] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \stepper_speed_4[31]~input (
	.i(stepper_speed_4[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_speed_4[31]~input_o ));
// synopsys translate_off
defparam \stepper_speed_4[31]~input .bus_hold = "false";
defparam \stepper_speed_4[31]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add2~9 (
// Equation(s):
// \e1|Add2~9_sumout  = SUM(( \stepper_speed_4[31]~input_o  ) + ( VCC ) + ( \e1|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_speed_4[31]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add2~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|Add2~9 .extended_lut = "off";
defparam \e1|Add2~9 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add2~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add1~9 (
// Equation(s):
// \e1|Add1~9_sumout  = SUM(( \e1|m [31] ) + ( VCC ) + ( \e1|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|m [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|Add1~9 .extended_lut = "off";
defparam \e1|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add1~9 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|m[31] (
	.clk(\clk~input_o ),
	.d(\e1|Add2~9_sumout ),
	.asdata(\e1|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|m[12]~0_combout ),
	.ena(\e1|stepper_driving_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|m [31]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|m[31] .is_wysiwyg = "true";
defparam \e1|m[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Equal2~0 (
// Equation(s):
// \e1|Equal2~0_combout  = ( !\e1|m [28] & ( (!\e1|m [24] & (!\e1|m [25] & (!\e1|m [26] & !\e1|m [27]))) ) )

	.dataa(!\e1|m [24]),
	.datab(!\e1|m [25]),
	.datac(!\e1|m [26]),
	.datad(!\e1|m [27]),
	.datae(!\e1|m [28]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|Equal2~0 .extended_lut = "off";
defparam \e1|Equal2~0 .lut_mask = 64'h8000000080000000;
defparam \e1|Equal2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Equal2~1 (
// Equation(s):
// \e1|Equal2~1_combout  = ( !\e1|m [22] & ( (!\e1|m [18] & (!\e1|m [19] & (!\e1|m [20] & !\e1|m [21]))) ) )

	.dataa(!\e1|m [18]),
	.datab(!\e1|m [19]),
	.datac(!\e1|m [20]),
	.datad(!\e1|m [21]),
	.datae(!\e1|m [22]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|Equal2~1 .extended_lut = "off";
defparam \e1|Equal2~1 .lut_mask = 64'h8000000080000000;
defparam \e1|Equal2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Equal2~2 (
// Equation(s):
// \e1|Equal2~2_combout  = ( !\e1|m [16] & ( (!\e1|m [12] & (!\e1|m [13] & (!\e1|m [14] & !\e1|m [15]))) ) )

	.dataa(!\e1|m [12]),
	.datab(!\e1|m [13]),
	.datac(!\e1|m [14]),
	.datad(!\e1|m [15]),
	.datae(!\e1|m [16]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|Equal2~2 .extended_lut = "off";
defparam \e1|Equal2~2 .lut_mask = 64'h8000000080000000;
defparam \e1|Equal2~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Equal2~3 (
// Equation(s):
// \e1|Equal2~3_combout  = ( !\e1|m [4] & ( (!\e1|m [8] & (!\e1|m [7] & (!\e1|m [6] & !\e1|m [5]))) ) )

	.dataa(!\e1|m [8]),
	.datab(!\e1|m [7]),
	.datac(!\e1|m [6]),
	.datad(!\e1|m [5]),
	.datae(!\e1|m [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|Equal2~3 .extended_lut = "off";
defparam \e1|Equal2~3 .lut_mask = 64'h8000000080000000;
defparam \e1|Equal2~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Equal2~4 (
// Equation(s):
// \e1|Equal2~4_combout  = (!\e1|m [2] & (!\e1|m [1] & (!\e1|m [0] & !\e1|m [9])))

	.dataa(!\e1|m [2]),
	.datab(!\e1|m [1]),
	.datac(!\e1|m [0]),
	.datad(!\e1|m [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|Equal2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|Equal2~4 .extended_lut = "off";
defparam \e1|Equal2~4 .lut_mask = 64'h8000800080008000;
defparam \e1|Equal2~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Equal2~5 (
// Equation(s):
// \e1|Equal2~5_combout  = ( \e1|Equal2~4_combout  & ( (!\e1|m [3] & (!\e1|m [10] & (!\e1|m [11] & \e1|Equal2~3_combout ))) ) )

	.dataa(!\e1|m [3]),
	.datab(!\e1|m [10]),
	.datac(!\e1|m [11]),
	.datad(!\e1|Equal2~3_combout ),
	.datae(!\e1|Equal2~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|Equal2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|Equal2~5 .extended_lut = "off";
defparam \e1|Equal2~5 .lut_mask = 64'h0000008000000080;
defparam \e1|Equal2~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Equal2~6 (
// Equation(s):
// \e1|Equal2~6_combout  = ( \e1|Equal2~5_combout  & ( (!\e1|m [17] & (!\e1|m [23] & (\e1|Equal2~1_combout  & \e1|Equal2~2_combout ))) ) )

	.dataa(!\e1|m [17]),
	.datab(!\e1|m [23]),
	.datac(!\e1|Equal2~1_combout ),
	.datad(!\e1|Equal2~2_combout ),
	.datae(!\e1|Equal2~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|Equal2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|Equal2~6 .extended_lut = "off";
defparam \e1|Equal2~6 .lut_mask = 64'h0000000800000008;
defparam \e1|Equal2~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Equal2~7 (
// Equation(s):
// \e1|Equal2~7_combout  = ( \e1|Equal2~6_combout  & ( (!\e1|m [29] & (!\e1|m [30] & (!\e1|m [31] & \e1|Equal2~0_combout ))) ) )

	.dataa(!\e1|m [29]),
	.datab(!\e1|m [30]),
	.datac(!\e1|m [31]),
	.datad(!\e1|Equal2~0_combout ),
	.datae(!\e1|Equal2~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|Equal2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|Equal2~7 .extended_lut = "off";
defparam \e1|Equal2~7 .lut_mask = 64'h0000008000000080;
defparam \e1|Equal2~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_4[24]~input (
	.i(stepper_step_in_4[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_4[24]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_4[24]~input .bus_hold = "false";
defparam \stepper_step_in_4[24]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_4[23]~input (
	.i(stepper_step_in_4[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_4[23]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_4[23]~input .bus_hold = "false";
defparam \stepper_step_in_4[23]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_4[22]~input (
	.i(stepper_step_in_4[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_4[22]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_4[22]~input .bus_hold = "false";
defparam \stepper_step_in_4[22]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_4[21]~input (
	.i(stepper_step_in_4[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_4[21]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_4[21]~input .bus_hold = "false";
defparam \stepper_step_in_4[21]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_4[20]~input (
	.i(stepper_step_in_4[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_4[20]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_4[20]~input .bus_hold = "false";
defparam \stepper_step_in_4[20]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_4[19]~input (
	.i(stepper_step_in_4[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_4[19]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_4[19]~input .bus_hold = "false";
defparam \stepper_step_in_4[19]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_4[18]~input (
	.i(stepper_step_in_4[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_4[18]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_4[18]~input .bus_hold = "false";
defparam \stepper_step_in_4[18]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_4[17]~input (
	.i(stepper_step_in_4[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_4[17]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_4[17]~input .bus_hold = "false";
defparam \stepper_step_in_4[17]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_4[16]~input (
	.i(stepper_step_in_4[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_4[16]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_4[16]~input .bus_hold = "false";
defparam \stepper_step_in_4[16]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_4[15]~input (
	.i(stepper_step_in_4[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_4[15]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_4[15]~input .bus_hold = "false";
defparam \stepper_step_in_4[15]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_4[14]~input (
	.i(stepper_step_in_4[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_4[14]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_4[14]~input .bus_hold = "false";
defparam \stepper_step_in_4[14]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_4[13]~input (
	.i(stepper_step_in_4[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_4[13]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_4[13]~input .bus_hold = "false";
defparam \stepper_step_in_4[13]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add0~81 (
// Equation(s):
// \e1|Add0~81_sumout  = SUM(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[13]~input_o ) ) + ( GND ) + ( \e1|Add0~2  ))
// \e1|Add0~82  = CARRY(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[13]~input_o ) ) + ( GND ) + ( \e1|Add0~2  ))

	.dataa(!\stepper_step_in_4[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_4[13]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add0~81_sumout ),
	.cout(\e1|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add0~81 .extended_lut = "off";
defparam \e1|Add0~81 .lut_mask = 64'h0000FFFF000055AA;
defparam \e1|Add0~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add0~121 (
// Equation(s):
// \e1|Add0~121_sumout  = SUM(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[14]~input_o ) ) + ( GND ) + ( \e1|Add0~82  ))
// \e1|Add0~122  = CARRY(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[14]~input_o ) ) + ( GND ) + ( \e1|Add0~82  ))

	.dataa(!\stepper_step_in_4[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_4[14]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add0~121_sumout ),
	.cout(\e1|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add0~121 .extended_lut = "off";
defparam \e1|Add0~121 .lut_mask = 64'h0000FFFF000055AA;
defparam \e1|Add0~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add0~117 (
// Equation(s):
// \e1|Add0~117_sumout  = SUM(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[15]~input_o ) ) + ( GND ) + ( \e1|Add0~122  ))
// \e1|Add0~118  = CARRY(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[15]~input_o ) ) + ( GND ) + ( \e1|Add0~122  ))

	.dataa(!\stepper_step_in_4[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_4[15]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add0~117_sumout ),
	.cout(\e1|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add0~117 .extended_lut = "off";
defparam \e1|Add0~117 .lut_mask = 64'h0000FFFF000055AA;
defparam \e1|Add0~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add0~113 (
// Equation(s):
// \e1|Add0~113_sumout  = SUM(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[16]~input_o ) ) + ( GND ) + ( \e1|Add0~118  ))
// \e1|Add0~114  = CARRY(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[16]~input_o ) ) + ( GND ) + ( \e1|Add0~118  ))

	.dataa(!\stepper_step_in_4[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_4[16]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add0~113_sumout ),
	.cout(\e1|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add0~113 .extended_lut = "off";
defparam \e1|Add0~113 .lut_mask = 64'h0000FFFF000055AA;
defparam \e1|Add0~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add0~109 (
// Equation(s):
// \e1|Add0~109_sumout  = SUM(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[17]~input_o ) ) + ( GND ) + ( \e1|Add0~114  ))
// \e1|Add0~110  = CARRY(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[17]~input_o ) ) + ( GND ) + ( \e1|Add0~114  ))

	.dataa(!\stepper_step_in_4[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_4[17]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add0~109_sumout ),
	.cout(\e1|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add0~109 .extended_lut = "off";
defparam \e1|Add0~109 .lut_mask = 64'h0000FFFF000055AA;
defparam \e1|Add0~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add0~77 (
// Equation(s):
// \e1|Add0~77_sumout  = SUM(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[18]~input_o ) ) + ( GND ) + ( \e1|Add0~110  ))
// \e1|Add0~78  = CARRY(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[18]~input_o ) ) + ( GND ) + ( \e1|Add0~110  ))

	.dataa(!\stepper_step_in_4[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_4[18]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add0~77_sumout ),
	.cout(\e1|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add0~77 .extended_lut = "off";
defparam \e1|Add0~77 .lut_mask = 64'h0000FFFF000055AA;
defparam \e1|Add0~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add0~105 (
// Equation(s):
// \e1|Add0~105_sumout  = SUM(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[19]~input_o ) ) + ( GND ) + ( \e1|Add0~78  ))
// \e1|Add0~106  = CARRY(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[19]~input_o ) ) + ( GND ) + ( \e1|Add0~78  ))

	.dataa(!\stepper_step_in_4[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_4[19]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add0~105_sumout ),
	.cout(\e1|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add0~105 .extended_lut = "off";
defparam \e1|Add0~105 .lut_mask = 64'h0000FFFF000055AA;
defparam \e1|Add0~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add0~101 (
// Equation(s):
// \e1|Add0~101_sumout  = SUM(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[20]~input_o ) ) + ( GND ) + ( \e1|Add0~106  ))
// \e1|Add0~102  = CARRY(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[20]~input_o ) ) + ( GND ) + ( \e1|Add0~106  ))

	.dataa(!\stepper_step_in_4[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_4[20]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add0~101_sumout ),
	.cout(\e1|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add0~101 .extended_lut = "off";
defparam \e1|Add0~101 .lut_mask = 64'h0000FFFF000055AA;
defparam \e1|Add0~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add0~97 (
// Equation(s):
// \e1|Add0~97_sumout  = SUM(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[21]~input_o ) ) + ( GND ) + ( \e1|Add0~102  ))
// \e1|Add0~98  = CARRY(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[21]~input_o ) ) + ( GND ) + ( \e1|Add0~102  ))

	.dataa(!\stepper_step_in_4[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_4[21]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add0~97_sumout ),
	.cout(\e1|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add0~97 .extended_lut = "off";
defparam \e1|Add0~97 .lut_mask = 64'h0000FFFF000055AA;
defparam \e1|Add0~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add0~93 (
// Equation(s):
// \e1|Add0~93_sumout  = SUM(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[22]~input_o ) ) + ( GND ) + ( \e1|Add0~98  ))
// \e1|Add0~94  = CARRY(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[22]~input_o ) ) + ( GND ) + ( \e1|Add0~98  ))

	.dataa(!\stepper_step_in_4[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_4[22]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add0~93_sumout ),
	.cout(\e1|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add0~93 .extended_lut = "off";
defparam \e1|Add0~93 .lut_mask = 64'h0000FFFF000055AA;
defparam \e1|Add0~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add0~33 (
// Equation(s):
// \e1|Add0~33_sumout  = SUM(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[23]~input_o ) ) + ( GND ) + ( \e1|Add0~94  ))
// \e1|Add0~34  = CARRY(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[23]~input_o ) ) + ( GND ) + ( \e1|Add0~94  ))

	.dataa(!\stepper_step_in_4[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_4[23]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add0~33_sumout ),
	.cout(\e1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add0~33 .extended_lut = "off";
defparam \e1|Add0~33 .lut_mask = 64'h0000FFFF000055AA;
defparam \e1|Add0~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add0~5 (
// Equation(s):
// \e1|Add0~5_sumout  = SUM(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[24]~input_o ) ) + ( GND ) + ( \e1|Add0~34  ))
// \e1|Add0~6  = CARRY(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[24]~input_o ) ) + ( GND ) + ( \e1|Add0~34  ))

	.dataa(!\stepper_step_in_4[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_4[24]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add0~5_sumout ),
	.cout(\e1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add0~5 .extended_lut = "off";
defparam \e1|Add0~5 .lut_mask = 64'h0000FFFF000055AA;
defparam \e1|Add0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add3~49 (
// Equation(s):
// \e1|Add3~49_sumout  = SUM(( \e1|n [12] ) + ( VCC ) + ( \e1|Add3~46  ))
// \e1|Add3~50  = CARRY(( \e1|n [12] ) + ( VCC ) + ( \e1|Add3~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|n [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add3~49_sumout ),
	.cout(\e1|Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add3~49 .extended_lut = "off";
defparam \e1|Add3~49 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add3~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add3~53 (
// Equation(s):
// \e1|Add3~53_sumout  = SUM(( \e1|n [13] ) + ( VCC ) + ( \e1|Add3~50  ))
// \e1|Add3~54  = CARRY(( \e1|n [13] ) + ( VCC ) + ( \e1|Add3~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|n [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add3~53_sumout ),
	.cout(\e1|Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add3~53 .extended_lut = "off";
defparam \e1|Add3~53 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add3~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|n~13 (
// Equation(s):
// \e1|n~13_combout  = (!\e1|signal~q  & (\e1|n [13])) # (\e1|signal~q  & ((\e1|Add3~53_sumout )))

	.dataa(!\e1|signal~q ),
	.datab(!\e1|n [13]),
	.datac(!\e1|Add3~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|n~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|n~13 .extended_lut = "off";
defparam \e1|n~13 .lut_mask = 64'h2727272727272727;
defparam \e1|n~13 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|n[13] (
	.clk(\clk~input_o ),
	.d(\e1|Add0~81_sumout ),
	.asdata(\e1|n~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|n [13]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|n[13] .is_wysiwyg = "true";
defparam \e1|n[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add3~57 (
// Equation(s):
// \e1|Add3~57_sumout  = SUM(( \e1|n [14] ) + ( VCC ) + ( \e1|Add3~54  ))
// \e1|Add3~58  = CARRY(( \e1|n [14] ) + ( VCC ) + ( \e1|Add3~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|n [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add3~57_sumout ),
	.cout(\e1|Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add3~57 .extended_lut = "off";
defparam \e1|Add3~57 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add3~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|n~14 (
// Equation(s):
// \e1|n~14_combout  = (!\e1|signal~q  & (\e1|n [14])) # (\e1|signal~q  & ((\e1|Add3~57_sumout )))

	.dataa(!\e1|signal~q ),
	.datab(!\e1|n [14]),
	.datac(!\e1|Add3~57_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|n~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|n~14 .extended_lut = "off";
defparam \e1|n~14 .lut_mask = 64'h2727272727272727;
defparam \e1|n~14 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|n[14] (
	.clk(\clk~input_o ),
	.d(\e1|Add0~121_sumout ),
	.asdata(\e1|n~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|n [14]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|n[14] .is_wysiwyg = "true";
defparam \e1|n[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add3~61 (
// Equation(s):
// \e1|Add3~61_sumout  = SUM(( \e1|n [15] ) + ( VCC ) + ( \e1|Add3~58  ))
// \e1|Add3~62  = CARRY(( \e1|n [15] ) + ( VCC ) + ( \e1|Add3~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|n [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add3~61_sumout ),
	.cout(\e1|Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add3~61 .extended_lut = "off";
defparam \e1|Add3~61 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add3~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|n~15 (
// Equation(s):
// \e1|n~15_combout  = (!\e1|signal~q  & (\e1|n [15])) # (\e1|signal~q  & ((\e1|Add3~61_sumout )))

	.dataa(!\e1|signal~q ),
	.datab(!\e1|n [15]),
	.datac(!\e1|Add3~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|n~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|n~15 .extended_lut = "off";
defparam \e1|n~15 .lut_mask = 64'h2727272727272727;
defparam \e1|n~15 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|n[15] (
	.clk(\clk~input_o ),
	.d(\e1|Add0~117_sumout ),
	.asdata(\e1|n~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|n [15]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|n[15] .is_wysiwyg = "true";
defparam \e1|n[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add3~65 (
// Equation(s):
// \e1|Add3~65_sumout  = SUM(( \e1|n [16] ) + ( VCC ) + ( \e1|Add3~62  ))
// \e1|Add3~66  = CARRY(( \e1|n [16] ) + ( VCC ) + ( \e1|Add3~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|n [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add3~65_sumout ),
	.cout(\e1|Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add3~65 .extended_lut = "off";
defparam \e1|Add3~65 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add3~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|n~16 (
// Equation(s):
// \e1|n~16_combout  = (!\e1|signal~q  & (\e1|n [16])) # (\e1|signal~q  & ((\e1|Add3~65_sumout )))

	.dataa(!\e1|signal~q ),
	.datab(!\e1|n [16]),
	.datac(!\e1|Add3~65_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|n~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|n~16 .extended_lut = "off";
defparam \e1|n~16 .lut_mask = 64'h2727272727272727;
defparam \e1|n~16 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|n[16] (
	.clk(\clk~input_o ),
	.d(\e1|Add0~113_sumout ),
	.asdata(\e1|n~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|n [16]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|n[16] .is_wysiwyg = "true";
defparam \e1|n[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add3~69 (
// Equation(s):
// \e1|Add3~69_sumout  = SUM(( \e1|n [17] ) + ( VCC ) + ( \e1|Add3~66  ))
// \e1|Add3~70  = CARRY(( \e1|n [17] ) + ( VCC ) + ( \e1|Add3~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|n [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add3~69_sumout ),
	.cout(\e1|Add3~70 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add3~69 .extended_lut = "off";
defparam \e1|Add3~69 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add3~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|n~17 (
// Equation(s):
// \e1|n~17_combout  = (!\e1|signal~q  & (\e1|n [17])) # (\e1|signal~q  & ((\e1|Add3~69_sumout )))

	.dataa(!\e1|signal~q ),
	.datab(!\e1|n [17]),
	.datac(!\e1|Add3~69_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|n~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|n~17 .extended_lut = "off";
defparam \e1|n~17 .lut_mask = 64'h2727272727272727;
defparam \e1|n~17 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|n[17] (
	.clk(\clk~input_o ),
	.d(\e1|Add0~109_sumout ),
	.asdata(\e1|n~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|n [17]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|n[17] .is_wysiwyg = "true";
defparam \e1|n[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add3~73 (
// Equation(s):
// \e1|Add3~73_sumout  = SUM(( \e1|n [18] ) + ( VCC ) + ( \e1|Add3~70  ))
// \e1|Add3~74  = CARRY(( \e1|n [18] ) + ( VCC ) + ( \e1|Add3~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|n [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add3~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add3~73_sumout ),
	.cout(\e1|Add3~74 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add3~73 .extended_lut = "off";
defparam \e1|Add3~73 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add3~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|n~18 (
// Equation(s):
// \e1|n~18_combout  = (!\e1|signal~q  & (\e1|n [18])) # (\e1|signal~q  & ((\e1|Add3~73_sumout )))

	.dataa(!\e1|signal~q ),
	.datab(!\e1|n [18]),
	.datac(!\e1|Add3~73_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|n~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|n~18 .extended_lut = "off";
defparam \e1|n~18 .lut_mask = 64'h2727272727272727;
defparam \e1|n~18 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|n[18] (
	.clk(\clk~input_o ),
	.d(\e1|Add0~77_sumout ),
	.asdata(\e1|n~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|n [18]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|n[18] .is_wysiwyg = "true";
defparam \e1|n[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add3~77 (
// Equation(s):
// \e1|Add3~77_sumout  = SUM(( \e1|n [19] ) + ( VCC ) + ( \e1|Add3~74  ))
// \e1|Add3~78  = CARRY(( \e1|n [19] ) + ( VCC ) + ( \e1|Add3~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|n [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add3~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add3~77_sumout ),
	.cout(\e1|Add3~78 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add3~77 .extended_lut = "off";
defparam \e1|Add3~77 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add3~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|n~19 (
// Equation(s):
// \e1|n~19_combout  = (!\e1|signal~q  & (\e1|n [19])) # (\e1|signal~q  & ((\e1|Add3~77_sumout )))

	.dataa(!\e1|signal~q ),
	.datab(!\e1|n [19]),
	.datac(!\e1|Add3~77_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|n~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|n~19 .extended_lut = "off";
defparam \e1|n~19 .lut_mask = 64'h2727272727272727;
defparam \e1|n~19 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|n[19] (
	.clk(\clk~input_o ),
	.d(\e1|Add0~105_sumout ),
	.asdata(\e1|n~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|n [19]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|n[19] .is_wysiwyg = "true";
defparam \e1|n[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add3~81 (
// Equation(s):
// \e1|Add3~81_sumout  = SUM(( \e1|n [20] ) + ( VCC ) + ( \e1|Add3~78  ))
// \e1|Add3~82  = CARRY(( \e1|n [20] ) + ( VCC ) + ( \e1|Add3~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|n [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add3~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add3~81_sumout ),
	.cout(\e1|Add3~82 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add3~81 .extended_lut = "off";
defparam \e1|Add3~81 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add3~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|n~20 (
// Equation(s):
// \e1|n~20_combout  = (!\e1|signal~q  & (\e1|n [20])) # (\e1|signal~q  & ((\e1|Add3~81_sumout )))

	.dataa(!\e1|signal~q ),
	.datab(!\e1|n [20]),
	.datac(!\e1|Add3~81_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|n~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|n~20 .extended_lut = "off";
defparam \e1|n~20 .lut_mask = 64'h2727272727272727;
defparam \e1|n~20 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|n[20] (
	.clk(\clk~input_o ),
	.d(\e1|Add0~101_sumout ),
	.asdata(\e1|n~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|n [20]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|n[20] .is_wysiwyg = "true";
defparam \e1|n[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add3~85 (
// Equation(s):
// \e1|Add3~85_sumout  = SUM(( \e1|n [21] ) + ( VCC ) + ( \e1|Add3~82  ))
// \e1|Add3~86  = CARRY(( \e1|n [21] ) + ( VCC ) + ( \e1|Add3~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|n [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add3~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add3~85_sumout ),
	.cout(\e1|Add3~86 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add3~85 .extended_lut = "off";
defparam \e1|Add3~85 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add3~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|n~21 (
// Equation(s):
// \e1|n~21_combout  = (!\e1|signal~q  & (\e1|n [21])) # (\e1|signal~q  & ((\e1|Add3~85_sumout )))

	.dataa(!\e1|signal~q ),
	.datab(!\e1|n [21]),
	.datac(!\e1|Add3~85_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|n~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|n~21 .extended_lut = "off";
defparam \e1|n~21 .lut_mask = 64'h2727272727272727;
defparam \e1|n~21 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|n[21] (
	.clk(\clk~input_o ),
	.d(\e1|Add0~97_sumout ),
	.asdata(\e1|n~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|n [21]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|n[21] .is_wysiwyg = "true";
defparam \e1|n[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add3~89 (
// Equation(s):
// \e1|Add3~89_sumout  = SUM(( \e1|n [22] ) + ( VCC ) + ( \e1|Add3~86  ))
// \e1|Add3~90  = CARRY(( \e1|n [22] ) + ( VCC ) + ( \e1|Add3~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|n [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add3~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add3~89_sumout ),
	.cout(\e1|Add3~90 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add3~89 .extended_lut = "off";
defparam \e1|Add3~89 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add3~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|n~22 (
// Equation(s):
// \e1|n~22_combout  = (!\e1|signal~q  & (\e1|n [22])) # (\e1|signal~q  & ((\e1|Add3~89_sumout )))

	.dataa(!\e1|signal~q ),
	.datab(!\e1|n [22]),
	.datac(!\e1|Add3~89_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|n~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|n~22 .extended_lut = "off";
defparam \e1|n~22 .lut_mask = 64'h2727272727272727;
defparam \e1|n~22 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|n[22] (
	.clk(\clk~input_o ),
	.d(\e1|Add0~93_sumout ),
	.asdata(\e1|n~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|n [22]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|n[22] .is_wysiwyg = "true";
defparam \e1|n[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add3~93 (
// Equation(s):
// \e1|Add3~93_sumout  = SUM(( \e1|n [23] ) + ( VCC ) + ( \e1|Add3~90  ))
// \e1|Add3~94  = CARRY(( \e1|n [23] ) + ( VCC ) + ( \e1|Add3~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|n [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add3~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add3~93_sumout ),
	.cout(\e1|Add3~94 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add3~93 .extended_lut = "off";
defparam \e1|Add3~93 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add3~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|n~23 (
// Equation(s):
// \e1|n~23_combout  = (!\e1|signal~q  & (\e1|n [23])) # (\e1|signal~q  & ((\e1|Add3~93_sumout )))

	.dataa(!\e1|signal~q ),
	.datab(!\e1|n [23]),
	.datac(!\e1|Add3~93_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|n~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|n~23 .extended_lut = "off";
defparam \e1|n~23 .lut_mask = 64'h2727272727272727;
defparam \e1|n~23 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|n[23] (
	.clk(\clk~input_o ),
	.d(\e1|Add0~33_sumout ),
	.asdata(\e1|n~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|n [23]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|n[23] .is_wysiwyg = "true";
defparam \e1|n[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add3~97 (
// Equation(s):
// \e1|Add3~97_sumout  = SUM(( \e1|n [24] ) + ( VCC ) + ( \e1|Add3~94  ))
// \e1|Add3~98  = CARRY(( \e1|n [24] ) + ( VCC ) + ( \e1|Add3~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|n [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add3~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add3~97_sumout ),
	.cout(\e1|Add3~98 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add3~97 .extended_lut = "off";
defparam \e1|Add3~97 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add3~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|n~24 (
// Equation(s):
// \e1|n~24_combout  = (!\e1|signal~q  & (\e1|n [24])) # (\e1|signal~q  & ((\e1|Add3~97_sumout )))

	.dataa(!\e1|signal~q ),
	.datab(!\e1|n [24]),
	.datac(!\e1|Add3~97_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|n~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|n~24 .extended_lut = "off";
defparam \e1|n~24 .lut_mask = 64'h2727272727272727;
defparam \e1|n~24 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|n[24] (
	.clk(\clk~input_o ),
	.d(\e1|Add0~5_sumout ),
	.asdata(\e1|n~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|n [24]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|n[24] .is_wysiwyg = "true";
defparam \e1|n[24] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_4[25]~input (
	.i(stepper_step_in_4[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_4[25]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_4[25]~input .bus_hold = "false";
defparam \stepper_step_in_4[25]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add0~9 (
// Equation(s):
// \e1|Add0~9_sumout  = SUM(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[25]~input_o ) ) + ( GND ) + ( \e1|Add0~6  ))
// \e1|Add0~10  = CARRY(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[25]~input_o ) ) + ( GND ) + ( \e1|Add0~6  ))

	.dataa(!\stepper_step_in_4[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_4[25]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add0~9_sumout ),
	.cout(\e1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add0~9 .extended_lut = "off";
defparam \e1|Add0~9 .lut_mask = 64'h0000FFFF000055AA;
defparam \e1|Add0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add3~101 (
// Equation(s):
// \e1|Add3~101_sumout  = SUM(( \e1|n [25] ) + ( VCC ) + ( \e1|Add3~98  ))
// \e1|Add3~102  = CARRY(( \e1|n [25] ) + ( VCC ) + ( \e1|Add3~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|n [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add3~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add3~101_sumout ),
	.cout(\e1|Add3~102 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add3~101 .extended_lut = "off";
defparam \e1|Add3~101 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add3~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|n~25 (
// Equation(s):
// \e1|n~25_combout  = (!\e1|signal~q  & (\e1|n [25])) # (\e1|signal~q  & ((\e1|Add3~101_sumout )))

	.dataa(!\e1|signal~q ),
	.datab(!\e1|n [25]),
	.datac(!\e1|Add3~101_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|n~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|n~25 .extended_lut = "off";
defparam \e1|n~25 .lut_mask = 64'h2727272727272727;
defparam \e1|n~25 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|n[25] (
	.clk(\clk~input_o ),
	.d(\e1|Add0~9_sumout ),
	.asdata(\e1|n~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|n [25]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|n[25] .is_wysiwyg = "true";
defparam \e1|n[25] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_4[26]~input (
	.i(stepper_step_in_4[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_4[26]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_4[26]~input .bus_hold = "false";
defparam \stepper_step_in_4[26]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add0~13 (
// Equation(s):
// \e1|Add0~13_sumout  = SUM(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[26]~input_o ) ) + ( GND ) + ( \e1|Add0~10  ))
// \e1|Add0~14  = CARRY(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[26]~input_o ) ) + ( GND ) + ( \e1|Add0~10  ))

	.dataa(!\stepper_step_in_4[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_4[26]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add0~13_sumout ),
	.cout(\e1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add0~13 .extended_lut = "off";
defparam \e1|Add0~13 .lut_mask = 64'h0000FFFF000055AA;
defparam \e1|Add0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add3~105 (
// Equation(s):
// \e1|Add3~105_sumout  = SUM(( \e1|n [26] ) + ( VCC ) + ( \e1|Add3~102  ))
// \e1|Add3~106  = CARRY(( \e1|n [26] ) + ( VCC ) + ( \e1|Add3~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|n [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add3~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add3~105_sumout ),
	.cout(\e1|Add3~106 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add3~105 .extended_lut = "off";
defparam \e1|Add3~105 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add3~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|n~26 (
// Equation(s):
// \e1|n~26_combout  = (!\e1|signal~q  & (\e1|n [26])) # (\e1|signal~q  & ((\e1|Add3~105_sumout )))

	.dataa(!\e1|signal~q ),
	.datab(!\e1|n [26]),
	.datac(!\e1|Add3~105_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|n~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|n~26 .extended_lut = "off";
defparam \e1|n~26 .lut_mask = 64'h2727272727272727;
defparam \e1|n~26 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|n[26] (
	.clk(\clk~input_o ),
	.d(\e1|Add0~13_sumout ),
	.asdata(\e1|n~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|n [26]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|n[26] .is_wysiwyg = "true";
defparam \e1|n[26] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_4[27]~input (
	.i(stepper_step_in_4[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_4[27]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_4[27]~input .bus_hold = "false";
defparam \stepper_step_in_4[27]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add0~17 (
// Equation(s):
// \e1|Add0~17_sumout  = SUM(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[27]~input_o ) ) + ( GND ) + ( \e1|Add0~14  ))
// \e1|Add0~18  = CARRY(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[27]~input_o ) ) + ( GND ) + ( \e1|Add0~14  ))

	.dataa(!\stepper_step_in_4[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_4[27]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add0~17_sumout ),
	.cout(\e1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add0~17 .extended_lut = "off";
defparam \e1|Add0~17 .lut_mask = 64'h0000FFFF000055AA;
defparam \e1|Add0~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add3~109 (
// Equation(s):
// \e1|Add3~109_sumout  = SUM(( \e1|n [27] ) + ( VCC ) + ( \e1|Add3~106  ))
// \e1|Add3~110  = CARRY(( \e1|n [27] ) + ( VCC ) + ( \e1|Add3~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|n [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add3~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add3~109_sumout ),
	.cout(\e1|Add3~110 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add3~109 .extended_lut = "off";
defparam \e1|Add3~109 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add3~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|n~27 (
// Equation(s):
// \e1|n~27_combout  = (!\e1|signal~q  & (\e1|n [27])) # (\e1|signal~q  & ((\e1|Add3~109_sumout )))

	.dataa(!\e1|signal~q ),
	.datab(!\e1|n [27]),
	.datac(!\e1|Add3~109_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|n~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|n~27 .extended_lut = "off";
defparam \e1|n~27 .lut_mask = 64'h2727272727272727;
defparam \e1|n~27 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|n[27] (
	.clk(\clk~input_o ),
	.d(\e1|Add0~17_sumout ),
	.asdata(\e1|n~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|n [27]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|n[27] .is_wysiwyg = "true";
defparam \e1|n[27] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_4[28]~input (
	.i(stepper_step_in_4[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_4[28]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_4[28]~input .bus_hold = "false";
defparam \stepper_step_in_4[28]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add0~21 (
// Equation(s):
// \e1|Add0~21_sumout  = SUM(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[28]~input_o ) ) + ( GND ) + ( \e1|Add0~18  ))
// \e1|Add0~22  = CARRY(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[28]~input_o ) ) + ( GND ) + ( \e1|Add0~18  ))

	.dataa(!\stepper_step_in_4[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_4[28]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add0~21_sumout ),
	.cout(\e1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add0~21 .extended_lut = "off";
defparam \e1|Add0~21 .lut_mask = 64'h0000FFFF000055AA;
defparam \e1|Add0~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add3~113 (
// Equation(s):
// \e1|Add3~113_sumout  = SUM(( \e1|n [28] ) + ( VCC ) + ( \e1|Add3~110  ))
// \e1|Add3~114  = CARRY(( \e1|n [28] ) + ( VCC ) + ( \e1|Add3~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|n [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add3~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add3~113_sumout ),
	.cout(\e1|Add3~114 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add3~113 .extended_lut = "off";
defparam \e1|Add3~113 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add3~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|n~28 (
// Equation(s):
// \e1|n~28_combout  = (!\e1|signal~q  & (\e1|n [28])) # (\e1|signal~q  & ((\e1|Add3~113_sumout )))

	.dataa(!\e1|signal~q ),
	.datab(!\e1|n [28]),
	.datac(!\e1|Add3~113_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|n~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|n~28 .extended_lut = "off";
defparam \e1|n~28 .lut_mask = 64'h2727272727272727;
defparam \e1|n~28 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|n[28] (
	.clk(\clk~input_o ),
	.d(\e1|Add0~21_sumout ),
	.asdata(\e1|n~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|n [28]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|n[28] .is_wysiwyg = "true";
defparam \e1|n[28] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_4[29]~input (
	.i(stepper_step_in_4[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_4[29]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_4[29]~input .bus_hold = "false";
defparam \stepper_step_in_4[29]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add0~25 (
// Equation(s):
// \e1|Add0~25_sumout  = SUM(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[29]~input_o ) ) + ( GND ) + ( \e1|Add0~22  ))
// \e1|Add0~26  = CARRY(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[29]~input_o ) ) + ( GND ) + ( \e1|Add0~22  ))

	.dataa(!\stepper_step_in_4[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_4[29]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add0~25_sumout ),
	.cout(\e1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add0~25 .extended_lut = "off";
defparam \e1|Add0~25 .lut_mask = 64'h0000FFFF000055AA;
defparam \e1|Add0~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add3~117 (
// Equation(s):
// \e1|Add3~117_sumout  = SUM(( \e1|n [29] ) + ( VCC ) + ( \e1|Add3~114  ))
// \e1|Add3~118  = CARRY(( \e1|n [29] ) + ( VCC ) + ( \e1|Add3~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|n [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add3~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add3~117_sumout ),
	.cout(\e1|Add3~118 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add3~117 .extended_lut = "off";
defparam \e1|Add3~117 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add3~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|n~29 (
// Equation(s):
// \e1|n~29_combout  = (!\e1|signal~q  & (\e1|n [29])) # (\e1|signal~q  & ((\e1|Add3~117_sumout )))

	.dataa(!\e1|signal~q ),
	.datab(!\e1|n [29]),
	.datac(!\e1|Add3~117_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|n~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|n~29 .extended_lut = "off";
defparam \e1|n~29 .lut_mask = 64'h2727272727272727;
defparam \e1|n~29 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|n[29] (
	.clk(\clk~input_o ),
	.d(\e1|Add0~25_sumout ),
	.asdata(\e1|n~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|n [29]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|n[29] .is_wysiwyg = "true";
defparam \e1|n[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Equal1~0 (
// Equation(s):
// \e1|Equal1~0_combout  = ( !\e1|n [28] & ( !\e1|n [29] & ( (!\e1|n [24] & (!\e1|n [25] & (!\e1|n [26] & !\e1|n [27]))) ) ) )

	.dataa(!\e1|n [24]),
	.datab(!\e1|n [25]),
	.datac(!\e1|n [26]),
	.datad(!\e1|n [27]),
	.datae(!\e1|n [28]),
	.dataf(!\e1|n [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|Equal1~0 .extended_lut = "off";
defparam \e1|Equal1~0 .lut_mask = 64'h8000000000000000;
defparam \e1|Equal1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \stepper_step_in_4[30]~input (
	.i(stepper_step_in_4[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stepper_step_in_4[30]~input_o ));
// synopsys translate_off
defparam \stepper_step_in_4[30]~input .bus_hold = "false";
defparam \stepper_step_in_4[30]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add0~53 (
// Equation(s):
// \e1|Add0~53_sumout  = SUM(( !\stepper_step_in_4[31]~input_o  $ (!\stepper_step_in_4[30]~input_o ) ) + ( GND ) + ( \e1|Add0~26  ))

	.dataa(!\stepper_step_in_4[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stepper_step_in_4[30]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add0~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|Add0~53 .extended_lut = "off";
defparam \e1|Add0~53 .lut_mask = 64'h0000FFFF000055AA;
defparam \e1|Add0~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add3~121 (
// Equation(s):
// \e1|Add3~121_sumout  = SUM(( \e1|n [30] ) + ( VCC ) + ( \e1|Add3~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|n [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add3~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add3~121_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|Add3~121 .extended_lut = "off";
defparam \e1|Add3~121 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add3~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|n~30 (
// Equation(s):
// \e1|n~30_combout  = (!\e1|signal~q  & (\e1|n [30])) # (\e1|signal~q  & ((\e1|Add3~121_sumout )))

	.dataa(!\e1|signal~q ),
	.datab(!\e1|n [30]),
	.datac(!\e1|Add3~121_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|n~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|n~30 .extended_lut = "off";
defparam \e1|n~30 .lut_mask = 64'h2727272727272727;
defparam \e1|n~30 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|n[30] (
	.clk(\clk~input_o ),
	.d(\e1|Add0~53_sumout ),
	.asdata(\e1|n~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|n [30]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|n[30] .is_wysiwyg = "true";
defparam \e1|n[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Equal1~1 (
// Equation(s):
// \e1|Equal1~1_combout  = ( !\e1|n [30] & ( (!\e1|n [4] & (!\e1|n [2] & (!\e1|n [1] & !\e1|n [0]))) ) )

	.dataa(!\e1|n [4]),
	.datab(!\e1|n [2]),
	.datac(!\e1|n [1]),
	.datad(!\e1|n [0]),
	.datae(!\e1|n [30]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|Equal1~1 .extended_lut = "off";
defparam \e1|Equal1~1 .lut_mask = 64'h8000000080000000;
defparam \e1|Equal1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Equal1~2 (
// Equation(s):
// \e1|Equal1~2_combout  = ( !\e1|n [6] & ( (!\e1|n [10] & (!\e1|n [9] & (!\e1|n [8] & !\e1|n [7]))) ) )

	.dataa(!\e1|n [10]),
	.datab(!\e1|n [9]),
	.datac(!\e1|n [8]),
	.datad(!\e1|n [7]),
	.datae(!\e1|n [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|Equal1~2 .extended_lut = "off";
defparam \e1|Equal1~2 .lut_mask = 64'h8000000080000000;
defparam \e1|Equal1~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Equal1~3 (
// Equation(s):
// \e1|Equal1~3_combout  = ( !\e1|n [19] & ( (!\e1|n [3] & (!\e1|n [22] & (!\e1|n [21] & !\e1|n [20]))) ) )

	.dataa(!\e1|n [3]),
	.datab(!\e1|n [22]),
	.datac(!\e1|n [21]),
	.datad(!\e1|n [20]),
	.datae(!\e1|n [19]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|Equal1~3 .extended_lut = "off";
defparam \e1|Equal1~3 .lut_mask = 64'h8000000080000000;
defparam \e1|Equal1~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Equal1~4 (
// Equation(s):
// \e1|Equal1~4_combout  = (!\e1|n [17] & (!\e1|n [16] & (!\e1|n [15] & !\e1|n [14])))

	.dataa(!\e1|n [17]),
	.datab(!\e1|n [16]),
	.datac(!\e1|n [15]),
	.datad(!\e1|n [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|Equal1~4 .extended_lut = "off";
defparam \e1|Equal1~4 .lut_mask = 64'h8000800080008000;
defparam \e1|Equal1~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Equal1~5 (
// Equation(s):
// \e1|Equal1~5_combout  = ( \e1|Equal1~4_combout  & ( (!\e1|n [18] & (!\e1|n [13] & (!\e1|n [11] & \e1|Equal1~3_combout ))) ) )

	.dataa(!\e1|n [18]),
	.datab(!\e1|n [13]),
	.datac(!\e1|n [11]),
	.datad(!\e1|Equal1~3_combout ),
	.datae(!\e1|Equal1~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|Equal1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|Equal1~5 .extended_lut = "off";
defparam \e1|Equal1~5 .lut_mask = 64'h0000008000000080;
defparam \e1|Equal1~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Equal1~6 (
// Equation(s):
// \e1|Equal1~6_combout  = ( \e1|Equal1~5_combout  & ( (!\e1|n [5] & (!\e1|n [23] & (\e1|Equal1~1_combout  & \e1|Equal1~2_combout ))) ) )

	.dataa(!\e1|n [5]),
	.datab(!\e1|n [23]),
	.datac(!\e1|Equal1~1_combout ),
	.datad(!\e1|Equal1~2_combout ),
	.datae(!\e1|Equal1~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|Equal1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|Equal1~6 .extended_lut = "off";
defparam \e1|Equal1~6 .lut_mask = 64'h0000000800000008;
defparam \e1|Equal1~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Equal1~7 (
// Equation(s):
// \e1|Equal1~7_combout  = (!\e1|n [12] & (\e1|Equal1~0_combout  & \e1|Equal1~6_combout ))

	.dataa(!\e1|n [12]),
	.datab(!\e1|Equal1~0_combout ),
	.datac(!\e1|Equal1~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|Equal1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|Equal1~7 .extended_lut = "off";
defparam \e1|Equal1~7 .lut_mask = 64'h0202020202020202;
defparam \e1|Equal1~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Equal0~0 (
// Equation(s):
// \e1|Equal0~0_combout  = ( !\stepper_step_in_4[28]~input_o  & ( !\stepper_step_in_4[29]~input_o  & ( (!\stepper_step_in_4[24]~input_o  & (!\stepper_step_in_4[25]~input_o  & (!\stepper_step_in_4[26]~input_o  & !\stepper_step_in_4[27]~input_o ))) ) ) )

	.dataa(!\stepper_step_in_4[24]~input_o ),
	.datab(!\stepper_step_in_4[25]~input_o ),
	.datac(!\stepper_step_in_4[26]~input_o ),
	.datad(!\stepper_step_in_4[27]~input_o ),
	.datae(!\stepper_step_in_4[28]~input_o ),
	.dataf(!\stepper_step_in_4[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|Equal0~0 .extended_lut = "off";
defparam \e1|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \e1|Equal0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Equal0~1 (
// Equation(s):
// \e1|Equal0~1_combout  = ( !\stepper_step_in_4[22]~input_o  & ( !\stepper_step_in_4[23]~input_o  & ( (!\stepper_step_in_4[18]~input_o  & (!\stepper_step_in_4[19]~input_o  & (!\stepper_step_in_4[20]~input_o  & !\stepper_step_in_4[21]~input_o ))) ) ) )

	.dataa(!\stepper_step_in_4[18]~input_o ),
	.datab(!\stepper_step_in_4[19]~input_o ),
	.datac(!\stepper_step_in_4[20]~input_o ),
	.datad(!\stepper_step_in_4[21]~input_o ),
	.datae(!\stepper_step_in_4[22]~input_o ),
	.dataf(!\stepper_step_in_4[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|Equal0~1 .extended_lut = "off";
defparam \e1|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \e1|Equal0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Equal0~2 (
// Equation(s):
// \e1|Equal0~2_combout  = ( !\stepper_step_in_4[16]~input_o  & ( !\stepper_step_in_4[17]~input_o  & ( (!\stepper_step_in_4[12]~input_o  & (!\stepper_step_in_4[13]~input_o  & (!\stepper_step_in_4[14]~input_o  & !\stepper_step_in_4[15]~input_o ))) ) ) )

	.dataa(!\stepper_step_in_4[12]~input_o ),
	.datab(!\stepper_step_in_4[13]~input_o ),
	.datac(!\stepper_step_in_4[14]~input_o ),
	.datad(!\stepper_step_in_4[15]~input_o ),
	.datae(!\stepper_step_in_4[16]~input_o ),
	.dataf(!\stepper_step_in_4[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|Equal0~2 .extended_lut = "off";
defparam \e1|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \e1|Equal0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Equal0~3 (
// Equation(s):
// \e1|Equal0~3_combout  = ( !\stepper_step_in_4[4]~input_o  & ( !\stepper_step_in_4[5]~input_o  & ( (!\stepper_step_in_4[0]~input_o  & (!\stepper_step_in_4[1]~input_o  & (!\stepper_step_in_4[2]~input_o  & !\stepper_step_in_4[3]~input_o ))) ) ) )

	.dataa(!\stepper_step_in_4[0]~input_o ),
	.datab(!\stepper_step_in_4[1]~input_o ),
	.datac(!\stepper_step_in_4[2]~input_o ),
	.datad(!\stepper_step_in_4[3]~input_o ),
	.datae(!\stepper_step_in_4[4]~input_o ),
	.dataf(!\stepper_step_in_4[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|Equal0~3 .extended_lut = "off";
defparam \e1|Equal0~3 .lut_mask = 64'h8000000000000000;
defparam \e1|Equal0~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Equal0~4 (
// Equation(s):
// \e1|Equal0~4_combout  = ( !\stepper_step_in_4[10]~input_o  & ( !\stepper_step_in_4[11]~input_o  & ( (!\stepper_step_in_4[6]~input_o  & (!\stepper_step_in_4[7]~input_o  & (!\stepper_step_in_4[8]~input_o  & !\stepper_step_in_4[9]~input_o ))) ) ) )

	.dataa(!\stepper_step_in_4[6]~input_o ),
	.datab(!\stepper_step_in_4[7]~input_o ),
	.datac(!\stepper_step_in_4[8]~input_o ),
	.datad(!\stepper_step_in_4[9]~input_o ),
	.datae(!\stepper_step_in_4[10]~input_o ),
	.dataf(!\stepper_step_in_4[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|Equal0~4 .extended_lut = "off";
defparam \e1|Equal0~4 .lut_mask = 64'h8000000000000000;
defparam \e1|Equal0~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Equal0~5 (
// Equation(s):
// \e1|Equal0~5_combout  = ( \e1|Equal0~3_combout  & ( \e1|Equal0~4_combout  & ( (!\stepper_step_in_4[30]~input_o  & (\e1|Equal0~0_combout  & (\e1|Equal0~1_combout  & \e1|Equal0~2_combout ))) ) ) )

	.dataa(!\stepper_step_in_4[30]~input_o ),
	.datab(!\e1|Equal0~0_combout ),
	.datac(!\e1|Equal0~1_combout ),
	.datad(!\e1|Equal0~2_combout ),
	.datae(!\e1|Equal0~3_combout ),
	.dataf(!\e1|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|Equal0~5 .extended_lut = "off";
defparam \e1|Equal0~5 .lut_mask = 64'h0000000000000002;
defparam \e1|Equal0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|f~0 (
// Equation(s):
// \e1|f~0_combout  = ((!\e1|stepper_driving_reg~q  & !\e1|Equal0~5_combout )) # (\e1|f~q )

	.dataa(!\e1|stepper_driving_reg~q ),
	.datab(!\e1|f~q ),
	.datac(!\e1|Equal0~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|f~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|f~0 .extended_lut = "off";
defparam \e1|f~0 .lut_mask = 64'hB3B3B3B3B3B3B3B3;
defparam \e1|f~0 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|f (
	.clk(\clk~input_o ),
	.d(\e1|f~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\start_driving~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|f~q ),
	.prn(vcc));
// synopsys translate_off
defparam \e1|f .is_wysiwyg = "true";
defparam \e1|f .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|stepper_step~0 (
// Equation(s):
// \e1|stepper_step~0_combout  = (\start_driving~input_o  & !\e1|f~q )

	.dataa(!\start_driving~input_o ),
	.datab(!\e1|f~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|stepper_step~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|stepper_step~0 .extended_lut = "off";
defparam \e1|stepper_step~0 .lut_mask = 64'h4444444444444444;
defparam \e1|stepper_step~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|stepper_step~2 (
// Equation(s):
// \e1|stepper_step~2_combout  = ( \e1|stepper_step~0_combout  & ( (!\e1|stepper_driving_reg~q  & (((!\e1|Equal0~5_combout )))) # (\e1|stepper_driving_reg~q  & (((\e1|Equal1~7_combout )) # (\e1|Equal2~7_combout ))) ) ) # ( !\e1|stepper_step~0_combout  & ( 
// (\e1|stepper_driving_reg~q  & ((\e1|Equal1~7_combout ) # (\e1|Equal2~7_combout ))) ) )

	.dataa(!\e1|stepper_driving_reg~q ),
	.datab(!\e1|Equal2~7_combout ),
	.datac(!\e1|Equal1~7_combout ),
	.datad(!\e1|Equal0~5_combout ),
	.datae(!\e1|stepper_step~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|stepper_step~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|stepper_step~2 .extended_lut = "off";
defparam \e1|stepper_step~2 .lut_mask = 64'h1515BF151515BF15;
defparam \e1|stepper_step~2 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|n[0] (
	.clk(\clk~input_o ),
	.d(\e1|Add0~49_sumout ),
	.asdata(\e1|n~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|n [0]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|n[0] .is_wysiwyg = "true";
defparam \e1|n[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add3~5 (
// Equation(s):
// \e1|Add3~5_sumout  = SUM(( \e1|n [1] ) + ( VCC ) + ( \e1|Add3~2  ))
// \e1|Add3~6  = CARRY(( \e1|n [1] ) + ( VCC ) + ( \e1|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|n [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add3~5_sumout ),
	.cout(\e1|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add3~5 .extended_lut = "off";
defparam \e1|Add3~5 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add3~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|n~1 (
// Equation(s):
// \e1|n~1_combout  = (!\e1|signal~q  & (\e1|n [1])) # (\e1|signal~q  & ((\e1|Add3~5_sumout )))

	.dataa(!\e1|signal~q ),
	.datab(!\e1|n [1]),
	.datac(!\e1|Add3~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|n~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|n~1 .extended_lut = "off";
defparam \e1|n~1 .lut_mask = 64'h2727272727272727;
defparam \e1|n~1 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|n[1] (
	.clk(\clk~input_o ),
	.d(\e1|Add0~45_sumout ),
	.asdata(\e1|n~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|n [1]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|n[1] .is_wysiwyg = "true";
defparam \e1|n[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add3~9 (
// Equation(s):
// \e1|Add3~9_sumout  = SUM(( \e1|n [2] ) + ( VCC ) + ( \e1|Add3~6  ))
// \e1|Add3~10  = CARRY(( \e1|n [2] ) + ( VCC ) + ( \e1|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|n [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add3~9_sumout ),
	.cout(\e1|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add3~9 .extended_lut = "off";
defparam \e1|Add3~9 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add3~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|n~2 (
// Equation(s):
// \e1|n~2_combout  = (!\e1|signal~q  & (\e1|n [2])) # (\e1|signal~q  & ((\e1|Add3~9_sumout )))

	.dataa(!\e1|signal~q ),
	.datab(!\e1|n [2]),
	.datac(!\e1|Add3~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|n~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|n~2 .extended_lut = "off";
defparam \e1|n~2 .lut_mask = 64'h2727272727272727;
defparam \e1|n~2 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|n[2] (
	.clk(\clk~input_o ),
	.d(\e1|Add0~41_sumout ),
	.asdata(\e1|n~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|n [2]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|n[2] .is_wysiwyg = "true";
defparam \e1|n[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add3~13 (
// Equation(s):
// \e1|Add3~13_sumout  = SUM(( \e1|n [3] ) + ( VCC ) + ( \e1|Add3~10  ))
// \e1|Add3~14  = CARRY(( \e1|n [3] ) + ( VCC ) + ( \e1|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|n [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add3~13_sumout ),
	.cout(\e1|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add3~13 .extended_lut = "off";
defparam \e1|Add3~13 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add3~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|n~3 (
// Equation(s):
// \e1|n~3_combout  = (!\e1|signal~q  & (\e1|n [3])) # (\e1|signal~q  & ((\e1|Add3~13_sumout )))

	.dataa(!\e1|signal~q ),
	.datab(!\e1|n [3]),
	.datac(!\e1|Add3~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|n~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|n~3 .extended_lut = "off";
defparam \e1|n~3 .lut_mask = 64'h2727272727272727;
defparam \e1|n~3 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|n[3] (
	.clk(\clk~input_o ),
	.d(\e1|Add0~89_sumout ),
	.asdata(\e1|n~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|n [3]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|n[3] .is_wysiwyg = "true";
defparam \e1|n[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add3~17 (
// Equation(s):
// \e1|Add3~17_sumout  = SUM(( \e1|n [4] ) + ( VCC ) + ( \e1|Add3~14  ))
// \e1|Add3~18  = CARRY(( \e1|n [4] ) + ( VCC ) + ( \e1|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|n [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add3~17_sumout ),
	.cout(\e1|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add3~17 .extended_lut = "off";
defparam \e1|Add3~17 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add3~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|n~4 (
// Equation(s):
// \e1|n~4_combout  = (!\e1|signal~q  & (\e1|n [4])) # (\e1|signal~q  & ((\e1|Add3~17_sumout )))

	.dataa(!\e1|signal~q ),
	.datab(!\e1|n [4]),
	.datac(!\e1|Add3~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|n~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|n~4 .extended_lut = "off";
defparam \e1|n~4 .lut_mask = 64'h2727272727272727;
defparam \e1|n~4 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|n[4] (
	.clk(\clk~input_o ),
	.d(\e1|Add0~37_sumout ),
	.asdata(\e1|n~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|n [4]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|n[4] .is_wysiwyg = "true";
defparam \e1|n[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add3~21 (
// Equation(s):
// \e1|Add3~21_sumout  = SUM(( \e1|n [5] ) + ( VCC ) + ( \e1|Add3~18  ))
// \e1|Add3~22  = CARRY(( \e1|n [5] ) + ( VCC ) + ( \e1|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|n [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add3~21_sumout ),
	.cout(\e1|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add3~21 .extended_lut = "off";
defparam \e1|Add3~21 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add3~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|n~5 (
// Equation(s):
// \e1|n~5_combout  = (!\e1|signal~q  & (\e1|n [5])) # (\e1|signal~q  & ((\e1|Add3~21_sumout )))

	.dataa(!\e1|signal~q ),
	.datab(!\e1|n [5]),
	.datac(!\e1|Add3~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|n~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|n~5 .extended_lut = "off";
defparam \e1|n~5 .lut_mask = 64'h2727272727272727;
defparam \e1|n~5 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|n[5] (
	.clk(\clk~input_o ),
	.d(\e1|Add0~29_sumout ),
	.asdata(\e1|n~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|n [5]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|n[5] .is_wysiwyg = "true";
defparam \e1|n[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add3~25 (
// Equation(s):
// \e1|Add3~25_sumout  = SUM(( \e1|n [6] ) + ( VCC ) + ( \e1|Add3~22  ))
// \e1|Add3~26  = CARRY(( \e1|n [6] ) + ( VCC ) + ( \e1|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|n [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add3~25_sumout ),
	.cout(\e1|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add3~25 .extended_lut = "off";
defparam \e1|Add3~25 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add3~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|n~6 (
// Equation(s):
// \e1|n~6_combout  = (!\e1|signal~q  & (\e1|n [6])) # (\e1|signal~q  & ((\e1|Add3~25_sumout )))

	.dataa(!\e1|signal~q ),
	.datab(!\e1|n [6]),
	.datac(!\e1|Add3~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|n~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|n~6 .extended_lut = "off";
defparam \e1|n~6 .lut_mask = 64'h2727272727272727;
defparam \e1|n~6 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|n[6] (
	.clk(\clk~input_o ),
	.d(\e1|Add0~73_sumout ),
	.asdata(\e1|n~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|n [6]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|n[6] .is_wysiwyg = "true";
defparam \e1|n[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add3~29 (
// Equation(s):
// \e1|Add3~29_sumout  = SUM(( \e1|n [7] ) + ( VCC ) + ( \e1|Add3~26  ))
// \e1|Add3~30  = CARRY(( \e1|n [7] ) + ( VCC ) + ( \e1|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|n [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add3~29_sumout ),
	.cout(\e1|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add3~29 .extended_lut = "off";
defparam \e1|Add3~29 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add3~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|n~7 (
// Equation(s):
// \e1|n~7_combout  = (!\e1|signal~q  & (\e1|n [7])) # (\e1|signal~q  & ((\e1|Add3~29_sumout )))

	.dataa(!\e1|signal~q ),
	.datab(!\e1|n [7]),
	.datac(!\e1|Add3~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|n~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|n~7 .extended_lut = "off";
defparam \e1|n~7 .lut_mask = 64'h2727272727272727;
defparam \e1|n~7 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|n[7] (
	.clk(\clk~input_o ),
	.d(\e1|Add0~69_sumout ),
	.asdata(\e1|n~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|n [7]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|n[7] .is_wysiwyg = "true";
defparam \e1|n[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add3~33 (
// Equation(s):
// \e1|Add3~33_sumout  = SUM(( \e1|n [8] ) + ( VCC ) + ( \e1|Add3~30  ))
// \e1|Add3~34  = CARRY(( \e1|n [8] ) + ( VCC ) + ( \e1|Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|n [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add3~33_sumout ),
	.cout(\e1|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add3~33 .extended_lut = "off";
defparam \e1|Add3~33 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add3~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|n~8 (
// Equation(s):
// \e1|n~8_combout  = (!\e1|signal~q  & (\e1|n [8])) # (\e1|signal~q  & ((\e1|Add3~33_sumout )))

	.dataa(!\e1|signal~q ),
	.datab(!\e1|n [8]),
	.datac(!\e1|Add3~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|n~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|n~8 .extended_lut = "off";
defparam \e1|n~8 .lut_mask = 64'h2727272727272727;
defparam \e1|n~8 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|n[8] (
	.clk(\clk~input_o ),
	.d(\e1|Add0~65_sumout ),
	.asdata(\e1|n~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|n [8]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|n[8] .is_wysiwyg = "true";
defparam \e1|n[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add3~37 (
// Equation(s):
// \e1|Add3~37_sumout  = SUM(( \e1|n [9] ) + ( VCC ) + ( \e1|Add3~34  ))
// \e1|Add3~38  = CARRY(( \e1|n [9] ) + ( VCC ) + ( \e1|Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|n [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add3~37_sumout ),
	.cout(\e1|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add3~37 .extended_lut = "off";
defparam \e1|Add3~37 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add3~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|n~9 (
// Equation(s):
// \e1|n~9_combout  = (!\e1|signal~q  & (\e1|n [9])) # (\e1|signal~q  & ((\e1|Add3~37_sumout )))

	.dataa(!\e1|signal~q ),
	.datab(!\e1|n [9]),
	.datac(!\e1|Add3~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|n~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|n~9 .extended_lut = "off";
defparam \e1|n~9 .lut_mask = 64'h2727272727272727;
defparam \e1|n~9 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|n[9] (
	.clk(\clk~input_o ),
	.d(\e1|Add0~61_sumout ),
	.asdata(\e1|n~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|n [9]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|n[9] .is_wysiwyg = "true";
defparam \e1|n[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add3~41 (
// Equation(s):
// \e1|Add3~41_sumout  = SUM(( \e1|n [10] ) + ( VCC ) + ( \e1|Add3~38  ))
// \e1|Add3~42  = CARRY(( \e1|n [10] ) + ( VCC ) + ( \e1|Add3~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|n [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add3~41_sumout ),
	.cout(\e1|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add3~41 .extended_lut = "off";
defparam \e1|Add3~41 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add3~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|n~10 (
// Equation(s):
// \e1|n~10_combout  = (!\e1|signal~q  & (\e1|n [10])) # (\e1|signal~q  & ((\e1|Add3~41_sumout )))

	.dataa(!\e1|signal~q ),
	.datab(!\e1|n [10]),
	.datac(!\e1|Add3~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|n~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|n~10 .extended_lut = "off";
defparam \e1|n~10 .lut_mask = 64'h2727272727272727;
defparam \e1|n~10 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|n[10] (
	.clk(\clk~input_o ),
	.d(\e1|Add0~57_sumout ),
	.asdata(\e1|n~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|n [10]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|n[10] .is_wysiwyg = "true";
defparam \e1|n[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add3~45 (
// Equation(s):
// \e1|Add3~45_sumout  = SUM(( \e1|n [11] ) + ( VCC ) + ( \e1|Add3~42  ))
// \e1|Add3~46  = CARRY(( \e1|n [11] ) + ( VCC ) + ( \e1|Add3~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\e1|n [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add3~45_sumout ),
	.cout(\e1|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add3~45 .extended_lut = "off";
defparam \e1|Add3~45 .lut_mask = 64'h00000000000000FF;
defparam \e1|Add3~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|n~11 (
// Equation(s):
// \e1|n~11_combout  = (!\e1|signal~q  & (\e1|n [11])) # (\e1|signal~q  & ((\e1|Add3~45_sumout )))

	.dataa(!\e1|signal~q ),
	.datab(!\e1|n [11]),
	.datac(!\e1|Add3~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|n~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|n~11 .extended_lut = "off";
defparam \e1|n~11 .lut_mask = 64'h2727272727272727;
defparam \e1|n~11 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|n[11] (
	.clk(\clk~input_o ),
	.d(\e1|Add0~85_sumout ),
	.asdata(\e1|n~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|n [11]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|n[11] .is_wysiwyg = "true";
defparam \e1|n[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|n~12 (
// Equation(s):
// \e1|n~12_combout  = (!\e1|signal~q  & (\e1|n [12])) # (\e1|signal~q  & ((\e1|Add3~49_sumout )))

	.dataa(!\e1|signal~q ),
	.datab(!\e1|n [12]),
	.datac(!\e1|Add3~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|n~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|n~12 .extended_lut = "off";
defparam \e1|n~12 .lut_mask = 64'h2727272727272727;
defparam \e1|n~12 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|n[12] (
	.clk(\clk~input_o ),
	.d(\e1|Add0~1_sumout ),
	.asdata(\e1|n~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|n [12]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|n[12] .is_wysiwyg = "true";
defparam \e1|n[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|stepper_driving_reg~0 (
// Equation(s):
// \e1|stepper_driving_reg~0_combout  = ( \e1|Equal0~5_combout  & ( \e1|stepper_step~0_combout  & ( (\e1|stepper_driving_reg~q  & (((!\e1|Equal1~0_combout ) # (!\e1|Equal1~6_combout )) # (\e1|n [12]))) ) ) ) # ( !\e1|Equal0~5_combout  & ( 
// \e1|stepper_step~0_combout  & ( (!\e1|stepper_driving_reg~q ) # (((!\e1|Equal1~0_combout ) # (!\e1|Equal1~6_combout )) # (\e1|n [12])) ) ) ) # ( \e1|Equal0~5_combout  & ( !\e1|stepper_step~0_combout  & ( (\e1|stepper_driving_reg~q  & 
// (((!\e1|Equal1~0_combout ) # (!\e1|Equal1~6_combout )) # (\e1|n [12]))) ) ) ) # ( !\e1|Equal0~5_combout  & ( !\e1|stepper_step~0_combout  & ( (\e1|stepper_driving_reg~q  & (((!\e1|Equal1~0_combout ) # (!\e1|Equal1~6_combout )) # (\e1|n [12]))) ) ) )

	.dataa(!\e1|stepper_driving_reg~q ),
	.datab(!\e1|n [12]),
	.datac(!\e1|Equal1~0_combout ),
	.datad(!\e1|Equal1~6_combout ),
	.datae(!\e1|Equal0~5_combout ),
	.dataf(!\e1|stepper_step~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|stepper_driving_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|stepper_driving_reg~0 .extended_lut = "off";
defparam \e1|stepper_driving_reg~0 .lut_mask = 64'h55515551FFFB5551;
defparam \e1|stepper_driving_reg~0 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|stepper_driving_reg (
	.clk(\clk~input_o ),
	.d(\e1|stepper_driving_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\start_driving~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|stepper_driving_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \e1|stepper_driving_reg .is_wysiwyg = "true";
defparam \e1|stepper_driving_reg .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|signal~0 (
// Equation(s):
// \e1|signal~0_combout  = ( \e1|Equal0~5_combout  & ( \e1|stepper_step~0_combout  & ( (!\e1|stepper_driving_reg~q  & (\e1|signal~q )) # (\e1|stepper_driving_reg~q  & (!\e1|Equal1~7_combout  & (!\e1|signal~q  $ (!\e1|Equal2~7_combout )))) ) ) ) # ( 
// !\e1|Equal0~5_combout  & ( \e1|stepper_step~0_combout  & ( (!\e1|stepper_driving_reg~q ) # ((!\e1|Equal1~7_combout  & (!\e1|signal~q  $ (!\e1|Equal2~7_combout )))) ) ) ) # ( \e1|Equal0~5_combout  & ( !\e1|stepper_step~0_combout  & ( 
// (!\e1|stepper_driving_reg~q  & (\e1|signal~q )) # (\e1|stepper_driving_reg~q  & (!\e1|Equal1~7_combout  & (!\e1|signal~q  $ (!\e1|Equal2~7_combout )))) ) ) ) # ( !\e1|Equal0~5_combout  & ( !\e1|stepper_step~0_combout  & ( (!\e1|stepper_driving_reg~q  & 
// (\e1|signal~q )) # (\e1|stepper_driving_reg~q  & (!\e1|Equal1~7_combout  & (!\e1|signal~q  $ (!\e1|Equal2~7_combout )))) ) ) )

	.dataa(!\e1|signal~q ),
	.datab(!\e1|stepper_driving_reg~q ),
	.datac(!\e1|Equal2~7_combout ),
	.datad(!\e1|Equal1~7_combout ),
	.datae(!\e1|Equal0~5_combout ),
	.dataf(!\e1|stepper_step~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|signal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|signal~0 .extended_lut = "off";
defparam \e1|signal~0 .lut_mask = 64'h56445644DECC5644;
defparam \e1|signal~0 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|signal (
	.clk(\clk~input_o ),
	.d(\e1|signal~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\start_driving~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|signal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \e1|signal .is_wysiwyg = "true";
defparam \e1|signal .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \step_signal_4~0 (
// Equation(s):
// \step_signal_4~0_combout  = (!\start_driving~input_o ) # ((!\e1|signal~q ) # (\start_homing~input_o ))

	.dataa(!\start_driving~input_o ),
	.datab(!\start_homing~input_o ),
	.datac(!\e1|signal~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\step_signal_4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \step_signal_4~0 .extended_lut = "off";
defparam \step_signal_4~0 .lut_mask = 64'hFBFBFBFBFBFBFBFB;
defparam \step_signal_4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add4~5 (
// Equation(s):
// \e1|Add4~5_sumout  = SUM(( (!\e1|signal~q  & (!\e1|n [0])) # (\e1|signal~q  & ((!\e1|Add3~1_sumout ))) ) + ( VCC ) + ( !VCC ))
// \e1|Add4~6  = CARRY(( (!\e1|signal~q  & (!\e1|n [0])) # (\e1|signal~q  & ((!\e1|Add3~1_sumout ))) ) + ( VCC ) + ( !VCC ))

	.dataa(!\e1|signal~q ),
	.datab(gnd),
	.datac(!\e1|n [0]),
	.datad(!\e1|Add3~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add4~5_sumout ),
	.cout(\e1|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add4~5 .extended_lut = "off";
defparam \e1|Add4~5 .lut_mask = 64'h000000000000F5A0;
defparam \e1|Add4~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add4~9 (
// Equation(s):
// \e1|Add4~9_sumout  = SUM(( (!\e1|signal~q  & (!\e1|n [1])) # (\e1|signal~q  & ((!\e1|Add3~5_sumout ))) ) + ( GND ) + ( \e1|Add4~6  ))
// \e1|Add4~10  = CARRY(( (!\e1|signal~q  & (!\e1|n [1])) # (\e1|signal~q  & ((!\e1|Add3~5_sumout ))) ) + ( GND ) + ( \e1|Add4~6  ))

	.dataa(!\e1|signal~q ),
	.datab(gnd),
	.datac(!\e1|n [1]),
	.datad(!\e1|Add3~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add4~9_sumout ),
	.cout(\e1|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add4~9 .extended_lut = "off";
defparam \e1|Add4~9 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \e1|Add4~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add4~13 (
// Equation(s):
// \e1|Add4~13_sumout  = SUM(( (!\e1|signal~q  & (!\e1|n [2])) # (\e1|signal~q  & ((!\e1|Add3~9_sumout ))) ) + ( GND ) + ( \e1|Add4~10  ))
// \e1|Add4~14  = CARRY(( (!\e1|signal~q  & (!\e1|n [2])) # (\e1|signal~q  & ((!\e1|Add3~9_sumout ))) ) + ( GND ) + ( \e1|Add4~10  ))

	.dataa(!\e1|signal~q ),
	.datab(gnd),
	.datac(!\e1|n [2]),
	.datad(!\e1|Add3~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add4~13_sumout ),
	.cout(\e1|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add4~13 .extended_lut = "off";
defparam \e1|Add4~13 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \e1|Add4~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add4~17 (
// Equation(s):
// \e1|Add4~17_sumout  = SUM(( (!\e1|signal~q  & (!\e1|n [3])) # (\e1|signal~q  & ((!\e1|Add3~13_sumout ))) ) + ( GND ) + ( \e1|Add4~14  ))
// \e1|Add4~18  = CARRY(( (!\e1|signal~q  & (!\e1|n [3])) # (\e1|signal~q  & ((!\e1|Add3~13_sumout ))) ) + ( GND ) + ( \e1|Add4~14  ))

	.dataa(!\e1|signal~q ),
	.datab(gnd),
	.datac(!\e1|n [3]),
	.datad(!\e1|Add3~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add4~17_sumout ),
	.cout(\e1|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add4~17 .extended_lut = "off";
defparam \e1|Add4~17 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \e1|Add4~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add4~21 (
// Equation(s):
// \e1|Add4~21_sumout  = SUM(( (!\e1|signal~q  & (!\e1|n [4])) # (\e1|signal~q  & ((!\e1|Add3~17_sumout ))) ) + ( GND ) + ( \e1|Add4~18  ))
// \e1|Add4~22  = CARRY(( (!\e1|signal~q  & (!\e1|n [4])) # (\e1|signal~q  & ((!\e1|Add3~17_sumout ))) ) + ( GND ) + ( \e1|Add4~18  ))

	.dataa(!\e1|signal~q ),
	.datab(gnd),
	.datac(!\e1|n [4]),
	.datad(!\e1|Add3~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add4~21_sumout ),
	.cout(\e1|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add4~21 .extended_lut = "off";
defparam \e1|Add4~21 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \e1|Add4~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add4~25 (
// Equation(s):
// \e1|Add4~25_sumout  = SUM(( (!\e1|signal~q  & (!\e1|n [5])) # (\e1|signal~q  & ((!\e1|Add3~21_sumout ))) ) + ( GND ) + ( \e1|Add4~22  ))
// \e1|Add4~26  = CARRY(( (!\e1|signal~q  & (!\e1|n [5])) # (\e1|signal~q  & ((!\e1|Add3~21_sumout ))) ) + ( GND ) + ( \e1|Add4~22  ))

	.dataa(!\e1|signal~q ),
	.datab(gnd),
	.datac(!\e1|n [5]),
	.datad(!\e1|Add3~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add4~25_sumout ),
	.cout(\e1|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add4~25 .extended_lut = "off";
defparam \e1|Add4~25 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \e1|Add4~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add4~29 (
// Equation(s):
// \e1|Add4~29_sumout  = SUM(( (!\e1|signal~q  & (!\e1|n [6])) # (\e1|signal~q  & ((!\e1|Add3~25_sumout ))) ) + ( GND ) + ( \e1|Add4~26  ))
// \e1|Add4~30  = CARRY(( (!\e1|signal~q  & (!\e1|n [6])) # (\e1|signal~q  & ((!\e1|Add3~25_sumout ))) ) + ( GND ) + ( \e1|Add4~26  ))

	.dataa(!\e1|signal~q ),
	.datab(gnd),
	.datac(!\e1|n [6]),
	.datad(!\e1|Add3~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add4~29_sumout ),
	.cout(\e1|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add4~29 .extended_lut = "off";
defparam \e1|Add4~29 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \e1|Add4~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add4~33 (
// Equation(s):
// \e1|Add4~33_sumout  = SUM(( (!\e1|signal~q  & (!\e1|n [7])) # (\e1|signal~q  & ((!\e1|Add3~29_sumout ))) ) + ( GND ) + ( \e1|Add4~30  ))
// \e1|Add4~34  = CARRY(( (!\e1|signal~q  & (!\e1|n [7])) # (\e1|signal~q  & ((!\e1|Add3~29_sumout ))) ) + ( GND ) + ( \e1|Add4~30  ))

	.dataa(!\e1|signal~q ),
	.datab(gnd),
	.datac(!\e1|n [7]),
	.datad(!\e1|Add3~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add4~33_sumout ),
	.cout(\e1|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add4~33 .extended_lut = "off";
defparam \e1|Add4~33 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \e1|Add4~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add4~37 (
// Equation(s):
// \e1|Add4~37_sumout  = SUM(( (!\e1|signal~q  & (!\e1|n [8])) # (\e1|signal~q  & ((!\e1|Add3~33_sumout ))) ) + ( GND ) + ( \e1|Add4~34  ))
// \e1|Add4~38  = CARRY(( (!\e1|signal~q  & (!\e1|n [8])) # (\e1|signal~q  & ((!\e1|Add3~33_sumout ))) ) + ( GND ) + ( \e1|Add4~34  ))

	.dataa(!\e1|signal~q ),
	.datab(gnd),
	.datac(!\e1|n [8]),
	.datad(!\e1|Add3~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add4~37_sumout ),
	.cout(\e1|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add4~37 .extended_lut = "off";
defparam \e1|Add4~37 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \e1|Add4~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add4~41 (
// Equation(s):
// \e1|Add4~41_sumout  = SUM(( (!\e1|signal~q  & (!\e1|n [9])) # (\e1|signal~q  & ((!\e1|Add3~37_sumout ))) ) + ( GND ) + ( \e1|Add4~38  ))
// \e1|Add4~42  = CARRY(( (!\e1|signal~q  & (!\e1|n [9])) # (\e1|signal~q  & ((!\e1|Add3~37_sumout ))) ) + ( GND ) + ( \e1|Add4~38  ))

	.dataa(!\e1|signal~q ),
	.datab(gnd),
	.datac(!\e1|n [9]),
	.datad(!\e1|Add3~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add4~41_sumout ),
	.cout(\e1|Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add4~41 .extended_lut = "off";
defparam \e1|Add4~41 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \e1|Add4~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add4~45 (
// Equation(s):
// \e1|Add4~45_sumout  = SUM(( (!\e1|signal~q  & (!\e1|n [10])) # (\e1|signal~q  & ((!\e1|Add3~41_sumout ))) ) + ( GND ) + ( \e1|Add4~42  ))
// \e1|Add4~46  = CARRY(( (!\e1|signal~q  & (!\e1|n [10])) # (\e1|signal~q  & ((!\e1|Add3~41_sumout ))) ) + ( GND ) + ( \e1|Add4~42  ))

	.dataa(!\e1|signal~q ),
	.datab(gnd),
	.datac(!\e1|n [10]),
	.datad(!\e1|Add3~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add4~45_sumout ),
	.cout(\e1|Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add4~45 .extended_lut = "off";
defparam \e1|Add4~45 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \e1|Add4~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add4~49 (
// Equation(s):
// \e1|Add4~49_sumout  = SUM(( (!\e1|signal~q  & (!\e1|n [11])) # (\e1|signal~q  & ((!\e1|Add3~45_sumout ))) ) + ( GND ) + ( \e1|Add4~46  ))
// \e1|Add4~50  = CARRY(( (!\e1|signal~q  & (!\e1|n [11])) # (\e1|signal~q  & ((!\e1|Add3~45_sumout ))) ) + ( GND ) + ( \e1|Add4~46  ))

	.dataa(!\e1|signal~q ),
	.datab(gnd),
	.datac(!\e1|n [11]),
	.datad(!\e1|Add3~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add4~49_sumout ),
	.cout(\e1|Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add4~49 .extended_lut = "off";
defparam \e1|Add4~49 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \e1|Add4~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add4~53 (
// Equation(s):
// \e1|Add4~53_sumout  = SUM(( (!\e1|signal~q  & (!\e1|n [12])) # (\e1|signal~q  & ((!\e1|Add3~49_sumout ))) ) + ( GND ) + ( \e1|Add4~50  ))
// \e1|Add4~54  = CARRY(( (!\e1|signal~q  & (!\e1|n [12])) # (\e1|signal~q  & ((!\e1|Add3~49_sumout ))) ) + ( GND ) + ( \e1|Add4~50  ))

	.dataa(!\e1|signal~q ),
	.datab(gnd),
	.datac(!\e1|n [12]),
	.datad(!\e1|Add3~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add4~53_sumout ),
	.cout(\e1|Add4~54 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add4~53 .extended_lut = "off";
defparam \e1|Add4~53 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \e1|Add4~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add4~57 (
// Equation(s):
// \e1|Add4~57_sumout  = SUM(( (!\e1|signal~q  & (!\e1|n [13])) # (\e1|signal~q  & ((!\e1|Add3~53_sumout ))) ) + ( GND ) + ( \e1|Add4~54  ))
// \e1|Add4~58  = CARRY(( (!\e1|signal~q  & (!\e1|n [13])) # (\e1|signal~q  & ((!\e1|Add3~53_sumout ))) ) + ( GND ) + ( \e1|Add4~54  ))

	.dataa(!\e1|signal~q ),
	.datab(gnd),
	.datac(!\e1|n [13]),
	.datad(!\e1|Add3~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add4~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add4~57_sumout ),
	.cout(\e1|Add4~58 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add4~57 .extended_lut = "off";
defparam \e1|Add4~57 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \e1|Add4~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add4~61 (
// Equation(s):
// \e1|Add4~61_sumout  = SUM(( (!\e1|signal~q  & (!\e1|n [14])) # (\e1|signal~q  & ((!\e1|Add3~57_sumout ))) ) + ( GND ) + ( \e1|Add4~58  ))
// \e1|Add4~62  = CARRY(( (!\e1|signal~q  & (!\e1|n [14])) # (\e1|signal~q  & ((!\e1|Add3~57_sumout ))) ) + ( GND ) + ( \e1|Add4~58  ))

	.dataa(!\e1|signal~q ),
	.datab(gnd),
	.datac(!\e1|n [14]),
	.datad(!\e1|Add3~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add4~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add4~61_sumout ),
	.cout(\e1|Add4~62 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add4~61 .extended_lut = "off";
defparam \e1|Add4~61 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \e1|Add4~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add4~65 (
// Equation(s):
// \e1|Add4~65_sumout  = SUM(( (!\e1|signal~q  & (!\e1|n [15])) # (\e1|signal~q  & ((!\e1|Add3~61_sumout ))) ) + ( GND ) + ( \e1|Add4~62  ))
// \e1|Add4~66  = CARRY(( (!\e1|signal~q  & (!\e1|n [15])) # (\e1|signal~q  & ((!\e1|Add3~61_sumout ))) ) + ( GND ) + ( \e1|Add4~62  ))

	.dataa(!\e1|signal~q ),
	.datab(gnd),
	.datac(!\e1|n [15]),
	.datad(!\e1|Add3~61_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add4~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add4~65_sumout ),
	.cout(\e1|Add4~66 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add4~65 .extended_lut = "off";
defparam \e1|Add4~65 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \e1|Add4~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add4~69 (
// Equation(s):
// \e1|Add4~69_sumout  = SUM(( (!\e1|signal~q  & (!\e1|n [16])) # (\e1|signal~q  & ((!\e1|Add3~65_sumout ))) ) + ( GND ) + ( \e1|Add4~66  ))
// \e1|Add4~70  = CARRY(( (!\e1|signal~q  & (!\e1|n [16])) # (\e1|signal~q  & ((!\e1|Add3~65_sumout ))) ) + ( GND ) + ( \e1|Add4~66  ))

	.dataa(!\e1|signal~q ),
	.datab(gnd),
	.datac(!\e1|n [16]),
	.datad(!\e1|Add3~65_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add4~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add4~69_sumout ),
	.cout(\e1|Add4~70 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add4~69 .extended_lut = "off";
defparam \e1|Add4~69 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \e1|Add4~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add4~73 (
// Equation(s):
// \e1|Add4~73_sumout  = SUM(( (!\e1|signal~q  & (!\e1|n [17])) # (\e1|signal~q  & ((!\e1|Add3~69_sumout ))) ) + ( GND ) + ( \e1|Add4~70  ))
// \e1|Add4~74  = CARRY(( (!\e1|signal~q  & (!\e1|n [17])) # (\e1|signal~q  & ((!\e1|Add3~69_sumout ))) ) + ( GND ) + ( \e1|Add4~70  ))

	.dataa(!\e1|signal~q ),
	.datab(gnd),
	.datac(!\e1|n [17]),
	.datad(!\e1|Add3~69_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add4~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add4~73_sumout ),
	.cout(\e1|Add4~74 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add4~73 .extended_lut = "off";
defparam \e1|Add4~73 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \e1|Add4~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add4~77 (
// Equation(s):
// \e1|Add4~77_sumout  = SUM(( (!\e1|signal~q  & (!\e1|n [18])) # (\e1|signal~q  & ((!\e1|Add3~73_sumout ))) ) + ( GND ) + ( \e1|Add4~74  ))
// \e1|Add4~78  = CARRY(( (!\e1|signal~q  & (!\e1|n [18])) # (\e1|signal~q  & ((!\e1|Add3~73_sumout ))) ) + ( GND ) + ( \e1|Add4~74  ))

	.dataa(!\e1|signal~q ),
	.datab(gnd),
	.datac(!\e1|n [18]),
	.datad(!\e1|Add3~73_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add4~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add4~77_sumout ),
	.cout(\e1|Add4~78 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add4~77 .extended_lut = "off";
defparam \e1|Add4~77 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \e1|Add4~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add4~81 (
// Equation(s):
// \e1|Add4~81_sumout  = SUM(( (!\e1|signal~q  & (!\e1|n [19])) # (\e1|signal~q  & ((!\e1|Add3~77_sumout ))) ) + ( GND ) + ( \e1|Add4~78  ))
// \e1|Add4~82  = CARRY(( (!\e1|signal~q  & (!\e1|n [19])) # (\e1|signal~q  & ((!\e1|Add3~77_sumout ))) ) + ( GND ) + ( \e1|Add4~78  ))

	.dataa(!\e1|signal~q ),
	.datab(gnd),
	.datac(!\e1|n [19]),
	.datad(!\e1|Add3~77_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add4~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add4~81_sumout ),
	.cout(\e1|Add4~82 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add4~81 .extended_lut = "off";
defparam \e1|Add4~81 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \e1|Add4~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add4~85 (
// Equation(s):
// \e1|Add4~85_sumout  = SUM(( (!\e1|signal~q  & (!\e1|n [20])) # (\e1|signal~q  & ((!\e1|Add3~81_sumout ))) ) + ( GND ) + ( \e1|Add4~82  ))
// \e1|Add4~86  = CARRY(( (!\e1|signal~q  & (!\e1|n [20])) # (\e1|signal~q  & ((!\e1|Add3~81_sumout ))) ) + ( GND ) + ( \e1|Add4~82  ))

	.dataa(!\e1|signal~q ),
	.datab(gnd),
	.datac(!\e1|n [20]),
	.datad(!\e1|Add3~81_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add4~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add4~85_sumout ),
	.cout(\e1|Add4~86 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add4~85 .extended_lut = "off";
defparam \e1|Add4~85 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \e1|Add4~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add4~89 (
// Equation(s):
// \e1|Add4~89_sumout  = SUM(( (!\e1|signal~q  & (!\e1|n [21])) # (\e1|signal~q  & ((!\e1|Add3~85_sumout ))) ) + ( GND ) + ( \e1|Add4~86  ))
// \e1|Add4~90  = CARRY(( (!\e1|signal~q  & (!\e1|n [21])) # (\e1|signal~q  & ((!\e1|Add3~85_sumout ))) ) + ( GND ) + ( \e1|Add4~86  ))

	.dataa(!\e1|signal~q ),
	.datab(gnd),
	.datac(!\e1|n [21]),
	.datad(!\e1|Add3~85_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add4~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add4~89_sumout ),
	.cout(\e1|Add4~90 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add4~89 .extended_lut = "off";
defparam \e1|Add4~89 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \e1|Add4~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add4~93 (
// Equation(s):
// \e1|Add4~93_sumout  = SUM(( (!\e1|signal~q  & (!\e1|n [22])) # (\e1|signal~q  & ((!\e1|Add3~89_sumout ))) ) + ( GND ) + ( \e1|Add4~90  ))
// \e1|Add4~94  = CARRY(( (!\e1|signal~q  & (!\e1|n [22])) # (\e1|signal~q  & ((!\e1|Add3~89_sumout ))) ) + ( GND ) + ( \e1|Add4~90  ))

	.dataa(!\e1|signal~q ),
	.datab(gnd),
	.datac(!\e1|n [22]),
	.datad(!\e1|Add3~89_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add4~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add4~93_sumout ),
	.cout(\e1|Add4~94 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add4~93 .extended_lut = "off";
defparam \e1|Add4~93 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \e1|Add4~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add4~97 (
// Equation(s):
// \e1|Add4~97_sumout  = SUM(( (!\e1|signal~q  & (!\e1|n [23])) # (\e1|signal~q  & ((!\e1|Add3~93_sumout ))) ) + ( GND ) + ( \e1|Add4~94  ))
// \e1|Add4~98  = CARRY(( (!\e1|signal~q  & (!\e1|n [23])) # (\e1|signal~q  & ((!\e1|Add3~93_sumout ))) ) + ( GND ) + ( \e1|Add4~94  ))

	.dataa(!\e1|signal~q ),
	.datab(gnd),
	.datac(!\e1|n [23]),
	.datad(!\e1|Add3~93_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add4~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add4~97_sumout ),
	.cout(\e1|Add4~98 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add4~97 .extended_lut = "off";
defparam \e1|Add4~97 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \e1|Add4~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add4~101 (
// Equation(s):
// \e1|Add4~101_sumout  = SUM(( (!\e1|signal~q  & (!\e1|n [24])) # (\e1|signal~q  & ((!\e1|Add3~97_sumout ))) ) + ( GND ) + ( \e1|Add4~98  ))
// \e1|Add4~102  = CARRY(( (!\e1|signal~q  & (!\e1|n [24])) # (\e1|signal~q  & ((!\e1|Add3~97_sumout ))) ) + ( GND ) + ( \e1|Add4~98  ))

	.dataa(!\e1|signal~q ),
	.datab(gnd),
	.datac(!\e1|n [24]),
	.datad(!\e1|Add3~97_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add4~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add4~101_sumout ),
	.cout(\e1|Add4~102 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add4~101 .extended_lut = "off";
defparam \e1|Add4~101 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \e1|Add4~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add4~105 (
// Equation(s):
// \e1|Add4~105_sumout  = SUM(( (!\e1|signal~q  & (!\e1|n [25])) # (\e1|signal~q  & ((!\e1|Add3~101_sumout ))) ) + ( GND ) + ( \e1|Add4~102  ))
// \e1|Add4~106  = CARRY(( (!\e1|signal~q  & (!\e1|n [25])) # (\e1|signal~q  & ((!\e1|Add3~101_sumout ))) ) + ( GND ) + ( \e1|Add4~102  ))

	.dataa(!\e1|signal~q ),
	.datab(gnd),
	.datac(!\e1|n [25]),
	.datad(!\e1|Add3~101_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add4~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add4~105_sumout ),
	.cout(\e1|Add4~106 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add4~105 .extended_lut = "off";
defparam \e1|Add4~105 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \e1|Add4~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add4~109 (
// Equation(s):
// \e1|Add4~109_sumout  = SUM(( (!\e1|signal~q  & (!\e1|n [26])) # (\e1|signal~q  & ((!\e1|Add3~105_sumout ))) ) + ( GND ) + ( \e1|Add4~106  ))
// \e1|Add4~110  = CARRY(( (!\e1|signal~q  & (!\e1|n [26])) # (\e1|signal~q  & ((!\e1|Add3~105_sumout ))) ) + ( GND ) + ( \e1|Add4~106  ))

	.dataa(!\e1|signal~q ),
	.datab(gnd),
	.datac(!\e1|n [26]),
	.datad(!\e1|Add3~105_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add4~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add4~109_sumout ),
	.cout(\e1|Add4~110 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add4~109 .extended_lut = "off";
defparam \e1|Add4~109 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \e1|Add4~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add4~113 (
// Equation(s):
// \e1|Add4~113_sumout  = SUM(( (!\e1|signal~q  & (!\e1|n [27])) # (\e1|signal~q  & ((!\e1|Add3~109_sumout ))) ) + ( GND ) + ( \e1|Add4~110  ))
// \e1|Add4~114  = CARRY(( (!\e1|signal~q  & (!\e1|n [27])) # (\e1|signal~q  & ((!\e1|Add3~109_sumout ))) ) + ( GND ) + ( \e1|Add4~110  ))

	.dataa(!\e1|signal~q ),
	.datab(gnd),
	.datac(!\e1|n [27]),
	.datad(!\e1|Add3~109_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add4~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add4~113_sumout ),
	.cout(\e1|Add4~114 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add4~113 .extended_lut = "off";
defparam \e1|Add4~113 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \e1|Add4~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add4~117 (
// Equation(s):
// \e1|Add4~117_sumout  = SUM(( (!\e1|signal~q  & (!\e1|n [28])) # (\e1|signal~q  & ((!\e1|Add3~113_sumout ))) ) + ( GND ) + ( \e1|Add4~114  ))
// \e1|Add4~118  = CARRY(( (!\e1|signal~q  & (!\e1|n [28])) # (\e1|signal~q  & ((!\e1|Add3~113_sumout ))) ) + ( GND ) + ( \e1|Add4~114  ))

	.dataa(!\e1|signal~q ),
	.datab(gnd),
	.datac(!\e1|n [28]),
	.datad(!\e1|Add3~113_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add4~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add4~117_sumout ),
	.cout(\e1|Add4~118 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add4~117 .extended_lut = "off";
defparam \e1|Add4~117 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \e1|Add4~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add4~121 (
// Equation(s):
// \e1|Add4~121_sumout  = SUM(( (!\e1|signal~q  & (!\e1|n [29])) # (\e1|signal~q  & ((!\e1|Add3~117_sumout ))) ) + ( GND ) + ( \e1|Add4~118  ))
// \e1|Add4~122  = CARRY(( (!\e1|signal~q  & (!\e1|n [29])) # (\e1|signal~q  & ((!\e1|Add3~117_sumout ))) ) + ( GND ) + ( \e1|Add4~118  ))

	.dataa(!\e1|signal~q ),
	.datab(gnd),
	.datac(!\e1|n [29]),
	.datad(!\e1|Add3~117_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add4~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add4~121_sumout ),
	.cout(\e1|Add4~122 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add4~121 .extended_lut = "off";
defparam \e1|Add4~121 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \e1|Add4~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add4~125 (
// Equation(s):
// \e1|Add4~125_sumout  = SUM(( (!\e1|signal~q  & (!\e1|n [30])) # (\e1|signal~q  & ((!\e1|Add3~121_sumout ))) ) + ( GND ) + ( \e1|Add4~122  ))
// \e1|Add4~126  = CARRY(( (!\e1|signal~q  & (!\e1|n [30])) # (\e1|signal~q  & ((!\e1|Add3~121_sumout ))) ) + ( GND ) + ( \e1|Add4~122  ))

	.dataa(!\e1|signal~q ),
	.datab(gnd),
	.datac(!\e1|n [30]),
	.datad(!\e1|Add3~121_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add4~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add4~125_sumout ),
	.cout(\e1|Add4~126 ),
	.shareout());
// synopsys translate_off
defparam \e1|Add4~125 .extended_lut = "off";
defparam \e1|Add4~125 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \e1|Add4~125 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|Add4~1 (
// Equation(s):
// \e1|Add4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \e1|Add4~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\e1|Add4~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\e1|Add4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|Add4~1 .extended_lut = "off";
defparam \e1|Add4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \e1|Add4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \e1|stepper_step~1 (
// Equation(s):
// \e1|stepper_step~1_combout  = (\e1|stepper_step [31] & \e1|Add4~1_sumout )

	.dataa(!\e1|stepper_step [31]),
	.datab(!\e1|Add4~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|stepper_step~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|stepper_step~1 .extended_lut = "off";
defparam \e1|stepper_step~1 .lut_mask = 64'h1111111111111111;
defparam \e1|stepper_step~1 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|stepper_step[31] (
	.clk(\clk~input_o ),
	.d(\e1|stepper_step~1_combout ),
	.asdata(\stepper_step_in_4[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|stepper_step [31]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|stepper_step[31] .is_wysiwyg = "true";
defparam \e1|stepper_step[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \dir_4~0 (
// Equation(s):
// \dir_4~0_combout  = (!\start_driving~input_o ) # ((!\e1|stepper_step [31]) # (\start_homing~input_o ))

	.dataa(!\start_driving~input_o ),
	.datab(!\start_homing~input_o ),
	.datac(!\e1|stepper_step [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dir_4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dir_4~0 .extended_lut = "off";
defparam \dir_4~0 .lut_mask = 64'hFBFBFBFBFBFBFBFB;
defparam \dir_4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \steppers_driving~0 (
// Equation(s):
// \steppers_driving~0_combout  = (!\z|stepper_driving_reg~q  & (!\e1|stepper_driving_reg~q  & (!\corexy|stepper_driving_reg_2~q  & !\corexy|stepper_driving_reg_1~q )))

	.dataa(!\z|stepper_driving_reg~q ),
	.datab(!\e1|stepper_driving_reg~q ),
	.datac(!\corexy|stepper_driving_reg_2~q ),
	.datad(!\corexy|stepper_driving_reg_1~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\steppers_driving~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \steppers_driving~0 .extended_lut = "off";
defparam \steppers_driving~0 .lut_mask = 64'h8000800080008000;
defparam \steppers_driving~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \steppers_driving~1 (
// Equation(s):
// \steppers_driving~1_combout  = ( \home|m1[15]~0_combout  & ( (!\start_driving~input_o  & (\start_homing~input_o  & ((!\home|always0~0_combout )))) # (\start_driving~input_o  & (!\start_homing~input_o  & (!\steppers_driving~0_combout ))) ) ) # ( 
// !\home|m1[15]~0_combout  & ( (!\start_driving~input_o  & (\start_homing~input_o )) # (\start_driving~input_o  & (!\start_homing~input_o  & !\steppers_driving~0_combout )) ) )

	.dataa(!\start_driving~input_o ),
	.datab(!\start_homing~input_o ),
	.datac(!\steppers_driving~0_combout ),
	.datad(!\home|always0~0_combout ),
	.datae(!\home|m1[15]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\steppers_driving~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \steppers_driving~1 .extended_lut = "off";
defparam \steppers_driving~1 .lut_mask = 64'h6262624062626240;
defparam \steppers_driving~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add9~1 (
// Equation(s):
// \corexy|Add9~1_sumout  = SUM(( (!\corexy|signal_1~q  & (!\corexy|n_1 [0])) # (\corexy|signal_1~q  & ((!\corexy|Add8~1_sumout ))) ) + ( VCC ) + ( !VCC ))
// \corexy|Add9~2  = CARRY(( (!\corexy|signal_1~q  & (!\corexy|n_1 [0])) # (\corexy|signal_1~q  & ((!\corexy|Add8~1_sumout ))) ) + ( VCC ) + ( !VCC ))

	.dataa(!\corexy|signal_1~q ),
	.datab(gnd),
	.datac(!\corexy|n_1 [0]),
	.datad(!\corexy|Add8~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add9~1_sumout ),
	.cout(\corexy|Add9~2 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add9~1 .extended_lut = "off";
defparam \corexy|Add9~1 .lut_mask = 64'h000000000000F5A0;
defparam \corexy|Add9~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_1~0 (
// Equation(s):
// \corexy|stepper_step_1~0_combout  = (!\corexy|direction_1~q  & ((\corexy|n_1~0_combout ))) # (\corexy|direction_1~q  & (\corexy|Add9~1_sumout ))

	.dataa(!\corexy|direction_1~q ),
	.datab(!\corexy|Add9~1_sumout ),
	.datac(!\corexy|n_1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_1~0 .extended_lut = "off";
defparam \corexy|stepper_step_1~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_1[0] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_1[0]~input_o ),
	.asdata(\corexy|stepper_step_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_1[0] .is_wysiwyg = "true";
defparam \corexy|stepper_step_1[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add9~5 (
// Equation(s):
// \corexy|Add9~5_sumout  = SUM(( (!\corexy|signal_1~q  & (!\corexy|n_1 [1])) # (\corexy|signal_1~q  & ((!\corexy|Add8~5_sumout ))) ) + ( GND ) + ( \corexy|Add9~2  ))
// \corexy|Add9~6  = CARRY(( (!\corexy|signal_1~q  & (!\corexy|n_1 [1])) # (\corexy|signal_1~q  & ((!\corexy|Add8~5_sumout ))) ) + ( GND ) + ( \corexy|Add9~2  ))

	.dataa(!\corexy|signal_1~q ),
	.datab(gnd),
	.datac(!\corexy|n_1 [1]),
	.datad(!\corexy|Add8~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add9~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add9~5_sumout ),
	.cout(\corexy|Add9~6 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add9~5 .extended_lut = "off";
defparam \corexy|Add9~5 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add9~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_1~3 (
// Equation(s):
// \corexy|stepper_step_1~3_combout  = (!\corexy|direction_1~q  & ((\corexy|n_1~1_combout ))) # (\corexy|direction_1~q  & (\corexy|Add9~5_sumout ))

	.dataa(!\corexy|direction_1~q ),
	.datab(!\corexy|Add9~5_sumout ),
	.datac(!\corexy|n_1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_1~3 .extended_lut = "off";
defparam \corexy|stepper_step_1~3 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_1~3 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_1[1] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_1[1]~input_o ),
	.asdata(\corexy|stepper_step_1~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_1[1] .is_wysiwyg = "true";
defparam \corexy|stepper_step_1[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add9~9 (
// Equation(s):
// \corexy|Add9~9_sumout  = SUM(( (!\corexy|signal_1~q  & (!\corexy|n_1 [2])) # (\corexy|signal_1~q  & ((!\corexy|Add8~9_sumout ))) ) + ( GND ) + ( \corexy|Add9~6  ))
// \corexy|Add9~10  = CARRY(( (!\corexy|signal_1~q  & (!\corexy|n_1 [2])) # (\corexy|signal_1~q  & ((!\corexy|Add8~9_sumout ))) ) + ( GND ) + ( \corexy|Add9~6  ))

	.dataa(!\corexy|signal_1~q ),
	.datab(gnd),
	.datac(!\corexy|n_1 [2]),
	.datad(!\corexy|Add8~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add9~9_sumout ),
	.cout(\corexy|Add9~10 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add9~9 .extended_lut = "off";
defparam \corexy|Add9~9 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add9~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_1~4 (
// Equation(s):
// \corexy|stepper_step_1~4_combout  = (!\corexy|direction_1~q  & ((\corexy|n_1~2_combout ))) # (\corexy|direction_1~q  & (\corexy|Add9~9_sumout ))

	.dataa(!\corexy|direction_1~q ),
	.datab(!\corexy|Add9~9_sumout ),
	.datac(!\corexy|n_1~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_1~4 .extended_lut = "off";
defparam \corexy|stepper_step_1~4 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_1~4 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_1[2] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_1[2]~input_o ),
	.asdata(\corexy|stepper_step_1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_1[2] .is_wysiwyg = "true";
defparam \corexy|stepper_step_1[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add9~13 (
// Equation(s):
// \corexy|Add9~13_sumout  = SUM(( (!\corexy|signal_1~q  & (!\corexy|n_1 [3])) # (\corexy|signal_1~q  & ((!\corexy|Add8~13_sumout ))) ) + ( GND ) + ( \corexy|Add9~10  ))
// \corexy|Add9~14  = CARRY(( (!\corexy|signal_1~q  & (!\corexy|n_1 [3])) # (\corexy|signal_1~q  & ((!\corexy|Add8~13_sumout ))) ) + ( GND ) + ( \corexy|Add9~10  ))

	.dataa(!\corexy|signal_1~q ),
	.datab(gnd),
	.datac(!\corexy|n_1 [3]),
	.datad(!\corexy|Add8~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add9~13_sumout ),
	.cout(\corexy|Add9~14 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add9~13 .extended_lut = "off";
defparam \corexy|Add9~13 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add9~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_1~5 (
// Equation(s):
// \corexy|stepper_step_1~5_combout  = (!\corexy|direction_1~q  & ((\corexy|n_1~3_combout ))) # (\corexy|direction_1~q  & (\corexy|Add9~13_sumout ))

	.dataa(!\corexy|direction_1~q ),
	.datab(!\corexy|Add9~13_sumout ),
	.datac(!\corexy|n_1~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_1~5 .extended_lut = "off";
defparam \corexy|stepper_step_1~5 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_1~5 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_1[3] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_1[3]~input_o ),
	.asdata(\corexy|stepper_step_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_1[3] .is_wysiwyg = "true";
defparam \corexy|stepper_step_1[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add9~17 (
// Equation(s):
// \corexy|Add9~17_sumout  = SUM(( (!\corexy|signal_1~q  & (!\corexy|n_1 [4])) # (\corexy|signal_1~q  & ((!\corexy|Add8~17_sumout ))) ) + ( GND ) + ( \corexy|Add9~14  ))
// \corexy|Add9~18  = CARRY(( (!\corexy|signal_1~q  & (!\corexy|n_1 [4])) # (\corexy|signal_1~q  & ((!\corexy|Add8~17_sumout ))) ) + ( GND ) + ( \corexy|Add9~14  ))

	.dataa(!\corexy|signal_1~q ),
	.datab(gnd),
	.datac(!\corexy|n_1 [4]),
	.datad(!\corexy|Add8~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add9~17_sumout ),
	.cout(\corexy|Add9~18 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add9~17 .extended_lut = "off";
defparam \corexy|Add9~17 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add9~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_1~6 (
// Equation(s):
// \corexy|stepper_step_1~6_combout  = (!\corexy|direction_1~q  & ((\corexy|n_1~4_combout ))) # (\corexy|direction_1~q  & (\corexy|Add9~17_sumout ))

	.dataa(!\corexy|direction_1~q ),
	.datab(!\corexy|Add9~17_sumout ),
	.datac(!\corexy|n_1~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_1~6 .extended_lut = "off";
defparam \corexy|stepper_step_1~6 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_1~6 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_1[4] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_1[4]~input_o ),
	.asdata(\corexy|stepper_step_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_1[4] .is_wysiwyg = "true";
defparam \corexy|stepper_step_1[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add9~21 (
// Equation(s):
// \corexy|Add9~21_sumout  = SUM(( (!\corexy|signal_1~q  & (!\corexy|n_1 [5])) # (\corexy|signal_1~q  & ((!\corexy|Add8~21_sumout ))) ) + ( GND ) + ( \corexy|Add9~18  ))
// \corexy|Add9~22  = CARRY(( (!\corexy|signal_1~q  & (!\corexy|n_1 [5])) # (\corexy|signal_1~q  & ((!\corexy|Add8~21_sumout ))) ) + ( GND ) + ( \corexy|Add9~18  ))

	.dataa(!\corexy|signal_1~q ),
	.datab(gnd),
	.datac(!\corexy|n_1 [5]),
	.datad(!\corexy|Add8~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add9~21_sumout ),
	.cout(\corexy|Add9~22 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add9~21 .extended_lut = "off";
defparam \corexy|Add9~21 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add9~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_1~7 (
// Equation(s):
// \corexy|stepper_step_1~7_combout  = (!\corexy|direction_1~q  & ((\corexy|n_1~5_combout ))) # (\corexy|direction_1~q  & (\corexy|Add9~21_sumout ))

	.dataa(!\corexy|direction_1~q ),
	.datab(!\corexy|Add9~21_sumout ),
	.datac(!\corexy|n_1~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_1~7 .extended_lut = "off";
defparam \corexy|stepper_step_1~7 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_1~7 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_1[5] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_1[5]~input_o ),
	.asdata(\corexy|stepper_step_1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_1[5] .is_wysiwyg = "true";
defparam \corexy|stepper_step_1[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add9~25 (
// Equation(s):
// \corexy|Add9~25_sumout  = SUM(( (!\corexy|signal_1~q  & (!\corexy|n_1 [6])) # (\corexy|signal_1~q  & ((!\corexy|Add8~25_sumout ))) ) + ( GND ) + ( \corexy|Add9~22  ))
// \corexy|Add9~26  = CARRY(( (!\corexy|signal_1~q  & (!\corexy|n_1 [6])) # (\corexy|signal_1~q  & ((!\corexy|Add8~25_sumout ))) ) + ( GND ) + ( \corexy|Add9~22  ))

	.dataa(!\corexy|signal_1~q ),
	.datab(gnd),
	.datac(!\corexy|n_1 [6]),
	.datad(!\corexy|Add8~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add9~25_sumout ),
	.cout(\corexy|Add9~26 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add9~25 .extended_lut = "off";
defparam \corexy|Add9~25 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add9~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_1~8 (
// Equation(s):
// \corexy|stepper_step_1~8_combout  = (!\corexy|direction_1~q  & ((\corexy|n_1~6_combout ))) # (\corexy|direction_1~q  & (\corexy|Add9~25_sumout ))

	.dataa(!\corexy|direction_1~q ),
	.datab(!\corexy|Add9~25_sumout ),
	.datac(!\corexy|n_1~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_1~8 .extended_lut = "off";
defparam \corexy|stepper_step_1~8 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_1~8 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_1[6] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_1[6]~input_o ),
	.asdata(\corexy|stepper_step_1~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_1[6] .is_wysiwyg = "true";
defparam \corexy|stepper_step_1[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add9~29 (
// Equation(s):
// \corexy|Add9~29_sumout  = SUM(( (!\corexy|signal_1~q  & (!\corexy|n_1 [7])) # (\corexy|signal_1~q  & ((!\corexy|Add8~29_sumout ))) ) + ( GND ) + ( \corexy|Add9~26  ))
// \corexy|Add9~30  = CARRY(( (!\corexy|signal_1~q  & (!\corexy|n_1 [7])) # (\corexy|signal_1~q  & ((!\corexy|Add8~29_sumout ))) ) + ( GND ) + ( \corexy|Add9~26  ))

	.dataa(!\corexy|signal_1~q ),
	.datab(gnd),
	.datac(!\corexy|n_1 [7]),
	.datad(!\corexy|Add8~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add9~29_sumout ),
	.cout(\corexy|Add9~30 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add9~29 .extended_lut = "off";
defparam \corexy|Add9~29 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add9~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_1~9 (
// Equation(s):
// \corexy|stepper_step_1~9_combout  = (!\corexy|direction_1~q  & ((\corexy|n_1~7_combout ))) # (\corexy|direction_1~q  & (\corexy|Add9~29_sumout ))

	.dataa(!\corexy|direction_1~q ),
	.datab(!\corexy|Add9~29_sumout ),
	.datac(!\corexy|n_1~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_1~9 .extended_lut = "off";
defparam \corexy|stepper_step_1~9 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_1~9 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_1[7] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_1[7]~input_o ),
	.asdata(\corexy|stepper_step_1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_1[7] .is_wysiwyg = "true";
defparam \corexy|stepper_step_1[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add9~33 (
// Equation(s):
// \corexy|Add9~33_sumout  = SUM(( (!\corexy|signal_1~q  & (!\corexy|n_1 [8])) # (\corexy|signal_1~q  & ((!\corexy|Add8~33_sumout ))) ) + ( GND ) + ( \corexy|Add9~30  ))
// \corexy|Add9~34  = CARRY(( (!\corexy|signal_1~q  & (!\corexy|n_1 [8])) # (\corexy|signal_1~q  & ((!\corexy|Add8~33_sumout ))) ) + ( GND ) + ( \corexy|Add9~30  ))

	.dataa(!\corexy|signal_1~q ),
	.datab(gnd),
	.datac(!\corexy|n_1 [8]),
	.datad(!\corexy|Add8~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add9~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add9~33_sumout ),
	.cout(\corexy|Add9~34 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add9~33 .extended_lut = "off";
defparam \corexy|Add9~33 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add9~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_1~10 (
// Equation(s):
// \corexy|stepper_step_1~10_combout  = (!\corexy|direction_1~q  & ((\corexy|n_1~8_combout ))) # (\corexy|direction_1~q  & (\corexy|Add9~33_sumout ))

	.dataa(!\corexy|direction_1~q ),
	.datab(!\corexy|Add9~33_sumout ),
	.datac(!\corexy|n_1~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_1~10 .extended_lut = "off";
defparam \corexy|stepper_step_1~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_1~10 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_1[8] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_1[8]~input_o ),
	.asdata(\corexy|stepper_step_1~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_1[8] .is_wysiwyg = "true";
defparam \corexy|stepper_step_1[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add9~37 (
// Equation(s):
// \corexy|Add9~37_sumout  = SUM(( (!\corexy|signal_1~q  & (!\corexy|n_1 [9])) # (\corexy|signal_1~q  & ((!\corexy|Add8~37_sumout ))) ) + ( GND ) + ( \corexy|Add9~34  ))
// \corexy|Add9~38  = CARRY(( (!\corexy|signal_1~q  & (!\corexy|n_1 [9])) # (\corexy|signal_1~q  & ((!\corexy|Add8~37_sumout ))) ) + ( GND ) + ( \corexy|Add9~34  ))

	.dataa(!\corexy|signal_1~q ),
	.datab(gnd),
	.datac(!\corexy|n_1 [9]),
	.datad(!\corexy|Add8~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add9~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add9~37_sumout ),
	.cout(\corexy|Add9~38 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add9~37 .extended_lut = "off";
defparam \corexy|Add9~37 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add9~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_1~11 (
// Equation(s):
// \corexy|stepper_step_1~11_combout  = (!\corexy|direction_1~q  & ((\corexy|n_1~9_combout ))) # (\corexy|direction_1~q  & (\corexy|Add9~37_sumout ))

	.dataa(!\corexy|direction_1~q ),
	.datab(!\corexy|Add9~37_sumout ),
	.datac(!\corexy|n_1~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_1~11 .extended_lut = "off";
defparam \corexy|stepper_step_1~11 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_1~11 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_1[9] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_1[9]~input_o ),
	.asdata(\corexy|stepper_step_1~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_1[9] .is_wysiwyg = "true";
defparam \corexy|stepper_step_1[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add9~41 (
// Equation(s):
// \corexy|Add9~41_sumout  = SUM(( (!\corexy|signal_1~q  & (!\corexy|n_1 [10])) # (\corexy|signal_1~q  & ((!\corexy|Add8~41_sumout ))) ) + ( GND ) + ( \corexy|Add9~38  ))
// \corexy|Add9~42  = CARRY(( (!\corexy|signal_1~q  & (!\corexy|n_1 [10])) # (\corexy|signal_1~q  & ((!\corexy|Add8~41_sumout ))) ) + ( GND ) + ( \corexy|Add9~38  ))

	.dataa(!\corexy|signal_1~q ),
	.datab(gnd),
	.datac(!\corexy|n_1 [10]),
	.datad(!\corexy|Add8~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add9~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add9~41_sumout ),
	.cout(\corexy|Add9~42 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add9~41 .extended_lut = "off";
defparam \corexy|Add9~41 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add9~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_1~12 (
// Equation(s):
// \corexy|stepper_step_1~12_combout  = (!\corexy|direction_1~q  & ((\corexy|n_1~10_combout ))) # (\corexy|direction_1~q  & (\corexy|Add9~41_sumout ))

	.dataa(!\corexy|direction_1~q ),
	.datab(!\corexy|Add9~41_sumout ),
	.datac(!\corexy|n_1~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_1~12 .extended_lut = "off";
defparam \corexy|stepper_step_1~12 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_1~12 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_1[10] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_1[10]~input_o ),
	.asdata(\corexy|stepper_step_1~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_1[10] .is_wysiwyg = "true";
defparam \corexy|stepper_step_1[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add9~45 (
// Equation(s):
// \corexy|Add9~45_sumout  = SUM(( (!\corexy|signal_1~q  & (!\corexy|n_1 [11])) # (\corexy|signal_1~q  & ((!\corexy|Add8~45_sumout ))) ) + ( GND ) + ( \corexy|Add9~42  ))
// \corexy|Add9~46  = CARRY(( (!\corexy|signal_1~q  & (!\corexy|n_1 [11])) # (\corexy|signal_1~q  & ((!\corexy|Add8~45_sumout ))) ) + ( GND ) + ( \corexy|Add9~42  ))

	.dataa(!\corexy|signal_1~q ),
	.datab(gnd),
	.datac(!\corexy|n_1 [11]),
	.datad(!\corexy|Add8~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add9~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add9~45_sumout ),
	.cout(\corexy|Add9~46 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add9~45 .extended_lut = "off";
defparam \corexy|Add9~45 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add9~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_1~13 (
// Equation(s):
// \corexy|stepper_step_1~13_combout  = (!\corexy|direction_1~q  & ((\corexy|n_1~11_combout ))) # (\corexy|direction_1~q  & (\corexy|Add9~45_sumout ))

	.dataa(!\corexy|direction_1~q ),
	.datab(!\corexy|Add9~45_sumout ),
	.datac(!\corexy|n_1~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_1~13 .extended_lut = "off";
defparam \corexy|stepper_step_1~13 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_1~13 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_1[11] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_1[11]~input_o ),
	.asdata(\corexy|stepper_step_1~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_1[11] .is_wysiwyg = "true";
defparam \corexy|stepper_step_1[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add9~49 (
// Equation(s):
// \corexy|Add9~49_sumout  = SUM(( (!\corexy|signal_1~q  & (!\corexy|n_1 [12])) # (\corexy|signal_1~q  & ((!\corexy|Add8~49_sumout ))) ) + ( GND ) + ( \corexy|Add9~46  ))
// \corexy|Add9~50  = CARRY(( (!\corexy|signal_1~q  & (!\corexy|n_1 [12])) # (\corexy|signal_1~q  & ((!\corexy|Add8~49_sumout ))) ) + ( GND ) + ( \corexy|Add9~46  ))

	.dataa(!\corexy|signal_1~q ),
	.datab(gnd),
	.datac(!\corexy|n_1 [12]),
	.datad(!\corexy|Add8~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add9~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add9~49_sumout ),
	.cout(\corexy|Add9~50 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add9~49 .extended_lut = "off";
defparam \corexy|Add9~49 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add9~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_1~14 (
// Equation(s):
// \corexy|stepper_step_1~14_combout  = (!\corexy|direction_1~q  & ((\corexy|n_1~12_combout ))) # (\corexy|direction_1~q  & (\corexy|Add9~49_sumout ))

	.dataa(!\corexy|direction_1~q ),
	.datab(!\corexy|Add9~49_sumout ),
	.datac(!\corexy|n_1~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_1~14 .extended_lut = "off";
defparam \corexy|stepper_step_1~14 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_1~14 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_1[12] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_1[12]~input_o ),
	.asdata(\corexy|stepper_step_1~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_1[12] .is_wysiwyg = "true";
defparam \corexy|stepper_step_1[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add9~53 (
// Equation(s):
// \corexy|Add9~53_sumout  = SUM(( (!\corexy|signal_1~q  & (!\corexy|n_1 [13])) # (\corexy|signal_1~q  & ((!\corexy|Add8~53_sumout ))) ) + ( GND ) + ( \corexy|Add9~50  ))
// \corexy|Add9~54  = CARRY(( (!\corexy|signal_1~q  & (!\corexy|n_1 [13])) # (\corexy|signal_1~q  & ((!\corexy|Add8~53_sumout ))) ) + ( GND ) + ( \corexy|Add9~50  ))

	.dataa(!\corexy|signal_1~q ),
	.datab(gnd),
	.datac(!\corexy|n_1 [13]),
	.datad(!\corexy|Add8~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add9~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add9~53_sumout ),
	.cout(\corexy|Add9~54 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add9~53 .extended_lut = "off";
defparam \corexy|Add9~53 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add9~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_1~15 (
// Equation(s):
// \corexy|stepper_step_1~15_combout  = (!\corexy|direction_1~q  & ((\corexy|n_1~13_combout ))) # (\corexy|direction_1~q  & (\corexy|Add9~53_sumout ))

	.dataa(!\corexy|direction_1~q ),
	.datab(!\corexy|Add9~53_sumout ),
	.datac(!\corexy|n_1~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_1~15 .extended_lut = "off";
defparam \corexy|stepper_step_1~15 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_1~15 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_1[13] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_1[13]~input_o ),
	.asdata(\corexy|stepper_step_1~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_1[13] .is_wysiwyg = "true";
defparam \corexy|stepper_step_1[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add9~57 (
// Equation(s):
// \corexy|Add9~57_sumout  = SUM(( (!\corexy|signal_1~q  & (!\corexy|n_1 [14])) # (\corexy|signal_1~q  & ((!\corexy|Add8~57_sumout ))) ) + ( GND ) + ( \corexy|Add9~54  ))
// \corexy|Add9~58  = CARRY(( (!\corexy|signal_1~q  & (!\corexy|n_1 [14])) # (\corexy|signal_1~q  & ((!\corexy|Add8~57_sumout ))) ) + ( GND ) + ( \corexy|Add9~54  ))

	.dataa(!\corexy|signal_1~q ),
	.datab(gnd),
	.datac(!\corexy|n_1 [14]),
	.datad(!\corexy|Add8~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add9~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add9~57_sumout ),
	.cout(\corexy|Add9~58 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add9~57 .extended_lut = "off";
defparam \corexy|Add9~57 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add9~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_1~16 (
// Equation(s):
// \corexy|stepper_step_1~16_combout  = (!\corexy|direction_1~q  & ((\corexy|n_1~14_combout ))) # (\corexy|direction_1~q  & (\corexy|Add9~57_sumout ))

	.dataa(!\corexy|direction_1~q ),
	.datab(!\corexy|Add9~57_sumout ),
	.datac(!\corexy|n_1~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_1~16 .extended_lut = "off";
defparam \corexy|stepper_step_1~16 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_1~16 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_1[14] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_1[14]~input_o ),
	.asdata(\corexy|stepper_step_1~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_1[14] .is_wysiwyg = "true";
defparam \corexy|stepper_step_1[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add9~61 (
// Equation(s):
// \corexy|Add9~61_sumout  = SUM(( (!\corexy|signal_1~q  & (!\corexy|n_1 [15])) # (\corexy|signal_1~q  & ((!\corexy|Add8~61_sumout ))) ) + ( GND ) + ( \corexy|Add9~58  ))
// \corexy|Add9~62  = CARRY(( (!\corexy|signal_1~q  & (!\corexy|n_1 [15])) # (\corexy|signal_1~q  & ((!\corexy|Add8~61_sumout ))) ) + ( GND ) + ( \corexy|Add9~58  ))

	.dataa(!\corexy|signal_1~q ),
	.datab(gnd),
	.datac(!\corexy|n_1 [15]),
	.datad(!\corexy|Add8~61_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add9~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add9~61_sumout ),
	.cout(\corexy|Add9~62 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add9~61 .extended_lut = "off";
defparam \corexy|Add9~61 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add9~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_1~17 (
// Equation(s):
// \corexy|stepper_step_1~17_combout  = (!\corexy|direction_1~q  & ((\corexy|n_1~15_combout ))) # (\corexy|direction_1~q  & (\corexy|Add9~61_sumout ))

	.dataa(!\corexy|direction_1~q ),
	.datab(!\corexy|Add9~61_sumout ),
	.datac(!\corexy|n_1~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_1~17 .extended_lut = "off";
defparam \corexy|stepper_step_1~17 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_1~17 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_1[15] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_1[15]~input_o ),
	.asdata(\corexy|stepper_step_1~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_1[15] .is_wysiwyg = "true";
defparam \corexy|stepper_step_1[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add9~65 (
// Equation(s):
// \corexy|Add9~65_sumout  = SUM(( (!\corexy|signal_1~q  & (!\corexy|n_1 [16])) # (\corexy|signal_1~q  & ((!\corexy|Add8~65_sumout ))) ) + ( GND ) + ( \corexy|Add9~62  ))
// \corexy|Add9~66  = CARRY(( (!\corexy|signal_1~q  & (!\corexy|n_1 [16])) # (\corexy|signal_1~q  & ((!\corexy|Add8~65_sumout ))) ) + ( GND ) + ( \corexy|Add9~62  ))

	.dataa(!\corexy|signal_1~q ),
	.datab(gnd),
	.datac(!\corexy|n_1 [16]),
	.datad(!\corexy|Add8~65_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add9~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add9~65_sumout ),
	.cout(\corexy|Add9~66 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add9~65 .extended_lut = "off";
defparam \corexy|Add9~65 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add9~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_1~18 (
// Equation(s):
// \corexy|stepper_step_1~18_combout  = (!\corexy|direction_1~q  & ((\corexy|n_1~16_combout ))) # (\corexy|direction_1~q  & (\corexy|Add9~65_sumout ))

	.dataa(!\corexy|direction_1~q ),
	.datab(!\corexy|Add9~65_sumout ),
	.datac(!\corexy|n_1~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_1~18 .extended_lut = "off";
defparam \corexy|stepper_step_1~18 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_1~18 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_1[16] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_1[16]~input_o ),
	.asdata(\corexy|stepper_step_1~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_1[16] .is_wysiwyg = "true";
defparam \corexy|stepper_step_1[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add9~69 (
// Equation(s):
// \corexy|Add9~69_sumout  = SUM(( (!\corexy|signal_1~q  & (!\corexy|n_1 [17])) # (\corexy|signal_1~q  & ((!\corexy|Add8~69_sumout ))) ) + ( GND ) + ( \corexy|Add9~66  ))
// \corexy|Add9~70  = CARRY(( (!\corexy|signal_1~q  & (!\corexy|n_1 [17])) # (\corexy|signal_1~q  & ((!\corexy|Add8~69_sumout ))) ) + ( GND ) + ( \corexy|Add9~66  ))

	.dataa(!\corexy|signal_1~q ),
	.datab(gnd),
	.datac(!\corexy|n_1 [17]),
	.datad(!\corexy|Add8~69_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add9~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add9~69_sumout ),
	.cout(\corexy|Add9~70 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add9~69 .extended_lut = "off";
defparam \corexy|Add9~69 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add9~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_1~19 (
// Equation(s):
// \corexy|stepper_step_1~19_combout  = (!\corexy|direction_1~q  & ((\corexy|n_1~17_combout ))) # (\corexy|direction_1~q  & (\corexy|Add9~69_sumout ))

	.dataa(!\corexy|direction_1~q ),
	.datab(!\corexy|Add9~69_sumout ),
	.datac(!\corexy|n_1~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_1~19 .extended_lut = "off";
defparam \corexy|stepper_step_1~19 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_1~19 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_1[17] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_1[17]~input_o ),
	.asdata(\corexy|stepper_step_1~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_1[17] .is_wysiwyg = "true";
defparam \corexy|stepper_step_1[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add9~73 (
// Equation(s):
// \corexy|Add9~73_sumout  = SUM(( (!\corexy|signal_1~q  & (!\corexy|n_1 [18])) # (\corexy|signal_1~q  & ((!\corexy|Add8~73_sumout ))) ) + ( GND ) + ( \corexy|Add9~70  ))
// \corexy|Add9~74  = CARRY(( (!\corexy|signal_1~q  & (!\corexy|n_1 [18])) # (\corexy|signal_1~q  & ((!\corexy|Add8~73_sumout ))) ) + ( GND ) + ( \corexy|Add9~70  ))

	.dataa(!\corexy|signal_1~q ),
	.datab(gnd),
	.datac(!\corexy|n_1 [18]),
	.datad(!\corexy|Add8~73_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add9~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add9~73_sumout ),
	.cout(\corexy|Add9~74 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add9~73 .extended_lut = "off";
defparam \corexy|Add9~73 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add9~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_1~20 (
// Equation(s):
// \corexy|stepper_step_1~20_combout  = (!\corexy|direction_1~q  & ((\corexy|n_1~18_combout ))) # (\corexy|direction_1~q  & (\corexy|Add9~73_sumout ))

	.dataa(!\corexy|direction_1~q ),
	.datab(!\corexy|Add9~73_sumout ),
	.datac(!\corexy|n_1~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_1~20 .extended_lut = "off";
defparam \corexy|stepper_step_1~20 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_1~20 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_1[18] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_1[18]~input_o ),
	.asdata(\corexy|stepper_step_1~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_1[18] .is_wysiwyg = "true";
defparam \corexy|stepper_step_1[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add9~77 (
// Equation(s):
// \corexy|Add9~77_sumout  = SUM(( (!\corexy|signal_1~q  & (!\corexy|n_1 [19])) # (\corexy|signal_1~q  & ((!\corexy|Add8~77_sumout ))) ) + ( GND ) + ( \corexy|Add9~74  ))
// \corexy|Add9~78  = CARRY(( (!\corexy|signal_1~q  & (!\corexy|n_1 [19])) # (\corexy|signal_1~q  & ((!\corexy|Add8~77_sumout ))) ) + ( GND ) + ( \corexy|Add9~74  ))

	.dataa(!\corexy|signal_1~q ),
	.datab(gnd),
	.datac(!\corexy|n_1 [19]),
	.datad(!\corexy|Add8~77_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add9~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add9~77_sumout ),
	.cout(\corexy|Add9~78 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add9~77 .extended_lut = "off";
defparam \corexy|Add9~77 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add9~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_1~21 (
// Equation(s):
// \corexy|stepper_step_1~21_combout  = (!\corexy|direction_1~q  & ((\corexy|n_1~19_combout ))) # (\corexy|direction_1~q  & (\corexy|Add9~77_sumout ))

	.dataa(!\corexy|direction_1~q ),
	.datab(!\corexy|Add9~77_sumout ),
	.datac(!\corexy|n_1~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_1~21 .extended_lut = "off";
defparam \corexy|stepper_step_1~21 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_1~21 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_1[19] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_1[19]~input_o ),
	.asdata(\corexy|stepper_step_1~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_1[19] .is_wysiwyg = "true";
defparam \corexy|stepper_step_1[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add9~81 (
// Equation(s):
// \corexy|Add9~81_sumout  = SUM(( (!\corexy|signal_1~q  & (!\corexy|n_1 [20])) # (\corexy|signal_1~q  & ((!\corexy|Add8~81_sumout ))) ) + ( GND ) + ( \corexy|Add9~78  ))
// \corexy|Add9~82  = CARRY(( (!\corexy|signal_1~q  & (!\corexy|n_1 [20])) # (\corexy|signal_1~q  & ((!\corexy|Add8~81_sumout ))) ) + ( GND ) + ( \corexy|Add9~78  ))

	.dataa(!\corexy|signal_1~q ),
	.datab(gnd),
	.datac(!\corexy|n_1 [20]),
	.datad(!\corexy|Add8~81_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add9~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add9~81_sumout ),
	.cout(\corexy|Add9~82 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add9~81 .extended_lut = "off";
defparam \corexy|Add9~81 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add9~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_1~22 (
// Equation(s):
// \corexy|stepper_step_1~22_combout  = (!\corexy|direction_1~q  & ((\corexy|n_1~20_combout ))) # (\corexy|direction_1~q  & (\corexy|Add9~81_sumout ))

	.dataa(!\corexy|direction_1~q ),
	.datab(!\corexy|Add9~81_sumout ),
	.datac(!\corexy|n_1~20_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_1~22 .extended_lut = "off";
defparam \corexy|stepper_step_1~22 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_1~22 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_1[20] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_1[20]~input_o ),
	.asdata(\corexy|stepper_step_1~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_1[20] .is_wysiwyg = "true";
defparam \corexy|stepper_step_1[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add9~85 (
// Equation(s):
// \corexy|Add9~85_sumout  = SUM(( (!\corexy|signal_1~q  & (!\corexy|n_1 [21])) # (\corexy|signal_1~q  & ((!\corexy|Add8~85_sumout ))) ) + ( GND ) + ( \corexy|Add9~82  ))
// \corexy|Add9~86  = CARRY(( (!\corexy|signal_1~q  & (!\corexy|n_1 [21])) # (\corexy|signal_1~q  & ((!\corexy|Add8~85_sumout ))) ) + ( GND ) + ( \corexy|Add9~82  ))

	.dataa(!\corexy|signal_1~q ),
	.datab(gnd),
	.datac(!\corexy|n_1 [21]),
	.datad(!\corexy|Add8~85_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add9~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add9~85_sumout ),
	.cout(\corexy|Add9~86 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add9~85 .extended_lut = "off";
defparam \corexy|Add9~85 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add9~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_1~23 (
// Equation(s):
// \corexy|stepper_step_1~23_combout  = (!\corexy|direction_1~q  & ((\corexy|n_1~21_combout ))) # (\corexy|direction_1~q  & (\corexy|Add9~85_sumout ))

	.dataa(!\corexy|direction_1~q ),
	.datab(!\corexy|Add9~85_sumout ),
	.datac(!\corexy|n_1~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_1~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_1~23 .extended_lut = "off";
defparam \corexy|stepper_step_1~23 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_1~23 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_1[21] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_1[21]~input_o ),
	.asdata(\corexy|stepper_step_1~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_1[21] .is_wysiwyg = "true";
defparam \corexy|stepper_step_1[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add9~89 (
// Equation(s):
// \corexy|Add9~89_sumout  = SUM(( (!\corexy|signal_1~q  & (!\corexy|n_1 [22])) # (\corexy|signal_1~q  & ((!\corexy|Add8~89_sumout ))) ) + ( GND ) + ( \corexy|Add9~86  ))
// \corexy|Add9~90  = CARRY(( (!\corexy|signal_1~q  & (!\corexy|n_1 [22])) # (\corexy|signal_1~q  & ((!\corexy|Add8~89_sumout ))) ) + ( GND ) + ( \corexy|Add9~86  ))

	.dataa(!\corexy|signal_1~q ),
	.datab(gnd),
	.datac(!\corexy|n_1 [22]),
	.datad(!\corexy|Add8~89_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add9~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add9~89_sumout ),
	.cout(\corexy|Add9~90 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add9~89 .extended_lut = "off";
defparam \corexy|Add9~89 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add9~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_1~24 (
// Equation(s):
// \corexy|stepper_step_1~24_combout  = (!\corexy|direction_1~q  & ((\corexy|n_1~22_combout ))) # (\corexy|direction_1~q  & (\corexy|Add9~89_sumout ))

	.dataa(!\corexy|direction_1~q ),
	.datab(!\corexy|Add9~89_sumout ),
	.datac(!\corexy|n_1~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_1~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_1~24 .extended_lut = "off";
defparam \corexy|stepper_step_1~24 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_1~24 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_1[22] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_1[22]~input_o ),
	.asdata(\corexy|stepper_step_1~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_1[22] .is_wysiwyg = "true";
defparam \corexy|stepper_step_1[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add9~93 (
// Equation(s):
// \corexy|Add9~93_sumout  = SUM(( (!\corexy|signal_1~q  & (!\corexy|n_1 [23])) # (\corexy|signal_1~q  & ((!\corexy|Add8~93_sumout ))) ) + ( GND ) + ( \corexy|Add9~90  ))
// \corexy|Add9~94  = CARRY(( (!\corexy|signal_1~q  & (!\corexy|n_1 [23])) # (\corexy|signal_1~q  & ((!\corexy|Add8~93_sumout ))) ) + ( GND ) + ( \corexy|Add9~90  ))

	.dataa(!\corexy|signal_1~q ),
	.datab(gnd),
	.datac(!\corexy|n_1 [23]),
	.datad(!\corexy|Add8~93_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add9~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add9~93_sumout ),
	.cout(\corexy|Add9~94 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add9~93 .extended_lut = "off";
defparam \corexy|Add9~93 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add9~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_1~25 (
// Equation(s):
// \corexy|stepper_step_1~25_combout  = (!\corexy|direction_1~q  & ((\corexy|n_1~23_combout ))) # (\corexy|direction_1~q  & (\corexy|Add9~93_sumout ))

	.dataa(!\corexy|direction_1~q ),
	.datab(!\corexy|Add9~93_sumout ),
	.datac(!\corexy|n_1~23_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_1~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_1~25 .extended_lut = "off";
defparam \corexy|stepper_step_1~25 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_1~25 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_1[23] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_1[23]~input_o ),
	.asdata(\corexy|stepper_step_1~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_1[23] .is_wysiwyg = "true";
defparam \corexy|stepper_step_1[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add9~97 (
// Equation(s):
// \corexy|Add9~97_sumout  = SUM(( (!\corexy|signal_1~q  & (!\corexy|n_1 [24])) # (\corexy|signal_1~q  & ((!\corexy|Add8~97_sumout ))) ) + ( GND ) + ( \corexy|Add9~94  ))
// \corexy|Add9~98  = CARRY(( (!\corexy|signal_1~q  & (!\corexy|n_1 [24])) # (\corexy|signal_1~q  & ((!\corexy|Add8~97_sumout ))) ) + ( GND ) + ( \corexy|Add9~94  ))

	.dataa(!\corexy|signal_1~q ),
	.datab(gnd),
	.datac(!\corexy|n_1 [24]),
	.datad(!\corexy|Add8~97_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add9~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add9~97_sumout ),
	.cout(\corexy|Add9~98 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add9~97 .extended_lut = "off";
defparam \corexy|Add9~97 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add9~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_1~26 (
// Equation(s):
// \corexy|stepper_step_1~26_combout  = (!\corexy|direction_1~q  & ((\corexy|n_1~24_combout ))) # (\corexy|direction_1~q  & (\corexy|Add9~97_sumout ))

	.dataa(!\corexy|direction_1~q ),
	.datab(!\corexy|Add9~97_sumout ),
	.datac(!\corexy|n_1~24_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_1~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_1~26 .extended_lut = "off";
defparam \corexy|stepper_step_1~26 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_1~26 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_1[24] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_1[24]~input_o ),
	.asdata(\corexy|stepper_step_1~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_1[24] .is_wysiwyg = "true";
defparam \corexy|stepper_step_1[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add9~101 (
// Equation(s):
// \corexy|Add9~101_sumout  = SUM(( (!\corexy|signal_1~q  & (!\corexy|n_1 [25])) # (\corexy|signal_1~q  & ((!\corexy|Add8~101_sumout ))) ) + ( GND ) + ( \corexy|Add9~98  ))
// \corexy|Add9~102  = CARRY(( (!\corexy|signal_1~q  & (!\corexy|n_1 [25])) # (\corexy|signal_1~q  & ((!\corexy|Add8~101_sumout ))) ) + ( GND ) + ( \corexy|Add9~98  ))

	.dataa(!\corexy|signal_1~q ),
	.datab(gnd),
	.datac(!\corexy|n_1 [25]),
	.datad(!\corexy|Add8~101_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add9~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add9~101_sumout ),
	.cout(\corexy|Add9~102 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add9~101 .extended_lut = "off";
defparam \corexy|Add9~101 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add9~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_1~27 (
// Equation(s):
// \corexy|stepper_step_1~27_combout  = (!\corexy|direction_1~q  & ((\corexy|n_1~25_combout ))) # (\corexy|direction_1~q  & (\corexy|Add9~101_sumout ))

	.dataa(!\corexy|direction_1~q ),
	.datab(!\corexy|Add9~101_sumout ),
	.datac(!\corexy|n_1~25_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_1~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_1~27 .extended_lut = "off";
defparam \corexy|stepper_step_1~27 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_1~27 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_1[25] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_1[25]~input_o ),
	.asdata(\corexy|stepper_step_1~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_1[25] .is_wysiwyg = "true";
defparam \corexy|stepper_step_1[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add9~105 (
// Equation(s):
// \corexy|Add9~105_sumout  = SUM(( (!\corexy|signal_1~q  & (!\corexy|n_1 [26])) # (\corexy|signal_1~q  & ((!\corexy|Add8~105_sumout ))) ) + ( GND ) + ( \corexy|Add9~102  ))
// \corexy|Add9~106  = CARRY(( (!\corexy|signal_1~q  & (!\corexy|n_1 [26])) # (\corexy|signal_1~q  & ((!\corexy|Add8~105_sumout ))) ) + ( GND ) + ( \corexy|Add9~102  ))

	.dataa(!\corexy|signal_1~q ),
	.datab(gnd),
	.datac(!\corexy|n_1 [26]),
	.datad(!\corexy|Add8~105_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add9~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add9~105_sumout ),
	.cout(\corexy|Add9~106 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add9~105 .extended_lut = "off";
defparam \corexy|Add9~105 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add9~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_1~28 (
// Equation(s):
// \corexy|stepper_step_1~28_combout  = (!\corexy|direction_1~q  & ((\corexy|n_1~26_combout ))) # (\corexy|direction_1~q  & (\corexy|Add9~105_sumout ))

	.dataa(!\corexy|direction_1~q ),
	.datab(!\corexy|Add9~105_sumout ),
	.datac(!\corexy|n_1~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_1~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_1~28 .extended_lut = "off";
defparam \corexy|stepper_step_1~28 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_1~28 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_1[26] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_1[26]~input_o ),
	.asdata(\corexy|stepper_step_1~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_1[26] .is_wysiwyg = "true";
defparam \corexy|stepper_step_1[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add9~109 (
// Equation(s):
// \corexy|Add9~109_sumout  = SUM(( (!\corexy|signal_1~q  & (!\corexy|n_1 [27])) # (\corexy|signal_1~q  & ((!\corexy|Add8~109_sumout ))) ) + ( GND ) + ( \corexy|Add9~106  ))
// \corexy|Add9~110  = CARRY(( (!\corexy|signal_1~q  & (!\corexy|n_1 [27])) # (\corexy|signal_1~q  & ((!\corexy|Add8~109_sumout ))) ) + ( GND ) + ( \corexy|Add9~106  ))

	.dataa(!\corexy|signal_1~q ),
	.datab(gnd),
	.datac(!\corexy|n_1 [27]),
	.datad(!\corexy|Add8~109_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add9~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add9~109_sumout ),
	.cout(\corexy|Add9~110 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add9~109 .extended_lut = "off";
defparam \corexy|Add9~109 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add9~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_1~29 (
// Equation(s):
// \corexy|stepper_step_1~29_combout  = (!\corexy|direction_1~q  & ((\corexy|n_1~27_combout ))) # (\corexy|direction_1~q  & (\corexy|Add9~109_sumout ))

	.dataa(!\corexy|direction_1~q ),
	.datab(!\corexy|Add9~109_sumout ),
	.datac(!\corexy|n_1~27_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_1~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_1~29 .extended_lut = "off";
defparam \corexy|stepper_step_1~29 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_1~29 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_1[27] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_1[27]~input_o ),
	.asdata(\corexy|stepper_step_1~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_1[27] .is_wysiwyg = "true";
defparam \corexy|stepper_step_1[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add9~113 (
// Equation(s):
// \corexy|Add9~113_sumout  = SUM(( (!\corexy|signal_1~q  & (!\corexy|n_1 [28])) # (\corexy|signal_1~q  & ((!\corexy|Add8~113_sumout ))) ) + ( GND ) + ( \corexy|Add9~110  ))
// \corexy|Add9~114  = CARRY(( (!\corexy|signal_1~q  & (!\corexy|n_1 [28])) # (\corexy|signal_1~q  & ((!\corexy|Add8~113_sumout ))) ) + ( GND ) + ( \corexy|Add9~110  ))

	.dataa(!\corexy|signal_1~q ),
	.datab(gnd),
	.datac(!\corexy|n_1 [28]),
	.datad(!\corexy|Add8~113_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add9~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add9~113_sumout ),
	.cout(\corexy|Add9~114 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add9~113 .extended_lut = "off";
defparam \corexy|Add9~113 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add9~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_1~30 (
// Equation(s):
// \corexy|stepper_step_1~30_combout  = (!\corexy|direction_1~q  & ((\corexy|n_1~28_combout ))) # (\corexy|direction_1~q  & (\corexy|Add9~113_sumout ))

	.dataa(!\corexy|direction_1~q ),
	.datab(!\corexy|Add9~113_sumout ),
	.datac(!\corexy|n_1~28_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_1~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_1~30 .extended_lut = "off";
defparam \corexy|stepper_step_1~30 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_1~30 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_1[28] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_1[28]~input_o ),
	.asdata(\corexy|stepper_step_1~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_1[28] .is_wysiwyg = "true";
defparam \corexy|stepper_step_1[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add9~117 (
// Equation(s):
// \corexy|Add9~117_sumout  = SUM(( (!\corexy|signal_1~q  & (!\corexy|n_1 [29])) # (\corexy|signal_1~q  & ((!\corexy|Add8~117_sumout ))) ) + ( GND ) + ( \corexy|Add9~114  ))
// \corexy|Add9~118  = CARRY(( (!\corexy|signal_1~q  & (!\corexy|n_1 [29])) # (\corexy|signal_1~q  & ((!\corexy|Add8~117_sumout ))) ) + ( GND ) + ( \corexy|Add9~114  ))

	.dataa(!\corexy|signal_1~q ),
	.datab(gnd),
	.datac(!\corexy|n_1 [29]),
	.datad(!\corexy|Add8~117_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add9~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add9~117_sumout ),
	.cout(\corexy|Add9~118 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add9~117 .extended_lut = "off";
defparam \corexy|Add9~117 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add9~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_1~31 (
// Equation(s):
// \corexy|stepper_step_1~31_combout  = (!\corexy|direction_1~q  & ((\corexy|n_1~29_combout ))) # (\corexy|direction_1~q  & (\corexy|Add9~117_sumout ))

	.dataa(!\corexy|direction_1~q ),
	.datab(!\corexy|Add9~117_sumout ),
	.datac(!\corexy|n_1~29_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_1~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_1~31 .extended_lut = "off";
defparam \corexy|stepper_step_1~31 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_1~31 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_1[29] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_1[29]~input_o ),
	.asdata(\corexy|stepper_step_1~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_1[29] .is_wysiwyg = "true";
defparam \corexy|stepper_step_1[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add9~121 (
// Equation(s):
// \corexy|Add9~121_sumout  = SUM(( (!\corexy|signal_1~q  & (!\corexy|n_1 [30])) # (\corexy|signal_1~q  & ((!\corexy|Add8~121_sumout ))) ) + ( GND ) + ( \corexy|Add9~118  ))
// \corexy|Add9~122  = CARRY(( (!\corexy|signal_1~q  & (!\corexy|n_1 [30])) # (\corexy|signal_1~q  & ((!\corexy|Add8~121_sumout ))) ) + ( GND ) + ( \corexy|Add9~118  ))

	.dataa(!\corexy|signal_1~q ),
	.datab(gnd),
	.datac(!\corexy|n_1 [30]),
	.datad(!\corexy|Add8~121_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add9~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add9~121_sumout ),
	.cout(\corexy|Add9~122 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add9~121 .extended_lut = "off";
defparam \corexy|Add9~121 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add9~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_1~32 (
// Equation(s):
// \corexy|stepper_step_1~32_combout  = (!\corexy|direction_1~q  & ((\corexy|n_1~30_combout ))) # (\corexy|direction_1~q  & (\corexy|Add9~121_sumout ))

	.dataa(!\corexy|direction_1~q ),
	.datab(!\corexy|Add9~121_sumout ),
	.datac(!\corexy|n_1~30_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_1~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_1~32 .extended_lut = "off";
defparam \corexy|stepper_step_1~32 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_1~32 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_1[30] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_1[30]~input_o ),
	.asdata(\corexy|stepper_step_1~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_1[30] .is_wysiwyg = "true";
defparam \corexy|stepper_step_1[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add9~125 (
// Equation(s):
// \corexy|Add9~125_sumout  = SUM(( VCC ) + ( GND ) + ( \corexy|Add9~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add9~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add9~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Add9~125 .extended_lut = "off";
defparam \corexy|Add9~125 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \corexy|Add9~125 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_1~33 (
// Equation(s):
// \corexy|stepper_step_1~33_combout  = (\corexy|direction_1~q  & \corexy|Add9~125_sumout )

	.dataa(!\corexy|direction_1~q ),
	.datab(!\corexy|Add9~125_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_1~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_1~33 .extended_lut = "off";
defparam \corexy|stepper_step_1~33 .lut_mask = 64'h1111111111111111;
defparam \corexy|stepper_step_1~33 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_1[31] (
	.clk(\clk~input_o ),
	.d(\corexy|stepper_step_1~33_combout ),
	.asdata(\stepper_step_in_1[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_1[31] .is_wysiwyg = "true";
defparam \corexy|stepper_step_1[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add11~1 (
// Equation(s):
// \corexy|Add11~1_sumout  = SUM(( (!\corexy|signal_2~q  & (!\corexy|n_2 [0])) # (\corexy|signal_2~q  & ((!\corexy|Add10~1_sumout ))) ) + ( VCC ) + ( !VCC ))
// \corexy|Add11~2  = CARRY(( (!\corexy|signal_2~q  & (!\corexy|n_2 [0])) # (\corexy|signal_2~q  & ((!\corexy|Add10~1_sumout ))) ) + ( VCC ) + ( !VCC ))

	.dataa(!\corexy|signal_2~q ),
	.datab(gnd),
	.datac(!\corexy|n_2 [0]),
	.datad(!\corexy|Add10~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add11~1_sumout ),
	.cout(\corexy|Add11~2 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add11~1 .extended_lut = "off";
defparam \corexy|Add11~1 .lut_mask = 64'h000000000000F5A0;
defparam \corexy|Add11~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_2~0 (
// Equation(s):
// \corexy|stepper_step_2~0_combout  = (!\corexy|direction_2~q  & ((\corexy|n_2~0_combout ))) # (\corexy|direction_2~q  & (\corexy|Add11~1_sumout ))

	.dataa(!\corexy|direction_2~q ),
	.datab(!\corexy|Add11~1_sumout ),
	.datac(!\corexy|n_2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_2~0 .extended_lut = "off";
defparam \corexy|stepper_step_2~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_2[0] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_2[0]~input_o ),
	.asdata(\corexy|stepper_step_2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_2[0] .is_wysiwyg = "true";
defparam \corexy|stepper_step_2[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add11~5 (
// Equation(s):
// \corexy|Add11~5_sumout  = SUM(( (!\corexy|signal_2~q  & (!\corexy|n_2 [1])) # (\corexy|signal_2~q  & ((!\corexy|Add10~5_sumout ))) ) + ( GND ) + ( \corexy|Add11~2  ))
// \corexy|Add11~6  = CARRY(( (!\corexy|signal_2~q  & (!\corexy|n_2 [1])) # (\corexy|signal_2~q  & ((!\corexy|Add10~5_sumout ))) ) + ( GND ) + ( \corexy|Add11~2  ))

	.dataa(!\corexy|signal_2~q ),
	.datab(gnd),
	.datac(!\corexy|n_2 [1]),
	.datad(!\corexy|Add10~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add11~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add11~5_sumout ),
	.cout(\corexy|Add11~6 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add11~5 .extended_lut = "off";
defparam \corexy|Add11~5 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add11~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_2~3 (
// Equation(s):
// \corexy|stepper_step_2~3_combout  = (!\corexy|direction_2~q  & ((\corexy|n_2~1_combout ))) # (\corexy|direction_2~q  & (\corexy|Add11~5_sumout ))

	.dataa(!\corexy|direction_2~q ),
	.datab(!\corexy|Add11~5_sumout ),
	.datac(!\corexy|n_2~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_2~3 .extended_lut = "off";
defparam \corexy|stepper_step_2~3 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_2~3 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_2[1] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_2[1]~input_o ),
	.asdata(\corexy|stepper_step_2~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_2[1] .is_wysiwyg = "true";
defparam \corexy|stepper_step_2[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add11~9 (
// Equation(s):
// \corexy|Add11~9_sumout  = SUM(( (!\corexy|signal_2~q  & (!\corexy|n_2 [2])) # (\corexy|signal_2~q  & ((!\corexy|Add10~9_sumout ))) ) + ( GND ) + ( \corexy|Add11~6  ))
// \corexy|Add11~10  = CARRY(( (!\corexy|signal_2~q  & (!\corexy|n_2 [2])) # (\corexy|signal_2~q  & ((!\corexy|Add10~9_sumout ))) ) + ( GND ) + ( \corexy|Add11~6  ))

	.dataa(!\corexy|signal_2~q ),
	.datab(gnd),
	.datac(!\corexy|n_2 [2]),
	.datad(!\corexy|Add10~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add11~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add11~9_sumout ),
	.cout(\corexy|Add11~10 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add11~9 .extended_lut = "off";
defparam \corexy|Add11~9 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add11~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_2~4 (
// Equation(s):
// \corexy|stepper_step_2~4_combout  = (!\corexy|direction_2~q  & ((\corexy|n_2~2_combout ))) # (\corexy|direction_2~q  & (\corexy|Add11~9_sumout ))

	.dataa(!\corexy|direction_2~q ),
	.datab(!\corexy|Add11~9_sumout ),
	.datac(!\corexy|n_2~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_2~4 .extended_lut = "off";
defparam \corexy|stepper_step_2~4 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_2~4 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_2[2] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_2[2]~input_o ),
	.asdata(\corexy|stepper_step_2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_2[2] .is_wysiwyg = "true";
defparam \corexy|stepper_step_2[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add11~13 (
// Equation(s):
// \corexy|Add11~13_sumout  = SUM(( (!\corexy|signal_2~q  & (!\corexy|n_2 [3])) # (\corexy|signal_2~q  & ((!\corexy|Add10~13_sumout ))) ) + ( GND ) + ( \corexy|Add11~10  ))
// \corexy|Add11~14  = CARRY(( (!\corexy|signal_2~q  & (!\corexy|n_2 [3])) # (\corexy|signal_2~q  & ((!\corexy|Add10~13_sumout ))) ) + ( GND ) + ( \corexy|Add11~10  ))

	.dataa(!\corexy|signal_2~q ),
	.datab(gnd),
	.datac(!\corexy|n_2 [3]),
	.datad(!\corexy|Add10~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add11~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add11~13_sumout ),
	.cout(\corexy|Add11~14 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add11~13 .extended_lut = "off";
defparam \corexy|Add11~13 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add11~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_2~5 (
// Equation(s):
// \corexy|stepper_step_2~5_combout  = (!\corexy|direction_2~q  & ((\corexy|n_2~3_combout ))) # (\corexy|direction_2~q  & (\corexy|Add11~13_sumout ))

	.dataa(!\corexy|direction_2~q ),
	.datab(!\corexy|Add11~13_sumout ),
	.datac(!\corexy|n_2~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_2~5 .extended_lut = "off";
defparam \corexy|stepper_step_2~5 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_2~5 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_2[3] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_2[3]~input_o ),
	.asdata(\corexy|stepper_step_2~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_2[3] .is_wysiwyg = "true";
defparam \corexy|stepper_step_2[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add11~17 (
// Equation(s):
// \corexy|Add11~17_sumout  = SUM(( (!\corexy|signal_2~q  & (!\corexy|n_2 [4])) # (\corexy|signal_2~q  & ((!\corexy|Add10~17_sumout ))) ) + ( GND ) + ( \corexy|Add11~14  ))
// \corexy|Add11~18  = CARRY(( (!\corexy|signal_2~q  & (!\corexy|n_2 [4])) # (\corexy|signal_2~q  & ((!\corexy|Add10~17_sumout ))) ) + ( GND ) + ( \corexy|Add11~14  ))

	.dataa(!\corexy|signal_2~q ),
	.datab(gnd),
	.datac(!\corexy|n_2 [4]),
	.datad(!\corexy|Add10~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add11~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add11~17_sumout ),
	.cout(\corexy|Add11~18 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add11~17 .extended_lut = "off";
defparam \corexy|Add11~17 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add11~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_2~6 (
// Equation(s):
// \corexy|stepper_step_2~6_combout  = (!\corexy|direction_2~q  & ((\corexy|n_2~4_combout ))) # (\corexy|direction_2~q  & (\corexy|Add11~17_sumout ))

	.dataa(!\corexy|direction_2~q ),
	.datab(!\corexy|Add11~17_sumout ),
	.datac(!\corexy|n_2~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_2~6 .extended_lut = "off";
defparam \corexy|stepper_step_2~6 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_2~6 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_2[4] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_2[4]~input_o ),
	.asdata(\corexy|stepper_step_2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_2[4] .is_wysiwyg = "true";
defparam \corexy|stepper_step_2[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add11~21 (
// Equation(s):
// \corexy|Add11~21_sumout  = SUM(( (!\corexy|signal_2~q  & (!\corexy|n_2 [5])) # (\corexy|signal_2~q  & ((!\corexy|Add10~21_sumout ))) ) + ( GND ) + ( \corexy|Add11~18  ))
// \corexy|Add11~22  = CARRY(( (!\corexy|signal_2~q  & (!\corexy|n_2 [5])) # (\corexy|signal_2~q  & ((!\corexy|Add10~21_sumout ))) ) + ( GND ) + ( \corexy|Add11~18  ))

	.dataa(!\corexy|signal_2~q ),
	.datab(gnd),
	.datac(!\corexy|n_2 [5]),
	.datad(!\corexy|Add10~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add11~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add11~21_sumout ),
	.cout(\corexy|Add11~22 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add11~21 .extended_lut = "off";
defparam \corexy|Add11~21 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add11~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_2~7 (
// Equation(s):
// \corexy|stepper_step_2~7_combout  = (!\corexy|direction_2~q  & ((\corexy|n_2~5_combout ))) # (\corexy|direction_2~q  & (\corexy|Add11~21_sumout ))

	.dataa(!\corexy|direction_2~q ),
	.datab(!\corexy|Add11~21_sumout ),
	.datac(!\corexy|n_2~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_2~7 .extended_lut = "off";
defparam \corexy|stepper_step_2~7 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_2~7 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_2[5] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_2[5]~input_o ),
	.asdata(\corexy|stepper_step_2~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_2[5] .is_wysiwyg = "true";
defparam \corexy|stepper_step_2[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add11~25 (
// Equation(s):
// \corexy|Add11~25_sumout  = SUM(( (!\corexy|signal_2~q  & (!\corexy|n_2 [6])) # (\corexy|signal_2~q  & ((!\corexy|Add10~25_sumout ))) ) + ( GND ) + ( \corexy|Add11~22  ))
// \corexy|Add11~26  = CARRY(( (!\corexy|signal_2~q  & (!\corexy|n_2 [6])) # (\corexy|signal_2~q  & ((!\corexy|Add10~25_sumout ))) ) + ( GND ) + ( \corexy|Add11~22  ))

	.dataa(!\corexy|signal_2~q ),
	.datab(gnd),
	.datac(!\corexy|n_2 [6]),
	.datad(!\corexy|Add10~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add11~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add11~25_sumout ),
	.cout(\corexy|Add11~26 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add11~25 .extended_lut = "off";
defparam \corexy|Add11~25 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add11~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_2~8 (
// Equation(s):
// \corexy|stepper_step_2~8_combout  = (!\corexy|direction_2~q  & ((\corexy|n_2~6_combout ))) # (\corexy|direction_2~q  & (\corexy|Add11~25_sumout ))

	.dataa(!\corexy|direction_2~q ),
	.datab(!\corexy|Add11~25_sumout ),
	.datac(!\corexy|n_2~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_2~8 .extended_lut = "off";
defparam \corexy|stepper_step_2~8 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_2~8 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_2[6] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_2[6]~input_o ),
	.asdata(\corexy|stepper_step_2~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_2[6] .is_wysiwyg = "true";
defparam \corexy|stepper_step_2[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add11~29 (
// Equation(s):
// \corexy|Add11~29_sumout  = SUM(( (!\corexy|signal_2~q  & (!\corexy|n_2 [7])) # (\corexy|signal_2~q  & ((!\corexy|Add10~29_sumout ))) ) + ( GND ) + ( \corexy|Add11~26  ))
// \corexy|Add11~30  = CARRY(( (!\corexy|signal_2~q  & (!\corexy|n_2 [7])) # (\corexy|signal_2~q  & ((!\corexy|Add10~29_sumout ))) ) + ( GND ) + ( \corexy|Add11~26  ))

	.dataa(!\corexy|signal_2~q ),
	.datab(gnd),
	.datac(!\corexy|n_2 [7]),
	.datad(!\corexy|Add10~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add11~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add11~29_sumout ),
	.cout(\corexy|Add11~30 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add11~29 .extended_lut = "off";
defparam \corexy|Add11~29 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add11~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_2~9 (
// Equation(s):
// \corexy|stepper_step_2~9_combout  = (!\corexy|direction_2~q  & ((\corexy|n_2~7_combout ))) # (\corexy|direction_2~q  & (\corexy|Add11~29_sumout ))

	.dataa(!\corexy|direction_2~q ),
	.datab(!\corexy|Add11~29_sumout ),
	.datac(!\corexy|n_2~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_2~9 .extended_lut = "off";
defparam \corexy|stepper_step_2~9 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_2~9 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_2[7] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_2[7]~input_o ),
	.asdata(\corexy|stepper_step_2~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_2[7] .is_wysiwyg = "true";
defparam \corexy|stepper_step_2[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add11~33 (
// Equation(s):
// \corexy|Add11~33_sumout  = SUM(( (!\corexy|signal_2~q  & (!\corexy|n_2 [8])) # (\corexy|signal_2~q  & ((!\corexy|Add10~33_sumout ))) ) + ( GND ) + ( \corexy|Add11~30  ))
// \corexy|Add11~34  = CARRY(( (!\corexy|signal_2~q  & (!\corexy|n_2 [8])) # (\corexy|signal_2~q  & ((!\corexy|Add10~33_sumout ))) ) + ( GND ) + ( \corexy|Add11~30  ))

	.dataa(!\corexy|signal_2~q ),
	.datab(gnd),
	.datac(!\corexy|n_2 [8]),
	.datad(!\corexy|Add10~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add11~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add11~33_sumout ),
	.cout(\corexy|Add11~34 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add11~33 .extended_lut = "off";
defparam \corexy|Add11~33 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add11~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_2~10 (
// Equation(s):
// \corexy|stepper_step_2~10_combout  = (!\corexy|direction_2~q  & ((\corexy|n_2~8_combout ))) # (\corexy|direction_2~q  & (\corexy|Add11~33_sumout ))

	.dataa(!\corexy|direction_2~q ),
	.datab(!\corexy|Add11~33_sumout ),
	.datac(!\corexy|n_2~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_2~10 .extended_lut = "off";
defparam \corexy|stepper_step_2~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_2~10 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_2[8] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_2[8]~input_o ),
	.asdata(\corexy|stepper_step_2~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_2[8] .is_wysiwyg = "true";
defparam \corexy|stepper_step_2[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add11~37 (
// Equation(s):
// \corexy|Add11~37_sumout  = SUM(( (!\corexy|signal_2~q  & (!\corexy|n_2 [9])) # (\corexy|signal_2~q  & ((!\corexy|Add10~37_sumout ))) ) + ( GND ) + ( \corexy|Add11~34  ))
// \corexy|Add11~38  = CARRY(( (!\corexy|signal_2~q  & (!\corexy|n_2 [9])) # (\corexy|signal_2~q  & ((!\corexy|Add10~37_sumout ))) ) + ( GND ) + ( \corexy|Add11~34  ))

	.dataa(!\corexy|signal_2~q ),
	.datab(gnd),
	.datac(!\corexy|n_2 [9]),
	.datad(!\corexy|Add10~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add11~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add11~37_sumout ),
	.cout(\corexy|Add11~38 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add11~37 .extended_lut = "off";
defparam \corexy|Add11~37 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add11~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_2~11 (
// Equation(s):
// \corexy|stepper_step_2~11_combout  = (!\corexy|direction_2~q  & ((\corexy|n_2~9_combout ))) # (\corexy|direction_2~q  & (\corexy|Add11~37_sumout ))

	.dataa(!\corexy|direction_2~q ),
	.datab(!\corexy|Add11~37_sumout ),
	.datac(!\corexy|n_2~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_2~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_2~11 .extended_lut = "off";
defparam \corexy|stepper_step_2~11 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_2~11 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_2[9] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_2[9]~input_o ),
	.asdata(\corexy|stepper_step_2~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_2[9] .is_wysiwyg = "true";
defparam \corexy|stepper_step_2[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add11~41 (
// Equation(s):
// \corexy|Add11~41_sumout  = SUM(( (!\corexy|signal_2~q  & (!\corexy|n_2 [10])) # (\corexy|signal_2~q  & ((!\corexy|Add10~41_sumout ))) ) + ( GND ) + ( \corexy|Add11~38  ))
// \corexy|Add11~42  = CARRY(( (!\corexy|signal_2~q  & (!\corexy|n_2 [10])) # (\corexy|signal_2~q  & ((!\corexy|Add10~41_sumout ))) ) + ( GND ) + ( \corexy|Add11~38  ))

	.dataa(!\corexy|signal_2~q ),
	.datab(gnd),
	.datac(!\corexy|n_2 [10]),
	.datad(!\corexy|Add10~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add11~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add11~41_sumout ),
	.cout(\corexy|Add11~42 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add11~41 .extended_lut = "off";
defparam \corexy|Add11~41 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add11~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_2~12 (
// Equation(s):
// \corexy|stepper_step_2~12_combout  = (!\corexy|direction_2~q  & ((\corexy|n_2~10_combout ))) # (\corexy|direction_2~q  & (\corexy|Add11~41_sumout ))

	.dataa(!\corexy|direction_2~q ),
	.datab(!\corexy|Add11~41_sumout ),
	.datac(!\corexy|n_2~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_2~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_2~12 .extended_lut = "off";
defparam \corexy|stepper_step_2~12 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_2~12 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_2[10] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_2[10]~input_o ),
	.asdata(\corexy|stepper_step_2~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_2[10] .is_wysiwyg = "true";
defparam \corexy|stepper_step_2[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add11~45 (
// Equation(s):
// \corexy|Add11~45_sumout  = SUM(( (!\corexy|signal_2~q  & (!\corexy|n_2 [11])) # (\corexy|signal_2~q  & ((!\corexy|Add10~45_sumout ))) ) + ( GND ) + ( \corexy|Add11~42  ))
// \corexy|Add11~46  = CARRY(( (!\corexy|signal_2~q  & (!\corexy|n_2 [11])) # (\corexy|signal_2~q  & ((!\corexy|Add10~45_sumout ))) ) + ( GND ) + ( \corexy|Add11~42  ))

	.dataa(!\corexy|signal_2~q ),
	.datab(gnd),
	.datac(!\corexy|n_2 [11]),
	.datad(!\corexy|Add10~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add11~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add11~45_sumout ),
	.cout(\corexy|Add11~46 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add11~45 .extended_lut = "off";
defparam \corexy|Add11~45 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add11~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_2~13 (
// Equation(s):
// \corexy|stepper_step_2~13_combout  = (!\corexy|direction_2~q  & ((\corexy|n_2~11_combout ))) # (\corexy|direction_2~q  & (\corexy|Add11~45_sumout ))

	.dataa(!\corexy|direction_2~q ),
	.datab(!\corexy|Add11~45_sumout ),
	.datac(!\corexy|n_2~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_2~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_2~13 .extended_lut = "off";
defparam \corexy|stepper_step_2~13 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_2~13 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_2[11] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_2[11]~input_o ),
	.asdata(\corexy|stepper_step_2~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_2[11] .is_wysiwyg = "true";
defparam \corexy|stepper_step_2[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add11~49 (
// Equation(s):
// \corexy|Add11~49_sumout  = SUM(( (!\corexy|signal_2~q  & (!\corexy|n_2 [12])) # (\corexy|signal_2~q  & ((!\corexy|Add10~49_sumout ))) ) + ( GND ) + ( \corexy|Add11~46  ))
// \corexy|Add11~50  = CARRY(( (!\corexy|signal_2~q  & (!\corexy|n_2 [12])) # (\corexy|signal_2~q  & ((!\corexy|Add10~49_sumout ))) ) + ( GND ) + ( \corexy|Add11~46  ))

	.dataa(!\corexy|signal_2~q ),
	.datab(gnd),
	.datac(!\corexy|n_2 [12]),
	.datad(!\corexy|Add10~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add11~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add11~49_sumout ),
	.cout(\corexy|Add11~50 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add11~49 .extended_lut = "off";
defparam \corexy|Add11~49 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add11~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_2~14 (
// Equation(s):
// \corexy|stepper_step_2~14_combout  = (!\corexy|direction_2~q  & ((\corexy|n_2~12_combout ))) # (\corexy|direction_2~q  & (\corexy|Add11~49_sumout ))

	.dataa(!\corexy|direction_2~q ),
	.datab(!\corexy|Add11~49_sumout ),
	.datac(!\corexy|n_2~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_2~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_2~14 .extended_lut = "off";
defparam \corexy|stepper_step_2~14 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_2~14 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_2[12] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_2[12]~input_o ),
	.asdata(\corexy|stepper_step_2~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_2[12] .is_wysiwyg = "true";
defparam \corexy|stepper_step_2[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add11~53 (
// Equation(s):
// \corexy|Add11~53_sumout  = SUM(( (!\corexy|signal_2~q  & (!\corexy|n_2 [13])) # (\corexy|signal_2~q  & ((!\corexy|Add10~53_sumout ))) ) + ( GND ) + ( \corexy|Add11~50  ))
// \corexy|Add11~54  = CARRY(( (!\corexy|signal_2~q  & (!\corexy|n_2 [13])) # (\corexy|signal_2~q  & ((!\corexy|Add10~53_sumout ))) ) + ( GND ) + ( \corexy|Add11~50  ))

	.dataa(!\corexy|signal_2~q ),
	.datab(gnd),
	.datac(!\corexy|n_2 [13]),
	.datad(!\corexy|Add10~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add11~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add11~53_sumout ),
	.cout(\corexy|Add11~54 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add11~53 .extended_lut = "off";
defparam \corexy|Add11~53 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add11~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_2~15 (
// Equation(s):
// \corexy|stepper_step_2~15_combout  = (!\corexy|direction_2~q  & ((\corexy|n_2~13_combout ))) # (\corexy|direction_2~q  & (\corexy|Add11~53_sumout ))

	.dataa(!\corexy|direction_2~q ),
	.datab(!\corexy|Add11~53_sumout ),
	.datac(!\corexy|n_2~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_2~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_2~15 .extended_lut = "off";
defparam \corexy|stepper_step_2~15 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_2~15 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_2[13] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_2[13]~input_o ),
	.asdata(\corexy|stepper_step_2~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_2[13] .is_wysiwyg = "true";
defparam \corexy|stepper_step_2[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add11~57 (
// Equation(s):
// \corexy|Add11~57_sumout  = SUM(( (!\corexy|signal_2~q  & (!\corexy|n_2 [14])) # (\corexy|signal_2~q  & ((!\corexy|Add10~57_sumout ))) ) + ( GND ) + ( \corexy|Add11~54  ))
// \corexy|Add11~58  = CARRY(( (!\corexy|signal_2~q  & (!\corexy|n_2 [14])) # (\corexy|signal_2~q  & ((!\corexy|Add10~57_sumout ))) ) + ( GND ) + ( \corexy|Add11~54  ))

	.dataa(!\corexy|signal_2~q ),
	.datab(gnd),
	.datac(!\corexy|n_2 [14]),
	.datad(!\corexy|Add10~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add11~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add11~57_sumout ),
	.cout(\corexy|Add11~58 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add11~57 .extended_lut = "off";
defparam \corexy|Add11~57 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add11~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_2~16 (
// Equation(s):
// \corexy|stepper_step_2~16_combout  = (!\corexy|direction_2~q  & ((\corexy|n_2~14_combout ))) # (\corexy|direction_2~q  & (\corexy|Add11~57_sumout ))

	.dataa(!\corexy|direction_2~q ),
	.datab(!\corexy|Add11~57_sumout ),
	.datac(!\corexy|n_2~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_2~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_2~16 .extended_lut = "off";
defparam \corexy|stepper_step_2~16 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_2~16 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_2[14] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_2[14]~input_o ),
	.asdata(\corexy|stepper_step_2~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_2[14] .is_wysiwyg = "true";
defparam \corexy|stepper_step_2[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add11~61 (
// Equation(s):
// \corexy|Add11~61_sumout  = SUM(( (!\corexy|signal_2~q  & (!\corexy|n_2 [15])) # (\corexy|signal_2~q  & ((!\corexy|Add10~61_sumout ))) ) + ( GND ) + ( \corexy|Add11~58  ))
// \corexy|Add11~62  = CARRY(( (!\corexy|signal_2~q  & (!\corexy|n_2 [15])) # (\corexy|signal_2~q  & ((!\corexy|Add10~61_sumout ))) ) + ( GND ) + ( \corexy|Add11~58  ))

	.dataa(!\corexy|signal_2~q ),
	.datab(gnd),
	.datac(!\corexy|n_2 [15]),
	.datad(!\corexy|Add10~61_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add11~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add11~61_sumout ),
	.cout(\corexy|Add11~62 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add11~61 .extended_lut = "off";
defparam \corexy|Add11~61 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add11~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_2~17 (
// Equation(s):
// \corexy|stepper_step_2~17_combout  = (!\corexy|direction_2~q  & ((\corexy|n_2~15_combout ))) # (\corexy|direction_2~q  & (\corexy|Add11~61_sumout ))

	.dataa(!\corexy|direction_2~q ),
	.datab(!\corexy|Add11~61_sumout ),
	.datac(!\corexy|n_2~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_2~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_2~17 .extended_lut = "off";
defparam \corexy|stepper_step_2~17 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_2~17 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_2[15] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_2[15]~input_o ),
	.asdata(\corexy|stepper_step_2~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_2[15] .is_wysiwyg = "true";
defparam \corexy|stepper_step_2[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add11~65 (
// Equation(s):
// \corexy|Add11~65_sumout  = SUM(( (!\corexy|signal_2~q  & (!\corexy|n_2 [16])) # (\corexy|signal_2~q  & ((!\corexy|Add10~65_sumout ))) ) + ( GND ) + ( \corexy|Add11~62  ))
// \corexy|Add11~66  = CARRY(( (!\corexy|signal_2~q  & (!\corexy|n_2 [16])) # (\corexy|signal_2~q  & ((!\corexy|Add10~65_sumout ))) ) + ( GND ) + ( \corexy|Add11~62  ))

	.dataa(!\corexy|signal_2~q ),
	.datab(gnd),
	.datac(!\corexy|n_2 [16]),
	.datad(!\corexy|Add10~65_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add11~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add11~65_sumout ),
	.cout(\corexy|Add11~66 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add11~65 .extended_lut = "off";
defparam \corexy|Add11~65 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add11~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_2~18 (
// Equation(s):
// \corexy|stepper_step_2~18_combout  = (!\corexy|direction_2~q  & ((\corexy|n_2~16_combout ))) # (\corexy|direction_2~q  & (\corexy|Add11~65_sumout ))

	.dataa(!\corexy|direction_2~q ),
	.datab(!\corexy|Add11~65_sumout ),
	.datac(!\corexy|n_2~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_2~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_2~18 .extended_lut = "off";
defparam \corexy|stepper_step_2~18 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_2~18 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_2[16] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_2[16]~input_o ),
	.asdata(\corexy|stepper_step_2~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_2[16] .is_wysiwyg = "true";
defparam \corexy|stepper_step_2[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add11~69 (
// Equation(s):
// \corexy|Add11~69_sumout  = SUM(( (!\corexy|signal_2~q  & (!\corexy|n_2 [17])) # (\corexy|signal_2~q  & ((!\corexy|Add10~69_sumout ))) ) + ( GND ) + ( \corexy|Add11~66  ))
// \corexy|Add11~70  = CARRY(( (!\corexy|signal_2~q  & (!\corexy|n_2 [17])) # (\corexy|signal_2~q  & ((!\corexy|Add10~69_sumout ))) ) + ( GND ) + ( \corexy|Add11~66  ))

	.dataa(!\corexy|signal_2~q ),
	.datab(gnd),
	.datac(!\corexy|n_2 [17]),
	.datad(!\corexy|Add10~69_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add11~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add11~69_sumout ),
	.cout(\corexy|Add11~70 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add11~69 .extended_lut = "off";
defparam \corexy|Add11~69 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add11~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_2~19 (
// Equation(s):
// \corexy|stepper_step_2~19_combout  = (!\corexy|direction_2~q  & ((\corexy|n_2~17_combout ))) # (\corexy|direction_2~q  & (\corexy|Add11~69_sumout ))

	.dataa(!\corexy|direction_2~q ),
	.datab(!\corexy|Add11~69_sumout ),
	.datac(!\corexy|n_2~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_2~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_2~19 .extended_lut = "off";
defparam \corexy|stepper_step_2~19 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_2~19 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_2[17] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_2[17]~input_o ),
	.asdata(\corexy|stepper_step_2~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_2[17] .is_wysiwyg = "true";
defparam \corexy|stepper_step_2[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add11~73 (
// Equation(s):
// \corexy|Add11~73_sumout  = SUM(( (!\corexy|signal_2~q  & (!\corexy|n_2 [18])) # (\corexy|signal_2~q  & ((!\corexy|Add10~73_sumout ))) ) + ( GND ) + ( \corexy|Add11~70  ))
// \corexy|Add11~74  = CARRY(( (!\corexy|signal_2~q  & (!\corexy|n_2 [18])) # (\corexy|signal_2~q  & ((!\corexy|Add10~73_sumout ))) ) + ( GND ) + ( \corexy|Add11~70  ))

	.dataa(!\corexy|signal_2~q ),
	.datab(gnd),
	.datac(!\corexy|n_2 [18]),
	.datad(!\corexy|Add10~73_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add11~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add11~73_sumout ),
	.cout(\corexy|Add11~74 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add11~73 .extended_lut = "off";
defparam \corexy|Add11~73 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add11~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_2~20 (
// Equation(s):
// \corexy|stepper_step_2~20_combout  = (!\corexy|direction_2~q  & ((\corexy|n_2~18_combout ))) # (\corexy|direction_2~q  & (\corexy|Add11~73_sumout ))

	.dataa(!\corexy|direction_2~q ),
	.datab(!\corexy|Add11~73_sumout ),
	.datac(!\corexy|n_2~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_2~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_2~20 .extended_lut = "off";
defparam \corexy|stepper_step_2~20 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_2~20 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_2[18] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_2[18]~input_o ),
	.asdata(\corexy|stepper_step_2~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_2[18] .is_wysiwyg = "true";
defparam \corexy|stepper_step_2[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add11~77 (
// Equation(s):
// \corexy|Add11~77_sumout  = SUM(( (!\corexy|signal_2~q  & (!\corexy|n_2 [19])) # (\corexy|signal_2~q  & ((!\corexy|Add10~77_sumout ))) ) + ( GND ) + ( \corexy|Add11~74  ))
// \corexy|Add11~78  = CARRY(( (!\corexy|signal_2~q  & (!\corexy|n_2 [19])) # (\corexy|signal_2~q  & ((!\corexy|Add10~77_sumout ))) ) + ( GND ) + ( \corexy|Add11~74  ))

	.dataa(!\corexy|signal_2~q ),
	.datab(gnd),
	.datac(!\corexy|n_2 [19]),
	.datad(!\corexy|Add10~77_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add11~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add11~77_sumout ),
	.cout(\corexy|Add11~78 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add11~77 .extended_lut = "off";
defparam \corexy|Add11~77 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add11~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_2~21 (
// Equation(s):
// \corexy|stepper_step_2~21_combout  = (!\corexy|direction_2~q  & ((\corexy|n_2~19_combout ))) # (\corexy|direction_2~q  & (\corexy|Add11~77_sumout ))

	.dataa(!\corexy|direction_2~q ),
	.datab(!\corexy|Add11~77_sumout ),
	.datac(!\corexy|n_2~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_2~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_2~21 .extended_lut = "off";
defparam \corexy|stepper_step_2~21 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_2~21 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_2[19] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_2[19]~input_o ),
	.asdata(\corexy|stepper_step_2~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_2[19] .is_wysiwyg = "true";
defparam \corexy|stepper_step_2[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add11~81 (
// Equation(s):
// \corexy|Add11~81_sumout  = SUM(( (!\corexy|signal_2~q  & (!\corexy|n_2 [20])) # (\corexy|signal_2~q  & ((!\corexy|Add10~81_sumout ))) ) + ( GND ) + ( \corexy|Add11~78  ))
// \corexy|Add11~82  = CARRY(( (!\corexy|signal_2~q  & (!\corexy|n_2 [20])) # (\corexy|signal_2~q  & ((!\corexy|Add10~81_sumout ))) ) + ( GND ) + ( \corexy|Add11~78  ))

	.dataa(!\corexy|signal_2~q ),
	.datab(gnd),
	.datac(!\corexy|n_2 [20]),
	.datad(!\corexy|Add10~81_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add11~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add11~81_sumout ),
	.cout(\corexy|Add11~82 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add11~81 .extended_lut = "off";
defparam \corexy|Add11~81 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add11~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_2~22 (
// Equation(s):
// \corexy|stepper_step_2~22_combout  = (!\corexy|direction_2~q  & ((\corexy|n_2~20_combout ))) # (\corexy|direction_2~q  & (\corexy|Add11~81_sumout ))

	.dataa(!\corexy|direction_2~q ),
	.datab(!\corexy|Add11~81_sumout ),
	.datac(!\corexy|n_2~20_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_2~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_2~22 .extended_lut = "off";
defparam \corexy|stepper_step_2~22 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_2~22 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_2[20] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_2[20]~input_o ),
	.asdata(\corexy|stepper_step_2~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_2[20] .is_wysiwyg = "true";
defparam \corexy|stepper_step_2[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add11~85 (
// Equation(s):
// \corexy|Add11~85_sumout  = SUM(( (!\corexy|signal_2~q  & (!\corexy|n_2 [21])) # (\corexy|signal_2~q  & ((!\corexy|Add10~85_sumout ))) ) + ( GND ) + ( \corexy|Add11~82  ))
// \corexy|Add11~86  = CARRY(( (!\corexy|signal_2~q  & (!\corexy|n_2 [21])) # (\corexy|signal_2~q  & ((!\corexy|Add10~85_sumout ))) ) + ( GND ) + ( \corexy|Add11~82  ))

	.dataa(!\corexy|signal_2~q ),
	.datab(gnd),
	.datac(!\corexy|n_2 [21]),
	.datad(!\corexy|Add10~85_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add11~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add11~85_sumout ),
	.cout(\corexy|Add11~86 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add11~85 .extended_lut = "off";
defparam \corexy|Add11~85 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add11~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_2~23 (
// Equation(s):
// \corexy|stepper_step_2~23_combout  = (!\corexy|direction_2~q  & ((\corexy|n_2~21_combout ))) # (\corexy|direction_2~q  & (\corexy|Add11~85_sumout ))

	.dataa(!\corexy|direction_2~q ),
	.datab(!\corexy|Add11~85_sumout ),
	.datac(!\corexy|n_2~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_2~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_2~23 .extended_lut = "off";
defparam \corexy|stepper_step_2~23 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_2~23 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_2[21] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_2[21]~input_o ),
	.asdata(\corexy|stepper_step_2~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_2[21] .is_wysiwyg = "true";
defparam \corexy|stepper_step_2[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add11~89 (
// Equation(s):
// \corexy|Add11~89_sumout  = SUM(( (!\corexy|signal_2~q  & (!\corexy|n_2 [22])) # (\corexy|signal_2~q  & ((!\corexy|Add10~89_sumout ))) ) + ( GND ) + ( \corexy|Add11~86  ))
// \corexy|Add11~90  = CARRY(( (!\corexy|signal_2~q  & (!\corexy|n_2 [22])) # (\corexy|signal_2~q  & ((!\corexy|Add10~89_sumout ))) ) + ( GND ) + ( \corexy|Add11~86  ))

	.dataa(!\corexy|signal_2~q ),
	.datab(gnd),
	.datac(!\corexy|n_2 [22]),
	.datad(!\corexy|Add10~89_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add11~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add11~89_sumout ),
	.cout(\corexy|Add11~90 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add11~89 .extended_lut = "off";
defparam \corexy|Add11~89 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add11~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_2~24 (
// Equation(s):
// \corexy|stepper_step_2~24_combout  = (!\corexy|direction_2~q  & ((\corexy|n_2~22_combout ))) # (\corexy|direction_2~q  & (\corexy|Add11~89_sumout ))

	.dataa(!\corexy|direction_2~q ),
	.datab(!\corexy|Add11~89_sumout ),
	.datac(!\corexy|n_2~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_2~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_2~24 .extended_lut = "off";
defparam \corexy|stepper_step_2~24 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_2~24 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_2[22] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_2[22]~input_o ),
	.asdata(\corexy|stepper_step_2~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_2[22] .is_wysiwyg = "true";
defparam \corexy|stepper_step_2[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add11~93 (
// Equation(s):
// \corexy|Add11~93_sumout  = SUM(( (!\corexy|signal_2~q  & (!\corexy|n_2 [23])) # (\corexy|signal_2~q  & ((!\corexy|Add10~93_sumout ))) ) + ( GND ) + ( \corexy|Add11~90  ))
// \corexy|Add11~94  = CARRY(( (!\corexy|signal_2~q  & (!\corexy|n_2 [23])) # (\corexy|signal_2~q  & ((!\corexy|Add10~93_sumout ))) ) + ( GND ) + ( \corexy|Add11~90  ))

	.dataa(!\corexy|signal_2~q ),
	.datab(gnd),
	.datac(!\corexy|n_2 [23]),
	.datad(!\corexy|Add10~93_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add11~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add11~93_sumout ),
	.cout(\corexy|Add11~94 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add11~93 .extended_lut = "off";
defparam \corexy|Add11~93 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add11~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_2~25 (
// Equation(s):
// \corexy|stepper_step_2~25_combout  = (!\corexy|direction_2~q  & ((\corexy|n_2~23_combout ))) # (\corexy|direction_2~q  & (\corexy|Add11~93_sumout ))

	.dataa(!\corexy|direction_2~q ),
	.datab(!\corexy|Add11~93_sumout ),
	.datac(!\corexy|n_2~23_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_2~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_2~25 .extended_lut = "off";
defparam \corexy|stepper_step_2~25 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_2~25 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_2[23] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_2[23]~input_o ),
	.asdata(\corexy|stepper_step_2~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_2[23] .is_wysiwyg = "true";
defparam \corexy|stepper_step_2[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add11~97 (
// Equation(s):
// \corexy|Add11~97_sumout  = SUM(( (!\corexy|signal_2~q  & (!\corexy|n_2 [24])) # (\corexy|signal_2~q  & ((!\corexy|Add10~97_sumout ))) ) + ( GND ) + ( \corexy|Add11~94  ))
// \corexy|Add11~98  = CARRY(( (!\corexy|signal_2~q  & (!\corexy|n_2 [24])) # (\corexy|signal_2~q  & ((!\corexy|Add10~97_sumout ))) ) + ( GND ) + ( \corexy|Add11~94  ))

	.dataa(!\corexy|signal_2~q ),
	.datab(gnd),
	.datac(!\corexy|n_2 [24]),
	.datad(!\corexy|Add10~97_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add11~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add11~97_sumout ),
	.cout(\corexy|Add11~98 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add11~97 .extended_lut = "off";
defparam \corexy|Add11~97 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add11~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_2~26 (
// Equation(s):
// \corexy|stepper_step_2~26_combout  = (!\corexy|direction_2~q  & ((\corexy|n_2~24_combout ))) # (\corexy|direction_2~q  & (\corexy|Add11~97_sumout ))

	.dataa(!\corexy|direction_2~q ),
	.datab(!\corexy|Add11~97_sumout ),
	.datac(!\corexy|n_2~24_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_2~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_2~26 .extended_lut = "off";
defparam \corexy|stepper_step_2~26 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_2~26 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_2[24] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_2[24]~input_o ),
	.asdata(\corexy|stepper_step_2~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_2[24] .is_wysiwyg = "true";
defparam \corexy|stepper_step_2[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add11~101 (
// Equation(s):
// \corexy|Add11~101_sumout  = SUM(( (!\corexy|signal_2~q  & (!\corexy|n_2 [25])) # (\corexy|signal_2~q  & ((!\corexy|Add10~101_sumout ))) ) + ( GND ) + ( \corexy|Add11~98  ))
// \corexy|Add11~102  = CARRY(( (!\corexy|signal_2~q  & (!\corexy|n_2 [25])) # (\corexy|signal_2~q  & ((!\corexy|Add10~101_sumout ))) ) + ( GND ) + ( \corexy|Add11~98  ))

	.dataa(!\corexy|signal_2~q ),
	.datab(gnd),
	.datac(!\corexy|n_2 [25]),
	.datad(!\corexy|Add10~101_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add11~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add11~101_sumout ),
	.cout(\corexy|Add11~102 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add11~101 .extended_lut = "off";
defparam \corexy|Add11~101 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add11~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_2~27 (
// Equation(s):
// \corexy|stepper_step_2~27_combout  = (!\corexy|direction_2~q  & ((\corexy|n_2~25_combout ))) # (\corexy|direction_2~q  & (\corexy|Add11~101_sumout ))

	.dataa(!\corexy|direction_2~q ),
	.datab(!\corexy|Add11~101_sumout ),
	.datac(!\corexy|n_2~25_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_2~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_2~27 .extended_lut = "off";
defparam \corexy|stepper_step_2~27 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_2~27 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_2[25] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_2[25]~input_o ),
	.asdata(\corexy|stepper_step_2~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_2[25] .is_wysiwyg = "true";
defparam \corexy|stepper_step_2[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add11~105 (
// Equation(s):
// \corexy|Add11~105_sumout  = SUM(( (!\corexy|signal_2~q  & (!\corexy|n_2 [26])) # (\corexy|signal_2~q  & ((!\corexy|Add10~105_sumout ))) ) + ( GND ) + ( \corexy|Add11~102  ))
// \corexy|Add11~106  = CARRY(( (!\corexy|signal_2~q  & (!\corexy|n_2 [26])) # (\corexy|signal_2~q  & ((!\corexy|Add10~105_sumout ))) ) + ( GND ) + ( \corexy|Add11~102  ))

	.dataa(!\corexy|signal_2~q ),
	.datab(gnd),
	.datac(!\corexy|n_2 [26]),
	.datad(!\corexy|Add10~105_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add11~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add11~105_sumout ),
	.cout(\corexy|Add11~106 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add11~105 .extended_lut = "off";
defparam \corexy|Add11~105 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add11~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_2~28 (
// Equation(s):
// \corexy|stepper_step_2~28_combout  = (!\corexy|direction_2~q  & ((\corexy|n_2~26_combout ))) # (\corexy|direction_2~q  & (\corexy|Add11~105_sumout ))

	.dataa(!\corexy|direction_2~q ),
	.datab(!\corexy|Add11~105_sumout ),
	.datac(!\corexy|n_2~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_2~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_2~28 .extended_lut = "off";
defparam \corexy|stepper_step_2~28 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_2~28 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_2[26] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_2[26]~input_o ),
	.asdata(\corexy|stepper_step_2~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_2[26] .is_wysiwyg = "true";
defparam \corexy|stepper_step_2[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add11~109 (
// Equation(s):
// \corexy|Add11~109_sumout  = SUM(( (!\corexy|signal_2~q  & (!\corexy|n_2 [27])) # (\corexy|signal_2~q  & ((!\corexy|Add10~109_sumout ))) ) + ( GND ) + ( \corexy|Add11~106  ))
// \corexy|Add11~110  = CARRY(( (!\corexy|signal_2~q  & (!\corexy|n_2 [27])) # (\corexy|signal_2~q  & ((!\corexy|Add10~109_sumout ))) ) + ( GND ) + ( \corexy|Add11~106  ))

	.dataa(!\corexy|signal_2~q ),
	.datab(gnd),
	.datac(!\corexy|n_2 [27]),
	.datad(!\corexy|Add10~109_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add11~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add11~109_sumout ),
	.cout(\corexy|Add11~110 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add11~109 .extended_lut = "off";
defparam \corexy|Add11~109 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add11~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_2~29 (
// Equation(s):
// \corexy|stepper_step_2~29_combout  = (!\corexy|direction_2~q  & ((\corexy|n_2~27_combout ))) # (\corexy|direction_2~q  & (\corexy|Add11~109_sumout ))

	.dataa(!\corexy|direction_2~q ),
	.datab(!\corexy|Add11~109_sumout ),
	.datac(!\corexy|n_2~27_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_2~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_2~29 .extended_lut = "off";
defparam \corexy|stepper_step_2~29 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_2~29 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_2[27] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_2[27]~input_o ),
	.asdata(\corexy|stepper_step_2~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_2[27] .is_wysiwyg = "true";
defparam \corexy|stepper_step_2[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add11~113 (
// Equation(s):
// \corexy|Add11~113_sumout  = SUM(( (!\corexy|signal_2~q  & (!\corexy|n_2 [28])) # (\corexy|signal_2~q  & ((!\corexy|Add10~113_sumout ))) ) + ( GND ) + ( \corexy|Add11~110  ))
// \corexy|Add11~114  = CARRY(( (!\corexy|signal_2~q  & (!\corexy|n_2 [28])) # (\corexy|signal_2~q  & ((!\corexy|Add10~113_sumout ))) ) + ( GND ) + ( \corexy|Add11~110  ))

	.dataa(!\corexy|signal_2~q ),
	.datab(gnd),
	.datac(!\corexy|n_2 [28]),
	.datad(!\corexy|Add10~113_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add11~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add11~113_sumout ),
	.cout(\corexy|Add11~114 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add11~113 .extended_lut = "off";
defparam \corexy|Add11~113 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add11~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_2~30 (
// Equation(s):
// \corexy|stepper_step_2~30_combout  = (!\corexy|direction_2~q  & ((\corexy|n_2~28_combout ))) # (\corexy|direction_2~q  & (\corexy|Add11~113_sumout ))

	.dataa(!\corexy|direction_2~q ),
	.datab(!\corexy|Add11~113_sumout ),
	.datac(!\corexy|n_2~28_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_2~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_2~30 .extended_lut = "off";
defparam \corexy|stepper_step_2~30 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_2~30 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_2[28] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_2[28]~input_o ),
	.asdata(\corexy|stepper_step_2~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_2[28] .is_wysiwyg = "true";
defparam \corexy|stepper_step_2[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add11~117 (
// Equation(s):
// \corexy|Add11~117_sumout  = SUM(( (!\corexy|signal_2~q  & (!\corexy|n_2 [29])) # (\corexy|signal_2~q  & ((!\corexy|Add10~117_sumout ))) ) + ( GND ) + ( \corexy|Add11~114  ))
// \corexy|Add11~118  = CARRY(( (!\corexy|signal_2~q  & (!\corexy|n_2 [29])) # (\corexy|signal_2~q  & ((!\corexy|Add10~117_sumout ))) ) + ( GND ) + ( \corexy|Add11~114  ))

	.dataa(!\corexy|signal_2~q ),
	.datab(gnd),
	.datac(!\corexy|n_2 [29]),
	.datad(!\corexy|Add10~117_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add11~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add11~117_sumout ),
	.cout(\corexy|Add11~118 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add11~117 .extended_lut = "off";
defparam \corexy|Add11~117 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add11~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_2~31 (
// Equation(s):
// \corexy|stepper_step_2~31_combout  = (!\corexy|direction_2~q  & ((\corexy|n_2~29_combout ))) # (\corexy|direction_2~q  & (\corexy|Add11~117_sumout ))

	.dataa(!\corexy|direction_2~q ),
	.datab(!\corexy|Add11~117_sumout ),
	.datac(!\corexy|n_2~29_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_2~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_2~31 .extended_lut = "off";
defparam \corexy|stepper_step_2~31 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_2~31 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_2[29] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_2[29]~input_o ),
	.asdata(\corexy|stepper_step_2~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_2[29] .is_wysiwyg = "true";
defparam \corexy|stepper_step_2[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add11~121 (
// Equation(s):
// \corexy|Add11~121_sumout  = SUM(( (!\corexy|signal_2~q  & (!\corexy|n_2 [30])) # (\corexy|signal_2~q  & ((!\corexy|Add10~121_sumout ))) ) + ( GND ) + ( \corexy|Add11~118  ))
// \corexy|Add11~122  = CARRY(( (!\corexy|signal_2~q  & (!\corexy|n_2 [30])) # (\corexy|signal_2~q  & ((!\corexy|Add10~121_sumout ))) ) + ( GND ) + ( \corexy|Add11~118  ))

	.dataa(!\corexy|signal_2~q ),
	.datab(gnd),
	.datac(!\corexy|n_2 [30]),
	.datad(!\corexy|Add10~121_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add11~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add11~121_sumout ),
	.cout(\corexy|Add11~122 ),
	.shareout());
// synopsys translate_off
defparam \corexy|Add11~121 .extended_lut = "off";
defparam \corexy|Add11~121 .lut_mask = 64'h0000FFFF0000F5A0;
defparam \corexy|Add11~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_2~32 (
// Equation(s):
// \corexy|stepper_step_2~32_combout  = (!\corexy|direction_2~q  & ((\corexy|n_2~30_combout ))) # (\corexy|direction_2~q  & (\corexy|Add11~121_sumout ))

	.dataa(!\corexy|direction_2~q ),
	.datab(!\corexy|Add11~121_sumout ),
	.datac(!\corexy|n_2~30_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_2~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_2~32 .extended_lut = "off";
defparam \corexy|stepper_step_2~32 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \corexy|stepper_step_2~32 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_2[30] (
	.clk(\clk~input_o ),
	.d(\stepper_step_in_2[30]~input_o ),
	.asdata(\corexy|stepper_step_2~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_2[30] .is_wysiwyg = "true";
defparam \corexy|stepper_step_2[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \corexy|Add11~125 (
// Equation(s):
// \corexy|Add11~125_sumout  = SUM(( VCC ) + ( GND ) + ( \corexy|Add11~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\corexy|Add11~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\corexy|Add11~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|Add11~125 .extended_lut = "off";
defparam \corexy|Add11~125 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \corexy|Add11~125 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \corexy|stepper_step_2~33 (
// Equation(s):
// \corexy|stepper_step_2~33_combout  = (\corexy|direction_2~q  & \corexy|Add11~125_sumout )

	.dataa(!\corexy|direction_2~q ),
	.datab(!\corexy|Add11~125_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\corexy|stepper_step_2~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \corexy|stepper_step_2~33 .extended_lut = "off";
defparam \corexy|stepper_step_2~33 .lut_mask = 64'h1111111111111111;
defparam \corexy|stepper_step_2~33 .shared_arith = "off";
// synopsys translate_on

dffeas \corexy|stepper_step_2[31] (
	.clk(\clk~input_o ),
	.d(\corexy|stepper_step_2~33_combout ),
	.asdata(\stepper_step_in_2[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\corexy|f~0_combout ),
	.ena(\corexy|stepper_step_2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\corexy|stepper_step_2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \corexy|stepper_step_2[31] .is_wysiwyg = "true";
defparam \corexy|stepper_step_2[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|stepper_step~3 (
// Equation(s):
// \z|stepper_step~3_combout  = (!\z|stepper_step [31] & ((\z|n~0_combout ))) # (\z|stepper_step [31] & (\z|Add4~5_sumout ))

	.dataa(!\z|stepper_step [31]),
	.datab(!\z|Add4~5_sumout ),
	.datac(!\z|n~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|stepper_step~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|stepper_step~3 .extended_lut = "off";
defparam \z|stepper_step~3 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \z|stepper_step~3 .shared_arith = "off";
// synopsys translate_on

dffeas \z|stepper_step[0] (
	.clk(\clk~input_o ),
	.d(\z|stepper_step~3_combout ),
	.asdata(\stepper_step_in_3[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|stepper_step [0]),
	.prn(vcc));
// synopsys translate_off
defparam \z|stepper_step[0] .is_wysiwyg = "true";
defparam \z|stepper_step[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|stepper_step~4 (
// Equation(s):
// \z|stepper_step~4_combout  = (!\z|stepper_step [31] & ((\z|n~1_combout ))) # (\z|stepper_step [31] & (\z|Add4~9_sumout ))

	.dataa(!\z|stepper_step [31]),
	.datab(!\z|Add4~9_sumout ),
	.datac(!\z|n~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|stepper_step~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|stepper_step~4 .extended_lut = "off";
defparam \z|stepper_step~4 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \z|stepper_step~4 .shared_arith = "off";
// synopsys translate_on

dffeas \z|stepper_step[1] (
	.clk(\clk~input_o ),
	.d(\z|stepper_step~4_combout ),
	.asdata(\stepper_step_in_3[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|stepper_step [1]),
	.prn(vcc));
// synopsys translate_off
defparam \z|stepper_step[1] .is_wysiwyg = "true";
defparam \z|stepper_step[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|stepper_step~5 (
// Equation(s):
// \z|stepper_step~5_combout  = (!\z|stepper_step [31] & ((\z|n~2_combout ))) # (\z|stepper_step [31] & (\z|Add4~13_sumout ))

	.dataa(!\z|stepper_step [31]),
	.datab(!\z|Add4~13_sumout ),
	.datac(!\z|n~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|stepper_step~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|stepper_step~5 .extended_lut = "off";
defparam \z|stepper_step~5 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \z|stepper_step~5 .shared_arith = "off";
// synopsys translate_on

dffeas \z|stepper_step[2] (
	.clk(\clk~input_o ),
	.d(\z|stepper_step~5_combout ),
	.asdata(\stepper_step_in_3[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|stepper_step [2]),
	.prn(vcc));
// synopsys translate_off
defparam \z|stepper_step[2] .is_wysiwyg = "true";
defparam \z|stepper_step[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|stepper_step~6 (
// Equation(s):
// \z|stepper_step~6_combout  = (!\z|stepper_step [31] & ((\z|n~3_combout ))) # (\z|stepper_step [31] & (\z|Add4~17_sumout ))

	.dataa(!\z|stepper_step [31]),
	.datab(!\z|Add4~17_sumout ),
	.datac(!\z|n~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|stepper_step~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|stepper_step~6 .extended_lut = "off";
defparam \z|stepper_step~6 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \z|stepper_step~6 .shared_arith = "off";
// synopsys translate_on

dffeas \z|stepper_step[3] (
	.clk(\clk~input_o ),
	.d(\z|stepper_step~6_combout ),
	.asdata(\stepper_step_in_3[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|stepper_step [3]),
	.prn(vcc));
// synopsys translate_off
defparam \z|stepper_step[3] .is_wysiwyg = "true";
defparam \z|stepper_step[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|stepper_step~7 (
// Equation(s):
// \z|stepper_step~7_combout  = (!\z|stepper_step [31] & ((\z|n~4_combout ))) # (\z|stepper_step [31] & (\z|Add4~21_sumout ))

	.dataa(!\z|stepper_step [31]),
	.datab(!\z|Add4~21_sumout ),
	.datac(!\z|n~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|stepper_step~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|stepper_step~7 .extended_lut = "off";
defparam \z|stepper_step~7 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \z|stepper_step~7 .shared_arith = "off";
// synopsys translate_on

dffeas \z|stepper_step[4] (
	.clk(\clk~input_o ),
	.d(\z|stepper_step~7_combout ),
	.asdata(\stepper_step_in_3[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|stepper_step [4]),
	.prn(vcc));
// synopsys translate_off
defparam \z|stepper_step[4] .is_wysiwyg = "true";
defparam \z|stepper_step[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|stepper_step~8 (
// Equation(s):
// \z|stepper_step~8_combout  = (!\z|stepper_step [31] & ((\z|n~5_combout ))) # (\z|stepper_step [31] & (\z|Add4~25_sumout ))

	.dataa(!\z|stepper_step [31]),
	.datab(!\z|Add4~25_sumout ),
	.datac(!\z|n~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|stepper_step~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|stepper_step~8 .extended_lut = "off";
defparam \z|stepper_step~8 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \z|stepper_step~8 .shared_arith = "off";
// synopsys translate_on

dffeas \z|stepper_step[5] (
	.clk(\clk~input_o ),
	.d(\z|stepper_step~8_combout ),
	.asdata(\stepper_step_in_3[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|stepper_step [5]),
	.prn(vcc));
// synopsys translate_off
defparam \z|stepper_step[5] .is_wysiwyg = "true";
defparam \z|stepper_step[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|stepper_step~9 (
// Equation(s):
// \z|stepper_step~9_combout  = (!\z|stepper_step [31] & ((\z|n~6_combout ))) # (\z|stepper_step [31] & (\z|Add4~29_sumout ))

	.dataa(!\z|stepper_step [31]),
	.datab(!\z|Add4~29_sumout ),
	.datac(!\z|n~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|stepper_step~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|stepper_step~9 .extended_lut = "off";
defparam \z|stepper_step~9 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \z|stepper_step~9 .shared_arith = "off";
// synopsys translate_on

dffeas \z|stepper_step[6] (
	.clk(\clk~input_o ),
	.d(\z|stepper_step~9_combout ),
	.asdata(\stepper_step_in_3[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|stepper_step [6]),
	.prn(vcc));
// synopsys translate_off
defparam \z|stepper_step[6] .is_wysiwyg = "true";
defparam \z|stepper_step[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|stepper_step~10 (
// Equation(s):
// \z|stepper_step~10_combout  = (!\z|stepper_step [31] & ((\z|n~7_combout ))) # (\z|stepper_step [31] & (\z|Add4~33_sumout ))

	.dataa(!\z|stepper_step [31]),
	.datab(!\z|Add4~33_sumout ),
	.datac(!\z|n~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|stepper_step~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|stepper_step~10 .extended_lut = "off";
defparam \z|stepper_step~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \z|stepper_step~10 .shared_arith = "off";
// synopsys translate_on

dffeas \z|stepper_step[7] (
	.clk(\clk~input_o ),
	.d(\z|stepper_step~10_combout ),
	.asdata(\stepper_step_in_3[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|stepper_step [7]),
	.prn(vcc));
// synopsys translate_off
defparam \z|stepper_step[7] .is_wysiwyg = "true";
defparam \z|stepper_step[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|stepper_step~11 (
// Equation(s):
// \z|stepper_step~11_combout  = (!\z|stepper_step [31] & ((\z|n~8_combout ))) # (\z|stepper_step [31] & (\z|Add4~37_sumout ))

	.dataa(!\z|stepper_step [31]),
	.datab(!\z|Add4~37_sumout ),
	.datac(!\z|n~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|stepper_step~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|stepper_step~11 .extended_lut = "off";
defparam \z|stepper_step~11 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \z|stepper_step~11 .shared_arith = "off";
// synopsys translate_on

dffeas \z|stepper_step[8] (
	.clk(\clk~input_o ),
	.d(\z|stepper_step~11_combout ),
	.asdata(\stepper_step_in_3[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|stepper_step [8]),
	.prn(vcc));
// synopsys translate_off
defparam \z|stepper_step[8] .is_wysiwyg = "true";
defparam \z|stepper_step[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|stepper_step~12 (
// Equation(s):
// \z|stepper_step~12_combout  = (!\z|stepper_step [31] & ((\z|n~9_combout ))) # (\z|stepper_step [31] & (\z|Add4~41_sumout ))

	.dataa(!\z|stepper_step [31]),
	.datab(!\z|Add4~41_sumout ),
	.datac(!\z|n~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|stepper_step~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|stepper_step~12 .extended_lut = "off";
defparam \z|stepper_step~12 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \z|stepper_step~12 .shared_arith = "off";
// synopsys translate_on

dffeas \z|stepper_step[9] (
	.clk(\clk~input_o ),
	.d(\z|stepper_step~12_combout ),
	.asdata(\stepper_step_in_3[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|stepper_step [9]),
	.prn(vcc));
// synopsys translate_off
defparam \z|stepper_step[9] .is_wysiwyg = "true";
defparam \z|stepper_step[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|stepper_step~13 (
// Equation(s):
// \z|stepper_step~13_combout  = (!\z|stepper_step [31] & ((\z|n~10_combout ))) # (\z|stepper_step [31] & (\z|Add4~45_sumout ))

	.dataa(!\z|stepper_step [31]),
	.datab(!\z|Add4~45_sumout ),
	.datac(!\z|n~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|stepper_step~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|stepper_step~13 .extended_lut = "off";
defparam \z|stepper_step~13 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \z|stepper_step~13 .shared_arith = "off";
// synopsys translate_on

dffeas \z|stepper_step[10] (
	.clk(\clk~input_o ),
	.d(\z|stepper_step~13_combout ),
	.asdata(\stepper_step_in_3[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|stepper_step [10]),
	.prn(vcc));
// synopsys translate_off
defparam \z|stepper_step[10] .is_wysiwyg = "true";
defparam \z|stepper_step[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|stepper_step~14 (
// Equation(s):
// \z|stepper_step~14_combout  = (!\z|stepper_step [31] & ((\z|n~11_combout ))) # (\z|stepper_step [31] & (\z|Add4~49_sumout ))

	.dataa(!\z|stepper_step [31]),
	.datab(!\z|Add4~49_sumout ),
	.datac(!\z|n~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|stepper_step~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|stepper_step~14 .extended_lut = "off";
defparam \z|stepper_step~14 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \z|stepper_step~14 .shared_arith = "off";
// synopsys translate_on

dffeas \z|stepper_step[11] (
	.clk(\clk~input_o ),
	.d(\z|stepper_step~14_combout ),
	.asdata(\stepper_step_in_3[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|stepper_step [11]),
	.prn(vcc));
// synopsys translate_off
defparam \z|stepper_step[11] .is_wysiwyg = "true";
defparam \z|stepper_step[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|stepper_step~15 (
// Equation(s):
// \z|stepper_step~15_combout  = (!\z|stepper_step [31] & ((\z|n~12_combout ))) # (\z|stepper_step [31] & (\z|Add4~53_sumout ))

	.dataa(!\z|stepper_step [31]),
	.datab(!\z|Add4~53_sumout ),
	.datac(!\z|n~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|stepper_step~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|stepper_step~15 .extended_lut = "off";
defparam \z|stepper_step~15 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \z|stepper_step~15 .shared_arith = "off";
// synopsys translate_on

dffeas \z|stepper_step[12] (
	.clk(\clk~input_o ),
	.d(\z|stepper_step~15_combout ),
	.asdata(\stepper_step_in_3[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|stepper_step [12]),
	.prn(vcc));
// synopsys translate_off
defparam \z|stepper_step[12] .is_wysiwyg = "true";
defparam \z|stepper_step[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|stepper_step~16 (
// Equation(s):
// \z|stepper_step~16_combout  = (!\z|stepper_step [31] & ((\z|n~13_combout ))) # (\z|stepper_step [31] & (\z|Add4~57_sumout ))

	.dataa(!\z|stepper_step [31]),
	.datab(!\z|Add4~57_sumout ),
	.datac(!\z|n~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|stepper_step~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|stepper_step~16 .extended_lut = "off";
defparam \z|stepper_step~16 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \z|stepper_step~16 .shared_arith = "off";
// synopsys translate_on

dffeas \z|stepper_step[13] (
	.clk(\clk~input_o ),
	.d(\z|stepper_step~16_combout ),
	.asdata(\stepper_step_in_3[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|stepper_step [13]),
	.prn(vcc));
// synopsys translate_off
defparam \z|stepper_step[13] .is_wysiwyg = "true";
defparam \z|stepper_step[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|stepper_step~17 (
// Equation(s):
// \z|stepper_step~17_combout  = (!\z|stepper_step [31] & ((\z|n~14_combout ))) # (\z|stepper_step [31] & (\z|Add4~61_sumout ))

	.dataa(!\z|stepper_step [31]),
	.datab(!\z|Add4~61_sumout ),
	.datac(!\z|n~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|stepper_step~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|stepper_step~17 .extended_lut = "off";
defparam \z|stepper_step~17 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \z|stepper_step~17 .shared_arith = "off";
// synopsys translate_on

dffeas \z|stepper_step[14] (
	.clk(\clk~input_o ),
	.d(\z|stepper_step~17_combout ),
	.asdata(\stepper_step_in_3[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|stepper_step [14]),
	.prn(vcc));
// synopsys translate_off
defparam \z|stepper_step[14] .is_wysiwyg = "true";
defparam \z|stepper_step[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|stepper_step~18 (
// Equation(s):
// \z|stepper_step~18_combout  = (!\z|stepper_step [31] & ((\z|n~15_combout ))) # (\z|stepper_step [31] & (\z|Add4~65_sumout ))

	.dataa(!\z|stepper_step [31]),
	.datab(!\z|Add4~65_sumout ),
	.datac(!\z|n~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|stepper_step~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|stepper_step~18 .extended_lut = "off";
defparam \z|stepper_step~18 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \z|stepper_step~18 .shared_arith = "off";
// synopsys translate_on

dffeas \z|stepper_step[15] (
	.clk(\clk~input_o ),
	.d(\z|stepper_step~18_combout ),
	.asdata(\stepper_step_in_3[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|stepper_step [15]),
	.prn(vcc));
// synopsys translate_off
defparam \z|stepper_step[15] .is_wysiwyg = "true";
defparam \z|stepper_step[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|stepper_step~19 (
// Equation(s):
// \z|stepper_step~19_combout  = (!\z|stepper_step [31] & ((\z|n~16_combout ))) # (\z|stepper_step [31] & (\z|Add4~69_sumout ))

	.dataa(!\z|stepper_step [31]),
	.datab(!\z|Add4~69_sumout ),
	.datac(!\z|n~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|stepper_step~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|stepper_step~19 .extended_lut = "off";
defparam \z|stepper_step~19 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \z|stepper_step~19 .shared_arith = "off";
// synopsys translate_on

dffeas \z|stepper_step[16] (
	.clk(\clk~input_o ),
	.d(\z|stepper_step~19_combout ),
	.asdata(\stepper_step_in_3[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|stepper_step [16]),
	.prn(vcc));
// synopsys translate_off
defparam \z|stepper_step[16] .is_wysiwyg = "true";
defparam \z|stepper_step[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|stepper_step~20 (
// Equation(s):
// \z|stepper_step~20_combout  = (!\z|stepper_step [31] & ((\z|n~17_combout ))) # (\z|stepper_step [31] & (\z|Add4~73_sumout ))

	.dataa(!\z|stepper_step [31]),
	.datab(!\z|Add4~73_sumout ),
	.datac(!\z|n~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|stepper_step~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|stepper_step~20 .extended_lut = "off";
defparam \z|stepper_step~20 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \z|stepper_step~20 .shared_arith = "off";
// synopsys translate_on

dffeas \z|stepper_step[17] (
	.clk(\clk~input_o ),
	.d(\z|stepper_step~20_combout ),
	.asdata(\stepper_step_in_3[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|stepper_step [17]),
	.prn(vcc));
// synopsys translate_off
defparam \z|stepper_step[17] .is_wysiwyg = "true";
defparam \z|stepper_step[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|stepper_step~21 (
// Equation(s):
// \z|stepper_step~21_combout  = (!\z|stepper_step [31] & ((\z|n~18_combout ))) # (\z|stepper_step [31] & (\z|Add4~77_sumout ))

	.dataa(!\z|stepper_step [31]),
	.datab(!\z|Add4~77_sumout ),
	.datac(!\z|n~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|stepper_step~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|stepper_step~21 .extended_lut = "off";
defparam \z|stepper_step~21 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \z|stepper_step~21 .shared_arith = "off";
// synopsys translate_on

dffeas \z|stepper_step[18] (
	.clk(\clk~input_o ),
	.d(\z|stepper_step~21_combout ),
	.asdata(\stepper_step_in_3[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|stepper_step [18]),
	.prn(vcc));
// synopsys translate_off
defparam \z|stepper_step[18] .is_wysiwyg = "true";
defparam \z|stepper_step[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|stepper_step~22 (
// Equation(s):
// \z|stepper_step~22_combout  = (!\z|stepper_step [31] & ((\z|n~19_combout ))) # (\z|stepper_step [31] & (\z|Add4~81_sumout ))

	.dataa(!\z|stepper_step [31]),
	.datab(!\z|Add4~81_sumout ),
	.datac(!\z|n~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|stepper_step~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|stepper_step~22 .extended_lut = "off";
defparam \z|stepper_step~22 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \z|stepper_step~22 .shared_arith = "off";
// synopsys translate_on

dffeas \z|stepper_step[19] (
	.clk(\clk~input_o ),
	.d(\z|stepper_step~22_combout ),
	.asdata(\stepper_step_in_3[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|stepper_step [19]),
	.prn(vcc));
// synopsys translate_off
defparam \z|stepper_step[19] .is_wysiwyg = "true";
defparam \z|stepper_step[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|stepper_step~23 (
// Equation(s):
// \z|stepper_step~23_combout  = (!\z|stepper_step [31] & ((\z|n~20_combout ))) # (\z|stepper_step [31] & (\z|Add4~85_sumout ))

	.dataa(!\z|stepper_step [31]),
	.datab(!\z|Add4~85_sumout ),
	.datac(!\z|n~20_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|stepper_step~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|stepper_step~23 .extended_lut = "off";
defparam \z|stepper_step~23 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \z|stepper_step~23 .shared_arith = "off";
// synopsys translate_on

dffeas \z|stepper_step[20] (
	.clk(\clk~input_o ),
	.d(\z|stepper_step~23_combout ),
	.asdata(\stepper_step_in_3[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|stepper_step [20]),
	.prn(vcc));
// synopsys translate_off
defparam \z|stepper_step[20] .is_wysiwyg = "true";
defparam \z|stepper_step[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|stepper_step~24 (
// Equation(s):
// \z|stepper_step~24_combout  = (!\z|stepper_step [31] & ((\z|n~21_combout ))) # (\z|stepper_step [31] & (\z|Add4~89_sumout ))

	.dataa(!\z|stepper_step [31]),
	.datab(!\z|Add4~89_sumout ),
	.datac(!\z|n~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|stepper_step~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|stepper_step~24 .extended_lut = "off";
defparam \z|stepper_step~24 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \z|stepper_step~24 .shared_arith = "off";
// synopsys translate_on

dffeas \z|stepper_step[21] (
	.clk(\clk~input_o ),
	.d(\z|stepper_step~24_combout ),
	.asdata(\stepper_step_in_3[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|stepper_step [21]),
	.prn(vcc));
// synopsys translate_off
defparam \z|stepper_step[21] .is_wysiwyg = "true";
defparam \z|stepper_step[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|stepper_step~25 (
// Equation(s):
// \z|stepper_step~25_combout  = (!\z|stepper_step [31] & ((\z|n~22_combout ))) # (\z|stepper_step [31] & (\z|Add4~93_sumout ))

	.dataa(!\z|stepper_step [31]),
	.datab(!\z|Add4~93_sumout ),
	.datac(!\z|n~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|stepper_step~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|stepper_step~25 .extended_lut = "off";
defparam \z|stepper_step~25 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \z|stepper_step~25 .shared_arith = "off";
// synopsys translate_on

dffeas \z|stepper_step[22] (
	.clk(\clk~input_o ),
	.d(\z|stepper_step~25_combout ),
	.asdata(\stepper_step_in_3[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|stepper_step [22]),
	.prn(vcc));
// synopsys translate_off
defparam \z|stepper_step[22] .is_wysiwyg = "true";
defparam \z|stepper_step[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|stepper_step~26 (
// Equation(s):
// \z|stepper_step~26_combout  = (!\z|stepper_step [31] & ((\z|n~23_combout ))) # (\z|stepper_step [31] & (\z|Add4~97_sumout ))

	.dataa(!\z|stepper_step [31]),
	.datab(!\z|Add4~97_sumout ),
	.datac(!\z|n~23_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|stepper_step~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|stepper_step~26 .extended_lut = "off";
defparam \z|stepper_step~26 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \z|stepper_step~26 .shared_arith = "off";
// synopsys translate_on

dffeas \z|stepper_step[23] (
	.clk(\clk~input_o ),
	.d(\z|stepper_step~26_combout ),
	.asdata(\stepper_step_in_3[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|stepper_step [23]),
	.prn(vcc));
// synopsys translate_off
defparam \z|stepper_step[23] .is_wysiwyg = "true";
defparam \z|stepper_step[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|stepper_step~27 (
// Equation(s):
// \z|stepper_step~27_combout  = (!\z|stepper_step [31] & ((\z|n~24_combout ))) # (\z|stepper_step [31] & (\z|Add4~101_sumout ))

	.dataa(!\z|stepper_step [31]),
	.datab(!\z|Add4~101_sumout ),
	.datac(!\z|n~24_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|stepper_step~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|stepper_step~27 .extended_lut = "off";
defparam \z|stepper_step~27 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \z|stepper_step~27 .shared_arith = "off";
// synopsys translate_on

dffeas \z|stepper_step[24] (
	.clk(\clk~input_o ),
	.d(\z|stepper_step~27_combout ),
	.asdata(\stepper_step_in_3[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|stepper_step [24]),
	.prn(vcc));
// synopsys translate_off
defparam \z|stepper_step[24] .is_wysiwyg = "true";
defparam \z|stepper_step[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|stepper_step~28 (
// Equation(s):
// \z|stepper_step~28_combout  = (!\z|stepper_step [31] & ((\z|n~25_combout ))) # (\z|stepper_step [31] & (\z|Add4~105_sumout ))

	.dataa(!\z|stepper_step [31]),
	.datab(!\z|Add4~105_sumout ),
	.datac(!\z|n~25_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|stepper_step~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|stepper_step~28 .extended_lut = "off";
defparam \z|stepper_step~28 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \z|stepper_step~28 .shared_arith = "off";
// synopsys translate_on

dffeas \z|stepper_step[25] (
	.clk(\clk~input_o ),
	.d(\z|stepper_step~28_combout ),
	.asdata(\stepper_step_in_3[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|stepper_step [25]),
	.prn(vcc));
// synopsys translate_off
defparam \z|stepper_step[25] .is_wysiwyg = "true";
defparam \z|stepper_step[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|stepper_step~29 (
// Equation(s):
// \z|stepper_step~29_combout  = (!\z|stepper_step [31] & ((\z|n~26_combout ))) # (\z|stepper_step [31] & (\z|Add4~109_sumout ))

	.dataa(!\z|stepper_step [31]),
	.datab(!\z|Add4~109_sumout ),
	.datac(!\z|n~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|stepper_step~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|stepper_step~29 .extended_lut = "off";
defparam \z|stepper_step~29 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \z|stepper_step~29 .shared_arith = "off";
// synopsys translate_on

dffeas \z|stepper_step[26] (
	.clk(\clk~input_o ),
	.d(\z|stepper_step~29_combout ),
	.asdata(\stepper_step_in_3[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|stepper_step [26]),
	.prn(vcc));
// synopsys translate_off
defparam \z|stepper_step[26] .is_wysiwyg = "true";
defparam \z|stepper_step[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|stepper_step~30 (
// Equation(s):
// \z|stepper_step~30_combout  = (!\z|stepper_step [31] & ((\z|n~27_combout ))) # (\z|stepper_step [31] & (\z|Add4~113_sumout ))

	.dataa(!\z|stepper_step [31]),
	.datab(!\z|Add4~113_sumout ),
	.datac(!\z|n~27_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|stepper_step~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|stepper_step~30 .extended_lut = "off";
defparam \z|stepper_step~30 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \z|stepper_step~30 .shared_arith = "off";
// synopsys translate_on

dffeas \z|stepper_step[27] (
	.clk(\clk~input_o ),
	.d(\z|stepper_step~30_combout ),
	.asdata(\stepper_step_in_3[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|stepper_step [27]),
	.prn(vcc));
// synopsys translate_off
defparam \z|stepper_step[27] .is_wysiwyg = "true";
defparam \z|stepper_step[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|stepper_step~31 (
// Equation(s):
// \z|stepper_step~31_combout  = (!\z|stepper_step [31] & ((\z|n~28_combout ))) # (\z|stepper_step [31] & (\z|Add4~117_sumout ))

	.dataa(!\z|stepper_step [31]),
	.datab(!\z|Add4~117_sumout ),
	.datac(!\z|n~28_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|stepper_step~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|stepper_step~31 .extended_lut = "off";
defparam \z|stepper_step~31 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \z|stepper_step~31 .shared_arith = "off";
// synopsys translate_on

dffeas \z|stepper_step[28] (
	.clk(\clk~input_o ),
	.d(\z|stepper_step~31_combout ),
	.asdata(\stepper_step_in_3[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|stepper_step [28]),
	.prn(vcc));
// synopsys translate_off
defparam \z|stepper_step[28] .is_wysiwyg = "true";
defparam \z|stepper_step[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|stepper_step~32 (
// Equation(s):
// \z|stepper_step~32_combout  = (!\z|stepper_step [31] & ((\z|n~29_combout ))) # (\z|stepper_step [31] & (\z|Add4~121_sumout ))

	.dataa(!\z|stepper_step [31]),
	.datab(!\z|Add4~121_sumout ),
	.datac(!\z|n~29_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|stepper_step~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|stepper_step~32 .extended_lut = "off";
defparam \z|stepper_step~32 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \z|stepper_step~32 .shared_arith = "off";
// synopsys translate_on

dffeas \z|stepper_step[29] (
	.clk(\clk~input_o ),
	.d(\z|stepper_step~32_combout ),
	.asdata(\stepper_step_in_3[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|stepper_step [29]),
	.prn(vcc));
// synopsys translate_off
defparam \z|stepper_step[29] .is_wysiwyg = "true";
defparam \z|stepper_step[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \z|stepper_step~33 (
// Equation(s):
// \z|stepper_step~33_combout  = (!\z|stepper_step [31] & ((\z|n~30_combout ))) # (\z|stepper_step [31] & (\z|Add4~125_sumout ))

	.dataa(!\z|stepper_step [31]),
	.datab(!\z|Add4~125_sumout ),
	.datac(!\z|n~30_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\z|stepper_step~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \z|stepper_step~33 .extended_lut = "off";
defparam \z|stepper_step~33 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \z|stepper_step~33 .shared_arith = "off";
// synopsys translate_on

dffeas \z|stepper_step[30] (
	.clk(\clk~input_o ),
	.d(\z|stepper_step~33_combout ),
	.asdata(\stepper_step_in_3[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\z|stepper_driving_reg~q ),
	.ena(\z|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z|stepper_step [30]),
	.prn(vcc));
// synopsys translate_off
defparam \z|stepper_step[30] .is_wysiwyg = "true";
defparam \z|stepper_step[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|stepper_step~3 (
// Equation(s):
// \e1|stepper_step~3_combout  = (!\e1|stepper_step [31] & ((\e1|n~0_combout ))) # (\e1|stepper_step [31] & (\e1|Add4~5_sumout ))

	.dataa(!\e1|stepper_step [31]),
	.datab(!\e1|Add4~5_sumout ),
	.datac(!\e1|n~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|stepper_step~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|stepper_step~3 .extended_lut = "off";
defparam \e1|stepper_step~3 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \e1|stepper_step~3 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|stepper_step[0] (
	.clk(\clk~input_o ),
	.d(\e1|stepper_step~3_combout ),
	.asdata(\stepper_step_in_4[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|stepper_step [0]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|stepper_step[0] .is_wysiwyg = "true";
defparam \e1|stepper_step[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|stepper_step~4 (
// Equation(s):
// \e1|stepper_step~4_combout  = (!\e1|stepper_step [31] & ((\e1|n~1_combout ))) # (\e1|stepper_step [31] & (\e1|Add4~9_sumout ))

	.dataa(!\e1|stepper_step [31]),
	.datab(!\e1|Add4~9_sumout ),
	.datac(!\e1|n~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|stepper_step~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|stepper_step~4 .extended_lut = "off";
defparam \e1|stepper_step~4 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \e1|stepper_step~4 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|stepper_step[1] (
	.clk(\clk~input_o ),
	.d(\e1|stepper_step~4_combout ),
	.asdata(\stepper_step_in_4[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|stepper_step [1]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|stepper_step[1] .is_wysiwyg = "true";
defparam \e1|stepper_step[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|stepper_step~5 (
// Equation(s):
// \e1|stepper_step~5_combout  = (!\e1|stepper_step [31] & ((\e1|n~2_combout ))) # (\e1|stepper_step [31] & (\e1|Add4~13_sumout ))

	.dataa(!\e1|stepper_step [31]),
	.datab(!\e1|Add4~13_sumout ),
	.datac(!\e1|n~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|stepper_step~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|stepper_step~5 .extended_lut = "off";
defparam \e1|stepper_step~5 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \e1|stepper_step~5 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|stepper_step[2] (
	.clk(\clk~input_o ),
	.d(\e1|stepper_step~5_combout ),
	.asdata(\stepper_step_in_4[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|stepper_step [2]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|stepper_step[2] .is_wysiwyg = "true";
defparam \e1|stepper_step[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|stepper_step~6 (
// Equation(s):
// \e1|stepper_step~6_combout  = (!\e1|stepper_step [31] & ((\e1|n~3_combout ))) # (\e1|stepper_step [31] & (\e1|Add4~17_sumout ))

	.dataa(!\e1|stepper_step [31]),
	.datab(!\e1|Add4~17_sumout ),
	.datac(!\e1|n~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|stepper_step~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|stepper_step~6 .extended_lut = "off";
defparam \e1|stepper_step~6 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \e1|stepper_step~6 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|stepper_step[3] (
	.clk(\clk~input_o ),
	.d(\e1|stepper_step~6_combout ),
	.asdata(\stepper_step_in_4[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|stepper_step [3]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|stepper_step[3] .is_wysiwyg = "true";
defparam \e1|stepper_step[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|stepper_step~7 (
// Equation(s):
// \e1|stepper_step~7_combout  = (!\e1|stepper_step [31] & ((\e1|n~4_combout ))) # (\e1|stepper_step [31] & (\e1|Add4~21_sumout ))

	.dataa(!\e1|stepper_step [31]),
	.datab(!\e1|Add4~21_sumout ),
	.datac(!\e1|n~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|stepper_step~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|stepper_step~7 .extended_lut = "off";
defparam \e1|stepper_step~7 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \e1|stepper_step~7 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|stepper_step[4] (
	.clk(\clk~input_o ),
	.d(\e1|stepper_step~7_combout ),
	.asdata(\stepper_step_in_4[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|stepper_step [4]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|stepper_step[4] .is_wysiwyg = "true";
defparam \e1|stepper_step[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|stepper_step~8 (
// Equation(s):
// \e1|stepper_step~8_combout  = (!\e1|stepper_step [31] & ((\e1|n~5_combout ))) # (\e1|stepper_step [31] & (\e1|Add4~25_sumout ))

	.dataa(!\e1|stepper_step [31]),
	.datab(!\e1|Add4~25_sumout ),
	.datac(!\e1|n~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|stepper_step~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|stepper_step~8 .extended_lut = "off";
defparam \e1|stepper_step~8 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \e1|stepper_step~8 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|stepper_step[5] (
	.clk(\clk~input_o ),
	.d(\e1|stepper_step~8_combout ),
	.asdata(\stepper_step_in_4[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|stepper_step [5]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|stepper_step[5] .is_wysiwyg = "true";
defparam \e1|stepper_step[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|stepper_step~9 (
// Equation(s):
// \e1|stepper_step~9_combout  = (!\e1|stepper_step [31] & ((\e1|n~6_combout ))) # (\e1|stepper_step [31] & (\e1|Add4~29_sumout ))

	.dataa(!\e1|stepper_step [31]),
	.datab(!\e1|Add4~29_sumout ),
	.datac(!\e1|n~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|stepper_step~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|stepper_step~9 .extended_lut = "off";
defparam \e1|stepper_step~9 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \e1|stepper_step~9 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|stepper_step[6] (
	.clk(\clk~input_o ),
	.d(\e1|stepper_step~9_combout ),
	.asdata(\stepper_step_in_4[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|stepper_step [6]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|stepper_step[6] .is_wysiwyg = "true";
defparam \e1|stepper_step[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|stepper_step~10 (
// Equation(s):
// \e1|stepper_step~10_combout  = (!\e1|stepper_step [31] & ((\e1|n~7_combout ))) # (\e1|stepper_step [31] & (\e1|Add4~33_sumout ))

	.dataa(!\e1|stepper_step [31]),
	.datab(!\e1|Add4~33_sumout ),
	.datac(!\e1|n~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|stepper_step~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|stepper_step~10 .extended_lut = "off";
defparam \e1|stepper_step~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \e1|stepper_step~10 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|stepper_step[7] (
	.clk(\clk~input_o ),
	.d(\e1|stepper_step~10_combout ),
	.asdata(\stepper_step_in_4[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|stepper_step [7]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|stepper_step[7] .is_wysiwyg = "true";
defparam \e1|stepper_step[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|stepper_step~11 (
// Equation(s):
// \e1|stepper_step~11_combout  = (!\e1|stepper_step [31] & ((\e1|n~8_combout ))) # (\e1|stepper_step [31] & (\e1|Add4~37_sumout ))

	.dataa(!\e1|stepper_step [31]),
	.datab(!\e1|Add4~37_sumout ),
	.datac(!\e1|n~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|stepper_step~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|stepper_step~11 .extended_lut = "off";
defparam \e1|stepper_step~11 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \e1|stepper_step~11 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|stepper_step[8] (
	.clk(\clk~input_o ),
	.d(\e1|stepper_step~11_combout ),
	.asdata(\stepper_step_in_4[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|stepper_step [8]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|stepper_step[8] .is_wysiwyg = "true";
defparam \e1|stepper_step[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|stepper_step~12 (
// Equation(s):
// \e1|stepper_step~12_combout  = (!\e1|stepper_step [31] & ((\e1|n~9_combout ))) # (\e1|stepper_step [31] & (\e1|Add4~41_sumout ))

	.dataa(!\e1|stepper_step [31]),
	.datab(!\e1|Add4~41_sumout ),
	.datac(!\e1|n~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|stepper_step~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|stepper_step~12 .extended_lut = "off";
defparam \e1|stepper_step~12 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \e1|stepper_step~12 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|stepper_step[9] (
	.clk(\clk~input_o ),
	.d(\e1|stepper_step~12_combout ),
	.asdata(\stepper_step_in_4[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|stepper_step [9]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|stepper_step[9] .is_wysiwyg = "true";
defparam \e1|stepper_step[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|stepper_step~13 (
// Equation(s):
// \e1|stepper_step~13_combout  = (!\e1|stepper_step [31] & ((\e1|n~10_combout ))) # (\e1|stepper_step [31] & (\e1|Add4~45_sumout ))

	.dataa(!\e1|stepper_step [31]),
	.datab(!\e1|Add4~45_sumout ),
	.datac(!\e1|n~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|stepper_step~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|stepper_step~13 .extended_lut = "off";
defparam \e1|stepper_step~13 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \e1|stepper_step~13 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|stepper_step[10] (
	.clk(\clk~input_o ),
	.d(\e1|stepper_step~13_combout ),
	.asdata(\stepper_step_in_4[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|stepper_step [10]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|stepper_step[10] .is_wysiwyg = "true";
defparam \e1|stepper_step[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|stepper_step~14 (
// Equation(s):
// \e1|stepper_step~14_combout  = (!\e1|stepper_step [31] & ((\e1|n~11_combout ))) # (\e1|stepper_step [31] & (\e1|Add4~49_sumout ))

	.dataa(!\e1|stepper_step [31]),
	.datab(!\e1|Add4~49_sumout ),
	.datac(!\e1|n~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|stepper_step~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|stepper_step~14 .extended_lut = "off";
defparam \e1|stepper_step~14 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \e1|stepper_step~14 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|stepper_step[11] (
	.clk(\clk~input_o ),
	.d(\e1|stepper_step~14_combout ),
	.asdata(\stepper_step_in_4[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|stepper_step [11]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|stepper_step[11] .is_wysiwyg = "true";
defparam \e1|stepper_step[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|stepper_step~15 (
// Equation(s):
// \e1|stepper_step~15_combout  = (!\e1|stepper_step [31] & ((\e1|n~12_combout ))) # (\e1|stepper_step [31] & (\e1|Add4~53_sumout ))

	.dataa(!\e1|stepper_step [31]),
	.datab(!\e1|Add4~53_sumout ),
	.datac(!\e1|n~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|stepper_step~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|stepper_step~15 .extended_lut = "off";
defparam \e1|stepper_step~15 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \e1|stepper_step~15 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|stepper_step[12] (
	.clk(\clk~input_o ),
	.d(\e1|stepper_step~15_combout ),
	.asdata(\stepper_step_in_4[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|stepper_step [12]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|stepper_step[12] .is_wysiwyg = "true";
defparam \e1|stepper_step[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|stepper_step~16 (
// Equation(s):
// \e1|stepper_step~16_combout  = (!\e1|stepper_step [31] & ((\e1|n~13_combout ))) # (\e1|stepper_step [31] & (\e1|Add4~57_sumout ))

	.dataa(!\e1|stepper_step [31]),
	.datab(!\e1|Add4~57_sumout ),
	.datac(!\e1|n~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|stepper_step~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|stepper_step~16 .extended_lut = "off";
defparam \e1|stepper_step~16 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \e1|stepper_step~16 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|stepper_step[13] (
	.clk(\clk~input_o ),
	.d(\e1|stepper_step~16_combout ),
	.asdata(\stepper_step_in_4[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|stepper_step [13]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|stepper_step[13] .is_wysiwyg = "true";
defparam \e1|stepper_step[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|stepper_step~17 (
// Equation(s):
// \e1|stepper_step~17_combout  = (!\e1|stepper_step [31] & ((\e1|n~14_combout ))) # (\e1|stepper_step [31] & (\e1|Add4~61_sumout ))

	.dataa(!\e1|stepper_step [31]),
	.datab(!\e1|Add4~61_sumout ),
	.datac(!\e1|n~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|stepper_step~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|stepper_step~17 .extended_lut = "off";
defparam \e1|stepper_step~17 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \e1|stepper_step~17 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|stepper_step[14] (
	.clk(\clk~input_o ),
	.d(\e1|stepper_step~17_combout ),
	.asdata(\stepper_step_in_4[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|stepper_step [14]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|stepper_step[14] .is_wysiwyg = "true";
defparam \e1|stepper_step[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|stepper_step~18 (
// Equation(s):
// \e1|stepper_step~18_combout  = (!\e1|stepper_step [31] & ((\e1|n~15_combout ))) # (\e1|stepper_step [31] & (\e1|Add4~65_sumout ))

	.dataa(!\e1|stepper_step [31]),
	.datab(!\e1|Add4~65_sumout ),
	.datac(!\e1|n~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|stepper_step~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|stepper_step~18 .extended_lut = "off";
defparam \e1|stepper_step~18 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \e1|stepper_step~18 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|stepper_step[15] (
	.clk(\clk~input_o ),
	.d(\e1|stepper_step~18_combout ),
	.asdata(\stepper_step_in_4[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|stepper_step [15]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|stepper_step[15] .is_wysiwyg = "true";
defparam \e1|stepper_step[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|stepper_step~19 (
// Equation(s):
// \e1|stepper_step~19_combout  = (!\e1|stepper_step [31] & ((\e1|n~16_combout ))) # (\e1|stepper_step [31] & (\e1|Add4~69_sumout ))

	.dataa(!\e1|stepper_step [31]),
	.datab(!\e1|Add4~69_sumout ),
	.datac(!\e1|n~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|stepper_step~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|stepper_step~19 .extended_lut = "off";
defparam \e1|stepper_step~19 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \e1|stepper_step~19 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|stepper_step[16] (
	.clk(\clk~input_o ),
	.d(\e1|stepper_step~19_combout ),
	.asdata(\stepper_step_in_4[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|stepper_step [16]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|stepper_step[16] .is_wysiwyg = "true";
defparam \e1|stepper_step[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|stepper_step~20 (
// Equation(s):
// \e1|stepper_step~20_combout  = (!\e1|stepper_step [31] & ((\e1|n~17_combout ))) # (\e1|stepper_step [31] & (\e1|Add4~73_sumout ))

	.dataa(!\e1|stepper_step [31]),
	.datab(!\e1|Add4~73_sumout ),
	.datac(!\e1|n~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|stepper_step~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|stepper_step~20 .extended_lut = "off";
defparam \e1|stepper_step~20 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \e1|stepper_step~20 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|stepper_step[17] (
	.clk(\clk~input_o ),
	.d(\e1|stepper_step~20_combout ),
	.asdata(\stepper_step_in_4[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|stepper_step [17]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|stepper_step[17] .is_wysiwyg = "true";
defparam \e1|stepper_step[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|stepper_step~21 (
// Equation(s):
// \e1|stepper_step~21_combout  = (!\e1|stepper_step [31] & ((\e1|n~18_combout ))) # (\e1|stepper_step [31] & (\e1|Add4~77_sumout ))

	.dataa(!\e1|stepper_step [31]),
	.datab(!\e1|Add4~77_sumout ),
	.datac(!\e1|n~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|stepper_step~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|stepper_step~21 .extended_lut = "off";
defparam \e1|stepper_step~21 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \e1|stepper_step~21 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|stepper_step[18] (
	.clk(\clk~input_o ),
	.d(\e1|stepper_step~21_combout ),
	.asdata(\stepper_step_in_4[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|stepper_step [18]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|stepper_step[18] .is_wysiwyg = "true";
defparam \e1|stepper_step[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|stepper_step~22 (
// Equation(s):
// \e1|stepper_step~22_combout  = (!\e1|stepper_step [31] & ((\e1|n~19_combout ))) # (\e1|stepper_step [31] & (\e1|Add4~81_sumout ))

	.dataa(!\e1|stepper_step [31]),
	.datab(!\e1|Add4~81_sumout ),
	.datac(!\e1|n~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|stepper_step~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|stepper_step~22 .extended_lut = "off";
defparam \e1|stepper_step~22 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \e1|stepper_step~22 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|stepper_step[19] (
	.clk(\clk~input_o ),
	.d(\e1|stepper_step~22_combout ),
	.asdata(\stepper_step_in_4[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|stepper_step [19]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|stepper_step[19] .is_wysiwyg = "true";
defparam \e1|stepper_step[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|stepper_step~23 (
// Equation(s):
// \e1|stepper_step~23_combout  = (!\e1|stepper_step [31] & ((\e1|n~20_combout ))) # (\e1|stepper_step [31] & (\e1|Add4~85_sumout ))

	.dataa(!\e1|stepper_step [31]),
	.datab(!\e1|Add4~85_sumout ),
	.datac(!\e1|n~20_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|stepper_step~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|stepper_step~23 .extended_lut = "off";
defparam \e1|stepper_step~23 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \e1|stepper_step~23 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|stepper_step[20] (
	.clk(\clk~input_o ),
	.d(\e1|stepper_step~23_combout ),
	.asdata(\stepper_step_in_4[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|stepper_step [20]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|stepper_step[20] .is_wysiwyg = "true";
defparam \e1|stepper_step[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|stepper_step~24 (
// Equation(s):
// \e1|stepper_step~24_combout  = (!\e1|stepper_step [31] & ((\e1|n~21_combout ))) # (\e1|stepper_step [31] & (\e1|Add4~89_sumout ))

	.dataa(!\e1|stepper_step [31]),
	.datab(!\e1|Add4~89_sumout ),
	.datac(!\e1|n~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|stepper_step~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|stepper_step~24 .extended_lut = "off";
defparam \e1|stepper_step~24 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \e1|stepper_step~24 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|stepper_step[21] (
	.clk(\clk~input_o ),
	.d(\e1|stepper_step~24_combout ),
	.asdata(\stepper_step_in_4[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|stepper_step [21]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|stepper_step[21] .is_wysiwyg = "true";
defparam \e1|stepper_step[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|stepper_step~25 (
// Equation(s):
// \e1|stepper_step~25_combout  = (!\e1|stepper_step [31] & ((\e1|n~22_combout ))) # (\e1|stepper_step [31] & (\e1|Add4~93_sumout ))

	.dataa(!\e1|stepper_step [31]),
	.datab(!\e1|Add4~93_sumout ),
	.datac(!\e1|n~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|stepper_step~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|stepper_step~25 .extended_lut = "off";
defparam \e1|stepper_step~25 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \e1|stepper_step~25 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|stepper_step[22] (
	.clk(\clk~input_o ),
	.d(\e1|stepper_step~25_combout ),
	.asdata(\stepper_step_in_4[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|stepper_step [22]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|stepper_step[22] .is_wysiwyg = "true";
defparam \e1|stepper_step[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|stepper_step~26 (
// Equation(s):
// \e1|stepper_step~26_combout  = (!\e1|stepper_step [31] & ((\e1|n~23_combout ))) # (\e1|stepper_step [31] & (\e1|Add4~97_sumout ))

	.dataa(!\e1|stepper_step [31]),
	.datab(!\e1|Add4~97_sumout ),
	.datac(!\e1|n~23_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|stepper_step~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|stepper_step~26 .extended_lut = "off";
defparam \e1|stepper_step~26 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \e1|stepper_step~26 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|stepper_step[23] (
	.clk(\clk~input_o ),
	.d(\e1|stepper_step~26_combout ),
	.asdata(\stepper_step_in_4[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|stepper_step [23]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|stepper_step[23] .is_wysiwyg = "true";
defparam \e1|stepper_step[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|stepper_step~27 (
// Equation(s):
// \e1|stepper_step~27_combout  = (!\e1|stepper_step [31] & ((\e1|n~24_combout ))) # (\e1|stepper_step [31] & (\e1|Add4~101_sumout ))

	.dataa(!\e1|stepper_step [31]),
	.datab(!\e1|Add4~101_sumout ),
	.datac(!\e1|n~24_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|stepper_step~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|stepper_step~27 .extended_lut = "off";
defparam \e1|stepper_step~27 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \e1|stepper_step~27 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|stepper_step[24] (
	.clk(\clk~input_o ),
	.d(\e1|stepper_step~27_combout ),
	.asdata(\stepper_step_in_4[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|stepper_step [24]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|stepper_step[24] .is_wysiwyg = "true";
defparam \e1|stepper_step[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|stepper_step~28 (
// Equation(s):
// \e1|stepper_step~28_combout  = (!\e1|stepper_step [31] & ((\e1|n~25_combout ))) # (\e1|stepper_step [31] & (\e1|Add4~105_sumout ))

	.dataa(!\e1|stepper_step [31]),
	.datab(!\e1|Add4~105_sumout ),
	.datac(!\e1|n~25_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|stepper_step~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|stepper_step~28 .extended_lut = "off";
defparam \e1|stepper_step~28 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \e1|stepper_step~28 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|stepper_step[25] (
	.clk(\clk~input_o ),
	.d(\e1|stepper_step~28_combout ),
	.asdata(\stepper_step_in_4[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|stepper_step [25]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|stepper_step[25] .is_wysiwyg = "true";
defparam \e1|stepper_step[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|stepper_step~29 (
// Equation(s):
// \e1|stepper_step~29_combout  = (!\e1|stepper_step [31] & ((\e1|n~26_combout ))) # (\e1|stepper_step [31] & (\e1|Add4~109_sumout ))

	.dataa(!\e1|stepper_step [31]),
	.datab(!\e1|Add4~109_sumout ),
	.datac(!\e1|n~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|stepper_step~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|stepper_step~29 .extended_lut = "off";
defparam \e1|stepper_step~29 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \e1|stepper_step~29 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|stepper_step[26] (
	.clk(\clk~input_o ),
	.d(\e1|stepper_step~29_combout ),
	.asdata(\stepper_step_in_4[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|stepper_step [26]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|stepper_step[26] .is_wysiwyg = "true";
defparam \e1|stepper_step[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|stepper_step~30 (
// Equation(s):
// \e1|stepper_step~30_combout  = (!\e1|stepper_step [31] & ((\e1|n~27_combout ))) # (\e1|stepper_step [31] & (\e1|Add4~113_sumout ))

	.dataa(!\e1|stepper_step [31]),
	.datab(!\e1|Add4~113_sumout ),
	.datac(!\e1|n~27_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|stepper_step~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|stepper_step~30 .extended_lut = "off";
defparam \e1|stepper_step~30 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \e1|stepper_step~30 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|stepper_step[27] (
	.clk(\clk~input_o ),
	.d(\e1|stepper_step~30_combout ),
	.asdata(\stepper_step_in_4[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|stepper_step [27]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|stepper_step[27] .is_wysiwyg = "true";
defparam \e1|stepper_step[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|stepper_step~31 (
// Equation(s):
// \e1|stepper_step~31_combout  = (!\e1|stepper_step [31] & ((\e1|n~28_combout ))) # (\e1|stepper_step [31] & (\e1|Add4~117_sumout ))

	.dataa(!\e1|stepper_step [31]),
	.datab(!\e1|Add4~117_sumout ),
	.datac(!\e1|n~28_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|stepper_step~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|stepper_step~31 .extended_lut = "off";
defparam \e1|stepper_step~31 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \e1|stepper_step~31 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|stepper_step[28] (
	.clk(\clk~input_o ),
	.d(\e1|stepper_step~31_combout ),
	.asdata(\stepper_step_in_4[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|stepper_step [28]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|stepper_step[28] .is_wysiwyg = "true";
defparam \e1|stepper_step[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|stepper_step~32 (
// Equation(s):
// \e1|stepper_step~32_combout  = (!\e1|stepper_step [31] & ((\e1|n~29_combout ))) # (\e1|stepper_step [31] & (\e1|Add4~121_sumout ))

	.dataa(!\e1|stepper_step [31]),
	.datab(!\e1|Add4~121_sumout ),
	.datac(!\e1|n~29_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|stepper_step~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|stepper_step~32 .extended_lut = "off";
defparam \e1|stepper_step~32 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \e1|stepper_step~32 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|stepper_step[29] (
	.clk(\clk~input_o ),
	.d(\e1|stepper_step~32_combout ),
	.asdata(\stepper_step_in_4[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|stepper_step [29]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|stepper_step[29] .is_wysiwyg = "true";
defparam \e1|stepper_step[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \e1|stepper_step~33 (
// Equation(s):
// \e1|stepper_step~33_combout  = (!\e1|stepper_step [31] & ((\e1|n~30_combout ))) # (\e1|stepper_step [31] & (\e1|Add4~125_sumout ))

	.dataa(!\e1|stepper_step [31]),
	.datab(!\e1|Add4~125_sumout ),
	.datac(!\e1|n~30_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\e1|stepper_step~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \e1|stepper_step~33 .extended_lut = "off";
defparam \e1|stepper_step~33 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \e1|stepper_step~33 .shared_arith = "off";
// synopsys translate_on

dffeas \e1|stepper_step[30] (
	.clk(\clk~input_o ),
	.d(\e1|stepper_step~33_combout ),
	.asdata(\stepper_step_in_4[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\e1|stepper_driving_reg~q ),
	.ena(\e1|stepper_step~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\e1|stepper_step [30]),
	.prn(vcc));
// synopsys translate_off
defparam \e1|stepper_step[30] .is_wysiwyg = "true";
defparam \e1|stepper_step[30] .power_up = "low";
// synopsys translate_on

assign step_signal_1 = \step_signal_1~output_o ;

assign enable_1 = \enable_1~output_o ;

assign dir_1 = \dir_1~output_o ;

assign step_signal_2 = \step_signal_2~output_o ;

assign enable_2 = \enable_2~output_o ;

assign dir_2 = \dir_2~output_o ;

assign step_signal_3 = \step_signal_3~output_o ;

assign enable_3 = \enable_3~output_o ;

assign dir_3 = \dir_3~output_o ;

assign step_signal_4 = \step_signal_4~output_o ;

assign enable_4 = \enable_4~output_o ;

assign dir_4 = \dir_4~output_o ;

assign steppers_driving = \steppers_driving~output_o ;

assign stepper_step_out_1[0] = \stepper_step_out_1[0]~output_o ;

assign stepper_step_out_1[1] = \stepper_step_out_1[1]~output_o ;

assign stepper_step_out_1[2] = \stepper_step_out_1[2]~output_o ;

assign stepper_step_out_1[3] = \stepper_step_out_1[3]~output_o ;

assign stepper_step_out_1[4] = \stepper_step_out_1[4]~output_o ;

assign stepper_step_out_1[5] = \stepper_step_out_1[5]~output_o ;

assign stepper_step_out_1[6] = \stepper_step_out_1[6]~output_o ;

assign stepper_step_out_1[7] = \stepper_step_out_1[7]~output_o ;

assign stepper_step_out_1[8] = \stepper_step_out_1[8]~output_o ;

assign stepper_step_out_1[9] = \stepper_step_out_1[9]~output_o ;

assign stepper_step_out_1[10] = \stepper_step_out_1[10]~output_o ;

assign stepper_step_out_1[11] = \stepper_step_out_1[11]~output_o ;

assign stepper_step_out_1[12] = \stepper_step_out_1[12]~output_o ;

assign stepper_step_out_1[13] = \stepper_step_out_1[13]~output_o ;

assign stepper_step_out_1[14] = \stepper_step_out_1[14]~output_o ;

assign stepper_step_out_1[15] = \stepper_step_out_1[15]~output_o ;

assign stepper_step_out_1[16] = \stepper_step_out_1[16]~output_o ;

assign stepper_step_out_1[17] = \stepper_step_out_1[17]~output_o ;

assign stepper_step_out_1[18] = \stepper_step_out_1[18]~output_o ;

assign stepper_step_out_1[19] = \stepper_step_out_1[19]~output_o ;

assign stepper_step_out_1[20] = \stepper_step_out_1[20]~output_o ;

assign stepper_step_out_1[21] = \stepper_step_out_1[21]~output_o ;

assign stepper_step_out_1[22] = \stepper_step_out_1[22]~output_o ;

assign stepper_step_out_1[23] = \stepper_step_out_1[23]~output_o ;

assign stepper_step_out_1[24] = \stepper_step_out_1[24]~output_o ;

assign stepper_step_out_1[25] = \stepper_step_out_1[25]~output_o ;

assign stepper_step_out_1[26] = \stepper_step_out_1[26]~output_o ;

assign stepper_step_out_1[27] = \stepper_step_out_1[27]~output_o ;

assign stepper_step_out_1[28] = \stepper_step_out_1[28]~output_o ;

assign stepper_step_out_1[29] = \stepper_step_out_1[29]~output_o ;

assign stepper_step_out_1[30] = \stepper_step_out_1[30]~output_o ;

assign stepper_step_out_1[31] = \stepper_step_out_1[31]~output_o ;

assign stepper_step_out_2[0] = \stepper_step_out_2[0]~output_o ;

assign stepper_step_out_2[1] = \stepper_step_out_2[1]~output_o ;

assign stepper_step_out_2[2] = \stepper_step_out_2[2]~output_o ;

assign stepper_step_out_2[3] = \stepper_step_out_2[3]~output_o ;

assign stepper_step_out_2[4] = \stepper_step_out_2[4]~output_o ;

assign stepper_step_out_2[5] = \stepper_step_out_2[5]~output_o ;

assign stepper_step_out_2[6] = \stepper_step_out_2[6]~output_o ;

assign stepper_step_out_2[7] = \stepper_step_out_2[7]~output_o ;

assign stepper_step_out_2[8] = \stepper_step_out_2[8]~output_o ;

assign stepper_step_out_2[9] = \stepper_step_out_2[9]~output_o ;

assign stepper_step_out_2[10] = \stepper_step_out_2[10]~output_o ;

assign stepper_step_out_2[11] = \stepper_step_out_2[11]~output_o ;

assign stepper_step_out_2[12] = \stepper_step_out_2[12]~output_o ;

assign stepper_step_out_2[13] = \stepper_step_out_2[13]~output_o ;

assign stepper_step_out_2[14] = \stepper_step_out_2[14]~output_o ;

assign stepper_step_out_2[15] = \stepper_step_out_2[15]~output_o ;

assign stepper_step_out_2[16] = \stepper_step_out_2[16]~output_o ;

assign stepper_step_out_2[17] = \stepper_step_out_2[17]~output_o ;

assign stepper_step_out_2[18] = \stepper_step_out_2[18]~output_o ;

assign stepper_step_out_2[19] = \stepper_step_out_2[19]~output_o ;

assign stepper_step_out_2[20] = \stepper_step_out_2[20]~output_o ;

assign stepper_step_out_2[21] = \stepper_step_out_2[21]~output_o ;

assign stepper_step_out_2[22] = \stepper_step_out_2[22]~output_o ;

assign stepper_step_out_2[23] = \stepper_step_out_2[23]~output_o ;

assign stepper_step_out_2[24] = \stepper_step_out_2[24]~output_o ;

assign stepper_step_out_2[25] = \stepper_step_out_2[25]~output_o ;

assign stepper_step_out_2[26] = \stepper_step_out_2[26]~output_o ;

assign stepper_step_out_2[27] = \stepper_step_out_2[27]~output_o ;

assign stepper_step_out_2[28] = \stepper_step_out_2[28]~output_o ;

assign stepper_step_out_2[29] = \stepper_step_out_2[29]~output_o ;

assign stepper_step_out_2[30] = \stepper_step_out_2[30]~output_o ;

assign stepper_step_out_2[31] = \stepper_step_out_2[31]~output_o ;

assign stepper_step_out_3[0] = \stepper_step_out_3[0]~output_o ;

assign stepper_step_out_3[1] = \stepper_step_out_3[1]~output_o ;

assign stepper_step_out_3[2] = \stepper_step_out_3[2]~output_o ;

assign stepper_step_out_3[3] = \stepper_step_out_3[3]~output_o ;

assign stepper_step_out_3[4] = \stepper_step_out_3[4]~output_o ;

assign stepper_step_out_3[5] = \stepper_step_out_3[5]~output_o ;

assign stepper_step_out_3[6] = \stepper_step_out_3[6]~output_o ;

assign stepper_step_out_3[7] = \stepper_step_out_3[7]~output_o ;

assign stepper_step_out_3[8] = \stepper_step_out_3[8]~output_o ;

assign stepper_step_out_3[9] = \stepper_step_out_3[9]~output_o ;

assign stepper_step_out_3[10] = \stepper_step_out_3[10]~output_o ;

assign stepper_step_out_3[11] = \stepper_step_out_3[11]~output_o ;

assign stepper_step_out_3[12] = \stepper_step_out_3[12]~output_o ;

assign stepper_step_out_3[13] = \stepper_step_out_3[13]~output_o ;

assign stepper_step_out_3[14] = \stepper_step_out_3[14]~output_o ;

assign stepper_step_out_3[15] = \stepper_step_out_3[15]~output_o ;

assign stepper_step_out_3[16] = \stepper_step_out_3[16]~output_o ;

assign stepper_step_out_3[17] = \stepper_step_out_3[17]~output_o ;

assign stepper_step_out_3[18] = \stepper_step_out_3[18]~output_o ;

assign stepper_step_out_3[19] = \stepper_step_out_3[19]~output_o ;

assign stepper_step_out_3[20] = \stepper_step_out_3[20]~output_o ;

assign stepper_step_out_3[21] = \stepper_step_out_3[21]~output_o ;

assign stepper_step_out_3[22] = \stepper_step_out_3[22]~output_o ;

assign stepper_step_out_3[23] = \stepper_step_out_3[23]~output_o ;

assign stepper_step_out_3[24] = \stepper_step_out_3[24]~output_o ;

assign stepper_step_out_3[25] = \stepper_step_out_3[25]~output_o ;

assign stepper_step_out_3[26] = \stepper_step_out_3[26]~output_o ;

assign stepper_step_out_3[27] = \stepper_step_out_3[27]~output_o ;

assign stepper_step_out_3[28] = \stepper_step_out_3[28]~output_o ;

assign stepper_step_out_3[29] = \stepper_step_out_3[29]~output_o ;

assign stepper_step_out_3[30] = \stepper_step_out_3[30]~output_o ;

assign stepper_step_out_3[31] = \stepper_step_out_3[31]~output_o ;

assign stepper_step_out_4[0] = \stepper_step_out_4[0]~output_o ;

assign stepper_step_out_4[1] = \stepper_step_out_4[1]~output_o ;

assign stepper_step_out_4[2] = \stepper_step_out_4[2]~output_o ;

assign stepper_step_out_4[3] = \stepper_step_out_4[3]~output_o ;

assign stepper_step_out_4[4] = \stepper_step_out_4[4]~output_o ;

assign stepper_step_out_4[5] = \stepper_step_out_4[5]~output_o ;

assign stepper_step_out_4[6] = \stepper_step_out_4[6]~output_o ;

assign stepper_step_out_4[7] = \stepper_step_out_4[7]~output_o ;

assign stepper_step_out_4[8] = \stepper_step_out_4[8]~output_o ;

assign stepper_step_out_4[9] = \stepper_step_out_4[9]~output_o ;

assign stepper_step_out_4[10] = \stepper_step_out_4[10]~output_o ;

assign stepper_step_out_4[11] = \stepper_step_out_4[11]~output_o ;

assign stepper_step_out_4[12] = \stepper_step_out_4[12]~output_o ;

assign stepper_step_out_4[13] = \stepper_step_out_4[13]~output_o ;

assign stepper_step_out_4[14] = \stepper_step_out_4[14]~output_o ;

assign stepper_step_out_4[15] = \stepper_step_out_4[15]~output_o ;

assign stepper_step_out_4[16] = \stepper_step_out_4[16]~output_o ;

assign stepper_step_out_4[17] = \stepper_step_out_4[17]~output_o ;

assign stepper_step_out_4[18] = \stepper_step_out_4[18]~output_o ;

assign stepper_step_out_4[19] = \stepper_step_out_4[19]~output_o ;

assign stepper_step_out_4[20] = \stepper_step_out_4[20]~output_o ;

assign stepper_step_out_4[21] = \stepper_step_out_4[21]~output_o ;

assign stepper_step_out_4[22] = \stepper_step_out_4[22]~output_o ;

assign stepper_step_out_4[23] = \stepper_step_out_4[23]~output_o ;

assign stepper_step_out_4[24] = \stepper_step_out_4[24]~output_o ;

assign stepper_step_out_4[25] = \stepper_step_out_4[25]~output_o ;

assign stepper_step_out_4[26] = \stepper_step_out_4[26]~output_o ;

assign stepper_step_out_4[27] = \stepper_step_out_4[27]~output_o ;

assign stepper_step_out_4[28] = \stepper_step_out_4[28]~output_o ;

assign stepper_step_out_4[29] = \stepper_step_out_4[29]~output_o ;

assign stepper_step_out_4[30] = \stepper_step_out_4[30]~output_o ;

assign stepper_step_out_4[31] = \stepper_step_out_4[31]~output_o ;

endmodule
