// Seed: 1886256437
module module_0 (
    input wor id_0,
    output supply0 id_1,
    output wire id_2,
    input tri1 id_3,
    input tri id_4,
    input supply1 id_5,
    input wire id_6,
    input supply0 id_7
    , id_15,
    input supply0 id_8,
    input wor id_9,
    output tri1 id_10,
    input tri1 id_11,
    output wand id_12,
    input tri0 id_13
);
  assign id_10 = id_5;
  assign id_15[-1] = 1;
  logic id_16;
  assign id_2 = -1;
  logic id_17;
  ;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input wire id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_3,
      id_3,
      id_1,
      id_0,
      id_0,
      id_3,
      id_0,
      id_2,
      id_1,
      id_2,
      id_0
  );
  assign modCall_1.id_7 = 0;
  wire id_6;
endmodule
