// Seed: 4053067059
module module_0 (
    input  tri   id_0,
    output tri0  id_1,
    input  tri   id_2,
    input  uwire id_3
);
  tri1 id_5, id_6, id_8;
  wire id_9, id_10;
  wire id_11;
  assign id_8 = 1;
  assign id_8 = 1'b0;
endmodule
module module_1 (
    output tri0 id_0,
    output tri id_1,
    output tri id_2,
    input tri1 id_3,
    output tri1 id_4,
    output tri0 id_5,
    output wand id_6,
    input supply1 id_7,
    output wire id_8,
    output wire id_9,
    output wand id_10,
    output wand id_11,
    output wand id_12,
    input supply0 id_13,
    input supply1 id_14,
    output wand id_15,
    output wand id_16,
    output tri id_17
);
  genvar id_19;
  wire id_20;
  id_21 :
  assert property (@(id_21) 1'h0);
  wire id_22, id_23;
  wire id_24, id_25;
  wire id_26, id_27;
  module_0(
      id_14, id_11, id_14, id_14
  );
endmodule
