<!DOCTYPE html>
<html>
  <meta http-equiv="content-type" content="text/html; charset=UTF-8"/>
  <head>
<!-- INTEL CONFIDENTIAL
 -->
<!-- 
 -->
<!-- Copyright 2024 Intel Corporation All Rights Reserved.
 -->
<!-- 
 -->
<!-- The source code contained or described herein and all documents related
 -->
<!-- to the source code ("Material") are owned by Intel Corporation or its
 -->
<!-- suppliers or licensors. Title to the Material remains with Intel
 -->
<!-- Corporation or its suppliers and licensors. The Material contains trade
 -->
<!-- secrets and proprietary and confidential information of Intel or its
 -->
<!-- suppliers and licensors. The Material is protected by worldwide copyright
 -->
<!-- and trade secret laws and treaty provisions. No part of the Material may
 -->
<!-- be used, copied, reproduced, modified, published, uploaded, posted,
 -->
<!-- transmitted, distributed, or disclosed in any way without Intel's prior
 -->
<!-- express written permission.
 -->
<!-- 
 -->
<!-- No license under any patent, copyright, trade secret or other intellectual
 -->
<!-- property right is granted to or conferred upon you by disclosure or
 -->
<!-- delivery of the Materials, either expressly, by implication, inducement,
 -->
<!-- estoppel or otherwise. Any license under such intellectual property rights
 -->
<!-- must be express and approved by Intel in writing. -->
<!--  -->
    <title>Registers in AddressMap abc_soc_top/ant0/adc_dig3/ADC_DIG_MAP/reg</title>

    <!-- Default style sheet -->
    <style type="text/css">
      body        { font-family:Verdana,Helvetica,sans-serif; }
      th          { background:#E0C0C0; }
      td          { padding:0px 8px; border-width:1px; border-style:solid; border-color:black; }
      td.unboxed  { border-style:none; }
      ul          { list-style-type:disc; }
      code        { white-space:pre;font-family:monospace;display:block;font-size:1.3em; }
      code.tree   { display:inline;font-size:medium; }
      .namsp       { font-weight:bold; }
      .namprim     { font-style:italic; }
      .signature   { white-space:pre;font-family:monospace;display:left;font-size:1.1em; }
      .msgerror   { color:#FF0000; }
      .msgwarng   { color:#CC8800; }
      .boxed      { border-width:1px; border-style:solid; }
      .unboxed    { border-width:1px; }
      .tblcoll    { border-collapse:collapse; }
      .regname    { font-size:larger; font-weight:bold; }
      .regunalloc { background:#EEEEEE; }
      .sdescmap   { font-style:italic; }
      .sdescdet   { font-style:italic; font-weight:bold; }
      .ldescdet   { font-size:smaller; }
      .addr       { font-family:monospace; font-size:larger; }
      .agent      { font-size:smaller; }
      .fldview    { font-size:larger; }
      .flddesc    { background:#FFF0B0; }
      .tabrh      { background:#E0C0C0; }
      .tabry      { background:#FFF2CC; }
      .tabryd     { background:#EFD2AC; }
      .tabrb      { background:#DEEAFA; }
      .tabrbd     { background:#BECAEA; }
      .tabrt      { background:#ADD9FF; }
      .tabrtd     { background:#8DB9EF; }
      .tabrg      { background:#C6F8CC; }
      .tabrgl     { background:#D6FFDC; }
      .tabrv      { background:#E0E4FE; }
      .tabrs      { background:#DDDDDD; }
      .fldpos     { background:#E0E0E0; text-align:center; font-weight:bold; }
      .fldnorm    { background:#C0C0F0; text-align:center; font-weight:bold; }
      .fldrsvd    { background:#C080F0; text-align:center; font-weight:bold; }
      .fldgap     { text-align:center; font-weight:bold; }
      .fldrst     { background:#FFFFE0; text-align:center; }
      .fldrstuaf  { color:#DC143C; }
      .accga      { text-align:center; }
      .accno      { background:#E0E0F8; text-align:center; }
      .accro      { background:#F8E0E0; text-align:center; }
      .accwo      { background:#E0F8E0; text-align:center; }
      .accrw      { background:#F8F8E0; text-align:center; }
    </style>
  </head>
  <body>
    <hr/>
    <h1 id="TOPOFDOC">Registers in AddressMap abc_soc_top/ant0/adc_dig3/ADC_DIG_MAP/reg</h1>
    <h2><a href="abc_soc_regs.html">Back to main file</a></h2>
    <p><i>
INTEL CONFIDENTIAL
<br/>

<br/>
Copyright 2024 Intel Corporation All Rights Reserved.
<br/>

<br/>
The source code contained or described herein and all documents related
<br/>
to the source code ("Material") are owned by Intel Corporation or its
<br/>
suppliers or licensors. Title to the Material remains with Intel
<br/>
Corporation or its suppliers and licensors. The Material contains trade
<br/>
secrets and proprietary and confidential information of Intel or its
<br/>
suppliers and licensors. The Material is protected by worldwide copyright
<br/>
and trade secret laws and treaty provisions. No part of the Material may
<br/>
be used, copied, reproduced, modified, published, uploaded, posted,
<br/>
transmitted, distributed, or disclosed in any way without Intel's prior
<br/>
express written permission.
<br/>

<br/>
No license under any patent, copyright, trade secret or other intellectual
<br/>
property right is granted to or conferred upon you by disclosure or
<br/>
delivery of the Materials, either expressly, by implication, inducement,
<br/>
estoppel or otherwise. Any license under such intellectual property rights
<br/>
must be express and approved by Intel in writing.<br/>
<br/>
<br/>
This file was automatically generated by OneSource.
<br/>
Do not edit this file manually!<br/>
<br/>
<br/>
</i></p>

    <h3 class="sdescdet"></h3>
    <p class="ldescdet"></p>
    <hr/>
    <h2 id="G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">AddressMap abc_soc_top/ant0/adc_dig3/ADC_DIG_MAP/reg</h2>

    <!-- Registers for AddressMap abc_soc_top/ant0/adc_dig3/ADC_DIG_MAP/reg -->
      <p>AddressUnit: 8</p>
      <p><b>Accessible over:</b><br/>
        &emsp;<b><a href="abc_soc_regs.html#G_GR_NOC_rcs__axi_eaacf73c">Group NOC.rcs__axi</a></b> Mem with fixed address<br/>
      </p>
    <table>
      <tr>
        <th>Address</th>
        <th>EndAddress</th>
        <th>Name</th>
        <th>Description</th>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000000[+=0x08]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_169EDA3151702675">SEQ0_CMD_DATA[20]</a>  </b></td>
        <td class="unboxed sdescmap">Sequencer Command Data Register</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000004[+=0x08]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FF23570062E0A6E2">SEQ0_CMD_AW[20]</a>  </b></td>
        <td class="unboxed sdescmap">Sequencer Command Address Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000008</td>
        <td class="unboxed addr">0x000000ff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000100[+=0x08]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_44D0CB46982A5D3D">SEQ1_CMD_DATA[20]</a>  </b></td>
        <td class="unboxed sdescmap">Sequencer Command Data Register</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000104[+=0x08]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_71BDE666280383C3">SEQ1_CMD_AW[20]</a>  </b></td>
        <td class="unboxed sdescmap">Sequencer Command Address Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000108</td>
        <td class="unboxed addr">0x000001ff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000200</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6076D9EAFEE59C22">SCRATCHPADD</a>  </b></td>
        <td class="unboxed sdescmap">ADC_DIG Scratchpad Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000204</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C9F81CBD649BF219">CONFIGD</a>  </b></td>
        <td class="unboxed sdescmap">ADC_DIG Configuration Register</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000208[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6DF32BA2D9D486D3">SEQ_ITER[2]</a>  </b></td>
        <td class="unboxed sdescmap">Sequencer iteration control register.</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000210[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E102052D64C46CFF">SEQ_CTRL[2]</a>  </b></td>
        <td class="unboxed sdescmap">Sequencer control register.</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000218</td>
        <td class="unboxed addr">0x000002ff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000300</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AB355DCB6F2365F1">ADC_CONFIG0</a>  </b></td>
        <td class="unboxed sdescmap">RX LDO SAR</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000304</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0CCF16A709C78723">ADC_CONFIG1</a>  </b></td>
        <td class="unboxed sdescmap">RX LDO CLK</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000308</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D76039643F0BB805">ADC_CONFIG2</a>  </b></td>
        <td class="unboxed sdescmap">RX LDO Reference</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000030c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0AF8218CEBFD0A8E">ADC_CONFIG3</a>  </b></td>
        <td class="unboxed sdescmap">RX AMUX</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000310</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CA6F0D987004D47A">ADC_CONFIG4</a>  </b></td>
        <td class="unboxed sdescmap">RX RF-Frontend</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000314</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8C41D97EF0CA01D8">ADC_CONFIG5</a>  </b></td>
        <td class="unboxed sdescmap">RX RF-Frontend</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000318</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_64DF5BF85CB3FEAB">ADC_CONFIG6</a>  </b></td>
        <td class="unboxed sdescmap">RX RF-Frontend</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000031c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F8C6B47888F6C0D8">ADC_CONFIG7</a>  </b></td>
        <td class="unboxed sdescmap">RX RF-Frontend</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000320</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BF941CDA9C8F73CE">ADC_CONFIG8</a>  </b></td>
        <td class="unboxed sdescmap">RX RF-Frontend</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000324</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_65F7ABB49E0F301B">ADC_CONFIG9</a>  </b></td>
        <td class="unboxed sdescmap">RX RF-Frontend</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000328</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_56F5071E0713B5BF">ADC_CONFIG10</a>  </b></td>
        <td class="unboxed sdescmap">RX RF-Frontend</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000032c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_09E889B656013DBE">ADC_CONFIG11</a>  </b></td>
        <td class="unboxed sdescmap">RX Spare</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000330</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D1D805C8A664A02F">ADC_CONFIG12</a>  </b></td>
        <td class="unboxed sdescmap">RX Spare</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000334</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_57F01F7042595679">ADC_CONFIG13</a>  </b></td>
        <td class="unboxed sdescmap">RX Spare</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000338</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_ACA1A6758801A0EB">ADC_CONFIG14</a>  </b></td>
        <td class="unboxed sdescmap">RX Clock</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000033c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E2BD61DFF85DC5C2">ADC_CONFIG15</a>  </b></td>
        <td class="unboxed sdescmap">RX Sync</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000340</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_444536BFBF5F19A5">ADC_CONFIG16</a>  </b></td>
        <td class="unboxed sdescmap">RX Spare</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000344</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_62C9351183BCED92">ADC_CONFIG17</a>  </b></td>
        <td class="unboxed sdescmap">RX Refbias</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000348</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_02233CB8DA20F02B">ADC_CONFIG18</a>  </b></td>
        <td class="unboxed sdescmap">RX Spare</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000034c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0ED2B2D794B39173">ADC_CONFIG19</a>  </b></td>
        <td class="unboxed sdescmap">RX Scheduler</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000350</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_52183CC5F937DFAA">ADC_CONFIG20</a>  </b></td>
        <td class="unboxed sdescmap">RX Scheduler</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000354</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0FA07AB9BD1395D7">ADC_CONFIG21</a>  </b></td>
        <td class="unboxed sdescmap">RX Spare</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000358</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E7CDF576D6112A40">ADC_CONFIG22</a>  </b></td>
        <td class="unboxed sdescmap">RX Spare</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000035c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_10A6C89701DA4300">ADC_CONFIG23</a>  </b></td>
        <td class="unboxed sdescmap">RX Spare</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000360</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B6333C6F8C05D1DB">ADC_CONFIG24</a>  </b></td>
        <td class="unboxed sdescmap">RX SAR</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000364</td>
        <td class="unboxed addr">0x0000036b</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000036c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9EEE89EADC7BB78E">APB_BRIDGE_DCLK_STATUS</a>  </b></td>
        <td class="unboxed sdescmap">APB Bridge Status Register</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000370[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6296D22E0B41C0CD">PROT_STATUS_SEQ_CMD_DATA[2]</a>  </b></td>
        <td class="unboxed sdescmap">ADC_DIG Sequencer Command Protection Status register.</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000378[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_766FECBCC4A0020E">PROT_STATUS_SEQ_CMD_AW[2]</a>  </b></td>
        <td class="unboxed sdescmap">ADC_DIG Sequencer Command Protection Status register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000380</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F3168DD1244D2956">PROT_STATUS_ADC_CONFIG</a>  </b></td>
        <td class="unboxed sdescmap">ADC_DIG ADC Config Protection Status register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000384</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EA342B87C97FD537">COLLISION_STATUS</a>  </b></td>
        <td class="unboxed sdescmap">ADC_DIG Collision Status register.</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000388[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_91F0BA9B1C34FC3B">SEQ_STATUS[2]</a>  </b></td>
        <td class="unboxed sdescmap">Sequencer status register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000390</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FA70B28F124423F4">ADC_STAT0</a>  </b></td>
        <td class="unboxed sdescmap">RX SAR status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000394</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FABEEB0D7B293AC5">ADC_STAT1</a>  </b></td>
        <td class="unboxed sdescmap">RX SAR status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000398</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F4037CCAA4B285C4">ADC_STAT2</a>  </b></td>
        <td class="unboxed sdescmap">RX Spare status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000039c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2190719E8AD5850D">ADC_STAT3</a>  </b></td>
        <td class="unboxed sdescmap">RX spare status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_255061A3F8A48A1B">INT_STATUS</a>  </b></td>
        <td class="unboxed sdescmap">ADC_DIG Interrupt Status Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F6F1A63DE2425BDB">INT_HIGH_EN</a>  </b></td>
        <td class="unboxed sdescmap">ADC_DIG Interrupt High Enable Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B03D366C5693DE0B">INT_LOW_EN</a>  </b></td>
        <td class="unboxed sdescmap">ADC_DIG Interrupt Low Enable Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_88FE2C09C0104B8D">INT_CLEAR</a>  </b></td>
        <td class="unboxed sdescmap">ADC_DIG Interrupt Clear Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6FBA950D7253F6CA">INT_FORCE</a>  </b></td>
        <td class="unboxed sdescmap">ADC_DIG Interrupt Force Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x000003b4</td>
        <td class="unboxed addr">0x000003ff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000400[+=0x08]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_763E679AFC3B977E">CAL_SEQ_CMD_DATA[32]</a>  </b></td>
        <td class="unboxed sdescmap">Sequencer Command Data Register</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000404[+=0x08]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3041814D3D7716A5">CAL_SEQ_CMD_AW[32]</a>  </b></td>
        <td class="unboxed sdescmap">Sequencer Command Address Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000408</td>
        <td class="unboxed addr">0x000004ff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000500</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E3C5A274041E7181">SCRATCHPAD</a>  </b></td>
        <td class="unboxed sdescmap">ADC_DIG Scratchpad Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000504</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_87919E31F4AB71B2">CONFIG</a>  </b></td>
        <td class="unboxed sdescmap">ADC_DIG Configuration Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000508</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C616ED303FE911DB">CAL_SEQ_ITER</a>  </b></td>
        <td class="unboxed sdescmap">Sequencer iteration control register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000050c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_165F0339D0958DBE">OSS_CONFIG</a>  </b></td>
        <td class="unboxed sdescmap">ADC_DIG Observation Slice Scheduler Configuration Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000510</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D56011C4ECF1C554">OSS_CONFIG2</a>  </b></td>
        <td class="unboxed sdescmap">ADC_DIG Observation Slice Scheduler Configuration 2 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000514</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F00098F8104FBF6F">OSS_LFSR_INIT</a>  </b></td>
        <td class="unboxed sdescmap">ADC_DIG Obs. Slice. Scheduler LFSR Initial Value</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000518</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C6386B1C77993014">SCHED_CTRL_SHDW</a>  </b></td>
        <td class="unboxed sdescmap">ADC_DIG Scheduler Control Shadow Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000051c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_903B2DCD4BDB91E0">DSA_SHDW</a>  </b></td>
        <td class="unboxed sdescmap">ADC_DIG DSA Shadow Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000520</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9B2492D1C64E19A7">OSS_CTRL_SHDW</a>  </b></td>
        <td class="unboxed sdescmap">ADC_DIG Observation Slice Scheduler Control Shadow Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000524</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B1D47E9D6AE5234C">ADC_SCFG0</a>  </b></td>
        <td class="unboxed sdescmap">RX SAR</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000528</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D124F0B710A8AB85">ADC_SCFG1</a>  </b></td>
        <td class="unboxed sdescmap">RX OBS</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000052c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_681549975CB6A4B8">ADC_SCFG2</a>  </b></td>
        <td class="unboxed sdescmap">RX SAR</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000530</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C552C7231EBD4CC9">ADC_SCFG3</a>  </b></td>
        <td class="unboxed sdescmap">RX SAR</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000534</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B0C3F6EE088A7A5B">FIFO_CONFIG</a>  </b></td>
        <td class="unboxed sdescmap">ADC_DIG FIFO Configuration Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000538</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_96105EEEB1E4DBBD">BSG_DC_INCR</a>  </b></td>
        <td class="unboxed sdescmap">ADC Bitstream Generator DC Value Increment Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000053c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7EDDA63438AE6DEE">CAL_SEQ_CTRL</a>  </b></td>
        <td class="unboxed sdescmap">Sequencer control register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000540</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_40922ADBE786BE91">FIFO_CLR</a>  </b></td>
        <td class="unboxed sdescmap">ADC Slice FIFO Clear Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000544</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EEBD52DA994E1FBA">PAUSE_CONFIG</a>  </b></td>
        <td class="unboxed sdescmap">ADC Scheduler Pause Config Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000548</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D4289894A0B8E4B1">SCHED_CTRL_LIVE</a>  </b></td>
        <td class="unboxed sdescmap">ADC_DIG Scheduler Control Live Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000054c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D8DFD9BDDEE613D2">DSA_LIVE</a>  </b></td>
        <td class="unboxed sdescmap">ADC_DIG DSA Live Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000550</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3E1FC282FAF20C76">OSS_CTRL_LIVE</a>  </b></td>
        <td class="unboxed sdescmap">ADC_DIG Observation Slice Scheduler Control Live Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000554</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EA6A6D7A66B49A7C">APB_BRIDGE_STATUS</a>  </b></td>
        <td class="unboxed sdescmap">APB Bridge Status Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000558</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_87418331878AA15A">PROT_STATUS_CAL_SEQ_CMD_DATA</a>  </b></td>
        <td class="unboxed sdescmap">ADC_DIG Calibration Sequencer Command Protection Status register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000055c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_41B97F126F457319">PROT_STATUS_CAL_SEQ_CMD_AW</a>  </b></td>
        <td class="unboxed sdescmap">ADC_DIG Calibration Sequencer Command Protection Status register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000560</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_17CD4BE2CC64CD0E">PROT_STATUS_REGISTER</a>  </b></td>
        <td class="unboxed sdescmap">ADC_DIG Register Protection Status register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000564</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6815ADD11526199E">CAL_COLLISION_STATUS</a>  </b></td>
        <td class="unboxed sdescmap">ADC_DIG Calibration Collision Status register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000568</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7D444F84C11D4F01">SCHED_STATUS</a>  </b></td>
        <td class="unboxed sdescmap">ADC Scheduler Status Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000056c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4EB9671993763CEC">PAUSE_STATUS</a>  </b></td>
        <td class="unboxed sdescmap">ADC Scheduler Pause Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000570</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4B0871C8B487DCE4">OBS_FIFO_STATUS</a>  </b></td>
        <td class="unboxed sdescmap">ADC Slice FIFO Status Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000574</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_11E826268F97AA76">CAL_SEQ_STATUS</a>  </b></td>
        <td class="unboxed sdescmap">Sequencer status register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000578</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1486FA0F330CBAAA">OSS_STATUS</a>  </b></td>
        <td class="unboxed sdescmap">ADC_DIG ADC OSS Status register.</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x0000057c</td>
        <td class="unboxed addr">0x0000057f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000580[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EED01C756F056E57">FIFO_STATUS[16]</a>  </b></td>
        <td class="unboxed sdescmap">ADC Slice FIFO Status Register</td>
      </tr>
    </table>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <hr/>

    <!-- Registers details / bit fields -->
    <h2 id="G_BITFIELDS">Register Details for AddressMap abc_soc_top/ant0/adc_dig3/ADC_DIG_MAP/reg</h2>
    <p><b>Note:</b> AddressOffsets before register name are offsets inside AddressMap (that is what the "+" means)</p>
    <p id="R_169EDA3151702675" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000000[+=0x08]</span> Register(32 bit) SEQ0_CMD_DATA[20]</span><br/>
      <span class="sdescdet">Sequencer Command Data Register</span><br/>
      <span class="ldescdet">Sequencer Command Data Register.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=20, Start=0, Step=1&#x2003;<i>(From hierarchy)</i><br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982000[+=0x08]</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">WDATA</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WDATA</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Analog control register data to use for this command.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FF23570062E0A6E2" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000004[+=0x08]</span> Register(32 bit) SEQ0_CMD_AW[20]</span><br/>
      <span class="sdescdet">Sequencer Command Address Register</span><br/>
      <span class="ldescdet">Sequencer Command Address Register.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=20, Start=0, Step=1&#x2003;<i>(From hierarchy)</i><br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982004[+=0x08]</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="fldnorm" colspan="5">WADDR</td>
        <td class="fldnorm" colspan="12">WAIT_CNT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="12">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[16:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WADDR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Analog control register offset to use for this command.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WAIT_CNT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Number of clock cycles to wait after executing this command before moving&lt;/br&gt;<br/>to the next command.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_44D0CB46982A5D3D" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000100[+=0x08]</span> Register(32 bit) SEQ1_CMD_DATA[20]</span><br/>
      <span class="sdescdet">Sequencer Command Data Register</span><br/>
      <span class="ldescdet">Sequencer Command Data Register.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=20, Start=0, Step=1&#x2003;<i>(From hierarchy)</i><br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982100[+=0x08]</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">WDATA</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WDATA</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Analog control register data to use for this command.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_71BDE666280383C3" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000104[+=0x08]</span> Register(32 bit) SEQ1_CMD_AW[20]</span><br/>
      <span class="sdescdet">Sequencer Command Address Register</span><br/>
      <span class="ldescdet">Sequencer Command Address Register.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=20, Start=0, Step=1&#x2003;<i>(From hierarchy)</i><br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982104[+=0x08]</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="fldnorm" colspan="5">WADDR</td>
        <td class="fldnorm" colspan="12">WAIT_CNT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="12">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[16:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WADDR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Analog control register offset to use for this command.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WAIT_CNT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Number of clock cycles to wait after executing this command before moving&lt;/br&gt;<br/>to the next command.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6076D9EAFEE59C22" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000200</span> Register(32 bit) SCRATCHPADD</span><br/>
      <span class="sdescdet">ADC_DIG Scratchpad Register</span><br/>
      <span class="ldescdet">Generic Read/Write Register for test.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982200</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">SCRATCHPAD</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SCRATCHPAD</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Unused by hardware</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C9F81CBD649BF219" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000204</span> Register(32 bit) CONFIGD</span><br/>
      <span class="sdescdet">ADC_DIG Configuration Register</span><br/>
      <span class="ldescdet">This register contains configuration settings for the dclk clock portion of ADC_DIG.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982204</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="fldnorm" colspan="1">TEST_CTRL</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TEST_CTRL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Test Control - enable parity inversion</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Correct_Parity</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">Incorrect_Parity</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6DF32BA2D9D486D3" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000208[+=0x4]</span> Register(32 bit) SEQ_ITER[2]</span><br/>
      <span class="sdescdet">Sequencer iteration control register.</span><br/>
      <span class="ldescdet">
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982208[+=0x4]</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffc000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffc000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="fldnorm" colspan="14">ITER</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="accno" colspan="14">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[13:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ITER</span><br/>
          <span class="sdescdet">Sequencer number of iterations</span><br/>
          <span class="ldescdet"> Sequencer number of iterations.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E102052D64C46CFF" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000210[+=0x4]</span> Register(32 bit) SEQ_CTRL[2]</span><br/>
      <span class="sdescdet">Sequencer control register.</span><br/>
      <span class="ldescdet">
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982210[+=0x4]</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000002</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="5">END_ADDR</td>
        <td class="fldnorm" colspan="5">LOOP_END_ADDR</td>
        <td class="fldnorm" colspan="5">LOOP_START_ADDR</td>
        <td class="fldnorm" colspan="5">START_ADDR</td>
        <td class="fldnorm" colspan="1">EXT_CTRL</td>
        <td class="fldnorm" colspan="1">ENABLE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">END_ADDR</span><br/>
          <span class="sdescdet">Sequencer end address</span><br/>
          <span class="ldescdet">Sequencer end address.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOOP_END_ADDR</span><br/>
          <span class="sdescdet">Sequencer loop end address</span><br/>
          <span class="ldescdet">Sequencer loop end address.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOOP_START_ADDR</span><br/>
          <span class="sdescdet">Sequencer loop start address</span><br/>
          <span class="ldescdet"> Sequencer loop start address.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">START_ADDR</span><br/>
          <span class="sdescdet">Sequencer start address</span><br/>
          <span class="ldescdet"> Sequencer start address.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">EXT_CTRL</span><br/>
          <span class="sdescdet">External control enable</span><br/>
          <span class="ldescdet">0: external control (BFN) disabled, 1: external control (BFN) enabled.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ENABLE</span><br/>
          <span class="sdescdet">Sequencer enable</span><br/>
          <span class="ldescdet">0: sequencer disabled, 1: sequencer enabled.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AB355DCB6F2365F1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000300</span> Register(32 bit) ADC_CONFIG0</span><br/>
      <span class="sdescdet">RX LDO SAR</span><br/>
      <span class="ldescdet">AnaRF(iana.di_d_trx[7:0]_rx_adc_conf_00) RX LDO SAR
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982300</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">RESERVED2</td>
        <td class="fldnorm" colspan="2">ldosar_ibias</td>
        <td class="fldnorm" colspan="3">ldosar_ibpdbuf</td>
        <td class="fldnorm" colspan="3">ldosar_iberramp</td>
        <td class="fldnorm" colspan="2">RESERVED1</td>
        <td class="fldnorm" colspan="3">ldosar_rcomp</td>
        <td class="fldnorm" colspan="3">ldosar_ccomp</td>
        <td class="fldnorm" colspan="1">RESERVED0</td>
        <td class="fldnorm" colspan="1">ldosar_bypass</td>
        <td class="fldnorm" colspan="5">ldosar_voutsel</td>
        <td class="fldnorm" colspan="1">ldosar_enable</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="3">RW/V</td>
        <td class="accno" colspan="3">RW/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="3">RW/V</td>
        <td class="accno" colspan="3">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="5">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED2</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:22]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ldosar_ibias</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">central LDO bias current trim<br/>[00] 100% [default]<br/>[01] 72%<br/>[10] 172%<br/>[11] 132%</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:19]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ldosar_ibpdbuf</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">bias current of pass-device buffer<br/>[000] 20%<br/>[001] 40%<br/>[010] 60%<br/>[011] 80%<br/>[100] 100% (default)<br/>[101] 120%<br/>[110] 140%<br/>[111] 160%</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:16]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ldosar_iberramp</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">bias current of error amp stage 1 and stage 2<br/>[000] 20%<br/>[001] 40%<br/>[010] 60%<br/>[011] 80%<br/>[100] 100% (default)<br/>[101] 120%<br/>[110] 140%<br/>[111] 160%</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:14]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED1</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ldosar_rcomp</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">bypass load current tracking zero-nulling resistor<br/>[000] off, load current tracking Rzero only<br/>[001]<br/>[010]<br/>[011]<br/>[100]<br/>[101]<br/>[110]<br/>[111] minimum fixed resistor in parallel to the load current tracking Rzero</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ldosar_ccomp</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Miller compensation capacitor<br/>[000] min<br/>[001]<br/>[010]<br/>[011]<br/>[100]<br/>[101]<br/>[110]<br/>[111] max</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED0</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ldosar_bypass</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">[1] = bypass LDO, both gates of split pass-device connected to 0.6V, requires LDO enable = 0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:01]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ldosar_voutsel</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">SAR LDO output voltage setting, values from simulation (prelayout) tttt 90 1.2V Vref=0.5V:<br/>[00000] = 0.61V<br/>[11111] = 0.95V<br/>nominal voltage step 10.625mV</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ldosar_enable</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">[1] = enable LDO, [0] = split pass-device gates connected to 1.2V (upper) and 0.6V (lower)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0CCF16A709C78723" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000304</span> Register(32 bit) ADC_CONFIG1</span><br/>
      <span class="sdescdet">RX LDO CLK</span><br/>
      <span class="ldescdet">AnaRF(iana.di_d_trx[7:0]_rx_adc_conf_01) RX LDO CLK
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982304</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="10">RESERVED2</td>
        <td class="fldnorm" colspan="3">ldoclk_ibpdbuf</td>
        <td class="fldnorm" colspan="3">ldoclk_iberramp</td>
        <td class="fldnorm" colspan="2">RESERVED1</td>
        <td class="fldnorm" colspan="3">ldoclk_rcomp</td>
        <td class="fldnorm" colspan="3">ldoclk_ccomp</td>
        <td class="fldnorm" colspan="1">RESERVED0</td>
        <td class="fldnorm" colspan="1">ldoclk_bypass</td>
        <td class="fldnorm" colspan="5">ldoclk_voutsel</td>
        <td class="fldnorm" colspan="1">ldoclk_enable</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="10">RW/V</td>
        <td class="accno" colspan="3">RW/V</td>
        <td class="accno" colspan="3">RW/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="3">RW/V</td>
        <td class="accno" colspan="3">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="5">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:22]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED2</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:19]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ldoclk_ibpdbuf</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">bias current of pass-device buffer<br/>[000] 20%<br/>[001] 40%<br/>[010] 60%<br/>[011] 80%<br/>[100] 100% (default)<br/>[101] 120%<br/>[110] 140%<br/>[111] 160%</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:16]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ldoclk_iberramp</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">bias current of error amp stage 1 and stage 2<br/>[000] 20%<br/>[001] 40%<br/>[010] 60%<br/>[011] 80%<br/>[100] 100% (default)<br/>[101] 120%<br/>[110] 140%<br/>[111] 160%</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:14]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED1</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ldoclk_rcomp</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">bypass load current tracking zero-nulling resistor<br/>[000] off, load current tracking Rzero only<br/>[001]<br/>[010]<br/>[011]<br/>[100]<br/>[101]<br/>[110]<br/>[111] minimum fixed resistor in parallel to the load current tracking Rzero</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ldoclk_ccomp</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Miller compensation capacitor<br/>[000] min<br/>[001]<br/>[010]<br/>[011]<br/>[100]<br/>[101]<br/>[110]<br/>[111] max</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED0</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ldoclk_bypass</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">[1] = bypass LDO, both gates of split pass-device connected to 0.6V, requires LDO enable = 0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:01]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ldoclk_voutsel</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">SAR LDO output voltage setting, values from simulation (prelayout) tttt 90 1.2V Vref=0.5V:<br/>[00000] = 0.61V<br/>[11111] = 0.95V<br/>nominal voltage step 10.625mV</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ldoclk_enable</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">[1] = enable LDO, [0] = split pass-device gates connected to 1.2V (upper) and 0.6V (lower)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D76039643F0BB805" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000308</span> Register(32 bit) ADC_CONFIG2</span><br/>
      <span class="sdescdet">RX LDO Reference</span><br/>
      <span class="ldescdet">AnaRF(iana.di_d_trx[7:0]_rx_adc_conf_02) RX LDO Reference
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982308</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="10">RESERVED2</td>
        <td class="fldnorm" colspan="3">ldoref_ibpdbuf</td>
        <td class="fldnorm" colspan="3">ldoref_iberramp</td>
        <td class="fldnorm" colspan="2">RESERVED1</td>
        <td class="fldnorm" colspan="3">ldoref_rcomp</td>
        <td class="fldnorm" colspan="3">ldoref_ccomp</td>
        <td class="fldnorm" colspan="1">RESERVED0</td>
        <td class="fldnorm" colspan="1">ldoref_bypass</td>
        <td class="fldnorm" colspan="5">ldoref_voutsel</td>
        <td class="fldnorm" colspan="1">ldoref_enable</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="10">RW/V</td>
        <td class="accno" colspan="3">RW/V</td>
        <td class="accno" colspan="3">RW/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="3">RW/V</td>
        <td class="accno" colspan="3">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="5">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:22]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED2</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:19]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ldoref_ibpdbuf</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">bias current of pass-device buffer<br/>[000] 20%<br/>[001] 40%<br/>[010] 60%<br/>[011] 80%<br/>[100] 100% (default)<br/>[101] 120%<br/>[110] 140%<br/>[111] 160%</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:16]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ldoref_iberramp</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">bias current of error amp stage 1 and stage 2<br/>[000] 20%<br/>[001] 40%<br/>[010] 60%<br/>[011] 80%<br/>[100] 100% (default)<br/>[101] 120%<br/>[110] 140%<br/>[111] 160%</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:14]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED1</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ldoref_rcomp</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">bypass load current tracking zero-nulling resistor<br/>[000] off, load current tracking Rzero only<br/>[001]<br/>[010]<br/>[011]<br/>[100]<br/>[101]<br/>[110]<br/>[111] minimum fixed resistor in parallel to the load current tracking Rzero</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ldoref_ccomp</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Miller compensation capacitor<br/>[000] min<br/>[001]<br/>[010]<br/>[011]<br/>[100]<br/>[101]<br/>[110]<br/>[111] max</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED0</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ldoref_bypass</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">[1] = bypass LDO, both gates of split pass-device connected to 0.6V, requires LDO enable = 0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:01]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ldoref_voutsel</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">SAR LDO output voltage setting, values from simulation (prelayout) tttt 90 1.2V Vref=0.5V:<br/>[00000] = 0.61V<br/>[11111] = 0.95V<br/>nominal voltage step 10.625mV</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ldoref_enable</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">[1] = enable LDO, [0] = split pass-device gates connected to 1.2V (upper) and 0.6V (lower)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0AF8218CEBFD0A8E" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000030c</span> Register(32 bit) ADC_CONFIG3</span><br/>
      <span class="sdescdet">RX AMUX</span><br/>
      <span class="ldescdet">AnaRF(iana.di_d_trx[7:0]_rx_adc_conf_03) RX AMUX
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0498230c</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">RESERVED</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CA6F0D987004D47A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000310</span> Register(32 bit) ADC_CONFIG4</span><br/>
      <span class="sdescdet">RX RF-Frontend</span><br/>
      <span class="ldescdet">AnaRF(iana.di_d_trx[7:0]_rx_adc_conf_04) RX RF-Frontend
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982310</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="2">di_ctrl_mux2</td>
        <td class="fldnorm" colspan="2">di_ctrl_ind2</td>
        <td class="fldnorm" colspan="4">di_ctrl_bias2</td>
        <td class="fldnorm" colspan="2">di_en_bias2</td>
        <td class="fldnorm" colspan="4">di_ctrl_ldo2</td>
        <td class="fldnorm" colspan="1">di_bypass_ldo2</td>
        <td class="fldnorm" colspan="1">di_en_ldo2</td>
        <td class="fldnorm" colspan="2">di_ctrl_mux1</td>
        <td class="fldnorm" colspan="2">di_ctrl_ind1</td>
        <td class="fldnorm" colspan="4">di_ctrl_bias1</td>
        <td class="fldnorm" colspan="2">di_en_bias1</td>
        <td class="fldnorm" colspan="4">di_ctrl_ldo1</td>
        <td class="fldnorm" colspan="1">di_bypass_ldo1</td>
        <td class="fldnorm" colspan="1">di_en_ldo1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="4">RW/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="4">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="4">RW/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="4">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:30]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">di_ctrl_mux2</span><br/>
          <span class="sdescdet">control mux LNA2</span><br/>
          <span class="ldescdet">control input analog mux:<br/>00 - disconnected/isolated from inputs<br/>01 - connected to antenna (traffic)<br/>10 - connected to caldac (calibration)<br/>11 - forbidden state </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:28]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">di_ctrl_ind2</span><br/>
          <span class="sdescdet">inductor tuning LNA2</span><br/>
          <span class="ldescdet">00 - highest feedback inductance (peaking)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:24]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">di_ctrl_bias2</span><br/>
          <span class="sdescdet">trimming bias LNA2</span><br/>
          <span class="ldescdet">trimming open-loop gain with temperature tracking:<br/>0010 - default setting for typical process (tttt)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:22]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">di_en_bias2</span><br/>
          <span class="sdescdet">enable bias LNA2</span><br/>
          <span class="ldescdet">enable of biasing current generator </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:18]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">di_ctrl_ldo2</span><br/>
          <span class="sdescdet">trimming LDO LNA2</span><br/>
          <span class="ldescdet">trimming internal LDO voltage:<br/>1001 - default setting (1V)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">di_bypass_ldo2</span><br/>
          <span class="sdescdet">bypass LDO LNA2</span><br/>
          <span class="ldescdet">connect lna core directly to the external supply rail, bypassing LDO</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">di_en_ldo2</span><br/>
          <span class="sdescdet">enable LDO LNA2</span><br/>
          <span class="ldescdet">enable of LDO2 </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:14]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">di_ctrl_mux1</span><br/>
          <span class="sdescdet">control mux LNA1</span><br/>
          <span class="ldescdet">control input analog mux:<br/>00 - disconnected/isolated from inputs<br/>01 - connected to antenna (traffic)<br/>10 - connected to caldac (calibration)<br/>11 - forbidden state </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:12]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">di_ctrl_ind1</span><br/>
          <span class="sdescdet">inductor tuning LNA1</span><br/>
          <span class="ldescdet">00 - highest feedback inductance (peaking)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">di_ctrl_bias1</span><br/>
          <span class="sdescdet">trimming bias LNA1</span><br/>
          <span class="ldescdet">trimming open-loop gain with temperature tracking:<br/>0010 - default setting for typical process (tttt)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">di_en_bias1</span><br/>
          <span class="sdescdet">enable bias LNA1</span><br/>
          <span class="ldescdet">enable of biasing current generator </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:02]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">di_ctrl_ldo1</span><br/>
          <span class="sdescdet">trimming LDO LNA1</span><br/>
          <span class="ldescdet">trimming internal LDO voltage:<br/>1001 - default setting (1V)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">di_bypass_ldo1</span><br/>
          <span class="sdescdet">bypass LDO LNA1</span><br/>
          <span class="ldescdet">connect lna core directly to the external supply rail, bypassing LDO</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">di_en_ldo1</span><br/>
          <span class="sdescdet">enable LDO LNA1</span><br/>
          <span class="ldescdet">enable of LDO1 </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8C41D97EF0CA01D8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000314</span> Register(32 bit) ADC_CONFIG5</span><br/>
      <span class="sdescdet">RX RF-Frontend</span><br/>
      <span class="ldescdet">AnaRF(iana.di_d_trx[7:0]_rx_adc_conf_05) RX RF-Frontend
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982314</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="18">RESERVED</td>
        <td class="fldnorm" colspan="2">di_ctrl_mux_obs</td>
        <td class="fldnorm" colspan="4">di_ctrl_bias_obs</td>
        <td class="fldnorm" colspan="2">di_en_bias_obs</td>
        <td class="fldnorm" colspan="4">di_ctrl_ldo_obs</td>
        <td class="fldnorm" colspan="1">di_bypass_ldo_obs</td>
        <td class="fldnorm" colspan="1">di_en_ldo_obs</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="18">RW/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="4">RW/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="4">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:14]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:12]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">di_ctrl_mux_obs</span><br/>
          <span class="sdescdet">control mux OBS-BUF</span><br/>
          <span class="ldescdet">control input analog mux:<br/>00 - disconnected/isolated from inputs<br/>01 - connected to TX path (feedback)<br/>10 - connected to RX path (antenna)<br/>11 - forbidden state </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">di_ctrl_bias_obs</span><br/>
          <span class="sdescdet">trimming bias OBS-BUF</span><br/>
          <span class="ldescdet">trimming biasing of source-follower (obs-buffer):<br/>0010 - default setting for typical process (tttt)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">di_en_bias_obs</span><br/>
          <span class="sdescdet">enable bias OBS-BUF</span><br/>
          <span class="ldescdet">enable of OBS biasing current generator </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:02]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">di_ctrl_ldo_obs</span><br/>
          <span class="sdescdet">trimming LDO OBS-BUF</span><br/>
          <span class="ldescdet">trimming internal LDO voltage:<br/>1001 - default setting (1V)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">di_bypass_ldo_obs</span><br/>
          <span class="sdescdet">bypass LDO OBS-BUF</span><br/>
          <span class="ldescdet">connect obs-buffer core directly to the external supply rail, bypassing LDO</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">di_en_ldo_obs</span><br/>
          <span class="sdescdet">enable LDO OBS-BUF</span><br/>
          <span class="ldescdet">enable of LDO </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_64DF5BF85CB3FEAB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000318</span> Register(32 bit) ADC_CONFIG6</span><br/>
      <span class="sdescdet">RX RF-Frontend</span><br/>
      <span class="ldescdet">AnaRF(iana.di_d_trx[7:0]_rx_adc_conf_06) RX RF-Frontend
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982318</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">RESERVED1</td>
        <td class="fldnorm" colspan="1">di_pwr_up_dsa_caldac</td>
        <td class="fldnorm" colspan="1">di_en_dsa_caldac</td>
        <td class="fldnorm" colspan="5">di_attn_dsa_caldac</td>
        <td class="fldnorm" colspan="1">di_en_rfclamp_dsa_caldac</td>
        <td class="fldnorm" colspan="8">RESERVED0</td>
        <td class="fldnorm" colspan="1">di_pwr_up_dsa_antenna</td>
        <td class="fldnorm" colspan="1">di_en_dsa_antenna</td>
        <td class="fldnorm" colspan="5">di_attn_dsa_antenna</td>
        <td class="fldnorm" colspan="1">di_en_rfclamp_dsa_antenna</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="5">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="5">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED1</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">di_pwr_up_dsa_caldac</span><br/>
          <span class="sdescdet">power-up dsa-caldac</span><br/>
          <span class="ldescdet">connect to supply rail:<br/>0 - block in power down<br/>1 - block in power up</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">di_en_dsa_caldac</span><br/>
          <span class="sdescdet">enable dsa-caldac</span><br/>
          <span class="ldescdet">DSA caldac enable:<br/>0 - series/parallel shunt switches kept in OFF state (open) <br/>1 - series/parallel shunt switches sensitive to attenuation setting  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:17]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">di_attn_dsa_caldac</span><br/>
          <span class="sdescdet">set attenuation dsa-caldac</span><br/>
          <span class="ldescdet">programming dsa attenuation setting:<br/>00000 - bypass mode (min. attenuation 0dB + IL)<br/>-------<br/>11111 - max attenuation (30dB + IL)</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">di_en_rfclamp_dsa_caldac</span><br/>
          <span class="sdescdet">enable rfclamp dsa-caldac</span><br/>
          <span class="ldescdet">short differential inputs with a fixed impedance (10Ohm), providing an additional attenuation (c.a. 14dB)   </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED0</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">di_pwr_up_dsa_antenna</span><br/>
          <span class="sdescdet">power-up dsa-antenna</span><br/>
          <span class="ldescdet">connect to supply rail:<br/>0 - block in power down<br/>1 - block in power up</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">di_en_dsa_antenna</span><br/>
          <span class="sdescdet">enable dsa-antenna</span><br/>
          <span class="ldescdet">DSA antenna enable:<br/>0 - series/parallel shunt switches kept in OFF state (open) <br/>1 - series/parallel shunt switches sensitive to attenuation setting  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:01]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">di_attn_dsa_antenna</span><br/>
          <span class="sdescdet">set attenuation dsa-antenna</span><br/>
          <span class="ldescdet">programming dsa attenuation setting:<br/>00000 - bypass mode (min. attenuation 0dB + IL)<br/>-------<br/>11111 - max attenuation (30dB + IL)</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">di_en_rfclamp_dsa_antenna</span><br/>
          <span class="sdescdet">enable rfclamp dsa-antenna</span><br/>
          <span class="ldescdet">short differential inputs with a fixed impedance (10Ohm), providing an additional attenuation (c.a. 14dB)   </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F8C6B47888F6C0D8" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000031c</span> Register(32 bit) ADC_CONFIG7</span><br/>
      <span class="sdescdet">RX RF-Frontend</span><br/>
      <span class="ldescdet">AnaRF(iana.di_d_trx[7:0]_rx_adc_conf_07) RX RF-Frontend
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0498231c</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">RESERVED</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BF941CDA9C8F73CE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000320</span> Register(32 bit) ADC_CONFIG8</span><br/>
      <span class="sdescdet">RX RF-Frontend</span><br/>
      <span class="ldescdet">AnaRF(iana.di_d_trx[7:0]_rx_adc_conf_08) RX RF-Frontend
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982320</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">RESERVED</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_65F7ABB49E0F301B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000324</span> Register(32 bit) ADC_CONFIG9</span><br/>
      <span class="sdescdet">RX RF-Frontend</span><br/>
      <span class="ldescdet">AnaRF(iana.di_d_trx[7:0]_rx_adc_conf_09) RX RF-Frontend
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982324</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">RESERVED</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_56F5071E0713B5BF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000328</span> Register(32 bit) ADC_CONFIG10</span><br/>
      <span class="sdescdet">RX RF-Frontend</span><br/>
      <span class="ldescdet">AnaRF(iana.di_d_trx[7:0]_rx_adc_conf_10) RX RF-Frontend
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982328</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">RESERVED</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_09E889B656013DBE" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000032c</span> Register(32 bit) ADC_CONFIG11</span><br/>
      <span class="sdescdet">RX Spare</span><br/>
      <span class="ldescdet">AnaRF(iana.di_d_trx[7:0]_rx_adc_conf_11) RX Spare
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0498232c</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">RESERVED</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D1D805C8A664A02F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000330</span> Register(32 bit) ADC_CONFIG12</span><br/>
      <span class="sdescdet">RX Spare</span><br/>
      <span class="ldescdet">AnaRF(iana.di_d_trx[7:0]_rx_adc_conf_12) RX Spare
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982330</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">RESERVED</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_57F01F7042595679" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000334</span> Register(32 bit) ADC_CONFIG13</span><br/>
      <span class="sdescdet">RX Spare</span><br/>
      <span class="ldescdet">AnaRF(iana.di_d_trx[7:0]_rx_adc_conf_13) RX Spare
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982334</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">RESERVED</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_ACA1A6758801A0EB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000338</span> Register(32 bit) ADC_CONFIG14</span><br/>
      <span class="sdescdet">RX Clock</span><br/>
      <span class="ldescdet">AnaRF(iana.di_d_trx[7:0]_rx_adc_conf_14) RX Clock<br/>Config | DigRF rate | PLL clock | ADC clock | ADC rate | ADC phases | HAS rate | rx_adc_conf_14 | rx_adc_conf_19<br/>       | per frame  |           |           |          |            |          |                |               <br/>1      | 1 GHz      | 16 GHz    | 16 GHz    | Full     | 16         | 16 GSPS  | 0081004F       | C0000000      <br/>2      | 1 GHz      | 16 GHz    | 16 GHz    | Half     | 8          | 8 GSPS   | 0081004F       | 80000000      <br/>3      | 1 GHz      | 16 GHz    | 8 GHz     | Quarter  | 4          | 4 GSPS   | 0110005F       | 80000000      <br/>4      | 1 GHz      | 24 GHz    | 12 GHz    | Full     | 12         | 12 GSPS  | 0110805F       | C0000000      <br/>5      | 1 GHz      | 24 GHz    | 12 GHz    | Half     | 6          | 6 GSPS   | 0110805F       | 80000000      <br/>6      | 1 GHz      | 24 GHz    | 6 GHz     | Quarter  | 3          | 3 GSPS   | 0122805F       | 80000000      <br/>7      | 1.5 GHz    | 24 GHz    | 24 GHz    | Full     | 16         | 24 GSPS  | 0081004F       | C0000000      <br/>8      | 1.5 GHz    | 24 GHz    | 24 GHz    | Half     | 8          | 12 GSPS  | 0081004F       | 80000000      <br/>9      | 1.5 GHz    | 24 GHz    | 12 GHz    | Quarter  | 4          | 6 GSPS   | 0110005F       | 80000000      <br/>10     | 1.5 GHz    | 18 GHz    | 18 GHz    | Full     | 12         | 18 GSPS  | 0081C04F       | C0000000      <br/>11     | 1.5 GHz    | 18 GHz    | 18 GHz    | Half     | 6          | 9 GSPS   | 0081C04F       | 80000000      <br/>12     | 1.5 GHz    | 18 GHz    | 9 GHz     | Quarter  | 3          | 4.5 GSPS | 0090C05F       | 80000000      
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982338</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0081000f</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="6">RESERVED</td>
        <td class="fldnorm" colspan="1">disable_enc</td>
        <td class="fldnorm" colspan="2">serlo_prog</td>
        <td class="fldnorm" colspan="1">disable_serlo</td>
        <td class="fldnorm" colspan="2">serhi_prog</td>
        <td class="fldnorm" colspan="1">disable_serhi</td>
        <td class="fldnorm" colspan="2">rf_prog</td>
        <td class="fldnorm" colspan="1">disable_rf</td>
        <td class="fldnorm" colspan="1">enable_div6</td>
        <td class="fldnorm" colspan="1">enable_mode3q</td>
        <td class="fldnorm" colspan="4">prog_delay_sync</td>
        <td class="fldnorm" colspan="1">invert_sync_sampling</td>
        <td class="fldnorm" colspan="1">disable_sync_clk_force</td>
        <td class="fldnorm" colspan="1">disable_sync_clk</td>
        <td class="fldnorm" colspan="1">rstn</td>
        <td class="fldnorm" colspan="1">sel_adc_clk</td>
        <td class="fldnorm" colspan="1">en_div_rf_clk</td>
        <td class="fldnorm" colspan="1">en_adc_clk</td>
        <td class="fldnorm" colspan="1">en_fifo_start</td>
        <td class="fldnorm" colspan="1">en_rx_sync_clk</td>
        <td class="fldnorm" colspan="1">en_rx_clk</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="6">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="4">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:26]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">disable_enc</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:23]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">serlo_prog</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">disable_serlo</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:20]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">serhi_prog</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">disable_serhi</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:17]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rf_prog</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">disable_rf</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">enable_div6</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">enable_mode3q</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:10]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">prog_delay_sync</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">invert_sync_sampling</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">disable_sync_clk_force</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">disable_sync_clk</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rstn</span><br/>
          <span class="sdescdet">reset clk divider</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sel_adc_clk</span><br/>
          <span class="sdescdet">select ADC clk </span><br/>
          <span class="ldescdet">0: use undivided clk, 1: use divider output</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">en_div_rf_clk</span><br/>
          <span class="sdescdet">enable divider output clk buffer </span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">en_adc_clk</span><br/>
          <span class="sdescdet">enable TI-ADC clk buffer </span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">en_fifo_start</span><br/>
          <span class="sdescdet">enable/reset_n FIFO start sync FF</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">en_rx_sync_clk</span><br/>
          <span class="sdescdet">enable sync clk input </span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">en_rx_clk</span><br/>
          <span class="sdescdet">enable RX clk input buffer</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E2BD61DFF85DC5C2" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000033c</span> Register(32 bit) ADC_CONFIG15</span><br/>
      <span class="sdescdet">RX Sync</span><br/>
      <span class="ldescdet">AnaRF(iana.di_d_trx[7:0]_rx_adc_conf_15) RX Sync
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0498233c</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="17">RESERVED</td>
        <td class="fldnorm" colspan="4">prog_bticomp</td>
        <td class="fldnorm" colspan="1">enable_bticomp</td>
        <td class="fldnorm" colspan="1">en_rx_clk_toggle</td>
        <td class="fldnorm" colspan="1">en_rx_clk_slow</td>
        <td class="fldnorm" colspan="4">prg_clk_sched_delay</td>
        <td class="fldnorm" colspan="2">prg_clk_dig_delay</td>
        <td class="fldnorm" colspan="1">inv_clk_dig</td>
        <td class="fldnorm" colspan="1">disable_dig</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="17">RW/V</td>
        <td class="accno" colspan="4">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="4">RW/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:15]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:11]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">prog_bticomp</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">enable_bticomp</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">en_rx_clk_toggle</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">en_rx_clk_slow</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">prg_clk_sched_delay</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">prg_clk_dig_delay</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">inv_clk_dig</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">disable_dig</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_444536BFBF5F19A5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000340</span> Register(32 bit) ADC_CONFIG16</span><br/>
      <span class="sdescdet">RX Spare</span><br/>
      <span class="ldescdet">AnaRF(iana.di_d_trx[7:0]_rx_adc_conf_16) RX Spare
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982340</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="29">RESERVED</td>
        <td class="fldnorm" colspan="1">bypass4to2</td>
        <td class="fldnorm" colspan="1">bypass16to4</td>
        <td class="fldnorm" colspan="1">resetn</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="29">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:03]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">bypass4to2</span><br/>
          <span class="sdescdet">Bypass the low-rate serializer.</span><br/>
          <span class="ldescdet">Bypass the low-rate serializer for observation slice. Refer to programming table for individual modes. Default full rate no bypass</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">bypass16to4</span><br/>
          <span class="sdescdet">Bypass base rate serializer.</span><br/>
          <span class="ldescdet">Bypass the base rate serializer for observation slice. Refer to programming table for individual modes. Default full rate no bypass.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">resetn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reset obs serializer active low</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_62C9351183BCED92" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000344</span> Register(32 bit) ADC_CONFIG17</span><br/>
      <span class="sdescdet">RX Refbias</span><br/>
      <span class="ldescdet">AnaRF(iana.di_d_trx[7:0]_rx_adc_conf_17) RX Refbias
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982344</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">RESERVED</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_02233CB8DA20F02B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000348</span> Register(32 bit) ADC_CONFIG18</span><br/>
      <span class="sdescdet">RX Spare</span><br/>
      <span class="ldescdet">AnaRF(iana.di_d_trx[7:0]_rx_adc_conf_18) RX Spare
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982348</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">RESERVED</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0ED2B2D794B39173" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000034c</span> Register(32 bit) ADC_CONFIG19</span><br/>
      <span class="sdescdet">RX Scheduler</span><br/>
      <span class="ldescdet">AnaRF(iana.di_d_trx[7:0]_rx_adc_conf_19) RX Scheduler, see also rx_adc_conf_14
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0498234c</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">en_even_i</td>
        <td class="fldnorm" colspan="1">en_odd_i</td>
        <td class="fldnorm" colspan="1">sel_clkinv_i</td>
        <td class="fldnorm" colspan="2">sel_a_del_i</td>
        <td class="fldnorm" colspan="2">sel_d_del_i</td>
        <td class="fldnorm" colspan="2">sel_fmode_i</td>
        <td class="fldnorm" colspan="1">sel_simlt_halfrate_i</td>
        <td class="fldnorm" colspan="22">RESERVED</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="22">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">en_even_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">enable even slices (lower slices)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">en_odd_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">enable odd slices (upper slices)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sel_clkinv_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">select 1GHz clock edge</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:27]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sel_a_del_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">select 1GHz clock delay tbd</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:25]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sel_d_del_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">select 1GHz clock additional delay tbd</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:23]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sel_fmode_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">fmode[GHz], 00 16/24, 01 12/18, 10 8. 11 6</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sel_simlt_halfrate_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">halfrate mode shift start even/odd pulse: not needed/implemented</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_52183CC5F937DFAA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000350</span> Register(32 bit) ADC_CONFIG20</span><br/>
      <span class="sdescdet">RX Scheduler</span><br/>
      <span class="ldescdet">AnaRF(iana.di_d_trx[7:0]_rx_adc_conf_20) RX Scheduler
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982350</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="15">RESERVED</td>
        <td class="fldnorm" colspan="17">d_slice_addressed_i</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="15">RW/V</td>
        <td class="accno" colspan="17">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:17]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_slice_addressed_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Address slice during calibration and test modes. Bit number is equal to slice number</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0FA07AB9BD1395D7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000354</span> Register(32 bit) ADC_CONFIG21</span><br/>
      <span class="sdescdet">RX Spare</span><br/>
      <span class="ldescdet">AnaRF(iana.di_d_trx[7:0]_rx_adc_conf_21) RX Spare
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982354</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">RESERVED</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E7CDF576D6112A40" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000358</span> Register(32 bit) ADC_CONFIG22</span><br/>
      <span class="sdescdet">RX Spare</span><br/>
      <span class="ldescdet">AnaRF(iana.di_d_trx[7:0]_rx_adc_conf_22) RX Spare
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982358</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">RESERVED</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_10A6C89701DA4300" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000035c</span> Register(32 bit) ADC_CONFIG23</span><br/>
      <span class="sdescdet">RX Spare</span><br/>
      <span class="ldescdet">AnaRF(iana.di_d_trx[7:0]_rx_adc_conf_23) RX Spare
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0498235c</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">RESERVED</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B6333C6F8C05D1DB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000360</span> Register(32 bit) ADC_CONFIG24</span><br/>
      <span class="sdescdet">RX SAR</span><br/>
      <span class="ldescdet">AnaRF(iana.di_d_trx[7:0]_rx_adc_conf_24) RX SAR
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982360</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">RESERVED</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9EEE89EADC7BB78E" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000036c</span> Register(32 bit) APB_BRIDGE_DCLK_STATUS</span><br/>
      <span class="sdescdet">APB Bridge Status Register</span><br/>
      <span class="ldescdet">This is the AW_apb2core_bridge status register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0498236c</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00010000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">TIMEOUT</td>
        <td class="fldnorm" colspan="1">ACK_ERROR</td>
        <td class="fldnorm" colspan="1">UNSOL_ACK</td>
        <td class="fldnorm" colspan="1">SW_LOCK_CTRL</td>
        <td class="fldnorm" colspan="8">REVISION</td>
        <td class="fldnorm" colspan="20">TIMEOUT_VALUE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW/1C/V</td>
        <td class="accno" colspan="1">RW/1C/V</td>
        <td class="accno" colspan="1">RW/1C/V</td>
        <td class="accno" colspan="1">RW/1S/V/L</td>
        <td class="accno" colspan="8">RO</td>
        <td class="accno" colspan="20">RW/L</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TIMEOUT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">An APB request has timed out</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ACK_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Acknowledgement had error bit set</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSOL_ACK</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">An unsolicited acknowledge was received</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW/1S/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SW_LOCK_CTRL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Block software writes to timeout_value if set</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:20]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">REVISION</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Module Revision Number</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:00]</b><br/>RW/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TIMEOUT_VALUE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Number of core clocks to wait before timing out an APB request</span></p>
          <p><b>Reset: </b>hex:0x10000;</p>
    <p><b>Locked by:</b> APB_BRIDGE_DCLK_STATUS.SW_LOCK_CTRL; <b>Lock value:</b> 1</p>        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6296D22E0B41C0CD" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000370[+=0x4]</span> Register(32 bit) PROT_STATUS_SEQ_CMD_DATA[2]</span><br/>
      <span class="sdescdet">ADC_DIG Sequencer Command Protection Status register.</span><br/>
      <span class="ldescdet">Sequencer Command Data Protection Status Registers. Bit mapping ...
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982370[+=0x4]</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="20">ERR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="20">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[19:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A parity error has occurred in the respective sequencer command register in the respective sequencer.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_766FECBCC4A0020E" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000378[+=0x4]</span> Register(32 bit) PROT_STATUS_SEQ_CMD_AW[2]</span><br/>
      <span class="sdescdet">ADC_DIG Sequencer Command Protection Status register.</span><br/>
      <span class="ldescdet">Sequencer Command Data Protection Status Registers. Bit mapping ...
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982378[+=0x4]</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="20">ERR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="20">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[19:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A parity error has occurred in the respective sequencer command register in the respective sequencer.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F3168DD1244D2956" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000380</span> Register(32 bit) PROT_STATUS_ADC_CONFIG</span><br/>
      <span class="sdescdet">ADC_DIG ADC Config Protection Status register.</span><br/>
      <span class="ldescdet">Parity Status Registers. Bit mapping ...
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982380</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfe000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfe000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="7">-</td>
        <td class="fldnorm" colspan="25">ADC_CONFIG</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="7">-</td>
        <td class="accno" colspan="25">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[24:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ADC_CONFIG</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A parity error has occurred in the respective ADC_CONFIG register.</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EA342B87C97FD537" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000384</span> Register(32 bit) COLLISION_STATUS</span><br/>
      <span class="sdescdet">ADC_DIG Collision Status register.</span><br/>
      <span class="ldescdet">Indicates a collision when two or more sequencers (and/or the APB) are writing to the same register. All bits hold the value of the first collision until cleared by writing a 1.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982384</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/1C/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffe00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffe00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="fldnorm" colspan="1">BAD_ADDRESS</td>
        <td class="fldnorm" colspan="2">SEQ_ACCESS</td>
        <td class="fldnorm" colspan="1">APB_ACCESS</td>
        <td class="fldnorm" colspan="5">ADDRESS</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="accno" colspan="1">RW/1C/V</td>
        <td class="accno" colspan="2">RW/1C/V</td>
        <td class="accno" colspan="1">RW/1C/V</td>
        <td class="accno" colspan="5">RW/1C/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[08:08]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BAD_ADDRESS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A bad address was referenced.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SEQ_ACCESS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The respective sequencer was one of the initiators.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">APB_ACCESS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">APB was one of the initiators.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ADDRESS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A collision (or access to unused space) has occurred at the specified address.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_91F0BA9B1C34FC3B" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000388[+=0x4]</span> Register(32 bit) SEQ_STATUS[2]</span><br/>
      <span class="sdescdet">Sequencer status register.</span><br/>
      <span class="ldescdet">
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982388[+=0x4]</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff80000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff80000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="fldnorm" colspan="12">WAIT_CNT</td>
        <td class="fldnorm" colspan="5">PC</td>
        <td class="fldnorm" colspan="1">DONE</td>
        <td class="fldnorm" colspan="1">RUNNING</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="accno" colspan="12">RO/V</td>
        <td class="accno" colspan="5">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[18:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WAIT_CNT</span><br/>
          <span class="sdescdet">Sequencer wait count</span><br/>
          <span class="ldescdet"> Sequencer wait count.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PC</span><br/>
          <span class="sdescdet">Sequencer program count</span><br/>
          <span class="ldescdet"> Sequencer program count.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DONE</span><br/>
          <span class="sdescdet">Sequencer is done</span><br/>
          <span class="ldescdet">Sequencer is done.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RUNNING</span><br/>
          <span class="sdescdet">Sequencer is running</span><br/>
          <span class="ldescdet"> Sequencer is running.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FA70B28F124423F4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000390</span> Register(32 bit) ADC_STAT0</span><br/>
      <span class="sdescdet">RX SAR status</span><br/>
      <span class="ldescdet">AnaRF(iana.do_d_trx[7:0]_rx_adc_stat_33) RX SAR status readback
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982390</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">RESERVED</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FABEEB0D7B293AC5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000394</span> Register(32 bit) ADC_STAT1</span><br/>
      <span class="sdescdet">RX SAR status</span><br/>
      <span class="ldescdet">AnaRF(iana.do_d_trx[7:0]_rx_adc_stat_33) RX SAR status readback
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982394</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">RESERVED</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F4037CCAA4B285C4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000398</span> Register(32 bit) ADC_STAT2</span><br/>
      <span class="sdescdet">RX Spare status</span><br/>
      <span class="ldescdet">AnaRF(iana.do_d_trx[7:0]_rx_adc_stat_34) RX Spare status readback
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982398</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">RESERVED</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2190719E8AD5850D" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000039c</span> Register(32 bit) ADC_STAT3</span><br/>
      <span class="sdescdet">RX spare status</span><br/>
      <span class="ldescdet">AnaRF(iana.do_d_trx[7:0]_rx_adc_stat_35) RX Spare status readback
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0498239c</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">RESERVED</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_255061A3F8A48A1B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003a0</span> Register(32 bit) INT_STATUS</span><br/>
      <span class="sdescdet">ADC_DIG Interrupt Status Register</span><br/>
      <span class="ldescdet">This register is a sticky register that shows the raw status for all interrupt sources.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x049823a0</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="fldnorm" colspan="1">CAL_SEQ_COLLISION_ERROR</td>
        <td class="fldnorm" colspan="1">REGISTER_ERROR</td>
        <td class="fldnorm" colspan="1">CAL_SEQ_CMD_AW_ERROR</td>
        <td class="fldnorm" colspan="1">CAL_SEQ_CMD_DATA_ERROR</td>
        <td class="fldnorm" colspan="1">SEQ_COLLISION_ERROR</td>
        <td class="fldnorm" colspan="1">ADC_CONFIG_ERROR</td>
        <td class="fldnorm" colspan="2">SEQ_CMD_AW_ERROR</td>
        <td class="fldnorm" colspan="2">SEQ_CMD_DATA_ERROR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CAL_SEQ_COLLISION_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates a colliision specified in the CAL_SEQ_COLLISION register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">REGISTER_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates register error interrupt status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CAL_SEQ_CMD_AW_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates Sequencer Command (AW) error interrupt status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CAL_SEQ_CMD_DATA_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates Sequencer Command (Data) error interrupt status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SEQ_COLLISION_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates a colliision specified in the SEQ_COLLISION register</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ADC_CONFIG_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates ADC_CONFIG register error interrupt status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SEQ_CMD_AW_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates Sequencer Command (AW) error interrupt status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SEQ_CMD_DATA_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates Sequencer Command (Data) error interrupt status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F6F1A63DE2425BDB" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003a4</span> Register(32 bit) INT_HIGH_EN</span><br/>
      <span class="sdescdet">ADC_DIG Interrupt High Enable Register</span><br/>
      <span class="ldescdet">This register enables the interrupts to trigger High indication. This is active high. Setting to 1 enables the corresponding status bit to drive the interrupt output.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x049823a4</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="fldnorm" colspan="1">CAL_SEQ_COLLISION_ERROR</td>
        <td class="fldnorm" colspan="1">REGISTER_ERROR</td>
        <td class="fldnorm" colspan="1">CAL_SEQ_CMD_AW_ERROR</td>
        <td class="fldnorm" colspan="1">CAL_SEQ_CMD_DATA_ERROR</td>
        <td class="fldnorm" colspan="1">SEQ_COLLISION_ERROR</td>
        <td class="fldnorm" colspan="1">ADC_CONFIG_ERROR</td>
        <td class="fldnorm" colspan="2">SEQ_CMD_AW_ERROR</td>
        <td class="fldnorm" colspan="2">SEQ_CMD_DATA_ERROR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CAL_SEQ_COLLISION_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Calibration SequencerColliision error high interrupt enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">REGISTER_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates register error high interrupt enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CAL_SEQ_CMD_AW_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates Sequencer Command (AW) error high interrupt enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CAL_SEQ_CMD_DATA_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates Sequencer Command (Data) error high interrupt enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SEQ_COLLISION_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Sequencer Colliision error high interrupt enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ADC_CONFIG_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates ADC_CONFIG register error high interrupt enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SEQ_CMD_AW_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates Sequencer Command (AW) error high interrupt enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SEQ_CMD_DATA_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates Sequencer Command (Data) error high interrupt enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B03D366C5693DE0B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003a8</span> Register(32 bit) INT_LOW_EN</span><br/>
      <span class="sdescdet">ADC_DIG Interrupt Low Enable Register</span><br/>
      <span class="ldescdet">This register enables the interrupts to trigger Low indication. This is active high. Setting to 1 enables the corresponding status bit to drive the interrupt output.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x049823a8</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="fldnorm" colspan="1">CAL_SEQ_COLLISION_ERROR</td>
        <td class="fldnorm" colspan="1">REGISTER_ERROR</td>
        <td class="fldnorm" colspan="1">CAL_SEQ_CMD_AW_ERROR</td>
        <td class="fldnorm" colspan="1">CAL_SEQ_CMD_DATA_ERROR</td>
        <td class="fldnorm" colspan="1">SEQ_COLLISION_ERROR</td>
        <td class="fldnorm" colspan="1">ADC_CONFIG_ERROR</td>
        <td class="fldnorm" colspan="2">SEQ_CMD_AW_ERROR</td>
        <td class="fldnorm" colspan="2">SEQ_CMD_DATA_ERROR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CAL_SEQ_COLLISION_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Calibration SequencerColliision error low interrupt enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">REGISTER_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates register error low interrupt enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CAL_SEQ_CMD_AW_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates Sequencer Command (AW) error low interrupt enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CAL_SEQ_CMD_DATA_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates Sequencer Command (Data) error low interrupt enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SEQ_COLLISION_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Sequencer Colliision error low interrupt enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ADC_CONFIG_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates ADC_CONFIG register error low interrupt enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SEQ_CMD_AW_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates Sequencer Command (AW) error low interrupt enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SEQ_CMD_DATA_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates Sequencer Command (Data) error low interrupt enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_88FE2C09C0104B8D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003ac</span> Register(32 bit) INT_CLEAR</span><br/>
      <span class="sdescdet">ADC_DIG Interrupt Clear Register</span><br/>
      <span class="ldescdet">This register clears the interrupt. Setting to 1 clears the associated status bit. Clearing is a single cycle operation, the interrupt status bit will not be held low. Reading returns the last value written.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x049823ac</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="fldnorm" colspan="1">CAL_SEQ_COLLISION_ERROR</td>
        <td class="fldnorm" colspan="1">REGISTER_ERROR</td>
        <td class="fldnorm" colspan="1">CAL_SEQ_CMD_AW_ERROR</td>
        <td class="fldnorm" colspan="1">CAL_SEQ_CMD_DATA_ERROR</td>
        <td class="fldnorm" colspan="1">SEQ_COLLISION_ERROR</td>
        <td class="fldnorm" colspan="1">ADC_CONFIG_ERROR</td>
        <td class="fldnorm" colspan="2">SEQ_CMD_AW_ERROR</td>
        <td class="fldnorm" colspan="2">SEQ_CMD_DATA_ERROR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CAL_SEQ_COLLISION_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Calibration SequencerColliision error interrupt clear</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">REGISTER_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates register error interrupt clear</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CAL_SEQ_CMD_AW_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates Sequencer Command (AW) error interrupt clear</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CAL_SEQ_CMD_DATA_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates Sequencer Command (Data) error interrupt clear</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SEQ_COLLISION_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Sequencer Colliision error interrupt clear</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ADC_CONFIG_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates ADC_CONFIG register error interrupt clear</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SEQ_CMD_AW_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates Sequencer Command (AW) error interrupt clear</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SEQ_CMD_DATA_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates Sequencer Command (Data) error interrupt clear</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6FBA950D7253F6CA" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003b0</span> Register(32 bit) INT_FORCE</span><br/>
      <span class="sdescdet">ADC_DIG Interrupt Force Register</span><br/>
      <span class="ldescdet">This register forces the interrupt. Setting to 1 forces the associated interrupt status to 1. Forcing is a single cycle operation, the interrupt status bit will not be held asserted. Reading returns the last value written.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x049823b0</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="fldnorm" colspan="1">CAL_SEQ_COLLISION_ERROR</td>
        <td class="fldnorm" colspan="1">REGISTER_ERROR</td>
        <td class="fldnorm" colspan="1">CAL_SEQ_CMD_AW_ERROR</td>
        <td class="fldnorm" colspan="1">CAL_SEQ_CMD_DATA_ERROR</td>
        <td class="fldnorm" colspan="1">SEQ_COLLISION_ERROR</td>
        <td class="fldnorm" colspan="1">ADC_CONFIG_ERROR</td>
        <td class="fldnorm" colspan="2">SEQ_CMD_AW_ERROR</td>
        <td class="fldnorm" colspan="2">SEQ_CMD_DATA_ERROR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CAL_SEQ_COLLISION_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Calibration SequencerColliision error interrupt force</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">REGISTER_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates register error interrupt force</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CAL_SEQ_CMD_AW_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates Sequencer Command (AW) error interrupt force</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CAL_SEQ_CMD_DATA_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates Sequencer Command (Data) error interrupt force</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SEQ_COLLISION_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Sequencer Colliision error interrupt force</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ADC_CONFIG_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates ADC_CONFIG register error interrupt force</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SEQ_CMD_AW_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates Sequencer Command (AW) error interrupt force</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SEQ_CMD_DATA_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates Sequencer Command (Data) error interruptforce </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_763E679AFC3B977E" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000400[+=0x08]</span> Register(32 bit) CAL_SEQ_CMD_DATA[32]</span><br/>
      <span class="sdescdet">Sequencer Command Data Register</span><br/>
      <span class="ldescdet">Sequencer Command Data Register.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=32, Start=0, Step=1&#x2003;<i>(From hierarchy)</i><br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982400[+=0x08]</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">WDATA</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WDATA</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Analog control register data to use for this command.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3041814D3D7716A5" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000404[+=0x08]</span> Register(32 bit) CAL_SEQ_CMD_AW[32]</span><br/>
      <span class="sdescdet">Sequencer Command Address Register</span><br/>
      <span class="ldescdet">Sequencer Command Address Register.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=32, Start=0, Step=1&#x2003;<i>(From hierarchy)</i><br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982404[+=0x08]</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="fldnorm" colspan="5">WADDR</td>
        <td class="fldnorm" colspan="12">WAIT_CNT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="12">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[16:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WADDR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Analog control register offset to use for this command.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WAIT_CNT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Number of clock cycles to wait after executing this command before moving&lt;/br&gt;<br/>to the next command.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E3C5A274041E7181" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000500</span> Register(32 bit) SCRATCHPAD</span><br/>
      <span class="sdescdet">ADC_DIG Scratchpad Register</span><br/>
      <span class="ldescdet">Generic Read/Write Register for test.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982500</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">SCRATCHPAD</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SCRATCHPAD</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Unused by hardware</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_87919E31F4AB71B2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000504</span> Register(32 bit) CONFIG</span><br/>
      <span class="sdescdet">ADC_DIG Configuration Register</span><br/>
      <span class="ldescdet">This register contains configuration settings for the adc clock portion of ADC_DIG.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982504</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000040</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">TEST_CTRL</td>
        <td class="fldnorm" colspan="3">DELAY_ADJUST</td>
        <td class="fldnorm" colspan="1">ALT_SEQ</td>
        <td class="fldnorm" colspan="3">ANT_RATE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TEST_CTRL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Test Control - enable parity inversion</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Correct_Parity</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">Incorrect_Parity</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[06:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DELAY_ADJUST</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reduces the depth of the delay compensation pipelines by the specified value</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ALT_SEQ</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Selects alternate 8/12Gsps (linear) pattern</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ANT_RATE</span><br/>
          <span class="sdescdet">Antenna sampling rate</span><br/>
          <span class="ldescdet">Specifies the Antenna Rate for the adc_dig instance. This determines the fifo pop sequence.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">ANT_RATE_3</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>3 samples per clock</td>
        </tr>
        <tr class="tabry"><td class="unboxed">ANT_RATE_4</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>4 samples per clock</td>
        </tr>
        <tr class="tabry"><td class="unboxed">ANT_RATE_6</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>6 samples per clock</td>
        </tr>
        <tr class="tabry"><td class="unboxed">ANT_RATE_8</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>8 samples per clock</td>
        </tr>
        <tr class="tabry"><td class="unboxed">ANT_RATE_12</td>
          <td class="unboxed addr">0x4</td>
          <td class="unboxed scdescmap"><br/>12 samples per clock</td>
        </tr>
        <tr class="tabry"><td class="unboxed">ANT_RATE_16</td>
          <td class="unboxed addr">0x5</td>
          <td class="unboxed scdescmap"><br/>16 samples per clock</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C616ED303FE911DB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000508</span> Register(32 bit) CAL_SEQ_ITER</span><br/>
      <span class="sdescdet">Sequencer iteration control register.</span><br/>
      <span class="ldescdet">
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982508</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffc000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffc000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="fldnorm" colspan="14">ITER</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="accno" colspan="14">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[13:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ITER</span><br/>
          <span class="sdescdet">Sequencer number of iterations</span><br/>
          <span class="ldescdet"> Sequencer number of iterations.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_165F0339D0958DBE" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000050c</span> Register(32 bit) OSS_CONFIG</span><br/>
      <span class="sdescdet">ADC_DIG Observation Slice Scheduler Configuration Register</span><br/>
      <span class="ldescdet">ADC_DIG Observation Slice Scheduler Configuration Register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0498250c</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="1">SUPPRESS</td>
        <td class="fldnorm" colspan="4">SUPPRESS_COUNT</td>
        <td class="fldnorm" colspan="16">PHASE_REUSE</td>
        <td class="fldnorm" colspan="2">RATE</td>
        <td class="fldnorm" colspan="1">MODE</td>
        <td class="fldnorm" colspan="6">MASK</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="16">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SUPPRESS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Suppress.	 A value of 1 suppresses all observation samples. The Rx Observation Slice&lt;/br&gt;<br/>continues to be triggered according to the other settings in this register, but the&lt;/br&gt;<br/>generated samples are ignored by the Adaptation Engine.&lt;/br&gt;<br/>Sample suppression is achieved by zeroing the phase vector seen by the Adaptation Engine&lt;/br&gt;<br/>module.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SUPPRESS_COUNT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Suppress Count.  Number of observation samples to suppress when the phase value updates&lt;/br&gt;<br/>as a result of the PHASE_REUSE setting.	 A value of 0 means no samples will be suppressed.&lt;/br&gt;<br/>Sample suppression is achieved by zeroing the phase vector seen by the Adaptation Engine&lt;/br&gt;<br/>module.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PHASE_REUSE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Phase Reuse.  Number of times to reuse the new scheduler phase before advancing&lt;/br&gt;<br/>the LFSR to the next value.  A value of 0 means each phase value will be used once.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RATE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">OSS Rate - loop calculations are based on the programmed rate</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">OSS_RATE_16</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>16 Gsps mode</td>
        </tr>
        <tr class="tabry"><td class="unboxed">OSS_RATE_12</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>12 Gsps mode</td>
        </tr>
        <tr class="tabry"><td class="unboxed">OSS_RATE_8</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>8 Gsps mode</td>
        </tr>
        <tr class="tabry"><td class="unboxed">OSS_RATE_6</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>6 Gsps mode</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MODE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RXOS Mode</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MASK</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Accumulator update mask.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D56011C4ECF1C554" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000510</span> Register(32 bit) OSS_CONFIG2</span><br/>
      <span class="sdescdet">ADC_DIG Observation Slice Scheduler Configuration 2 Register</span><br/>
      <span class="ldescdet">ADC_DIG Observation Slice Scheduler Configuration2 Register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982510</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff800000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff800000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="fldnorm" colspan="6">REUSE_INCR</td>
        <td class="fldnorm" colspan="6">ACCUM_INIT</td>
        <td class="fldnorm" colspan="1">CONSTANT_INCR_ENABLE</td>
        <td class="fldnorm" colspan="6">CONSTANT_INCR</td>
        <td class="fldnorm" colspan="4">SAMPLE_DELAY</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[22:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">REUSE_INCR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This value gets used as the increment during the "phase reuse" loop</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ACCUM_INIT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">At the beginning of enablement, the OSS loads this value into the Accumulator. The current value of the accumulator can be read from the OSS_STATUS register</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CONSTANT_INCR_ENABLE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">When active, CONSTANT_INCR used as the increment, as opposed to the LFSR</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CONSTANT_INCR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">When Enabled, this value gets used as the increment, as opposed to the LFSR</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SAMPLE_DELAY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Number of samples to delay the OSS output going to the analog block. If non-zero, this results in a rotation of the vector, partially into the next cycle.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F00098F8104FBF6F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000514</span> Register(32 bit) OSS_LFSR_INIT</span><br/>
      <span class="sdescdet">ADC_DIG Obs. Slice. Scheduler LFSR Initial Value</span><br/>
      <span class="ldescdet">Initial Value for the Observation Slice Scheduler LFSR. This value gets loaded into the LFSR when the OSS is enabled.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982514</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">INIT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">INIT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">LFSR initial value.</span></p>
          <p><b>Reset: </b>hex:0xffffffff;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C6386B1C77993014" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000518</span> Register(32 bit) SCHED_CTRL_SHDW</span><br/>
      <span class="sdescdet">ADC_DIG Scheduler Control Shadow Register</span><br/>
      <span class="ldescdet">This register contains ADC_DIG controls. Positive transitions in the EVEN_EN and ODD_EN bits will trigger appropriate start pulses to the analog block. This is the shadow register in a shadow/live pair, so the values are transfered to the live register under control of a BFN event.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982518</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff8</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff8</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="29">-</td>
        <td class="fldnorm" colspan="1">SWAP</td>
        <td class="fldnorm" colspan="1">EVEN_EN</td>
        <td class="fldnorm" colspan="1">ODD_EN</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="29">-</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[02:02]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SWAP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This bit is the swap bit that gets fed to the latency FIFO, and eventually to the ASC.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">EVEN_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Enable the dequeuing of the even FIFO slices.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ODD_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Enable the dequeuing of the odd FIFO slices.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_903B2DCD4BDB91E0" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000051c</span> Register(32 bit) DSA_SHDW</span><br/>
      <span class="sdescdet">ADC_DIG DSA Shadow Register</span><br/>
      <span class="ldescdet">This register contains ADC_DIG DSA output to ADC. This is the shadow register in a shadow/live pair, so the values are transfered to the live register under control of a BFN event.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0498251c</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="fldnorm" colspan="6">ENABLE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ENABLE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Writing a 1 to this bit enables the ADC_DIG Observation Slice Scheduler,Clearing this bit will stop the scheduler. Under normal operation, the Shadow copy of this register gets transferred here by the BFN trigger.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9B2492D1C64E19A7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000520</span> Register(32 bit) OSS_CTRL_SHDW</span><br/>
      <span class="sdescdet">ADC_DIG Observation Slice Scheduler Control Shadow Register</span><br/>
      <span class="ldescdet">This register contains ADC_DIG Observation Slice Scheduler control. This is the shadow register in a shadow/live pair, so the values are transfered to the live register under control of a BFN event.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982520</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="fldnorm" colspan="1">FIFO_CLR</td>
        <td class="fldnorm" colspan="1">ENABLE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[01:01]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FIFO_CLR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register allows for clearing of the Observation Slice FIFO.<br/>Setting this bit will force the FIFO to immediately discard<br/>all data and remain empty until the bit is cleared.  This bit needs to be <br/>cleared explicitly to allow the FIFO to be used.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ENABLE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Writing a 1 to this bit enables the ADC_DIG Observation Slice Scheduler,Clearing this bit will stop the scheduler. Under normal operation, the Shadow copy of this register gets transferred here by the BFN trigger.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B1D47E9D6AE5234C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000524</span> Register(32 bit) ADC_SCFG0</span><br/>
      <span class="sdescdet">RX SAR</span><br/>
      <span class="ldescdet">AnaRF(iana.di_d_trx[7:0]_rx_adc_conf_25) RX SAR
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982524</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="2">RESERVED</td>
        <td class="fldnorm" colspan="2">d_slow_conversion_i</td>
        <td class="fldnorm" colspan="2">d_sel_force</td>
        <td class="fldnorm" colspan="2">d_pd_refbuf_i</td>
        <td class="fldnorm" colspan="2">d_sel_data_output_comp_i</td>
        <td class="fldnorm" colspan="2">d_sel_data_output_i</td>
        <td class="fldnorm" colspan="2">d_sel_dither_output_i</td>
        <td class="fldnorm" colspan="1">d_rst_n_result_i</td>
        <td class="fldnorm" colspan="2">d_sel_hosentraeger_i</td>
        <td class="fldnorm" colspan="1">d_skip_az_phase_i</td>
        <td class="fldnorm" colspan="1">d_pd_comp_trim_chp_i</td>
        <td class="fldnorm" colspan="13">RESERVED_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="13">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:30]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:28]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_slow_conversion_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Make more comparisons per bit, 00 default, 10 slow conversoin, 11 even slower conversion</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:26]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_sel_force</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Select delay of the comparator force function</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:24]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_pd_refbuf_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Power down for the reference buffers in the slices, 00 enabled, 01 lower slices in PD, 10 upper slices in PD, 11 all slices in PD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:22]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_sel_data_output_comp_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Select which comparator trim bits that are sent to the data output (d_sel_data_output_i) </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:20]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_sel_data_output_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Sel output mode for the data bits, 00 data, 01 LFSR sequence, 10 comparator trim bits, 11 calibration mode</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:18]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_sel_dither_output_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Sel output mode for the dither bits, 00 dither, 01 LFSR sequence, 10 slice ID, 11 SAR done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_rst_n_result_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Reset for the SAR result block</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:15]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_sel_hosentraeger_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Skip conversion cycles: &lt;00&gt; keep all, &lt;01&gt; skip 1 cycle , &lt;10&gt; skip 2 cycles, &lt;11&gt; skip 3 cycles</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_skip_az_phase_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Skip auto-zero looop cycle</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_pd_comp_trim_chp_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">power down for the comparator offset trim charge pump</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_0</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D124F0B710A8AB85" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000528</span> Register(32 bit) ADC_SCFG1</span><br/>
      <span class="sdescdet">RX OBS</span><br/>
      <span class="ldescdet">AnaRF(iana.di_d_trx[7:0]_rx_adc_conf_26) RX OBS
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982528</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="2">d_en_rd_comp_trim_value_i</td>
        <td class="fldnorm" colspan="18">d_wr_comp_trim_value_i</td>
        <td class="fldnorm" colspan="2">d_wr_comp_trim_i</td>
        <td class="fldnorm" colspan="2">d_sel_az_loop_mode_i</td>
        <td class="fldnorm" colspan="1">d_run_search_mode_i</td>
        <td class="fldnorm" colspan="2">d_pd_comp_trim_loop3_i</td>
        <td class="fldnorm" colspan="2">d_pd_comp_trim_loop2_i</td>
        <td class="fldnorm" colspan="2">d_pd_comp_trim_loop1_i</td>
        <td class="fldnorm" colspan="1">d_rst_n_azloop_i</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="18">RW/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:30]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_en_rd_comp_trim_value_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:12]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_wr_comp_trim_value_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Trim value to write to the selected comparator (d_wr_comp_trim_i)</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:10]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_wr_comp_trim_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Write trim values, 00 don't write, 01 write low, 10, write middle, 11 write high</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_sel_az_loop_mode_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Select conversion mode, 00 AZ to 0 on AZ bit, 01 AZ to 0 on LSB, 10 track middle comp AZ bit, 11 track middle comp LSB bit</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_run_search_mode_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Activate the search mode to find the best coarse setting</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:05]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_pd_comp_trim_loop3_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Power down loops for comp high, 00 enabled, 01 fine disabled, 10 coarse disabled, 11 both disabled</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:03]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_pd_comp_trim_loop2_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Power down loops for comp middle, 00 enabled, 01 fine disabled, 10 coarse disabled, 11 both disabled</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:01]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_pd_comp_trim_loop1_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Power down loops for comp low, 00 enabled, 01 fine disabled, 10 coarse disabled, 11 both disabled</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_rst_n_azloop_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Reset the auto zero loops</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_681549975CB6A4B8" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000052c</span> Register(32 bit) ADC_SCFG2</span><br/>
      <span class="sdescdet">RX SAR</span><br/>
      <span class="ldescdet">AnaRF(iana.di_d_trx[7:0]_rx_adc_conf_27) RX SAR
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0498252c</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="2">RESERVED</td>
        <td class="fldnorm" colspan="5">d_dither_pd_i</td>
        <td class="fldnorm" colspan="5">d_dither_fix_i</td>
        <td class="fldnorm" colspan="5">d_dither_fix_value_i</td>
        <td class="fldnorm" colspan="1">d_en_sampler_i</td>
        <td class="fldnorm" colspan="1">d_rst_n_sampler_i</td>
        <td class="fldnorm" colspan="1">d_rst_n_dither_i</td>
        <td class="fldnorm" colspan="1">d_sampler_1x_i</td>
        <td class="fldnorm" colspan="1">d_slow_sample_i</td>
        <td class="fldnorm" colspan="2">d_shift_offset_lsb1_i</td>
        <td class="fldnorm" colspan="2">d_shift_offset_lsb2_i</td>
        <td class="fldnorm" colspan="2">d_vdc_sw_i</td>
        <td class="fldnorm" colspan="2">d_sel_sar_done_i</td>
        <td class="fldnorm" colspan="1">d_sel_5x_2b_i</td>
        <td class="fldnorm" colspan="1">d_rst_n_core_i</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="5">RW/V</td>
        <td class="accno" colspan="5">RW/V</td>
        <td class="accno" colspan="5">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:30]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:25]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_dither_pd_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Set the individual dither bits to common mode</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:20]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_dither_fix_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Set the dither bits 4:0 to a fixed value</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:15]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_dither_fix_value_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">The value for the bits set to 'fix' (d_dither_fix_i)</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_en_sampler_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Enable bit for the sampler</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_rst_n_sampler_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Reset bit for the sampler</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_rst_n_dither_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Reset bit for the dither</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_sampler_1x_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Use only one clock cycle to sample the input signal (2 clock cycles is default)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_slow_sample_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Make a slow sample (sample the DC Source voltage)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_shift_offset_lsb1_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Fix LSB1 in the DAC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_shift_offset_lsb2_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Fix LSB2 in the DAC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_vdc_sw_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Select DC source for slow sampling</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_sel_sar_done_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Select the SAR done sent to the output, 0X None, 10 short delay, 11 long delay</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_sel_5x_2b_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Select conversion mode, 0 4x 2 bits and 3x single bit, 1 5x 2 bits and 2x single bit</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_rst_n_core_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Reset bit for the SAR DAC core</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C552C7231EBD4CC9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000530</span> Register(32 bit) ADC_SCFG3</span><br/>
      <span class="sdescdet">RX SAR</span><br/>
      <span class="ldescdet">AnaRF(iana.di_d_trx[7:0]_rx_adc_conf_28) RX SAR
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982530</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">RESERVED</td>
        <td class="fldnorm" colspan="2">d_del_capture_i</td>
        <td class="fldnorm" colspan="2">d_del_valid_i</td>
        <td class="fldnorm" colspan="1">d_inv_valid_i</td>
        <td class="fldnorm" colspan="2">d_tune_vsmp_i</td>
        <td class="fldnorm" colspan="3">d_tune_tap_i</td>
        <td class="fldnorm" colspan="3">d_trim_fvf_cap_i</td>
        <td class="fldnorm" colspan="18">d_rd_comp_trim_value_i</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="3">RW/V</td>
        <td class="accno" colspan="3">RW/V</td>
        <td class="accno" colspan="18">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:29]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_del_capture_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">trim pulse width of valid signal  &lt;00&gt; = 130ps, &lt;01&gt; = 200ps, &lt;10&gt; = 260ps, &lt;11&gt; = 335ps</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:27]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_del_valid_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">trim delay of valid signal vs data: &lt;00&gt; = 90ps, &lt;01&gt; = 160ps, &lt;10&gt; = 220ps, &lt;11&gt; = 300ps</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_inv_valid_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">invert polarity of valid signal (0=not inverted, 1=inverted)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:24]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_tune_vsmp_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">trim value for sampling voltage (default = 2)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:21]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_tune_tap_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">trim value for sampling window (not implemented yet)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:18]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_trim_fvf_cap_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">trim value for reference buffer output cap (default = 4)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_rd_comp_trim_value_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">initial read value for az_loop readback daisy chain (will be replaced with tie 0)</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B0C3F6EE088A7A5B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000534</span> Register(32 bit) FIFO_CONFIG</span><br/>
      <span class="sdescdet">ADC_DIG FIFO Configuration Register</span><br/>
      <span class="ldescdet">This register, which is also accessible from the sequencers, will place the respective FIFO instances into calibration mode, in which they will immediately dequeue any data they received.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982534</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="fldnorm" colspan="1">OBS_SLICE_DEQ_MODE</td>
        <td class="fldnorm" colspan="16">SLICE_DEQ_MODE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="16">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OBS_SLICE_DEQ_MODE</span><br/>
          <span class="sdescdet">Obsservation Slice Dequeue Mode</span><br/>
          <span class="ldescdet">0: Dequeue respective slice as directed by scheduler<br/>					      1: Dequeue respective slicae whenever data is available</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SLICE_DEQ_MODE</span><br/>
          <span class="sdescdet">Slice Dequeue Mode</span><br/>
          <span class="ldescdet">0: Dequeue respective slice as directed by scheduler<br/>					      1: Dequeue respective slicae whenever data is available</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_96105EEEB1E4DBBD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000538</span> Register(32 bit) BSG_DC_INCR</span><br/>
      <span class="sdescdet">ADC Bitstream Generator DC Value Increment Register</span><br/>
      <span class="ldescdet">This register, which is also accessible from the sequencers, will increment the BSG_DC_VALUE in the ANT by the specified amount. 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982538</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="24">DC_INCR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="24">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DC_INCR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">DC Value</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7EDDA63438AE6DEE" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000053c</span> Register(32 bit) CAL_SEQ_CTRL</span><br/>
      <span class="sdescdet">Sequencer control register.</span><br/>
      <span class="ldescdet">
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0498253c</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000002</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="5">END_ADDR</td>
        <td class="fldnorm" colspan="5">LOOP_END_ADDR</td>
        <td class="fldnorm" colspan="5">LOOP_START_ADDR</td>
        <td class="fldnorm" colspan="5">START_ADDR</td>
        <td class="fldnorm" colspan="1">EXT_CTRL</td>
        <td class="fldnorm" colspan="1">ENABLE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">END_ADDR</span><br/>
          <span class="sdescdet">Sequencer end address</span><br/>
          <span class="ldescdet">Sequencer end address.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOOP_END_ADDR</span><br/>
          <span class="sdescdet">Sequencer loop end address</span><br/>
          <span class="ldescdet">Sequencer loop end address.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOOP_START_ADDR</span><br/>
          <span class="sdescdet">Sequencer loop start address</span><br/>
          <span class="ldescdet"> Sequencer loop start address.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">START_ADDR</span><br/>
          <span class="sdescdet">Sequencer start address</span><br/>
          <span class="ldescdet"> Sequencer start address.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">EXT_CTRL</span><br/>
          <span class="sdescdet">External control enable</span><br/>
          <span class="ldescdet">0: external control (BFN) disabled, 1: external control (BFN) enabled.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ENABLE</span><br/>
          <span class="sdescdet">Sequencer enable</span><br/>
          <span class="ldescdet">0: sequencer disabled, 1: sequencer enabled.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_40922ADBE786BE91" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000540</span> Register(32 bit) FIFO_CLR</span><br/>
      <span class="sdescdet">ADC Slice FIFO Clear Register</span><br/>
      <span class="ldescdet">This register allows for clearing of the individual ADC Slice FIFOs. Setting the respective bit for a FIFO will force that FIFO to immediately discard all data and remain empty until the bit is cleared.  This bit needs to be cleared explicitly to allow the respective FIFO to be used. Note that the outputs of this register is superceded by the corresponding bits in the PAUSE register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982540</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="fldnorm" colspan="16">SLICE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="accno" colspan="16">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[15:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SLICE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Rx Slices</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EEBD52DA994E1FBA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000544</span> Register(32 bit) PAUSE_CONFIG</span><br/>
      <span class="sdescdet">ADC Scheduler Pause Config Register</span><br/>
      <span class="ldescdet">When the Pause feature is used, this register is multiplexed into the corresponding circuits to effect of pause of the RX scheduler.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982544</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="1">PAUSE_ENABLE</td>
        <td class="fldnorm" colspan="1">SCHED_SWAP</td>
        <td class="fldnorm" colspan="1">SCHED_EVEN_EN</td>
        <td class="fldnorm" colspan="1">SCHED_ODD_EN</td>
        <td class="fldnorm" colspan="1">FIFO_CLR_OBS</td>
        <td class="fldnorm" colspan="16">FIFO_CLR_SLICE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="16">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:20]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PAUSE_ENABLE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Disable the Pause Feauter.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SCHED_SWAP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Odd_en for the ADC_DIG RX scheduler.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SCHED_EVEN_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Odd_en for the ADC_DIG RX scheduler.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SCHED_ODD_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Odd_en for the ADC_DIG RX scheduler.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FIFO_CLR_OBS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Clear for the Observation Slices</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FIFO_CLR_SLICE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Clear for each of the Rx Slices</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D4289894A0B8E4B1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000548</span> Register(32 bit) SCHED_CTRL_LIVE</span><br/>
      <span class="sdescdet">ADC_DIG Scheduler Control Live Register</span><br/>
      <span class="ldescdet">This register contains ADC_DIG controls. Positive transitions in the EVEN_EN and ODD_EN bits will trigger appropriate start pulses to the analog block. This is the Live register in a shadow/live pair, so should only be written if the user wishes immediate response. After an external BFN input, the shadow copy of this register is transfered here, but its output will only begin to be used COINCIDENT with the beginning of the scheduler sequence. Note that the ENABLE output of this register is superceded by the corresponding bit in the PAUSE register. Also note that this register will return to its reset state during DP_INIT.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982548</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff8</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff8</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="29">-</td>
        <td class="fldnorm" colspan="1">SWAP</td>
        <td class="fldnorm" colspan="1">EVEN_EN</td>
        <td class="fldnorm" colspan="1">ODD_EN</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="29">-</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[02:02]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SWAP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This bit is the swap bit that gets fed to the latency FIFO, and eventually to the ASC.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">EVEN_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Enable the dequeuing of the even FIFO slices.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ODD_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Enable the dequeuing of the odd FIFO slices.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D8DFD9BDDEE613D2" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000054c</span> Register(32 bit) DSA_LIVE</span><br/>
      <span class="sdescdet">ADC_DIG DSA Live Register</span><br/>
      <span class="ldescdet">This register contains ADC_DIG DSA output to ADC. This is the Live register in a shadow/live pair, so should only be written if the user wishes immediate response (as opposed to transferred from the shadow register by a BFN event).
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0498254c</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="fldnorm" colspan="6">DSA</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="accno" colspan="6">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[05:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DSA</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">DSA output to ADC. Under normal operation, the Shadow copy of this register gets transferred here by the BFN trigger.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3E1FC282FAF20C76" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000550</span> Register(32 bit) OSS_CTRL_LIVE</span><br/>
      <span class="sdescdet">ADC_DIG Observation Slice Scheduler Control Live Register</span><br/>
      <span class="ldescdet">This register contains ADC_DIG Observation Slice Scheduler control. This is the Live register in a shadow/live pair, so should only be written if the user wishes immediate response (as opposed to transferred from the shadow register by a BFN event). Note that the FIFO_CLR output of this register is superceded by the corresponding bit in the PAUSE register. Also note that this register will return to its reset state during DP_INIT.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982550</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="fldnorm" colspan="1">FIFO_CLR</td>
        <td class="fldnorm" colspan="1">ENABLE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[01:01]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FIFO_CLR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register allows for clearing of the Observation Slice FIFO.<br/>Setting this bit will force the FIFO to immediately discard<br/>all data and remain empty until the bit is cleared.  This bit needs to be <br/>cleared explicitly to allow the FIFO to be used.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ENABLE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Writing a 1 to this bit enables the ADC_DIG Observation Slice Scheduler,Clearing this bit will stop the scheduler. Under normal operation, the Shadow copy of this register gets transferred here by the BFN trigger.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EA6A6D7A66B49A7C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000554</span> Register(32 bit) APB_BRIDGE_STATUS</span><br/>
      <span class="sdescdet">APB Bridge Status Register</span><br/>
      <span class="ldescdet">This is the AW_apb2core_bridge status register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982554</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00010000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">TIMEOUT</td>
        <td class="fldnorm" colspan="1">ACK_ERROR</td>
        <td class="fldnorm" colspan="1">UNSOL_ACK</td>
        <td class="fldnorm" colspan="1">SW_LOCK_CTRL</td>
        <td class="fldnorm" colspan="8">REVISION</td>
        <td class="fldnorm" colspan="20">TIMEOUT_VALUE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW/1C/V</td>
        <td class="accno" colspan="1">RW/1C/V</td>
        <td class="accno" colspan="1">RW/1C/V</td>
        <td class="accno" colspan="1">RW/1S/V/L</td>
        <td class="accno" colspan="8">RO</td>
        <td class="accno" colspan="20">RW/L</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TIMEOUT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">An APB request has timed out</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ACK_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Acknowledgement had error bit set</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSOL_ACK</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">An unsolicited acknowledge was received</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW/1S/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SW_LOCK_CTRL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Block software writes to timeout_value if set</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:20]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">REVISION</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Module Revision Number</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:00]</b><br/>RW/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TIMEOUT_VALUE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Number of core clocks to wait before timing out an APB request</span></p>
          <p><b>Reset: </b>hex:0x10000;</p>
    <p><b>Locked by:</b> APB_BRIDGE_STATUS.SW_LOCK_CTRL; <b>Lock value:</b> 1</p>        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_87418331878AA15A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000558</span> Register(32 bit) PROT_STATUS_CAL_SEQ_CMD_DATA</span><br/>
      <span class="sdescdet">ADC_DIG Calibration Sequencer Command Protection Status register.</span><br/>
      <span class="ldescdet">Sequencer Command Data Protection Status Registers. Bit mapping ...
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982558</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">DATA</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DATA</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A parity error has occurred in the respective sequencer command register in the calibration sequencer.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_41B97F126F457319" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000055c</span> Register(32 bit) PROT_STATUS_CAL_SEQ_CMD_AW</span><br/>
      <span class="sdescdet">ADC_DIG Calibration Sequencer Command Protection Status register.</span><br/>
      <span class="ldescdet">Sequencer Command Data Protection Status Registers. Bit mapping ...
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0498255c</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">DATA</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DATA</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A parity error has occurred in the respective sequencer command register in the calibration sequencer.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_17CD4BE2CC64CD0E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000560</span> Register(32 bit) PROT_STATUS_REGISTER</span><br/>
      <span class="sdescdet">ADC_DIG Register Protection Status register.</span><br/>
      <span class="ldescdet">Parity Status Registers. Bit mapping ...
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982560</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="fldnorm" colspan="1">OSS_CTRL_LIVE</td>
        <td class="fldnorm" colspan="1">OSS_CTRL_SHDW</td>
        <td class="fldnorm" colspan="1">SCHED_CTRL_LIVE</td>
        <td class="fldnorm" colspan="1">SCHED_CTRL_SHDW</td>
        <td class="fldnorm" colspan="1">DSA_LIVE</td>
        <td class="fldnorm" colspan="1">DSA_SHDW</td>
        <td class="fldnorm" colspan="1">BSG_DC_INCR</td>
        <td class="fldnorm" colspan="1">FIFO_CONFIG</td>
        <td class="fldnorm" colspan="4">ADC_SCFG</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[11:11]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OSS_CTRL_LIVE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A parity error has occurred in the respective register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OSS_CTRL_SHDW</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A parity error has occurred in the respective register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SCHED_CTRL_LIVE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A parity error has occurred in the respective register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SCHED_CTRL_SHDW</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A parity error has occurred in the respective register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DSA_LIVE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A parity error has occurred in the respective register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DSA_SHDW</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A parity error has occurred in the respective register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BSG_DC_INCR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A parity error has occurred in the respective register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FIFO_CONFIG</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A parity error has occurred in the respective register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ADC_SCFG</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A parity error has occurred in the respective register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6815ADD11526199E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000564</span> Register(32 bit) CAL_COLLISION_STATUS</span><br/>
      <span class="sdescdet">ADC_DIG Calibration Collision Status register.</span><br/>
      <span class="ldescdet">Indicates a collision when two or more sequencers (and/or the APB) are writing to the same register. All bits hold the value of the first collision until cleared by writing a 1.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982564</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RW/1C/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">BAD_ADDRESS</td>
        <td class="fldnorm" colspan="1">SEQ_ACCESS</td>
        <td class="fldnorm" colspan="1">APB_ACCESS</td>
        <td class="fldnorm" colspan="5">ADDRESS</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RW/1C/V</td>
        <td class="accno" colspan="1">RW/1C/V</td>
        <td class="accno" colspan="1">RW/1C/V</td>
        <td class="accno" colspan="5">RW/1C/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BAD_ADDRESS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A bad address was referenced.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SEQ_ACCESS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The sequencer was one of the initiators.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">APB_ACCESS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">APB was one of the initiators.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ADDRESS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A collision (or access to unused space) has occurred at the specified address.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7D444F84C11D4F01" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000568</span> Register(32 bit) SCHED_STATUS</span><br/>
      <span class="sdescdet">ADC Scheduler Status Register</span><br/>
      <span class="ldescdet">ADC_DIG Scheduler Status Register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982568</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="fldnorm" colspan="3">COUNT</td>
        <td class="fldnorm" colspan="1">SWAP</td>
        <td class="fldnorm" colspan="1">EVEN_EN</td>
        <td class="fldnorm" colspan="1">ODD_EN</td>
        <td class="fldnorm" colspan="1">ENABLE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[06:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">COUNT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Scheduler counter. In normal operation, this will be changing every cycle, so transitions will be difficult to see.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SWAP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This represents the Scheduler Control SWAP value that is being used.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">EVEN_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This represents the Scheduler Control EVEN_EN value that is being used.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ODD_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This represents the Scheduler Control ODD_EN value that is being used.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ENABLE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This represents the Scheduler Control ENABLE value that is being used.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4EB9671993763CEC" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000056c</span> Register(32 bit) PAUSE_STATUS</span><br/>
      <span class="sdescdet">ADC Scheduler Pause Status</span><br/>
      <span class="ldescdet">This shows the effective value of the signals that are subject to the pause feature.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0498256c</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="1">PAUSE</td>
        <td class="fldnorm" colspan="1">FIFO_CLR_OBS</td>
        <td class="fldnorm" colspan="16">FIFO_CLR_SLICE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="16">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:17]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PAUSE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Shows the instantenous value of the pause control. This will show even if the feature is disabled.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FIFO_CLR_OBS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Shows the instantenous FIFO Clear for the Observation Slices</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FIFO_CLR_SLICE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Shows the instantenous FIFO Clear for each of the Rx Slices</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4B0871C8B487DCE4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000570</span> Register(32 bit) OBS_FIFO_STATUS</span><br/>
      <span class="sdescdet">ADC Slice FIFO Status Register</span><br/>
      <span class="ldescdet">These registers contain status and debug information for ADC Slice FIFOs.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982570</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000010</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="fldnorm" colspan="1">UFLOW</td>
        <td class="fldnorm" colspan="1">FULL</td>
        <td class="fldnorm" colspan="1">EMPTY</td>
        <td class="fldnorm" colspan="4">DEPTH</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UFLOW</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO was popped while it was empty.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FULL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO is full.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">EMPTY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO is empty.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEPTH</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Current FIFO depth.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_11E826268F97AA76" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000574</span> Register(32 bit) CAL_SEQ_STATUS</span><br/>
      <span class="sdescdet">Sequencer status register.</span><br/>
      <span class="ldescdet">
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982574</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff80000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff80000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="fldnorm" colspan="12">WAIT_CNT</td>
        <td class="fldnorm" colspan="5">PC</td>
        <td class="fldnorm" colspan="1">DONE</td>
        <td class="fldnorm" colspan="1">RUNNING</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="accno" colspan="12">RO/V</td>
        <td class="accno" colspan="5">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[18:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WAIT_CNT</span><br/>
          <span class="sdescdet">Sequencer wait count</span><br/>
          <span class="ldescdet"> Sequencer wait count.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PC</span><br/>
          <span class="sdescdet">Sequencer program count</span><br/>
          <span class="ldescdet"> Sequencer program count.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DONE</span><br/>
          <span class="sdescdet">Sequencer is done</span><br/>
          <span class="ldescdet">Sequencer is done.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RUNNING</span><br/>
          <span class="sdescdet">Sequencer is running</span><br/>
          <span class="ldescdet"> Sequencer is running.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1486FA0F330CBAAA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000578</span> Register(32 bit) OSS_STATUS</span><br/>
      <span class="sdescdet">ADC_DIG ADC OSS Status register.</span><br/>
      <span class="ldescdet">OSS Status register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982578</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="4">PHASE</td>
        <td class="fldnorm" colspan="1">ENABLED</td>
        <td class="fldnorm" colspan="3">IDX</td>
        <td class="fldnorm" colspan="6">ACCUM</td>
        <td class="fldnorm" colspan="6">INCR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="6">RO/V</td>
        <td class="accno" colspan="6">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[19:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PHASE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The first OSS phase after enablement</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ENABLED</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Set to one when the first OSS phase is non-zero</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">IDX</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The value of the scheduler when the first OSS phase is non-zero</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ACCUM</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The current value of the OSS Accumulator. This may be changing somewhat rapidly.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">INCR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Current value of the OSS increment. If using the LFSR, this could be changing rapidly.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EED01C756F056E57" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000580[+=0x4]</span> Register(32 bit) FIFO_STATUS[16]</span><br/>
      <span class="sdescdet">ADC Slice FIFO Status Register</span><br/>
      <span class="ldescdet">These registers contain status and debug information for ADC Slice FIFOs.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=16, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x04982580[+=0x4]</span> at NOC.ant__ant_axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000010</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="fldnorm" colspan="1">UFLOW</td>
        <td class="fldnorm" colspan="1">FULL</td>
        <td class="fldnorm" colspan="1">EMPTY</td>
        <td class="fldnorm" colspan="4">DEPTH</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UFLOW</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO was popped while it was empty.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FULL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO is full.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">EMPTY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO is empty.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEPTH</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Current FIFO depth.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_ant0_adc_dig3_ADC_DIG_MAP_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
  </body>
</html>
