$date
	Wed Sep 15 20:59:04 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module nor_tb $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % gnd $end
$var wire 1 ! out $end
$var wire 1 & vcc $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
0%
1$
0#
0"
1!
$end
#10
0!
1#
#20
0#
z$
1"
#30
1#
#35
