===== Simulator configuration =====
BLOCKSIZE: 16
L1_SIZE: 1024
L1_ASSOC: 1
L2_SIZE: 8192
L2_ASSOC: 4
REPLACEMENT POLICY: LRU
INCLUSION PROPERTY: non-inclusive
trace_file: perl_trace.txt
===== L1 contents =====
Set    0:	10007b    
Set    1:	10007b D  
Set    2:	10007b D  
Set    3:	10007b    
Set    4:	100035 D  
Set    5:	10007b    
Set    6:	1000b0    
Set    7:	1000b0    
Set    8:	1000b0    
Set    9:	10006f D  
Set    10:	100058 D  
Set    11:	100058 D  
Set    12:	10006f    
Set    13:	10006f    
Set    14:	10007a    
Set    15:	10007a D  
Set    16:	10007b    
Set    17:	10007a    
Set    18:	10006f D  
Set    19:	10006f    
Set    20:	10007a    
Set    21:	10007a D  
Set    22:	10007a    
Set    23:	10007a D  
Set    24:	1ec0cf D  
Set    25:	10007a    
Set    26:	10006f    
Set    27:	10006f    
Set    28:	10006f D  
Set    29:	10007a    
Set    30:	10007a D  
Set    31:	10007a D  
Set    32:	10003c D  
Set    33:	10006f D  
Set    34:	10006f D  
Set    35:	1000ad    
Set    36:	1000ad D  
Set    37:	1000b1 D  
Set    38:	1ec0cf D  
Set    39:	1ec0cf D  
Set    40:	1ec0cf    
Set    41:	10007a D  
Set    42:	10007a D  
Set    43:	100008    
Set    44:	100008 D  
Set    45:	100008    
Set    46:	1ec0cf D  
Set    47:	1ec0cf    
Set    48:	100064 D  
Set    49:	10004e D  
Set    50:	1000af    
Set    51:	1000b3 D  
Set    52:	100031    
Set    53:	100031    
Set    54:	100031    
Set    55:	100031 D  
Set    56:	10007a    
Set    57:	10007a D  
Set    58:	10007a D  
Set    59:	10007a    
Set    60:	1ec0ce    
Set    61:	1ec0ce D  
Set    62:	1000b3 D  
Set    63:	1000b3 D  
===== L2 contents =====
Set    0:8005a D  80059 D  8003d D  0 D  
Set    1:80058 D  20 D  8005a D  80059 D  
Set    2:80058    8005a D  40    80059    
Set    3:60 D  8005a D  80058 D  80059 D  
Set    4:80 D  80057 D  80059 D  80058 D  
Set    5:80057 D  8005a D  a0 D  80056 D  
Set    6:c0 D  8005a D  80059 D  80058 D  
Set    7:80058 D  e0 D  80059 D  8005a D  
Set    8:8005a D  100 D  80054 D  80057 D  
Set    9:120 D  80039 D  80059 D  8005a D  
Set    10:140 D  8002c D  8003d    8005a D  
Set    11:8005a    80059 D  8003d    160 D  
Set    12:180 D  80059 D  8005a D  8003d    
Set    13:1a0 D  8005a D  8003d    80059 D  
Set    14:80058 D  8003d D  80059 D  1c0 D  
Set    15:1e0 D  80059 D  8005a D  80058 D  
Set    16:8005a D  80058 D  8003a D  80057 D  
Set    17:8003d    8003a D  80059 D  80058    
Set    18:80057 D  8003b D  80058 D  80059    
Set    19:80055 D  80057 D  80059 D  80058 D  
Set    20:80057 D  80056 D  8003d D  80059 D  
Set    21:80039 D  80055 D  80056 D  80058 D  
Set    22:80058 D  80039 D  8003d D  80059 D  
Set    23:80054 D  80017 D  80057 D  80059 D  
Set    24:80057 D  8003d D  8003a D  80058 D  
Set    25:80059 D  8003b D  80058 D  80055 D  
Set    26:80055 D  80058 D  80059 D  8003d    
Set    27:80056 D  8003d D  80055 D  80059 D  
Set    28:80057 D  80059 D  80039 D  80058 D  
Set    29:80058 D  80057 D  8003d D  80056 D  
Set    30:8003d D  80058 D  80059 D  8003a    
Set    31:8003a D  80058 D  80057 D  80059 D  
Set    32:80057 D  80058 D  80059 D  8001e D  
Set    33:80058 D  8003b D  80057 D  80059 D  
Set    34:80039 D  80058 D  80057 D  80059    
Set    35:80056 D  80057 D  80059 D  80039 D  
Set    36:80059 D  80050 D  80058 D  80055    
Set    37:80058 D  80056 D  80057 D  8003a D  
Set    38:80059 D  80054 D  80057 D  80022 D  
Set    39:80057 D  80058 D  80022 D  80059 D  
Set    40:80055 D  8003d D  8003b D  80058 D  
Set    41:80058 D  80055    8003d D  80059 D  
Set    42:80057 D  80050    80056 D  80059    
Set    43:80058 D  80059 D  8003d D  80004 D  
Set    44:8003a D  80059 D  80058 D  8002d D  
Set    45:8003d D  80054    8003a D  80058 D  
Set    46:80054 D  80058 D  80057 D  80059 D  
Set    47:80055 D  80032 D  80058 D  80059 D  
Set    48:80059 D  80050 D  80057 D  80058 D  
Set    49:80058 D  80059 D  80050 D  80027 D  
Set    50:80056 D  80050 D  80057 D  80059    
Set    51:8003a D  80058 D  80056 D  80059 D  
Set    52:80059 D  80057 D  80050    80058 D  
Set    53:80026 D  80027    80058 D  80050    
Set    54:80058 D  80027 D  80050 D  80059 D  
Set    55:80059 D  80058 D  80026 D  80056 D  
Set    56:80057 D  80050 D  8003d D  8003a D  
Set    57:80050    8003d D  80058 D  80059 D  
Set    58:80058 D  80050    8003d    80059 D  
Set    59:80059 D  80026 D  80027 D  f6067 D  
Set    60:80050    f6067 D  80058 D  80057    
Set    61:80057 D  80058    80059 D  80050 D  
Set    62:80050 D  80057 D  80058 D  80059 D  
Set    63:8003a D  80058 D  80056 D  80059 D  
Set    64:8003a    80059 D  8003d D  80036 D  
Set    65:8003d D  80058 D  80050 D  80059    
Set    66:80059 D  80050    80058 D  80055 D  
Set    67:80059 D  80039 D  8001a D  80050 D  
Set    68:80057 D  80058 D  80056 D  80050 D  
Set    69:80059 D  8001a D  80056    8003d D  
Set    70:80056 D  80050 D  8003d D  80059 D  
Set    71:8003d    80050    8001a D  80059 D  
Set    72:8003d D  8001a D  80059 D  80037 D  
Set    73:80058 D  80057 D  80059 D  80050    
Set    74:8003d D  80037 D  80058 D  80050    
Set    75:80050    8001a D  80037 D  8003d    
Set    76:80037 D  80059 D  80050    80056    
Set    77:80058 D  8003c D  80050    80059 D  
Set    78:8001a D  80057 D  80059 D  80050 D  
Set    79:80050 D  80059 D  80057 D  80058 D  
Set    80:8003d    80050    80056 D  80059 D  
Set    81:80057 D  80039 D  80050    8003d    
Set    82:80037 D  80059 D  8003a    8003d D  
Set    83:80056 D  80059 D  8003c D  8003b    
Set    84:80058 D  80056 D  80055 D  8003b D  
Set    85:80057 D  80056 D  80059 D  8003b D  
Set    86:80057 D  8003b D  80058 D  80059 D  
Set    87:8003b D  80058 D  80054    80059 D  
Set    88:80054    f6067 D  8001a D  80056 D  
Set    89:80056 D  80058 D  80057 D  80059 D  
Set    90:80037 D  80058 D  80059 D  f6067 D  
Set    91:80037 D  80059 D  80058 D  80056 D  
Set    92:80059 D  80056 D  80057 D  80058 D  
Set    93:80059    80057 D  8003b D  80056 D  
Set    94:80059 D  80057 D  80058 D  80056 D  
Set    95:80056 D  80059 D  80058 D  80057 D  
Set    96:80056 D  80039 D  80057 D  80059 D  
Set    97:80037 D  80059 D  80056 D  80058 D  
Set    98:80058 D  80056 D  80059 D  80057 D  
Set    99:80056 D  80058 D  8003b D  80057 D  
Set    100:80057 D  80059 D  80058 D  80056 D  
Set    101:80056 D  80057 D  80058 D  80059 D  
Set    102:f6067 D  80055 D  80059 D  80057 D  
Set    103:f6067 D  80058 D  80056 D  80057 D  
Set    104:80059 D  8003a D  80058 D  80056 D  
Set    105:80059 D  80057 D  80056 D  80058 D  
Set    106:80055 D  80056 D  80059 D  80057 D  
Set    107:80058 D  80056 D  80054 D  80059 D  
Set    108:80059    f6067 D  80055    80058    
Set    109:80055 D  80059 D  80058 D  80056 D  
Set    110:80058 D  80059 D  f6067 D  8003a D  
Set    111:80059 D  8003b D  80058 D  80056 D  
Set    112:8003b D  80058 D  80057 D  80059 D  
Set    113:80059 D  80056 D  80058 D  80057 D  
Set    114:80058    80054 D  80056 D  80057 D  
Set    115:80059    80057 D  80055 D  80058 D  
Set    116:80058 D  8003a D  80059 D  80018 D  
Set    117:80039 D  8003a D  80059 D  80057 D  
Set    118:80053    80057 D  80058 D  80018 D  
Set    119:80059 D  f6067 D  80053 D  80058 D  
Set    120:80054 D  80053 D  80057 D  80059 D  
Set    121:80057 D  80059 D  80058 D  80056 D  
Set    122:80059 D  80057 D  80058    80056 D  
Set    123:80057 D  80058 D  80059 D  80053 D  
Set    124:80039 D  80058 D  80059 D  80057 D  
Set    125:80055 D  80059 D  80056 D  80054 D  
Set    126:80056 D  80057 D  8003b D  80058 D  
Set    127:80059    8003b D  80058 D  80057 D  
===== Simulation results (raw) =====
a. number of L1 reads:        70107
b. number of L1 read misses:  20311
c. number of L1 writes:       29893
d. number of L1 write misses: 7010
e. L1 miss rate:              0.273210
f. number of L1 writebacks:   19826
g. number of L2 reads:        27321
h. number of L2 read misses:  2904
i. number of L2 writes:       19826
j. number of L2 write misses: 188
k. number of PrefetchL1 hits: 47164
l. number of PrefetchL1 misses: 22943
m. number of PrefetchL2 hits: 46949
n. number of PrefetchL2 misses: 198
p. L2 miss rate:              0.106292
q. number of L2 writebacks:   2015
t. total memory traffic:      5107
