// Generated by stratus_hls 21.20-p100  (96289.240513)
// Fri May 26 07:05:17 2023
// from ../SobelFilter.cpp

`timescale 1ps / 1ps


module SobelFilter_RAM_9X24_1( DIN, CE, RW, in1, out1, clk );

    input [23:0] DIN;
    input CE;
    input RW;
    input [3:0] in1;
    input clk;
    output [23:0] out1;
    reg [23:0] out1;
    reg[23:0] mem[8:0];

    
always @(posedge clk)
      begin : SobelFilter_RAM_9X24_1_thread_1
        if (in1 < 4'd09) 
          begin
            if (CE) 
              begin
                if (RW) 
                  begin
                    mem[in1] = DIN;
                  end 
                else 
                  begin
                    out1 <= mem[in1];
                  end
              end 
            else 
              begin
                out1 <= 24'd00000000;
              end
          end 
      end

endmodule

