Flow report for Verilog2
Fri Jul 14 23:24:55 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. EDA Netlist Writer Summary
  2. Legal Notice
  3. Flow Summary
  4. Flow Settings
  5. Flow Non-Default Global Settings
  6. Flow Elapsed Time
  7. Flow OS Summary
  8. Flow Log
  9. Flow Messages
 10. Flow Suppressed Messages



+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
; EDA Netlist Writer Status ; Successful - Fri Jul 14 23:24:55 2023 ;
; Revision Name             ; Verilog2                              ;
; Top-level Entity Name     ; Verilog2                              ;
; Family                    ; Cyclone V                             ;
; Simulation Files Creation ; Successful                            ;
+---------------------------+---------------------------------------+


----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+---------------------------------+---------------------------------------------+
; Flow Status                     ; Successful - Fri Jul 14 23:24:55 2023       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; Verilog2                                    ;
; Top-level Entity Name           ; Verilog2                                    ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 94 / 32,070 ( < 1 % )                       ;
; Total registers                 ; 70                                          ;
; Total pins                      ; 213 / 457 ( 47 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0 / 4,065,280 ( 0 % )                       ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0 / 6 ( 0 % )                               ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 07/14/2023 23:23:13 ;
; Main task         ; Compilation         ;
; Revision Name     ; Verilog2            ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                           ;
+----------------------------------------------------+----------------------------------------+---------------+-------------+----------------+
; Assignment Name                                    ; Value                                  ; Default Value ; Entity Name ; Section Id     ;
+----------------------------------------------------+----------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID                              ; 258364229638831.168935719301940        ; --            ; --          ; --             ;
; EDA_DESIGN_INSTANCE_NAME                           ; NA                                     ; --            ; --          ; Verilog2tb     ;
; EDA_GENERATE_FUNCTIONAL_NETLIST                    ; On                                     ; --            ; --          ; eda_simulation ;
; EDA_GENERATE_GATE_LEVEL_SIMULATION_COMMAND_SCRIPT  ; On                                     ; --            ; --          ; eda_simulation ;
; EDA_GENERATE_RTL_SIMULATION_COMMAND_SCRIPT         ; On                                     ; --            ; --          ; eda_simulation ;
; EDA_MAINTAIN_DESIGN_HIERARCHY                      ; On                                     ; --            ; --          ; eda_simulation ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH               ; Verilog2tb                             ; --            ; --          ; eda_simulation ;
; EDA_NETLIST_WRITER_OUTPUT_DIR                      ; D:/intelFPGA_lite/18.1/output_files    ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT                             ; Verilog Hdl                            ; --            ; --          ; eda_simulation ;
; EDA_RUN_TOOL_AUTOMATICALLY                         ; On                                     ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                                ; ModelSim-Altera (Verilog)              ; <None>        ; --          ; --             ;
; EDA_TEST_BENCH_ENABLE_STATUS                       ; TEST_BENCH_MODE                        ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_FILE                                ; Verilog2tb.v                           ; --            ; --          ; Verilog2tb     ;
; EDA_TEST_BENCH_MODULE_NAME                         ; Verilog2tb                             ; --            ; --          ; Verilog2tb     ;
; EDA_TEST_BENCH_NAME                                ; Verilog2tb                             ; --            ; --          ; eda_simulation ;
; EDA_TIME_SCALE                                     ; 1 ps                                   ; --            ; --          ; eda_simulation ;
; EDA_TRUNCATE_LONG_HIERARCHY_PATHS                  ; On                                     ; --            ; --          ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP                             ; 85                                     ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP                             ; 0                                      ; --            ; --          ; --             ;
; PARTITION_COLOR                                    ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL                ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE                             ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; POWER_BOARD_THERMAL_MODEL                          ; None (CONSERVATIVE)                    ; --            ; --          ; --             ;
; POWER_PRESET_COOLING_SOLUTION                      ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --            ; --          ; --             ;
; POWER_USE_INPUT_FILES                              ; On                                     ; Off           ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY                           ; output_files                           ; --            ; --          ; --             ;
; USE_CHECKERED_PATTERN_AS_UNINITIALIZED_RAM_CONTENT ; RANDOM                                 ; Off           ; --          ; --             ;
+----------------------------------------------------+----------------------------------------+---------------+-------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:16     ; 1.0                     ; 4830 MB             ; 00:00:13                           ;
; Fitter               ; 00:00:55     ; 1.0                     ; 6623 MB             ; 00:00:50                           ;
; Assembler            ; 00:00:13     ; 1.0                     ; 4837 MB             ; 00:00:04                           ;
; Timing Analyzer      ; 00:00:08     ; 1.2                     ; 5141 MB             ; 00:00:03                           ;
; EDA Netlist Writer   ; 00:00:04     ; 1.0                     ; 4728 MB             ; 00:00:02                           ;
; Total                ; 00:01:36     ; --                      ; --                  ; 00:01:12                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; LITHIKA          ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; LITHIKA          ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; LITHIKA          ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; LITHIKA          ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LITHIKA          ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Verilog2 -c Verilog2
quartus_fit --read_settings_files=off --write_settings_files=off Verilog2 -c Verilog2
quartus_asm --read_settings_files=off --write_settings_files=off Verilog2 -c Verilog2
quartus_sta Verilog2 -c Verilog2
quartus_eda --read_settings_files=off --write_settings_files=off Verilog2 -c Verilog2



