{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 09 15:50:31 2017 " "Info: Processing started: Sat Dec 09 15:50:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "y\[0\] " "Warning: Node \"y\[0\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "y\[1\] " "Warning: Node \"y\[1\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "c\[0\] " "Warning: Node \"c\[0\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "y\[2\] " "Warning: Node \"y\[2\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "c\[1\] " "Warning: Node \"c\[1\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "y\[3\] " "Warning: Node \"y\[3\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "c\[2\] " "Warning: Node \"c\[2\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "c\[3\] " "Warning: Node \"c\[3\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcout\[0\]\$latch " "Warning: Node \"bcout\[0\]\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcout\[1\]\$latch " "Warning: Node \"bcout\[1\]\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcout\[2\]\$latch " "Warning: Node \"bcout\[2\]\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcout\[3\]\$latch " "Warning: Node \"bcout\[3\]\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cout\$latch " "Warning: Node \"cout\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[0\] " "Info: Assuming node \"S\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "R\[1\] " "Info: Assuming node \"R\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[3\] " "Info: Assuming node \"S\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "R\[0\] " "Info: Assuming node \"R\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[2\] " "Info: Assuming node \"S\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[1\] " "Info: Assuming node \"S\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "A\[1\] " "Info: Assuming node \"A\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "B\[0\] " "Info: Assuming node \"B\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "B\[2\] " "Info: Assuming node \"B\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "B\[1\] " "Info: Assuming node \"B\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "A\[2\] " "Info: Assuming node \"A\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "A\[0\] " "Info: Assuming node \"A\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "A\[3\] " "Info: Assuming node \"A\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "B\[3\] " "Info: Assuming node \"B\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux0~1 " "Info: Detected gated clock \"Mux0~1\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux0~0 " "Info: Detected gated clock \"Mux0~0\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux8~0 " "Info: Detected gated clock \"Mux8~0\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux6~0 " "Info: Detected gated clock \"Mux6~0\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux13~0 " "Info: Detected gated clock \"Mux13~0\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux13~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LessThan0~0 " "Info: Detected gated clock \"LessThan0~0\" as buffer" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "S\[0\] register register c\[0\] c\[1\] 500.0 MHz Internal " "Info: Clock \"S\[0\]\" Internal fmax is restricted to 500.0 MHz between source register \"c\[0\]\" and destination register \"c\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.213 ns + Longest register register " "Info: + Longest register to register delay is 1.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns c\[0\] 1 REG LCCOMB_X38_Y8_N16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X38_Y8_N16; Fanout = 2; REG Node = 'c\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.521 ns) + CELL(0.225 ns) 0.746 ns c~22 2 COMB LCCOMB_X37_Y8_N8 1 " "Info: 2: + IC(0.521 ns) + CELL(0.225 ns) = 0.746 ns; Loc. = LCCOMB_X37_Y8_N8; Fanout = 1; COMB Node = 'c~22'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { c[0] c~22 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.228 ns) 1.213 ns c\[1\] 3 REG LCCOMB_X37_Y8_N4 2 " "Info: 3: + IC(0.239 ns) + CELL(0.228 ns) = 1.213 ns; Loc. = LCCOMB_X37_Y8_N4; Fanout = 2; REG Node = 'c\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { c~22 c[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.453 ns ( 37.35 % ) " "Info: Total cell delay = 0.453 ns ( 37.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.760 ns ( 62.65 % ) " "Info: Total interconnect delay = 0.760 ns ( 62.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { c[0] c~22 c[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.213 ns" { c[0] {} c~22 {} c[1] {} } { 0.000ns 0.521ns 0.239ns } { 0.000ns 0.225ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[0\] destination 3.995 ns + Shortest register " "Info: + Shortest clock path from clock \"S\[0\]\" to destination register is 3.995 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns S\[0\] 1 CLK PIN_N3 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N3; Fanout = 13; CLK Node = 'S\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.053 ns) 1.933 ns Mux8~0 2 COMB LCCOMB_X38_Y9_N18 1 " "Info: 2: + IC(1.026 ns) + CELL(0.053 ns) = 1.933 ns; Loc. = LCCOMB_X38_Y9_N18; Fanout = 1; COMB Node = 'Mux8~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { S[0] Mux8~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.000 ns) 3.016 ns Mux8~0clkctrl 3 COMB CLKCTRL_G11 4 " "Info: 3: + IC(1.083 ns) + CELL(0.000 ns) = 3.016 ns; Loc. = CLKCTRL_G11; Fanout = 4; COMB Node = 'Mux8~0clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { Mux8~0 Mux8~0clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.053 ns) 3.995 ns c\[1\] 4 REG LCCOMB_X37_Y8_N4 2 " "Info: 4: + IC(0.926 ns) + CELL(0.053 ns) = 3.995 ns; Loc. = LCCOMB_X37_Y8_N4; Fanout = 2; REG Node = 'c\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { Mux8~0clkctrl c[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.960 ns ( 24.03 % ) " "Info: Total cell delay = 0.960 ns ( 24.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.035 ns ( 75.97 % ) " "Info: Total interconnect delay = 3.035 ns ( 75.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.995 ns" { S[0] Mux8~0 Mux8~0clkctrl c[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.995 ns" { S[0] {} S[0]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[1] {} } { 0.000ns 0.000ns 1.026ns 1.083ns 0.926ns } { 0.000ns 0.854ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[0\] source 3.995 ns - Longest register " "Info: - Longest clock path from clock \"S\[0\]\" to source register is 3.995 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns S\[0\] 1 CLK PIN_N3 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N3; Fanout = 13; CLK Node = 'S\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.053 ns) 1.933 ns Mux8~0 2 COMB LCCOMB_X38_Y9_N18 1 " "Info: 2: + IC(1.026 ns) + CELL(0.053 ns) = 1.933 ns; Loc. = LCCOMB_X38_Y9_N18; Fanout = 1; COMB Node = 'Mux8~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { S[0] Mux8~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.000 ns) 3.016 ns Mux8~0clkctrl 3 COMB CLKCTRL_G11 4 " "Info: 3: + IC(1.083 ns) + CELL(0.000 ns) = 3.016 ns; Loc. = CLKCTRL_G11; Fanout = 4; COMB Node = 'Mux8~0clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { Mux8~0 Mux8~0clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.053 ns) 3.995 ns c\[0\] 4 REG LCCOMB_X38_Y8_N16 2 " "Info: 4: + IC(0.926 ns) + CELL(0.053 ns) = 3.995 ns; Loc. = LCCOMB_X38_Y8_N16; Fanout = 2; REG Node = 'c\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { Mux8~0clkctrl c[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.960 ns ( 24.03 % ) " "Info: Total cell delay = 0.960 ns ( 24.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.035 ns ( 75.97 % ) " "Info: Total interconnect delay = 3.035 ns ( 75.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.995 ns" { S[0] Mux8~0 Mux8~0clkctrl c[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.995 ns" { S[0] {} S[0]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[0] {} } { 0.000ns 0.000ns 1.026ns 1.083ns 0.926ns } { 0.000ns 0.854ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.995 ns" { S[0] Mux8~0 Mux8~0clkctrl c[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.995 ns" { S[0] {} S[0]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[1] {} } { 0.000ns 0.000ns 1.026ns 1.083ns 0.926ns } { 0.000ns 0.854ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.995 ns" { S[0] Mux8~0 Mux8~0clkctrl c[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.995 ns" { S[0] {} S[0]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[0] {} } { 0.000ns 0.000ns 1.026ns 1.083ns 0.926ns } { 0.000ns 0.854ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.658 ns + " "Info: + Micro setup delay of destination is 0.658 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { c[0] c~22 c[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.213 ns" { c[0] {} c~22 {} c[1] {} } { 0.000ns 0.521ns 0.239ns } { 0.000ns 0.225ns 0.228ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.995 ns" { S[0] Mux8~0 Mux8~0clkctrl c[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.995 ns" { S[0] {} S[0]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[1] {} } { 0.000ns 0.000ns 1.026ns 1.083ns 0.926ns } { 0.000ns 0.854ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.995 ns" { S[0] Mux8~0 Mux8~0clkctrl c[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.995 ns" { S[0] {} S[0]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[0] {} } { 0.000ns 0.000ns 1.026ns 1.083ns 0.926ns } { 0.000ns 0.854ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { c[1] {} } {  } {  } "" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "R\[1\] register register y\[0\] bcout\[0\]\$latch 500.0 MHz Internal " "Info: Clock \"R\[1\]\" Internal fmax is restricted to 500.0 MHz between source register \"y\[0\]\" and destination register \"bcout\[0\]\$latch\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.520 ns + Longest register register " "Info: + Longest register to register delay is 0.520 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns y\[0\] 1 REG LCCOMB_X37_Y9_N16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X37_Y9_N16; Fanout = 1; REG Node = 'y\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 0.271 ns Mux2~1 2 COMB LCCOMB_X37_Y9_N14 1 " "Info: 2: + IC(0.218 ns) + CELL(0.053 ns) = 0.271 ns; Loc. = LCCOMB_X37_Y9_N14; Fanout = 1; COMB Node = 'Mux2~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { y[0] Mux2~1 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.196 ns) + CELL(0.053 ns) 0.520 ns bcout\[0\]\$latch 3 REG LCCOMB_X37_Y9_N26 1 " "Info: 3: + IC(0.196 ns) + CELL(0.053 ns) = 0.520 ns; Loc. = LCCOMB_X37_Y9_N26; Fanout = 1; REG Node = 'bcout\[0\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.249 ns" { Mux2~1 bcout[0]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.106 ns ( 20.38 % ) " "Info: Total cell delay = 0.106 ns ( 20.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.414 ns ( 79.62 % ) " "Info: Total interconnect delay = 0.414 ns ( 79.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.520 ns" { y[0] Mux2~1 bcout[0]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.520 ns" { y[0] {} Mux2~1 {} bcout[0]$latch {} } { 0.000ns 0.218ns 0.196ns } { 0.000ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.170 ns - Smallest " "Info: - Smallest clock skew is 0.170 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "R\[1\] destination 4.004 ns + Shortest register " "Info: + Shortest clock path from clock \"R\[1\]\" to destination register is 4.004 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns R\[1\] 1 CLK PIN_N8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_N8; Fanout = 4; CLK Node = 'R\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { R[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.586 ns) + CELL(0.154 ns) 1.530 ns Mux6~0 2 COMB LCCOMB_X39_Y9_N4 1 " "Info: 2: + IC(0.586 ns) + CELL(0.154 ns) = 1.530 ns; Loc. = LCCOMB_X39_Y9_N4; Fanout = 1; COMB Node = 'Mux6~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { R[1] Mux6~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.271 ns) + CELL(0.000 ns) 2.801 ns Mux6~0clkctrl 3 COMB CLKCTRL_G9 4 " "Info: 3: + IC(1.271 ns) + CELL(0.000 ns) = 2.801 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'Mux6~0clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { Mux6~0 Mux6~0clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.228 ns) 4.004 ns bcout\[0\]\$latch 4 REG LCCOMB_X37_Y9_N26 1 " "Info: 4: + IC(0.975 ns) + CELL(0.228 ns) = 4.004 ns; Loc. = LCCOMB_X37_Y9_N26; Fanout = 1; REG Node = 'bcout\[0\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.203 ns" { Mux6~0clkctrl bcout[0]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.172 ns ( 29.27 % ) " "Info: Total cell delay = 1.172 ns ( 29.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.832 ns ( 70.73 % ) " "Info: Total interconnect delay = 2.832 ns ( 70.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.004 ns" { R[1] Mux6~0 Mux6~0clkctrl bcout[0]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.004 ns" { R[1] {} R[1]~combout {} Mux6~0 {} Mux6~0clkctrl {} bcout[0]$latch {} } { 0.000ns 0.000ns 0.586ns 1.271ns 0.975ns } { 0.000ns 0.790ns 0.154ns 0.000ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "R\[1\] source 3.834 ns - Longest register " "Info: - Longest clock path from clock \"R\[1\]\" to source register is 3.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns R\[1\] 1 CLK PIN_N8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_N8; Fanout = 4; CLK Node = 'R\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { R[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.581 ns) + CELL(0.154 ns) 1.525 ns Mux13~0 2 COMB LCCOMB_X39_Y9_N20 1 " "Info: 2: + IC(0.581 ns) + CELL(0.154 ns) = 1.525 ns; Loc. = LCCOMB_X39_Y9_N20; Fanout = 1; COMB Node = 'Mux13~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { R[1] Mux13~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.000 ns) 2.844 ns Mux13~0clkctrl 3 COMB CLKCTRL_G8 4 " "Info: 3: + IC(1.319 ns) + CELL(0.000 ns) = 2.844 ns; Loc. = CLKCTRL_G8; Fanout = 4; COMB Node = 'Mux13~0clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { Mux13~0 Mux13~0clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.053 ns) 3.834 ns y\[0\] 4 REG LCCOMB_X37_Y9_N16 1 " "Info: 4: + IC(0.937 ns) + CELL(0.053 ns) = 3.834 ns; Loc. = LCCOMB_X37_Y9_N16; Fanout = 1; REG Node = 'y\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { Mux13~0clkctrl y[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.997 ns ( 26.00 % ) " "Info: Total cell delay = 0.997 ns ( 26.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.837 ns ( 74.00 % ) " "Info: Total interconnect delay = 2.837 ns ( 74.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.834 ns" { R[1] Mux13~0 Mux13~0clkctrl y[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.834 ns" { R[1] {} R[1]~combout {} Mux13~0 {} Mux13~0clkctrl {} y[0] {} } { 0.000ns 0.000ns 0.581ns 1.319ns 0.937ns } { 0.000ns 0.790ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.004 ns" { R[1] Mux6~0 Mux6~0clkctrl bcout[0]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.004 ns" { R[1] {} R[1]~combout {} Mux6~0 {} Mux6~0clkctrl {} bcout[0]$latch {} } { 0.000ns 0.000ns 0.586ns 1.271ns 0.975ns } { 0.000ns 0.790ns 0.154ns 0.000ns 0.228ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.834 ns" { R[1] Mux13~0 Mux13~0clkctrl y[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.834 ns" { R[1] {} R[1]~combout {} Mux13~0 {} Mux13~0clkctrl {} y[0] {} } { 0.000ns 0.000ns 0.581ns 1.319ns 0.937ns } { 0.000ns 0.790ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.772 ns + " "Info: + Micro setup delay of destination is 0.772 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.520 ns" { y[0] Mux2~1 bcout[0]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.520 ns" { y[0] {} Mux2~1 {} bcout[0]$latch {} } { 0.000ns 0.218ns 0.196ns } { 0.000ns 0.053ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.004 ns" { R[1] Mux6~0 Mux6~0clkctrl bcout[0]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.004 ns" { R[1] {} R[1]~combout {} Mux6~0 {} Mux6~0clkctrl {} bcout[0]$latch {} } { 0.000ns 0.000ns 0.586ns 1.271ns 0.975ns } { 0.000ns 0.790ns 0.154ns 0.000ns 0.228ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.834 ns" { R[1] Mux13~0 Mux13~0clkctrl y[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.834 ns" { R[1] {} R[1]~combout {} Mux13~0 {} Mux13~0clkctrl {} y[0] {} } { 0.000ns 0.000ns 0.581ns 1.319ns 0.937ns } { 0.000ns 0.790ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bcout[0]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { bcout[0]$latch {} } {  } {  } "" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "S\[3\] register register c\[0\] c\[1\] 500.0 MHz Internal " "Info: Clock \"S\[3\]\" Internal fmax is restricted to 500.0 MHz between source register \"c\[0\]\" and destination register \"c\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.213 ns + Longest register register " "Info: + Longest register to register delay is 1.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns c\[0\] 1 REG LCCOMB_X38_Y8_N16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X38_Y8_N16; Fanout = 2; REG Node = 'c\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.521 ns) + CELL(0.225 ns) 0.746 ns c~22 2 COMB LCCOMB_X37_Y8_N8 1 " "Info: 2: + IC(0.521 ns) + CELL(0.225 ns) = 0.746 ns; Loc. = LCCOMB_X37_Y8_N8; Fanout = 1; COMB Node = 'c~22'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { c[0] c~22 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.228 ns) 1.213 ns c\[1\] 3 REG LCCOMB_X37_Y8_N4 2 " "Info: 3: + IC(0.239 ns) + CELL(0.228 ns) = 1.213 ns; Loc. = LCCOMB_X37_Y8_N4; Fanout = 2; REG Node = 'c\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { c~22 c[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.453 ns ( 37.35 % ) " "Info: Total cell delay = 0.453 ns ( 37.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.760 ns ( 62.65 % ) " "Info: Total interconnect delay = 0.760 ns ( 62.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { c[0] c~22 c[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.213 ns" { c[0] {} c~22 {} c[1] {} } { 0.000ns 0.521ns 0.239ns } { 0.000ns 0.225ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[3\] destination 3.934 ns + Shortest register " "Info: + Shortest clock path from clock \"S\[3\]\" to destination register is 3.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns S\[3\] 1 CLK PIN_P3 14 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_P3; Fanout = 14; CLK Node = 'S\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.272 ns) 1.872 ns Mux8~0 2 COMB LCCOMB_X38_Y9_N18 1 " "Info: 2: + IC(0.780 ns) + CELL(0.272 ns) = 1.872 ns; Loc. = LCCOMB_X38_Y9_N18; Fanout = 1; COMB Node = 'Mux8~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { S[3] Mux8~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.000 ns) 2.955 ns Mux8~0clkctrl 3 COMB CLKCTRL_G11 4 " "Info: 3: + IC(1.083 ns) + CELL(0.000 ns) = 2.955 ns; Loc. = CLKCTRL_G11; Fanout = 4; COMB Node = 'Mux8~0clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { Mux8~0 Mux8~0clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.053 ns) 3.934 ns c\[1\] 4 REG LCCOMB_X37_Y8_N4 2 " "Info: 4: + IC(0.926 ns) + CELL(0.053 ns) = 3.934 ns; Loc. = LCCOMB_X37_Y8_N4; Fanout = 2; REG Node = 'c\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { Mux8~0clkctrl c[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.145 ns ( 29.11 % ) " "Info: Total cell delay = 1.145 ns ( 29.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.789 ns ( 70.89 % ) " "Info: Total interconnect delay = 2.789 ns ( 70.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.934 ns" { S[3] Mux8~0 Mux8~0clkctrl c[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.934 ns" { S[3] {} S[3]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[1] {} } { 0.000ns 0.000ns 0.780ns 1.083ns 0.926ns } { 0.000ns 0.820ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[3\] source 3.934 ns - Longest register " "Info: - Longest clock path from clock \"S\[3\]\" to source register is 3.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns S\[3\] 1 CLK PIN_P3 14 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_P3; Fanout = 14; CLK Node = 'S\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.272 ns) 1.872 ns Mux8~0 2 COMB LCCOMB_X38_Y9_N18 1 " "Info: 2: + IC(0.780 ns) + CELL(0.272 ns) = 1.872 ns; Loc. = LCCOMB_X38_Y9_N18; Fanout = 1; COMB Node = 'Mux8~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { S[3] Mux8~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.000 ns) 2.955 ns Mux8~0clkctrl 3 COMB CLKCTRL_G11 4 " "Info: 3: + IC(1.083 ns) + CELL(0.000 ns) = 2.955 ns; Loc. = CLKCTRL_G11; Fanout = 4; COMB Node = 'Mux8~0clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { Mux8~0 Mux8~0clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.053 ns) 3.934 ns c\[0\] 4 REG LCCOMB_X38_Y8_N16 2 " "Info: 4: + IC(0.926 ns) + CELL(0.053 ns) = 3.934 ns; Loc. = LCCOMB_X38_Y8_N16; Fanout = 2; REG Node = 'c\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { Mux8~0clkctrl c[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.145 ns ( 29.11 % ) " "Info: Total cell delay = 1.145 ns ( 29.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.789 ns ( 70.89 % ) " "Info: Total interconnect delay = 2.789 ns ( 70.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.934 ns" { S[3] Mux8~0 Mux8~0clkctrl c[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.934 ns" { S[3] {} S[3]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[0] {} } { 0.000ns 0.000ns 0.780ns 1.083ns 0.926ns } { 0.000ns 0.820ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.934 ns" { S[3] Mux8~0 Mux8~0clkctrl c[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.934 ns" { S[3] {} S[3]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[1] {} } { 0.000ns 0.000ns 0.780ns 1.083ns 0.926ns } { 0.000ns 0.820ns 0.272ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.934 ns" { S[3] Mux8~0 Mux8~0clkctrl c[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.934 ns" { S[3] {} S[3]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[0] {} } { 0.000ns 0.000ns 0.780ns 1.083ns 0.926ns } { 0.000ns 0.820ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.658 ns + " "Info: + Micro setup delay of destination is 0.658 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { c[0] c~22 c[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.213 ns" { c[0] {} c~22 {} c[1] {} } { 0.000ns 0.521ns 0.239ns } { 0.000ns 0.225ns 0.228ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.934 ns" { S[3] Mux8~0 Mux8~0clkctrl c[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.934 ns" { S[3] {} S[3]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[1] {} } { 0.000ns 0.000ns 0.780ns 1.083ns 0.926ns } { 0.000ns 0.820ns 0.272ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.934 ns" { S[3] Mux8~0 Mux8~0clkctrl c[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.934 ns" { S[3] {} S[3]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[0] {} } { 0.000ns 0.000ns 0.780ns 1.083ns 0.926ns } { 0.000ns 0.820ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { c[1] {} } {  } {  } "" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "R\[0\] register register y\[0\] bcout\[0\]\$latch 500.0 MHz Internal " "Info: Clock \"R\[0\]\" Internal fmax is restricted to 500.0 MHz between source register \"y\[0\]\" and destination register \"bcout\[0\]\$latch\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.520 ns + Longest register register " "Info: + Longest register to register delay is 0.520 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns y\[0\] 1 REG LCCOMB_X37_Y9_N16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X37_Y9_N16; Fanout = 1; REG Node = 'y\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 0.271 ns Mux2~1 2 COMB LCCOMB_X37_Y9_N14 1 " "Info: 2: + IC(0.218 ns) + CELL(0.053 ns) = 0.271 ns; Loc. = LCCOMB_X37_Y9_N14; Fanout = 1; COMB Node = 'Mux2~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { y[0] Mux2~1 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.196 ns) + CELL(0.053 ns) 0.520 ns bcout\[0\]\$latch 3 REG LCCOMB_X37_Y9_N26 1 " "Info: 3: + IC(0.196 ns) + CELL(0.053 ns) = 0.520 ns; Loc. = LCCOMB_X37_Y9_N26; Fanout = 1; REG Node = 'bcout\[0\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.249 ns" { Mux2~1 bcout[0]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.106 ns ( 20.38 % ) " "Info: Total cell delay = 0.106 ns ( 20.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.414 ns ( 79.62 % ) " "Info: Total interconnect delay = 0.414 ns ( 79.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.520 ns" { y[0] Mux2~1 bcout[0]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.520 ns" { y[0] {} Mux2~1 {} bcout[0]$latch {} } { 0.000ns 0.218ns 0.196ns } { 0.000ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.174 ns - Smallest " "Info: - Smallest clock skew is 0.174 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "R\[0\] destination 4.207 ns + Shortest register " "Info: + Shortest clock path from clock \"R\[0\]\" to destination register is 4.207 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns R\[0\] 1 CLK PIN_P2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_P2; Fanout = 4; CLK Node = 'R\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { R[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.272 ns) 1.733 ns Mux6~0 2 COMB LCCOMB_X39_Y9_N4 1 " "Info: 2: + IC(0.641 ns) + CELL(0.272 ns) = 1.733 ns; Loc. = LCCOMB_X39_Y9_N4; Fanout = 1; COMB Node = 'Mux6~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { R[0] Mux6~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.271 ns) + CELL(0.000 ns) 3.004 ns Mux6~0clkctrl 3 COMB CLKCTRL_G9 4 " "Info: 3: + IC(1.271 ns) + CELL(0.000 ns) = 3.004 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'Mux6~0clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { Mux6~0 Mux6~0clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.228 ns) 4.207 ns bcout\[0\]\$latch 4 REG LCCOMB_X37_Y9_N26 1 " "Info: 4: + IC(0.975 ns) + CELL(0.228 ns) = 4.207 ns; Loc. = LCCOMB_X37_Y9_N26; Fanout = 1; REG Node = 'bcout\[0\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.203 ns" { Mux6~0clkctrl bcout[0]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 31.38 % ) " "Info: Total cell delay = 1.320 ns ( 31.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.887 ns ( 68.62 % ) " "Info: Total interconnect delay = 2.887 ns ( 68.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.207 ns" { R[0] Mux6~0 Mux6~0clkctrl bcout[0]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.207 ns" { R[0] {} R[0]~combout {} Mux6~0 {} Mux6~0clkctrl {} bcout[0]$latch {} } { 0.000ns 0.000ns 0.641ns 1.271ns 0.975ns } { 0.000ns 0.820ns 0.272ns 0.000ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "R\[0\] source 4.033 ns - Longest register " "Info: - Longest clock path from clock \"R\[0\]\" to source register is 4.033 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns R\[0\] 1 CLK PIN_P2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_P2; Fanout = 4; CLK Node = 'R\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { R[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.272 ns) 1.724 ns Mux13~0 2 COMB LCCOMB_X39_Y9_N20 1 " "Info: 2: + IC(0.632 ns) + CELL(0.272 ns) = 1.724 ns; Loc. = LCCOMB_X39_Y9_N20; Fanout = 1; COMB Node = 'Mux13~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { R[0] Mux13~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.000 ns) 3.043 ns Mux13~0clkctrl 3 COMB CLKCTRL_G8 4 " "Info: 3: + IC(1.319 ns) + CELL(0.000 ns) = 3.043 ns; Loc. = CLKCTRL_G8; Fanout = 4; COMB Node = 'Mux13~0clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { Mux13~0 Mux13~0clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.053 ns) 4.033 ns y\[0\] 4 REG LCCOMB_X37_Y9_N16 1 " "Info: 4: + IC(0.937 ns) + CELL(0.053 ns) = 4.033 ns; Loc. = LCCOMB_X37_Y9_N16; Fanout = 1; REG Node = 'y\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { Mux13~0clkctrl y[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.145 ns ( 28.39 % ) " "Info: Total cell delay = 1.145 ns ( 28.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.888 ns ( 71.61 % ) " "Info: Total interconnect delay = 2.888 ns ( 71.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.033 ns" { R[0] Mux13~0 Mux13~0clkctrl y[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.033 ns" { R[0] {} R[0]~combout {} Mux13~0 {} Mux13~0clkctrl {} y[0] {} } { 0.000ns 0.000ns 0.632ns 1.319ns 0.937ns } { 0.000ns 0.820ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.207 ns" { R[0] Mux6~0 Mux6~0clkctrl bcout[0]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.207 ns" { R[0] {} R[0]~combout {} Mux6~0 {} Mux6~0clkctrl {} bcout[0]$latch {} } { 0.000ns 0.000ns 0.641ns 1.271ns 0.975ns } { 0.000ns 0.820ns 0.272ns 0.000ns 0.228ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.033 ns" { R[0] Mux13~0 Mux13~0clkctrl y[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.033 ns" { R[0] {} R[0]~combout {} Mux13~0 {} Mux13~0clkctrl {} y[0] {} } { 0.000ns 0.000ns 0.632ns 1.319ns 0.937ns } { 0.000ns 0.820ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.772 ns + " "Info: + Micro setup delay of destination is 0.772 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.520 ns" { y[0] Mux2~1 bcout[0]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.520 ns" { y[0] {} Mux2~1 {} bcout[0]$latch {} } { 0.000ns 0.218ns 0.196ns } { 0.000ns 0.053ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.207 ns" { R[0] Mux6~0 Mux6~0clkctrl bcout[0]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.207 ns" { R[0] {} R[0]~combout {} Mux6~0 {} Mux6~0clkctrl {} bcout[0]$latch {} } { 0.000ns 0.000ns 0.641ns 1.271ns 0.975ns } { 0.000ns 0.820ns 0.272ns 0.000ns 0.228ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.033 ns" { R[0] Mux13~0 Mux13~0clkctrl y[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.033 ns" { R[0] {} R[0]~combout {} Mux13~0 {} Mux13~0clkctrl {} y[0] {} } { 0.000ns 0.000ns 0.632ns 1.319ns 0.937ns } { 0.000ns 0.820ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bcout[0]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { bcout[0]$latch {} } {  } {  } "" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "S\[2\] register register c\[0\] c\[1\] 500.0 MHz Internal " "Info: Clock \"S\[2\]\" Internal fmax is restricted to 500.0 MHz between source register \"c\[0\]\" and destination register \"c\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.213 ns + Longest register register " "Info: + Longest register to register delay is 1.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns c\[0\] 1 REG LCCOMB_X38_Y8_N16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X38_Y8_N16; Fanout = 2; REG Node = 'c\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.521 ns) + CELL(0.225 ns) 0.746 ns c~22 2 COMB LCCOMB_X37_Y8_N8 1 " "Info: 2: + IC(0.521 ns) + CELL(0.225 ns) = 0.746 ns; Loc. = LCCOMB_X37_Y8_N8; Fanout = 1; COMB Node = 'c~22'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { c[0] c~22 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.228 ns) 1.213 ns c\[1\] 3 REG LCCOMB_X37_Y8_N4 2 " "Info: 3: + IC(0.239 ns) + CELL(0.228 ns) = 1.213 ns; Loc. = LCCOMB_X37_Y8_N4; Fanout = 2; REG Node = 'c\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { c~22 c[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.453 ns ( 37.35 % ) " "Info: Total cell delay = 0.453 ns ( 37.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.760 ns ( 62.65 % ) " "Info: Total interconnect delay = 0.760 ns ( 62.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { c[0] c~22 c[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.213 ns" { c[0] {} c~22 {} c[1] {} } { 0.000ns 0.521ns 0.239ns } { 0.000ns 0.225ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[2\] destination 4.237 ns + Shortest register " "Info: + Shortest clock path from clock \"S\[2\]\" to destination register is 4.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns S\[2\] 1 CLK PIN_P6 20 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_P6; Fanout = 20; CLK Node = 'S\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(0.272 ns) 2.175 ns Mux8~0 2 COMB LCCOMB_X38_Y9_N18 1 " "Info: 2: + IC(1.103 ns) + CELL(0.272 ns) = 2.175 ns; Loc. = LCCOMB_X38_Y9_N18; Fanout = 1; COMB Node = 'Mux8~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { S[2] Mux8~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.000 ns) 3.258 ns Mux8~0clkctrl 3 COMB CLKCTRL_G11 4 " "Info: 3: + IC(1.083 ns) + CELL(0.000 ns) = 3.258 ns; Loc. = CLKCTRL_G11; Fanout = 4; COMB Node = 'Mux8~0clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { Mux8~0 Mux8~0clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.053 ns) 4.237 ns c\[1\] 4 REG LCCOMB_X37_Y8_N4 2 " "Info: 4: + IC(0.926 ns) + CELL(0.053 ns) = 4.237 ns; Loc. = LCCOMB_X37_Y8_N4; Fanout = 2; REG Node = 'c\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { Mux8~0clkctrl c[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.125 ns ( 26.55 % ) " "Info: Total cell delay = 1.125 ns ( 26.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.112 ns ( 73.45 % ) " "Info: Total interconnect delay = 3.112 ns ( 73.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.237 ns" { S[2] Mux8~0 Mux8~0clkctrl c[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.237 ns" { S[2] {} S[2]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[1] {} } { 0.000ns 0.000ns 1.103ns 1.083ns 0.926ns } { 0.000ns 0.800ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[2\] source 4.237 ns - Longest register " "Info: - Longest clock path from clock \"S\[2\]\" to source register is 4.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns S\[2\] 1 CLK PIN_P6 20 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_P6; Fanout = 20; CLK Node = 'S\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(0.272 ns) 2.175 ns Mux8~0 2 COMB LCCOMB_X38_Y9_N18 1 " "Info: 2: + IC(1.103 ns) + CELL(0.272 ns) = 2.175 ns; Loc. = LCCOMB_X38_Y9_N18; Fanout = 1; COMB Node = 'Mux8~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { S[2] Mux8~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.000 ns) 3.258 ns Mux8~0clkctrl 3 COMB CLKCTRL_G11 4 " "Info: 3: + IC(1.083 ns) + CELL(0.000 ns) = 3.258 ns; Loc. = CLKCTRL_G11; Fanout = 4; COMB Node = 'Mux8~0clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { Mux8~0 Mux8~0clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.053 ns) 4.237 ns c\[0\] 4 REG LCCOMB_X38_Y8_N16 2 " "Info: 4: + IC(0.926 ns) + CELL(0.053 ns) = 4.237 ns; Loc. = LCCOMB_X38_Y8_N16; Fanout = 2; REG Node = 'c\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { Mux8~0clkctrl c[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.125 ns ( 26.55 % ) " "Info: Total cell delay = 1.125 ns ( 26.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.112 ns ( 73.45 % ) " "Info: Total interconnect delay = 3.112 ns ( 73.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.237 ns" { S[2] Mux8~0 Mux8~0clkctrl c[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.237 ns" { S[2] {} S[2]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[0] {} } { 0.000ns 0.000ns 1.103ns 1.083ns 0.926ns } { 0.000ns 0.800ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.237 ns" { S[2] Mux8~0 Mux8~0clkctrl c[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.237 ns" { S[2] {} S[2]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[1] {} } { 0.000ns 0.000ns 1.103ns 1.083ns 0.926ns } { 0.000ns 0.800ns 0.272ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.237 ns" { S[2] Mux8~0 Mux8~0clkctrl c[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.237 ns" { S[2] {} S[2]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[0] {} } { 0.000ns 0.000ns 1.103ns 1.083ns 0.926ns } { 0.000ns 0.800ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.658 ns + " "Info: + Micro setup delay of destination is 0.658 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { c[0] c~22 c[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.213 ns" { c[0] {} c~22 {} c[1] {} } { 0.000ns 0.521ns 0.239ns } { 0.000ns 0.225ns 0.228ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.237 ns" { S[2] Mux8~0 Mux8~0clkctrl c[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.237 ns" { S[2] {} S[2]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[1] {} } { 0.000ns 0.000ns 1.103ns 1.083ns 0.926ns } { 0.000ns 0.800ns 0.272ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.237 ns" { S[2] Mux8~0 Mux8~0clkctrl c[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.237 ns" { S[2] {} S[2]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[0] {} } { 0.000ns 0.000ns 1.103ns 1.083ns 0.926ns } { 0.000ns 0.800ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { c[1] {} } {  } {  } "" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "S\[1\] register register c\[0\] c\[1\] 500.0 MHz Internal " "Info: Clock \"S\[1\]\" Internal fmax is restricted to 500.0 MHz between source register \"c\[0\]\" and destination register \"c\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.213 ns + Longest register register " "Info: + Longest register to register delay is 1.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns c\[0\] 1 REG LCCOMB_X38_Y8_N16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X38_Y8_N16; Fanout = 2; REG Node = 'c\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.521 ns) + CELL(0.225 ns) 0.746 ns c~22 2 COMB LCCOMB_X37_Y8_N8 1 " "Info: 2: + IC(0.521 ns) + CELL(0.225 ns) = 0.746 ns; Loc. = LCCOMB_X37_Y8_N8; Fanout = 1; COMB Node = 'c~22'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { c[0] c~22 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.228 ns) 1.213 ns c\[1\] 3 REG LCCOMB_X37_Y8_N4 2 " "Info: 3: + IC(0.239 ns) + CELL(0.228 ns) = 1.213 ns; Loc. = LCCOMB_X37_Y8_N4; Fanout = 2; REG Node = 'c\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { c~22 c[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.453 ns ( 37.35 % ) " "Info: Total cell delay = 0.453 ns ( 37.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.760 ns ( 62.65 % ) " "Info: Total interconnect delay = 0.760 ns ( 62.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { c[0] c~22 c[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.213 ns" { c[0] {} c~22 {} c[1] {} } { 0.000ns 0.521ns 0.239ns } { 0.000ns 0.225ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[1\] destination 3.772 ns + Shortest register " "Info: + Shortest clock path from clock \"S\[1\]\" to destination register is 3.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns S\[1\] 1 CLK PIN_N7 9 " "Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_N7; Fanout = 9; CLK Node = 'S\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.154 ns) 1.710 ns Mux8~0 2 COMB LCCOMB_X38_Y9_N18 1 " "Info: 2: + IC(0.766 ns) + CELL(0.154 ns) = 1.710 ns; Loc. = LCCOMB_X38_Y9_N18; Fanout = 1; COMB Node = 'Mux8~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { S[1] Mux8~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.000 ns) 2.793 ns Mux8~0clkctrl 3 COMB CLKCTRL_G11 4 " "Info: 3: + IC(1.083 ns) + CELL(0.000 ns) = 2.793 ns; Loc. = CLKCTRL_G11; Fanout = 4; COMB Node = 'Mux8~0clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { Mux8~0 Mux8~0clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.053 ns) 3.772 ns c\[1\] 4 REG LCCOMB_X37_Y8_N4 2 " "Info: 4: + IC(0.926 ns) + CELL(0.053 ns) = 3.772 ns; Loc. = LCCOMB_X37_Y8_N4; Fanout = 2; REG Node = 'c\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { Mux8~0clkctrl c[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.997 ns ( 26.43 % ) " "Info: Total cell delay = 0.997 ns ( 26.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.775 ns ( 73.57 % ) " "Info: Total interconnect delay = 2.775 ns ( 73.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.772 ns" { S[1] Mux8~0 Mux8~0clkctrl c[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.772 ns" { S[1] {} S[1]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[1] {} } { 0.000ns 0.000ns 0.766ns 1.083ns 0.926ns } { 0.000ns 0.790ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[1\] source 3.772 ns - Longest register " "Info: - Longest clock path from clock \"S\[1\]\" to source register is 3.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns S\[1\] 1 CLK PIN_N7 9 " "Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_N7; Fanout = 9; CLK Node = 'S\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.154 ns) 1.710 ns Mux8~0 2 COMB LCCOMB_X38_Y9_N18 1 " "Info: 2: + IC(0.766 ns) + CELL(0.154 ns) = 1.710 ns; Loc. = LCCOMB_X38_Y9_N18; Fanout = 1; COMB Node = 'Mux8~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { S[1] Mux8~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.000 ns) 2.793 ns Mux8~0clkctrl 3 COMB CLKCTRL_G11 4 " "Info: 3: + IC(1.083 ns) + CELL(0.000 ns) = 2.793 ns; Loc. = CLKCTRL_G11; Fanout = 4; COMB Node = 'Mux8~0clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { Mux8~0 Mux8~0clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.053 ns) 3.772 ns c\[0\] 4 REG LCCOMB_X38_Y8_N16 2 " "Info: 4: + IC(0.926 ns) + CELL(0.053 ns) = 3.772 ns; Loc. = LCCOMB_X38_Y8_N16; Fanout = 2; REG Node = 'c\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { Mux8~0clkctrl c[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.997 ns ( 26.43 % ) " "Info: Total cell delay = 0.997 ns ( 26.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.775 ns ( 73.57 % ) " "Info: Total interconnect delay = 2.775 ns ( 73.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.772 ns" { S[1] Mux8~0 Mux8~0clkctrl c[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.772 ns" { S[1] {} S[1]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[0] {} } { 0.000ns 0.000ns 0.766ns 1.083ns 0.926ns } { 0.000ns 0.790ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.772 ns" { S[1] Mux8~0 Mux8~0clkctrl c[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.772 ns" { S[1] {} S[1]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[1] {} } { 0.000ns 0.000ns 0.766ns 1.083ns 0.926ns } { 0.000ns 0.790ns 0.154ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.772 ns" { S[1] Mux8~0 Mux8~0clkctrl c[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.772 ns" { S[1] {} S[1]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[0] {} } { 0.000ns 0.000ns 0.766ns 1.083ns 0.926ns } { 0.000ns 0.790ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.658 ns + " "Info: + Micro setup delay of destination is 0.658 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { c[0] c~22 c[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.213 ns" { c[0] {} c~22 {} c[1] {} } { 0.000ns 0.521ns 0.239ns } { 0.000ns 0.225ns 0.228ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.772 ns" { S[1] Mux8~0 Mux8~0clkctrl c[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.772 ns" { S[1] {} S[1]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[1] {} } { 0.000ns 0.000ns 0.766ns 1.083ns 0.926ns } { 0.000ns 0.790ns 0.154ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.772 ns" { S[1] Mux8~0 Mux8~0clkctrl c[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.772 ns" { S[1] {} S[1]~combout {} Mux8~0 {} Mux8~0clkctrl {} c[0] {} } { 0.000ns 0.000ns 0.766ns 1.083ns 0.926ns } { 0.000ns 0.790ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { c[1] {} } {  } {  } "" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "y\[2\] B\[3\] R\[1\] 5.175 ns register " "Info: tsu for register \"y\[2\]\" (data pin = \"B\[3\]\", clock pin = \"R\[1\]\") is 5.175 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.383 ns + Longest pin register " "Info: + Longest pin to register delay is 8.383 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns B\[3\] 1 CLK PIN_AA4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA4; Fanout = 8; CLK Node = 'B\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.277 ns) + CELL(0.516 ns) 5.650 ns Add0~7 2 COMB LCCOMB_X37_Y9_N2 2 " "Info: 2: + IC(4.277 ns) + CELL(0.516 ns) = 5.650 ns; Loc. = LCCOMB_X37_Y9_N2; Fanout = 2; COMB Node = 'Add0~7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.793 ns" { B[3] Add0~7 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.685 ns Add0~11 3 COMB LCCOMB_X37_Y9_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 5.685 ns; Loc. = LCCOMB_X37_Y9_N4; Fanout = 2; COMB Node = 'Add0~11'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~7 Add0~11 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 5.810 ns Add0~14 4 COMB LCCOMB_X37_Y9_N6 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 5.810 ns; Loc. = LCCOMB_X37_Y9_N6; Fanout = 1; COMB Node = 'Add0~14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~11 Add0~14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.378 ns) 6.853 ns Mux15~12 5 COMB LCCOMB_X37_Y8_N0 1 " "Info: 5: + IC(0.665 ns) + CELL(0.378 ns) = 6.853 ns; Loc. = LCCOMB_X37_Y8_N0; Fanout = 1; COMB Node = 'Mux15~12'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.043 ns" { Add0~14 Mux15~12 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.357 ns) 7.463 ns Mux15~11 6 COMB LCCOMB_X37_Y8_N30 1 " "Info: 6: + IC(0.253 ns) + CELL(0.357 ns) = 7.463 ns; Loc. = LCCOMB_X37_Y8_N30; Fanout = 1; COMB Node = 'Mux15~11'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.610 ns" { Mux15~12 Mux15~11 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.225 ns) 8.383 ns y\[2\] 7 REG LCCOMB_X39_Y9_N26 1 " "Info: 7: + IC(0.695 ns) + CELL(0.225 ns) = 8.383 ns; Loc. = LCCOMB_X39_Y9_N26; Fanout = 1; REG Node = 'y\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { Mux15~11 y[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.493 ns ( 29.74 % ) " "Info: Total cell delay = 2.493 ns ( 29.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.890 ns ( 70.26 % ) " "Info: Total interconnect delay = 5.890 ns ( 70.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.383 ns" { B[3] Add0~7 Add0~11 Add0~14 Mux15~12 Mux15~11 y[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.383 ns" { B[3] {} B[3]~combout {} Add0~7 {} Add0~11 {} Add0~14 {} Mux15~12 {} Mux15~11 {} y[2] {} } { 0.000ns 0.000ns 4.277ns 0.000ns 0.000ns 0.665ns 0.253ns 0.695ns } { 0.000ns 0.857ns 0.516ns 0.035ns 0.125ns 0.378ns 0.357ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.628 ns + " "Info: + Micro setup delay of destination is 0.628 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "R\[1\] destination 3.836 ns - Shortest register " "Info: - Shortest clock path from clock \"R\[1\]\" to destination register is 3.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns R\[1\] 1 CLK PIN_N8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_N8; Fanout = 4; CLK Node = 'R\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { R[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.581 ns) + CELL(0.154 ns) 1.525 ns Mux13~0 2 COMB LCCOMB_X39_Y9_N20 1 " "Info: 2: + IC(0.581 ns) + CELL(0.154 ns) = 1.525 ns; Loc. = LCCOMB_X39_Y9_N20; Fanout = 1; COMB Node = 'Mux13~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { R[1] Mux13~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.000 ns) 2.844 ns Mux13~0clkctrl 3 COMB CLKCTRL_G8 4 " "Info: 3: + IC(1.319 ns) + CELL(0.000 ns) = 2.844 ns; Loc. = CLKCTRL_G8; Fanout = 4; COMB Node = 'Mux13~0clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { Mux13~0 Mux13~0clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.053 ns) 3.836 ns y\[2\] 4 REG LCCOMB_X39_Y9_N26 1 " "Info: 4: + IC(0.939 ns) + CELL(0.053 ns) = 3.836 ns; Loc. = LCCOMB_X39_Y9_N26; Fanout = 1; REG Node = 'y\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.992 ns" { Mux13~0clkctrl y[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.997 ns ( 25.99 % ) " "Info: Total cell delay = 0.997 ns ( 25.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.839 ns ( 74.01 % ) " "Info: Total interconnect delay = 2.839 ns ( 74.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.836 ns" { R[1] Mux13~0 Mux13~0clkctrl y[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.836 ns" { R[1] {} R[1]~combout {} Mux13~0 {} Mux13~0clkctrl {} y[2] {} } { 0.000ns 0.000ns 0.581ns 1.319ns 0.939ns } { 0.000ns 0.790ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.383 ns" { B[3] Add0~7 Add0~11 Add0~14 Mux15~12 Mux15~11 y[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.383 ns" { B[3] {} B[3]~combout {} Add0~7 {} Add0~11 {} Add0~14 {} Mux15~12 {} Mux15~11 {} y[2] {} } { 0.000ns 0.000ns 4.277ns 0.000ns 0.000ns 0.665ns 0.253ns 0.695ns } { 0.000ns 0.857ns 0.516ns 0.035ns 0.125ns 0.378ns 0.357ns 0.225ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.836 ns" { R[1] Mux13~0 Mux13~0clkctrl y[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.836 ns" { R[1] {} R[1]~combout {} Mux13~0 {} Mux13~0clkctrl {} y[2] {} } { 0.000ns 0.000ns 0.581ns 1.319ns 0.939ns } { 0.000ns 0.790ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "S\[2\] bcout\[1\] bcout\[1\]\$latch 9.050 ns register " "Info: tco from clock \"S\[2\]\" to destination pin \"bcout\[1\]\" through register \"bcout\[1\]\$latch\" is 9.050 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[2\] source 4.568 ns + Longest register " "Info: + Longest clock path from clock \"S\[2\]\" to source register is 4.568 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns S\[2\] 1 CLK PIN_P6 20 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_P6; Fanout = 20; CLK Node = 'S\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.357 ns) 2.106 ns Mux6~0 2 COMB LCCOMB_X39_Y9_N4 1 " "Info: 2: + IC(0.949 ns) + CELL(0.357 ns) = 2.106 ns; Loc. = LCCOMB_X39_Y9_N4; Fanout = 1; COMB Node = 'Mux6~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { S[2] Mux6~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.271 ns) + CELL(0.000 ns) 3.377 ns Mux6~0clkctrl 3 COMB CLKCTRL_G9 4 " "Info: 3: + IC(1.271 ns) + CELL(0.000 ns) = 3.377 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'Mux6~0clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { Mux6~0 Mux6~0clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.228 ns) 4.568 ns bcout\[1\]\$latch 4 REG LCCOMB_X37_Y8_N18 1 " "Info: 4: + IC(0.963 ns) + CELL(0.228 ns) = 4.568 ns; Loc. = LCCOMB_X37_Y8_N18; Fanout = 1; REG Node = 'bcout\[1\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.191 ns" { Mux6~0clkctrl bcout[1]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 30.32 % ) " "Info: Total cell delay = 1.385 ns ( 30.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.183 ns ( 69.68 % ) " "Info: Total interconnect delay = 3.183 ns ( 69.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.568 ns" { S[2] Mux6~0 Mux6~0clkctrl bcout[1]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.568 ns" { S[2] {} S[2]~combout {} Mux6~0 {} Mux6~0clkctrl {} bcout[1]$latch {} } { 0.000ns 0.000ns 0.949ns 1.271ns 0.963ns } { 0.000ns 0.800ns 0.357ns 0.000ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.482 ns + Longest register pin " "Info: + Longest register to pin delay is 4.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns bcout\[1\]\$latch 1 REG LCCOMB_X37_Y8_N18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X37_Y8_N18; Fanout = 1; REG Node = 'bcout\[1\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bcout[1]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.328 ns) + CELL(2.154 ns) 4.482 ns bcout\[1\] 2 PIN PIN_R22 0 " "Info: 2: + IC(2.328 ns) + CELL(2.154 ns) = 4.482 ns; Loc. = PIN_R22; Fanout = 0; PIN Node = 'bcout\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.482 ns" { bcout[1]$latch bcout[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.154 ns ( 48.06 % ) " "Info: Total cell delay = 2.154 ns ( 48.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.328 ns ( 51.94 % ) " "Info: Total interconnect delay = 2.328 ns ( 51.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.482 ns" { bcout[1]$latch bcout[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.482 ns" { bcout[1]$latch {} bcout[1] {} } { 0.000ns 2.328ns } { 0.000ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.568 ns" { S[2] Mux6~0 Mux6~0clkctrl bcout[1]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.568 ns" { S[2] {} S[2]~combout {} Mux6~0 {} Mux6~0clkctrl {} bcout[1]$latch {} } { 0.000ns 0.000ns 0.949ns 1.271ns 0.963ns } { 0.000ns 0.800ns 0.357ns 0.000ns 0.228ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.482 ns" { bcout[1]$latch bcout[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.482 ns" { bcout[1]$latch {} bcout[1] {} } { 0.000ns 2.328ns } { 0.000ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "y\[3\] A\[1\] S\[2\] 0.154 ns register " "Info: th for register \"y\[3\]\" (data pin = \"A\[1\]\", clock pin = \"S\[2\]\") is 0.154 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[2\] destination 4.422 ns + Longest register " "Info: + Longest clock path from clock \"S\[2\]\" to destination register is 4.422 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns S\[2\] 1 CLK PIN_P6 20 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_P6; Fanout = 20; CLK Node = 'S\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.956 ns) + CELL(0.357 ns) 2.113 ns Mux13~0 2 COMB LCCOMB_X39_Y9_N20 1 " "Info: 2: + IC(0.956 ns) + CELL(0.357 ns) = 2.113 ns; Loc. = LCCOMB_X39_Y9_N20; Fanout = 1; COMB Node = 'Mux13~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { S[2] Mux13~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.000 ns) 3.432 ns Mux13~0clkctrl 3 COMB CLKCTRL_G8 4 " "Info: 3: + IC(1.319 ns) + CELL(0.000 ns) = 3.432 ns; Loc. = CLKCTRL_G8; Fanout = 4; COMB Node = 'Mux13~0clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { Mux13~0 Mux13~0clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.053 ns) 4.422 ns y\[3\] 4 REG LCCOMB_X39_Y9_N10 1 " "Info: 4: + IC(0.937 ns) + CELL(0.053 ns) = 4.422 ns; Loc. = LCCOMB_X39_Y9_N10; Fanout = 1; REG Node = 'y\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { Mux13~0clkctrl y[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.210 ns ( 27.36 % ) " "Info: Total cell delay = 1.210 ns ( 27.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.212 ns ( 72.64 % ) " "Info: Total interconnect delay = 3.212 ns ( 72.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.422 ns" { S[2] Mux13~0 Mux13~0clkctrl y[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.422 ns" { S[2] {} S[2]~combout {} Mux13~0 {} Mux13~0clkctrl {} y[3] {} } { 0.000ns 0.000ns 0.956ns 1.319ns 0.937ns } { 0.000ns 0.800ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.268 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns A\[1\] 1 CLK PIN_R2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_R2; Fanout = 9; CLK Node = 'A\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.790 ns) + CELL(0.053 ns) 1.673 ns LessThan0~0 2 COMB LCCOMB_X37_Y8_N24 4 " "Info: 2: + IC(0.790 ns) + CELL(0.053 ns) = 1.673 ns; Loc. = LCCOMB_X37_Y8_N24; Fanout = 4; COMB Node = 'LessThan0~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { A[1] LessThan0~0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.593 ns) + CELL(0.436 ns) 2.702 ns Add0~15 3 COMB LCCOMB_X37_Y9_N6 1 " "Info: 3: + IC(0.593 ns) + CELL(0.436 ns) = 2.702 ns; Loc. = LCCOMB_X37_Y9_N6; Fanout = 1; COMB Node = 'Add0~15'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { LessThan0~0 Add0~15 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.827 ns Add0~18 4 COMB LCCOMB_X37_Y9_N8 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 2.827 ns; Loc. = LCCOMB_X37_Y9_N8; Fanout = 1; COMB Node = 'Add0~18'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~15 Add0~18 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.543 ns) + CELL(0.378 ns) 3.748 ns Mux16~13 5 COMB LCCOMB_X39_Y9_N0 1 " "Info: 5: + IC(0.543 ns) + CELL(0.378 ns) = 3.748 ns; Loc. = LCCOMB_X39_Y9_N0; Fanout = 1; COMB Node = 'Mux16~13'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { Add0~18 Mux16~13 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.225 ns) 4.268 ns y\[3\] 6 REG LCCOMB_X39_Y9_N10 1 " "Info: 6: + IC(0.295 ns) + CELL(0.225 ns) = 4.268 ns; Loc. = LCCOMB_X39_Y9_N10; Fanout = 1; REG Node = 'y\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.520 ns" { Mux16~13 y[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/lenovo/Desktop/project/shiyan/ALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.047 ns ( 47.96 % ) " "Info: Total cell delay = 2.047 ns ( 47.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.221 ns ( 52.04 % ) " "Info: Total interconnect delay = 2.221 ns ( 52.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.268 ns" { A[1] LessThan0~0 Add0~15 Add0~18 Mux16~13 y[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.268 ns" { A[1] {} A[1]~combout {} LessThan0~0 {} Add0~15 {} Add0~18 {} Mux16~13 {} y[3] {} } { 0.000ns 0.000ns 0.790ns 0.593ns 0.000ns 0.543ns 0.295ns } { 0.000ns 0.830ns 0.053ns 0.436ns 0.125ns 0.378ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.422 ns" { S[2] Mux13~0 Mux13~0clkctrl y[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.422 ns" { S[2] {} S[2]~combout {} Mux13~0 {} Mux13~0clkctrl {} y[3] {} } { 0.000ns 0.000ns 0.956ns 1.319ns 0.937ns } { 0.000ns 0.800ns 0.357ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.268 ns" { A[1] LessThan0~0 Add0~15 Add0~18 Mux16~13 y[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.268 ns" { A[1] {} A[1]~combout {} LessThan0~0 {} Add0~15 {} Add0~18 {} Mux16~13 {} y[3] {} } { 0.000ns 0.000ns 0.790ns 0.593ns 0.000ns 0.543ns 0.295ns } { 0.000ns 0.830ns 0.053ns 0.436ns 0.125ns 0.378ns 0.225ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 16 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 09 15:50:32 2017 " "Info: Processing ended: Sat Dec 09 15:50:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
