// Seed: 99814514
module module_0 (
    input uwire id_0,
    input wand id_1,
    input wand id_2,
    output supply0 id_3,
    output wor id_4,
    output tri1 id_5,
    input uwire id_6,
    input tri1 id_7,
    output wand id_8,
    output tri id_9,
    input wand id_10,
    input tri1 id_11,
    output tri1 id_12,
    output wor id_13
);
  logic [1 : 1] id_15;
  ;
  assign module_1.id_18 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input wire id_2,
    output tri1 id_3,
    output uwire id_4,
    output uwire id_5,
    output wire id_6,
    output wor id_7,
    input supply0 id_8,
    input uwire id_9,
    input wand id_10,
    input tri id_11,
    output supply1 id_12,
    input supply0 id_13,
    output supply1 id_14,
    input supply0 id_15,
    input tri1 id_16,
    output tri0 id_17,
    input wire id_18,
    input uwire id_19,
    output supply0 id_20,
    input wand id_21
);
  assign id_20 = -1;
  assign id_7  = {id_19, id_11, id_19, id_10, 1, 1, -1, id_21, id_8};
  module_0 modCall_1 (
      id_2,
      id_10,
      id_2,
      id_4,
      id_14,
      id_20,
      id_0,
      id_11,
      id_17,
      id_12,
      id_9,
      id_8,
      id_20,
      id_5
  );
endmodule
