<?xml version='1.0'?>
<island simulinkPath='prach_shortFormat_fftShift/prach/PRACH_CC/ControlDecode' topLevelEntity='prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='in_2_vin_tpl' clock='clk' reset='areset' width='1' dir='in' role='valid' qsys_role='valid_in_2_vin_tpl' stm='prach_shortFormat_fftShift/prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ChannelI3n_cunroll_x.stm' highLevelName='vin' highLevelIndex='2' vector='0' complex='0'/>
    <port name='in_3_chin_tpl' clock='clk' reset='areset' width='8' dir='in' role='channel' qsys_role='channel_in_3_chin_tpl' stm='prach_shortFormat_fftShift/prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ChannelI3n_cunroll_x.stm' highLevelName='chin' highLevelIndex='3' vector='0' complex='0'/>
    <port name='in_1_real_din_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_1_real_din_tpl' stm='prach_shortFormat_fftShift/prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ChannelI3n_cunroll_x.stm' highLevelName='din' highLevelIndex='1' vector='0' complex='0'/>
    <port name='in_1_imag_din_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_1_imag_din_tpl' stm='prach_shortFormat_fftShift/prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ChannelI3n_cunroll_x.stm' highLevelName='din' highLevelIndex='0' vector='0' complex='1'/>
    <port name='in_5_SubFN_tpl' clock='clk' reset='areset' width='8' dir='in' role='data' qsys_role='data_in_5_SubFN_tpl' stm='prach_shortFormat_fftShift/prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ChannelI3n_cunroll_x.stm' highLevelName='SubFN' highLevelIndex='5' vector='0' complex='0'/>
    <port name='in_4_SFN_tpl' clock='clk' reset='areset' width='12' dir='in' role='data' qsys_role='data_in_4_SFN_tpl' stm='prach_shortFormat_fftShift/prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ChannelI3n_cunroll_x.stm' highLevelName='SFN' highLevelIndex='4' vector='0' complex='0'/>
    <port name='in_6_SCSby15_tpl' clock='clk' reset='areset' width='2' dir='in' role='data' qsys_role='data_in_6_SCSby15_tpl' stm='prach_shortFormat_fftShift/prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ChannelI3n_cunroll_x.stm' highLevelName='SCSby15' highLevelIndex='6' vector='0' complex='0'/>
    <port name='in_7_BWby10_tpl' clock='clk' reset='areset' width='8' dir='in' role='data' qsys_role='data_in_7_BWby10_tpl' stm='prach_shortFormat_fftShift/prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ChannelI3n_cunroll_x.stm' highLevelName='BWby10' highLevelIndex='7' vector='0' complex='0'/>
    <port name='out_2_vout_tpl' clock='clk' reset='areset' width='1' dir='out' role='valid' qsys_role='valid_out_2_vout_tpl' stm='prach_shortFormat_fftShift/prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ChannelOu3t_cunroll_x.stm' highLevelName='vout' highLevelIndex='2' vector='0' complex='0'/>
    <port name='out_3_cout_tpl' clock='clk' reset='areset' width='8' dir='out' role='channel' qsys_role='channel_out_3_cout_tpl' stm='prach_shortFormat_fftShift/prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ChannelOu3t_cunroll_x.stm' highLevelName='cout' highLevelIndex='3' vector='0' complex='0'/>
    <port name='out_1_real_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_real_dout_tpl' stm='prach_shortFormat_fftShift/prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ChannelOu3t_cunroll_x.stm' highLevelName='dout' highLevelIndex='1' vector='0' complex='0'/>
    <port name='out_1_imag_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_imag_dout_tpl' stm='prach_shortFormat_fftShift/prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ChannelOu3t_cunroll_x.stm' highLevelName='dout' highLevelIndex='1' vector='0' complex='1'/>
    <port name='out_4_CPLen_tpl' clock='clk' reset='areset' width='23' dir='out' role='data' qsys_role='data_out_4_CPLen_tpl' stm='prach_shortFormat_fftShift/prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ChannelOu3t_cunroll_x.stm' highLevelName='CPLen' highLevelIndex='4' vector='0' complex='0'/>
    <port name='out_5_FFTSize_tpl' clock='clk' reset='areset' width='4' dir='out' role='data' qsys_role='data_out_5_FFTSize_tpl' stm='prach_shortFormat_fftShift/prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ChannelOu3t_cunroll_x.stm' highLevelName='FFTSize' highLevelIndex='5' vector='0' complex='0'/>
    <port name='out_6_NFFTs_tpl' clock='clk' reset='areset' width='4' dir='out' role='data' qsys_role='data_out_6_NFFTs_tpl' stm='prach_shortFormat_fftShift/prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ChannelOu3t_cunroll_x.stm' highLevelName='NFFTs' highLevelIndex='6' vector='0' complex='0'/>
    <port name='out_7_SOP_tpl' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_7_SOP_tpl' stm='prach_shortFormat_fftShift/prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ChannelOu3t_cunroll_x.stm' highLevelName='SOP' highLevelIndex='7' vector='0' complex='0'/>
    <port name='out_8_qBWby10_tpl' clock='clk' reset='areset' width='8' dir='out' role='data' qsys_role='data_out_8_qBWby10_tpl' stm='prach_shortFormat_fftShift/prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ChannelOu3t_cunroll_x.stm' highLevelName='qBWby10' highLevelIndex='8' vector='0' complex='0'/>
    <port name='out_9_TimeReference_tpl' clock='clk' reset='areset' width='29' dir='out' role='data' qsys_role='data_out_9_TimeReference_tpl' stm='prach_shortFormat_fftShift/prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_ChannelOu3t_cunroll_x.stm' highLevelName='TimeReference' highLevelIndex='9' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_RegField1_x_tpl' clock='clk' reset='areset' width='8' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_RegField1_x_tpl' stm='' highLevelName='in_AMMregisterWireData_prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_RegField1_x_tpl' highLevelIndex='8' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_RegField2_x_tpl' clock='clk' reset='areset' width='3' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_RegField2_x_tpl' stm='' highLevelName='in_AMMregisterWireData_prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_RegField2_x_tpl' highLevelIndex='9' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_RegField3_x_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_RegField3_x_tpl' stm='' highLevelName='in_AMMregisterWireData_prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_RegField3_x_tpl' highLevelIndex='10' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_RegField4_x_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_RegField4_x_tpl' stm='' highLevelName='in_AMMregisterWireData_prach_shortFormat_fftShift_prach_PRACH_CC_ControlDecode_RegField4_x_tpl' highLevelIndex='11' vector='0' complex='0'/>
    <file path='eda/sim_lib/altera_mf.v' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf_ver'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/tennm_atoms.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/tennm_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/mentor/tennm_atoms_ncrypt.sv' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
</island>
