import bfasst 
import subprocess
import pathlib
import sys
import os
import re
import fileinput
import shutil
from bfasst.compare.base import CompareTool
from bfasst.status import Status, CompareStatus
from bfasst.tool import ToolProduct
from random import randint
from os.path import exists
import numpy as np
import spydrnet as sdn

data = {
    "inputList": [],
    "iBitsList": [],
    "outputList": [],
    "oBitsList": [],
    "totalList": [],
    "randList": []
}

def refresh(data):
    data["inputList"].clear()
    data["iBitsList"].clear()
    data["outputList"].clear()
    data["oBitsList"].clear()
    data["totalList"].clear()
    data["randList"].clear()


class Waveform_CompareTool(CompareTool):

    TOOL_WORK_DIR = "waveform"
    LOG_FILE_NAME = "log.txt"
    CELLS_SIM = str(pathlib.Path.cwd()) + "/third_party/yosys/techlibs/xilinx/cells_sim.v" + "; "
    #Note: Impl design = str(design.impl_netlist_path)
    #Reversed design = str(design.reversed_netlist_path)
    def compare_netlists(self, design):
        log_path = self.work_dir / self.LOG_FILE_NAME
        generate_comparison = ToolProduct(None, log_path, self.check_compare_status)
        status = self.get_prev_run_status(
            tool_products=(generate_comparison,),
            dependency_modified_time=max(
                pathlib.Path(__file__).stat().st_mtime, design.reversed_netlist_path.stat().st_mtime
            ),
        )

        if status is not None:
            self.print_skipping_compare()
            return status
        
        self.print_running_compare()

        BASIC_PATH = str(design.impl_netlist_path)[0:len(str(design.impl_netlist_path))-len(str(design.impl_netlist_path.name))]
        print(BASIC_PATH)
        ORIG_PATH = str(design.path) + "/" + design.path.name + ".v"
        print(ORIG_PATH)

        shutil.copy(ORIG_PATH, BASIC_PATH + design.path.name + ".v")

        #Create TestBench, TCL, etc. 
        IMPL_NAME = design.impl_netlist_path.name[0: len(design.impl_netlist_path.name)-2]
        REVERSED_NAME = design.reversed_netlist_path.name[0: len(design.reversed_netlist_path.name)-2]
        print("Module 1: " + IMPL_NAME)
        print("Module 2: " + REVERSED_NAME)

        self.generate_files(design)

        if(self.runTest(design)):
            return self.success_status
        else:
            return Status(CompareStatus.NOT_EQUIVALENT)

    #Returns the sizes of input, output, and the total list.
    def inputNum(self):
        return(len(data["inputList"]))

    def outputNum(self):
        return(len(data["outputList"]))

    def totalNum(self):
        return(len(data["inputList"]) + len(data["outputList"]))

    def fix_file(self, PATH, fileName, isReversed):
        fin = open(PATH + fileName + ".v", "r")
        fileData = fin.read()
        if(isReversed):
            fileData = fileData.replace("module top(", "module " + fileName + "(")
        else:
            fileData = fileData.replace("module " + fileName[0:len(fileName)-5] + "\n", "module " + fileName)
        fin.close()
        fin = open(PATH + fileName + ".v", "w")
        fin.write(fileData)
        fin.close()

    #A function for retrieving part of the line.
    def appendLine(self, line, start, num, stop):
        return((line[line.index(start) + num : line.index(stop)]))

    #A function to confirm where the parser needs to stop getting the input/output name.
    def checkEndChar(self, line, start, num, isInput, oneBit):
        if isInput:
            if ";" in line:
                data["inputList"].append(self.appendLine(line, start, num, ";"))
            elif "," in line:
                data["inputList"].append(self.appendLine(line, start, num, ","))
            else:
                data["inputList"].append(self.appendLine(line, start, num, "\n"))
            if oneBit:
                data["iBitsList"].append(0)
            else:
                data["iBitsList"].append(self.appendLine(line, "[", 1, ":"))  
            data["totalList"].append(data["inputList"][self.inputNum()-1])
        else:
            if ";" in line:
                data["outputList"].append(self.appendLine(line, start, num, ";"))
            elif "," in line:
                data["outputList"].append(self.appendLine(line, start, num, ","))
            else:
                data["outputList"].append(self.appendLine(line, start, num, "\n"))
            if oneBit:
                data["oBitsList"].append(0)
            else:
                data["oBitsList"].append(self.appendLine(line, "[", 1, ":"))  
            data["totalList"].append(data["outputList"][self.outputNum()-1])

    #A function to find out what the input/output name is and at which index to start finding the name.
    def findType(self, line, isInput):
        if "]" in line:
            if(line[line.index("]")+1].isspace()):
                self.checkEndChar(line, "]", 2, isInput, False)
            else:
                self.checkEndChar(line, "]", 1, isInput, False)
        
        elif "wire" in line:
            self.checkEndChar(line, "e", 2, isInput, True)

        elif "reg" in line:
            self.checkEndChar(line, "g", 2, isInput, True)

        else:
            if(isInput):
                self.checkEndChar(line, "input", 6, isInput, True) 
            else:
                self.checkEndChar(line, "output", 6, isInput, True) 

    #A function that checks whether the line is a comment or not, then finds if inputs or outputs are in the line.
    #If they are, it calls the other functions to fully parse the line for the names of the inputs/outputs. 
    def parseLine(self, line):
        if (line.find("//", 0, 2) == -1):
            if "input" in line:
                self.findType(line, True)
            if "output" in line:
                self.findType(line, False)        

    def parse(self, file):
        print(file)
        netlist = sdn.parse(file)
        library = netlist.libraries[0]
        definition = library.definitions[0] #CHANGE THIS FOR MULTIPLE-MODULE DESIGNS.

        i = 0
        while(i < len(definition.ports)):
            if(str(definition.ports[i].direction) == "Direction.OUT"):
                data["outputList"].append(definition.ports[i].name)
                data["totalList"].append(definition.ports[i].name)
                data["oBitsList"].append(len(definition.ports[i].pins)-1)
            elif (str(definition.ports[i].direction) == "Direction.IN"):
                data["inputList"].append(definition.ports[i].name)
                data["totalList"].append(definition.ports[i].name)
                data["iBitsList"].append(len(definition.ports[i].pins)-1)
            i = i + 1

    def parseReversed(self, path, file):
        file = open(file)
        if(exists(path + "test.v")):
            os.remove(path + "test.v")
        newFile = open(path + "test.v", "x")
        i=0

        for line in file:
            if "module" in line:
                newFile.write(line)
            elif "input" in line:
                newFile.write(line)
            elif "output" in line:
                newFile.write(line)
            else:
                if (i == 0):
                    i = 1
                    newFile.write(line)
        file.close()
        newFile.close()
        self.parse(newFile.name)
        os.remove(path + "test.v")

    def generateFirstTestbench(self, tb, line, tests, fileName):
        if "TB_NAME;" in line:
            line = ("module " + fileName[0] + "_tb;")
            tb.write(line)
            line = "\n"
        
        if "TB_NAME)" in line:
            line=("    $dumpvars(0," + fileName[0] + "_tb);\n")
        
        if "INPUTS" in line:
            i = 0
            while(i < self.inputNum()):
                if data["inputList"][i] != "clk":
                    line = "reg [" + str(data["iBitsList"][i]) + ":0] " + data["inputList"][i] + " = 0;\n"
                    tb.write(line)
                i = i+1
            line = ""

        if "OUTPUTS" in line:
            i = 0
            while(i < self.outputNum()):
                line = "wire [" + str(data["oBitsList"][i]) + ":0] " + data["outputList"][i] + ";\n"
                tb.write(line)
                i=i+1
            line = ""
        
        if "MODULE_NAME" in line:
            i = 0
            line = fileName[0] + " instanceOf ("
            while(i < self.totalNum()):
                if(i == self.totalNum() - 1):
                    line = line + data["totalList"][i] + ");\n"
                else:
                    line = line + data["totalList"][i] + ", "
                i = i + 1

        if "/*SIGNALS" in line:
            i = 0
            while(i < self.inputNum()):
                if data["iBitsList"][i] == 0:
                    data["randList"].append(np.random.randint(low = 0, high = 2, size = int(tests)))
                else:
                    data["randList"].append(np.random.randint(low = 0, high = (2**(int(data["iBitsList"][i]) + 1)-1), size = int(tests)))
                i=i+1
            i = 0
            j = 0
            while(i < int(tests)):
                while(j < self.inputNum()):
                    if(j == 0):
                        line = "    # 5 " + str(data["inputList"][j]) + " = " + str(data["randList"][j][i]) + ";\n"
                    else:
                        line = "    " + str(data["inputList"][j]) + " = " + str(data["randList"][j][i]) + ";\n"
                    j=j+1
                    tb.write(line)
                j=0
                i=i+1
                tb.write("\n")
            line = "    # 5 $finish;"

        tb.write(line)

    def generateTestbench(self, tb, line, fileName, fileNum):
        if fileName[fileNum-1] + "_tb;" in line:
            line = line.replace(fileName[fileNum-1], fileName[fileNum])
        
        if fileName[fileNum-1] + "_tb);" in line:
            line = "    $dumpvars(0," + fileName[fileNum] + "_tb);\n"
        
        if fileName[fileNum-1] + " instanceOf (" in line:
            line = fileName[fileNum] + " instanceOf ("
            i = 0
            while(i < self.totalNum()):
                if(i == self.totalNum() - 1):
                    line = line + data["totalList"][i] + ");\n"
                else:
                    line = line + data["totalList"][i] + ", "
                i = i + 1

        tb.write(line)

    def generateFirstTCL(self, PATH, fileName, fileNum):
        if(exists(PATH + fileName[fileNum] + ".tcl")):
            os.remove(PATH+ fileName[fileNum] + ".tcl")
        TCL = open(PATH + fileName[fileNum] + ".tcl", "x")
        i=0
        line = "set filter [list "
        while(i < self.totalNum()):
            line = line + fileName[fileNum] + "_tb." + str(data["totalList"][i]).strip() + " "
            i=i+1
        line = line + "]\n"
        TCL.write(line)
        TCL.write("gtkwave::addSignalsFromList $filter\n")
        TCL.write('gtkwave::/File/Export/Write_VCD_File_As "' + str(PATH) + fileName[fileNum] + '.vcd"\n')
        TCL.write("gtkwave::File/Quit")

    def generateTCL(self, PATH, fileName, fileNum):
        if(exists(PATH + fileName[fileNum] + ".tcl")):
            os.remove(PATH + fileName[fileNum] + ".tcl")   
        TCL = open(PATH + fileName[fileNum] + ".tcl", "x")
        sample = open(PATH + fileName[fileNum-1] + ".tcl")
        i=0
        for line in sample:
            if i == 0:
                line = line.replace(fileName[fileNum-1], fileName[fileNum])
            elif i == 2:
                line = ('gtkwave::/File/Export/Write_VCD_File_As "' + str(PATH) + fileName[fileNum] + '.vcd"\n')
            i = i + 1
            TCL.write(line)
        

    def generate_files(self, design):
        TESTS = 100 #Note: change this number to however many tests the testbench should run.
        SAMPLE_PATH = str(pathlib.Path.cwd()) + "/scripts/bfasst/compare_waveforms/sample_tb.v"
        fileName = [design.path.name,
            design.impl_netlist_path.name[0: len(design.impl_netlist_path.name)-2], 
        design.reversed_netlist_path.name[0: len(design.reversed_netlist_path.name)-2]]
        file = [open(str(design.impl_netlist_path)[0:len(str(design.impl_netlist_path))-len(str(design.impl_netlist_path.name))] + design.path.name + ".v"),
            open(design.impl_netlist_path), open(design.reversed_netlist_path)]
        fileNum = 0
        PATH = str(design.impl_netlist_path)
        PATH = PATH[0: len(PATH) - len(design.impl_netlist_path.name)]

        for x in file:

            if(fileNum == 0):
                for line in x:
                    self.parseLine(line)
            elif(x.name.find("reversed") != -1):
                self.fix_file(PATH, fileName[fileNum], True)
                self.parseReversed(PATH, x.name)
            else:
                self.fix_file(PATH, fileName[fileNum], False)
                self.parse(x.name)
            
            if(exists(PATH + fileName[fileNum] + "_tb.v")):
                os.remove(PATH + fileName[fileNum] + "_tb.v")
            
            if fileNum == 0:
                sample = open(SAMPLE_PATH)
            else:
                sample = open(PATH + fileName[fileNum-1] + "_tb.v")
            tb = open(PATH + fileName[fileNum] + "_tb.v", "x")

            for line in sample:
                if(fileNum == 0):
                    self.generateFirstTestbench(tb, line, TESTS, fileName)
                else:
                    self.generateTestbench(tb, line, fileName, fileNum)
            
            sample.close()
            tb.close()

            if (fileNum == 0):
                self.generateFirstTCL(PATH, fileName, fileNum)
            else:
                self.generateTCL(PATH, fileName, fileNum)

            fileNum = fileNum + 1
            refresh(data)

    def runTest(self, design):
        isEquivalent = False
        PATH = str(design.impl_netlist_path)
        PATH = PATH[0: len(PATH) - len(design.impl_netlist_path.name)]
        ORIG_NAME = design.path.name
        string = "iverilog -o " + PATH + "dsn " + PATH + ORIG_NAME + "_tb.v "
        string = string + PATH + ORIG_NAME + ".v"
        os.system(string)
        os.system("vvp " + PATH + "dsn")
        os.system("mv test.vcd " + PATH + ORIG_NAME + "_temp.vcd")

        IMPL_NAME = design.impl_netlist_path.name[0: len(design.impl_netlist_path.name)-2]
        string = "iverilog -o " + PATH + "dsn " + PATH + IMPL_NAME + "_tb.v " 
        string = string + PATH + design.impl_netlist_path.name + " " + str(pathlib.Path.cwd()) + "/third_party/yosys/techlibs/xilinx/cells_sim.v"
        os.system(string)
        os.system("vvp " + PATH + "dsn")
        os.system("mv test.vcd " + PATH + IMPL_NAME + "_temp.vcd")
        #os.system("gtkwave -T " + PATH + IMPL_NAME + ".tcl -o " + PATH + IMPL_NAME + "_temp.vcd")

        REVERSED_NAME = design.reversed_netlist_path.name[0: len(design.reversed_netlist_path.name)-2]
        string = "iverilog -o " + PATH + "dsn " + PATH + REVERSED_NAME + "_tb.v " 
        string = string + PATH + design.reversed_netlist_path.name + " " + str(pathlib.Path.cwd()) + "/third_party/yosys/techlibs/xilinx/cells_sim.v"
        os.system(string)
        os.system("vvp " + PATH + "dsn")
        os.system("mv test.vcd " + PATH + REVERSED_NAME + "_temp.vcd")
        os.system("gtkwave -T " + PATH + REVERSED_NAME + ".tcl -o " + PATH + REVERSED_NAME + "_temp.vcd & gtkwave -T " + PATH + IMPL_NAME + ".tcl -o " + PATH + IMPL_NAME + "_temp.vcd & gtkwave -T " + PATH + ORIG_NAME + ".tcl -o " + PATH + ORIG_NAME + "_temp.vcd")

        os.system("diff " + PATH + ORIG_NAME + ".vcd " + PATH + IMPL_NAME + ".vcd >> " + PATH + "diff.txt")
        file = open(PATH + "diff.txt")
        lines = 0
        for line in file:
            lines = lines + 1
        
        if(lines > 8):
            print("Original design and Goldenfile are not equivalent! See " + PATH + "diff.txt for more info!")
            os.remove(PATH + ORIG_NAME + "_temp.vcd")
            os.remove(PATH + IMPL_NAME + "_temp.vcd")
            os.remove(PATH + REVERSED_NAME + "_temp.vcd")
            os.remove(PATH + ORIG_NAME + "_temp.vcd.fst")
            os.remove(PATH + IMPL_NAME + "_temp.vcd.fst")
            os.remove(PATH + REVERSED_NAME + "_temp.vcd.fst") 
            os.remove(PATH + ORIG_NAME + ".tcl")
            os.remove(PATH + IMPL_NAME + ".tcl")
            os.remove(PATH + REVERSED_NAME + ".tcl")
        else:
            print("Original file equivalent to golden file. Checking reversed netlist next.")
            os.remove(PATH + "diff.txt")
            os.system("diff " + PATH + ORIG_NAME + ".vcd " + PATH + REVERSED_NAME + ".vcd >> " + PATH + "diff.txt")
            file = open(PATH + "diff.txt")
            lines = 0
            for line in file:
                lines = lines + 1

            if(lines > 8):
                print("Original design and Reversed file are not equivalent! See " + PATH + "diff.txt for more info!")
                os.remove(PATH + ORIG_NAME + "_temp.vcd")
                os.remove(PATH + IMPL_NAME + "_temp.vcd")
                os.remove(PATH + REVERSED_NAME + "_temp.vcd")
                os.remove(PATH + ORIG_NAME + "_temp.vcd.fst")
                os.remove(PATH + IMPL_NAME + "_temp.vcd.fst")
                os.remove(PATH + REVERSED_NAME + "_temp.vcd.fst") 
                os.remove(PATH + ORIG_NAME + ".tcl")
                os.remove(PATH + IMPL_NAME + ".tcl")
                os.remove(PATH + REVERSED_NAME + ".tcl")
            else:
                print("All designs are equivalent!")
                isEquivalent = True
                os.remove(PATH + "diff.txt")
                os.remove(PATH + ORIG_NAME + "_temp.vcd")
                os.remove(PATH + IMPL_NAME + "_temp.vcd")
                os.remove(PATH + REVERSED_NAME + "_temp.vcd")
                os.remove(PATH + ORIG_NAME + ".vcd")
                os.remove(PATH + IMPL_NAME + ".vcd")
                os.remove(PATH + REVERSED_NAME + ".vcd")
                os.remove(PATH + ORIG_NAME + "_temp.vcd.fst")
                os.remove(PATH + IMPL_NAME + "_temp.vcd.fst")
                os.remove(PATH + REVERSED_NAME + "_temp.vcd.fst") 
                os.remove(PATH + ORIG_NAME + ".tcl")
                os.remove(PATH + IMPL_NAME + ".tcl")
                os.remove(PATH + REVERSED_NAME + ".tcl")
                os.remove(PATH + "dsn")
                os.remove(PATH + "diff.txt")
        return(isEquivalent)




    def check_compare_status(self, log_path):
        log_text = open(log_path).read()

        # Check for timeout
        if re.search(r"^Timeout$", log_text, re.M):
            return Status(CompareStatus.TIMEOUT)

        # Regex search for result
        m = re.search(r"Equivalence successfully proven!", log_text, re.M)
        if m:
            return Status(CompareStatus.SUCCESS)

        m = re.search(r"ERROR", log_text, re.M)
        if m:
            return Status(CompareStatus.NOT_EQUIVALENT)