verilator -cc --exe -x-assign fast -Wall --assert --coverage-line -Wno-WIDTHEXPAND -Wno-BLKSEQ -Wno-VARHIDDEN -Wno-WIDTHTRUNC -Wno-UNUSEDSIGNAL -f input.vc top_module.v sim-main.cpp rfuzz-harness.cpp
- V e r i l a t i o n   R e p o r t: Verilator 5.032 2025-01-01 rev UNKNOWN.REV
- Verilator: Built from 0.000 MB sources in 0 modules, into 0.000 MB in 0 C++ files needing 0.000 MB
- Verilator: Walltime 0.003 s (elab=0.000, cvt=0.000, bld=0.000); cpu 0.001 s on 1 threads
cd obj_dir && make -f Vtop_module.mk
make[1]: Nothing to be done for `default'.
obj_dir/Vtop_module
Test failed for scenario Reset Verification
Test failed for scenario Single Digit Counting
Test failed for scenario Tens Digit Transition
Test failed for scenario Hundreds Digit Transition
Test failed for scenario Thousands Digit Transition
Test failed for scenario Maximum Value Rollover
Test failed for scenario BCD Range Verification
Test failed for scenario Enable Signal Timing
sim finished
Unpass: 12370
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: end at 0s; walltime 0.001 s; speed 0.000 s/s
- Verilator: cpu 0.001 s on 1 threads; alloced 0 MB
make: *** [run] Error 82
