/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [8:0] _02_;
  reg [12:0] _03_;
  reg [8:0] _04_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [16:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [10:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [35:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_31z;
  wire [23:0] celloutsig_0_35z;
  wire [2:0] celloutsig_0_36z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire [14:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [22:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = _00_ ? celloutsig_0_1z : celloutsig_0_2z;
  assign celloutsig_1_13z = celloutsig_1_10z ? celloutsig_1_8z : celloutsig_1_11z[5];
  assign celloutsig_1_19z = celloutsig_1_10z ? celloutsig_1_6z : celloutsig_1_5z[0];
  assign celloutsig_0_8z = celloutsig_0_6z[7] ? celloutsig_0_6z[2] : celloutsig_0_6z[5];
  assign celloutsig_0_16z = celloutsig_0_11z ? celloutsig_0_8z : celloutsig_0_11z;
  assign celloutsig_0_19z = celloutsig_0_14z ? celloutsig_0_11z : celloutsig_0_18z[2];
  assign celloutsig_0_2z = _00_ ? celloutsig_0_1z : in_data[70];
  assign celloutsig_0_10z = !(celloutsig_0_1z ? _01_ : celloutsig_0_7z[13]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z[4] | in_data[163]) & (celloutsig_1_0z[4] | celloutsig_1_0z[2]));
  assign celloutsig_1_10z = ~((celloutsig_1_4z | celloutsig_1_2z[4]) & (celloutsig_1_7z | celloutsig_1_6z));
  assign celloutsig_1_3z = celloutsig_1_2z[4] | in_data[160];
  assign celloutsig_1_17z = celloutsig_1_14z | celloutsig_1_3z;
  assign celloutsig_0_5z = celloutsig_0_1z ^ celloutsig_0_2z;
  reg [8:0] _18_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _18_ <= 9'h000;
    else _18_ <= in_data[49:41];
  assign { _02_[8:7], _01_, _02_[5:4], _00_, _02_[2:0] } = _18_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _03_ <= 13'h0000;
    else _03_ <= { in_data[94], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_10z };
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _04_ <= 9'h000;
    else _04_ <= celloutsig_0_24z[8:0];
  assign celloutsig_1_0z = in_data[191:181] & in_data[186:176];
  assign celloutsig_0_18z = { celloutsig_0_3z[7:6], celloutsig_0_2z } & { _00_, _02_[2:1] };
  assign celloutsig_0_28z = { celloutsig_0_7z[12:1], celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_26z } & { _03_[8:1], _04_, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_19z, _02_[8:7], _01_, _02_[5:4], _00_, _02_[2:0], celloutsig_0_11z };
  assign celloutsig_0_13z = { celloutsig_0_3z[2:0], celloutsig_0_4z } / { 1'h1, celloutsig_0_9z[3], celloutsig_0_5z, in_data[0] };
  assign celloutsig_0_11z = { celloutsig_0_6z[6:2], celloutsig_0_5z } > { in_data[81:78], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_15z = { celloutsig_0_12z[9:2], celloutsig_0_1z, celloutsig_0_1z } > { celloutsig_0_3z[8:4], celloutsig_0_13z, celloutsig_0_5z };
  assign celloutsig_1_4z = in_data[121:118] <= { in_data[189:187], celloutsig_1_1z };
  assign celloutsig_1_6z = { celloutsig_1_5z[3:1], celloutsig_1_1z } <= in_data[164:161];
  assign celloutsig_1_8z = { in_data[167:165], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_3z } <= { in_data[171:162], celloutsig_1_4z };
  assign celloutsig_1_14z = { in_data[160], celloutsig_1_13z, celloutsig_1_7z } <= celloutsig_1_2z[5:3];
  assign celloutsig_0_22z = ! { celloutsig_0_21z, celloutsig_0_20z };
  assign celloutsig_0_14z = celloutsig_0_4z & ~(in_data[17]);
  assign celloutsig_0_31z = in_data[87:84] * celloutsig_0_13z;
  assign celloutsig_0_9z = { _02_[2:0], celloutsig_0_5z, celloutsig_0_2z } * { celloutsig_0_3z[2], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_18z = celloutsig_1_17z & in_data[180];
  assign celloutsig_0_1z = _02_[7] & _00_;
  assign celloutsig_0_20z = celloutsig_0_13z[2] & celloutsig_0_7z[1];
  assign celloutsig_0_25z = celloutsig_0_8z & celloutsig_0_3z[0];
  assign celloutsig_1_7z = | in_data[146:131];
  assign celloutsig_1_9z = | celloutsig_1_2z[4:0];
  assign celloutsig_0_26z = | { celloutsig_0_25z, celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_5z, in_data[36:31] };
  assign celloutsig_0_35z = { celloutsig_0_7z[14:1], celloutsig_0_3z, celloutsig_0_11z } <<< { _04_[6:5], _04_, _03_ };
  assign celloutsig_1_11z = { in_data[166:154], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_8z } <<< { in_data[181:171], celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_0_24z = { celloutsig_0_3z, celloutsig_0_22z, celloutsig_0_15z } <<< in_data[94:84];
  assign celloutsig_0_6z = { _02_[8:7], _01_, _02_[5:4], _00_, _02_[2:1] } >>> { _01_, _02_[5:4], _00_, _02_[2:0], celloutsig_0_4z };
  assign celloutsig_0_21z = { celloutsig_0_13z[1:0], celloutsig_0_14z, celloutsig_0_10z } >>> { celloutsig_0_9z[2:0], celloutsig_0_2z };
  assign celloutsig_1_2z = { celloutsig_1_0z[3:0], celloutsig_1_1z, celloutsig_1_1z } - { in_data[130:126], celloutsig_1_1z };
  assign celloutsig_0_7z = { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, _02_[8:7], _01_, _02_[5:4], _00_, _02_[2:0], celloutsig_0_4z, celloutsig_0_4z } - { _02_[5:4], _00_, _02_[2:1], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_12z = { celloutsig_0_6z[7:6], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_2z } - { celloutsig_0_7z[12:11], celloutsig_0_7z };
  assign celloutsig_0_36z = { celloutsig_0_31z[0], celloutsig_0_2z, celloutsig_0_8z } ~^ celloutsig_0_28z[12:10];
  assign celloutsig_0_3z = in_data[51:43] ~^ { _02_[8:7], _01_, _02_[5:4], _00_, _02_[2:0] };
  assign celloutsig_1_5z = { celloutsig_1_2z[3:1], celloutsig_1_4z } ~^ { celloutsig_1_2z[4:2], celloutsig_1_1z };
  assign { _02_[6], _02_[3] } = { _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[55:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
