LIBRARY        ieee;
USE ieee.std_logic_1164.all;

LIBRARY work;
ENTITY light IS
PORT
(x1 :  IN  STD_LOGIC;
x2 :  IN  STD_LOGIC;
f :  OUT  STD_LOGIC);
END light;

ARCHITECTURE bdf_type OF light IS
SIGNAL SYNTHESIZED_WIRE_0:STD_LOGIC;
BEGIN
f <= SYNTHESIZED_WIRE_2 OR SYNTHESIZED_WIRE_3;
SYNTHESIZED_WIRE_0 <= NOT(x2);

END bdf_type;
