vertex CGRA1.block_9_3.CGAAdresPE_mux0.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in8
vertex CGRA1.block_6_3.CGAAdresPE_mux0.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in4
vertex CGRA1.block_6_0.CGAAdresPE_mux0.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in4
vertex CGRA1.block_6_2.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_6_2.out0
vertex CGRA1.block_10_0.out1
attr type str __MODULE_OUTPUT_PORT__
attr device str block_10_0.out1
vertex CGRA1.block_9_1.CGAAdresPE_mux2.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in7
vertex CGRA1.block_5_0.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_5_0.out0
vertex CGRA1.block_3_3.VLIWAdresPE_mux2.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in4
vertex CGRA1.block_6_3.CGAAdresPE_mux0.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in6
vertex CGRA1.block_12_0.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_12_0.in3
vertex CGRA1.block_9_3.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_9_3.in2
vertex CGRA1.block_12_3.CGAAdresPE_mux0.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in5
vertex CGRA1.block_3_0.func_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_func_added_mux.out0
vertex CGRA1.block_9_3.CGAAdresPE_mux2
attr type str MUX
attr device str MUX_CGAAdresPE_mux2
vertex CGRA1.block_12_2.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_12_2.in3
vertex CGRA1.block_12_0.mux_out.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in0
vertex CGRA1.block_6_3.CGAAdresPE_mux1.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.out0
vertex CGRA1.block_1_0.io.OE_added_mux
attr type str MUX
attr device str MUX_OE_added_mux
vertex CGRA1.block_5_0.mem_port.mux_addr.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_addr.in1
vertex CGRA1.block_1_0.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_1_0.out0
vertex CGRA1.block_5_0.mem_port.mem_unit.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str mem_unit.out0
vertex CGRA1.block_3_0.VLIWAdresPE_mux1.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in3
vertex CGRA1.block_6_3.in4
attr type str __MODULE_INPUT_PORT__
attr device str block_6_3.in4
vertex CGRA1.block_8_0.mem_port.mem_unit_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mem_unit_added_mux.out0
vertex CGRA1.block_3_0.func_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_func_added_mux.in0
vertex CGRA1.block_10_1.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_10_1.out0
vertex CGRA1.block_3_1.VLIWAdresPE_mux0.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in4
vertex CGRA1.block_3_2.VLIWAdresPE_mux2.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in3
vertex CGRA1.block_1_3.io.reg_in_added_mux
attr type str MUX
attr device str MUX_reg_in_added_mux
vertex CGRA1.block_6_2.rf_in_muxout
attr type str MUX
attr device str MUX_rf_in_muxout
vertex CGRA1.block_9_2.rf_out
attr type str __MODULE_OUTPUT_PORT__
attr device str block_9_2.rf_out
vertex CGRA1.block_3_2.VLIWAdresPE_mux2.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in2
vertex CGRA1.block_12_1.CGAAdresPE_mux2.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.out0
vertex CGRA1.block_12_0.CGAAdresPE_mux1
attr type str MUX
attr device str MUX_CGAAdresPE_mux1
vertex CGRA1.block_11_0.mem_port.mem_unit.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str mem_unit.out0
vertex CGRA1.block_3_1.mux_out.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_out.out0
vertex CGRA1.block_3_1.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_3_1.out0
vertex CGRA1.block_9_2.const_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_const_added_mux.out0
vertex CGRA1.block_9_1.CGAAdresPE_mux2.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in0
vertex CGRA1.block_3_0.mux_out.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in0
vertex CGRA1.block_7_3.rf.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out0
vertex CGRA1.block_12_0.CGAAdresPE_mux0.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in8
vertex CGRA1.block_12_0.in6
attr type str __MODULE_INPUT_PORT__
attr device str block_12_0.in6
vertex CGRA1.block_6_1.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_6_1.in1
vertex CGRA1.block_9_0.CGAAdresPE_mux1.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in1
vertex CGRA1.block_6_1.CGAAdresPE_mux1
attr type str MUX
attr device str MUX_CGAAdresPE_mux1
vertex CGRA1.block_3_3.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_3_3.in2
vertex CGRA1.block_11_0.mem_port.in0
attr type str __MODULE_INPUT_PORT__
attr device str mem_port.in0
vertex CGRA1.block_9_1.const.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str const.out0
vertex CGRA1.block_6_0.CGAAdresPE_mux2.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in2
vertex CGRA1.block_9_2.CGAAdresPE_mux2.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in2
vertex CGRA1.block_1_2.io.OE_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_OE_added_mux.in0
vertex CGRA1.block_11_0.mem_port.mux_data.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_data.out0
vertex CGRA1.block_9_0.CGAAdresPE_mux2.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in6
vertex CGRA1.block_1_2.io.reg_out_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_reg_out_added_mux.in0
vertex CGRA1.block_1_1.io.reg_in_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_reg_in_added_mux.out0
vertex CGRA1.block_3_1.func_added_mux
attr type str MUX
attr device str MUX_func_added_mux
vertex CGRA1.block_3_2.VLIWAdresPE_mux0
attr type str MUX
attr device str MUX_VLIWAdresPE_mux0
vertex CGRA1.block_4_0.rf_added_mux
attr type str MUX
attr device str MUX_rf_added_mux
vertex CGRA1.block_12_1.CGAAdresPE_mux2.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in1
vertex CGRA1.block_9_0.CGAAdresPE_mux0.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.out0
vertex CGRA1.block_3_1.const
attr type str const
attr device str const
vertex CGRA1.block_12_0.const_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_const_added_mux.out0
vertex CGRA1.block_3_3.VLIWAdresPE_mux2.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in3
vertex CGRA1.block_9_1.func.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in0
vertex CGRA1.block_12_0.CGAAdresPE_mux2.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in3
vertex CGRA1.block_12_1.CGAAdresPE_mux0.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in7
vertex CGRA1.block_3_3.VLIWAdresPE_mux2.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in7
vertex CGRA1.block_7_1.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_7_1.out0
vertex CGRA1.block_6_0.CGAAdresPE_mux1.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in5
vertex CGRA1.block_9_3.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_9_3.in3
vertex CGRA1.block_3_3.in4
attr type str __MODULE_INPUT_PORT__
attr device str block_3_3.in4
vertex CGRA1.block_12_0.in5
attr type str __MODULE_INPUT_PORT__
attr device str block_12_0.in5
vertex CGRA1.block_11_0.mem_port.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str mem_port.out0
vertex CGRA1.block_3_1.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_3_1.in2
vertex CGRA1.block_12_2.CGAAdresPE_mux1.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in6
vertex CGRA1.block_9_3.mux_out.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_out.out0
vertex CGRA1.block_12_1.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_12_1.in1
vertex CGRA1.block_3_3.VLIWAdresPE_mux1.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in4
vertex CGRA1.block_3_2.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_3_2.in3
vertex CGRA1.block_4_1.rf
attr type str rf
attr device str rf
vertex CGRA1.block_1_2.io.reg_in
attr type str __MODULE_INPUT_PORT__
attr device str io.reg_in
vertex CGRA1.block_3_3.VLIWAdresPE_mux0.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in8
vertex CGRA1.block_9_2.CGAAdresPE_mux2.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in5
vertex CGRA1.block_9_0.func_added_mux
attr type str MUX
attr device str MUX_func_added_mux
vertex CGRA1.block_12_2.func.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str func.out0
vertex CGRA1.block_9_1.CGAAdresPE_mux0.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.out0
vertex CGRA1.block_9_2.func_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_func_added_mux.out0
vertex CGRA1.block_4_3.rf_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_rf_added_mux.in0
vertex CGRA1.block_6_1.CGAAdresPE_mux0.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in4
vertex CGRA1.block_6_3.CGAAdresPE_mux0.in9
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in9
vertex CGRA1.block_3_2.VLIWAdresPE_mux2.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in5
vertex CGRA1.block_3_0.VLIWAdresPE_mux1.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in5
vertex CGRA1.block_10_3.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_10_3.in0
vertex CGRA1.block_6_1.CGAAdresPE_mux0.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in5
vertex CGRA1.block_12_1.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_12_1.in2
vertex CGRA1.block_11_0.mem_port.mem_unit.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str mem_unit.in0
vertex CGRA1.block_6_3.const.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str const.out0
vertex CGRA1.block_2_0.mem_port.mem_unit_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mem_unit_added_mux.out0
vertex CGRA1.block_3_2.in5
attr type str __MODULE_INPUT_PORT__
attr device str block_3_2.in5
vertex CGRA1.block_9_0.in6
attr type str __MODULE_INPUT_PORT__
attr device str block_9_0.in6
vertex CGRA1.block_9_1.CGAAdresPE_mux1.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in0
vertex CGRA1.block_3_0.VLIWAdresPE_mux0.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in3
vertex CGRA1.block_0_0.out7
attr type str __MODULE_OUTPUT_PORT__
attr device str block_0_0.out7
vertex CGRA1.block_2_0.mem_port.mux_addr.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_addr.out0
vertex CGRA1.block_4_2.rf.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str rf.in0
vertex CGRA1.block_12_3.mux_out.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in0
vertex CGRA1.block_2_0.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_2_0.in0
vertex CGRA1.block_9_0.CGAAdresPE_mux0.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in3
vertex CGRA1.block_9_0.CGAAdresPE_mux0.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in2
vertex CGRA1.block_3_1.VLIWAdresPE_mux1.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in8
vertex CGRA1.block_6_2.mux_out.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_out.out0
vertex CGRA1.block_6_2.const_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_const_added_mux.out0
vertex CGRA1.block_12_1.CGAAdresPE_mux1.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in6
vertex CGRA1.block_0_0.rf.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str rf.in0
vertex CGRA1.block_6_1.func.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str func.out0
vertex CGRA1.block_1_2.io.OE_added_mux
attr type str MUX
attr device str MUX_OE_added_mux
vertex CGRA1.block_3_3.func.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str func.out0
vertex CGRA1.block_12_3.rf_in_muxout
attr type str MUX
attr device str MUX_rf_in_muxout
vertex CGRA1.block_1_1.io.reg_in_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_reg_in_added_mux.in0
vertex CGRA1.block_8_0.mem_port.mem_unit
attr type str mem_unit
attr device str mem_unit
vertex CGRA1.block_1_3.io.reg_out.in0
attr type str __MODULE_INPUT_PORT__
attr device str reg_out.in0
vertex CGRA1.block_3_3.VLIWAdresPE_mux2.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in5
vertex CGRA1.block_3_2.VLIWAdresPE_mux1
attr type str MUX
attr device str MUX_VLIWAdresPE_mux1
vertex CGRA1.block_6_2.const
attr type str const
attr device str const
vertex CGRA1.block_1_0.io.reg_in.in0
attr type str __MODULE_INPUT_PORT__
attr device str reg_in.in0
vertex CGRA1.block_6_0.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_6_0.in3
vertex CGRA1.block_3_3.VLIWAdresPE_mux1.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in1
vertex CGRA1.block_0_0.rf.out7
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out7
vertex CGRA1.block_12_0.CGAAdresPE_mux0.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in5
vertex CGRA1.block_0_0.out1
attr type str __MODULE_OUTPUT_PORT__
attr device str block_0_0.out1
vertex CGRA1.block_2_0.mem_port.mux_data.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_data.in0
vertex CGRA1.block_10_1.rf_added_mux
attr type str MUX
attr device str MUX_rf_added_mux
vertex CGRA1.block_2_0.mem_port.mem_unit.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str mem_unit.out0
vertex CGRA1.block_8_0.mem_port.mem_unit.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str mem_unit.in0
vertex CGRA1.block_7_2.out1
attr type str __MODULE_OUTPUT_PORT__
attr device str block_7_2.out1
vertex CGRA1.block_9_3.func.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in1
vertex CGRA1.block_12_2.func.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in1
vertex CGRA1.block_3_0.func.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str func.out0
vertex CGRA1.block_12_1.func.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str func.out0
vertex CGRA1.block_9_3.CGAAdresPE_mux0.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in4
vertex CGRA1.block_9_3.func_added_mux
attr type str MUX
attr device str MUX_func_added_mux
vertex CGRA1.block_6_2.mux_out.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in1
vertex CGRA1.block_9_1.mux_out.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_out.out0
vertex CGRA1.block_6_3.CGAAdresPE_mux2.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in6
vertex CGRA1.block_6_3.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_6_3.in0
vertex CGRA1.block_9_0.CGAAdresPE_mux2.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in4
vertex CGRA1.block_10_3.rf.out1
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out1
vertex CGRA1.block_12_2.CGAAdresPE_mux0.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in3
vertex CGRA1.block_12_1.mux_out.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in1
vertex CGRA1.block_9_1.const
attr type str const
attr device str const
vertex CGRA1.block_3_3.VLIWAdresPE_mux0.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in5
vertex CGRA1.block_1_2.io.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str io.out0
vertex CGRA1.block_0_0.out4
attr type str __MODULE_OUTPUT_PORT__
attr device str block_0_0.out4
vertex CGRA1.block_9_0.rf_in_muxa
attr type str MUX
attr device str MUX_rf_in_muxa
vertex CGRA1.block_3_0.VLIWAdresPE_mux2.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in7
vertex CGRA1.block_12_1.CGAAdresPE_mux1.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in4
vertex CGRA1.block_12_2.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_12_2.in1
vertex CGRA1.block_12_2.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_12_2.in2
vertex CGRA1.block_11_0.mem_port.mux_addr
attr type str MUX
attr device str MUX_mux_addr
vertex CGRA1.block_6_2.CGAAdresPE_mux2.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in6
vertex CGRA1.block_9_1.mux_out
attr type str MUX
attr device str MUX_mux_out
vertex CGRA1.block_0_0.rf.out5
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out5
vertex CGRA1.block_6_2.CGAAdresPE_mux1.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in3
vertex CGRA1.block_5_0.mem_port.mux_data.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_data.in1
vertex CGRA1.block_4_2.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_4_2.out0
vertex CGRA1.block_12_0.mux_out
attr type str MUX
attr device str MUX_mux_out
vertex CGRA1.block_3_1.rf_in_muxout
attr type str MUX
attr device str MUX_rf_in_muxout
vertex CGRA1.block_9_0.in4
attr type str __MODULE_INPUT_PORT__
attr device str block_9_0.in4
vertex CGRA1.block_6_2.CGAAdresPE_mux1.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in0
vertex CGRA1.block_3_1.func
attr type str func
attr device str func
vertex CGRA1.block_3_0.const_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_const_added_mux.out0
vertex CGRA1.block_3_3.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_3_3.in0
vertex CGRA1.block_6_0.CGAAdresPE_mux0.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.out0
vertex CGRA1.block_9_3.CGAAdresPE_mux2.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in3
vertex CGRA1.block_9_0.const_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_const_added_mux.out0
vertex CGRA1.block_9_3.const_added_mux
attr type str MUX
attr device str MUX_const_added_mux
vertex CGRA1.block_9_0.CGAAdresPE_mux2.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in1
vertex CGRA1.block_0_0.out6
attr type str __MODULE_OUTPUT_PORT__
attr device str block_0_0.out6
vertex CGRA1.block_1_0.io.reg_out.in0
attr type str __MODULE_INPUT_PORT__
attr device str reg_out.in0
vertex CGRA1.block_11_0.mem_port.mux_addr.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_addr.in0
vertex CGRA1.block_6_2.CGAAdresPE_mux2.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in0
vertex CGRA1.block_9_0.CGAAdresPE_mux2
attr type str MUX
attr device str MUX_CGAAdresPE_mux2
vertex CGRA1.block_3_3.in5
attr type str __MODULE_INPUT_PORT__
attr device str block_3_3.in5
vertex CGRA1.block_9_0.const_added_mux
attr type str MUX
attr device str MUX_const_added_mux
vertex CGRA1.block_12_2.const.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str const.out0
vertex CGRA1.block_8_0.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_8_0.in2
vertex CGRA1.block_12_3.const_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_const_added_mux.out0
vertex CGRA1.block_12_2.CGAAdresPE_mux2.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in0
vertex CGRA1.block_6_0.mux_out
attr type str MUX
attr device str MUX_mux_out
vertex CGRA1.block_3_1.rf_out
attr type str __MODULE_OUTPUT_PORT__
attr device str block_3_1.rf_out
vertex CGRA1.block_7_3.rf
attr type str rf
attr device str rf
vertex CGRA1.block_6_2.CGAAdresPE_mux0.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.out0
vertex CGRA1.block_2_0.mem_port.mux_addr.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_addr.in1
vertex CGRA1.block_12_3.CGAAdresPE_mux2
attr type str MUX
attr device str MUX_CGAAdresPE_mux2
vertex CGRA1.block_1_0.io.reg_out
attr type str __MODULE_OUTPUT_PORT__
attr device str io.reg_out
vertex CGRA1.block_6_0.CGAAdresPE_mux0.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in6
vertex CGRA1.block_1_1.io.OE_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_OE_added_mux.in0
vertex CGRA1.block_12_1.func.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in0
vertex CGRA1.block_3_0.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_3_0.out0
vertex CGRA1.block_3_3.rf_out
attr type str __MODULE_OUTPUT_PORT__
attr device str block_3_3.rf_out
vertex CGRA1.block_9_2.in7
attr type str __MODULE_INPUT_PORT__
attr device str block_9_2.in7
vertex CGRA1.block_9_3.CGAAdresPE_mux2.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in2
vertex CGRA1.block_6_2.CGAAdresPE_mux1.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in1
vertex CGRA1.block_6_1.in5
attr type str __MODULE_INPUT_PORT__
attr device str block_6_1.in5
vertex CGRA1.block_9_0.CGAAdresPE_mux1.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in5
vertex CGRA1.block_12_1.CGAAdresPE_mux0.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in3
vertex CGRA1.block_6_2.func.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in1
vertex CGRA1.block_1_2.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_1_2.in0
vertex CGRA1.block_9_2.CGAAdresPE_mux0.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in4
vertex CGRA1.block_6_0.CGAAdresPE_mux1.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in6
vertex CGRA1.block_12_0.CGAAdresPE_mux1.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in4
vertex CGRA1.block_6_2.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_6_2.in3
vertex CGRA1.block_9_2.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_9_2.in1
vertex CGRA1.block_12_0.CGAAdresPE_mux0.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in0
vertex CGRA1.block_9_3.CGAAdresPE_mux1.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.out0
vertex CGRA1.block_7_1.rf
attr type str rf
attr device str rf
vertex CGRA1.block_9_1.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_9_1.in1
vertex CGRA1.block_3_0.VLIWAdresPE_mux0.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in8
vertex CGRA1.block_6_0.CGAAdresPE_mux2.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in4
vertex CGRA1.block_9_3.CGAAdresPE_mux0.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in7
vertex CGRA1.block_7_3.out1
attr type str __MODULE_OUTPUT_PORT__
attr device str block_7_3.out1
vertex CGRA1.block_9_2.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_9_2.in2
vertex CGRA1.block_9_2.rf_in_muxout
attr type str MUX
attr device str MUX_rf_in_muxout
vertex CGRA1.block_9_3.CGAAdresPE_mux2.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.out0
vertex CGRA1.block_12_0.CGAAdresPE_mux2
attr type str MUX
attr device str MUX_CGAAdresPE_mux2
vertex CGRA1.block_12_1.CGAAdresPE_mux0.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.out0
vertex CGRA1.block_6_2.CGAAdresPE_mux0.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in7
vertex CGRA1.block_12_0.func
attr type str func
attr device str func
vertex CGRA1.block_3_1.const.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str const.out0
vertex CGRA1.block_1_0.io.reg_in.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str reg_in.out0
vertex CGRA1.block_12_1.CGAAdresPE_mux0.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in0
vertex CGRA1.block_12_0.CGAAdresPE_mux1.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in7
vertex CGRA1.block_9_0.CGAAdresPE_mux1.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in3
vertex CGRA1.block_3_0.VLIWAdresPE_mux0
attr type str MUX
attr device str MUX_VLIWAdresPE_mux0
vertex CGRA1.block_6_1.CGAAdresPE_mux2.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in4
vertex CGRA1.block_6_2.CGAAdresPE_mux0.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in6
vertex CGRA1.block_9_1.CGAAdresPE_mux2.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in3
vertex CGRA1.block_12_0.rf_in_muxout
attr type str MUX
attr device str MUX_rf_in_muxout
vertex CGRA1.block_6_0.CGAAdresPE_mux2.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in6
vertex CGRA1.block_9_1.CGAAdresPE_mux2.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in1
vertex CGRA1.block_3_1.rf_in_muxa
attr type str MUX
attr device str MUX_rf_in_muxa
vertex CGRA1.block_12_0.CGAAdresPE_mux0.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in2
vertex CGRA1.block_3_2.mux_out.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in1
vertex CGRA1.block_3_2.rf_out
attr type str __MODULE_OUTPUT_PORT__
attr device str block_3_2.rf_out
vertex CGRA1.block_3_1.const_added_mux
attr type str MUX
attr device str MUX_const_added_mux
vertex CGRA1.block_12_2.CGAAdresPE_mux2.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in2
vertex CGRA1.block_3_2.func_added_mux
attr type str MUX
attr device str MUX_func_added_mux
vertex CGRA1.block_3_1.VLIWAdresPE_mux0
attr type str MUX
attr device str MUX_VLIWAdresPE_mux0
vertex CGRA1.block_6_0.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_6_0.out0
vertex CGRA1.block_7_0.out1
attr type str __MODULE_OUTPUT_PORT__
attr device str block_7_0.out1
vertex CGRA1.block_12_3.CGAAdresPE_mux0.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.out0
vertex CGRA1.block_12_2.CGAAdresPE_mux1
attr type str MUX
attr device str MUX_CGAAdresPE_mux1
vertex CGRA1.block_1_2.io.reg_in_added_mux
attr type str MUX
attr device str MUX_reg_in_added_mux
vertex CGRA1.block_8_0.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_8_0.in0
vertex CGRA1.block_12_2.func
attr type str func
attr device str func
vertex CGRA1.bidir2
attr type str __MODULE_INPUT_PORT__
attr device str CGRA.bidir2
vertex CGRA1.block_4_1.out1
attr type str __MODULE_OUTPUT_PORT__
attr device str block_4_1.out1
vertex CGRA1.block_6_2.mux_out.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in0
vertex CGRA1.block_12_2.CGAAdresPE_mux2.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.out0
vertex CGRA1.block_6_3.CGAAdresPE_mux1.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in6
vertex CGRA1.block_10_2.rf.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out0
vertex CGRA1.block_8_0.mem_port.in0
attr type str __MODULE_INPUT_PORT__
attr device str mem_port.in0
vertex CGRA1.block_7_0.rf_added_mux
attr type str MUX
attr device str MUX_rf_added_mux
vertex CGRA1.block_9_3.const.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str const.out0
vertex CGRA1.block_12_2.CGAAdresPE_mux2
attr type str MUX
attr device str MUX_CGAAdresPE_mux2
vertex CGRA1.block_7_3.rf.out1
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out1
vertex CGRA1.block_3_1.in4
attr type str __MODULE_INPUT_PORT__
attr device str block_3_1.in4
vertex CGRA1.block_7_2.rf_added_mux
attr type str MUX
attr device str MUX_rf_added_mux
vertex CGRA1.block_9_3.CGAAdresPE_mux0.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in6
vertex CGRA1.block_0_0.rf
attr type str rf
attr device str rf
vertex CGRA1.block_1_0.bidir
attr type str __MODULE_INPUT_PORT__
attr device str block_1_0.bidir
vertex CGRA1.block_3_1.VLIWAdresPE_mux1.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in3
vertex CGRA1.block_9_2.CGAAdresPE_mux2.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.out0
vertex CGRA1.block_9_1.in7
attr type str __MODULE_INPUT_PORT__
attr device str block_9_1.in7
vertex CGRA1.block_6_2.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_6_2.in0
vertex CGRA1.block_10_3.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_10_3.out0
vertex CGRA1.block_6_0.CGAAdresPE_mux1.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in4
vertex CGRA1.block_9_1.rf_in_muxout
attr type str MUX
attr device str MUX_rf_in_muxout
vertex CGRA1.block_12_1.CGAAdresPE_mux0.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in2
vertex CGRA1.block_3_3.VLIWAdresPE_mux0.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.out0
vertex CGRA1.block_6_0.in7
attr type str __MODULE_INPUT_PORT__
attr device str block_6_0.in7
vertex CGRA1.block_12_2.CGAAdresPE_mux0.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in4
vertex CGRA1.block_1_3.io.reg_out
attr type str __MODULE_OUTPUT_PORT__
attr device str io.reg_out
vertex CGRA1.block_8_0.mem_port.mux_data.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_data.in1
vertex CGRA1.block_3_2.VLIWAdresPE_mux1.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in0
vertex CGRA1.block_4_2.rf.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out0
vertex CGRA1.block_6_1.func_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_func_added_mux.in0
vertex CGRA1.block_12_2.CGAAdresPE_mux0.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in2
vertex CGRA1.block_12_3.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_12_3.out0
vertex CGRA1.block_6_0.CGAAdresPE_mux1.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in3
vertex CGRA1.block_12_2.CGAAdresPE_mux1.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in2
vertex CGRA1.block_6_3.CGAAdresPE_mux0.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in0
vertex CGRA1.block_3_0.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_3_0.in3
vertex CGRA1.block_12_3.CGAAdresPE_mux1.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in3
vertex CGRA1.block_9_2.CGAAdresPE_mux1.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in7
vertex CGRA1.block_12_2.const_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_const_added_mux.out0
vertex CGRA1.block_12_1.CGAAdresPE_mux1.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in5
vertex CGRA1.block_3_1.VLIWAdresPE_mux2.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in5
vertex CGRA1.block_3_3.VLIWAdresPE_mux1
attr type str MUX
attr device str MUX_VLIWAdresPE_mux1
vertex CGRA1.block_9_2.func_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_func_added_mux.in0
vertex CGRA1.block_9_2.in5
attr type str __MODULE_INPUT_PORT__
attr device str block_9_2.in5
vertex CGRA1.block_12_0.CGAAdresPE_mux0.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in3
vertex CGRA1.block_6_1.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_6_1.in2
vertex CGRA1.block_6_3.mux_out.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in1
vertex CGRA1.block_3_1.VLIWAdresPE_mux0.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in2
vertex CGRA1.block_6_0.CGAAdresPE_mux1.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in8
vertex CGRA1.block_1_1.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_1_1.out0
vertex CGRA1.block_0_0.rf_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_rf_added_mux.out0
vertex CGRA1.block_9_1.CGAAdresPE_mux0.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in2
vertex CGRA1.block_7_3.rf.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str rf.in0
vertex CGRA1.block_12_2.mux_out
attr type str MUX
attr device str MUX_mux_out
vertex CGRA1.block_12_1.rf_in_muxout
attr type str MUX
attr device str MUX_rf_in_muxout
vertex CGRA1.block_10_1.rf_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_rf_added_mux.out0
vertex CGRA1.block_3_1.in6
attr type str __MODULE_INPUT_PORT__
attr device str block_3_1.in6
vertex CGRA1.block_3_1.in7
attr type str __MODULE_INPUT_PORT__
attr device str block_3_1.in7
vertex CGRA1.block_12_1.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_12_1.in3
vertex CGRA1.block_11_0.mem_port.mem_unit
attr type str mem_unit
attr device str mem_unit
vertex CGRA1.block_6_0.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_6_0.in1
vertex CGRA1.block_6_1.CGAAdresPE_mux0.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in0
vertex CGRA1.block_1_0.io.reg_in
attr type str __MODULE_INPUT_PORT__
attr device str io.reg_in
vertex CGRA1.block_12_1.rf_out
attr type str __MODULE_OUTPUT_PORT__
attr device str block_12_1.rf_out
vertex CGRA1.block_1_3.io.OE
attr type str OE
attr device str OE
vertex CGRA1.block_9_2.CGAAdresPE_mux0.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in3
vertex CGRA1.block_10_1.rf.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out0
vertex CGRA1.block_3_3.mux_out
attr type str MUX
attr device str MUX_mux_out
vertex CGRA1.block_2_0.mem_port.mux_addr
attr type str MUX
attr device str MUX_mux_addr
vertex CGRA1.block_12_3.CGAAdresPE_mux1.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in4
vertex CGRA1.block_5_0.mem_port.mem_unit_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mem_unit_added_mux.out0
vertex CGRA1.block_12_3.CGAAdresPE_mux1.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in2
vertex CGRA1.block_7_0.rf
attr type str rf
attr device str rf
vertex CGRA1.block_9_3.CGAAdresPE_mux0.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in2
vertex CGRA1.block_3_1.func.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in0
vertex CGRA1.block_12_3.rf_out
attr type str __MODULE_OUTPUT_PORT__
attr device str block_12_3.rf_out
vertex CGRA1.block_1_1.io.reg_out.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str reg_out.out0
vertex CGRA1.block_6_3.in7
attr type str __MODULE_INPUT_PORT__
attr device str block_6_3.in7
vertex CGRA1.block_5_0.mem_port.mem_unit_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mem_unit_added_mux.in0
vertex CGRA1.block_3_3.VLIWAdresPE_mux1.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in2
vertex CGRA1.block_12_1.mux_out.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in0
vertex CGRA1.block_3_3.func_added_mux
attr type str MUX
attr device str MUX_func_added_mux
vertex CGRA1.block_10_2.rf.out1
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out1
vertex CGRA1.block_12_2.CGAAdresPE_mux0.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in6
vertex CGRA1.block_11_0.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_11_0.in1
vertex CGRA1.block_1_2.io.reg_in_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_reg_in_added_mux.out0
vertex CGRA1.block_0_0.out5
attr type str __MODULE_OUTPUT_PORT__
attr device str block_0_0.out5
vertex CGRA1.block_3_0.VLIWAdresPE_mux1.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in1
vertex CGRA1.block_6_2.CGAAdresPE_mux2.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in7
vertex CGRA1.block_12_3.rf_in_muxa
attr type str MUX
attr device str MUX_rf_in_muxa
vertex CGRA1.block_3_2.VLIWAdresPE_mux0.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.out0
vertex CGRA1.block_6_2.CGAAdresPE_mux1.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.out0
vertex CGRA1.block_12_0.CGAAdresPE_mux1.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in2
vertex CGRA1.block_6_1.CGAAdresPE_mux0.in9
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in9
vertex CGRA1.block_3_0.const.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str const.out0
vertex CGRA1.block_10_0.rf_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_rf_added_mux.in0
vertex CGRA1.block_6_1.CGAAdresPE_mux1.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in0
vertex CGRA1.block_12_1.CGAAdresPE_mux0.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in1
vertex CGRA1.block_6_3.const_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_const_added_mux.out0
vertex CGRA1.block_12_3.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_12_3.in0
vertex CGRA1.block_9_1.CGAAdresPE_mux1.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in4
vertex CGRA1.block_9_1.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_9_1.in2
vertex CGRA1.block_6_3.const_added_mux
attr type str MUX
attr device str MUX_const_added_mux
vertex CGRA1.block_3_2.VLIWAdresPE_mux0.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in7
vertex CGRA1.block_3_1.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_3_1.in0
vertex CGRA1.block_3_3.VLIWAdresPE_mux0.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in6
vertex CGRA1.block_6_2.CGAAdresPE_mux2.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in4
vertex CGRA1.block_9_0.func.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str func.out0
vertex CGRA1.block_9_3.CGAAdresPE_mux0
attr type str MUX
attr device str MUX_CGAAdresPE_mux0
vertex CGRA1.block_3_3.func.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in1
vertex CGRA1.block_3_3.VLIWAdresPE_mux2.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.out0
vertex CGRA1.block_9_1.CGAAdresPE_mux2.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in2
vertex CGRA1.block_5_0.mem_port.mux_addr.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_addr.out0
vertex CGRA1.block_12_2.CGAAdresPE_mux1.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in3
vertex CGRA1.block_6_3.CGAAdresPE_mux2.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in2
vertex CGRA1.block_0_0.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_0_0.in0
vertex CGRA1.block_12_1.CGAAdresPE_mux0.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in4
vertex CGRA1.block_9_2.in4
attr type str __MODULE_INPUT_PORT__
attr device str block_9_2.in4
vertex CGRA1.block_6_2.rf_in_muxa
attr type str MUX
attr device str MUX_rf_in_muxa
vertex CGRA1.block_9_0.mux_out.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in1
vertex CGRA1.block_12_1.in4
attr type str __MODULE_INPUT_PORT__
attr device str block_12_1.in4
vertex CGRA1.block_3_3.mux_out.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_out.out0
vertex CGRA1.block_12_2.CGAAdresPE_mux0.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in1
vertex CGRA1.block_3_1.VLIWAdresPE_mux1.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in6
vertex CGRA1.block_12_1.func.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in1
vertex CGRA1.block_3_2.VLIWAdresPE_mux2.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in7
vertex CGRA1.block_6_0.CGAAdresPE_mux2
attr type str MUX
attr device str MUX_CGAAdresPE_mux2
vertex CGRA1.block_2_0.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_2_0.out0
vertex CGRA1.block_10_2.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_10_2.out0
vertex CGRA1.block_9_1.CGAAdresPE_mux0.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in8
vertex CGRA1.block_1_2.io.reg_out.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str reg_out.out0
vertex CGRA1.block_6_1.CGAAdresPE_mux0.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in6
vertex CGRA1.block_6_0.func.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in0
vertex CGRA1.block_9_2.CGAAdresPE_mux2.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in6
vertex CGRA1.block_9_0.CGAAdresPE_mux1.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in7
vertex CGRA1.block_10_0.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_10_0.out0
vertex CGRA1.block_9_0.CGAAdresPE_mux0.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in8
vertex CGRA1.block_7_1.rf_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_rf_added_mux.out0
vertex CGRA1.block_3_3.func.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in0
vertex CGRA1.block_12_3.const.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str const.out0
vertex CGRA1.block_2_0.mem_port.mem_unit_added_mux
attr type str MUX
attr device str MUX_mem_unit_added_mux
vertex CGRA1.block_12_2.CGAAdresPE_mux1.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in8
vertex CGRA1.block_8_0.mem_port.mem_unit.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str mem_unit.out0
vertex CGRA1.block_6_3.CGAAdresPE_mux2.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in3
vertex CGRA1.block_9_0.CGAAdresPE_mux1.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in2
vertex CGRA1.block_6_1.CGAAdresPE_mux0.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in1
vertex CGRA1.block_1_3.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_1_3.in0
vertex CGRA1.block_9_3.rf_out
attr type str __MODULE_OUTPUT_PORT__
attr device str block_9_3.rf_out
vertex CGRA1.block_6_3.func
attr type str func
attr device str func
vertex CGRA1.block_3_0.mux_out
attr type str MUX
attr device str MUX_mux_out
vertex CGRA1.block_9_1.func_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_func_added_mux.in0
vertex CGRA1.block_6_1.CGAAdresPE_mux2.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in0
vertex CGRA1.block_7_1.rf_added_mux
attr type str MUX
attr device str MUX_rf_added_mux
vertex CGRA1.block_1_3.io.reg_in_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_reg_in_added_mux.in0
vertex CGRA1.block_6_1.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_6_1.in3
vertex CGRA1.block_9_3.CGAAdresPE_mux0.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in0
vertex CGRA1.block_3_2.VLIWAdresPE_mux1.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in6
vertex CGRA1.block_3_2.VLIWAdresPE_mux1.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in3
vertex CGRA1.block_6_2.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_6_2.in1
vertex CGRA1.block_9_3.CGAAdresPE_mux2.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in6
vertex CGRA1.block_3_2.VLIWAdresPE_mux1.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.out0
vertex CGRA1.block_3_3.VLIWAdresPE_mux0.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in2
vertex CGRA1.block_1_3.io.bidir
attr type str __MODULE_INPUT_PORT__
attr device str io.bidir
vertex CGRA1.block_9_0.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_9_0.in2
vertex CGRA1.block_6_3.CGAAdresPE_mux1.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in4
vertex CGRA1.block_3_0.VLIWAdresPE_mux0.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in4
vertex CGRA1.block_6_0.CGAAdresPE_mux2.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in3
vertex CGRA1.block_3_2.func.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in0
vertex CGRA1.block_2_0.mem_port.in0
attr type str __MODULE_INPUT_PORT__
attr device str mem_port.in0
vertex CGRA1.block_6_0.func_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_func_added_mux.in0
vertex CGRA1.block_9_3.func.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str func.out0
vertex CGRA1.block_1_2.io.reg_in.in0
attr type str __MODULE_INPUT_PORT__
attr device str reg_in.in0
vertex CGRA1.block_8_0.mem_port.mux_addr.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_addr.in1
vertex CGRA1.block_9_2.func.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in1
vertex CGRA1.block_7_0.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_7_0.in0
vertex CGRA1.block_6_1.CGAAdresPE_mux2.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.out0
vertex CGRA1.block_3_1.mux_out.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in1
vertex CGRA1.block_10_1.rf.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str rf.in0
vertex CGRA1.block_6_1.CGAAdresPE_mux1.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in1
vertex CGRA1.block_6_2.CGAAdresPE_mux0.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in5
vertex CGRA1.block_9_3.CGAAdresPE_mux1.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in6
vertex CGRA1.block_12_1.CGAAdresPE_mux1.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in3
vertex CGRA1.block_1_1.io.OE_added_mux
attr type str MUX
attr device str MUX_OE_added_mux
vertex CGRA1.block_7_1.rf.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out0
vertex CGRA1.block_9_3.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_9_3.out0
vertex CGRA1.block_9_2.CGAAdresPE_mux1.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in4
vertex CGRA1.block_10_3.out1
attr type str __MODULE_OUTPUT_PORT__
attr device str block_10_3.out1
vertex CGRA1.block_7_2.rf.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str rf.in0
vertex CGRA1.block_12_3.CGAAdresPE_mux0.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in7
vertex CGRA1.block_12_2.in7
attr type str __MODULE_INPUT_PORT__
attr device str block_12_2.in7
vertex CGRA1.block_12_0.CGAAdresPE_mux0.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in4
vertex CGRA1.block_6_1.in7
attr type str __MODULE_INPUT_PORT__
attr device str block_6_1.in7
vertex CGRA1.block_9_0.CGAAdresPE_mux1
attr type str MUX
attr device str MUX_CGAAdresPE_mux1
vertex CGRA1.block_6_1.func.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in1
vertex CGRA1.block_9_2.CGAAdresPE_mux1.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in5
vertex CGRA1.block_3_0.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_3_0.in1
vertex CGRA1.block_3_2.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_3_2.in2
vertex CGRA1.block_8_0.mem_port.mux_addr.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_addr.in0
vertex CGRA1.block_1_0.io.OE_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_OE_added_mux.out0
vertex CGRA1.block_1_2.bidir
attr type str __MODULE_INPUT_PORT__
attr device str block_1_2.bidir
vertex CGRA1.block_9_0.CGAAdresPE_mux1.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in4
vertex CGRA1.block_3_3.rf_in_muxa
attr type str MUX
attr device str MUX_rf_in_muxa
vertex CGRA1.block_6_3.func.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str func.out0
vertex CGRA1.block_12_0.func.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in1
vertex CGRA1.block_9_3.CGAAdresPE_mux1
attr type str MUX
attr device str MUX_CGAAdresPE_mux1
vertex CGRA1.block_3_1.VLIWAdresPE_mux2.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in2
vertex CGRA1.block_4_1.rf_added_mux
attr type str MUX
attr device str MUX_rf_added_mux
vertex CGRA1.block_3_1.VLIWAdresPE_mux1.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in0
vertex CGRA1.block_6_1.func.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in0
vertex CGRA1.block_6_0.in4
attr type str __MODULE_INPUT_PORT__
attr device str block_6_0.in4
vertex CGRA1.block_3_0.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_3_0.in2
vertex CGRA1.block_3_1.VLIWAdresPE_mux2.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in0
vertex CGRA1.block_1_0.io.reg_out.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str reg_out.out0
vertex CGRA1.block_6_0.CGAAdresPE_mux2.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in1
vertex CGRA1.block_9_0.CGAAdresPE_mux0.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in6
vertex CGRA1.block_9_3.CGAAdresPE_mux1.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in4
vertex CGRA1.block_1_0.io.reg_in_added_mux
attr type str MUX
attr device str MUX_reg_in_added_mux
vertex CGRA1.block_3_3.VLIWAdresPE_mux2
attr type str MUX
attr device str MUX_VLIWAdresPE_mux2
vertex CGRA1.block_5_0.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_5_0.in3
vertex CGRA1.block_6_2.CGAAdresPE_mux1.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in4
vertex CGRA1.block_12_2.CGAAdresPE_mux0
attr type str MUX
attr device str MUX_CGAAdresPE_mux0
vertex CGRA1.block_3_1.VLIWAdresPE_mux1.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in5
vertex CGRA1.block_6_2.CGAAdresPE_mux1.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in8
vertex CGRA1.block_12_0.CGAAdresPE_mux1.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.out0
vertex CGRA1.block_3_1.VLIWAdresPE_mux1.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in1
vertex CGRA1.block_6_1.CGAAdresPE_mux2
attr type str MUX
attr device str MUX_CGAAdresPE_mux2
vertex CGRA1.block_4_2.rf_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_rf_added_mux.out0
vertex CGRA1.block_8_0.mem_port.in3
attr type str __MODULE_INPUT_PORT__
attr device str mem_port.in3
vertex CGRA1.block_12_0.CGAAdresPE_mux2.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in6
vertex CGRA1.block_3_2.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_3_2.out0
vertex CGRA1.block_12_1.CGAAdresPE_mux0.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in6
vertex CGRA1.block_9_1.const_added_mux
attr type str MUX
attr device str MUX_const_added_mux
vertex CGRA1.block_12_0.CGAAdresPE_mux1.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in5
vertex CGRA1.block_5_0.mem_port.in1
attr type str __MODULE_INPUT_PORT__
attr device str mem_port.in1
vertex CGRA1.block_9_0.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_9_0.in0
vertex CGRA1.block_3_0.VLIWAdresPE_mux1.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in4
vertex CGRA1.block_6_0.CGAAdresPE_mux2.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in0
vertex CGRA1.block_7_3.rf_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_rf_added_mux.in0
vertex CGRA1.block_10_1.out1
attr type str __MODULE_OUTPUT_PORT__
attr device str block_10_1.out1
vertex CGRA1.block_12_3.mux_out.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_out.out0
vertex CGRA1.block_9_2.CGAAdresPE_mux1.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in2
vertex CGRA1.block_12_3.CGAAdresPE_mux1.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in6
vertex CGRA1.block_6_2.CGAAdresPE_mux2
attr type str MUX
attr device str MUX_CGAAdresPE_mux2
vertex CGRA1.block_9_0.mux_out.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_out.out0
vertex CGRA1.block_12_1.mux_out
attr type str MUX
attr device str MUX_mux_out
vertex CGRA1.block_12_0.CGAAdresPE_mux2.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in7
vertex CGRA1.block_3_0.in6
attr type str __MODULE_INPUT_PORT__
attr device str block_3_0.in6
vertex CGRA1.block_6_1.const_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_const_added_mux.out0
vertex CGRA1.block_1_1.io.reg_out_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_reg_out_added_mux.in0
vertex CGRA1.block_2_0.mem_port.in1
attr type str __MODULE_INPUT_PORT__
attr device str mem_port.in1
vertex CGRA1.block_1_0.io.reg_out_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_reg_out_added_mux.out0
vertex CGRA1.block_11_0.mem_port.mem_unit_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mem_unit_added_mux.out0
vertex CGRA1.block_1_3.io.OE.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str OE.in0
vertex CGRA1.block_3_0.func
attr type str func
attr device str func
vertex CGRA1.block_9_1.in4
attr type str __MODULE_INPUT_PORT__
attr device str block_9_1.in4
vertex CGRA1.block_9_0.CGAAdresPE_mux0.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in0
vertex CGRA1.block_6_3.mux_out.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in0
vertex CGRA1.block_5_0.mem_port.mux_data.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_data.out0
vertex CGRA1.block_9_0.CGAAdresPE_mux2.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in3
vertex CGRA1.block_3_2.VLIWAdresPE_mux2.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in4
vertex CGRA1.block_10_3.rf_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_rf_added_mux.in0
vertex CGRA1.block_7_0.rf_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_rf_added_mux.in0
vertex CGRA1.block_2_0.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_2_0.in1
vertex CGRA1.block_9_0.CGAAdresPE_mux0.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in5
vertex CGRA1.block_3_1.mux_out.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in0
vertex CGRA1.block_6_0.CGAAdresPE_mux2.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in7
vertex CGRA1.block_10_0.rf.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out0
vertex CGRA1.block_12_3.CGAAdresPE_mux1.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in0
vertex CGRA1.block_3_3.const_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_const_added_mux.out0
vertex CGRA1.block_9_0.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_9_0.out0
vertex CGRA1.block_9_1.CGAAdresPE_mux1.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in6
vertex CGRA1.block_3_1.const_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_const_added_mux.out0
vertex CGRA1.block_4_0.rf.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str rf.in0
vertex CGRA1.block_3_1.VLIWAdresPE_mux2
attr type str MUX
attr device str MUX_VLIWAdresPE_mux2
vertex CGRA1.block_3_3.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_3_3.out0
vertex CGRA1.block_7_1.out1
attr type str __MODULE_OUTPUT_PORT__
attr device str block_7_1.out1
vertex CGRA1.block_3_2.VLIWAdresPE_mux1.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in4
vertex CGRA1.block_12_0.CGAAdresPE_mux0.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in7
vertex CGRA1.block_12_1.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_12_1.out0
vertex CGRA1.block_3_2.mux_out.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in0
vertex CGRA1.block_4_1.rf.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str rf.in0
vertex CGRA1.block_6_3.CGAAdresPE_mux0.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in8
vertex CGRA1.block_3_2.VLIWAdresPE_mux0.in9
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in9
vertex CGRA1.block_6_2.CGAAdresPE_mux0.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in3
vertex CGRA1.block_2_0.mem_port.mux_addr.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_addr.in0
vertex CGRA1.block_4_2.out1
attr type str __MODULE_OUTPUT_PORT__
attr device str block_4_2.out1
vertex CGRA1.block_9_2.func_added_mux
attr type str MUX
attr device str MUX_func_added_mux
vertex CGRA1.block_6_2.CGAAdresPE_mux2.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in5
vertex CGRA1.block_9_1.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_9_1.in0
vertex CGRA1.block_6_3.CGAAdresPE_mux1.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in5
vertex CGRA1.block_1_0.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_1_0.in0
vertex CGRA1.block_2_0.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_2_0.in3
vertex CGRA1.block_6_3.func_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_func_added_mux.out0
vertex CGRA1.block_10_3.rf_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_rf_added_mux.out0
vertex CGRA1.block_12_3.CGAAdresPE_mux2.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in3
vertex CGRA1.block_3_0.VLIWAdresPE_mux0.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in1
vertex CGRA1.block_6_1.CGAAdresPE_mux1.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in5
vertex CGRA1.block_3_1.VLIWAdresPE_mux1
attr type str MUX
attr device str MUX_VLIWAdresPE_mux1
vertex CGRA1.block_12_1.CGAAdresPE_mux2.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in6
vertex CGRA1.block_3_1.VLIWAdresPE_mux2.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in3
vertex CGRA1.block_6_2.mux_out
attr type str MUX
attr device str MUX_mux_out
vertex CGRA1.block_9_1.mux_out.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in0
vertex CGRA1.block_5_0.mem_port.in2
attr type str __MODULE_INPUT_PORT__
attr device str mem_port.in2
vertex CGRA1.block_3_3.VLIWAdresPE_mux2.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in0
vertex CGRA1.block_6_3.CGAAdresPE_mux2
attr type str MUX
attr device str MUX_CGAAdresPE_mux2
vertex CGRA1.block_12_3.CGAAdresPE_mux1.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in8
vertex CGRA1.block_0_0.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_0_0.in1
vertex CGRA1.block_12_3.mux_out
attr type str MUX
attr device str MUX_mux_out
vertex CGRA1.block_3_3.VLIWAdresPE_mux1.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in8
vertex CGRA1.block_9_0.func
attr type str func
attr device str func
vertex CGRA1.block_1_1.io.OE.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str OE.out0
vertex CGRA1.block_3_2.const.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str const.out0
vertex CGRA1.block_6_0.CGAAdresPE_mux2.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.out0
vertex CGRA1.block_6_3.CGAAdresPE_mux2.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in0
vertex CGRA1.block_9_2.CGAAdresPE_mux0.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.out0
vertex CGRA1.block_6_3.func_added_mux
attr type str MUX
attr device str MUX_func_added_mux
vertex CGRA1.block_6_3.CGAAdresPE_mux2.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in1
vertex CGRA1.block_12_1.func
attr type str func
attr device str func
vertex CGRA1.block_12_3.CGAAdresPE_mux2.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in5
vertex CGRA1.block_2_0.mem_port.mem_unit_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mem_unit_added_mux.in0
vertex CGRA1.block_3_3.VLIWAdresPE_mux0.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in0
vertex CGRA1.block_1_1.io.in0
attr type str __MODULE_INPUT_PORT__
attr device str io.in0
vertex CGRA1.block_12_2.CGAAdresPE_mux1.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in5
vertex CGRA1.block_6_2.rf_out
attr type str __MODULE_OUTPUT_PORT__
attr device str block_6_2.rf_out
vertex CGRA1.block_3_2.VLIWAdresPE_mux2.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.out0
vertex CGRA1.block_6_0.CGAAdresPE_mux1.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in1
vertex CGRA1.block_9_2.const
attr type str const
attr device str const
vertex CGRA1.block_3_3.VLIWAdresPE_mux0
attr type str MUX
attr device str MUX_VLIWAdresPE_mux0
vertex CGRA1.block_12_1.CGAAdresPE_mux0.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in5
vertex CGRA1.block_8_0.mem_port.mux_data.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_data.in3
vertex CGRA1.block_12_1.CGAAdresPE_mux2.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in2
vertex CGRA1.block_6_2.CGAAdresPE_mux2.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in1
vertex CGRA1.block_12_0.const_added_mux
attr type str MUX
attr device str MUX_const_added_mux
vertex CGRA1.block_12_2.mux_out.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in0
vertex CGRA1.block_9_2.mux_out.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in0
vertex CGRA1.block_9_0.CGAAdresPE_mux2.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in0
vertex CGRA1.block_9_1.CGAAdresPE_mux0.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in7
vertex CGRA1.block_11_0.mem_port.mux_addr.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_addr.in1
vertex CGRA1.block_12_0.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_12_0.in2
vertex CGRA1.block_3_3.in6
attr type str __MODULE_INPUT_PORT__
attr device str block_3_3.in6
vertex CGRA1.block_9_0.CGAAdresPE_mux0.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in1
vertex CGRA1.block_0_0.rf.out2
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out2
vertex CGRA1.block_9_1.CGAAdresPE_mux1.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in1
vertex CGRA1.block_6_1.CGAAdresPE_mux0.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.out0
vertex CGRA1.block_9_1.mux_out.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in1
vertex CGRA1.block_6_0.CGAAdresPE_mux1.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in7
vertex CGRA1.block_7_1.rf_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_rf_added_mux.in0
vertex CGRA1.block_12_1.CGAAdresPE_mux2.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in7
vertex CGRA1.block_9_1.CGAAdresPE_mux1.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in2
vertex CGRA1.block_1_0.io.OE
attr type str OE
attr device str OE
vertex CGRA1.block_3_0.VLIWAdresPE_mux2.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in6
vertex CGRA1.block_9_3.CGAAdresPE_mux1.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in3
vertex CGRA1.block_9_0.CGAAdresPE_mux2.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in2
vertex CGRA1.block_6_3.CGAAdresPE_mux0
attr type str MUX
attr device str MUX_CGAAdresPE_mux0
vertex CGRA1.block_12_2.CGAAdresPE_mux0.in9
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in9
vertex CGRA1.block_6_0.func.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str func.out0
vertex CGRA1.block_12_3.func.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in0
vertex CGRA1.block_9_0.CGAAdresPE_mux2.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in7
vertex CGRA1.block_6_1.func_added_mux
attr type str MUX
attr device str MUX_func_added_mux
vertex CGRA1.block_12_3.CGAAdresPE_mux0.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in2
vertex CGRA1.block_9_1.const_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_const_added_mux.out0
vertex CGRA1.block_9_1.CGAAdresPE_mux1.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in8
vertex CGRA1.block_3_3.const.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str const.out0
vertex CGRA1.block_4_0.rf
attr type str rf
attr device str rf
vertex CGRA1.block_12_0.in7
attr type str __MODULE_INPUT_PORT__
attr device str block_12_0.in7
vertex CGRA1.block_9_2.CGAAdresPE_mux1.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in8
vertex CGRA1.block_4_2.rf
attr type str rf
attr device str rf
vertex CGRA1.block_12_0.func.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in0
vertex CGRA1.block_1_3.io.reg_in.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str reg_in.out0
vertex CGRA1.block_9_3.mux_out
attr type str MUX
attr device str MUX_mux_out
vertex CGRA1.block_6_1.mux_out.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_out.out0
vertex CGRA1.block_12_3.in7
attr type str __MODULE_INPUT_PORT__
attr device str block_12_3.in7
vertex CGRA1.block_12_0.rf_in_muxa
attr type str MUX
attr device str MUX_rf_in_muxa
vertex CGRA1.block_3_0.mux_out.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in1
vertex CGRA1.block_1_0.io.in0
attr type str __MODULE_INPUT_PORT__
attr device str io.in0
vertex CGRA1.block_8_0.mem_port.mux_addr.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_addr.in2
vertex CGRA1.block_7_3.rf_added_mux
attr type str MUX
attr device str MUX_rf_added_mux
vertex CGRA1.block_12_1.CGAAdresPE_mux1.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in8
vertex CGRA1.block_6_1.const
attr type str const
attr device str const
vertex CGRA1.block_12_0.CGAAdresPE_mux0.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in1
vertex CGRA1.block_9_2.CGAAdresPE_mux0.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in0
vertex CGRA1.block_9_0.CGAAdresPE_mux1.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.out0
vertex CGRA1.block_12_0.CGAAdresPE_mux2.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in0
vertex CGRA1.block_8_0.mem_port.mem_unit_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mem_unit_added_mux.in0
vertex CGRA1.block_3_3.rf_in_muxout
attr type str MUX
attr device str MUX_rf_in_muxout
vertex CGRA1.block_0_0.rf.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out0
vertex CGRA1.block_6_0.rf_out
attr type str __MODULE_OUTPUT_PORT__
attr device str block_6_0.rf_out
vertex CGRA1.block_10_2.rf_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_rf_added_mux.in0
vertex CGRA1.block_6_0.mux_out.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in0
vertex CGRA1.block_3_3.VLIWAdresPE_mux1.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in7
vertex CGRA1.block_4_0.rf.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out0
vertex CGRA1.block_5_0.mem_port.mux_addr.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_addr.in2
vertex CGRA1.block_11_0.mem_port.mux_addr.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_addr.in3
vertex CGRA1.block_6_2.CGAAdresPE_mux0.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in2
vertex CGRA1.block_9_1.CGAAdresPE_mux0
attr type str MUX
attr device str MUX_CGAAdresPE_mux0
vertex CGRA1.block_6_2.func.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str func.out0
vertex CGRA1.block_3_2.func.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str func.out0
vertex CGRA1.block_3_0.VLIWAdresPE_mux0.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in2
vertex CGRA1.block_7_0.rf.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out0
vertex CGRA1.block_6_0.CGAAdresPE_mux0.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in5
vertex CGRA1.block_5_0.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_5_0.in1
vertex CGRA1.block_3_1.func_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_func_added_mux.out0
vertex CGRA1.block_12_0.CGAAdresPE_mux1.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in3
vertex CGRA1.block_4_3.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_4_3.in0
vertex CGRA1.block_6_1.CGAAdresPE_mux0.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in8
vertex CGRA1.block_9_2.CGAAdresPE_mux0.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in2
vertex CGRA1.block_1_2.io.OE_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_OE_added_mux.out0
vertex CGRA1.block_12_2.func_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_func_added_mux.out0
vertex CGRA1.block_4_1.rf.out1
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out1
vertex CGRA1.block_3_1.VLIWAdresPE_mux0.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.out0
vertex CGRA1.block_3_1.VLIWAdresPE_mux2.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.out0
vertex CGRA1.block_2_0.mem_port.mux_data.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_data.out0
vertex CGRA1.block_3_3.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_3_3.in3
vertex CGRA1.block_12_0.func_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_func_added_mux.out0
vertex CGRA1.block_3_2.rf_in_muxout
attr type str MUX
attr device str MUX_rf_in_muxout
vertex CGRA1.block_12_3.CGAAdresPE_mux1
attr type str MUX
attr device str MUX_CGAAdresPE_mux1
vertex CGRA1.block_2_0.mem_port.in3
attr type str __MODULE_INPUT_PORT__
attr device str mem_port.in3
vertex CGRA1.block_6_2.func
attr type str func
attr device str func
vertex CGRA1.block_8_0.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_8_0.in1
vertex CGRA1.block_12_2.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_12_2.in0
vertex CGRA1.block_9_0.CGAAdresPE_mux1.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in0
vertex CGRA1.block_9_3.CGAAdresPE_mux1.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in8
vertex CGRA1.block_8_0.mem_port.in1
attr type str __MODULE_INPUT_PORT__
attr device str mem_port.in1
vertex CGRA1.block_5_0.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_5_0.in0
vertex CGRA1.block_1_1.io.reg_out_added_mux
attr type str MUX
attr device str MUX_reg_out_added_mux
vertex CGRA1.block_4_0.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_4_0.in0
vertex CGRA1.block_6_3.CGAAdresPE_mux0.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in7
vertex CGRA1.block_12_0.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_12_0.in0
vertex CGRA1.block_6_3.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_6_3.in1
vertex CGRA1.block_4_0.rf_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_rf_added_mux.out0
vertex CGRA1.block_6_0.func
attr type str func
attr device str func
vertex CGRA1.block_9_3.mux_out.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in0
vertex CGRA1.block_6_2.CGAAdresPE_mux0
attr type str MUX
attr device str MUX_CGAAdresPE_mux0
vertex CGRA1.block_12_3.CGAAdresPE_mux2.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in4
vertex CGRA1.block_3_0.VLIWAdresPE_mux2.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in1
vertex CGRA1.block_1_3.io.reg_out.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str reg_out.out0
vertex CGRA1.block_8_0.mem_port.mux_data.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_data.in2
vertex CGRA1.block_9_0.CGAAdresPE_mux0.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in4
vertex CGRA1.block_4_1.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_4_1.out0
vertex CGRA1.block_9_1.CGAAdresPE_mux0.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in1
vertex CGRA1.block_9_1.CGAAdresPE_mux2.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in4
vertex CGRA1.block_1_0.io.reg_out_added_mux
attr type str MUX
attr device str MUX_reg_out_added_mux
vertex CGRA1.block_9_0.mux_out.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in0
vertex CGRA1.block_12_2.const_added_mux
attr type str MUX
attr device str MUX_const_added_mux
vertex CGRA1.block_12_0.CGAAdresPE_mux2.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.out0
vertex CGRA1.block_6_2.CGAAdresPE_mux0.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in4
vertex CGRA1.block_12_0.func_added_mux
attr type str MUX
attr device str MUX_func_added_mux
vertex CGRA1.block_8_0.mem_port.mux_addr.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_addr.in3
vertex CGRA1.block_6_0.mux_out.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_out.out0
vertex CGRA1.block_9_2.CGAAdresPE_mux1.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in1
vertex CGRA1.block_0_0.rf.out6
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out6
vertex CGRA1.block_3_0.func.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in1
vertex CGRA1.block_9_3.const_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_const_added_mux.out0
vertex CGRA1.block_5_0.mem_port.mux_data.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_data.in0
vertex CGRA1.block_6_0.mux_out.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in1
vertex CGRA1.block_12_0.CGAAdresPE_mux2.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in4
vertex CGRA1.block_3_0.in4
attr type str __MODULE_INPUT_PORT__
attr device str block_3_0.in4
vertex CGRA1.block_3_0.VLIWAdresPE_mux2.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.out0
vertex CGRA1.block_3_2.func_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_func_added_mux.out0
vertex CGRA1.block_6_3.rf_in_muxa
attr type str MUX
attr device str MUX_rf_in_muxa
vertex CGRA1.block_9_3.in7
attr type str __MODULE_INPUT_PORT__
attr device str block_9_3.in7
vertex CGRA1.block_6_1.CGAAdresPE_mux2.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in6
vertex CGRA1.block_0_0.rf.out4
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out4
vertex CGRA1.block_1_2.io.reg_out
attr type str __MODULE_OUTPUT_PORT__
attr device str io.reg_out
vertex CGRA1.block_12_0.CGAAdresPE_mux1.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in6
vertex CGRA1.block_1_2.io.reg_out_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_reg_out_added_mux.out0
vertex CGRA1.block_4_1.rf_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_rf_added_mux.in0
vertex CGRA1.block_12_2.CGAAdresPE_mux2.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in5
vertex CGRA1.block_3_3.in7
attr type str __MODULE_INPUT_PORT__
attr device str block_3_3.in7
vertex CGRA1.block_7_3.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_7_3.out0
vertex CGRA1.block_6_0.func_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_func_added_mux.out0
vertex CGRA1.block_12_1.rf_in_muxa
attr type str MUX
attr device str MUX_rf_in_muxa
vertex CGRA1.block_12_2.rf_out
attr type str __MODULE_OUTPUT_PORT__
attr device str block_12_2.rf_out
vertex CGRA1.block_3_0.VLIWAdresPE_mux1
attr type str MUX
attr device str MUX_VLIWAdresPE_mux1
vertex CGRA1.block_3_1.VLIWAdresPE_mux0.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in7
vertex CGRA1.block_10_2.rf_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_rf_added_mux.out0
vertex CGRA1.block_8_0.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_8_0.out0
vertex CGRA1.block_3_0.in7
attr type str __MODULE_INPUT_PORT__
attr device str block_3_0.in7
vertex CGRA1.block_3_2.VLIWAdresPE_mux1.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in2
vertex CGRA1.block_1_1.io.reg_out_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_reg_out_added_mux.out0
vertex CGRA1.block_3_0.VLIWAdresPE_mux2.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in2
vertex CGRA1.block_1_1.io.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str io.out0
vertex CGRA1.block_6_3.CGAAdresPE_mux2.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.out0
vertex CGRA1.block_1_3.io.OE_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_OE_added_mux.out0
vertex CGRA1.block_4_3.rf.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out0
vertex CGRA1.block_6_1.CGAAdresPE_mux1.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.out0
vertex CGRA1.block_6_1.func_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_func_added_mux.out0
vertex CGRA1.block_6_0.CGAAdresPE_mux1.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in0
vertex CGRA1.block_1_0.io.OE_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_OE_added_mux.in0
vertex CGRA1.block_3_1.func.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str func.out0
vertex CGRA1.block_1_1.io.reg_out.in0
attr type str __MODULE_INPUT_PORT__
attr device str reg_out.in0
vertex CGRA1.block_6_0.in6
attr type str __MODULE_INPUT_PORT__
attr device str block_6_0.in6
vertex CGRA1.block_3_1.VLIWAdresPE_mux0.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in3
vertex CGRA1.block_9_2.CGAAdresPE_mux0.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in7
vertex CGRA1.block_6_3.CGAAdresPE_mux0.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in1
vertex CGRA1.block_11_0.mem_port.mux_addr.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_addr.in2
vertex CGRA1.block_6_3.CGAAdresPE_mux0.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in3
vertex CGRA1.block_9_0.const
attr type str const
attr device str const
vertex CGRA1.block_3_1.VLIWAdresPE_mux0.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in0
vertex CGRA1.block_3_0.VLIWAdresPE_mux1.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in6
vertex CGRA1.block_6_1.CGAAdresPE_mux2.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in7
vertex CGRA1.block_6_0.CGAAdresPE_mux1.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.out0
vertex CGRA1.block_9_2.func
attr type str func
attr device str func
vertex CGRA1.block_12_1.func_added_mux
attr type str MUX
attr device str MUX_func_added_mux
vertex CGRA1.block_9_2.CGAAdresPE_mux0.in9
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in9
vertex CGRA1.block_2_0.mem_port.mux_data.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_data.in2
vertex CGRA1.block_6_3.CGAAdresPE_mux1.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in8
vertex CGRA1.block_8_0.mem_port.mem_unit_added_mux
attr type str MUX
attr device str MUX_mem_unit_added_mux
vertex CGRA1.block_3_2.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_3_2.in0
vertex CGRA1.block_5_0.mem_port.mux_addr.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_addr.in3
vertex CGRA1.block_12_0.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_12_0.out0
vertex CGRA1.block_6_3.CGAAdresPE_mux1
attr type str MUX
attr device str MUX_CGAAdresPE_mux1
vertex CGRA1.block_6_1.const_added_mux
attr type str MUX
attr device str MUX_const_added_mux
vertex CGRA1.block_8_0.mem_port.mux_addr.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_addr.out0
vertex CGRA1.block_10_2.rf_added_mux
attr type str MUX
attr device str MUX_rf_added_mux
vertex CGRA1.block_3_2.func
attr type str func
attr device str func
vertex CGRA1.block_2_0.mem_port.mux_data.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_data.in1
vertex CGRA1.block_12_1.CGAAdresPE_mux1.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in7
vertex CGRA1.block_3_3.mux_out.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in1
vertex CGRA1.block_11_0.mem_port.mux_data
attr type str MUX
attr device str MUX_mux_data
vertex CGRA1.block_6_1.CGAAdresPE_mux1.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in4
vertex CGRA1.block_3_3.const
attr type str const
attr device str const
vertex CGRA1.block_3_2.VLIWAdresPE_mux0.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in3
vertex CGRA1.block_6_2.CGAAdresPE_mux2.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.out0
vertex CGRA1.block_12_3.func_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_func_added_mux.out0
vertex CGRA1.block_9_3.rf_in_muxout
attr type str MUX
attr device str MUX_rf_in_muxout
vertex CGRA1.block_3_3.VLIWAdresPE_mux1.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.out0
vertex CGRA1.block_3_1.VLIWAdresPE_mux0.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in6
vertex CGRA1.block_3_2.VLIWAdresPE_mux1.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in1
vertex CGRA1.block_6_3.rf_in_muxout
attr type str MUX
attr device str MUX_rf_in_muxout
vertex CGRA1.block_3_1.VLIWAdresPE_mux0.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in1
vertex CGRA1.block_6_1.in6
attr type str __MODULE_INPUT_PORT__
attr device str block_6_1.in6
vertex CGRA1.block_6_1.rf_in_muxa
attr type str MUX
attr device str MUX_rf_in_muxa
vertex CGRA1.block_12_0.CGAAdresPE_mux2.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in2
vertex CGRA1.block_4_0.rf.out1
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out1
vertex CGRA1.block_9_1.func_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_func_added_mux.out0
vertex CGRA1.block_5_0.mem_port.mux_data
attr type str MUX
attr device str MUX_mux_data
vertex CGRA1.block_12_2.rf_in_muxout
attr type str MUX
attr device str MUX_rf_in_muxout
vertex CGRA1.block_6_0.CGAAdresPE_mux0.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in7
vertex CGRA1.block_3_2.rf_in_muxa
attr type str MUX
attr device str MUX_rf_in_muxa
vertex CGRA1.block_3_3.VLIWAdresPE_mux0.in9
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in9
vertex CGRA1.block_3_0.const_added_mux
attr type str MUX
attr device str MUX_const_added_mux
vertex CGRA1.block_1_0.io.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str io.out0
vertex CGRA1.block_6_1.in4
attr type str __MODULE_INPUT_PORT__
attr device str block_6_1.in4
vertex CGRA1.block_12_3.CGAAdresPE_mux0
attr type str MUX
attr device str MUX_CGAAdresPE_mux0
vertex CGRA1.block_10_1.rf.out1
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out1
vertex CGRA1.block_7_2.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_7_2.out0
vertex CGRA1.block_1_3.io.OE.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str OE.out0
vertex CGRA1.block_3_3.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_3_3.in1
vertex CGRA1.block_6_3.CGAAdresPE_mux2.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in5
vertex CGRA1.block_12_3.const
attr type str const
attr device str const
vertex CGRA1.block_6_1.CGAAdresPE_mux1.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in3
vertex CGRA1.block_5_0.mem_port.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str mem_port.out0
vertex CGRA1.block_1_0.io.reg_out_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_reg_out_added_mux.in0
vertex CGRA1.block_9_2.CGAAdresPE_mux1.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in0
vertex CGRA1.block_12_1.const
attr type str const
attr device str const
vertex CGRA1.block_1_2.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_1_2.out0
vertex CGRA1.block_12_3.CGAAdresPE_mux0.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in0
vertex CGRA1.block_3_0.mux_out.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_out.out0
vertex CGRA1.block_9_3.mux_out.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in1
vertex CGRA1.block_6_0.CGAAdresPE_mux1
attr type str MUX
attr device str MUX_CGAAdresPE_mux1
vertex CGRA1.block_8_0.mem_port.mem_unit.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str mem_unit.in1
vertex CGRA1.block_1_1.io.reg_in
attr type str __MODULE_INPUT_PORT__
attr device str io.reg_in
vertex CGRA1.block_1_3.bidir
attr type str __MODULE_INPUT_PORT__
attr device str block_1_3.bidir
vertex CGRA1.block_3_0.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_3_0.in0
vertex CGRA1.block_12_2.CGAAdresPE_mux0.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in7
vertex CGRA1.block_9_3.CGAAdresPE_mux2.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in5
vertex CGRA1.block_6_1.const.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str const.out0
vertex CGRA1.block_5_0.mem_port.mux_addr
attr type str MUX
attr device str MUX_mux_addr
vertex CGRA1.block_1_1.io.bidir
attr type str __MODULE_INPUT_PORT__
attr device str io.bidir
vertex CGRA1.block_2_0.mem_port.mem_unit
attr type str mem_unit
attr device str mem_unit
vertex CGRA1.block_3_1.VLIWAdresPE_mux1.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.out0
vertex CGRA1.block_8_0.mem_port.mux_data.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_data.out0
vertex CGRA1.block_12_0.func_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_func_added_mux.in0
vertex CGRA1.bidir0
attr type str __MODULE_INPUT_PORT__
attr device str CGRA.bidir0
vertex CGRA1.block_9_2.CGAAdresPE_mux0.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in5
vertex CGRA1.block_6_3.func.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in1
vertex CGRA1.block_12_1.CGAAdresPE_mux0
attr type str MUX
attr device str MUX_CGAAdresPE_mux0
vertex CGRA1.block_3_2.in6
attr type str __MODULE_INPUT_PORT__
attr device str block_3_2.in6
vertex CGRA1.block_1_2.io.reg_out_added_mux
attr type str MUX
attr device str MUX_reg_out_added_mux
vertex CGRA1.block_6_2.in7
attr type str __MODULE_INPUT_PORT__
attr device str block_6_2.in7
vertex CGRA1.block_12_2.in5
attr type str __MODULE_INPUT_PORT__
attr device str block_12_2.in5
vertex CGRA1.block_9_0.func.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in1
vertex CGRA1.block_12_2.func_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_func_added_mux.in0
vertex CGRA1.block_8_0.mem_port.mux_addr
attr type str MUX
attr device str MUX_mux_addr
vertex CGRA1.block_4_1.rf_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_rf_added_mux.out0
vertex CGRA1.block_9_2.CGAAdresPE_mux2.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in7
vertex CGRA1.block_12_1.mux_out.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_out.out0
vertex CGRA1.block_9_1.CGAAdresPE_mux2.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in6
vertex CGRA1.block_2_0.mem_port.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str mem_port.out0
vertex CGRA1.block_3_2.in7
attr type str __MODULE_INPUT_PORT__
attr device str block_3_2.in7
vertex CGRA1.block_6_2.CGAAdresPE_mux0.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in0
vertex CGRA1.block_4_3.rf
attr type str rf
attr device str rf
vertex CGRA1.block_10_0.rf.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str rf.in0
vertex CGRA1.block_12_3.CGAAdresPE_mux2.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.out0
vertex CGRA1.block_9_3.in4
attr type str __MODULE_INPUT_PORT__
attr device str block_9_3.in4
vertex CGRA1.block_6_3.CGAAdresPE_mux0.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in5
vertex CGRA1.block_9_0.rf_out
attr type str __MODULE_OUTPUT_PORT__
attr device str block_9_0.rf_out
vertex CGRA1.block_9_0.mux_out
attr type str MUX
attr device str MUX_mux_out
vertex CGRA1.block_4_3.rf.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str rf.in0
vertex CGRA1.block_6_2.const.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str const.out0
vertex CGRA1.block_6_2.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_6_2.in2
vertex CGRA1.block_6_1.rf_out
attr type str __MODULE_OUTPUT_PORT__
attr device str block_6_1.rf_out
vertex CGRA1.block_3_1.VLIWAdresPE_mux1.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in2
vertex CGRA1.block_9_2.CGAAdresPE_mux1.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in3
vertex CGRA1.block_4_0.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_4_0.out0
vertex CGRA1.block_9_3.CGAAdresPE_mux0.in9
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in9
vertex CGRA1.block_9_1.rf_in_muxa
attr type str MUX
attr device str MUX_rf_in_muxa
vertex CGRA1.block_3_1.VLIWAdresPE_mux2.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in1
vertex CGRA1.block_9_1.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_9_1.out0
vertex CGRA1.block_9_2.CGAAdresPE_mux1.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in6
vertex CGRA1.block_12_2.CGAAdresPE_mux1.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in4
vertex CGRA1.block_1_0.io.bidir
attr type str __MODULE_INPUT_PORT__
attr device str io.bidir
vertex CGRA1.block_6_0.in5
attr type str __MODULE_INPUT_PORT__
attr device str block_6_0.in5
vertex CGRA1.block_1_3.io.reg_out_added_mux
attr type str MUX
attr device str MUX_reg_out_added_mux
vertex CGRA1.block_3_2.in4
attr type str __MODULE_INPUT_PORT__
attr device str block_3_2.in4
vertex CGRA1.block_3_3.VLIWAdresPE_mux2.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in2
vertex CGRA1.bidir1
attr type str __MODULE_INPUT_PORT__
attr device str CGRA.bidir1
vertex CGRA1.block_4_0.rf_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_rf_added_mux.in0
vertex CGRA1.block_10_0.rf.out1
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out1
vertex CGRA1.block_6_3.const
attr type str const
attr device str const
vertex CGRA1.block_12_3.func_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_func_added_mux.in0
vertex CGRA1.block_9_3.CGAAdresPE_mux2.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in0
vertex CGRA1.block_9_0.CGAAdresPE_mux2.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.out0
vertex CGRA1.block_12_0.CGAAdresPE_mux0.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in6
vertex CGRA1.block_3_2.const
attr type str const
attr device str const
vertex CGRA1.block_7_0.rf_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_rf_added_mux.out0
vertex CGRA1.block_6_2.func_added_mux
attr type str MUX
attr device str MUX_func_added_mux
vertex CGRA1.block_9_1.CGAAdresPE_mux0.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in5
vertex CGRA1.block_9_2.CGAAdresPE_mux2
attr type str MUX
attr device str MUX_CGAAdresPE_mux2
vertex CGRA1.block_9_1.CGAAdresPE_mux1.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in5
vertex CGRA1.block_9_3.CGAAdresPE_mux0.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in5
vertex CGRA1.block_9_1.CGAAdresPE_mux2.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in5
vertex CGRA1.block_6_1.mux_out.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in1
vertex CGRA1.block_3_0.VLIWAdresPE_mux2.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in3
vertex CGRA1.block_3_1.VLIWAdresPE_mux2.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in6
vertex CGRA1.block_2_0.mem_port.mux_data.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_data.in3
vertex CGRA1.block_9_0.const.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str const.out0
vertex CGRA1.block_2_0.mem_port.mem_unit.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str mem_unit.in1
vertex CGRA1.block_3_0.VLIWAdresPE_mux1.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in7
vertex CGRA1.block_7_1.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_7_1.in0
vertex CGRA1.block_3_0.VLIWAdresPE_mux1.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in0
vertex CGRA1.block_6_0.func_added_mux
attr type str MUX
attr device str MUX_func_added_mux
vertex CGRA1.block_5_0.mem_port.mux_addr.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_addr.in0
vertex CGRA1.block_7_0.rf.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str rf.in0
vertex CGRA1.bidir3
attr type str __MODULE_INPUT_PORT__
attr device str CGRA.bidir3
vertex CGRA1.block_6_0.rf_in_muxout
attr type str MUX
attr device str MUX_rf_in_muxout
vertex CGRA1.block_10_3.rf_added_mux
attr type str MUX
attr device str MUX_rf_added_mux
vertex CGRA1.block_3_0.VLIWAdresPE_mux1.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in8
vertex CGRA1.block_9_3.in6
attr type str __MODULE_INPUT_PORT__
attr device str block_9_3.in6
vertex CGRA1.block_6_0.rf_in_muxa
attr type str MUX
attr device str MUX_rf_in_muxa
vertex CGRA1.block_9_3.func.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in0
vertex CGRA1.block_9_2.CGAAdresPE_mux0.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in1
vertex CGRA1.block_12_0.CGAAdresPE_mux1.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in8
vertex CGRA1.block_10_1.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_10_1.in0
vertex CGRA1.block_12_1.const_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_const_added_mux.out0
vertex CGRA1.block_9_3.CGAAdresPE_mux1.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in1
vertex CGRA1.block_6_3.func.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in0
vertex CGRA1.block_11_0.mem_port.mem_unit_added_mux
attr type str MUX
attr device str MUX_mem_unit_added_mux
vertex CGRA1.block_12_3.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_12_3.in1
vertex CGRA1.block_6_1.mux_out.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in0
vertex CGRA1.block_3_2.VLIWAdresPE_mux0.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in0
vertex CGRA1.block_12_2.const
attr type str const
attr device str const
vertex CGRA1.block_1_3.io.in0
attr type str __MODULE_INPUT_PORT__
attr device str io.in0
vertex CGRA1.block_12_2.CGAAdresPE_mux2.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in1
vertex CGRA1.block_6_2.CGAAdresPE_mux1
attr type str MUX
attr device str MUX_CGAAdresPE_mux1
vertex CGRA1.block_6_1.CGAAdresPE_mux1.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in2
vertex CGRA1.block_12_3.func
attr type str func
attr device str func
vertex CGRA1.block_2_0.mem_port.mem_unit.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str mem_unit.in0
vertex CGRA1.block_6_3.func_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_func_added_mux.in0
vertex CGRA1.block_3_2.mux_out.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_out.out0
vertex CGRA1.block_6_3.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_6_3.in3
vertex CGRA1.block_12_2.CGAAdresPE_mux0.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in5
vertex CGRA1.block_12_3.CGAAdresPE_mux2.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in0
vertex CGRA1.block_12_3.CGAAdresPE_mux0.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in1
vertex CGRA1.block_9_0.rf_in_muxout
attr type str MUX
attr device str MUX_rf_in_muxout
vertex CGRA1.block_6_1.CGAAdresPE_mux1.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in6
vertex CGRA1.block_6_1.CGAAdresPE_mux2.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in3
vertex CGRA1.block_7_1.rf.out1
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out1
vertex CGRA1.block_3_2.VLIWAdresPE_mux0.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in6
vertex CGRA1.block_1_3.io.reg_out_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_reg_out_added_mux.out0
vertex CGRA1.block_9_1.CGAAdresPE_mux0.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in0
vertex CGRA1.block_12_3.CGAAdresPE_mux2.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in6
vertex CGRA1.block_12_2.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_12_2.out0
vertex CGRA1.block_3_2.VLIWAdresPE_mux1.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in7
vertex CGRA1.block_1_1.io.OE.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str OE.in0
vertex CGRA1.block_12_2.CGAAdresPE_mux0.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in0
vertex CGRA1.block_6_2.CGAAdresPE_mux0.in9
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in9
vertex CGRA1.block_11_0.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_11_0.out0
vertex CGRA1.block_1_3.io.reg_in
attr type str __MODULE_INPUT_PORT__
attr device str io.reg_in
vertex CGRA1.block_12_2.CGAAdresPE_mux2.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in6
vertex CGRA1.block_0_0.out2
attr type str __MODULE_OUTPUT_PORT__
attr device str block_0_0.out2
vertex CGRA1.block_9_2.CGAAdresPE_mux0.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in6
vertex CGRA1.block_9_1.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_9_1.in3
vertex CGRA1.block_1_3.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_1_3.out0
vertex CGRA1.block_11_0.mem_port.mux_data.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_data.in1
vertex CGRA1.block_3_2.VLIWAdresPE_mux0.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in4
vertex CGRA1.block_9_2.CGAAdresPE_mux1
attr type str MUX
attr device str MUX_CGAAdresPE_mux1
vertex CGRA1.block_7_2.rf_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_rf_added_mux.out0
vertex CGRA1.block_4_3.rf_added_mux
attr type str MUX
attr device str MUX_rf_added_mux
vertex CGRA1.block_1_1.io.OE
attr type str OE
attr device str OE
vertex CGRA1.block_0_0.out3
attr type str __MODULE_OUTPUT_PORT__
attr device str block_0_0.out3
vertex CGRA1.block_9_2.mux_out
attr type str MUX
attr device str MUX_mux_out
vertex CGRA1.block_5_0.mem_port.in0
attr type str __MODULE_INPUT_PORT__
attr device str mem_port.in0
vertex CGRA1.block_3_3.VLIWAdresPE_mux1.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in5
vertex CGRA1.block_7_0.rf.out1
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out1
vertex CGRA1.block_9_3.rf_in_muxa
attr type str MUX
attr device str MUX_rf_in_muxa
vertex CGRA1.block_12_0.mux_out.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in1
vertex CGRA1.block_5_0.mem_port.mem_unit_added_mux
attr type str MUX
attr device str MUX_mem_unit_added_mux
vertex CGRA1.block_0_0.rf.out1
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out1
vertex CGRA1.block_6_0.const_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_const_added_mux.out0
vertex CGRA1.block_10_2.rf.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str rf.in0
vertex CGRA1.block_9_3.CGAAdresPE_mux0.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in1
vertex CGRA1.block_12_2.CGAAdresPE_mux2.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in3
vertex CGRA1.block_6_0.CGAAdresPE_mux0
attr type str MUX
attr device str MUX_CGAAdresPE_mux0
vertex CGRA1.block_1_0.io.OE.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str OE.out0
vertex CGRA1.block_9_0.CGAAdresPE_mux0.in9
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in9
vertex CGRA1.block_12_0.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_12_0.in1
vertex CGRA1.block_9_1.in6
attr type str __MODULE_INPUT_PORT__
attr device str block_9_1.in6
vertex CGRA1.block_11_0.mem_port.in3
attr type str __MODULE_INPUT_PORT__
attr device str mem_port.in3
vertex CGRA1.block_6_0.CGAAdresPE_mux0.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in8
vertex CGRA1.block_12_3.CGAAdresPE_mux1.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in5
vertex CGRA1.block_1_0.io.OE.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str OE.in0
vertex CGRA1.block_9_2.CGAAdresPE_mux0.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in8
vertex CGRA1.block_9_2.CGAAdresPE_mux2.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in4
vertex CGRA1.block_12_3.in5
attr type str __MODULE_INPUT_PORT__
attr device str block_12_3.in5
vertex CGRA1.block_9_1.CGAAdresPE_mux0.in9
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in9
vertex CGRA1.block_3_2.const_added_mux
attr type str MUX
attr device str MUX_const_added_mux
vertex CGRA1.block_3_1.VLIWAdresPE_mux1.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in4
vertex CGRA1.block_4_3.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_4_3.out0
vertex CGRA1.block_6_3.in6
attr type str __MODULE_INPUT_PORT__
attr device str block_6_3.in6
vertex CGRA1.block_6_2.func_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_func_added_mux.out0
vertex CGRA1.block_3_3.VLIWAdresPE_mux2.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in6
vertex CGRA1.block_9_0.func_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_func_added_mux.in0
vertex CGRA1.block_0_0.rf.out3
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out3
vertex CGRA1.block_12_3.CGAAdresPE_mux0.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in8
vertex CGRA1.block_6_1.CGAAdresPE_mux0.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in3
vertex CGRA1.block_12_1.func_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_func_added_mux.out0
vertex CGRA1.block_3_0.VLIWAdresPE_mux1.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.out0
vertex CGRA1.block_5_0.mem_port.mem_unit
attr type str mem_unit
attr device str mem_unit
vertex CGRA1.block_9_2.rf_in_muxa
attr type str MUX
attr device str MUX_rf_in_muxa
vertex CGRA1.block_1_3.io.OE_added_mux
attr type str MUX
attr device str MUX_OE_added_mux
vertex CGRA1.block_3_0.func.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in0
vertex CGRA1.block_3_0.in5
attr type str __MODULE_INPUT_PORT__
attr device str block_3_0.in5
vertex CGRA1.block_12_1.in7
attr type str __MODULE_INPUT_PORT__
attr device str block_12_1.in7
vertex CGRA1.block_3_0.VLIWAdresPE_mux2.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in0
vertex CGRA1.block_12_0.mux_out.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_out.out0
vertex CGRA1.block_12_1.const_added_mux
attr type str MUX
attr device str MUX_const_added_mux
vertex CGRA1.block_9_3.func_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_func_added_mux.out0
vertex CGRA1.block_1_0.io.reg_in_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_reg_in_added_mux.out0
vertex CGRA1.block_4_0.out1
attr type str __MODULE_OUTPUT_PORT__
attr device str block_4_0.out1
vertex CGRA1.block_12_3.func.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in1
vertex CGRA1.block_3_0.VLIWAdresPE_mux0.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in6
vertex CGRA1.block_3_2.VLIWAdresPE_mux0.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in8
vertex CGRA1.block_12_0.CGAAdresPE_mux0
attr type str MUX
attr device str MUX_CGAAdresPE_mux0
vertex CGRA1.block_6_0.func.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in1
vertex CGRA1.block_12_2.CGAAdresPE_mux1.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in1
vertex CGRA1.block_6_3.CGAAdresPE_mux0.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in2
vertex CGRA1.block_6_0.CGAAdresPE_mux0.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in2
vertex CGRA1.block_6_2.CGAAdresPE_mux2.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in3
vertex CGRA1.block_6_2.in5
attr type str __MODULE_INPUT_PORT__
attr device str block_6_2.in5
vertex CGRA1.block_1_2.io.bidir
attr type str __MODULE_INPUT_PORT__
attr device str io.bidir
vertex CGRA1.block_1_1.io.reg_in.in0
attr type str __MODULE_INPUT_PORT__
attr device str reg_in.in0
vertex CGRA1.block_9_3.func
attr type str func
attr device str func
vertex CGRA1.block_9_3.CGAAdresPE_mux2.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in7
vertex CGRA1.block_3_0.VLIWAdresPE_mux2.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in4
vertex CGRA1.block_1_2.io.reg_in.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str reg_in.out0
vertex CGRA1.block_6_3.in5
attr type str __MODULE_INPUT_PORT__
attr device str block_6_3.in5
vertex CGRA1.block_9_1.CGAAdresPE_mux0.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in4
vertex CGRA1.block_12_1.in6
attr type str __MODULE_INPUT_PORT__
attr device str block_12_1.in6
vertex CGRA1.block_5_0.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_5_0.in2
vertex CGRA1.block_3_0.VLIWAdresPE_mux0.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in0
vertex CGRA1.block_1_1.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_1_1.in0
vertex CGRA1.block_10_3.rf
attr type str rf
attr device str rf
vertex CGRA1.block_6_2.CGAAdresPE_mux0.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in1
vertex CGRA1.block_3_3.VLIWAdresPE_mux1.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in3
vertex CGRA1.block_9_0.in7
attr type str __MODULE_INPUT_PORT__
attr device str block_9_0.in7
vertex CGRA1.block_9_2.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_9_2.in0
vertex CGRA1.block_12_1.CGAAdresPE_mux2.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in4
vertex CGRA1.block_9_3.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_9_3.in0
vertex CGRA1.block_3_3.func
attr type str func
attr device str func
vertex CGRA1.block_10_3.rf.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out0
vertex CGRA1.block_9_2.mux_out.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in1
vertex CGRA1.block_3_3.VLIWAdresPE_mux0.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in7
vertex CGRA1.block_6_0.CGAAdresPE_mux0.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in3
vertex CGRA1.block_5_0.mem_port.in3
attr type str __MODULE_INPUT_PORT__
attr device str mem_port.in3
vertex CGRA1.block_1_3.io.OE_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_OE_added_mux.in0
vertex CGRA1.block_12_2.CGAAdresPE_mux1.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in7
vertex CGRA1.block_10_1.rf
attr type str rf
attr device str rf
vertex CGRA1.block_12_2.CGAAdresPE_mux1.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.out0
vertex CGRA1.block_12_2.func_added_mux
attr type str MUX
attr device str MUX_func_added_mux
vertex CGRA1.block_3_3.func_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_func_added_mux.in0
vertex CGRA1.block_12_3.func.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str func.out0
vertex CGRA1.block_3_2.VLIWAdresPE_mux2.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in6
vertex CGRA1.block_12_2.CGAAdresPE_mux2.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in4
vertex CGRA1.block_9_0.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_9_0.in1
vertex CGRA1.block_9_0.CGAAdresPE_mux2.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in5
vertex CGRA1.block_9_3.in5
attr type str __MODULE_INPUT_PORT__
attr device str block_9_3.in5
vertex CGRA1.block_12_2.CGAAdresPE_mux0.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.out0
vertex CGRA1.block_3_1.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_3_1.in1
vertex CGRA1.block_12_1.CGAAdresPE_mux2.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in5
vertex CGRA1.block_12_3.CGAAdresPE_mux2.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in1
vertex CGRA1.block_6_1.CGAAdresPE_mux0
attr type str MUX
attr device str MUX_CGAAdresPE_mux0
vertex CGRA1.block_3_2.VLIWAdresPE_mux1.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in8
vertex CGRA1.block_9_3.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_9_3.in1
vertex CGRA1.block_11_0.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_11_0.in2
vertex CGRA1.block_12_1.CGAAdresPE_mux1.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in2
vertex CGRA1.block_7_2.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_7_2.in0
vertex CGRA1.block_9_1.func
attr type str func
attr device str func
vertex CGRA1.block_11_0.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_11_0.in3
vertex CGRA1.block_6_3.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_6_3.out0
vertex CGRA1.block_1_1.io.OE_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_OE_added_mux.out0
vertex CGRA1.block_8_0.mem_port.in2
attr type str __MODULE_INPUT_PORT__
attr device str mem_port.in2
vertex CGRA1.block_9_1.rf_out
attr type str __MODULE_OUTPUT_PORT__
attr device str block_9_1.rf_out
vertex CGRA1.block_12_0.const.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str const.out0
vertex CGRA1.block_9_2.in6
attr type str __MODULE_INPUT_PORT__
attr device str block_9_2.in6
vertex CGRA1.block_6_2.CGAAdresPE_mux1.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in2
vertex CGRA1.block_3_3.VLIWAdresPE_mux0.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in1
vertex CGRA1.block_7_3.rf_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_rf_added_mux.out0
vertex CGRA1.block_9_2.func.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in0
vertex CGRA1.block_3_3.VLIWAdresPE_mux2.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in1
vertex CGRA1.block_10_0.rf
attr type str rf
attr device str rf
vertex CGRA1.block_3_0.rf_in_muxa
attr type str MUX
attr device str MUX_rf_in_muxa
vertex CGRA1.block_6_3.CGAAdresPE_mux1.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in1
vertex CGRA1.block_9_2.CGAAdresPE_mux1.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.out0
vertex CGRA1.block_4_2.rf_added_mux
attr type str MUX
attr device str MUX_rf_added_mux
vertex CGRA1.block_6_3.mux_out
attr type str MUX
attr device str MUX_mux_out
vertex CGRA1.block_6_1.CGAAdresPE_mux2.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in1
vertex CGRA1.block_12_0.const
attr type str const
attr device str const
vertex CGRA1.block_6_2.CGAAdresPE_mux1.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in6
vertex CGRA1.block_11_0.mem_port.mux_addr.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_addr.out0
vertex CGRA1.block_0_0.rf.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str rf.in2
vertex CGRA1.block_3_2.mux_out
attr type str MUX
attr device str MUX_mux_out
vertex CGRA1.block_6_0.const
attr type str const
attr device str const
vertex CGRA1.block_0_0.rf.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str rf.in1
vertex CGRA1.block_6_3.CGAAdresPE_mux1.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in7
vertex CGRA1.block_3_1.VLIWAdresPE_mux1.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in7
vertex CGRA1.block_9_2.mux_out.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_out.out0
vertex CGRA1.block_6_0.const_added_mux
attr type str MUX
attr device str MUX_const_added_mux
vertex CGRA1.block_6_1.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_6_1.in0
vertex CGRA1.block_2_0.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_2_0.in2
vertex CGRA1.block_12_1.func_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_func_added_mux.in0
vertex CGRA1.block_6_2.in6
attr type str __MODULE_INPUT_PORT__
attr device str block_6_2.in6
vertex CGRA1.block_9_2.CGAAdresPE_mux0
attr type str MUX
attr device str MUX_CGAAdresPE_mux0
vertex CGRA1.block_6_3.CGAAdresPE_mux1.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in3
vertex CGRA1.block_6_2.func.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in0
vertex CGRA1.block_6_2.CGAAdresPE_mux1.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in7
vertex CGRA1.block_5_0.mem_port.mux_data.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_data.in3
vertex CGRA1.block_7_2.rf.out1
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out1
vertex CGRA1.block_9_1.CGAAdresPE_mux1.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in7
vertex CGRA1.block_12_3.mux_out.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in1
vertex CGRA1.block_1_0.io.reg_in_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_reg_in_added_mux.in0
vertex CGRA1.block_5_0.mem_port.mem_unit.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str mem_unit.in1
vertex CGRA1.block_3_3.func_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_func_added_mux.out0
vertex CGRA1.block_3_3.const_added_mux
attr type str MUX
attr device str MUX_const_added_mux
vertex CGRA1.block_3_1.func_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_func_added_mux.in0
vertex CGRA1.block_12_3.in4
attr type str __MODULE_INPUT_PORT__
attr device str block_12_3.in4
vertex CGRA1.block_3_1.mux_out
attr type str MUX
attr device str MUX_mux_out
vertex CGRA1.block_0_0.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_0_0.in3
vertex CGRA1.block_6_0.const.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str const.out0
vertex CGRA1.block_12_0.CGAAdresPE_mux2.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in1
vertex CGRA1.block_2_0.mem_port.in2
attr type str __MODULE_INPUT_PORT__
attr device str mem_port.in2
vertex CGRA1.block_3_2.func.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in1
vertex CGRA1.block_12_3.CGAAdresPE_mux0.in9
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in9
vertex CGRA1.block_6_3.mux_out.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_out.out0
vertex CGRA1.block_3_2.VLIWAdresPE_mux1.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in5
vertex CGRA1.block_12_3.CGAAdresPE_mux1.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in7
vertex CGRA1.block_10_3.rf.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str rf.in0
vertex CGRA1.block_11_0.mem_port.mux_data.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_data.in3
vertex CGRA1.block_1_3.io.reg_out_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_reg_out_added_mux.in0
vertex CGRA1.block_6_1.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_6_1.out0
vertex CGRA1.block_3_0.VLIWAdresPE_mux2
attr type str MUX
attr device str MUX_VLIWAdresPE_mux2
vertex CGRA1.block_9_1.CGAAdresPE_mux0.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in3
vertex CGRA1.block_3_2.VLIWAdresPE_mux2
attr type str MUX
attr device str MUX_VLIWAdresPE_mux2
vertex CGRA1.block_3_1.in5
attr type str __MODULE_INPUT_PORT__
attr device str block_3_1.in5
vertex CGRA1.block_3_3.VLIWAdresPE_mux1.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in6
vertex CGRA1.block_11_0.mem_port.mem_unit_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mem_unit_added_mux.in0
vertex CGRA1.block_10_0.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_10_0.in0
vertex CGRA1.block_3_2.VLIWAdresPE_mux0.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in2
vertex CGRA1.block_3_0.VLIWAdresPE_mux0.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.out0
vertex CGRA1.block_12_3.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_12_3.in2
vertex CGRA1.block_6_1.CGAAdresPE_mux0.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in7
vertex CGRA1.block_3_1.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_3_1.in3
vertex CGRA1.block_1_1.io.reg_in_added_mux
attr type str MUX
attr device str MUX_reg_in_added_mux
vertex CGRA1.block_4_2.rf_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_rf_added_mux.in0
vertex CGRA1.block_3_0.VLIWAdresPE_mux2.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in5
vertex CGRA1.block_12_1.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_12_1.in0
vertex CGRA1.block_6_3.CGAAdresPE_mux1.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in2
vertex CGRA1.block_6_1.CGAAdresPE_mux0.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in2
vertex CGRA1.block_4_2.rf.out1
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out1
vertex CGRA1.block_8_0.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_8_0.in3
vertex CGRA1.block_3_2.VLIWAdresPE_mux2.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in1
vertex CGRA1.block_11_0.mem_port.mux_data.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_data.in2
vertex CGRA1.block_2_0.mem_port.mux_addr.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_addr.in2
vertex CGRA1.block_3_0.func_added_mux
attr type str MUX
attr device str MUX_func_added_mux
vertex CGRA1.block_9_3.const
attr type str const
attr device str const
vertex CGRA1.block_6_3.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_6_3.in2
vertex CGRA1.block_12_3.CGAAdresPE_mux0.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in4
vertex CGRA1.block_6_1.CGAAdresPE_mux2.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in5
vertex CGRA1.block_3_0.VLIWAdresPE_mux1.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in2
vertex CGRA1.block_9_0.CGAAdresPE_mux0.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in7
vertex CGRA1.block_10_2.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_10_2.in0
vertex CGRA1.block_6_1.mux_out
attr type str MUX
attr device str MUX_mux_out
vertex CGRA1.block_7_0.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_7_0.out0
vertex CGRA1.block_4_3.rf.out1
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out1
vertex CGRA1.block_3_3.VLIWAdresPE_mux1.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in0
vertex CGRA1.block_12_1.CGAAdresPE_mux2
attr type str MUX
attr device str MUX_CGAAdresPE_mux2
vertex CGRA1.block_9_1.CGAAdresPE_mux1.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.out0
vertex CGRA1.block_12_3.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_12_3.in3
vertex CGRA1.block_9_3.CGAAdresPE_mux0.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.out0
vertex CGRA1.block_12_2.rf_in_muxa
attr type str MUX
attr device str MUX_rf_in_muxa
vertex CGRA1.block_11_0.mem_port.mem_unit.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str mem_unit.in1
vertex CGRA1.block_3_2.VLIWAdresPE_mux2.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in0
vertex CGRA1.block_9_2.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_9_2.out0
vertex CGRA1.block_12_3.in6
attr type str __MODULE_INPUT_PORT__
attr device str block_12_3.in6
vertex CGRA1.block_12_3.CGAAdresPE_mux1.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.out0
vertex CGRA1.block_3_1.func.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in1
vertex CGRA1.block_6_2.CGAAdresPE_mux0.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in8
vertex CGRA1.block_3_1.VLIWAdresPE_mux2.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in7
vertex CGRA1.block_1_2.io.reg_out.in0
attr type str __MODULE_INPUT_PORT__
attr device str reg_out.in0
vertex CGRA1.block_6_2.in4
attr type str __MODULE_INPUT_PORT__
attr device str block_6_2.in4
vertex CGRA1.block_9_1.func.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str func.out0
vertex CGRA1.block_9_0.CGAAdresPE_mux0
attr type str MUX
attr device str MUX_CGAAdresPE_mux0
vertex CGRA1.block_3_2.const_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_const_added_mux.out0
vertex CGRA1.block_7_2.rf_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_rf_added_mux.in0
vertex CGRA1.block_12_1.CGAAdresPE_mux1.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in0
vertex CGRA1.block_0_0.rf_added_mux
attr type str MUX
attr device str MUX_rf_added_mux
vertex CGRA1.block_12_2.CGAAdresPE_mux2.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in7
vertex CGRA1.block_3_3.mux_out.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in0
vertex CGRA1.block_1_2.io.OE.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str OE.out0
vertex CGRA1.block_8_0.mem_port.mux_data
attr type str MUX
attr device str MUX_mux_data
vertex CGRA1.block_1_1.bidir
attr type str __MODULE_INPUT_PORT__
attr device str block_1_1.bidir
vertex CGRA1.block_7_2.rf
attr type str rf
attr device str rf
vertex CGRA1.block_9_0.CGAAdresPE_mux1.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in8
vertex CGRA1.block_6_3.CGAAdresPE_mux2.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in7
vertex CGRA1.block_4_3.out1
attr type str __MODULE_OUTPUT_PORT__
attr device str block_4_3.out1
vertex CGRA1.block_6_0.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_6_0.in0
vertex CGRA1.block_0_0.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_0_0.in2
vertex CGRA1.block_12_3.func_added_mux
attr type str MUX
attr device str MUX_func_added_mux
vertex CGRA1.block_9_1.in5
attr type str __MODULE_INPUT_PORT__
attr device str block_9_1.in5
vertex CGRA1.block_9_0.in5
attr type str __MODULE_INPUT_PORT__
attr device str block_9_0.in5
vertex CGRA1.block_0_0.rf_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_rf_added_mux.in0
vertex CGRA1.block_9_2.CGAAdresPE_mux2.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in0
vertex CGRA1.block_6_0.CGAAdresPE_mux0.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in1
vertex CGRA1.block_12_3.CGAAdresPE_mux1.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in1
vertex CGRA1.block_12_2.in4
attr type str __MODULE_INPUT_PORT__
attr device str block_12_2.in4
vertex CGRA1.block_12_0.CGAAdresPE_mux1.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in0
vertex CGRA1.block_6_1.CGAAdresPE_mux1.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in8
vertex CGRA1.block_9_0.CGAAdresPE_mux1.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in6
vertex CGRA1.block_3_0.const
attr type str const
attr device str const
vertex CGRA1.block_12_2.mux_out.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_out.out0
vertex CGRA1.block_1_3.io.reg_in.in0
attr type str __MODULE_INPUT_PORT__
attr device str reg_in.in0
vertex CGRA1.block_4_2.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_4_2.in0
vertex CGRA1.block_12_0.CGAAdresPE_mux2.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in5
vertex CGRA1.block_6_1.rf_in_muxout
attr type str MUX
attr device str MUX_rf_in_muxout
vertex CGRA1.block_12_3.CGAAdresPE_mux0.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in6
vertex CGRA1.block_7_2.rf.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out0
vertex CGRA1.block_6_2.const_added_mux
attr type str MUX
attr device str MUX_const_added_mux
vertex CGRA1.block_12_2.in6
attr type str __MODULE_INPUT_PORT__
attr device str block_12_2.in6
vertex CGRA1.block_6_2.func_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_func_added_mux.in0
vertex CGRA1.block_1_2.io.in0
attr type str __MODULE_INPUT_PORT__
attr device str io.in0
vertex CGRA1.block_6_0.CGAAdresPE_mux1.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in2
vertex CGRA1.block_1_3.io.reg_in_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_reg_in_added_mux.out0
vertex CGRA1.block_9_1.func_added_mux
attr type str MUX
attr device str MUX_func_added_mux
vertex CGRA1.block_2_0.mem_port.mux_addr.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_addr.in3
vertex CGRA1.block_10_0.rf_added_mux
attr type str MUX
attr device str MUX_rf_added_mux
vertex CGRA1.block_3_1.VLIWAdresPE_mux0.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in8
vertex CGRA1.block_6_1.CGAAdresPE_mux2.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in2
vertex CGRA1.block_6_3.CGAAdresPE_mux1.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in0
vertex CGRA1.block_11_0.mem_port.in2
attr type str __MODULE_INPUT_PORT__
attr device str mem_port.in2
vertex CGRA1.block_1_3.io.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str io.out0
vertex CGRA1.block_10_2.out1
attr type str __MODULE_OUTPUT_PORT__
attr device str block_10_2.out1
vertex CGRA1.block_12_3.CGAAdresPE_mux2.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in2
vertex CGRA1.block_3_0.VLIWAdresPE_mux0.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in7
vertex CGRA1.block_9_2.const.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str const.out0
vertex CGRA1.block_3_1.VLIWAdresPE_mux0.in9
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in9
vertex CGRA1.block_5_0.mem_port.mux_data.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_data.in2
vertex CGRA1.block_9_3.CGAAdresPE_mux2.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in1
vertex CGRA1.block_12_1.CGAAdresPE_mux0.in9
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in9
vertex CGRA1.block_3_3.VLIWAdresPE_mux0.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in4
vertex CGRA1.block_1_2.io.OE
attr type str OE
attr device str OE
vertex CGRA1.block_9_3.func_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_func_added_mux.in0
vertex CGRA1.block_12_1.CGAAdresPE_mux2.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in3
vertex CGRA1.block_9_3.CGAAdresPE_mux2.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in4
vertex CGRA1.block_12_2.CGAAdresPE_mux0.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in8
vertex CGRA1.block_12_2.func.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in0
vertex CGRA1.block_4_1.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_4_1.in0
vertex CGRA1.block_1_1.io.reg_out
attr type str __MODULE_OUTPUT_PORT__
attr device str io.reg_out
vertex CGRA1.block_12_3.CGAAdresPE_mux2.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in7
vertex CGRA1.block_12_0.in4
attr type str __MODULE_INPUT_PORT__
attr device str block_12_0.in4
vertex CGRA1.block_9_0.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_9_0.in3
vertex CGRA1.block_9_3.CGAAdresPE_mux1.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in5
vertex CGRA1.block_11_0.mem_port.in1
attr type str __MODULE_INPUT_PORT__
attr device str mem_port.in1
vertex CGRA1.block_9_2.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_9_2.in3
vertex CGRA1.block_5_0.mem_port.mem_unit.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str mem_unit.in0
vertex CGRA1.block_12_1.CGAAdresPE_mux0.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in8
vertex CGRA1.block_9_2.CGAAdresPE_mux2.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in1
vertex CGRA1.block_3_3.VLIWAdresPE_mux0.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in3
vertex CGRA1.block_3_2.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_3_2.in1
vertex CGRA1.block_12_1.CGAAdresPE_mux1
attr type str MUX
attr device str MUX_CGAAdresPE_mux1
vertex CGRA1.block_9_1.func.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in1
vertex CGRA1.block_10_0.rf_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_rf_added_mux.out0
vertex CGRA1.block_12_3.CGAAdresPE_mux0.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in3
vertex CGRA1.block_4_3.rf_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_rf_added_mux.out0
vertex CGRA1.block_12_1.CGAAdresPE_mux1.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.out0
vertex CGRA1.block_9_2.CGAAdresPE_mux2.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in3
vertex CGRA1.block_0_0.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_0_0.out0
vertex CGRA1.block_12_2.CGAAdresPE_mux1.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in0
vertex CGRA1.block_1_2.io.reg_in_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_reg_in_added_mux.in0
vertex CGRA1.block_3_1.VLIWAdresPE_mux2.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in4
vertex CGRA1.block_12_1.in5
attr type str __MODULE_INPUT_PORT__
attr device str block_12_1.in5
vertex CGRA1.block_9_3.CGAAdresPE_mux1.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in0
vertex CGRA1.block_3_0.VLIWAdresPE_mux0.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in5
vertex CGRA1.block_9_3.CGAAdresPE_mux1.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in7
vertex CGRA1.block_9_0.func_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_func_added_mux.out0
vertex CGRA1.block_6_3.CGAAdresPE_mux0.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.out0
vertex CGRA1.block_3_0.rf_in_muxout
attr type str MUX
attr device str MUX_rf_in_muxout
vertex CGRA1.block_12_3.const_added_mux
attr type str MUX
attr device str MUX_const_added_mux
vertex CGRA1.block_12_1.CGAAdresPE_mux2.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in0
vertex CGRA1.block_1_2.io.OE.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str OE.in0
vertex CGRA1.block_1_1.io.reg_in.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str reg_in.out0
vertex CGRA1.block_9_1.CGAAdresPE_mux1
attr type str MUX
attr device str MUX_CGAAdresPE_mux1
vertex CGRA1.block_6_3.rf_out
attr type str __MODULE_OUTPUT_PORT__
attr device str block_6_3.rf_out
vertex CGRA1.block_8_0.mem_port.mux_data.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_data.in0
vertex CGRA1.block_4_1.rf.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out0
vertex CGRA1.block_9_2.const_added_mux
attr type str MUX
attr device str MUX_const_added_mux
vertex CGRA1.block_9_2.func.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str func.out0
vertex CGRA1.block_12_1.const.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str const.out0
vertex CGRA1.block_12_0.CGAAdresPE_mux0.in9
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in9
vertex CGRA1.block_12_2.mux_out.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in1
vertex CGRA1.block_3_0.VLIWAdresPE_mux0.in9
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in9
vertex CGRA1.block_12_0.func.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str func.out0
vertex CGRA1.block_6_0.CGAAdresPE_mux2.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in5
vertex CGRA1.block_12_0.CGAAdresPE_mux1.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in1
vertex CGRA1.block_6_0.CGAAdresPE_mux0.in9
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in9
vertex CGRA1.block_10_1.rf_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_rf_added_mux.in0
vertex CGRA1.block_7_3.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_7_3.in0
vertex CGRA1.block_12_0.CGAAdresPE_mux0.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.out0
vertex CGRA1.block_6_3.CGAAdresPE_mux2.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in4
vertex CGRA1.block_9_0.func.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in0
vertex CGRA1.block_9_3.CGAAdresPE_mux0.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in3
vertex CGRA1.block_10_2.rf
attr type str rf
attr device str rf
vertex CGRA1.block_11_0.mem_port.mux_data.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_data.in0
vertex CGRA1.block_12_1.CGAAdresPE_mux1.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in1
vertex CGRA1.block_3_1.VLIWAdresPE_mux0.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in5
vertex CGRA1.block_3_2.VLIWAdresPE_mux0.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in5
vertex CGRA1.block_9_3.CGAAdresPE_mux1.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in2
vertex CGRA1.block_6_2.CGAAdresPE_mux1.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in5
vertex CGRA1.block_12_0.rf_out
attr type str __MODULE_OUTPUT_PORT__
attr device str block_12_0.rf_out
vertex CGRA1.block_8_0.mem_port.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str mem_port.out0
vertex CGRA1.block_11_0.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_11_0.in0
vertex CGRA1.block_9_1.CGAAdresPE_mux1.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in3
vertex CGRA1.block_3_0.rf_out
attr type str __MODULE_OUTPUT_PORT__
attr device str block_3_0.rf_out
vertex CGRA1.block_9_1.CGAAdresPE_mux2.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.out0
vertex CGRA1.block_3_2.func_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_func_added_mux.in0
vertex CGRA1.block_6_2.CGAAdresPE_mux2.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in2
vertex CGRA1.block_0_0.rf.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str rf.in3
vertex CGRA1.block_6_1.CGAAdresPE_mux1.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in7
vertex CGRA1.block_2_0.mem_port.mux_data
attr type str MUX
attr device str MUX_mux_data
vertex CGRA1.block_6_0.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_6_0.in2
vertex CGRA1.block_6_1.func
attr type str func
attr device str func
vertex CGRA1.block_6_0.CGAAdresPE_mux0.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in0
vertex CGRA1.block_7_1.rf.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str rf.in0
vertex CGRA1.block_9_1.CGAAdresPE_mux2
attr type str MUX
attr device str MUX_CGAAdresPE_mux2
vertex CGRA1.block_3_2.VLIWAdresPE_mux0.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in1
vertex CGRA1.block_9_1.CGAAdresPE_mux0.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in6
vertex CGRA2.block_9_3.CGAAdresPE_mux0.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in8
vertex CGRA2.block_6_3.CGAAdresPE_mux0.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in4
vertex CGRA2.block_6_0.CGAAdresPE_mux0.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in4
vertex CGRA2.block_6_2.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_6_2.out0
vertex CGRA2.block_10_0.out1
attr type str __MODULE_OUTPUT_PORT__
attr device str block_10_0.out1
vertex CGRA2.block_9_1.CGAAdresPE_mux2.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in7
vertex CGRA2.block_5_0.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_5_0.out0
vertex CGRA2.block_3_3.VLIWAdresPE_mux2.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in4
vertex CGRA2.block_6_3.CGAAdresPE_mux0.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in6
vertex CGRA2.block_12_0.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_12_0.in3
vertex CGRA2.block_9_3.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_9_3.in2
vertex CGRA2.block_12_3.CGAAdresPE_mux0.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in5
vertex CGRA2.block_3_0.func_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_func_added_mux.out0
vertex CGRA2.block_9_3.CGAAdresPE_mux2
attr type str MUX
attr device str MUX_CGAAdresPE_mux2
vertex CGRA2.block_12_2.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_12_2.in3
vertex CGRA2.block_12_0.mux_out.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in0
vertex CGRA2.block_6_3.CGAAdresPE_mux1.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.out0
vertex CGRA2.block_1_0.io.OE_added_mux
attr type str MUX
attr device str MUX_OE_added_mux
vertex CGRA2.block_5_0.mem_port.mux_addr.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_addr.in1
vertex CGRA2.block_1_0.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_1_0.out0
vertex CGRA2.block_5_0.mem_port.mem_unit.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str mem_unit.out0
vertex CGRA2.block_3_0.VLIWAdresPE_mux1.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in3
vertex CGRA2.block_6_3.in4
attr type str __MODULE_INPUT_PORT__
attr device str block_6_3.in4
vertex CGRA2.block_8_0.mem_port.mem_unit_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mem_unit_added_mux.out0
vertex CGRA2.block_3_0.func_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_func_added_mux.in0
vertex CGRA2.block_10_1.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_10_1.out0
vertex CGRA2.block_3_1.VLIWAdresPE_mux0.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in4
vertex CGRA2.block_3_2.VLIWAdresPE_mux2.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in3
vertex CGRA2.block_1_3.io.reg_in_added_mux
attr type str MUX
attr device str MUX_reg_in_added_mux
vertex CGRA2.block_6_2.rf_in_muxout
attr type str MUX
attr device str MUX_rf_in_muxout
vertex CGRA2.block_9_2.rf_out
attr type str __MODULE_OUTPUT_PORT__
attr device str block_9_2.rf_out
vertex CGRA2.block_3_2.VLIWAdresPE_mux2.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in2
vertex CGRA2.block_12_1.CGAAdresPE_mux2.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.out0
vertex CGRA2.block_12_0.CGAAdresPE_mux1
attr type str MUX
attr device str MUX_CGAAdresPE_mux1
vertex CGRA2.block_11_0.mem_port.mem_unit.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str mem_unit.out0
vertex CGRA2.block_3_1.mux_out.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_out.out0
vertex CGRA2.block_3_1.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_3_1.out0
vertex CGRA2.block_9_2.const_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_const_added_mux.out0
vertex CGRA2.block_9_1.CGAAdresPE_mux2.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in0
vertex CGRA2.block_3_0.mux_out.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in0
vertex CGRA2.block_7_3.rf.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out0
vertex CGRA2.block_12_0.CGAAdresPE_mux0.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in8
vertex CGRA2.block_12_0.in6
attr type str __MODULE_INPUT_PORT__
attr device str block_12_0.in6
vertex CGRA2.block_6_1.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_6_1.in1
vertex CGRA2.block_9_0.CGAAdresPE_mux1.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in1
vertex CGRA2.block_6_1.CGAAdresPE_mux1
attr type str MUX
attr device str MUX_CGAAdresPE_mux1
vertex CGRA2.block_3_3.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_3_3.in2
vertex CGRA2.block_11_0.mem_port.in0
attr type str __MODULE_INPUT_PORT__
attr device str mem_port.in0
vertex CGRA2.block_9_1.const.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str const.out0
vertex CGRA2.block_6_0.CGAAdresPE_mux2.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in2
vertex CGRA2.block_9_2.CGAAdresPE_mux2.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in2
vertex CGRA2.block_1_2.io.OE_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_OE_added_mux.in0
vertex CGRA2.block_11_0.mem_port.mux_data.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_data.out0
vertex CGRA2.block_9_0.CGAAdresPE_mux2.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in6
vertex CGRA2.block_1_2.io.reg_out_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_reg_out_added_mux.in0
vertex CGRA2.block_1_1.io.reg_in_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_reg_in_added_mux.out0
vertex CGRA2.block_3_1.func_added_mux
attr type str MUX
attr device str MUX_func_added_mux
vertex CGRA2.block_3_2.VLIWAdresPE_mux0
attr type str MUX
attr device str MUX_VLIWAdresPE_mux0
vertex CGRA2.block_4_0.rf_added_mux
attr type str MUX
attr device str MUX_rf_added_mux
vertex CGRA2.block_12_1.CGAAdresPE_mux2.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in1
vertex CGRA2.block_9_0.CGAAdresPE_mux0.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.out0
vertex CGRA2.block_3_1.const
attr type str const
attr device str const
vertex CGRA2.block_12_0.const_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_const_added_mux.out0
vertex CGRA2.block_3_3.VLIWAdresPE_mux2.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in3
vertex CGRA2.block_9_1.func.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in0
vertex CGRA2.block_12_0.CGAAdresPE_mux2.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in3
vertex CGRA2.block_12_1.CGAAdresPE_mux0.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in7
vertex CGRA2.block_3_3.VLIWAdresPE_mux2.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in7
vertex CGRA2.block_7_1.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_7_1.out0
vertex CGRA2.block_6_0.CGAAdresPE_mux1.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in5
vertex CGRA2.block_9_3.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_9_3.in3
vertex CGRA2.block_3_3.in4
attr type str __MODULE_INPUT_PORT__
attr device str block_3_3.in4
vertex CGRA2.block_12_0.in5
attr type str __MODULE_INPUT_PORT__
attr device str block_12_0.in5
vertex CGRA2.block_11_0.mem_port.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str mem_port.out0
vertex CGRA2.block_3_1.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_3_1.in2
vertex CGRA2.block_12_2.CGAAdresPE_mux1.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in6
vertex CGRA2.block_9_3.mux_out.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_out.out0
vertex CGRA2.block_12_1.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_12_1.in1
vertex CGRA2.block_3_3.VLIWAdresPE_mux1.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in4
vertex CGRA2.block_3_2.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_3_2.in3
vertex CGRA2.block_4_1.rf
attr type str rf
attr device str rf
vertex CGRA2.block_1_2.io.reg_in
attr type str __MODULE_INPUT_PORT__
attr device str io.reg_in
vertex CGRA2.block_3_3.VLIWAdresPE_mux0.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in8
vertex CGRA2.block_9_2.CGAAdresPE_mux2.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in5
vertex CGRA2.block_9_0.func_added_mux
attr type str MUX
attr device str MUX_func_added_mux
vertex CGRA2.block_12_2.func.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str func.out0
vertex CGRA2.block_9_1.CGAAdresPE_mux0.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.out0
vertex CGRA2.block_9_2.func_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_func_added_mux.out0
vertex CGRA2.block_4_3.rf_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_rf_added_mux.in0
vertex CGRA2.block_6_1.CGAAdresPE_mux0.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in4
vertex CGRA2.block_6_3.CGAAdresPE_mux0.in9
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in9
vertex CGRA2.block_3_2.VLIWAdresPE_mux2.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in5
vertex CGRA2.block_3_0.VLIWAdresPE_mux1.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in5
vertex CGRA2.block_10_3.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_10_3.in0
vertex CGRA2.block_6_1.CGAAdresPE_mux0.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in5
vertex CGRA2.block_12_1.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_12_1.in2
vertex CGRA2.block_11_0.mem_port.mem_unit.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str mem_unit.in0
vertex CGRA2.block_6_3.const.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str const.out0
vertex CGRA2.block_2_0.mem_port.mem_unit_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mem_unit_added_mux.out0
vertex CGRA2.block_3_2.in5
attr type str __MODULE_INPUT_PORT__
attr device str block_3_2.in5
vertex CGRA2.block_9_0.in6
attr type str __MODULE_INPUT_PORT__
attr device str block_9_0.in6
vertex CGRA2.block_9_1.CGAAdresPE_mux1.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in0
vertex CGRA2.block_3_0.VLIWAdresPE_mux0.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in3
vertex CGRA2.block_0_0.out7
attr type str __MODULE_OUTPUT_PORT__
attr device str block_0_0.out7
vertex CGRA2.block_2_0.mem_port.mux_addr.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_addr.out0
vertex CGRA2.block_4_2.rf.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str rf.in0
vertex CGRA2.block_12_3.mux_out.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in0
vertex CGRA2.block_2_0.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_2_0.in0
vertex CGRA2.block_9_0.CGAAdresPE_mux0.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in3
vertex CGRA2.block_9_0.CGAAdresPE_mux0.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in2
vertex CGRA2.block_3_1.VLIWAdresPE_mux1.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in8
vertex CGRA2.block_6_2.mux_out.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_out.out0
vertex CGRA2.block_6_2.const_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_const_added_mux.out0
vertex CGRA2.block_12_1.CGAAdresPE_mux1.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in6
vertex CGRA2.block_0_0.rf.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str rf.in0
vertex CGRA2.block_6_1.func.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str func.out0
vertex CGRA2.block_1_2.io.OE_added_mux
attr type str MUX
attr device str MUX_OE_added_mux
vertex CGRA2.block_3_3.func.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str func.out0
vertex CGRA2.block_12_3.rf_in_muxout
attr type str MUX
attr device str MUX_rf_in_muxout
vertex CGRA2.block_1_1.io.reg_in_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_reg_in_added_mux.in0
vertex CGRA2.block_8_0.mem_port.mem_unit
attr type str mem_unit
attr device str mem_unit
vertex CGRA2.block_1_3.io.reg_out.in0
attr type str __MODULE_INPUT_PORT__
attr device str reg_out.in0
vertex CGRA2.block_3_3.VLIWAdresPE_mux2.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in5
vertex CGRA2.block_3_2.VLIWAdresPE_mux1
attr type str MUX
attr device str MUX_VLIWAdresPE_mux1
vertex CGRA2.block_6_2.const
attr type str const
attr device str const
vertex CGRA2.block_1_0.io.reg_in.in0
attr type str __MODULE_INPUT_PORT__
attr device str reg_in.in0
vertex CGRA2.block_6_0.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_6_0.in3
vertex CGRA2.block_3_3.VLIWAdresPE_mux1.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in1
vertex CGRA2.block_0_0.rf.out7
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out7
vertex CGRA2.block_12_0.CGAAdresPE_mux0.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in5
vertex CGRA2.block_0_0.out1
attr type str __MODULE_OUTPUT_PORT__
attr device str block_0_0.out1
vertex CGRA2.block_2_0.mem_port.mux_data.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_data.in0
vertex CGRA2.block_10_1.rf_added_mux
attr type str MUX
attr device str MUX_rf_added_mux
vertex CGRA2.block_2_0.mem_port.mem_unit.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str mem_unit.out0
vertex CGRA2.block_8_0.mem_port.mem_unit.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str mem_unit.in0
vertex CGRA2.block_7_2.out1
attr type str __MODULE_OUTPUT_PORT__
attr device str block_7_2.out1
vertex CGRA2.block_9_3.func.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in1
vertex CGRA2.block_12_2.func.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in1
vertex CGRA2.block_3_0.func.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str func.out0
vertex CGRA2.block_12_1.func.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str func.out0
vertex CGRA2.block_9_3.CGAAdresPE_mux0.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in4
vertex CGRA2.block_9_3.func_added_mux
attr type str MUX
attr device str MUX_func_added_mux
vertex CGRA2.block_6_2.mux_out.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in1
vertex CGRA2.block_9_1.mux_out.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_out.out0
vertex CGRA2.block_6_3.CGAAdresPE_mux2.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in6
vertex CGRA2.block_6_3.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_6_3.in0
vertex CGRA2.block_9_0.CGAAdresPE_mux2.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in4
vertex CGRA2.block_10_3.rf.out1
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out1
vertex CGRA2.block_12_2.CGAAdresPE_mux0.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in3
vertex CGRA2.block_12_1.mux_out.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in1
vertex CGRA2.block_9_1.const
attr type str const
attr device str const
vertex CGRA2.block_3_3.VLIWAdresPE_mux0.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in5
vertex CGRA2.block_1_2.io.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str io.out0
vertex CGRA2.block_0_0.out4
attr type str __MODULE_OUTPUT_PORT__
attr device str block_0_0.out4
vertex CGRA2.block_9_0.rf_in_muxa
attr type str MUX
attr device str MUX_rf_in_muxa
vertex CGRA2.block_3_0.VLIWAdresPE_mux2.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in7
vertex CGRA2.block_12_1.CGAAdresPE_mux1.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in4
vertex CGRA2.block_12_2.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_12_2.in1
vertex CGRA2.block_12_2.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_12_2.in2
vertex CGRA2.block_11_0.mem_port.mux_addr
attr type str MUX
attr device str MUX_mux_addr
vertex CGRA2.block_6_2.CGAAdresPE_mux2.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in6
vertex CGRA2.block_9_1.mux_out
attr type str MUX
attr device str MUX_mux_out
vertex CGRA2.block_0_0.rf.out5
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out5
vertex CGRA2.block_6_2.CGAAdresPE_mux1.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in3
vertex CGRA2.block_5_0.mem_port.mux_data.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_data.in1
vertex CGRA2.block_4_2.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_4_2.out0
vertex CGRA2.block_12_0.mux_out
attr type str MUX
attr device str MUX_mux_out
vertex CGRA2.block_3_1.rf_in_muxout
attr type str MUX
attr device str MUX_rf_in_muxout
vertex CGRA2.block_9_0.in4
attr type str __MODULE_INPUT_PORT__
attr device str block_9_0.in4
vertex CGRA2.block_6_2.CGAAdresPE_mux1.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in0
vertex CGRA2.block_3_1.func
attr type str func
attr device str func
vertex CGRA2.block_3_0.const_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_const_added_mux.out0
vertex CGRA2.block_3_3.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_3_3.in0
vertex CGRA2.block_6_0.CGAAdresPE_mux0.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.out0
vertex CGRA2.block_9_3.CGAAdresPE_mux2.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in3
vertex CGRA2.block_9_0.const_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_const_added_mux.out0
vertex CGRA2.block_9_3.const_added_mux
attr type str MUX
attr device str MUX_const_added_mux
vertex CGRA2.block_9_0.CGAAdresPE_mux2.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in1
vertex CGRA2.block_0_0.out6
attr type str __MODULE_OUTPUT_PORT__
attr device str block_0_0.out6
vertex CGRA2.block_1_0.io.reg_out.in0
attr type str __MODULE_INPUT_PORT__
attr device str reg_out.in0
vertex CGRA2.block_11_0.mem_port.mux_addr.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_addr.in0
vertex CGRA2.block_6_2.CGAAdresPE_mux2.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in0
vertex CGRA2.block_9_0.CGAAdresPE_mux2
attr type str MUX
attr device str MUX_CGAAdresPE_mux2
vertex CGRA2.block_3_3.in5
attr type str __MODULE_INPUT_PORT__
attr device str block_3_3.in5
vertex CGRA2.block_9_0.const_added_mux
attr type str MUX
attr device str MUX_const_added_mux
vertex CGRA2.block_12_2.const.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str const.out0
vertex CGRA2.block_8_0.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_8_0.in2
vertex CGRA2.block_12_3.const_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_const_added_mux.out0
vertex CGRA2.block_12_2.CGAAdresPE_mux2.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in0
vertex CGRA2.block_6_0.mux_out
attr type str MUX
attr device str MUX_mux_out
vertex CGRA2.block_3_1.rf_out
attr type str __MODULE_OUTPUT_PORT__
attr device str block_3_1.rf_out
vertex CGRA2.block_7_3.rf
attr type str rf
attr device str rf
vertex CGRA2.block_6_2.CGAAdresPE_mux0.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.out0
vertex CGRA2.block_2_0.mem_port.mux_addr.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_addr.in1
vertex CGRA2.block_12_3.CGAAdresPE_mux2
attr type str MUX
attr device str MUX_CGAAdresPE_mux2
vertex CGRA2.block_1_0.io.reg_out
attr type str __MODULE_OUTPUT_PORT__
attr device str io.reg_out
vertex CGRA2.block_6_0.CGAAdresPE_mux0.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in6
vertex CGRA2.block_1_1.io.OE_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_OE_added_mux.in0
vertex CGRA2.block_12_1.func.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in0
vertex CGRA2.block_3_0.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_3_0.out0
vertex CGRA2.block_3_3.rf_out
attr type str __MODULE_OUTPUT_PORT__
attr device str block_3_3.rf_out
vertex CGRA2.block_9_2.in7
attr type str __MODULE_INPUT_PORT__
attr device str block_9_2.in7
vertex CGRA2.block_9_3.CGAAdresPE_mux2.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in2
vertex CGRA2.block_6_2.CGAAdresPE_mux1.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in1
vertex CGRA2.block_6_1.in5
attr type str __MODULE_INPUT_PORT__
attr device str block_6_1.in5
vertex CGRA2.block_9_0.CGAAdresPE_mux1.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in5
vertex CGRA2.block_12_1.CGAAdresPE_mux0.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in3
vertex CGRA2.block_6_2.func.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in1
vertex CGRA2.block_1_2.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_1_2.in0
vertex CGRA2.block_9_2.CGAAdresPE_mux0.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in4
vertex CGRA2.block_6_0.CGAAdresPE_mux1.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in6
vertex CGRA2.block_12_0.CGAAdresPE_mux1.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in4
vertex CGRA2.block_6_2.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_6_2.in3
vertex CGRA2.block_9_2.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_9_2.in1
vertex CGRA2.block_12_0.CGAAdresPE_mux0.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in0
vertex CGRA2.block_9_3.CGAAdresPE_mux1.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.out0
vertex CGRA2.block_7_1.rf
attr type str rf
attr device str rf
vertex CGRA2.block_9_1.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_9_1.in1
vertex CGRA2.block_3_0.VLIWAdresPE_mux0.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in8
vertex CGRA2.block_6_0.CGAAdresPE_mux2.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in4
vertex CGRA2.block_9_3.CGAAdresPE_mux0.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in7
vertex CGRA2.block_7_3.out1
attr type str __MODULE_OUTPUT_PORT__
attr device str block_7_3.out1
vertex CGRA2.block_9_2.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_9_2.in2
vertex CGRA2.block_9_2.rf_in_muxout
attr type str MUX
attr device str MUX_rf_in_muxout
vertex CGRA2.block_9_3.CGAAdresPE_mux2.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.out0
vertex CGRA2.block_12_0.CGAAdresPE_mux2
attr type str MUX
attr device str MUX_CGAAdresPE_mux2
vertex CGRA2.block_12_1.CGAAdresPE_mux0.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.out0
vertex CGRA2.block_6_2.CGAAdresPE_mux0.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in7
vertex CGRA2.block_12_0.func
attr type str func
attr device str func
vertex CGRA2.block_3_1.const.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str const.out0
vertex CGRA2.block_1_0.io.reg_in.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str reg_in.out0
vertex CGRA2.block_12_1.CGAAdresPE_mux0.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in0
vertex CGRA2.block_12_0.CGAAdresPE_mux1.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in7
vertex CGRA2.block_9_0.CGAAdresPE_mux1.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in3
vertex CGRA2.block_3_0.VLIWAdresPE_mux0
attr type str MUX
attr device str MUX_VLIWAdresPE_mux0
vertex CGRA2.block_6_1.CGAAdresPE_mux2.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in4
vertex CGRA2.block_6_2.CGAAdresPE_mux0.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in6
vertex CGRA2.block_9_1.CGAAdresPE_mux2.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in3
vertex CGRA2.block_12_0.rf_in_muxout
attr type str MUX
attr device str MUX_rf_in_muxout
vertex CGRA2.block_6_0.CGAAdresPE_mux2.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in6
vertex CGRA2.block_9_1.CGAAdresPE_mux2.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in1
vertex CGRA2.block_3_1.rf_in_muxa
attr type str MUX
attr device str MUX_rf_in_muxa
vertex CGRA2.block_12_0.CGAAdresPE_mux0.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in2
vertex CGRA2.block_3_2.mux_out.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in1
vertex CGRA2.block_3_2.rf_out
attr type str __MODULE_OUTPUT_PORT__
attr device str block_3_2.rf_out
vertex CGRA2.block_3_1.const_added_mux
attr type str MUX
attr device str MUX_const_added_mux
vertex CGRA2.block_12_2.CGAAdresPE_mux2.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in2
vertex CGRA2.block_3_2.func_added_mux
attr type str MUX
attr device str MUX_func_added_mux
vertex CGRA2.block_3_1.VLIWAdresPE_mux0
attr type str MUX
attr device str MUX_VLIWAdresPE_mux0
vertex CGRA2.block_6_0.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_6_0.out0
vertex CGRA2.block_7_0.out1
attr type str __MODULE_OUTPUT_PORT__
attr device str block_7_0.out1
vertex CGRA2.block_12_3.CGAAdresPE_mux0.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.out0
vertex CGRA2.block_12_2.CGAAdresPE_mux1
attr type str MUX
attr device str MUX_CGAAdresPE_mux1
vertex CGRA2.block_1_2.io.reg_in_added_mux
attr type str MUX
attr device str MUX_reg_in_added_mux
vertex CGRA2.block_8_0.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_8_0.in0
vertex CGRA2.block_12_2.func
attr type str func
attr device str func
vertex CGRA2.bidir2
attr type str __MODULE_INPUT_PORT__
attr device str CGRA.bidir2
vertex CGRA2.block_4_1.out1
attr type str __MODULE_OUTPUT_PORT__
attr device str block_4_1.out1
vertex CGRA2.block_6_2.mux_out.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in0
vertex CGRA2.block_12_2.CGAAdresPE_mux2.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.out0
vertex CGRA2.block_6_3.CGAAdresPE_mux1.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in6
vertex CGRA2.block_10_2.rf.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out0
vertex CGRA2.block_8_0.mem_port.in0
attr type str __MODULE_INPUT_PORT__
attr device str mem_port.in0
vertex CGRA2.block_7_0.rf_added_mux
attr type str MUX
attr device str MUX_rf_added_mux
vertex CGRA2.block_9_3.const.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str const.out0
vertex CGRA2.block_12_2.CGAAdresPE_mux2
attr type str MUX
attr device str MUX_CGAAdresPE_mux2
vertex CGRA2.block_7_3.rf.out1
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out1
vertex CGRA2.block_3_1.in4
attr type str __MODULE_INPUT_PORT__
attr device str block_3_1.in4
vertex CGRA2.block_7_2.rf_added_mux
attr type str MUX
attr device str MUX_rf_added_mux
vertex CGRA2.block_9_3.CGAAdresPE_mux0.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in6
vertex CGRA2.block_0_0.rf
attr type str rf
attr device str rf
vertex CGRA2.block_1_0.bidir
attr type str __MODULE_INPUT_PORT__
attr device str block_1_0.bidir
vertex CGRA2.block_3_1.VLIWAdresPE_mux1.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in3
vertex CGRA2.block_9_2.CGAAdresPE_mux2.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.out0
vertex CGRA2.block_9_1.in7
attr type str __MODULE_INPUT_PORT__
attr device str block_9_1.in7
vertex CGRA2.block_6_2.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_6_2.in0
vertex CGRA2.block_10_3.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_10_3.out0
vertex CGRA2.block_6_0.CGAAdresPE_mux1.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in4
vertex CGRA2.block_9_1.rf_in_muxout
attr type str MUX
attr device str MUX_rf_in_muxout
vertex CGRA2.block_12_1.CGAAdresPE_mux0.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in2
vertex CGRA2.block_3_3.VLIWAdresPE_mux0.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.out0
vertex CGRA2.block_6_0.in7
attr type str __MODULE_INPUT_PORT__
attr device str block_6_0.in7
vertex CGRA2.block_12_2.CGAAdresPE_mux0.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in4
vertex CGRA2.block_1_3.io.reg_out
attr type str __MODULE_OUTPUT_PORT__
attr device str io.reg_out
vertex CGRA2.block_8_0.mem_port.mux_data.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_data.in1
vertex CGRA2.block_3_2.VLIWAdresPE_mux1.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in0
vertex CGRA2.block_4_2.rf.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out0
vertex CGRA2.block_6_1.func_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_func_added_mux.in0
vertex CGRA2.block_12_2.CGAAdresPE_mux0.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in2
vertex CGRA2.block_12_3.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_12_3.out0
vertex CGRA2.block_6_0.CGAAdresPE_mux1.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in3
vertex CGRA2.block_12_2.CGAAdresPE_mux1.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in2
vertex CGRA2.block_6_3.CGAAdresPE_mux0.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in0
vertex CGRA2.block_3_0.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_3_0.in3
vertex CGRA2.block_12_3.CGAAdresPE_mux1.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in3
vertex CGRA2.block_9_2.CGAAdresPE_mux1.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in7
vertex CGRA2.block_12_2.const_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_const_added_mux.out0
vertex CGRA2.block_12_1.CGAAdresPE_mux1.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in5
vertex CGRA2.block_3_1.VLIWAdresPE_mux2.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in5
vertex CGRA2.block_3_3.VLIWAdresPE_mux1
attr type str MUX
attr device str MUX_VLIWAdresPE_mux1
vertex CGRA2.block_9_2.func_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_func_added_mux.in0
vertex CGRA2.block_9_2.in5
attr type str __MODULE_INPUT_PORT__
attr device str block_9_2.in5
vertex CGRA2.block_12_0.CGAAdresPE_mux0.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in3
vertex CGRA2.block_6_1.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_6_1.in2
vertex CGRA2.block_6_3.mux_out.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in1
vertex CGRA2.block_3_1.VLIWAdresPE_mux0.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in2
vertex CGRA2.block_6_0.CGAAdresPE_mux1.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in8
vertex CGRA2.block_1_1.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_1_1.out0
vertex CGRA2.block_0_0.rf_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_rf_added_mux.out0
vertex CGRA2.block_9_1.CGAAdresPE_mux0.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in2
vertex CGRA2.block_7_3.rf.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str rf.in0
vertex CGRA2.block_12_2.mux_out
attr type str MUX
attr device str MUX_mux_out
vertex CGRA2.block_12_1.rf_in_muxout
attr type str MUX
attr device str MUX_rf_in_muxout
vertex CGRA2.block_10_1.rf_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_rf_added_mux.out0
vertex CGRA2.block_3_1.in6
attr type str __MODULE_INPUT_PORT__
attr device str block_3_1.in6
vertex CGRA2.block_3_1.in7
attr type str __MODULE_INPUT_PORT__
attr device str block_3_1.in7
vertex CGRA2.block_12_1.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_12_1.in3
vertex CGRA2.block_11_0.mem_port.mem_unit
attr type str mem_unit
attr device str mem_unit
vertex CGRA2.block_6_0.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_6_0.in1
vertex CGRA2.block_6_1.CGAAdresPE_mux0.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in0
vertex CGRA2.block_1_0.io.reg_in
attr type str __MODULE_INPUT_PORT__
attr device str io.reg_in
vertex CGRA2.block_12_1.rf_out
attr type str __MODULE_OUTPUT_PORT__
attr device str block_12_1.rf_out
vertex CGRA2.block_1_3.io.OE
attr type str OE
attr device str OE
vertex CGRA2.block_9_2.CGAAdresPE_mux0.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in3
vertex CGRA2.block_10_1.rf.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out0
vertex CGRA2.block_3_3.mux_out
attr type str MUX
attr device str MUX_mux_out
vertex CGRA2.block_2_0.mem_port.mux_addr
attr type str MUX
attr device str MUX_mux_addr
vertex CGRA2.block_12_3.CGAAdresPE_mux1.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in4
vertex CGRA2.block_5_0.mem_port.mem_unit_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mem_unit_added_mux.out0
vertex CGRA2.block_12_3.CGAAdresPE_mux1.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in2
vertex CGRA2.block_7_0.rf
attr type str rf
attr device str rf
vertex CGRA2.block_9_3.CGAAdresPE_mux0.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in2
vertex CGRA2.block_3_1.func.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in0
vertex CGRA2.block_12_3.rf_out
attr type str __MODULE_OUTPUT_PORT__
attr device str block_12_3.rf_out
vertex CGRA2.block_1_1.io.reg_out.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str reg_out.out0
vertex CGRA2.block_6_3.in7
attr type str __MODULE_INPUT_PORT__
attr device str block_6_3.in7
vertex CGRA2.block_5_0.mem_port.mem_unit_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mem_unit_added_mux.in0
vertex CGRA2.block_3_3.VLIWAdresPE_mux1.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in2
vertex CGRA2.block_12_1.mux_out.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in0
vertex CGRA2.block_3_3.func_added_mux
attr type str MUX
attr device str MUX_func_added_mux
vertex CGRA2.block_10_2.rf.out1
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out1
vertex CGRA2.block_12_2.CGAAdresPE_mux0.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in6
vertex CGRA2.block_11_0.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_11_0.in1
vertex CGRA2.block_1_2.io.reg_in_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_reg_in_added_mux.out0
vertex CGRA2.block_0_0.out5
attr type str __MODULE_OUTPUT_PORT__
attr device str block_0_0.out5
vertex CGRA2.block_3_0.VLIWAdresPE_mux1.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in1
vertex CGRA2.block_6_2.CGAAdresPE_mux2.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in7
vertex CGRA2.block_12_3.rf_in_muxa
attr type str MUX
attr device str MUX_rf_in_muxa
vertex CGRA2.block_3_2.VLIWAdresPE_mux0.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.out0
vertex CGRA2.block_6_2.CGAAdresPE_mux1.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.out0
vertex CGRA2.block_12_0.CGAAdresPE_mux1.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in2
vertex CGRA2.block_6_1.CGAAdresPE_mux0.in9
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in9
vertex CGRA2.block_3_0.const.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str const.out0
vertex CGRA2.block_10_0.rf_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_rf_added_mux.in0
vertex CGRA2.block_6_1.CGAAdresPE_mux1.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in0
vertex CGRA2.block_12_1.CGAAdresPE_mux0.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in1
vertex CGRA2.block_6_3.const_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_const_added_mux.out0
vertex CGRA2.block_12_3.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_12_3.in0
vertex CGRA2.block_9_1.CGAAdresPE_mux1.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in4
vertex CGRA2.block_9_1.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_9_1.in2
vertex CGRA2.block_6_3.const_added_mux
attr type str MUX
attr device str MUX_const_added_mux
vertex CGRA2.block_3_2.VLIWAdresPE_mux0.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in7
vertex CGRA2.block_3_1.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_3_1.in0
vertex CGRA2.block_3_3.VLIWAdresPE_mux0.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in6
vertex CGRA2.block_6_2.CGAAdresPE_mux2.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in4
vertex CGRA2.block_9_0.func.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str func.out0
vertex CGRA2.block_9_3.CGAAdresPE_mux0
attr type str MUX
attr device str MUX_CGAAdresPE_mux0
vertex CGRA2.block_3_3.func.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in1
vertex CGRA2.block_3_3.VLIWAdresPE_mux2.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.out0
vertex CGRA2.block_9_1.CGAAdresPE_mux2.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in2
vertex CGRA2.block_5_0.mem_port.mux_addr.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_addr.out0
vertex CGRA2.block_12_2.CGAAdresPE_mux1.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in3
vertex CGRA2.block_6_3.CGAAdresPE_mux2.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in2
vertex CGRA2.block_0_0.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_0_0.in0
vertex CGRA2.block_12_1.CGAAdresPE_mux0.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in4
vertex CGRA2.block_9_2.in4
attr type str __MODULE_INPUT_PORT__
attr device str block_9_2.in4
vertex CGRA2.block_6_2.rf_in_muxa
attr type str MUX
attr device str MUX_rf_in_muxa
vertex CGRA2.block_9_0.mux_out.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in1
vertex CGRA2.block_12_1.in4
attr type str __MODULE_INPUT_PORT__
attr device str block_12_1.in4
vertex CGRA2.block_3_3.mux_out.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_out.out0
vertex CGRA2.block_12_2.CGAAdresPE_mux0.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in1
vertex CGRA2.block_3_1.VLIWAdresPE_mux1.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in6
vertex CGRA2.block_12_1.func.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in1
vertex CGRA2.block_3_2.VLIWAdresPE_mux2.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in7
vertex CGRA2.block_6_0.CGAAdresPE_mux2
attr type str MUX
attr device str MUX_CGAAdresPE_mux2
vertex CGRA2.block_2_0.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_2_0.out0
vertex CGRA2.block_10_2.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_10_2.out0
vertex CGRA2.block_9_1.CGAAdresPE_mux0.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in8
vertex CGRA2.block_1_2.io.reg_out.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str reg_out.out0
vertex CGRA2.block_6_1.CGAAdresPE_mux0.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in6
vertex CGRA2.block_6_0.func.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in0
vertex CGRA2.block_9_2.CGAAdresPE_mux2.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in6
vertex CGRA2.block_9_0.CGAAdresPE_mux1.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in7
vertex CGRA2.block_10_0.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_10_0.out0
vertex CGRA2.block_9_0.CGAAdresPE_mux0.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in8
vertex CGRA2.block_7_1.rf_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_rf_added_mux.out0
vertex CGRA2.block_3_3.func.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in0
vertex CGRA2.block_12_3.const.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str const.out0
vertex CGRA2.block_2_0.mem_port.mem_unit_added_mux
attr type str MUX
attr device str MUX_mem_unit_added_mux
vertex CGRA2.block_12_2.CGAAdresPE_mux1.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in8
vertex CGRA2.block_8_0.mem_port.mem_unit.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str mem_unit.out0
vertex CGRA2.block_6_3.CGAAdresPE_mux2.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in3
vertex CGRA2.block_9_0.CGAAdresPE_mux1.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in2
vertex CGRA2.block_6_1.CGAAdresPE_mux0.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in1
vertex CGRA2.block_1_3.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_1_3.in0
vertex CGRA2.block_9_3.rf_out
attr type str __MODULE_OUTPUT_PORT__
attr device str block_9_3.rf_out
vertex CGRA2.block_6_3.func
attr type str func
attr device str func
vertex CGRA2.block_3_0.mux_out
attr type str MUX
attr device str MUX_mux_out
vertex CGRA2.block_9_1.func_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_func_added_mux.in0
vertex CGRA2.block_6_1.CGAAdresPE_mux2.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in0
vertex CGRA2.block_7_1.rf_added_mux
attr type str MUX
attr device str MUX_rf_added_mux
vertex CGRA2.block_1_3.io.reg_in_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_reg_in_added_mux.in0
vertex CGRA2.block_6_1.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_6_1.in3
vertex CGRA2.block_9_3.CGAAdresPE_mux0.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in0
vertex CGRA2.block_3_2.VLIWAdresPE_mux1.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in6
vertex CGRA2.block_3_2.VLIWAdresPE_mux1.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in3
vertex CGRA2.block_6_2.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_6_2.in1
vertex CGRA2.block_9_3.CGAAdresPE_mux2.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in6
vertex CGRA2.block_3_2.VLIWAdresPE_mux1.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.out0
vertex CGRA2.block_3_3.VLIWAdresPE_mux0.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in2
vertex CGRA2.block_1_3.io.bidir
attr type str __MODULE_INPUT_PORT__
attr device str io.bidir
vertex CGRA2.block_9_0.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_9_0.in2
vertex CGRA2.block_6_3.CGAAdresPE_mux1.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in4
vertex CGRA2.block_3_0.VLIWAdresPE_mux0.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in4
vertex CGRA2.block_6_0.CGAAdresPE_mux2.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in3
vertex CGRA2.block_3_2.func.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in0
vertex CGRA2.block_2_0.mem_port.in0
attr type str __MODULE_INPUT_PORT__
attr device str mem_port.in0
vertex CGRA2.block_6_0.func_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_func_added_mux.in0
vertex CGRA2.block_9_3.func.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str func.out0
vertex CGRA2.block_1_2.io.reg_in.in0
attr type str __MODULE_INPUT_PORT__
attr device str reg_in.in0
vertex CGRA2.block_8_0.mem_port.mux_addr.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_addr.in1
vertex CGRA2.block_9_2.func.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in1
vertex CGRA2.block_7_0.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_7_0.in0
vertex CGRA2.block_6_1.CGAAdresPE_mux2.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.out0
vertex CGRA2.block_3_1.mux_out.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in1
vertex CGRA2.block_10_1.rf.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str rf.in0
vertex CGRA2.block_6_1.CGAAdresPE_mux1.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in1
vertex CGRA2.block_6_2.CGAAdresPE_mux0.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in5
vertex CGRA2.block_9_3.CGAAdresPE_mux1.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in6
vertex CGRA2.block_12_1.CGAAdresPE_mux1.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in3
vertex CGRA2.block_1_1.io.OE_added_mux
attr type str MUX
attr device str MUX_OE_added_mux
vertex CGRA2.block_7_1.rf.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out0
vertex CGRA2.block_9_3.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_9_3.out0
vertex CGRA2.block_9_2.CGAAdresPE_mux1.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in4
vertex CGRA2.block_10_3.out1
attr type str __MODULE_OUTPUT_PORT__
attr device str block_10_3.out1
vertex CGRA2.block_7_2.rf.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str rf.in0
vertex CGRA2.block_12_3.CGAAdresPE_mux0.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in7
vertex CGRA2.block_12_2.in7
attr type str __MODULE_INPUT_PORT__
attr device str block_12_2.in7
vertex CGRA2.block_12_0.CGAAdresPE_mux0.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in4
vertex CGRA2.block_6_1.in7
attr type str __MODULE_INPUT_PORT__
attr device str block_6_1.in7
vertex CGRA2.block_9_0.CGAAdresPE_mux1
attr type str MUX
attr device str MUX_CGAAdresPE_mux1
vertex CGRA2.block_6_1.func.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in1
vertex CGRA2.block_9_2.CGAAdresPE_mux1.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in5
vertex CGRA2.block_3_0.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_3_0.in1
vertex CGRA2.block_3_2.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_3_2.in2
vertex CGRA2.block_8_0.mem_port.mux_addr.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_addr.in0
vertex CGRA2.block_1_0.io.OE_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_OE_added_mux.out0
vertex CGRA2.block_1_2.bidir
attr type str __MODULE_INPUT_PORT__
attr device str block_1_2.bidir
vertex CGRA2.block_9_0.CGAAdresPE_mux1.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in4
vertex CGRA2.block_3_3.rf_in_muxa
attr type str MUX
attr device str MUX_rf_in_muxa
vertex CGRA2.block_6_3.func.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str func.out0
vertex CGRA2.block_12_0.func.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in1
vertex CGRA2.block_9_3.CGAAdresPE_mux1
attr type str MUX
attr device str MUX_CGAAdresPE_mux1
vertex CGRA2.block_3_1.VLIWAdresPE_mux2.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in2
vertex CGRA2.block_4_1.rf_added_mux
attr type str MUX
attr device str MUX_rf_added_mux
vertex CGRA2.block_3_1.VLIWAdresPE_mux1.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in0
vertex CGRA2.block_6_1.func.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in0
vertex CGRA2.block_6_0.in4
attr type str __MODULE_INPUT_PORT__
attr device str block_6_0.in4
vertex CGRA2.block_3_0.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_3_0.in2
vertex CGRA2.block_3_1.VLIWAdresPE_mux2.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in0
vertex CGRA2.block_1_0.io.reg_out.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str reg_out.out0
vertex CGRA2.block_6_0.CGAAdresPE_mux2.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in1
vertex CGRA2.block_9_0.CGAAdresPE_mux0.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in6
vertex CGRA2.block_9_3.CGAAdresPE_mux1.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in4
vertex CGRA2.block_1_0.io.reg_in_added_mux
attr type str MUX
attr device str MUX_reg_in_added_mux
vertex CGRA2.block_3_3.VLIWAdresPE_mux2
attr type str MUX
attr device str MUX_VLIWAdresPE_mux2
vertex CGRA2.block_5_0.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_5_0.in3
vertex CGRA2.block_6_2.CGAAdresPE_mux1.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in4
vertex CGRA2.block_12_2.CGAAdresPE_mux0
attr type str MUX
attr device str MUX_CGAAdresPE_mux0
vertex CGRA2.block_3_1.VLIWAdresPE_mux1.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in5
vertex CGRA2.block_6_2.CGAAdresPE_mux1.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in8
vertex CGRA2.block_12_0.CGAAdresPE_mux1.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.out0
vertex CGRA2.block_3_1.VLIWAdresPE_mux1.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in1
vertex CGRA2.block_6_1.CGAAdresPE_mux2
attr type str MUX
attr device str MUX_CGAAdresPE_mux2
vertex CGRA2.block_4_2.rf_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_rf_added_mux.out0
vertex CGRA2.block_8_0.mem_port.in3
attr type str __MODULE_INPUT_PORT__
attr device str mem_port.in3
vertex CGRA2.block_12_0.CGAAdresPE_mux2.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in6
vertex CGRA2.block_3_2.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_3_2.out0
vertex CGRA2.block_12_1.CGAAdresPE_mux0.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in6
vertex CGRA2.block_9_1.const_added_mux
attr type str MUX
attr device str MUX_const_added_mux
vertex CGRA2.block_12_0.CGAAdresPE_mux1.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in5
vertex CGRA2.block_5_0.mem_port.in1
attr type str __MODULE_INPUT_PORT__
attr device str mem_port.in1
vertex CGRA2.block_9_0.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_9_0.in0
vertex CGRA2.block_3_0.VLIWAdresPE_mux1.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in4
vertex CGRA2.block_6_0.CGAAdresPE_mux2.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in0
vertex CGRA2.block_7_3.rf_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_rf_added_mux.in0
vertex CGRA2.block_10_1.out1
attr type str __MODULE_OUTPUT_PORT__
attr device str block_10_1.out1
vertex CGRA2.block_12_3.mux_out.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_out.out0
vertex CGRA2.block_9_2.CGAAdresPE_mux1.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in2
vertex CGRA2.block_12_3.CGAAdresPE_mux1.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in6
vertex CGRA2.block_6_2.CGAAdresPE_mux2
attr type str MUX
attr device str MUX_CGAAdresPE_mux2
vertex CGRA2.block_9_0.mux_out.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_out.out0
vertex CGRA2.block_12_1.mux_out
attr type str MUX
attr device str MUX_mux_out
vertex CGRA2.block_12_0.CGAAdresPE_mux2.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in7
vertex CGRA2.block_3_0.in6
attr type str __MODULE_INPUT_PORT__
attr device str block_3_0.in6
vertex CGRA2.block_6_1.const_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_const_added_mux.out0
vertex CGRA2.block_1_1.io.reg_out_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_reg_out_added_mux.in0
vertex CGRA2.block_2_0.mem_port.in1
attr type str __MODULE_INPUT_PORT__
attr device str mem_port.in1
vertex CGRA2.block_1_0.io.reg_out_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_reg_out_added_mux.out0
vertex CGRA2.block_11_0.mem_port.mem_unit_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mem_unit_added_mux.out0
vertex CGRA2.block_1_3.io.OE.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str OE.in0
vertex CGRA2.block_3_0.func
attr type str func
attr device str func
vertex CGRA2.block_9_1.in4
attr type str __MODULE_INPUT_PORT__
attr device str block_9_1.in4
vertex CGRA2.block_9_0.CGAAdresPE_mux0.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in0
vertex CGRA2.block_6_3.mux_out.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in0
vertex CGRA2.block_5_0.mem_port.mux_data.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_data.out0
vertex CGRA2.block_9_0.CGAAdresPE_mux2.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in3
vertex CGRA2.block_3_2.VLIWAdresPE_mux2.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in4
vertex CGRA2.block_10_3.rf_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_rf_added_mux.in0
vertex CGRA2.block_7_0.rf_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_rf_added_mux.in0
vertex CGRA2.block_2_0.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_2_0.in1
vertex CGRA2.block_9_0.CGAAdresPE_mux0.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in5
vertex CGRA2.block_3_1.mux_out.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in0
vertex CGRA2.block_6_0.CGAAdresPE_mux2.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in7
vertex CGRA2.block_10_0.rf.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out0
vertex CGRA2.block_12_3.CGAAdresPE_mux1.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in0
vertex CGRA2.block_3_3.const_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_const_added_mux.out0
vertex CGRA2.block_9_0.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_9_0.out0
vertex CGRA2.block_9_1.CGAAdresPE_mux1.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in6
vertex CGRA2.block_3_1.const_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_const_added_mux.out0
vertex CGRA2.block_4_0.rf.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str rf.in0
vertex CGRA2.block_3_1.VLIWAdresPE_mux2
attr type str MUX
attr device str MUX_VLIWAdresPE_mux2
vertex CGRA2.block_3_3.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_3_3.out0
vertex CGRA2.block_7_1.out1
attr type str __MODULE_OUTPUT_PORT__
attr device str block_7_1.out1
vertex CGRA2.block_3_2.VLIWAdresPE_mux1.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in4
vertex CGRA2.block_12_0.CGAAdresPE_mux0.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in7
vertex CGRA2.block_12_1.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_12_1.out0
vertex CGRA2.block_3_2.mux_out.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in0
vertex CGRA2.block_4_1.rf.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str rf.in0
vertex CGRA2.block_6_3.CGAAdresPE_mux0.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in8
vertex CGRA2.block_3_2.VLIWAdresPE_mux0.in9
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in9
vertex CGRA2.block_6_2.CGAAdresPE_mux0.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in3
vertex CGRA2.block_2_0.mem_port.mux_addr.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_addr.in0
vertex CGRA2.block_4_2.out1
attr type str __MODULE_OUTPUT_PORT__
attr device str block_4_2.out1
vertex CGRA2.block_9_2.func_added_mux
attr type str MUX
attr device str MUX_func_added_mux
vertex CGRA2.block_6_2.CGAAdresPE_mux2.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in5
vertex CGRA2.block_9_1.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_9_1.in0
vertex CGRA2.block_6_3.CGAAdresPE_mux1.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in5
vertex CGRA2.block_1_0.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_1_0.in0
vertex CGRA2.block_2_0.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_2_0.in3
vertex CGRA2.block_6_3.func_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_func_added_mux.out0
vertex CGRA2.block_10_3.rf_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_rf_added_mux.out0
vertex CGRA2.block_12_3.CGAAdresPE_mux2.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in3
vertex CGRA2.block_3_0.VLIWAdresPE_mux0.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in1
vertex CGRA2.block_6_1.CGAAdresPE_mux1.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in5
vertex CGRA2.block_3_1.VLIWAdresPE_mux1
attr type str MUX
attr device str MUX_VLIWAdresPE_mux1
vertex CGRA2.block_12_1.CGAAdresPE_mux2.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in6
vertex CGRA2.block_3_1.VLIWAdresPE_mux2.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in3
vertex CGRA2.block_6_2.mux_out
attr type str MUX
attr device str MUX_mux_out
vertex CGRA2.block_9_1.mux_out.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in0
vertex CGRA2.block_5_0.mem_port.in2
attr type str __MODULE_INPUT_PORT__
attr device str mem_port.in2
vertex CGRA2.block_3_3.VLIWAdresPE_mux2.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in0
vertex CGRA2.block_6_3.CGAAdresPE_mux2
attr type str MUX
attr device str MUX_CGAAdresPE_mux2
vertex CGRA2.block_12_3.CGAAdresPE_mux1.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in8
vertex CGRA2.block_0_0.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_0_0.in1
vertex CGRA2.block_12_3.mux_out
attr type str MUX
attr device str MUX_mux_out
vertex CGRA2.block_3_3.VLIWAdresPE_mux1.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in8
vertex CGRA2.block_9_0.func
attr type str func
attr device str func
vertex CGRA2.block_1_1.io.OE.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str OE.out0
vertex CGRA2.block_3_2.const.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str const.out0
vertex CGRA2.block_6_0.CGAAdresPE_mux2.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.out0
vertex CGRA2.block_6_3.CGAAdresPE_mux2.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in0
vertex CGRA2.block_9_2.CGAAdresPE_mux0.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.out0
vertex CGRA2.block_6_3.func_added_mux
attr type str MUX
attr device str MUX_func_added_mux
vertex CGRA2.block_6_3.CGAAdresPE_mux2.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in1
vertex CGRA2.block_12_1.func
attr type str func
attr device str func
vertex CGRA2.block_12_3.CGAAdresPE_mux2.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in5
vertex CGRA2.block_2_0.mem_port.mem_unit_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mem_unit_added_mux.in0
vertex CGRA2.block_3_3.VLIWAdresPE_mux0.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in0
vertex CGRA2.block_1_1.io.in0
attr type str __MODULE_INPUT_PORT__
attr device str io.in0
vertex CGRA2.block_12_2.CGAAdresPE_mux1.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in5
vertex CGRA2.block_6_2.rf_out
attr type str __MODULE_OUTPUT_PORT__
attr device str block_6_2.rf_out
vertex CGRA2.block_3_2.VLIWAdresPE_mux2.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.out0
vertex CGRA2.block_6_0.CGAAdresPE_mux1.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in1
vertex CGRA2.block_9_2.const
attr type str const
attr device str const
vertex CGRA2.block_3_3.VLIWAdresPE_mux0
attr type str MUX
attr device str MUX_VLIWAdresPE_mux0
vertex CGRA2.block_12_1.CGAAdresPE_mux0.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in5
vertex CGRA2.block_8_0.mem_port.mux_data.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_data.in3
vertex CGRA2.block_12_1.CGAAdresPE_mux2.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in2
vertex CGRA2.block_6_2.CGAAdresPE_mux2.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in1
vertex CGRA2.block_12_0.const_added_mux
attr type str MUX
attr device str MUX_const_added_mux
vertex CGRA2.block_12_2.mux_out.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in0
vertex CGRA2.block_9_2.mux_out.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in0
vertex CGRA2.block_9_0.CGAAdresPE_mux2.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in0
vertex CGRA2.block_9_1.CGAAdresPE_mux0.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in7
vertex CGRA2.block_11_0.mem_port.mux_addr.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_addr.in1
vertex CGRA2.block_12_0.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_12_0.in2
vertex CGRA2.block_3_3.in6
attr type str __MODULE_INPUT_PORT__
attr device str block_3_3.in6
vertex CGRA2.block_9_0.CGAAdresPE_mux0.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in1
vertex CGRA2.block_0_0.rf.out2
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out2
vertex CGRA2.block_9_1.CGAAdresPE_mux1.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in1
vertex CGRA2.block_6_1.CGAAdresPE_mux0.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.out0
vertex CGRA2.block_9_1.mux_out.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in1
vertex CGRA2.block_6_0.CGAAdresPE_mux1.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in7
vertex CGRA2.block_7_1.rf_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_rf_added_mux.in0
vertex CGRA2.block_12_1.CGAAdresPE_mux2.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in7
vertex CGRA2.block_9_1.CGAAdresPE_mux1.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in2
vertex CGRA2.block_1_0.io.OE
attr type str OE
attr device str OE
vertex CGRA2.block_3_0.VLIWAdresPE_mux2.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in6
vertex CGRA2.block_9_3.CGAAdresPE_mux1.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in3
vertex CGRA2.block_9_0.CGAAdresPE_mux2.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in2
vertex CGRA2.block_6_3.CGAAdresPE_mux0
attr type str MUX
attr device str MUX_CGAAdresPE_mux0
vertex CGRA2.block_12_2.CGAAdresPE_mux0.in9
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in9
vertex CGRA2.block_6_0.func.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str func.out0
vertex CGRA2.block_12_3.func.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in0
vertex CGRA2.block_9_0.CGAAdresPE_mux2.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in7
vertex CGRA2.block_6_1.func_added_mux
attr type str MUX
attr device str MUX_func_added_mux
vertex CGRA2.block_12_3.CGAAdresPE_mux0.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in2
vertex CGRA2.block_9_1.const_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_const_added_mux.out0
vertex CGRA2.block_9_1.CGAAdresPE_mux1.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in8
vertex CGRA2.block_3_3.const.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str const.out0
vertex CGRA2.block_4_0.rf
attr type str rf
attr device str rf
vertex CGRA2.block_12_0.in7
attr type str __MODULE_INPUT_PORT__
attr device str block_12_0.in7
vertex CGRA2.block_9_2.CGAAdresPE_mux1.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in8
vertex CGRA2.block_4_2.rf
attr type str rf
attr device str rf
vertex CGRA2.block_12_0.func.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in0
vertex CGRA2.block_1_3.io.reg_in.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str reg_in.out0
vertex CGRA2.block_9_3.mux_out
attr type str MUX
attr device str MUX_mux_out
vertex CGRA2.block_6_1.mux_out.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_out.out0
vertex CGRA2.block_12_3.in7
attr type str __MODULE_INPUT_PORT__
attr device str block_12_3.in7
vertex CGRA2.block_12_0.rf_in_muxa
attr type str MUX
attr device str MUX_rf_in_muxa
vertex CGRA2.block_3_0.mux_out.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in1
vertex CGRA2.block_1_0.io.in0
attr type str __MODULE_INPUT_PORT__
attr device str io.in0
vertex CGRA2.block_8_0.mem_port.mux_addr.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_addr.in2
vertex CGRA2.block_7_3.rf_added_mux
attr type str MUX
attr device str MUX_rf_added_mux
vertex CGRA2.block_12_1.CGAAdresPE_mux1.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in8
vertex CGRA2.block_6_1.const
attr type str const
attr device str const
vertex CGRA2.block_12_0.CGAAdresPE_mux0.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in1
vertex CGRA2.block_9_2.CGAAdresPE_mux0.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in0
vertex CGRA2.block_9_0.CGAAdresPE_mux1.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.out0
vertex CGRA2.block_12_0.CGAAdresPE_mux2.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in0
vertex CGRA2.block_8_0.mem_port.mem_unit_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mem_unit_added_mux.in0
vertex CGRA2.block_3_3.rf_in_muxout
attr type str MUX
attr device str MUX_rf_in_muxout
vertex CGRA2.block_0_0.rf.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out0
vertex CGRA2.block_6_0.rf_out
attr type str __MODULE_OUTPUT_PORT__
attr device str block_6_0.rf_out
vertex CGRA2.block_10_2.rf_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_rf_added_mux.in0
vertex CGRA2.block_6_0.mux_out.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in0
vertex CGRA2.block_3_3.VLIWAdresPE_mux1.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in7
vertex CGRA2.block_4_0.rf.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out0
vertex CGRA2.block_5_0.mem_port.mux_addr.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_addr.in2
vertex CGRA2.block_11_0.mem_port.mux_addr.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_addr.in3
vertex CGRA2.block_6_2.CGAAdresPE_mux0.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in2
vertex CGRA2.block_9_1.CGAAdresPE_mux0
attr type str MUX
attr device str MUX_CGAAdresPE_mux0
vertex CGRA2.block_6_2.func.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str func.out0
vertex CGRA2.block_3_2.func.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str func.out0
vertex CGRA2.block_3_0.VLIWAdresPE_mux0.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in2
vertex CGRA2.block_7_0.rf.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out0
vertex CGRA2.block_6_0.CGAAdresPE_mux0.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in5
vertex CGRA2.block_5_0.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_5_0.in1
vertex CGRA2.block_3_1.func_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_func_added_mux.out0
vertex CGRA2.block_12_0.CGAAdresPE_mux1.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in3
vertex CGRA2.block_4_3.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_4_3.in0
vertex CGRA2.block_6_1.CGAAdresPE_mux0.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in8
vertex CGRA2.block_9_2.CGAAdresPE_mux0.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in2
vertex CGRA2.block_1_2.io.OE_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_OE_added_mux.out0
vertex CGRA2.block_12_2.func_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_func_added_mux.out0
vertex CGRA2.block_4_1.rf.out1
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out1
vertex CGRA2.block_3_1.VLIWAdresPE_mux0.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.out0
vertex CGRA2.block_3_1.VLIWAdresPE_mux2.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.out0
vertex CGRA2.block_2_0.mem_port.mux_data.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_data.out0
vertex CGRA2.block_3_3.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_3_3.in3
vertex CGRA2.block_12_0.func_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_func_added_mux.out0
vertex CGRA2.block_3_2.rf_in_muxout
attr type str MUX
attr device str MUX_rf_in_muxout
vertex CGRA2.block_12_3.CGAAdresPE_mux1
attr type str MUX
attr device str MUX_CGAAdresPE_mux1
vertex CGRA2.block_2_0.mem_port.in3
attr type str __MODULE_INPUT_PORT__
attr device str mem_port.in3
vertex CGRA2.block_6_2.func
attr type str func
attr device str func
vertex CGRA2.block_8_0.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_8_0.in1
vertex CGRA2.block_12_2.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_12_2.in0
vertex CGRA2.block_9_0.CGAAdresPE_mux1.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in0
vertex CGRA2.block_9_3.CGAAdresPE_mux1.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in8
vertex CGRA2.block_8_0.mem_port.in1
attr type str __MODULE_INPUT_PORT__
attr device str mem_port.in1
vertex CGRA2.block_5_0.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_5_0.in0
vertex CGRA2.block_1_1.io.reg_out_added_mux
attr type str MUX
attr device str MUX_reg_out_added_mux
vertex CGRA2.block_4_0.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_4_0.in0
vertex CGRA2.block_6_3.CGAAdresPE_mux0.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in7
vertex CGRA2.block_12_0.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_12_0.in0
vertex CGRA2.block_6_3.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_6_3.in1
vertex CGRA2.block_4_0.rf_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_rf_added_mux.out0
vertex CGRA2.block_6_0.func
attr type str func
attr device str func
vertex CGRA2.block_9_3.mux_out.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in0
vertex CGRA2.block_6_2.CGAAdresPE_mux0
attr type str MUX
attr device str MUX_CGAAdresPE_mux0
vertex CGRA2.block_12_3.CGAAdresPE_mux2.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in4
vertex CGRA2.block_3_0.VLIWAdresPE_mux2.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in1
vertex CGRA2.block_1_3.io.reg_out.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str reg_out.out0
vertex CGRA2.block_8_0.mem_port.mux_data.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_data.in2
vertex CGRA2.block_9_0.CGAAdresPE_mux0.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in4
vertex CGRA2.block_4_1.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_4_1.out0
vertex CGRA2.block_9_1.CGAAdresPE_mux0.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in1
vertex CGRA2.block_9_1.CGAAdresPE_mux2.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in4
vertex CGRA2.block_1_0.io.reg_out_added_mux
attr type str MUX
attr device str MUX_reg_out_added_mux
vertex CGRA2.block_9_0.mux_out.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in0
vertex CGRA2.block_12_2.const_added_mux
attr type str MUX
attr device str MUX_const_added_mux
vertex CGRA2.block_12_0.CGAAdresPE_mux2.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.out0
vertex CGRA2.block_6_2.CGAAdresPE_mux0.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in4
vertex CGRA2.block_12_0.func_added_mux
attr type str MUX
attr device str MUX_func_added_mux
vertex CGRA2.block_8_0.mem_port.mux_addr.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_addr.in3
vertex CGRA2.block_6_0.mux_out.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_out.out0
vertex CGRA2.block_9_2.CGAAdresPE_mux1.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in1
vertex CGRA2.block_0_0.rf.out6
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out6
vertex CGRA2.block_3_0.func.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in1
vertex CGRA2.block_9_3.const_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_const_added_mux.out0
vertex CGRA2.block_5_0.mem_port.mux_data.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_data.in0
vertex CGRA2.block_6_0.mux_out.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in1
vertex CGRA2.block_12_0.CGAAdresPE_mux2.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in4
vertex CGRA2.block_3_0.in4
attr type str __MODULE_INPUT_PORT__
attr device str block_3_0.in4
vertex CGRA2.block_3_0.VLIWAdresPE_mux2.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.out0
vertex CGRA2.block_3_2.func_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_func_added_mux.out0
vertex CGRA2.block_6_3.rf_in_muxa
attr type str MUX
attr device str MUX_rf_in_muxa
vertex CGRA2.block_9_3.in7
attr type str __MODULE_INPUT_PORT__
attr device str block_9_3.in7
vertex CGRA2.block_6_1.CGAAdresPE_mux2.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in6
vertex CGRA2.block_0_0.rf.out4
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out4
vertex CGRA2.block_1_2.io.reg_out
attr type str __MODULE_OUTPUT_PORT__
attr device str io.reg_out
vertex CGRA2.block_12_0.CGAAdresPE_mux1.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in6
vertex CGRA2.block_1_2.io.reg_out_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_reg_out_added_mux.out0
vertex CGRA2.block_4_1.rf_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_rf_added_mux.in0
vertex CGRA2.block_12_2.CGAAdresPE_mux2.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in5
vertex CGRA2.block_3_3.in7
attr type str __MODULE_INPUT_PORT__
attr device str block_3_3.in7
vertex CGRA2.block_7_3.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_7_3.out0
vertex CGRA2.block_6_0.func_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_func_added_mux.out0
vertex CGRA2.block_12_1.rf_in_muxa
attr type str MUX
attr device str MUX_rf_in_muxa
vertex CGRA2.block_12_2.rf_out
attr type str __MODULE_OUTPUT_PORT__
attr device str block_12_2.rf_out
vertex CGRA2.block_3_0.VLIWAdresPE_mux1
attr type str MUX
attr device str MUX_VLIWAdresPE_mux1
vertex CGRA2.block_3_1.VLIWAdresPE_mux0.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in7
vertex CGRA2.block_10_2.rf_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_rf_added_mux.out0
vertex CGRA2.block_8_0.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_8_0.out0
vertex CGRA2.block_3_0.in7
attr type str __MODULE_INPUT_PORT__
attr device str block_3_0.in7
vertex CGRA2.block_3_2.VLIWAdresPE_mux1.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in2
vertex CGRA2.block_1_1.io.reg_out_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_reg_out_added_mux.out0
vertex CGRA2.block_3_0.VLIWAdresPE_mux2.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in2
vertex CGRA2.block_1_1.io.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str io.out0
vertex CGRA2.block_6_3.CGAAdresPE_mux2.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.out0
vertex CGRA2.block_1_3.io.OE_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_OE_added_mux.out0
vertex CGRA2.block_4_3.rf.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out0
vertex CGRA2.block_6_1.CGAAdresPE_mux1.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.out0
vertex CGRA2.block_6_1.func_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_func_added_mux.out0
vertex CGRA2.block_6_0.CGAAdresPE_mux1.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in0
vertex CGRA2.block_1_0.io.OE_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_OE_added_mux.in0
vertex CGRA2.block_3_1.func.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str func.out0
vertex CGRA2.block_1_1.io.reg_out.in0
attr type str __MODULE_INPUT_PORT__
attr device str reg_out.in0
vertex CGRA2.block_6_0.in6
attr type str __MODULE_INPUT_PORT__
attr device str block_6_0.in6
vertex CGRA2.block_3_1.VLIWAdresPE_mux0.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in3
vertex CGRA2.block_9_2.CGAAdresPE_mux0.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in7
vertex CGRA2.block_6_3.CGAAdresPE_mux0.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in1
vertex CGRA2.block_11_0.mem_port.mux_addr.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_addr.in2
vertex CGRA2.block_6_3.CGAAdresPE_mux0.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in3
vertex CGRA2.block_9_0.const
attr type str const
attr device str const
vertex CGRA2.block_3_1.VLIWAdresPE_mux0.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in0
vertex CGRA2.block_3_0.VLIWAdresPE_mux1.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in6
vertex CGRA2.block_6_1.CGAAdresPE_mux2.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in7
vertex CGRA2.block_6_0.CGAAdresPE_mux1.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.out0
vertex CGRA2.block_9_2.func
attr type str func
attr device str func
vertex CGRA2.block_12_1.func_added_mux
attr type str MUX
attr device str MUX_func_added_mux
vertex CGRA2.block_9_2.CGAAdresPE_mux0.in9
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in9
vertex CGRA2.block_2_0.mem_port.mux_data.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_data.in2
vertex CGRA2.block_6_3.CGAAdresPE_mux1.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in8
vertex CGRA2.block_8_0.mem_port.mem_unit_added_mux
attr type str MUX
attr device str MUX_mem_unit_added_mux
vertex CGRA2.block_3_2.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_3_2.in0
vertex CGRA2.block_5_0.mem_port.mux_addr.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_addr.in3
vertex CGRA2.block_12_0.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_12_0.out0
vertex CGRA2.block_6_3.CGAAdresPE_mux1
attr type str MUX
attr device str MUX_CGAAdresPE_mux1
vertex CGRA2.block_6_1.const_added_mux
attr type str MUX
attr device str MUX_const_added_mux
vertex CGRA2.block_8_0.mem_port.mux_addr.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_addr.out0
vertex CGRA2.block_10_2.rf_added_mux
attr type str MUX
attr device str MUX_rf_added_mux
vertex CGRA2.block_3_2.func
attr type str func
attr device str func
vertex CGRA2.block_2_0.mem_port.mux_data.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_data.in1
vertex CGRA2.block_12_1.CGAAdresPE_mux1.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in7
vertex CGRA2.block_3_3.mux_out.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in1
vertex CGRA2.block_11_0.mem_port.mux_data
attr type str MUX
attr device str MUX_mux_data
vertex CGRA2.block_6_1.CGAAdresPE_mux1.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in4
vertex CGRA2.block_3_3.const
attr type str const
attr device str const
vertex CGRA2.block_3_2.VLIWAdresPE_mux0.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in3
vertex CGRA2.block_6_2.CGAAdresPE_mux2.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.out0
vertex CGRA2.block_12_3.func_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_func_added_mux.out0
vertex CGRA2.block_9_3.rf_in_muxout
attr type str MUX
attr device str MUX_rf_in_muxout
vertex CGRA2.block_3_3.VLIWAdresPE_mux1.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.out0
vertex CGRA2.block_3_1.VLIWAdresPE_mux0.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in6
vertex CGRA2.block_3_2.VLIWAdresPE_mux1.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in1
vertex CGRA2.block_6_3.rf_in_muxout
attr type str MUX
attr device str MUX_rf_in_muxout
vertex CGRA2.block_3_1.VLIWAdresPE_mux0.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in1
vertex CGRA2.block_6_1.in6
attr type str __MODULE_INPUT_PORT__
attr device str block_6_1.in6
vertex CGRA2.block_6_1.rf_in_muxa
attr type str MUX
attr device str MUX_rf_in_muxa
vertex CGRA2.block_12_0.CGAAdresPE_mux2.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in2
vertex CGRA2.block_4_0.rf.out1
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out1
vertex CGRA2.block_9_1.func_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_func_added_mux.out0
vertex CGRA2.block_5_0.mem_port.mux_data
attr type str MUX
attr device str MUX_mux_data
vertex CGRA2.block_12_2.rf_in_muxout
attr type str MUX
attr device str MUX_rf_in_muxout
vertex CGRA2.block_6_0.CGAAdresPE_mux0.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in7
vertex CGRA2.block_3_2.rf_in_muxa
attr type str MUX
attr device str MUX_rf_in_muxa
vertex CGRA2.block_3_3.VLIWAdresPE_mux0.in9
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in9
vertex CGRA2.block_3_0.const_added_mux
attr type str MUX
attr device str MUX_const_added_mux
vertex CGRA2.block_1_0.io.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str io.out0
vertex CGRA2.block_6_1.in4
attr type str __MODULE_INPUT_PORT__
attr device str block_6_1.in4
vertex CGRA2.block_12_3.CGAAdresPE_mux0
attr type str MUX
attr device str MUX_CGAAdresPE_mux0
vertex CGRA2.block_10_1.rf.out1
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out1
vertex CGRA2.block_7_2.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_7_2.out0
vertex CGRA2.block_1_3.io.OE.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str OE.out0
vertex CGRA2.block_3_3.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_3_3.in1
vertex CGRA2.block_6_3.CGAAdresPE_mux2.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in5
vertex CGRA2.block_12_3.const
attr type str const
attr device str const
vertex CGRA2.block_6_1.CGAAdresPE_mux1.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in3
vertex CGRA2.block_5_0.mem_port.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str mem_port.out0
vertex CGRA2.block_1_0.io.reg_out_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_reg_out_added_mux.in0
vertex CGRA2.block_9_2.CGAAdresPE_mux1.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in0
vertex CGRA2.block_12_1.const
attr type str const
attr device str const
vertex CGRA2.block_1_2.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_1_2.out0
vertex CGRA2.block_12_3.CGAAdresPE_mux0.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in0
vertex CGRA2.block_3_0.mux_out.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_out.out0
vertex CGRA2.block_9_3.mux_out.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in1
vertex CGRA2.block_6_0.CGAAdresPE_mux1
attr type str MUX
attr device str MUX_CGAAdresPE_mux1
vertex CGRA2.block_8_0.mem_port.mem_unit.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str mem_unit.in1
vertex CGRA2.block_1_1.io.reg_in
attr type str __MODULE_INPUT_PORT__
attr device str io.reg_in
vertex CGRA2.block_1_3.bidir
attr type str __MODULE_INPUT_PORT__
attr device str block_1_3.bidir
vertex CGRA2.block_3_0.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_3_0.in0
vertex CGRA2.block_12_2.CGAAdresPE_mux0.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in7
vertex CGRA2.block_9_3.CGAAdresPE_mux2.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in5
vertex CGRA2.block_6_1.const.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str const.out0
vertex CGRA2.block_5_0.mem_port.mux_addr
attr type str MUX
attr device str MUX_mux_addr
vertex CGRA2.block_1_1.io.bidir
attr type str __MODULE_INPUT_PORT__
attr device str io.bidir
vertex CGRA2.block_2_0.mem_port.mem_unit
attr type str mem_unit
attr device str mem_unit
vertex CGRA2.block_3_1.VLIWAdresPE_mux1.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.out0
vertex CGRA2.block_8_0.mem_port.mux_data.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_data.out0
vertex CGRA2.block_12_0.func_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_func_added_mux.in0
vertex CGRA2.bidir0
attr type str __MODULE_INPUT_PORT__
attr device str CGRA.bidir0
vertex CGRA2.block_9_2.CGAAdresPE_mux0.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in5
vertex CGRA2.block_6_3.func.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in1
vertex CGRA2.block_12_1.CGAAdresPE_mux0
attr type str MUX
attr device str MUX_CGAAdresPE_mux0
vertex CGRA2.block_3_2.in6
attr type str __MODULE_INPUT_PORT__
attr device str block_3_2.in6
vertex CGRA2.block_1_2.io.reg_out_added_mux
attr type str MUX
attr device str MUX_reg_out_added_mux
vertex CGRA2.block_6_2.in7
attr type str __MODULE_INPUT_PORT__
attr device str block_6_2.in7
vertex CGRA2.block_12_2.in5
attr type str __MODULE_INPUT_PORT__
attr device str block_12_2.in5
vertex CGRA2.block_9_0.func.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in1
vertex CGRA2.block_12_2.func_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_func_added_mux.in0
vertex CGRA2.block_8_0.mem_port.mux_addr
attr type str MUX
attr device str MUX_mux_addr
vertex CGRA2.block_4_1.rf_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_rf_added_mux.out0
vertex CGRA2.block_9_2.CGAAdresPE_mux2.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in7
vertex CGRA2.block_12_1.mux_out.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_out.out0
vertex CGRA2.block_9_1.CGAAdresPE_mux2.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in6
vertex CGRA2.block_2_0.mem_port.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str mem_port.out0
vertex CGRA2.block_3_2.in7
attr type str __MODULE_INPUT_PORT__
attr device str block_3_2.in7
vertex CGRA2.block_6_2.CGAAdresPE_mux0.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in0
vertex CGRA2.block_4_3.rf
attr type str rf
attr device str rf
vertex CGRA2.block_10_0.rf.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str rf.in0
vertex CGRA2.block_12_3.CGAAdresPE_mux2.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.out0
vertex CGRA2.block_9_3.in4
attr type str __MODULE_INPUT_PORT__
attr device str block_9_3.in4
vertex CGRA2.block_6_3.CGAAdresPE_mux0.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in5
vertex CGRA2.block_9_0.rf_out
attr type str __MODULE_OUTPUT_PORT__
attr device str block_9_0.rf_out
vertex CGRA2.block_9_0.mux_out
attr type str MUX
attr device str MUX_mux_out
vertex CGRA2.block_4_3.rf.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str rf.in0
vertex CGRA2.block_6_2.const.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str const.out0
vertex CGRA2.block_6_2.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_6_2.in2
vertex CGRA2.block_6_1.rf_out
attr type str __MODULE_OUTPUT_PORT__
attr device str block_6_1.rf_out
vertex CGRA2.block_3_1.VLIWAdresPE_mux1.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in2
vertex CGRA2.block_9_2.CGAAdresPE_mux1.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in3
vertex CGRA2.block_4_0.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_4_0.out0
vertex CGRA2.block_9_3.CGAAdresPE_mux0.in9
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in9
vertex CGRA2.block_9_1.rf_in_muxa
attr type str MUX
attr device str MUX_rf_in_muxa
vertex CGRA2.block_3_1.VLIWAdresPE_mux2.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in1
vertex CGRA2.block_9_1.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_9_1.out0
vertex CGRA2.block_9_2.CGAAdresPE_mux1.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in6
vertex CGRA2.block_12_2.CGAAdresPE_mux1.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in4
vertex CGRA2.block_1_0.io.bidir
attr type str __MODULE_INPUT_PORT__
attr device str io.bidir
vertex CGRA2.block_6_0.in5
attr type str __MODULE_INPUT_PORT__
attr device str block_6_0.in5
vertex CGRA2.block_1_3.io.reg_out_added_mux
attr type str MUX
attr device str MUX_reg_out_added_mux
vertex CGRA2.block_3_2.in4
attr type str __MODULE_INPUT_PORT__
attr device str block_3_2.in4
vertex CGRA2.block_3_3.VLIWAdresPE_mux2.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in2
vertex CGRA2.bidir1
attr type str __MODULE_INPUT_PORT__
attr device str CGRA.bidir1
vertex CGRA2.block_4_0.rf_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_rf_added_mux.in0
vertex CGRA2.block_10_0.rf.out1
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out1
vertex CGRA2.block_6_3.const
attr type str const
attr device str const
vertex CGRA2.block_12_3.func_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_func_added_mux.in0
vertex CGRA2.block_9_3.CGAAdresPE_mux2.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in0
vertex CGRA2.block_9_0.CGAAdresPE_mux2.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.out0
vertex CGRA2.block_12_0.CGAAdresPE_mux0.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in6
vertex CGRA2.block_3_2.const
attr type str const
attr device str const
vertex CGRA2.block_7_0.rf_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_rf_added_mux.out0
vertex CGRA2.block_6_2.func_added_mux
attr type str MUX
attr device str MUX_func_added_mux
vertex CGRA2.block_9_1.CGAAdresPE_mux0.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in5
vertex CGRA2.block_9_2.CGAAdresPE_mux2
attr type str MUX
attr device str MUX_CGAAdresPE_mux2
vertex CGRA2.block_9_1.CGAAdresPE_mux1.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in5
vertex CGRA2.block_9_3.CGAAdresPE_mux0.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in5
vertex CGRA2.block_9_1.CGAAdresPE_mux2.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in5
vertex CGRA2.block_6_1.mux_out.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in1
vertex CGRA2.block_3_0.VLIWAdresPE_mux2.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in3
vertex CGRA2.block_3_1.VLIWAdresPE_mux2.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in6
vertex CGRA2.block_2_0.mem_port.mux_data.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_data.in3
vertex CGRA2.block_9_0.const.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str const.out0
vertex CGRA2.block_2_0.mem_port.mem_unit.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str mem_unit.in1
vertex CGRA2.block_3_0.VLIWAdresPE_mux1.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in7
vertex CGRA2.block_7_1.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_7_1.in0
vertex CGRA2.block_3_0.VLIWAdresPE_mux1.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in0
vertex CGRA2.block_6_0.func_added_mux
attr type str MUX
attr device str MUX_func_added_mux
vertex CGRA2.block_5_0.mem_port.mux_addr.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_addr.in0
vertex CGRA2.block_7_0.rf.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str rf.in0
vertex CGRA2.bidir3
attr type str __MODULE_INPUT_PORT__
attr device str CGRA.bidir3
vertex CGRA2.block_6_0.rf_in_muxout
attr type str MUX
attr device str MUX_rf_in_muxout
vertex CGRA2.block_10_3.rf_added_mux
attr type str MUX
attr device str MUX_rf_added_mux
vertex CGRA2.block_3_0.VLIWAdresPE_mux1.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in8
vertex CGRA2.block_9_3.in6
attr type str __MODULE_INPUT_PORT__
attr device str block_9_3.in6
vertex CGRA2.block_6_0.rf_in_muxa
attr type str MUX
attr device str MUX_rf_in_muxa
vertex CGRA2.block_9_3.func.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in0
vertex CGRA2.block_9_2.CGAAdresPE_mux0.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in1
vertex CGRA2.block_12_0.CGAAdresPE_mux1.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in8
vertex CGRA2.block_10_1.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_10_1.in0
vertex CGRA2.block_12_1.const_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_const_added_mux.out0
vertex CGRA2.block_9_3.CGAAdresPE_mux1.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in1
vertex CGRA2.block_6_3.func.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in0
vertex CGRA2.block_11_0.mem_port.mem_unit_added_mux
attr type str MUX
attr device str MUX_mem_unit_added_mux
vertex CGRA2.block_12_3.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_12_3.in1
vertex CGRA2.block_6_1.mux_out.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in0
vertex CGRA2.block_3_2.VLIWAdresPE_mux0.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in0
vertex CGRA2.block_12_2.const
attr type str const
attr device str const
vertex CGRA2.block_1_3.io.in0
attr type str __MODULE_INPUT_PORT__
attr device str io.in0
vertex CGRA2.block_12_2.CGAAdresPE_mux2.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in1
vertex CGRA2.block_6_2.CGAAdresPE_mux1
attr type str MUX
attr device str MUX_CGAAdresPE_mux1
vertex CGRA2.block_6_1.CGAAdresPE_mux1.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in2
vertex CGRA2.block_12_3.func
attr type str func
attr device str func
vertex CGRA2.block_2_0.mem_port.mem_unit.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str mem_unit.in0
vertex CGRA2.block_6_3.func_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_func_added_mux.in0
vertex CGRA2.block_3_2.mux_out.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_out.out0
vertex CGRA2.block_6_3.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_6_3.in3
vertex CGRA2.block_12_2.CGAAdresPE_mux0.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in5
vertex CGRA2.block_12_3.CGAAdresPE_mux2.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in0
vertex CGRA2.block_12_3.CGAAdresPE_mux0.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in1
vertex CGRA2.block_9_0.rf_in_muxout
attr type str MUX
attr device str MUX_rf_in_muxout
vertex CGRA2.block_6_1.CGAAdresPE_mux1.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in6
vertex CGRA2.block_6_1.CGAAdresPE_mux2.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in3
vertex CGRA2.block_7_1.rf.out1
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out1
vertex CGRA2.block_3_2.VLIWAdresPE_mux0.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in6
vertex CGRA2.block_1_3.io.reg_out_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_reg_out_added_mux.out0
vertex CGRA2.block_9_1.CGAAdresPE_mux0.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in0
vertex CGRA2.block_12_3.CGAAdresPE_mux2.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in6
vertex CGRA2.block_12_2.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_12_2.out0
vertex CGRA2.block_3_2.VLIWAdresPE_mux1.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in7
vertex CGRA2.block_1_1.io.OE.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str OE.in0
vertex CGRA2.block_12_2.CGAAdresPE_mux0.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in0
vertex CGRA2.block_6_2.CGAAdresPE_mux0.in9
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in9
vertex CGRA2.block_11_0.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_11_0.out0
vertex CGRA2.block_1_3.io.reg_in
attr type str __MODULE_INPUT_PORT__
attr device str io.reg_in
vertex CGRA2.block_12_2.CGAAdresPE_mux2.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in6
vertex CGRA2.block_0_0.out2
attr type str __MODULE_OUTPUT_PORT__
attr device str block_0_0.out2
vertex CGRA2.block_9_2.CGAAdresPE_mux0.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in6
vertex CGRA2.block_9_1.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_9_1.in3
vertex CGRA2.block_1_3.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_1_3.out0
vertex CGRA2.block_11_0.mem_port.mux_data.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_data.in1
vertex CGRA2.block_3_2.VLIWAdresPE_mux0.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in4
vertex CGRA2.block_9_2.CGAAdresPE_mux1
attr type str MUX
attr device str MUX_CGAAdresPE_mux1
vertex CGRA2.block_7_2.rf_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_rf_added_mux.out0
vertex CGRA2.block_4_3.rf_added_mux
attr type str MUX
attr device str MUX_rf_added_mux
vertex CGRA2.block_1_1.io.OE
attr type str OE
attr device str OE
vertex CGRA2.block_0_0.out3
attr type str __MODULE_OUTPUT_PORT__
attr device str block_0_0.out3
vertex CGRA2.block_9_2.mux_out
attr type str MUX
attr device str MUX_mux_out
vertex CGRA2.block_5_0.mem_port.in0
attr type str __MODULE_INPUT_PORT__
attr device str mem_port.in0
vertex CGRA2.block_3_3.VLIWAdresPE_mux1.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in5
vertex CGRA2.block_7_0.rf.out1
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out1
vertex CGRA2.block_9_3.rf_in_muxa
attr type str MUX
attr device str MUX_rf_in_muxa
vertex CGRA2.block_12_0.mux_out.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in1
vertex CGRA2.block_5_0.mem_port.mem_unit_added_mux
attr type str MUX
attr device str MUX_mem_unit_added_mux
vertex CGRA2.block_0_0.rf.out1
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out1
vertex CGRA2.block_6_0.const_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_const_added_mux.out0
vertex CGRA2.block_10_2.rf.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str rf.in0
vertex CGRA2.block_9_3.CGAAdresPE_mux0.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in1
vertex CGRA2.block_12_2.CGAAdresPE_mux2.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in3
vertex CGRA2.block_6_0.CGAAdresPE_mux0
attr type str MUX
attr device str MUX_CGAAdresPE_mux0
vertex CGRA2.block_1_0.io.OE.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str OE.out0
vertex CGRA2.block_9_0.CGAAdresPE_mux0.in9
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in9
vertex CGRA2.block_12_0.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_12_0.in1
vertex CGRA2.block_9_1.in6
attr type str __MODULE_INPUT_PORT__
attr device str block_9_1.in6
vertex CGRA2.block_11_0.mem_port.in3
attr type str __MODULE_INPUT_PORT__
attr device str mem_port.in3
vertex CGRA2.block_6_0.CGAAdresPE_mux0.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in8
vertex CGRA2.block_12_3.CGAAdresPE_mux1.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in5
vertex CGRA2.block_1_0.io.OE.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str OE.in0
vertex CGRA2.block_9_2.CGAAdresPE_mux0.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in8
vertex CGRA2.block_9_2.CGAAdresPE_mux2.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in4
vertex CGRA2.block_12_3.in5
attr type str __MODULE_INPUT_PORT__
attr device str block_12_3.in5
vertex CGRA2.block_9_1.CGAAdresPE_mux0.in9
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in9
vertex CGRA2.block_3_2.const_added_mux
attr type str MUX
attr device str MUX_const_added_mux
vertex CGRA2.block_3_1.VLIWAdresPE_mux1.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in4
vertex CGRA2.block_4_3.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_4_3.out0
vertex CGRA2.block_6_3.in6
attr type str __MODULE_INPUT_PORT__
attr device str block_6_3.in6
vertex CGRA2.block_6_2.func_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_func_added_mux.out0
vertex CGRA2.block_3_3.VLIWAdresPE_mux2.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in6
vertex CGRA2.block_9_0.func_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_func_added_mux.in0
vertex CGRA2.block_0_0.rf.out3
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out3
vertex CGRA2.block_12_3.CGAAdresPE_mux0.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in8
vertex CGRA2.block_6_1.CGAAdresPE_mux0.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in3
vertex CGRA2.block_12_1.func_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_func_added_mux.out0
vertex CGRA2.block_3_0.VLIWAdresPE_mux1.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.out0
vertex CGRA2.block_5_0.mem_port.mem_unit
attr type str mem_unit
attr device str mem_unit
vertex CGRA2.block_9_2.rf_in_muxa
attr type str MUX
attr device str MUX_rf_in_muxa
vertex CGRA2.block_1_3.io.OE_added_mux
attr type str MUX
attr device str MUX_OE_added_mux
vertex CGRA2.block_3_0.func.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in0
vertex CGRA2.block_3_0.in5
attr type str __MODULE_INPUT_PORT__
attr device str block_3_0.in5
vertex CGRA2.block_12_1.in7
attr type str __MODULE_INPUT_PORT__
attr device str block_12_1.in7
vertex CGRA2.block_3_0.VLIWAdresPE_mux2.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in0
vertex CGRA2.block_12_0.mux_out.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_out.out0
vertex CGRA2.block_12_1.const_added_mux
attr type str MUX
attr device str MUX_const_added_mux
vertex CGRA2.block_9_3.func_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_func_added_mux.out0
vertex CGRA2.block_1_0.io.reg_in_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_reg_in_added_mux.out0
vertex CGRA2.block_4_0.out1
attr type str __MODULE_OUTPUT_PORT__
attr device str block_4_0.out1
vertex CGRA2.block_12_3.func.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in1
vertex CGRA2.block_3_0.VLIWAdresPE_mux0.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in6
vertex CGRA2.block_3_2.VLIWAdresPE_mux0.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in8
vertex CGRA2.block_12_0.CGAAdresPE_mux0
attr type str MUX
attr device str MUX_CGAAdresPE_mux0
vertex CGRA2.block_6_0.func.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in1
vertex CGRA2.block_12_2.CGAAdresPE_mux1.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in1
vertex CGRA2.block_6_3.CGAAdresPE_mux0.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in2
vertex CGRA2.block_6_0.CGAAdresPE_mux0.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in2
vertex CGRA2.block_6_2.CGAAdresPE_mux2.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in3
vertex CGRA2.block_6_2.in5
attr type str __MODULE_INPUT_PORT__
attr device str block_6_2.in5
vertex CGRA2.block_1_2.io.bidir
attr type str __MODULE_INPUT_PORT__
attr device str io.bidir
vertex CGRA2.block_1_1.io.reg_in.in0
attr type str __MODULE_INPUT_PORT__
attr device str reg_in.in0
vertex CGRA2.block_9_3.func
attr type str func
attr device str func
vertex CGRA2.block_9_3.CGAAdresPE_mux2.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in7
vertex CGRA2.block_3_0.VLIWAdresPE_mux2.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in4
vertex CGRA2.block_1_2.io.reg_in.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str reg_in.out0
vertex CGRA2.block_6_3.in5
attr type str __MODULE_INPUT_PORT__
attr device str block_6_3.in5
vertex CGRA2.block_9_1.CGAAdresPE_mux0.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in4
vertex CGRA2.block_12_1.in6
attr type str __MODULE_INPUT_PORT__
attr device str block_12_1.in6
vertex CGRA2.block_5_0.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_5_0.in2
vertex CGRA2.block_3_0.VLIWAdresPE_mux0.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in0
vertex CGRA2.block_1_1.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_1_1.in0
vertex CGRA2.block_10_3.rf
attr type str rf
attr device str rf
vertex CGRA2.block_6_2.CGAAdresPE_mux0.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in1
vertex CGRA2.block_3_3.VLIWAdresPE_mux1.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in3
vertex CGRA2.block_9_0.in7
attr type str __MODULE_INPUT_PORT__
attr device str block_9_0.in7
vertex CGRA2.block_9_2.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_9_2.in0
vertex CGRA2.block_12_1.CGAAdresPE_mux2.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in4
vertex CGRA2.block_9_3.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_9_3.in0
vertex CGRA2.block_3_3.func
attr type str func
attr device str func
vertex CGRA2.block_10_3.rf.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out0
vertex CGRA2.block_9_2.mux_out.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in1
vertex CGRA2.block_3_3.VLIWAdresPE_mux0.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in7
vertex CGRA2.block_6_0.CGAAdresPE_mux0.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in3
vertex CGRA2.block_5_0.mem_port.in3
attr type str __MODULE_INPUT_PORT__
attr device str mem_port.in3
vertex CGRA2.block_1_3.io.OE_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_OE_added_mux.in0
vertex CGRA2.block_12_2.CGAAdresPE_mux1.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in7
vertex CGRA2.block_10_1.rf
attr type str rf
attr device str rf
vertex CGRA2.block_12_2.CGAAdresPE_mux1.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.out0
vertex CGRA2.block_12_2.func_added_mux
attr type str MUX
attr device str MUX_func_added_mux
vertex CGRA2.block_3_3.func_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_func_added_mux.in0
vertex CGRA2.block_12_3.func.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str func.out0
vertex CGRA2.block_3_2.VLIWAdresPE_mux2.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in6
vertex CGRA2.block_12_2.CGAAdresPE_mux2.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in4
vertex CGRA2.block_9_0.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_9_0.in1
vertex CGRA2.block_9_0.CGAAdresPE_mux2.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in5
vertex CGRA2.block_9_3.in5
attr type str __MODULE_INPUT_PORT__
attr device str block_9_3.in5
vertex CGRA2.block_12_2.CGAAdresPE_mux0.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.out0
vertex CGRA2.block_3_1.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_3_1.in1
vertex CGRA2.block_12_1.CGAAdresPE_mux2.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in5
vertex CGRA2.block_12_3.CGAAdresPE_mux2.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in1
vertex CGRA2.block_6_1.CGAAdresPE_mux0
attr type str MUX
attr device str MUX_CGAAdresPE_mux0
vertex CGRA2.block_3_2.VLIWAdresPE_mux1.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in8
vertex CGRA2.block_9_3.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_9_3.in1
vertex CGRA2.block_11_0.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_11_0.in2
vertex CGRA2.block_12_1.CGAAdresPE_mux1.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in2
vertex CGRA2.block_7_2.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_7_2.in0
vertex CGRA2.block_9_1.func
attr type str func
attr device str func
vertex CGRA2.block_11_0.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_11_0.in3
vertex CGRA2.block_6_3.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_6_3.out0
vertex CGRA2.block_1_1.io.OE_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_OE_added_mux.out0
vertex CGRA2.block_8_0.mem_port.in2
attr type str __MODULE_INPUT_PORT__
attr device str mem_port.in2
vertex CGRA2.block_9_1.rf_out
attr type str __MODULE_OUTPUT_PORT__
attr device str block_9_1.rf_out
vertex CGRA2.block_12_0.const.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str const.out0
vertex CGRA2.block_9_2.in6
attr type str __MODULE_INPUT_PORT__
attr device str block_9_2.in6
vertex CGRA2.block_6_2.CGAAdresPE_mux1.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in2
vertex CGRA2.block_3_3.VLIWAdresPE_mux0.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in1
vertex CGRA2.block_7_3.rf_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_rf_added_mux.out0
vertex CGRA2.block_9_2.func.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in0
vertex CGRA2.block_3_3.VLIWAdresPE_mux2.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in1
vertex CGRA2.block_10_0.rf
attr type str rf
attr device str rf
vertex CGRA2.block_3_0.rf_in_muxa
attr type str MUX
attr device str MUX_rf_in_muxa
vertex CGRA2.block_6_3.CGAAdresPE_mux1.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in1
vertex CGRA2.block_9_2.CGAAdresPE_mux1.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.out0
vertex CGRA2.block_4_2.rf_added_mux
attr type str MUX
attr device str MUX_rf_added_mux
vertex CGRA2.block_6_3.mux_out
attr type str MUX
attr device str MUX_mux_out
vertex CGRA2.block_6_1.CGAAdresPE_mux2.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in1
vertex CGRA2.block_12_0.const
attr type str const
attr device str const
vertex CGRA2.block_6_2.CGAAdresPE_mux1.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in6
vertex CGRA2.block_11_0.mem_port.mux_addr.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_addr.out0
vertex CGRA2.block_0_0.rf.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str rf.in2
vertex CGRA2.block_3_2.mux_out
attr type str MUX
attr device str MUX_mux_out
vertex CGRA2.block_6_0.const
attr type str const
attr device str const
vertex CGRA2.block_0_0.rf.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str rf.in1
vertex CGRA2.block_6_3.CGAAdresPE_mux1.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in7
vertex CGRA2.block_3_1.VLIWAdresPE_mux1.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in7
vertex CGRA2.block_9_2.mux_out.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_out.out0
vertex CGRA2.block_6_0.const_added_mux
attr type str MUX
attr device str MUX_const_added_mux
vertex CGRA2.block_6_1.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_6_1.in0
vertex CGRA2.block_2_0.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_2_0.in2
vertex CGRA2.block_12_1.func_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_func_added_mux.in0
vertex CGRA2.block_6_2.in6
attr type str __MODULE_INPUT_PORT__
attr device str block_6_2.in6
vertex CGRA2.block_9_2.CGAAdresPE_mux0
attr type str MUX
attr device str MUX_CGAAdresPE_mux0
vertex CGRA2.block_6_3.CGAAdresPE_mux1.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in3
vertex CGRA2.block_6_2.func.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in0
vertex CGRA2.block_6_2.CGAAdresPE_mux1.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in7
vertex CGRA2.block_5_0.mem_port.mux_data.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_data.in3
vertex CGRA2.block_7_2.rf.out1
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out1
vertex CGRA2.block_9_1.CGAAdresPE_mux1.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in7
vertex CGRA2.block_12_3.mux_out.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in1
vertex CGRA2.block_1_0.io.reg_in_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_reg_in_added_mux.in0
vertex CGRA2.block_5_0.mem_port.mem_unit.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str mem_unit.in1
vertex CGRA2.block_3_3.func_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_func_added_mux.out0
vertex CGRA2.block_3_3.const_added_mux
attr type str MUX
attr device str MUX_const_added_mux
vertex CGRA2.block_3_1.func_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_func_added_mux.in0
vertex CGRA2.block_12_3.in4
attr type str __MODULE_INPUT_PORT__
attr device str block_12_3.in4
vertex CGRA2.block_3_1.mux_out
attr type str MUX
attr device str MUX_mux_out
vertex CGRA2.block_0_0.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_0_0.in3
vertex CGRA2.block_6_0.const.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str const.out0
vertex CGRA2.block_12_0.CGAAdresPE_mux2.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in1
vertex CGRA2.block_2_0.mem_port.in2
attr type str __MODULE_INPUT_PORT__
attr device str mem_port.in2
vertex CGRA2.block_3_2.func.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in1
vertex CGRA2.block_12_3.CGAAdresPE_mux0.in9
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in9
vertex CGRA2.block_6_3.mux_out.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_out.out0
vertex CGRA2.block_3_2.VLIWAdresPE_mux1.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in5
vertex CGRA2.block_12_3.CGAAdresPE_mux1.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in7
vertex CGRA2.block_10_3.rf.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str rf.in0
vertex CGRA2.block_11_0.mem_port.mux_data.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_data.in3
vertex CGRA2.block_1_3.io.reg_out_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_reg_out_added_mux.in0
vertex CGRA2.block_6_1.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_6_1.out0
vertex CGRA2.block_3_0.VLIWAdresPE_mux2
attr type str MUX
attr device str MUX_VLIWAdresPE_mux2
vertex CGRA2.block_9_1.CGAAdresPE_mux0.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in3
vertex CGRA2.block_3_2.VLIWAdresPE_mux2
attr type str MUX
attr device str MUX_VLIWAdresPE_mux2
vertex CGRA2.block_3_1.in5
attr type str __MODULE_INPUT_PORT__
attr device str block_3_1.in5
vertex CGRA2.block_3_3.VLIWAdresPE_mux1.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in6
vertex CGRA2.block_11_0.mem_port.mem_unit_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mem_unit_added_mux.in0
vertex CGRA2.block_10_0.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_10_0.in0
vertex CGRA2.block_3_2.VLIWAdresPE_mux0.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in2
vertex CGRA2.block_3_0.VLIWAdresPE_mux0.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.out0
vertex CGRA2.block_12_3.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_12_3.in2
vertex CGRA2.block_6_1.CGAAdresPE_mux0.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in7
vertex CGRA2.block_3_1.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_3_1.in3
vertex CGRA2.block_1_1.io.reg_in_added_mux
attr type str MUX
attr device str MUX_reg_in_added_mux
vertex CGRA2.block_4_2.rf_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_rf_added_mux.in0
vertex CGRA2.block_3_0.VLIWAdresPE_mux2.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in5
vertex CGRA2.block_12_1.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_12_1.in0
vertex CGRA2.block_6_3.CGAAdresPE_mux1.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in2
vertex CGRA2.block_6_1.CGAAdresPE_mux0.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in2
vertex CGRA2.block_4_2.rf.out1
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out1
vertex CGRA2.block_8_0.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_8_0.in3
vertex CGRA2.block_3_2.VLIWAdresPE_mux2.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in1
vertex CGRA2.block_11_0.mem_port.mux_data.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_data.in2
vertex CGRA2.block_2_0.mem_port.mux_addr.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_addr.in2
vertex CGRA2.block_3_0.func_added_mux
attr type str MUX
attr device str MUX_func_added_mux
vertex CGRA2.block_9_3.const
attr type str const
attr device str const
vertex CGRA2.block_6_3.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_6_3.in2
vertex CGRA2.block_12_3.CGAAdresPE_mux0.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in4
vertex CGRA2.block_6_1.CGAAdresPE_mux2.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in5
vertex CGRA2.block_3_0.VLIWAdresPE_mux1.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in2
vertex CGRA2.block_9_0.CGAAdresPE_mux0.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in7
vertex CGRA2.block_10_2.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_10_2.in0
vertex CGRA2.block_6_1.mux_out
attr type str MUX
attr device str MUX_mux_out
vertex CGRA2.block_7_0.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_7_0.out0
vertex CGRA2.block_4_3.rf.out1
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out1
vertex CGRA2.block_3_3.VLIWAdresPE_mux1.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux1.in0
vertex CGRA2.block_12_1.CGAAdresPE_mux2
attr type str MUX
attr device str MUX_CGAAdresPE_mux2
vertex CGRA2.block_9_1.CGAAdresPE_mux1.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.out0
vertex CGRA2.block_12_3.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_12_3.in3
vertex CGRA2.block_9_3.CGAAdresPE_mux0.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.out0
vertex CGRA2.block_12_2.rf_in_muxa
attr type str MUX
attr device str MUX_rf_in_muxa
vertex CGRA2.block_11_0.mem_port.mem_unit.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str mem_unit.in1
vertex CGRA2.block_3_2.VLIWAdresPE_mux2.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in0
vertex CGRA2.block_9_2.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_9_2.out0
vertex CGRA2.block_12_3.in6
attr type str __MODULE_INPUT_PORT__
attr device str block_12_3.in6
vertex CGRA2.block_12_3.CGAAdresPE_mux1.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.out0
vertex CGRA2.block_3_1.func.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in1
vertex CGRA2.block_6_2.CGAAdresPE_mux0.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in8
vertex CGRA2.block_3_1.VLIWAdresPE_mux2.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in7
vertex CGRA2.block_1_2.io.reg_out.in0
attr type str __MODULE_INPUT_PORT__
attr device str reg_out.in0
vertex CGRA2.block_6_2.in4
attr type str __MODULE_INPUT_PORT__
attr device str block_6_2.in4
vertex CGRA2.block_9_1.func.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str func.out0
vertex CGRA2.block_9_0.CGAAdresPE_mux0
attr type str MUX
attr device str MUX_CGAAdresPE_mux0
vertex CGRA2.block_3_2.const_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_const_added_mux.out0
vertex CGRA2.block_7_2.rf_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_rf_added_mux.in0
vertex CGRA2.block_12_1.CGAAdresPE_mux1.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in0
vertex CGRA2.block_0_0.rf_added_mux
attr type str MUX
attr device str MUX_rf_added_mux
vertex CGRA2.block_12_2.CGAAdresPE_mux2.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in7
vertex CGRA2.block_3_3.mux_out.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in0
vertex CGRA2.block_1_2.io.OE.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str OE.out0
vertex CGRA2.block_8_0.mem_port.mux_data
attr type str MUX
attr device str MUX_mux_data
vertex CGRA2.block_1_1.bidir
attr type str __MODULE_INPUT_PORT__
attr device str block_1_1.bidir
vertex CGRA2.block_7_2.rf
attr type str rf
attr device str rf
vertex CGRA2.block_9_0.CGAAdresPE_mux1.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in8
vertex CGRA2.block_6_3.CGAAdresPE_mux2.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in7
vertex CGRA2.block_4_3.out1
attr type str __MODULE_OUTPUT_PORT__
attr device str block_4_3.out1
vertex CGRA2.block_6_0.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_6_0.in0
vertex CGRA2.block_0_0.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_0_0.in2
vertex CGRA2.block_12_3.func_added_mux
attr type str MUX
attr device str MUX_func_added_mux
vertex CGRA2.block_9_1.in5
attr type str __MODULE_INPUT_PORT__
attr device str block_9_1.in5
vertex CGRA2.block_9_0.in5
attr type str __MODULE_INPUT_PORT__
attr device str block_9_0.in5
vertex CGRA2.block_0_0.rf_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_rf_added_mux.in0
vertex CGRA2.block_9_2.CGAAdresPE_mux2.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in0
vertex CGRA2.block_6_0.CGAAdresPE_mux0.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in1
vertex CGRA2.block_12_3.CGAAdresPE_mux1.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in1
vertex CGRA2.block_12_2.in4
attr type str __MODULE_INPUT_PORT__
attr device str block_12_2.in4
vertex CGRA2.block_12_0.CGAAdresPE_mux1.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in0
vertex CGRA2.block_6_1.CGAAdresPE_mux1.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in8
vertex CGRA2.block_9_0.CGAAdresPE_mux1.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in6
vertex CGRA2.block_3_0.const
attr type str const
attr device str const
vertex CGRA2.block_12_2.mux_out.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_mux_out.out0
vertex CGRA2.block_1_3.io.reg_in.in0
attr type str __MODULE_INPUT_PORT__
attr device str reg_in.in0
vertex CGRA2.block_4_2.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_4_2.in0
vertex CGRA2.block_12_0.CGAAdresPE_mux2.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in5
vertex CGRA2.block_6_1.rf_in_muxout
attr type str MUX
attr device str MUX_rf_in_muxout
vertex CGRA2.block_12_3.CGAAdresPE_mux0.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in6
vertex CGRA2.block_7_2.rf.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out0
vertex CGRA2.block_6_2.const_added_mux
attr type str MUX
attr device str MUX_const_added_mux
vertex CGRA2.block_12_2.in6
attr type str __MODULE_INPUT_PORT__
attr device str block_12_2.in6
vertex CGRA2.block_6_2.func_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_func_added_mux.in0
vertex CGRA2.block_1_2.io.in0
attr type str __MODULE_INPUT_PORT__
attr device str io.in0
vertex CGRA2.block_6_0.CGAAdresPE_mux1.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in2
vertex CGRA2.block_1_3.io.reg_in_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_reg_in_added_mux.out0
vertex CGRA2.block_9_1.func_added_mux
attr type str MUX
attr device str MUX_func_added_mux
vertex CGRA2.block_2_0.mem_port.mux_addr.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_addr.in3
vertex CGRA2.block_10_0.rf_added_mux
attr type str MUX
attr device str MUX_rf_added_mux
vertex CGRA2.block_3_1.VLIWAdresPE_mux0.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in8
vertex CGRA2.block_6_1.CGAAdresPE_mux2.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in2
vertex CGRA2.block_6_3.CGAAdresPE_mux1.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in0
vertex CGRA2.block_11_0.mem_port.in2
attr type str __MODULE_INPUT_PORT__
attr device str mem_port.in2
vertex CGRA2.block_1_3.io.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str io.out0
vertex CGRA2.block_10_2.out1
attr type str __MODULE_OUTPUT_PORT__
attr device str block_10_2.out1
vertex CGRA2.block_12_3.CGAAdresPE_mux2.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in2
vertex CGRA2.block_3_0.VLIWAdresPE_mux0.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in7
vertex CGRA2.block_9_2.const.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str const.out0
vertex CGRA2.block_3_1.VLIWAdresPE_mux0.in9
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in9
vertex CGRA2.block_5_0.mem_port.mux_data.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_data.in2
vertex CGRA2.block_9_3.CGAAdresPE_mux2.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in1
vertex CGRA2.block_12_1.CGAAdresPE_mux0.in9
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in9
vertex CGRA2.block_3_3.VLIWAdresPE_mux0.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in4
vertex CGRA2.block_1_2.io.OE
attr type str OE
attr device str OE
vertex CGRA2.block_9_3.func_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_func_added_mux.in0
vertex CGRA2.block_12_1.CGAAdresPE_mux2.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in3
vertex CGRA2.block_9_3.CGAAdresPE_mux2.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in4
vertex CGRA2.block_12_2.CGAAdresPE_mux0.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in8
vertex CGRA2.block_12_2.func.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in0
vertex CGRA2.block_4_1.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_4_1.in0
vertex CGRA2.block_1_1.io.reg_out
attr type str __MODULE_OUTPUT_PORT__
attr device str io.reg_out
vertex CGRA2.block_12_3.CGAAdresPE_mux2.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in7
vertex CGRA2.block_12_0.in4
attr type str __MODULE_INPUT_PORT__
attr device str block_12_0.in4
vertex CGRA2.block_9_0.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_9_0.in3
vertex CGRA2.block_9_3.CGAAdresPE_mux1.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in5
vertex CGRA2.block_11_0.mem_port.in1
attr type str __MODULE_INPUT_PORT__
attr device str mem_port.in1
vertex CGRA2.block_9_2.in3
attr type str __MODULE_INPUT_PORT__
attr device str block_9_2.in3
vertex CGRA2.block_5_0.mem_port.mem_unit.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str mem_unit.in0
vertex CGRA2.block_12_1.CGAAdresPE_mux0.in8
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in8
vertex CGRA2.block_9_2.CGAAdresPE_mux2.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in1
vertex CGRA2.block_3_3.VLIWAdresPE_mux0.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in3
vertex CGRA2.block_3_2.in1
attr type str __MODULE_INPUT_PORT__
attr device str block_3_2.in1
vertex CGRA2.block_12_1.CGAAdresPE_mux1
attr type str MUX
attr device str MUX_CGAAdresPE_mux1
vertex CGRA2.block_9_1.func.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in1
vertex CGRA2.block_10_0.rf_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_rf_added_mux.out0
vertex CGRA2.block_12_3.CGAAdresPE_mux0.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in3
vertex CGRA2.block_4_3.rf_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_rf_added_mux.out0
vertex CGRA2.block_12_1.CGAAdresPE_mux1.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.out0
vertex CGRA2.block_9_2.CGAAdresPE_mux2.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in3
vertex CGRA2.block_0_0.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str block_0_0.out0
vertex CGRA2.block_12_2.CGAAdresPE_mux1.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in0
vertex CGRA2.block_1_2.io.reg_in_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_reg_in_added_mux.in0
vertex CGRA2.block_3_1.VLIWAdresPE_mux2.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux2.in4
vertex CGRA2.block_12_1.in5
attr type str __MODULE_INPUT_PORT__
attr device str block_12_1.in5
vertex CGRA2.block_9_3.CGAAdresPE_mux1.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in0
vertex CGRA2.block_3_0.VLIWAdresPE_mux0.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in5
vertex CGRA2.block_9_3.CGAAdresPE_mux1.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in7
vertex CGRA2.block_9_0.func_added_mux.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_func_added_mux.out0
vertex CGRA2.block_6_3.CGAAdresPE_mux0.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.out0
vertex CGRA2.block_3_0.rf_in_muxout
attr type str MUX
attr device str MUX_rf_in_muxout
vertex CGRA2.block_12_3.const_added_mux
attr type str MUX
attr device str MUX_const_added_mux
vertex CGRA2.block_12_1.CGAAdresPE_mux2.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in0
vertex CGRA2.block_1_2.io.OE.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str OE.in0
vertex CGRA2.block_1_1.io.reg_in.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str reg_in.out0
vertex CGRA2.block_9_1.CGAAdresPE_mux1
attr type str MUX
attr device str MUX_CGAAdresPE_mux1
vertex CGRA2.block_6_3.rf_out
attr type str __MODULE_OUTPUT_PORT__
attr device str block_6_3.rf_out
vertex CGRA2.block_8_0.mem_port.mux_data.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_data.in0
vertex CGRA2.block_4_1.rf.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str rf.out0
vertex CGRA2.block_9_2.const_added_mux
attr type str MUX
attr device str MUX_const_added_mux
vertex CGRA2.block_9_2.func.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str func.out0
vertex CGRA2.block_12_1.const.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str const.out0
vertex CGRA2.block_12_0.CGAAdresPE_mux0.in9
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in9
vertex CGRA2.block_12_2.mux_out.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_out.in1
vertex CGRA2.block_3_0.VLIWAdresPE_mux0.in9
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in9
vertex CGRA2.block_12_0.func.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str func.out0
vertex CGRA2.block_6_0.CGAAdresPE_mux2.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in5
vertex CGRA2.block_12_0.CGAAdresPE_mux1.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in1
vertex CGRA2.block_6_0.CGAAdresPE_mux0.in9
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in9
vertex CGRA2.block_10_1.rf_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_rf_added_mux.in0
vertex CGRA2.block_7_3.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_7_3.in0
vertex CGRA2.block_12_0.CGAAdresPE_mux0.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.out0
vertex CGRA2.block_6_3.CGAAdresPE_mux2.in4
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in4
vertex CGRA2.block_9_0.func.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str func.in0
vertex CGRA2.block_9_3.CGAAdresPE_mux0.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in3
vertex CGRA2.block_10_2.rf
attr type str rf
attr device str rf
vertex CGRA2.block_11_0.mem_port.mux_data.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_mux_data.in0
vertex CGRA2.block_12_1.CGAAdresPE_mux1.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in1
vertex CGRA2.block_3_1.VLIWAdresPE_mux0.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in5
vertex CGRA2.block_3_2.VLIWAdresPE_mux0.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in5
vertex CGRA2.block_9_3.CGAAdresPE_mux1.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in2
vertex CGRA2.block_6_2.CGAAdresPE_mux1.in5
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in5
vertex CGRA2.block_12_0.rf_out
attr type str __MODULE_OUTPUT_PORT__
attr device str block_12_0.rf_out
vertex CGRA2.block_8_0.mem_port.out0
attr type str __MODULE_OUTPUT_PORT__
attr device str mem_port.out0
vertex CGRA2.block_11_0.in0
attr type str __MODULE_INPUT_PORT__
attr device str block_11_0.in0
vertex CGRA2.block_9_1.CGAAdresPE_mux1.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in3
vertex CGRA2.block_3_0.rf_out
attr type str __MODULE_OUTPUT_PORT__
attr device str block_3_0.rf_out
vertex CGRA2.block_9_1.CGAAdresPE_mux2.out0
attr type str __ELEMENT_OUTPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.out0
vertex CGRA2.block_3_2.func_added_mux.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_func_added_mux.in0
vertex CGRA2.block_6_2.CGAAdresPE_mux2.in2
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux2.in2
vertex CGRA2.block_0_0.rf.in3
attr type str __ELEMENT_INPUT_PORT__
attr device str rf.in3
vertex CGRA2.block_6_1.CGAAdresPE_mux1.in7
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux1.in7
vertex CGRA2.block_2_0.mem_port.mux_data
attr type str MUX
attr device str MUX_mux_data
vertex CGRA2.block_6_0.in2
attr type str __MODULE_INPUT_PORT__
attr device str block_6_0.in2
vertex CGRA2.block_6_1.func
attr type str func
attr device str func
vertex CGRA2.block_6_0.CGAAdresPE_mux0.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in0
vertex CGRA2.block_7_1.rf.in0
attr type str __ELEMENT_INPUT_PORT__
attr device str rf.in0
vertex CGRA2.block_9_1.CGAAdresPE_mux2
attr type str MUX
attr device str MUX_CGAAdresPE_mux2
vertex CGRA2.block_3_2.VLIWAdresPE_mux0.in1
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_VLIWAdresPE_mux0.in1
vertex CGRA2.block_9_1.CGAAdresPE_mux0.in6
attr type str __ELEMENT_INPUT_PORT__
attr device str MUX_CGAAdresPE_mux0.in6
edge CGRA1.block_1_0.out0 CGRA1.block_3_0.in0
edge CGRA1.block_0_0.out0 CGRA1.block_3_0.rf_in_muxa
edge CGRA1.block_0_0.out1 CGRA1.block_3_0.rf_in_muxout
edge CGRA1.block_0_0.out2 CGRA1.block_3_1.rf_in_muxa
edge CGRA1.block_0_0.out3 CGRA1.block_3_1.rf_in_muxout
edge CGRA1.block_0_0.out4 CGRA1.block_3_2.rf_in_muxa
edge CGRA1.block_0_0.out5 CGRA1.block_3_2.rf_in_muxout
edge CGRA1.block_0_0.out6 CGRA1.block_3_3.rf_in_muxa
edge CGRA1.block_0_0.out7 CGRA1.block_3_3.rf_in_muxout
edge CGRA1.block_1_1.out0 CGRA1.block_3_1.in0
edge CGRA1.block_1_2.out0 CGRA1.block_3_2.in0
edge CGRA1.block_1_3.out0 CGRA1.block_3_3.in0
edge CGRA1.block_2_0.out0 CGRA1.block_3_0.in7
edge CGRA1.block_2_0.out0 CGRA1.block_3_1.in7
edge CGRA1.block_2_0.out0 CGRA1.block_3_2.in7
edge CGRA1.block_2_0.out0 CGRA1.block_3_3.in7
edge CGRA1.block_5_0.out0 CGRA1.block_6_0.in7
edge CGRA1.block_5_0.out0 CGRA1.block_6_1.in7
edge CGRA1.block_5_0.out0 CGRA1.block_6_2.in7
edge CGRA1.block_5_0.out0 CGRA1.block_6_3.in7
edge CGRA1.block_8_0.out0 CGRA1.block_9_0.in7
edge CGRA1.block_8_0.out0 CGRA1.block_9_1.in7
edge CGRA1.block_8_0.out0 CGRA1.block_9_2.in7
edge CGRA1.block_8_0.out0 CGRA1.block_9_3.in7
edge CGRA1.block_11_0.out0 CGRA1.block_12_0.in7
edge CGRA1.block_11_0.out0 CGRA1.block_12_1.in7
edge CGRA1.block_11_0.out0 CGRA1.block_12_2.in7
edge CGRA1.block_11_0.out0 CGRA1.block_12_3.in7
edge CGRA1.block_4_0.out0 CGRA1.block_6_0.rf_in_muxa
edge CGRA1.block_4_0.out1 CGRA1.block_6_0.rf_in_muxout
edge CGRA1.block_4_1.out0 CGRA1.block_6_1.rf_in_muxa
edge CGRA1.block_4_1.out1 CGRA1.block_6_1.rf_in_muxout
edge CGRA1.block_4_2.out0 CGRA1.block_6_2.rf_in_muxa
edge CGRA1.block_4_2.out1 CGRA1.block_6_2.rf_in_muxout
edge CGRA1.block_4_3.out0 CGRA1.block_6_3.rf_in_muxa
edge CGRA1.block_4_3.out1 CGRA1.block_6_3.rf_in_muxout
edge CGRA1.block_3_0.out0 CGRA1.block_2_0.in0
edge CGRA1.block_3_0.out0 CGRA1.block_1_0.in0
edge CGRA1.block_3_0.out0 CGRA1.block_6_0.in0
edge CGRA1.block_3_0.out0 CGRA1.block_3_1.in3
edge CGRA1.block_3_0.rf_out CGRA1.block_0_0.in0
edge CGRA1.block_3_1.out0 CGRA1.block_2_0.in1
edge CGRA1.block_3_1.out0 CGRA1.block_1_1.in0
edge CGRA1.block_3_1.out0 CGRA1.block_6_1.in0
edge CGRA1.block_3_1.out0 CGRA1.block_3_0.in1
edge CGRA1.block_3_1.out0 CGRA1.block_3_2.in3
edge CGRA1.block_3_1.rf_out CGRA1.block_0_0.in1
edge CGRA1.block_3_2.out0 CGRA1.block_2_0.in2
edge CGRA1.block_3_2.out0 CGRA1.block_1_2.in0
edge CGRA1.block_3_2.out0 CGRA1.block_6_2.in0
edge CGRA1.block_3_2.out0 CGRA1.block_3_1.in1
edge CGRA1.block_3_2.out0 CGRA1.block_3_3.in3
edge CGRA1.block_3_2.rf_out CGRA1.block_0_0.in2
edge CGRA1.block_3_3.out0 CGRA1.block_2_0.in3
edge CGRA1.block_3_3.out0 CGRA1.block_1_3.in0
edge CGRA1.block_3_3.out0 CGRA1.block_6_3.in0
edge CGRA1.block_3_3.out0 CGRA1.block_3_2.in1
edge CGRA1.block_3_3.rf_out CGRA1.block_0_0.in3
edge CGRA1.block_7_0.out0 CGRA1.block_9_0.rf_in_muxa
edge CGRA1.block_7_0.out1 CGRA1.block_9_0.rf_in_muxout
edge CGRA1.block_7_1.out0 CGRA1.block_9_1.rf_in_muxa
edge CGRA1.block_7_1.out1 CGRA1.block_9_1.rf_in_muxout
edge CGRA1.block_7_2.out0 CGRA1.block_9_2.rf_in_muxa
edge CGRA1.block_7_2.out1 CGRA1.block_9_2.rf_in_muxout
edge CGRA1.block_7_3.out0 CGRA1.block_9_3.rf_in_muxa
edge CGRA1.block_7_3.out1 CGRA1.block_9_3.rf_in_muxout
edge CGRA1.block_10_0.out0 CGRA1.block_12_0.rf_in_muxa
edge CGRA1.block_10_0.out1 CGRA1.block_12_0.rf_in_muxout
edge CGRA1.block_10_1.out0 CGRA1.block_12_1.rf_in_muxa
edge CGRA1.block_10_1.out1 CGRA1.block_12_1.rf_in_muxout
edge CGRA1.block_10_2.out0 CGRA1.block_12_2.rf_in_muxa
edge CGRA1.block_10_2.out1 CGRA1.block_12_2.rf_in_muxout
edge CGRA1.block_10_3.out0 CGRA1.block_12_3.rf_in_muxa
edge CGRA1.block_10_3.out1 CGRA1.block_12_3.rf_in_muxout
edge CGRA1.bidir0 CGRA1.block_1_0.bidir
edge CGRA1.bidir1 CGRA1.block_1_1.bidir
edge CGRA1.bidir2 CGRA1.block_1_2.bidir
edge CGRA1.bidir3 CGRA1.block_1_3.bidir
edge CGRA1.block_6_0.out0 CGRA1.block_5_0.in0
edge CGRA1.block_6_0.out0 CGRA1.block_3_0.in2
edge CGRA1.block_6_0.out0 CGRA1.block_9_0.in0
edge CGRA1.block_6_0.out0 CGRA1.block_6_1.in3
edge CGRA1.block_6_0.rf_out CGRA1.block_4_0.in0
edge CGRA1.block_6_1.out0 CGRA1.block_5_0.in1
edge CGRA1.block_6_1.out0 CGRA1.block_3_1.in2
edge CGRA1.block_6_1.out0 CGRA1.block_9_1.in0
edge CGRA1.block_6_1.out0 CGRA1.block_6_0.in1
edge CGRA1.block_6_1.out0 CGRA1.block_6_2.in3
edge CGRA1.block_6_1.rf_out CGRA1.block_4_1.in0
edge CGRA1.block_6_2.out0 CGRA1.block_5_0.in2
edge CGRA1.block_6_2.out0 CGRA1.block_3_2.in2
edge CGRA1.block_6_2.out0 CGRA1.block_9_2.in0
edge CGRA1.block_6_2.out0 CGRA1.block_6_1.in1
edge CGRA1.block_6_2.out0 CGRA1.block_6_3.in3
edge CGRA1.block_6_2.rf_out CGRA1.block_4_2.in0
edge CGRA1.block_6_3.out0 CGRA1.block_5_0.in3
edge CGRA1.block_6_3.out0 CGRA1.block_3_3.in2
edge CGRA1.block_6_3.out0 CGRA1.block_9_3.in0
edge CGRA1.block_6_3.out0 CGRA1.block_6_2.in1
edge CGRA1.block_6_3.rf_out CGRA1.block_4_3.in0
edge CGRA1.block_9_0.out0 CGRA1.block_8_0.in0
edge CGRA1.block_9_0.out0 CGRA1.block_6_0.in2
edge CGRA1.block_9_0.out0 CGRA1.block_12_0.in0
edge CGRA1.block_9_0.out0 CGRA1.block_9_1.in3
edge CGRA1.block_9_0.rf_out CGRA1.block_7_0.in0
edge CGRA1.block_9_1.out0 CGRA1.block_8_0.in1
edge CGRA1.block_9_1.out0 CGRA1.block_6_1.in2
edge CGRA1.block_9_1.out0 CGRA1.block_12_1.in0
edge CGRA1.block_9_1.out0 CGRA1.block_9_0.in1
edge CGRA1.block_9_1.out0 CGRA1.block_9_2.in3
edge CGRA1.block_9_1.rf_out CGRA1.block_7_1.in0
edge CGRA1.block_9_2.out0 CGRA1.block_8_0.in2
edge CGRA1.block_9_2.out0 CGRA1.block_6_2.in2
edge CGRA1.block_9_2.out0 CGRA1.block_12_2.in0
edge CGRA1.block_9_2.out0 CGRA1.block_9_1.in1
edge CGRA1.block_9_2.out0 CGRA1.block_9_3.in3
edge CGRA1.block_9_2.rf_out CGRA1.block_7_2.in0
edge CGRA1.block_9_3.out0 CGRA1.block_8_0.in3
edge CGRA1.block_9_3.out0 CGRA1.block_6_3.in2
edge CGRA1.block_9_3.out0 CGRA1.block_12_3.in0
edge CGRA1.block_9_3.out0 CGRA1.block_9_2.in1
edge CGRA1.block_9_3.rf_out CGRA1.block_7_3.in0
edge CGRA1.block_12_0.out0 CGRA1.block_11_0.in0
edge CGRA1.block_12_0.out0 CGRA1.block_9_0.in2
edge CGRA1.block_12_0.out0 CGRA1.block_12_1.in3
edge CGRA1.block_12_0.rf_out CGRA1.block_10_0.in0
edge CGRA1.block_12_1.out0 CGRA1.block_11_0.in1
edge CGRA1.block_12_1.out0 CGRA1.block_9_1.in2
edge CGRA1.block_12_1.out0 CGRA1.block_12_0.in1
edge CGRA1.block_12_1.out0 CGRA1.block_12_2.in3
edge CGRA1.block_12_1.rf_out CGRA1.block_10_1.in0
edge CGRA1.block_12_2.out0 CGRA1.block_11_0.in2
edge CGRA1.block_12_2.out0 CGRA1.block_9_2.in2
edge CGRA1.block_12_2.out0 CGRA1.block_12_1.in1
edge CGRA1.block_12_2.out0 CGRA1.block_12_3.in3
edge CGRA1.block_12_2.rf_out CGRA1.block_10_2.in0
edge CGRA1.block_12_3.out0 CGRA1.block_11_0.in3
edge CGRA1.block_12_3.out0 CGRA1.block_9_3.in2
edge CGRA1.block_12_3.out0 CGRA1.block_12_2.in1
edge CGRA1.block_12_3.rf_out CGRA1.block_10_3.in0
edge CGRA1.block_0_0.in3 CGRA1.block_0_0.rf.in3
edge CGRA1.block_0_0.in2 CGRA1.block_0_0.rf.in2
edge CGRA1.block_0_0.in0 CGRA1.block_0_0.rf.in0
edge CGRA1.block_0_0.in1 CGRA1.block_0_0.rf.in1
edge CGRA1.block_0_0.rf.out0 CGRA1.block_0_0.out0
edge CGRA1.block_0_0.rf.out1 CGRA1.block_0_0.out1
edge CGRA1.block_0_0.rf.out2 CGRA1.block_0_0.out2
edge CGRA1.block_0_0.rf.out3 CGRA1.block_0_0.out3
edge CGRA1.block_0_0.rf.out4 CGRA1.block_0_0.out4
edge CGRA1.block_0_0.rf.out5 CGRA1.block_0_0.out5
edge CGRA1.block_0_0.rf.out6 CGRA1.block_0_0.out6
edge CGRA1.block_0_0.rf.out7 CGRA1.block_0_0.out7
edge CGRA1.block_10_0.in0 CGRA1.block_10_0.rf.in0
edge CGRA1.block_10_0.rf.out0 CGRA1.block_10_0.out0
edge CGRA1.block_10_0.rf.out1 CGRA1.block_10_0.out1
edge CGRA1.block_10_1.in0 CGRA1.block_10_1.rf.in0
edge CGRA1.block_10_1.rf.out0 CGRA1.block_10_1.out0
edge CGRA1.block_10_1.rf.out1 CGRA1.block_10_1.out1
edge CGRA1.block_10_2.in0 CGRA1.block_10_2.rf.in0
edge CGRA1.block_10_2.rf.out0 CGRA1.block_10_2.out0
edge CGRA1.block_10_2.rf.out1 CGRA1.block_10_2.out1
edge CGRA1.block_10_3.in0 CGRA1.block_10_3.rf.in0
edge CGRA1.block_10_3.rf.out0 CGRA1.block_10_3.out0
edge CGRA1.block_10_3.rf.out1 CGRA1.block_10_3.out1
edge CGRA1.block_11_0.in0 CGRA1.block_11_0.mem_port.in0
edge CGRA1.block_11_0.in1 CGRA1.block_11_0.mem_port.in1
edge CGRA1.block_11_0.in2 CGRA1.block_11_0.mem_port.in2
edge CGRA1.block_11_0.in3 CGRA1.block_11_0.mem_port.in3
edge CGRA1.block_11_0.mem_port.out0 CGRA1.block_11_0.out0
edge CGRA1.block_11_0.mem_port.in0 CGRA1.block_11_0.mem_port.mux_data.in0
edge CGRA1.block_11_0.mem_port.in0 CGRA1.block_11_0.mem_port.mux_addr.in0
edge CGRA1.block_11_0.mem_port.in1 CGRA1.block_11_0.mem_port.mux_data.in1
edge CGRA1.block_11_0.mem_port.in1 CGRA1.block_11_0.mem_port.mux_addr.in1
edge CGRA1.block_11_0.mem_port.in2 CGRA1.block_11_0.mem_port.mux_data.in2
edge CGRA1.block_11_0.mem_port.in2 CGRA1.block_11_0.mem_port.mux_addr.in2
edge CGRA1.block_11_0.mem_port.in3 CGRA1.block_11_0.mem_port.mux_data.in3
edge CGRA1.block_11_0.mem_port.in3 CGRA1.block_11_0.mem_port.mux_addr.in3
edge CGRA1.block_11_0.mem_port.mem_unit.out0 CGRA1.block_11_0.mem_port.out0
edge CGRA1.block_11_0.mem_port.mux_addr.out0 CGRA1.block_11_0.mem_port.mem_unit.in1
edge CGRA1.block_11_0.mem_port.mux_data.out0 CGRA1.block_11_0.mem_port.mem_unit.in0
edge CGRA1.block_12_0.in0 CGRA1.block_12_0.CGAAdresPE_mux0.in0
edge CGRA1.block_12_0.in0 CGRA1.block_12_0.CGAAdresPE_mux1.in0
edge CGRA1.block_12_0.in0 CGRA1.block_12_0.CGAAdresPE_mux2.in0
edge CGRA1.block_12_0.in1 CGRA1.block_12_0.CGAAdresPE_mux0.in1
edge CGRA1.block_12_0.in1 CGRA1.block_12_0.CGAAdresPE_mux1.in1
edge CGRA1.block_12_0.in1 CGRA1.block_12_0.CGAAdresPE_mux2.in1
edge CGRA1.block_12_0.in2 CGRA1.block_12_0.CGAAdresPE_mux0.in2
edge CGRA1.block_12_0.in2 CGRA1.block_12_0.CGAAdresPE_mux1.in2
edge CGRA1.block_12_0.in2 CGRA1.block_12_0.CGAAdresPE_mux2.in2
edge CGRA1.block_12_0.in3 CGRA1.block_12_0.CGAAdresPE_mux0.in3
edge CGRA1.block_12_0.in3 CGRA1.block_12_0.CGAAdresPE_mux1.in3
edge CGRA1.block_12_0.in3 CGRA1.block_12_0.CGAAdresPE_mux2.in3
edge CGRA1.block_12_0.in4 CGRA1.block_12_0.CGAAdresPE_mux0.in4
edge CGRA1.block_12_0.in4 CGRA1.block_12_0.CGAAdresPE_mux1.in4
edge CGRA1.block_12_0.in4 CGRA1.block_12_0.CGAAdresPE_mux2.in4
edge CGRA1.block_12_0.in5 CGRA1.block_12_0.CGAAdresPE_mux0.in5
edge CGRA1.block_12_0.in5 CGRA1.block_12_0.CGAAdresPE_mux1.in5
edge CGRA1.block_12_0.in5 CGRA1.block_12_0.CGAAdresPE_mux2.in5
edge CGRA1.block_12_0.in6 CGRA1.block_12_0.CGAAdresPE_mux0.in6
edge CGRA1.block_12_0.in6 CGRA1.block_12_0.CGAAdresPE_mux1.in6
edge CGRA1.block_12_0.in6 CGRA1.block_12_0.CGAAdresPE_mux2.in6
edge CGRA1.block_12_0.in7 CGRA1.block_12_0.CGAAdresPE_mux0.in7
edge CGRA1.block_12_0.in7 CGRA1.block_12_0.CGAAdresPE_mux1.in7
edge CGRA1.block_12_0.in7 CGRA1.block_12_0.CGAAdresPE_mux2.in7
edge CGRA1.block_12_0.rf_in_muxa CGRA1.block_12_0.CGAAdresPE_mux0.in9
edge CGRA1.block_12_0.rf_in_muxout CGRA1.block_12_0.mux_out.in1
edge CGRA1.block_12_0.func.out0 CGRA1.block_12_0.rf_out
edge CGRA1.block_12_0.mux_out.out0 CGRA1.block_12_0.out0
edge CGRA1.block_12_0.const.out0 CGRA1.block_12_0.CGAAdresPE_mux0.in8
edge CGRA1.block_12_0.const.out0 CGRA1.block_12_0.CGAAdresPE_mux1.in8
edge CGRA1.block_12_0.CGAAdresPE_mux0.out0 CGRA1.block_12_0.func.in0
edge CGRA1.block_12_0.CGAAdresPE_mux1.out0 CGRA1.block_12_0.func.in1
edge CGRA1.block_12_0.CGAAdresPE_mux2.out0 CGRA1.block_12_0.mux_out.in0
edge CGRA1.block_12_1.in1 CGRA1.block_12_1.CGAAdresPE_mux0.in1
edge CGRA1.block_12_1.in1 CGRA1.block_12_1.CGAAdresPE_mux1.in1
edge CGRA1.block_12_1.in1 CGRA1.block_12_1.CGAAdresPE_mux2.in1
edge CGRA1.block_12_1.in0 CGRA1.block_12_1.CGAAdresPE_mux0.in0
edge CGRA1.block_12_1.in0 CGRA1.block_12_1.CGAAdresPE_mux1.in0
edge CGRA1.block_12_1.in0 CGRA1.block_12_1.CGAAdresPE_mux2.in0
edge CGRA1.block_12_1.in2 CGRA1.block_12_1.CGAAdresPE_mux0.in2
edge CGRA1.block_12_1.in2 CGRA1.block_12_1.CGAAdresPE_mux1.in2
edge CGRA1.block_12_1.in2 CGRA1.block_12_1.CGAAdresPE_mux2.in2
edge CGRA1.block_12_1.in3 CGRA1.block_12_1.CGAAdresPE_mux0.in3
edge CGRA1.block_12_1.in3 CGRA1.block_12_1.CGAAdresPE_mux1.in3
edge CGRA1.block_12_1.in3 CGRA1.block_12_1.CGAAdresPE_mux2.in3
edge CGRA1.block_12_1.in4 CGRA1.block_12_1.CGAAdresPE_mux0.in4
edge CGRA1.block_12_1.in4 CGRA1.block_12_1.CGAAdresPE_mux1.in4
edge CGRA1.block_12_1.in4 CGRA1.block_12_1.CGAAdresPE_mux2.in4
edge CGRA1.block_12_1.in5 CGRA1.block_12_1.CGAAdresPE_mux0.in5
edge CGRA1.block_12_1.in5 CGRA1.block_12_1.CGAAdresPE_mux1.in5
edge CGRA1.block_12_1.in5 CGRA1.block_12_1.CGAAdresPE_mux2.in5
edge CGRA1.block_12_1.in6 CGRA1.block_12_1.CGAAdresPE_mux0.in6
edge CGRA1.block_12_1.in6 CGRA1.block_12_1.CGAAdresPE_mux1.in6
edge CGRA1.block_12_1.in6 CGRA1.block_12_1.CGAAdresPE_mux2.in6
edge CGRA1.block_12_1.in7 CGRA1.block_12_1.CGAAdresPE_mux0.in7
edge CGRA1.block_12_1.in7 CGRA1.block_12_1.CGAAdresPE_mux1.in7
edge CGRA1.block_12_1.in7 CGRA1.block_12_1.CGAAdresPE_mux2.in7
edge CGRA1.block_12_1.rf_in_muxa CGRA1.block_12_1.CGAAdresPE_mux0.in9
edge CGRA1.block_12_1.rf_in_muxout CGRA1.block_12_1.mux_out.in1
edge CGRA1.block_12_1.func.out0 CGRA1.block_12_1.rf_out
edge CGRA1.block_12_1.mux_out.out0 CGRA1.block_12_1.out0
edge CGRA1.block_12_1.const.out0 CGRA1.block_12_1.CGAAdresPE_mux0.in8
edge CGRA1.block_12_1.const.out0 CGRA1.block_12_1.CGAAdresPE_mux1.in8
edge CGRA1.block_12_1.CGAAdresPE_mux0.out0 CGRA1.block_12_1.func.in0
edge CGRA1.block_12_1.CGAAdresPE_mux1.out0 CGRA1.block_12_1.func.in1
edge CGRA1.block_12_1.CGAAdresPE_mux2.out0 CGRA1.block_12_1.mux_out.in0
edge CGRA1.block_12_2.in1 CGRA1.block_12_2.CGAAdresPE_mux0.in1
edge CGRA1.block_12_2.in1 CGRA1.block_12_2.CGAAdresPE_mux1.in1
edge CGRA1.block_12_2.in1 CGRA1.block_12_2.CGAAdresPE_mux2.in1
edge CGRA1.block_12_2.in0 CGRA1.block_12_2.CGAAdresPE_mux0.in0
edge CGRA1.block_12_2.in0 CGRA1.block_12_2.CGAAdresPE_mux1.in0
edge CGRA1.block_12_2.in0 CGRA1.block_12_2.CGAAdresPE_mux2.in0
edge CGRA1.block_12_2.in2 CGRA1.block_12_2.CGAAdresPE_mux0.in2
edge CGRA1.block_12_2.in2 CGRA1.block_12_2.CGAAdresPE_mux1.in2
edge CGRA1.block_12_2.in2 CGRA1.block_12_2.CGAAdresPE_mux2.in2
edge CGRA1.block_12_2.in3 CGRA1.block_12_2.CGAAdresPE_mux0.in3
edge CGRA1.block_12_2.in3 CGRA1.block_12_2.CGAAdresPE_mux1.in3
edge CGRA1.block_12_2.in3 CGRA1.block_12_2.CGAAdresPE_mux2.in3
edge CGRA1.block_12_2.in4 CGRA1.block_12_2.CGAAdresPE_mux0.in4
edge CGRA1.block_12_2.in4 CGRA1.block_12_2.CGAAdresPE_mux1.in4
edge CGRA1.block_12_2.in4 CGRA1.block_12_2.CGAAdresPE_mux2.in4
edge CGRA1.block_12_2.in5 CGRA1.block_12_2.CGAAdresPE_mux0.in5
edge CGRA1.block_12_2.in5 CGRA1.block_12_2.CGAAdresPE_mux1.in5
edge CGRA1.block_12_2.in5 CGRA1.block_12_2.CGAAdresPE_mux2.in5
edge CGRA1.block_12_2.in6 CGRA1.block_12_2.CGAAdresPE_mux0.in6
edge CGRA1.block_12_2.in6 CGRA1.block_12_2.CGAAdresPE_mux1.in6
edge CGRA1.block_12_2.in6 CGRA1.block_12_2.CGAAdresPE_mux2.in6
edge CGRA1.block_12_2.in7 CGRA1.block_12_2.CGAAdresPE_mux0.in7
edge CGRA1.block_12_2.in7 CGRA1.block_12_2.CGAAdresPE_mux1.in7
edge CGRA1.block_12_2.in7 CGRA1.block_12_2.CGAAdresPE_mux2.in7
edge CGRA1.block_12_2.rf_in_muxa CGRA1.block_12_2.CGAAdresPE_mux0.in9
edge CGRA1.block_12_2.rf_in_muxout CGRA1.block_12_2.mux_out.in1
edge CGRA1.block_12_2.func.out0 CGRA1.block_12_2.rf_out
edge CGRA1.block_12_2.mux_out.out0 CGRA1.block_12_2.out0
edge CGRA1.block_12_2.const.out0 CGRA1.block_12_2.CGAAdresPE_mux0.in8
edge CGRA1.block_12_2.const.out0 CGRA1.block_12_2.CGAAdresPE_mux1.in8
edge CGRA1.block_12_2.CGAAdresPE_mux0.out0 CGRA1.block_12_2.func.in0
edge CGRA1.block_12_2.CGAAdresPE_mux1.out0 CGRA1.block_12_2.func.in1
edge CGRA1.block_12_2.CGAAdresPE_mux2.out0 CGRA1.block_12_2.mux_out.in0
edge CGRA1.block_12_3.in0 CGRA1.block_12_3.CGAAdresPE_mux0.in0
edge CGRA1.block_12_3.in0 CGRA1.block_12_3.CGAAdresPE_mux1.in0
edge CGRA1.block_12_3.in0 CGRA1.block_12_3.CGAAdresPE_mux2.in0
edge CGRA1.block_12_3.in1 CGRA1.block_12_3.CGAAdresPE_mux0.in1
edge CGRA1.block_12_3.in1 CGRA1.block_12_3.CGAAdresPE_mux1.in1
edge CGRA1.block_12_3.in1 CGRA1.block_12_3.CGAAdresPE_mux2.in1
edge CGRA1.block_12_3.in2 CGRA1.block_12_3.CGAAdresPE_mux0.in2
edge CGRA1.block_12_3.in2 CGRA1.block_12_3.CGAAdresPE_mux1.in2
edge CGRA1.block_12_3.in2 CGRA1.block_12_3.CGAAdresPE_mux2.in2
edge CGRA1.block_12_3.in3 CGRA1.block_12_3.CGAAdresPE_mux0.in3
edge CGRA1.block_12_3.in3 CGRA1.block_12_3.CGAAdresPE_mux1.in3
edge CGRA1.block_12_3.in3 CGRA1.block_12_3.CGAAdresPE_mux2.in3
edge CGRA1.block_12_3.in4 CGRA1.block_12_3.CGAAdresPE_mux0.in4
edge CGRA1.block_12_3.in4 CGRA1.block_12_3.CGAAdresPE_mux1.in4
edge CGRA1.block_12_3.in4 CGRA1.block_12_3.CGAAdresPE_mux2.in4
edge CGRA1.block_12_3.in5 CGRA1.block_12_3.CGAAdresPE_mux0.in5
edge CGRA1.block_12_3.in5 CGRA1.block_12_3.CGAAdresPE_mux1.in5
edge CGRA1.block_12_3.in5 CGRA1.block_12_3.CGAAdresPE_mux2.in5
edge CGRA1.block_12_3.in6 CGRA1.block_12_3.CGAAdresPE_mux0.in6
edge CGRA1.block_12_3.in6 CGRA1.block_12_3.CGAAdresPE_mux1.in6
edge CGRA1.block_12_3.in6 CGRA1.block_12_3.CGAAdresPE_mux2.in6
edge CGRA1.block_12_3.in7 CGRA1.block_12_3.CGAAdresPE_mux0.in7
edge CGRA1.block_12_3.in7 CGRA1.block_12_3.CGAAdresPE_mux1.in7
edge CGRA1.block_12_3.in7 CGRA1.block_12_3.CGAAdresPE_mux2.in7
edge CGRA1.block_12_3.rf_in_muxa CGRA1.block_12_3.CGAAdresPE_mux0.in9
edge CGRA1.block_12_3.rf_in_muxout CGRA1.block_12_3.mux_out.in1
edge CGRA1.block_12_3.func.out0 CGRA1.block_12_3.rf_out
edge CGRA1.block_12_3.mux_out.out0 CGRA1.block_12_3.out0
edge CGRA1.block_12_3.const.out0 CGRA1.block_12_3.CGAAdresPE_mux0.in8
edge CGRA1.block_12_3.const.out0 CGRA1.block_12_3.CGAAdresPE_mux1.in8
edge CGRA1.block_12_3.CGAAdresPE_mux0.out0 CGRA1.block_12_3.func.in0
edge CGRA1.block_12_3.CGAAdresPE_mux1.out0 CGRA1.block_12_3.func.in1
edge CGRA1.block_12_3.CGAAdresPE_mux2.out0 CGRA1.block_12_3.mux_out.in0
edge CGRA1.block_1_0.io.out0 CGRA1.block_1_0.out0
edge CGRA1.block_1_0.io.bidir CGRA1.block_1_0.bidir
edge CGRA1.block_1_0.in0 CGRA1.block_1_0.io.in0
edge CGRA1.block_1_0.io.in0 CGRA1.block_1_0.io.reg_in.in0
edge CGRA1.block_1_0.io.bidir CGRA1.block_1_0.io.reg_out.in0
edge CGRA1.block_1_0.io.reg_in.out0 CGRA1.block_1_0.io.OE.in0
edge CGRA1.block_1_0.io.reg_out.out0 CGRA1.block_1_0.io.out0
edge CGRA1.block_1_0.io.OE.out0 CGRA1.block_1_0.io.bidir
edge CGRA1.block_1_1.in0 CGRA1.block_1_1.io.in0
edge CGRA1.block_1_1.io.out0 CGRA1.block_1_1.out0
edge CGRA1.block_1_1.io.bidir CGRA1.block_1_1.bidir
edge CGRA1.block_1_1.io.in0 CGRA1.block_1_1.io.reg_in.in0
edge CGRA1.block_1_1.io.bidir CGRA1.block_1_1.io.reg_out.in0
edge CGRA1.block_1_1.io.reg_in.out0 CGRA1.block_1_1.io.OE.in0
edge CGRA1.block_1_1.io.reg_out.out0 CGRA1.block_1_1.io.out0
edge CGRA1.block_1_1.io.OE.out0 CGRA1.block_1_1.io.bidir
edge CGRA1.block_1_2.in0 CGRA1.block_1_2.io.in0
edge CGRA1.block_1_2.io.out0 CGRA1.block_1_2.out0
edge CGRA1.block_1_2.io.bidir CGRA1.block_1_2.bidir
edge CGRA1.block_1_2.io.in0 CGRA1.block_1_2.io.reg_in.in0
edge CGRA1.block_1_2.io.bidir CGRA1.block_1_2.io.reg_out.in0
edge CGRA1.block_1_2.io.reg_in.out0 CGRA1.block_1_2.io.OE.in0
edge CGRA1.block_1_2.io.reg_out.out0 CGRA1.block_1_2.io.out0
edge CGRA1.block_1_2.io.OE.out0 CGRA1.block_1_2.io.bidir
edge CGRA1.block_1_3.in0 CGRA1.block_1_3.io.in0
edge CGRA1.block_1_3.io.out0 CGRA1.block_1_3.out0
edge CGRA1.block_1_3.io.bidir CGRA1.block_1_3.bidir
edge CGRA1.block_1_3.io.in0 CGRA1.block_1_3.io.reg_in.in0
edge CGRA1.block_1_3.io.bidir CGRA1.block_1_3.io.reg_out.in0
edge CGRA1.block_1_3.io.reg_in.out0 CGRA1.block_1_3.io.OE.in0
edge CGRA1.block_1_3.io.reg_out.out0 CGRA1.block_1_3.io.out0
edge CGRA1.block_1_3.io.OE.out0 CGRA1.block_1_3.io.bidir
edge CGRA1.block_2_0.in0 CGRA1.block_2_0.mem_port.in0
edge CGRA1.block_2_0.in1 CGRA1.block_2_0.mem_port.in1
edge CGRA1.block_2_0.in2 CGRA1.block_2_0.mem_port.in2
edge CGRA1.block_2_0.in3 CGRA1.block_2_0.mem_port.in3
edge CGRA1.block_2_0.mem_port.out0 CGRA1.block_2_0.out0
edge CGRA1.block_2_0.mem_port.in0 CGRA1.block_2_0.mem_port.mux_data.in0
edge CGRA1.block_2_0.mem_port.in0 CGRA1.block_2_0.mem_port.mux_addr.in0
edge CGRA1.block_2_0.mem_port.in1 CGRA1.block_2_0.mem_port.mux_data.in1
edge CGRA1.block_2_0.mem_port.in1 CGRA1.block_2_0.mem_port.mux_addr.in1
edge CGRA1.block_2_0.mem_port.in2 CGRA1.block_2_0.mem_port.mux_data.in2
edge CGRA1.block_2_0.mem_port.in2 CGRA1.block_2_0.mem_port.mux_addr.in2
edge CGRA1.block_2_0.mem_port.in3 CGRA1.block_2_0.mem_port.mux_data.in3
edge CGRA1.block_2_0.mem_port.in3 CGRA1.block_2_0.mem_port.mux_addr.in3
edge CGRA1.block_2_0.mem_port.mem_unit.out0 CGRA1.block_2_0.mem_port.out0
edge CGRA1.block_2_0.mem_port.mux_addr.out0 CGRA1.block_2_0.mem_port.mem_unit.in1
edge CGRA1.block_2_0.mem_port.mux_data.out0 CGRA1.block_2_0.mem_port.mem_unit.in0
edge CGRA1.block_3_0.in1 CGRA1.block_3_0.VLIWAdresPE_mux0.in1
edge CGRA1.block_3_0.in1 CGRA1.block_3_0.VLIWAdresPE_mux1.in1
edge CGRA1.block_3_0.in1 CGRA1.block_3_0.VLIWAdresPE_mux2.in1
edge CGRA1.block_3_0.in0 CGRA1.block_3_0.VLIWAdresPE_mux0.in0
edge CGRA1.block_3_0.in0 CGRA1.block_3_0.VLIWAdresPE_mux1.in0
edge CGRA1.block_3_0.in0 CGRA1.block_3_0.VLIWAdresPE_mux2.in0
edge CGRA1.block_3_0.in2 CGRA1.block_3_0.VLIWAdresPE_mux0.in2
edge CGRA1.block_3_0.in2 CGRA1.block_3_0.VLIWAdresPE_mux1.in2
edge CGRA1.block_3_0.in2 CGRA1.block_3_0.VLIWAdresPE_mux2.in2
edge CGRA1.block_3_0.in3 CGRA1.block_3_0.VLIWAdresPE_mux0.in3
edge CGRA1.block_3_0.in3 CGRA1.block_3_0.VLIWAdresPE_mux1.in3
edge CGRA1.block_3_0.in3 CGRA1.block_3_0.VLIWAdresPE_mux2.in3
edge CGRA1.block_3_0.in4 CGRA1.block_3_0.VLIWAdresPE_mux0.in4
edge CGRA1.block_3_0.in4 CGRA1.block_3_0.VLIWAdresPE_mux1.in4
edge CGRA1.block_3_0.in4 CGRA1.block_3_0.VLIWAdresPE_mux2.in4
edge CGRA1.block_3_0.in5 CGRA1.block_3_0.VLIWAdresPE_mux0.in5
edge CGRA1.block_3_0.in5 CGRA1.block_3_0.VLIWAdresPE_mux1.in5
edge CGRA1.block_3_0.in5 CGRA1.block_3_0.VLIWAdresPE_mux2.in5
edge CGRA1.block_3_0.in6 CGRA1.block_3_0.VLIWAdresPE_mux0.in6
edge CGRA1.block_3_0.in6 CGRA1.block_3_0.VLIWAdresPE_mux1.in6
edge CGRA1.block_3_0.in6 CGRA1.block_3_0.VLIWAdresPE_mux2.in6
edge CGRA1.block_3_0.in7 CGRA1.block_3_0.VLIWAdresPE_mux0.in7
edge CGRA1.block_3_0.in7 CGRA1.block_3_0.VLIWAdresPE_mux1.in7
edge CGRA1.block_3_0.in7 CGRA1.block_3_0.VLIWAdresPE_mux2.in7
edge CGRA1.block_3_0.rf_in_muxa CGRA1.block_3_0.VLIWAdresPE_mux0.in9
edge CGRA1.block_3_0.rf_in_muxout CGRA1.block_3_0.mux_out.in1
edge CGRA1.block_3_0.func.out0 CGRA1.block_3_0.rf_out
edge CGRA1.block_3_0.mux_out.out0 CGRA1.block_3_0.out0
edge CGRA1.block_3_0.const.out0 CGRA1.block_3_0.VLIWAdresPE_mux0.in8
edge CGRA1.block_3_0.const.out0 CGRA1.block_3_0.VLIWAdresPE_mux1.in8
edge CGRA1.block_3_0.VLIWAdresPE_mux0.out0 CGRA1.block_3_0.func.in0
edge CGRA1.block_3_0.VLIWAdresPE_mux1.out0 CGRA1.block_3_0.func.in1
edge CGRA1.block_3_0.VLIWAdresPE_mux2.out0 CGRA1.block_3_0.mux_out.in0
edge CGRA1.block_3_1.in0 CGRA1.block_3_1.VLIWAdresPE_mux0.in0
edge CGRA1.block_3_1.in0 CGRA1.block_3_1.VLIWAdresPE_mux1.in0
edge CGRA1.block_3_1.in0 CGRA1.block_3_1.VLIWAdresPE_mux2.in0
edge CGRA1.block_3_1.in1 CGRA1.block_3_1.VLIWAdresPE_mux0.in1
edge CGRA1.block_3_1.in1 CGRA1.block_3_1.VLIWAdresPE_mux1.in1
edge CGRA1.block_3_1.in1 CGRA1.block_3_1.VLIWAdresPE_mux2.in1
edge CGRA1.block_3_1.in2 CGRA1.block_3_1.VLIWAdresPE_mux0.in2
edge CGRA1.block_3_1.in2 CGRA1.block_3_1.VLIWAdresPE_mux1.in2
edge CGRA1.block_3_1.in2 CGRA1.block_3_1.VLIWAdresPE_mux2.in2
edge CGRA1.block_3_1.in3 CGRA1.block_3_1.VLIWAdresPE_mux0.in3
edge CGRA1.block_3_1.in3 CGRA1.block_3_1.VLIWAdresPE_mux1.in3
edge CGRA1.block_3_1.in3 CGRA1.block_3_1.VLIWAdresPE_mux2.in3
edge CGRA1.block_3_1.in4 CGRA1.block_3_1.VLIWAdresPE_mux0.in4
edge CGRA1.block_3_1.in4 CGRA1.block_3_1.VLIWAdresPE_mux1.in4
edge CGRA1.block_3_1.in4 CGRA1.block_3_1.VLIWAdresPE_mux2.in4
edge CGRA1.block_3_1.in5 CGRA1.block_3_1.VLIWAdresPE_mux0.in5
edge CGRA1.block_3_1.in5 CGRA1.block_3_1.VLIWAdresPE_mux1.in5
edge CGRA1.block_3_1.in5 CGRA1.block_3_1.VLIWAdresPE_mux2.in5
edge CGRA1.block_3_1.in6 CGRA1.block_3_1.VLIWAdresPE_mux0.in6
edge CGRA1.block_3_1.in6 CGRA1.block_3_1.VLIWAdresPE_mux1.in6
edge CGRA1.block_3_1.in6 CGRA1.block_3_1.VLIWAdresPE_mux2.in6
edge CGRA1.block_3_1.in7 CGRA1.block_3_1.VLIWAdresPE_mux0.in7
edge CGRA1.block_3_1.in7 CGRA1.block_3_1.VLIWAdresPE_mux1.in7
edge CGRA1.block_3_1.in7 CGRA1.block_3_1.VLIWAdresPE_mux2.in7
edge CGRA1.block_3_1.rf_in_muxa CGRA1.block_3_1.VLIWAdresPE_mux0.in9
edge CGRA1.block_3_1.rf_in_muxout CGRA1.block_3_1.mux_out.in1
edge CGRA1.block_3_1.func.out0 CGRA1.block_3_1.rf_out
edge CGRA1.block_3_1.mux_out.out0 CGRA1.block_3_1.out0
edge CGRA1.block_3_1.const.out0 CGRA1.block_3_1.VLIWAdresPE_mux0.in8
edge CGRA1.block_3_1.const.out0 CGRA1.block_3_1.VLIWAdresPE_mux1.in8
edge CGRA1.block_3_1.VLIWAdresPE_mux0.out0 CGRA1.block_3_1.func.in0
edge CGRA1.block_3_1.VLIWAdresPE_mux1.out0 CGRA1.block_3_1.func.in1
edge CGRA1.block_3_1.VLIWAdresPE_mux2.out0 CGRA1.block_3_1.mux_out.in0
edge CGRA1.block_3_2.in0 CGRA1.block_3_2.VLIWAdresPE_mux0.in0
edge CGRA1.block_3_2.in0 CGRA1.block_3_2.VLIWAdresPE_mux1.in0
edge CGRA1.block_3_2.in0 CGRA1.block_3_2.VLIWAdresPE_mux2.in0
edge CGRA1.block_3_2.in1 CGRA1.block_3_2.VLIWAdresPE_mux0.in1
edge CGRA1.block_3_2.in1 CGRA1.block_3_2.VLIWAdresPE_mux1.in1
edge CGRA1.block_3_2.in1 CGRA1.block_3_2.VLIWAdresPE_mux2.in1
edge CGRA1.block_3_2.in2 CGRA1.block_3_2.VLIWAdresPE_mux0.in2
edge CGRA1.block_3_2.in2 CGRA1.block_3_2.VLIWAdresPE_mux1.in2
edge CGRA1.block_3_2.in2 CGRA1.block_3_2.VLIWAdresPE_mux2.in2
edge CGRA1.block_3_2.in3 CGRA1.block_3_2.VLIWAdresPE_mux0.in3
edge CGRA1.block_3_2.in3 CGRA1.block_3_2.VLIWAdresPE_mux1.in3
edge CGRA1.block_3_2.in3 CGRA1.block_3_2.VLIWAdresPE_mux2.in3
edge CGRA1.block_3_2.in4 CGRA1.block_3_2.VLIWAdresPE_mux0.in4
edge CGRA1.block_3_2.in4 CGRA1.block_3_2.VLIWAdresPE_mux1.in4
edge CGRA1.block_3_2.in4 CGRA1.block_3_2.VLIWAdresPE_mux2.in4
edge CGRA1.block_3_2.in5 CGRA1.block_3_2.VLIWAdresPE_mux0.in5
edge CGRA1.block_3_2.in5 CGRA1.block_3_2.VLIWAdresPE_mux1.in5
edge CGRA1.block_3_2.in5 CGRA1.block_3_2.VLIWAdresPE_mux2.in5
edge CGRA1.block_3_2.in6 CGRA1.block_3_2.VLIWAdresPE_mux0.in6
edge CGRA1.block_3_2.in6 CGRA1.block_3_2.VLIWAdresPE_mux1.in6
edge CGRA1.block_3_2.in6 CGRA1.block_3_2.VLIWAdresPE_mux2.in6
edge CGRA1.block_3_2.in7 CGRA1.block_3_2.VLIWAdresPE_mux0.in7
edge CGRA1.block_3_2.in7 CGRA1.block_3_2.VLIWAdresPE_mux1.in7
edge CGRA1.block_3_2.in7 CGRA1.block_3_2.VLIWAdresPE_mux2.in7
edge CGRA1.block_3_2.rf_in_muxa CGRA1.block_3_2.VLIWAdresPE_mux0.in9
edge CGRA1.block_3_2.rf_in_muxout CGRA1.block_3_2.mux_out.in1
edge CGRA1.block_3_2.func.out0 CGRA1.block_3_2.rf_out
edge CGRA1.block_3_2.mux_out.out0 CGRA1.block_3_2.out0
edge CGRA1.block_3_2.const.out0 CGRA1.block_3_2.VLIWAdresPE_mux0.in8
edge CGRA1.block_3_2.const.out0 CGRA1.block_3_2.VLIWAdresPE_mux1.in8
edge CGRA1.block_3_2.VLIWAdresPE_mux0.out0 CGRA1.block_3_2.func.in0
edge CGRA1.block_3_2.VLIWAdresPE_mux1.out0 CGRA1.block_3_2.func.in1
edge CGRA1.block_3_2.VLIWAdresPE_mux2.out0 CGRA1.block_3_2.mux_out.in0
edge CGRA1.block_3_3.in0 CGRA1.block_3_3.VLIWAdresPE_mux0.in0
edge CGRA1.block_3_3.in0 CGRA1.block_3_3.VLIWAdresPE_mux1.in0
edge CGRA1.block_3_3.in0 CGRA1.block_3_3.VLIWAdresPE_mux2.in0
edge CGRA1.block_3_3.in1 CGRA1.block_3_3.VLIWAdresPE_mux0.in1
edge CGRA1.block_3_3.in1 CGRA1.block_3_3.VLIWAdresPE_mux1.in1
edge CGRA1.block_3_3.in1 CGRA1.block_3_3.VLIWAdresPE_mux2.in1
edge CGRA1.block_3_3.in2 CGRA1.block_3_3.VLIWAdresPE_mux0.in2
edge CGRA1.block_3_3.in2 CGRA1.block_3_3.VLIWAdresPE_mux1.in2
edge CGRA1.block_3_3.in2 CGRA1.block_3_3.VLIWAdresPE_mux2.in2
edge CGRA1.block_3_3.in3 CGRA1.block_3_3.VLIWAdresPE_mux0.in3
edge CGRA1.block_3_3.in3 CGRA1.block_3_3.VLIWAdresPE_mux1.in3
edge CGRA1.block_3_3.in3 CGRA1.block_3_3.VLIWAdresPE_mux2.in3
edge CGRA1.block_3_3.in4 CGRA1.block_3_3.VLIWAdresPE_mux0.in4
edge CGRA1.block_3_3.in4 CGRA1.block_3_3.VLIWAdresPE_mux1.in4
edge CGRA1.block_3_3.in4 CGRA1.block_3_3.VLIWAdresPE_mux2.in4
edge CGRA1.block_3_3.in5 CGRA1.block_3_3.VLIWAdresPE_mux0.in5
edge CGRA1.block_3_3.in5 CGRA1.block_3_3.VLIWAdresPE_mux1.in5
edge CGRA1.block_3_3.in5 CGRA1.block_3_3.VLIWAdresPE_mux2.in5
edge CGRA1.block_3_3.in6 CGRA1.block_3_3.VLIWAdresPE_mux0.in6
edge CGRA1.block_3_3.in6 CGRA1.block_3_3.VLIWAdresPE_mux1.in6
edge CGRA1.block_3_3.in6 CGRA1.block_3_3.VLIWAdresPE_mux2.in6
edge CGRA1.block_3_3.in7 CGRA1.block_3_3.VLIWAdresPE_mux0.in7
edge CGRA1.block_3_3.in7 CGRA1.block_3_3.VLIWAdresPE_mux1.in7
edge CGRA1.block_3_3.in7 CGRA1.block_3_3.VLIWAdresPE_mux2.in7
edge CGRA1.block_3_3.rf_in_muxa CGRA1.block_3_3.VLIWAdresPE_mux0.in9
edge CGRA1.block_3_3.rf_in_muxout CGRA1.block_3_3.mux_out.in1
edge CGRA1.block_3_3.func.out0 CGRA1.block_3_3.rf_out
edge CGRA1.block_3_3.mux_out.out0 CGRA1.block_3_3.out0
edge CGRA1.block_3_3.const.out0 CGRA1.block_3_3.VLIWAdresPE_mux0.in8
edge CGRA1.block_3_3.const.out0 CGRA1.block_3_3.VLIWAdresPE_mux1.in8
edge CGRA1.block_3_3.VLIWAdresPE_mux0.out0 CGRA1.block_3_3.func.in0
edge CGRA1.block_3_3.VLIWAdresPE_mux1.out0 CGRA1.block_3_3.func.in1
edge CGRA1.block_3_3.VLIWAdresPE_mux2.out0 CGRA1.block_3_3.mux_out.in0
edge CGRA1.block_4_0.in0 CGRA1.block_4_0.rf.in0
edge CGRA1.block_4_0.rf.out0 CGRA1.block_4_0.out0
edge CGRA1.block_4_0.rf.out1 CGRA1.block_4_0.out1
edge CGRA1.block_4_1.in0 CGRA1.block_4_1.rf.in0
edge CGRA1.block_4_1.rf.out0 CGRA1.block_4_1.out0
edge CGRA1.block_4_1.rf.out1 CGRA1.block_4_1.out1
edge CGRA1.block_4_2.in0 CGRA1.block_4_2.rf.in0
edge CGRA1.block_4_2.rf.out0 CGRA1.block_4_2.out0
edge CGRA1.block_4_2.rf.out1 CGRA1.block_4_2.out1
edge CGRA1.block_4_3.in0 CGRA1.block_4_3.rf.in0
edge CGRA1.block_4_3.rf.out0 CGRA1.block_4_3.out0
edge CGRA1.block_4_3.rf.out1 CGRA1.block_4_3.out1
edge CGRA1.block_5_0.in0 CGRA1.block_5_0.mem_port.in0
edge CGRA1.block_5_0.in1 CGRA1.block_5_0.mem_port.in1
edge CGRA1.block_5_0.in2 CGRA1.block_5_0.mem_port.in2
edge CGRA1.block_5_0.in3 CGRA1.block_5_0.mem_port.in3
edge CGRA1.block_5_0.mem_port.out0 CGRA1.block_5_0.out0
edge CGRA1.block_5_0.mem_port.in0 CGRA1.block_5_0.mem_port.mux_data.in0
edge CGRA1.block_5_0.mem_port.in0 CGRA1.block_5_0.mem_port.mux_addr.in0
edge CGRA1.block_5_0.mem_port.in1 CGRA1.block_5_0.mem_port.mux_data.in1
edge CGRA1.block_5_0.mem_port.in1 CGRA1.block_5_0.mem_port.mux_addr.in1
edge CGRA1.block_5_0.mem_port.in2 CGRA1.block_5_0.mem_port.mux_data.in2
edge CGRA1.block_5_0.mem_port.in2 CGRA1.block_5_0.mem_port.mux_addr.in2
edge CGRA1.block_5_0.mem_port.in3 CGRA1.block_5_0.mem_port.mux_data.in3
edge CGRA1.block_5_0.mem_port.in3 CGRA1.block_5_0.mem_port.mux_addr.in3
edge CGRA1.block_5_0.mem_port.mem_unit.out0 CGRA1.block_5_0.mem_port.out0
edge CGRA1.block_5_0.mem_port.mux_addr.out0 CGRA1.block_5_0.mem_port.mem_unit.in1
edge CGRA1.block_5_0.mem_port.mux_data.out0 CGRA1.block_5_0.mem_port.mem_unit.in0
edge CGRA1.block_6_0.in0 CGRA1.block_6_0.CGAAdresPE_mux0.in0
edge CGRA1.block_6_0.in0 CGRA1.block_6_0.CGAAdresPE_mux1.in0
edge CGRA1.block_6_0.in0 CGRA1.block_6_0.CGAAdresPE_mux2.in0
edge CGRA1.block_6_0.in1 CGRA1.block_6_0.CGAAdresPE_mux0.in1
edge CGRA1.block_6_0.in1 CGRA1.block_6_0.CGAAdresPE_mux1.in1
edge CGRA1.block_6_0.in1 CGRA1.block_6_0.CGAAdresPE_mux2.in1
edge CGRA1.block_6_0.in2 CGRA1.block_6_0.CGAAdresPE_mux0.in2
edge CGRA1.block_6_0.in2 CGRA1.block_6_0.CGAAdresPE_mux1.in2
edge CGRA1.block_6_0.in2 CGRA1.block_6_0.CGAAdresPE_mux2.in2
edge CGRA1.block_6_0.in3 CGRA1.block_6_0.CGAAdresPE_mux0.in3
edge CGRA1.block_6_0.in3 CGRA1.block_6_0.CGAAdresPE_mux1.in3
edge CGRA1.block_6_0.in3 CGRA1.block_6_0.CGAAdresPE_mux2.in3
edge CGRA1.block_6_0.in4 CGRA1.block_6_0.CGAAdresPE_mux0.in4
edge CGRA1.block_6_0.in4 CGRA1.block_6_0.CGAAdresPE_mux1.in4
edge CGRA1.block_6_0.in4 CGRA1.block_6_0.CGAAdresPE_mux2.in4
edge CGRA1.block_6_0.in5 CGRA1.block_6_0.CGAAdresPE_mux0.in5
edge CGRA1.block_6_0.in5 CGRA1.block_6_0.CGAAdresPE_mux1.in5
edge CGRA1.block_6_0.in5 CGRA1.block_6_0.CGAAdresPE_mux2.in5
edge CGRA1.block_6_0.in6 CGRA1.block_6_0.CGAAdresPE_mux0.in6
edge CGRA1.block_6_0.in6 CGRA1.block_6_0.CGAAdresPE_mux1.in6
edge CGRA1.block_6_0.in6 CGRA1.block_6_0.CGAAdresPE_mux2.in6
edge CGRA1.block_6_0.in7 CGRA1.block_6_0.CGAAdresPE_mux0.in7
edge CGRA1.block_6_0.in7 CGRA1.block_6_0.CGAAdresPE_mux1.in7
edge CGRA1.block_6_0.in7 CGRA1.block_6_0.CGAAdresPE_mux2.in7
edge CGRA1.block_6_0.rf_in_muxa CGRA1.block_6_0.CGAAdresPE_mux0.in9
edge CGRA1.block_6_0.rf_in_muxout CGRA1.block_6_0.mux_out.in1
edge CGRA1.block_6_0.func.out0 CGRA1.block_6_0.rf_out
edge CGRA1.block_6_0.mux_out.out0 CGRA1.block_6_0.out0
edge CGRA1.block_6_0.const.out0 CGRA1.block_6_0.CGAAdresPE_mux0.in8
edge CGRA1.block_6_0.const.out0 CGRA1.block_6_0.CGAAdresPE_mux1.in8
edge CGRA1.block_6_0.CGAAdresPE_mux0.out0 CGRA1.block_6_0.func.in0
edge CGRA1.block_6_0.CGAAdresPE_mux1.out0 CGRA1.block_6_0.func.in1
edge CGRA1.block_6_0.CGAAdresPE_mux2.out0 CGRA1.block_6_0.mux_out.in0
edge CGRA1.block_6_1.in0 CGRA1.block_6_1.CGAAdresPE_mux0.in0
edge CGRA1.block_6_1.in0 CGRA1.block_6_1.CGAAdresPE_mux1.in0
edge CGRA1.block_6_1.in0 CGRA1.block_6_1.CGAAdresPE_mux2.in0
edge CGRA1.block_6_1.in1 CGRA1.block_6_1.CGAAdresPE_mux0.in1
edge CGRA1.block_6_1.in1 CGRA1.block_6_1.CGAAdresPE_mux1.in1
edge CGRA1.block_6_1.in1 CGRA1.block_6_1.CGAAdresPE_mux2.in1
edge CGRA1.block_6_1.in2 CGRA1.block_6_1.CGAAdresPE_mux0.in2
edge CGRA1.block_6_1.in2 CGRA1.block_6_1.CGAAdresPE_mux1.in2
edge CGRA1.block_6_1.in2 CGRA1.block_6_1.CGAAdresPE_mux2.in2
edge CGRA1.block_6_1.in3 CGRA1.block_6_1.CGAAdresPE_mux0.in3
edge CGRA1.block_6_1.in3 CGRA1.block_6_1.CGAAdresPE_mux1.in3
edge CGRA1.block_6_1.in3 CGRA1.block_6_1.CGAAdresPE_mux2.in3
edge CGRA1.block_6_1.in4 CGRA1.block_6_1.CGAAdresPE_mux0.in4
edge CGRA1.block_6_1.in4 CGRA1.block_6_1.CGAAdresPE_mux1.in4
edge CGRA1.block_6_1.in4 CGRA1.block_6_1.CGAAdresPE_mux2.in4
edge CGRA1.block_6_1.in5 CGRA1.block_6_1.CGAAdresPE_mux0.in5
edge CGRA1.block_6_1.in5 CGRA1.block_6_1.CGAAdresPE_mux1.in5
edge CGRA1.block_6_1.in5 CGRA1.block_6_1.CGAAdresPE_mux2.in5
edge CGRA1.block_6_1.in6 CGRA1.block_6_1.CGAAdresPE_mux0.in6
edge CGRA1.block_6_1.in6 CGRA1.block_6_1.CGAAdresPE_mux1.in6
edge CGRA1.block_6_1.in6 CGRA1.block_6_1.CGAAdresPE_mux2.in6
edge CGRA1.block_6_1.in7 CGRA1.block_6_1.CGAAdresPE_mux0.in7
edge CGRA1.block_6_1.in7 CGRA1.block_6_1.CGAAdresPE_mux1.in7
edge CGRA1.block_6_1.in7 CGRA1.block_6_1.CGAAdresPE_mux2.in7
edge CGRA1.block_6_1.rf_in_muxa CGRA1.block_6_1.CGAAdresPE_mux0.in9
edge CGRA1.block_6_1.rf_in_muxout CGRA1.block_6_1.mux_out.in1
edge CGRA1.block_6_1.func.out0 CGRA1.block_6_1.rf_out
edge CGRA1.block_6_1.mux_out.out0 CGRA1.block_6_1.out0
edge CGRA1.block_6_1.const.out0 CGRA1.block_6_1.CGAAdresPE_mux0.in8
edge CGRA1.block_6_1.const.out0 CGRA1.block_6_1.CGAAdresPE_mux1.in8
edge CGRA1.block_6_1.CGAAdresPE_mux0.out0 CGRA1.block_6_1.func.in0
edge CGRA1.block_6_1.CGAAdresPE_mux1.out0 CGRA1.block_6_1.func.in1
edge CGRA1.block_6_1.CGAAdresPE_mux2.out0 CGRA1.block_6_1.mux_out.in0
edge CGRA1.block_6_2.in0 CGRA1.block_6_2.CGAAdresPE_mux0.in0
edge CGRA1.block_6_2.in0 CGRA1.block_6_2.CGAAdresPE_mux1.in0
edge CGRA1.block_6_2.in0 CGRA1.block_6_2.CGAAdresPE_mux2.in0
edge CGRA1.block_6_2.in1 CGRA1.block_6_2.CGAAdresPE_mux0.in1
edge CGRA1.block_6_2.in1 CGRA1.block_6_2.CGAAdresPE_mux1.in1
edge CGRA1.block_6_2.in1 CGRA1.block_6_2.CGAAdresPE_mux2.in1
edge CGRA1.block_6_2.in2 CGRA1.block_6_2.CGAAdresPE_mux0.in2
edge CGRA1.block_6_2.in2 CGRA1.block_6_2.CGAAdresPE_mux1.in2
edge CGRA1.block_6_2.in2 CGRA1.block_6_2.CGAAdresPE_mux2.in2
edge CGRA1.block_6_2.in3 CGRA1.block_6_2.CGAAdresPE_mux0.in3
edge CGRA1.block_6_2.in3 CGRA1.block_6_2.CGAAdresPE_mux1.in3
edge CGRA1.block_6_2.in3 CGRA1.block_6_2.CGAAdresPE_mux2.in3
edge CGRA1.block_6_2.in4 CGRA1.block_6_2.CGAAdresPE_mux0.in4
edge CGRA1.block_6_2.in4 CGRA1.block_6_2.CGAAdresPE_mux1.in4
edge CGRA1.block_6_2.in4 CGRA1.block_6_2.CGAAdresPE_mux2.in4
edge CGRA1.block_6_2.in5 CGRA1.block_6_2.CGAAdresPE_mux0.in5
edge CGRA1.block_6_2.in5 CGRA1.block_6_2.CGAAdresPE_mux1.in5
edge CGRA1.block_6_2.in5 CGRA1.block_6_2.CGAAdresPE_mux2.in5
edge CGRA1.block_6_2.in6 CGRA1.block_6_2.CGAAdresPE_mux0.in6
edge CGRA1.block_6_2.in6 CGRA1.block_6_2.CGAAdresPE_mux1.in6
edge CGRA1.block_6_2.in6 CGRA1.block_6_2.CGAAdresPE_mux2.in6
edge CGRA1.block_6_2.in7 CGRA1.block_6_2.CGAAdresPE_mux0.in7
edge CGRA1.block_6_2.in7 CGRA1.block_6_2.CGAAdresPE_mux1.in7
edge CGRA1.block_6_2.in7 CGRA1.block_6_2.CGAAdresPE_mux2.in7
edge CGRA1.block_6_2.rf_in_muxa CGRA1.block_6_2.CGAAdresPE_mux0.in9
edge CGRA1.block_6_2.rf_in_muxout CGRA1.block_6_2.mux_out.in1
edge CGRA1.block_6_2.func.out0 CGRA1.block_6_2.rf_out
edge CGRA1.block_6_2.mux_out.out0 CGRA1.block_6_2.out0
edge CGRA1.block_6_2.const.out0 CGRA1.block_6_2.CGAAdresPE_mux0.in8
edge CGRA1.block_6_2.const.out0 CGRA1.block_6_2.CGAAdresPE_mux1.in8
edge CGRA1.block_6_2.CGAAdresPE_mux0.out0 CGRA1.block_6_2.func.in0
edge CGRA1.block_6_2.CGAAdresPE_mux1.out0 CGRA1.block_6_2.func.in1
edge CGRA1.block_6_2.CGAAdresPE_mux2.out0 CGRA1.block_6_2.mux_out.in0
edge CGRA1.block_6_3.in0 CGRA1.block_6_3.CGAAdresPE_mux0.in0
edge CGRA1.block_6_3.in0 CGRA1.block_6_3.CGAAdresPE_mux1.in0
edge CGRA1.block_6_3.in0 CGRA1.block_6_3.CGAAdresPE_mux2.in0
edge CGRA1.block_6_3.in1 CGRA1.block_6_3.CGAAdresPE_mux0.in1
edge CGRA1.block_6_3.in1 CGRA1.block_6_3.CGAAdresPE_mux1.in1
edge CGRA1.block_6_3.in1 CGRA1.block_6_3.CGAAdresPE_mux2.in1
edge CGRA1.block_6_3.in2 CGRA1.block_6_3.CGAAdresPE_mux0.in2
edge CGRA1.block_6_3.in2 CGRA1.block_6_3.CGAAdresPE_mux1.in2
edge CGRA1.block_6_3.in2 CGRA1.block_6_3.CGAAdresPE_mux2.in2
edge CGRA1.block_6_3.in3 CGRA1.block_6_3.CGAAdresPE_mux0.in3
edge CGRA1.block_6_3.in3 CGRA1.block_6_3.CGAAdresPE_mux1.in3
edge CGRA1.block_6_3.in3 CGRA1.block_6_3.CGAAdresPE_mux2.in3
edge CGRA1.block_6_3.in4 CGRA1.block_6_3.CGAAdresPE_mux0.in4
edge CGRA1.block_6_3.in4 CGRA1.block_6_3.CGAAdresPE_mux1.in4
edge CGRA1.block_6_3.in4 CGRA1.block_6_3.CGAAdresPE_mux2.in4
edge CGRA1.block_6_3.in5 CGRA1.block_6_3.CGAAdresPE_mux0.in5
edge CGRA1.block_6_3.in5 CGRA1.block_6_3.CGAAdresPE_mux1.in5
edge CGRA1.block_6_3.in5 CGRA1.block_6_3.CGAAdresPE_mux2.in5
edge CGRA1.block_6_3.in6 CGRA1.block_6_3.CGAAdresPE_mux0.in6
edge CGRA1.block_6_3.in6 CGRA1.block_6_3.CGAAdresPE_mux1.in6
edge CGRA1.block_6_3.in6 CGRA1.block_6_3.CGAAdresPE_mux2.in6
edge CGRA1.block_6_3.in7 CGRA1.block_6_3.CGAAdresPE_mux0.in7
edge CGRA1.block_6_3.in7 CGRA1.block_6_3.CGAAdresPE_mux1.in7
edge CGRA1.block_6_3.in7 CGRA1.block_6_3.CGAAdresPE_mux2.in7
edge CGRA1.block_6_3.rf_in_muxa CGRA1.block_6_3.CGAAdresPE_mux0.in9
edge CGRA1.block_6_3.rf_in_muxout CGRA1.block_6_3.mux_out.in1
edge CGRA1.block_6_3.func.out0 CGRA1.block_6_3.rf_out
edge CGRA1.block_6_3.mux_out.out0 CGRA1.block_6_3.out0
edge CGRA1.block_6_3.const.out0 CGRA1.block_6_3.CGAAdresPE_mux0.in8
edge CGRA1.block_6_3.const.out0 CGRA1.block_6_3.CGAAdresPE_mux1.in8
edge CGRA1.block_6_3.CGAAdresPE_mux0.out0 CGRA1.block_6_3.func.in0
edge CGRA1.block_6_3.CGAAdresPE_mux1.out0 CGRA1.block_6_3.func.in1
edge CGRA1.block_6_3.CGAAdresPE_mux2.out0 CGRA1.block_6_3.mux_out.in0
edge CGRA1.block_7_0.in0 CGRA1.block_7_0.rf.in0
edge CGRA1.block_7_0.rf.out0 CGRA1.block_7_0.out0
edge CGRA1.block_7_0.rf.out1 CGRA1.block_7_0.out1
edge CGRA1.block_7_1.in0 CGRA1.block_7_1.rf.in0
edge CGRA1.block_7_1.rf.out0 CGRA1.block_7_1.out0
edge CGRA1.block_7_1.rf.out1 CGRA1.block_7_1.out1
edge CGRA1.block_7_2.in0 CGRA1.block_7_2.rf.in0
edge CGRA1.block_7_2.rf.out0 CGRA1.block_7_2.out0
edge CGRA1.block_7_2.rf.out1 CGRA1.block_7_2.out1
edge CGRA1.block_7_3.in0 CGRA1.block_7_3.rf.in0
edge CGRA1.block_7_3.rf.out0 CGRA1.block_7_3.out0
edge CGRA1.block_7_3.rf.out1 CGRA1.block_7_3.out1
edge CGRA1.block_8_0.in0 CGRA1.block_8_0.mem_port.in0
edge CGRA1.block_8_0.in1 CGRA1.block_8_0.mem_port.in1
edge CGRA1.block_8_0.in2 CGRA1.block_8_0.mem_port.in2
edge CGRA1.block_8_0.in3 CGRA1.block_8_0.mem_port.in3
edge CGRA1.block_8_0.mem_port.out0 CGRA1.block_8_0.out0
edge CGRA1.block_8_0.mem_port.mem_unit.out0 CGRA1.block_8_0.mem_port.out0
edge CGRA1.block_8_0.mem_port.in0 CGRA1.block_8_0.mem_port.mux_data.in0
edge CGRA1.block_8_0.mem_port.in0 CGRA1.block_8_0.mem_port.mux_addr.in0
edge CGRA1.block_8_0.mem_port.in1 CGRA1.block_8_0.mem_port.mux_data.in1
edge CGRA1.block_8_0.mem_port.in1 CGRA1.block_8_0.mem_port.mux_addr.in1
edge CGRA1.block_8_0.mem_port.in2 CGRA1.block_8_0.mem_port.mux_data.in2
edge CGRA1.block_8_0.mem_port.in2 CGRA1.block_8_0.mem_port.mux_addr.in2
edge CGRA1.block_8_0.mem_port.in3 CGRA1.block_8_0.mem_port.mux_data.in3
edge CGRA1.block_8_0.mem_port.in3 CGRA1.block_8_0.mem_port.mux_addr.in3
edge CGRA1.block_8_0.mem_port.mux_addr.out0 CGRA1.block_8_0.mem_port.mem_unit.in1
edge CGRA1.block_8_0.mem_port.mux_data.out0 CGRA1.block_8_0.mem_port.mem_unit.in0
edge CGRA1.block_9_0.in0 CGRA1.block_9_0.CGAAdresPE_mux0.in0
edge CGRA1.block_9_0.in0 CGRA1.block_9_0.CGAAdresPE_mux1.in0
edge CGRA1.block_9_0.in0 CGRA1.block_9_0.CGAAdresPE_mux2.in0
edge CGRA1.block_9_0.in1 CGRA1.block_9_0.CGAAdresPE_mux0.in1
edge CGRA1.block_9_0.in1 CGRA1.block_9_0.CGAAdresPE_mux1.in1
edge CGRA1.block_9_0.in1 CGRA1.block_9_0.CGAAdresPE_mux2.in1
edge CGRA1.block_9_0.in2 CGRA1.block_9_0.CGAAdresPE_mux0.in2
edge CGRA1.block_9_0.in2 CGRA1.block_9_0.CGAAdresPE_mux1.in2
edge CGRA1.block_9_0.in2 CGRA1.block_9_0.CGAAdresPE_mux2.in2
edge CGRA1.block_9_0.in3 CGRA1.block_9_0.CGAAdresPE_mux0.in3
edge CGRA1.block_9_0.in3 CGRA1.block_9_0.CGAAdresPE_mux1.in3
edge CGRA1.block_9_0.in3 CGRA1.block_9_0.CGAAdresPE_mux2.in3
edge CGRA1.block_9_0.in4 CGRA1.block_9_0.CGAAdresPE_mux0.in4
edge CGRA1.block_9_0.in4 CGRA1.block_9_0.CGAAdresPE_mux1.in4
edge CGRA1.block_9_0.in4 CGRA1.block_9_0.CGAAdresPE_mux2.in4
edge CGRA1.block_9_0.in5 CGRA1.block_9_0.CGAAdresPE_mux0.in5
edge CGRA1.block_9_0.in5 CGRA1.block_9_0.CGAAdresPE_mux1.in5
edge CGRA1.block_9_0.in5 CGRA1.block_9_0.CGAAdresPE_mux2.in5
edge CGRA1.block_9_0.in6 CGRA1.block_9_0.CGAAdresPE_mux0.in6
edge CGRA1.block_9_0.in6 CGRA1.block_9_0.CGAAdresPE_mux1.in6
edge CGRA1.block_9_0.in6 CGRA1.block_9_0.CGAAdresPE_mux2.in6
edge CGRA1.block_9_0.in7 CGRA1.block_9_0.CGAAdresPE_mux0.in7
edge CGRA1.block_9_0.in7 CGRA1.block_9_0.CGAAdresPE_mux1.in7
edge CGRA1.block_9_0.in7 CGRA1.block_9_0.CGAAdresPE_mux2.in7
edge CGRA1.block_9_0.rf_in_muxa CGRA1.block_9_0.CGAAdresPE_mux0.in9
edge CGRA1.block_9_0.rf_in_muxout CGRA1.block_9_0.mux_out.in1
edge CGRA1.block_9_0.func.out0 CGRA1.block_9_0.rf_out
edge CGRA1.block_9_0.mux_out.out0 CGRA1.block_9_0.out0
edge CGRA1.block_9_0.const.out0 CGRA1.block_9_0.CGAAdresPE_mux0.in8
edge CGRA1.block_9_0.const.out0 CGRA1.block_9_0.CGAAdresPE_mux1.in8
edge CGRA1.block_9_0.CGAAdresPE_mux0.out0 CGRA1.block_9_0.func.in0
edge CGRA1.block_9_0.CGAAdresPE_mux1.out0 CGRA1.block_9_0.func.in1
edge CGRA1.block_9_0.CGAAdresPE_mux2.out0 CGRA1.block_9_0.mux_out.in0
edge CGRA1.block_9_1.in1 CGRA1.block_9_1.CGAAdresPE_mux0.in1
edge CGRA1.block_9_1.in1 CGRA1.block_9_1.CGAAdresPE_mux1.in1
edge CGRA1.block_9_1.in1 CGRA1.block_9_1.CGAAdresPE_mux2.in1
edge CGRA1.block_9_1.in0 CGRA1.block_9_1.CGAAdresPE_mux0.in0
edge CGRA1.block_9_1.in0 CGRA1.block_9_1.CGAAdresPE_mux1.in0
edge CGRA1.block_9_1.in0 CGRA1.block_9_1.CGAAdresPE_mux2.in0
edge CGRA1.block_9_1.in2 CGRA1.block_9_1.CGAAdresPE_mux0.in2
edge CGRA1.block_9_1.in2 CGRA1.block_9_1.CGAAdresPE_mux1.in2
edge CGRA1.block_9_1.in2 CGRA1.block_9_1.CGAAdresPE_mux2.in2
edge CGRA1.block_9_1.in3 CGRA1.block_9_1.CGAAdresPE_mux0.in3
edge CGRA1.block_9_1.in3 CGRA1.block_9_1.CGAAdresPE_mux1.in3
edge CGRA1.block_9_1.in3 CGRA1.block_9_1.CGAAdresPE_mux2.in3
edge CGRA1.block_9_1.in4 CGRA1.block_9_1.CGAAdresPE_mux0.in4
edge CGRA1.block_9_1.in4 CGRA1.block_9_1.CGAAdresPE_mux1.in4
edge CGRA1.block_9_1.in4 CGRA1.block_9_1.CGAAdresPE_mux2.in4
edge CGRA1.block_9_1.in5 CGRA1.block_9_1.CGAAdresPE_mux0.in5
edge CGRA1.block_9_1.in5 CGRA1.block_9_1.CGAAdresPE_mux1.in5
edge CGRA1.block_9_1.in5 CGRA1.block_9_1.CGAAdresPE_mux2.in5
edge CGRA1.block_9_1.in6 CGRA1.block_9_1.CGAAdresPE_mux0.in6
edge CGRA1.block_9_1.in6 CGRA1.block_9_1.CGAAdresPE_mux1.in6
edge CGRA1.block_9_1.in6 CGRA1.block_9_1.CGAAdresPE_mux2.in6
edge CGRA1.block_9_1.in7 CGRA1.block_9_1.CGAAdresPE_mux0.in7
edge CGRA1.block_9_1.in7 CGRA1.block_9_1.CGAAdresPE_mux1.in7
edge CGRA1.block_9_1.in7 CGRA1.block_9_1.CGAAdresPE_mux2.in7
edge CGRA1.block_9_1.rf_in_muxa CGRA1.block_9_1.CGAAdresPE_mux0.in9
edge CGRA1.block_9_1.rf_in_muxout CGRA1.block_9_1.mux_out.in1
edge CGRA1.block_9_1.func.out0 CGRA1.block_9_1.rf_out
edge CGRA1.block_9_1.mux_out.out0 CGRA1.block_9_1.out0
edge CGRA1.block_9_1.const.out0 CGRA1.block_9_1.CGAAdresPE_mux0.in8
edge CGRA1.block_9_1.const.out0 CGRA1.block_9_1.CGAAdresPE_mux1.in8
edge CGRA1.block_9_1.CGAAdresPE_mux0.out0 CGRA1.block_9_1.func.in0
edge CGRA1.block_9_1.CGAAdresPE_mux1.out0 CGRA1.block_9_1.func.in1
edge CGRA1.block_9_1.CGAAdresPE_mux2.out0 CGRA1.block_9_1.mux_out.in0
edge CGRA1.block_9_2.in1 CGRA1.block_9_2.CGAAdresPE_mux0.in1
edge CGRA1.block_9_2.in1 CGRA1.block_9_2.CGAAdresPE_mux1.in1
edge CGRA1.block_9_2.in1 CGRA1.block_9_2.CGAAdresPE_mux2.in1
edge CGRA1.block_9_2.in0 CGRA1.block_9_2.CGAAdresPE_mux0.in0
edge CGRA1.block_9_2.in0 CGRA1.block_9_2.CGAAdresPE_mux1.in0
edge CGRA1.block_9_2.in0 CGRA1.block_9_2.CGAAdresPE_mux2.in0
edge CGRA1.block_9_2.in2 CGRA1.block_9_2.CGAAdresPE_mux0.in2
edge CGRA1.block_9_2.in2 CGRA1.block_9_2.CGAAdresPE_mux1.in2
edge CGRA1.block_9_2.in2 CGRA1.block_9_2.CGAAdresPE_mux2.in2
edge CGRA1.block_9_2.in3 CGRA1.block_9_2.CGAAdresPE_mux0.in3
edge CGRA1.block_9_2.in3 CGRA1.block_9_2.CGAAdresPE_mux1.in3
edge CGRA1.block_9_2.in3 CGRA1.block_9_2.CGAAdresPE_mux2.in3
edge CGRA1.block_9_2.in4 CGRA1.block_9_2.CGAAdresPE_mux0.in4
edge CGRA1.block_9_2.in4 CGRA1.block_9_2.CGAAdresPE_mux1.in4
edge CGRA1.block_9_2.in4 CGRA1.block_9_2.CGAAdresPE_mux2.in4
edge CGRA1.block_9_2.in5 CGRA1.block_9_2.CGAAdresPE_mux0.in5
edge CGRA1.block_9_2.in5 CGRA1.block_9_2.CGAAdresPE_mux1.in5
edge CGRA1.block_9_2.in5 CGRA1.block_9_2.CGAAdresPE_mux2.in5
edge CGRA1.block_9_2.in6 CGRA1.block_9_2.CGAAdresPE_mux0.in6
edge CGRA1.block_9_2.in6 CGRA1.block_9_2.CGAAdresPE_mux1.in6
edge CGRA1.block_9_2.in6 CGRA1.block_9_2.CGAAdresPE_mux2.in6
edge CGRA1.block_9_2.in7 CGRA1.block_9_2.CGAAdresPE_mux0.in7
edge CGRA1.block_9_2.in7 CGRA1.block_9_2.CGAAdresPE_mux1.in7
edge CGRA1.block_9_2.in7 CGRA1.block_9_2.CGAAdresPE_mux2.in7
edge CGRA1.block_9_2.rf_in_muxa CGRA1.block_9_2.CGAAdresPE_mux0.in9
edge CGRA1.block_9_2.rf_in_muxout CGRA1.block_9_2.mux_out.in1
edge CGRA1.block_9_2.func.out0 CGRA1.block_9_2.rf_out
edge CGRA1.block_9_2.mux_out.out0 CGRA1.block_9_2.out0
edge CGRA1.block_9_2.const.out0 CGRA1.block_9_2.CGAAdresPE_mux0.in8
edge CGRA1.block_9_2.const.out0 CGRA1.block_9_2.CGAAdresPE_mux1.in8
edge CGRA1.block_9_2.CGAAdresPE_mux0.out0 CGRA1.block_9_2.func.in0
edge CGRA1.block_9_2.CGAAdresPE_mux1.out0 CGRA1.block_9_2.func.in1
edge CGRA1.block_9_2.CGAAdresPE_mux2.out0 CGRA1.block_9_2.mux_out.in0
edge CGRA1.block_9_3.in0 CGRA1.block_9_3.CGAAdresPE_mux0.in0
edge CGRA1.block_9_3.in0 CGRA1.block_9_3.CGAAdresPE_mux1.in0
edge CGRA1.block_9_3.in0 CGRA1.block_9_3.CGAAdresPE_mux2.in0
edge CGRA1.block_9_3.in1 CGRA1.block_9_3.CGAAdresPE_mux0.in1
edge CGRA1.block_9_3.in1 CGRA1.block_9_3.CGAAdresPE_mux1.in1
edge CGRA1.block_9_3.in1 CGRA1.block_9_3.CGAAdresPE_mux2.in1
edge CGRA1.block_9_3.in2 CGRA1.block_9_3.CGAAdresPE_mux0.in2
edge CGRA1.block_9_3.in2 CGRA1.block_9_3.CGAAdresPE_mux1.in2
edge CGRA1.block_9_3.in2 CGRA1.block_9_3.CGAAdresPE_mux2.in2
edge CGRA1.block_9_3.in3 CGRA1.block_9_3.CGAAdresPE_mux0.in3
edge CGRA1.block_9_3.in3 CGRA1.block_9_3.CGAAdresPE_mux1.in3
edge CGRA1.block_9_3.in3 CGRA1.block_9_3.CGAAdresPE_mux2.in3
edge CGRA1.block_9_3.in4 CGRA1.block_9_3.CGAAdresPE_mux0.in4
edge CGRA1.block_9_3.in4 CGRA1.block_9_3.CGAAdresPE_mux1.in4
edge CGRA1.block_9_3.in4 CGRA1.block_9_3.CGAAdresPE_mux2.in4
edge CGRA1.block_9_3.in5 CGRA1.block_9_3.CGAAdresPE_mux0.in5
edge CGRA1.block_9_3.in5 CGRA1.block_9_3.CGAAdresPE_mux1.in5
edge CGRA1.block_9_3.in5 CGRA1.block_9_3.CGAAdresPE_mux2.in5
edge CGRA1.block_9_3.in6 CGRA1.block_9_3.CGAAdresPE_mux0.in6
edge CGRA1.block_9_3.in6 CGRA1.block_9_3.CGAAdresPE_mux1.in6
edge CGRA1.block_9_3.in6 CGRA1.block_9_3.CGAAdresPE_mux2.in6
edge CGRA1.block_9_3.in7 CGRA1.block_9_3.CGAAdresPE_mux0.in7
edge CGRA1.block_9_3.in7 CGRA1.block_9_3.CGAAdresPE_mux1.in7
edge CGRA1.block_9_3.in7 CGRA1.block_9_3.CGAAdresPE_mux2.in7
edge CGRA1.block_9_3.rf_in_muxa CGRA1.block_9_3.CGAAdresPE_mux0.in9
edge CGRA1.block_9_3.rf_in_muxout CGRA1.block_9_3.mux_out.in1
edge CGRA1.block_9_3.func.out0 CGRA1.block_9_3.rf_out
edge CGRA1.block_9_3.mux_out.out0 CGRA1.block_9_3.out0
edge CGRA1.block_9_3.const.out0 CGRA1.block_9_3.CGAAdresPE_mux0.in8
edge CGRA1.block_9_3.const.out0 CGRA1.block_9_3.CGAAdresPE_mux1.in8
edge CGRA1.block_9_3.CGAAdresPE_mux0.out0 CGRA1.block_9_3.func.in0
edge CGRA1.block_9_3.CGAAdresPE_mux1.out0 CGRA1.block_9_3.func.in1
edge CGRA1.block_9_3.CGAAdresPE_mux2.out0 CGRA1.block_9_3.mux_out.in0
edge CGRA1.block_9_3.CGAAdresPE_mux0.in8 CGRA1.block_9_3.CGAAdresPE_mux0
edge CGRA1.block_3_3.VLIWAdresPE_mux1.in2 CGRA1.block_3_3.VLIWAdresPE_mux1
edge CGRA1.block_6_0.func.in1 CGRA1.block_6_0.func
edge CGRA1.block_6_0.func_added_mux.in0 CGRA1.block_6_0.func_added_mux
edge CGRA1.block_6_3.CGAAdresPE_mux0.in4 CGRA1.block_6_3.CGAAdresPE_mux0
edge CGRA1.block_6_0.CGAAdresPE_mux0.in4 CGRA1.block_6_0.CGAAdresPE_mux0
edge CGRA1.block_12_1.mux_out.in0 CGRA1.block_12_1.mux_out
edge CGRA1.block_10_2.rf CGRA1.block_10_2.rf.out1
edge CGRA1.block_10_2.rf_added_mux CGRA1.block_10_2.rf_added_mux.out0
edge CGRA1.block_12_2.CGAAdresPE_mux1.in1 CGRA1.block_12_2.CGAAdresPE_mux1
edge CGRA1.block_12_2.CGAAdresPE_mux0.in6 CGRA1.block_12_2.CGAAdresPE_mux0
edge CGRA1.block_6_3.CGAAdresPE_mux0.in2 CGRA1.block_6_3.CGAAdresPE_mux0
edge CGRA1.block_6_0.CGAAdresPE_mux0.in2 CGRA1.block_6_0.CGAAdresPE_mux0
edge CGRA1.block_6_2.CGAAdresPE_mux2.in3 CGRA1.block_6_2.CGAAdresPE_mux2
edge CGRA1.block_3_0.VLIWAdresPE_mux1.in1 CGRA1.block_3_0.VLIWAdresPE_mux1
edge CGRA1.block_6_2.CGAAdresPE_mux2.in7 CGRA1.block_6_2.CGAAdresPE_mux2
edge CGRA1.block_3_2.VLIWAdresPE_mux0 CGRA1.block_3_2.VLIWAdresPE_mux0.out0
edge CGRA1.block_6_2.CGAAdresPE_mux1 CGRA1.block_6_2.CGAAdresPE_mux1.out0
edge CGRA1.block_12_0.CGAAdresPE_mux1.in2 CGRA1.block_12_0.CGAAdresPE_mux1
edge CGRA1.block_3_3.VLIWAdresPE_mux2.in4 CGRA1.block_3_3.VLIWAdresPE_mux2
edge CGRA1.block_9_0.CGAAdresPE_mux1.in0 CGRA1.block_9_0.CGAAdresPE_mux1
edge CGRA1.block_6_3.CGAAdresPE_mux0.in6 CGRA1.block_6_3.CGAAdresPE_mux0
edge CGRA1.block_9_3.CGAAdresPE_mux1.in8 CGRA1.block_9_3.CGAAdresPE_mux1
edge CGRA1.block_12_3.CGAAdresPE_mux0.in5 CGRA1.block_12_3.CGAAdresPE_mux0
edge CGRA1.block_6_1.CGAAdresPE_mux0.in9 CGRA1.block_6_1.CGAAdresPE_mux0
edge CGRA1.block_12_0.mux_out.in0 CGRA1.block_12_0.mux_out
edge CGRA1.block_3_0.const CGRA1.block_3_0.const.out0
edge CGRA1.block_3_0.const_added_mux CGRA1.block_3_0.const_added_mux.out0
edge CGRA1.block_6_3.CGAAdresPE_mux1 CGRA1.block_6_3.CGAAdresPE_mux1.out0
edge CGRA1.block_6_3.CGAAdresPE_mux0.in7 CGRA1.block_6_3.CGAAdresPE_mux0
edge CGRA1.block_1_1.io.reg_in.in0 CGRA1.block_1_1.io.reg_in
edge CGRA1.block_1_1.io.reg_in_added_mux.in0 CGRA1.block_1_1.io.reg_in_added_mux
edge CGRA1.block_5_0.mem_port.mux_addr.in1 CGRA1.block_5_0.mem_port.mux_addr
edge CGRA1.block_9_3.CGAAdresPE_mux2.in7 CGRA1.block_9_3.CGAAdresPE_mux2
edge CGRA1.block_5_0.mem_port.mem_unit CGRA1.block_5_0.mem_port.mem_unit.out0
edge CGRA1.block_5_0.mem_port.mem_unit_added_mux CGRA1.block_5_0.mem_port.mem_unit_added_mux.out0
edge CGRA1.block_6_1.CGAAdresPE_mux1.in0 CGRA1.block_6_1.CGAAdresPE_mux1
edge CGRA1.block_12_1.CGAAdresPE_mux0.in1 CGRA1.block_12_1.CGAAdresPE_mux0
edge CGRA1.block_3_0.VLIWAdresPE_mux1.in3 CGRA1.block_3_0.VLIWAdresPE_mux1
edge CGRA1.block_3_0.VLIWAdresPE_mux2.in4 CGRA1.block_3_0.VLIWAdresPE_mux2
edge CGRA1.block_1_2.io.reg_in CGRA1.block_1_2.io.reg_in.out0
edge CGRA1.block_1_2.io.reg_in_added_mux CGRA1.block_1_2.io.reg_in_added_mux.out0
edge CGRA1.block_9_1.CGAAdresPE_mux0.in4 CGRA1.block_9_1.CGAAdresPE_mux0
edge CGRA1.block_9_3.mux_out.in0 CGRA1.block_9_3.mux_out
edge CGRA1.block_12_3.CGAAdresPE_mux2.in4 CGRA1.block_12_3.CGAAdresPE_mux2
edge CGRA1.block_3_0.VLIWAdresPE_mux2.in1 CGRA1.block_3_0.VLIWAdresPE_mux2
edge CGRA1.block_9_1.CGAAdresPE_mux1.in4 CGRA1.block_9_1.CGAAdresPE_mux1
edge CGRA1.block_3_0.VLIWAdresPE_mux0.in0 CGRA1.block_3_0.VLIWAdresPE_mux0
edge CGRA1.block_3_1.VLIWAdresPE_mux0.in4 CGRA1.block_3_1.VLIWAdresPE_mux0
edge CGRA1.block_1_3.io.reg_out CGRA1.block_1_3.io.reg_out.out0
edge CGRA1.block_1_3.io.reg_out_added_mux CGRA1.block_1_3.io.reg_out_added_mux.out0
edge CGRA1.block_3_2.VLIWAdresPE_mux2.in3 CGRA1.block_3_2.VLIWAdresPE_mux2
edge CGRA1.block_6_2.CGAAdresPE_mux0.in1 CGRA1.block_6_2.CGAAdresPE_mux0
edge CGRA1.block_3_3.VLIWAdresPE_mux1.in3 CGRA1.block_3_3.VLIWAdresPE_mux1
edge CGRA1.block_8_0.mem_port.mux_data.in2 CGRA1.block_8_0.mem_port.mux_data
edge CGRA1.block_12_1.CGAAdresPE_mux2.in4 CGRA1.block_12_1.CGAAdresPE_mux2
edge CGRA1.block_3_2.VLIWAdresPE_mux0.in7 CGRA1.block_3_2.VLIWAdresPE_mux0
edge CGRA1.block_9_0.CGAAdresPE_mux0.in4 CGRA1.block_9_0.CGAAdresPE_mux0
edge CGRA1.block_9_1.CGAAdresPE_mux0.in1 CGRA1.block_9_1.CGAAdresPE_mux0
edge CGRA1.block_9_1.CGAAdresPE_mux2.in4 CGRA1.block_9_1.CGAAdresPE_mux2
edge CGRA1.block_3_3.VLIWAdresPE_mux0.in6 CGRA1.block_3_3.VLIWAdresPE_mux0
edge CGRA1.block_3_2.VLIWAdresPE_mux2.in2 CGRA1.block_3_2.VLIWAdresPE_mux2
edge CGRA1.block_12_1.CGAAdresPE_mux2 CGRA1.block_12_1.CGAAdresPE_mux2.out0
edge CGRA1.block_6_2.CGAAdresPE_mux2.in4 CGRA1.block_6_2.CGAAdresPE_mux2
edge CGRA1.block_9_0.func CGRA1.block_9_0.func.out0
edge CGRA1.block_9_0.func_added_mux CGRA1.block_9_0.func_added_mux.out0
edge CGRA1.block_10_3.rf CGRA1.block_10_3.rf.out0
edge CGRA1.block_10_3.rf_added_mux CGRA1.block_10_3.rf_added_mux.out0
edge CGRA1.block_3_3.func.in1 CGRA1.block_3_3.func
edge CGRA1.block_3_3.func_added_mux.in0 CGRA1.block_3_3.func_added_mux
edge CGRA1.block_3_3.VLIWAdresPE_mux2 CGRA1.block_3_3.VLIWAdresPE_mux2.out0
edge CGRA1.block_9_1.CGAAdresPE_mux2.in2 CGRA1.block_9_1.CGAAdresPE_mux2
edge CGRA1.block_5_0.mem_port.mux_addr CGRA1.block_5_0.mem_port.mux_addr.out0
edge CGRA1.block_9_2.mux_out.in1 CGRA1.block_9_2.mux_out
edge CGRA1.block_11_0.mem_port.mem_unit CGRA1.block_11_0.mem_port.mem_unit.out0
edge CGRA1.block_11_0.mem_port.mem_unit_added_mux CGRA1.block_11_0.mem_port.mem_unit_added_mux.out0
edge CGRA1.block_3_3.VLIWAdresPE_mux0.in7 CGRA1.block_3_3.VLIWAdresPE_mux0
edge CGRA1.block_6_0.CGAAdresPE_mux0.in3 CGRA1.block_6_0.CGAAdresPE_mux0
edge CGRA1.block_9_0.mux_out.in0 CGRA1.block_9_0.mux_out
edge CGRA1.block_12_2.CGAAdresPE_mux1.in3 CGRA1.block_12_2.CGAAdresPE_mux1
edge CGRA1.block_6_3.CGAAdresPE_mux2.in2 CGRA1.block_6_3.CGAAdresPE_mux2
edge CGRA1.block_3_1.mux_out CGRA1.block_3_1.mux_out.out0
edge CGRA1.block_12_0.CGAAdresPE_mux2 CGRA1.block_12_0.CGAAdresPE_mux2.out0
edge CGRA1.block_12_1.CGAAdresPE_mux0.in4 CGRA1.block_12_1.CGAAdresPE_mux0
edge CGRA1.block_12_2.CGAAdresPE_mux1.in7 CGRA1.block_12_2.CGAAdresPE_mux1
edge CGRA1.block_6_2.CGAAdresPE_mux0.in4 CGRA1.block_6_2.CGAAdresPE_mux0
edge CGRA1.block_8_0.mem_port.mux_addr.in3 CGRA1.block_8_0.mem_port.mux_addr
edge CGRA1.block_9_0.mux_out.in1 CGRA1.block_9_0.mux_out
edge CGRA1.block_3_3.mux_out CGRA1.block_3_3.mux_out.out0
edge CGRA1.block_9_1.CGAAdresPE_mux2.in0 CGRA1.block_9_1.CGAAdresPE_mux2
edge CGRA1.block_12_2.CGAAdresPE_mux1 CGRA1.block_12_2.CGAAdresPE_mux1.out0
edge CGRA1.block_12_2.CGAAdresPE_mux0.in1 CGRA1.block_12_2.CGAAdresPE_mux0
edge CGRA1.block_3_1.VLIWAdresPE_mux1.in6 CGRA1.block_3_1.VLIWAdresPE_mux1
edge CGRA1.block_12_1.func.in1 CGRA1.block_12_1.func
edge CGRA1.block_12_1.func_added_mux.in0 CGRA1.block_12_1.func_added_mux
edge CGRA1.block_6_0.mux_out CGRA1.block_6_0.mux_out.out0
edge CGRA1.block_3_2.VLIWAdresPE_mux2.in7 CGRA1.block_3_2.VLIWAdresPE_mux2
edge CGRA1.block_9_2.CGAAdresPE_mux1.in1 CGRA1.block_9_2.CGAAdresPE_mux1
edge CGRA1.block_0_0.rf CGRA1.block_0_0.rf.out6
edge CGRA1.block_0_0.rf_added_mux CGRA1.block_0_0.rf_added_mux.out0
edge CGRA1.block_3_0.func.in1 CGRA1.block_3_0.func
edge CGRA1.block_3_0.func_added_mux.in0 CGRA1.block_3_0.func_added_mux
edge CGRA1.block_3_0.mux_out.in0 CGRA1.block_3_0.mux_out
edge CGRA1.block_9_1.CGAAdresPE_mux0.in8 CGRA1.block_9_1.CGAAdresPE_mux0
edge CGRA1.block_7_3.rf CGRA1.block_7_3.rf.out0
edge CGRA1.block_7_3.rf_added_mux CGRA1.block_7_3.rf_added_mux.out0
edge CGRA1.block_12_0.CGAAdresPE_mux0.in8 CGRA1.block_12_0.CGAAdresPE_mux0
edge CGRA1.block_5_0.mem_port.mux_data.in0 CGRA1.block_5_0.mem_port.mux_data
edge CGRA1.block_1_2.io.reg_out CGRA1.block_1_2.io.reg_out.out0
edge CGRA1.block_1_2.io.reg_out_added_mux CGRA1.block_1_2.io.reg_out_added_mux.out0
edge CGRA1.block_12_3.func CGRA1.block_12_3.func.out0
edge CGRA1.block_12_3.func_added_mux CGRA1.block_12_3.func_added_mux.out0
edge CGRA1.block_6_0.mux_out.in1 CGRA1.block_6_0.mux_out
edge CGRA1.block_6_1.CGAAdresPE_mux0.in6 CGRA1.block_6_1.CGAAdresPE_mux0
edge CGRA1.block_6_0.func.in0 CGRA1.block_6_0.func
edge CGRA1.block_9_0.CGAAdresPE_mux1.in1 CGRA1.block_9_0.CGAAdresPE_mux1
edge CGRA1.block_3_2.VLIWAdresPE_mux2.in6 CGRA1.block_3_2.VLIWAdresPE_mux2
edge CGRA1.block_12_0.CGAAdresPE_mux2.in4 CGRA1.block_12_0.CGAAdresPE_mux2
edge CGRA1.block_9_2.CGAAdresPE_mux2.in6 CGRA1.block_9_2.CGAAdresPE_mux2
edge CGRA1.block_12_2.CGAAdresPE_mux2.in4 CGRA1.block_12_2.CGAAdresPE_mux2
edge CGRA1.block_9_0.CGAAdresPE_mux2.in5 CGRA1.block_9_0.CGAAdresPE_mux2
edge CGRA1.block_9_0.CGAAdresPE_mux1.in7 CGRA1.block_9_0.CGAAdresPE_mux1
edge CGRA1.block_12_2.CGAAdresPE_mux0 CGRA1.block_12_2.CGAAdresPE_mux0.out0
edge CGRA1.block_12_1.CGAAdresPE_mux2.in5 CGRA1.block_12_1.CGAAdresPE_mux2
edge CGRA1.block_12_3.CGAAdresPE_mux2.in1 CGRA1.block_12_3.CGAAdresPE_mux2
edge CGRA1.block_3_0.VLIWAdresPE_mux2 CGRA1.block_3_0.VLIWAdresPE_mux2.out0
edge CGRA1.block_3_2.VLIWAdresPE_mux1.in8 CGRA1.block_3_2.VLIWAdresPE_mux1
edge CGRA1.block_3_3.func.in0 CGRA1.block_3_3.func
edge CGRA1.block_6_1.CGAAdresPE_mux2.in6 CGRA1.block_6_1.CGAAdresPE_mux2
edge CGRA1.block_9_0.CGAAdresPE_mux0.in8 CGRA1.block_9_0.CGAAdresPE_mux0
edge CGRA1.block_12_1.CGAAdresPE_mux1.in2 CGRA1.block_12_1.CGAAdresPE_mux1
edge CGRA1.block_0_0.rf CGRA1.block_0_0.rf.out4
edge CGRA1.block_12_3.const CGRA1.block_12_3.const.out0
edge CGRA1.block_12_3.const_added_mux CGRA1.block_12_3.const_added_mux.out0
edge CGRA1.block_9_1.const CGRA1.block_9_1.const.out0
edge CGRA1.block_9_1.const_added_mux CGRA1.block_9_1.const_added_mux.out0
edge CGRA1.block_6_0.CGAAdresPE_mux2.in2 CGRA1.block_6_0.CGAAdresPE_mux2
edge CGRA1.block_9_2.CGAAdresPE_mux2.in2 CGRA1.block_9_2.CGAAdresPE_mux2
edge CGRA1.block_12_0.CGAAdresPE_mux1.in6 CGRA1.block_12_0.CGAAdresPE_mux1
edge CGRA1.block_12_2.CGAAdresPE_mux1.in8 CGRA1.block_12_2.CGAAdresPE_mux1
edge CGRA1.block_12_2.CGAAdresPE_mux2.in5 CGRA1.block_12_2.CGAAdresPE_mux2
edge CGRA1.block_8_0.mem_port.mem_unit CGRA1.block_8_0.mem_port.mem_unit.out0
edge CGRA1.block_8_0.mem_port.mem_unit_added_mux CGRA1.block_8_0.mem_port.mem_unit_added_mux.out0
edge CGRA1.block_6_3.CGAAdresPE_mux2.in3 CGRA1.block_6_3.CGAAdresPE_mux2
edge CGRA1.block_9_0.CGAAdresPE_mux1.in2 CGRA1.block_9_0.CGAAdresPE_mux1
edge CGRA1.block_6_1.CGAAdresPE_mux0.in1 CGRA1.block_6_1.CGAAdresPE_mux0
edge CGRA1.block_11_0.mem_port.mux_data CGRA1.block_11_0.mem_port.mux_data.out0
edge CGRA1.block_9_0.CGAAdresPE_mux2.in6 CGRA1.block_9_0.CGAAdresPE_mux2
edge CGRA1.block_12_0.const CGRA1.block_12_0.const.out0
edge CGRA1.block_12_0.const_added_mux CGRA1.block_12_0.const_added_mux.out0
edge CGRA1.block_3_1.VLIWAdresPE_mux0.in7 CGRA1.block_3_1.VLIWAdresPE_mux0
edge CGRA1.block_6_2.CGAAdresPE_mux1.in2 CGRA1.block_6_2.CGAAdresPE_mux1
edge CGRA1.block_12_1.CGAAdresPE_mux2.in1 CGRA1.block_12_1.CGAAdresPE_mux2
edge CGRA1.block_6_1.CGAAdresPE_mux2.in0 CGRA1.block_6_1.CGAAdresPE_mux2
edge CGRA1.block_9_0.CGAAdresPE_mux0 CGRA1.block_9_0.CGAAdresPE_mux0.out0
edge CGRA1.block_9_3.CGAAdresPE_mux0.in0 CGRA1.block_9_3.CGAAdresPE_mux0
edge CGRA1.block_3_2.VLIWAdresPE_mux1.in2 CGRA1.block_3_2.VLIWAdresPE_mux1
edge CGRA1.block_3_2.VLIWAdresPE_mux1.in6 CGRA1.block_3_2.VLIWAdresPE_mux1
edge CGRA1.block_3_0.VLIWAdresPE_mux2.in2 CGRA1.block_3_0.VLIWAdresPE_mux2
edge CGRA1.block_3_3.VLIWAdresPE_mux0.in1 CGRA1.block_3_3.VLIWAdresPE_mux0
edge CGRA1.block_3_2.VLIWAdresPE_mux1.in3 CGRA1.block_3_2.VLIWAdresPE_mux1
edge CGRA1.block_6_3.CGAAdresPE_mux2 CGRA1.block_6_3.CGAAdresPE_mux2.out0
edge CGRA1.block_4_3.rf CGRA1.block_4_3.rf.out0
edge CGRA1.block_4_3.rf_added_mux CGRA1.block_4_3.rf_added_mux.out0
edge CGRA1.block_9_2.func.in0 CGRA1.block_9_2.func
edge CGRA1.block_9_2.func_added_mux.in0 CGRA1.block_9_2.func_added_mux
edge CGRA1.block_6_1.CGAAdresPE_mux1 CGRA1.block_6_1.CGAAdresPE_mux1.out0
edge CGRA1.block_3_3.VLIWAdresPE_mux2.in1 CGRA1.block_3_3.VLIWAdresPE_mux2
edge CGRA1.block_6_0.CGAAdresPE_mux1.in0 CGRA1.block_6_0.CGAAdresPE_mux1
edge CGRA1.block_9_3.CGAAdresPE_mux2.in6 CGRA1.block_9_3.CGAAdresPE_mux2
edge CGRA1.block_3_2.VLIWAdresPE_mux1 CGRA1.block_3_2.VLIWAdresPE_mux1.out0
edge CGRA1.block_3_3.VLIWAdresPE_mux2.in3 CGRA1.block_3_3.VLIWAdresPE_mux2
edge CGRA1.block_3_1.func CGRA1.block_3_1.func.out0
edge CGRA1.block_3_1.func_added_mux CGRA1.block_3_1.func_added_mux.out0
edge CGRA1.block_3_3.VLIWAdresPE_mux0.in2 CGRA1.block_3_3.VLIWAdresPE_mux0
edge CGRA1.block_1_1.io.reg_out.in0 CGRA1.block_1_1.io.reg_out
edge CGRA1.block_1_1.io.reg_out_added_mux.in0 CGRA1.block_1_1.io.reg_out_added_mux
edge CGRA1.block_6_3.CGAAdresPE_mux1.in1 CGRA1.block_6_3.CGAAdresPE_mux1
edge CGRA1.block_9_2.CGAAdresPE_mux1 CGRA1.block_9_2.CGAAdresPE_mux1.out0
edge CGRA1.block_9_1.func.in0 CGRA1.block_9_1.func
edge CGRA1.block_9_1.func_added_mux.in0 CGRA1.block_9_1.func_added_mux
edge CGRA1.block_12_0.CGAAdresPE_mux2.in3 CGRA1.block_12_0.CGAAdresPE_mux2
edge CGRA1.block_12_1.CGAAdresPE_mux0.in7 CGRA1.block_12_1.CGAAdresPE_mux0
edge CGRA1.block_3_1.VLIWAdresPE_mux0.in3 CGRA1.block_3_1.VLIWAdresPE_mux0
edge CGRA1.block_3_3.VLIWAdresPE_mux2.in7 CGRA1.block_3_3.VLIWAdresPE_mux2
edge CGRA1.block_6_1.CGAAdresPE_mux2.in1 CGRA1.block_6_1.CGAAdresPE_mux2
edge CGRA1.block_9_2.CGAAdresPE_mux0.in7 CGRA1.block_9_2.CGAAdresPE_mux0
edge CGRA1.block_6_2.CGAAdresPE_mux1.in6 CGRA1.block_6_2.CGAAdresPE_mux1
edge CGRA1.block_6_3.CGAAdresPE_mux0.in1 CGRA1.block_6_3.CGAAdresPE_mux0
edge CGRA1.block_6_3.CGAAdresPE_mux1.in4 CGRA1.block_6_3.CGAAdresPE_mux1
edge CGRA1.block_11_0.mem_port.mux_addr.in2 CGRA1.block_11_0.mem_port.mux_addr
edge CGRA1.block_11_0.mem_port.mux_addr CGRA1.block_11_0.mem_port.mux_addr.out0
edge CGRA1.block_0_0.rf.in2 CGRA1.block_0_0.rf
edge CGRA1.block_0_0.rf_added_mux.in0 CGRA1.block_0_0.rf_added_mux
edge CGRA1.block_3_0.VLIWAdresPE_mux0.in4 CGRA1.block_3_0.VLIWAdresPE_mux0
edge CGRA1.block_6_3.CGAAdresPE_mux0.in3 CGRA1.block_6_3.CGAAdresPE_mux0
edge CGRA1.block_6_0.CGAAdresPE_mux2.in3 CGRA1.block_6_0.CGAAdresPE_mux2
edge CGRA1.block_3_2.func.in0 CGRA1.block_3_2.func
edge CGRA1.block_3_2.func_added_mux.in0 CGRA1.block_3_2.func_added_mux
edge CGRA1.block_0_0.rf.in1 CGRA1.block_0_0.rf
edge CGRA1.block_6_0.CGAAdresPE_mux1.in5 CGRA1.block_6_0.CGAAdresPE_mux1
edge CGRA1.block_3_1.VLIWAdresPE_mux0.in0 CGRA1.block_3_1.VLIWAdresPE_mux0
edge CGRA1.block_3_0.VLIWAdresPE_mux1.in6 CGRA1.block_3_0.VLIWAdresPE_mux1
edge CGRA1.block_1_2.io.reg_in.in0 CGRA1.block_1_2.io.reg_in
edge CGRA1.block_1_2.io.reg_in_added_mux.in0 CGRA1.block_1_2.io.reg_in_added_mux
edge CGRA1.block_6_1.CGAAdresPE_mux2.in7 CGRA1.block_6_1.CGAAdresPE_mux2
edge CGRA1.block_6_3.CGAAdresPE_mux1.in7 CGRA1.block_6_3.CGAAdresPE_mux1
edge CGRA1.block_9_3.func CGRA1.block_9_3.func.out0
edge CGRA1.block_9_3.func_added_mux CGRA1.block_9_3.func_added_mux.out0
edge CGRA1.block_6_0.CGAAdresPE_mux1 CGRA1.block_6_0.CGAAdresPE_mux1.out0
edge CGRA1.block_3_1.VLIWAdresPE_mux1.in7 CGRA1.block_3_1.VLIWAdresPE_mux1
edge CGRA1.block_12_2.CGAAdresPE_mux1.in6 CGRA1.block_12_2.CGAAdresPE_mux1
edge CGRA1.block_9_2.mux_out CGRA1.block_9_2.mux_out.out0
edge CGRA1.block_9_3.mux_out CGRA1.block_9_3.mux_out.out0
edge CGRA1.block_3_3.VLIWAdresPE_mux1.in4 CGRA1.block_3_3.VLIWAdresPE_mux1
edge CGRA1.block_8_0.mem_port.mux_addr.in1 CGRA1.block_8_0.mem_port.mux_addr
edge CGRA1.block_9_2.func.in1 CGRA1.block_9_2.func
edge CGRA1.block_6_1.CGAAdresPE_mux2 CGRA1.block_6_1.CGAAdresPE_mux2.out0
edge CGRA1.block_9_2.CGAAdresPE_mux0.in9 CGRA1.block_9_2.CGAAdresPE_mux0
edge CGRA1.block_3_1.mux_out.in1 CGRA1.block_3_1.mux_out
edge CGRA1.block_2_0.mem_port.mux_data.in2 CGRA1.block_2_0.mem_port.mux_data
edge CGRA1.block_3_3.VLIWAdresPE_mux0.in8 CGRA1.block_3_3.VLIWAdresPE_mux0
edge CGRA1.block_10_1.rf.in0 CGRA1.block_10_1.rf
edge CGRA1.block_10_1.rf_added_mux.in0 CGRA1.block_10_1.rf_added_mux
edge CGRA1.block_9_2.CGAAdresPE_mux2.in5 CGRA1.block_9_2.CGAAdresPE_mux2
edge CGRA1.block_6_1.CGAAdresPE_mux1.in1 CGRA1.block_6_1.CGAAdresPE_mux1
edge CGRA1.block_6_2.CGAAdresPE_mux0.in5 CGRA1.block_6_2.CGAAdresPE_mux0
edge CGRA1.block_6_3.CGAAdresPE_mux1.in8 CGRA1.block_6_3.CGAAdresPE_mux1
edge CGRA1.block_12_2.func CGRA1.block_12_2.func.out0
edge CGRA1.block_12_2.func_added_mux CGRA1.block_12_2.func_added_mux.out0
edge CGRA1.block_9_1.CGAAdresPE_mux0 CGRA1.block_9_1.CGAAdresPE_mux0.out0
edge CGRA1.block_9_3.CGAAdresPE_mux1.in6 CGRA1.block_9_3.CGAAdresPE_mux1
edge CGRA1.block_6_3.CGAAdresPE_mux1.in3 CGRA1.block_6_3.CGAAdresPE_mux1
edge CGRA1.block_6_2.func.in0 CGRA1.block_6_2.func
edge CGRA1.block_6_2.func_added_mux.in0 CGRA1.block_6_2.func_added_mux
edge CGRA1.block_12_1.CGAAdresPE_mux1.in3 CGRA1.block_12_1.CGAAdresPE_mux1
edge CGRA1.block_5_0.mem_port.mux_addr.in3 CGRA1.block_5_0.mem_port.mux_addr
edge CGRA1.block_6_1.CGAAdresPE_mux0.in4 CGRA1.block_6_1.CGAAdresPE_mux0
edge CGRA1.block_6_3.CGAAdresPE_mux0.in9 CGRA1.block_6_3.CGAAdresPE_mux0
edge CGRA1.block_3_2.VLIWAdresPE_mux2.in5 CGRA1.block_3_2.VLIWAdresPE_mux2
edge CGRA1.block_8_0.mem_port.mux_addr CGRA1.block_8_0.mem_port.mux_addr.out0
edge CGRA1.block_7_1.rf CGRA1.block_7_1.rf.out0
edge CGRA1.block_7_1.rf_added_mux CGRA1.block_7_1.rf_added_mux.out0
edge CGRA1.block_2_0.mem_port.mux_data.in1 CGRA1.block_2_0.mem_port.mux_data
edge CGRA1.block_6_2.CGAAdresPE_mux1.in7 CGRA1.block_6_2.CGAAdresPE_mux1
edge CGRA1.block_5_0.mem_port.mux_data.in3 CGRA1.block_5_0.mem_port.mux_data
edge CGRA1.block_9_2.CGAAdresPE_mux1.in4 CGRA1.block_9_2.CGAAdresPE_mux1
edge CGRA1.block_12_1.CGAAdresPE_mux1.in7 CGRA1.block_12_1.CGAAdresPE_mux1
edge CGRA1.block_3_3.mux_out.in1 CGRA1.block_3_3.mux_out
edge CGRA1.block_7_2.rf.in0 CGRA1.block_7_2.rf
edge CGRA1.block_7_2.rf_added_mux.in0 CGRA1.block_7_2.rf_added_mux
edge CGRA1.block_3_0.VLIWAdresPE_mux1.in5 CGRA1.block_3_0.VLIWAdresPE_mux1
edge CGRA1.block_12_3.CGAAdresPE_mux0.in7 CGRA1.block_12_3.CGAAdresPE_mux0
edge CGRA1.block_7_2.rf CGRA1.block_7_2.rf.out1
edge CGRA1.block_7_2.rf_added_mux CGRA1.block_7_2.rf_added_mux.out0
edge CGRA1.block_12_0.CGAAdresPE_mux0.in4 CGRA1.block_12_0.CGAAdresPE_mux0
edge CGRA1.block_6_1.CGAAdresPE_mux1.in4 CGRA1.block_6_1.CGAAdresPE_mux1
edge CGRA1.block_9_1.CGAAdresPE_mux1.in7 CGRA1.block_9_1.CGAAdresPE_mux1
edge CGRA1.block_3_2.VLIWAdresPE_mux0.in3 CGRA1.block_3_2.VLIWAdresPE_mux0
edge CGRA1.block_6_2.CGAAdresPE_mux2 CGRA1.block_6_2.CGAAdresPE_mux2.out0
edge CGRA1.block_6_1.CGAAdresPE_mux0.in5 CGRA1.block_6_1.CGAAdresPE_mux0
edge CGRA1.block_11_0.mem_port.mem_unit.in0 CGRA1.block_11_0.mem_port.mem_unit
edge CGRA1.block_11_0.mem_port.mem_unit_added_mux.in0 CGRA1.block_11_0.mem_port.mem_unit_added_mux
edge CGRA1.block_6_1.func.in1 CGRA1.block_6_1.func
edge CGRA1.block_6_1.func_added_mux.in0 CGRA1.block_6_1.func_added_mux
edge CGRA1.block_3_3.VLIWAdresPE_mux1 CGRA1.block_3_3.VLIWAdresPE_mux1.out0
edge CGRA1.block_12_3.mux_out.in1 CGRA1.block_12_3.mux_out
edge CGRA1.block_6_3.const CGRA1.block_6_3.const.out0
edge CGRA1.block_6_3.const_added_mux CGRA1.block_6_3.const_added_mux.out0
edge CGRA1.block_9_2.CGAAdresPE_mux1.in5 CGRA1.block_9_2.CGAAdresPE_mux1
edge CGRA1.block_5_0.mem_port.mem_unit.in1 CGRA1.block_5_0.mem_port.mem_unit
edge CGRA1.block_5_0.mem_port.mem_unit_added_mux.in0 CGRA1.block_5_0.mem_port.mem_unit_added_mux
edge CGRA1.block_8_0.mem_port.mux_addr.in0 CGRA1.block_8_0.mem_port.mux_addr
edge CGRA1.block_3_1.VLIWAdresPE_mux0.in6 CGRA1.block_3_1.VLIWAdresPE_mux0
edge CGRA1.block_3_2.VLIWAdresPE_mux1.in1 CGRA1.block_3_2.VLIWAdresPE_mux1
edge CGRA1.block_9_0.CGAAdresPE_mux1.in4 CGRA1.block_9_0.CGAAdresPE_mux1
edge CGRA1.block_3_1.VLIWAdresPE_mux0.in1 CGRA1.block_3_1.VLIWAdresPE_mux0
edge CGRA1.block_9_1.CGAAdresPE_mux1.in0 CGRA1.block_9_1.CGAAdresPE_mux1
edge CGRA1.block_12_0.CGAAdresPE_mux2.in2 CGRA1.block_12_0.CGAAdresPE_mux2
edge CGRA1.block_3_0.VLIWAdresPE_mux0.in3 CGRA1.block_3_0.VLIWAdresPE_mux0
edge CGRA1.block_12_0.func.in1 CGRA1.block_12_0.func
edge CGRA1.block_12_0.func_added_mux.in0 CGRA1.block_12_0.func_added_mux
edge CGRA1.block_4_0.rf CGRA1.block_4_0.rf.out1
edge CGRA1.block_4_0.rf_added_mux CGRA1.block_4_0.rf_added_mux.out0
edge CGRA1.block_6_3.func CGRA1.block_6_3.func.out0
edge CGRA1.block_6_3.func_added_mux CGRA1.block_6_3.func_added_mux.out0
edge CGRA1.block_2_0.mem_port.mux_addr CGRA1.block_2_0.mem_port.mux_addr.out0
edge CGRA1.block_6_0.CGAAdresPE_mux0.in7 CGRA1.block_6_0.CGAAdresPE_mux0
edge CGRA1.block_6_0.const CGRA1.block_6_0.const.out0
edge CGRA1.block_6_0.const_added_mux CGRA1.block_6_0.const_added_mux.out0
edge CGRA1.block_12_0.CGAAdresPE_mux2.in1 CGRA1.block_12_0.CGAAdresPE_mux2
edge CGRA1.block_3_1.VLIWAdresPE_mux2.in2 CGRA1.block_3_1.VLIWAdresPE_mux2
edge CGRA1.block_3_3.VLIWAdresPE_mux0.in9 CGRA1.block_3_3.VLIWAdresPE_mux0
edge CGRA1.block_3_2.func.in1 CGRA1.block_3_2.func
edge CGRA1.block_3_1.VLIWAdresPE_mux1.in0 CGRA1.block_3_1.VLIWAdresPE_mux1
edge CGRA1.block_4_2.rf.in0 CGRA1.block_4_2.rf
edge CGRA1.block_4_2.rf_added_mux.in0 CGRA1.block_4_2.rf_added_mux
edge CGRA1.block_6_1.func.in0 CGRA1.block_6_1.func
edge CGRA1.block_12_3.CGAAdresPE_mux0.in9 CGRA1.block_12_3.CGAAdresPE_mux0
edge CGRA1.block_12_3.mux_out.in0 CGRA1.block_12_3.mux_out
edge CGRA1.block_9_0.CGAAdresPE_mux0.in3 CGRA1.block_9_0.CGAAdresPE_mux0
edge CGRA1.block_9_0.CGAAdresPE_mux0.in2 CGRA1.block_9_0.CGAAdresPE_mux0
edge CGRA1.block_3_1.VLIWAdresPE_mux1.in8 CGRA1.block_3_1.VLIWAdresPE_mux1
edge CGRA1.block_6_2.mux_out CGRA1.block_6_2.mux_out.out0
edge CGRA1.block_10_1.rf CGRA1.block_10_1.rf.out1
edge CGRA1.block_10_1.rf_added_mux CGRA1.block_10_1.rf_added_mux.out0
edge CGRA1.block_6_3.mux_out CGRA1.block_6_3.mux_out.out0
edge CGRA1.block_12_1.CGAAdresPE_mux1.in6 CGRA1.block_12_1.CGAAdresPE_mux1
edge CGRA1.block_0_0.rf.in0 CGRA1.block_0_0.rf
edge CGRA1.block_3_1.VLIWAdresPE_mux2.in0 CGRA1.block_3_1.VLIWAdresPE_mux2
edge CGRA1.block_1_3.io.OE CGRA1.block_1_3.io.OE.out0
edge CGRA1.block_1_3.io.OE_added_mux CGRA1.block_1_3.io.OE_added_mux.out0
edge CGRA1.block_6_1.func CGRA1.block_6_1.func.out0
edge CGRA1.block_6_1.func_added_mux CGRA1.block_6_1.func_added_mux.out0
edge CGRA1.block_1_0.io.reg_out CGRA1.block_1_0.io.reg_out.out0
edge CGRA1.block_1_0.io.reg_out_added_mux CGRA1.block_1_0.io.reg_out_added_mux.out0
edge CGRA1.block_3_3.func CGRA1.block_3_3.func.out0
edge CGRA1.block_3_3.func_added_mux CGRA1.block_3_3.func_added_mux.out0
edge CGRA1.block_6_3.CGAAdresPE_mux2.in5 CGRA1.block_6_3.CGAAdresPE_mux2
edge CGRA1.block_3_2.VLIWAdresPE_mux1.in5 CGRA1.block_3_2.VLIWAdresPE_mux1
edge CGRA1.block_6_0.CGAAdresPE_mux2.in1 CGRA1.block_6_0.CGAAdresPE_mux2
edge CGRA1.block_12_3.CGAAdresPE_mux1.in7 CGRA1.block_12_3.CGAAdresPE_mux1
edge CGRA1.block_9_0.CGAAdresPE_mux0.in6 CGRA1.block_9_0.CGAAdresPE_mux0
edge CGRA1.block_9_3.CGAAdresPE_mux1.in4 CGRA1.block_9_3.CGAAdresPE_mux1
edge CGRA1.block_10_3.rf.in0 CGRA1.block_10_3.rf
edge CGRA1.block_10_3.rf_added_mux.in0 CGRA1.block_10_3.rf_added_mux
edge CGRA1.block_1_3.io.reg_out.in0 CGRA1.block_1_3.io.reg_out
edge CGRA1.block_1_3.io.reg_out_added_mux.in0 CGRA1.block_1_3.io.reg_out_added_mux
edge CGRA1.block_11_0.mem_port.mux_data.in3 CGRA1.block_11_0.mem_port.mux_data
edge CGRA1.block_6_2.CGAAdresPE_mux1.in4 CGRA1.block_6_2.CGAAdresPE_mux1
edge CGRA1.block_3_3.VLIWAdresPE_mux2.in5 CGRA1.block_3_3.VLIWAdresPE_mux2
edge CGRA1.block_6_1.CGAAdresPE_mux1.in3 CGRA1.block_6_1.CGAAdresPE_mux1
edge CGRA1.block_3_1.VLIWAdresPE_mux1.in5 CGRA1.block_3_1.VLIWAdresPE_mux1
edge CGRA1.block_6_2.CGAAdresPE_mux1.in8 CGRA1.block_6_2.CGAAdresPE_mux1
edge CGRA1.block_12_0.CGAAdresPE_mux1 CGRA1.block_12_0.CGAAdresPE_mux1.out0
edge CGRA1.block_3_1.VLIWAdresPE_mux1.in1 CGRA1.block_3_1.VLIWAdresPE_mux1
edge CGRA1.block_9_2.CGAAdresPE_mux1.in0 CGRA1.block_9_2.CGAAdresPE_mux1
edge CGRA1.block_12_3.CGAAdresPE_mux0.in0 CGRA1.block_12_3.CGAAdresPE_mux0
edge CGRA1.block_3_0.mux_out CGRA1.block_3_0.mux_out.out0
edge CGRA1.block_9_1.CGAAdresPE_mux0.in3 CGRA1.block_9_1.CGAAdresPE_mux0
edge CGRA1.block_9_3.mux_out.in1 CGRA1.block_9_3.mux_out
edge CGRA1.block_8_0.mem_port.mem_unit.in1 CGRA1.block_8_0.mem_port.mem_unit
edge CGRA1.block_8_0.mem_port.mem_unit_added_mux.in0 CGRA1.block_8_0.mem_port.mem_unit_added_mux
edge CGRA1.block_12_0.CGAAdresPE_mux2.in6 CGRA1.block_12_0.CGAAdresPE_mux2
edge CGRA1.block_1_0.io.reg_in.in0 CGRA1.block_1_0.io.reg_in
edge CGRA1.block_1_0.io.reg_in_added_mux.in0 CGRA1.block_1_0.io.reg_in_added_mux
edge CGRA1.block_12_1.CGAAdresPE_mux0.in6 CGRA1.block_12_1.CGAAdresPE_mux0
edge CGRA1.block_3_3.VLIWAdresPE_mux1.in6 CGRA1.block_3_3.VLIWAdresPE_mux1
edge CGRA1.block_3_3.VLIWAdresPE_mux1.in1 CGRA1.block_3_3.VLIWAdresPE_mux1
edge CGRA1.block_0_0.rf CGRA1.block_0_0.rf.out7
edge CGRA1.block_12_0.CGAAdresPE_mux0.in5 CGRA1.block_12_0.CGAAdresPE_mux0
edge CGRA1.block_12_0.CGAAdresPE_mux1.in5 CGRA1.block_12_0.CGAAdresPE_mux1
edge CGRA1.block_12_2.CGAAdresPE_mux0.in7 CGRA1.block_12_2.CGAAdresPE_mux0
edge CGRA1.block_2_0.mem_port.mux_data.in0 CGRA1.block_2_0.mem_port.mux_data
edge CGRA1.block_9_1.CGAAdresPE_mux2.in7 CGRA1.block_9_1.CGAAdresPE_mux2
edge CGRA1.block_2_0.mem_port.mem_unit CGRA1.block_2_0.mem_port.mem_unit.out0
edge CGRA1.block_2_0.mem_port.mem_unit_added_mux CGRA1.block_2_0.mem_port.mem_unit_added_mux.out0
edge CGRA1.block_9_3.CGAAdresPE_mux2.in5 CGRA1.block_9_3.CGAAdresPE_mux2
edge CGRA1.block_6_1.const CGRA1.block_6_1.const.out0
edge CGRA1.block_6_1.const_added_mux CGRA1.block_6_1.const_added_mux.out0
edge CGRA1.block_8_0.mem_port.mem_unit.in0 CGRA1.block_8_0.mem_port.mem_unit
edge CGRA1.block_3_1.VLIWAdresPE_mux1 CGRA1.block_3_1.VLIWAdresPE_mux1.out0
edge CGRA1.block_8_0.mem_port.mux_data CGRA1.block_8_0.mem_port.mux_data.out0
edge CGRA1.block_9_3.func.in1 CGRA1.block_9_3.func
edge CGRA1.block_9_3.func_added_mux.in0 CGRA1.block_9_3.func_added_mux
edge CGRA1.block_3_2.VLIWAdresPE_mux0.in2 CGRA1.block_3_2.VLIWAdresPE_mux0
edge CGRA1.block_9_2.CGAAdresPE_mux0.in5 CGRA1.block_9_2.CGAAdresPE_mux0
edge CGRA1.block_3_0.VLIWAdresPE_mux1.in4 CGRA1.block_3_0.VLIWAdresPE_mux1
edge CGRA1.block_3_0.VLIWAdresPE_mux0 CGRA1.block_3_0.VLIWAdresPE_mux0.out0
edge CGRA1.block_6_3.func.in1 CGRA1.block_6_3.func
edge CGRA1.block_6_3.func_added_mux.in0 CGRA1.block_6_3.func_added_mux
edge CGRA1.block_6_0.CGAAdresPE_mux2.in0 CGRA1.block_6_0.CGAAdresPE_mux2
edge CGRA1.block_6_1.CGAAdresPE_mux0.in7 CGRA1.block_6_1.CGAAdresPE_mux0
edge CGRA1.block_12_2.func.in1 CGRA1.block_12_2.func
edge CGRA1.block_12_2.func_added_mux.in0 CGRA1.block_12_2.func_added_mux
edge CGRA1.block_12_3.mux_out CGRA1.block_12_3.mux_out.out0
edge CGRA1.block_9_2.CGAAdresPE_mux1.in2 CGRA1.block_9_2.CGAAdresPE_mux1
edge CGRA1.block_12_3.CGAAdresPE_mux1.in6 CGRA1.block_12_3.CGAAdresPE_mux1
edge CGRA1.block_3_0.func CGRA1.block_3_0.func.out0
edge CGRA1.block_3_0.func_added_mux CGRA1.block_3_0.func_added_mux.out0
edge CGRA1.block_12_1.func CGRA1.block_12_1.func.out0
edge CGRA1.block_12_1.func_added_mux CGRA1.block_12_1.func_added_mux.out0
edge CGRA1.block_9_3.CGAAdresPE_mux0.in4 CGRA1.block_9_3.CGAAdresPE_mux0
edge CGRA1.block_3_0.VLIWAdresPE_mux2.in5 CGRA1.block_3_0.VLIWAdresPE_mux2
edge CGRA1.block_9_0.mux_out CGRA1.block_9_0.mux_out.out0
edge CGRA1.block_9_0.func.in1 CGRA1.block_9_0.func
edge CGRA1.block_9_0.func_added_mux.in0 CGRA1.block_9_0.func_added_mux
edge CGRA1.block_6_3.CGAAdresPE_mux1.in2 CGRA1.block_6_3.CGAAdresPE_mux1
edge CGRA1.block_12_0.CGAAdresPE_mux2.in7 CGRA1.block_12_0.CGAAdresPE_mux2
edge CGRA1.block_6_2.mux_out.in1 CGRA1.block_6_2.mux_out
edge CGRA1.block_9_2.CGAAdresPE_mux2.in7 CGRA1.block_9_2.CGAAdresPE_mux2
edge CGRA1.block_6_1.CGAAdresPE_mux0.in2 CGRA1.block_6_1.CGAAdresPE_mux0
edge CGRA1.block_4_2.rf CGRA1.block_4_2.rf.out1
edge CGRA1.block_4_2.rf_added_mux CGRA1.block_4_2.rf_added_mux.out0
edge CGRA1.block_6_3.CGAAdresPE_mux2.in6 CGRA1.block_6_3.CGAAdresPE_mux2
edge CGRA1.block_9_1.mux_out CGRA1.block_9_1.mux_out.out0
edge CGRA1.block_3_2.VLIWAdresPE_mux2.in1 CGRA1.block_3_2.VLIWAdresPE_mux2
edge CGRA1.block_12_1.mux_out CGRA1.block_12_1.mux_out.out0
edge CGRA1.block_9_0.CGAAdresPE_mux2.in4 CGRA1.block_9_0.CGAAdresPE_mux2
edge CGRA1.block_10_3.rf CGRA1.block_10_3.rf.out1
edge CGRA1.block_11_0.mem_port.mux_data.in2 CGRA1.block_11_0.mem_port.mux_data
edge CGRA1.block_2_0.mem_port.mux_addr.in2 CGRA1.block_2_0.mem_port.mux_addr
edge CGRA1.block_9_1.CGAAdresPE_mux2.in6 CGRA1.block_9_1.CGAAdresPE_mux2
edge CGRA1.block_6_2.CGAAdresPE_mux0.in0 CGRA1.block_6_2.CGAAdresPE_mux0
edge CGRA1.block_1_3.io.OE.in0 CGRA1.block_1_3.io.OE
edge CGRA1.block_1_3.io.OE_added_mux.in0 CGRA1.block_1_3.io.OE_added_mux
edge CGRA1.block_10_0.rf.in0 CGRA1.block_10_0.rf
edge CGRA1.block_10_0.rf_added_mux.in0 CGRA1.block_10_0.rf_added_mux
edge CGRA1.block_12_3.CGAAdresPE_mux0.in4 CGRA1.block_12_3.CGAAdresPE_mux0
edge CGRA1.block_12_2.CGAAdresPE_mux0.in3 CGRA1.block_12_2.CGAAdresPE_mux0
edge CGRA1.block_12_3.CGAAdresPE_mux2 CGRA1.block_12_3.CGAAdresPE_mux2.out0
edge CGRA1.block_6_1.CGAAdresPE_mux2.in5 CGRA1.block_6_1.CGAAdresPE_mux2
edge CGRA1.block_12_1.mux_out.in1 CGRA1.block_12_1.mux_out
edge CGRA1.block_9_0.CGAAdresPE_mux0.in0 CGRA1.block_9_0.CGAAdresPE_mux0
edge CGRA1.block_6_3.mux_out.in0 CGRA1.block_6_3.mux_out
edge CGRA1.block_3_0.VLIWAdresPE_mux1.in2 CGRA1.block_3_0.VLIWAdresPE_mux1
edge CGRA1.block_6_3.CGAAdresPE_mux0.in5 CGRA1.block_6_3.CGAAdresPE_mux0
edge CGRA1.block_9_0.CGAAdresPE_mux0.in7 CGRA1.block_9_0.CGAAdresPE_mux0
edge CGRA1.block_3_3.VLIWAdresPE_mux0.in5 CGRA1.block_3_3.VLIWAdresPE_mux0
edge CGRA1.block_5_0.mem_port.mux_data CGRA1.block_5_0.mem_port.mux_data.out0
edge CGRA1.block_4_3.rf.in0 CGRA1.block_4_3.rf
edge CGRA1.block_4_3.rf_added_mux.in0 CGRA1.block_4_3.rf_added_mux
edge CGRA1.block_3_2.VLIWAdresPE_mux2.in4 CGRA1.block_3_2.VLIWAdresPE_mux2
edge CGRA1.block_3_3.VLIWAdresPE_mux1.in0 CGRA1.block_3_3.VLIWAdresPE_mux1
edge CGRA1.block_4_3.rf CGRA1.block_4_3.rf.out1
edge CGRA1.block_6_2.const CGRA1.block_6_2.const.out0
edge CGRA1.block_6_2.const_added_mux CGRA1.block_6_2.const_added_mux.out0
edge CGRA1.block_9_0.CGAAdresPE_mux2.in3 CGRA1.block_9_0.CGAAdresPE_mux2
edge CGRA1.block_12_1.CGAAdresPE_mux1.in4 CGRA1.block_12_1.CGAAdresPE_mux1
edge CGRA1.block_3_0.VLIWAdresPE_mux2.in7 CGRA1.block_3_0.VLIWAdresPE_mux2
edge CGRA1.block_3_1.VLIWAdresPE_mux1.in2 CGRA1.block_3_1.VLIWAdresPE_mux1
edge CGRA1.block_9_2.CGAAdresPE_mux1.in3 CGRA1.block_9_2.CGAAdresPE_mux1
edge CGRA1.block_9_1.CGAAdresPE_mux1 CGRA1.block_9_1.CGAAdresPE_mux1.out0
edge CGRA1.block_9_3.CGAAdresPE_mux0.in9 CGRA1.block_9_3.CGAAdresPE_mux0
edge CGRA1.block_6_2.CGAAdresPE_mux2.in6 CGRA1.block_6_2.CGAAdresPE_mux2
edge CGRA1.block_9_0.CGAAdresPE_mux0.in5 CGRA1.block_9_0.CGAAdresPE_mux0
edge CGRA1.block_3_1.VLIWAdresPE_mux2.in1 CGRA1.block_3_1.VLIWAdresPE_mux2
edge CGRA1.block_9_3.CGAAdresPE_mux0 CGRA1.block_9_3.CGAAdresPE_mux0.out0
edge CGRA1.block_3_1.mux_out.in0 CGRA1.block_3_1.mux_out
edge CGRA1.block_6_0.CGAAdresPE_mux2.in7 CGRA1.block_6_0.CGAAdresPE_mux2
edge CGRA1.block_9_2.CGAAdresPE_mux1.in6 CGRA1.block_9_2.CGAAdresPE_mux1
edge CGRA1.block_10_0.rf CGRA1.block_10_0.rf.out0
edge CGRA1.block_10_0.rf_added_mux CGRA1.block_10_0.rf_added_mux.out0
edge CGRA1.block_12_2.CGAAdresPE_mux1.in4 CGRA1.block_12_2.CGAAdresPE_mux1
edge CGRA1.block_12_3.CGAAdresPE_mux1.in0 CGRA1.block_12_3.CGAAdresPE_mux1
edge CGRA1.block_11_0.mem_port.mem_unit.in1 CGRA1.block_11_0.mem_port.mem_unit
edge CGRA1.block_0_0.rf CGRA1.block_0_0.rf.out5
edge CGRA1.block_3_2.VLIWAdresPE_mux2.in0 CGRA1.block_3_2.VLIWAdresPE_mux2
edge CGRA1.block_5_0.mem_port.mux_data.in1 CGRA1.block_5_0.mem_port.mux_data
edge CGRA1.block_6_2.CGAAdresPE_mux1.in3 CGRA1.block_6_2.CGAAdresPE_mux1
edge CGRA1.block_9_1.CGAAdresPE_mux1.in6 CGRA1.block_9_1.CGAAdresPE_mux1
edge CGRA1.block_4_0.rf.in0 CGRA1.block_4_0.rf
edge CGRA1.block_4_0.rf_added_mux.in0 CGRA1.block_4_0.rf_added_mux
edge CGRA1.block_12_3.CGAAdresPE_mux1 CGRA1.block_12_3.CGAAdresPE_mux1.out0
edge CGRA1.block_3_1.func.in1 CGRA1.block_3_1.func
edge CGRA1.block_3_1.func_added_mux.in0 CGRA1.block_3_1.func_added_mux
edge CGRA1.block_3_3.VLIWAdresPE_mux2.in2 CGRA1.block_3_3.VLIWAdresPE_mux2
edge CGRA1.block_6_2.CGAAdresPE_mux0.in8 CGRA1.block_6_2.CGAAdresPE_mux0
edge CGRA1.block_3_1.VLIWAdresPE_mux2.in7 CGRA1.block_3_1.VLIWAdresPE_mux2
edge CGRA1.block_10_0.rf CGRA1.block_10_0.rf.out1
edge CGRA1.block_1_2.io.reg_out.in0 CGRA1.block_1_2.io.reg_out
edge CGRA1.block_1_2.io.reg_out_added_mux.in0 CGRA1.block_1_2.io.reg_out_added_mux
edge CGRA1.block_6_2.CGAAdresPE_mux1.in0 CGRA1.block_6_2.CGAAdresPE_mux1
edge CGRA1.block_3_2.VLIWAdresPE_mux1.in4 CGRA1.block_3_2.VLIWAdresPE_mux1
edge CGRA1.block_12_0.CGAAdresPE_mux0.in7 CGRA1.block_12_0.CGAAdresPE_mux0
edge CGRA1.block_3_2.mux_out.in0 CGRA1.block_3_2.mux_out
edge CGRA1.block_4_1.rf.in0 CGRA1.block_4_1.rf
edge CGRA1.block_4_1.rf_added_mux.in0 CGRA1.block_4_1.rf_added_mux
edge CGRA1.block_6_0.CGAAdresPE_mux0 CGRA1.block_6_0.CGAAdresPE_mux0.out0
edge CGRA1.block_9_0.CGAAdresPE_mux2 CGRA1.block_9_0.CGAAdresPE_mux2.out0
edge CGRA1.block_9_3.CGAAdresPE_mux2.in0 CGRA1.block_9_3.CGAAdresPE_mux2
edge CGRA1.block_9_3.CGAAdresPE_mux2.in3 CGRA1.block_9_3.CGAAdresPE_mux2
edge CGRA1.block_6_3.CGAAdresPE_mux0.in8 CGRA1.block_6_3.CGAAdresPE_mux0
edge CGRA1.block_3_2.VLIWAdresPE_mux0.in9 CGRA1.block_3_2.VLIWAdresPE_mux0
edge CGRA1.block_6_2.CGAAdresPE_mux0.in3 CGRA1.block_6_2.CGAAdresPE_mux0
edge CGRA1.block_2_0.mem_port.mux_addr.in0 CGRA1.block_2_0.mem_port.mux_addr
edge CGRA1.block_9_0.CGAAdresPE_mux2.in1 CGRA1.block_9_0.CGAAdresPE_mux2
edge CGRA1.block_1_0.io.reg_out.in0 CGRA1.block_1_0.io.reg_out
edge CGRA1.block_1_0.io.reg_out_added_mux.in0 CGRA1.block_1_0.io.reg_out_added_mux
edge CGRA1.block_12_0.CGAAdresPE_mux0.in6 CGRA1.block_12_0.CGAAdresPE_mux0
edge CGRA1.block_11_0.mem_port.mux_addr.in0 CGRA1.block_11_0.mem_port.mux_addr
edge CGRA1.block_9_1.func CGRA1.block_9_1.func.out0
edge CGRA1.block_9_1.func_added_mux CGRA1.block_9_1.func_added_mux.out0
edge CGRA1.block_6_2.CGAAdresPE_mux2.in0 CGRA1.block_6_2.CGAAdresPE_mux2
edge CGRA1.block_6_2.CGAAdresPE_mux2.in5 CGRA1.block_6_2.CGAAdresPE_mux2
edge CGRA1.block_12_1.CGAAdresPE_mux1.in0 CGRA1.block_12_1.CGAAdresPE_mux1
edge CGRA1.block_9_1.CGAAdresPE_mux0.in5 CGRA1.block_9_1.CGAAdresPE_mux0
edge CGRA1.block_6_3.CGAAdresPE_mux1.in5 CGRA1.block_6_3.CGAAdresPE_mux1
edge CGRA1.block_12_2.CGAAdresPE_mux2.in7 CGRA1.block_12_2.CGAAdresPE_mux2
edge CGRA1.block_3_3.mux_out.in0 CGRA1.block_3_3.mux_out
edge CGRA1.block_12_2.const CGRA1.block_12_2.const.out0
edge CGRA1.block_12_2.const_added_mux CGRA1.block_12_2.const_added_mux.out0
edge CGRA1.block_1_2.io.OE CGRA1.block_1_2.io.OE.out0
edge CGRA1.block_1_2.io.OE_added_mux CGRA1.block_1_2.io.OE_added_mux.out0
edge CGRA1.block_12_3.CGAAdresPE_mux2.in3 CGRA1.block_12_3.CGAAdresPE_mux2
edge CGRA1.block_3_0.VLIWAdresPE_mux0.in1 CGRA1.block_3_0.VLIWAdresPE_mux0
edge CGRA1.block_6_1.CGAAdresPE_mux1.in5 CGRA1.block_6_1.CGAAdresPE_mux1
edge CGRA1.block_9_0.CGAAdresPE_mux1.in8 CGRA1.block_9_0.CGAAdresPE_mux1
edge CGRA1.block_12_1.CGAAdresPE_mux2.in6 CGRA1.block_12_1.CGAAdresPE_mux2
edge CGRA1.block_3_1.VLIWAdresPE_mux2.in3 CGRA1.block_3_1.VLIWAdresPE_mux2
edge CGRA1.block_9_1.CGAAdresPE_mux1.in5 CGRA1.block_9_1.CGAAdresPE_mux1
edge CGRA1.block_9_1.mux_out.in0 CGRA1.block_9_1.mux_out
edge CGRA1.block_9_3.CGAAdresPE_mux0.in5 CGRA1.block_9_3.CGAAdresPE_mux0
edge CGRA1.block_9_1.CGAAdresPE_mux2.in5 CGRA1.block_9_1.CGAAdresPE_mux2
edge CGRA1.block_6_3.CGAAdresPE_mux2.in7 CGRA1.block_6_3.CGAAdresPE_mux2
edge CGRA1.block_6_1.mux_out.in1 CGRA1.block_6_1.mux_out
edge CGRA1.block_12_2.CGAAdresPE_mux2.in0 CGRA1.block_12_2.CGAAdresPE_mux2
edge CGRA1.block_3_0.VLIWAdresPE_mux2.in3 CGRA1.block_3_0.VLIWAdresPE_mux2
edge CGRA1.block_3_1.VLIWAdresPE_mux2.in6 CGRA1.block_3_1.VLIWAdresPE_mux2
edge CGRA1.block_3_3.VLIWAdresPE_mux2.in0 CGRA1.block_3_3.VLIWAdresPE_mux2
edge CGRA1.block_12_3.CGAAdresPE_mux1.in8 CGRA1.block_12_3.CGAAdresPE_mux1
edge CGRA1.block_2_0.mem_port.mux_data.in3 CGRA1.block_2_0.mem_port.mux_data
edge CGRA1.block_3_3.VLIWAdresPE_mux1.in8 CGRA1.block_3_3.VLIWAdresPE_mux1
edge CGRA1.block_6_2.CGAAdresPE_mux0 CGRA1.block_6_2.CGAAdresPE_mux0.out0
edge CGRA1.block_1_1.io.OE CGRA1.block_1_1.io.OE.out0
edge CGRA1.block_1_1.io.OE_added_mux CGRA1.block_1_1.io.OE_added_mux.out0
edge CGRA1.block_9_2.CGAAdresPE_mux2.in0 CGRA1.block_9_2.CGAAdresPE_mux2
edge CGRA1.block_6_0.CGAAdresPE_mux0.in1 CGRA1.block_6_0.CGAAdresPE_mux0
edge CGRA1.block_3_2.const CGRA1.block_3_2.const.out0
edge CGRA1.block_3_2.const_added_mux CGRA1.block_3_2.const_added_mux.out0
edge CGRA1.block_12_3.CGAAdresPE_mux1.in1 CGRA1.block_12_3.CGAAdresPE_mux1
edge CGRA1.block_2_0.mem_port.mux_addr.in1 CGRA1.block_2_0.mem_port.mux_addr
edge CGRA1.block_6_0.CGAAdresPE_mux2 CGRA1.block_6_0.CGAAdresPE_mux2.out0
edge CGRA1.block_6_3.CGAAdresPE_mux2.in0 CGRA1.block_6_3.CGAAdresPE_mux2
edge CGRA1.block_9_2.CGAAdresPE_mux0 CGRA1.block_9_2.CGAAdresPE_mux0.out0
edge CGRA1.block_6_0.CGAAdresPE_mux0.in6 CGRA1.block_6_0.CGAAdresPE_mux0
edge CGRA1.block_9_0.const CGRA1.block_9_0.const.out0
edge CGRA1.block_9_0.const_added_mux CGRA1.block_9_0.const_added_mux.out0
edge CGRA1.block_12_0.CGAAdresPE_mux1.in0 CGRA1.block_12_0.CGAAdresPE_mux1
edge CGRA1.block_2_0.mem_port.mem_unit.in1 CGRA1.block_2_0.mem_port.mem_unit
edge CGRA1.block_2_0.mem_port.mem_unit_added_mux.in0 CGRA1.block_2_0.mem_port.mem_unit_added_mux
edge CGRA1.block_6_3.CGAAdresPE_mux2.in1 CGRA1.block_6_3.CGAAdresPE_mux2
edge CGRA1.block_3_0.VLIWAdresPE_mux1.in7 CGRA1.block_3_0.VLIWAdresPE_mux1
edge CGRA1.block_12_3.CGAAdresPE_mux2.in5 CGRA1.block_12_3.CGAAdresPE_mux2
edge CGRA1.block_3_0.VLIWAdresPE_mux1.in0 CGRA1.block_3_0.VLIWAdresPE_mux1
edge CGRA1.block_3_3.VLIWAdresPE_mux0.in0 CGRA1.block_3_3.VLIWAdresPE_mux0
edge CGRA1.block_5_0.mem_port.mux_addr.in0 CGRA1.block_5_0.mem_port.mux_addr
edge CGRA1.block_7_0.rf.in0 CGRA1.block_7_0.rf
edge CGRA1.block_7_0.rf_added_mux.in0 CGRA1.block_7_0.rf_added_mux
edge CGRA1.block_12_1.func.in0 CGRA1.block_12_1.func
edge CGRA1.block_6_1.CGAAdresPE_mux1.in8 CGRA1.block_6_1.CGAAdresPE_mux1
edge CGRA1.block_12_2.CGAAdresPE_mux1.in5 CGRA1.block_12_2.CGAAdresPE_mux1
edge CGRA1.block_9_0.CGAAdresPE_mux1.in6 CGRA1.block_9_0.CGAAdresPE_mux1
edge CGRA1.block_12_0.CGAAdresPE_mux2.in5 CGRA1.block_12_0.CGAAdresPE_mux2
edge CGRA1.block_12_2.mux_out CGRA1.block_12_2.mux_out.out0
edge CGRA1.block_12_3.CGAAdresPE_mux0.in6 CGRA1.block_12_3.CGAAdresPE_mux0
edge CGRA1.block_1_3.io.reg_in.in0 CGRA1.block_1_3.io.reg_in
edge CGRA1.block_1_3.io.reg_in_added_mux.in0 CGRA1.block_1_3.io.reg_in_added_mux
edge CGRA1.block_3_2.VLIWAdresPE_mux2 CGRA1.block_3_2.VLIWAdresPE_mux2.out0
edge CGRA1.block_7_2.rf CGRA1.block_7_2.rf.out0
edge CGRA1.block_9_3.CGAAdresPE_mux2.in2 CGRA1.block_9_3.CGAAdresPE_mux2
edge CGRA1.block_6_2.CGAAdresPE_mux1.in1 CGRA1.block_6_2.CGAAdresPE_mux1
edge CGRA1.block_6_0.CGAAdresPE_mux1.in1 CGRA1.block_6_0.CGAAdresPE_mux1
edge CGRA1.block_12_1.CGAAdresPE_mux0.in3 CGRA1.block_12_1.CGAAdresPE_mux0
edge CGRA1.block_9_0.CGAAdresPE_mux1.in5 CGRA1.block_9_0.CGAAdresPE_mux1
edge CGRA1.block_3_0.VLIWAdresPE_mux1.in8 CGRA1.block_3_0.VLIWAdresPE_mux1
edge CGRA1.block_6_2.func.in1 CGRA1.block_6_2.func
edge CGRA1.block_12_1.CGAAdresPE_mux0.in5 CGRA1.block_12_1.CGAAdresPE_mux0
edge CGRA1.block_9_2.CGAAdresPE_mux0.in4 CGRA1.block_9_2.CGAAdresPE_mux0
edge CGRA1.block_9_3.func.in0 CGRA1.block_9_3.func
edge CGRA1.block_6_0.CGAAdresPE_mux1.in2 CGRA1.block_6_0.CGAAdresPE_mux1
edge CGRA1.block_8_0.mem_port.mux_data.in3 CGRA1.block_8_0.mem_port.mux_data
edge CGRA1.block_6_0.CGAAdresPE_mux1.in6 CGRA1.block_6_0.CGAAdresPE_mux1
edge CGRA1.block_12_0.CGAAdresPE_mux1.in4 CGRA1.block_12_0.CGAAdresPE_mux1
edge CGRA1.block_12_1.CGAAdresPE_mux2.in2 CGRA1.block_12_1.CGAAdresPE_mux2
edge CGRA1.block_2_0.mem_port.mux_addr.in3 CGRA1.block_2_0.mem_port.mux_addr
edge CGRA1.block_6_2.CGAAdresPE_mux2.in1 CGRA1.block_6_2.CGAAdresPE_mux2
edge CGRA1.block_9_2.CGAAdresPE_mux0.in1 CGRA1.block_9_2.CGAAdresPE_mux0
edge CGRA1.block_12_0.CGAAdresPE_mux1.in8 CGRA1.block_12_0.CGAAdresPE_mux1
edge CGRA1.block_12_0.CGAAdresPE_mux0.in0 CGRA1.block_12_0.CGAAdresPE_mux0
edge CGRA1.block_12_2.mux_out.in0 CGRA1.block_12_2.mux_out
edge CGRA1.block_9_3.CGAAdresPE_mux1 CGRA1.block_9_3.CGAAdresPE_mux1.out0
edge CGRA1.block_9_2.mux_out.in0 CGRA1.block_9_2.mux_out
edge CGRA1.block_9_0.CGAAdresPE_mux2.in0 CGRA1.block_9_0.CGAAdresPE_mux2
edge CGRA1.block_9_3.CGAAdresPE_mux1.in1 CGRA1.block_9_3.CGAAdresPE_mux1
edge CGRA1.block_6_3.func.in0 CGRA1.block_6_3.func
edge CGRA1.block_9_0.CGAAdresPE_mux0.in9 CGRA1.block_9_0.CGAAdresPE_mux0
edge CGRA1.block_3_1.VLIWAdresPE_mux0.in8 CGRA1.block_3_1.VLIWAdresPE_mux0
edge CGRA1.block_6_1.CGAAdresPE_mux2.in2 CGRA1.block_6_1.CGAAdresPE_mux2
edge CGRA1.block_6_3.CGAAdresPE_mux1.in0 CGRA1.block_6_3.CGAAdresPE_mux1
edge CGRA1.block_3_0.VLIWAdresPE_mux0.in8 CGRA1.block_3_0.VLIWAdresPE_mux0
edge CGRA1.block_9_1.CGAAdresPE_mux0.in7 CGRA1.block_9_1.CGAAdresPE_mux0
edge CGRA1.block_11_0.mem_port.mux_addr.in1 CGRA1.block_11_0.mem_port.mux_addr
edge CGRA1.block_6_0.CGAAdresPE_mux2.in4 CGRA1.block_6_0.CGAAdresPE_mux2
edge CGRA1.block_9_3.CGAAdresPE_mux0.in7 CGRA1.block_9_3.CGAAdresPE_mux0
edge CGRA1.block_12_3.CGAAdresPE_mux2.in2 CGRA1.block_12_3.CGAAdresPE_mux2
edge CGRA1.block_6_1.mux_out.in0 CGRA1.block_6_1.mux_out
edge CGRA1.block_3_0.VLIWAdresPE_mux0.in7 CGRA1.block_3_0.VLIWAdresPE_mux0
edge CGRA1.block_3_2.VLIWAdresPE_mux0.in0 CGRA1.block_3_2.VLIWAdresPE_mux0
edge CGRA1.block_9_0.CGAAdresPE_mux0.in1 CGRA1.block_9_0.CGAAdresPE_mux0
edge CGRA1.block_9_2.const CGRA1.block_9_2.const.out0
edge CGRA1.block_9_2.const_added_mux CGRA1.block_9_2.const_added_mux.out0
edge CGRA1.block_0_0.rf CGRA1.block_0_0.rf.out2
edge CGRA1.block_12_2.CGAAdresPE_mux2.in1 CGRA1.block_12_2.CGAAdresPE_mux2
edge CGRA1.block_9_3.CGAAdresPE_mux2 CGRA1.block_9_3.CGAAdresPE_mux2.out0
edge CGRA1.block_12_1.CGAAdresPE_mux0 CGRA1.block_12_1.CGAAdresPE_mux0.out0
edge CGRA1.block_3_1.VLIWAdresPE_mux0.in9 CGRA1.block_3_1.VLIWAdresPE_mux0
edge CGRA1.block_6_2.CGAAdresPE_mux0.in7 CGRA1.block_6_2.CGAAdresPE_mux0
edge CGRA1.block_9_1.CGAAdresPE_mux1.in1 CGRA1.block_9_1.CGAAdresPE_mux1
edge CGRA1.block_6_1.CGAAdresPE_mux1.in2 CGRA1.block_6_1.CGAAdresPE_mux1
edge CGRA1.block_3_1.const CGRA1.block_3_1.const.out0
edge CGRA1.block_3_1.const_added_mux CGRA1.block_3_1.const_added_mux.out0
edge CGRA1.block_5_0.mem_port.mux_data.in2 CGRA1.block_5_0.mem_port.mux_data
edge CGRA1.block_1_0.io.reg_in CGRA1.block_1_0.io.reg_in.out0
edge CGRA1.block_1_0.io.reg_in_added_mux CGRA1.block_1_0.io.reg_in_added_mux.out0
edge CGRA1.block_6_1.CGAAdresPE_mux0 CGRA1.block_6_1.CGAAdresPE_mux0.out0
edge CGRA1.block_9_1.mux_out.in1 CGRA1.block_9_1.mux_out
edge CGRA1.block_2_0.mem_port.mem_unit.in0 CGRA1.block_2_0.mem_port.mem_unit
edge CGRA1.block_6_0.CGAAdresPE_mux1.in7 CGRA1.block_6_0.CGAAdresPE_mux1
edge CGRA1.block_12_1.CGAAdresPE_mux0.in0 CGRA1.block_12_1.CGAAdresPE_mux0
edge CGRA1.block_9_3.CGAAdresPE_mux2.in1 CGRA1.block_9_3.CGAAdresPE_mux2
edge CGRA1.block_3_2.mux_out CGRA1.block_3_2.mux_out.out0
edge CGRA1.block_12_0.CGAAdresPE_mux1.in7 CGRA1.block_12_0.CGAAdresPE_mux1
edge CGRA1.block_12_1.CGAAdresPE_mux2.in7 CGRA1.block_12_1.CGAAdresPE_mux2
edge CGRA1.block_12_1.CGAAdresPE_mux0.in9 CGRA1.block_12_1.CGAAdresPE_mux0
edge CGRA1.block_9_1.CGAAdresPE_mux1.in2 CGRA1.block_9_1.CGAAdresPE_mux1
edge CGRA1.block_9_0.CGAAdresPE_mux1.in3 CGRA1.block_9_0.CGAAdresPE_mux1
edge CGRA1.block_3_3.VLIWAdresPE_mux0.in4 CGRA1.block_3_3.VLIWAdresPE_mux0
edge CGRA1.block_12_2.CGAAdresPE_mux0.in5 CGRA1.block_12_2.CGAAdresPE_mux0
edge CGRA1.block_3_0.VLIWAdresPE_mux2.in6 CGRA1.block_3_0.VLIWAdresPE_mux2
edge CGRA1.block_6_1.CGAAdresPE_mux2.in4 CGRA1.block_6_1.CGAAdresPE_mux2
edge CGRA1.block_9_3.CGAAdresPE_mux1.in3 CGRA1.block_9_3.CGAAdresPE_mux1
edge CGRA1.block_12_3.CGAAdresPE_mux2.in0 CGRA1.block_12_3.CGAAdresPE_mux2
edge CGRA1.block_12_3.CGAAdresPE_mux0.in1 CGRA1.block_12_3.CGAAdresPE_mux0
edge CGRA1.block_6_2.CGAAdresPE_mux0.in6 CGRA1.block_6_2.CGAAdresPE_mux0
edge CGRA1.block_9_1.CGAAdresPE_mux2.in3 CGRA1.block_9_1.CGAAdresPE_mux2
edge CGRA1.block_12_1.CGAAdresPE_mux2.in3 CGRA1.block_12_1.CGAAdresPE_mux2
edge CGRA1.block_6_1.CGAAdresPE_mux1.in6 CGRA1.block_6_1.CGAAdresPE_mux1
edge CGRA1.block_9_0.CGAAdresPE_mux2.in2 CGRA1.block_9_0.CGAAdresPE_mux2
edge CGRA1.block_6_1.CGAAdresPE_mux2.in3 CGRA1.block_6_1.CGAAdresPE_mux2
edge CGRA1.block_9_3.CGAAdresPE_mux2.in4 CGRA1.block_9_3.CGAAdresPE_mux2
edge CGRA1.block_12_2.CGAAdresPE_mux0.in8 CGRA1.block_12_2.CGAAdresPE_mux0
edge CGRA1.block_6_0.CGAAdresPE_mux2.in6 CGRA1.block_6_0.CGAAdresPE_mux2
edge CGRA1.block_12_2.CGAAdresPE_mux0.in9 CGRA1.block_12_2.CGAAdresPE_mux0
edge CGRA1.block_6_0.func CGRA1.block_6_0.func.out0
edge CGRA1.block_6_0.func_added_mux CGRA1.block_6_0.func_added_mux.out0
edge CGRA1.block_9_1.CGAAdresPE_mux2.in1 CGRA1.block_9_1.CGAAdresPE_mux2
edge CGRA1.block_12_0.CGAAdresPE_mux0.in2 CGRA1.block_12_0.CGAAdresPE_mux0
edge CGRA1.block_12_2.func.in0 CGRA1.block_12_2.func
edge CGRA1.block_12_3.func.in0 CGRA1.block_12_3.func
edge CGRA1.block_12_3.func_added_mux.in0 CGRA1.block_12_3.func_added_mux
edge CGRA1.block_3_2.mux_out.in1 CGRA1.block_3_2.mux_out
edge CGRA1.block_12_3.CGAAdresPE_mux2.in7 CGRA1.block_12_3.CGAAdresPE_mux2
edge CGRA1.block_7_1.rf CGRA1.block_7_1.rf.out1
edge CGRA1.block_9_3.CGAAdresPE_mux1.in5 CGRA1.block_9_3.CGAAdresPE_mux1
edge CGRA1.block_9_0.CGAAdresPE_mux2.in7 CGRA1.block_9_0.CGAAdresPE_mux2
edge CGRA1.block_3_2.VLIWAdresPE_mux0.in6 CGRA1.block_3_2.VLIWAdresPE_mux0
edge CGRA1.block_12_3.CGAAdresPE_mux0.in2 CGRA1.block_12_3.CGAAdresPE_mux0
edge CGRA1.block_9_1.CGAAdresPE_mux1.in8 CGRA1.block_9_1.CGAAdresPE_mux1
edge CGRA1.block_3_3.const CGRA1.block_3_3.const.out0
edge CGRA1.block_3_3.const_added_mux CGRA1.block_3_3.const_added_mux.out0
edge CGRA1.block_12_2.CGAAdresPE_mux2.in2 CGRA1.block_12_2.CGAAdresPE_mux2
edge CGRA1.block_5_0.mem_port.mem_unit.in0 CGRA1.block_5_0.mem_port.mem_unit
edge CGRA1.block_9_1.CGAAdresPE_mux0.in0 CGRA1.block_9_1.CGAAdresPE_mux0
edge CGRA1.block_12_1.CGAAdresPE_mux0.in8 CGRA1.block_12_1.CGAAdresPE_mux0
edge CGRA1.block_12_3.CGAAdresPE_mux2.in6 CGRA1.block_12_3.CGAAdresPE_mux2
edge CGRA1.block_12_3.CGAAdresPE_mux0 CGRA1.block_12_3.CGAAdresPE_mux0.out0
edge CGRA1.block_9_2.CGAAdresPE_mux2.in1 CGRA1.block_9_2.CGAAdresPE_mux2
edge CGRA1.block_3_2.VLIWAdresPE_mux1.in7 CGRA1.block_3_2.VLIWAdresPE_mux1
edge CGRA1.block_3_3.VLIWAdresPE_mux0.in3 CGRA1.block_3_3.VLIWAdresPE_mux0
edge CGRA1.block_1_1.io.OE.in0 CGRA1.block_1_1.io.OE
edge CGRA1.block_1_1.io.OE_added_mux.in0 CGRA1.block_1_1.io.OE_added_mux
edge CGRA1.block_12_2.CGAAdresPE_mux0.in0 CGRA1.block_12_2.CGAAdresPE_mux0
edge CGRA1.block_9_2.CGAAdresPE_mux1.in8 CGRA1.block_9_2.CGAAdresPE_mux1
edge CGRA1.block_6_2.CGAAdresPE_mux0.in9 CGRA1.block_6_2.CGAAdresPE_mux0
edge CGRA1.block_9_1.func.in1 CGRA1.block_9_1.func
edge CGRA1.block_12_2.CGAAdresPE_mux2.in6 CGRA1.block_12_2.CGAAdresPE_mux2
edge CGRA1.block_9_2.CGAAdresPE_mux0.in6 CGRA1.block_9_2.CGAAdresPE_mux0
edge CGRA1.block_12_0.func.in0 CGRA1.block_12_0.func
edge CGRA1.block_12_3.CGAAdresPE_mux0.in3 CGRA1.block_12_3.CGAAdresPE_mux0
edge CGRA1.block_1_3.io.reg_in CGRA1.block_1_3.io.reg_in.out0
edge CGRA1.block_1_3.io.reg_in_added_mux CGRA1.block_1_3.io.reg_in_added_mux.out0
edge CGRA1.block_6_2.mux_out.in0 CGRA1.block_6_2.mux_out
edge CGRA1.block_12_2.CGAAdresPE_mux2 CGRA1.block_12_2.CGAAdresPE_mux2.out0
edge CGRA1.block_6_3.CGAAdresPE_mux1.in6 CGRA1.block_6_3.CGAAdresPE_mux1
edge CGRA1.block_10_2.rf CGRA1.block_10_2.rf.out0
edge CGRA1.block_12_1.CGAAdresPE_mux1 CGRA1.block_12_1.CGAAdresPE_mux1.out0
edge CGRA1.block_6_1.mux_out CGRA1.block_6_1.mux_out.out0
edge CGRA1.block_11_0.mem_port.mux_data.in1 CGRA1.block_11_0.mem_port.mux_data
edge CGRA1.block_3_2.VLIWAdresPE_mux0.in4 CGRA1.block_3_2.VLIWAdresPE_mux0
edge CGRA1.block_9_3.const CGRA1.block_9_3.const.out0
edge CGRA1.block_9_3.const_added_mux CGRA1.block_9_3.const_added_mux.out0
edge CGRA1.block_9_2.CGAAdresPE_mux2.in3 CGRA1.block_9_2.CGAAdresPE_mux2
edge CGRA1.block_7_3.rf CGRA1.block_7_3.rf.out1
edge CGRA1.block_3_0.mux_out.in1 CGRA1.block_3_0.mux_out
edge CGRA1.block_12_2.CGAAdresPE_mux1.in0 CGRA1.block_12_2.CGAAdresPE_mux1
edge CGRA1.block_3_3.VLIWAdresPE_mux1.in5 CGRA1.block_3_3.VLIWAdresPE_mux1
edge CGRA1.block_9_3.CGAAdresPE_mux0.in6 CGRA1.block_9_3.CGAAdresPE_mux0
edge CGRA1.block_3_1.VLIWAdresPE_mux1.in3 CGRA1.block_3_1.VLIWAdresPE_mux1
edge CGRA1.block_3_1.VLIWAdresPE_mux2.in4 CGRA1.block_3_1.VLIWAdresPE_mux2
edge CGRA1.block_7_0.rf CGRA1.block_7_0.rf.out1
edge CGRA1.block_7_0.rf_added_mux CGRA1.block_7_0.rf_added_mux.out0
edge CGRA1.block_12_0.mux_out.in1 CGRA1.block_12_0.mux_out
edge CGRA1.block_3_0.VLIWAdresPE_mux0.in5 CGRA1.block_3_0.VLIWAdresPE_mux0
edge CGRA1.block_0_0.rf CGRA1.block_0_0.rf.out1
edge CGRA1.block_8_0.mem_port.mux_addr.in2 CGRA1.block_8_0.mem_port.mux_addr
edge CGRA1.block_9_2.CGAAdresPE_mux2 CGRA1.block_9_2.CGAAdresPE_mux2.out0
edge CGRA1.block_9_3.CGAAdresPE_mux1.in0 CGRA1.block_9_3.CGAAdresPE_mux1
edge CGRA1.block_9_3.CGAAdresPE_mux1.in7 CGRA1.block_9_3.CGAAdresPE_mux1
edge CGRA1.block_6_0.CGAAdresPE_mux1.in4 CGRA1.block_6_0.CGAAdresPE_mux1
edge CGRA1.block_12_1.CGAAdresPE_mux1.in8 CGRA1.block_12_1.CGAAdresPE_mux1
edge CGRA1.block_12_0.CGAAdresPE_mux0.in1 CGRA1.block_12_0.CGAAdresPE_mux0
edge CGRA1.block_9_2.CGAAdresPE_mux0.in0 CGRA1.block_9_2.CGAAdresPE_mux0
edge CGRA1.block_12_1.CGAAdresPE_mux0.in2 CGRA1.block_12_1.CGAAdresPE_mux0
edge CGRA1.block_6_3.CGAAdresPE_mux0 CGRA1.block_6_3.CGAAdresPE_mux0.out0
edge CGRA1.block_10_2.rf.in0 CGRA1.block_10_2.rf
edge CGRA1.block_10_2.rf_added_mux.in0 CGRA1.block_10_2.rf_added_mux
edge CGRA1.block_12_0.CGAAdresPE_mux2.in0 CGRA1.block_12_0.CGAAdresPE_mux2
edge CGRA1.block_3_3.VLIWAdresPE_mux0 CGRA1.block_3_3.VLIWAdresPE_mux0.out0
edge CGRA1.block_9_0.CGAAdresPE_mux1 CGRA1.block_9_0.CGAAdresPE_mux1.out0
edge CGRA1.block_12_2.CGAAdresPE_mux0.in4 CGRA1.block_12_2.CGAAdresPE_mux0
edge CGRA1.block_12_1.CGAAdresPE_mux2.in0 CGRA1.block_12_1.CGAAdresPE_mux2
edge CGRA1.block_1_2.io.OE.in0 CGRA1.block_1_2.io.OE
edge CGRA1.block_1_2.io.OE_added_mux.in0 CGRA1.block_1_2.io.OE_added_mux
edge CGRA1.block_9_3.CGAAdresPE_mux0.in1 CGRA1.block_9_3.CGAAdresPE_mux0
edge CGRA1.block_12_2.CGAAdresPE_mux2.in3 CGRA1.block_12_2.CGAAdresPE_mux2
edge CGRA1.block_1_1.io.reg_in CGRA1.block_1_1.io.reg_in.out0
edge CGRA1.block_1_1.io.reg_in_added_mux CGRA1.block_1_1.io.reg_in_added_mux.out0
edge CGRA1.block_1_0.io.OE CGRA1.block_1_0.io.OE.out0
edge CGRA1.block_1_0.io.OE_added_mux CGRA1.block_1_0.io.OE_added_mux.out0
edge CGRA1.block_8_0.mem_port.mux_data.in0 CGRA1.block_8_0.mem_port.mux_data
edge CGRA1.block_8_0.mem_port.mux_data.in1 CGRA1.block_8_0.mem_port.mux_data
edge CGRA1.block_3_2.VLIWAdresPE_mux1.in0 CGRA1.block_3_2.VLIWAdresPE_mux1
edge CGRA1.block_0_0.rf CGRA1.block_0_0.rf.out0
edge CGRA1.block_4_1.rf CGRA1.block_4_1.rf.out0
edge CGRA1.block_4_1.rf_added_mux CGRA1.block_4_1.rf_added_mux.out0
edge CGRA1.block_12_2.CGAAdresPE_mux0.in2 CGRA1.block_12_2.CGAAdresPE_mux0
edge CGRA1.block_4_2.rf CGRA1.block_4_2.rf.out0
edge CGRA1.block_6_0.CGAAdresPE_mux1.in3 CGRA1.block_6_0.CGAAdresPE_mux1
edge CGRA1.block_12_2.CGAAdresPE_mux1.in2 CGRA1.block_12_2.CGAAdresPE_mux1
edge CGRA1.block_6_3.CGAAdresPE_mux0.in0 CGRA1.block_6_3.CGAAdresPE_mux0
edge CGRA1.block_9_2.func CGRA1.block_9_2.func.out0
edge CGRA1.block_9_2.func_added_mux CGRA1.block_9_2.func_added_mux.out0
edge CGRA1.block_6_0.CGAAdresPE_mux0.in8 CGRA1.block_6_0.CGAAdresPE_mux0
edge CGRA1.block_12_3.CGAAdresPE_mux1.in5 CGRA1.block_12_3.CGAAdresPE_mux1
edge CGRA1.block_1_0.io.OE.in0 CGRA1.block_1_0.io.OE
edge CGRA1.block_1_0.io.OE_added_mux.in0 CGRA1.block_1_0.io.OE_added_mux
edge CGRA1.block_12_1.const CGRA1.block_12_1.const.out0
edge CGRA1.block_12_1.const_added_mux CGRA1.block_12_1.const_added_mux.out0
edge CGRA1.block_6_0.mux_out.in0 CGRA1.block_6_0.mux_out
edge CGRA1.block_9_2.CGAAdresPE_mux0.in8 CGRA1.block_9_2.CGAAdresPE_mux0
edge CGRA1.block_12_3.CGAAdresPE_mux1.in3 CGRA1.block_12_3.CGAAdresPE_mux1
edge CGRA1.block_9_2.CGAAdresPE_mux1.in7 CGRA1.block_9_2.CGAAdresPE_mux1
edge CGRA1.block_3_3.VLIWAdresPE_mux1.in7 CGRA1.block_3_3.VLIWAdresPE_mux1
edge CGRA1.block_4_0.rf CGRA1.block_4_0.rf.out0
edge CGRA1.block_12_1.CGAAdresPE_mux1.in5 CGRA1.block_12_1.CGAAdresPE_mux1
edge CGRA1.block_3_1.VLIWAdresPE_mux2.in5 CGRA1.block_3_1.VLIWAdresPE_mux2
edge CGRA1.block_5_0.mem_port.mux_addr.in2 CGRA1.block_5_0.mem_port.mux_addr
edge CGRA1.block_11_0.mem_port.mux_addr.in3 CGRA1.block_11_0.mem_port.mux_addr
edge CGRA1.block_12_0.CGAAdresPE_mux0.in3 CGRA1.block_12_0.CGAAdresPE_mux0
edge CGRA1.block_12_0.CGAAdresPE_mux0.in9 CGRA1.block_12_0.CGAAdresPE_mux0
edge CGRA1.block_6_2.CGAAdresPE_mux0.in2 CGRA1.block_6_2.CGAAdresPE_mux0
edge CGRA1.block_3_1.VLIWAdresPE_mux0.in2 CGRA1.block_3_1.VLIWAdresPE_mux0
edge CGRA1.block_6_3.mux_out.in1 CGRA1.block_6_3.mux_out
edge CGRA1.block_9_2.CGAAdresPE_mux2.in4 CGRA1.block_9_2.CGAAdresPE_mux2
edge CGRA1.block_6_0.CGAAdresPE_mux1.in8 CGRA1.block_6_0.CGAAdresPE_mux1
edge CGRA1.block_12_2.mux_out.in1 CGRA1.block_12_2.mux_out
edge CGRA1.block_6_2.func CGRA1.block_6_2.func.out0
edge CGRA1.block_6_2.func_added_mux CGRA1.block_6_2.func_added_mux.out0
edge CGRA1.block_9_1.CGAAdresPE_mux0.in9 CGRA1.block_9_1.CGAAdresPE_mux0
edge CGRA1.block_9_1.CGAAdresPE_mux0.in2 CGRA1.block_9_1.CGAAdresPE_mux0
edge CGRA1.block_7_3.rf.in0 CGRA1.block_7_3.rf
edge CGRA1.block_7_3.rf_added_mux.in0 CGRA1.block_7_3.rf_added_mux
edge CGRA1.block_3_1.VLIWAdresPE_mux1.in4 CGRA1.block_3_1.VLIWAdresPE_mux1
edge CGRA1.block_3_0.VLIWAdresPE_mux0.in9 CGRA1.block_3_0.VLIWAdresPE_mux0
edge CGRA1.block_12_0.func CGRA1.block_12_0.func.out0
edge CGRA1.block_12_0.func_added_mux CGRA1.block_12_0.func_added_mux.out0
edge CGRA1.block_3_2.func CGRA1.block_3_2.func.out0
edge CGRA1.block_3_2.func_added_mux CGRA1.block_3_2.func_added_mux.out0
edge CGRA1.block_3_3.VLIWAdresPE_mux2.in6 CGRA1.block_3_3.VLIWAdresPE_mux2
edge CGRA1.block_0_0.rf CGRA1.block_0_0.rf.out3
edge CGRA1.block_3_0.VLIWAdresPE_mux0.in2 CGRA1.block_3_0.VLIWAdresPE_mux0
edge CGRA1.block_12_3.CGAAdresPE_mux0.in8 CGRA1.block_12_3.CGAAdresPE_mux0
edge CGRA1.block_6_0.CGAAdresPE_mux2.in5 CGRA1.block_6_0.CGAAdresPE_mux2
edge CGRA1.block_7_0.rf CGRA1.block_7_0.rf.out0
edge CGRA1.block_6_1.CGAAdresPE_mux0.in3 CGRA1.block_6_1.CGAAdresPE_mux0
edge CGRA1.block_12_0.CGAAdresPE_mux1.in1 CGRA1.block_12_0.CGAAdresPE_mux1
edge CGRA1.block_6_0.CGAAdresPE_mux0.in9 CGRA1.block_6_0.CGAAdresPE_mux0
edge CGRA1.block_6_0.CGAAdresPE_mux0.in5 CGRA1.block_6_0.CGAAdresPE_mux0
edge CGRA1.block_3_0.VLIWAdresPE_mux1 CGRA1.block_3_0.VLIWAdresPE_mux1.out0
edge CGRA1.block_12_0.CGAAdresPE_mux0 CGRA1.block_12_0.CGAAdresPE_mux0.out0
edge CGRA1.block_3_0.func.in0 CGRA1.block_3_0.func
edge CGRA1.block_6_1.CGAAdresPE_mux0.in0 CGRA1.block_6_1.CGAAdresPE_mux0
edge CGRA1.block_6_3.CGAAdresPE_mux2.in4 CGRA1.block_6_3.CGAAdresPE_mux2
edge CGRA1.block_12_0.CGAAdresPE_mux1.in3 CGRA1.block_12_0.CGAAdresPE_mux1
edge CGRA1.block_9_0.func.in0 CGRA1.block_9_0.func
edge CGRA1.block_9_3.CGAAdresPE_mux0.in3 CGRA1.block_9_3.CGAAdresPE_mux0
edge CGRA1.block_11_0.mem_port.mux_data.in0 CGRA1.block_11_0.mem_port.mux_data
edge CGRA1.block_6_1.CGAAdresPE_mux0.in8 CGRA1.block_6_1.CGAAdresPE_mux0
edge CGRA1.block_9_2.CGAAdresPE_mux0.in2 CGRA1.block_9_2.CGAAdresPE_mux0
edge CGRA1.block_9_2.CGAAdresPE_mux0.in3 CGRA1.block_9_2.CGAAdresPE_mux0
edge CGRA1.block_10_1.rf CGRA1.block_10_1.rf.out0
edge CGRA1.block_12_1.CGAAdresPE_mux1.in1 CGRA1.block_12_1.CGAAdresPE_mux1
edge CGRA1.block_4_1.rf CGRA1.block_4_1.rf.out1
edge CGRA1.block_3_1.VLIWAdresPE_mux0.in5 CGRA1.block_3_1.VLIWAdresPE_mux0
edge CGRA1.block_3_2.VLIWAdresPE_mux0.in5 CGRA1.block_3_2.VLIWAdresPE_mux0
edge CGRA1.block_3_1.VLIWAdresPE_mux0 CGRA1.block_3_1.VLIWAdresPE_mux0.out0
edge CGRA1.block_9_3.CGAAdresPE_mux1.in2 CGRA1.block_9_3.CGAAdresPE_mux1
edge CGRA1.block_12_3.CGAAdresPE_mux1.in4 CGRA1.block_12_3.CGAAdresPE_mux1
edge CGRA1.block_3_0.VLIWAdresPE_mux2.in0 CGRA1.block_3_0.VLIWAdresPE_mux2
edge CGRA1.block_12_0.mux_out CGRA1.block_12_0.mux_out.out0
edge CGRA1.block_2_0.mem_port.mux_data CGRA1.block_2_0.mem_port.mux_data.out0
edge CGRA1.block_3_1.VLIWAdresPE_mux2 CGRA1.block_3_1.VLIWAdresPE_mux2.out0
edge CGRA1.block_6_2.CGAAdresPE_mux1.in5 CGRA1.block_6_2.CGAAdresPE_mux1
edge CGRA1.block_9_1.CGAAdresPE_mux1.in3 CGRA1.block_9_1.CGAAdresPE_mux1
edge CGRA1.block_12_3.CGAAdresPE_mux1.in2 CGRA1.block_12_3.CGAAdresPE_mux1
edge CGRA1.block_9_1.CGAAdresPE_mux2 CGRA1.block_9_1.CGAAdresPE_mux2.out0
edge CGRA1.block_9_3.CGAAdresPE_mux0.in2 CGRA1.block_9_3.CGAAdresPE_mux0
edge CGRA1.block_6_2.CGAAdresPE_mux2.in2 CGRA1.block_6_2.CGAAdresPE_mux2
edge CGRA1.block_3_1.func.in0 CGRA1.block_3_1.func
edge CGRA1.block_1_1.io.reg_out CGRA1.block_1_1.io.reg_out.out0
edge CGRA1.block_1_1.io.reg_out_added_mux CGRA1.block_1_1.io.reg_out_added_mux.out0
edge CGRA1.block_0_0.rf.in3 CGRA1.block_0_0.rf
edge CGRA1.block_6_1.CGAAdresPE_mux1.in7 CGRA1.block_6_1.CGAAdresPE_mux1
edge CGRA1.block_12_3.func.in1 CGRA1.block_12_3.func
edge CGRA1.block_3_0.VLIWAdresPE_mux0.in6 CGRA1.block_3_0.VLIWAdresPE_mux0
edge CGRA1.block_3_2.VLIWAdresPE_mux0.in8 CGRA1.block_3_2.VLIWAdresPE_mux0
edge CGRA1.block_6_0.CGAAdresPE_mux0.in0 CGRA1.block_6_0.CGAAdresPE_mux0
edge CGRA1.block_7_1.rf.in0 CGRA1.block_7_1.rf
edge CGRA1.block_7_1.rf_added_mux.in0 CGRA1.block_7_1.rf_added_mux
edge CGRA1.block_3_2.VLIWAdresPE_mux0.in1 CGRA1.block_3_2.VLIWAdresPE_mux0
edge CGRA1.block_9_1.CGAAdresPE_mux0.in6 CGRA1.block_9_1.CGAAdresPE_mux0
edge CGRA1.block_0_0.in3 CGRA1.block_0_0.rf_added_mux.in0
edge CGRA1.block_0_0.in2 CGRA1.block_0_0.rf_added_mux.in0
edge CGRA1.block_0_0.in0 CGRA1.block_0_0.rf_added_mux.in0
edge CGRA1.block_0_0.in1 CGRA1.block_0_0.rf_added_mux.in0
edge CGRA1.block_0_0.rf_added_mux.out0 CGRA1.block_0_0.out0
edge CGRA1.block_0_0.rf_added_mux.out0 CGRA1.block_0_0.out1
edge CGRA1.block_0_0.rf_added_mux.out0 CGRA1.block_0_0.out2
edge CGRA1.block_0_0.rf_added_mux.out0 CGRA1.block_0_0.out3
edge CGRA1.block_0_0.rf_added_mux.out0 CGRA1.block_0_0.out4
edge CGRA1.block_0_0.rf_added_mux.out0 CGRA1.block_0_0.out5
edge CGRA1.block_0_0.rf_added_mux.out0 CGRA1.block_0_0.out6
edge CGRA1.block_0_0.rf_added_mux.out0 CGRA1.block_0_0.out7
edge CGRA1.block_10_0.in0 CGRA1.block_10_0.rf_added_mux.in0
edge CGRA1.block_10_0.rf_added_mux.out0 CGRA1.block_10_0.out0
edge CGRA1.block_10_0.rf_added_mux.out0 CGRA1.block_10_0.out1
edge CGRA1.block_10_1.in0 CGRA1.block_10_1.rf_added_mux.in0
edge CGRA1.block_10_1.rf_added_mux.out0 CGRA1.block_10_1.out0
edge CGRA1.block_10_1.rf_added_mux.out0 CGRA1.block_10_1.out1
edge CGRA1.block_10_2.in0 CGRA1.block_10_2.rf_added_mux.in0
edge CGRA1.block_10_2.rf_added_mux.out0 CGRA1.block_10_2.out0
edge CGRA1.block_10_2.rf_added_mux.out0 CGRA1.block_10_2.out1
edge CGRA1.block_10_3.in0 CGRA1.block_10_3.rf_added_mux.in0
edge CGRA1.block_10_3.rf_added_mux.out0 CGRA1.block_10_3.out0
edge CGRA1.block_10_3.rf_added_mux.out0 CGRA1.block_10_3.out1
edge CGRA1.block_11_0.mem_port.mem_unit_added_mux.out0 CGRA1.block_11_0.mem_port.out0
edge CGRA1.block_11_0.mem_port.mux_addr.out0 CGRA1.block_11_0.mem_port.mem_unit_added_mux.in0
edge CGRA1.block_11_0.mem_port.mux_data.out0 CGRA1.block_11_0.mem_port.mem_unit_added_mux.in0
edge CGRA1.block_12_0.func_added_mux.out0 CGRA1.block_12_0.rf_out
edge CGRA1.block_12_0.const_added_mux.out0 CGRA1.block_12_0.CGAAdresPE_mux0.in8
edge CGRA1.block_12_0.const_added_mux.out0 CGRA1.block_12_0.CGAAdresPE_mux1.in8
edge CGRA1.block_12_0.CGAAdresPE_mux0.out0 CGRA1.block_12_0.func_added_mux.in0
edge CGRA1.block_12_0.CGAAdresPE_mux1.out0 CGRA1.block_12_0.func_added_mux.in0
edge CGRA1.block_12_1.func_added_mux.out0 CGRA1.block_12_1.rf_out
edge CGRA1.block_12_1.const_added_mux.out0 CGRA1.block_12_1.CGAAdresPE_mux0.in8
edge CGRA1.block_12_1.const_added_mux.out0 CGRA1.block_12_1.CGAAdresPE_mux1.in8
edge CGRA1.block_12_1.CGAAdresPE_mux0.out0 CGRA1.block_12_1.func_added_mux.in0
edge CGRA1.block_12_1.CGAAdresPE_mux1.out0 CGRA1.block_12_1.func_added_mux.in0
edge CGRA1.block_12_2.func_added_mux.out0 CGRA1.block_12_2.rf_out
edge CGRA1.block_12_2.const_added_mux.out0 CGRA1.block_12_2.CGAAdresPE_mux0.in8
edge CGRA1.block_12_2.const_added_mux.out0 CGRA1.block_12_2.CGAAdresPE_mux1.in8
edge CGRA1.block_12_2.CGAAdresPE_mux0.out0 CGRA1.block_12_2.func_added_mux.in0
edge CGRA1.block_12_2.CGAAdresPE_mux1.out0 CGRA1.block_12_2.func_added_mux.in0
edge CGRA1.block_12_3.func_added_mux.out0 CGRA1.block_12_3.rf_out
edge CGRA1.block_12_3.const_added_mux.out0 CGRA1.block_12_3.CGAAdresPE_mux0.in8
edge CGRA1.block_12_3.const_added_mux.out0 CGRA1.block_12_3.CGAAdresPE_mux1.in8
edge CGRA1.block_12_3.CGAAdresPE_mux0.out0 CGRA1.block_12_3.func_added_mux.in0
edge CGRA1.block_12_3.CGAAdresPE_mux1.out0 CGRA1.block_12_3.func_added_mux.in0
edge CGRA1.block_1_0.io.in0 CGRA1.block_1_0.io.reg_in_added_mux.in0
edge CGRA1.block_1_0.io.bidir CGRA1.block_1_0.io.reg_out_added_mux.in0
edge CGRA1.block_1_0.io.reg_in_added_mux.out0 CGRA1.block_1_0.io.OE.in0
edge CGRA1.block_1_0.io.reg_in.out0 CGRA1.block_1_0.io.OE_added_mux.in0
edge CGRA1.block_1_0.io.reg_out_added_mux.out0 CGRA1.block_1_0.io.out0
edge CGRA1.block_1_0.io.OE_added_mux.out0 CGRA1.block_1_0.io.bidir
edge CGRA1.block_1_1.io.in0 CGRA1.block_1_1.io.reg_in_added_mux.in0
edge CGRA1.block_1_1.io.bidir CGRA1.block_1_1.io.reg_out_added_mux.in0
edge CGRA1.block_1_1.io.reg_in_added_mux.out0 CGRA1.block_1_1.io.OE.in0
edge CGRA1.block_1_1.io.reg_in.out0 CGRA1.block_1_1.io.OE_added_mux.in0
edge CGRA1.block_1_1.io.reg_out_added_mux.out0 CGRA1.block_1_1.io.out0
edge CGRA1.block_1_1.io.OE_added_mux.out0 CGRA1.block_1_1.io.bidir
edge CGRA1.block_1_2.io.in0 CGRA1.block_1_2.io.reg_in_added_mux.in0
edge CGRA1.block_1_2.io.bidir CGRA1.block_1_2.io.reg_out_added_mux.in0
edge CGRA1.block_1_2.io.reg_in_added_mux.out0 CGRA1.block_1_2.io.OE.in0
edge CGRA1.block_1_2.io.reg_in.out0 CGRA1.block_1_2.io.OE_added_mux.in0
edge CGRA1.block_1_2.io.reg_out_added_mux.out0 CGRA1.block_1_2.io.out0
edge CGRA1.block_1_2.io.OE_added_mux.out0 CGRA1.block_1_2.io.bidir
edge CGRA1.block_1_3.io.in0 CGRA1.block_1_3.io.reg_in_added_mux.in0
edge CGRA1.block_1_3.io.bidir CGRA1.block_1_3.io.reg_out_added_mux.in0
edge CGRA1.block_1_3.io.reg_in_added_mux.out0 CGRA1.block_1_3.io.OE.in0
edge CGRA1.block_1_3.io.reg_in.out0 CGRA1.block_1_3.io.OE_added_mux.in0
edge CGRA1.block_1_3.io.reg_out_added_mux.out0 CGRA1.block_1_3.io.out0
edge CGRA1.block_1_3.io.OE_added_mux.out0 CGRA1.block_1_3.io.bidir
edge CGRA1.block_2_0.mem_port.mem_unit_added_mux.out0 CGRA1.block_2_0.mem_port.out0
edge CGRA1.block_2_0.mem_port.mux_addr.out0 CGRA1.block_2_0.mem_port.mem_unit_added_mux.in0
edge CGRA1.block_2_0.mem_port.mux_data.out0 CGRA1.block_2_0.mem_port.mem_unit_added_mux.in0
edge CGRA1.block_3_0.func_added_mux.out0 CGRA1.block_3_0.rf_out
edge CGRA1.block_3_0.const_added_mux.out0 CGRA1.block_3_0.VLIWAdresPE_mux0.in8
edge CGRA1.block_3_0.const_added_mux.out0 CGRA1.block_3_0.VLIWAdresPE_mux1.in8
edge CGRA1.block_3_0.VLIWAdresPE_mux0.out0 CGRA1.block_3_0.func_added_mux.in0
edge CGRA1.block_3_0.VLIWAdresPE_mux1.out0 CGRA1.block_3_0.func_added_mux.in0
edge CGRA1.block_3_1.func_added_mux.out0 CGRA1.block_3_1.rf_out
edge CGRA1.block_3_1.const_added_mux.out0 CGRA1.block_3_1.VLIWAdresPE_mux0.in8
edge CGRA1.block_3_1.const_added_mux.out0 CGRA1.block_3_1.VLIWAdresPE_mux1.in8
edge CGRA1.block_3_1.VLIWAdresPE_mux0.out0 CGRA1.block_3_1.func_added_mux.in0
edge CGRA1.block_3_1.VLIWAdresPE_mux1.out0 CGRA1.block_3_1.func_added_mux.in0
edge CGRA1.block_3_2.func_added_mux.out0 CGRA1.block_3_2.rf_out
edge CGRA1.block_3_2.const_added_mux.out0 CGRA1.block_3_2.VLIWAdresPE_mux0.in8
edge CGRA1.block_3_2.const_added_mux.out0 CGRA1.block_3_2.VLIWAdresPE_mux1.in8
edge CGRA1.block_3_2.VLIWAdresPE_mux0.out0 CGRA1.block_3_2.func_added_mux.in0
edge CGRA1.block_3_2.VLIWAdresPE_mux1.out0 CGRA1.block_3_2.func_added_mux.in0
edge CGRA1.block_3_3.func_added_mux.out0 CGRA1.block_3_3.rf_out
edge CGRA1.block_3_3.const_added_mux.out0 CGRA1.block_3_3.VLIWAdresPE_mux0.in8
edge CGRA1.block_3_3.const_added_mux.out0 CGRA1.block_3_3.VLIWAdresPE_mux1.in8
edge CGRA1.block_3_3.VLIWAdresPE_mux0.out0 CGRA1.block_3_3.func_added_mux.in0
edge CGRA1.block_3_3.VLIWAdresPE_mux1.out0 CGRA1.block_3_3.func_added_mux.in0
edge CGRA1.block_4_0.in0 CGRA1.block_4_0.rf_added_mux.in0
edge CGRA1.block_4_0.rf_added_mux.out0 CGRA1.block_4_0.out0
edge CGRA1.block_4_0.rf_added_mux.out0 CGRA1.block_4_0.out1
edge CGRA1.block_4_1.in0 CGRA1.block_4_1.rf_added_mux.in0
edge CGRA1.block_4_1.rf_added_mux.out0 CGRA1.block_4_1.out0
edge CGRA1.block_4_1.rf_added_mux.out0 CGRA1.block_4_1.out1
edge CGRA1.block_4_2.in0 CGRA1.block_4_2.rf_added_mux.in0
edge CGRA1.block_4_2.rf_added_mux.out0 CGRA1.block_4_2.out0
edge CGRA1.block_4_2.rf_added_mux.out0 CGRA1.block_4_2.out1
edge CGRA1.block_4_3.in0 CGRA1.block_4_3.rf_added_mux.in0
edge CGRA1.block_4_3.rf_added_mux.out0 CGRA1.block_4_3.out0
edge CGRA1.block_4_3.rf_added_mux.out0 CGRA1.block_4_3.out1
edge CGRA1.block_5_0.mem_port.mem_unit_added_mux.out0 CGRA1.block_5_0.mem_port.out0
edge CGRA1.block_5_0.mem_port.mux_addr.out0 CGRA1.block_5_0.mem_port.mem_unit_added_mux.in0
edge CGRA1.block_5_0.mem_port.mux_data.out0 CGRA1.block_5_0.mem_port.mem_unit_added_mux.in0
edge CGRA1.block_6_0.func_added_mux.out0 CGRA1.block_6_0.rf_out
edge CGRA1.block_6_0.const_added_mux.out0 CGRA1.block_6_0.CGAAdresPE_mux0.in8
edge CGRA1.block_6_0.const_added_mux.out0 CGRA1.block_6_0.CGAAdresPE_mux1.in8
edge CGRA1.block_6_0.CGAAdresPE_mux0.out0 CGRA1.block_6_0.func_added_mux.in0
edge CGRA1.block_6_0.CGAAdresPE_mux1.out0 CGRA1.block_6_0.func_added_mux.in0
edge CGRA1.block_6_1.func_added_mux.out0 CGRA1.block_6_1.rf_out
edge CGRA1.block_6_1.const_added_mux.out0 CGRA1.block_6_1.CGAAdresPE_mux0.in8
edge CGRA1.block_6_1.const_added_mux.out0 CGRA1.block_6_1.CGAAdresPE_mux1.in8
edge CGRA1.block_6_1.CGAAdresPE_mux0.out0 CGRA1.block_6_1.func_added_mux.in0
edge CGRA1.block_6_1.CGAAdresPE_mux1.out0 CGRA1.block_6_1.func_added_mux.in0
edge CGRA1.block_6_2.func_added_mux.out0 CGRA1.block_6_2.rf_out
edge CGRA1.block_6_2.const_added_mux.out0 CGRA1.block_6_2.CGAAdresPE_mux0.in8
edge CGRA1.block_6_2.const_added_mux.out0 CGRA1.block_6_2.CGAAdresPE_mux1.in8
edge CGRA1.block_6_2.CGAAdresPE_mux0.out0 CGRA1.block_6_2.func_added_mux.in0
edge CGRA1.block_6_2.CGAAdresPE_mux1.out0 CGRA1.block_6_2.func_added_mux.in0
edge CGRA1.block_6_3.func_added_mux.out0 CGRA1.block_6_3.rf_out
edge CGRA1.block_6_3.const_added_mux.out0 CGRA1.block_6_3.CGAAdresPE_mux0.in8
edge CGRA1.block_6_3.const_added_mux.out0 CGRA1.block_6_3.CGAAdresPE_mux1.in8
edge CGRA1.block_6_3.CGAAdresPE_mux0.out0 CGRA1.block_6_3.func_added_mux.in0
edge CGRA1.block_6_3.CGAAdresPE_mux1.out0 CGRA1.block_6_3.func_added_mux.in0
edge CGRA1.block_7_0.in0 CGRA1.block_7_0.rf_added_mux.in0
edge CGRA1.block_7_0.rf_added_mux.out0 CGRA1.block_7_0.out0
edge CGRA1.block_7_0.rf_added_mux.out0 CGRA1.block_7_0.out1
edge CGRA1.block_7_1.in0 CGRA1.block_7_1.rf_added_mux.in0
edge CGRA1.block_7_1.rf_added_mux.out0 CGRA1.block_7_1.out0
edge CGRA1.block_7_1.rf_added_mux.out0 CGRA1.block_7_1.out1
edge CGRA1.block_7_2.in0 CGRA1.block_7_2.rf_added_mux.in0
edge CGRA1.block_7_2.rf_added_mux.out0 CGRA1.block_7_2.out0
edge CGRA1.block_7_2.rf_added_mux.out0 CGRA1.block_7_2.out1
edge CGRA1.block_7_3.in0 CGRA1.block_7_3.rf_added_mux.in0
edge CGRA1.block_7_3.rf_added_mux.out0 CGRA1.block_7_3.out0
edge CGRA1.block_7_3.rf_added_mux.out0 CGRA1.block_7_3.out1
edge CGRA1.block_8_0.mem_port.mem_unit_added_mux.out0 CGRA1.block_8_0.mem_port.out0
edge CGRA1.block_8_0.mem_port.mux_addr.out0 CGRA1.block_8_0.mem_port.mem_unit_added_mux.in0
edge CGRA1.block_8_0.mem_port.mux_data.out0 CGRA1.block_8_0.mem_port.mem_unit_added_mux.in0
edge CGRA1.block_9_0.func_added_mux.out0 CGRA1.block_9_0.rf_out
edge CGRA1.block_9_0.const_added_mux.out0 CGRA1.block_9_0.CGAAdresPE_mux0.in8
edge CGRA1.block_9_0.const_added_mux.out0 CGRA1.block_9_0.CGAAdresPE_mux1.in8
edge CGRA1.block_9_0.CGAAdresPE_mux0.out0 CGRA1.block_9_0.func_added_mux.in0
edge CGRA1.block_9_0.CGAAdresPE_mux1.out0 CGRA1.block_9_0.func_added_mux.in0
edge CGRA1.block_9_1.func_added_mux.out0 CGRA1.block_9_1.rf_out
edge CGRA1.block_9_1.const_added_mux.out0 CGRA1.block_9_1.CGAAdresPE_mux0.in8
edge CGRA1.block_9_1.const_added_mux.out0 CGRA1.block_9_1.CGAAdresPE_mux1.in8
edge CGRA1.block_9_1.CGAAdresPE_mux0.out0 CGRA1.block_9_1.func_added_mux.in0
edge CGRA1.block_9_1.CGAAdresPE_mux1.out0 CGRA1.block_9_1.func_added_mux.in0
edge CGRA1.block_9_2.func_added_mux.out0 CGRA1.block_9_2.rf_out
edge CGRA1.block_9_2.const_added_mux.out0 CGRA1.block_9_2.CGAAdresPE_mux0.in8
edge CGRA1.block_9_2.const_added_mux.out0 CGRA1.block_9_2.CGAAdresPE_mux1.in8
edge CGRA1.block_9_2.CGAAdresPE_mux0.out0 CGRA1.block_9_2.func_added_mux.in0
edge CGRA1.block_9_2.CGAAdresPE_mux1.out0 CGRA1.block_9_2.func_added_mux.in0
edge CGRA1.block_9_3.func_added_mux.out0 CGRA1.block_9_3.rf_out
edge CGRA1.block_9_3.const_added_mux.out0 CGRA1.block_9_3.CGAAdresPE_mux0.in8
edge CGRA1.block_9_3.const_added_mux.out0 CGRA1.block_9_3.CGAAdresPE_mux1.in8
edge CGRA1.block_9_3.CGAAdresPE_mux0.out0 CGRA1.block_9_3.func_added_mux.in0
edge CGRA1.block_9_3.CGAAdresPE_mux1.out0 CGRA1.block_9_3.func_added_mux.in0
edge CGRA2.block_1_0.out0 CGRA2.block_3_0.in0
edge CGRA2.block_0_0.out0 CGRA2.block_3_0.rf_in_muxa
edge CGRA2.block_0_0.out1 CGRA2.block_3_0.rf_in_muxout
edge CGRA2.block_0_0.out2 CGRA2.block_3_1.rf_in_muxa
edge CGRA2.block_0_0.out3 CGRA2.block_3_1.rf_in_muxout
edge CGRA2.block_0_0.out4 CGRA2.block_3_2.rf_in_muxa
edge CGRA2.block_0_0.out5 CGRA2.block_3_2.rf_in_muxout
edge CGRA2.block_0_0.out6 CGRA2.block_3_3.rf_in_muxa
edge CGRA2.block_0_0.out7 CGRA2.block_3_3.rf_in_muxout
edge CGRA2.block_1_1.out0 CGRA2.block_3_1.in0
edge CGRA2.block_1_2.out0 CGRA2.block_3_2.in0
edge CGRA2.block_1_3.out0 CGRA2.block_3_3.in0
edge CGRA2.block_2_0.out0 CGRA2.block_3_0.in7
edge CGRA2.block_2_0.out0 CGRA2.block_3_1.in7
edge CGRA2.block_2_0.out0 CGRA2.block_3_2.in7
edge CGRA2.block_2_0.out0 CGRA2.block_3_3.in7
edge CGRA2.block_5_0.out0 CGRA2.block_6_0.in7
edge CGRA2.block_5_0.out0 CGRA2.block_6_1.in7
edge CGRA2.block_5_0.out0 CGRA2.block_6_2.in7
edge CGRA2.block_5_0.out0 CGRA2.block_6_3.in7
edge CGRA2.block_8_0.out0 CGRA2.block_9_0.in7
edge CGRA2.block_8_0.out0 CGRA2.block_9_1.in7
edge CGRA2.block_8_0.out0 CGRA2.block_9_2.in7
edge CGRA2.block_8_0.out0 CGRA2.block_9_3.in7
edge CGRA2.block_11_0.out0 CGRA2.block_12_0.in7
edge CGRA2.block_11_0.out0 CGRA2.block_12_1.in7
edge CGRA2.block_11_0.out0 CGRA2.block_12_2.in7
edge CGRA2.block_11_0.out0 CGRA2.block_12_3.in7
edge CGRA2.block_4_0.out0 CGRA2.block_6_0.rf_in_muxa
edge CGRA2.block_4_0.out1 CGRA2.block_6_0.rf_in_muxout
edge CGRA2.block_4_1.out0 CGRA2.block_6_1.rf_in_muxa
edge CGRA2.block_4_1.out1 CGRA2.block_6_1.rf_in_muxout
edge CGRA2.block_4_2.out0 CGRA2.block_6_2.rf_in_muxa
edge CGRA2.block_4_2.out1 CGRA2.block_6_2.rf_in_muxout
edge CGRA2.block_4_3.out0 CGRA2.block_6_3.rf_in_muxa
edge CGRA2.block_4_3.out1 CGRA2.block_6_3.rf_in_muxout
edge CGRA2.block_3_0.out0 CGRA2.block_2_0.in0
edge CGRA2.block_3_0.out0 CGRA2.block_1_0.in0
edge CGRA2.block_3_0.out0 CGRA2.block_6_0.in0
edge CGRA2.block_3_0.out0 CGRA2.block_3_1.in3
edge CGRA2.block_3_0.rf_out CGRA2.block_0_0.in0
edge CGRA2.block_3_1.out0 CGRA2.block_2_0.in1
edge CGRA2.block_3_1.out0 CGRA2.block_1_1.in0
edge CGRA2.block_3_1.out0 CGRA2.block_6_1.in0
edge CGRA2.block_3_1.out0 CGRA2.block_3_0.in1
edge CGRA2.block_3_1.out0 CGRA2.block_3_2.in3
edge CGRA2.block_3_1.rf_out CGRA2.block_0_0.in1
edge CGRA2.block_3_2.out0 CGRA2.block_2_0.in2
edge CGRA2.block_3_2.out0 CGRA2.block_1_2.in0
edge CGRA2.block_3_2.out0 CGRA2.block_6_2.in0
edge CGRA2.block_3_2.out0 CGRA2.block_3_1.in1
edge CGRA2.block_3_2.out0 CGRA2.block_3_3.in3
edge CGRA2.block_3_2.rf_out CGRA2.block_0_0.in2
edge CGRA2.block_3_3.out0 CGRA2.block_2_0.in3
edge CGRA2.block_3_3.out0 CGRA2.block_1_3.in0
edge CGRA2.block_3_3.out0 CGRA2.block_6_3.in0
edge CGRA2.block_3_3.out0 CGRA2.block_3_2.in1
edge CGRA2.block_3_3.rf_out CGRA2.block_0_0.in3
edge CGRA2.block_7_0.out0 CGRA2.block_9_0.rf_in_muxa
edge CGRA2.block_7_0.out1 CGRA2.block_9_0.rf_in_muxout
edge CGRA2.block_7_1.out0 CGRA2.block_9_1.rf_in_muxa
edge CGRA2.block_7_1.out1 CGRA2.block_9_1.rf_in_muxout
edge CGRA2.block_7_2.out0 CGRA2.block_9_2.rf_in_muxa
edge CGRA2.block_7_2.out1 CGRA2.block_9_2.rf_in_muxout
edge CGRA2.block_7_3.out0 CGRA2.block_9_3.rf_in_muxa
edge CGRA2.block_7_3.out1 CGRA2.block_9_3.rf_in_muxout
edge CGRA2.block_10_0.out0 CGRA2.block_12_0.rf_in_muxa
edge CGRA2.block_10_0.out1 CGRA2.block_12_0.rf_in_muxout
edge CGRA2.block_10_1.out0 CGRA2.block_12_1.rf_in_muxa
edge CGRA2.block_10_1.out1 CGRA2.block_12_1.rf_in_muxout
edge CGRA2.block_10_2.out0 CGRA2.block_12_2.rf_in_muxa
edge CGRA2.block_10_2.out1 CGRA2.block_12_2.rf_in_muxout
edge CGRA2.block_10_3.out0 CGRA2.block_12_3.rf_in_muxa
edge CGRA2.block_10_3.out1 CGRA2.block_12_3.rf_in_muxout
edge CGRA2.bidir0 CGRA2.block_1_0.bidir
edge CGRA2.bidir1 CGRA2.block_1_1.bidir
edge CGRA2.bidir2 CGRA2.block_1_2.bidir
edge CGRA2.bidir3 CGRA2.block_1_3.bidir
edge CGRA2.block_6_0.out0 CGRA2.block_5_0.in0
edge CGRA2.block_6_0.out0 CGRA2.block_3_0.in2
edge CGRA2.block_6_0.out0 CGRA2.block_9_0.in0
edge CGRA2.block_6_0.out0 CGRA2.block_6_1.in3
edge CGRA2.block_6_0.rf_out CGRA2.block_4_0.in0
edge CGRA2.block_6_1.out0 CGRA2.block_5_0.in1
edge CGRA2.block_6_1.out0 CGRA2.block_3_1.in2
edge CGRA2.block_6_1.out0 CGRA2.block_9_1.in0
edge CGRA2.block_6_1.out0 CGRA2.block_6_0.in1
edge CGRA2.block_6_1.out0 CGRA2.block_6_2.in3
edge CGRA2.block_6_1.rf_out CGRA2.block_4_1.in0
edge CGRA2.block_6_2.out0 CGRA2.block_5_0.in2
edge CGRA2.block_6_2.out0 CGRA2.block_3_2.in2
edge CGRA2.block_6_2.out0 CGRA2.block_9_2.in0
edge CGRA2.block_6_2.out0 CGRA2.block_6_1.in1
edge CGRA2.block_6_2.out0 CGRA2.block_6_3.in3
edge CGRA2.block_6_2.rf_out CGRA2.block_4_2.in0
edge CGRA2.block_6_3.out0 CGRA2.block_5_0.in3
edge CGRA2.block_6_3.out0 CGRA2.block_3_3.in2
edge CGRA2.block_6_3.out0 CGRA2.block_9_3.in0
edge CGRA2.block_6_3.out0 CGRA2.block_6_2.in1
edge CGRA2.block_6_3.rf_out CGRA2.block_4_3.in0
edge CGRA2.block_9_0.out0 CGRA2.block_8_0.in0
edge CGRA2.block_9_0.out0 CGRA2.block_6_0.in2
edge CGRA2.block_9_0.out0 CGRA2.block_12_0.in0
edge CGRA2.block_9_0.out0 CGRA2.block_9_1.in3
edge CGRA2.block_9_0.rf_out CGRA2.block_7_0.in0
edge CGRA2.block_9_1.out0 CGRA2.block_8_0.in1
edge CGRA2.block_9_1.out0 CGRA2.block_6_1.in2
edge CGRA2.block_9_1.out0 CGRA2.block_12_1.in0
edge CGRA2.block_9_1.out0 CGRA2.block_9_0.in1
edge CGRA2.block_9_1.out0 CGRA2.block_9_2.in3
edge CGRA2.block_9_1.rf_out CGRA2.block_7_1.in0
edge CGRA2.block_9_2.out0 CGRA2.block_8_0.in2
edge CGRA2.block_9_2.out0 CGRA2.block_6_2.in2
edge CGRA2.block_9_2.out0 CGRA2.block_12_2.in0
edge CGRA2.block_9_2.out0 CGRA2.block_9_1.in1
edge CGRA2.block_9_2.out0 CGRA2.block_9_3.in3
edge CGRA2.block_9_2.rf_out CGRA2.block_7_2.in0
edge CGRA2.block_9_3.out0 CGRA2.block_8_0.in3
edge CGRA2.block_9_3.out0 CGRA2.block_6_3.in2
edge CGRA2.block_9_3.out0 CGRA2.block_12_3.in0
edge CGRA2.block_9_3.out0 CGRA2.block_9_2.in1
edge CGRA2.block_9_3.rf_out CGRA2.block_7_3.in0
edge CGRA2.block_12_0.out0 CGRA2.block_11_0.in0
edge CGRA2.block_12_0.out0 CGRA2.block_9_0.in2
edge CGRA2.block_12_0.out0 CGRA2.block_12_1.in3
edge CGRA2.block_12_0.rf_out CGRA2.block_10_0.in0
edge CGRA2.block_12_1.out0 CGRA2.block_11_0.in1
edge CGRA2.block_12_1.out0 CGRA2.block_9_1.in2
edge CGRA2.block_12_1.out0 CGRA2.block_12_0.in1
edge CGRA2.block_12_1.out0 CGRA2.block_12_2.in3
edge CGRA2.block_12_1.rf_out CGRA2.block_10_1.in0
edge CGRA2.block_12_2.out0 CGRA2.block_11_0.in2
edge CGRA2.block_12_2.out0 CGRA2.block_9_2.in2
edge CGRA2.block_12_2.out0 CGRA2.block_12_1.in1
edge CGRA2.block_12_2.out0 CGRA2.block_12_3.in3
edge CGRA2.block_12_2.rf_out CGRA2.block_10_2.in0
edge CGRA2.block_12_3.out0 CGRA2.block_11_0.in3
edge CGRA2.block_12_3.out0 CGRA2.block_9_3.in2
edge CGRA2.block_12_3.out0 CGRA2.block_12_2.in1
edge CGRA2.block_12_3.rf_out CGRA2.block_10_3.in0
edge CGRA2.block_0_0.in3 CGRA2.block_0_0.rf.in3
edge CGRA2.block_0_0.in2 CGRA2.block_0_0.rf.in2
edge CGRA2.block_0_0.in0 CGRA2.block_0_0.rf.in0
edge CGRA2.block_0_0.in1 CGRA2.block_0_0.rf.in1
edge CGRA2.block_0_0.rf.out0 CGRA2.block_0_0.out0
edge CGRA2.block_0_0.rf.out1 CGRA2.block_0_0.out1
edge CGRA2.block_0_0.rf.out2 CGRA2.block_0_0.out2
edge CGRA2.block_0_0.rf.out3 CGRA2.block_0_0.out3
edge CGRA2.block_0_0.rf.out4 CGRA2.block_0_0.out4
edge CGRA2.block_0_0.rf.out5 CGRA2.block_0_0.out5
edge CGRA2.block_0_0.rf.out6 CGRA2.block_0_0.out6
edge CGRA2.block_0_0.rf.out7 CGRA2.block_0_0.out7
edge CGRA2.block_10_0.in0 CGRA2.block_10_0.rf.in0
edge CGRA2.block_10_0.rf.out0 CGRA2.block_10_0.out0
edge CGRA2.block_10_0.rf.out1 CGRA2.block_10_0.out1
edge CGRA2.block_10_1.in0 CGRA2.block_10_1.rf.in0
edge CGRA2.block_10_1.rf.out0 CGRA2.block_10_1.out0
edge CGRA2.block_10_1.rf.out1 CGRA2.block_10_1.out1
edge CGRA2.block_10_2.in0 CGRA2.block_10_2.rf.in0
edge CGRA2.block_10_2.rf.out0 CGRA2.block_10_2.out0
edge CGRA2.block_10_2.rf.out1 CGRA2.block_10_2.out1
edge CGRA2.block_10_3.in0 CGRA2.block_10_3.rf.in0
edge CGRA2.block_10_3.rf.out0 CGRA2.block_10_3.out0
edge CGRA2.block_10_3.rf.out1 CGRA2.block_10_3.out1
edge CGRA2.block_11_0.in0 CGRA2.block_11_0.mem_port.in0
edge CGRA2.block_11_0.in1 CGRA2.block_11_0.mem_port.in1
edge CGRA2.block_11_0.in2 CGRA2.block_11_0.mem_port.in2
edge CGRA2.block_11_0.in3 CGRA2.block_11_0.mem_port.in3
edge CGRA2.block_11_0.mem_port.out0 CGRA2.block_11_0.out0
edge CGRA2.block_11_0.mem_port.in0 CGRA2.block_11_0.mem_port.mux_data.in0
edge CGRA2.block_11_0.mem_port.in0 CGRA2.block_11_0.mem_port.mux_addr.in0
edge CGRA2.block_11_0.mem_port.in1 CGRA2.block_11_0.mem_port.mux_data.in1
edge CGRA2.block_11_0.mem_port.in1 CGRA2.block_11_0.mem_port.mux_addr.in1
edge CGRA2.block_11_0.mem_port.in2 CGRA2.block_11_0.mem_port.mux_data.in2
edge CGRA2.block_11_0.mem_port.in2 CGRA2.block_11_0.mem_port.mux_addr.in2
edge CGRA2.block_11_0.mem_port.in3 CGRA2.block_11_0.mem_port.mux_data.in3
edge CGRA2.block_11_0.mem_port.in3 CGRA2.block_11_0.mem_port.mux_addr.in3
edge CGRA2.block_11_0.mem_port.mem_unit.out0 CGRA2.block_11_0.mem_port.out0
edge CGRA2.block_11_0.mem_port.mux_addr.out0 CGRA2.block_11_0.mem_port.mem_unit.in1
edge CGRA2.block_11_0.mem_port.mux_data.out0 CGRA2.block_11_0.mem_port.mem_unit.in0
edge CGRA2.block_12_0.in0 CGRA2.block_12_0.CGAAdresPE_mux0.in0
edge CGRA2.block_12_0.in0 CGRA2.block_12_0.CGAAdresPE_mux1.in0
edge CGRA2.block_12_0.in0 CGRA2.block_12_0.CGAAdresPE_mux2.in0
edge CGRA2.block_12_0.in1 CGRA2.block_12_0.CGAAdresPE_mux0.in1
edge CGRA2.block_12_0.in1 CGRA2.block_12_0.CGAAdresPE_mux1.in1
edge CGRA2.block_12_0.in1 CGRA2.block_12_0.CGAAdresPE_mux2.in1
edge CGRA2.block_12_0.in2 CGRA2.block_12_0.CGAAdresPE_mux0.in2
edge CGRA2.block_12_0.in2 CGRA2.block_12_0.CGAAdresPE_mux1.in2
edge CGRA2.block_12_0.in2 CGRA2.block_12_0.CGAAdresPE_mux2.in2
edge CGRA2.block_12_0.in3 CGRA2.block_12_0.CGAAdresPE_mux0.in3
edge CGRA2.block_12_0.in3 CGRA2.block_12_0.CGAAdresPE_mux1.in3
edge CGRA2.block_12_0.in3 CGRA2.block_12_0.CGAAdresPE_mux2.in3
edge CGRA2.block_12_0.in4 CGRA2.block_12_0.CGAAdresPE_mux0.in4
edge CGRA2.block_12_0.in4 CGRA2.block_12_0.CGAAdresPE_mux1.in4
edge CGRA2.block_12_0.in4 CGRA2.block_12_0.CGAAdresPE_mux2.in4
edge CGRA2.block_12_0.in5 CGRA2.block_12_0.CGAAdresPE_mux0.in5
edge CGRA2.block_12_0.in5 CGRA2.block_12_0.CGAAdresPE_mux1.in5
edge CGRA2.block_12_0.in5 CGRA2.block_12_0.CGAAdresPE_mux2.in5
edge CGRA2.block_12_0.in6 CGRA2.block_12_0.CGAAdresPE_mux0.in6
edge CGRA2.block_12_0.in6 CGRA2.block_12_0.CGAAdresPE_mux1.in6
edge CGRA2.block_12_0.in6 CGRA2.block_12_0.CGAAdresPE_mux2.in6
edge CGRA2.block_12_0.in7 CGRA2.block_12_0.CGAAdresPE_mux0.in7
edge CGRA2.block_12_0.in7 CGRA2.block_12_0.CGAAdresPE_mux1.in7
edge CGRA2.block_12_0.in7 CGRA2.block_12_0.CGAAdresPE_mux2.in7
edge CGRA2.block_12_0.rf_in_muxa CGRA2.block_12_0.CGAAdresPE_mux0.in9
edge CGRA2.block_12_0.rf_in_muxout CGRA2.block_12_0.mux_out.in1
edge CGRA2.block_12_0.func.out0 CGRA2.block_12_0.rf_out
edge CGRA2.block_12_0.mux_out.out0 CGRA2.block_12_0.out0
edge CGRA2.block_12_0.const.out0 CGRA2.block_12_0.CGAAdresPE_mux0.in8
edge CGRA2.block_12_0.const.out0 CGRA2.block_12_0.CGAAdresPE_mux1.in8
edge CGRA2.block_12_0.CGAAdresPE_mux0.out0 CGRA2.block_12_0.func.in0
edge CGRA2.block_12_0.CGAAdresPE_mux1.out0 CGRA2.block_12_0.func.in1
edge CGRA2.block_12_0.CGAAdresPE_mux2.out0 CGRA2.block_12_0.mux_out.in0
edge CGRA2.block_12_1.in1 CGRA2.block_12_1.CGAAdresPE_mux0.in1
edge CGRA2.block_12_1.in1 CGRA2.block_12_1.CGAAdresPE_mux1.in1
edge CGRA2.block_12_1.in1 CGRA2.block_12_1.CGAAdresPE_mux2.in1
edge CGRA2.block_12_1.in0 CGRA2.block_12_1.CGAAdresPE_mux0.in0
edge CGRA2.block_12_1.in0 CGRA2.block_12_1.CGAAdresPE_mux1.in0
edge CGRA2.block_12_1.in0 CGRA2.block_12_1.CGAAdresPE_mux2.in0
edge CGRA2.block_12_1.in2 CGRA2.block_12_1.CGAAdresPE_mux0.in2
edge CGRA2.block_12_1.in2 CGRA2.block_12_1.CGAAdresPE_mux1.in2
edge CGRA2.block_12_1.in2 CGRA2.block_12_1.CGAAdresPE_mux2.in2
edge CGRA2.block_12_1.in3 CGRA2.block_12_1.CGAAdresPE_mux0.in3
edge CGRA2.block_12_1.in3 CGRA2.block_12_1.CGAAdresPE_mux1.in3
edge CGRA2.block_12_1.in3 CGRA2.block_12_1.CGAAdresPE_mux2.in3
edge CGRA2.block_12_1.in4 CGRA2.block_12_1.CGAAdresPE_mux0.in4
edge CGRA2.block_12_1.in4 CGRA2.block_12_1.CGAAdresPE_mux1.in4
edge CGRA2.block_12_1.in4 CGRA2.block_12_1.CGAAdresPE_mux2.in4
edge CGRA2.block_12_1.in5 CGRA2.block_12_1.CGAAdresPE_mux0.in5
edge CGRA2.block_12_1.in5 CGRA2.block_12_1.CGAAdresPE_mux1.in5
edge CGRA2.block_12_1.in5 CGRA2.block_12_1.CGAAdresPE_mux2.in5
edge CGRA2.block_12_1.in6 CGRA2.block_12_1.CGAAdresPE_mux0.in6
edge CGRA2.block_12_1.in6 CGRA2.block_12_1.CGAAdresPE_mux1.in6
edge CGRA2.block_12_1.in6 CGRA2.block_12_1.CGAAdresPE_mux2.in6
edge CGRA2.block_12_1.in7 CGRA2.block_12_1.CGAAdresPE_mux0.in7
edge CGRA2.block_12_1.in7 CGRA2.block_12_1.CGAAdresPE_mux1.in7
edge CGRA2.block_12_1.in7 CGRA2.block_12_1.CGAAdresPE_mux2.in7
edge CGRA2.block_12_1.rf_in_muxa CGRA2.block_12_1.CGAAdresPE_mux0.in9
edge CGRA2.block_12_1.rf_in_muxout CGRA2.block_12_1.mux_out.in1
edge CGRA2.block_12_1.func.out0 CGRA2.block_12_1.rf_out
edge CGRA2.block_12_1.mux_out.out0 CGRA2.block_12_1.out0
edge CGRA2.block_12_1.const.out0 CGRA2.block_12_1.CGAAdresPE_mux0.in8
edge CGRA2.block_12_1.const.out0 CGRA2.block_12_1.CGAAdresPE_mux1.in8
edge CGRA2.block_12_1.CGAAdresPE_mux0.out0 CGRA2.block_12_1.func.in0
edge CGRA2.block_12_1.CGAAdresPE_mux1.out0 CGRA2.block_12_1.func.in1
edge CGRA2.block_12_1.CGAAdresPE_mux2.out0 CGRA2.block_12_1.mux_out.in0
edge CGRA2.block_12_2.in1 CGRA2.block_12_2.CGAAdresPE_mux0.in1
edge CGRA2.block_12_2.in1 CGRA2.block_12_2.CGAAdresPE_mux1.in1
edge CGRA2.block_12_2.in1 CGRA2.block_12_2.CGAAdresPE_mux2.in1
edge CGRA2.block_12_2.in0 CGRA2.block_12_2.CGAAdresPE_mux0.in0
edge CGRA2.block_12_2.in0 CGRA2.block_12_2.CGAAdresPE_mux1.in0
edge CGRA2.block_12_2.in0 CGRA2.block_12_2.CGAAdresPE_mux2.in0
edge CGRA2.block_12_2.in2 CGRA2.block_12_2.CGAAdresPE_mux0.in2
edge CGRA2.block_12_2.in2 CGRA2.block_12_2.CGAAdresPE_mux1.in2
edge CGRA2.block_12_2.in2 CGRA2.block_12_2.CGAAdresPE_mux2.in2
edge CGRA2.block_12_2.in3 CGRA2.block_12_2.CGAAdresPE_mux0.in3
edge CGRA2.block_12_2.in3 CGRA2.block_12_2.CGAAdresPE_mux1.in3
edge CGRA2.block_12_2.in3 CGRA2.block_12_2.CGAAdresPE_mux2.in3
edge CGRA2.block_12_2.in4 CGRA2.block_12_2.CGAAdresPE_mux0.in4
edge CGRA2.block_12_2.in4 CGRA2.block_12_2.CGAAdresPE_mux1.in4
edge CGRA2.block_12_2.in4 CGRA2.block_12_2.CGAAdresPE_mux2.in4
edge CGRA2.block_12_2.in5 CGRA2.block_12_2.CGAAdresPE_mux0.in5
edge CGRA2.block_12_2.in5 CGRA2.block_12_2.CGAAdresPE_mux1.in5
edge CGRA2.block_12_2.in5 CGRA2.block_12_2.CGAAdresPE_mux2.in5
edge CGRA2.block_12_2.in6 CGRA2.block_12_2.CGAAdresPE_mux0.in6
edge CGRA2.block_12_2.in6 CGRA2.block_12_2.CGAAdresPE_mux1.in6
edge CGRA2.block_12_2.in6 CGRA2.block_12_2.CGAAdresPE_mux2.in6
edge CGRA2.block_12_2.in7 CGRA2.block_12_2.CGAAdresPE_mux0.in7
edge CGRA2.block_12_2.in7 CGRA2.block_12_2.CGAAdresPE_mux1.in7
edge CGRA2.block_12_2.in7 CGRA2.block_12_2.CGAAdresPE_mux2.in7
edge CGRA2.block_12_2.rf_in_muxa CGRA2.block_12_2.CGAAdresPE_mux0.in9
edge CGRA2.block_12_2.rf_in_muxout CGRA2.block_12_2.mux_out.in1
edge CGRA2.block_12_2.func.out0 CGRA2.block_12_2.rf_out
edge CGRA2.block_12_2.mux_out.out0 CGRA2.block_12_2.out0
edge CGRA2.block_12_2.const.out0 CGRA2.block_12_2.CGAAdresPE_mux0.in8
edge CGRA2.block_12_2.const.out0 CGRA2.block_12_2.CGAAdresPE_mux1.in8
edge CGRA2.block_12_2.CGAAdresPE_mux0.out0 CGRA2.block_12_2.func.in0
edge CGRA2.block_12_2.CGAAdresPE_mux1.out0 CGRA2.block_12_2.func.in1
edge CGRA2.block_12_2.CGAAdresPE_mux2.out0 CGRA2.block_12_2.mux_out.in0
edge CGRA2.block_12_3.in0 CGRA2.block_12_3.CGAAdresPE_mux0.in0
edge CGRA2.block_12_3.in0 CGRA2.block_12_3.CGAAdresPE_mux1.in0
edge CGRA2.block_12_3.in0 CGRA2.block_12_3.CGAAdresPE_mux2.in0
edge CGRA2.block_12_3.in1 CGRA2.block_12_3.CGAAdresPE_mux0.in1
edge CGRA2.block_12_3.in1 CGRA2.block_12_3.CGAAdresPE_mux1.in1
edge CGRA2.block_12_3.in1 CGRA2.block_12_3.CGAAdresPE_mux2.in1
edge CGRA2.block_12_3.in2 CGRA2.block_12_3.CGAAdresPE_mux0.in2
edge CGRA2.block_12_3.in2 CGRA2.block_12_3.CGAAdresPE_mux1.in2
edge CGRA2.block_12_3.in2 CGRA2.block_12_3.CGAAdresPE_mux2.in2
edge CGRA2.block_12_3.in3 CGRA2.block_12_3.CGAAdresPE_mux0.in3
edge CGRA2.block_12_3.in3 CGRA2.block_12_3.CGAAdresPE_mux1.in3
edge CGRA2.block_12_3.in3 CGRA2.block_12_3.CGAAdresPE_mux2.in3
edge CGRA2.block_12_3.in4 CGRA2.block_12_3.CGAAdresPE_mux0.in4
edge CGRA2.block_12_3.in4 CGRA2.block_12_3.CGAAdresPE_mux1.in4
edge CGRA2.block_12_3.in4 CGRA2.block_12_3.CGAAdresPE_mux2.in4
edge CGRA2.block_12_3.in5 CGRA2.block_12_3.CGAAdresPE_mux0.in5
edge CGRA2.block_12_3.in5 CGRA2.block_12_3.CGAAdresPE_mux1.in5
edge CGRA2.block_12_3.in5 CGRA2.block_12_3.CGAAdresPE_mux2.in5
edge CGRA2.block_12_3.in6 CGRA2.block_12_3.CGAAdresPE_mux0.in6
edge CGRA2.block_12_3.in6 CGRA2.block_12_3.CGAAdresPE_mux1.in6
edge CGRA2.block_12_3.in6 CGRA2.block_12_3.CGAAdresPE_mux2.in6
edge CGRA2.block_12_3.in7 CGRA2.block_12_3.CGAAdresPE_mux0.in7
edge CGRA2.block_12_3.in7 CGRA2.block_12_3.CGAAdresPE_mux1.in7
edge CGRA2.block_12_3.in7 CGRA2.block_12_3.CGAAdresPE_mux2.in7
edge CGRA2.block_12_3.rf_in_muxa CGRA2.block_12_3.CGAAdresPE_mux0.in9
edge CGRA2.block_12_3.rf_in_muxout CGRA2.block_12_3.mux_out.in1
edge CGRA2.block_12_3.func.out0 CGRA2.block_12_3.rf_out
edge CGRA2.block_12_3.mux_out.out0 CGRA2.block_12_3.out0
edge CGRA2.block_12_3.const.out0 CGRA2.block_12_3.CGAAdresPE_mux0.in8
edge CGRA2.block_12_3.const.out0 CGRA2.block_12_3.CGAAdresPE_mux1.in8
edge CGRA2.block_12_3.CGAAdresPE_mux0.out0 CGRA2.block_12_3.func.in0
edge CGRA2.block_12_3.CGAAdresPE_mux1.out0 CGRA2.block_12_3.func.in1
edge CGRA2.block_12_3.CGAAdresPE_mux2.out0 CGRA2.block_12_3.mux_out.in0
edge CGRA2.block_1_0.io.out0 CGRA2.block_1_0.out0
edge CGRA2.block_1_0.io.bidir CGRA2.block_1_0.bidir
edge CGRA2.block_1_0.in0 CGRA2.block_1_0.io.in0
edge CGRA2.block_1_0.io.in0 CGRA2.block_1_0.io.reg_in.in0
edge CGRA2.block_1_0.io.bidir CGRA2.block_1_0.io.reg_out.in0
edge CGRA2.block_1_0.io.reg_in.out0 CGRA2.block_1_0.io.OE.in0
edge CGRA2.block_1_0.io.reg_out.out0 CGRA2.block_1_0.io.out0
edge CGRA2.block_1_0.io.OE.out0 CGRA2.block_1_0.io.bidir
edge CGRA2.block_1_1.in0 CGRA2.block_1_1.io.in0
edge CGRA2.block_1_1.io.out0 CGRA2.block_1_1.out0
edge CGRA2.block_1_1.io.bidir CGRA2.block_1_1.bidir
edge CGRA2.block_1_1.io.in0 CGRA2.block_1_1.io.reg_in.in0
edge CGRA2.block_1_1.io.bidir CGRA2.block_1_1.io.reg_out.in0
edge CGRA2.block_1_1.io.reg_in.out0 CGRA2.block_1_1.io.OE.in0
edge CGRA2.block_1_1.io.reg_out.out0 CGRA2.block_1_1.io.out0
edge CGRA2.block_1_1.io.OE.out0 CGRA2.block_1_1.io.bidir
edge CGRA2.block_1_2.in0 CGRA2.block_1_2.io.in0
edge CGRA2.block_1_2.io.out0 CGRA2.block_1_2.out0
edge CGRA2.block_1_2.io.bidir CGRA2.block_1_2.bidir
edge CGRA2.block_1_2.io.in0 CGRA2.block_1_2.io.reg_in.in0
edge CGRA2.block_1_2.io.bidir CGRA2.block_1_2.io.reg_out.in0
edge CGRA2.block_1_2.io.reg_in.out0 CGRA2.block_1_2.io.OE.in0
edge CGRA2.block_1_2.io.reg_out.out0 CGRA2.block_1_2.io.out0
edge CGRA2.block_1_2.io.OE.out0 CGRA2.block_1_2.io.bidir
edge CGRA2.block_1_3.in0 CGRA2.block_1_3.io.in0
edge CGRA2.block_1_3.io.out0 CGRA2.block_1_3.out0
edge CGRA2.block_1_3.io.bidir CGRA2.block_1_3.bidir
edge CGRA2.block_1_3.io.in0 CGRA2.block_1_3.io.reg_in.in0
edge CGRA2.block_1_3.io.bidir CGRA2.block_1_3.io.reg_out.in0
edge CGRA2.block_1_3.io.reg_in.out0 CGRA2.block_1_3.io.OE.in0
edge CGRA2.block_1_3.io.reg_out.out0 CGRA2.block_1_3.io.out0
edge CGRA2.block_1_3.io.OE.out0 CGRA2.block_1_3.io.bidir
edge CGRA2.block_2_0.in0 CGRA2.block_2_0.mem_port.in0
edge CGRA2.block_2_0.in1 CGRA2.block_2_0.mem_port.in1
edge CGRA2.block_2_0.in2 CGRA2.block_2_0.mem_port.in2
edge CGRA2.block_2_0.in3 CGRA2.block_2_0.mem_port.in3
edge CGRA2.block_2_0.mem_port.out0 CGRA2.block_2_0.out0
edge CGRA2.block_2_0.mem_port.in0 CGRA2.block_2_0.mem_port.mux_data.in0
edge CGRA2.block_2_0.mem_port.in0 CGRA2.block_2_0.mem_port.mux_addr.in0
edge CGRA2.block_2_0.mem_port.in1 CGRA2.block_2_0.mem_port.mux_data.in1
edge CGRA2.block_2_0.mem_port.in1 CGRA2.block_2_0.mem_port.mux_addr.in1
edge CGRA2.block_2_0.mem_port.in2 CGRA2.block_2_0.mem_port.mux_data.in2
edge CGRA2.block_2_0.mem_port.in2 CGRA2.block_2_0.mem_port.mux_addr.in2
edge CGRA2.block_2_0.mem_port.in3 CGRA2.block_2_0.mem_port.mux_data.in3
edge CGRA2.block_2_0.mem_port.in3 CGRA2.block_2_0.mem_port.mux_addr.in3
edge CGRA2.block_2_0.mem_port.mem_unit.out0 CGRA2.block_2_0.mem_port.out0
edge CGRA2.block_2_0.mem_port.mux_addr.out0 CGRA2.block_2_0.mem_port.mem_unit.in1
edge CGRA2.block_2_0.mem_port.mux_data.out0 CGRA2.block_2_0.mem_port.mem_unit.in0
edge CGRA2.block_3_0.in1 CGRA2.block_3_0.VLIWAdresPE_mux0.in1
edge CGRA2.block_3_0.in1 CGRA2.block_3_0.VLIWAdresPE_mux1.in1
edge CGRA2.block_3_0.in1 CGRA2.block_3_0.VLIWAdresPE_mux2.in1
edge CGRA2.block_3_0.in0 CGRA2.block_3_0.VLIWAdresPE_mux0.in0
edge CGRA2.block_3_0.in0 CGRA2.block_3_0.VLIWAdresPE_mux1.in0
edge CGRA2.block_3_0.in0 CGRA2.block_3_0.VLIWAdresPE_mux2.in0
edge CGRA2.block_3_0.in2 CGRA2.block_3_0.VLIWAdresPE_mux0.in2
edge CGRA2.block_3_0.in2 CGRA2.block_3_0.VLIWAdresPE_mux1.in2
edge CGRA2.block_3_0.in2 CGRA2.block_3_0.VLIWAdresPE_mux2.in2
edge CGRA2.block_3_0.in3 CGRA2.block_3_0.VLIWAdresPE_mux0.in3
edge CGRA2.block_3_0.in3 CGRA2.block_3_0.VLIWAdresPE_mux1.in3
edge CGRA2.block_3_0.in3 CGRA2.block_3_0.VLIWAdresPE_mux2.in3
edge CGRA2.block_3_0.in4 CGRA2.block_3_0.VLIWAdresPE_mux0.in4
edge CGRA2.block_3_0.in4 CGRA2.block_3_0.VLIWAdresPE_mux1.in4
edge CGRA2.block_3_0.in4 CGRA2.block_3_0.VLIWAdresPE_mux2.in4
edge CGRA2.block_3_0.in5 CGRA2.block_3_0.VLIWAdresPE_mux0.in5
edge CGRA2.block_3_0.in5 CGRA2.block_3_0.VLIWAdresPE_mux1.in5
edge CGRA2.block_3_0.in5 CGRA2.block_3_0.VLIWAdresPE_mux2.in5
edge CGRA2.block_3_0.in6 CGRA2.block_3_0.VLIWAdresPE_mux0.in6
edge CGRA2.block_3_0.in6 CGRA2.block_3_0.VLIWAdresPE_mux1.in6
edge CGRA2.block_3_0.in6 CGRA2.block_3_0.VLIWAdresPE_mux2.in6
edge CGRA2.block_3_0.in7 CGRA2.block_3_0.VLIWAdresPE_mux0.in7
edge CGRA2.block_3_0.in7 CGRA2.block_3_0.VLIWAdresPE_mux1.in7
edge CGRA2.block_3_0.in7 CGRA2.block_3_0.VLIWAdresPE_mux2.in7
edge CGRA2.block_3_0.rf_in_muxa CGRA2.block_3_0.VLIWAdresPE_mux0.in9
edge CGRA2.block_3_0.rf_in_muxout CGRA2.block_3_0.mux_out.in1
edge CGRA2.block_3_0.func.out0 CGRA2.block_3_0.rf_out
edge CGRA2.block_3_0.mux_out.out0 CGRA2.block_3_0.out0
edge CGRA2.block_3_0.const.out0 CGRA2.block_3_0.VLIWAdresPE_mux0.in8
edge CGRA2.block_3_0.const.out0 CGRA2.block_3_0.VLIWAdresPE_mux1.in8
edge CGRA2.block_3_0.VLIWAdresPE_mux0.out0 CGRA2.block_3_0.func.in0
edge CGRA2.block_3_0.VLIWAdresPE_mux1.out0 CGRA2.block_3_0.func.in1
edge CGRA2.block_3_0.VLIWAdresPE_mux2.out0 CGRA2.block_3_0.mux_out.in0
edge CGRA2.block_3_1.in0 CGRA2.block_3_1.VLIWAdresPE_mux0.in0
edge CGRA2.block_3_1.in0 CGRA2.block_3_1.VLIWAdresPE_mux1.in0
edge CGRA2.block_3_1.in0 CGRA2.block_3_1.VLIWAdresPE_mux2.in0
edge CGRA2.block_3_1.in1 CGRA2.block_3_1.VLIWAdresPE_mux0.in1
edge CGRA2.block_3_1.in1 CGRA2.block_3_1.VLIWAdresPE_mux1.in1
edge CGRA2.block_3_1.in1 CGRA2.block_3_1.VLIWAdresPE_mux2.in1
edge CGRA2.block_3_1.in2 CGRA2.block_3_1.VLIWAdresPE_mux0.in2
edge CGRA2.block_3_1.in2 CGRA2.block_3_1.VLIWAdresPE_mux1.in2
edge CGRA2.block_3_1.in2 CGRA2.block_3_1.VLIWAdresPE_mux2.in2
edge CGRA2.block_3_1.in3 CGRA2.block_3_1.VLIWAdresPE_mux0.in3
edge CGRA2.block_3_1.in3 CGRA2.block_3_1.VLIWAdresPE_mux1.in3
edge CGRA2.block_3_1.in3 CGRA2.block_3_1.VLIWAdresPE_mux2.in3
edge CGRA2.block_3_1.in4 CGRA2.block_3_1.VLIWAdresPE_mux0.in4
edge CGRA2.block_3_1.in4 CGRA2.block_3_1.VLIWAdresPE_mux1.in4
edge CGRA2.block_3_1.in4 CGRA2.block_3_1.VLIWAdresPE_mux2.in4
edge CGRA2.block_3_1.in5 CGRA2.block_3_1.VLIWAdresPE_mux0.in5
edge CGRA2.block_3_1.in5 CGRA2.block_3_1.VLIWAdresPE_mux1.in5
edge CGRA2.block_3_1.in5 CGRA2.block_3_1.VLIWAdresPE_mux2.in5
edge CGRA2.block_3_1.in6 CGRA2.block_3_1.VLIWAdresPE_mux0.in6
edge CGRA2.block_3_1.in6 CGRA2.block_3_1.VLIWAdresPE_mux1.in6
edge CGRA2.block_3_1.in6 CGRA2.block_3_1.VLIWAdresPE_mux2.in6
edge CGRA2.block_3_1.in7 CGRA2.block_3_1.VLIWAdresPE_mux0.in7
edge CGRA2.block_3_1.in7 CGRA2.block_3_1.VLIWAdresPE_mux1.in7
edge CGRA2.block_3_1.in7 CGRA2.block_3_1.VLIWAdresPE_mux2.in7
edge CGRA2.block_3_1.rf_in_muxa CGRA2.block_3_1.VLIWAdresPE_mux0.in9
edge CGRA2.block_3_1.rf_in_muxout CGRA2.block_3_1.mux_out.in1
edge CGRA2.block_3_1.func.out0 CGRA2.block_3_1.rf_out
edge CGRA2.block_3_1.mux_out.out0 CGRA2.block_3_1.out0
edge CGRA2.block_3_1.const.out0 CGRA2.block_3_1.VLIWAdresPE_mux0.in8
edge CGRA2.block_3_1.const.out0 CGRA2.block_3_1.VLIWAdresPE_mux1.in8
edge CGRA2.block_3_1.VLIWAdresPE_mux0.out0 CGRA2.block_3_1.func.in0
edge CGRA2.block_3_1.VLIWAdresPE_mux1.out0 CGRA2.block_3_1.func.in1
edge CGRA2.block_3_1.VLIWAdresPE_mux2.out0 CGRA2.block_3_1.mux_out.in0
edge CGRA2.block_3_2.in0 CGRA2.block_3_2.VLIWAdresPE_mux0.in0
edge CGRA2.block_3_2.in0 CGRA2.block_3_2.VLIWAdresPE_mux1.in0
edge CGRA2.block_3_2.in0 CGRA2.block_3_2.VLIWAdresPE_mux2.in0
edge CGRA2.block_3_2.in1 CGRA2.block_3_2.VLIWAdresPE_mux0.in1
edge CGRA2.block_3_2.in1 CGRA2.block_3_2.VLIWAdresPE_mux1.in1
edge CGRA2.block_3_2.in1 CGRA2.block_3_2.VLIWAdresPE_mux2.in1
edge CGRA2.block_3_2.in2 CGRA2.block_3_2.VLIWAdresPE_mux0.in2
edge CGRA2.block_3_2.in2 CGRA2.block_3_2.VLIWAdresPE_mux1.in2
edge CGRA2.block_3_2.in2 CGRA2.block_3_2.VLIWAdresPE_mux2.in2
edge CGRA2.block_3_2.in3 CGRA2.block_3_2.VLIWAdresPE_mux0.in3
edge CGRA2.block_3_2.in3 CGRA2.block_3_2.VLIWAdresPE_mux1.in3
edge CGRA2.block_3_2.in3 CGRA2.block_3_2.VLIWAdresPE_mux2.in3
edge CGRA2.block_3_2.in4 CGRA2.block_3_2.VLIWAdresPE_mux0.in4
edge CGRA2.block_3_2.in4 CGRA2.block_3_2.VLIWAdresPE_mux1.in4
edge CGRA2.block_3_2.in4 CGRA2.block_3_2.VLIWAdresPE_mux2.in4
edge CGRA2.block_3_2.in5 CGRA2.block_3_2.VLIWAdresPE_mux0.in5
edge CGRA2.block_3_2.in5 CGRA2.block_3_2.VLIWAdresPE_mux1.in5
edge CGRA2.block_3_2.in5 CGRA2.block_3_2.VLIWAdresPE_mux2.in5
edge CGRA2.block_3_2.in6 CGRA2.block_3_2.VLIWAdresPE_mux0.in6
edge CGRA2.block_3_2.in6 CGRA2.block_3_2.VLIWAdresPE_mux1.in6
edge CGRA2.block_3_2.in6 CGRA2.block_3_2.VLIWAdresPE_mux2.in6
edge CGRA2.block_3_2.in7 CGRA2.block_3_2.VLIWAdresPE_mux0.in7
edge CGRA2.block_3_2.in7 CGRA2.block_3_2.VLIWAdresPE_mux1.in7
edge CGRA2.block_3_2.in7 CGRA2.block_3_2.VLIWAdresPE_mux2.in7
edge CGRA2.block_3_2.rf_in_muxa CGRA2.block_3_2.VLIWAdresPE_mux0.in9
edge CGRA2.block_3_2.rf_in_muxout CGRA2.block_3_2.mux_out.in1
edge CGRA2.block_3_2.func.out0 CGRA2.block_3_2.rf_out
edge CGRA2.block_3_2.mux_out.out0 CGRA2.block_3_2.out0
edge CGRA2.block_3_2.const.out0 CGRA2.block_3_2.VLIWAdresPE_mux0.in8
edge CGRA2.block_3_2.const.out0 CGRA2.block_3_2.VLIWAdresPE_mux1.in8
edge CGRA2.block_3_2.VLIWAdresPE_mux0.out0 CGRA2.block_3_2.func.in0
edge CGRA2.block_3_2.VLIWAdresPE_mux1.out0 CGRA2.block_3_2.func.in1
edge CGRA2.block_3_2.VLIWAdresPE_mux2.out0 CGRA2.block_3_2.mux_out.in0
edge CGRA2.block_3_3.in0 CGRA2.block_3_3.VLIWAdresPE_mux0.in0
edge CGRA2.block_3_3.in0 CGRA2.block_3_3.VLIWAdresPE_mux1.in0
edge CGRA2.block_3_3.in0 CGRA2.block_3_3.VLIWAdresPE_mux2.in0
edge CGRA2.block_3_3.in1 CGRA2.block_3_3.VLIWAdresPE_mux0.in1
edge CGRA2.block_3_3.in1 CGRA2.block_3_3.VLIWAdresPE_mux1.in1
edge CGRA2.block_3_3.in1 CGRA2.block_3_3.VLIWAdresPE_mux2.in1
edge CGRA2.block_3_3.in2 CGRA2.block_3_3.VLIWAdresPE_mux0.in2
edge CGRA2.block_3_3.in2 CGRA2.block_3_3.VLIWAdresPE_mux1.in2
edge CGRA2.block_3_3.in2 CGRA2.block_3_3.VLIWAdresPE_mux2.in2
edge CGRA2.block_3_3.in3 CGRA2.block_3_3.VLIWAdresPE_mux0.in3
edge CGRA2.block_3_3.in3 CGRA2.block_3_3.VLIWAdresPE_mux1.in3
edge CGRA2.block_3_3.in3 CGRA2.block_3_3.VLIWAdresPE_mux2.in3
edge CGRA2.block_3_3.in4 CGRA2.block_3_3.VLIWAdresPE_mux0.in4
edge CGRA2.block_3_3.in4 CGRA2.block_3_3.VLIWAdresPE_mux1.in4
edge CGRA2.block_3_3.in4 CGRA2.block_3_3.VLIWAdresPE_mux2.in4
edge CGRA2.block_3_3.in5 CGRA2.block_3_3.VLIWAdresPE_mux0.in5
edge CGRA2.block_3_3.in5 CGRA2.block_3_3.VLIWAdresPE_mux1.in5
edge CGRA2.block_3_3.in5 CGRA2.block_3_3.VLIWAdresPE_mux2.in5
edge CGRA2.block_3_3.in6 CGRA2.block_3_3.VLIWAdresPE_mux0.in6
edge CGRA2.block_3_3.in6 CGRA2.block_3_3.VLIWAdresPE_mux1.in6
edge CGRA2.block_3_3.in6 CGRA2.block_3_3.VLIWAdresPE_mux2.in6
edge CGRA2.block_3_3.in7 CGRA2.block_3_3.VLIWAdresPE_mux0.in7
edge CGRA2.block_3_3.in7 CGRA2.block_3_3.VLIWAdresPE_mux1.in7
edge CGRA2.block_3_3.in7 CGRA2.block_3_3.VLIWAdresPE_mux2.in7
edge CGRA2.block_3_3.rf_in_muxa CGRA2.block_3_3.VLIWAdresPE_mux0.in9
edge CGRA2.block_3_3.rf_in_muxout CGRA2.block_3_3.mux_out.in1
edge CGRA2.block_3_3.func.out0 CGRA2.block_3_3.rf_out
edge CGRA2.block_3_3.mux_out.out0 CGRA2.block_3_3.out0
edge CGRA2.block_3_3.const.out0 CGRA2.block_3_3.VLIWAdresPE_mux0.in8
edge CGRA2.block_3_3.const.out0 CGRA2.block_3_3.VLIWAdresPE_mux1.in8
edge CGRA2.block_3_3.VLIWAdresPE_mux0.out0 CGRA2.block_3_3.func.in0
edge CGRA2.block_3_3.VLIWAdresPE_mux1.out0 CGRA2.block_3_3.func.in1
edge CGRA2.block_3_3.VLIWAdresPE_mux2.out0 CGRA2.block_3_3.mux_out.in0
edge CGRA2.block_4_0.in0 CGRA2.block_4_0.rf.in0
edge CGRA2.block_4_0.rf.out0 CGRA2.block_4_0.out0
edge CGRA2.block_4_0.rf.out1 CGRA2.block_4_0.out1
edge CGRA2.block_4_1.in0 CGRA2.block_4_1.rf.in0
edge CGRA2.block_4_1.rf.out0 CGRA2.block_4_1.out0
edge CGRA2.block_4_1.rf.out1 CGRA2.block_4_1.out1
edge CGRA2.block_4_2.in0 CGRA2.block_4_2.rf.in0
edge CGRA2.block_4_2.rf.out0 CGRA2.block_4_2.out0
edge CGRA2.block_4_2.rf.out1 CGRA2.block_4_2.out1
edge CGRA2.block_4_3.in0 CGRA2.block_4_3.rf.in0
edge CGRA2.block_4_3.rf.out0 CGRA2.block_4_3.out0
edge CGRA2.block_4_3.rf.out1 CGRA2.block_4_3.out1
edge CGRA2.block_5_0.in0 CGRA2.block_5_0.mem_port.in0
edge CGRA2.block_5_0.in1 CGRA2.block_5_0.mem_port.in1
edge CGRA2.block_5_0.in2 CGRA2.block_5_0.mem_port.in2
edge CGRA2.block_5_0.in3 CGRA2.block_5_0.mem_port.in3
edge CGRA2.block_5_0.mem_port.out0 CGRA2.block_5_0.out0
edge CGRA2.block_5_0.mem_port.in0 CGRA2.block_5_0.mem_port.mux_data.in0
edge CGRA2.block_5_0.mem_port.in0 CGRA2.block_5_0.mem_port.mux_addr.in0
edge CGRA2.block_5_0.mem_port.in1 CGRA2.block_5_0.mem_port.mux_data.in1
edge CGRA2.block_5_0.mem_port.in1 CGRA2.block_5_0.mem_port.mux_addr.in1
edge CGRA2.block_5_0.mem_port.in2 CGRA2.block_5_0.mem_port.mux_data.in2
edge CGRA2.block_5_0.mem_port.in2 CGRA2.block_5_0.mem_port.mux_addr.in2
edge CGRA2.block_5_0.mem_port.in3 CGRA2.block_5_0.mem_port.mux_data.in3
edge CGRA2.block_5_0.mem_port.in3 CGRA2.block_5_0.mem_port.mux_addr.in3
edge CGRA2.block_5_0.mem_port.mem_unit.out0 CGRA2.block_5_0.mem_port.out0
edge CGRA2.block_5_0.mem_port.mux_addr.out0 CGRA2.block_5_0.mem_port.mem_unit.in1
edge CGRA2.block_5_0.mem_port.mux_data.out0 CGRA2.block_5_0.mem_port.mem_unit.in0
edge CGRA2.block_6_0.in0 CGRA2.block_6_0.CGAAdresPE_mux0.in0
edge CGRA2.block_6_0.in0 CGRA2.block_6_0.CGAAdresPE_mux1.in0
edge CGRA2.block_6_0.in0 CGRA2.block_6_0.CGAAdresPE_mux2.in0
edge CGRA2.block_6_0.in1 CGRA2.block_6_0.CGAAdresPE_mux0.in1
edge CGRA2.block_6_0.in1 CGRA2.block_6_0.CGAAdresPE_mux1.in1
edge CGRA2.block_6_0.in1 CGRA2.block_6_0.CGAAdresPE_mux2.in1
edge CGRA2.block_6_0.in2 CGRA2.block_6_0.CGAAdresPE_mux0.in2
edge CGRA2.block_6_0.in2 CGRA2.block_6_0.CGAAdresPE_mux1.in2
edge CGRA2.block_6_0.in2 CGRA2.block_6_0.CGAAdresPE_mux2.in2
edge CGRA2.block_6_0.in3 CGRA2.block_6_0.CGAAdresPE_mux0.in3
edge CGRA2.block_6_0.in3 CGRA2.block_6_0.CGAAdresPE_mux1.in3
edge CGRA2.block_6_0.in3 CGRA2.block_6_0.CGAAdresPE_mux2.in3
edge CGRA2.block_6_0.in4 CGRA2.block_6_0.CGAAdresPE_mux0.in4
edge CGRA2.block_6_0.in4 CGRA2.block_6_0.CGAAdresPE_mux1.in4
edge CGRA2.block_6_0.in4 CGRA2.block_6_0.CGAAdresPE_mux2.in4
edge CGRA2.block_6_0.in5 CGRA2.block_6_0.CGAAdresPE_mux0.in5
edge CGRA2.block_6_0.in5 CGRA2.block_6_0.CGAAdresPE_mux1.in5
edge CGRA2.block_6_0.in5 CGRA2.block_6_0.CGAAdresPE_mux2.in5
edge CGRA2.block_6_0.in6 CGRA2.block_6_0.CGAAdresPE_mux0.in6
edge CGRA2.block_6_0.in6 CGRA2.block_6_0.CGAAdresPE_mux1.in6
edge CGRA2.block_6_0.in6 CGRA2.block_6_0.CGAAdresPE_mux2.in6
edge CGRA2.block_6_0.in7 CGRA2.block_6_0.CGAAdresPE_mux0.in7
edge CGRA2.block_6_0.in7 CGRA2.block_6_0.CGAAdresPE_mux1.in7
edge CGRA2.block_6_0.in7 CGRA2.block_6_0.CGAAdresPE_mux2.in7
edge CGRA2.block_6_0.rf_in_muxa CGRA2.block_6_0.CGAAdresPE_mux0.in9
edge CGRA2.block_6_0.rf_in_muxout CGRA2.block_6_0.mux_out.in1
edge CGRA2.block_6_0.func.out0 CGRA2.block_6_0.rf_out
edge CGRA2.block_6_0.mux_out.out0 CGRA2.block_6_0.out0
edge CGRA2.block_6_0.const.out0 CGRA2.block_6_0.CGAAdresPE_mux0.in8
edge CGRA2.block_6_0.const.out0 CGRA2.block_6_0.CGAAdresPE_mux1.in8
edge CGRA2.block_6_0.CGAAdresPE_mux0.out0 CGRA2.block_6_0.func.in0
edge CGRA2.block_6_0.CGAAdresPE_mux1.out0 CGRA2.block_6_0.func.in1
edge CGRA2.block_6_0.CGAAdresPE_mux2.out0 CGRA2.block_6_0.mux_out.in0
edge CGRA2.block_6_1.in0 CGRA2.block_6_1.CGAAdresPE_mux0.in0
edge CGRA2.block_6_1.in0 CGRA2.block_6_1.CGAAdresPE_mux1.in0
edge CGRA2.block_6_1.in0 CGRA2.block_6_1.CGAAdresPE_mux2.in0
edge CGRA2.block_6_1.in1 CGRA2.block_6_1.CGAAdresPE_mux0.in1
edge CGRA2.block_6_1.in1 CGRA2.block_6_1.CGAAdresPE_mux1.in1
edge CGRA2.block_6_1.in1 CGRA2.block_6_1.CGAAdresPE_mux2.in1
edge CGRA2.block_6_1.in2 CGRA2.block_6_1.CGAAdresPE_mux0.in2
edge CGRA2.block_6_1.in2 CGRA2.block_6_1.CGAAdresPE_mux1.in2
edge CGRA2.block_6_1.in2 CGRA2.block_6_1.CGAAdresPE_mux2.in2
edge CGRA2.block_6_1.in3 CGRA2.block_6_1.CGAAdresPE_mux0.in3
edge CGRA2.block_6_1.in3 CGRA2.block_6_1.CGAAdresPE_mux1.in3
edge CGRA2.block_6_1.in3 CGRA2.block_6_1.CGAAdresPE_mux2.in3
edge CGRA2.block_6_1.in4 CGRA2.block_6_1.CGAAdresPE_mux0.in4
edge CGRA2.block_6_1.in4 CGRA2.block_6_1.CGAAdresPE_mux1.in4
edge CGRA2.block_6_1.in4 CGRA2.block_6_1.CGAAdresPE_mux2.in4
edge CGRA2.block_6_1.in5 CGRA2.block_6_1.CGAAdresPE_mux0.in5
edge CGRA2.block_6_1.in5 CGRA2.block_6_1.CGAAdresPE_mux1.in5
edge CGRA2.block_6_1.in5 CGRA2.block_6_1.CGAAdresPE_mux2.in5
edge CGRA2.block_6_1.in6 CGRA2.block_6_1.CGAAdresPE_mux0.in6
edge CGRA2.block_6_1.in6 CGRA2.block_6_1.CGAAdresPE_mux1.in6
edge CGRA2.block_6_1.in6 CGRA2.block_6_1.CGAAdresPE_mux2.in6
edge CGRA2.block_6_1.in7 CGRA2.block_6_1.CGAAdresPE_mux0.in7
edge CGRA2.block_6_1.in7 CGRA2.block_6_1.CGAAdresPE_mux1.in7
edge CGRA2.block_6_1.in7 CGRA2.block_6_1.CGAAdresPE_mux2.in7
edge CGRA2.block_6_1.rf_in_muxa CGRA2.block_6_1.CGAAdresPE_mux0.in9
edge CGRA2.block_6_1.rf_in_muxout CGRA2.block_6_1.mux_out.in1
edge CGRA2.block_6_1.func.out0 CGRA2.block_6_1.rf_out
edge CGRA2.block_6_1.mux_out.out0 CGRA2.block_6_1.out0
edge CGRA2.block_6_1.const.out0 CGRA2.block_6_1.CGAAdresPE_mux0.in8
edge CGRA2.block_6_1.const.out0 CGRA2.block_6_1.CGAAdresPE_mux1.in8
edge CGRA2.block_6_1.CGAAdresPE_mux0.out0 CGRA2.block_6_1.func.in0
edge CGRA2.block_6_1.CGAAdresPE_mux1.out0 CGRA2.block_6_1.func.in1
edge CGRA2.block_6_1.CGAAdresPE_mux2.out0 CGRA2.block_6_1.mux_out.in0
edge CGRA2.block_6_2.in0 CGRA2.block_6_2.CGAAdresPE_mux0.in0
edge CGRA2.block_6_2.in0 CGRA2.block_6_2.CGAAdresPE_mux1.in0
edge CGRA2.block_6_2.in0 CGRA2.block_6_2.CGAAdresPE_mux2.in0
edge CGRA2.block_6_2.in1 CGRA2.block_6_2.CGAAdresPE_mux0.in1
edge CGRA2.block_6_2.in1 CGRA2.block_6_2.CGAAdresPE_mux1.in1
edge CGRA2.block_6_2.in1 CGRA2.block_6_2.CGAAdresPE_mux2.in1
edge CGRA2.block_6_2.in2 CGRA2.block_6_2.CGAAdresPE_mux0.in2
edge CGRA2.block_6_2.in2 CGRA2.block_6_2.CGAAdresPE_mux1.in2
edge CGRA2.block_6_2.in2 CGRA2.block_6_2.CGAAdresPE_mux2.in2
edge CGRA2.block_6_2.in3 CGRA2.block_6_2.CGAAdresPE_mux0.in3
edge CGRA2.block_6_2.in3 CGRA2.block_6_2.CGAAdresPE_mux1.in3
edge CGRA2.block_6_2.in3 CGRA2.block_6_2.CGAAdresPE_mux2.in3
edge CGRA2.block_6_2.in4 CGRA2.block_6_2.CGAAdresPE_mux0.in4
edge CGRA2.block_6_2.in4 CGRA2.block_6_2.CGAAdresPE_mux1.in4
edge CGRA2.block_6_2.in4 CGRA2.block_6_2.CGAAdresPE_mux2.in4
edge CGRA2.block_6_2.in5 CGRA2.block_6_2.CGAAdresPE_mux0.in5
edge CGRA2.block_6_2.in5 CGRA2.block_6_2.CGAAdresPE_mux1.in5
edge CGRA2.block_6_2.in5 CGRA2.block_6_2.CGAAdresPE_mux2.in5
edge CGRA2.block_6_2.in6 CGRA2.block_6_2.CGAAdresPE_mux0.in6
edge CGRA2.block_6_2.in6 CGRA2.block_6_2.CGAAdresPE_mux1.in6
edge CGRA2.block_6_2.in6 CGRA2.block_6_2.CGAAdresPE_mux2.in6
edge CGRA2.block_6_2.in7 CGRA2.block_6_2.CGAAdresPE_mux0.in7
edge CGRA2.block_6_2.in7 CGRA2.block_6_2.CGAAdresPE_mux1.in7
edge CGRA2.block_6_2.in7 CGRA2.block_6_2.CGAAdresPE_mux2.in7
edge CGRA2.block_6_2.rf_in_muxa CGRA2.block_6_2.CGAAdresPE_mux0.in9
edge CGRA2.block_6_2.rf_in_muxout CGRA2.block_6_2.mux_out.in1
edge CGRA2.block_6_2.func.out0 CGRA2.block_6_2.rf_out
edge CGRA2.block_6_2.mux_out.out0 CGRA2.block_6_2.out0
edge CGRA2.block_6_2.const.out0 CGRA2.block_6_2.CGAAdresPE_mux0.in8
edge CGRA2.block_6_2.const.out0 CGRA2.block_6_2.CGAAdresPE_mux1.in8
edge CGRA2.block_6_2.CGAAdresPE_mux0.out0 CGRA2.block_6_2.func.in0
edge CGRA2.block_6_2.CGAAdresPE_mux1.out0 CGRA2.block_6_2.func.in1
edge CGRA2.block_6_2.CGAAdresPE_mux2.out0 CGRA2.block_6_2.mux_out.in0
edge CGRA2.block_6_3.in0 CGRA2.block_6_3.CGAAdresPE_mux0.in0
edge CGRA2.block_6_3.in0 CGRA2.block_6_3.CGAAdresPE_mux1.in0
edge CGRA2.block_6_3.in0 CGRA2.block_6_3.CGAAdresPE_mux2.in0
edge CGRA2.block_6_3.in1 CGRA2.block_6_3.CGAAdresPE_mux0.in1
edge CGRA2.block_6_3.in1 CGRA2.block_6_3.CGAAdresPE_mux1.in1
edge CGRA2.block_6_3.in1 CGRA2.block_6_3.CGAAdresPE_mux2.in1
edge CGRA2.block_6_3.in2 CGRA2.block_6_3.CGAAdresPE_mux0.in2
edge CGRA2.block_6_3.in2 CGRA2.block_6_3.CGAAdresPE_mux1.in2
edge CGRA2.block_6_3.in2 CGRA2.block_6_3.CGAAdresPE_mux2.in2
edge CGRA2.block_6_3.in3 CGRA2.block_6_3.CGAAdresPE_mux0.in3
edge CGRA2.block_6_3.in3 CGRA2.block_6_3.CGAAdresPE_mux1.in3
edge CGRA2.block_6_3.in3 CGRA2.block_6_3.CGAAdresPE_mux2.in3
edge CGRA2.block_6_3.in4 CGRA2.block_6_3.CGAAdresPE_mux0.in4
edge CGRA2.block_6_3.in4 CGRA2.block_6_3.CGAAdresPE_mux1.in4
edge CGRA2.block_6_3.in4 CGRA2.block_6_3.CGAAdresPE_mux2.in4
edge CGRA2.block_6_3.in5 CGRA2.block_6_3.CGAAdresPE_mux0.in5
edge CGRA2.block_6_3.in5 CGRA2.block_6_3.CGAAdresPE_mux1.in5
edge CGRA2.block_6_3.in5 CGRA2.block_6_3.CGAAdresPE_mux2.in5
edge CGRA2.block_6_3.in6 CGRA2.block_6_3.CGAAdresPE_mux0.in6
edge CGRA2.block_6_3.in6 CGRA2.block_6_3.CGAAdresPE_mux1.in6
edge CGRA2.block_6_3.in6 CGRA2.block_6_3.CGAAdresPE_mux2.in6
edge CGRA2.block_6_3.in7 CGRA2.block_6_3.CGAAdresPE_mux0.in7
edge CGRA2.block_6_3.in7 CGRA2.block_6_3.CGAAdresPE_mux1.in7
edge CGRA2.block_6_3.in7 CGRA2.block_6_3.CGAAdresPE_mux2.in7
edge CGRA2.block_6_3.rf_in_muxa CGRA2.block_6_3.CGAAdresPE_mux0.in9
edge CGRA2.block_6_3.rf_in_muxout CGRA2.block_6_3.mux_out.in1
edge CGRA2.block_6_3.func.out0 CGRA2.block_6_3.rf_out
edge CGRA2.block_6_3.mux_out.out0 CGRA2.block_6_3.out0
edge CGRA2.block_6_3.const.out0 CGRA2.block_6_3.CGAAdresPE_mux0.in8
edge CGRA2.block_6_3.const.out0 CGRA2.block_6_3.CGAAdresPE_mux1.in8
edge CGRA2.block_6_3.CGAAdresPE_mux0.out0 CGRA2.block_6_3.func.in0
edge CGRA2.block_6_3.CGAAdresPE_mux1.out0 CGRA2.block_6_3.func.in1
edge CGRA2.block_6_3.CGAAdresPE_mux2.out0 CGRA2.block_6_3.mux_out.in0
edge CGRA2.block_7_0.in0 CGRA2.block_7_0.rf.in0
edge CGRA2.block_7_0.rf.out0 CGRA2.block_7_0.out0
edge CGRA2.block_7_0.rf.out1 CGRA2.block_7_0.out1
edge CGRA2.block_7_1.in0 CGRA2.block_7_1.rf.in0
edge CGRA2.block_7_1.rf.out0 CGRA2.block_7_1.out0
edge CGRA2.block_7_1.rf.out1 CGRA2.block_7_1.out1
edge CGRA2.block_7_2.in0 CGRA2.block_7_2.rf.in0
edge CGRA2.block_7_2.rf.out0 CGRA2.block_7_2.out0
edge CGRA2.block_7_2.rf.out1 CGRA2.block_7_2.out1
edge CGRA2.block_7_3.in0 CGRA2.block_7_3.rf.in0
edge CGRA2.block_7_3.rf.out0 CGRA2.block_7_3.out0
edge CGRA2.block_7_3.rf.out1 CGRA2.block_7_3.out1
edge CGRA2.block_8_0.in0 CGRA2.block_8_0.mem_port.in0
edge CGRA2.block_8_0.in1 CGRA2.block_8_0.mem_port.in1
edge CGRA2.block_8_0.in2 CGRA2.block_8_0.mem_port.in2
edge CGRA2.block_8_0.in3 CGRA2.block_8_0.mem_port.in3
edge CGRA2.block_8_0.mem_port.out0 CGRA2.block_8_0.out0
edge CGRA2.block_8_0.mem_port.mem_unit.out0 CGRA2.block_8_0.mem_port.out0
edge CGRA2.block_8_0.mem_port.in0 CGRA2.block_8_0.mem_port.mux_data.in0
edge CGRA2.block_8_0.mem_port.in0 CGRA2.block_8_0.mem_port.mux_addr.in0
edge CGRA2.block_8_0.mem_port.in1 CGRA2.block_8_0.mem_port.mux_data.in1
edge CGRA2.block_8_0.mem_port.in1 CGRA2.block_8_0.mem_port.mux_addr.in1
edge CGRA2.block_8_0.mem_port.in2 CGRA2.block_8_0.mem_port.mux_data.in2
edge CGRA2.block_8_0.mem_port.in2 CGRA2.block_8_0.mem_port.mux_addr.in2
edge CGRA2.block_8_0.mem_port.in3 CGRA2.block_8_0.mem_port.mux_data.in3
edge CGRA2.block_8_0.mem_port.in3 CGRA2.block_8_0.mem_port.mux_addr.in3
edge CGRA2.block_8_0.mem_port.mux_addr.out0 CGRA2.block_8_0.mem_port.mem_unit.in1
edge CGRA2.block_8_0.mem_port.mux_data.out0 CGRA2.block_8_0.mem_port.mem_unit.in0
edge CGRA2.block_9_0.in0 CGRA2.block_9_0.CGAAdresPE_mux0.in0
edge CGRA2.block_9_0.in0 CGRA2.block_9_0.CGAAdresPE_mux1.in0
edge CGRA2.block_9_0.in0 CGRA2.block_9_0.CGAAdresPE_mux2.in0
edge CGRA2.block_9_0.in1 CGRA2.block_9_0.CGAAdresPE_mux0.in1
edge CGRA2.block_9_0.in1 CGRA2.block_9_0.CGAAdresPE_mux1.in1
edge CGRA2.block_9_0.in1 CGRA2.block_9_0.CGAAdresPE_mux2.in1
edge CGRA2.block_9_0.in2 CGRA2.block_9_0.CGAAdresPE_mux0.in2
edge CGRA2.block_9_0.in2 CGRA2.block_9_0.CGAAdresPE_mux1.in2
edge CGRA2.block_9_0.in2 CGRA2.block_9_0.CGAAdresPE_mux2.in2
edge CGRA2.block_9_0.in3 CGRA2.block_9_0.CGAAdresPE_mux0.in3
edge CGRA2.block_9_0.in3 CGRA2.block_9_0.CGAAdresPE_mux1.in3
edge CGRA2.block_9_0.in3 CGRA2.block_9_0.CGAAdresPE_mux2.in3
edge CGRA2.block_9_0.in4 CGRA2.block_9_0.CGAAdresPE_mux0.in4
edge CGRA2.block_9_0.in4 CGRA2.block_9_0.CGAAdresPE_mux1.in4
edge CGRA2.block_9_0.in4 CGRA2.block_9_0.CGAAdresPE_mux2.in4
edge CGRA2.block_9_0.in5 CGRA2.block_9_0.CGAAdresPE_mux0.in5
edge CGRA2.block_9_0.in5 CGRA2.block_9_0.CGAAdresPE_mux1.in5
edge CGRA2.block_9_0.in5 CGRA2.block_9_0.CGAAdresPE_mux2.in5
edge CGRA2.block_9_0.in6 CGRA2.block_9_0.CGAAdresPE_mux0.in6
edge CGRA2.block_9_0.in6 CGRA2.block_9_0.CGAAdresPE_mux1.in6
edge CGRA2.block_9_0.in6 CGRA2.block_9_0.CGAAdresPE_mux2.in6
edge CGRA2.block_9_0.in7 CGRA2.block_9_0.CGAAdresPE_mux0.in7
edge CGRA2.block_9_0.in7 CGRA2.block_9_0.CGAAdresPE_mux1.in7
edge CGRA2.block_9_0.in7 CGRA2.block_9_0.CGAAdresPE_mux2.in7
edge CGRA2.block_9_0.rf_in_muxa CGRA2.block_9_0.CGAAdresPE_mux0.in9
edge CGRA2.block_9_0.rf_in_muxout CGRA2.block_9_0.mux_out.in1
edge CGRA2.block_9_0.func.out0 CGRA2.block_9_0.rf_out
edge CGRA2.block_9_0.mux_out.out0 CGRA2.block_9_0.out0
edge CGRA2.block_9_0.const.out0 CGRA2.block_9_0.CGAAdresPE_mux0.in8
edge CGRA2.block_9_0.const.out0 CGRA2.block_9_0.CGAAdresPE_mux1.in8
edge CGRA2.block_9_0.CGAAdresPE_mux0.out0 CGRA2.block_9_0.func.in0
edge CGRA2.block_9_0.CGAAdresPE_mux1.out0 CGRA2.block_9_0.func.in1
edge CGRA2.block_9_0.CGAAdresPE_mux2.out0 CGRA2.block_9_0.mux_out.in0
edge CGRA2.block_9_1.in1 CGRA2.block_9_1.CGAAdresPE_mux0.in1
edge CGRA2.block_9_1.in1 CGRA2.block_9_1.CGAAdresPE_mux1.in1
edge CGRA2.block_9_1.in1 CGRA2.block_9_1.CGAAdresPE_mux2.in1
edge CGRA2.block_9_1.in0 CGRA2.block_9_1.CGAAdresPE_mux0.in0
edge CGRA2.block_9_1.in0 CGRA2.block_9_1.CGAAdresPE_mux1.in0
edge CGRA2.block_9_1.in0 CGRA2.block_9_1.CGAAdresPE_mux2.in0
edge CGRA2.block_9_1.in2 CGRA2.block_9_1.CGAAdresPE_mux0.in2
edge CGRA2.block_9_1.in2 CGRA2.block_9_1.CGAAdresPE_mux1.in2
edge CGRA2.block_9_1.in2 CGRA2.block_9_1.CGAAdresPE_mux2.in2
edge CGRA2.block_9_1.in3 CGRA2.block_9_1.CGAAdresPE_mux0.in3
edge CGRA2.block_9_1.in3 CGRA2.block_9_1.CGAAdresPE_mux1.in3
edge CGRA2.block_9_1.in3 CGRA2.block_9_1.CGAAdresPE_mux2.in3
edge CGRA2.block_9_1.in4 CGRA2.block_9_1.CGAAdresPE_mux0.in4
edge CGRA2.block_9_1.in4 CGRA2.block_9_1.CGAAdresPE_mux1.in4
edge CGRA2.block_9_1.in4 CGRA2.block_9_1.CGAAdresPE_mux2.in4
edge CGRA2.block_9_1.in5 CGRA2.block_9_1.CGAAdresPE_mux0.in5
edge CGRA2.block_9_1.in5 CGRA2.block_9_1.CGAAdresPE_mux1.in5
edge CGRA2.block_9_1.in5 CGRA2.block_9_1.CGAAdresPE_mux2.in5
edge CGRA2.block_9_1.in6 CGRA2.block_9_1.CGAAdresPE_mux0.in6
edge CGRA2.block_9_1.in6 CGRA2.block_9_1.CGAAdresPE_mux1.in6
edge CGRA2.block_9_1.in6 CGRA2.block_9_1.CGAAdresPE_mux2.in6
edge CGRA2.block_9_1.in7 CGRA2.block_9_1.CGAAdresPE_mux0.in7
edge CGRA2.block_9_1.in7 CGRA2.block_9_1.CGAAdresPE_mux1.in7
edge CGRA2.block_9_1.in7 CGRA2.block_9_1.CGAAdresPE_mux2.in7
edge CGRA2.block_9_1.rf_in_muxa CGRA2.block_9_1.CGAAdresPE_mux0.in9
edge CGRA2.block_9_1.rf_in_muxout CGRA2.block_9_1.mux_out.in1
edge CGRA2.block_9_1.func.out0 CGRA2.block_9_1.rf_out
edge CGRA2.block_9_1.mux_out.out0 CGRA2.block_9_1.out0
edge CGRA2.block_9_1.const.out0 CGRA2.block_9_1.CGAAdresPE_mux0.in8
edge CGRA2.block_9_1.const.out0 CGRA2.block_9_1.CGAAdresPE_mux1.in8
edge CGRA2.block_9_1.CGAAdresPE_mux0.out0 CGRA2.block_9_1.func.in0
edge CGRA2.block_9_1.CGAAdresPE_mux1.out0 CGRA2.block_9_1.func.in1
edge CGRA2.block_9_1.CGAAdresPE_mux2.out0 CGRA2.block_9_1.mux_out.in0
edge CGRA2.block_9_2.in1 CGRA2.block_9_2.CGAAdresPE_mux0.in1
edge CGRA2.block_9_2.in1 CGRA2.block_9_2.CGAAdresPE_mux1.in1
edge CGRA2.block_9_2.in1 CGRA2.block_9_2.CGAAdresPE_mux2.in1
edge CGRA2.block_9_2.in0 CGRA2.block_9_2.CGAAdresPE_mux0.in0
edge CGRA2.block_9_2.in0 CGRA2.block_9_2.CGAAdresPE_mux1.in0
edge CGRA2.block_9_2.in0 CGRA2.block_9_2.CGAAdresPE_mux2.in0
edge CGRA2.block_9_2.in2 CGRA2.block_9_2.CGAAdresPE_mux0.in2
edge CGRA2.block_9_2.in2 CGRA2.block_9_2.CGAAdresPE_mux1.in2
edge CGRA2.block_9_2.in2 CGRA2.block_9_2.CGAAdresPE_mux2.in2
edge CGRA2.block_9_2.in3 CGRA2.block_9_2.CGAAdresPE_mux0.in3
edge CGRA2.block_9_2.in3 CGRA2.block_9_2.CGAAdresPE_mux1.in3
edge CGRA2.block_9_2.in3 CGRA2.block_9_2.CGAAdresPE_mux2.in3
edge CGRA2.block_9_2.in4 CGRA2.block_9_2.CGAAdresPE_mux0.in4
edge CGRA2.block_9_2.in4 CGRA2.block_9_2.CGAAdresPE_mux1.in4
edge CGRA2.block_9_2.in4 CGRA2.block_9_2.CGAAdresPE_mux2.in4
edge CGRA2.block_9_2.in5 CGRA2.block_9_2.CGAAdresPE_mux0.in5
edge CGRA2.block_9_2.in5 CGRA2.block_9_2.CGAAdresPE_mux1.in5
edge CGRA2.block_9_2.in5 CGRA2.block_9_2.CGAAdresPE_mux2.in5
edge CGRA2.block_9_2.in6 CGRA2.block_9_2.CGAAdresPE_mux0.in6
edge CGRA2.block_9_2.in6 CGRA2.block_9_2.CGAAdresPE_mux1.in6
edge CGRA2.block_9_2.in6 CGRA2.block_9_2.CGAAdresPE_mux2.in6
edge CGRA2.block_9_2.in7 CGRA2.block_9_2.CGAAdresPE_mux0.in7
edge CGRA2.block_9_2.in7 CGRA2.block_9_2.CGAAdresPE_mux1.in7
edge CGRA2.block_9_2.in7 CGRA2.block_9_2.CGAAdresPE_mux2.in7
edge CGRA2.block_9_2.rf_in_muxa CGRA2.block_9_2.CGAAdresPE_mux0.in9
edge CGRA2.block_9_2.rf_in_muxout CGRA2.block_9_2.mux_out.in1
edge CGRA2.block_9_2.func.out0 CGRA2.block_9_2.rf_out
edge CGRA2.block_9_2.mux_out.out0 CGRA2.block_9_2.out0
edge CGRA2.block_9_2.const.out0 CGRA2.block_9_2.CGAAdresPE_mux0.in8
edge CGRA2.block_9_2.const.out0 CGRA2.block_9_2.CGAAdresPE_mux1.in8
edge CGRA2.block_9_2.CGAAdresPE_mux0.out0 CGRA2.block_9_2.func.in0
edge CGRA2.block_9_2.CGAAdresPE_mux1.out0 CGRA2.block_9_2.func.in1
edge CGRA2.block_9_2.CGAAdresPE_mux2.out0 CGRA2.block_9_2.mux_out.in0
edge CGRA2.block_9_3.in0 CGRA2.block_9_3.CGAAdresPE_mux0.in0
edge CGRA2.block_9_3.in0 CGRA2.block_9_3.CGAAdresPE_mux1.in0
edge CGRA2.block_9_3.in0 CGRA2.block_9_3.CGAAdresPE_mux2.in0
edge CGRA2.block_9_3.in1 CGRA2.block_9_3.CGAAdresPE_mux0.in1
edge CGRA2.block_9_3.in1 CGRA2.block_9_3.CGAAdresPE_mux1.in1
edge CGRA2.block_9_3.in1 CGRA2.block_9_3.CGAAdresPE_mux2.in1
edge CGRA2.block_9_3.in2 CGRA2.block_9_3.CGAAdresPE_mux0.in2
edge CGRA2.block_9_3.in2 CGRA2.block_9_3.CGAAdresPE_mux1.in2
edge CGRA2.block_9_3.in2 CGRA2.block_9_3.CGAAdresPE_mux2.in2
edge CGRA2.block_9_3.in3 CGRA2.block_9_3.CGAAdresPE_mux0.in3
edge CGRA2.block_9_3.in3 CGRA2.block_9_3.CGAAdresPE_mux1.in3
edge CGRA2.block_9_3.in3 CGRA2.block_9_3.CGAAdresPE_mux2.in3
edge CGRA2.block_9_3.in4 CGRA2.block_9_3.CGAAdresPE_mux0.in4
edge CGRA2.block_9_3.in4 CGRA2.block_9_3.CGAAdresPE_mux1.in4
edge CGRA2.block_9_3.in4 CGRA2.block_9_3.CGAAdresPE_mux2.in4
edge CGRA2.block_9_3.in5 CGRA2.block_9_3.CGAAdresPE_mux0.in5
edge CGRA2.block_9_3.in5 CGRA2.block_9_3.CGAAdresPE_mux1.in5
edge CGRA2.block_9_3.in5 CGRA2.block_9_3.CGAAdresPE_mux2.in5
edge CGRA2.block_9_3.in6 CGRA2.block_9_3.CGAAdresPE_mux0.in6
edge CGRA2.block_9_3.in6 CGRA2.block_9_3.CGAAdresPE_mux1.in6
edge CGRA2.block_9_3.in6 CGRA2.block_9_3.CGAAdresPE_mux2.in6
edge CGRA2.block_9_3.in7 CGRA2.block_9_3.CGAAdresPE_mux0.in7
edge CGRA2.block_9_3.in7 CGRA2.block_9_3.CGAAdresPE_mux1.in7
edge CGRA2.block_9_3.in7 CGRA2.block_9_3.CGAAdresPE_mux2.in7
edge CGRA2.block_9_3.rf_in_muxa CGRA2.block_9_3.CGAAdresPE_mux0.in9
edge CGRA2.block_9_3.rf_in_muxout CGRA2.block_9_3.mux_out.in1
edge CGRA2.block_9_3.func.out0 CGRA2.block_9_3.rf_out
edge CGRA2.block_9_3.mux_out.out0 CGRA2.block_9_3.out0
edge CGRA2.block_9_3.const.out0 CGRA2.block_9_3.CGAAdresPE_mux0.in8
edge CGRA2.block_9_3.const.out0 CGRA2.block_9_3.CGAAdresPE_mux1.in8
edge CGRA2.block_9_3.CGAAdresPE_mux0.out0 CGRA2.block_9_3.func.in0
edge CGRA2.block_9_3.CGAAdresPE_mux1.out0 CGRA2.block_9_3.func.in1
edge CGRA2.block_9_3.CGAAdresPE_mux2.out0 CGRA2.block_9_3.mux_out.in0
edge CGRA2.block_9_3.CGAAdresPE_mux0.in8 CGRA2.block_9_3.CGAAdresPE_mux0
edge CGRA2.block_3_3.VLIWAdresPE_mux1.in2 CGRA2.block_3_3.VLIWAdresPE_mux1
edge CGRA2.block_6_0.func.in1 CGRA2.block_6_0.func
edge CGRA2.block_6_0.func_added_mux.in0 CGRA2.block_6_0.func_added_mux
edge CGRA2.block_6_3.CGAAdresPE_mux0.in4 CGRA2.block_6_3.CGAAdresPE_mux0
edge CGRA2.block_6_0.CGAAdresPE_mux0.in4 CGRA2.block_6_0.CGAAdresPE_mux0
edge CGRA2.block_12_1.mux_out.in0 CGRA2.block_12_1.mux_out
edge CGRA2.block_10_2.rf CGRA2.block_10_2.rf.out1
edge CGRA2.block_10_2.rf_added_mux CGRA2.block_10_2.rf_added_mux.out0
edge CGRA2.block_12_2.CGAAdresPE_mux1.in1 CGRA2.block_12_2.CGAAdresPE_mux1
edge CGRA2.block_12_2.CGAAdresPE_mux0.in6 CGRA2.block_12_2.CGAAdresPE_mux0
edge CGRA2.block_6_3.CGAAdresPE_mux0.in2 CGRA2.block_6_3.CGAAdresPE_mux0
edge CGRA2.block_6_0.CGAAdresPE_mux0.in2 CGRA2.block_6_0.CGAAdresPE_mux0
edge CGRA2.block_6_2.CGAAdresPE_mux2.in3 CGRA2.block_6_2.CGAAdresPE_mux2
edge CGRA2.block_3_0.VLIWAdresPE_mux1.in1 CGRA2.block_3_0.VLIWAdresPE_mux1
edge CGRA2.block_6_2.CGAAdresPE_mux2.in7 CGRA2.block_6_2.CGAAdresPE_mux2
edge CGRA2.block_3_2.VLIWAdresPE_mux0 CGRA2.block_3_2.VLIWAdresPE_mux0.out0
edge CGRA2.block_6_2.CGAAdresPE_mux1 CGRA2.block_6_2.CGAAdresPE_mux1.out0
edge CGRA2.block_12_0.CGAAdresPE_mux1.in2 CGRA2.block_12_0.CGAAdresPE_mux1
edge CGRA2.block_3_3.VLIWAdresPE_mux2.in4 CGRA2.block_3_3.VLIWAdresPE_mux2
edge CGRA2.block_9_0.CGAAdresPE_mux1.in0 CGRA2.block_9_0.CGAAdresPE_mux1
edge CGRA2.block_6_3.CGAAdresPE_mux0.in6 CGRA2.block_6_3.CGAAdresPE_mux0
edge CGRA2.block_9_3.CGAAdresPE_mux1.in8 CGRA2.block_9_3.CGAAdresPE_mux1
edge CGRA2.block_12_3.CGAAdresPE_mux0.in5 CGRA2.block_12_3.CGAAdresPE_mux0
edge CGRA2.block_6_1.CGAAdresPE_mux0.in9 CGRA2.block_6_1.CGAAdresPE_mux0
edge CGRA2.block_12_0.mux_out.in0 CGRA2.block_12_0.mux_out
edge CGRA2.block_3_0.const CGRA2.block_3_0.const.out0
edge CGRA2.block_3_0.const_added_mux CGRA2.block_3_0.const_added_mux.out0
edge CGRA2.block_6_3.CGAAdresPE_mux1 CGRA2.block_6_3.CGAAdresPE_mux1.out0
edge CGRA2.block_6_3.CGAAdresPE_mux0.in7 CGRA2.block_6_3.CGAAdresPE_mux0
edge CGRA2.block_1_1.io.reg_in.in0 CGRA2.block_1_1.io.reg_in
edge CGRA2.block_1_1.io.reg_in_added_mux.in0 CGRA2.block_1_1.io.reg_in_added_mux
edge CGRA2.block_5_0.mem_port.mux_addr.in1 CGRA2.block_5_0.mem_port.mux_addr
edge CGRA2.block_9_3.CGAAdresPE_mux2.in7 CGRA2.block_9_3.CGAAdresPE_mux2
edge CGRA2.block_5_0.mem_port.mem_unit CGRA2.block_5_0.mem_port.mem_unit.out0
edge CGRA2.block_5_0.mem_port.mem_unit_added_mux CGRA2.block_5_0.mem_port.mem_unit_added_mux.out0
edge CGRA2.block_6_1.CGAAdresPE_mux1.in0 CGRA2.block_6_1.CGAAdresPE_mux1
edge CGRA2.block_12_1.CGAAdresPE_mux0.in1 CGRA2.block_12_1.CGAAdresPE_mux0
edge CGRA2.block_3_0.VLIWAdresPE_mux1.in3 CGRA2.block_3_0.VLIWAdresPE_mux1
edge CGRA2.block_3_0.VLIWAdresPE_mux2.in4 CGRA2.block_3_0.VLIWAdresPE_mux2
edge CGRA2.block_1_2.io.reg_in CGRA2.block_1_2.io.reg_in.out0
edge CGRA2.block_1_2.io.reg_in_added_mux CGRA2.block_1_2.io.reg_in_added_mux.out0
edge CGRA2.block_9_1.CGAAdresPE_mux0.in4 CGRA2.block_9_1.CGAAdresPE_mux0
edge CGRA2.block_9_3.mux_out.in0 CGRA2.block_9_3.mux_out
edge CGRA2.block_12_3.CGAAdresPE_mux2.in4 CGRA2.block_12_3.CGAAdresPE_mux2
edge CGRA2.block_3_0.VLIWAdresPE_mux2.in1 CGRA2.block_3_0.VLIWAdresPE_mux2
edge CGRA2.block_9_1.CGAAdresPE_mux1.in4 CGRA2.block_9_1.CGAAdresPE_mux1
edge CGRA2.block_3_0.VLIWAdresPE_mux0.in0 CGRA2.block_3_0.VLIWAdresPE_mux0
edge CGRA2.block_3_1.VLIWAdresPE_mux0.in4 CGRA2.block_3_1.VLIWAdresPE_mux0
edge CGRA2.block_1_3.io.reg_out CGRA2.block_1_3.io.reg_out.out0
edge CGRA2.block_1_3.io.reg_out_added_mux CGRA2.block_1_3.io.reg_out_added_mux.out0
edge CGRA2.block_3_2.VLIWAdresPE_mux2.in3 CGRA2.block_3_2.VLIWAdresPE_mux2
edge CGRA2.block_6_2.CGAAdresPE_mux0.in1 CGRA2.block_6_2.CGAAdresPE_mux0
edge CGRA2.block_3_3.VLIWAdresPE_mux1.in3 CGRA2.block_3_3.VLIWAdresPE_mux1
edge CGRA2.block_8_0.mem_port.mux_data.in2 CGRA2.block_8_0.mem_port.mux_data
edge CGRA2.block_12_1.CGAAdresPE_mux2.in4 CGRA2.block_12_1.CGAAdresPE_mux2
edge CGRA2.block_3_2.VLIWAdresPE_mux0.in7 CGRA2.block_3_2.VLIWAdresPE_mux0
edge CGRA2.block_9_0.CGAAdresPE_mux0.in4 CGRA2.block_9_0.CGAAdresPE_mux0
edge CGRA2.block_9_1.CGAAdresPE_mux0.in1 CGRA2.block_9_1.CGAAdresPE_mux0
edge CGRA2.block_9_1.CGAAdresPE_mux2.in4 CGRA2.block_9_1.CGAAdresPE_mux2
edge CGRA2.block_3_3.VLIWAdresPE_mux0.in6 CGRA2.block_3_3.VLIWAdresPE_mux0
edge CGRA2.block_3_2.VLIWAdresPE_mux2.in2 CGRA2.block_3_2.VLIWAdresPE_mux2
edge CGRA2.block_12_1.CGAAdresPE_mux2 CGRA2.block_12_1.CGAAdresPE_mux2.out0
edge CGRA2.block_6_2.CGAAdresPE_mux2.in4 CGRA2.block_6_2.CGAAdresPE_mux2
edge CGRA2.block_9_0.func CGRA2.block_9_0.func.out0
edge CGRA2.block_9_0.func_added_mux CGRA2.block_9_0.func_added_mux.out0
edge CGRA2.block_10_3.rf CGRA2.block_10_3.rf.out0
edge CGRA2.block_10_3.rf_added_mux CGRA2.block_10_3.rf_added_mux.out0
edge CGRA2.block_3_3.func.in1 CGRA2.block_3_3.func
edge CGRA2.block_3_3.func_added_mux.in0 CGRA2.block_3_3.func_added_mux
edge CGRA2.block_3_3.VLIWAdresPE_mux2 CGRA2.block_3_3.VLIWAdresPE_mux2.out0
edge CGRA2.block_9_1.CGAAdresPE_mux2.in2 CGRA2.block_9_1.CGAAdresPE_mux2
edge CGRA2.block_5_0.mem_port.mux_addr CGRA2.block_5_0.mem_port.mux_addr.out0
edge CGRA2.block_9_2.mux_out.in1 CGRA2.block_9_2.mux_out
edge CGRA2.block_11_0.mem_port.mem_unit CGRA2.block_11_0.mem_port.mem_unit.out0
edge CGRA2.block_11_0.mem_port.mem_unit_added_mux CGRA2.block_11_0.mem_port.mem_unit_added_mux.out0
edge CGRA2.block_3_3.VLIWAdresPE_mux0.in7 CGRA2.block_3_3.VLIWAdresPE_mux0
edge CGRA2.block_6_0.CGAAdresPE_mux0.in3 CGRA2.block_6_0.CGAAdresPE_mux0
edge CGRA2.block_9_0.mux_out.in0 CGRA2.block_9_0.mux_out
edge CGRA2.block_12_2.CGAAdresPE_mux1.in3 CGRA2.block_12_2.CGAAdresPE_mux1
edge CGRA2.block_6_3.CGAAdresPE_mux2.in2 CGRA2.block_6_3.CGAAdresPE_mux2
edge CGRA2.block_3_1.mux_out CGRA2.block_3_1.mux_out.out0
edge CGRA2.block_12_0.CGAAdresPE_mux2 CGRA2.block_12_0.CGAAdresPE_mux2.out0
edge CGRA2.block_12_1.CGAAdresPE_mux0.in4 CGRA2.block_12_1.CGAAdresPE_mux0
edge CGRA2.block_12_2.CGAAdresPE_mux1.in7 CGRA2.block_12_2.CGAAdresPE_mux1
edge CGRA2.block_6_2.CGAAdresPE_mux0.in4 CGRA2.block_6_2.CGAAdresPE_mux0
edge CGRA2.block_8_0.mem_port.mux_addr.in3 CGRA2.block_8_0.mem_port.mux_addr
edge CGRA2.block_9_0.mux_out.in1 CGRA2.block_9_0.mux_out
edge CGRA2.block_3_3.mux_out CGRA2.block_3_3.mux_out.out0
edge CGRA2.block_9_1.CGAAdresPE_mux2.in0 CGRA2.block_9_1.CGAAdresPE_mux2
edge CGRA2.block_12_2.CGAAdresPE_mux1 CGRA2.block_12_2.CGAAdresPE_mux1.out0
edge CGRA2.block_12_2.CGAAdresPE_mux0.in1 CGRA2.block_12_2.CGAAdresPE_mux0
edge CGRA2.block_3_1.VLIWAdresPE_mux1.in6 CGRA2.block_3_1.VLIWAdresPE_mux1
edge CGRA2.block_12_1.func.in1 CGRA2.block_12_1.func
edge CGRA2.block_12_1.func_added_mux.in0 CGRA2.block_12_1.func_added_mux
edge CGRA2.block_6_0.mux_out CGRA2.block_6_0.mux_out.out0
edge CGRA2.block_3_2.VLIWAdresPE_mux2.in7 CGRA2.block_3_2.VLIWAdresPE_mux2
edge CGRA2.block_9_2.CGAAdresPE_mux1.in1 CGRA2.block_9_2.CGAAdresPE_mux1
edge CGRA2.block_0_0.rf CGRA2.block_0_0.rf.out6
edge CGRA2.block_0_0.rf_added_mux CGRA2.block_0_0.rf_added_mux.out0
edge CGRA2.block_3_0.func.in1 CGRA2.block_3_0.func
edge CGRA2.block_3_0.func_added_mux.in0 CGRA2.block_3_0.func_added_mux
edge CGRA2.block_3_0.mux_out.in0 CGRA2.block_3_0.mux_out
edge CGRA2.block_9_1.CGAAdresPE_mux0.in8 CGRA2.block_9_1.CGAAdresPE_mux0
edge CGRA2.block_7_3.rf CGRA2.block_7_3.rf.out0
edge CGRA2.block_7_3.rf_added_mux CGRA2.block_7_3.rf_added_mux.out0
edge CGRA2.block_12_0.CGAAdresPE_mux0.in8 CGRA2.block_12_0.CGAAdresPE_mux0
edge CGRA2.block_5_0.mem_port.mux_data.in0 CGRA2.block_5_0.mem_port.mux_data
edge CGRA2.block_1_2.io.reg_out CGRA2.block_1_2.io.reg_out.out0
edge CGRA2.block_1_2.io.reg_out_added_mux CGRA2.block_1_2.io.reg_out_added_mux.out0
edge CGRA2.block_12_3.func CGRA2.block_12_3.func.out0
edge CGRA2.block_12_3.func_added_mux CGRA2.block_12_3.func_added_mux.out0
edge CGRA2.block_6_0.mux_out.in1 CGRA2.block_6_0.mux_out
edge CGRA2.block_6_1.CGAAdresPE_mux0.in6 CGRA2.block_6_1.CGAAdresPE_mux0
edge CGRA2.block_6_0.func.in0 CGRA2.block_6_0.func
edge CGRA2.block_9_0.CGAAdresPE_mux1.in1 CGRA2.block_9_0.CGAAdresPE_mux1
edge CGRA2.block_3_2.VLIWAdresPE_mux2.in6 CGRA2.block_3_2.VLIWAdresPE_mux2
edge CGRA2.block_12_0.CGAAdresPE_mux2.in4 CGRA2.block_12_0.CGAAdresPE_mux2
edge CGRA2.block_9_2.CGAAdresPE_mux2.in6 CGRA2.block_9_2.CGAAdresPE_mux2
edge CGRA2.block_12_2.CGAAdresPE_mux2.in4 CGRA2.block_12_2.CGAAdresPE_mux2
edge CGRA2.block_9_0.CGAAdresPE_mux2.in5 CGRA2.block_9_0.CGAAdresPE_mux2
edge CGRA2.block_9_0.CGAAdresPE_mux1.in7 CGRA2.block_9_0.CGAAdresPE_mux1
edge CGRA2.block_12_2.CGAAdresPE_mux0 CGRA2.block_12_2.CGAAdresPE_mux0.out0
edge CGRA2.block_12_1.CGAAdresPE_mux2.in5 CGRA2.block_12_1.CGAAdresPE_mux2
edge CGRA2.block_12_3.CGAAdresPE_mux2.in1 CGRA2.block_12_3.CGAAdresPE_mux2
edge CGRA2.block_3_0.VLIWAdresPE_mux2 CGRA2.block_3_0.VLIWAdresPE_mux2.out0
edge CGRA2.block_3_2.VLIWAdresPE_mux1.in8 CGRA2.block_3_2.VLIWAdresPE_mux1
edge CGRA2.block_3_3.func.in0 CGRA2.block_3_3.func
edge CGRA2.block_6_1.CGAAdresPE_mux2.in6 CGRA2.block_6_1.CGAAdresPE_mux2
edge CGRA2.block_9_0.CGAAdresPE_mux0.in8 CGRA2.block_9_0.CGAAdresPE_mux0
edge CGRA2.block_12_1.CGAAdresPE_mux1.in2 CGRA2.block_12_1.CGAAdresPE_mux1
edge CGRA2.block_0_0.rf CGRA2.block_0_0.rf.out4
edge CGRA2.block_12_3.const CGRA2.block_12_3.const.out0
edge CGRA2.block_12_3.const_added_mux CGRA2.block_12_3.const_added_mux.out0
edge CGRA2.block_9_1.const CGRA2.block_9_1.const.out0
edge CGRA2.block_9_1.const_added_mux CGRA2.block_9_1.const_added_mux.out0
edge CGRA2.block_6_0.CGAAdresPE_mux2.in2 CGRA2.block_6_0.CGAAdresPE_mux2
edge CGRA2.block_9_2.CGAAdresPE_mux2.in2 CGRA2.block_9_2.CGAAdresPE_mux2
edge CGRA2.block_12_0.CGAAdresPE_mux1.in6 CGRA2.block_12_0.CGAAdresPE_mux1
edge CGRA2.block_12_2.CGAAdresPE_mux1.in8 CGRA2.block_12_2.CGAAdresPE_mux1
edge CGRA2.block_12_2.CGAAdresPE_mux2.in5 CGRA2.block_12_2.CGAAdresPE_mux2
edge CGRA2.block_8_0.mem_port.mem_unit CGRA2.block_8_0.mem_port.mem_unit.out0
edge CGRA2.block_8_0.mem_port.mem_unit_added_mux CGRA2.block_8_0.mem_port.mem_unit_added_mux.out0
edge CGRA2.block_6_3.CGAAdresPE_mux2.in3 CGRA2.block_6_3.CGAAdresPE_mux2
edge CGRA2.block_9_0.CGAAdresPE_mux1.in2 CGRA2.block_9_0.CGAAdresPE_mux1
edge CGRA2.block_6_1.CGAAdresPE_mux0.in1 CGRA2.block_6_1.CGAAdresPE_mux0
edge CGRA2.block_11_0.mem_port.mux_data CGRA2.block_11_0.mem_port.mux_data.out0
edge CGRA2.block_9_0.CGAAdresPE_mux2.in6 CGRA2.block_9_0.CGAAdresPE_mux2
edge CGRA2.block_12_0.const CGRA2.block_12_0.const.out0
edge CGRA2.block_12_0.const_added_mux CGRA2.block_12_0.const_added_mux.out0
edge CGRA2.block_3_1.VLIWAdresPE_mux0.in7 CGRA2.block_3_1.VLIWAdresPE_mux0
edge CGRA2.block_6_2.CGAAdresPE_mux1.in2 CGRA2.block_6_2.CGAAdresPE_mux1
edge CGRA2.block_12_1.CGAAdresPE_mux2.in1 CGRA2.block_12_1.CGAAdresPE_mux2
edge CGRA2.block_6_1.CGAAdresPE_mux2.in0 CGRA2.block_6_1.CGAAdresPE_mux2
edge CGRA2.block_9_0.CGAAdresPE_mux0 CGRA2.block_9_0.CGAAdresPE_mux0.out0
edge CGRA2.block_9_3.CGAAdresPE_mux0.in0 CGRA2.block_9_3.CGAAdresPE_mux0
edge CGRA2.block_3_2.VLIWAdresPE_mux1.in2 CGRA2.block_3_2.VLIWAdresPE_mux1
edge CGRA2.block_3_2.VLIWAdresPE_mux1.in6 CGRA2.block_3_2.VLIWAdresPE_mux1
edge CGRA2.block_3_0.VLIWAdresPE_mux2.in2 CGRA2.block_3_0.VLIWAdresPE_mux2
edge CGRA2.block_3_3.VLIWAdresPE_mux0.in1 CGRA2.block_3_3.VLIWAdresPE_mux0
edge CGRA2.block_3_2.VLIWAdresPE_mux1.in3 CGRA2.block_3_2.VLIWAdresPE_mux1
edge CGRA2.block_6_3.CGAAdresPE_mux2 CGRA2.block_6_3.CGAAdresPE_mux2.out0
edge CGRA2.block_4_3.rf CGRA2.block_4_3.rf.out0
edge CGRA2.block_4_3.rf_added_mux CGRA2.block_4_3.rf_added_mux.out0
edge CGRA2.block_9_2.func.in0 CGRA2.block_9_2.func
edge CGRA2.block_9_2.func_added_mux.in0 CGRA2.block_9_2.func_added_mux
edge CGRA2.block_6_1.CGAAdresPE_mux1 CGRA2.block_6_1.CGAAdresPE_mux1.out0
edge CGRA2.block_3_3.VLIWAdresPE_mux2.in1 CGRA2.block_3_3.VLIWAdresPE_mux2
edge CGRA2.block_6_0.CGAAdresPE_mux1.in0 CGRA2.block_6_0.CGAAdresPE_mux1
edge CGRA2.block_9_3.CGAAdresPE_mux2.in6 CGRA2.block_9_3.CGAAdresPE_mux2
edge CGRA2.block_3_2.VLIWAdresPE_mux1 CGRA2.block_3_2.VLIWAdresPE_mux1.out0
edge CGRA2.block_3_3.VLIWAdresPE_mux2.in3 CGRA2.block_3_3.VLIWAdresPE_mux2
edge CGRA2.block_3_1.func CGRA2.block_3_1.func.out0
edge CGRA2.block_3_1.func_added_mux CGRA2.block_3_1.func_added_mux.out0
edge CGRA2.block_3_3.VLIWAdresPE_mux0.in2 CGRA2.block_3_3.VLIWAdresPE_mux0
edge CGRA2.block_1_1.io.reg_out.in0 CGRA2.block_1_1.io.reg_out
edge CGRA2.block_1_1.io.reg_out_added_mux.in0 CGRA2.block_1_1.io.reg_out_added_mux
edge CGRA2.block_6_3.CGAAdresPE_mux1.in1 CGRA2.block_6_3.CGAAdresPE_mux1
edge CGRA2.block_9_2.CGAAdresPE_mux1 CGRA2.block_9_2.CGAAdresPE_mux1.out0
edge CGRA2.block_9_1.func.in0 CGRA2.block_9_1.func
edge CGRA2.block_9_1.func_added_mux.in0 CGRA2.block_9_1.func_added_mux
edge CGRA2.block_12_0.CGAAdresPE_mux2.in3 CGRA2.block_12_0.CGAAdresPE_mux2
edge CGRA2.block_12_1.CGAAdresPE_mux0.in7 CGRA2.block_12_1.CGAAdresPE_mux0
edge CGRA2.block_3_1.VLIWAdresPE_mux0.in3 CGRA2.block_3_1.VLIWAdresPE_mux0
edge CGRA2.block_3_3.VLIWAdresPE_mux2.in7 CGRA2.block_3_3.VLIWAdresPE_mux2
edge CGRA2.block_6_1.CGAAdresPE_mux2.in1 CGRA2.block_6_1.CGAAdresPE_mux2
edge CGRA2.block_9_2.CGAAdresPE_mux0.in7 CGRA2.block_9_2.CGAAdresPE_mux0
edge CGRA2.block_6_2.CGAAdresPE_mux1.in6 CGRA2.block_6_2.CGAAdresPE_mux1
edge CGRA2.block_6_3.CGAAdresPE_mux0.in1 CGRA2.block_6_3.CGAAdresPE_mux0
edge CGRA2.block_6_3.CGAAdresPE_mux1.in4 CGRA2.block_6_3.CGAAdresPE_mux1
edge CGRA2.block_11_0.mem_port.mux_addr.in2 CGRA2.block_11_0.mem_port.mux_addr
edge CGRA2.block_11_0.mem_port.mux_addr CGRA2.block_11_0.mem_port.mux_addr.out0
edge CGRA2.block_0_0.rf.in2 CGRA2.block_0_0.rf
edge CGRA2.block_0_0.rf_added_mux.in0 CGRA2.block_0_0.rf_added_mux
edge CGRA2.block_3_0.VLIWAdresPE_mux0.in4 CGRA2.block_3_0.VLIWAdresPE_mux0
edge CGRA2.block_6_3.CGAAdresPE_mux0.in3 CGRA2.block_6_3.CGAAdresPE_mux0
edge CGRA2.block_6_0.CGAAdresPE_mux2.in3 CGRA2.block_6_0.CGAAdresPE_mux2
edge CGRA2.block_3_2.func.in0 CGRA2.block_3_2.func
edge CGRA2.block_3_2.func_added_mux.in0 CGRA2.block_3_2.func_added_mux
edge CGRA2.block_0_0.rf.in1 CGRA2.block_0_0.rf
edge CGRA2.block_6_0.CGAAdresPE_mux1.in5 CGRA2.block_6_0.CGAAdresPE_mux1
edge CGRA2.block_3_1.VLIWAdresPE_mux0.in0 CGRA2.block_3_1.VLIWAdresPE_mux0
edge CGRA2.block_3_0.VLIWAdresPE_mux1.in6 CGRA2.block_3_0.VLIWAdresPE_mux1
edge CGRA2.block_1_2.io.reg_in.in0 CGRA2.block_1_2.io.reg_in
edge CGRA2.block_1_2.io.reg_in_added_mux.in0 CGRA2.block_1_2.io.reg_in_added_mux
edge CGRA2.block_6_1.CGAAdresPE_mux2.in7 CGRA2.block_6_1.CGAAdresPE_mux2
edge CGRA2.block_6_3.CGAAdresPE_mux1.in7 CGRA2.block_6_3.CGAAdresPE_mux1
edge CGRA2.block_9_3.func CGRA2.block_9_3.func.out0
edge CGRA2.block_9_3.func_added_mux CGRA2.block_9_3.func_added_mux.out0
edge CGRA2.block_6_0.CGAAdresPE_mux1 CGRA2.block_6_0.CGAAdresPE_mux1.out0
edge CGRA2.block_3_1.VLIWAdresPE_mux1.in7 CGRA2.block_3_1.VLIWAdresPE_mux1
edge CGRA2.block_12_2.CGAAdresPE_mux1.in6 CGRA2.block_12_2.CGAAdresPE_mux1
edge CGRA2.block_9_2.mux_out CGRA2.block_9_2.mux_out.out0
edge CGRA2.block_9_3.mux_out CGRA2.block_9_3.mux_out.out0
edge CGRA2.block_3_3.VLIWAdresPE_mux1.in4 CGRA2.block_3_3.VLIWAdresPE_mux1
edge CGRA2.block_8_0.mem_port.mux_addr.in1 CGRA2.block_8_0.mem_port.mux_addr
edge CGRA2.block_9_2.func.in1 CGRA2.block_9_2.func
edge CGRA2.block_6_1.CGAAdresPE_mux2 CGRA2.block_6_1.CGAAdresPE_mux2.out0
edge CGRA2.block_9_2.CGAAdresPE_mux0.in9 CGRA2.block_9_2.CGAAdresPE_mux0
edge CGRA2.block_3_1.mux_out.in1 CGRA2.block_3_1.mux_out
edge CGRA2.block_2_0.mem_port.mux_data.in2 CGRA2.block_2_0.mem_port.mux_data
edge CGRA2.block_3_3.VLIWAdresPE_mux0.in8 CGRA2.block_3_3.VLIWAdresPE_mux0
edge CGRA2.block_10_1.rf.in0 CGRA2.block_10_1.rf
edge CGRA2.block_10_1.rf_added_mux.in0 CGRA2.block_10_1.rf_added_mux
edge CGRA2.block_9_2.CGAAdresPE_mux2.in5 CGRA2.block_9_2.CGAAdresPE_mux2
edge CGRA2.block_6_1.CGAAdresPE_mux1.in1 CGRA2.block_6_1.CGAAdresPE_mux1
edge CGRA2.block_6_2.CGAAdresPE_mux0.in5 CGRA2.block_6_2.CGAAdresPE_mux0
edge CGRA2.block_6_3.CGAAdresPE_mux1.in8 CGRA2.block_6_3.CGAAdresPE_mux1
edge CGRA2.block_12_2.func CGRA2.block_12_2.func.out0
edge CGRA2.block_12_2.func_added_mux CGRA2.block_12_2.func_added_mux.out0
edge CGRA2.block_9_1.CGAAdresPE_mux0 CGRA2.block_9_1.CGAAdresPE_mux0.out0
edge CGRA2.block_9_3.CGAAdresPE_mux1.in6 CGRA2.block_9_3.CGAAdresPE_mux1
edge CGRA2.block_6_3.CGAAdresPE_mux1.in3 CGRA2.block_6_3.CGAAdresPE_mux1
edge CGRA2.block_6_2.func.in0 CGRA2.block_6_2.func
edge CGRA2.block_6_2.func_added_mux.in0 CGRA2.block_6_2.func_added_mux
edge CGRA2.block_12_1.CGAAdresPE_mux1.in3 CGRA2.block_12_1.CGAAdresPE_mux1
edge CGRA2.block_5_0.mem_port.mux_addr.in3 CGRA2.block_5_0.mem_port.mux_addr
edge CGRA2.block_6_1.CGAAdresPE_mux0.in4 CGRA2.block_6_1.CGAAdresPE_mux0
edge CGRA2.block_6_3.CGAAdresPE_mux0.in9 CGRA2.block_6_3.CGAAdresPE_mux0
edge CGRA2.block_3_2.VLIWAdresPE_mux2.in5 CGRA2.block_3_2.VLIWAdresPE_mux2
edge CGRA2.block_8_0.mem_port.mux_addr CGRA2.block_8_0.mem_port.mux_addr.out0
edge CGRA2.block_7_1.rf CGRA2.block_7_1.rf.out0
edge CGRA2.block_7_1.rf_added_mux CGRA2.block_7_1.rf_added_mux.out0
edge CGRA2.block_2_0.mem_port.mux_data.in1 CGRA2.block_2_0.mem_port.mux_data
edge CGRA2.block_6_2.CGAAdresPE_mux1.in7 CGRA2.block_6_2.CGAAdresPE_mux1
edge CGRA2.block_5_0.mem_port.mux_data.in3 CGRA2.block_5_0.mem_port.mux_data
edge CGRA2.block_9_2.CGAAdresPE_mux1.in4 CGRA2.block_9_2.CGAAdresPE_mux1
edge CGRA2.block_12_1.CGAAdresPE_mux1.in7 CGRA2.block_12_1.CGAAdresPE_mux1
edge CGRA2.block_3_3.mux_out.in1 CGRA2.block_3_3.mux_out
edge CGRA2.block_7_2.rf.in0 CGRA2.block_7_2.rf
edge CGRA2.block_7_2.rf_added_mux.in0 CGRA2.block_7_2.rf_added_mux
edge CGRA2.block_3_0.VLIWAdresPE_mux1.in5 CGRA2.block_3_0.VLIWAdresPE_mux1
edge CGRA2.block_12_3.CGAAdresPE_mux0.in7 CGRA2.block_12_3.CGAAdresPE_mux0
edge CGRA2.block_7_2.rf CGRA2.block_7_2.rf.out1
edge CGRA2.block_7_2.rf_added_mux CGRA2.block_7_2.rf_added_mux.out0
edge CGRA2.block_12_0.CGAAdresPE_mux0.in4 CGRA2.block_12_0.CGAAdresPE_mux0
edge CGRA2.block_6_1.CGAAdresPE_mux1.in4 CGRA2.block_6_1.CGAAdresPE_mux1
edge CGRA2.block_9_1.CGAAdresPE_mux1.in7 CGRA2.block_9_1.CGAAdresPE_mux1
edge CGRA2.block_3_2.VLIWAdresPE_mux0.in3 CGRA2.block_3_2.VLIWAdresPE_mux0
edge CGRA2.block_6_2.CGAAdresPE_mux2 CGRA2.block_6_2.CGAAdresPE_mux2.out0
edge CGRA2.block_6_1.CGAAdresPE_mux0.in5 CGRA2.block_6_1.CGAAdresPE_mux0
edge CGRA2.block_11_0.mem_port.mem_unit.in0 CGRA2.block_11_0.mem_port.mem_unit
edge CGRA2.block_11_0.mem_port.mem_unit_added_mux.in0 CGRA2.block_11_0.mem_port.mem_unit_added_mux
edge CGRA2.block_6_1.func.in1 CGRA2.block_6_1.func
edge CGRA2.block_6_1.func_added_mux.in0 CGRA2.block_6_1.func_added_mux
edge CGRA2.block_3_3.VLIWAdresPE_mux1 CGRA2.block_3_3.VLIWAdresPE_mux1.out0
edge CGRA2.block_12_3.mux_out.in1 CGRA2.block_12_3.mux_out
edge CGRA2.block_6_3.const CGRA2.block_6_3.const.out0
edge CGRA2.block_6_3.const_added_mux CGRA2.block_6_3.const_added_mux.out0
edge CGRA2.block_9_2.CGAAdresPE_mux1.in5 CGRA2.block_9_2.CGAAdresPE_mux1
edge CGRA2.block_5_0.mem_port.mem_unit.in1 CGRA2.block_5_0.mem_port.mem_unit
edge CGRA2.block_5_0.mem_port.mem_unit_added_mux.in0 CGRA2.block_5_0.mem_port.mem_unit_added_mux
edge CGRA2.block_8_0.mem_port.mux_addr.in0 CGRA2.block_8_0.mem_port.mux_addr
edge CGRA2.block_3_1.VLIWAdresPE_mux0.in6 CGRA2.block_3_1.VLIWAdresPE_mux0
edge CGRA2.block_3_2.VLIWAdresPE_mux1.in1 CGRA2.block_3_2.VLIWAdresPE_mux1
edge CGRA2.block_9_0.CGAAdresPE_mux1.in4 CGRA2.block_9_0.CGAAdresPE_mux1
edge CGRA2.block_3_1.VLIWAdresPE_mux0.in1 CGRA2.block_3_1.VLIWAdresPE_mux0
edge CGRA2.block_9_1.CGAAdresPE_mux1.in0 CGRA2.block_9_1.CGAAdresPE_mux1
edge CGRA2.block_12_0.CGAAdresPE_mux2.in2 CGRA2.block_12_0.CGAAdresPE_mux2
edge CGRA2.block_3_0.VLIWAdresPE_mux0.in3 CGRA2.block_3_0.VLIWAdresPE_mux0
edge CGRA2.block_12_0.func.in1 CGRA2.block_12_0.func
edge CGRA2.block_12_0.func_added_mux.in0 CGRA2.block_12_0.func_added_mux
edge CGRA2.block_4_0.rf CGRA2.block_4_0.rf.out1
edge CGRA2.block_4_0.rf_added_mux CGRA2.block_4_0.rf_added_mux.out0
edge CGRA2.block_6_3.func CGRA2.block_6_3.func.out0
edge CGRA2.block_6_3.func_added_mux CGRA2.block_6_3.func_added_mux.out0
edge CGRA2.block_2_0.mem_port.mux_addr CGRA2.block_2_0.mem_port.mux_addr.out0
edge CGRA2.block_6_0.CGAAdresPE_mux0.in7 CGRA2.block_6_0.CGAAdresPE_mux0
edge CGRA2.block_6_0.const CGRA2.block_6_0.const.out0
edge CGRA2.block_6_0.const_added_mux CGRA2.block_6_0.const_added_mux.out0
edge CGRA2.block_12_0.CGAAdresPE_mux2.in1 CGRA2.block_12_0.CGAAdresPE_mux2
edge CGRA2.block_3_1.VLIWAdresPE_mux2.in2 CGRA2.block_3_1.VLIWAdresPE_mux2
edge CGRA2.block_3_3.VLIWAdresPE_mux0.in9 CGRA2.block_3_3.VLIWAdresPE_mux0
edge CGRA2.block_3_2.func.in1 CGRA2.block_3_2.func
edge CGRA2.block_3_1.VLIWAdresPE_mux1.in0 CGRA2.block_3_1.VLIWAdresPE_mux1
edge CGRA2.block_4_2.rf.in0 CGRA2.block_4_2.rf
edge CGRA2.block_4_2.rf_added_mux.in0 CGRA2.block_4_2.rf_added_mux
edge CGRA2.block_6_1.func.in0 CGRA2.block_6_1.func
edge CGRA2.block_12_3.CGAAdresPE_mux0.in9 CGRA2.block_12_3.CGAAdresPE_mux0
edge CGRA2.block_12_3.mux_out.in0 CGRA2.block_12_3.mux_out
edge CGRA2.block_9_0.CGAAdresPE_mux0.in3 CGRA2.block_9_0.CGAAdresPE_mux0
edge CGRA2.block_9_0.CGAAdresPE_mux0.in2 CGRA2.block_9_0.CGAAdresPE_mux0
edge CGRA2.block_3_1.VLIWAdresPE_mux1.in8 CGRA2.block_3_1.VLIWAdresPE_mux1
edge CGRA2.block_6_2.mux_out CGRA2.block_6_2.mux_out.out0
edge CGRA2.block_10_1.rf CGRA2.block_10_1.rf.out1
edge CGRA2.block_10_1.rf_added_mux CGRA2.block_10_1.rf_added_mux.out0
edge CGRA2.block_6_3.mux_out CGRA2.block_6_3.mux_out.out0
edge CGRA2.block_12_1.CGAAdresPE_mux1.in6 CGRA2.block_12_1.CGAAdresPE_mux1
edge CGRA2.block_0_0.rf.in0 CGRA2.block_0_0.rf
edge CGRA2.block_3_1.VLIWAdresPE_mux2.in0 CGRA2.block_3_1.VLIWAdresPE_mux2
edge CGRA2.block_1_3.io.OE CGRA2.block_1_3.io.OE.out0
edge CGRA2.block_1_3.io.OE_added_mux CGRA2.block_1_3.io.OE_added_mux.out0
edge CGRA2.block_6_1.func CGRA2.block_6_1.func.out0
edge CGRA2.block_6_1.func_added_mux CGRA2.block_6_1.func_added_mux.out0
edge CGRA2.block_1_0.io.reg_out CGRA2.block_1_0.io.reg_out.out0
edge CGRA2.block_1_0.io.reg_out_added_mux CGRA2.block_1_0.io.reg_out_added_mux.out0
edge CGRA2.block_3_3.func CGRA2.block_3_3.func.out0
edge CGRA2.block_3_3.func_added_mux CGRA2.block_3_3.func_added_mux.out0
edge CGRA2.block_6_3.CGAAdresPE_mux2.in5 CGRA2.block_6_3.CGAAdresPE_mux2
edge CGRA2.block_3_2.VLIWAdresPE_mux1.in5 CGRA2.block_3_2.VLIWAdresPE_mux1
edge CGRA2.block_6_0.CGAAdresPE_mux2.in1 CGRA2.block_6_0.CGAAdresPE_mux2
edge CGRA2.block_12_3.CGAAdresPE_mux1.in7 CGRA2.block_12_3.CGAAdresPE_mux1
edge CGRA2.block_9_0.CGAAdresPE_mux0.in6 CGRA2.block_9_0.CGAAdresPE_mux0
edge CGRA2.block_9_3.CGAAdresPE_mux1.in4 CGRA2.block_9_3.CGAAdresPE_mux1
edge CGRA2.block_10_3.rf.in0 CGRA2.block_10_3.rf
edge CGRA2.block_10_3.rf_added_mux.in0 CGRA2.block_10_3.rf_added_mux
edge CGRA2.block_1_3.io.reg_out.in0 CGRA2.block_1_3.io.reg_out
edge CGRA2.block_1_3.io.reg_out_added_mux.in0 CGRA2.block_1_3.io.reg_out_added_mux
edge CGRA2.block_11_0.mem_port.mux_data.in3 CGRA2.block_11_0.mem_port.mux_data
edge CGRA2.block_6_2.CGAAdresPE_mux1.in4 CGRA2.block_6_2.CGAAdresPE_mux1
edge CGRA2.block_3_3.VLIWAdresPE_mux2.in5 CGRA2.block_3_3.VLIWAdresPE_mux2
edge CGRA2.block_6_1.CGAAdresPE_mux1.in3 CGRA2.block_6_1.CGAAdresPE_mux1
edge CGRA2.block_3_1.VLIWAdresPE_mux1.in5 CGRA2.block_3_1.VLIWAdresPE_mux1
edge CGRA2.block_6_2.CGAAdresPE_mux1.in8 CGRA2.block_6_2.CGAAdresPE_mux1
edge CGRA2.block_12_0.CGAAdresPE_mux1 CGRA2.block_12_0.CGAAdresPE_mux1.out0
edge CGRA2.block_3_1.VLIWAdresPE_mux1.in1 CGRA2.block_3_1.VLIWAdresPE_mux1
edge CGRA2.block_9_2.CGAAdresPE_mux1.in0 CGRA2.block_9_2.CGAAdresPE_mux1
edge CGRA2.block_12_3.CGAAdresPE_mux0.in0 CGRA2.block_12_3.CGAAdresPE_mux0
edge CGRA2.block_3_0.mux_out CGRA2.block_3_0.mux_out.out0
edge CGRA2.block_9_1.CGAAdresPE_mux0.in3 CGRA2.block_9_1.CGAAdresPE_mux0
edge CGRA2.block_9_3.mux_out.in1 CGRA2.block_9_3.mux_out
edge CGRA2.block_8_0.mem_port.mem_unit.in1 CGRA2.block_8_0.mem_port.mem_unit
edge CGRA2.block_8_0.mem_port.mem_unit_added_mux.in0 CGRA2.block_8_0.mem_port.mem_unit_added_mux
edge CGRA2.block_12_0.CGAAdresPE_mux2.in6 CGRA2.block_12_0.CGAAdresPE_mux2
edge CGRA2.block_1_0.io.reg_in.in0 CGRA2.block_1_0.io.reg_in
edge CGRA2.block_1_0.io.reg_in_added_mux.in0 CGRA2.block_1_0.io.reg_in_added_mux
edge CGRA2.block_12_1.CGAAdresPE_mux0.in6 CGRA2.block_12_1.CGAAdresPE_mux0
edge CGRA2.block_3_3.VLIWAdresPE_mux1.in6 CGRA2.block_3_3.VLIWAdresPE_mux1
edge CGRA2.block_3_3.VLIWAdresPE_mux1.in1 CGRA2.block_3_3.VLIWAdresPE_mux1
edge CGRA2.block_0_0.rf CGRA2.block_0_0.rf.out7
edge CGRA2.block_12_0.CGAAdresPE_mux0.in5 CGRA2.block_12_0.CGAAdresPE_mux0
edge CGRA2.block_12_0.CGAAdresPE_mux1.in5 CGRA2.block_12_0.CGAAdresPE_mux1
edge CGRA2.block_12_2.CGAAdresPE_mux0.in7 CGRA2.block_12_2.CGAAdresPE_mux0
edge CGRA2.block_2_0.mem_port.mux_data.in0 CGRA2.block_2_0.mem_port.mux_data
edge CGRA2.block_9_1.CGAAdresPE_mux2.in7 CGRA2.block_9_1.CGAAdresPE_mux2
edge CGRA2.block_2_0.mem_port.mem_unit CGRA2.block_2_0.mem_port.mem_unit.out0
edge CGRA2.block_2_0.mem_port.mem_unit_added_mux CGRA2.block_2_0.mem_port.mem_unit_added_mux.out0
edge CGRA2.block_9_3.CGAAdresPE_mux2.in5 CGRA2.block_9_3.CGAAdresPE_mux2
edge CGRA2.block_6_1.const CGRA2.block_6_1.const.out0
edge CGRA2.block_6_1.const_added_mux CGRA2.block_6_1.const_added_mux.out0
edge CGRA2.block_8_0.mem_port.mem_unit.in0 CGRA2.block_8_0.mem_port.mem_unit
edge CGRA2.block_3_1.VLIWAdresPE_mux1 CGRA2.block_3_1.VLIWAdresPE_mux1.out0
edge CGRA2.block_8_0.mem_port.mux_data CGRA2.block_8_0.mem_port.mux_data.out0
edge CGRA2.block_9_3.func.in1 CGRA2.block_9_3.func
edge CGRA2.block_9_3.func_added_mux.in0 CGRA2.block_9_3.func_added_mux
edge CGRA2.block_3_2.VLIWAdresPE_mux0.in2 CGRA2.block_3_2.VLIWAdresPE_mux0
edge CGRA2.block_9_2.CGAAdresPE_mux0.in5 CGRA2.block_9_2.CGAAdresPE_mux0
edge CGRA2.block_3_0.VLIWAdresPE_mux1.in4 CGRA2.block_3_0.VLIWAdresPE_mux1
edge CGRA2.block_3_0.VLIWAdresPE_mux0 CGRA2.block_3_0.VLIWAdresPE_mux0.out0
edge CGRA2.block_6_3.func.in1 CGRA2.block_6_3.func
edge CGRA2.block_6_3.func_added_mux.in0 CGRA2.block_6_3.func_added_mux
edge CGRA2.block_6_0.CGAAdresPE_mux2.in0 CGRA2.block_6_0.CGAAdresPE_mux2
edge CGRA2.block_6_1.CGAAdresPE_mux0.in7 CGRA2.block_6_1.CGAAdresPE_mux0
edge CGRA2.block_12_2.func.in1 CGRA2.block_12_2.func
edge CGRA2.block_12_2.func_added_mux.in0 CGRA2.block_12_2.func_added_mux
edge CGRA2.block_12_3.mux_out CGRA2.block_12_3.mux_out.out0
edge CGRA2.block_9_2.CGAAdresPE_mux1.in2 CGRA2.block_9_2.CGAAdresPE_mux1
edge CGRA2.block_12_3.CGAAdresPE_mux1.in6 CGRA2.block_12_3.CGAAdresPE_mux1
edge CGRA2.block_3_0.func CGRA2.block_3_0.func.out0
edge CGRA2.block_3_0.func_added_mux CGRA2.block_3_0.func_added_mux.out0
edge CGRA2.block_12_1.func CGRA2.block_12_1.func.out0
edge CGRA2.block_12_1.func_added_mux CGRA2.block_12_1.func_added_mux.out0
edge CGRA2.block_9_3.CGAAdresPE_mux0.in4 CGRA2.block_9_3.CGAAdresPE_mux0
edge CGRA2.block_3_0.VLIWAdresPE_mux2.in5 CGRA2.block_3_0.VLIWAdresPE_mux2
edge CGRA2.block_9_0.mux_out CGRA2.block_9_0.mux_out.out0
edge CGRA2.block_9_0.func.in1 CGRA2.block_9_0.func
edge CGRA2.block_9_0.func_added_mux.in0 CGRA2.block_9_0.func_added_mux
edge CGRA2.block_6_3.CGAAdresPE_mux1.in2 CGRA2.block_6_3.CGAAdresPE_mux1
edge CGRA2.block_12_0.CGAAdresPE_mux2.in7 CGRA2.block_12_0.CGAAdresPE_mux2
edge CGRA2.block_6_2.mux_out.in1 CGRA2.block_6_2.mux_out
edge CGRA2.block_9_2.CGAAdresPE_mux2.in7 CGRA2.block_9_2.CGAAdresPE_mux2
edge CGRA2.block_6_1.CGAAdresPE_mux0.in2 CGRA2.block_6_1.CGAAdresPE_mux0
edge CGRA2.block_4_2.rf CGRA2.block_4_2.rf.out1
edge CGRA2.block_4_2.rf_added_mux CGRA2.block_4_2.rf_added_mux.out0
edge CGRA2.block_6_3.CGAAdresPE_mux2.in6 CGRA2.block_6_3.CGAAdresPE_mux2
edge CGRA2.block_9_1.mux_out CGRA2.block_9_1.mux_out.out0
edge CGRA2.block_3_2.VLIWAdresPE_mux2.in1 CGRA2.block_3_2.VLIWAdresPE_mux2
edge CGRA2.block_12_1.mux_out CGRA2.block_12_1.mux_out.out0
edge CGRA2.block_9_0.CGAAdresPE_mux2.in4 CGRA2.block_9_0.CGAAdresPE_mux2
edge CGRA2.block_10_3.rf CGRA2.block_10_3.rf.out1
edge CGRA2.block_11_0.mem_port.mux_data.in2 CGRA2.block_11_0.mem_port.mux_data
edge CGRA2.block_2_0.mem_port.mux_addr.in2 CGRA2.block_2_0.mem_port.mux_addr
edge CGRA2.block_9_1.CGAAdresPE_mux2.in6 CGRA2.block_9_1.CGAAdresPE_mux2
edge CGRA2.block_6_2.CGAAdresPE_mux0.in0 CGRA2.block_6_2.CGAAdresPE_mux0
edge CGRA2.block_1_3.io.OE.in0 CGRA2.block_1_3.io.OE
edge CGRA2.block_1_3.io.OE_added_mux.in0 CGRA2.block_1_3.io.OE_added_mux
edge CGRA2.block_10_0.rf.in0 CGRA2.block_10_0.rf
edge CGRA2.block_10_0.rf_added_mux.in0 CGRA2.block_10_0.rf_added_mux
edge CGRA2.block_12_3.CGAAdresPE_mux0.in4 CGRA2.block_12_3.CGAAdresPE_mux0
edge CGRA2.block_12_2.CGAAdresPE_mux0.in3 CGRA2.block_12_2.CGAAdresPE_mux0
edge CGRA2.block_12_3.CGAAdresPE_mux2 CGRA2.block_12_3.CGAAdresPE_mux2.out0
edge CGRA2.block_6_1.CGAAdresPE_mux2.in5 CGRA2.block_6_1.CGAAdresPE_mux2
edge CGRA2.block_12_1.mux_out.in1 CGRA2.block_12_1.mux_out
edge CGRA2.block_9_0.CGAAdresPE_mux0.in0 CGRA2.block_9_0.CGAAdresPE_mux0
edge CGRA2.block_6_3.mux_out.in0 CGRA2.block_6_3.mux_out
edge CGRA2.block_3_0.VLIWAdresPE_mux1.in2 CGRA2.block_3_0.VLIWAdresPE_mux1
edge CGRA2.block_6_3.CGAAdresPE_mux0.in5 CGRA2.block_6_3.CGAAdresPE_mux0
edge CGRA2.block_9_0.CGAAdresPE_mux0.in7 CGRA2.block_9_0.CGAAdresPE_mux0
edge CGRA2.block_3_3.VLIWAdresPE_mux0.in5 CGRA2.block_3_3.VLIWAdresPE_mux0
edge CGRA2.block_5_0.mem_port.mux_data CGRA2.block_5_0.mem_port.mux_data.out0
edge CGRA2.block_4_3.rf.in0 CGRA2.block_4_3.rf
edge CGRA2.block_4_3.rf_added_mux.in0 CGRA2.block_4_3.rf_added_mux
edge CGRA2.block_3_2.VLIWAdresPE_mux2.in4 CGRA2.block_3_2.VLIWAdresPE_mux2
edge CGRA2.block_3_3.VLIWAdresPE_mux1.in0 CGRA2.block_3_3.VLIWAdresPE_mux1
edge CGRA2.block_4_3.rf CGRA2.block_4_3.rf.out1
edge CGRA2.block_6_2.const CGRA2.block_6_2.const.out0
edge CGRA2.block_6_2.const_added_mux CGRA2.block_6_2.const_added_mux.out0
edge CGRA2.block_9_0.CGAAdresPE_mux2.in3 CGRA2.block_9_0.CGAAdresPE_mux2
edge CGRA2.block_12_1.CGAAdresPE_mux1.in4 CGRA2.block_12_1.CGAAdresPE_mux1
edge CGRA2.block_3_0.VLIWAdresPE_mux2.in7 CGRA2.block_3_0.VLIWAdresPE_mux2
edge CGRA2.block_3_1.VLIWAdresPE_mux1.in2 CGRA2.block_3_1.VLIWAdresPE_mux1
edge CGRA2.block_9_2.CGAAdresPE_mux1.in3 CGRA2.block_9_2.CGAAdresPE_mux1
edge CGRA2.block_9_1.CGAAdresPE_mux1 CGRA2.block_9_1.CGAAdresPE_mux1.out0
edge CGRA2.block_9_3.CGAAdresPE_mux0.in9 CGRA2.block_9_3.CGAAdresPE_mux0
edge CGRA2.block_6_2.CGAAdresPE_mux2.in6 CGRA2.block_6_2.CGAAdresPE_mux2
edge CGRA2.block_9_0.CGAAdresPE_mux0.in5 CGRA2.block_9_0.CGAAdresPE_mux0
edge CGRA2.block_3_1.VLIWAdresPE_mux2.in1 CGRA2.block_3_1.VLIWAdresPE_mux2
edge CGRA2.block_9_3.CGAAdresPE_mux0 CGRA2.block_9_3.CGAAdresPE_mux0.out0
edge CGRA2.block_3_1.mux_out.in0 CGRA2.block_3_1.mux_out
edge CGRA2.block_6_0.CGAAdresPE_mux2.in7 CGRA2.block_6_0.CGAAdresPE_mux2
edge CGRA2.block_9_2.CGAAdresPE_mux1.in6 CGRA2.block_9_2.CGAAdresPE_mux1
edge CGRA2.block_10_0.rf CGRA2.block_10_0.rf.out0
edge CGRA2.block_10_0.rf_added_mux CGRA2.block_10_0.rf_added_mux.out0
edge CGRA2.block_12_2.CGAAdresPE_mux1.in4 CGRA2.block_12_2.CGAAdresPE_mux1
edge CGRA2.block_12_3.CGAAdresPE_mux1.in0 CGRA2.block_12_3.CGAAdresPE_mux1
edge CGRA2.block_11_0.mem_port.mem_unit.in1 CGRA2.block_11_0.mem_port.mem_unit
edge CGRA2.block_0_0.rf CGRA2.block_0_0.rf.out5
edge CGRA2.block_3_2.VLIWAdresPE_mux2.in0 CGRA2.block_3_2.VLIWAdresPE_mux2
edge CGRA2.block_5_0.mem_port.mux_data.in1 CGRA2.block_5_0.mem_port.mux_data
edge CGRA2.block_6_2.CGAAdresPE_mux1.in3 CGRA2.block_6_2.CGAAdresPE_mux1
edge CGRA2.block_9_1.CGAAdresPE_mux1.in6 CGRA2.block_9_1.CGAAdresPE_mux1
edge CGRA2.block_4_0.rf.in0 CGRA2.block_4_0.rf
edge CGRA2.block_4_0.rf_added_mux.in0 CGRA2.block_4_0.rf_added_mux
edge CGRA2.block_12_3.CGAAdresPE_mux1 CGRA2.block_12_3.CGAAdresPE_mux1.out0
edge CGRA2.block_3_1.func.in1 CGRA2.block_3_1.func
edge CGRA2.block_3_1.func_added_mux.in0 CGRA2.block_3_1.func_added_mux
edge CGRA2.block_3_3.VLIWAdresPE_mux2.in2 CGRA2.block_3_3.VLIWAdresPE_mux2
edge CGRA2.block_6_2.CGAAdresPE_mux0.in8 CGRA2.block_6_2.CGAAdresPE_mux0
edge CGRA2.block_3_1.VLIWAdresPE_mux2.in7 CGRA2.block_3_1.VLIWAdresPE_mux2
edge CGRA2.block_10_0.rf CGRA2.block_10_0.rf.out1
edge CGRA2.block_1_2.io.reg_out.in0 CGRA2.block_1_2.io.reg_out
edge CGRA2.block_1_2.io.reg_out_added_mux.in0 CGRA2.block_1_2.io.reg_out_added_mux
edge CGRA2.block_6_2.CGAAdresPE_mux1.in0 CGRA2.block_6_2.CGAAdresPE_mux1
edge CGRA2.block_3_2.VLIWAdresPE_mux1.in4 CGRA2.block_3_2.VLIWAdresPE_mux1
edge CGRA2.block_12_0.CGAAdresPE_mux0.in7 CGRA2.block_12_0.CGAAdresPE_mux0
edge CGRA2.block_3_2.mux_out.in0 CGRA2.block_3_2.mux_out
edge CGRA2.block_4_1.rf.in0 CGRA2.block_4_1.rf
edge CGRA2.block_4_1.rf_added_mux.in0 CGRA2.block_4_1.rf_added_mux
edge CGRA2.block_6_0.CGAAdresPE_mux0 CGRA2.block_6_0.CGAAdresPE_mux0.out0
edge CGRA2.block_9_0.CGAAdresPE_mux2 CGRA2.block_9_0.CGAAdresPE_mux2.out0
edge CGRA2.block_9_3.CGAAdresPE_mux2.in0 CGRA2.block_9_3.CGAAdresPE_mux2
edge CGRA2.block_9_3.CGAAdresPE_mux2.in3 CGRA2.block_9_3.CGAAdresPE_mux2
edge CGRA2.block_6_3.CGAAdresPE_mux0.in8 CGRA2.block_6_3.CGAAdresPE_mux0
edge CGRA2.block_3_2.VLIWAdresPE_mux0.in9 CGRA2.block_3_2.VLIWAdresPE_mux0
edge CGRA2.block_6_2.CGAAdresPE_mux0.in3 CGRA2.block_6_2.CGAAdresPE_mux0
edge CGRA2.block_2_0.mem_port.mux_addr.in0 CGRA2.block_2_0.mem_port.mux_addr
edge CGRA2.block_9_0.CGAAdresPE_mux2.in1 CGRA2.block_9_0.CGAAdresPE_mux2
edge CGRA2.block_1_0.io.reg_out.in0 CGRA2.block_1_0.io.reg_out
edge CGRA2.block_1_0.io.reg_out_added_mux.in0 CGRA2.block_1_0.io.reg_out_added_mux
edge CGRA2.block_12_0.CGAAdresPE_mux0.in6 CGRA2.block_12_0.CGAAdresPE_mux0
edge CGRA2.block_11_0.mem_port.mux_addr.in0 CGRA2.block_11_0.mem_port.mux_addr
edge CGRA2.block_9_1.func CGRA2.block_9_1.func.out0
edge CGRA2.block_9_1.func_added_mux CGRA2.block_9_1.func_added_mux.out0
edge CGRA2.block_6_2.CGAAdresPE_mux2.in0 CGRA2.block_6_2.CGAAdresPE_mux2
edge CGRA2.block_6_2.CGAAdresPE_mux2.in5 CGRA2.block_6_2.CGAAdresPE_mux2
edge CGRA2.block_12_1.CGAAdresPE_mux1.in0 CGRA2.block_12_1.CGAAdresPE_mux1
edge CGRA2.block_9_1.CGAAdresPE_mux0.in5 CGRA2.block_9_1.CGAAdresPE_mux0
edge CGRA2.block_6_3.CGAAdresPE_mux1.in5 CGRA2.block_6_3.CGAAdresPE_mux1
edge CGRA2.block_12_2.CGAAdresPE_mux2.in7 CGRA2.block_12_2.CGAAdresPE_mux2
edge CGRA2.block_3_3.mux_out.in0 CGRA2.block_3_3.mux_out
edge CGRA2.block_12_2.const CGRA2.block_12_2.const.out0
edge CGRA2.block_12_2.const_added_mux CGRA2.block_12_2.const_added_mux.out0
edge CGRA2.block_1_2.io.OE CGRA2.block_1_2.io.OE.out0
edge CGRA2.block_1_2.io.OE_added_mux CGRA2.block_1_2.io.OE_added_mux.out0
edge CGRA2.block_12_3.CGAAdresPE_mux2.in3 CGRA2.block_12_3.CGAAdresPE_mux2
edge CGRA2.block_3_0.VLIWAdresPE_mux0.in1 CGRA2.block_3_0.VLIWAdresPE_mux0
edge CGRA2.block_6_1.CGAAdresPE_mux1.in5 CGRA2.block_6_1.CGAAdresPE_mux1
edge CGRA2.block_9_0.CGAAdresPE_mux1.in8 CGRA2.block_9_0.CGAAdresPE_mux1
edge CGRA2.block_12_1.CGAAdresPE_mux2.in6 CGRA2.block_12_1.CGAAdresPE_mux2
edge CGRA2.block_3_1.VLIWAdresPE_mux2.in3 CGRA2.block_3_1.VLIWAdresPE_mux2
edge CGRA2.block_9_1.CGAAdresPE_mux1.in5 CGRA2.block_9_1.CGAAdresPE_mux1
edge CGRA2.block_9_1.mux_out.in0 CGRA2.block_9_1.mux_out
edge CGRA2.block_9_3.CGAAdresPE_mux0.in5 CGRA2.block_9_3.CGAAdresPE_mux0
edge CGRA2.block_9_1.CGAAdresPE_mux2.in5 CGRA2.block_9_1.CGAAdresPE_mux2
edge CGRA2.block_6_3.CGAAdresPE_mux2.in7 CGRA2.block_6_3.CGAAdresPE_mux2
edge CGRA2.block_6_1.mux_out.in1 CGRA2.block_6_1.mux_out
edge CGRA2.block_12_2.CGAAdresPE_mux2.in0 CGRA2.block_12_2.CGAAdresPE_mux2
edge CGRA2.block_3_0.VLIWAdresPE_mux2.in3 CGRA2.block_3_0.VLIWAdresPE_mux2
edge CGRA2.block_3_1.VLIWAdresPE_mux2.in6 CGRA2.block_3_1.VLIWAdresPE_mux2
edge CGRA2.block_3_3.VLIWAdresPE_mux2.in0 CGRA2.block_3_3.VLIWAdresPE_mux2
edge CGRA2.block_12_3.CGAAdresPE_mux1.in8 CGRA2.block_12_3.CGAAdresPE_mux1
edge CGRA2.block_2_0.mem_port.mux_data.in3 CGRA2.block_2_0.mem_port.mux_data
edge CGRA2.block_3_3.VLIWAdresPE_mux1.in8 CGRA2.block_3_3.VLIWAdresPE_mux1
edge CGRA2.block_6_2.CGAAdresPE_mux0 CGRA2.block_6_2.CGAAdresPE_mux0.out0
edge CGRA2.block_1_1.io.OE CGRA2.block_1_1.io.OE.out0
edge CGRA2.block_1_1.io.OE_added_mux CGRA2.block_1_1.io.OE_added_mux.out0
edge CGRA2.block_9_2.CGAAdresPE_mux2.in0 CGRA2.block_9_2.CGAAdresPE_mux2
edge CGRA2.block_6_0.CGAAdresPE_mux0.in1 CGRA2.block_6_0.CGAAdresPE_mux0
edge CGRA2.block_3_2.const CGRA2.block_3_2.const.out0
edge CGRA2.block_3_2.const_added_mux CGRA2.block_3_2.const_added_mux.out0
edge CGRA2.block_12_3.CGAAdresPE_mux1.in1 CGRA2.block_12_3.CGAAdresPE_mux1
edge CGRA2.block_2_0.mem_port.mux_addr.in1 CGRA2.block_2_0.mem_port.mux_addr
edge CGRA2.block_6_0.CGAAdresPE_mux2 CGRA2.block_6_0.CGAAdresPE_mux2.out0
edge CGRA2.block_6_3.CGAAdresPE_mux2.in0 CGRA2.block_6_3.CGAAdresPE_mux2
edge CGRA2.block_9_2.CGAAdresPE_mux0 CGRA2.block_9_2.CGAAdresPE_mux0.out0
edge CGRA2.block_6_0.CGAAdresPE_mux0.in6 CGRA2.block_6_0.CGAAdresPE_mux0
edge CGRA2.block_9_0.const CGRA2.block_9_0.const.out0
edge CGRA2.block_9_0.const_added_mux CGRA2.block_9_0.const_added_mux.out0
edge CGRA2.block_12_0.CGAAdresPE_mux1.in0 CGRA2.block_12_0.CGAAdresPE_mux1
edge CGRA2.block_2_0.mem_port.mem_unit.in1 CGRA2.block_2_0.mem_port.mem_unit
edge CGRA2.block_2_0.mem_port.mem_unit_added_mux.in0 CGRA2.block_2_0.mem_port.mem_unit_added_mux
edge CGRA2.block_6_3.CGAAdresPE_mux2.in1 CGRA2.block_6_3.CGAAdresPE_mux2
edge CGRA2.block_3_0.VLIWAdresPE_mux1.in7 CGRA2.block_3_0.VLIWAdresPE_mux1
edge CGRA2.block_12_3.CGAAdresPE_mux2.in5 CGRA2.block_12_3.CGAAdresPE_mux2
edge CGRA2.block_3_0.VLIWAdresPE_mux1.in0 CGRA2.block_3_0.VLIWAdresPE_mux1
edge CGRA2.block_3_3.VLIWAdresPE_mux0.in0 CGRA2.block_3_3.VLIWAdresPE_mux0
edge CGRA2.block_5_0.mem_port.mux_addr.in0 CGRA2.block_5_0.mem_port.mux_addr
edge CGRA2.block_7_0.rf.in0 CGRA2.block_7_0.rf
edge CGRA2.block_7_0.rf_added_mux.in0 CGRA2.block_7_0.rf_added_mux
edge CGRA2.block_12_1.func.in0 CGRA2.block_12_1.func
edge CGRA2.block_6_1.CGAAdresPE_mux1.in8 CGRA2.block_6_1.CGAAdresPE_mux1
edge CGRA2.block_12_2.CGAAdresPE_mux1.in5 CGRA2.block_12_2.CGAAdresPE_mux1
edge CGRA2.block_9_0.CGAAdresPE_mux1.in6 CGRA2.block_9_0.CGAAdresPE_mux1
edge CGRA2.block_12_0.CGAAdresPE_mux2.in5 CGRA2.block_12_0.CGAAdresPE_mux2
edge CGRA2.block_12_2.mux_out CGRA2.block_12_2.mux_out.out0
edge CGRA2.block_12_3.CGAAdresPE_mux0.in6 CGRA2.block_12_3.CGAAdresPE_mux0
edge CGRA2.block_1_3.io.reg_in.in0 CGRA2.block_1_3.io.reg_in
edge CGRA2.block_1_3.io.reg_in_added_mux.in0 CGRA2.block_1_3.io.reg_in_added_mux
edge CGRA2.block_3_2.VLIWAdresPE_mux2 CGRA2.block_3_2.VLIWAdresPE_mux2.out0
edge CGRA2.block_7_2.rf CGRA2.block_7_2.rf.out0
edge CGRA2.block_9_3.CGAAdresPE_mux2.in2 CGRA2.block_9_3.CGAAdresPE_mux2
edge CGRA2.block_6_2.CGAAdresPE_mux1.in1 CGRA2.block_6_2.CGAAdresPE_mux1
edge CGRA2.block_6_0.CGAAdresPE_mux1.in1 CGRA2.block_6_0.CGAAdresPE_mux1
edge CGRA2.block_12_1.CGAAdresPE_mux0.in3 CGRA2.block_12_1.CGAAdresPE_mux0
edge CGRA2.block_9_0.CGAAdresPE_mux1.in5 CGRA2.block_9_0.CGAAdresPE_mux1
edge CGRA2.block_3_0.VLIWAdresPE_mux1.in8 CGRA2.block_3_0.VLIWAdresPE_mux1
edge CGRA2.block_6_2.func.in1 CGRA2.block_6_2.func
edge CGRA2.block_12_1.CGAAdresPE_mux0.in5 CGRA2.block_12_1.CGAAdresPE_mux0
edge CGRA2.block_9_2.CGAAdresPE_mux0.in4 CGRA2.block_9_2.CGAAdresPE_mux0
edge CGRA2.block_9_3.func.in0 CGRA2.block_9_3.func
edge CGRA2.block_6_0.CGAAdresPE_mux1.in2 CGRA2.block_6_0.CGAAdresPE_mux1
edge CGRA2.block_8_0.mem_port.mux_data.in3 CGRA2.block_8_0.mem_port.mux_data
edge CGRA2.block_6_0.CGAAdresPE_mux1.in6 CGRA2.block_6_0.CGAAdresPE_mux1
edge CGRA2.block_12_0.CGAAdresPE_mux1.in4 CGRA2.block_12_0.CGAAdresPE_mux1
edge CGRA2.block_12_1.CGAAdresPE_mux2.in2 CGRA2.block_12_1.CGAAdresPE_mux2
edge CGRA2.block_2_0.mem_port.mux_addr.in3 CGRA2.block_2_0.mem_port.mux_addr
edge CGRA2.block_6_2.CGAAdresPE_mux2.in1 CGRA2.block_6_2.CGAAdresPE_mux2
edge CGRA2.block_9_2.CGAAdresPE_mux0.in1 CGRA2.block_9_2.CGAAdresPE_mux0
edge CGRA2.block_12_0.CGAAdresPE_mux1.in8 CGRA2.block_12_0.CGAAdresPE_mux1
edge CGRA2.block_12_0.CGAAdresPE_mux0.in0 CGRA2.block_12_0.CGAAdresPE_mux0
edge CGRA2.block_12_2.mux_out.in0 CGRA2.block_12_2.mux_out
edge CGRA2.block_9_3.CGAAdresPE_mux1 CGRA2.block_9_3.CGAAdresPE_mux1.out0
edge CGRA2.block_9_2.mux_out.in0 CGRA2.block_9_2.mux_out
edge CGRA2.block_9_0.CGAAdresPE_mux2.in0 CGRA2.block_9_0.CGAAdresPE_mux2
edge CGRA2.block_9_3.CGAAdresPE_mux1.in1 CGRA2.block_9_3.CGAAdresPE_mux1
edge CGRA2.block_6_3.func.in0 CGRA2.block_6_3.func
edge CGRA2.block_9_0.CGAAdresPE_mux0.in9 CGRA2.block_9_0.CGAAdresPE_mux0
edge CGRA2.block_3_1.VLIWAdresPE_mux0.in8 CGRA2.block_3_1.VLIWAdresPE_mux0
edge CGRA2.block_6_1.CGAAdresPE_mux2.in2 CGRA2.block_6_1.CGAAdresPE_mux2
edge CGRA2.block_6_3.CGAAdresPE_mux1.in0 CGRA2.block_6_3.CGAAdresPE_mux1
edge CGRA2.block_3_0.VLIWAdresPE_mux0.in8 CGRA2.block_3_0.VLIWAdresPE_mux0
edge CGRA2.block_9_1.CGAAdresPE_mux0.in7 CGRA2.block_9_1.CGAAdresPE_mux0
edge CGRA2.block_11_0.mem_port.mux_addr.in1 CGRA2.block_11_0.mem_port.mux_addr
edge CGRA2.block_6_0.CGAAdresPE_mux2.in4 CGRA2.block_6_0.CGAAdresPE_mux2
edge CGRA2.block_9_3.CGAAdresPE_mux0.in7 CGRA2.block_9_3.CGAAdresPE_mux0
edge CGRA2.block_12_3.CGAAdresPE_mux2.in2 CGRA2.block_12_3.CGAAdresPE_mux2
edge CGRA2.block_6_1.mux_out.in0 CGRA2.block_6_1.mux_out
edge CGRA2.block_3_0.VLIWAdresPE_mux0.in7 CGRA2.block_3_0.VLIWAdresPE_mux0
edge CGRA2.block_3_2.VLIWAdresPE_mux0.in0 CGRA2.block_3_2.VLIWAdresPE_mux0
edge CGRA2.block_9_0.CGAAdresPE_mux0.in1 CGRA2.block_9_0.CGAAdresPE_mux0
edge CGRA2.block_9_2.const CGRA2.block_9_2.const.out0
edge CGRA2.block_9_2.const_added_mux CGRA2.block_9_2.const_added_mux.out0
edge CGRA2.block_0_0.rf CGRA2.block_0_0.rf.out2
edge CGRA2.block_12_2.CGAAdresPE_mux2.in1 CGRA2.block_12_2.CGAAdresPE_mux2
edge CGRA2.block_9_3.CGAAdresPE_mux2 CGRA2.block_9_3.CGAAdresPE_mux2.out0
edge CGRA2.block_12_1.CGAAdresPE_mux0 CGRA2.block_12_1.CGAAdresPE_mux0.out0
edge CGRA2.block_3_1.VLIWAdresPE_mux0.in9 CGRA2.block_3_1.VLIWAdresPE_mux0
edge CGRA2.block_6_2.CGAAdresPE_mux0.in7 CGRA2.block_6_2.CGAAdresPE_mux0
edge CGRA2.block_9_1.CGAAdresPE_mux1.in1 CGRA2.block_9_1.CGAAdresPE_mux1
edge CGRA2.block_6_1.CGAAdresPE_mux1.in2 CGRA2.block_6_1.CGAAdresPE_mux1
edge CGRA2.block_3_1.const CGRA2.block_3_1.const.out0
edge CGRA2.block_3_1.const_added_mux CGRA2.block_3_1.const_added_mux.out0
edge CGRA2.block_5_0.mem_port.mux_data.in2 CGRA2.block_5_0.mem_port.mux_data
edge CGRA2.block_1_0.io.reg_in CGRA2.block_1_0.io.reg_in.out0
edge CGRA2.block_1_0.io.reg_in_added_mux CGRA2.block_1_0.io.reg_in_added_mux.out0
edge CGRA2.block_6_1.CGAAdresPE_mux0 CGRA2.block_6_1.CGAAdresPE_mux0.out0
edge CGRA2.block_9_1.mux_out.in1 CGRA2.block_9_1.mux_out
edge CGRA2.block_2_0.mem_port.mem_unit.in0 CGRA2.block_2_0.mem_port.mem_unit
edge CGRA2.block_6_0.CGAAdresPE_mux1.in7 CGRA2.block_6_0.CGAAdresPE_mux1
edge CGRA2.block_12_1.CGAAdresPE_mux0.in0 CGRA2.block_12_1.CGAAdresPE_mux0
edge CGRA2.block_9_3.CGAAdresPE_mux2.in1 CGRA2.block_9_3.CGAAdresPE_mux2
edge CGRA2.block_3_2.mux_out CGRA2.block_3_2.mux_out.out0
edge CGRA2.block_12_0.CGAAdresPE_mux1.in7 CGRA2.block_12_0.CGAAdresPE_mux1
edge CGRA2.block_12_1.CGAAdresPE_mux2.in7 CGRA2.block_12_1.CGAAdresPE_mux2
edge CGRA2.block_12_1.CGAAdresPE_mux0.in9 CGRA2.block_12_1.CGAAdresPE_mux0
edge CGRA2.block_9_1.CGAAdresPE_mux1.in2 CGRA2.block_9_1.CGAAdresPE_mux1
edge CGRA2.block_9_0.CGAAdresPE_mux1.in3 CGRA2.block_9_0.CGAAdresPE_mux1
edge CGRA2.block_3_3.VLIWAdresPE_mux0.in4 CGRA2.block_3_3.VLIWAdresPE_mux0
edge CGRA2.block_12_2.CGAAdresPE_mux0.in5 CGRA2.block_12_2.CGAAdresPE_mux0
edge CGRA2.block_3_0.VLIWAdresPE_mux2.in6 CGRA2.block_3_0.VLIWAdresPE_mux2
edge CGRA2.block_6_1.CGAAdresPE_mux2.in4 CGRA2.block_6_1.CGAAdresPE_mux2
edge CGRA2.block_9_3.CGAAdresPE_mux1.in3 CGRA2.block_9_3.CGAAdresPE_mux1
edge CGRA2.block_12_3.CGAAdresPE_mux2.in0 CGRA2.block_12_3.CGAAdresPE_mux2
edge CGRA2.block_12_3.CGAAdresPE_mux0.in1 CGRA2.block_12_3.CGAAdresPE_mux0
edge CGRA2.block_6_2.CGAAdresPE_mux0.in6 CGRA2.block_6_2.CGAAdresPE_mux0
edge CGRA2.block_9_1.CGAAdresPE_mux2.in3 CGRA2.block_9_1.CGAAdresPE_mux2
edge CGRA2.block_12_1.CGAAdresPE_mux2.in3 CGRA2.block_12_1.CGAAdresPE_mux2
edge CGRA2.block_6_1.CGAAdresPE_mux1.in6 CGRA2.block_6_1.CGAAdresPE_mux1
edge CGRA2.block_9_0.CGAAdresPE_mux2.in2 CGRA2.block_9_0.CGAAdresPE_mux2
edge CGRA2.block_6_1.CGAAdresPE_mux2.in3 CGRA2.block_6_1.CGAAdresPE_mux2
edge CGRA2.block_9_3.CGAAdresPE_mux2.in4 CGRA2.block_9_3.CGAAdresPE_mux2
edge CGRA2.block_12_2.CGAAdresPE_mux0.in8 CGRA2.block_12_2.CGAAdresPE_mux0
edge CGRA2.block_6_0.CGAAdresPE_mux2.in6 CGRA2.block_6_0.CGAAdresPE_mux2
edge CGRA2.block_12_2.CGAAdresPE_mux0.in9 CGRA2.block_12_2.CGAAdresPE_mux0
edge CGRA2.block_6_0.func CGRA2.block_6_0.func.out0
edge CGRA2.block_6_0.func_added_mux CGRA2.block_6_0.func_added_mux.out0
edge CGRA2.block_9_1.CGAAdresPE_mux2.in1 CGRA2.block_9_1.CGAAdresPE_mux2
edge CGRA2.block_12_0.CGAAdresPE_mux0.in2 CGRA2.block_12_0.CGAAdresPE_mux0
edge CGRA2.block_12_2.func.in0 CGRA2.block_12_2.func
edge CGRA2.block_12_3.func.in0 CGRA2.block_12_3.func
edge CGRA2.block_12_3.func_added_mux.in0 CGRA2.block_12_3.func_added_mux
edge CGRA2.block_3_2.mux_out.in1 CGRA2.block_3_2.mux_out
edge CGRA2.block_12_3.CGAAdresPE_mux2.in7 CGRA2.block_12_3.CGAAdresPE_mux2
edge CGRA2.block_7_1.rf CGRA2.block_7_1.rf.out1
edge CGRA2.block_9_3.CGAAdresPE_mux1.in5 CGRA2.block_9_3.CGAAdresPE_mux1
edge CGRA2.block_9_0.CGAAdresPE_mux2.in7 CGRA2.block_9_0.CGAAdresPE_mux2
edge CGRA2.block_3_2.VLIWAdresPE_mux0.in6 CGRA2.block_3_2.VLIWAdresPE_mux0
edge CGRA2.block_12_3.CGAAdresPE_mux0.in2 CGRA2.block_12_3.CGAAdresPE_mux0
edge CGRA2.block_9_1.CGAAdresPE_mux1.in8 CGRA2.block_9_1.CGAAdresPE_mux1
edge CGRA2.block_3_3.const CGRA2.block_3_3.const.out0
edge CGRA2.block_3_3.const_added_mux CGRA2.block_3_3.const_added_mux.out0
edge CGRA2.block_12_2.CGAAdresPE_mux2.in2 CGRA2.block_12_2.CGAAdresPE_mux2
edge CGRA2.block_5_0.mem_port.mem_unit.in0 CGRA2.block_5_0.mem_port.mem_unit
edge CGRA2.block_9_1.CGAAdresPE_mux0.in0 CGRA2.block_9_1.CGAAdresPE_mux0
edge CGRA2.block_12_1.CGAAdresPE_mux0.in8 CGRA2.block_12_1.CGAAdresPE_mux0
edge CGRA2.block_12_3.CGAAdresPE_mux2.in6 CGRA2.block_12_3.CGAAdresPE_mux2
edge CGRA2.block_12_3.CGAAdresPE_mux0 CGRA2.block_12_3.CGAAdresPE_mux0.out0
edge CGRA2.block_9_2.CGAAdresPE_mux2.in1 CGRA2.block_9_2.CGAAdresPE_mux2
edge CGRA2.block_3_2.VLIWAdresPE_mux1.in7 CGRA2.block_3_2.VLIWAdresPE_mux1
edge CGRA2.block_3_3.VLIWAdresPE_mux0.in3 CGRA2.block_3_3.VLIWAdresPE_mux0
edge CGRA2.block_1_1.io.OE.in0 CGRA2.block_1_1.io.OE
edge CGRA2.block_1_1.io.OE_added_mux.in0 CGRA2.block_1_1.io.OE_added_mux
edge CGRA2.block_12_2.CGAAdresPE_mux0.in0 CGRA2.block_12_2.CGAAdresPE_mux0
edge CGRA2.block_9_2.CGAAdresPE_mux1.in8 CGRA2.block_9_2.CGAAdresPE_mux1
edge CGRA2.block_6_2.CGAAdresPE_mux0.in9 CGRA2.block_6_2.CGAAdresPE_mux0
edge CGRA2.block_9_1.func.in1 CGRA2.block_9_1.func
edge CGRA2.block_12_2.CGAAdresPE_mux2.in6 CGRA2.block_12_2.CGAAdresPE_mux2
edge CGRA2.block_9_2.CGAAdresPE_mux0.in6 CGRA2.block_9_2.CGAAdresPE_mux0
edge CGRA2.block_12_0.func.in0 CGRA2.block_12_0.func
edge CGRA2.block_12_3.CGAAdresPE_mux0.in3 CGRA2.block_12_3.CGAAdresPE_mux0
edge CGRA2.block_1_3.io.reg_in CGRA2.block_1_3.io.reg_in.out0
edge CGRA2.block_1_3.io.reg_in_added_mux CGRA2.block_1_3.io.reg_in_added_mux.out0
edge CGRA2.block_6_2.mux_out.in0 CGRA2.block_6_2.mux_out
edge CGRA2.block_12_2.CGAAdresPE_mux2 CGRA2.block_12_2.CGAAdresPE_mux2.out0
edge CGRA2.block_6_3.CGAAdresPE_mux1.in6 CGRA2.block_6_3.CGAAdresPE_mux1
edge CGRA2.block_10_2.rf CGRA2.block_10_2.rf.out0
edge CGRA2.block_12_1.CGAAdresPE_mux1 CGRA2.block_12_1.CGAAdresPE_mux1.out0
edge CGRA2.block_6_1.mux_out CGRA2.block_6_1.mux_out.out0
edge CGRA2.block_11_0.mem_port.mux_data.in1 CGRA2.block_11_0.mem_port.mux_data
edge CGRA2.block_3_2.VLIWAdresPE_mux0.in4 CGRA2.block_3_2.VLIWAdresPE_mux0
edge CGRA2.block_9_3.const CGRA2.block_9_3.const.out0
edge CGRA2.block_9_3.const_added_mux CGRA2.block_9_3.const_added_mux.out0
edge CGRA2.block_9_2.CGAAdresPE_mux2.in3 CGRA2.block_9_2.CGAAdresPE_mux2
edge CGRA2.block_7_3.rf CGRA2.block_7_3.rf.out1
edge CGRA2.block_3_0.mux_out.in1 CGRA2.block_3_0.mux_out
edge CGRA2.block_12_2.CGAAdresPE_mux1.in0 CGRA2.block_12_2.CGAAdresPE_mux1
edge CGRA2.block_3_3.VLIWAdresPE_mux1.in5 CGRA2.block_3_3.VLIWAdresPE_mux1
edge CGRA2.block_9_3.CGAAdresPE_mux0.in6 CGRA2.block_9_3.CGAAdresPE_mux0
edge CGRA2.block_3_1.VLIWAdresPE_mux1.in3 CGRA2.block_3_1.VLIWAdresPE_mux1
edge CGRA2.block_3_1.VLIWAdresPE_mux2.in4 CGRA2.block_3_1.VLIWAdresPE_mux2
edge CGRA2.block_7_0.rf CGRA2.block_7_0.rf.out1
edge CGRA2.block_7_0.rf_added_mux CGRA2.block_7_0.rf_added_mux.out0
edge CGRA2.block_12_0.mux_out.in1 CGRA2.block_12_0.mux_out
edge CGRA2.block_3_0.VLIWAdresPE_mux0.in5 CGRA2.block_3_0.VLIWAdresPE_mux0
edge CGRA2.block_0_0.rf CGRA2.block_0_0.rf.out1
edge CGRA2.block_8_0.mem_port.mux_addr.in2 CGRA2.block_8_0.mem_port.mux_addr
edge CGRA2.block_9_2.CGAAdresPE_mux2 CGRA2.block_9_2.CGAAdresPE_mux2.out0
edge CGRA2.block_9_3.CGAAdresPE_mux1.in0 CGRA2.block_9_3.CGAAdresPE_mux1
edge CGRA2.block_9_3.CGAAdresPE_mux1.in7 CGRA2.block_9_3.CGAAdresPE_mux1
edge CGRA2.block_6_0.CGAAdresPE_mux1.in4 CGRA2.block_6_0.CGAAdresPE_mux1
edge CGRA2.block_12_1.CGAAdresPE_mux1.in8 CGRA2.block_12_1.CGAAdresPE_mux1
edge CGRA2.block_12_0.CGAAdresPE_mux0.in1 CGRA2.block_12_0.CGAAdresPE_mux0
edge CGRA2.block_9_2.CGAAdresPE_mux0.in0 CGRA2.block_9_2.CGAAdresPE_mux0
edge CGRA2.block_12_1.CGAAdresPE_mux0.in2 CGRA2.block_12_1.CGAAdresPE_mux0
edge CGRA2.block_6_3.CGAAdresPE_mux0 CGRA2.block_6_3.CGAAdresPE_mux0.out0
edge CGRA2.block_10_2.rf.in0 CGRA2.block_10_2.rf
edge CGRA2.block_10_2.rf_added_mux.in0 CGRA2.block_10_2.rf_added_mux
edge CGRA2.block_12_0.CGAAdresPE_mux2.in0 CGRA2.block_12_0.CGAAdresPE_mux2
edge CGRA2.block_3_3.VLIWAdresPE_mux0 CGRA2.block_3_3.VLIWAdresPE_mux0.out0
edge CGRA2.block_9_0.CGAAdresPE_mux1 CGRA2.block_9_0.CGAAdresPE_mux1.out0
edge CGRA2.block_12_2.CGAAdresPE_mux0.in4 CGRA2.block_12_2.CGAAdresPE_mux0
edge CGRA2.block_12_1.CGAAdresPE_mux2.in0 CGRA2.block_12_1.CGAAdresPE_mux2
edge CGRA2.block_1_2.io.OE.in0 CGRA2.block_1_2.io.OE
edge CGRA2.block_1_2.io.OE_added_mux.in0 CGRA2.block_1_2.io.OE_added_mux
edge CGRA2.block_9_3.CGAAdresPE_mux0.in1 CGRA2.block_9_3.CGAAdresPE_mux0
edge CGRA2.block_12_2.CGAAdresPE_mux2.in3 CGRA2.block_12_2.CGAAdresPE_mux2
edge CGRA2.block_1_1.io.reg_in CGRA2.block_1_1.io.reg_in.out0
edge CGRA2.block_1_1.io.reg_in_added_mux CGRA2.block_1_1.io.reg_in_added_mux.out0
edge CGRA2.block_1_0.io.OE CGRA2.block_1_0.io.OE.out0
edge CGRA2.block_1_0.io.OE_added_mux CGRA2.block_1_0.io.OE_added_mux.out0
edge CGRA2.block_8_0.mem_port.mux_data.in0 CGRA2.block_8_0.mem_port.mux_data
edge CGRA2.block_8_0.mem_port.mux_data.in1 CGRA2.block_8_0.mem_port.mux_data
edge CGRA2.block_3_2.VLIWAdresPE_mux1.in0 CGRA2.block_3_2.VLIWAdresPE_mux1
edge CGRA2.block_0_0.rf CGRA2.block_0_0.rf.out0
edge CGRA2.block_4_1.rf CGRA2.block_4_1.rf.out0
edge CGRA2.block_4_1.rf_added_mux CGRA2.block_4_1.rf_added_mux.out0
edge CGRA2.block_12_2.CGAAdresPE_mux0.in2 CGRA2.block_12_2.CGAAdresPE_mux0
edge CGRA2.block_4_2.rf CGRA2.block_4_2.rf.out0
edge CGRA2.block_6_0.CGAAdresPE_mux1.in3 CGRA2.block_6_0.CGAAdresPE_mux1
edge CGRA2.block_12_2.CGAAdresPE_mux1.in2 CGRA2.block_12_2.CGAAdresPE_mux1
edge CGRA2.block_6_3.CGAAdresPE_mux0.in0 CGRA2.block_6_3.CGAAdresPE_mux0
edge CGRA2.block_9_2.func CGRA2.block_9_2.func.out0
edge CGRA2.block_9_2.func_added_mux CGRA2.block_9_2.func_added_mux.out0
edge CGRA2.block_6_0.CGAAdresPE_mux0.in8 CGRA2.block_6_0.CGAAdresPE_mux0
edge CGRA2.block_12_3.CGAAdresPE_mux1.in5 CGRA2.block_12_3.CGAAdresPE_mux1
edge CGRA2.block_1_0.io.OE.in0 CGRA2.block_1_0.io.OE
edge CGRA2.block_1_0.io.OE_added_mux.in0 CGRA2.block_1_0.io.OE_added_mux
edge CGRA2.block_12_1.const CGRA2.block_12_1.const.out0
edge CGRA2.block_12_1.const_added_mux CGRA2.block_12_1.const_added_mux.out0
edge CGRA2.block_6_0.mux_out.in0 CGRA2.block_6_0.mux_out
edge CGRA2.block_9_2.CGAAdresPE_mux0.in8 CGRA2.block_9_2.CGAAdresPE_mux0
edge CGRA2.block_12_3.CGAAdresPE_mux1.in3 CGRA2.block_12_3.CGAAdresPE_mux1
edge CGRA2.block_9_2.CGAAdresPE_mux1.in7 CGRA2.block_9_2.CGAAdresPE_mux1
edge CGRA2.block_3_3.VLIWAdresPE_mux1.in7 CGRA2.block_3_3.VLIWAdresPE_mux1
edge CGRA2.block_4_0.rf CGRA2.block_4_0.rf.out0
edge CGRA2.block_12_1.CGAAdresPE_mux1.in5 CGRA2.block_12_1.CGAAdresPE_mux1
edge CGRA2.block_3_1.VLIWAdresPE_mux2.in5 CGRA2.block_3_1.VLIWAdresPE_mux2
edge CGRA2.block_5_0.mem_port.mux_addr.in2 CGRA2.block_5_0.mem_port.mux_addr
edge CGRA2.block_11_0.mem_port.mux_addr.in3 CGRA2.block_11_0.mem_port.mux_addr
edge CGRA2.block_12_0.CGAAdresPE_mux0.in3 CGRA2.block_12_0.CGAAdresPE_mux0
edge CGRA2.block_12_0.CGAAdresPE_mux0.in9 CGRA2.block_12_0.CGAAdresPE_mux0
edge CGRA2.block_6_2.CGAAdresPE_mux0.in2 CGRA2.block_6_2.CGAAdresPE_mux0
edge CGRA2.block_3_1.VLIWAdresPE_mux0.in2 CGRA2.block_3_1.VLIWAdresPE_mux0
edge CGRA2.block_6_3.mux_out.in1 CGRA2.block_6_3.mux_out
edge CGRA2.block_9_2.CGAAdresPE_mux2.in4 CGRA2.block_9_2.CGAAdresPE_mux2
edge CGRA2.block_6_0.CGAAdresPE_mux1.in8 CGRA2.block_6_0.CGAAdresPE_mux1
edge CGRA2.block_12_2.mux_out.in1 CGRA2.block_12_2.mux_out
edge CGRA2.block_6_2.func CGRA2.block_6_2.func.out0
edge CGRA2.block_6_2.func_added_mux CGRA2.block_6_2.func_added_mux.out0
edge CGRA2.block_9_1.CGAAdresPE_mux0.in9 CGRA2.block_9_1.CGAAdresPE_mux0
edge CGRA2.block_9_1.CGAAdresPE_mux0.in2 CGRA2.block_9_1.CGAAdresPE_mux0
edge CGRA2.block_7_3.rf.in0 CGRA2.block_7_3.rf
edge CGRA2.block_7_3.rf_added_mux.in0 CGRA2.block_7_3.rf_added_mux
edge CGRA2.block_3_1.VLIWAdresPE_mux1.in4 CGRA2.block_3_1.VLIWAdresPE_mux1
edge CGRA2.block_3_0.VLIWAdresPE_mux0.in9 CGRA2.block_3_0.VLIWAdresPE_mux0
edge CGRA2.block_12_0.func CGRA2.block_12_0.func.out0
edge CGRA2.block_12_0.func_added_mux CGRA2.block_12_0.func_added_mux.out0
edge CGRA2.block_3_2.func CGRA2.block_3_2.func.out0
edge CGRA2.block_3_2.func_added_mux CGRA2.block_3_2.func_added_mux.out0
edge CGRA2.block_3_3.VLIWAdresPE_mux2.in6 CGRA2.block_3_3.VLIWAdresPE_mux2
edge CGRA2.block_0_0.rf CGRA2.block_0_0.rf.out3
edge CGRA2.block_3_0.VLIWAdresPE_mux0.in2 CGRA2.block_3_0.VLIWAdresPE_mux0
edge CGRA2.block_12_3.CGAAdresPE_mux0.in8 CGRA2.block_12_3.CGAAdresPE_mux0
edge CGRA2.block_6_0.CGAAdresPE_mux2.in5 CGRA2.block_6_0.CGAAdresPE_mux2
edge CGRA2.block_7_0.rf CGRA2.block_7_0.rf.out0
edge CGRA2.block_6_1.CGAAdresPE_mux0.in3 CGRA2.block_6_1.CGAAdresPE_mux0
edge CGRA2.block_12_0.CGAAdresPE_mux1.in1 CGRA2.block_12_0.CGAAdresPE_mux1
edge CGRA2.block_6_0.CGAAdresPE_mux0.in9 CGRA2.block_6_0.CGAAdresPE_mux0
edge CGRA2.block_6_0.CGAAdresPE_mux0.in5 CGRA2.block_6_0.CGAAdresPE_mux0
edge CGRA2.block_3_0.VLIWAdresPE_mux1 CGRA2.block_3_0.VLIWAdresPE_mux1.out0
edge CGRA2.block_12_0.CGAAdresPE_mux0 CGRA2.block_12_0.CGAAdresPE_mux0.out0
edge CGRA2.block_3_0.func.in0 CGRA2.block_3_0.func
edge CGRA2.block_6_1.CGAAdresPE_mux0.in0 CGRA2.block_6_1.CGAAdresPE_mux0
edge CGRA2.block_6_3.CGAAdresPE_mux2.in4 CGRA2.block_6_3.CGAAdresPE_mux2
edge CGRA2.block_12_0.CGAAdresPE_mux1.in3 CGRA2.block_12_0.CGAAdresPE_mux1
edge CGRA2.block_9_0.func.in0 CGRA2.block_9_0.func
edge CGRA2.block_9_3.CGAAdresPE_mux0.in3 CGRA2.block_9_3.CGAAdresPE_mux0
edge CGRA2.block_11_0.mem_port.mux_data.in0 CGRA2.block_11_0.mem_port.mux_data
edge CGRA2.block_6_1.CGAAdresPE_mux0.in8 CGRA2.block_6_1.CGAAdresPE_mux0
edge CGRA2.block_9_2.CGAAdresPE_mux0.in2 CGRA2.block_9_2.CGAAdresPE_mux0
edge CGRA2.block_9_2.CGAAdresPE_mux0.in3 CGRA2.block_9_2.CGAAdresPE_mux0
edge CGRA2.block_10_1.rf CGRA2.block_10_1.rf.out0
edge CGRA2.block_12_1.CGAAdresPE_mux1.in1 CGRA2.block_12_1.CGAAdresPE_mux1
edge CGRA2.block_4_1.rf CGRA2.block_4_1.rf.out1
edge CGRA2.block_3_1.VLIWAdresPE_mux0.in5 CGRA2.block_3_1.VLIWAdresPE_mux0
edge CGRA2.block_3_2.VLIWAdresPE_mux0.in5 CGRA2.block_3_2.VLIWAdresPE_mux0
edge CGRA2.block_3_1.VLIWAdresPE_mux0 CGRA2.block_3_1.VLIWAdresPE_mux0.out0
edge CGRA2.block_9_3.CGAAdresPE_mux1.in2 CGRA2.block_9_3.CGAAdresPE_mux1
edge CGRA2.block_12_3.CGAAdresPE_mux1.in4 CGRA2.block_12_3.CGAAdresPE_mux1
edge CGRA2.block_3_0.VLIWAdresPE_mux2.in0 CGRA2.block_3_0.VLIWAdresPE_mux2
edge CGRA2.block_12_0.mux_out CGRA2.block_12_0.mux_out.out0
edge CGRA2.block_2_0.mem_port.mux_data CGRA2.block_2_0.mem_port.mux_data.out0
edge CGRA2.block_3_1.VLIWAdresPE_mux2 CGRA2.block_3_1.VLIWAdresPE_mux2.out0
edge CGRA2.block_6_2.CGAAdresPE_mux1.in5 CGRA2.block_6_2.CGAAdresPE_mux1
edge CGRA2.block_9_1.CGAAdresPE_mux1.in3 CGRA2.block_9_1.CGAAdresPE_mux1
edge CGRA2.block_12_3.CGAAdresPE_mux1.in2 CGRA2.block_12_3.CGAAdresPE_mux1
edge CGRA2.block_9_1.CGAAdresPE_mux2 CGRA2.block_9_1.CGAAdresPE_mux2.out0
edge CGRA2.block_9_3.CGAAdresPE_mux0.in2 CGRA2.block_9_3.CGAAdresPE_mux0
edge CGRA2.block_6_2.CGAAdresPE_mux2.in2 CGRA2.block_6_2.CGAAdresPE_mux2
edge CGRA2.block_3_1.func.in0 CGRA2.block_3_1.func
edge CGRA2.block_1_1.io.reg_out CGRA2.block_1_1.io.reg_out.out0
edge CGRA2.block_1_1.io.reg_out_added_mux CGRA2.block_1_1.io.reg_out_added_mux.out0
edge CGRA2.block_0_0.rf.in3 CGRA2.block_0_0.rf
edge CGRA2.block_6_1.CGAAdresPE_mux1.in7 CGRA2.block_6_1.CGAAdresPE_mux1
edge CGRA2.block_12_3.func.in1 CGRA2.block_12_3.func
edge CGRA2.block_3_0.VLIWAdresPE_mux0.in6 CGRA2.block_3_0.VLIWAdresPE_mux0
edge CGRA2.block_3_2.VLIWAdresPE_mux0.in8 CGRA2.block_3_2.VLIWAdresPE_mux0
edge CGRA2.block_6_0.CGAAdresPE_mux0.in0 CGRA2.block_6_0.CGAAdresPE_mux0
edge CGRA2.block_7_1.rf.in0 CGRA2.block_7_1.rf
edge CGRA2.block_7_1.rf_added_mux.in0 CGRA2.block_7_1.rf_added_mux
edge CGRA2.block_3_2.VLIWAdresPE_mux0.in1 CGRA2.block_3_2.VLIWAdresPE_mux0
edge CGRA2.block_9_1.CGAAdresPE_mux0.in6 CGRA2.block_9_1.CGAAdresPE_mux0
edge CGRA2.block_0_0.in3 CGRA2.block_0_0.rf_added_mux.in0
edge CGRA2.block_0_0.in2 CGRA2.block_0_0.rf_added_mux.in0
edge CGRA2.block_0_0.in0 CGRA2.block_0_0.rf_added_mux.in0
edge CGRA2.block_0_0.in1 CGRA2.block_0_0.rf_added_mux.in0
edge CGRA2.block_0_0.rf_added_mux.out0 CGRA2.block_0_0.out0
edge CGRA2.block_0_0.rf_added_mux.out0 CGRA2.block_0_0.out1
edge CGRA2.block_0_0.rf_added_mux.out0 CGRA2.block_0_0.out2
edge CGRA2.block_0_0.rf_added_mux.out0 CGRA2.block_0_0.out3
edge CGRA2.block_0_0.rf_added_mux.out0 CGRA2.block_0_0.out4
edge CGRA2.block_0_0.rf_added_mux.out0 CGRA2.block_0_0.out5
edge CGRA2.block_0_0.rf_added_mux.out0 CGRA2.block_0_0.out6
edge CGRA2.block_0_0.rf_added_mux.out0 CGRA2.block_0_0.out7
edge CGRA2.block_10_0.in0 CGRA2.block_10_0.rf_added_mux.in0
edge CGRA2.block_10_0.rf_added_mux.out0 CGRA2.block_10_0.out0
edge CGRA2.block_10_0.rf_added_mux.out0 CGRA2.block_10_0.out1
edge CGRA2.block_10_1.in0 CGRA2.block_10_1.rf_added_mux.in0
edge CGRA2.block_10_1.rf_added_mux.out0 CGRA2.block_10_1.out0
edge CGRA2.block_10_1.rf_added_mux.out0 CGRA2.block_10_1.out1
edge CGRA2.block_10_2.in0 CGRA2.block_10_2.rf_added_mux.in0
edge CGRA2.block_10_2.rf_added_mux.out0 CGRA2.block_10_2.out0
edge CGRA2.block_10_2.rf_added_mux.out0 CGRA2.block_10_2.out1
edge CGRA2.block_10_3.in0 CGRA2.block_10_3.rf_added_mux.in0
edge CGRA2.block_10_3.rf_added_mux.out0 CGRA2.block_10_3.out0
edge CGRA2.block_10_3.rf_added_mux.out0 CGRA2.block_10_3.out1
edge CGRA2.block_11_0.mem_port.mem_unit_added_mux.out0 CGRA2.block_11_0.mem_port.out0
edge CGRA2.block_11_0.mem_port.mux_addr.out0 CGRA2.block_11_0.mem_port.mem_unit_added_mux.in0
edge CGRA2.block_11_0.mem_port.mux_data.out0 CGRA2.block_11_0.mem_port.mem_unit_added_mux.in0
edge CGRA2.block_12_0.func_added_mux.out0 CGRA2.block_12_0.rf_out
edge CGRA2.block_12_0.const_added_mux.out0 CGRA2.block_12_0.CGAAdresPE_mux0.in8
edge CGRA2.block_12_0.const_added_mux.out0 CGRA2.block_12_0.CGAAdresPE_mux1.in8
edge CGRA2.block_12_0.CGAAdresPE_mux0.out0 CGRA2.block_12_0.func_added_mux.in0
edge CGRA2.block_12_0.CGAAdresPE_mux1.out0 CGRA2.block_12_0.func_added_mux.in0
edge CGRA2.block_12_1.func_added_mux.out0 CGRA2.block_12_1.rf_out
edge CGRA2.block_12_1.const_added_mux.out0 CGRA2.block_12_1.CGAAdresPE_mux0.in8
edge CGRA2.block_12_1.const_added_mux.out0 CGRA2.block_12_1.CGAAdresPE_mux1.in8
edge CGRA2.block_12_1.CGAAdresPE_mux0.out0 CGRA2.block_12_1.func_added_mux.in0
edge CGRA2.block_12_1.CGAAdresPE_mux1.out0 CGRA2.block_12_1.func_added_mux.in0
edge CGRA2.block_12_2.func_added_mux.out0 CGRA2.block_12_2.rf_out
edge CGRA2.block_12_2.const_added_mux.out0 CGRA2.block_12_2.CGAAdresPE_mux0.in8
edge CGRA2.block_12_2.const_added_mux.out0 CGRA2.block_12_2.CGAAdresPE_mux1.in8
edge CGRA2.block_12_2.CGAAdresPE_mux0.out0 CGRA2.block_12_2.func_added_mux.in0
edge CGRA2.block_12_2.CGAAdresPE_mux1.out0 CGRA2.block_12_2.func_added_mux.in0
edge CGRA2.block_12_3.func_added_mux.out0 CGRA2.block_12_3.rf_out
edge CGRA2.block_12_3.const_added_mux.out0 CGRA2.block_12_3.CGAAdresPE_mux0.in8
edge CGRA2.block_12_3.const_added_mux.out0 CGRA2.block_12_3.CGAAdresPE_mux1.in8
edge CGRA2.block_12_3.CGAAdresPE_mux0.out0 CGRA2.block_12_3.func_added_mux.in0
edge CGRA2.block_12_3.CGAAdresPE_mux1.out0 CGRA2.block_12_3.func_added_mux.in0
edge CGRA2.block_1_0.io.in0 CGRA2.block_1_0.io.reg_in_added_mux.in0
edge CGRA2.block_1_0.io.bidir CGRA2.block_1_0.io.reg_out_added_mux.in0
edge CGRA2.block_1_0.io.reg_in_added_mux.out0 CGRA2.block_1_0.io.OE.in0
edge CGRA2.block_1_0.io.reg_in.out0 CGRA2.block_1_0.io.OE_added_mux.in0
edge CGRA2.block_1_0.io.reg_out_added_mux.out0 CGRA2.block_1_0.io.out0
edge CGRA2.block_1_0.io.OE_added_mux.out0 CGRA2.block_1_0.io.bidir
edge CGRA2.block_1_1.io.in0 CGRA2.block_1_1.io.reg_in_added_mux.in0
edge CGRA2.block_1_1.io.bidir CGRA2.block_1_1.io.reg_out_added_mux.in0
edge CGRA2.block_1_1.io.reg_in_added_mux.out0 CGRA2.block_1_1.io.OE.in0
edge CGRA2.block_1_1.io.reg_in.out0 CGRA2.block_1_1.io.OE_added_mux.in0
edge CGRA2.block_1_1.io.reg_out_added_mux.out0 CGRA2.block_1_1.io.out0
edge CGRA2.block_1_1.io.OE_added_mux.out0 CGRA2.block_1_1.io.bidir
edge CGRA2.block_1_2.io.in0 CGRA2.block_1_2.io.reg_in_added_mux.in0
edge CGRA2.block_1_2.io.bidir CGRA2.block_1_2.io.reg_out_added_mux.in0
edge CGRA2.block_1_2.io.reg_in_added_mux.out0 CGRA2.block_1_2.io.OE.in0
edge CGRA2.block_1_2.io.reg_in.out0 CGRA2.block_1_2.io.OE_added_mux.in0
edge CGRA2.block_1_2.io.reg_out_added_mux.out0 CGRA2.block_1_2.io.out0
edge CGRA2.block_1_2.io.OE_added_mux.out0 CGRA2.block_1_2.io.bidir
edge CGRA2.block_1_3.io.in0 CGRA2.block_1_3.io.reg_in_added_mux.in0
edge CGRA2.block_1_3.io.bidir CGRA2.block_1_3.io.reg_out_added_mux.in0
edge CGRA2.block_1_3.io.reg_in_added_mux.out0 CGRA2.block_1_3.io.OE.in0
edge CGRA2.block_1_3.io.reg_in.out0 CGRA2.block_1_3.io.OE_added_mux.in0
edge CGRA2.block_1_3.io.reg_out_added_mux.out0 CGRA2.block_1_3.io.out0
edge CGRA2.block_1_3.io.OE_added_mux.out0 CGRA2.block_1_3.io.bidir
edge CGRA2.block_2_0.mem_port.mem_unit_added_mux.out0 CGRA2.block_2_0.mem_port.out0
edge CGRA2.block_2_0.mem_port.mux_addr.out0 CGRA2.block_2_0.mem_port.mem_unit_added_mux.in0
edge CGRA2.block_2_0.mem_port.mux_data.out0 CGRA2.block_2_0.mem_port.mem_unit_added_mux.in0
edge CGRA2.block_3_0.func_added_mux.out0 CGRA2.block_3_0.rf_out
edge CGRA2.block_3_0.const_added_mux.out0 CGRA2.block_3_0.VLIWAdresPE_mux0.in8
edge CGRA2.block_3_0.const_added_mux.out0 CGRA2.block_3_0.VLIWAdresPE_mux1.in8
edge CGRA2.block_3_0.VLIWAdresPE_mux0.out0 CGRA2.block_3_0.func_added_mux.in0
edge CGRA2.block_3_0.VLIWAdresPE_mux1.out0 CGRA2.block_3_0.func_added_mux.in0
edge CGRA2.block_3_1.func_added_mux.out0 CGRA2.block_3_1.rf_out
edge CGRA2.block_3_1.const_added_mux.out0 CGRA2.block_3_1.VLIWAdresPE_mux0.in8
edge CGRA2.block_3_1.const_added_mux.out0 CGRA2.block_3_1.VLIWAdresPE_mux1.in8
edge CGRA2.block_3_1.VLIWAdresPE_mux0.out0 CGRA2.block_3_1.func_added_mux.in0
edge CGRA2.block_3_1.VLIWAdresPE_mux1.out0 CGRA2.block_3_1.func_added_mux.in0
edge CGRA2.block_3_2.func_added_mux.out0 CGRA2.block_3_2.rf_out
edge CGRA2.block_3_2.const_added_mux.out0 CGRA2.block_3_2.VLIWAdresPE_mux0.in8
edge CGRA2.block_3_2.const_added_mux.out0 CGRA2.block_3_2.VLIWAdresPE_mux1.in8
edge CGRA2.block_3_2.VLIWAdresPE_mux0.out0 CGRA2.block_3_2.func_added_mux.in0
edge CGRA2.block_3_2.VLIWAdresPE_mux1.out0 CGRA2.block_3_2.func_added_mux.in0
edge CGRA2.block_3_3.func_added_mux.out0 CGRA2.block_3_3.rf_out
edge CGRA2.block_3_3.const_added_mux.out0 CGRA2.block_3_3.VLIWAdresPE_mux0.in8
edge CGRA2.block_3_3.const_added_mux.out0 CGRA2.block_3_3.VLIWAdresPE_mux1.in8
edge CGRA2.block_3_3.VLIWAdresPE_mux0.out0 CGRA2.block_3_3.func_added_mux.in0
edge CGRA2.block_3_3.VLIWAdresPE_mux1.out0 CGRA2.block_3_3.func_added_mux.in0
edge CGRA2.block_4_0.in0 CGRA2.block_4_0.rf_added_mux.in0
edge CGRA2.block_4_0.rf_added_mux.out0 CGRA2.block_4_0.out0
edge CGRA2.block_4_0.rf_added_mux.out0 CGRA2.block_4_0.out1
edge CGRA2.block_4_1.in0 CGRA2.block_4_1.rf_added_mux.in0
edge CGRA2.block_4_1.rf_added_mux.out0 CGRA2.block_4_1.out0
edge CGRA2.block_4_1.rf_added_mux.out0 CGRA2.block_4_1.out1
edge CGRA2.block_4_2.in0 CGRA2.block_4_2.rf_added_mux.in0
edge CGRA2.block_4_2.rf_added_mux.out0 CGRA2.block_4_2.out0
edge CGRA2.block_4_2.rf_added_mux.out0 CGRA2.block_4_2.out1
edge CGRA2.block_4_3.in0 CGRA2.block_4_3.rf_added_mux.in0
edge CGRA2.block_4_3.rf_added_mux.out0 CGRA2.block_4_3.out0
edge CGRA2.block_4_3.rf_added_mux.out0 CGRA2.block_4_3.out1
edge CGRA2.block_5_0.mem_port.mem_unit_added_mux.out0 CGRA2.block_5_0.mem_port.out0
edge CGRA2.block_5_0.mem_port.mux_addr.out0 CGRA2.block_5_0.mem_port.mem_unit_added_mux.in0
edge CGRA2.block_5_0.mem_port.mux_data.out0 CGRA2.block_5_0.mem_port.mem_unit_added_mux.in0
edge CGRA2.block_6_0.func_added_mux.out0 CGRA2.block_6_0.rf_out
edge CGRA2.block_6_0.const_added_mux.out0 CGRA2.block_6_0.CGAAdresPE_mux0.in8
edge CGRA2.block_6_0.const_added_mux.out0 CGRA2.block_6_0.CGAAdresPE_mux1.in8
edge CGRA2.block_6_0.CGAAdresPE_mux0.out0 CGRA2.block_6_0.func_added_mux.in0
edge CGRA2.block_6_0.CGAAdresPE_mux1.out0 CGRA2.block_6_0.func_added_mux.in0
edge CGRA2.block_6_1.func_added_mux.out0 CGRA2.block_6_1.rf_out
edge CGRA2.block_6_1.const_added_mux.out0 CGRA2.block_6_1.CGAAdresPE_mux0.in8
edge CGRA2.block_6_1.const_added_mux.out0 CGRA2.block_6_1.CGAAdresPE_mux1.in8
edge CGRA2.block_6_1.CGAAdresPE_mux0.out0 CGRA2.block_6_1.func_added_mux.in0
edge CGRA2.block_6_1.CGAAdresPE_mux1.out0 CGRA2.block_6_1.func_added_mux.in0
edge CGRA2.block_6_2.func_added_mux.out0 CGRA2.block_6_2.rf_out
edge CGRA2.block_6_2.const_added_mux.out0 CGRA2.block_6_2.CGAAdresPE_mux0.in8
edge CGRA2.block_6_2.const_added_mux.out0 CGRA2.block_6_2.CGAAdresPE_mux1.in8
edge CGRA2.block_6_2.CGAAdresPE_mux0.out0 CGRA2.block_6_2.func_added_mux.in0
edge CGRA2.block_6_2.CGAAdresPE_mux1.out0 CGRA2.block_6_2.func_added_mux.in0
edge CGRA2.block_6_3.func_added_mux.out0 CGRA2.block_6_3.rf_out
edge CGRA2.block_6_3.const_added_mux.out0 CGRA2.block_6_3.CGAAdresPE_mux0.in8
edge CGRA2.block_6_3.const_added_mux.out0 CGRA2.block_6_3.CGAAdresPE_mux1.in8
edge CGRA2.block_6_3.CGAAdresPE_mux0.out0 CGRA2.block_6_3.func_added_mux.in0
edge CGRA2.block_6_3.CGAAdresPE_mux1.out0 CGRA2.block_6_3.func_added_mux.in0
edge CGRA2.block_7_0.in0 CGRA2.block_7_0.rf_added_mux.in0
edge CGRA2.block_7_0.rf_added_mux.out0 CGRA2.block_7_0.out0
edge CGRA2.block_7_0.rf_added_mux.out0 CGRA2.block_7_0.out1
edge CGRA2.block_7_1.in0 CGRA2.block_7_1.rf_added_mux.in0
edge CGRA2.block_7_1.rf_added_mux.out0 CGRA2.block_7_1.out0
edge CGRA2.block_7_1.rf_added_mux.out0 CGRA2.block_7_1.out1
edge CGRA2.block_7_2.in0 CGRA2.block_7_2.rf_added_mux.in0
edge CGRA2.block_7_2.rf_added_mux.out0 CGRA2.block_7_2.out0
edge CGRA2.block_7_2.rf_added_mux.out0 CGRA2.block_7_2.out1
edge CGRA2.block_7_3.in0 CGRA2.block_7_3.rf_added_mux.in0
edge CGRA2.block_7_3.rf_added_mux.out0 CGRA2.block_7_3.out0
edge CGRA2.block_7_3.rf_added_mux.out0 CGRA2.block_7_3.out1
edge CGRA2.block_8_0.mem_port.mem_unit_added_mux.out0 CGRA2.block_8_0.mem_port.out0
edge CGRA2.block_8_0.mem_port.mux_addr.out0 CGRA2.block_8_0.mem_port.mem_unit_added_mux.in0
edge CGRA2.block_8_0.mem_port.mux_data.out0 CGRA2.block_8_0.mem_port.mem_unit_added_mux.in0
edge CGRA2.block_9_0.func_added_mux.out0 CGRA2.block_9_0.rf_out
edge CGRA2.block_9_0.const_added_mux.out0 CGRA2.block_9_0.CGAAdresPE_mux0.in8
edge CGRA2.block_9_0.const_added_mux.out0 CGRA2.block_9_0.CGAAdresPE_mux1.in8
edge CGRA2.block_9_0.CGAAdresPE_mux0.out0 CGRA2.block_9_0.func_added_mux.in0
edge CGRA2.block_9_0.CGAAdresPE_mux1.out0 CGRA2.block_9_0.func_added_mux.in0
edge CGRA2.block_9_1.func_added_mux.out0 CGRA2.block_9_1.rf_out
edge CGRA2.block_9_1.const_added_mux.out0 CGRA2.block_9_1.CGAAdresPE_mux0.in8
edge CGRA2.block_9_1.const_added_mux.out0 CGRA2.block_9_1.CGAAdresPE_mux1.in8
edge CGRA2.block_9_1.CGAAdresPE_mux0.out0 CGRA2.block_9_1.func_added_mux.in0
edge CGRA2.block_9_1.CGAAdresPE_mux1.out0 CGRA2.block_9_1.func_added_mux.in0
edge CGRA2.block_9_2.func_added_mux.out0 CGRA2.block_9_2.rf_out
edge CGRA2.block_9_2.const_added_mux.out0 CGRA2.block_9_2.CGAAdresPE_mux0.in8
edge CGRA2.block_9_2.const_added_mux.out0 CGRA2.block_9_2.CGAAdresPE_mux1.in8
edge CGRA2.block_9_2.CGAAdresPE_mux0.out0 CGRA2.block_9_2.func_added_mux.in0
edge CGRA2.block_9_2.CGAAdresPE_mux1.out0 CGRA2.block_9_2.func_added_mux.in0
edge CGRA2.block_9_3.func_added_mux.out0 CGRA2.block_9_3.rf_out
edge CGRA2.block_9_3.const_added_mux.out0 CGRA2.block_9_3.CGAAdresPE_mux0.in8
edge CGRA2.block_9_3.const_added_mux.out0 CGRA2.block_9_3.CGAAdresPE_mux1.in8
edge CGRA2.block_9_3.CGAAdresPE_mux0.out0 CGRA2.block_9_3.func_added_mux.in0
edge CGRA2.block_9_3.CGAAdresPE_mux1.out0 CGRA2.block_9_3.func_added_mux.in0
edge CGRA1.block_7_3.rf.out0 CGRA2.block_7_3.out0
edge CGRA1.block_7_3.rf_added_mux.out0 CGRA2.block_7_3.out0
edge CGRA1.block_10_2.rf.out0 CGRA2.block_10_2.out0
edge CGRA1.block_10_2.rf_added_mux.out0 CGRA2.block_10_2.out0
edge CGRA1.block_4_2.rf.out0 CGRA2.block_4_2.out0
edge CGRA1.block_4_2.rf_added_mux.out0 CGRA2.block_4_2.out0
edge CGRA1.block_10_1.rf.out0 CGRA2.block_10_1.out0
edge CGRA1.block_10_1.rf_added_mux.out0 CGRA2.block_10_1.out0
edge CGRA1.block_7_1.rf.out0 CGRA2.block_7_1.out0
edge CGRA1.block_7_1.rf_added_mux.out0 CGRA2.block_7_1.out0
edge CGRA1.block_10_0.rf.out0 CGRA2.block_10_0.out0
edge CGRA1.block_10_0.rf_added_mux.out0 CGRA2.block_10_0.out0
edge CGRA1.block_0_0.rf.out0 CGRA2.block_0_0.out0
edge CGRA1.block_0_0.rf_added_mux.out0 CGRA2.block_0_0.out0
edge CGRA1.block_4_0.rf.out0 CGRA2.block_4_0.out0
edge CGRA1.block_4_0.rf_added_mux.out0 CGRA2.block_4_0.out0
edge CGRA1.block_7_0.rf.out0 CGRA2.block_7_0.out0
edge CGRA1.block_7_0.rf_added_mux.out0 CGRA2.block_7_0.out0
edge CGRA1.block_4_3.rf.out0 CGRA2.block_4_3.out0
edge CGRA1.block_4_3.rf_added_mux.out0 CGRA2.block_4_3.out0
edge CGRA1.block_10_3.rf.out0 CGRA2.block_10_3.out0
edge CGRA1.block_10_3.rf_added_mux.out0 CGRA2.block_10_3.out0
edge CGRA1.block_7_2.rf.out0 CGRA2.block_7_2.out0
edge CGRA1.block_7_2.rf_added_mux.out0 CGRA2.block_7_2.out0
edge CGRA1.block_4_1.rf.out0 CGRA2.block_4_1.out0
edge CGRA1.block_4_1.rf_added_mux.out0 CGRA2.block_4_1.out0
