#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Jun 18 13:36:35 2016
# Process ID: 12967
# Log file: /home/phil/cpu_entwurf/cpu/work_vivado/single_cycle_cpu/vivado.log
# Journal file: /home/phil/cpu_entwurf/cpu/work_vivado/single_cycle_cpu/vivado.jou
#-----------------------------------------------------------
start_gui
open_project single_cycle_cpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 5752.531 ; gain = 88.145 ; free physical = 3594 ; free virtual = 12452
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/alu/alu.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/alu/alu.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/daten_instruktionsspeicher/data_mem.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/daten_instruktionsspeicher/data_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/decoder/decoder.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/decoder/decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/cpu/execute.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/cpu/execute.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/cpu/fetch.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/cpu/fetch.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/daten_instruktionsspeicher/instr_mem.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/daten_instruktionsspeicher/instr_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/cpu/instruction_decode.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/cpu/instruction_decode.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/daten_instruktionsspeicher/mem_pkg.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/daten_instruktionsspeicher/mem_pkg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/cpu/memory_access.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/cpu/memory_access.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/program_counter/pc.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/program_counter/pc.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/register_file/regfile.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/register_file/regfile.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/cpu/single_cycle_cpu.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/cpu/single_cycle_cpu.vhd:1]
[Sat Jun 18 13:37:24 2016] Launched synth_1...
Run output will be captured here: /home/phil/cpu_entwurf/cpu/work_vivado/single_cycle_cpu/single_cycle_cpu.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun 18 13:38:29 2016...
