// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
// module wire_assign( out, in );
// assign out to out
module wire_assign( output out, input in );
// assign out to out
// module wire_assign( out, out );
endmodule
