

================================================================
== Vitis HLS Report for 'conv2'
================================================================
* Date:           Tue Oct 28 17:21:10 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   106348|   106348|  1.063 ms|  1.063 ms|  106348|  106348|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- out_feature_loop_CONV2  |    69344|    69344|      2167|          -|          -|    32|        no|
        | + in_feature_loop_conv2  |     1872|     1872|       117|          -|          -|    16|        no|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 17 7 
7 --> 8 16 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 7 
16 --> 6 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%feat = alloca i32 1"   --->   Operation 18 'alloca' 'feat' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%conv2_biases_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_125"   --->   Operation 19 'read' 'conv2_biases_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%conv2_biases_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_124"   --->   Operation 20 'read' 'conv2_biases_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv2_biases_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_123"   --->   Operation 21 'read' 'conv2_biases_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%conv2_biases_read_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_122"   --->   Operation 22 'read' 'conv2_biases_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%conv2_biases_read_5 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_121"   --->   Operation 23 'read' 'conv2_biases_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%conv2_biases_read_6 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_120"   --->   Operation 24 'read' 'conv2_biases_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conv2_biases_read_7 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_119"   --->   Operation 25 'read' 'conv2_biases_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%conv2_biases_read_8 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_118"   --->   Operation 26 'read' 'conv2_biases_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%conv2_biases_read_9 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_117"   --->   Operation 27 'read' 'conv2_biases_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%conv2_biases_read_10 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_116"   --->   Operation 28 'read' 'conv2_biases_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%conv2_biases_read_11 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_115"   --->   Operation 29 'read' 'conv2_biases_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%conv2_biases_read_12 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_114"   --->   Operation 30 'read' 'conv2_biases_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%conv2_biases_read_13 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_113"   --->   Operation 31 'read' 'conv2_biases_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%conv2_biases_read_14 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_112"   --->   Operation 32 'read' 'conv2_biases_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%conv2_biases_read_15 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_111"   --->   Operation 33 'read' 'conv2_biases_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%conv2_biases_read_16 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_110"   --->   Operation 34 'read' 'conv2_biases_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%conv2_biases_read_17 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_109"   --->   Operation 35 'read' 'conv2_biases_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%conv2_biases_read_18 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_108"   --->   Operation 36 'read' 'conv2_biases_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%conv2_biases_read_19 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_107"   --->   Operation 37 'read' 'conv2_biases_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%conv2_biases_read_20 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_106"   --->   Operation 38 'read' 'conv2_biases_read_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%conv2_biases_read_21 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_105"   --->   Operation 39 'read' 'conv2_biases_read_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%conv2_biases_read_22 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_104"   --->   Operation 40 'read' 'conv2_biases_read_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%conv2_biases_read_23 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_103"   --->   Operation 41 'read' 'conv2_biases_read_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%conv2_biases_read_24 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_102"   --->   Operation 42 'read' 'conv2_biases_read_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%conv2_biases_read_25 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_101"   --->   Operation 43 'read' 'conv2_biases_read_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%conv2_biases_read_26 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_100"   --->   Operation 44 'read' 'conv2_biases_read_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%conv2_biases_read_27 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_99"   --->   Operation 45 'read' 'conv2_biases_read_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%conv2_biases_read_28 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_98"   --->   Operation 46 'read' 'conv2_biases_read_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%conv2_biases_read_29 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_97"   --->   Operation 47 'read' 'conv2_biases_read_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%conv2_biases_read_30 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_96"   --->   Operation 48 'read' 'conv2_biases_read_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%conv2_biases_read_31 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_95"   --->   Operation 49 'read' 'conv2_biases_read_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%conv2_biases_read_63 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read"   --->   Operation 50 'read' 'conv2_biases_read_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%input_tile = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 51 'alloca' 'input_tile' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%input_tile_1 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 52 'alloca' 'input_tile_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%input_tile_2 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 53 'alloca' 'input_tile_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%input_tile_3 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 54 'alloca' 'input_tile_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%input_tile_4 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 55 'alloca' 'input_tile_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%input_tile_5 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 56 'alloca' 'input_tile_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%input_tile_6 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 57 'alloca' 'input_tile_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%input_tile_7 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 58 'alloca' 'input_tile_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%input_tile_8 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 59 'alloca' 'input_tile_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%input_tile_9 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 60 'alloca' 'input_tile_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%input_tile_10 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 61 'alloca' 'input_tile_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%input_tile_11 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 62 'alloca' 'input_tile_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%input_tile_12 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 63 'alloca' 'input_tile_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%input_tile_13 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 64 'alloca' 'input_tile_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%input_tile_14 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 65 'alloca' 'input_tile_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%input_tile_15 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 66 'alloca' 'input_tile_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%input_tile_16 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 67 'alloca' 'input_tile_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%input_tile_17 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 68 'alloca' 'input_tile_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%input_tile_18 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 69 'alloca' 'input_tile_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%input_tile_19 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 70 'alloca' 'input_tile_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%input_tile_20 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 71 'alloca' 'input_tile_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%input_tile_21 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 72 'alloca' 'input_tile_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%input_tile_22 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 73 'alloca' 'input_tile_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%input_tile_23 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 74 'alloca' 'input_tile_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%input_tile_24 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 75 'alloca' 'input_tile_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%input_tile_25 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 76 'alloca' 'input_tile_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%input_tile_26 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 77 'alloca' 'input_tile_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%input_tile_27 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 78 'alloca' 'input_tile_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%input_tile_28 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 79 'alloca' 'input_tile_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%input_tile_29 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 80 'alloca' 'input_tile_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%input_tile_30 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 81 'alloca' 'input_tile_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%input_tile_31 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 82 'alloca' 'input_tile_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%input_tile_32 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 83 'alloca' 'input_tile_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%input_tile_33 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 84 'alloca' 'input_tile_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%input_tile_34 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 85 'alloca' 'input_tile_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%input_tile_35 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 86 'alloca' 'input_tile_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%input_tile_36 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 87 'alloca' 'input_tile_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%input_tile_37 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 88 'alloca' 'input_tile_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%input_tile_38 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 89 'alloca' 'input_tile_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%input_tile_39 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 90 'alloca' 'input_tile_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%input_tile_40 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 91 'alloca' 'input_tile_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%input_tile_41 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 92 'alloca' 'input_tile_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%input_tile_42 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 93 'alloca' 'input_tile_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%input_tile_43 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 94 'alloca' 'input_tile_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%input_tile_44 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 95 'alloca' 'input_tile_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%input_tile_45 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 96 'alloca' 'input_tile_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%input_tile_46 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 97 'alloca' 'input_tile_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%input_tile_47 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 98 'alloca' 'input_tile_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%input_tile_48 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 99 'alloca' 'input_tile_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%input_tile_49 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 100 'alloca' 'input_tile_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%input_tile_50 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 101 'alloca' 'input_tile_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%input_tile_51 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 102 'alloca' 'input_tile_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%input_tile_52 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 103 'alloca' 'input_tile_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%input_tile_53 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 104 'alloca' 'input_tile_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%input_tile_54 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 105 'alloca' 'input_tile_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%input_tile_55 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 106 'alloca' 'input_tile_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%input_tile_56 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 107 'alloca' 'input_tile_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%input_tile_57 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 108 'alloca' 'input_tile_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%input_tile_58 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 109 'alloca' 'input_tile_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%input_tile_59 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 110 'alloca' 'input_tile_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%input_tile_60 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 111 'alloca' 'input_tile_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%input_tile_61 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 112 'alloca' 'input_tile_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%input_tile_62 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 113 'alloca' 'input_tile_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%input_tile_63 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 114 'alloca' 'input_tile_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%input_tile_64 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 115 'alloca' 'input_tile_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%input_tile_65 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 116 'alloca' 'input_tile_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%input_tile_66 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 117 'alloca' 'input_tile_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%input_tile_67 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 118 'alloca' 'input_tile_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%layer2_output_tile = alloca i64 1" [src/conv2.cpp:22]   --->   Operation 119 'alloca' 'layer2_output_tile' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%layer2_output_tile_1 = alloca i64 1" [src/conv2.cpp:22]   --->   Operation 120 'alloca' 'layer2_output_tile_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%layer2_output_tile_2 = alloca i64 1" [src/conv2.cpp:22]   --->   Operation 121 'alloca' 'layer2_output_tile_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%layer2_output_tile_3 = alloca i64 1" [src/conv2.cpp:22]   --->   Operation 122 'alloca' 'layer2_output_tile_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%layer2_output_tile_4 = alloca i64 1" [src/conv2.cpp:22]   --->   Operation 123 'alloca' 'layer2_output_tile_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%layer2_output_tile_5 = alloca i64 1" [src/conv2.cpp:22]   --->   Operation 124 'alloca' 'layer2_output_tile_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%layer2_output_tile_6 = alloca i64 1" [src/conv2.cpp:22]   --->   Operation 125 'alloca' 'layer2_output_tile_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%layer2_output_tile_7 = alloca i64 1" [src/conv2.cpp:22]   --->   Operation 126 'alloca' 'layer2_output_tile_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%layer2_output_tile_8 = alloca i64 1" [src/conv2.cpp:22]   --->   Operation 127 'alloca' 'layer2_output_tile_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%layer2_output_tile_9 = alloca i64 1" [src/conv2.cpp:22]   --->   Operation 128 'alloca' 'layer2_output_tile_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%layer2_output_tile_10 = alloca i64 1" [src/conv2.cpp:22]   --->   Operation 129 'alloca' 'layer2_output_tile_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%layer2_output_tile_11 = alloca i64 1" [src/conv2.cpp:22]   --->   Operation 130 'alloca' 'layer2_output_tile_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%layer2_output_tile_12 = alloca i64 1" [src/conv2.cpp:22]   --->   Operation 131 'alloca' 'layer2_output_tile_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%layer2_output_tile_13 = alloca i64 1" [src/conv2.cpp:22]   --->   Operation 132 'alloca' 'layer2_output_tile_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%layer2_output_tile_14 = alloca i64 1" [src/conv2.cpp:22]   --->   Operation 133 'alloca' 'layer2_output_tile_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%layer2_output_tile_15 = alloca i64 1" [src/conv2.cpp:22]   --->   Operation 134 'alloca' 'layer2_output_tile_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%layer2_output_tile_16 = alloca i64 1" [src/conv2.cpp:22]   --->   Operation 135 'alloca' 'layer2_output_tile_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.42ns)   --->   "%store_ln53 = store i6 0, i6 %feat" [src/conv2.cpp:53]   --->   Operation 136 'store' 'store_ln53' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 137 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_33_1_VITIS_LOOP_34_2, i32 %input_tile, i32 %input_tile_1, i32 %input_tile_2, i32 %input_tile_3, i32 %input_tile_4, i32 %input_tile_5, i32 %input_tile_6, i32 %input_tile_7, i32 %input_tile_8, i32 %input_tile_9, i32 %input_tile_10, i32 %input_tile_11, i32 %input_tile_12, i32 %input_tile_13, i32 %input_tile_14, i32 %input_tile_15, i32 %input_tile_16, i32 %input_tile_17, i32 %input_tile_18, i32 %input_tile_19, i32 %input_tile_20, i32 %input_tile_21, i32 %input_tile_22, i32 %input_tile_23, i32 %input_tile_24, i32 %input_tile_25, i32 %input_tile_26, i32 %input_tile_27, i32 %input_tile_28, i32 %input_tile_29, i32 %input_tile_30, i32 %input_tile_31, i32 %input_tile_32, i32 %input_tile_33, i32 %input_tile_34, i32 %input_tile_35, i32 %input_tile_36, i32 %input_tile_37, i32 %input_tile_38, i32 %input_tile_39, i32 %input_tile_40, i32 %input_tile_41, i32 %input_tile_42, i32 %input_tile_43, i32 %input_tile_44, i32 %input_tile_45, i32 %input_tile_46, i32 %input_tile_47, i32 %input_tile_48, i32 %input_tile_49, i32 %input_tile_50, i32 %input_tile_51, i32 %input_tile_52, i32 %input_tile_53, i32 %input_tile_54, i32 %input_tile_55, i32 %input_tile_56, i32 %input_tile_57, i32 %input_tile_58, i32 %input_tile_59, i32 %input_tile_60, i32 %input_tile_61, i32 %input_tile_62, i32 %input_tile_63, i32 %input_tile_64, i32 %input_tile_65, i32 %input_tile_66, i32 %input_tile_67, i32 %conv1_to_conv2"   --->   Operation 138 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 139 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_33_1_VITIS_LOOP_34_2, i32 %input_tile, i32 %input_tile_1, i32 %input_tile_2, i32 %input_tile_3, i32 %input_tile_4, i32 %input_tile_5, i32 %input_tile_6, i32 %input_tile_7, i32 %input_tile_8, i32 %input_tile_9, i32 %input_tile_10, i32 %input_tile_11, i32 %input_tile_12, i32 %input_tile_13, i32 %input_tile_14, i32 %input_tile_15, i32 %input_tile_16, i32 %input_tile_17, i32 %input_tile_18, i32 %input_tile_19, i32 %input_tile_20, i32 %input_tile_21, i32 %input_tile_22, i32 %input_tile_23, i32 %input_tile_24, i32 %input_tile_25, i32 %input_tile_26, i32 %input_tile_27, i32 %input_tile_28, i32 %input_tile_29, i32 %input_tile_30, i32 %input_tile_31, i32 %input_tile_32, i32 %input_tile_33, i32 %input_tile_34, i32 %input_tile_35, i32 %input_tile_36, i32 %input_tile_37, i32 %input_tile_38, i32 %input_tile_39, i32 %input_tile_40, i32 %input_tile_41, i32 %input_tile_42, i32 %input_tile_43, i32 %input_tile_44, i32 %input_tile_45, i32 %input_tile_46, i32 %input_tile_47, i32 %input_tile_48, i32 %input_tile_49, i32 %input_tile_50, i32 %input_tile_51, i32 %input_tile_52, i32 %input_tile_53, i32 %input_tile_54, i32 %input_tile_55, i32 %input_tile_56, i32 %input_tile_57, i32 %input_tile_58, i32 %input_tile_59, i32 %input_tile_60, i32 %input_tile_61, i32 %input_tile_62, i32 %input_tile_63, i32 %input_tile_64, i32 %input_tile_65, i32 %input_tile_66, i32 %input_tile_67, i32 %conv1_to_conv2"   --->   Operation 139 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%empty_133 = wait i32 @_ssdm_op_Wait"   --->   Operation 140 'wait' 'empty_133' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%empty_134 = bitcast i32 %conv2_biases_read_63"   --->   Operation 141 'bitcast' 'empty_134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%empty_135 = bitcast i32 %conv2_biases_read_31"   --->   Operation 142 'bitcast' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%empty_136 = bitcast i32 %conv2_biases_read_30"   --->   Operation 143 'bitcast' 'empty_136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%empty_137 = bitcast i32 %conv2_biases_read_29"   --->   Operation 144 'bitcast' 'empty_137' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%empty_138 = bitcast i32 %conv2_biases_read_28"   --->   Operation 145 'bitcast' 'empty_138' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%empty_139 = bitcast i32 %conv2_biases_read_27"   --->   Operation 146 'bitcast' 'empty_139' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%empty_140 = bitcast i32 %conv2_biases_read_26"   --->   Operation 147 'bitcast' 'empty_140' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%empty_141 = bitcast i32 %conv2_biases_read_25"   --->   Operation 148 'bitcast' 'empty_141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%empty_142 = bitcast i32 %conv2_biases_read_24"   --->   Operation 149 'bitcast' 'empty_142' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%empty_143 = bitcast i32 %conv2_biases_read_23"   --->   Operation 150 'bitcast' 'empty_143' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%empty_144 = bitcast i32 %conv2_biases_read_22"   --->   Operation 151 'bitcast' 'empty_144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%empty_145 = bitcast i32 %conv2_biases_read_21"   --->   Operation 152 'bitcast' 'empty_145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%empty_146 = bitcast i32 %conv2_biases_read_20"   --->   Operation 153 'bitcast' 'empty_146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%empty_147 = bitcast i32 %conv2_biases_read_19"   --->   Operation 154 'bitcast' 'empty_147' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%empty_148 = bitcast i32 %conv2_biases_read_18"   --->   Operation 155 'bitcast' 'empty_148' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%empty_149 = bitcast i32 %conv2_biases_read_17"   --->   Operation 156 'bitcast' 'empty_149' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%empty_150 = bitcast i32 %conv2_biases_read_16"   --->   Operation 157 'bitcast' 'empty_150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%empty_151 = bitcast i32 %conv2_biases_read_15"   --->   Operation 158 'bitcast' 'empty_151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%empty_152 = bitcast i32 %conv2_biases_read_14"   --->   Operation 159 'bitcast' 'empty_152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%empty_153 = bitcast i32 %conv2_biases_read_13"   --->   Operation 160 'bitcast' 'empty_153' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%empty_154 = bitcast i32 %conv2_biases_read_12"   --->   Operation 161 'bitcast' 'empty_154' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%empty_155 = bitcast i32 %conv2_biases_read_11"   --->   Operation 162 'bitcast' 'empty_155' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%empty_156 = bitcast i32 %conv2_biases_read_10"   --->   Operation 163 'bitcast' 'empty_156' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%empty_157 = bitcast i32 %conv2_biases_read_9"   --->   Operation 164 'bitcast' 'empty_157' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%empty_158 = bitcast i32 %conv2_biases_read_8"   --->   Operation 165 'bitcast' 'empty_158' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%empty_159 = bitcast i32 %conv2_biases_read_7"   --->   Operation 166 'bitcast' 'empty_159' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%empty_160 = bitcast i32 %conv2_biases_read_6"   --->   Operation 167 'bitcast' 'empty_160' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%empty_161 = bitcast i32 %conv2_biases_read_5"   --->   Operation 168 'bitcast' 'empty_161' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%empty_162 = bitcast i32 %conv2_biases_read_4"   --->   Operation 169 'bitcast' 'empty_162' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%empty_163 = bitcast i32 %conv2_biases_read_3"   --->   Operation 170 'bitcast' 'empty_163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%empty_164 = bitcast i32 %conv2_biases_read_2"   --->   Operation 171 'bitcast' 'empty_164' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%empty_165 = bitcast i32 %conv2_biases_read_1"   --->   Operation 172 'bitcast' 'empty_165' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4, i32 %empty_134, i32 %empty_135, i32 %empty_136, i32 %empty_137, i32 %empty_138, i32 %empty_139, i32 %empty_140, i32 %empty_141, i32 %empty_142, i32 %empty_143, i32 %empty_144, i32 %empty_145, i32 %empty_146, i32 %empty_147, i32 %empty_148, i32 %empty_149, i32 %empty_150, i32 %empty_151, i32 %empty_152, i32 %empty_153, i32 %empty_154, i32 %empty_155, i32 %empty_156, i32 %empty_157, i32 %empty_158, i32 %empty_159, i32 %empty_160, i32 %empty_161, i32 %empty_162, i32 %empty_163, i32 %empty_164, i32 %empty_165, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16"   --->   Operation 173 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_to_conv3, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_to_conv2, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_weights_3, void @empty_5, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_weights_2, void @empty_5, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_weights_1, void @empty_5, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_weights_0, void @empty_5, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4, i32 %empty_134, i32 %empty_135, i32 %empty_136, i32 %empty_137, i32 %empty_138, i32 %empty_139, i32 %empty_140, i32 %empty_141, i32 %empty_142, i32 %empty_143, i32 %empty_144, i32 %empty_145, i32 %empty_146, i32 %empty_147, i32 %empty_148, i32 %empty_149, i32 %empty_150, i32 %empty_151, i32 %empty_152, i32 %empty_153, i32 %empty_154, i32 %empty_155, i32 %empty_156, i32 %empty_157, i32 %empty_158, i32 %empty_159, i32 %empty_160, i32 %empty_161, i32 %empty_162, i32 %empty_163, i32 %empty_164, i32 %empty_165, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16"   --->   Operation 180 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln53 = br void %in_feature_loop_conv2" [src/conv2.cpp:53]   --->   Operation 181 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.78>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%feat_1 = load i6 %feat"   --->   Operation 182 'load' 'feat_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.78ns)   --->   "%icmp_ln53 = icmp_eq  i6 %feat_1, i6 32" [src/conv2.cpp:53]   --->   Operation 183 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 184 [1/1] (0.78ns)   --->   "%add_ln53 = add i6 %feat_1, i6 1" [src/conv2.cpp:53]   --->   Operation 184 'add' 'add_ln53' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %in_feature_loop_conv2.split, void %for.inc149.preheader" [src/conv2.cpp:53]   --->   Operation 185 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%feat_1_cast1589 = zext i6 %feat_1"   --->   Operation 186 'zext' 'feat_1_cast1589' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %feat_1, i4 0" [src/conv2.cpp:63]   --->   Operation 187 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.78ns)   --->   "%add_ln63 = add i10 %tmp_s, i10 %feat_1_cast1589" [src/conv2.cpp:63]   --->   Operation 188 'add' 'add_ln63' <Predicate = (!icmp_ln53)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%speclooptripcount_ln53 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv2.cpp:53]   --->   Operation 189 'speclooptripcount' 'speclooptripcount_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [src/conv2.cpp:53]   --->   Operation 190 'specloopname' 'specloopname_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.42ns)   --->   "%br_ln55 = br void %tile_height_loop" [src/conv2.cpp:55]   --->   Operation 191 'br' 'br_ln55' <Predicate = (!icmp_ln53)> <Delay = 0.42>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%empty_166 = wait i32 @_ssdm_op_Wait"   --->   Operation 192 'wait' 'empty_166' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 193 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %conv2_to_conv3"   --->   Operation 193 'call' 'call_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.02>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%in_feat = phi i7 %add_ln55, void %tile_height_loop.split, i7 0, void %in_feature_loop_conv2.split" [src/conv2.cpp:55]   --->   Operation 194 'phi' 'in_feat' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %in_feat, i32 6" [src/conv2.cpp:55]   --->   Operation 195 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %tmp, void %tile_height_loop.split, void %for.body105.preheader" [src/conv2.cpp:55]   --->   Operation 196 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %in_feat, i32 2, i32 5" [src/conv2.cpp:55]   --->   Operation 197 'partselect' 'lshr_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%empty_167 = trunc i6 %feat_1"   --->   Operation 198 'trunc' 'empty_167' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %empty_167, i4 %lshr_ln" [src/conv2.cpp:55]   --->   Operation 199 'bitconcatenate' 'tmp_35' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_40_cast = zext i9 %tmp_35" [src/conv2.cpp:55]   --->   Operation 200 'zext' 'tmp_40_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%conv2_weights_0_addr = getelementptr i32 %conv2_weights_0, i64 0, i64 %tmp_40_cast" [src/conv2.cpp:55]   --->   Operation 201 'getelementptr' 'conv2_weights_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 202 [2/2] (1.23ns)   --->   "%conv2_weights_0_load = load i9 %conv2_weights_0_addr" [src/conv2.cpp:55]   --->   Operation 202 'load' 'conv2_weights_0_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 203 [1/1] (0.77ns)   --->   "%add_ln55 = add i7 %in_feat, i7 4" [src/conv2.cpp:55]   --->   Operation 203 'add' 'add_ln55' <Predicate = (!tmp)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 204 [2/2] (2.02ns)   --->   "%call_ln63 = call void @conv2_Pipeline_RELU_CONV2_VITIS_LOOP_73_6, i10 %add_ln63, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16" [src/conv2.cpp:63]   --->   Operation 204 'call' 'call_ln63' <Predicate = (tmp)> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 205 [1/1] (0.42ns)   --->   "%store_ln53 = store i6 %add_ln53, i6 %feat" [src/conv2.cpp:53]   --->   Operation 205 'store' 'store_ln53' <Predicate = (tmp)> <Delay = 0.42>

State 8 <SV = 7> <Delay = 3.23>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %lshr_ln, i4 %lshr_ln" [src/conv2.cpp:65]   --->   Operation 206 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 207 [1/2] (1.23ns)   --->   "%conv2_weights_0_load = load i9 %conv2_weights_0_addr" [src/conv2.cpp:55]   --->   Operation 207 'load' 'conv2_weights_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_8 : Operation 208 [1/1] (0.00ns)   --->   "%empty_168 = bitcast i32 %conv2_weights_0_load" [src/conv2.cpp:55]   --->   Operation 208 'bitcast' 'empty_168' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 209 [2/2] (2.00ns)   --->   "%call_ln65 = call void @conv2_Pipeline_tile_height_loop, i8 %or_ln, i32 %input_tile, i32 %input_tile_1, i32 %input_tile_2, i32 %input_tile_3, i32 %input_tile_4, i32 %input_tile_5, i32 %input_tile_6, i32 %input_tile_7, i32 %input_tile_8, i32 %input_tile_9, i32 %input_tile_10, i32 %input_tile_11, i32 %input_tile_12, i32 %input_tile_13, i32 %input_tile_14, i32 %input_tile_15, i32 %input_tile_16, i10 %add_ln63, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %empty_168" [src/conv2.cpp:65]   --->   Operation 209 'call' 'call_ln65' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.23>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%conv2_weights_1_addr = getelementptr i32 %conv2_weights_1, i64 0, i64 %tmp_40_cast" [src/conv2.cpp:55]   --->   Operation 210 'getelementptr' 'conv2_weights_1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 211 [1/2] (0.00ns)   --->   "%call_ln65 = call void @conv2_Pipeline_tile_height_loop, i8 %or_ln, i32 %input_tile, i32 %input_tile_1, i32 %input_tile_2, i32 %input_tile_3, i32 %input_tile_4, i32 %input_tile_5, i32 %input_tile_6, i32 %input_tile_7, i32 %input_tile_8, i32 %input_tile_9, i32 %input_tile_10, i32 %input_tile_11, i32 %input_tile_12, i32 %input_tile_13, i32 %input_tile_14, i32 %input_tile_15, i32 %input_tile_16, i10 %add_ln63, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %empty_168" [src/conv2.cpp:65]   --->   Operation 211 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 212 [2/2] (1.23ns)   --->   "%conv2_weights_1_load = load i9 %conv2_weights_1_addr" [src/conv2.cpp:55]   --->   Operation 212 'load' 'conv2_weights_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 10 <SV = 9> <Delay = 3.23>
ST_10 : Operation 213 [1/2] (1.23ns)   --->   "%conv2_weights_1_load = load i9 %conv2_weights_1_addr" [src/conv2.cpp:55]   --->   Operation 213 'load' 'conv2_weights_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%empty_169 = bitcast i32 %conv2_weights_1_load" [src/conv2.cpp:55]   --->   Operation 214 'bitcast' 'empty_169' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 215 [2/2] (2.00ns)   --->   "%call_ln65 = call void @conv2_Pipeline_tile_height_loop9, i8 %or_ln, i32 %input_tile_17, i32 %input_tile_18, i32 %input_tile_19, i32 %input_tile_20, i32 %input_tile_21, i32 %input_tile_22, i32 %input_tile_23, i32 %input_tile_24, i32 %input_tile_25, i32 %input_tile_26, i32 %input_tile_27, i32 %input_tile_28, i32 %input_tile_29, i32 %input_tile_30, i32 %input_tile_31, i32 %input_tile_32, i32 %input_tile_33, i10 %add_ln63, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %empty_169" [src/conv2.cpp:65]   --->   Operation 215 'call' 'call_ln65' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.23>
ST_11 : Operation 216 [1/1] (0.00ns)   --->   "%conv2_weights_2_addr = getelementptr i32 %conv2_weights_2, i64 0, i64 %tmp_40_cast" [src/conv2.cpp:55]   --->   Operation 216 'getelementptr' 'conv2_weights_2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%conv2_weights_3_addr = getelementptr i32 %conv2_weights_3, i64 0, i64 %tmp_40_cast" [src/conv2.cpp:55]   --->   Operation 217 'getelementptr' 'conv2_weights_3_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 218 [1/2] (0.00ns)   --->   "%call_ln65 = call void @conv2_Pipeline_tile_height_loop9, i8 %or_ln, i32 %input_tile_17, i32 %input_tile_18, i32 %input_tile_19, i32 %input_tile_20, i32 %input_tile_21, i32 %input_tile_22, i32 %input_tile_23, i32 %input_tile_24, i32 %input_tile_25, i32 %input_tile_26, i32 %input_tile_27, i32 %input_tile_28, i32 %input_tile_29, i32 %input_tile_30, i32 %input_tile_31, i32 %input_tile_32, i32 %input_tile_33, i10 %add_ln63, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %empty_169" [src/conv2.cpp:65]   --->   Operation 218 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 219 [2/2] (1.23ns)   --->   "%conv2_weights_2_load = load i9 %conv2_weights_2_addr" [src/conv2.cpp:55]   --->   Operation 219 'load' 'conv2_weights_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_11 : Operation 220 [2/2] (1.23ns)   --->   "%conv2_weights_3_load = load i9 %conv2_weights_3_addr" [src/conv2.cpp:55]   --->   Operation 220 'load' 'conv2_weights_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 12 <SV = 11> <Delay = 3.23>
ST_12 : Operation 221 [1/2] (1.23ns)   --->   "%conv2_weights_2_load = load i9 %conv2_weights_2_addr" [src/conv2.cpp:55]   --->   Operation 221 'load' 'conv2_weights_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_12 : Operation 222 [1/1] (0.00ns)   --->   "%empty_170 = bitcast i32 %conv2_weights_2_load" [src/conv2.cpp:55]   --->   Operation 222 'bitcast' 'empty_170' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 223 [2/2] (2.00ns)   --->   "%call_ln65 = call void @conv2_Pipeline_tile_height_loop10, i8 %or_ln, i32 %input_tile_34, i32 %input_tile_35, i32 %input_tile_36, i32 %input_tile_37, i32 %input_tile_38, i32 %input_tile_39, i32 %input_tile_40, i32 %input_tile_41, i32 %input_tile_42, i32 %input_tile_43, i32 %input_tile_44, i32 %input_tile_45, i32 %input_tile_46, i32 %input_tile_47, i32 %input_tile_48, i32 %input_tile_49, i32 %input_tile_50, i10 %add_ln63, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %empty_170" [src/conv2.cpp:65]   --->   Operation 223 'call' 'call_ln65' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 224 [1/2] (1.23ns)   --->   "%conv2_weights_3_load = load i9 %conv2_weights_3_addr" [src/conv2.cpp:55]   --->   Operation 224 'load' 'conv2_weights_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 225 [1/2] (0.00ns)   --->   "%call_ln65 = call void @conv2_Pipeline_tile_height_loop10, i8 %or_ln, i32 %input_tile_34, i32 %input_tile_35, i32 %input_tile_36, i32 %input_tile_37, i32 %input_tile_38, i32 %input_tile_39, i32 %input_tile_40, i32 %input_tile_41, i32 %input_tile_42, i32 %input_tile_43, i32 %input_tile_44, i32 %input_tile_45, i32 %input_tile_46, i32 %input_tile_47, i32 %input_tile_48, i32 %input_tile_49, i32 %input_tile_50, i10 %add_ln63, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %empty_170" [src/conv2.cpp:65]   --->   Operation 225 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 2.00>
ST_14 : Operation 226 [1/1] (0.00ns)   --->   "%empty_171 = bitcast i32 %conv2_weights_3_load" [src/conv2.cpp:55]   --->   Operation 226 'bitcast' 'empty_171' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 227 [2/2] (2.00ns)   --->   "%call_ln65 = call void @conv2_Pipeline_tile_height_loop11, i8 %or_ln, i32 %input_tile_51, i32 %input_tile_52, i32 %input_tile_53, i32 %input_tile_54, i32 %input_tile_55, i32 %input_tile_56, i32 %input_tile_57, i32 %input_tile_58, i32 %input_tile_59, i32 %input_tile_60, i32 %input_tile_61, i32 %input_tile_62, i32 %input_tile_63, i32 %input_tile_64, i32 %input_tile_65, i32 %input_tile_66, i32 %input_tile_67, i10 %add_ln63, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %empty_171" [src/conv2.cpp:65]   --->   Operation 227 'call' 'call_ln65' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 228 [1/1] (0.00ns)   --->   "%speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [src/conv2.cpp:55]   --->   Operation 228 'speclooptripcount' 'speclooptripcount_ln55' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 229 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/conv2.cpp:55]   --->   Operation 229 'specloopname' 'specloopname_ln55' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 230 [1/2] (0.00ns)   --->   "%call_ln65 = call void @conv2_Pipeline_tile_height_loop11, i8 %or_ln, i32 %input_tile_51, i32 %input_tile_52, i32 %input_tile_53, i32 %input_tile_54, i32 %input_tile_55, i32 %input_tile_56, i32 %input_tile_57, i32 %input_tile_58, i32 %input_tile_59, i32 %input_tile_60, i32 %input_tile_61, i32 %input_tile_62, i32 %input_tile_63, i32 %input_tile_64, i32 %input_tile_65, i32 %input_tile_66, i32 %input_tile_67, i10 %add_ln63, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %empty_171" [src/conv2.cpp:65]   --->   Operation 230 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln55 = br void %tile_height_loop" [src/conv2.cpp:55]   --->   Operation 231 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>

State 16 <SV = 7> <Delay = 0.00>
ST_16 : Operation 232 [1/2] (0.00ns)   --->   "%call_ln63 = call void @conv2_Pipeline_RELU_CONV2_VITIS_LOOP_73_6, i10 %add_ln63, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16" [src/conv2.cpp:63]   --->   Operation 232 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln53 = br void %in_feature_loop_conv2" [src/conv2.cpp:53]   --->   Operation 233 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>

State 17 <SV = 6> <Delay = 0.00>
ST_17 : Operation 234 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %conv2_to_conv3"   --->   Operation 234 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 235 [1/1] (0.00ns)   --->   "%ret_ln91 = ret" [src/conv2.cpp:91]   --->   Operation 235 'ret' 'ret_ln91' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('feat') [39]  (0.000 ns)
	'store' operation ('store_ln53', src/conv2.cpp:53) of constant 0 on local variable 'feat' [199]  (0.427 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.787ns
The critical path consists of the following:
	'load' operation ('feat') on local variable 'feat' [202]  (0.000 ns)
	'add' operation ('add_ln63', src/conv2.cpp:63) [209]  (0.787 ns)

 <State 7>: 2.024ns
The critical path consists of the following:
	'call' operation ('call_ln63', src/conv2.cpp:63) to 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_73_6' [244]  (2.024 ns)

 <State 8>: 3.239ns
The critical path consists of the following:
	'load' operation ('conv2_weights_0_load', src/conv2.cpp:55) on array 'conv2_weights_0' [229]  (1.237 ns)
	'call' operation ('call_ln65', src/conv2.cpp:65) to 'conv2_Pipeline_tile_height_loop' [231]  (2.002 ns)

 <State 9>: 1.237ns
The critical path consists of the following:
	'getelementptr' operation ('conv2_weights_1_addr', src/conv2.cpp:55) [225]  (0.000 ns)
	'load' operation ('conv2_weights_1_load', src/conv2.cpp:55) on array 'conv2_weights_1' [232]  (1.237 ns)

 <State 10>: 3.239ns
The critical path consists of the following:
	'load' operation ('conv2_weights_1_load', src/conv2.cpp:55) on array 'conv2_weights_1' [232]  (1.237 ns)
	'call' operation ('call_ln65', src/conv2.cpp:65) to 'conv2_Pipeline_tile_height_loop9' [234]  (2.002 ns)

 <State 11>: 1.237ns
The critical path consists of the following:
	'getelementptr' operation ('conv2_weights_2_addr', src/conv2.cpp:55) [226]  (0.000 ns)
	'load' operation ('conv2_weights_2_load', src/conv2.cpp:55) on array 'conv2_weights_2' [235]  (1.237 ns)

 <State 12>: 3.239ns
The critical path consists of the following:
	'load' operation ('conv2_weights_2_load', src/conv2.cpp:55) on array 'conv2_weights_2' [235]  (1.237 ns)
	'call' operation ('call_ln65', src/conv2.cpp:65) to 'conv2_Pipeline_tile_height_loop10' [237]  (2.002 ns)

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 2.002ns
The critical path consists of the following:
	'call' operation ('call_ln65', src/conv2.cpp:65) to 'conv2_Pipeline_tile_height_loop11' [240]  (2.002 ns)

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
