{
  "module_name": "tegra234-clock.h",
  "hash_id": "491e48cbd82d7932a1e0000c818cf5ddde322e0c6780d5d8a529bab342a99b80",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/tegra234-clock.h",
  "human_readable_source": " \n \n\n#ifndef DT_BINDINGS_CLOCK_TEGRA234_CLOCK_H\n#define DT_BINDINGS_CLOCK_TEGRA234_CLOCK_H\n\n \n \n#define TEGRA234_CLK_ACTMON\t\t\t1U\n \n#define TEGRA234_CLK_ADSP\t\t\t2U\n \n#define TEGRA234_CLK_ADSPNEON\t\t\t3U\n \n#define TEGRA234_CLK_AHUB\t\t\t4U\n \n#define TEGRA234_CLK_APB2APE\t\t\t5U\n \n#define TEGRA234_CLK_APE\t\t\t6U\n \n#define TEGRA234_CLK_AUD_MCLK\t\t\t7U\n \n#define TEGRA234_CLK_AXI_CBB\t\t\t8U\n \n#define TEGRA234_CLK_CAN1\t\t\t9U\n \n#define TEGRA234_CLK_CAN1_HOST\t\t\t10U\n \n#define TEGRA234_CLK_CAN2\t\t\t11U\n \n#define TEGRA234_CLK_CAN2_HOST\t\t\t12U\n \n#define TEGRA234_CLK_CLK_M\t\t\t14U\n \n#define TEGRA234_CLK_DMIC1\t\t\t15U\n \n#define TEGRA234_CLK_DMIC2\t\t\t16U\n \n#define TEGRA234_CLK_DMIC3\t\t\t17U\n \n#define TEGRA234_CLK_DMIC4\t\t\t18U\n \n#define TEGRA234_CLK_DPAUX\t\t\t19U\n \n#define TEGRA234_CLK_NVJPG1\t\t\t20U\n \n#define TEGRA234_CLK_ACLK\t\t\t21U\n \n#define TEGRA234_CLK_MSS_ENCRYPT\t\t22U\n \n#define TEGRA234_CLK_EQOS_RX_INPUT\t\t23U\n \n#define TEGRA234_CLK_AON_APB\t\t\t25U\n \n#define TEGRA234_CLK_AON_NIC\t\t\t26U\n \n#define TEGRA234_CLK_AON_CPU_NIC\t\t27U\n \n#define TEGRA234_CLK_PLLA1\t\t\t28U\n \n#define TEGRA234_CLK_DSPK1\t\t\t29U\n \n#define TEGRA234_CLK_DSPK2\t\t\t30U\n \n#define TEGRA234_CLK_EMC\t\t\t31U\n \n#define TEGRA234_CLK_EQOS_AXI\t\t\t32U\n \n#define TEGRA234_CLK_EQOS_PTP_REF\t\t33U\n \n#define TEGRA234_CLK_EQOS_RX\t\t\t34U\n \n#define TEGRA234_CLK_EQOS_TX\t\t\t35U\n \n#define TEGRA234_CLK_EXTPERIPH1\t\t\t36U\n \n#define TEGRA234_CLK_EXTPERIPH2\t\t\t37U\n \n#define TEGRA234_CLK_EXTPERIPH3\t\t\t38U\n \n#define TEGRA234_CLK_EXTPERIPH4\t\t\t39U\n \n#define TEGRA234_CLK_FUSE\t\t\t40U\n \n#define TEGRA234_CLK_GPC0CLK\t\t\t41U\n \n#define TEGRA234_CLK_GPU_PWR\t\t\t42U\n \n \n#define TEGRA234_CLK_HOST1X\t\t\t46U\n \n#define TEGRA234_CLK_XUSB_HS_HSICP\t\t47U\n \n#define TEGRA234_CLK_I2C1\t\t\t48U\n \n#define TEGRA234_CLK_I2C2\t\t\t49U\n \n#define TEGRA234_CLK_I2C3\t\t\t50U\n \n#define TEGRA234_CLK_I2C4\t\t\t51U\n \n#define TEGRA234_CLK_I2C6\t\t\t52U\n \n#define TEGRA234_CLK_I2C7\t\t\t53U\n \n#define TEGRA234_CLK_I2C8\t\t\t54U\n \n#define TEGRA234_CLK_I2C9\t\t\t55U\n \n#define TEGRA234_CLK_I2S1\t\t\t56U\n \n#define TEGRA234_CLK_I2S1_SYNC_INPUT\t\t57U\n \n#define TEGRA234_CLK_I2S2\t\t\t58U\n \n#define TEGRA234_CLK_I2S2_SYNC_INPUT\t\t59U\n \n#define TEGRA234_CLK_I2S3\t\t\t60U\n \n#define TEGRA234_CLK_I2S3_SYNC_INPUT\t\t61U\n \n#define TEGRA234_CLK_I2S4\t\t\t62U\n \n#define TEGRA234_CLK_I2S4_SYNC_INPUT\t\t63U\n \n#define TEGRA234_CLK_I2S5\t\t\t64U\n \n#define TEGRA234_CLK_I2S5_SYNC_INPUT\t\t65U\n \n#define TEGRA234_CLK_I2S6\t\t\t66U\n \n#define TEGRA234_CLK_I2S6_SYNC_INPUT\t\t67U\n \n#define TEGRA234_CLK_ISP\t\t\t69U\n \n#define TEGRA234_CLK_EQOS_RX_M\t\t\t70U\n \n#define TEGRA234_CLK_MAUD\t\t\t71U\n \n#define TEGRA234_CLK_MIPI_CAL\t\t\t72U\n \n#define TEGRA234_CLK_MPHY_CORE_PLL_FIXED\t73U\n \n#define TEGRA234_CLK_MPHY_L0_RX_ANA\t\t74U\n \n#define TEGRA234_CLK_MPHY_L0_RX_LS_BIT\t\t75U\n \n#define TEGRA234_CLK_MPHY_L0_RX_SYMB\t\t76U\n \n#define TEGRA234_CLK_MPHY_L0_TX_LS_3XBIT\t77U\n \n#define TEGRA234_CLK_MPHY_L0_TX_SYMB\t\t78U\n \n#define TEGRA234_CLK_MPHY_L1_RX_ANA\t\t79U\n \n#define TEGRA234_CLK_MPHY_TX_1MHZ_REF\t\t80U\n \n#define TEGRA234_CLK_NVCSI\t\t\t81U\n \n#define TEGRA234_CLK_NVCSILP\t\t\t82U\n \n#define TEGRA234_CLK_NVDEC\t\t\t83U\n \n#define TEGRA234_CLK_HUB\t\t\t84U\n \n#define TEGRA234_CLK_DISP\t\t\t85U\n \n#define TEGRA234_CLK_NVDISPLAY_P0\t\t86U\n \n#define TEGRA234_CLK_NVDISPLAY_P1\t\t87U\n \n#define TEGRA234_CLK_DSC\t\t\t88U\n \n#define TEGRA234_CLK_NVENC\t\t\t89U\n \n#define TEGRA234_CLK_NVJPG\t\t\t90U\n \n#define TEGRA234_CLK_OSC\t\t\t91U\n \n#define TEGRA234_CLK_AON_TOUCH\t\t\t92U\n \n#define TEGRA234_CLK_PLLA\t\t\t93U\n \n#define TEGRA234_CLK_PLLAON\t\t\t94U\n \n#define TEGRA234_CLK_PLLE\t\t\t100U\n \n#define TEGRA234_CLK_PLLP\t\t\t101U\n \n#define TEGRA234_CLK_PLLP_OUT0\t\t\t102U\n \n#define TEGRA234_CLK_UTMIP_PLL\t\t\t103U\n \n#define TEGRA234_CLK_PLLA_OUT0\t\t\t104U\n \n#define TEGRA234_CLK_PWM1\t\t\t105U\n \n#define TEGRA234_CLK_PWM2\t\t\t106U\n \n#define TEGRA234_CLK_PWM3\t\t\t107U\n \n#define TEGRA234_CLK_PWM4\t\t\t108U\n \n#define TEGRA234_CLK_PWM5\t\t\t109U\n \n#define TEGRA234_CLK_PWM6\t\t\t110U\n \n#define TEGRA234_CLK_PWM7\t\t\t111U\n \n#define TEGRA234_CLK_PWM8\t\t\t112U\n \n#define TEGRA234_CLK_RCE_CPU_NIC\t\t113U\n \n#define TEGRA234_CLK_RCE_NIC\t\t\t114U\n \n#define TEGRA234_CLK_AON_I2C_SLOW\t\t117U\n \n#define TEGRA234_CLK_SCE_CPU_NIC\t\t118U\n \n#define TEGRA234_CLK_SCE_NIC\t\t\t119U\n \n#define TEGRA234_CLK_SDMMC1\t\t\t120U\n \n#define TEGRA234_CLK_UPHY_PLL3\t\t\t121U\n \n#define TEGRA234_CLK_SDMMC4\t\t\t123U\n \n#define TEGRA234_CLK_SE\t\t\t\t124U\n \n#define TEGRA234_CLK_SOR0_PLL_REF\t\t125U\n \n#define TEGRA234_CLK_SOR0_REF\t\t\t126U\n \n#define TEGRA234_CLK_SOR1_PLL_REF\t\t127U\n \n#define TEGRA234_CLK_PRE_SOR0_REF\t\t128U\n \n#define TEGRA234_CLK_SOR1_REF\t\t\t129U\n \n#define TEGRA234_CLK_PRE_SOR1_REF\t\t130U\n \n#define TEGRA234_CLK_SOR_SAFE\t\t\t131U\n \n#define TEGRA234_CLK_SOR0_DIV\t\t\t132U\n \n#define TEGRA234_CLK_DMIC5\t\t\t134U\n \n#define TEGRA234_CLK_SPI1\t\t\t135U\n \n#define TEGRA234_CLK_SPI2\t\t\t136U\n \n#define TEGRA234_CLK_SPI3\t\t\t137U\n \n#define TEGRA234_CLK_I2C_SLOW\t\t\t138U\n \n#define TEGRA234_CLK_SYNC_DMIC1\t\t\t139U\n \n#define TEGRA234_CLK_SYNC_DMIC2\t\t\t140U\n \n#define TEGRA234_CLK_SYNC_DMIC3\t\t\t141U\n \n#define TEGRA234_CLK_SYNC_DMIC4\t\t\t142U\n \n#define TEGRA234_CLK_SYNC_DSPK1\t\t\t143U\n \n#define TEGRA234_CLK_SYNC_DSPK2\t\t\t144U\n \n#define TEGRA234_CLK_SYNC_I2S1\t\t\t145U\n \n#define TEGRA234_CLK_SYNC_I2S2\t\t\t146U\n \n#define TEGRA234_CLK_SYNC_I2S3\t\t\t147U\n \n#define TEGRA234_CLK_SYNC_I2S4\t\t\t148U\n \n#define TEGRA234_CLK_SYNC_I2S5\t\t\t149U\n \n#define TEGRA234_CLK_SYNC_I2S6\t\t\t150U\n \n#define TEGRA234_CLK_MPHY_FORCE_LS_MODE\t\t151U\n \n#define TEGRA234_CLK_TACH0\t\t\t152U\n \n#define TEGRA234_CLK_TSEC\t\t\t153U\n \n#define TEGRA234_CLK_TSEC_PKA\t\t\t154U\n \n#define TEGRA234_CLK_UARTA\t\t\t155U\n \n#define TEGRA234_CLK_UARTB\t\t\t156U\n \n#define TEGRA234_CLK_UARTC\t\t\t157U\n \n#define TEGRA234_CLK_UARTD\t\t\t158U\n \n#define TEGRA234_CLK_UARTE\t\t\t159U\n \n#define TEGRA234_CLK_UARTF\t\t\t160U\n \n#define TEGRA234_CLK_PEX1_C6_CORE\t\t161U\n \n#define TEGRA234_CLK_UART_FST_MIPI_CAL\t\t162U\n \n#define TEGRA234_CLK_UFSDEV_REF\t\t\t163U\n \n#define TEGRA234_CLK_UFSHC\t\t\t164U\n \n#define TEGRA234_CLK_USB2_TRK\t\t\t165U\n \n#define TEGRA234_CLK_VI\t\t\t\t166U\n \n#define TEGRA234_CLK_VIC\t\t\t167U\n \n#define TEGRA234_CLK_CSITE\t\t\t168U\n \n#define TEGRA234_CLK_IST\t\t\t169U\n \n#define TEGRA234_CLK_JTAG_INTFC_PRE_CG\t\t170U\n \n#define TEGRA234_CLK_PEX2_C7_CORE\t\t171U\n \n#define TEGRA234_CLK_PEX2_C8_CORE\t\t172U\n \n#define TEGRA234_CLK_PEX2_C9_CORE\t\t173U\n \n#define TEGRA234_CLK_DLA0_FALCON\t\t174U\n \n#define TEGRA234_CLK_DLA0_CORE\t\t\t175U\n \n#define TEGRA234_CLK_DLA1_FALCON\t\t176U\n \n#define TEGRA234_CLK_DLA1_CORE\t\t\t177U\n \n#define TEGRA234_CLK_SOR0\t\t\t178U\n \n#define TEGRA234_CLK_SOR1\t\t\t179U\n \n#define TEGRA234_CLK_SOR_PAD_INPUT\t\t180U\n \n#define TEGRA234_CLK_PRE_SF0\t\t\t181U\n \n#define TEGRA234_CLK_SF0\t\t\t182U\n \n#define TEGRA234_CLK_SF1\t\t\t183U\n \n#define TEGRA234_CLK_DSI_PAD_INPUT\t\t184U\n \n#define TEGRA234_CLK_PEX2_C10_CORE\t\t187U\n \n#define TEGRA234_CLK_UARTI\t\t\t188U\n \n#define TEGRA234_CLK_UARTJ\t\t\t189U\n \n#define TEGRA234_CLK_UARTH\t\t\t190U\n \n#define TEGRA234_CLK_FUSE_SERIAL\t\t191U\n \n#define TEGRA234_CLK_QSPI0_2X_PM\t\t192U\n \n#define TEGRA234_CLK_QSPI1_2X_PM\t\t193U\n \n#define TEGRA234_CLK_QSPI0_PM\t\t\t194U\n \n#define TEGRA234_CLK_QSPI1_PM\t\t\t195U\n \n#define TEGRA234_CLK_VI_CONST\t\t\t196U\n \n#define TEGRA234_CLK_NAFLL_BPMP\t\t\t197U\n \n#define TEGRA234_CLK_NAFLL_SCE\t\t\t198U\n \n#define TEGRA234_CLK_NAFLL_NVDEC\t\t199U\n \n#define TEGRA234_CLK_NAFLL_NVJPG\t\t200U\n \n#define TEGRA234_CLK_NAFLL_TSEC\t\t\t201U\n \n#define TEGRA234_CLK_NAFLL_VI\t\t\t203U\n \n#define TEGRA234_CLK_NAFLL_SE\t\t\t204U\n \n#define TEGRA234_CLK_NAFLL_NVENC\t\t205U\n \n#define TEGRA234_CLK_NAFLL_ISP\t\t\t206U\n \n#define TEGRA234_CLK_NAFLL_VIC\t\t\t207U\n \n#define TEGRA234_CLK_NAFLL_AXICBB\t\t209U\n \n#define TEGRA234_CLK_NAFLL_NVJPG1\t\t210U\n \n#define TEGRA234_CLK_NAFLL_PVA0_CORE\t\t211U\n \n#define TEGRA234_CLK_NAFLL_PVA0_VPS\t\t212U\n \n#define TEGRA234_CLK_DBGAPB\t\t\t213U\n \n#define TEGRA234_CLK_NAFLL_RCE\t\t\t214U\n \n#define TEGRA234_CLK_LA\t\t\t\t215U\n \n#define TEGRA234_CLK_PLLP_OUT_JTAG\t\t216U\n \n#define TEGRA234_CLK_SDMMC4_AXICIF\t\t217U\n \n#define TEGRA234_CLK_SDMMC_LEGACY_TM\t\t219U\n \n#define TEGRA234_CLK_PEX0_C0_CORE\t\t220U\n \n#define TEGRA234_CLK_PEX0_C1_CORE\t\t221U\n \n#define TEGRA234_CLK_PEX0_C2_CORE\t\t222U\n \n#define TEGRA234_CLK_PEX0_C3_CORE\t\t223U\n \n#define TEGRA234_CLK_PEX0_C4_CORE\t\t224U\n \n#define TEGRA234_CLK_PEX1_C5_CORE\t\t225U\n \n#define TEGRA234_CLK_PEX0_C0_CORE_M\t\t229U\n \n#define TEGRA234_CLK_PEX0_C1_CORE_M\t\t230U\n \n#define TEGRA234_CLK_PEX0_C2_CORE_M\t\t231U\n \n#define TEGRA234_CLK_PEX0_C3_CORE_M\t\t232U\n \n#define TEGRA234_CLK_PEX0_C4_CORE_M\t\t233U\n \n#define TEGRA234_CLK_PEX1_C5_CORE_M\t\t234U\n \n#define TEGRA234_CLK_PEX1_C6_CORE_M\t\t235U\n \n#define TEGRA234_CLK_GPC1CLK\t\t\t236U\n \n#define TEGRA234_CLK_PLLC4\t\t\t237U\n \n#define TEGRA234_CLK_PLLC4_OUT1\t\t\t239U\n \n#define TEGRA234_CLK_PLLC4_OUT2\t\t\t240U\n \n#define TEGRA234_CLK_PLLC4_MUXED\t\t241U\n \n#define TEGRA234_CLK_PLLC4_VCO_DIV2\t\t242U\n \n#define TEGRA234_CLK_PLLNVHS\t\t\t243U\n \n#define TEGRA234_CLK_PEX2_C7_CORE_M\t\t244U\n \n#define TEGRA234_CLK_PEX2_C8_CORE_M\t\t245U\n \n#define TEGRA234_CLK_PEX2_C9_CORE_M\t\t246U\n \n#define TEGRA234_CLK_PEX2_C10_CORE_M\t\t247U\n \n#define TEGRA234_CLK_MGBE0_RX_INPUT\t\t248U\n \n#define TEGRA234_CLK_MGBE1_RX_INPUT\t\t249U\n \n#define TEGRA234_CLK_MGBE2_RX_INPUT\t\t250U\n \n#define TEGRA234_CLK_MGBE3_RX_INPUT\t\t251U\n \n#define TEGRA234_CLK_PEX_SATA_USB_RX_BYP\t254U\n \n#define TEGRA234_CLK_PEX_USB_PAD_PLL0_MGMT\t255U\n \n#define TEGRA234_CLK_PEX_USB_PAD_PLL1_MGMT\t256U\n \n#define TEGRA234_CLK_PEX_USB_PAD_PLL2_MGMT\t257U\n \n#define TEGRA234_CLK_PEX_USB_PAD_PLL3_MGMT\t258U\n \n#define TEGRA234_CLK_NVHS_RX_BYP_REF\t\t263U\n \n#define TEGRA234_CLK_NVHS_PLL0_MGMT\t\t264U\n \n#define TEGRA234_CLK_XUSB_CORE_DEV\t\t265U\n \n#define TEGRA234_CLK_XUSB_CORE_MUX\t\t266U\n \n#define TEGRA234_CLK_XUSB_CORE_HOST\t\t267U\n \n#define TEGRA234_CLK_XUSB_CORE_SS\t\t268U\n \n#define TEGRA234_CLK_XUSB_FALCON\t\t269U\n \n#define TEGRA234_CLK_XUSB_FALCON_HOST\t\t270U\n \n#define TEGRA234_CLK_XUSB_FALCON_SS\t\t271U\n \n#define TEGRA234_CLK_XUSB_FS\t\t\t272U\n \n#define TEGRA234_CLK_XUSB_FS_HOST\t\t273U\n \n#define TEGRA234_CLK_XUSB_FS_DEV\t\t274U\n \n#define TEGRA234_CLK_XUSB_SS\t\t\t275U\n \n#define TEGRA234_CLK_XUSB_SS_DEV\t\t276U\n \n#define TEGRA234_CLK_XUSB_SS_SUPERSPEED\t\t277U\n \n#define TEGRA234_CLK_NAFLL_CLUSTER0\t\t280U  \n#define TEGRA234_CLK_NAFLL_CLUSTER0_CORE\t280U\n \n#define TEGRA234_CLK_NAFLL_CLUSTER1\t\t281U  \n#define TEGRA234_CLK_NAFLL_CLUSTER1_CORE\t281U\n \n#define TEGRA234_CLK_NAFLL_CLUSTER2\t\t282U  \n#define TEGRA234_CLK_NAFLL_CLUSTER2_CORE\t282U\n \n#define TEGRA234_CLK_CAN1_CORE\t\t\t284U\n \n#define TEGRA234_CLK_CAN2_CORE\t\t\t285U\n \n#define TEGRA234_CLK_PLLA1_OUT1\t\t\t286U\n \n#define TEGRA234_CLK_PLLNVHS_HPS\t\t287U\n \n#define TEGRA234_CLK_PLLREFE_VCOOUT\t\t288U\n \n#define TEGRA234_CLK_CLK_32K\t\t\t289U\n \n#define TEGRA234_CLK_UTMIPLL_CLKOUT48\t\t291U\n \n#define TEGRA234_CLK_UTMIPLL_CLKOUT480\t\t292U\n \n#define TEGRA234_CLK_PLLNVCSI\t\t\t294U\n \n#define TEGRA234_CLK_PVA0_CPU_AXI\t\t295U\n \n#define TEGRA234_CLK_PVA0_VPS\t\t\t297U\n \n#define TEGRA234_CLK_NAFLL_DLA0_CORE\t\t299U\n \n#define TEGRA234_CLK_NAFLL_DLA0_FALCON\t\t300U\n \n#define TEGRA234_CLK_NAFLL_DLA1_CORE\t\t301U\n \n#define TEGRA234_CLK_NAFLL_DLA1_FALCON\t\t302U\n \n#define TEGRA234_CLK_AON_UART_FST_MIPI_CAL\t303U\n \n#define TEGRA234_CLK_GPUSYS\t\t\t304U\n \n#define TEGRA234_CLK_I2C5\t\t\t305U\n \n#define TEGRA234_CLK_FR_SE\t\t\t306U\n \n#define TEGRA234_CLK_BPMP_CPU_NIC\t\t307U\n \n#define TEGRA234_CLK_BPMP_CPU\t\t\t308U\n \n#define TEGRA234_CLK_TSC\t\t\t309U\n \n#define TEGRA234_CLK_EMCSA_MPLL\t\t\t310U\n \n#define TEGRA234_CLK_EMCSB_MPLL\t\t\t311U\n \n#define TEGRA234_CLK_EMCSC_MPLL\t\t\t312U\n \n#define TEGRA234_CLK_EMCSD_MPLL\t\t\t313U\n \n#define TEGRA234_CLK_PLLC\t\t\t314U\n \n#define TEGRA234_CLK_PLLC2\t\t\t315U\n \n#define TEGRA234_CLK_TSC_REF\t\t\t317U\n \n#define TEGRA234_CLK_FUSE_BURN\t\t\t318U\n \n#define TEGRA234_CLK_PLLGBE\t\t\t319U\n \n#define TEGRA234_CLK_PLLGBE_HPS\t\t\t320U\n \n#define TEGRA234_CLK_EMCSA_EMC\t\t\t321U\n \n#define TEGRA234_CLK_EMCSB_EMC\t\t\t322U\n \n#define TEGRA234_CLK_EMCSC_EMC\t\t\t323U\n \n#define TEGRA234_CLK_EMCSD_EMC\t\t\t324U\n \n#define TEGRA234_CLK_PLLE_HPS\t\t\t326U\n \n#define TEGRA234_CLK_PLLREFE_VCOOUT_GATED\t327U\n \n#define TEGRA234_CLK_PLLP_DIV17\t\t\t328U\n \n#define TEGRA234_CLK_SOC_THERM\t\t\t329U\n \n#define TEGRA234_CLK_TSENSE\t\t\t330U\n \n#define TEGRA234_CLK_FR_SEU1\t\t\t331U\n \n#define TEGRA234_CLK_NAFLL_OFA\t\t\t333U\n \n#define TEGRA234_CLK_OFA\t\t\t334U\n \n#define TEGRA234_CLK_NAFLL_SEU1\t\t\t335U\n \n#define TEGRA234_CLK_SEU1\t\t\t336U\n \n#define TEGRA234_CLK_SPI4\t\t\t337U\n \n#define TEGRA234_CLK_SPI5\t\t\t338U\n \n#define TEGRA234_CLK_DCE_CPU_NIC\t\t339U\n \n#define TEGRA234_CLK_DCE_NIC\t\t\t340U\n \n#define TEGRA234_CLK_NAFLL_DCE\t\t\t341U\n \n#define TEGRA234_CLK_MPHY_L0_RX_ANA_M\t\t342U\n \n#define TEGRA234_CLK_MPHY_L1_RX_ANA_M\t\t343U\n \n#define TEGRA234_CLK_MPHY_L0_TX_PRE_SYMB\t344U\n \n#define TEGRA234_CLK_MPHY_L0_TX_LS_SYMB_DIV\t345U\n \n#define TEGRA234_CLK_MPHY_L0_TX_2X_SYMB\t\t346U\n \n#define TEGRA234_CLK_MPHY_L0_TX_HS_SYMB_DIV\t347U\n \n#define TEGRA234_CLK_MPHY_L0_TX_LS_3XBIT_DIV\t348U\n \n#define TEGRA234_CLK_MPHY_L0_TX_MUX_SYMB_DIV\t349U\n \n#define TEGRA234_CLK_MPHY_L0_TX_SYMB_M\t\t350U\n \n#define TEGRA234_CLK_MPHY_L0_RX_LS_SYMB_DIV\t351U\n \n#define TEGRA234_CLK_MPHY_L0_RX_HS_SYMB_DIV\t352U\n \n#define TEGRA234_CLK_MPHY_L0_RX_LS_BIT_DIV\t353U\n \n#define TEGRA234_CLK_MPHY_L0_RX_MUX_SYMB_DIV\t354U\n \n#define TEGRA234_CLK_MPHY_L0_RX_SYMB_M\t\t355U\n \n#define TEGRA234_CLK_MGBE0_RX_INPUT_M\t\t357U\n \n#define TEGRA234_CLK_MGBE1_RX_INPUT_M\t\t358U\n \n#define TEGRA234_CLK_MGBE2_RX_INPUT_M\t\t359U\n \n#define TEGRA234_CLK_MGBE3_RX_INPUT_M\t\t360U\n \n#define TEGRA234_CLK_MGBE0_RX_PCS_M\t\t361U\n \n#define TEGRA234_CLK_MGBE1_RX_PCS_M\t\t362U\n \n#define TEGRA234_CLK_MGBE2_RX_PCS_M\t\t363U\n \n#define TEGRA234_CLK_MGBE3_RX_PCS_M\t\t364U\n \n#define TEGRA234_CLK_TACH1\t\t\t365U\n \n#define TEGRA234_CLK_MGBES_APP\t\t\t366U\n \n#define TEGRA234_CLK_UPHY_GBE_PLL2_TX_REF\t367U\n \n#define TEGRA234_CLK_UPHY_GBE_PLL2_XDIG\t\t368U\n \n#define TEGRA234_CLK_MGBE0_RX_PCS_INPUT\t\t369U\n \n#define TEGRA234_CLK_MGBE1_RX_PCS_INPUT\t\t370U\n \n#define TEGRA234_CLK_MGBE2_RX_PCS_INPUT\t\t371U\n \n#define TEGRA234_CLK_MGBE3_RX_PCS_INPUT\t\t372U\n \n#define TEGRA234_CLK_MGBE0_RX_PCS\t\t373U\n \n#define TEGRA234_CLK_MGBE0_TX\t\t\t374U\n \n#define TEGRA234_CLK_MGBE0_TX_PCS\t\t375U\n \n#define TEGRA234_CLK_MGBE0_MAC_DIVIDER\t\t376U\n \n#define TEGRA234_CLK_MGBE0_MAC\t\t\t377U\n \n#define TEGRA234_CLK_MGBE0_MACSEC\t\t378U\n \n#define TEGRA234_CLK_MGBE0_EEE_PCS\t\t379U\n \n#define TEGRA234_CLK_MGBE0_APP\t\t\t380U\n \n#define TEGRA234_CLK_MGBE0_PTP_REF\t\t381U\n \n#define TEGRA234_CLK_MGBE1_RX_PCS\t\t382U\n \n#define TEGRA234_CLK_MGBE1_TX\t\t\t383U\n \n#define TEGRA234_CLK_MGBE1_TX_PCS\t\t384U\n \n#define TEGRA234_CLK_MGBE1_MAC_DIVIDER\t\t385U\n \n#define TEGRA234_CLK_MGBE1_MAC\t\t\t386U\n \n#define TEGRA234_CLK_MGBE1_MACSEC\t\t387U\n \n#define TEGRA234_CLK_MGBE1_EEE_PCS\t\t388U\n \n#define TEGRA234_CLK_MGBE1_APP\t\t\t389U\n \n#define TEGRA234_CLK_MGBE1_PTP_REF\t\t390U\n \n#define TEGRA234_CLK_MGBE2_RX_PCS\t\t391U\n \n#define TEGRA234_CLK_MGBE2_TX\t\t\t392U\n \n#define TEGRA234_CLK_MGBE2_TX_PCS\t\t393U\n \n#define TEGRA234_CLK_MGBE2_MAC_DIVIDER\t\t394U\n \n#define TEGRA234_CLK_MGBE2_MAC\t\t\t395U\n \n#define TEGRA234_CLK_MGBE2_MACSEC\t\t396U\n \n#define TEGRA234_CLK_MGBE2_EEE_PCS\t\t397U\n \n#define TEGRA234_CLK_MGBE2_APP\t\t\t398U\n \n#define TEGRA234_CLK_MGBE2_PTP_REF\t\t399U\n \n#define TEGRA234_CLK_MGBE3_RX_PCS\t\t400U\n \n#define TEGRA234_CLK_MGBE3_TX\t\t\t401U\n \n#define TEGRA234_CLK_MGBE3_TX_PCS\t\t402U\n \n#define TEGRA234_CLK_MGBE3_MAC_DIVIDER\t\t403U\n \n#define TEGRA234_CLK_MGBE3_MAC\t\t\t404U\n \n#define TEGRA234_CLK_MGBE3_MACSEC\t\t405U\n \n#define TEGRA234_CLK_MGBE3_EEE_PCS\t\t406U\n \n#define TEGRA234_CLK_MGBE3_APP\t\t\t407U\n \n#define TEGRA234_CLK_MGBE3_PTP_REF\t\t408U\n \n#define TEGRA234_CLK_GBE_RX_BYP_REF\t\t409U\n \n#define TEGRA234_CLK_GBE_PLL0_MGMT\t\t410U\n \n#define TEGRA234_CLK_GBE_PLL1_MGMT\t\t411U\n \n#define TEGRA234_CLK_GBE_PLL2_MGMT\t\t412U\n \n#define TEGRA234_CLK_EQOS_MACSEC_RX\t\t413U\n \n#define TEGRA234_CLK_EQOS_MACSEC_TX\t\t414U\n \n#define TEGRA234_CLK_EQOS_TX_DIVIDER\t\t415U\n \n#define TEGRA234_CLK_NVHS_PLL1_MGMT\t\t416U\n \n#define TEGRA234_CLK_EMCHUB\t\t\t417U\n \n#define TEGRA234_CLK_I2S7_SYNC_INPUT\t\t418U\n \n#define TEGRA234_CLK_SYNC_I2S7\t\t\t419U\n \n#define TEGRA234_CLK_I2S7\t\t\t420U\n \n#define TEGRA234_CLK_I2S7_PAD_M\t\t\t421U\n \n#define TEGRA234_CLK_I2S8_SYNC_INPUT\t\t422U\n \n#define TEGRA234_CLK_SYNC_I2S8\t\t\t423U\n \n#define TEGRA234_CLK_I2S8\t\t\t424U\n \n#define TEGRA234_CLK_I2S8_PAD_M\t\t\t425U\n \n#define TEGRA234_CLK_NAFLL_GPC0\t\t\t426U\n \n#define TEGRA234_CLK_NAFLL_GPC1\t\t\t427U\n \n#define TEGRA234_CLK_NAFLL_GPUSYS\t\t428U\n \n#define TEGRA234_CLK_NAFLL_DSU0\t\t\t429U  \n#define TEGRA234_CLK_NAFLL_CLUSTER0_DSU\t\t429U\n \n#define TEGRA234_CLK_NAFLL_DSU1\t\t\t430U  \n#define TEGRA234_CLK_NAFLL_CLUSTER1_DSU\t\t430U\n \n#define TEGRA234_CLK_NAFLL_DSU2\t\t\t431U  \n#define TEGRA234_CLK_NAFLL_CLUSTER2_DSU\t\t431U\n \n#define TEGRA234_CLK_SCE_CPU\t\t\t432U\n \n#define TEGRA234_CLK_RCE_CPU\t\t\t433U\n \n#define TEGRA234_CLK_DCE_CPU\t\t\t434U\n \n#define TEGRA234_CLK_DSIPLL_VCO\t\t\t435U\n \n#define TEGRA234_CLK_DSIPLL_CLKOUTPN\t\t436U\n \n#define TEGRA234_CLK_DSIPLL_CLKOUTA\t\t437U\n \n#define TEGRA234_CLK_SPPLL0_VCO\t\t\t438U\n \n#define TEGRA234_CLK_SPPLL0_CLKOUTPN\t\t439U\n \n#define TEGRA234_CLK_SPPLL0_CLKOUTA\t\t440U\n \n#define TEGRA234_CLK_SPPLL0_CLKOUTB\t\t441U\n \n#define TEGRA234_CLK_SPPLL0_DIV10\t\t442U\n \n#define TEGRA234_CLK_SPPLL0_DIV25\t\t443U\n \n#define TEGRA234_CLK_SPPLL0_DIV27PN\t\t444U\n \n#define TEGRA234_CLK_SPPLL1_VCO\t\t\t445U\n \n#define TEGRA234_CLK_SPPLL1_CLKOUTPN\t\t446U\n \n#define TEGRA234_CLK_SPPLL1_DIV27PN\t\t447U\n \n#define TEGRA234_CLK_VPLL0_REF\t\t\t448U\n \n#define TEGRA234_CLK_VPLL0\t\t\t449U\n \n#define TEGRA234_CLK_VPLL1\t\t\t450U\n \n#define TEGRA234_CLK_NVDISPLAY_P0_REF\t\t451U\n \n#define TEGRA234_CLK_RG0\t\t\t452U\n \n#define TEGRA234_CLK_RG1\t\t\t453U\n \n#define TEGRA234_CLK_DISPPLL\t\t\t454U\n \n#define TEGRA234_CLK_DISPHUBPLL\t\t\t455U\n \n#define TEGRA234_CLK_DSI_LP\t\t\t456U\n \n#define TEGRA234_CLK_AZA_2XBIT\t\t\t457U\n \n#define TEGRA234_CLK_AZA_BIT\t\t\t458U\n \n#define TEGRA234_CLK_DSI_CORE\t\t\t459U\n \n#define TEGRA234_CLK_DSI_PIXEL\t\t\t460U\n \n#define TEGRA234_CLK_PRE_SOR0\t\t\t461U\n \n#define TEGRA234_CLK_PRE_SOR1\t\t\t462U\n \n#define TEGRA234_CLK_DP_LINK_REF\t\t463U\n \n#define TEGRA234_CLK_SOR_LINKA_INPUT\t\t464U\n \n#define TEGRA234_CLK_SOR_LINKA_AFIFO\t\t465U\n \n#define TEGRA234_CLK_SOR_LINKA_AFIFO_M\t\t466U\n \n#define TEGRA234_CLK_RG0_M\t\t\t467U\n \n#define TEGRA234_CLK_RG1_M\t\t\t468U\n \n#define TEGRA234_CLK_SOR0_M\t\t\t469U\n \n#define TEGRA234_CLK_SOR1_M\t\t\t470U\n \n#define TEGRA234_CLK_PLLHUB\t\t\t471U\n \n#define TEGRA234_CLK_MCHUB\t\t\t472U\n \n#define TEGRA234_CLK_EMCSA_MC\t\t\t473U\n \n#define TEGRA234_CLK_EMCSB_MC\t\t\t474U\n \n#define TEGRA234_CLK_EMCSC_MC\t\t\t475U\n \n#define TEGRA234_CLK_EMCSD_MC\t\t\t476U\n\n \n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}