;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 106
	SUB @121, 106
	SUB @121, 103
	DAT #0, #300
	DJN -1, @-20
	SUB 12, @10
	JMN <121, 103
	ADD 270, <66
	CMP -7, <-20
	CMP -7, <-20
	JMN 0, <40
	JMP 0, <2
	MOV @0, @2
	ADD 270, 66
	CMP @-127, 101
	JMN 0, <40
	JMP 0, <2
	SUB 1, <-1
	SLT 110, 30
	CMP 516, @10
	MOV -1, <-20
	SLT 121, 0
	SUB #121, 106
	SUB @121, 103
	SUB #121, 106
	SUB @-127, 100
	SUB @127, 106
	SLT 121, 0
	ADD 270, 66
	SUB #72, @200
	SUB #72, @200
	DJN 11, #10
	JMN <-127, 100
	SUB @127, 106
	SUB @127, 106
	SUB 42, @10
	JMN @11, #206
	JMN @11, #206
	SLT 121, 0
	MOV #72, @200
	SPL 0, <-54
	CMP -207, <-120
	SUB @427, 106
	MOV #72, @200
	SPL 0, <-54
	CMP -207, <-120
