
Cadence Innovus(TM) Implementation System.
Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v18.13-s088_1, built Tue Mar 5 11:30:57 PST 2019
Options:	-files ../../../common/scripts/innovus_pnr.tcl 
Date:		Fri Feb 19 16:47:47 2021
Host:		hansolo.poly.edu (x86_64 w/Linux 3.10.0-1127.18.2.el7.x86_64) (32cores*128cpus*AMD EPYC 7551 32-Core Processor 512KB)
OS:		Red Hat Enterprise Linux Server release 7.8 (Maipo)

License:
		invs	Innovus Implementation System	18.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPSYT-1507):	The display is invalid and will start in no window mode
Change the soft stacksize limit to 0.2%RAM (1031 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
Sourcing file "../../../common/scripts/innovus_pnr.tcl" ...
<CMD> set init_mmmc_file setup-timing.tcl
<CMD> set init_verilog ../DC/src_area_nangate15/out/results/gcd_mapped.v
<CMD> set init_top_cell gcd
<CMD> set init_lef_file {/home/abc586/freepdk-45nm/rtk-tech.lef /home/abc586/freepdk-45nm/stdcells.lef}
<CMD> set init_gnd_net VSS
<CMD> set init_pwr_net VDD
<CMD> init_design
#% Begin Load MMMC data ... (date=02/19 16:48:09, mem=394.4M)
#% End Load MMMC data ... (date=02/19 16:48:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=394.6M, current mem=394.6M)
typical

Loading LEF file /home/abc586/freepdk-45nm/rtk-tech.lef ...

Loading LEF file /home/abc586/freepdk-45nm/stdcells.lef ...
Set DBUPerIGU to M2 pitch 380.

##  Check design process and node:  ##
##  Both design process and tech node are not set.


viaInitial starts at Fri Feb 19 16:48:09 2021
viaInitial ends at Fri Feb 19 16:48:09 2021
Loading view definition file from setup-timing.tcl
Reading libs_typical timing library '/home/abc586/freepdk-45nm/stdcells.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 135 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.02min, real=0.02min, mem=18.5M, fe_cpu=0.39min, fe_real=0.38min, fe_mem=539.8M) ***
#% Begin Load netlist data ... (date=02/19 16:48:10, mem=408.3M)
*** Begin netlist parsing (mem=539.8M) ***
Created 135 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../DC/src_area_nangate15/out/results/gcd_mapped.v'

*** Memory Usage v#1 (Current mem = 539.777M, initial mem = 251.555M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=539.8M) ***
#% End Load netlist data ... (date=02/19 16:48:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=412.6M, current mem=412.6M)
Set top cell to gcd.
Hooked 135 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell gcd ...
*** Netlist is unique.
** info: there are 136 modules.
** info: there are 188 stdCell insts.

*** Memory Usage v#1 (Current mem = 580.203M, initial mem = 251.555M) ***
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/abc586/freepdk-45nm/rtk-typical.captable ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: analysis_default
    RC-Corner Name        : typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/home/abc586/freepdk-45nm/rtk-typical.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../DC/src_area_nangate15/out/results/gcd.final.sdc' ...
Current (total cpu=0:00:23.7, real=0:00:24.0, peak res=549.2M, current mem=547.8M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../DC/src_area_nangate15/out/results/gcd.final.sdc, Line 8).

INFO (CTE): Reading of timing constraints file ../DC/src_area_nangate15/out/results/gcd.final.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 11 of File ../DC/src_area_nangate15/out/results/gcd.final.sdc : Skipped unsupported command: set_max_area


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=566.5M, current mem=566.5M)
Current (total cpu=0:00:23.8, real=0:00:24.0, peak res=566.5M, current mem=566.5M)
Total number of combinational cells: 100
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
*** Message Summary: 21 warning(s), 0 error(s)

<CMD> floorPlan -r 1.0 0.7 4.0 4.0 4.0 4.0
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
<CMD> sroute -nets {VDD VSS}
#% Begin sroute (date=02/19 16:48:11, mem=589.1M)
*** Begin SPECIAL ROUTE on Fri Feb 19 16:48:11 2021 ***
SPECIAL ROUTE ran on directory: /home/abc586/currentResearch/robust-pnr-time/benchmarks/openroad/gcd/CDS
SPECIAL ROUTE ran on machine: hansolo.poly.edu (Linux 3.10.0-1127.18.2.el7.x86_64 x86_64 1.20Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1599.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 135 macros, 21 used
Read in 21 components
  21 core components: 21 unplaced, 0 placed, 0 fixed
Read in 54 logical pins
Read in 54 nets
Read in 2 special nets
Read in 42 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0  open: 34
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 17
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1607.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 17 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       17       |       NA       |
+--------+----------------+----------------+
#% End sroute (date=02/19 16:48:11, total cpu=0:00:00.1, real=0:00:00.0, peak res=607.1M, current mem=607.1M)
<CMD> addRing -nets {VDD VSS} -width 0.6 -spacing 0.5 -layer {top 7 bottom 7 left 6 right 6}
#% Begin addRing (date=02/19 16:48:11, mem=607.1M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 757.9M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal6 |        4       |       NA       |
|  via6  |        8       |        0       |
| metal7 |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=02/19 16:48:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=608.4M, current mem=608.4M)
<CMD> addStripe -nets {VSS VDD} -layer 6 -direction vertical -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start 0.5
#% Begin addStripe (date=02/19 16:48:11, mem=608.4M)

Initialize fgc environment(mem: 757.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 757.9M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 757.9M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 757.9M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 757.9M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 0.700000 1.360000 0.700000 28.559999 with width 0.400000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
**WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 1.600000 2.460000 1.600000 27.459999 with width 0.400000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
Stripe generation is complete.
vias are now being generated.
addStripe created 10 wires.
ViaGen created 445 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  via1  |       85       |        0       |
|  via2  |       85       |        0       |
|  via3  |       85       |        0       |
|  via4  |       85       |        0       |
|  via5  |       85       |        0       |
| metal6 |       10       |       NA       |
|  via6  |       20       |        0       |
+--------+----------------+----------------+
#% End addStripe (date=02/19 16:48:11, total cpu=0:00:00.1, real=0:00:00.0, peak res=609.1M, current mem=609.1M)
<CMD> addStripe -nets {VSS VDD} -layer 7 -direction horizontal -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start 0.5
#% Begin addStripe (date=02/19 16:48:11, mem=609.1M)

Initialize fgc environment(mem: 757.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 757.9M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 757.9M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 757.9M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 757.9M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  -trim_antenna_max_distance  0.00
**WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 1.480000 0.700000 29.459999 0.700000 with width 0.400000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
**WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 2.580000 1.600000 28.360001 1.600000 with width 0.400000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal7 & metal1 at (4.18, 5.50) (27.36, 5.55)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal7 & metal1 at (4.18, 5.50) (27.36, 5.55)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal7 & metal1 at (4.18, 6.78) (27.36, 6.80)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal7 & metal1 at (4.18, 6.78) (27.36, 6.80)
addStripe created 9 wires.
ViaGen created 63 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  via6  |       63       |        0       |
| metal7 |        9       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=02/19 16:48:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=609.2M, current mem=609.2M)
<CMD> place_design
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=800.125 CPU=0:00:00.3 REAL=0:00:01.0) 
siFlow : Timing analysis mode is single, using late cdB files

*summary: 9 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.7) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.68206 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: gcd
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=823.969)
Total number of fetched objects 264
End delay calculation. (MEM=899.395 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=887.855 CPU=0:00:00.5 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#7 (mem=873.7M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.7 mem=873.7M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.8 mem=873.7M) ***
No user-set net weight.
Net fanout histogram:
2		: 179 (71.6%) nets
3		: 36 (14.4%) nets
4     -	14	: 28 (11.2%) nets
15    -	39	: 7 (2.8%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=180 (0 fixed + 180 movable) #buf cell=0 #inv cell=20 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=250 #term=775 #term/net=3.10, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=54
stdCell: 180 single + 0 double + 0 multi
Total standard cell length = 0.2544 (mm), area = 0.0004 (mm^2)
Estimated cell power/ground rail width = 0.197 um
Average module density = 0.721.
Density for the design = 0.721.
       = stdcell_area 1339 sites (356 um^2) / alloc_area 1856 sites (494 um^2).
Pin Density = 0.3970.
            = total # of pins 775 / total area 1952.
=== lastAutoLevel = 5 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 9.131e-13 (9.13e-13 0.00e+00)
              Est.  stn bbox = 9.809e-13 (9.81e-13 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 848.4M
Iteration  2: Total net bbox = 9.131e-13 (9.13e-13 0.00e+00)
              Est.  stn bbox = 9.809e-13 (9.81e-13 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 848.4M
Iteration  3: Total net bbox = 2.352e+00 (9.29e-01 1.42e+00)
              Est.  stn bbox = 2.908e+00 (1.13e+00 1.77e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 865.4M
Active setup views:
    analysis_default
Iteration  4: Total net bbox = 4.788e+02 (2.33e+02 2.46e+02)
              Est.  stn bbox = 6.354e+02 (3.08e+02 3.27e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 865.4M
Iteration  5: Total net bbox = 6.606e+02 (3.39e+02 3.21e+02)
              Est.  stn bbox = 8.756e+02 (4.49e+02 4.26e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 865.4M
Iteration  6: Total net bbox = 2.361e+03 (1.25e+03 1.11e+03)
              Est.  stn bbox = 2.609e+03 (1.37e+03 1.23e+03)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 865.4M
*** cost = 2.361e+03 (1.25e+03 1.11e+03) (cpu for global=0:00:00.3) real=0:00:01.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/1
net ignore based on current view = 0
Solver runtime cpu: 0:00:00.3 real: 0:00:00.3
Core Placement runtime cpu: 0:00:00.3 real: 0:00:01.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:27.5 mem=865.4M) ***
Total net bbox length = 2.361e+03 (1.246e+03 1.115e+03) (ext = 1.589e+03)
Move report: Detail placement moves 180 insts, mean move: 1.65 um, max move: 4.08 um
	Max move on inst (U248): (15.06, 6.40) --> (14.25, 9.66)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 866.4MB
Summary Report:
Instances move: 180 (out of 180 movable)
Instances flipped: 0
Mean displacement: 1.65 um
Max displacement: 4.08 um (Instance: U248) (15.063, 6.3965) -> (14.25, 9.66)
	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AOI22_X1
Total net bbox length = 2.520e+03 (1.240e+03 1.280e+03) (ext = 1.555e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 866.4MB
*** Finished refinePlace (0:00:27.6 mem=866.4M) ***
*** End of Placement (cpu=0:00:01.4, real=0:00:02.0, mem=866.4M) ***
default core: bins with density > 0.750 = 25.00 % ( 1 / 4 )
Density distribution unevenness ratio = 2.451%
*** Free Virtual Timing Model ...(mem=866.4M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.68206 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: gcd
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=866.395)
Total number of fetched objects 264
End delay calculation. (MEM=946.293 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=946.293 CPU=0:00:00.4 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 

Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 974 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=974 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=214  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 214 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 214 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.288000e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         6( 1.36%)   ( 1.36%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                6( 0.17%)   ( 0.17%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 932.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 685
[NR-eGR] metal2  (2V) length: 5.025150e+02um, number of vias: 892
[NR-eGR] metal3  (3H) length: 6.528100e+02um, number of vias: 213
[NR-eGR] metal4  (4V) length: 2.770600e+02um, number of vias: 14
[NR-eGR] metal5  (5H) length: 3.196000e+01um, number of vias: 4
[NR-eGR] metal6  (6V) length: 1.260000e+01um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.476945e+03um, number of vias: 1808
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.143600e+02um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 876.6M
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 4, real = 0: 0: 5, mem = 876.6M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> ccopt_design
#% Begin ccopt_design (date=02/19 16:48:16, mem=644.8M)
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): constraints_default
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 34 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
The skew group clk/constraints_default was created. It contains 34 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=886.9M, init mem=886.9M)
*info: Placed = 180           
*info: Unplaced = 0           
Placement Density:68.60%(356/519)
Placement Density (including fixed std cells):68.60%(356/519)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=886.9M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Checking module port directions...
Leaving CCOpt scope...
Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
route_type is set for at least one key
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Rebuilding timing graph...
Rebuilding timing graph done.
**WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
  Inverters:   
  Clock gates: CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 519.232um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner delay_default:setup, late and power domain auto-default:
  Slew time target (leaf):    0.038ns
  Slew time target (trunk):   0.038ns
  Slew time target (top):     0.039ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.040ns
  Buffer max distance: 297.692um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=delay_default:setup.late, optimalDrivingDistance=297.692um, saturatedSlew=0.033ns, speed=3721.150um per ns, cellArea=4.468um^2 per 1000um}
  Clock gate: {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=delay_default:setup.late, optimalDrivingDistance=448.696um, saturatedSlew=0.034ns, speed=5419.034um per ns, cellArea=17.192um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/constraints_default:
  Sources:                     pin clk
  Total number of sinks:       34
  Delay constrained sinks:     34
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner delay_default:setup.late:
  Skew target:                 0.040ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/constraints_default with 34 clock sinks

Via Selection for Estimated Routes (rule default):

---------------------------------------------------------------------
Layer             Via Cell    Res.     Cap.     RC       Top of Stack
Range                         (Ohm)    (fF)     (fs)     Only
---------------------------------------------------------------------
metal1-metal2     via1_8      5.000    0.010    0.049    false
metal2-metal3     via2_8      5.000    0.010    0.048    false
metal3-metal4     via3_2      5.000    0.008    0.041    false
metal4-metal5     via4_0      3.000    0.008    0.024    false
metal5-metal6     via5_0      3.000    0.007    0.021    false
metal6-metal7     via6_0      3.000    0.017    0.051    false
metal7-metal8     via7_0      1.000    0.023    0.023    false
metal8-metal9     via8_0      1.000    0.035    0.035    false
metal9-metal10    via9_0      0.500    0.041    0.020    false
---------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:00.9 real=0:00:00.9)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
Innovus will update I/O latencies
External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:01.0 real=0:00:00.9)
CCOpt::Phase::Initialization done. (took cpu=0:00:01.0 real=0:00:00.9)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 974 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=974 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=214  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 214 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 214 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.288000e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         6( 1.36%)   ( 1.36%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                6( 0.17%)   ( 0.17%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 685
[NR-eGR] metal2  (2V) length: 5.025150e+02um, number of vias: 892
[NR-eGR] metal3  (3H) length: 6.528100e+02um, number of vias: 213
[NR-eGR] metal4  (4V) length: 2.770600e+02um, number of vias: 14
[NR-eGR] metal5  (5H) length: 3.196000e+01um, number of vias: 4
[NR-eGR] metal6  (6V) length: 1.260000e+01um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.476945e+03um, number of vias: 1808
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.143600e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 886.9 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Checking module port directions...
Leaving CCOpt scope...
Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
route_type is set for at least one key
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Rebuilding timing graph...
Rebuilding timing graph done.
**WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
  Inverters:   
  Clock gates: CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 519.232um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner delay_default:setup, late and power domain auto-default:
  Slew time target (leaf):    0.038ns
  Slew time target (trunk):   0.038ns
  Slew time target (top):     0.039ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.040ns
  Buffer max distance: 297.692um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=delay_default:setup.late, optimalDrivingDistance=297.692um, saturatedSlew=0.033ns, speed=3721.150um per ns, cellArea=4.468um^2 per 1000um}
  Clock gate: {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=delay_default:setup.late, optimalDrivingDistance=448.696um, saturatedSlew=0.034ns, speed=5419.034um per ns, cellArea=17.192um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/constraints_default:
  Sources:                     pin clk
  Total number of sinks:       34
  Delay constrained sinks:     34
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner delay_default:setup.late:
  Skew target:                 0.040ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/constraints_default with 34 clock sinks

Via Selection for Estimated Routes (rule default):

---------------------------------------------------------------------
Layer             Via Cell    Res.     Cap.     RC       Top of Stack
Range                         (Ohm)    (fF)     (fs)     Only
---------------------------------------------------------------------
metal1-metal2     via1_8      5.000    0.010    0.049    false
metal2-metal3     via2_8      5.000    0.010    0.048    false
metal3-metal4     via3_2      5.000    0.008    0.041    false
metal4-metal5     via4_0      3.000    0.008    0.024    false
metal5-metal6     via5_0      3.000    0.007    0.021    false
metal6-metal7     via6_0      3.000    0.017    0.051    false
metal7-metal8     via7_0      1.000    0.023    0.023    false
metal8-metal9     via8_0      1.000    0.035    0.035    false
metal9-metal10    via9_0      0.500    0.041    0.020    false
---------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:00.5 real=0:00:00.6)
CCOpt configuration status: all checks passed.
Adding exclusion drivers (these will be instances of the smallest area library cells).
No exclusion drivers are needed.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.6 real=0:00:00.6)
Synthesizing clock trees...
  Preparing To Balance...
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk...
      Rebuilding timing graph...
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Bottom-up phase done. (took cpu=0:00:00.0 real=0:00:00.0)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for datapath.
*** Starting refinePlace (0:00:30.4 mem=915.2M) ***
Total net bbox length = 2.520e+03 (1.240e+03 1.280e+03) (ext = 1.555e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 915.2MB
Summary Report:
Instances move: 0 (out of 180 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.520e+03 (1.240e+03 1.280e+03) (ext = 1.555e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 915.2MB
*** Finished refinePlace (0:00:30.4 mem=915.2M) ***
    Moved 0, flipped 0 and cell swapped 0 of 34 clock instance(s) during refinement.
    The largest move was 0 microns for .
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for delay_default:setup.late...
    Rebuilding timing graph...
    Rebuilding timing graph done.
    Clock tree timing engine global stage delay update for delay_default:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.926fF, total=11.926fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Primary reporting skew groups after 'Clustering':
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Clustering':
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.002ns] average 0.001ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.3 real=0:00:00.3)
  Looking for fanout violations...
  Looking for fanout violations done.
  Update congestion based capacitance...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...

Footprint cell information for calculating maxBufDist
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells

      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'gcd' of instances=180 and nets=252 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design gcd.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 881.781M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock tree timing engine global stage delay update for delay_default:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for delay_default:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats After congestion update:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
    sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
    wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.933fF, total=11.933fF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
  Primary reporting skew groups After congestion update:
    skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
  Skew group summary After congestion update:
    skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
  Clock network insertion delays are now [0.001ns, 0.002ns] average 0.001ns std.dev 0.000ns
  Update congestion based capacitance done. (took cpu=0:00:00.8 real=0:00:00.8)
  Stage::Clustering done. (took cpu=0:00:01.0 real=0:00:01.1)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.933fF, total=11.933fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.002ns] average 0.001ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.933fF, total=11.933fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.002ns] average 0.001ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.933fF, total=11.933fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.002ns] average 0.001ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.933fF, total=11.933fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.002ns] average 0.001ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.933fF, total=11.933fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.002ns] average 0.001ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.933fF, total=11.933fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.002ns] average 0.001ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.933fF, total=11.933fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.002ns] average 0.001ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction done. (took cpu=0:00:01.1 real=0:00:01.1)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.933fF, total=11.933fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.002ns] average 0.001ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.933fF, total=11.933fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.002ns] average 0.001ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.933fF, total=11.933fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.002ns] average 0.001ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 2 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
          sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
          wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.933fF, total=11.933fF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
        Clock network insertion delays are now [0.001ns, 0.002ns] average 0.001ns std.dev 0.000ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
        Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
          sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
          wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.933fF, total=11.933fF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
        Clock network insertion delays are now [0.001ns, 0.002ns] average 0.001ns std.dev 0.000ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
        Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
          sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
          wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.933fF, total=11.933fF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.933fF, total=11.933fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Clock network insertion delays are now [0.001ns, 0.002ns] average 0.001ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
    sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
    wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.933fF, total=11.933fF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
  Skew group summary after Approximately balancing fragments:
    skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
  Clock network insertion delays are now [0.001ns, 0.002ns] average 0.001ns std.dev 0.000ns
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.933fF, total=11.933fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.002ns] average 0.001ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
          sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
          wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.933fF, total=11.933fF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.933fF, total=11.933fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Approximately balancing step':
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.002ns] average 0.001ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.933fF, total=11.933fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.002ns] average 0.001ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.933fF, total=11.933fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.002ns] average 0.001ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Polishing...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'gcd' of instances=180 and nets=252 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design gcd.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 881.781M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock tree timing engine global stage delay update for delay_default:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for delay_default:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats After congestion update:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
    sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
    wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.933fF, total=11.933fF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
  Primary reporting skew groups After congestion update:
    skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
  Skew group summary After congestion update:
    skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
  Clock network insertion delays are now [0.001ns, 0.002ns] average 0.001ns std.dev 0.000ns
  Merging balancing drivers for power...
    Tried: 2 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.933fF, total=11.933fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.002ns] average 0.001ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.933fF, total=11.933fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving clock skew':
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.002ns] average 0.001ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=32.288fF fall=29.119fF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.933fF, total=11.933fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.002ns] average 0.001ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.933fF, total=11.933fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.002ns] average 0.001ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Capacitance Reduction...
      Artificially removing short and long paths...
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
        Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clock DAG stats after 'Wire Capacitance Reduction':
        cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
        sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
        wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.933fF, total=11.933fF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
      Clock DAG net violations after 'Wire Capacitance Reduction': none
      Clock DAG primary half-corner transition distribution after 'Wire Capacitance Reduction':
        Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Primary reporting skew groups after 'Wire Capacitance Reduction':
        skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
      Skew group summary after 'Wire Capacitance Reduction':
        skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
      Clock network insertion delays are now [0.001ns, 0.002ns] average 0.001ns std.dev 0.000ns
      Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
      Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Capacitance Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
    Move For Wirelength...
      Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, attempted=0, currentlyIllegal=0, legalizationFail=0, accepted=0
      Clock DAG stats after 'Move For Wirelength':
        cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
        sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
        wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.933fF, total=11.933fF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
      Clock DAG net violations after 'Move For Wirelength': none
      Clock DAG primary half-corner transition distribution after 'Move For Wirelength':
        Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Primary reporting skew groups after 'Move For Wirelength':
        skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
      Skew group summary after 'Move For Wirelength':
        skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
      Clock network insertion delays are now [0.001ns, 0.002ns] average 0.001ns std.dev 0.000ns
      Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
      Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Move For Wirelength done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation...
    Orientation Wirelength Optimization: Attempted = 2 , Succeeded = 0 , Wirelength increased = 0 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.933fF, total=11.933fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.002ns] average 0.001ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.0)
  Total capacitance is (rise=44.221fF fall=41.052fF), of which (rise=11.933fF fall=11.933fF) is wire, and (rise=32.288fF fall=29.119fF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:00:31.7 mem=925.5M) ***
Total net bbox length = 2.520e+03 (1.240e+03 1.280e+03) (ext = 1.555e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 925.5MB
Summary Report:
Instances move: 0 (out of 180 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.520e+03 (1.240e+03 1.280e+03) (ext = 1.555e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 925.5MB
*** Finished refinePlace (0:00:31.7 mem=925.5M) ***
  Moved 0, flipped 0 and cell swapped 0 of 34 clock instance(s) during refinement.
  The largest move was 0 microns for .
  ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   251 (unrouted=38, trialRouted=213, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 1528 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=1528 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=214  numIgnoredNets=213
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 1 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.078000e+02um
[NR-eGR] 
[NR-eGR] Move 1 nets to layer range [3, 6]
[NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.078000e+02um
[NR-eGR] 
[NR-eGR] Move 1 nets to layer range [3, 8]
[NR-eGR] Layer group 3: route 1 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.078000e+02um
[NR-eGR] 
[NR-eGR] Move 1 nets to layer range [3, 10]
[NR-eGR] Layer group 4: route 1 net(s) in layer range [3, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.078000e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 685
[NR-eGR] metal2  (2V) length: 5.036950e+02um, number of vias: 885
[NR-eGR] metal3  (3H) length: 6.541500e+02um, number of vias: 212
[NR-eGR] metal4  (4V) length: 2.762200e+02um, number of vias: 14
[NR-eGR] metal5  (5H) length: 3.196000e+01um, number of vias: 4
[NR-eGR] metal6  (6V) length: 1.260000e+01um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.478625e+03um, number of vias: 1800
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.160400e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 34
[NR-eGR] metal2  (2V) length: 4.351000e+01um, number of vias: 44
[NR-eGR] metal3  (3H) length: 5.475000e+01um, number of vias: 15
[NR-eGR] metal4  (4V) length: 1.778000e+01um, number of vias: 0
[NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.160400e+02um, number of vias: 93
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.160400e+02um, number of vias: 93
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 881.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
        Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
Set FIXED routing status on 1 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   251 (unrouted=38, trialRouted=213, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'gcd' of instances=180 and nets=252 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design gcd.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 881.781M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for delay_default:setup.late...
        Rebuilding timing graph...
        Rebuilding timing graph done.
        Clock tree timing engine global stage delay update for delay_default:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
          sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
          wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.918fF, total=11.918fF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
        Skew group summary eGRPC initial state:
          skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
        Clock network insertion delays are now [0.001ns, 0.002ns] average 0.001ns std.dev 0.000ns
        Moving buffers...
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
          sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
          wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.918fF, total=11.918fF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
        Clock DAG net violations eGRPC after moving buffers: none
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
        Skew group summary eGRPC after moving buffers:
          skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
        Clock network insertion delays are now [0.001ns, 0.002ns] average 0.001ns std.dev 0.000ns
        Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
          Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 1
        CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
          sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
          wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.918fF, total=11.918fF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
        Clock DAG net violations eGRPC after downsizing: none
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
        Primary reporting skew groups eGRPC after downsizing:
          skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
        Skew group summary eGRPC after downsizing:
          skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
        Clock network insertion delays are now [0.001ns, 0.002ns] average 0.001ns std.dev 0.000ns
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ---------------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
        ---------------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                  0
        trunk              0            0           0            0                    0                  0
        leaf               0            0           0            0                    0                  0
        ---------------------------------------------------------------------------------------------------------
        Total       -            -           -            -                           0 (100%)           0 (100%)
        ---------------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
          sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
          wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.918fF, total=11.918fF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
        Clock DAG net violations eGRPC after DRV fixing: none
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
        Clock network insertion delays are now [0.001ns, 0.002ns] average 0.001ns std.dev 0.000ns
        Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 0 insts, 0 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
          sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
          wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.918fF, total=11.918fF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
        Primary reporting skew groups before routing clock trees:
          skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
        Skew group summary before routing clock trees:
          skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
        Clock network insertion delays are now [0.001ns, 0.002ns] average 0.001ns std.dev 0.000ns
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:00:32.0 mem=925.5M) ***
Total net bbox length = 2.520e+03 (1.240e+03 1.280e+03) (ext = 1.555e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 925.5MB
Summary Report:
Instances move: 0 (out of 180 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.520e+03 (1.240e+03 1.280e+03) (ext = 1.555e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 925.5MB
*** Finished refinePlace (0:00:32.1 mem=925.5M) ***
  Moved 0, flipped 0 and cell swapped 0 of 34 clock instance(s) during refinement.
  The largest move was 0 microns for .
  ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   251 (unrouted=38, trialRouted=213, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 1528 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=1528 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=214  numIgnoredNets=213
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 1 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.078000e+02um
[NR-eGR] 
[NR-eGR] Move 1 nets to layer range [3, 6]
[NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.078000e+02um
[NR-eGR] 
[NR-eGR] Move 1 nets to layer range [3, 8]
[NR-eGR] Layer group 3: route 1 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.078000e+02um
[NR-eGR] 
[NR-eGR] Move 1 nets to layer range [3, 10]
[NR-eGR] Layer group 4: route 1 net(s) in layer range [3, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.078000e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 685
[NR-eGR] metal2  (2V) length: 5.036950e+02um, number of vias: 885
[NR-eGR] metal3  (3H) length: 6.541500e+02um, number of vias: 212
[NR-eGR] metal4  (4V) length: 2.762200e+02um, number of vias: 14
[NR-eGR] metal5  (5H) length: 3.196000e+01um, number of vias: 4
[NR-eGR] metal6  (6V) length: 1.260000e+01um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.478625e+03um, number of vias: 1800
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.160400e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 34
[NR-eGR] metal2  (2V) length: 4.351000e+01um, number of vias: 44
[NR-eGR] metal3  (3H) length: 5.475000e+01um, number of vias: 15
[NR-eGR] metal4  (4V) length: 1.778000e+01um, number of vias: 0
[NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.160400e+02um, number of vias: 93
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.160400e+02um, number of vias: 93
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 881.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
Generated NR early global route guides for clocks to: /tmp/innovus_temp_68206_hansolo.poly.edu_abc586_5OtBon/.rgfhyaO51
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 1 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 1 nets.
  Preferred NanoRoute mode settings: Current
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=02/19 16:48:20, mem=658.2M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Feb 19 16:48:20 2021
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[31] of net req_msg[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[30] of net req_msg[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[29] of net req_msg[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[28] of net req_msg[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[27] of net req_msg[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[26] of net req_msg[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[25] of net req_msg[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[24] of net req_msg[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[23] of net req_msg[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[22] of net req_msg[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[21] of net req_msg[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[20] of net req_msg[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[19] of net req_msg[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[18] of net req_msg[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[17] of net req_msg[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[16] of net req_msg[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[15] of net req_msg[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[14] of net req_msg[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[13] of net req_msg[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[12] of net req_msg[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 18.13-s088_1 NR190213-1431/18_13-UB
#Start routing data preparation on Fri Feb 19 16:48:20 2021
#
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.07000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.07000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.07000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.07000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.07000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.07000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.07000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.07000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.07000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.14000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.07000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.14000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.14000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.14000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.14000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.14000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.14000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.14000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.14000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.14000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.14000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.40000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.14000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.40000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.40000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.40000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.40000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.40000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.40000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.80000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.40000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.80000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.80000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.80000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.80000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.80000.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 250 nets.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 675.48 (MB), peak = 734.41 (MB)
#Merging special wires: starts on Fri Feb 19 16:48:21 2021 with memory = 675.68 (MB), peak = 734.41 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:675.7 MB, peak:734.4 MB
#reading routing guides ......
#
#Finished routing data preparation on Fri Feb 19 16:48:21 2021
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.00 (MB)
#Total memory = 675.78 (MB)
#Peak memory = 734.41 (MB)
#
#
#Start global routing on Fri Feb 19 16:48:21 2021
#
#
#Start global routing initialization on Fri Feb 19 16:48:21 2021
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri Feb 19 16:48:21 2021
#
#Start routing resource analysis on Fri Feb 19 16:48:21 2021
#
#Routing resource analysis is done on Fri Feb 19 16:48:21 2021
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H         218           0         225    44.00%
#  metal2         V         166           0         225     0.00%
#  metal3         H         218           0         225     0.00%
#  metal4         V         112           0         225     0.00%
#  metal5         H         109           0         225     0.00%
#  metal6         V          60          52         225     0.00%
#  metal7         H          14          22         225    30.67%
#  metal8         V          37           0         225     0.00%
#  metal9         H          15           0         225     0.00%
#  metal10        V          15           0         225     0.00%
#  --------------------------------------------------------------
#  Total                    964      10.62%        2250     7.47%
#
#  1 nets (0.40%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Feb 19 16:48:21 2021
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 676.27 (MB), peak = 734.41 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Fri Feb 19 16:48:21 2021
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 676.32 (MB), peak = 734.41 (MB)
#
#start global routing iteration 1...
#Initial_route: 0.00430
#Reroute: 0.00441
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 677.13 (MB), peak = 734.41 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 677.22 (MB), peak = 734.41 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 38 (skipped).
#Total number of selected nets for routing = 1.
#Total number of unselected nets (but routable) for routing = 213 (skipped).
#Total number of nets in the design = 252.
#
#213 skipped nets do not have any wires.
#1 routable net has only global wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1               0  
#------------------------------------------------
#        Total                  1               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1             213  
#------------------------------------------------
#        Total                  1             213  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        0(0.00%)   (0.00%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  metal7        0(0.00%)   (0.00%)
#  metal8        0(0.00%)   (0.00%)
#  metal9        0(0.00%)   (0.00%)
#  metal10       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 116 um.
#Total half perimeter of net bounding box = 41 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 42 um.
#Total wire length on LAYER metal3 = 55 um.
#Total wire length on LAYER metal4 = 19 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 69
#Up-Via Summary (total 69):
#           
#-----------------------
# metal1             34
# metal2             22
# metal3             13
#-----------------------
#                    69 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.96 (MB)
#Total memory = 677.75 (MB)
#Peak memory = 734.41 (MB)
#
#Finished global routing on Fri Feb 19 16:48:21 2021
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 677.34 (MB), peak = 734.41 (MB)
#Start Track Assignment.
#Done with 16 horizontal wires in 1 hboxes and 25 vertical wires in 1 hboxes.
#Done with 16 horizontal wires in 1 hboxes and 25 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 123 um.
#Total half perimeter of net bounding box = 41 um.
#Total wire length on LAYER metal1 = 9 um.
#Total wire length on LAYER metal2 = 41 um.
#Total wire length on LAYER metal3 = 54 um.
#Total wire length on LAYER metal4 = 19 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 69
#Up-Via Summary (total 69):
#           
#-----------------------
# metal1             34
# metal2             22
# metal3             13
#-----------------------
#                    69 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 678.65 (MB), peak = 734.41 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 11.09 (MB)
#Total memory = 678.86 (MB)
#Peak memory = 734.41 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 713.66 (MB), peak = 734.41 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 127 um.
#Total half perimeter of net bounding box = 41 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 9 um.
#Total wire length on LAYER metal3 = 62 um.
#Total wire length on LAYER metal4 = 56 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 108
#Up-Via Summary (total 108):
#           
#-----------------------
# metal1             34
# metal2             36
# metal3             38
#-----------------------
#                   108 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.09 (MB)
#Total memory = 682.96 (MB)
#Peak memory = 734.41 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.09 (MB)
#Total memory = 682.96 (MB)
#Peak memory = 734.41 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 34.61 (MB)
#Total memory = 692.88 (MB)
#Peak memory = 734.41 (MB)
#Number of warnings = 58
#Total number of warnings = 60
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Feb 19 16:48:21 2021
#
% End globalDetailRoute (date=02/19 16:48:21, total cpu=0:00:01.3, real=0:00:01.0, peak res=693.0M, current mem=693.0M)
        NanoRoute done. (took cpu=0:00:01.3 real=0:00:01.3)
      Clock detailed routing done.
Checking guided vs. routed lengths for 1 nets...

**ERROR: (IMPCCOPT-5054):	Net clk is not completely connected after routing.
      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
       30.000      35.000            1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below       0.000            1
       0.000      1.000            0
      -------------------------------------
      
Set FIXED routing status on 1 net(s)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   251 (unrouted=251, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.


CCOpt: Starting congestion repair using flow wrapper.
    Congestion Repair...

Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 974 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=974 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 134
[NR-eGR] Read numTotalNets=214  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 213 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 213 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.45% V. EstWL: 1.181600e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         6( 1.36%)   ( 1.36%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                6( 0.17%)   ( 0.17%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 915.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 685
[NR-eGR] metal2  (2V) length: 4.829250e+02um, number of vias: 880
[NR-eGR] metal3  (3H) length: 6.788300e+02um, number of vias: 238
[NR-eGR] metal4  (4V) length: 3.015250e+02um, number of vias: 12
[NR-eGR] metal5  (5H) length: 1.655000e+01um, number of vias: 10
[NR-eGR] metal6  (6V) length: 2.044000e+01um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.500270e+03um, number of vias: 1825
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 931.1M
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
    Congestion Repair done. (took cpu=0:00:00.2 real=0:00:00.2)

CCOpt: Done with congestion repair using flow wrapper.

Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   251 (unrouted=38, trialRouted=213, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.6 real=0:00:01.7)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'gcd' of instances=180 and nets=252 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design gcd.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 931.051M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for delay_default:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for delay_default:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
    sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
    wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.856fF, total=11.856fF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
  Primary reporting skew groups after routing clock trees:
    skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
  Skew group summary after routing clock trees:
    skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
  Clock network insertion delays are now [0.001ns, 0.002ns] average 0.001ns std.dev 0.000ns
  CCOpt::Phase::Routing done. (took cpu=0:00:01.7 real=0:00:01.7)
  CCOpt::Phase::PostConditioning...
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.856fF, total=11.856fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.002ns] average 0.001ns std.dev 0.000ns
    Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.856fF, total=11.856fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
    Clock DAG net violations PostConditioning after DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.002ns] average 0.001ns std.dev 0.000ns
    Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.856fF, total=11.856fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.002ns] average 0.001ns std.dev 0.000ns
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.856fF, total=11.856fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.002ns] average 0.001ns std.dev 0.000ns
    Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
    Set dirty flag on 0 insts, 0 nets
  PostConditioning done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   251 (unrouted=38, trialRouted=213, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for delay_default:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for delay_default:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
    sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
    wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.856fF, total=11.856fF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
  Primary reporting skew groups after post-conditioning:
    skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
  Skew group summary after post-conditioning:
    skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
  Clock network insertion delays are now [0.001ns, 0.002ns] average 0.001ns std.dev 0.000ns
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -----------------------------------------------------------
  Cell type                     Count    Area     Capacitance
  -----------------------------------------------------------
  Buffers                         0      0.000       0.000
  Inverters                       0      0.000       0.000
  Integrated Clock Gates          0      0.000       0.000
  Non-Integrated Clock Gates      0      0.000       0.000
  Clock Logic                     0      0.000       0.000
  All                             0      0.000       0.000
  -----------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk        0.000
  Leaf       113.510
  Total      113.510
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  -----------------------------------
  Type     Gate      Wire      Total
  -----------------------------------
  Top       0.000     0.000     0.000
  Trunk     0.000     0.000     0.000
  Leaf     32.288    11.856    44.144
  Total    32.288    11.856    44.144
  -----------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  ---------------------------------------------------------
  Count    Total     Average    Std. Dev.    Min      Max
  ---------------------------------------------------------
   34      32.288     0.950       0.000      0.950    0.950
  ---------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Leaf        0.038       1       0.002       0.000      0.002    0.002    {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                 Skew Group                 Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  delay_default:setup.late    clk/constraints_default    0.001     0.002     0.001       0.040         0.001           0.001           0.001        0.000     100% {0.001, 0.002}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                 Skew Group                 Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  delay_default:setup.late    clk/constraints_default    0.001     0.002     0.001       0.040         0.001           0.001           0.001        0.000     100% {0.001, 0.002}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.001ns, 0.002ns] average 0.001ns std.dev 0.000ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: gcd
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=982.27)
**WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 264
End delay calculation. (MEM=1046.16 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1046.16 CPU=0:00:00.1 REAL=0:00:00.0)
	Clock: clk, View: analysis_default, Ideal Latency: 0, Propagated Latency: 0.0011
	 Executing: set_clock_latency -source -early -max -rise -0.0011 [get_pins clk]
	Clock: clk, View: analysis_default, Ideal Latency: 0, Propagated Latency: 0.0011
	 Executing: set_clock_latency -source -late -max -rise -0.0011 [get_pins clk]
	Clock: clk, View: analysis_default, Ideal Latency: 0, Propagated Latency: 0.000976562
	 Executing: set_clock_latency -source -early -max -fall -0.000976562 [get_pins clk]
	Clock: clk, View: analysis_default, Ideal Latency: 0, Propagated Latency: 0.000976562
	 Executing: set_clock_latency -source -late -max -fall -0.000976562 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
  cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
  sink capacitance : count=34, total=32.288fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
  wire capacitance : top=0.000fF, trunk=0.000fF, leaf=11.856fF, total=11.856fF
  wire lengths     : top=0.000um, trunk=0.000um, leaf=113.510um, total=113.510um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Leaf : target=0.038ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
Primary reporting skew groups after update timingGraph:
  skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
Skew group summary after update timingGraph:
  skew_group clk/constraints_default: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.040], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
Clock network insertion delays are now [0.001ns, 0.002ns] average 0.001ns std.dev 0.000ns
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.1 real=0:00:00.1)
Runtime done. (took cpu=0:00:05.6 real=0:00:05.7)
Runtime Summary
===============
Clock Runtime:  (57%) Core CTS           3.10 (Init 1.57, Construction 0.95, Implementation 0.22, eGRPC 0.13, PostConditioning 0.13, Other 0.10)
Clock Runtime:  (35%) CTS services       1.94 (RefinePlace 0.30, EarlyGlobalClock 0.18, NanoRoute 1.33, ExtractRC 0.12)
Clock Runtime:   (6%) Other CTS          0.38 (Init 0.05, CongRepair 0.20, TimingUpdate 0.13, Other 0.00)
Clock Runtime: (100%) Total              5.42

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**WARN: (IMPOPT-576):	54 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	req_msg[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	req_msg[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	req_msg[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	req_msg[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	req_msg[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	req_msg[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	req_msg[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	req_msg[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	req_msg[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	req_msg[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	req_msg[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	req_msg[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	req_msg[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	req_msg[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	req_msg[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	req_msg[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	req_msg[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	req_msg[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	req_msg[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	req_msg[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 712.8M, totSessionCpu=0:00:35 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=946.1M)
Compute RC Scale Done ...
Starting delay calculation for setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: gcd
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1103.48)
Total number of fetched objects 264
End delay calculation. (MEM=1119.68 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1119.68 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:00:35.6 mem=1119.7M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 9978.7  | 9978.7  | 9979.9  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   34    |   34    |   34    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.037   |      2 (2)       |
|   max_tran     |      1 (34)      |   -0.105   |      1 (34)      |
|   max_fanout   |      6 (6)       |    -23     |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.596%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 808.9M, totSessionCpu=0:00:36 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1033.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1033.8M) ***
*** Starting optimizing excluded clock nets MEM= 1033.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1033.8M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt DRV Optimization
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (48.5), totSession cpu/real = 0:00:35.9/0:00:36.6 (1.0), mem = 1033.8M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2|    51|    -0.14|     2|     2|    -0.04|     6|     6|     0|     0|  9978.72|     0.00|       0|       0|       0|  68.60|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     6|     6|     0|     0|  9978.72|     0.00|       0|       0|       2|  69.06| 0:00:00.0|  1104.0M|
|     0|     0|     0.00|     0|     0|     0.00|     6|     6|     0|     0|  9978.72|     0.00|       0|       0|       0|  69.06| 0:00:00.0|  1104.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1104.0M) ***

*** Starting refinePlace (0:00:36.9 mem=1120.0M) ***
Total net bbox length = 2.520e+03 (1.240e+03 1.280e+03) (ext = 1.555e+03)
Move report: Detail placement moves 11 insts, mean move: 0.33 um, max move: 0.76 um
	Max move on inst (ctrl_state_out_reg_0_): (23.37, 23.66) --> (24.13, 23.66)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1122.0MB
Summary Report:
Instances move: 11 (out of 180 movable)
Instances flipped: 0
Mean displacement: 0.33 um
Max displacement: 0.76 um (Instance: ctrl_state_out_reg_0_) (23.37, 23.66) -> (24.13, 23.66)
	Length: 17 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFF_X1
Total net bbox length = 2.521e+03 (1.241e+03 1.280e+03) (ext = 1.556e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1122.0MB
*** Finished refinePlace (0:00:36.9 mem=1122.0M) ***
*** maximum move = 0.76 um ***
*** Finished re-routing un-routed nets (1122.0M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1122.0M) ***
*** DrvOpt [finish] : cpu/real = 0:00:01.1/0:00:01.2 (1.0), totSession cpu/real = 0:00:37.0/0:00:37.8 (1.0), mem = 1086.9M
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=1046.8M)                             
------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 9978.7  | 9978.7  | 9979.9  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   34    |   34    |   34    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      6 (6)       |    -23     |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.057%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 822.1M, totSessionCpu=0:00:37 **

Active setup views:
 analysis_default
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:37.8/0:00:38.6 (1.0), mem = 1081.8M
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 69.06
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    69.06%|        -|   0.020|   0.000|   0:00:00.0| 1081.8M|
|    69.06%|        0|   0.020|   0.000|   0:00:00.0| 1100.9M|
|    69.06%|        0|   0.020|   0.000|   0:00:00.0| 1100.9M|
|    69.06%|        0|   0.020|   0.000|   0:00:00.0| 1100.9M|
|    69.06%|        0|   0.020|   0.000|   0:00:00.0| 1100.9M|
|    69.06%|        0|   0.020|   0.000|   0:00:00.0| 1100.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 69.06
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:00.5) (real = 0:00:01.0) **
*** Starting refinePlace (0:00:38.0 mem=1100.9M) ***
Total net bbox length = 2.521e+03 (1.241e+03 1.280e+03) (ext = 1.556e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1100.9MB
Summary Report:
Instances move: 0 (out of 180 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.521e+03 (1.241e+03 1.280e+03) (ext = 1.556e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1100.9MB
*** Finished refinePlace (0:00:38.0 mem=1100.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1100.9M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1120.0M) ***
*** AreaOpt [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:38.1/0:00:38.9 (1.0), mem = 1120.0M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1046.76M, totSessionCpu=0:00:38).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 974 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=974 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 134
[NR-eGR] Read numTotalNets=214  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 213 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 213 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.45% V. EstWL: 1.183000e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         6( 1.36%)   ( 1.36%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                6( 0.17%)   ( 0.17%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 685
[NR-eGR] metal2  (2V) length: 4.838500e+02um, number of vias: 874
[NR-eGR] metal3  (3H) length: 6.826100e+02um, number of vias: 236
[NR-eGR] metal4  (4V) length: 2.942450e+02um, number of vias: 12
[NR-eGR] metal5  (5H) length: 1.162000e+01um, number of vias: 12
[NR-eGR] metal6  (6V) length: 2.464000e+01um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.496965e+03um, number of vias: 1819
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1029.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.05 seconds
Extraction called for design 'gcd' of instances=180 and nets=252 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design gcd.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1029.035M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: gcd
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1027.04)
Total number of fetched objects 264
End delay calculation. (MEM=1090.94 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1090.94 CPU=0:00:00.4 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:39.0/0:00:39.7 (1.0), mem = 1090.9M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     6|     6|     0|     0|  9978.72|     0.00|       0|       0|       0|  69.06|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     6|     6|     0|     0|  9978.72|     0.00|       0|       0|       0|  69.06| 0:00:00.0|  1110.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1110.0M) ***

*** DrvOpt [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:39.3/0:00:40.1 (1.0), mem = 1090.9M
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 14.400%; Threshold: 100; Threshold for Hold: 100
Re-routed 36 nets
Extraction called for design 'gcd' of instances=180 and nets=252 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design gcd.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1044.254M)
#################################################################################
# Design Stage: PreRoute
# Design Name: gcd
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1028.05)
Total number of fetched objects 264
End delay calculation. (MEM=1091.95 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1091.95 CPU=0:00:00.4 REAL=0:00:01.0)

Active setup views:
 analysis_default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'gcd' of instances=180 and nets=252 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design gcd.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1027.035M)
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1027.0 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 974 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=974 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 134
[NR-eGR] Read numTotalNets=214  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 213 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 213 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.45% V. EstWL: 1.183000e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         6( 1.36%)   ( 1.36%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                6( 0.17%)   ( 0.17%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1027.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: gcd
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1027.04)
Total number of fetched objects 264
End delay calculation. (MEM=1090.94 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1090.94 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:00:40.4 mem=1090.9M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 824.6M, totSessionCpu=0:00:40 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 9978.7  | 9978.7  | 9979.9  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   34    |   34    |   34    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      6 (6)       |    -23     |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.057%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 826.1M, totSessionCpu=0:00:41 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          7  The process node is not set. Use the com...
WARNING   IMPESI-3014          1  The RC network is incomplete for net %s....
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665          54  %s : Net has unplaced terms or is connec...
WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-1184        2  The library has no usable balanced %ss f...
ERROR     IMPCCOPT-5054        1  Net %s is not completely connected after...
*** Message Summary: 72 warning(s), 1 error(s)

#% End ccopt_design (date=02/19 16:48:30, total cpu=0:00:12.5, real=0:00:14.0, peak res=830.9M, current mem=826.2M)
<CMD> routeDesign
#% Begin routeDesign (date=02/19 16:48:30, mem=826.2M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 826.23 (MB), peak = 830.89 (MB)
#typical has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1046.3M, init mem=1046.3M)
*info: Placed = 180           
*info: Unplaced = 0           
Placement Density:69.06%(359/519)
Placement Density (including fixed std cells):69.06%(359/519)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1046.3M)
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (1) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1046.3M) ***
#ROUTE-DESIGN-CMD: N5-process: 0 [db_process_node=]
#ROUTE-DESIGN-CMD: N3-process: 0 [db_process_node=]
#Start route 1 clock nets...
% Begin globalDetailRoute (date=02/19 16:48:31, mem=826.3M)

globalDetailRoute

#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Fri Feb 19 16:48:31 2021
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[31] of net req_msg[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[30] of net req_msg[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[29] of net req_msg[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[28] of net req_msg[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[27] of net req_msg[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[26] of net req_msg[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[25] of net req_msg[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[24] of net req_msg[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[23] of net req_msg[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[22] of net req_msg[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[21] of net req_msg[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[20] of net req_msg[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[19] of net req_msg[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[18] of net req_msg[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[17] of net req_msg[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[16] of net req_msg[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[15] of net req_msg[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[14] of net req_msg[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[13] of net req_msg[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[12] of net req_msg[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 18.13-s088_1 NR190213-1431/18_13-UB
#Start routing data preparation on Fri Feb 19 16:48:31 2021
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 250 nets.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 746.92 (MB), peak = 830.89 (MB)
#Merging special wires: starts on Fri Feb 19 16:48:31 2021 with memory = 746.93 (MB), peak = 830.89 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:746.9 MB, peak:830.9 MB
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 25.74500 24.44500 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 20.23500 24.44500 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#1 routed nets are extracted.
#    1 (0.40%) extracted nets are partially routed.
#251 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 252.
#
#
#Finished routing data preparation on Fri Feb 19 16:48:31 2021
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.90 (MB)
#Total memory = 746.93 (MB)
#Peak memory = 830.89 (MB)
#
#
#Start global routing on Fri Feb 19 16:48:31 2021
#
#
#Start global routing initialization on Fri Feb 19 16:48:31 2021
#
#Number of eco nets is 1
#
#Start global routing data preparation on Fri Feb 19 16:48:31 2021
#
#Start routing resource analysis on Fri Feb 19 16:48:31 2021
#
#Routing resource analysis is done on Fri Feb 19 16:48:31 2021
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H         218           0         225    44.00%
#  metal2         V         166           0         225     0.00%
#  metal3         H         218           0         225     0.00%
#  metal4         V         112           0         225     0.00%
#  metal5         H         109           0         225     0.00%
#  metal6         V          60          52         225     0.00%
#  metal7         H          14          22         225    30.67%
#  metal8         V          37           0         225     0.00%
#  metal9         H          15           0         225     0.00%
#  metal10        V          15           0         225     0.00%
#  --------------------------------------------------------------
#  Total                    964      10.62%        2250     7.47%
#
#  1 nets (0.40%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Feb 19 16:48:31 2021
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 747.13 (MB), peak = 830.89 (MB)
#
#
#Global routing initialization is done on Fri Feb 19 16:48:31 2021
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 747.13 (MB), peak = 830.89 (MB)
#
#start global routing iteration 1...
#Initial_route: 0.00071
#Reroute: 0.00014
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 747.51 (MB), peak = 830.89 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 747.51 (MB), peak = 830.89 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 38 (skipped).
#Total number of nets with skipped attribute = 213 (skipped).
#Total number of routable nets = 1.
#Total number of nets in the design = 252.
#
#1 routable net has only global wires.
#213 skipped nets have only detail routed wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1               0  
#------------------------------------------------
#        Total                  1               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1             213  
#------------------------------------------------
#        Total                  1             213  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        0(0.00%)   (0.00%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  metal7        0(0.00%)   (0.00%)
#  metal8        0(0.00%)   (0.00%)
#  metal9        0(0.00%)   (0.00%)
#  metal10       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 129 um.
#Total half perimeter of net bounding box = 41 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 8 um.
#Total wire length on LAYER metal3 = 64 um.
#Total wire length on LAYER metal4 = 56 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 108
#Up-Via Summary (total 108):
#           
#-----------------------
# metal1             34
# metal2             36
# metal3             38
#-----------------------
#                   108 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.96 (MB)
#Total memory = 747.93 (MB)
#Peak memory = 830.89 (MB)
#
#Finished global routing on Fri Feb 19 16:48:31 2021
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 747.51 (MB), peak = 830.89 (MB)
#Start Track Assignment.
#Done with 1 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 131 um.
#Total half perimeter of net bounding box = 41 um.
#Total wire length on LAYER metal1 = 1 um.
#Total wire length on LAYER metal2 = 8 um.
#Total wire length on LAYER metal3 = 66 um.
#Total wire length on LAYER metal4 = 56 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 108
#Up-Via Summary (total 108):
#           
#-----------------------
# metal1             34
# metal2             36
# metal3             38
#-----------------------
#                   108 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 748.30 (MB), peak = 830.89 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.42 (MB)
#Total memory = 748.45 (MB)
#Peak memory = 830.89 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 75.0% of the total area was rechecked for DRC, and 25.0% required routing.
#   number of violations = 0
#11 out of 180 instances (6.1%) need to be verified(marked ipoed), dirty area = 2.5%.
#33.0% of the total area is being checked for drcs
#33.0% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 788.84 (MB), peak = 830.89 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 125 um.
#Total half perimeter of net bounding box = 41 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 11 um.
#Total wire length on LAYER metal3 = 55 um.
#Total wire length on LAYER metal4 = 59 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 110
#Up-Via Summary (total 110):
#           
#-----------------------
# metal1             34
# metal2             36
# metal3             40
#-----------------------
#                   110 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.79 (MB)
#Total memory = 751.23 (MB)
#Peak memory = 830.89 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.79 (MB)
#Total memory = 751.23 (MB)
#Peak memory = 830.89 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -91.26 (MB)
#Total memory = 735.06 (MB)
#Peak memory = 830.89 (MB)
#Number of warnings = 24
#Total number of warnings = 86
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Feb 19 16:48:31 2021
#
% End globalDetailRoute (date=02/19 16:48:31, total cpu=0:00:00.7, real=0:00:00.0, peak res=826.3M, current mem=734.6M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=02/19 16:48:31, mem=734.6M)

globalDetailRoute

#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Fri Feb 19 16:48:31 2021
#
#Generating timing data, please wait...
#250 total nets, 1 already routed, 1 will ignore in trialRoute
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
#Dump tif for version 2.1
**WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net req_rdy. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 264
End delay calculation. (MEM=1030.51 CPU=0:00:00.1 REAL=0:00:00.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 742.30 (MB), peak = 830.89 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[31] of net req_msg[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[30] of net req_msg[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[29] of net req_msg[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[28] of net req_msg[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[27] of net req_msg[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[26] of net req_msg[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[25] of net req_msg[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[24] of net req_msg[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[23] of net req_msg[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[22] of net req_msg[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[21] of net req_msg[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[20] of net req_msg[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[19] of net req_msg[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[18] of net req_msg[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[17] of net req_msg[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[16] of net req_msg[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[15] of net req_msg[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[14] of net req_msg[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[13] of net req_msg[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/req_msg[12] of net req_msg[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Start reading timing information from file .timing_file_68206.tif.gz ...
#Read in timing information for 54 ports, 180 instances from timing file .timing_file_68206.tif.gz.
#NanoRoute Version 18.13-s088_1 NR190213-1431/18_13-UB
#Start routing data preparation on Fri Feb 19 16:48:32 2021
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 250 nets.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 723.22 (MB), peak = 830.89 (MB)
#Merging special wires: starts on Fri Feb 19 16:48:32 2021 with memory = 723.22 (MB), peak = 830.89 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:723.2 MB, peak:830.9 MB
#
#Finished routing data preparation on Fri Feb 19 16:48:32 2021
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.77 (MB)
#Total memory = 723.22 (MB)
#Peak memory = 830.89 (MB)
#
#
#Start global routing on Fri Feb 19 16:48:32 2021
#
#
#Start global routing initialization on Fri Feb 19 16:48:32 2021
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri Feb 19 16:48:32 2021
#
#Start routing resource analysis on Fri Feb 19 16:48:32 2021
#
#Routing resource analysis is done on Fri Feb 19 16:48:32 2021
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H         218           0         225    44.00%
#  metal2         V         166           0         225     0.00%
#  metal3         H         218           0         225     0.00%
#  metal4         V         112           0         225     0.00%
#  metal5         H         109           0         225     0.00%
#  metal6         V          60          52         225     0.00%
#  metal7         H          14          22         225    30.67%
#  metal8         V          37           0         225     0.00%
#  metal9         H          15           0         225     0.00%
#  metal10        V          15           0         225     0.00%
#  --------------------------------------------------------------
#  Total                    964      10.62%        2250     7.47%
#
#  1 nets (0.40%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Feb 19 16:48:32 2021
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 723.42 (MB), peak = 830.89 (MB)
#
#
#Global routing initialization is done on Fri Feb 19 16:48:32 2021
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 723.42 (MB), peak = 830.89 (MB)
#
#start global routing iteration 1...
#Initial_route: 0.03097
#Reroute: 0.05696
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 723.81 (MB), peak = 830.89 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 723.81 (MB), peak = 830.89 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 38 (skipped).
#Total number of routable nets = 214.
#Total number of nets in the design = 252.
#
#213 routable nets have only global wires.
#1 routable net has only detail routed wires.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             213  
#-----------------------------
#        Total             213  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1             213  
#------------------------------------------------
#        Total                  1             213  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#  metal1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal2        0(0.00%)      0(0.00%)      1(0.44%)      1(0.44%)   (0.89%)
#  metal3        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal4        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal7        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal8        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal9        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal10       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total      0(0.00%)      0(0.00%)      1(0.05%)      1(0.05%)   (0.09%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.00% H + 0.09% V
#
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |   metal1(H)   |          4.00 |          6.00 |
[hotspot] |   metal2(V)   |          0.00 |          0.00 |
[hotspot] |   metal3(H)   |          0.00 |          0.00 |
[hotspot] |   metal4(V)   |          0.00 |          0.00 |
[hotspot] |   metal5(H)   |          0.00 |          0.00 |
[hotspot] |   metal6(V)   |          0.00 |          0.00 |
[hotspot] |   metal7(H)   |          0.00 |          0.00 |
[hotspot] |   metal8(V)   |          0.00 |          0.00 |
[hotspot] |   metal9(H)   |          0.00 |          0.00 |
[hotspot] |   metal10(V)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    |(metal1     4.00 |(metal1     6.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 1251 um.
#Total half perimeter of net bounding box = 1137 um.
#Total wire length on LAYER metal1 = 2 um.
#Total wire length on LAYER metal2 = 439 um.
#Total wire length on LAYER metal3 = 618 um.
#Total wire length on LAYER metal4 = 191 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 1121
#Up-Via Summary (total 1121):
#           
#-----------------------
# metal1            631
# metal2            381
# metal3            109
#-----------------------
#                  1121 
#
#Max overcon = 4 tracks.
#Total overcon = 0.09%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.56 (MB)
#Total memory = 724.78 (MB)
#Peak memory = 830.89 (MB)
#
#Finished global routing on Fri Feb 19 16:48:32 2021
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 724.31 (MB), peak = 830.89 (MB)
#Start Track Assignment.
#Done with 223 horizontal wires in 1 hboxes and 218 vertical wires in 1 hboxes.
#Done with 45 horizontal wires in 1 hboxes and 62 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1         1.78 	  0.00%  	  0.00% 	  0.00%
# metal2       415.73 	  0.08%  	  0.00% 	  0.00%
# metal3       548.25 	  0.06%  	  0.00% 	  0.00%
# metal4       134.82 	  0.00%  	  0.00% 	  0.00%
# metal5         0.00 	  0.00%  	  0.00% 	  0.00%
# metal6         0.00 	  0.00%  	  0.00% 	  0.00%
# metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# metal10        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All        1100.58  	  0.06% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 1350 um.
#Total half perimeter of net bounding box = 1137 um.
#Total wire length on LAYER metal1 = 91 um.
#Total wire length on LAYER metal2 = 421 um.
#Total wire length on LAYER metal3 = 643 um.
#Total wire length on LAYER metal4 = 195 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 1121
#Up-Via Summary (total 1121):
#           
#-----------------------
# metal1            631
# metal2            381
# metal3            109
#-----------------------
#                  1121 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 724.62 (MB), peak = 830.89 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.38 (MB)
#Total memory = 724.83 (MB)
#Peak memory = 830.89 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        0        0
#	metal2        1        1        2
#	Totals        1        1        2
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 777.91 (MB), peak = 830.89 (MB)
#start 1st optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        0        0
#	metal2        1        1        2
#	Totals        1        1        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 778.57 (MB), peak = 830.89 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 779.50 (MB), peak = 830.89 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 779.66 (MB), peak = 830.89 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 1387 um.
#Total half perimeter of net bounding box = 1137 um.
#Total wire length on LAYER metal1 = 49 um.
#Total wire length on LAYER metal2 = 586 um.
#Total wire length on LAYER metal3 = 541 um.
#Total wire length on LAYER metal4 = 212 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 1168
#Up-Via Summary (total 1168):
#           
#-----------------------
# metal1            682
# metal2            385
# metal3            101
#-----------------------
#                  1168 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 2.41 (MB)
#Total memory = 727.25 (MB)
#Peak memory = 830.89 (MB)
#
#Start Post Route via swapping...
#99.56% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 727.26 (MB), peak = 830.89 (MB)
#CELL_VIEW gcd,init has no DRC violation.
#Total number of DRC violations = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 1387 um.
#Total half perimeter of net bounding box = 1137 um.
#Total wire length on LAYER metal1 = 49 um.
#Total wire length on LAYER metal2 = 586 um.
#Total wire length on LAYER metal3 = 541 um.
#Total wire length on LAYER metal4 = 212 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 1168
#Up-Via Summary (total 1168):
#           
#-----------------------
# metal1            682
# metal2            385
# metal3            101
#-----------------------
#                  1168 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 756.50 (MB), peak = 830.89 (MB)
#CELL_VIEW gcd,init has no DRC violation.
#Total number of DRC violations = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Feb 19 16:48:35 2021
#
#
#Start Post Route Wire Spread.
#Done with 32 horizontal wires in 1 hboxes and 15 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 1400 um.
#Total half perimeter of net bounding box = 1137 um.
#Total wire length on LAYER metal1 = 49 um.
#Total wire length on LAYER metal2 = 588 um.
#Total wire length on LAYER metal3 = 548 um.
#Total wire length on LAYER metal4 = 214 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 1168
#Up-Via Summary (total 1168):
#           
#-----------------------
# metal1            682
# metal2            385
# metal3            101
#-----------------------
#                  1168 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 753.43 (MB), peak = 830.89 (MB)
#CELL_VIEW gcd,init has no DRC violation.
#Total number of DRC violations = 0
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 729.70 (MB), peak = 830.89 (MB)
#CELL_VIEW gcd,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 1400 um.
#Total half perimeter of net bounding box = 1137 um.
#Total wire length on LAYER metal1 = 49 um.
#Total wire length on LAYER metal2 = 588 um.
#Total wire length on LAYER metal3 = 548 um.
#Total wire length on LAYER metal4 = 214 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 1168
#Up-Via Summary (total 1168):
#           
#-----------------------
# metal1            682
# metal2            385
# metal3            101
#-----------------------
#                  1168 
#
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 2.74 (MB)
#Total memory = 727.58 (MB)
#Peak memory = 830.89 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = -9.30 (MB)
#Total memory = 725.26 (MB)
#Peak memory = 830.89 (MB)
#Number of warnings = 22
#Total number of warnings = 109
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Feb 19 16:48:35 2021
#
% End globalDetailRoute (date=02/19 16:48:35, total cpu=0:00:03.7, real=0:00:04.0, peak res=734.6M, current mem=724.8M)
#routeDesign: cpu time = 00:00:04, elapsed time = 00:00:05, memory = 724.73 (MB), peak = 830.89 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
WARNING   IMPESI-3014          2  The RC network is incomplete for net %s....
*** Message Summary: 5 warning(s), 0 error(s)

#% End routeDesign (date=02/19 16:48:35, total cpu=0:00:04.6, real=0:00:04.0, peak res=826.3M, current mem=724.7M)
<CMD> setFillerMode -corePrefix FILL -core {FILLCELL_X4 FILLCELL_X2 FILLCELL_X1}
<CMD> addFiller
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 124 filler insts (cell FILLCELL_X4 / prefix FILL).
*INFO:   Added 108 filler insts (cell FILLCELL_X1 / prefix FILL).
*INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILL).
*INFO: Total 232 filler insts added - prefix FILL (CPU: 0:00:00.0).
For 232 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Feb 19 16:48:35 2021

Design Name: gcd
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (31.5400, 30.5200)
Error Limit = 1000; Warning Limit = 50
Check all nets
**WARN: (IMPVFC-97):	IO pin req_msg[31] of net req_msg[31] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin req_msg[30] of net req_msg[30] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin req_msg[29] of net req_msg[29] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin req_msg[28] of net req_msg[28] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin req_msg[27] of net req_msg[27] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin req_msg[26] of net req_msg[26] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin req_msg[25] of net req_msg[25] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin req_msg[24] of net req_msg[24] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin req_msg[23] of net req_msg[23] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin req_msg[22] of net req_msg[22] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin req_msg[21] of net req_msg[21] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin req_msg[20] of net req_msg[20] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin req_msg[19] of net req_msg[19] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin req_msg[18] of net req_msg[18] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin req_msg[17] of net req_msg[17] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin req_msg[16] of net req_msg[16] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin req_msg[15] of net req_msg[15] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin req_msg[14] of net req_msg[14] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin req_msg[13] of net req_msg[13] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin req_msg[12] of net req_msg[12] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin req_msg[11] of net req_msg[11] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin req_msg[10] of net req_msg[10] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin req_msg[9] of net req_msg[9] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin req_msg[8] of net req_msg[8] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin req_msg[7] of net req_msg[7] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin req_msg[6] of net req_msg[6] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin req_msg[5] of net req_msg[5] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin req_msg[4] of net req_msg[4] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin req_msg[3] of net req_msg[3] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin req_msg[2] of net req_msg[2] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin req_msg[1] of net req_msg[1] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin req_msg[0] of net req_msg[0] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin resp_msg[15] of net resp_msg[15] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin resp_msg[14] of net resp_msg[14] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin resp_msg[13] of net resp_msg[13] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin resp_msg[12] of net resp_msg[12] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin resp_msg[11] of net resp_msg[11] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin resp_msg[10] of net resp_msg[10] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin resp_msg[9] of net resp_msg[9] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin resp_msg[8] of net resp_msg[8] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin resp_msg[7] of net resp_msg[7] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin resp_msg[6] of net resp_msg[6] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin resp_msg[5] of net resp_msg[5] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin resp_msg[4] of net resp_msg[4] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin resp_msg[3] of net resp_msg[3] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin resp_msg[2] of net resp_msg[2] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin resp_msg[1] of net resp_msg[1] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin resp_msg[0] of net resp_msg[0] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin clk of net clk has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin req_val of net req_val has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin reset of net reset has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin resp_rdy of net resp_rdy has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin req_rdy of net req_rdy has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin resp_val of net resp_val has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Feb 19 16:48:35 2021
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> verify_drc
 *** Starting Verify DRC (MEM: 958.6) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area: {0.000 0.000 31.540 30.520} 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 0.0M) ***

<CMD> saveNetlist ./out/results/gcd-post-par.v
Writing Netlist "./out/results/gcd-post-par.v" ...
<CMD> extractRC
Extraction called for design 'gcd' of instances=412 and nets=252 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design gcd.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 958.645M)
<CMD> rcOut -rc_corner typical -spef ./out/results/gcd-post-par.spef
<CMD> streamOut ./out/./out/gds/gcd-post-par.gds -merge /home/abc586/freepdk-45nm/stdcells.gds -mapFile /home/abc586/freepdk-45nm/rtk-stream-out.map
** NOTE: Created directory path './out/./out/gds' for file './out/./out/gds/gcd-post-par.gds'.
Finding the highest version number among the merge files
Merge file: /home/abc586/freepdk-45nm/stdcells.gds has version number: 600

Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 600)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    11                            metal1
    12                              via1
    13                            metal2
    14                              via2
    15                            metal3
    16                              via3
    17                            metal4
    18                              via4
    19                            metal5
    20                              via5
    21                            metal6
    22                              via6
    23                            metal7
    24                              via7
    25                            metal8
    26                              via8
    27                            metal9
    28                              via9
    29                           metal10
    11                            metal1
    13                            metal2
    15                            metal3
    17                            metal4
    23                            metal4
    19                            metal5
    25                            metal5
    21                            metal6
    27                            metal6
    29                            metal6


Stream Out Information Processed for GDS version 600:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                            412

Ports/Pins                             0

Nets                                1556
    metal layer metal1                92
    metal layer metal2               916
    metal layer metal3               468
    metal layer metal4                80

    Via Instances                   1168

Special Nets                          44
    metal layer metal1                17
    metal layer metal6                14
    metal layer metal7                13

    Via Instances                    516

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                  56
    metal layer metal1                56


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Merging with GDS libraries
Scanning GDS file /home/abc586/freepdk-45nm/stdcells.gds to register cell name ......
Merging GDS file /home/abc586/freepdk-45nm/stdcells.gds ......
	****** Merge file: /home/abc586/freepdk-45nm/stdcells.gds has version number: 600.
	****** Merge file: /home/abc586/freepdk-45nm/stdcells.gds has units: 10000 per micron.
	****** unit scaling factor = 0.2 ******
**WARN: (IMPOGDS-215):	Merge file : /home/abc586/freepdk-45nm/stdcells.gds has larger units than output file units. You may have rounding problem.
**WARN: (IMPOGDS-280):	Maximum units in merge file is 10000. Use -units 10000 to avoid rounding issue.
######Streamout is finished!
<CMD> report_timing > ${REPORTS_DIR}/timing.rpt
#################################################################################
# Design Stage: PostRoute
# Design Name: gcd
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=958.656)
**WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net req_rdy. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 264
End delay calculation. (MEM=1022.55 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1022.55 CPU=0:00:00.4 REAL=0:00:00.0)

*** Memory Usage v#1 (Current mem = 976.855M, initial mem = 251.555M) ***
*** Message Summary: 173 warning(s), 1 error(s)

--- Ending "Innovus" (totcpu=0:00:46.4, real=0:00:49.0, mem=976.9M) ---
