 
vpr /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/share/raptor/etc/devices/gemini/gemini_vpr.xmle RS_DSP_MULT_REGIN_post_synth.blif --clock_modeling ideal --device 78x66 --net_file RS_DSP_MULT_REGIN_post_synth.net --place_file RS_DSP_MULT_REGIN_post_synth.place --route_file RS_DSP_MULT_REGIN_post_synth.route --route_chan_width 180 --sdc_file RS_DSP_MULT_REGIN_openfpga.sdc --absorb_buffer_luts off --constant_net_method route --circuit_format blif --analysis  --allow_dangling_combinational_nodes on

# Read OpenFPGA architecture definition
read_openfpga_arch -f /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/share/raptor/etc/devices/gemini/gemini_openfpga.xml

# Read OpenFPGA simulation settings
read_openfpga_simulation_setting -f /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/share/raptor/etc/devices/gemini/fixed_sim_openfpga.xml

read_openfpga_bitstream_setting -f /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/share/raptor/etc/devices/gemini/bitstream_annotation.xml

# Annotate the OpenFPGA architecture to VPR data base
# to debug use --verbose options
link_openfpga_arch --sort_gsb_chan_node_in_edges 

# Apply fix-up to clustering nets based on routing results
pb_pin_fixup --verbose

# Apply fix-up to Look-Up Table truth tables based on packing results
lut_truth_table_fixup

# Build the module graph
#  - Enabled compression on routing architecture modules
#  - Enable pin duplication on grid modules
build_fabric --compress_routing --duplicate_grid_pin 

# Repack the netlist to physical pbs
# This must be done before bitstream generator and testbench generation
# Strongly recommend it is done after all the fix-up have been applied
repack --design_constraints /home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/share/raptor/etc/devices/gemini/repack_design_constraint.xml

build_architecture_bitstream

build_fabric_bitstream
write_fabric_bitstream --format plain_text --file fabric_bitstream.bit
write_io_mapping -f PinMapping.xml

# Finish and exit OpenFPGA
exit

