#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001b0808fba60 .scope module, "counter_tb" "counter_tb" 2 3;
 .timescale -9 -12;
v000001b0808084a0_0 .var "clk", 0 0;
v000001b080808540_0 .net "q", 6 0, L_000001b0808fb670;  1 drivers
v000001b08084e110_0 .var "reset", 0 0;
S_000001b0807f5590 .scope module, "counter_circuit1" "counter" 2 7, 3 1 0, S_000001b0808fba60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 7 "q";
L_000001b0808fb670 .functor BUFZ 7, v000001b0808fbe60_0, C4<0000000>, C4<0000000>, C4<0000000>;
v000001b0808fe7d0_0 .net "clk", 0 0, v000001b0808084a0_0;  1 drivers
v000001b0808fe870_0 .net "d_temp", 6 0, L_000001b08084e070;  1 drivers
v000001b0808fe910_0 .net "q", 6 0, L_000001b0808fb670;  alias, 1 drivers
v000001b0808fe9b0_0 .net "q_temp", 6 0, v000001b0808fbe60_0;  1 drivers
v000001b080808400_0 .net "reset", 0 0, v000001b08084e110_0;  1 drivers
S_000001b0808fe640 .scope module, "ader_circuit1" "adder" 3 4, 4 1 0, S_000001b0807f5590;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "I";
    .port_info 1 /OUTPUT 7 "O";
v000001b0808f7200_0 .net "I", 6 0, v000001b0808fbe60_0;  alias, 1 drivers
v000001b0808f7420_0 .net "O", 6 0, L_000001b08084e070;  alias, 1 drivers
L_000001b08084f038 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v000001b0807f5720_0 .net/2u *"_ivl_0", 6 0, L_000001b08084f038;  1 drivers
L_000001b08084e070 .arith/sum 7, v000001b0808fbe60_0, L_000001b08084f038;
S_000001b080804340 .scope module, "register_circuit1" "register7" 3 3, 5 1 0, S_000001b0807f5590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 7 "d";
    .port_info 3 /OUTPUT 7 "q";
v000001b0808044d0_0 .net "clk", 0 0, v000001b0808084a0_0;  alias, 1 drivers
v000001b0808fbbf0_0 .net "d", 6 0, L_000001b08084e070;  alias, 1 drivers
v000001b0808fbe60_0 .var "q", 6 0;
v000001b0808fbf00_0 .net "reset", 0 0, v000001b08084e110_0;  alias, 1 drivers
E_000001b080808ba0 .event posedge, v000001b0808fbf00_0, v000001b0808044d0_0;
    .scope S_000001b080804340;
T_0 ;
    %wait E_000001b080808ba0;
    %load/vec4 v000001b0808fbf00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b0808fbe60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b0808fbbf0_0;
    %assign/vec4 v000001b0808fbe60_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001b0808fba60;
T_1 ;
    %load/vec4 v000001b0808084a0_0;
    %inv;
    %store/vec4 v000001b0808084a0_0, 0, 1;
    %delay 10000, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b0808fba60;
T_2 ;
    %vpi_call 2 15 "$dumpfile", "counter.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001b0808fba60 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b0808084a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b08084e110_0, 0;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b08084e110_0, 0;
    %delay 20000, 0;
    %delay 20000, 0;
    %delay 20000, 0;
    %delay 20000, 0;
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001b0808fba60;
T_3 ;
    %vpi_call 2 29 "$monitor", "clk=%b reset=%b q=%b", v000001b0808084a0_0, v000001b08084e110_0, v000001b080808540_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "counter_tb.v";
    "counter.v";
    "adder.v";
    "register7.v";
