// Seed: 1548669102
module module_0 ();
  wire id_1;
  wire id_4, id_5;
  logic [7:0][1] id_6;
  assign id_2 = id_2;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input wor id_2,
    output tri0 id_3,
    input supply1 id_4,
    output supply0 id_5,
    id_12,
    input supply0 id_6,
    input tri0 id_7,
    output uwire id_8,
    output tri1 id_9,
    input tri1 id_10
);
  wire id_13;
  supply1 id_14, id_15;
  assign id_5  = id_12;
  assign id_12 = 1 ? -1 : -1'h0;
  module_0 modCall_1 ();
  assign id_14 = -1;
endmodule
