// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1541\sampleModel1541_3_sub\Mysubsystem_17.v
// Created: 2024-07-01 05:45:47
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_17
// Source Path: sampleModel1541_3_sub/Subsystem/Mysubsystem_17
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_17
          (In1,
           u,
           Out1);


  input   [7:0] In1;  // uint8
  input   [7:0] u;  // uint8
  output  [7:0] Out1;  // uint8


  wire [7:0] cfblk19_out1;  // uint8
  wire [7:0] cfblk5_out1;  // uint8
  wire [7:0] cfblk97_out1;  // uint8


  assign cfblk19_out1 = (In1 > 8'b00000000 ? 8'b00000001 :
              8'b00000000);



  assign cfblk5_out1 = u & 8'b11111110;



  assign cfblk97_out1 = cfblk19_out1 + cfblk5_out1;



  assign Out1 = cfblk97_out1;

endmodule  // Mysubsystem_17

