Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 23:16:28 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_18_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 Delay1No12_instance/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum11_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 0.957ns (30.497%)  route 2.181ns (69.503%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.602ns = ( 6.602 - 4.000 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.257ns (routing 1.366ns, distribution 0.891ns)
  Clock Net Delay (Destination): 1.942ns (routing 1.239ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=6600, routed)        2.257     3.208    Delay1No12_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X137Y203       FDCE                                         r  Delay1No12_instance/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y203       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.286 r  Delay1No12_instance/Y_reg[2]/Q
                         net (fo=4, routed)           0.416     3.702    Delay1No12_instance/Q[2]
    SLICE_X132Y210       LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     3.850 r  Delay1No12_instance/geqOp_carry_i_15__2/O
                         net (fo=1, routed)           0.009     3.859    Sum11_1_impl_instance/FPAddSubOp_instance/S[1]
    SLICE_X132Y210       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.045 r  Sum11_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.071    Sum11_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X132Y211       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.086 r  Sum11_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.112    Sum11_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X132Y212       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.164 r  Sum11_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.272     4.436    Delay1No13_instance/CO[0]
    SLICE_X131Y215       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.098     4.534 r  Delay1No13_instance/shiftedFracY_d1[12]_i_4__2/O
                         net (fo=3, routed)           0.261     4.795    Delay1No12_instance/Y_reg[23]_0[0]
    SLICE_X132Y215       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     4.844 r  Delay1No12_instance/shiftedFracY_d1[49]_i_8__2/O
                         net (fo=1, routed)           0.183     5.027    Delay1No12_instance/shiftedFracY_d1[49]_i_8__2_n_0
    SLICE_X133Y214       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     5.078 r  Delay1No12_instance/shiftedFracY_d1[49]_i_3__2/O
                         net (fo=3, routed)           0.151     5.229    Delay1No12_instance/Sum11_1_impl_instance/FPAddSubOp_instance/shiftedOut
    SLICE_X131Y215       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     5.264 r  Delay1No12_instance/shiftedFracY_d1[33]_i_3__2/O
                         net (fo=48, routed)          0.470     5.734    Delay1No13_instance/shiftVal__5[1]
    SLICE_X128Y209       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     5.857 r  Delay1No13_instance/shiftedFracY_d1[32]_i_4__2/O
                         net (fo=2, routed)           0.295     6.152    Delay1No12_instance/Y_reg[26]_0[9]
    SLICE_X126Y211       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     6.274 r  Delay1No12_instance/shiftedFracY_d1[32]_i_1__2/O
                         net (fo=1, routed)           0.072     6.346    Sum11_1_impl_instance/FPAddSubOp_instance/D[21]
    SLICE_X126Y211       FDRE                                         r  Sum11_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=6600, routed)        1.942     6.602    Sum11_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X126Y211       FDRE                                         r  Sum11_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[32]/C
                         clock pessimism              0.454     7.056    
                         clock uncertainty           -0.035     7.020    
    SLICE_X126Y211       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.045    Sum11_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[32]
  -------------------------------------------------------------------
                         required time                          7.045    
                         arrival time                          -6.346    
  -------------------------------------------------------------------
                         slack                                  0.700    




