{"Source Block": ["verilog-ethernet/example/VCU108/fpga_1g/rtl/fpga_core.v@285:304@HdlStmProcess", "\n// Place first payload byte onto LEDs\nreg valid_last = 0;\nreg [7:0] led_reg = 0;\n\nalways @(posedge clk) begin\n    if (rst) begin\n        led_reg <= 0;\n    end else begin\n        valid_last <= tx_udp_payload_tvalid;\n        if (tx_udp_payload_tvalid & ~valid_last) begin\n            led_reg <= tx_udp_payload_tdata;\n        end\n    end\nend\n\n//assign led = sw;\nassign led = led_reg;\nassign phy_reset_n = ~rst;\n\n"], "Clone Blocks": [["verilog-ethernet/example/ATLYS/fpga/rtl/fpga_core.v@298:317", "\n// Place first payload byte onto LEDs\nreg valid_last = 0;\nreg [7:0] led_reg = 0;\n\nalways @(posedge clk) begin\n    if (rst) begin\n        led_reg <= 0;\n    end else begin\n        valid_last <= tx_udp_payload_tvalid;\n        if (tx_udp_payload_tvalid & ~valid_last) begin\n            led_reg <= tx_udp_payload_tdata;\n        end\n    end\nend\n\n//assign led = sw;\nassign led = led_reg;\nassign phy_reset_n = ~rst;\n\n"], ["verilog-ethernet/example/ML605/fpga/rtl/fpga_core.v@305:324", "\n// Place first payload byte onto LEDs\nreg valid_last = 0;\nreg [7:0] led_reg = 0;\n\nalways @(posedge clk_125mhz) begin\n    if (rst_125mhz) begin\n        led_reg <= 0;\n    end else begin\n        valid_last <= tx_udp_payload_tvalid;\n        if (tx_udp_payload_tvalid & ~valid_last) begin\n            led_reg <= tx_udp_payload_tdata;\n        end\n    end\nend\n\n//assign led = sw;\nassign ledu = 0;\nassign ledl = 0;\nassign ledd = 0;\n"], ["verilog-ethernet/example/VCU108/fpga_10g/rtl/fpga_core.v@336:355", "\n// Place first payload byte onto LEDs\nreg valid_last = 0;\nreg [7:0] led_reg = 0;\n\nalways @(posedge clk) begin\n    if (rst) begin\n        led_reg <= 0;\n    end else begin\n        valid_last <= tx_udp_payload_tvalid;\n        if (tx_udp_payload_tvalid & ~valid_last) begin\n            led_reg <= tx_udp_payload_tdata;\n        end\n    end\nend\n\n//assign led = sw;\nassign led = led_reg;\nassign phy_reset_n = ~rst;\n\n"], ["verilog-ethernet/example/NexysVideo/fpga/rtl/fpga_core.v@299:318", "\n// Place first payload byte onto LEDs\nreg valid_last = 0;\nreg [7:0] led_reg = 0;\n\nalways @(posedge clk) begin\n    if (rst) begin\n        led_reg <= 0;\n    end else begin\n        valid_last <= tx_udp_payload_tvalid;\n        if (tx_udp_payload_tvalid & ~valid_last) begin\n            led_reg <= tx_udp_payload_tdata;\n        end\n    end\nend\n\n//assign led = sw;\nassign led = led_reg;\nassign phy_reset_n = ~rst;\n\n"], ["verilog-ethernet/example/DE5-Net/fpga/rtl/fpga_core.v@298:317", "\n// Place first payload byte onto LEDs\nreg valid_last = 0;\nreg [7:0] led_reg = 0;\n\nalways @(posedge clk) begin\n    if (rst) begin\n        led_reg <= 0;\n    end else begin\n        valid_last <= tx_udp_payload_tvalid;\n        if (tx_udp_payload_tvalid & ~valid_last) begin\n            led_reg <= tx_udp_payload_tdata;\n        end\n    end\nend\n\n//assign led = sw;\nassign led = led_reg;\nassign led_bkt = led_reg;\nassign led_hex0_d = 7'h00;\n"], ["verilog-ethernet/example/HXT100G/fpga/rtl/fpga_core.v@404:423", "\n// Place first payload byte onto LEDs\nreg valid_last = 0;\nreg [7:0] led_reg = 0;\n\nalways @(posedge clk) begin\n    if (rst) begin\n        led_reg <= 0;\n    end else begin\n        valid_last <= tx_udp_payload_tvalid;\n        if (tx_udp_payload_tvalid & ~valid_last) begin\n            led_reg <= tx_udp_payload_tdata;\n        end\n    end\nend\n\n//assign led = sw;\nassign led = led_reg;\n\nassign eth_r0_txd = 64'h0707070707070707;\n"]], "Diff Content": {"Delete": [[294, "        valid_last <= tx_udp_payload_tvalid;\n"], [295, "        if (tx_udp_payload_tvalid & ~valid_last) begin\n"], [296, "            led_reg <= tx_udp_payload_tdata;\n"]], "Add": [[296, "        if (tx_udp_payload_tvalid) begin\n"], [296, "            if (~valid_last) begin\n"], [296, "                led_reg <= tx_udp_payload_tdata;\n"], [296, "                valid_last <= 1'b1;\n"], [296, "            end\n"], [296, "            if (tx_udp_payload_tlast) begin\n"], [296, "                valid_last <= 1'b0;\n"], [296, "            end\n"]]}}