

================================================================
== Vitis HLS Report for 'ClefiaDecrypt_1'
================================================================
* Date:           Tue Dec  6 21:01:20 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.084 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|        ?|  0.210 us|         ?|   21|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                          |                                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                         Instance                         |                     Module                    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5_fu_765  |ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5  |       24|        ?|  0.240 us|         ?|   24|    ?|       no|
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 8 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.16>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%r_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %r"   --->   Operation 24 'read' 'r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%fin_3_loc = alloca i64 1"   --->   Operation 25 'alloca' 'fin_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%fin_2_loc = alloca i64 1"   --->   Operation 26 'alloca' 'fin_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%fin_1_loc = alloca i64 1"   --->   Operation 27 'alloca' 'fin_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%fin_0_loc = alloca i64 1"   --->   Operation 28 'alloca' 'fin_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%fin_15_loc = alloca i64 1"   --->   Operation 29 'alloca' 'fin_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%fin_14_loc = alloca i64 1"   --->   Operation 30 'alloca' 'fin_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%fin_13_loc = alloca i64 1"   --->   Operation 31 'alloca' 'fin_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%fin_12_loc = alloca i64 1"   --->   Operation 32 'alloca' 'fin_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%fin_11_loc = alloca i64 1"   --->   Operation 33 'alloca' 'fin_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%fin_10_loc = alloca i64 1"   --->   Operation 34 'alloca' 'fin_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%fin_9_loc = alloca i64 1"   --->   Operation 35 'alloca' 'fin_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%fin_8_loc = alloca i64 1"   --->   Operation 36 'alloca' 'fin_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%fin_7_loc = alloca i64 1"   --->   Operation 37 'alloca' 'fin_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%fin_6_loc = alloca i64 1"   --->   Operation 38 'alloca' 'fin_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%fin_5_loc = alloca i64 1"   --->   Operation 39 'alloca' 'fin_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%fin_4_loc = alloca i64 1"   --->   Operation 40 'alloca' 'fin_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %r_read, i3 0" [clefia.c:432]   --->   Operation 41 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.91ns)   --->   "%add_ln432 = add i8 %shl_ln, i8 8" [clefia.c:432]   --->   Operation 42 'add' 'add_ln432' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln432 = zext i8 %add_ln432" [clefia.c:432]   --->   Operation 43 'zext' 'zext_ln432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%rk_addr_65 = getelementptr i8 %rk, i64 0, i64 %zext_ln432" [clefia.c:432]   --->   Operation 44 'getelementptr' 'rk_addr_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.91ns)   --->   "%add_ln124 = add i8 %shl_ln, i8 9" [clefia.c:124]   --->   Operation 45 'add' 'add_ln124' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i8 %add_ln124" [clefia.c:124]   --->   Operation 46 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%rk_addr_66 = getelementptr i8 %rk, i64 0, i64 %zext_ln124" [clefia.c:124]   --->   Operation 47 'getelementptr' 'rk_addr_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (3.25ns)   --->   "%rk_load_40 = load i8 %rk_addr_65" [clefia.c:124]   --->   Operation 48 'load' 'rk_load_40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_1 : Operation 49 [2/2] (3.25ns)   --->   "%rk_load_41 = load i8 %rk_addr_66" [clefia.c:124]   --->   Operation 49 'load' 'rk_load_41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 50 [1/2] (3.25ns)   --->   "%rk_load_40 = load i8 %rk_addr_65" [clefia.c:124]   --->   Operation 50 'load' 'rk_load_40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_2 : Operation 51 [1/1] (1.91ns)   --->   "%add_ln124_84 = add i8 %shl_ln, i8 10" [clefia.c:124]   --->   Operation 51 'add' 'add_ln124_84' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln124_87 = zext i8 %add_ln124_84" [clefia.c:124]   --->   Operation 52 'zext' 'zext_ln124_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%rk_addr_67 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_87" [clefia.c:124]   --->   Operation 53 'getelementptr' 'rk_addr_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/2] (3.25ns)   --->   "%rk_load_41 = load i8 %rk_addr_66" [clefia.c:124]   --->   Operation 54 'load' 'rk_load_41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_2 : Operation 55 [1/1] (1.91ns)   --->   "%add_ln124_85 = add i8 %shl_ln, i8 11" [clefia.c:124]   --->   Operation 55 'add' 'add_ln124_85' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln124_88 = zext i8 %add_ln124_85" [clefia.c:124]   --->   Operation 56 'zext' 'zext_ln124_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%rk_addr_68 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_88" [clefia.c:124]   --->   Operation 57 'getelementptr' 'rk_addr_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (3.25ns)   --->   "%rk_load_42 = load i8 %rk_addr_67" [clefia.c:124]   --->   Operation 58 'load' 'rk_load_42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_2 : Operation 59 [2/2] (3.25ns)   --->   "%rk_load_43 = load i8 %rk_addr_68" [clefia.c:124]   --->   Operation 59 'load' 'rk_load_43' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 3 <SV = 2> <Delay = 5.16>
ST_3 : Operation 60 [1/2] (3.25ns)   --->   "%rk_load_42 = load i8 %rk_addr_67" [clefia.c:124]   --->   Operation 60 'load' 'rk_load_42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_3 : Operation 61 [1/2] (3.25ns)   --->   "%rk_load_43 = load i8 %rk_addr_68" [clefia.c:124]   --->   Operation 61 'load' 'rk_load_43' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_3 : Operation 62 [1/1] (1.91ns)   --->   "%add_ln433 = add i8 %shl_ln, i8 12" [clefia.c:433]   --->   Operation 62 'add' 'add_ln433' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln433 = zext i8 %add_ln433" [clefia.c:433]   --->   Operation 63 'zext' 'zext_ln433' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%rk_addr_69 = getelementptr i8 %rk, i64 0, i64 %zext_ln433" [clefia.c:433]   --->   Operation 64 'getelementptr' 'rk_addr_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.91ns)   --->   "%add_ln124_86 = add i8 %shl_ln, i8 13" [clefia.c:124]   --->   Operation 65 'add' 'add_ln124_86' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln124_89 = zext i8 %add_ln124_86" [clefia.c:124]   --->   Operation 66 'zext' 'zext_ln124_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%rk_addr_70 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_89" [clefia.c:124]   --->   Operation 67 'getelementptr' 'rk_addr_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [2/2] (3.25ns)   --->   "%rk_load_44 = load i8 %rk_addr_69" [clefia.c:124]   --->   Operation 68 'load' 'rk_load_44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_3 : Operation 69 [2/2] (3.25ns)   --->   "%rk_load_45 = load i8 %rk_addr_70" [clefia.c:124]   --->   Operation 69 'load' 'rk_load_45' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 4 <SV = 3> <Delay = 5.16>
ST_4 : Operation 70 [1/2] (3.25ns)   --->   "%rk_load_44 = load i8 %rk_addr_69" [clefia.c:124]   --->   Operation 70 'load' 'rk_load_44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_4 : Operation 71 [1/1] (1.91ns)   --->   "%add_ln124_87 = add i8 %shl_ln, i8 14" [clefia.c:124]   --->   Operation 71 'add' 'add_ln124_87' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln124_90 = zext i8 %add_ln124_87" [clefia.c:124]   --->   Operation 72 'zext' 'zext_ln124_90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%rk_addr_71 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_90" [clefia.c:124]   --->   Operation 73 'getelementptr' 'rk_addr_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/2] (3.25ns)   --->   "%rk_load_45 = load i8 %rk_addr_70" [clefia.c:124]   --->   Operation 74 'load' 'rk_load_45' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_4 : Operation 75 [1/1] (1.91ns)   --->   "%add_ln124_88 = add i8 %shl_ln, i8 15" [clefia.c:124]   --->   Operation 75 'add' 'add_ln124_88' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln124_91 = zext i8 %add_ln124_88" [clefia.c:124]   --->   Operation 76 'zext' 'zext_ln124_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%rk_addr_72 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_91" [clefia.c:124]   --->   Operation 77 'getelementptr' 'rk_addr_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [2/2] (3.25ns)   --->   "%rk_load_46 = load i8 %rk_addr_71" [clefia.c:124]   --->   Operation 78 'load' 'rk_load_46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_4 : Operation 79 [2/2] (3.25ns)   --->   "%rk_load_47 = load i8 %rk_addr_72" [clefia.c:124]   --->   Operation 79 'load' 'rk_load_47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 80 [1/2] (3.25ns)   --->   "%rk_load_46 = load i8 %rk_addr_71" [clefia.c:124]   --->   Operation 80 'load' 'rk_load_46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_5 : Operation 81 [1/2] (3.25ns)   --->   "%rk_load_47 = load i8 %rk_addr_72" [clefia.c:124]   --->   Operation 81 'load' 'rk_load_47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 6 <SV = 5> <Delay = 2.95>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%p_read_16 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read15"   --->   Operation 82 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%p_read_17 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read14"   --->   Operation 83 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%p_read_18 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read13"   --->   Operation 84 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%p_read_19 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read12"   --->   Operation 85 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%p_read_20 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read11"   --->   Operation 86 'read' 'p_read_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%p_read_21 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read10"   --->   Operation 87 'read' 'p_read_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%p_read_22 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read9"   --->   Operation 88 'read' 'p_read_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%p_read_23 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read8"   --->   Operation 89 'read' 'p_read_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%p_read723 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read7"   --->   Operation 90 'read' 'p_read723' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%p_read622 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read6"   --->   Operation 91 'read' 'p_read622' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%p_read521 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5"   --->   Operation 92 'read' 'p_read521' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%p_read420 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4"   --->   Operation 93 'read' 'p_read420' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%p_read319 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3"   --->   Operation 94 'read' 'p_read319' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%p_read218 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 95 'read' 'p_read218' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%p_read117 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 96 'read' 'p_read117' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%p_read16 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 97 'read' 'p_read16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%rk_addr = getelementptr i8 %rk, i64 0, i64 0" [clefia.c:124]   --->   Operation 98 'getelementptr' 'rk_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %Clefia_dec, i64 666, i64 207, i64 1"   --->   Operation 99 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Clefia_dec, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.99ns)   --->   "%rin = xor i8 %rk_load_40, i8 %p_read420" [clefia.c:124]   --->   Operation 101 'xor' 'rin' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.99ns)   --->   "%rin_38 = xor i8 %rk_load_41, i8 %p_read521" [clefia.c:124]   --->   Operation 102 'xor' 'rin_38' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.99ns)   --->   "%rin_39 = xor i8 %rk_load_42, i8 %p_read622" [clefia.c:124]   --->   Operation 103 'xor' 'rin_39' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.99ns)   --->   "%rin_40 = xor i8 %rk_load_43, i8 %p_read723" [clefia.c:124]   --->   Operation 104 'xor' 'rin_40' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.99ns)   --->   "%rin_41 = xor i8 %rk_load_44, i8 %p_read_19" [clefia.c:124]   --->   Operation 105 'xor' 'rin_41' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.99ns)   --->   "%rin_42 = xor i8 %rk_load_45, i8 %p_read_18" [clefia.c:124]   --->   Operation 106 'xor' 'rin_42' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.99ns)   --->   "%rin_43 = xor i8 %rk_load_46, i8 %p_read_17" [clefia.c:124]   --->   Operation 107 'xor' 'rin_43' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.99ns)   --->   "%rin_44 = xor i8 %rk_load_47, i8 %p_read_16" [clefia.c:124]   --->   Operation 108 'xor' 'rin_44' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (1.36ns)   --->   "%icmp_ln230 = icmp_eq  i5 %r_read, i5 0" [clefia.c:230]   --->   Operation 109 'icmp' 'icmp_ln230' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln230 = br i1 %icmp_ln230, void %while.body.i29.preheader, void %while.body.i76" [clefia.c:230]   --->   Operation 110 'br' 'br_ln230' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [2/2] (1.58ns)   --->   "%call_ln124 = call void @ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5, i8 %rin_44, i8 %rin_43, i8 %rin_42, i8 %rin_41, i8 %p_read_20, i8 %p_read_21, i8 %p_read_22, i8 %p_read_23, i8 %rin_40, i8 %rin_39, i8 %rin_38, i8 %rin, i8 %p_read319, i8 %p_read218, i8 %p_read117, i8 %p_read16, i5 %r_read, i8 %shl_ln, i8 %rk, i8 %fin_4_loc, i8 %fin_5_loc, i8 %fin_6_loc, i8 %fin_7_loc, i8 %fin_8_loc, i8 %fin_9_loc, i8 %fin_10_loc, i8 %fin_11_loc, i8 %fin_12_loc, i8 %fin_13_loc, i8 %fin_14_loc, i8 %fin_15_loc, i8 %fin_0_loc, i8 %fin_1_loc, i8 %fin_2_loc, i8 %fin_3_loc, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:124]   --->   Operation 111 'call' 'call_ln124' <Predicate = (!icmp_ln230)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.98>
ST_7 : Operation 112 [1/2] (1.98ns)   --->   "%call_ln124 = call void @ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5, i8 %rin_44, i8 %rin_43, i8 %rin_42, i8 %rin_41, i8 %p_read_20, i8 %p_read_21, i8 %p_read_22, i8 %p_read_23, i8 %rin_40, i8 %rin_39, i8 %rin_38, i8 %rin, i8 %p_read319, i8 %p_read218, i8 %p_read117, i8 %p_read16, i5 %r_read, i8 %shl_ln, i8 %rk, i8 %fin_4_loc, i8 %fin_5_loc, i8 %fin_6_loc, i8 %fin_7_loc, i8 %fin_8_loc, i8 %fin_9_loc, i8 %fin_10_loc, i8 %fin_11_loc, i8 %fin_12_loc, i8 %fin_13_loc, i8 %fin_14_loc, i8 %fin_15_loc, i8 %fin_0_loc, i8 %fin_1_loc, i8 %fin_2_loc, i8 %fin_3_loc, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:124]   --->   Operation 112 'call' 'call_ln124' <Predicate = true> <Delay = 1.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%fin_4_loc_load = load i8 %fin_4_loc"   --->   Operation 113 'load' 'fin_4_loc_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%fin_5_loc_load = load i8 %fin_5_loc"   --->   Operation 114 'load' 'fin_5_loc_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%fin_6_loc_load = load i8 %fin_6_loc"   --->   Operation 115 'load' 'fin_6_loc_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%fin_7_loc_load = load i8 %fin_7_loc"   --->   Operation 116 'load' 'fin_7_loc_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%fin_8_loc_load = load i8 %fin_8_loc"   --->   Operation 117 'load' 'fin_8_loc_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%fin_9_loc_load = load i8 %fin_9_loc"   --->   Operation 118 'load' 'fin_9_loc_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%fin_10_loc_load = load i8 %fin_10_loc"   --->   Operation 119 'load' 'fin_10_loc_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%fin_11_loc_load = load i8 %fin_11_loc"   --->   Operation 120 'load' 'fin_11_loc_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%fin_12_loc_load = load i8 %fin_12_loc"   --->   Operation 121 'load' 'fin_12_loc_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%fin_13_loc_load = load i8 %fin_13_loc"   --->   Operation 122 'load' 'fin_13_loc_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%fin_14_loc_load = load i8 %fin_14_loc"   --->   Operation 123 'load' 'fin_14_loc_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%fin_15_loc_load = load i8 %fin_15_loc"   --->   Operation 124 'load' 'fin_15_loc_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%fin_0_loc_load = load i8 %fin_0_loc"   --->   Operation 125 'load' 'fin_0_loc_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%fin_1_loc_load = load i8 %fin_1_loc"   --->   Operation 126 'load' 'fin_1_loc_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%fin_2_loc_load = load i8 %fin_2_loc"   --->   Operation 127 'load' 'fin_2_loc_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%fin_3_loc_load = load i8 %fin_3_loc"   --->   Operation 128 'load' 'fin_3_loc_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body.i76"   --->   Operation 129 'br' 'br_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%fout_0_1 = phi i8 %fin_4_loc_load, void %while.body.i29.preheader, i8 0, void %while.body.i.i"   --->   Operation 130 'phi' 'fout_0_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%Clefia_dec_addr = getelementptr i8 %Clefia_dec, i64 0, i64 0" [clefia.c:117]   --->   Operation 131 'getelementptr' 'Clefia_dec_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_0_1, i4 %Clefia_dec_addr" [clefia.c:117]   --->   Operation 132 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 133 [2/2] (3.25ns)   --->   "%rk_load = load i8 %rk_addr" [clefia.c:124]   --->   Operation 133 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 9 <SV = 8> <Delay = 4.24>
ST_9 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124)   --->   "%fout_4_1 = phi i8 %fin_8_loc_load, void %while.body.i29.preheader, i8 0, void %while.body.i.i"   --->   Operation 134 'phi' 'fout_4_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%fout_1_1 = phi i8 %fin_5_loc_load, void %while.body.i29.preheader, i8 0, void %while.body.i.i"   --->   Operation 135 'phi' 'fout_1_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%Clefia_dec_addr_1 = getelementptr i8 %Clefia_dec, i64 0, i64 1" [clefia.c:117]   --->   Operation 136 'getelementptr' 'Clefia_dec_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_1_1, i4 %Clefia_dec_addr_1" [clefia.c:117]   --->   Operation 137 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 138 [1/2] (3.25ns)   --->   "%rk_load = load i8 %rk_addr" [clefia.c:124]   --->   Operation 138 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_9 : Operation 139 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124 = xor i8 %rk_load, i8 %fout_4_1" [clefia.c:124]   --->   Operation 139 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%fout_2_1 = phi i8 %fin_6_loc_load, void %while.body.i29.preheader, i8 0, void %while.body.i.i"   --->   Operation 140 'phi' 'fout_2_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%Clefia_dec_addr_2 = getelementptr i8 %Clefia_dec, i64 0, i64 2" [clefia.c:117]   --->   Operation 141 'getelementptr' 'Clefia_dec_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_2_1, i4 %Clefia_dec_addr_2" [clefia.c:117]   --->   Operation 142 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%fout_3_1 = phi i8 %fin_7_loc_load, void %while.body.i29.preheader, i8 0, void %while.body.i.i"   --->   Operation 143 'phi' 'fout_3_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%Clefia_dec_addr_3 = getelementptr i8 %Clefia_dec, i64 0, i64 3" [clefia.c:117]   --->   Operation 144 'getelementptr' 'Clefia_dec_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_3_1, i4 %Clefia_dec_addr_3" [clefia.c:117]   --->   Operation 145 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%fout_8_1 = phi i8 %fin_12_loc_load, void %while.body.i29.preheader, i8 0, void %while.body.i.i"   --->   Operation 146 'phi' 'fout_8_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%Clefia_dec_addr_4 = getelementptr i8 %Clefia_dec, i64 0, i64 8" [clefia.c:117]   --->   Operation 147 'getelementptr' 'Clefia_dec_addr_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_8_1, i4 %Clefia_dec_addr_4" [clefia.c:117]   --->   Operation 148 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%fout_9_1 = phi i8 %fin_13_loc_load, void %while.body.i29.preheader, i8 0, void %while.body.i.i"   --->   Operation 149 'phi' 'fout_9_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%Clefia_dec_addr_5 = getelementptr i8 %Clefia_dec, i64 0, i64 9" [clefia.c:117]   --->   Operation 150 'getelementptr' 'Clefia_dec_addr_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_9_1, i4 %Clefia_dec_addr_5" [clefia.c:117]   --->   Operation 151 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%fout_10_1 = phi i8 %fin_14_loc_load, void %while.body.i29.preheader, i8 0, void %while.body.i.i"   --->   Operation 152 'phi' 'fout_10_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%Clefia_dec_addr_6 = getelementptr i8 %Clefia_dec, i64 0, i64 10" [clefia.c:117]   --->   Operation 153 'getelementptr' 'Clefia_dec_addr_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_10_1, i4 %Clefia_dec_addr_6" [clefia.c:117]   --->   Operation 154 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 155 [1/1] (0.00ns)   --->   "%fout_11_1 = phi i8 %fin_15_loc_load, void %while.body.i29.preheader, i8 0, void %while.body.i.i"   --->   Operation 155 'phi' 'fout_11_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 156 [1/1] (0.00ns)   --->   "%Clefia_dec_addr_7 = getelementptr i8 %Clefia_dec, i64 0, i64 11" [clefia.c:117]   --->   Operation 156 'getelementptr' 'Clefia_dec_addr_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 157 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_11_1, i4 %Clefia_dec_addr_7" [clefia.c:117]   --->   Operation 157 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "%rk_addr_73 = getelementptr i8 %rk, i64 0, i64 1" [clefia.c:124]   --->   Operation 158 'getelementptr' 'rk_addr_73' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 159 [1/1] (0.00ns)   --->   "%Clefia_dec_addr_8 = getelementptr i8 %Clefia_dec, i64 0, i64 4" [clefia.c:124]   --->   Operation 159 'getelementptr' 'Clefia_dec_addr_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 160 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124, i4 %Clefia_dec_addr_8" [clefia.c:124]   --->   Operation 160 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 161 [2/2] (3.25ns)   --->   "%rk_load_48 = load i8 %rk_addr_73" [clefia.c:124]   --->   Operation 161 'load' 'rk_load_48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 17 <SV = 16> <Delay = 6.56>
ST_17 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_52)   --->   "%fout_5_1 = phi i8 %fin_9_loc_load, void %while.body.i29.preheader, i8 0, void %while.body.i.i"   --->   Operation 162 'phi' 'fout_5_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 163 [1/1] (0.00ns)   --->   "%rk_addr_74 = getelementptr i8 %rk, i64 0, i64 2" [clefia.c:124]   --->   Operation 163 'getelementptr' 'rk_addr_74' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 164 [1/2] (3.25ns)   --->   "%rk_load_48 = load i8 %rk_addr_73" [clefia.c:124]   --->   Operation 164 'load' 'rk_load_48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_17 : Operation 165 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_52 = xor i8 %rk_load_48, i8 %fout_5_1" [clefia.c:124]   --->   Operation 165 'xor' 'xor_ln124_52' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 166 [1/1] (0.00ns)   --->   "%Clefia_dec_addr_9 = getelementptr i8 %Clefia_dec, i64 0, i64 5" [clefia.c:124]   --->   Operation 166 'getelementptr' 'Clefia_dec_addr_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 167 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_52, i4 %Clefia_dec_addr_9" [clefia.c:124]   --->   Operation 167 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 168 [2/2] (3.25ns)   --->   "%rk_load_49 = load i8 %rk_addr_74" [clefia.c:124]   --->   Operation 168 'load' 'rk_load_49' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 18 <SV = 17> <Delay = 6.56>
ST_18 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_53)   --->   "%fout_6_1 = phi i8 %fin_10_loc_load, void %while.body.i29.preheader, i8 0, void %while.body.i.i"   --->   Operation 169 'phi' 'fout_6_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 170 [1/1] (0.00ns)   --->   "%rk_addr_75 = getelementptr i8 %rk, i64 0, i64 3" [clefia.c:124]   --->   Operation 170 'getelementptr' 'rk_addr_75' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 171 [1/2] (3.25ns)   --->   "%rk_load_49 = load i8 %rk_addr_74" [clefia.c:124]   --->   Operation 171 'load' 'rk_load_49' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_18 : Operation 172 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_53 = xor i8 %rk_load_49, i8 %fout_6_1" [clefia.c:124]   --->   Operation 172 'xor' 'xor_ln124_53' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 173 [1/1] (0.00ns)   --->   "%Clefia_dec_addr_10 = getelementptr i8 %Clefia_dec, i64 0, i64 6" [clefia.c:124]   --->   Operation 173 'getelementptr' 'Clefia_dec_addr_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 174 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_53, i4 %Clefia_dec_addr_10" [clefia.c:124]   --->   Operation 174 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 175 [2/2] (3.25ns)   --->   "%rk_load_50 = load i8 %rk_addr_75" [clefia.c:124]   --->   Operation 175 'load' 'rk_load_50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 19 <SV = 18> <Delay = 6.56>
ST_19 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_54)   --->   "%fout_7_1 = phi i8 %fin_11_loc_load, void %while.body.i29.preheader, i8 0, void %while.body.i.i"   --->   Operation 176 'phi' 'fout_7_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 177 [1/2] (3.25ns)   --->   "%rk_load_50 = load i8 %rk_addr_75" [clefia.c:124]   --->   Operation 177 'load' 'rk_load_50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_19 : Operation 178 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_54 = xor i8 %rk_load_50, i8 %fout_7_1" [clefia.c:124]   --->   Operation 178 'xor' 'xor_ln124_54' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 179 [1/1] (0.00ns)   --->   "%Clefia_dec_addr_11 = getelementptr i8 %Clefia_dec, i64 0, i64 7" [clefia.c:124]   --->   Operation 179 'getelementptr' 'Clefia_dec_addr_11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 180 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_54, i4 %Clefia_dec_addr_11" [clefia.c:124]   --->   Operation 180 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_19 : Operation 181 [1/1] (0.00ns)   --->   "%rk_addr_76 = getelementptr i8 %rk, i64 0, i64 4" [clefia.c:440]   --->   Operation 181 'getelementptr' 'rk_addr_76' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 182 [2/2] (3.25ns)   --->   "%rk_load_51 = load i8 %rk_addr_76" [clefia.c:124]   --->   Operation 182 'load' 'rk_load_51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 20 <SV = 19> <Delay = 6.56>
ST_20 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_55)   --->   "%fout_12_1 = phi i8 %fin_0_loc_load, void %while.body.i29.preheader, i8 0, void %while.body.i.i"   --->   Operation 183 'phi' 'fout_12_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 184 [1/1] (0.00ns)   --->   "%rk_addr_77 = getelementptr i8 %rk, i64 0, i64 5" [clefia.c:124]   --->   Operation 184 'getelementptr' 'rk_addr_77' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 185 [1/2] (3.25ns)   --->   "%rk_load_51 = load i8 %rk_addr_76" [clefia.c:124]   --->   Operation 185 'load' 'rk_load_51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_20 : Operation 186 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_55 = xor i8 %rk_load_51, i8 %fout_12_1" [clefia.c:124]   --->   Operation 186 'xor' 'xor_ln124_55' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 187 [1/1] (0.00ns)   --->   "%Clefia_dec_addr_12 = getelementptr i8 %Clefia_dec, i64 0, i64 12" [clefia.c:124]   --->   Operation 187 'getelementptr' 'Clefia_dec_addr_12' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 188 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_55, i4 %Clefia_dec_addr_12" [clefia.c:124]   --->   Operation 188 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_20 : Operation 189 [2/2] (3.25ns)   --->   "%rk_load_52 = load i8 %rk_addr_77" [clefia.c:124]   --->   Operation 189 'load' 'rk_load_52' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 21 <SV = 20> <Delay = 6.56>
ST_21 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_56)   --->   "%fout_13_1 = phi i8 %fin_1_loc_load, void %while.body.i29.preheader, i8 0, void %while.body.i.i"   --->   Operation 190 'phi' 'fout_13_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 191 [1/1] (0.00ns)   --->   "%rk_addr_78 = getelementptr i8 %rk, i64 0, i64 6" [clefia.c:124]   --->   Operation 191 'getelementptr' 'rk_addr_78' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 192 [1/2] (3.25ns)   --->   "%rk_load_52 = load i8 %rk_addr_77" [clefia.c:124]   --->   Operation 192 'load' 'rk_load_52' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_21 : Operation 193 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_56 = xor i8 %rk_load_52, i8 %fout_13_1" [clefia.c:124]   --->   Operation 193 'xor' 'xor_ln124_56' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 194 [1/1] (0.00ns)   --->   "%Clefia_dec_addr_13 = getelementptr i8 %Clefia_dec, i64 0, i64 13" [clefia.c:124]   --->   Operation 194 'getelementptr' 'Clefia_dec_addr_13' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 195 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_56, i4 %Clefia_dec_addr_13" [clefia.c:124]   --->   Operation 195 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_21 : Operation 196 [2/2] (3.25ns)   --->   "%rk_load_53 = load i8 %rk_addr_78" [clefia.c:124]   --->   Operation 196 'load' 'rk_load_53' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 22 <SV = 21> <Delay = 6.56>
ST_22 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_57)   --->   "%fout_14_1 = phi i8 %fin_2_loc_load, void %while.body.i29.preheader, i8 0, void %while.body.i.i"   --->   Operation 197 'phi' 'fout_14_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 198 [1/1] (0.00ns)   --->   "%rk_addr_79 = getelementptr i8 %rk, i64 0, i64 7" [clefia.c:124]   --->   Operation 198 'getelementptr' 'rk_addr_79' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 199 [1/2] (3.25ns)   --->   "%rk_load_53 = load i8 %rk_addr_78" [clefia.c:124]   --->   Operation 199 'load' 'rk_load_53' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_22 : Operation 200 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_57 = xor i8 %rk_load_53, i8 %fout_14_1" [clefia.c:124]   --->   Operation 200 'xor' 'xor_ln124_57' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 201 [1/1] (0.00ns)   --->   "%Clefia_dec_addr_14 = getelementptr i8 %Clefia_dec, i64 0, i64 14" [clefia.c:124]   --->   Operation 201 'getelementptr' 'Clefia_dec_addr_14' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 202 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_57, i4 %Clefia_dec_addr_14" [clefia.c:124]   --->   Operation 202 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_22 : Operation 203 [2/2] (3.25ns)   --->   "%rk_load_54 = load i8 %rk_addr_79" [clefia.c:124]   --->   Operation 203 'load' 'rk_load_54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 23 <SV = 22> <Delay = 6.56>
ST_23 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_58)   --->   "%fout_15_1 = phi i8 %fin_3_loc_load, void %while.body.i29.preheader, i8 0, void %while.body.i.i"   --->   Operation 204 'phi' 'fout_15_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 205 [1/2] (3.25ns)   --->   "%rk_load_54 = load i8 %rk_addr_79" [clefia.c:124]   --->   Operation 205 'load' 'rk_load_54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_23 : Operation 206 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_58 = xor i8 %rk_load_54, i8 %fout_15_1" [clefia.c:124]   --->   Operation 206 'xor' 'xor_ln124_58' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 207 [1/1] (0.00ns)   --->   "%Clefia_dec_addr_15 = getelementptr i8 %Clefia_dec, i64 0, i64 15" [clefia.c:124]   --->   Operation 207 'getelementptr' 'Clefia_dec_addr_15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 208 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_58, i4 %Clefia_dec_addr_15" [clefia.c:124]   --->   Operation 208 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_23 : Operation 209 [1/1] (0.00ns)   --->   "%ret_ln441 = ret" [clefia.c:441]   --->   Operation 209 'ret' 'ret_ln441' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Clefia_dec]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ clefia_s0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ clefia_s1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
r_read             (read          ) [ 001111110000000000000000]
fin_3_loc          (alloca        ) [ 001111111000000000000000]
fin_2_loc          (alloca        ) [ 001111111000000000000000]
fin_1_loc          (alloca        ) [ 001111111000000000000000]
fin_0_loc          (alloca        ) [ 001111111000000000000000]
fin_15_loc         (alloca        ) [ 001111111000000000000000]
fin_14_loc         (alloca        ) [ 001111111000000000000000]
fin_13_loc         (alloca        ) [ 001111111000000000000000]
fin_12_loc         (alloca        ) [ 001111111000000000000000]
fin_11_loc         (alloca        ) [ 001111111000000000000000]
fin_10_loc         (alloca        ) [ 001111111000000000000000]
fin_9_loc          (alloca        ) [ 001111111000000000000000]
fin_8_loc          (alloca        ) [ 001111111000000000000000]
fin_7_loc          (alloca        ) [ 001111111000000000000000]
fin_6_loc          (alloca        ) [ 001111111000000000000000]
fin_5_loc          (alloca        ) [ 001111111000000000000000]
fin_4_loc          (alloca        ) [ 001111111000000000000000]
shl_ln             (bitconcatenate) [ 001111110000000000000000]
add_ln432          (add           ) [ 000000000000000000000000]
zext_ln432         (zext          ) [ 000000000000000000000000]
rk_addr_65         (getelementptr ) [ 001000000000000000000000]
add_ln124          (add           ) [ 000000000000000000000000]
zext_ln124         (zext          ) [ 000000000000000000000000]
rk_addr_66         (getelementptr ) [ 001000000000000000000000]
rk_load_40         (load          ) [ 000111100000000000000000]
add_ln124_84       (add           ) [ 000000000000000000000000]
zext_ln124_87      (zext          ) [ 000000000000000000000000]
rk_addr_67         (getelementptr ) [ 000100000000000000000000]
rk_load_41         (load          ) [ 000111100000000000000000]
add_ln124_85       (add           ) [ 000000000000000000000000]
zext_ln124_88      (zext          ) [ 000000000000000000000000]
rk_addr_68         (getelementptr ) [ 000100000000000000000000]
rk_load_42         (load          ) [ 000011100000000000000000]
rk_load_43         (load          ) [ 000011100000000000000000]
add_ln433          (add           ) [ 000000000000000000000000]
zext_ln433         (zext          ) [ 000000000000000000000000]
rk_addr_69         (getelementptr ) [ 000010000000000000000000]
add_ln124_86       (add           ) [ 000000000000000000000000]
zext_ln124_89      (zext          ) [ 000000000000000000000000]
rk_addr_70         (getelementptr ) [ 000010000000000000000000]
rk_load_44         (load          ) [ 000001100000000000000000]
add_ln124_87       (add           ) [ 000000000000000000000000]
zext_ln124_90      (zext          ) [ 000000000000000000000000]
rk_addr_71         (getelementptr ) [ 000001000000000000000000]
rk_load_45         (load          ) [ 000001100000000000000000]
add_ln124_88       (add           ) [ 000000000000000000000000]
zext_ln124_91      (zext          ) [ 000000000000000000000000]
rk_addr_72         (getelementptr ) [ 000001000000000000000000]
rk_load_46         (load          ) [ 000000100000000000000000]
rk_load_47         (load          ) [ 000000100000000000000000]
p_read_16          (read          ) [ 000000000000000000000000]
p_read_17          (read          ) [ 000000000000000000000000]
p_read_18          (read          ) [ 000000000000000000000000]
p_read_19          (read          ) [ 000000000000000000000000]
p_read_20          (read          ) [ 000000010000000000000000]
p_read_21          (read          ) [ 000000010000000000000000]
p_read_22          (read          ) [ 000000010000000000000000]
p_read_23          (read          ) [ 000000010000000000000000]
p_read723          (read          ) [ 000000000000000000000000]
p_read622          (read          ) [ 000000000000000000000000]
p_read521          (read          ) [ 000000000000000000000000]
p_read420          (read          ) [ 000000000000000000000000]
p_read319          (read          ) [ 000000010000000000000000]
p_read218          (read          ) [ 000000010000000000000000]
p_read117          (read          ) [ 000000010000000000000000]
p_read16           (read          ) [ 000000010000000000000000]
rk_addr            (getelementptr ) [ 000000011100000000000000]
specmemcore_ln0    (specmemcore   ) [ 000000000000000000000000]
specinterface_ln0  (specinterface ) [ 000000000000000000000000]
rin                (xor           ) [ 000000010000000000000000]
rin_38             (xor           ) [ 000000010000000000000000]
rin_39             (xor           ) [ 000000010000000000000000]
rin_40             (xor           ) [ 000000010000000000000000]
rin_41             (xor           ) [ 000000010000000000000000]
rin_42             (xor           ) [ 000000010000000000000000]
rin_43             (xor           ) [ 000000010000000000000000]
rin_44             (xor           ) [ 000000010000000000000000]
icmp_ln230         (icmp          ) [ 000000111000000000000000]
br_ln230           (br            ) [ 000000111111111111111111]
call_ln124         (call          ) [ 000000000000000000000000]
fin_4_loc_load     (load          ) [ 000000000000000000000000]
fin_5_loc_load     (load          ) [ 000000101100000000000000]
fin_6_loc_load     (load          ) [ 000000101110000000000000]
fin_7_loc_load     (load          ) [ 000000101111000000000000]
fin_8_loc_load     (load          ) [ 000000101100000000000000]
fin_9_loc_load     (load          ) [ 000000101111111111000000]
fin_10_loc_load    (load          ) [ 000000101111111111100000]
fin_11_loc_load    (load          ) [ 000000101111111111110000]
fin_12_loc_load    (load          ) [ 000000101111100000000000]
fin_13_loc_load    (load          ) [ 000000101111110000000000]
fin_14_loc_load    (load          ) [ 000000101111111000000000]
fin_15_loc_load    (load          ) [ 000000101111111100000000]
fin_0_loc_load     (load          ) [ 000000101111111111111000]
fin_1_loc_load     (load          ) [ 000000101111111111111100]
fin_2_loc_load     (load          ) [ 000000101111111111111110]
fin_3_loc_load     (load          ) [ 000000101111111111111111]
br_ln0             (br            ) [ 000000101111111111111111]
fout_0_1           (phi           ) [ 000000001000000000000000]
Clefia_dec_addr    (getelementptr ) [ 000000000000000000000000]
store_ln117        (store         ) [ 000000000000000000000000]
fout_4_1           (phi           ) [ 000000000100000000000000]
fout_1_1           (phi           ) [ 000000000100000000000000]
Clefia_dec_addr_1  (getelementptr ) [ 000000000000000000000000]
store_ln117        (store         ) [ 000000000000000000000000]
rk_load            (load          ) [ 000000000000000000000000]
xor_ln124          (xor           ) [ 000000000011111110000000]
fout_2_1           (phi           ) [ 000000000010000000000000]
Clefia_dec_addr_2  (getelementptr ) [ 000000000000000000000000]
store_ln117        (store         ) [ 000000000000000000000000]
fout_3_1           (phi           ) [ 000000000001000000000000]
Clefia_dec_addr_3  (getelementptr ) [ 000000000000000000000000]
store_ln117        (store         ) [ 000000000000000000000000]
fout_8_1           (phi           ) [ 000000000000100000000000]
Clefia_dec_addr_4  (getelementptr ) [ 000000000000000000000000]
store_ln117        (store         ) [ 000000000000000000000000]
fout_9_1           (phi           ) [ 000000000000010000000000]
Clefia_dec_addr_5  (getelementptr ) [ 000000000000000000000000]
store_ln117        (store         ) [ 000000000000000000000000]
fout_10_1          (phi           ) [ 000000000000001000000000]
Clefia_dec_addr_6  (getelementptr ) [ 000000000000000000000000]
store_ln117        (store         ) [ 000000000000000000000000]
fout_11_1          (phi           ) [ 000000000000000100000000]
Clefia_dec_addr_7  (getelementptr ) [ 000000000000000000000000]
store_ln117        (store         ) [ 000000000000000000000000]
rk_addr_73         (getelementptr ) [ 000000000000000001000000]
Clefia_dec_addr_8  (getelementptr ) [ 000000000000000000000000]
store_ln124        (store         ) [ 000000000000000000000000]
fout_5_1           (phi           ) [ 000000000000000001000000]
rk_addr_74         (getelementptr ) [ 000000000000000000100000]
rk_load_48         (load          ) [ 000000000000000000000000]
xor_ln124_52       (xor           ) [ 000000000000000000000000]
Clefia_dec_addr_9  (getelementptr ) [ 000000000000000000000000]
store_ln124        (store         ) [ 000000000000000000000000]
fout_6_1           (phi           ) [ 000000000000000000100000]
rk_addr_75         (getelementptr ) [ 000000000000000000010000]
rk_load_49         (load          ) [ 000000000000000000000000]
xor_ln124_53       (xor           ) [ 000000000000000000000000]
Clefia_dec_addr_10 (getelementptr ) [ 000000000000000000000000]
store_ln124        (store         ) [ 000000000000000000000000]
fout_7_1           (phi           ) [ 000000000000000000010000]
rk_load_50         (load          ) [ 000000000000000000000000]
xor_ln124_54       (xor           ) [ 000000000000000000000000]
Clefia_dec_addr_11 (getelementptr ) [ 000000000000000000000000]
store_ln124        (store         ) [ 000000000000000000000000]
rk_addr_76         (getelementptr ) [ 000000000000000000001000]
fout_12_1          (phi           ) [ 000000000000000000001000]
rk_addr_77         (getelementptr ) [ 000000000000000000000100]
rk_load_51         (load          ) [ 000000000000000000000000]
xor_ln124_55       (xor           ) [ 000000000000000000000000]
Clefia_dec_addr_12 (getelementptr ) [ 000000000000000000000000]
store_ln124        (store         ) [ 000000000000000000000000]
fout_13_1          (phi           ) [ 000000000000000000000100]
rk_addr_78         (getelementptr ) [ 000000000000000000000010]
rk_load_52         (load          ) [ 000000000000000000000000]
xor_ln124_56       (xor           ) [ 000000000000000000000000]
Clefia_dec_addr_13 (getelementptr ) [ 000000000000000000000000]
store_ln124        (store         ) [ 000000000000000000000000]
fout_14_1          (phi           ) [ 000000000000000000000010]
rk_addr_79         (getelementptr ) [ 000000000000000000000001]
rk_load_53         (load          ) [ 000000000000000000000000]
xor_ln124_57       (xor           ) [ 000000000000000000000000]
Clefia_dec_addr_14 (getelementptr ) [ 000000000000000000000000]
store_ln124        (store         ) [ 000000000000000000000000]
fout_15_1          (phi           ) [ 000000000000000000000001]
rk_load_54         (load          ) [ 000000000000000000000000]
xor_ln124_58       (xor           ) [ 000000000000000000000000]
Clefia_dec_addr_15 (getelementptr ) [ 000000000000000000000000]
store_ln124        (store         ) [ 000000000000000000000000]
ret_ln441          (ret           ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Clefia_dec">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Clefia_dec"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read13">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read14">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_read15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read15"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="rk">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rk"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="r">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="clefia_s0">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clefia_s0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="clefia_s1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clefia_s1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="fin_3_loc_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fin_3_loc/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="fin_2_loc_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fin_2_loc/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="fin_1_loc_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fin_1_loc/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="fin_0_loc_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fin_0_loc/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="fin_15_loc_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fin_15_loc/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="fin_14_loc_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fin_14_loc/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="fin_13_loc_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fin_13_loc/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="fin_12_loc_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fin_12_loc/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="fin_11_loc_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fin_11_loc/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="fin_10_loc_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fin_10_loc/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="fin_9_loc_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fin_9_loc/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="fin_8_loc_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fin_8_loc/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="fin_7_loc_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fin_7_loc/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="fin_6_loc_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fin_6_loc/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="fin_5_loc_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fin_5_loc/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="fin_4_loc_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fin_4_loc/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="r_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="0"/>
<pin id="188" dir="0" index="1" bw="5" slack="0"/>
<pin id="189" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="p_read_16_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_16/6 "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_read_17_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_17/6 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_read_18_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_18/6 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_read_19_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_19/6 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_read_20_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="0"/>
<pin id="219" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_20/6 "/>
</bind>
</comp>

<comp id="222" class="1004" name="p_read_21_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_21/6 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_read_22_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="0"/>
<pin id="231" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_22/6 "/>
</bind>
</comp>

<comp id="234" class="1004" name="p_read_23_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="8" slack="0"/>
<pin id="237" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_23/6 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_read723_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read723/6 "/>
</bind>
</comp>

<comp id="246" class="1004" name="p_read622_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read622/6 "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_read521_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="0"/>
<pin id="255" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read521/6 "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_read420_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="0"/>
<pin id="261" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read420/6 "/>
</bind>
</comp>

<comp id="264" class="1004" name="p_read319_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="8" slack="0"/>
<pin id="267" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read319/6 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_read218_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="0"/>
<pin id="273" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read218/6 "/>
</bind>
</comp>

<comp id="276" class="1004" name="p_read117_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="0"/>
<pin id="279" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read117/6 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_read16_read_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="8" slack="0"/>
<pin id="285" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read16/6 "/>
</bind>
</comp>

<comp id="288" class="1004" name="rk_addr_65_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="8" slack="0"/>
<pin id="292" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_65/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="rk_addr_66_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="8" slack="0"/>
<pin id="299" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_66/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="0" slack="0"/>
<pin id="307" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="308" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="309" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="8" slack="0"/>
<pin id="310" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rk_load_40/1 rk_load_41/1 rk_load_42/2 rk_load_43/2 rk_load_44/3 rk_load_45/3 rk_load_46/4 rk_load_47/4 rk_load/8 rk_load_48/16 rk_load_49/17 rk_load_50/18 rk_load_51/19 rk_load_52/20 rk_load_53/21 rk_load_54/22 "/>
</bind>
</comp>

<comp id="313" class="1004" name="rk_addr_67_gep_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="8" slack="0"/>
<pin id="317" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_67/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="rk_addr_68_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="8" slack="0"/>
<pin id="324" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_68/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="rk_addr_69_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="8" slack="0"/>
<pin id="333" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_69/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="rk_addr_70_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="8" slack="0"/>
<pin id="340" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_70/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="rk_addr_71_gep_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="8" slack="0"/>
<pin id="349" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_71/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="rk_addr_72_gep_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="8" slack="0"/>
<pin id="356" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_72/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="rk_addr_gep_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="1" slack="0"/>
<pin id="365" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="Clefia_dec_addr_gep_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="1" slack="0"/>
<pin id="373" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Clefia_dec_addr/8 "/>
</bind>
</comp>

<comp id="377" class="1004" name="grp_access_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="0"/>
<pin id="379" dir="0" index="1" bw="8" slack="0"/>
<pin id="380" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln117/8 store_ln117/9 store_ln117/10 store_ln117/11 store_ln117/12 store_ln117/13 store_ln117/14 store_ln117/15 store_ln124/16 store_ln124/17 store_ln124/18 store_ln124/19 store_ln124/20 store_ln124/21 store_ln124/22 store_ln124/23 "/>
</bind>
</comp>

<comp id="383" class="1004" name="Clefia_dec_addr_1_gep_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="0" index="2" bw="1" slack="0"/>
<pin id="387" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Clefia_dec_addr_1/9 "/>
</bind>
</comp>

<comp id="392" class="1004" name="Clefia_dec_addr_2_gep_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="3" slack="0"/>
<pin id="396" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Clefia_dec_addr_2/10 "/>
</bind>
</comp>

<comp id="401" class="1004" name="Clefia_dec_addr_3_gep_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="0" index="2" bw="3" slack="0"/>
<pin id="405" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Clefia_dec_addr_3/11 "/>
</bind>
</comp>

<comp id="410" class="1004" name="Clefia_dec_addr_4_gep_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="0" index="2" bw="5" slack="0"/>
<pin id="414" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Clefia_dec_addr_4/12 "/>
</bind>
</comp>

<comp id="419" class="1004" name="Clefia_dec_addr_5_gep_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="0" index="2" bw="5" slack="0"/>
<pin id="423" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Clefia_dec_addr_5/13 "/>
</bind>
</comp>

<comp id="428" class="1004" name="Clefia_dec_addr_6_gep_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="0" index="2" bw="5" slack="0"/>
<pin id="432" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Clefia_dec_addr_6/14 "/>
</bind>
</comp>

<comp id="437" class="1004" name="Clefia_dec_addr_7_gep_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="0" index="2" bw="5" slack="0"/>
<pin id="441" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Clefia_dec_addr_7/15 "/>
</bind>
</comp>

<comp id="446" class="1004" name="rk_addr_73_gep_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="0" index="2" bw="1" slack="0"/>
<pin id="450" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_73/16 "/>
</bind>
</comp>

<comp id="454" class="1004" name="Clefia_dec_addr_8_gep_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="0" index="2" bw="4" slack="0"/>
<pin id="458" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Clefia_dec_addr_8/16 "/>
</bind>
</comp>

<comp id="464" class="1004" name="rk_addr_74_gep_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="0" index="2" bw="3" slack="0"/>
<pin id="468" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_74/17 "/>
</bind>
</comp>

<comp id="472" class="1004" name="Clefia_dec_addr_9_gep_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="0" index="2" bw="4" slack="0"/>
<pin id="476" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Clefia_dec_addr_9/17 "/>
</bind>
</comp>

<comp id="482" class="1004" name="rk_addr_75_gep_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="8" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="0" index="2" bw="3" slack="0"/>
<pin id="486" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_75/18 "/>
</bind>
</comp>

<comp id="490" class="1004" name="Clefia_dec_addr_10_gep_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="0" index="2" bw="4" slack="0"/>
<pin id="494" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Clefia_dec_addr_10/18 "/>
</bind>
</comp>

<comp id="500" class="1004" name="Clefia_dec_addr_11_gep_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="0" index="2" bw="4" slack="0"/>
<pin id="504" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Clefia_dec_addr_11/19 "/>
</bind>
</comp>

<comp id="509" class="1004" name="rk_addr_76_gep_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="0" index="2" bw="4" slack="0"/>
<pin id="513" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_76/19 "/>
</bind>
</comp>

<comp id="518" class="1004" name="rk_addr_77_gep_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="0" index="2" bw="4" slack="0"/>
<pin id="522" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_77/20 "/>
</bind>
</comp>

<comp id="526" class="1004" name="Clefia_dec_addr_12_gep_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="0" index="2" bw="5" slack="0"/>
<pin id="530" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Clefia_dec_addr_12/20 "/>
</bind>
</comp>

<comp id="536" class="1004" name="rk_addr_78_gep_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="8" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="0" index="2" bw="4" slack="0"/>
<pin id="540" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_78/21 "/>
</bind>
</comp>

<comp id="544" class="1004" name="Clefia_dec_addr_13_gep_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="0" index="2" bw="5" slack="0"/>
<pin id="548" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Clefia_dec_addr_13/21 "/>
</bind>
</comp>

<comp id="554" class="1004" name="rk_addr_79_gep_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="8" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="0" index="2" bw="4" slack="0"/>
<pin id="558" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_79/22 "/>
</bind>
</comp>

<comp id="562" class="1004" name="Clefia_dec_addr_14_gep_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="8" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="0" index="2" bw="5" slack="0"/>
<pin id="566" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Clefia_dec_addr_14/22 "/>
</bind>
</comp>

<comp id="572" class="1004" name="Clefia_dec_addr_15_gep_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="0" index="2" bw="5" slack="0"/>
<pin id="576" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Clefia_dec_addr_15/23 "/>
</bind>
</comp>

<comp id="581" class="1005" name="fout_0_1_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="8" slack="2"/>
<pin id="583" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="fout_0_1 (phireg) "/>
</bind>
</comp>

<comp id="585" class="1004" name="fout_0_1_phi_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="8" slack="0"/>
<pin id="587" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="588" dir="0" index="2" bw="1" slack="2"/>
<pin id="589" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="590" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fout_0_1/8 "/>
</bind>
</comp>

<comp id="593" class="1005" name="fout_4_1_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="8" slack="3"/>
<pin id="595" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="fout_4_1 (phireg) "/>
</bind>
</comp>

<comp id="597" class="1004" name="fout_4_1_phi_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="599" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="600" dir="0" index="2" bw="1" slack="3"/>
<pin id="601" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="602" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fout_4_1/9 "/>
</bind>
</comp>

<comp id="604" class="1005" name="fout_1_1_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="8" slack="3"/>
<pin id="606" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="fout_1_1 (phireg) "/>
</bind>
</comp>

<comp id="608" class="1004" name="fout_1_1_phi_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="610" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="611" dir="0" index="2" bw="1" slack="3"/>
<pin id="612" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="613" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fout_1_1/9 "/>
</bind>
</comp>

<comp id="616" class="1005" name="fout_2_1_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="4"/>
<pin id="618" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="fout_2_1 (phireg) "/>
</bind>
</comp>

<comp id="620" class="1004" name="fout_2_1_phi_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="622" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="623" dir="0" index="2" bw="1" slack="4"/>
<pin id="624" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="625" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fout_2_1/10 "/>
</bind>
</comp>

<comp id="628" class="1005" name="fout_3_1_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="8" slack="5"/>
<pin id="630" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="fout_3_1 (phireg) "/>
</bind>
</comp>

<comp id="632" class="1004" name="fout_3_1_phi_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="634" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="635" dir="0" index="2" bw="1" slack="5"/>
<pin id="636" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="637" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fout_3_1/11 "/>
</bind>
</comp>

<comp id="640" class="1005" name="fout_8_1_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="8" slack="6"/>
<pin id="642" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="fout_8_1 (phireg) "/>
</bind>
</comp>

<comp id="644" class="1004" name="fout_8_1_phi_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="646" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="647" dir="0" index="2" bw="1" slack="6"/>
<pin id="648" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="649" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fout_8_1/12 "/>
</bind>
</comp>

<comp id="652" class="1005" name="fout_9_1_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="7"/>
<pin id="654" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="fout_9_1 (phireg) "/>
</bind>
</comp>

<comp id="656" class="1004" name="fout_9_1_phi_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="658" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="659" dir="0" index="2" bw="1" slack="7"/>
<pin id="660" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="661" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fout_9_1/13 "/>
</bind>
</comp>

<comp id="664" class="1005" name="fout_10_1_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="8"/>
<pin id="666" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="fout_10_1 (phireg) "/>
</bind>
</comp>

<comp id="668" class="1004" name="fout_10_1_phi_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="670" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="671" dir="0" index="2" bw="1" slack="8"/>
<pin id="672" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="673" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fout_10_1/14 "/>
</bind>
</comp>

<comp id="676" class="1005" name="fout_11_1_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="8" slack="9"/>
<pin id="678" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="fout_11_1 (phireg) "/>
</bind>
</comp>

<comp id="680" class="1004" name="fout_11_1_phi_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="682" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="683" dir="0" index="2" bw="1" slack="9"/>
<pin id="684" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="685" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fout_11_1/15 "/>
</bind>
</comp>

<comp id="688" class="1005" name="fout_5_1_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="8" slack="11"/>
<pin id="690" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opset="fout_5_1 (phireg) "/>
</bind>
</comp>

<comp id="692" class="1004" name="fout_5_1_phi_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="694" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="695" dir="0" index="2" bw="1" slack="11"/>
<pin id="696" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="697" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fout_5_1/17 "/>
</bind>
</comp>

<comp id="699" class="1005" name="fout_6_1_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="8" slack="12"/>
<pin id="701" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opset="fout_6_1 (phireg) "/>
</bind>
</comp>

<comp id="703" class="1004" name="fout_6_1_phi_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="705" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="706" dir="0" index="2" bw="1" slack="12"/>
<pin id="707" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="708" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fout_6_1/18 "/>
</bind>
</comp>

<comp id="710" class="1005" name="fout_7_1_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="8" slack="13"/>
<pin id="712" dir="1" index="1" bw="8" slack="13"/>
</pin_list>
<bind>
<opset="fout_7_1 (phireg) "/>
</bind>
</comp>

<comp id="714" class="1004" name="fout_7_1_phi_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="716" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="717" dir="0" index="2" bw="1" slack="13"/>
<pin id="718" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="719" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fout_7_1/19 "/>
</bind>
</comp>

<comp id="721" class="1005" name="fout_12_1_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="8" slack="14"/>
<pin id="723" dir="1" index="1" bw="8" slack="14"/>
</pin_list>
<bind>
<opset="fout_12_1 (phireg) "/>
</bind>
</comp>

<comp id="725" class="1004" name="fout_12_1_phi_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="727" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="728" dir="0" index="2" bw="1" slack="14"/>
<pin id="729" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="730" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fout_12_1/20 "/>
</bind>
</comp>

<comp id="732" class="1005" name="fout_13_1_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="8" slack="15"/>
<pin id="734" dir="1" index="1" bw="8" slack="15"/>
</pin_list>
<bind>
<opset="fout_13_1 (phireg) "/>
</bind>
</comp>

<comp id="736" class="1004" name="fout_13_1_phi_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="738" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="739" dir="0" index="2" bw="1" slack="15"/>
<pin id="740" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="741" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fout_13_1/21 "/>
</bind>
</comp>

<comp id="743" class="1005" name="fout_14_1_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="8" slack="16"/>
<pin id="745" dir="1" index="1" bw="8" slack="16"/>
</pin_list>
<bind>
<opset="fout_14_1 (phireg) "/>
</bind>
</comp>

<comp id="747" class="1004" name="fout_14_1_phi_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="749" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="750" dir="0" index="2" bw="1" slack="16"/>
<pin id="751" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="752" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fout_14_1/22 "/>
</bind>
</comp>

<comp id="754" class="1005" name="fout_15_1_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="8" slack="17"/>
<pin id="756" dir="1" index="1" bw="8" slack="17"/>
</pin_list>
<bind>
<opset="fout_15_1 (phireg) "/>
</bind>
</comp>

<comp id="758" class="1004" name="fout_15_1_phi_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="760" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="761" dir="0" index="2" bw="1" slack="17"/>
<pin id="762" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="763" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fout_15_1/23 "/>
</bind>
</comp>

<comp id="765" class="1004" name="grp_ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="0" slack="0"/>
<pin id="767" dir="0" index="1" bw="8" slack="0"/>
<pin id="768" dir="0" index="2" bw="8" slack="0"/>
<pin id="769" dir="0" index="3" bw="8" slack="0"/>
<pin id="770" dir="0" index="4" bw="8" slack="0"/>
<pin id="771" dir="0" index="5" bw="8" slack="0"/>
<pin id="772" dir="0" index="6" bw="8" slack="0"/>
<pin id="773" dir="0" index="7" bw="8" slack="0"/>
<pin id="774" dir="0" index="8" bw="8" slack="0"/>
<pin id="775" dir="0" index="9" bw="8" slack="0"/>
<pin id="776" dir="0" index="10" bw="8" slack="0"/>
<pin id="777" dir="0" index="11" bw="8" slack="0"/>
<pin id="778" dir="0" index="12" bw="8" slack="0"/>
<pin id="779" dir="0" index="13" bw="8" slack="0"/>
<pin id="780" dir="0" index="14" bw="8" slack="0"/>
<pin id="781" dir="0" index="15" bw="8" slack="0"/>
<pin id="782" dir="0" index="16" bw="8" slack="0"/>
<pin id="783" dir="0" index="17" bw="5" slack="5"/>
<pin id="784" dir="0" index="18" bw="8" slack="5"/>
<pin id="785" dir="0" index="19" bw="8" slack="0"/>
<pin id="786" dir="0" index="20" bw="8" slack="5"/>
<pin id="787" dir="0" index="21" bw="8" slack="5"/>
<pin id="788" dir="0" index="22" bw="8" slack="5"/>
<pin id="789" dir="0" index="23" bw="8" slack="5"/>
<pin id="790" dir="0" index="24" bw="8" slack="5"/>
<pin id="791" dir="0" index="25" bw="8" slack="5"/>
<pin id="792" dir="0" index="26" bw="8" slack="5"/>
<pin id="793" dir="0" index="27" bw="8" slack="5"/>
<pin id="794" dir="0" index="28" bw="8" slack="5"/>
<pin id="795" dir="0" index="29" bw="8" slack="5"/>
<pin id="796" dir="0" index="30" bw="8" slack="5"/>
<pin id="797" dir="0" index="31" bw="8" slack="5"/>
<pin id="798" dir="0" index="32" bw="8" slack="5"/>
<pin id="799" dir="0" index="33" bw="8" slack="5"/>
<pin id="800" dir="0" index="34" bw="8" slack="5"/>
<pin id="801" dir="0" index="35" bw="8" slack="5"/>
<pin id="802" dir="0" index="36" bw="8" slack="0"/>
<pin id="803" dir="0" index="37" bw="8" slack="0"/>
<pin id="804" dir="1" index="38" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln124/6 "/>
</bind>
</comp>

<comp id="817" class="1004" name="shl_ln_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="8" slack="0"/>
<pin id="819" dir="0" index="1" bw="5" slack="0"/>
<pin id="820" dir="0" index="2" bw="1" slack="0"/>
<pin id="821" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="825" class="1004" name="add_ln432_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="8" slack="0"/>
<pin id="827" dir="0" index="1" bw="5" slack="0"/>
<pin id="828" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln432/1 "/>
</bind>
</comp>

<comp id="831" class="1004" name="zext_ln432_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="8" slack="0"/>
<pin id="833" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln432/1 "/>
</bind>
</comp>

<comp id="836" class="1004" name="add_ln124_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="8" slack="0"/>
<pin id="838" dir="0" index="1" bw="5" slack="0"/>
<pin id="839" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124/1 "/>
</bind>
</comp>

<comp id="842" class="1004" name="zext_ln124_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="8" slack="0"/>
<pin id="844" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124/1 "/>
</bind>
</comp>

<comp id="847" class="1004" name="add_ln124_84_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="8" slack="1"/>
<pin id="849" dir="0" index="1" bw="5" slack="0"/>
<pin id="850" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_84/2 "/>
</bind>
</comp>

<comp id="852" class="1004" name="zext_ln124_87_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="8" slack="0"/>
<pin id="854" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_87/2 "/>
</bind>
</comp>

<comp id="857" class="1004" name="add_ln124_85_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="8" slack="1"/>
<pin id="859" dir="0" index="1" bw="5" slack="0"/>
<pin id="860" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_85/2 "/>
</bind>
</comp>

<comp id="862" class="1004" name="zext_ln124_88_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="8" slack="0"/>
<pin id="864" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_88/2 "/>
</bind>
</comp>

<comp id="867" class="1004" name="add_ln433_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="8" slack="2"/>
<pin id="869" dir="0" index="1" bw="5" slack="0"/>
<pin id="870" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln433/3 "/>
</bind>
</comp>

<comp id="872" class="1004" name="zext_ln433_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="8" slack="0"/>
<pin id="874" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln433/3 "/>
</bind>
</comp>

<comp id="877" class="1004" name="add_ln124_86_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="8" slack="2"/>
<pin id="879" dir="0" index="1" bw="5" slack="0"/>
<pin id="880" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_86/3 "/>
</bind>
</comp>

<comp id="882" class="1004" name="zext_ln124_89_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="8" slack="0"/>
<pin id="884" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_89/3 "/>
</bind>
</comp>

<comp id="887" class="1004" name="add_ln124_87_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="8" slack="3"/>
<pin id="889" dir="0" index="1" bw="5" slack="0"/>
<pin id="890" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_87/4 "/>
</bind>
</comp>

<comp id="892" class="1004" name="zext_ln124_90_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="8" slack="0"/>
<pin id="894" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_90/4 "/>
</bind>
</comp>

<comp id="897" class="1004" name="add_ln124_88_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="8" slack="3"/>
<pin id="899" dir="0" index="1" bw="5" slack="0"/>
<pin id="900" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_88/4 "/>
</bind>
</comp>

<comp id="902" class="1004" name="zext_ln124_91_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="8" slack="0"/>
<pin id="904" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_91/4 "/>
</bind>
</comp>

<comp id="907" class="1004" name="rin_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="8" slack="4"/>
<pin id="909" dir="0" index="1" bw="8" slack="0"/>
<pin id="910" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rin/6 "/>
</bind>
</comp>

<comp id="913" class="1004" name="rin_38_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="8" slack="4"/>
<pin id="915" dir="0" index="1" bw="8" slack="0"/>
<pin id="916" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rin_38/6 "/>
</bind>
</comp>

<comp id="919" class="1004" name="rin_39_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="8" slack="3"/>
<pin id="921" dir="0" index="1" bw="8" slack="0"/>
<pin id="922" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rin_39/6 "/>
</bind>
</comp>

<comp id="925" class="1004" name="rin_40_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="8" slack="3"/>
<pin id="927" dir="0" index="1" bw="8" slack="0"/>
<pin id="928" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rin_40/6 "/>
</bind>
</comp>

<comp id="931" class="1004" name="rin_41_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="8" slack="2"/>
<pin id="933" dir="0" index="1" bw="8" slack="0"/>
<pin id="934" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rin_41/6 "/>
</bind>
</comp>

<comp id="937" class="1004" name="rin_42_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="8" slack="2"/>
<pin id="939" dir="0" index="1" bw="8" slack="0"/>
<pin id="940" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rin_42/6 "/>
</bind>
</comp>

<comp id="943" class="1004" name="rin_43_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="8" slack="1"/>
<pin id="945" dir="0" index="1" bw="8" slack="0"/>
<pin id="946" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rin_43/6 "/>
</bind>
</comp>

<comp id="949" class="1004" name="rin_44_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="8" slack="1"/>
<pin id="951" dir="0" index="1" bw="8" slack="0"/>
<pin id="952" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rin_44/6 "/>
</bind>
</comp>

<comp id="955" class="1004" name="icmp_ln230_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="5" slack="5"/>
<pin id="957" dir="0" index="1" bw="1" slack="0"/>
<pin id="958" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln230/6 "/>
</bind>
</comp>

<comp id="960" class="1004" name="fin_4_loc_load_load_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="8" slack="7"/>
<pin id="962" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fin_4_loc_load/8 "/>
</bind>
</comp>

<comp id="964" class="1004" name="fin_5_loc_load_load_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="8" slack="7"/>
<pin id="966" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fin_5_loc_load/8 "/>
</bind>
</comp>

<comp id="967" class="1004" name="fin_6_loc_load_load_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="8" slack="7"/>
<pin id="969" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fin_6_loc_load/8 "/>
</bind>
</comp>

<comp id="970" class="1004" name="fin_7_loc_load_load_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="8" slack="7"/>
<pin id="972" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fin_7_loc_load/8 "/>
</bind>
</comp>

<comp id="973" class="1004" name="fin_8_loc_load_load_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="8" slack="7"/>
<pin id="975" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fin_8_loc_load/8 "/>
</bind>
</comp>

<comp id="976" class="1004" name="fin_9_loc_load_load_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="8" slack="7"/>
<pin id="978" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fin_9_loc_load/8 "/>
</bind>
</comp>

<comp id="979" class="1004" name="fin_10_loc_load_load_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="8" slack="7"/>
<pin id="981" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fin_10_loc_load/8 "/>
</bind>
</comp>

<comp id="982" class="1004" name="fin_11_loc_load_load_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="8" slack="7"/>
<pin id="984" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fin_11_loc_load/8 "/>
</bind>
</comp>

<comp id="985" class="1004" name="fin_12_loc_load_load_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="8" slack="7"/>
<pin id="987" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fin_12_loc_load/8 "/>
</bind>
</comp>

<comp id="988" class="1004" name="fin_13_loc_load_load_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="8" slack="7"/>
<pin id="990" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fin_13_loc_load/8 "/>
</bind>
</comp>

<comp id="991" class="1004" name="fin_14_loc_load_load_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="8" slack="7"/>
<pin id="993" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fin_14_loc_load/8 "/>
</bind>
</comp>

<comp id="994" class="1004" name="fin_15_loc_load_load_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="8" slack="7"/>
<pin id="996" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fin_15_loc_load/8 "/>
</bind>
</comp>

<comp id="997" class="1004" name="fin_0_loc_load_load_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="8" slack="7"/>
<pin id="999" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fin_0_loc_load/8 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="fin_1_loc_load_load_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="8" slack="7"/>
<pin id="1002" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fin_1_loc_load/8 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="fin_2_loc_load_load_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="8" slack="7"/>
<pin id="1005" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fin_2_loc_load/8 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="fin_3_loc_load_load_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="8" slack="7"/>
<pin id="1008" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fin_3_loc_load/8 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="xor_ln124_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="8" slack="0"/>
<pin id="1011" dir="0" index="1" bw="8" slack="0"/>
<pin id="1012" dir="1" index="2" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124/9 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="xor_ln124_52_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="8" slack="0"/>
<pin id="1017" dir="0" index="1" bw="8" slack="0"/>
<pin id="1018" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_52/17 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="xor_ln124_53_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="8" slack="0"/>
<pin id="1024" dir="0" index="1" bw="8" slack="0"/>
<pin id="1025" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_53/18 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="xor_ln124_54_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="8" slack="0"/>
<pin id="1031" dir="0" index="1" bw="8" slack="0"/>
<pin id="1032" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_54/19 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="xor_ln124_55_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="8" slack="0"/>
<pin id="1038" dir="0" index="1" bw="8" slack="0"/>
<pin id="1039" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_55/20 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="xor_ln124_56_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="8" slack="0"/>
<pin id="1045" dir="0" index="1" bw="8" slack="0"/>
<pin id="1046" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_56/21 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="xor_ln124_57_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="8" slack="0"/>
<pin id="1052" dir="0" index="1" bw="8" slack="0"/>
<pin id="1053" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_57/22 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="xor_ln124_58_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="8" slack="0"/>
<pin id="1059" dir="0" index="1" bw="8" slack="0"/>
<pin id="1060" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_58/23 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="r_read_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="5" slack="5"/>
<pin id="1066" dir="1" index="1" bw="5" slack="5"/>
</pin_list>
<bind>
<opset="r_read "/>
</bind>
</comp>

<comp id="1070" class="1005" name="fin_3_loc_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="8" slack="5"/>
<pin id="1072" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="fin_3_loc "/>
</bind>
</comp>

<comp id="1076" class="1005" name="fin_2_loc_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="8" slack="5"/>
<pin id="1078" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="fin_2_loc "/>
</bind>
</comp>

<comp id="1082" class="1005" name="fin_1_loc_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="8" slack="5"/>
<pin id="1084" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="fin_1_loc "/>
</bind>
</comp>

<comp id="1088" class="1005" name="fin_0_loc_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="8" slack="5"/>
<pin id="1090" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="fin_0_loc "/>
</bind>
</comp>

<comp id="1094" class="1005" name="fin_15_loc_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="8" slack="5"/>
<pin id="1096" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="fin_15_loc "/>
</bind>
</comp>

<comp id="1100" class="1005" name="fin_14_loc_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="8" slack="5"/>
<pin id="1102" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="fin_14_loc "/>
</bind>
</comp>

<comp id="1106" class="1005" name="fin_13_loc_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="8" slack="5"/>
<pin id="1108" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="fin_13_loc "/>
</bind>
</comp>

<comp id="1112" class="1005" name="fin_12_loc_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="8" slack="5"/>
<pin id="1114" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="fin_12_loc "/>
</bind>
</comp>

<comp id="1118" class="1005" name="fin_11_loc_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="8" slack="5"/>
<pin id="1120" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="fin_11_loc "/>
</bind>
</comp>

<comp id="1124" class="1005" name="fin_10_loc_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="8" slack="5"/>
<pin id="1126" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="fin_10_loc "/>
</bind>
</comp>

<comp id="1130" class="1005" name="fin_9_loc_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="8" slack="5"/>
<pin id="1132" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="fin_9_loc "/>
</bind>
</comp>

<comp id="1136" class="1005" name="fin_8_loc_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="8" slack="5"/>
<pin id="1138" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="fin_8_loc "/>
</bind>
</comp>

<comp id="1142" class="1005" name="fin_7_loc_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="8" slack="5"/>
<pin id="1144" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="fin_7_loc "/>
</bind>
</comp>

<comp id="1148" class="1005" name="fin_6_loc_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="8" slack="5"/>
<pin id="1150" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="fin_6_loc "/>
</bind>
</comp>

<comp id="1154" class="1005" name="fin_5_loc_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="8" slack="5"/>
<pin id="1156" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="fin_5_loc "/>
</bind>
</comp>

<comp id="1160" class="1005" name="fin_4_loc_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="8" slack="5"/>
<pin id="1162" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="fin_4_loc "/>
</bind>
</comp>

<comp id="1166" class="1005" name="shl_ln_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="8" slack="1"/>
<pin id="1168" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="1177" class="1005" name="rk_addr_65_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="8" slack="1"/>
<pin id="1179" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_65 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="rk_addr_66_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="8" slack="1"/>
<pin id="1184" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_66 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="rk_load_40_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="8" slack="4"/>
<pin id="1189" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="rk_load_40 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="rk_addr_67_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="8" slack="1"/>
<pin id="1194" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_67 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="rk_load_41_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="8" slack="4"/>
<pin id="1199" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="rk_load_41 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="rk_addr_68_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="8" slack="1"/>
<pin id="1204" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_68 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="rk_load_42_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="8" slack="3"/>
<pin id="1209" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="rk_load_42 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="rk_load_43_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="8" slack="3"/>
<pin id="1214" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="rk_load_43 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="rk_addr_69_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="8" slack="1"/>
<pin id="1219" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_69 "/>
</bind>
</comp>

<comp id="1222" class="1005" name="rk_addr_70_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="8" slack="1"/>
<pin id="1224" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_70 "/>
</bind>
</comp>

<comp id="1227" class="1005" name="rk_load_44_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="8" slack="2"/>
<pin id="1229" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="rk_load_44 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="rk_addr_71_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="8" slack="1"/>
<pin id="1234" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_71 "/>
</bind>
</comp>

<comp id="1237" class="1005" name="rk_load_45_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="8" slack="2"/>
<pin id="1239" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="rk_load_45 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="rk_addr_72_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="8" slack="1"/>
<pin id="1244" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_72 "/>
</bind>
</comp>

<comp id="1247" class="1005" name="rk_load_46_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="8" slack="1"/>
<pin id="1249" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_load_46 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="rk_load_47_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="8" slack="1"/>
<pin id="1254" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_load_47 "/>
</bind>
</comp>

<comp id="1257" class="1005" name="p_read_20_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="8" slack="1"/>
<pin id="1259" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read_20 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="p_read_21_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="8" slack="1"/>
<pin id="1264" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read_21 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="p_read_22_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="8" slack="1"/>
<pin id="1269" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read_22 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="p_read_23_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="8" slack="1"/>
<pin id="1274" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read_23 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="p_read319_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="8" slack="1"/>
<pin id="1279" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read319 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="p_read218_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="8" slack="1"/>
<pin id="1284" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read218 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="p_read117_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="8" slack="1"/>
<pin id="1289" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read117 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="p_read16_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="8" slack="1"/>
<pin id="1294" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read16 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="rk_addr_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="8" slack="2"/>
<pin id="1299" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="rk_addr "/>
</bind>
</comp>

<comp id="1302" class="1005" name="rin_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="8" slack="1"/>
<pin id="1304" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rin "/>
</bind>
</comp>

<comp id="1307" class="1005" name="rin_38_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="8" slack="1"/>
<pin id="1309" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rin_38 "/>
</bind>
</comp>

<comp id="1312" class="1005" name="rin_39_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="8" slack="1"/>
<pin id="1314" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rin_39 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="rin_40_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="8" slack="1"/>
<pin id="1319" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rin_40 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="rin_41_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="8" slack="1"/>
<pin id="1324" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rin_41 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="rin_42_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="8" slack="1"/>
<pin id="1329" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rin_42 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="rin_43_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="8" slack="1"/>
<pin id="1334" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rin_43 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="rin_44_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="8" slack="1"/>
<pin id="1339" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rin_44 "/>
</bind>
</comp>

<comp id="1342" class="1005" name="icmp_ln230_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="1" slack="2"/>
<pin id="1344" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln230 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="xor_ln124_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="8" slack="7"/>
<pin id="1393" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="xor_ln124 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="rk_addr_73_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="8" slack="1"/>
<pin id="1398" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_73 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="rk_addr_74_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="8" slack="1"/>
<pin id="1403" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_74 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="rk_addr_75_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="8" slack="1"/>
<pin id="1408" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_75 "/>
</bind>
</comp>

<comp id="1411" class="1005" name="rk_addr_76_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="8" slack="1"/>
<pin id="1413" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_76 "/>
</bind>
</comp>

<comp id="1416" class="1005" name="rk_addr_77_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="8" slack="1"/>
<pin id="1418" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_77 "/>
</bind>
</comp>

<comp id="1421" class="1005" name="rk_addr_78_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="8" slack="1"/>
<pin id="1423" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_78 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="rk_addr_79_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="8" slack="1"/>
<pin id="1428" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_79 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="44" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="44" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="44" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="44" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="44" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="44" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="44" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="44" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="44" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="44" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="44" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="44" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="44" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="44" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="44" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="44" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="42" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="36" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="68" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="32" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="68" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="30" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="68" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="28" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="68" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="26" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="68" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="24" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="68" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="22" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="68" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="20" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="68" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="18" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="68" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="16" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="68" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="14" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="68" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="12" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="68" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="10" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="68" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="8" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="68" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="6" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="68" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="4" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="68" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="2" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="293"><net_src comp="34" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="52" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="300"><net_src comp="34" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="52" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="311"><net_src comp="288" pin="3"/><net_sink comp="302" pin=2"/></net>

<net id="312"><net_src comp="295" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="318"><net_src comp="34" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="52" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="325"><net_src comp="34" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="52" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="313" pin="3"/><net_sink comp="302" pin=2"/></net>

<net id="328"><net_src comp="320" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="334"><net_src comp="34" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="52" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="34" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="52" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="329" pin="3"/><net_sink comp="302" pin=2"/></net>

<net id="344"><net_src comp="336" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="350"><net_src comp="34" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="52" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="357"><net_src comp="34" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="52" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="345" pin="3"/><net_sink comp="302" pin=2"/></net>

<net id="360"><net_src comp="352" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="366"><net_src comp="34" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="52" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="52" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="374"><net_src comp="0" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="52" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="52" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="382"><net_src comp="369" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="388"><net_src comp="0" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="52" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="44" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="391"><net_src comp="383" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="397"><net_src comp="0" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="52" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="94" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="400"><net_src comp="392" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="406"><net_src comp="0" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="52" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="96" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="409"><net_src comp="401" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="415"><net_src comp="0" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="52" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="98" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="418"><net_src comp="410" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="424"><net_src comp="0" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="52" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="100" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="427"><net_src comp="419" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="433"><net_src comp="0" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="52" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="102" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="436"><net_src comp="428" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="442"><net_src comp="0" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="52" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="104" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="445"><net_src comp="437" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="451"><net_src comp="34" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="52" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="44" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="459"><net_src comp="0" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="52" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="106" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="462"><net_src comp="454" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="463"><net_src comp="446" pin="3"/><net_sink comp="302" pin=2"/></net>

<net id="469"><net_src comp="34" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="52" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="94" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="477"><net_src comp="0" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="52" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="108" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="480"><net_src comp="472" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="481"><net_src comp="464" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="487"><net_src comp="34" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="52" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="96" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="495"><net_src comp="0" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="52" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="110" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="498"><net_src comp="490" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="499"><net_src comp="482" pin="3"/><net_sink comp="302" pin=2"/></net>

<net id="505"><net_src comp="0" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="52" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="112" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="508"><net_src comp="500" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="514"><net_src comp="34" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="52" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="106" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="517"><net_src comp="509" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="523"><net_src comp="34" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="52" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="108" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="531"><net_src comp="0" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="52" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="114" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="534"><net_src comp="526" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="535"><net_src comp="518" pin="3"/><net_sink comp="302" pin=2"/></net>

<net id="541"><net_src comp="34" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="52" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="110" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="549"><net_src comp="0" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="52" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="116" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="552"><net_src comp="544" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="553"><net_src comp="536" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="559"><net_src comp="34" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="52" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="112" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="567"><net_src comp="0" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="52" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="118" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="570"><net_src comp="562" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="571"><net_src comp="554" pin="3"/><net_sink comp="302" pin=2"/></net>

<net id="577"><net_src comp="0" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="52" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="120" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="580"><net_src comp="572" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="584"><net_src comp="92" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="591"><net_src comp="581" pin="1"/><net_sink comp="585" pin=2"/></net>

<net id="592"><net_src comp="585" pin="4"/><net_sink comp="377" pin=1"/></net>

<net id="596"><net_src comp="92" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="603"><net_src comp="593" pin="1"/><net_sink comp="597" pin=2"/></net>

<net id="607"><net_src comp="92" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="614"><net_src comp="604" pin="1"/><net_sink comp="608" pin=2"/></net>

<net id="615"><net_src comp="608" pin="4"/><net_sink comp="377" pin=1"/></net>

<net id="619"><net_src comp="92" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="626"><net_src comp="616" pin="1"/><net_sink comp="620" pin=2"/></net>

<net id="627"><net_src comp="620" pin="4"/><net_sink comp="377" pin=1"/></net>

<net id="631"><net_src comp="92" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="638"><net_src comp="628" pin="1"/><net_sink comp="632" pin=2"/></net>

<net id="639"><net_src comp="632" pin="4"/><net_sink comp="377" pin=1"/></net>

<net id="643"><net_src comp="92" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="650"><net_src comp="640" pin="1"/><net_sink comp="644" pin=2"/></net>

<net id="651"><net_src comp="644" pin="4"/><net_sink comp="377" pin=1"/></net>

<net id="655"><net_src comp="92" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="662"><net_src comp="652" pin="1"/><net_sink comp="656" pin=2"/></net>

<net id="663"><net_src comp="656" pin="4"/><net_sink comp="377" pin=1"/></net>

<net id="667"><net_src comp="92" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="674"><net_src comp="664" pin="1"/><net_sink comp="668" pin=2"/></net>

<net id="675"><net_src comp="668" pin="4"/><net_sink comp="377" pin=1"/></net>

<net id="679"><net_src comp="92" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="686"><net_src comp="676" pin="1"/><net_sink comp="680" pin=2"/></net>

<net id="687"><net_src comp="680" pin="4"/><net_sink comp="377" pin=1"/></net>

<net id="691"><net_src comp="92" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="698"><net_src comp="688" pin="1"/><net_sink comp="692" pin=2"/></net>

<net id="702"><net_src comp="92" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="709"><net_src comp="699" pin="1"/><net_sink comp="703" pin=2"/></net>

<net id="713"><net_src comp="92" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="720"><net_src comp="710" pin="1"/><net_sink comp="714" pin=2"/></net>

<net id="724"><net_src comp="92" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="731"><net_src comp="721" pin="1"/><net_sink comp="725" pin=2"/></net>

<net id="735"><net_src comp="92" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="742"><net_src comp="732" pin="1"/><net_sink comp="736" pin=2"/></net>

<net id="746"><net_src comp="92" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="753"><net_src comp="743" pin="1"/><net_sink comp="747" pin=2"/></net>

<net id="757"><net_src comp="92" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="764"><net_src comp="754" pin="1"/><net_sink comp="758" pin=2"/></net>

<net id="805"><net_src comp="90" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="806"><net_src comp="216" pin="2"/><net_sink comp="765" pin=5"/></net>

<net id="807"><net_src comp="222" pin="2"/><net_sink comp="765" pin=6"/></net>

<net id="808"><net_src comp="228" pin="2"/><net_sink comp="765" pin=7"/></net>

<net id="809"><net_src comp="234" pin="2"/><net_sink comp="765" pin=8"/></net>

<net id="810"><net_src comp="264" pin="2"/><net_sink comp="765" pin=13"/></net>

<net id="811"><net_src comp="270" pin="2"/><net_sink comp="765" pin=14"/></net>

<net id="812"><net_src comp="276" pin="2"/><net_sink comp="765" pin=15"/></net>

<net id="813"><net_src comp="282" pin="2"/><net_sink comp="765" pin=16"/></net>

<net id="814"><net_src comp="34" pin="0"/><net_sink comp="765" pin=19"/></net>

<net id="815"><net_src comp="38" pin="0"/><net_sink comp="765" pin=36"/></net>

<net id="816"><net_src comp="40" pin="0"/><net_sink comp="765" pin=37"/></net>

<net id="822"><net_src comp="46" pin="0"/><net_sink comp="817" pin=0"/></net>

<net id="823"><net_src comp="186" pin="2"/><net_sink comp="817" pin=1"/></net>

<net id="824"><net_src comp="48" pin="0"/><net_sink comp="817" pin=2"/></net>

<net id="829"><net_src comp="817" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="50" pin="0"/><net_sink comp="825" pin=1"/></net>

<net id="834"><net_src comp="825" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="840"><net_src comp="817" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="54" pin="0"/><net_sink comp="836" pin=1"/></net>

<net id="845"><net_src comp="836" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="851"><net_src comp="56" pin="0"/><net_sink comp="847" pin=1"/></net>

<net id="855"><net_src comp="847" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="861"><net_src comp="58" pin="0"/><net_sink comp="857" pin=1"/></net>

<net id="865"><net_src comp="857" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="871"><net_src comp="60" pin="0"/><net_sink comp="867" pin=1"/></net>

<net id="875"><net_src comp="867" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="881"><net_src comp="62" pin="0"/><net_sink comp="877" pin=1"/></net>

<net id="885"><net_src comp="877" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="891"><net_src comp="64" pin="0"/><net_sink comp="887" pin=1"/></net>

<net id="895"><net_src comp="887" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="901"><net_src comp="66" pin="0"/><net_sink comp="897" pin=1"/></net>

<net id="905"><net_src comp="897" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="911"><net_src comp="258" pin="2"/><net_sink comp="907" pin=1"/></net>

<net id="912"><net_src comp="907" pin="2"/><net_sink comp="765" pin=12"/></net>

<net id="917"><net_src comp="252" pin="2"/><net_sink comp="913" pin=1"/></net>

<net id="918"><net_src comp="913" pin="2"/><net_sink comp="765" pin=11"/></net>

<net id="923"><net_src comp="246" pin="2"/><net_sink comp="919" pin=1"/></net>

<net id="924"><net_src comp="919" pin="2"/><net_sink comp="765" pin=10"/></net>

<net id="929"><net_src comp="240" pin="2"/><net_sink comp="925" pin=1"/></net>

<net id="930"><net_src comp="925" pin="2"/><net_sink comp="765" pin=9"/></net>

<net id="935"><net_src comp="210" pin="2"/><net_sink comp="931" pin=1"/></net>

<net id="936"><net_src comp="931" pin="2"/><net_sink comp="765" pin=4"/></net>

<net id="941"><net_src comp="204" pin="2"/><net_sink comp="937" pin=1"/></net>

<net id="942"><net_src comp="937" pin="2"/><net_sink comp="765" pin=3"/></net>

<net id="947"><net_src comp="198" pin="2"/><net_sink comp="943" pin=1"/></net>

<net id="948"><net_src comp="943" pin="2"/><net_sink comp="765" pin=2"/></net>

<net id="953"><net_src comp="192" pin="2"/><net_sink comp="949" pin=1"/></net>

<net id="954"><net_src comp="949" pin="2"/><net_sink comp="765" pin=1"/></net>

<net id="959"><net_src comp="88" pin="0"/><net_sink comp="955" pin=1"/></net>

<net id="963"><net_src comp="960" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="1013"><net_src comp="302" pin="3"/><net_sink comp="1009" pin=0"/></net>

<net id="1014"><net_src comp="597" pin="4"/><net_sink comp="1009" pin=1"/></net>

<net id="1019"><net_src comp="302" pin="7"/><net_sink comp="1015" pin=0"/></net>

<net id="1020"><net_src comp="692" pin="4"/><net_sink comp="1015" pin=1"/></net>

<net id="1021"><net_src comp="1015" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="1026"><net_src comp="302" pin="3"/><net_sink comp="1022" pin=0"/></net>

<net id="1027"><net_src comp="703" pin="4"/><net_sink comp="1022" pin=1"/></net>

<net id="1028"><net_src comp="1022" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="1033"><net_src comp="302" pin="7"/><net_sink comp="1029" pin=0"/></net>

<net id="1034"><net_src comp="714" pin="4"/><net_sink comp="1029" pin=1"/></net>

<net id="1035"><net_src comp="1029" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="1040"><net_src comp="302" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="725" pin="4"/><net_sink comp="1036" pin=1"/></net>

<net id="1042"><net_src comp="1036" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="1047"><net_src comp="302" pin="7"/><net_sink comp="1043" pin=0"/></net>

<net id="1048"><net_src comp="736" pin="4"/><net_sink comp="1043" pin=1"/></net>

<net id="1049"><net_src comp="1043" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="1054"><net_src comp="302" pin="3"/><net_sink comp="1050" pin=0"/></net>

<net id="1055"><net_src comp="747" pin="4"/><net_sink comp="1050" pin=1"/></net>

<net id="1056"><net_src comp="1050" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="1061"><net_src comp="302" pin="7"/><net_sink comp="1057" pin=0"/></net>

<net id="1062"><net_src comp="758" pin="4"/><net_sink comp="1057" pin=1"/></net>

<net id="1063"><net_src comp="1057" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="1067"><net_src comp="186" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="1069"><net_src comp="1064" pin="1"/><net_sink comp="765" pin=17"/></net>

<net id="1073"><net_src comp="122" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="765" pin=35"/></net>

<net id="1075"><net_src comp="1070" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1079"><net_src comp="126" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="765" pin=34"/></net>

<net id="1081"><net_src comp="1076" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1085"><net_src comp="130" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="765" pin=33"/></net>

<net id="1087"><net_src comp="1082" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1091"><net_src comp="134" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="765" pin=32"/></net>

<net id="1093"><net_src comp="1088" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1097"><net_src comp="138" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="765" pin=31"/></net>

<net id="1099"><net_src comp="1094" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="1103"><net_src comp="142" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="765" pin=30"/></net>

<net id="1105"><net_src comp="1100" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="1109"><net_src comp="146" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="765" pin=29"/></net>

<net id="1111"><net_src comp="1106" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="1115"><net_src comp="150" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="765" pin=28"/></net>

<net id="1117"><net_src comp="1112" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="1121"><net_src comp="154" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="765" pin=27"/></net>

<net id="1123"><net_src comp="1118" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="1127"><net_src comp="158" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="765" pin=26"/></net>

<net id="1129"><net_src comp="1124" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="1133"><net_src comp="162" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="765" pin=25"/></net>

<net id="1135"><net_src comp="1130" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="1139"><net_src comp="166" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="765" pin=24"/></net>

<net id="1141"><net_src comp="1136" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="1145"><net_src comp="170" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="765" pin=23"/></net>

<net id="1147"><net_src comp="1142" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="1151"><net_src comp="174" pin="1"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="765" pin=22"/></net>

<net id="1153"><net_src comp="1148" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="1157"><net_src comp="178" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="765" pin=21"/></net>

<net id="1159"><net_src comp="1154" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="1163"><net_src comp="182" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="765" pin=20"/></net>

<net id="1165"><net_src comp="1160" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="1169"><net_src comp="817" pin="3"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="1171"><net_src comp="1166" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1172"><net_src comp="1166" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="1173"><net_src comp="1166" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="1174"><net_src comp="1166" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="1175"><net_src comp="1166" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="1176"><net_src comp="1166" pin="1"/><net_sink comp="765" pin=18"/></net>

<net id="1180"><net_src comp="288" pin="3"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="1185"><net_src comp="295" pin="3"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1190"><net_src comp="302" pin="7"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1195"><net_src comp="313" pin="3"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="1200"><net_src comp="302" pin="3"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="1205"><net_src comp="320" pin="3"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1210"><net_src comp="302" pin="7"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="1215"><net_src comp="302" pin="3"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="1220"><net_src comp="329" pin="3"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="1225"><net_src comp="336" pin="3"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1230"><net_src comp="302" pin="7"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="1235"><net_src comp="345" pin="3"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="1240"><net_src comp="302" pin="3"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="1245"><net_src comp="352" pin="3"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1250"><net_src comp="302" pin="7"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="1255"><net_src comp="302" pin="3"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="1260"><net_src comp="216" pin="2"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="765" pin=5"/></net>

<net id="1265"><net_src comp="222" pin="2"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="765" pin=6"/></net>

<net id="1270"><net_src comp="228" pin="2"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="765" pin=7"/></net>

<net id="1275"><net_src comp="234" pin="2"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="765" pin=8"/></net>

<net id="1280"><net_src comp="264" pin="2"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="765" pin=13"/></net>

<net id="1285"><net_src comp="270" pin="2"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="765" pin=14"/></net>

<net id="1290"><net_src comp="276" pin="2"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="765" pin=15"/></net>

<net id="1295"><net_src comp="282" pin="2"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="765" pin=16"/></net>

<net id="1300"><net_src comp="361" pin="3"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1305"><net_src comp="907" pin="2"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="765" pin=12"/></net>

<net id="1310"><net_src comp="913" pin="2"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="765" pin=11"/></net>

<net id="1315"><net_src comp="919" pin="2"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="765" pin=10"/></net>

<net id="1320"><net_src comp="925" pin="2"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="765" pin=9"/></net>

<net id="1325"><net_src comp="931" pin="2"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="765" pin=4"/></net>

<net id="1330"><net_src comp="937" pin="2"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="765" pin=3"/></net>

<net id="1335"><net_src comp="943" pin="2"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="765" pin=2"/></net>

<net id="1340"><net_src comp="949" pin="2"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="1345"><net_src comp="955" pin="2"/><net_sink comp="1342" pin=0"/></net>

<net id="1394"><net_src comp="1009" pin="2"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="1399"><net_src comp="446" pin="3"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="1404"><net_src comp="464" pin="3"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1409"><net_src comp="482" pin="3"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="1414"><net_src comp="509" pin="3"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1419"><net_src comp="518" pin="3"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="1424"><net_src comp="536" pin="3"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1429"><net_src comp="554" pin="3"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="302" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Clefia_dec | {8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
 - Input state : 
	Port: ClefiaDecrypt.1 : p_read | {6 }
	Port: ClefiaDecrypt.1 : p_read1 | {6 }
	Port: ClefiaDecrypt.1 : p_read2 | {6 }
	Port: ClefiaDecrypt.1 : p_read3 | {6 }
	Port: ClefiaDecrypt.1 : p_read4 | {6 }
	Port: ClefiaDecrypt.1 : p_read5 | {6 }
	Port: ClefiaDecrypt.1 : p_read6 | {6 }
	Port: ClefiaDecrypt.1 : p_read7 | {6 }
	Port: ClefiaDecrypt.1 : p_read8 | {6 }
	Port: ClefiaDecrypt.1 : p_read9 | {6 }
	Port: ClefiaDecrypt.1 : p_read10 | {6 }
	Port: ClefiaDecrypt.1 : p_read11 | {6 }
	Port: ClefiaDecrypt.1 : p_read12 | {6 }
	Port: ClefiaDecrypt.1 : p_read13 | {6 }
	Port: ClefiaDecrypt.1 : p_read14 | {6 }
	Port: ClefiaDecrypt.1 : p_read15 | {6 }
	Port: ClefiaDecrypt.1 : rk | {1 2 3 4 5 6 7 8 9 16 17 18 19 20 21 22 23 }
	Port: ClefiaDecrypt.1 : r | {1 }
	Port: ClefiaDecrypt.1 : clefia_s0 | {6 7 }
	Port: ClefiaDecrypt.1 : clefia_s1 | {6 7 }
  - Chain level:
	State 1
		add_ln432 : 1
		zext_ln432 : 2
		rk_addr_65 : 3
		add_ln124 : 1
		zext_ln124 : 2
		rk_addr_66 : 3
		rk_load_40 : 4
		rk_load_41 : 4
	State 2
		zext_ln124_87 : 1
		rk_addr_67 : 2
		zext_ln124_88 : 1
		rk_addr_68 : 2
		rk_load_42 : 3
		rk_load_43 : 3
	State 3
		zext_ln433 : 1
		rk_addr_69 : 2
		zext_ln124_89 : 1
		rk_addr_70 : 2
		rk_load_44 : 3
		rk_load_45 : 3
	State 4
		zext_ln124_90 : 1
		rk_addr_71 : 2
		zext_ln124_91 : 1
		rk_addr_72 : 2
		rk_load_46 : 3
		rk_load_47 : 3
	State 5
	State 6
		br_ln230 : 1
	State 7
	State 8
		fout_0_1 : 1
		store_ln117 : 2
	State 9
		store_ln117 : 1
		xor_ln124 : 1
	State 10
		store_ln117 : 1
	State 11
		store_ln117 : 1
	State 12
		store_ln117 : 1
	State 13
		store_ln117 : 1
	State 14
		store_ln117 : 1
	State 15
		store_ln117 : 1
	State 16
		store_ln124 : 1
		rk_load_48 : 1
	State 17
		xor_ln124_52 : 1
		store_ln124 : 1
		rk_load_49 : 1
	State 18
		xor_ln124_53 : 1
		store_ln124 : 1
		rk_load_50 : 1
	State 19
		xor_ln124_54 : 1
		store_ln124 : 1
		rk_load_51 : 1
	State 20
		xor_ln124_55 : 1
		store_ln124 : 1
		rk_load_52 : 1
	State 21
		xor_ln124_56 : 1
		store_ln124 : 1
		rk_load_53 : 1
	State 22
		xor_ln124_57 : 1
		store_ln124 : 1
		rk_load_54 : 1
	State 23
		xor_ln124_58 : 1
		store_ln124 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------|---------|---------|---------|
| Operation|                      Functional Unit                     |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------|---------|---------|---------|
|   call   | grp_ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5_fu_765 | 41.6088 |   905   |   1344  |
|----------|----------------------------------------------------------|---------|---------|---------|
|          |                        rin_fu_907                        |    0    |    0    |    8    |
|          |                       rin_38_fu_913                      |    0    |    0    |    8    |
|          |                       rin_39_fu_919                      |    0    |    0    |    8    |
|          |                       rin_40_fu_925                      |    0    |    0    |    8    |
|          |                       rin_41_fu_931                      |    0    |    0    |    8    |
|          |                       rin_42_fu_937                      |    0    |    0    |    8    |
|          |                       rin_43_fu_943                      |    0    |    0    |    8    |
|    xor   |                       rin_44_fu_949                      |    0    |    0    |    8    |
|          |                     xor_ln124_fu_1009                    |    0    |    0    |    8    |
|          |                   xor_ln124_52_fu_1015                   |    0    |    0    |    8    |
|          |                   xor_ln124_53_fu_1022                   |    0    |    0    |    8    |
|          |                   xor_ln124_54_fu_1029                   |    0    |    0    |    8    |
|          |                   xor_ln124_55_fu_1036                   |    0    |    0    |    8    |
|          |                   xor_ln124_56_fu_1043                   |    0    |    0    |    8    |
|          |                   xor_ln124_57_fu_1050                   |    0    |    0    |    8    |
|          |                   xor_ln124_58_fu_1057                   |    0    |    0    |    8    |
|----------|----------------------------------------------------------|---------|---------|---------|
|          |                     add_ln432_fu_825                     |    0    |    0    |    15   |
|          |                     add_ln124_fu_836                     |    0    |    0    |    15   |
|          |                    add_ln124_84_fu_847                   |    0    |    0    |    15   |
|    add   |                    add_ln124_85_fu_857                   |    0    |    0    |    15   |
|          |                     add_ln433_fu_867                     |    0    |    0    |    15   |
|          |                    add_ln124_86_fu_877                   |    0    |    0    |    15   |
|          |                    add_ln124_87_fu_887                   |    0    |    0    |    15   |
|          |                    add_ln124_88_fu_897                   |    0    |    0    |    15   |
|----------|----------------------------------------------------------|---------|---------|---------|
|   icmp   |                     icmp_ln230_fu_955                    |    0    |    0    |    9    |
|----------|----------------------------------------------------------|---------|---------|---------|
|          |                    r_read_read_fu_186                    |    0    |    0    |    0    |
|          |                   p_read_16_read_fu_192                  |    0    |    0    |    0    |
|          |                   p_read_17_read_fu_198                  |    0    |    0    |    0    |
|          |                   p_read_18_read_fu_204                  |    0    |    0    |    0    |
|          |                   p_read_19_read_fu_210                  |    0    |    0    |    0    |
|          |                   p_read_20_read_fu_216                  |    0    |    0    |    0    |
|          |                   p_read_21_read_fu_222                  |    0    |    0    |    0    |
|          |                   p_read_22_read_fu_228                  |    0    |    0    |    0    |
|   read   |                   p_read_23_read_fu_234                  |    0    |    0    |    0    |
|          |                   p_read723_read_fu_240                  |    0    |    0    |    0    |
|          |                   p_read622_read_fu_246                  |    0    |    0    |    0    |
|          |                   p_read521_read_fu_252                  |    0    |    0    |    0    |
|          |                   p_read420_read_fu_258                  |    0    |    0    |    0    |
|          |                   p_read319_read_fu_264                  |    0    |    0    |    0    |
|          |                   p_read218_read_fu_270                  |    0    |    0    |    0    |
|          |                   p_read117_read_fu_276                  |    0    |    0    |    0    |
|          |                   p_read16_read_fu_282                   |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                       shl_ln_fu_817                      |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|          |                     zext_ln432_fu_831                    |    0    |    0    |    0    |
|          |                     zext_ln124_fu_842                    |    0    |    0    |    0    |
|          |                   zext_ln124_87_fu_852                   |    0    |    0    |    0    |
|   zext   |                   zext_ln124_88_fu_862                   |    0    |    0    |    0    |
|          |                     zext_ln433_fu_872                    |    0    |    0    |    0    |
|          |                   zext_ln124_89_fu_882                   |    0    |    0    |    0    |
|          |                   zext_ln124_90_fu_892                   |    0    |    0    |    0    |
|          |                   zext_ln124_91_fu_902                   |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|   Total  |                                                          | 41.6088 |   905   |   1601  |
|----------|----------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| fin_0_loc_reg_1088|    8   |
|fin_10_loc_reg_1124|    8   |
|fin_11_loc_reg_1118|    8   |
|fin_12_loc_reg_1112|    8   |
|fin_13_loc_reg_1106|    8   |
|fin_14_loc_reg_1100|    8   |
|fin_15_loc_reg_1094|    8   |
| fin_1_loc_reg_1082|    8   |
| fin_2_loc_reg_1076|    8   |
| fin_3_loc_reg_1070|    8   |
| fin_4_loc_reg_1160|    8   |
| fin_5_loc_reg_1154|    8   |
| fin_6_loc_reg_1148|    8   |
| fin_7_loc_reg_1142|    8   |
| fin_8_loc_reg_1136|    8   |
| fin_9_loc_reg_1130|    8   |
|  fout_0_1_reg_581 |    8   |
| fout_10_1_reg_664 |    8   |
| fout_11_1_reg_676 |    8   |
| fout_12_1_reg_721 |    8   |
| fout_13_1_reg_732 |    8   |
| fout_14_1_reg_743 |    8   |
| fout_15_1_reg_754 |    8   |
|  fout_1_1_reg_604 |    8   |
|  fout_2_1_reg_616 |    8   |
|  fout_3_1_reg_628 |    8   |
|  fout_4_1_reg_593 |    8   |
|  fout_5_1_reg_688 |    8   |
|  fout_6_1_reg_699 |    8   |
|  fout_7_1_reg_710 |    8   |
|  fout_8_1_reg_640 |    8   |
|  fout_9_1_reg_652 |    8   |
|icmp_ln230_reg_1342|    1   |
| p_read117_reg_1287|    8   |
| p_read16_reg_1292 |    8   |
| p_read218_reg_1282|    8   |
| p_read319_reg_1277|    8   |
| p_read_20_reg_1257|    8   |
| p_read_21_reg_1262|    8   |
| p_read_22_reg_1267|    8   |
| p_read_23_reg_1272|    8   |
|  r_read_reg_1064  |    5   |
|  rin_38_reg_1307  |    8   |
|  rin_39_reg_1312  |    8   |
|  rin_40_reg_1317  |    8   |
|  rin_41_reg_1322  |    8   |
|  rin_42_reg_1327  |    8   |
|  rin_43_reg_1332  |    8   |
|  rin_44_reg_1337  |    8   |
|    rin_reg_1302   |    8   |
|rk_addr_65_reg_1177|    8   |
|rk_addr_66_reg_1182|    8   |
|rk_addr_67_reg_1192|    8   |
|rk_addr_68_reg_1202|    8   |
|rk_addr_69_reg_1217|    8   |
|rk_addr_70_reg_1222|    8   |
|rk_addr_71_reg_1232|    8   |
|rk_addr_72_reg_1242|    8   |
|rk_addr_73_reg_1396|    8   |
|rk_addr_74_reg_1401|    8   |
|rk_addr_75_reg_1406|    8   |
|rk_addr_76_reg_1411|    8   |
|rk_addr_77_reg_1416|    8   |
|rk_addr_78_reg_1421|    8   |
|rk_addr_79_reg_1426|    8   |
|  rk_addr_reg_1297 |    8   |
|rk_load_40_reg_1187|    8   |
|rk_load_41_reg_1197|    8   |
|rk_load_42_reg_1207|    8   |
|rk_load_43_reg_1212|    8   |
|rk_load_44_reg_1227|    8   |
|rk_load_45_reg_1237|    8   |
|rk_load_46_reg_1247|    8   |
|rk_load_47_reg_1252|    8   |
|  shl_ln_reg_1166  |    8   |
| xor_ln124_reg_1391|    8   |
+-------------------+--------+
|       Total       |   598  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Comp                           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------------|------|------|------|--------||---------||---------|
|                     grp_access_fu_302                    |  p0  |  15  |   8  |   120  ||    65   |
|                     grp_access_fu_302                    |  p2  |  16  |   0  |    0   ||    65   |
|                     grp_access_fu_377                    |  p0  |  16  |   4  |   64   ||    65   |
|                     grp_access_fu_377                    |  p1  |  16  |   8  |   128  ||    65   |
| grp_ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5_fu_765 |  p1  |   2  |   8  |   16   ||    9    |
| grp_ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5_fu_765 |  p2  |   2  |   8  |   16   ||    9    |
| grp_ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5_fu_765 |  p3  |   2  |   8  |   16   ||    9    |
| grp_ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5_fu_765 |  p4  |   2  |   8  |   16   ||    9    |
| grp_ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5_fu_765 |  p5  |   2  |   8  |   16   ||    9    |
| grp_ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5_fu_765 |  p6  |   2  |   8  |   16   ||    9    |
| grp_ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5_fu_765 |  p7  |   2  |   8  |   16   ||    9    |
| grp_ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5_fu_765 |  p8  |   2  |   8  |   16   ||    9    |
| grp_ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5_fu_765 |  p9  |   2  |   8  |   16   ||    9    |
| grp_ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5_fu_765 |  p10 |   2  |   8  |   16   ||    9    |
| grp_ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5_fu_765 |  p11 |   2  |   8  |   16   ||    9    |
| grp_ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5_fu_765 |  p12 |   2  |   8  |   16   ||    9    |
| grp_ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5_fu_765 |  p13 |   2  |   8  |   16   ||    9    |
| grp_ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5_fu_765 |  p14 |   2  |   8  |   16   ||    9    |
| grp_ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5_fu_765 |  p15 |   2  |   8  |   16   ||    9    |
| grp_ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5_fu_765 |  p16 |   2  |   8  |   16   ||    9    |
|----------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Total                          |      |      |      |   568  || 33.8433 ||   404   |
|----------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   41   |   905  |  1601  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   33   |    -   |   404  |
|  Register |    -   |   598  |    -   |
+-----------+--------+--------+--------+
|   Total   |   75   |  1503  |  2005  |
+-----------+--------+--------+--------+
