{
    "value": [
        "ref:v0:46141083:/home/jimple/Documents/ysyx/ysyx-workbench/ysyxSoC/src/amba/AXI4DataWidthConverter.scala",
        "ref:v0:b8906f3a:/home/jimple/Documents/ysyx/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala",
        "ref:v0:92d113b1:/home/jimple/Documents/ysyx/ysyx-workbench/ysyxSoC/src/amba/APBDelayer.scala",
        "ref:v0:d3d42194:/home/jimple/Documents/ysyx/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala",
        "ref:v0:7b616ad7:/home/jimple/Documents/ysyx/ysyx-workbench/ysyxSoC/src/SoC.scala",
        "ref:v0:0f8ea959:/home/jimple/Documents/ysyx/ysyx-workbench/ysyxSoC/src/device/VGA.scala",
        "ref:v0:6460aed3:/home/jimple/Documents/ysyx/ysyx-workbench/ysyxSoC/src/device/PSRAM.scala",
        "ref:v0:c6426b7d:/home/jimple/Documents/ysyx/ysyx-workbench/ysyxSoC/src/device/SDRAM.scala",
        "ref:v0:c8592094:/home/jimple/Documents/ysyx/ysyx-workbench/ysyxSoC/src/device/Keyboard.scala",
        "ref:v0:52f5211d:/home/jimple/Documents/ysyx/ysyx-workbench/ysyxSoC/src/device/SPI.scala",
        "ref:v0:eab15ba3:/home/jimple/Documents/ysyx/ysyx-workbench/ysyxSoC/src/device/BitRev.scala",
        "ref:v0:19efae62:/home/jimple/Documents/ysyx/ysyx-workbench/ysyxSoC/src/device/GPIO.scala",
        "ref:v0:fd04ea18:/home/jimple/Documents/ysyx/ysyx-workbench/ysyxSoC/src/device/Uart16550.scala",
        "ref:v0:d00aaafa:/home/jimple/Documents/ysyx/ysyx-workbench/ysyxSoC/src/device/MROM.scala",
        "ref:v0:00cb1e87:/home/jimple/Documents/ysyx/ysyx-workbench/ysyxSoC/src/device/ChipLinkBridge.scala",
        "ref:v0:b3a957b2:/home/jimple/Documents/ysyx/ysyx-workbench/ysyxSoC/src/util/TriState.scala",
        "ref:v0:f4dbf8e8:/home/jimple/Documents/ysyx/ysyx-workbench/ysyxSoC/src/CPU.scala",
        "ref:v0:45909387:/home/jimple/Documents/ysyx/ysyx-workbench/ysyxSoC/src/chiplink/Bundles.scala",
        "ref:v0:5d858a65:/home/jimple/Documents/ysyx/ysyx-workbench/ysyxSoC/src/chiplink/TX.scala",
        "ref:v0:31b2fbb9:/home/jimple/Documents/ysyx/ysyx-workbench/ysyxSoC/src/chiplink/SinkA.scala",
        "ref:v0:17e312aa:/home/jimple/Documents/ysyx/ysyx-workbench/ysyxSoC/src/chiplink/SinkD.scala",
        "ref:v0:ddd84901:/home/jimple/Documents/ysyx/ysyx-workbench/ysyxSoC/src/chiplink/StuckSnooper.scala",
        "ref:v0:1e2df6d0:/home/jimple/Documents/ysyx/ysyx-workbench/ysyxSoC/src/chiplink/SourceD.scala",
        "ref:v0:9cdbb8f7:/home/jimple/Documents/ysyx/ysyx-workbench/ysyxSoC/src/chiplink/RX.scala",
        "ref:v0:f3442474:/home/jimple/Documents/ysyx/ysyx-workbench/ysyxSoC/src/chiplink/SourceE.scala",
        "ref:v0:a2092942:/home/jimple/Documents/ysyx/ysyx-workbench/ysyxSoC/src/chiplink/SinkB.scala",
        "ref:v0:815286ff:/home/jimple/Documents/ysyx/ysyx-workbench/ysyxSoC/src/chiplink/SinkC.scala",
        "ref:v0:fbe94992:/home/jimple/Documents/ysyx/ysyx-workbench/ysyxSoC/src/chiplink/ChipLink.scala",
        "ref:v0:9d255c91:/home/jimple/Documents/ysyx/ysyx-workbench/ysyxSoC/src/chiplink/Parameters.scala",
        "ref:v0:bdc59926:/home/jimple/Documents/ysyx/ysyx-workbench/ysyxSoC/src/chiplink/Partial.scala",
        "ref:v0:ef850308:/home/jimple/Documents/ysyx/ysyx-workbench/ysyxSoC/src/chiplink/SourceB.scala",
        "ref:v0:92ee5e4c:/home/jimple/Documents/ysyx/ysyx-workbench/ysyxSoC/src/chiplink/SourceC.scala",
        "ref:v0:56c5d21f:/home/jimple/Documents/ysyx/ysyx-workbench/ysyxSoC/src/chiplink/SinkE.scala",
        "ref:v0:998475fd:/home/jimple/Documents/ysyx/ysyx-workbench/ysyxSoC/src/chiplink/CAM.scala",
        "ref:v0:1b0e25b0:/home/jimple/Documents/ysyx/ysyx-workbench/ysyxSoC/src/chiplink/SourceA.scala",
        "ref:v0:65c852d8:/home/jimple/Documents/ysyx/ysyx-workbench/ysyxSoC/src/Top.scala"
    ],
    "valueHash": 1372352095,
    "inputsHash": -2028457683
}