0.7
2020.2
May 22 2024
19:03:11
D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1728913715,verilog,,D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.gen/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v,,blk_mem_gen_0,,,,,,,,
D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v,1728914318,verilog,,D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,,blk_mem_gen_1,,,,,,,,
D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.gen/sources_1/ip/blk_mem_gen_2/sim/blk_mem_gen_2.v,1728914453,verilog,,D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v,,blk_mem_gen_2,,,,,,,,
D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.gen/sources_1/ip/blk_mem_gen_3/sim/blk_mem_gen_3.v,1728914511,verilog,,D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.gen/sources_1/ip/blk_mem_gen_2/sim/blk_mem_gen_2.v,,blk_mem_gen_3,,,,,,,,
D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.gen/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v,1728913413,verilog,,D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/ALU.v,,dist_mem_gen_0,,,,,,,,
D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sim_1/new/CPU_TB.v,1728914737,verilog,,,,CPU_TB,,,,,,,,
D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/ALU.v,1728912522,verilog,,D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/ALU_Decoder.v,,ALU,,,,,,,,
D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/ALU_Decoder.v,1728912493,verilog,,D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/Adder.v,,ALU_Decoder,,,,,,,,
D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/Adder.v,1728912467,verilog,,D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/BRAM.v,,Adder,,,,,,,,
D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/BRAM.v,1728914032,verilog,,D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/Branch_evaluation.v,,BRAM,,,,,,,,
D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/Branch_evaluation.v,1728913508,verilog,,D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/CPU.v,,Branch_evaluation,,,,,,,,
D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/CPU.v,1728913522,verilog,,D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/CPU_Wrapper.v,,CPU,,,,,,,,
D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/CPU_Wrapper.v,1728914682,verilog,,D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/Controller.v,,CPU_Wrapper,,,,,,,,
D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/Controller.v,1728912566,verilog,,D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/Data_memory.v,,Controller,,,,,,,,
D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/Data_memory.v,1728912646,verilog,,D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/FF_Res.v,,Data_memory,,,,,,,,
D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/FF_Res.v,1728913026,verilog,,D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/FF_Res_EN.v,,FF_Res,,,,,,,,
D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/FF_Res_EN.v,1728913085,verilog,,D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/Forwarding_unit_2.v,,FF_Res_EN,,,,,,,,
D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/Forwarding_unit_2.v,1728912679,verilog,,D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/Imm_gen.v,,Forwarding_unit_2,,,,,,,,
D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/Imm_gen.v,1728912734,verilog,,D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/Reg_file.v,,Imm_gen,,,,,,,,
D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/Reg_file.v,1728913130,verilog,,D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/Seven_seg_cont.v,,Reg_file,,,,,,,,
D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/Seven_seg_cont.v,1728912843,verilog,,D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/Shifter.v,,Seven_seg_cont,,,,,,,,
D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/Shifter.v,1728912875,verilog,,D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/Stalling_unit.v,,Shifter,,,,,,,,
D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/Stalling_unit.v,1728912904,verilog,,D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/load_hw.v,,Stalling_unit,,,,,,,,
D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/load_hw.v,1728913332,verilog,,D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/mux_2.v,,load_hw,,,,,,,,
D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/mux_2.v,1728912799,verilog,,D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/mux_4.v,,mux_2,,,,,,,,
D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/mux_4.v,1728913342,verilog,,D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/store_hw.v,,mux_4,,,,,,,,
D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/store_hw.v,1728912939,verilog,,D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sim_1/new/CPU_TB.v,,store_hw,,,,,,,,
