import top_pkg::*;

package prefetcher_pkg;

`define max(a,b) ((a > b) ? a : b)
`define min(a,b) ((a > b) ? b : a)
`define divide_round_up(a,b) (a - 1)/b + 1

parameter ADJACENCY_QUEUE_WIDTH   = 32; // next version will take top_pkg::NODE_ID_WIDTH
parameter ADJACENCY_QUEUE_DEPTH   = 256;

// Cannot predict message width (depends on feature count and precision), so store 512b AXI beats directly
// This corresponds to different feature counts depending on precision
parameter MESSAGE_QUEUE_WIDTH = 512;
parameter MESSAGE_QUEUE_DEPTH = ADJACENCY_QUEUE_DEPTH * (top_pkg::MAX_FEATURE_COUNT / 16);

parameter MAX_ADJ_FETCH_RESPONSES = `divide_round_up(ADJACENCY_QUEUE_DEPTH * ADJACENCY_QUEUE_WIDTH, top_pkg::AXI_DATA_WIDTH);
parameter MAX_MSG_FETCH_RESPONSES = `divide_round_up(top_pkg::MAX_FEATURE_COUNT * top_pkg::MAX_PRECISION_BYTE_COUNT,  (top_pkg::AXI_DATA_WIDTH/8));
parameter MAX_SCALE_FACTOR_FETCH_RESPONSES = `divide_round_up(top_pkg::MAX_NEIGHBOURS * top_pkg::MAX_PRECISION_BYTE_COUNT,  (top_pkg::AXI_DATA_WIDTH/8));
parameter MAX_FETCH_RESPONSES = `max(MAX_ADJ_FETCH_RESPONSES, MAX_MSG_FETCH_RESPONSES);

typedef enum logic [2:0] {
    ADJ_IDLE                = 3'd0,
    ADJ_FETCH               = 3'd1,
    ADJ_WAIT_RESP           = 3'd2,
    ADJ_STORE               = 3'd3,
    ADJ_PAUSE               = 3'd4,
    ADJ_DONE                = 3'd5
} FETCH_TAG_ADJ_QUEUE_FETCH_FSM_e;

typedef enum logic [2:0] {
    MSG_IDLE = 0,
    MSG_FETCH = 1,
    MSG_STORE = 2,
    MSG_PAUSE = 3,
    MSG_DONE = 4
} FETCH_TAG_MESSAGE_FETCH_FSM_e;

function logic [MESSAGE_QUEUE_WIDTH-1:0] reverse_float_order(input logic [MESSAGE_QUEUE_WIDTH-1:0] msg_queue_write_data);
    localparam int NUM_FLOATS = MESSAGE_QUEUE_WIDTH / 32;

    logic [MESSAGE_QUEUE_WIDTH-1:0] reversed_data;

    // Loop to reverse the order of 32-bit floats
    for (int i = 0; i < NUM_FLOATS; i++) begin
        reversed_data[(NUM_FLOATS-i-1)*32 +: 32] = msg_queue_write_data[i*32 +: 32];
    end

    return reversed_data;
endfunction

endpackage