
LoRa_stm_v6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000097e4  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000051c  080098f8  080098f8  0000a8f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009e14  08009e14  0000b1f0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009e14  08009e14  0000ae14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009e1c  08009e1c  0000b1f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009e1c  08009e1c  0000ae1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009e20  08009e20  0000ae20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f0  20000000  08009e24  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000514  200001f0  0800a014  0000b1f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000704  0800a014  0000b704  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b1f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007f0a  00000000  00000000  0000b219  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f20  00000000  00000000  00013123  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009a8  00000000  00000000  00015048  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000744  00000000  00000000  000159f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000186fb  00000000  00000000  00016134  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b22f  00000000  00000000  0002e82f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086a6f  00000000  00000000  00039a5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c04cd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003da4  00000000  00000000  000c0510  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000c42b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f0 	.word	0x200001f0
 800012c:	00000000 	.word	0x00000000
 8000130:	080098dc 	.word	0x080098dc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001f4 	.word	0x200001f4
 800014c:	080098dc 	.word	0x080098dc

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__aeabi_d2lz>:
 8001024:	b538      	push	{r3, r4, r5, lr}
 8001026:	2200      	movs	r2, #0
 8001028:	2300      	movs	r3, #0
 800102a:	4604      	mov	r4, r0
 800102c:	460d      	mov	r5, r1
 800102e:	f7ff fcc5 	bl	80009bc <__aeabi_dcmplt>
 8001032:	b928      	cbnz	r0, 8001040 <__aeabi_d2lz+0x1c>
 8001034:	4620      	mov	r0, r4
 8001036:	4629      	mov	r1, r5
 8001038:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800103c:	f000 b80a 	b.w	8001054 <__aeabi_d2ulz>
 8001040:	4620      	mov	r0, r4
 8001042:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001046:	f000 f805 	bl	8001054 <__aeabi_d2ulz>
 800104a:	4240      	negs	r0, r0
 800104c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001050:	bd38      	pop	{r3, r4, r5, pc}
 8001052:	bf00      	nop

08001054 <__aeabi_d2ulz>:
 8001054:	b5d0      	push	{r4, r6, r7, lr}
 8001056:	2200      	movs	r2, #0
 8001058:	4b0b      	ldr	r3, [pc, #44]	@ (8001088 <__aeabi_d2ulz+0x34>)
 800105a:	4606      	mov	r6, r0
 800105c:	460f      	mov	r7, r1
 800105e:	f7ff fa3b 	bl	80004d8 <__aeabi_dmul>
 8001062:	f7ff fd11 	bl	8000a88 <__aeabi_d2uiz>
 8001066:	4604      	mov	r4, r0
 8001068:	f7ff f9bc 	bl	80003e4 <__aeabi_ui2d>
 800106c:	2200      	movs	r2, #0
 800106e:	4b07      	ldr	r3, [pc, #28]	@ (800108c <__aeabi_d2ulz+0x38>)
 8001070:	f7ff fa32 	bl	80004d8 <__aeabi_dmul>
 8001074:	4602      	mov	r2, r0
 8001076:	460b      	mov	r3, r1
 8001078:	4630      	mov	r0, r6
 800107a:	4639      	mov	r1, r7
 800107c:	f7ff f874 	bl	8000168 <__aeabi_dsub>
 8001080:	f7ff fd02 	bl	8000a88 <__aeabi_d2uiz>
 8001084:	4621      	mov	r1, r4
 8001086:	bdd0      	pop	{r4, r6, r7, pc}
 8001088:	3df00000 	.word	0x3df00000
 800108c:	41f00000 	.word	0x41f00000

08001090 <newLoRa>:
										  |    spreading factor = 7				       |
											|           bandwidth = 125 KHz        |
											| 		    coding rate = 4/5            |
											----------------------------------------
\* ----------------------------------------------------------------------------- */
LoRa newLoRa(){
 8001090:	b4b0      	push	{r4, r5, r7}
 8001092:	b08f      	sub	sp, #60	@ 0x3c
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
	LoRa new_LoRa;

	new_LoRa.frequency             = 433       ;
 8001098:	f240 13b1 	movw	r3, #433	@ 0x1b1
 800109c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	new_LoRa.spredingFactor        = SF_7      ;
 800109e:	2307      	movs	r3, #7
 80010a0:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
	new_LoRa.bandWidth			   = BW_125KHz ;
 80010a4:	2307      	movs	r3, #7
 80010a6:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
	new_LoRa.crcRate               = CR_4_5    ;
 80010aa:	2301      	movs	r3, #1
 80010ac:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	new_LoRa.power				   = POWER_20db;
 80010b0:	23ff      	movs	r3, #255	@ 0xff
 80010b2:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	new_LoRa.overCurrentProtection = 100       ;
 80010b6:	2364      	movs	r3, #100	@ 0x64
 80010b8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	new_LoRa.preamble			   = 8         ;
 80010bc:	2308      	movs	r3, #8
 80010be:	86bb      	strh	r3, [r7, #52]	@ 0x34

	return new_LoRa;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	461d      	mov	r5, r3
 80010c4:	f107 040c 	add.w	r4, r7, #12
 80010c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010ca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80010cc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010ce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80010d0:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80010d4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 80010d8:	6878      	ldr	r0, [r7, #4]
 80010da:	373c      	adds	r7, #60	@ 0x3c
 80010dc:	46bd      	mov	sp, r7
 80010de:	bcb0      	pop	{r4, r5, r7}
 80010e0:	4770      	bx	lr

080010e2 <LoRa_gotoMode>:
			LoRa* LoRa    --> LoRa object handler
			mode	        --> select from defined modes

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_gotoMode(LoRa* _LoRa, int mode){
 80010e2:	b580      	push	{r7, lr}
 80010e4:	b084      	sub	sp, #16
 80010e6:	af00      	add	r7, sp, #0
 80010e8:	6078      	str	r0, [r7, #4]
 80010ea:	6039      	str	r1, [r7, #0]
	uint8_t    read;
	uint8_t    data;

	read = LoRa_read(_LoRa, RegOpMode);
 80010ec:	2101      	movs	r1, #1
 80010ee:	6878      	ldr	r0, [r7, #4]
 80010f0:	f000 fa1c 	bl	800152c <LoRa_read>
 80010f4:	4603      	mov	r3, r0
 80010f6:	73bb      	strb	r3, [r7, #14]
	data = read;
 80010f8:	7bbb      	ldrb	r3, [r7, #14]
 80010fa:	73fb      	strb	r3, [r7, #15]

	if(mode == SLEEP_MODE){
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d107      	bne.n	8001112 <LoRa_gotoMode+0x30>
		data = (read & 0xF8) | 0x00;
 8001102:	7bbb      	ldrb	r3, [r7, #14]
 8001104:	f023 0307 	bic.w	r3, r3, #7
 8001108:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = SLEEP_MODE;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2200      	movs	r2, #0
 800110e:	61da      	str	r2, [r3, #28]
 8001110:	e049      	b.n	80011a6 <LoRa_gotoMode+0xc4>
	}else if (mode == STNBY_MODE){
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	2b01      	cmp	r3, #1
 8001116:	d10c      	bne.n	8001132 <LoRa_gotoMode+0x50>
		data = (read & 0xF8) | 0x01;
 8001118:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800111c:	f023 0307 	bic.w	r3, r3, #7
 8001120:	b25b      	sxtb	r3, r3
 8001122:	f043 0301 	orr.w	r3, r3, #1
 8001126:	b25b      	sxtb	r3, r3
 8001128:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = STNBY_MODE;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	2201      	movs	r2, #1
 800112e:	61da      	str	r2, [r3, #28]
 8001130:	e039      	b.n	80011a6 <LoRa_gotoMode+0xc4>
	}else if (mode == TRANSMIT_MODE){
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	2b03      	cmp	r3, #3
 8001136:	d10c      	bne.n	8001152 <LoRa_gotoMode+0x70>
		data = (read & 0xF8) | 0x03;
 8001138:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800113c:	f023 0307 	bic.w	r3, r3, #7
 8001140:	b25b      	sxtb	r3, r3
 8001142:	f043 0303 	orr.w	r3, r3, #3
 8001146:	b25b      	sxtb	r3, r3
 8001148:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = TRANSMIT_MODE;
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	2203      	movs	r2, #3
 800114e:	61da      	str	r2, [r3, #28]
 8001150:	e029      	b.n	80011a6 <LoRa_gotoMode+0xc4>
	}else if (mode == RXCONTIN_MODE){
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	2b05      	cmp	r3, #5
 8001156:	d10c      	bne.n	8001172 <LoRa_gotoMode+0x90>
		data = (read & 0xF8) | 0x05;
 8001158:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800115c:	f023 0307 	bic.w	r3, r3, #7
 8001160:	b25b      	sxtb	r3, r3
 8001162:	f043 0305 	orr.w	r3, r3, #5
 8001166:	b25b      	sxtb	r3, r3
 8001168:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXCONTIN_MODE;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	2205      	movs	r2, #5
 800116e:	61da      	str	r2, [r3, #28]
 8001170:	e019      	b.n	80011a6 <LoRa_gotoMode+0xc4>
	}else if (mode == RXSINGLE_MODE){
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	2b06      	cmp	r3, #6
 8001176:	d10c      	bne.n	8001192 <LoRa_gotoMode+0xb0>
		data = (read & 0xF8) | 0x06;
 8001178:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800117c:	f023 0307 	bic.w	r3, r3, #7
 8001180:	b25b      	sxtb	r3, r3
 8001182:	f043 0306 	orr.w	r3, r3, #6
 8001186:	b25b      	sxtb	r3, r3
 8001188:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXSINGLE_MODE;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2206      	movs	r2, #6
 800118e:	61da      	str	r2, [r3, #28]
 8001190:	e009      	b.n	80011a6 <LoRa_gotoMode+0xc4>
	}else if (mode == CAD_MODE){  // Add this case
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	2b07      	cmp	r3, #7
 8001196:	d106      	bne.n	80011a6 <LoRa_gotoMode+0xc4>
		data = (read & 0xF8) | 0x07;
 8001198:	7bbb      	ldrb	r3, [r7, #14]
 800119a:	f043 0307 	orr.w	r3, r3, #7
 800119e:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = CAD_MODE;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	2207      	movs	r2, #7
 80011a4:	61da      	str	r2, [r3, #28]
	}

	LoRa_write(_LoRa, RegOpMode, data);
 80011a6:	7bfb      	ldrb	r3, [r7, #15]
 80011a8:	461a      	mov	r2, r3
 80011aa:	2101      	movs	r1, #1
 80011ac:	6878      	ldr	r0, [r7, #4]
 80011ae:	f000 f9d7 	bl	8001560 <LoRa_write>
	//HAL_Delay(10);
}
 80011b2:	bf00      	nop
 80011b4:	3710      	adds	r7, #16
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}

080011ba <LoRa_readReg>:
			uint8_t* output		--> pointer to the beginning of output array
			uint16_t w_length	--> detemines number of bytes that you want to read

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_readReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* output, uint16_t w_length){
 80011ba:	b580      	push	{r7, lr}
 80011bc:	b084      	sub	sp, #16
 80011be:	af00      	add	r7, sp, #0
 80011c0:	60f8      	str	r0, [r7, #12]
 80011c2:	60b9      	str	r1, [r7, #8]
 80011c4:	603b      	str	r3, [r7, #0]
 80011c6:	4613      	mov	r3, r2
 80011c8:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	6818      	ldr	r0, [r3, #0]
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	889b      	ldrh	r3, [r3, #4]
 80011d2:	2200      	movs	r2, #0
 80011d4:	4619      	mov	r1, r3
 80011d6:	f002 fa12 	bl	80035fe <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	6998      	ldr	r0, [r3, #24]
 80011de:	88fa      	ldrh	r2, [r7, #6]
 80011e0:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80011e4:	68b9      	ldr	r1, [r7, #8]
 80011e6:	f002 fe9d 	bl	8003f24 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 80011ea:	bf00      	nop
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	699b      	ldr	r3, [r3, #24]
 80011f0:	4618      	mov	r0, r3
 80011f2:	f003 fa9d 	bl	8004730 <HAL_SPI_GetState>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b01      	cmp	r3, #1
 80011fa:	d1f7      	bne.n	80011ec <LoRa_readReg+0x32>
		;
	HAL_SPI_Receive(_LoRa->hSPIx, output, w_length, RECEIVE_TIMEOUT);
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	6998      	ldr	r0, [r3, #24]
 8001200:	8b3a      	ldrh	r2, [r7, #24]
 8001202:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001206:	6839      	ldr	r1, [r7, #0]
 8001208:	f002 ffd0 	bl	80041ac <HAL_SPI_Receive>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 800120c:	bf00      	nop
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	699b      	ldr	r3, [r3, #24]
 8001212:	4618      	mov	r0, r3
 8001214:	f003 fa8c 	bl	8004730 <HAL_SPI_GetState>
 8001218:	4603      	mov	r3, r0
 800121a:	2b01      	cmp	r3, #1
 800121c:	d1f7      	bne.n	800120e <LoRa_readReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	6818      	ldr	r0, [r3, #0]
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	889b      	ldrh	r3, [r3, #4]
 8001226:	2201      	movs	r2, #1
 8001228:	4619      	mov	r1, r3
 800122a:	f002 f9e8 	bl	80035fe <HAL_GPIO_WritePin>
}
 800122e:	bf00      	nop
 8001230:	3710      	adds	r7, #16
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}

08001236 <LoRa_writeReg>:
			uint8_t* output		--> pointer to the beginning of values array
			uint16_t w_length	--> detemines number of bytes that you want to send

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_writeReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* values, uint16_t w_length){
 8001236:	b580      	push	{r7, lr}
 8001238:	b084      	sub	sp, #16
 800123a:	af00      	add	r7, sp, #0
 800123c:	60f8      	str	r0, [r7, #12]
 800123e:	60b9      	str	r1, [r7, #8]
 8001240:	603b      	str	r3, [r7, #0]
 8001242:	4613      	mov	r3, r2
 8001244:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	6818      	ldr	r0, [r3, #0]
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	889b      	ldrh	r3, [r3, #4]
 800124e:	2200      	movs	r2, #0
 8001250:	4619      	mov	r1, r3
 8001252:	f002 f9d4 	bl	80035fe <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	6998      	ldr	r0, [r3, #24]
 800125a:	88fa      	ldrh	r2, [r7, #6]
 800125c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001260:	68b9      	ldr	r1, [r7, #8]
 8001262:	f002 fe5f 	bl	8003f24 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8001266:	bf00      	nop
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	699b      	ldr	r3, [r3, #24]
 800126c:	4618      	mov	r0, r3
 800126e:	f003 fa5f 	bl	8004730 <HAL_SPI_GetState>
 8001272:	4603      	mov	r3, r0
 8001274:	2b01      	cmp	r3, #1
 8001276:	d1f7      	bne.n	8001268 <LoRa_writeReg+0x32>
		;
	HAL_SPI_Transmit(_LoRa->hSPIx, values, w_length, TRANSMIT_TIMEOUT);
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	6998      	ldr	r0, [r3, #24]
 800127c:	8b3a      	ldrh	r2, [r7, #24]
 800127e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001282:	6839      	ldr	r1, [r7, #0]
 8001284:	f002 fe4e 	bl	8003f24 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8001288:	bf00      	nop
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	699b      	ldr	r3, [r3, #24]
 800128e:	4618      	mov	r0, r3
 8001290:	f003 fa4e 	bl	8004730 <HAL_SPI_GetState>
 8001294:	4603      	mov	r3, r0
 8001296:	2b01      	cmp	r3, #1
 8001298:	d1f7      	bne.n	800128a <LoRa_writeReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	6818      	ldr	r0, [r3, #0]
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	889b      	ldrh	r3, [r3, #4]
 80012a2:	2201      	movs	r2, #1
 80012a4:	4619      	mov	r1, r3
 80012a6:	f002 f9aa 	bl	80035fe <HAL_GPIO_WritePin>
}
 80012aa:	bf00      	nop
 80012ac:	3710      	adds	r7, #16
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}

080012b2 <LoRa_setLowDaraRateOptimization>:
			LoRa*	LoRa         --> LoRa object handler
			uint8_t	value        --> 0 to disable, otherwise to enable

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setLowDaraRateOptimization(LoRa* _LoRa, uint8_t value){
 80012b2:	b580      	push	{r7, lr}
 80012b4:	b084      	sub	sp, #16
 80012b6:	af00      	add	r7, sp, #0
 80012b8:	6078      	str	r0, [r7, #4]
 80012ba:	460b      	mov	r3, r1
 80012bc:	70fb      	strb	r3, [r7, #3]
	uint8_t	data;
	uint8_t	read;

	read = LoRa_read(_LoRa, RegModemConfig3);
 80012be:	2126      	movs	r1, #38	@ 0x26
 80012c0:	6878      	ldr	r0, [r7, #4]
 80012c2:	f000 f933 	bl	800152c <LoRa_read>
 80012c6:	4603      	mov	r3, r0
 80012c8:	73bb      	strb	r3, [r7, #14]
	
	if(value)
 80012ca:	78fb      	ldrb	r3, [r7, #3]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d004      	beq.n	80012da <LoRa_setLowDaraRateOptimization+0x28>
		data = read | 0x08;
 80012d0:	7bbb      	ldrb	r3, [r7, #14]
 80012d2:	f043 0308 	orr.w	r3, r3, #8
 80012d6:	73fb      	strb	r3, [r7, #15]
 80012d8:	e003      	b.n	80012e2 <LoRa_setLowDaraRateOptimization+0x30>
	else
		data = read & 0xF7;
 80012da:	7bbb      	ldrb	r3, [r7, #14]
 80012dc:	f023 0308 	bic.w	r3, r3, #8
 80012e0:	73fb      	strb	r3, [r7, #15]

	LoRa_write(_LoRa, RegModemConfig3, data);
 80012e2:	7bfb      	ldrb	r3, [r7, #15]
 80012e4:	461a      	mov	r2, r3
 80012e6:	2126      	movs	r1, #38	@ 0x26
 80012e8:	6878      	ldr	r0, [r7, #4]
 80012ea:	f000 f939 	bl	8001560 <LoRa_write>
	HAL_Delay(10);
 80012ee:	200a      	movs	r0, #10
 80012f0:	f001 fce2 	bl	8002cb8 <HAL_Delay>
}
 80012f4:	bf00      	nop
 80012f6:	3710      	adds	r7, #16
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}

080012fc <LoRa_setAutoLDO>:
		arguments   :
			LoRa*	LoRa         --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setAutoLDO(LoRa* _LoRa){
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b096      	sub	sp, #88	@ 0x58
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
	double BW[] = {7.8, 10.4, 15.6, 20.8, 31.25, 41.7, 62.5, 125.0, 250.0, 500.0};
 8001304:	4a17      	ldr	r2, [pc, #92]	@ (8001364 <LoRa_setAutoLDO+0x68>)
 8001306:	f107 0308 	add.w	r3, r7, #8
 800130a:	4611      	mov	r1, r2
 800130c:	2250      	movs	r2, #80	@ 0x50
 800130e:	4618      	mov	r0, r3
 8001310:	f004 fba5 	bl	8005a5e <memcpy>
	
	LoRa_setLowDaraRateOptimization(_LoRa, (long)((1 << _LoRa->spredingFactor) / ((double)BW[_LoRa->bandWidth])) > 16.0);
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800131a:	461a      	mov	r2, r3
 800131c:	2301      	movs	r3, #1
 800131e:	4093      	lsls	r3, r2
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff f86f 	bl	8000404 <__aeabi_i2d>
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800132c:	00db      	lsls	r3, r3, #3
 800132e:	3358      	adds	r3, #88	@ 0x58
 8001330:	443b      	add	r3, r7
 8001332:	3b50      	subs	r3, #80	@ 0x50
 8001334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001338:	f7ff f9f8 	bl	800072c <__aeabi_ddiv>
 800133c:	4602      	mov	r2, r0
 800133e:	460b      	mov	r3, r1
 8001340:	4610      	mov	r0, r2
 8001342:	4619      	mov	r1, r3
 8001344:	f7ff fb78 	bl	8000a38 <__aeabi_d2iz>
 8001348:	4603      	mov	r3, r0
 800134a:	2b10      	cmp	r3, #16
 800134c:	bfcc      	ite	gt
 800134e:	2301      	movgt	r3, #1
 8001350:	2300      	movle	r3, #0
 8001352:	b2db      	uxtb	r3, r3
 8001354:	4619      	mov	r1, r3
 8001356:	6878      	ldr	r0, [r7, #4]
 8001358:	f7ff ffab 	bl	80012b2 <LoRa_setLowDaraRateOptimization>
}
 800135c:	bf00      	nop
 800135e:	3758      	adds	r7, #88	@ 0x58
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	080098f8 	.word	0x080098f8

08001368 <LoRa_setFrequency>:
			LoRa* LoRa        --> LoRa object handler
			int   freq        --> desired frequency in MHz unit, e.g 434

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setFrequency(LoRa* _LoRa, int freq){
 8001368:	b580      	push	{r7, lr}
 800136a:	b084      	sub	sp, #16
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
 8001370:	6039      	str	r1, [r7, #0]
	uint8_t  data;
	uint32_t F;
	F = (freq * 524288)>>5;
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	04db      	lsls	r3, r3, #19
 8001376:	115b      	asrs	r3, r3, #5
 8001378:	60fb      	str	r3, [r7, #12]

	// write Msb:
	data = F >> 16;
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	0c1b      	lsrs	r3, r3, #16
 800137e:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMsb, data);
 8001380:	7afb      	ldrb	r3, [r7, #11]
 8001382:	461a      	mov	r2, r3
 8001384:	2106      	movs	r1, #6
 8001386:	6878      	ldr	r0, [r7, #4]
 8001388:	f000 f8ea 	bl	8001560 <LoRa_write>
	HAL_Delay(5);
 800138c:	2005      	movs	r0, #5
 800138e:	f001 fc93 	bl	8002cb8 <HAL_Delay>

	// write Mid:
	data = F >> 8;
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	0a1b      	lsrs	r3, r3, #8
 8001396:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMid, data);
 8001398:	7afb      	ldrb	r3, [r7, #11]
 800139a:	461a      	mov	r2, r3
 800139c:	2107      	movs	r1, #7
 800139e:	6878      	ldr	r0, [r7, #4]
 80013a0:	f000 f8de 	bl	8001560 <LoRa_write>
	HAL_Delay(5);
 80013a4:	2005      	movs	r0, #5
 80013a6:	f001 fc87 	bl	8002cb8 <HAL_Delay>

	// write Lsb:
	data = F >> 0;
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrLsb, data);
 80013ae:	7afb      	ldrb	r3, [r7, #11]
 80013b0:	461a      	mov	r2, r3
 80013b2:	2108      	movs	r1, #8
 80013b4:	6878      	ldr	r0, [r7, #4]
 80013b6:	f000 f8d3 	bl	8001560 <LoRa_write>
	HAL_Delay(5);
 80013ba:	2005      	movs	r0, #5
 80013bc:	f001 fc7c 	bl	8002cb8 <HAL_Delay>
}
 80013c0:	bf00      	nop
 80013c2:	3710      	adds	r7, #16
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}

080013c8 <LoRa_setSpreadingFactor>:
			LoRa* LoRa        --> LoRa object handler
			int   SP          --> desired spreading factor e.g 7

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSpreadingFactor(LoRa* _LoRa, int SF){
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b084      	sub	sp, #16
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
 80013d0:	6039      	str	r1, [r7, #0]
	uint8_t	data;
	uint8_t	read;

	if(SF>12)
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	2b0c      	cmp	r3, #12
 80013d6:	dd01      	ble.n	80013dc <LoRa_setSpreadingFactor+0x14>
		SF = 12;
 80013d8:	230c      	movs	r3, #12
 80013da:	603b      	str	r3, [r7, #0]
	if(SF<7)
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	2b06      	cmp	r3, #6
 80013e0:	dc01      	bgt.n	80013e6 <LoRa_setSpreadingFactor+0x1e>
		SF = 7;
 80013e2:	2307      	movs	r3, #7
 80013e4:	603b      	str	r3, [r7, #0]

	read = LoRa_read(_LoRa, RegModemConfig2);
 80013e6:	211e      	movs	r1, #30
 80013e8:	6878      	ldr	r0, [r7, #4]
 80013ea:	f000 f89f 	bl	800152c <LoRa_read>
 80013ee:	4603      	mov	r3, r0
 80013f0:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(10);
 80013f2:	200a      	movs	r0, #10
 80013f4:	f001 fc60 	bl	8002cb8 <HAL_Delay>

	data = (SF << 4) + (read & 0x0F);
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	b2db      	uxtb	r3, r3
 80013fc:	011b      	lsls	r3, r3, #4
 80013fe:	b2da      	uxtb	r2, r3
 8001400:	7bfb      	ldrb	r3, [r7, #15]
 8001402:	f003 030f 	and.w	r3, r3, #15
 8001406:	b2db      	uxtb	r3, r3
 8001408:	4413      	add	r3, r2
 800140a:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);
 800140c:	7bbb      	ldrb	r3, [r7, #14]
 800140e:	461a      	mov	r2, r3
 8001410:	211e      	movs	r1, #30
 8001412:	6878      	ldr	r0, [r7, #4]
 8001414:	f000 f8a4 	bl	8001560 <LoRa_write>
	HAL_Delay(10);
 8001418:	200a      	movs	r0, #10
 800141a:	f001 fc4d 	bl	8002cb8 <HAL_Delay>
	
	LoRa_setAutoLDO(_LoRa);
 800141e:	6878      	ldr	r0, [r7, #4]
 8001420:	f7ff ff6c 	bl	80012fc <LoRa_setAutoLDO>
}
 8001424:	bf00      	nop
 8001426:	3710      	adds	r7, #16
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}

0800142c <LoRa_setPower>:
			LoRa* LoRa        --> LoRa object handler
			int   power       --> desired power like POWER_17db

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setPower(LoRa* _LoRa, uint8_t power){
 800142c:	b580      	push	{r7, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
 8001434:	460b      	mov	r3, r1
 8001436:	70fb      	strb	r3, [r7, #3]
	LoRa_write(_LoRa, RegPaConfig, power);
 8001438:	78fb      	ldrb	r3, [r7, #3]
 800143a:	461a      	mov	r2, r3
 800143c:	2109      	movs	r1, #9
 800143e:	6878      	ldr	r0, [r7, #4]
 8001440:	f000 f88e 	bl	8001560 <LoRa_write>
	HAL_Delay(10);
 8001444:	200a      	movs	r0, #10
 8001446:	f001 fc37 	bl	8002cb8 <HAL_Delay>
}
 800144a:	bf00      	nop
 800144c:	3708      	adds	r7, #8
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}
	...

08001454 <LoRa_setOCP>:
			LoRa* LoRa        --> LoRa object handler
			int   current     --> desired max currnet in mA, e.g 120

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setOCP(LoRa* _LoRa, uint8_t current){
 8001454:	b580      	push	{r7, lr}
 8001456:	b084      	sub	sp, #16
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
 800145c:	460b      	mov	r3, r1
 800145e:	70fb      	strb	r3, [r7, #3]
	uint8_t	OcpTrim = 0;
 8001460:	2300      	movs	r3, #0
 8001462:	73fb      	strb	r3, [r7, #15]

	if(current<45)
 8001464:	78fb      	ldrb	r3, [r7, #3]
 8001466:	2b2c      	cmp	r3, #44	@ 0x2c
 8001468:	d801      	bhi.n	800146e <LoRa_setOCP+0x1a>
		current = 45;
 800146a:	232d      	movs	r3, #45	@ 0x2d
 800146c:	70fb      	strb	r3, [r7, #3]
	if(current>240)
 800146e:	78fb      	ldrb	r3, [r7, #3]
 8001470:	2bf0      	cmp	r3, #240	@ 0xf0
 8001472:	d901      	bls.n	8001478 <LoRa_setOCP+0x24>
		current = 240;
 8001474:	23f0      	movs	r3, #240	@ 0xf0
 8001476:	70fb      	strb	r3, [r7, #3]

	if(current <= 120)
 8001478:	78fb      	ldrb	r3, [r7, #3]
 800147a:	2b78      	cmp	r3, #120	@ 0x78
 800147c:	d809      	bhi.n	8001492 <LoRa_setOCP+0x3e>
		OcpTrim = (current - 45)/5;
 800147e:	78fb      	ldrb	r3, [r7, #3]
 8001480:	3b2d      	subs	r3, #45	@ 0x2d
 8001482:	4a12      	ldr	r2, [pc, #72]	@ (80014cc <LoRa_setOCP+0x78>)
 8001484:	fb82 1203 	smull	r1, r2, r2, r3
 8001488:	1052      	asrs	r2, r2, #1
 800148a:	17db      	asrs	r3, r3, #31
 800148c:	1ad3      	subs	r3, r2, r3
 800148e:	73fb      	strb	r3, [r7, #15]
 8001490:	e00b      	b.n	80014aa <LoRa_setOCP+0x56>
	else if(current <= 240)
 8001492:	78fb      	ldrb	r3, [r7, #3]
 8001494:	2bf0      	cmp	r3, #240	@ 0xf0
 8001496:	d808      	bhi.n	80014aa <LoRa_setOCP+0x56>
		OcpTrim = (current + 30)/10;
 8001498:	78fb      	ldrb	r3, [r7, #3]
 800149a:	331e      	adds	r3, #30
 800149c:	4a0b      	ldr	r2, [pc, #44]	@ (80014cc <LoRa_setOCP+0x78>)
 800149e:	fb82 1203 	smull	r1, r2, r2, r3
 80014a2:	1092      	asrs	r2, r2, #2
 80014a4:	17db      	asrs	r3, r3, #31
 80014a6:	1ad3      	subs	r3, r2, r3
 80014a8:	73fb      	strb	r3, [r7, #15]

	OcpTrim = OcpTrim + (1 << 5);
 80014aa:	7bfb      	ldrb	r3, [r7, #15]
 80014ac:	3320      	adds	r3, #32
 80014ae:	73fb      	strb	r3, [r7, #15]
	LoRa_write(_LoRa, RegOcp, OcpTrim);
 80014b0:	7bfb      	ldrb	r3, [r7, #15]
 80014b2:	461a      	mov	r2, r3
 80014b4:	210b      	movs	r1, #11
 80014b6:	6878      	ldr	r0, [r7, #4]
 80014b8:	f000 f852 	bl	8001560 <LoRa_write>
	HAL_Delay(10);
 80014bc:	200a      	movs	r0, #10
 80014be:	f001 fbfb 	bl	8002cb8 <HAL_Delay>
}
 80014c2:	bf00      	nop
 80014c4:	3710      	adds	r7, #16
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	66666667 	.word	0x66666667

080014d0 <LoRa_setTOMsb_setCRCon>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setTOMsb_setCRCon(LoRa* _LoRa){
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b084      	sub	sp, #16
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
	uint8_t read, data;

	read = LoRa_read(_LoRa, RegModemConfig2);
 80014d8:	211e      	movs	r1, #30
 80014da:	6878      	ldr	r0, [r7, #4]
 80014dc:	f000 f826 	bl	800152c <LoRa_read>
 80014e0:	4603      	mov	r3, r0
 80014e2:	73fb      	strb	r3, [r7, #15]

	data = read | 0x07;
 80014e4:	7bfb      	ldrb	r3, [r7, #15]
 80014e6:	f043 0307 	orr.w	r3, r3, #7
 80014ea:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);\
 80014ec:	7bbb      	ldrb	r3, [r7, #14]
 80014ee:	461a      	mov	r2, r3
 80014f0:	211e      	movs	r1, #30
 80014f2:	6878      	ldr	r0, [r7, #4]
 80014f4:	f000 f834 	bl	8001560 <LoRa_write>
	HAL_Delay(10);
 80014f8:	200a      	movs	r0, #10
 80014fa:	f001 fbdd 	bl	8002cb8 <HAL_Delay>
}
 80014fe:	bf00      	nop
 8001500:	3710      	adds	r7, #16
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}

08001506 <LoRa_setSyncWord>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSyncWord(LoRa* _LoRa, uint8_t syncword){
 8001506:	b580      	push	{r7, lr}
 8001508:	b082      	sub	sp, #8
 800150a:	af00      	add	r7, sp, #0
 800150c:	6078      	str	r0, [r7, #4]
 800150e:	460b      	mov	r3, r1
 8001510:	70fb      	strb	r3, [r7, #3]
	LoRa_write(_LoRa, RegSyncWord, syncword);
 8001512:	78fb      	ldrb	r3, [r7, #3]
 8001514:	461a      	mov	r2, r3
 8001516:	2139      	movs	r1, #57	@ 0x39
 8001518:	6878      	ldr	r0, [r7, #4]
 800151a:	f000 f821 	bl	8001560 <LoRa_write>
	HAL_Delay(10);
 800151e:	200a      	movs	r0, #10
 8001520:	f001 fbca 	bl	8002cb8 <HAL_Delay>
}
 8001524:	bf00      	nop
 8001526:	3708      	adds	r7, #8
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}

0800152c <LoRa_read>:
			LoRa*   LoRa        --> LoRa object handler
			uint8_t address     -->	address of the register e.g 0x1D

		returns     : register value
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_read(LoRa* _LoRa, uint8_t address){
 800152c:	b580      	push	{r7, lr}
 800152e:	b086      	sub	sp, #24
 8001530:	af02      	add	r7, sp, #8
 8001532:	6078      	str	r0, [r7, #4]
 8001534:	460b      	mov	r3, r1
 8001536:	70fb      	strb	r3, [r7, #3]
	uint8_t read_data;
	uint8_t data_addr;

	data_addr = address & 0x7F;
 8001538:	78fb      	ldrb	r3, [r7, #3]
 800153a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800153e:	b2db      	uxtb	r3, r3
 8001540:	73bb      	strb	r3, [r7, #14]
	LoRa_readReg(_LoRa, &data_addr, 1, &read_data, 1);
 8001542:	f107 030f 	add.w	r3, r7, #15
 8001546:	f107 010e 	add.w	r1, r7, #14
 800154a:	2201      	movs	r2, #1
 800154c:	9200      	str	r2, [sp, #0]
 800154e:	2201      	movs	r2, #1
 8001550:	6878      	ldr	r0, [r7, #4]
 8001552:	f7ff fe32 	bl	80011ba <LoRa_readReg>
	//HAL_Delay(5);

	return read_data;
 8001556:	7bfb      	ldrb	r3, [r7, #15]
}
 8001558:	4618      	mov	r0, r3
 800155a:	3710      	adds	r7, #16
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}

08001560 <LoRa_write>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t value       --> value that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_write(LoRa* _LoRa, uint8_t address, uint8_t value){
 8001560:	b580      	push	{r7, lr}
 8001562:	b086      	sub	sp, #24
 8001564:	af02      	add	r7, sp, #8
 8001566:	6078      	str	r0, [r7, #4]
 8001568:	460b      	mov	r3, r1
 800156a:	70fb      	strb	r3, [r7, #3]
 800156c:	4613      	mov	r3, r2
 800156e:	70bb      	strb	r3, [r7, #2]
	uint8_t data;
	uint8_t addr;

	addr = address | 0x80;
 8001570:	78fb      	ldrb	r3, [r7, #3]
 8001572:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001576:	b2db      	uxtb	r3, r3
 8001578:	73bb      	strb	r3, [r7, #14]
	data = value;
 800157a:	78bb      	ldrb	r3, [r7, #2]
 800157c:	73fb      	strb	r3, [r7, #15]
	LoRa_writeReg(_LoRa, &addr, 1, &data, 1);
 800157e:	f107 030f 	add.w	r3, r7, #15
 8001582:	f107 010e 	add.w	r1, r7, #14
 8001586:	2201      	movs	r2, #1
 8001588:	9200      	str	r2, [sp, #0]
 800158a:	2201      	movs	r2, #1
 800158c:	6878      	ldr	r0, [r7, #4]
 800158e:	f7ff fe52 	bl	8001236 <LoRa_writeReg>
	//HAL_Delay(5);
}
 8001592:	bf00      	nop
 8001594:	3710      	adds	r7, #16
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}

0800159a <LoRa_BurstWrite>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t *value      --> address of values that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_BurstWrite(LoRa* _LoRa, uint8_t address, uint8_t *value, uint8_t length){
 800159a:	b580      	push	{r7, lr}
 800159c:	b086      	sub	sp, #24
 800159e:	af00      	add	r7, sp, #0
 80015a0:	60f8      	str	r0, [r7, #12]
 80015a2:	607a      	str	r2, [r7, #4]
 80015a4:	461a      	mov	r2, r3
 80015a6:	460b      	mov	r3, r1
 80015a8:	72fb      	strb	r3, [r7, #11]
 80015aa:	4613      	mov	r3, r2
 80015ac:	72bb      	strb	r3, [r7, #10]
	uint8_t addr;
	addr = address | 0x80;
 80015ae:	7afb      	ldrb	r3, [r7, #11]
 80015b0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80015b4:	b2db      	uxtb	r3, r3
 80015b6:	75fb      	strb	r3, [r7, #23]

	//NSS = 1
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	6818      	ldr	r0, [r3, #0]
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	889b      	ldrh	r3, [r3, #4]
 80015c0:	2200      	movs	r2, #0
 80015c2:	4619      	mov	r1, r3
 80015c4:	f002 f81b 	bl	80035fe <HAL_GPIO_WritePin>
	
	HAL_SPI_Transmit(_LoRa->hSPIx, &addr, 1, TRANSMIT_TIMEOUT);
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	6998      	ldr	r0, [r3, #24]
 80015cc:	f107 0117 	add.w	r1, r7, #23
 80015d0:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80015d4:	2201      	movs	r2, #1
 80015d6:	f002 fca5 	bl	8003f24 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 80015da:	bf00      	nop
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	699b      	ldr	r3, [r3, #24]
 80015e0:	4618      	mov	r0, r3
 80015e2:	f003 f8a5 	bl	8004730 <HAL_SPI_GetState>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b01      	cmp	r3, #1
 80015ea:	d1f7      	bne.n	80015dc <LoRa_BurstWrite+0x42>
		;
	//Write data in FiFo
	HAL_SPI_Transmit(_LoRa->hSPIx, value, length, TRANSMIT_TIMEOUT);
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	6998      	ldr	r0, [r3, #24]
 80015f0:	7abb      	ldrb	r3, [r7, #10]
 80015f2:	b29a      	uxth	r2, r3
 80015f4:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80015f8:	6879      	ldr	r1, [r7, #4]
 80015fa:	f002 fc93 	bl	8003f24 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 80015fe:	bf00      	nop
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	699b      	ldr	r3, [r3, #24]
 8001604:	4618      	mov	r0, r3
 8001606:	f003 f893 	bl	8004730 <HAL_SPI_GetState>
 800160a:	4603      	mov	r3, r0
 800160c:	2b01      	cmp	r3, #1
 800160e:	d1f7      	bne.n	8001600 <LoRa_BurstWrite+0x66>
		;
	//NSS = 0
	//HAL_Delay(5);
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	6818      	ldr	r0, [r3, #0]
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	889b      	ldrh	r3, [r3, #4]
 8001618:	2201      	movs	r2, #1
 800161a:	4619      	mov	r1, r3
 800161c:	f001 ffef 	bl	80035fe <HAL_GPIO_WritePin>
}
 8001620:	bf00      	nop
 8001622:	3718      	adds	r7, #24
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}

08001628 <LoRa_isvalid>:
		arguments   :
			LoRa* LoRa --> LoRa object handler

		returns     : returns 1 if all of the values were given, otherwise returns 0
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isvalid(LoRa* _LoRa){
 8001628:	b480      	push	{r7}
 800162a:	b083      	sub	sp, #12
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]

	return 1;
 8001630:	2301      	movs	r3, #1
}
 8001632:	4618      	mov	r0, r3
 8001634:	370c      	adds	r7, #12
 8001636:	46bd      	mov	sp, r7
 8001638:	bc80      	pop	{r7}
 800163a:	4770      	bx	lr

0800163c <LoRa_transmit>:
			uint8_t  data			--> A pointer to the data you wanna send
			uint8_t	 length   --> Size of your data in Bytes
			uint16_t timeOut	--> Timeout in milliseconds
		returns     : 1 in case of success, 0 in case of timeout
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_transmit(LoRa* _LoRa, uint8_t* data, uint8_t length, uint16_t timeout){
 800163c:	b580      	push	{r7, lr}
 800163e:	b086      	sub	sp, #24
 8001640:	af00      	add	r7, sp, #0
 8001642:	60f8      	str	r0, [r7, #12]
 8001644:	60b9      	str	r1, [r7, #8]
 8001646:	4611      	mov	r1, r2
 8001648:	461a      	mov	r2, r3
 800164a:	460b      	mov	r3, r1
 800164c:	71fb      	strb	r3, [r7, #7]
 800164e:	4613      	mov	r3, r2
 8001650:	80bb      	strh	r3, [r7, #4]
	uint8_t read;

	int mode = _LoRa->current_mode;
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	69db      	ldr	r3, [r3, #28]
 8001656:	617b      	str	r3, [r7, #20]
	LoRa_gotoMode(_LoRa, STNBY_MODE);
 8001658:	2101      	movs	r1, #1
 800165a:	68f8      	ldr	r0, [r7, #12]
 800165c:	f7ff fd41 	bl	80010e2 <LoRa_gotoMode>
	read = LoRa_read(_LoRa, RegFiFoTxBaseAddr);
 8001660:	210e      	movs	r1, #14
 8001662:	68f8      	ldr	r0, [r7, #12]
 8001664:	f7ff ff62 	bl	800152c <LoRa_read>
 8001668:	4603      	mov	r3, r0
 800166a:	74fb      	strb	r3, [r7, #19]
	LoRa_write(_LoRa, RegFiFoAddPtr, read);
 800166c:	7cfb      	ldrb	r3, [r7, #19]
 800166e:	461a      	mov	r2, r3
 8001670:	210d      	movs	r1, #13
 8001672:	68f8      	ldr	r0, [r7, #12]
 8001674:	f7ff ff74 	bl	8001560 <LoRa_write>
	LoRa_write(_LoRa, RegPayloadLength, length);
 8001678:	79fb      	ldrb	r3, [r7, #7]
 800167a:	461a      	mov	r2, r3
 800167c:	2122      	movs	r1, #34	@ 0x22
 800167e:	68f8      	ldr	r0, [r7, #12]
 8001680:	f7ff ff6e 	bl	8001560 <LoRa_write>
	LoRa_BurstWrite(_LoRa, RegFiFo, data, length);
 8001684:	79fb      	ldrb	r3, [r7, #7]
 8001686:	68ba      	ldr	r2, [r7, #8]
 8001688:	2100      	movs	r1, #0
 800168a:	68f8      	ldr	r0, [r7, #12]
 800168c:	f7ff ff85 	bl	800159a <LoRa_BurstWrite>
	LoRa_gotoMode(_LoRa, TRANSMIT_MODE);
 8001690:	2103      	movs	r1, #3
 8001692:	68f8      	ldr	r0, [r7, #12]
 8001694:	f7ff fd25 	bl	80010e2 <LoRa_gotoMode>
	while(1){
		read = LoRa_read(_LoRa, RegIrqFlags);
 8001698:	2112      	movs	r1, #18
 800169a:	68f8      	ldr	r0, [r7, #12]
 800169c:	f7ff ff46 	bl	800152c <LoRa_read>
 80016a0:	4603      	mov	r3, r0
 80016a2:	74fb      	strb	r3, [r7, #19]
		if((read & 0x08)!=0){
 80016a4:	7cfb      	ldrb	r3, [r7, #19]
 80016a6:	f003 0308 	and.w	r3, r3, #8
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d00a      	beq.n	80016c4 <LoRa_transmit+0x88>
			LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 80016ae:	22ff      	movs	r2, #255	@ 0xff
 80016b0:	2112      	movs	r1, #18
 80016b2:	68f8      	ldr	r0, [r7, #12]
 80016b4:	f7ff ff54 	bl	8001560 <LoRa_write>
			LoRa_gotoMode(_LoRa, mode);
 80016b8:	6979      	ldr	r1, [r7, #20]
 80016ba:	68f8      	ldr	r0, [r7, #12]
 80016bc:	f7ff fd11 	bl	80010e2 <LoRa_gotoMode>
			return 1;
 80016c0:	2301      	movs	r3, #1
 80016c2:	e00f      	b.n	80016e4 <LoRa_transmit+0xa8>
		}
		else{
			if(--timeout==0){
 80016c4:	88bb      	ldrh	r3, [r7, #4]
 80016c6:	3b01      	subs	r3, #1
 80016c8:	80bb      	strh	r3, [r7, #4]
 80016ca:	88bb      	ldrh	r3, [r7, #4]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d105      	bne.n	80016dc <LoRa_transmit+0xa0>
				LoRa_gotoMode(_LoRa, mode);
 80016d0:	6979      	ldr	r1, [r7, #20]
 80016d2:	68f8      	ldr	r0, [r7, #12]
 80016d4:	f7ff fd05 	bl	80010e2 <LoRa_gotoMode>
				return 0;
 80016d8:	2300      	movs	r3, #0
 80016da:	e003      	b.n	80016e4 <LoRa_transmit+0xa8>
			}
		}
		HAL_Delay(1);
 80016dc:	2001      	movs	r0, #1
 80016de:	f001 faeb 	bl	8002cb8 <HAL_Delay>
		read = LoRa_read(_LoRa, RegIrqFlags);
 80016e2:	e7d9      	b.n	8001698 <LoRa_transmit+0x5c>
	}
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	3718      	adds	r7, #24
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}

080016ec <LoRa_startReceiving>:
		arguments   :
			LoRa*    LoRa     --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_startReceiving(LoRa* _LoRa){
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
	LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 80016f4:	2105      	movs	r1, #5
 80016f6:	6878      	ldr	r0, [r7, #4]
 80016f8:	f7ff fcf3 	bl	80010e2 <LoRa_gotoMode>
}
 80016fc:	bf00      	nop
 80016fe:	3708      	adds	r7, #8
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}

08001704 <LoRa_receive>:
			uint8_t	 length   --> Determines how many bytes you want to read

		returns     : The number of bytes received
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_receive(LoRa* _LoRa, uint8_t* data, uint8_t length)
{
 8001704:	b590      	push	{r4, r7, lr}
 8001706:	b087      	sub	sp, #28
 8001708:	af00      	add	r7, sp, #0
 800170a:	60f8      	str	r0, [r7, #12]
 800170c:	60b9      	str	r1, [r7, #8]
 800170e:	4613      	mov	r3, r2
 8001710:	71fb      	strb	r3, [r7, #7]
    uint8_t irq = LoRa_read(_LoRa, RegIrqFlags);
 8001712:	2112      	movs	r1, #18
 8001714:	68f8      	ldr	r0, [r7, #12]
 8001716:	f7ff ff09 	bl	800152c <LoRa_read>
 800171a:	4603      	mov	r3, r0
 800171c:	757b      	strb	r3, [r7, #21]
    uint8_t bytes = 0;
 800171e:	2300      	movs	r3, #0
 8001720:	75fb      	strb	r3, [r7, #23]

    if (irq & 0x40)   // RxDone
 8001722:	7d7b      	ldrb	r3, [r7, #21]
 8001724:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001728:	2b00      	cmp	r3, #0
 800172a:	d02f      	beq.n	800178c <LoRa_receive+0x88>
    {
        LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 800172c:	22ff      	movs	r2, #255	@ 0xff
 800172e:	2112      	movs	r1, #18
 8001730:	68f8      	ldr	r0, [r7, #12]
 8001732:	f7ff ff15 	bl	8001560 <LoRa_write>

        bytes = LoRa_read(_LoRa, RegRxNbBytes);
 8001736:	2113      	movs	r1, #19
 8001738:	68f8      	ldr	r0, [r7, #12]
 800173a:	f7ff fef7 	bl	800152c <LoRa_read>
 800173e:	4603      	mov	r3, r0
 8001740:	75fb      	strb	r3, [r7, #23]
        uint8_t addr = LoRa_read(_LoRa, RegFiFoRxCurrentAddr);
 8001742:	2110      	movs	r1, #16
 8001744:	68f8      	ldr	r0, [r7, #12]
 8001746:	f7ff fef1 	bl	800152c <LoRa_read>
 800174a:	4603      	mov	r3, r0
 800174c:	753b      	strb	r3, [r7, #20]
        LoRa_write(_LoRa, RegFiFoAddPtr, addr);
 800174e:	7d3b      	ldrb	r3, [r7, #20]
 8001750:	461a      	mov	r2, r3
 8001752:	210d      	movs	r1, #13
 8001754:	68f8      	ldr	r0, [r7, #12]
 8001756:	f7ff ff03 	bl	8001560 <LoRa_write>

        if (bytes > length) bytes = length;
 800175a:	7dfa      	ldrb	r2, [r7, #23]
 800175c:	79fb      	ldrb	r3, [r7, #7]
 800175e:	429a      	cmp	r2, r3
 8001760:	d901      	bls.n	8001766 <LoRa_receive+0x62>
 8001762:	79fb      	ldrb	r3, [r7, #7]
 8001764:	75fb      	strb	r3, [r7, #23]

        for (uint8_t i = 0; i < bytes; i++)
 8001766:	2300      	movs	r3, #0
 8001768:	75bb      	strb	r3, [r7, #22]
 800176a:	e00b      	b.n	8001784 <LoRa_receive+0x80>
            data[i] = LoRa_read(_LoRa, RegFiFo);
 800176c:	7dbb      	ldrb	r3, [r7, #22]
 800176e:	68ba      	ldr	r2, [r7, #8]
 8001770:	18d4      	adds	r4, r2, r3
 8001772:	2100      	movs	r1, #0
 8001774:	68f8      	ldr	r0, [r7, #12]
 8001776:	f7ff fed9 	bl	800152c <LoRa_read>
 800177a:	4603      	mov	r3, r0
 800177c:	7023      	strb	r3, [r4, #0]
        for (uint8_t i = 0; i < bytes; i++)
 800177e:	7dbb      	ldrb	r3, [r7, #22]
 8001780:	3301      	adds	r3, #1
 8001782:	75bb      	strb	r3, [r7, #22]
 8001784:	7dba      	ldrb	r2, [r7, #22]
 8001786:	7dfb      	ldrb	r3, [r7, #23]
 8001788:	429a      	cmp	r2, r3
 800178a:	d3ef      	bcc.n	800176c <LoRa_receive+0x68>
    }

    return bytes;
 800178c:	7dfb      	ldrb	r3, [r7, #23]
}
 800178e:	4618      	mov	r0, r3
 8001790:	371c      	adds	r7, #28
 8001792:	46bd      	mov	sp, r7
 8001794:	bd90      	pop	{r4, r7, pc}

08001796 <LoRa_enableCRC>:
			LoRa*    LoRa     --> LoRa object handler
			uint8_t enable    --> 1 to enable, 0 to disable

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_enableCRC(LoRa* _LoRa, uint8_t enable){
 8001796:	b580      	push	{r7, lr}
 8001798:	b084      	sub	sp, #16
 800179a:	af00      	add	r7, sp, #0
 800179c:	6078      	str	r0, [r7, #4]
 800179e:	460b      	mov	r3, r1
 80017a0:	70fb      	strb	r3, [r7, #3]
	uint8_t read = LoRa_read(_LoRa, RegModemConfig2);
 80017a2:	211e      	movs	r1, #30
 80017a4:	6878      	ldr	r0, [r7, #4]
 80017a6:	f7ff fec1 	bl	800152c <LoRa_read>
 80017aa:	4603      	mov	r3, r0
 80017ac:	73fb      	strb	r3, [r7, #15]

	if(enable){
 80017ae:	78fb      	ldrb	r3, [r7, #3]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d004      	beq.n	80017be <LoRa_enableCRC+0x28>
		read |= 0x04;  // Set bit 2 (RxPayloadCrcOn)
 80017b4:	7bfb      	ldrb	r3, [r7, #15]
 80017b6:	f043 0304 	orr.w	r3, r3, #4
 80017ba:	73fb      	strb	r3, [r7, #15]
 80017bc:	e003      	b.n	80017c6 <LoRa_enableCRC+0x30>
	} else {
		read &= ~0x04; // Clear bit 2
 80017be:	7bfb      	ldrb	r3, [r7, #15]
 80017c0:	f023 0304 	bic.w	r3, r3, #4
 80017c4:	73fb      	strb	r3, [r7, #15]
	}

	LoRa_write(_LoRa, RegModemConfig2, read);
 80017c6:	7bfb      	ldrb	r3, [r7, #15]
 80017c8:	461a      	mov	r2, r3
 80017ca:	211e      	movs	r1, #30
 80017cc:	6878      	ldr	r0, [r7, #4]
 80017ce:	f7ff fec7 	bl	8001560 <LoRa_write>
}
 80017d2:	bf00      	nop
 80017d4:	3710      	adds	r7, #16
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}

080017da <LoRa_init>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
uint16_t LoRa_init(LoRa* _LoRa){
 80017da:	b580      	push	{r7, lr}
 80017dc:	b084      	sub	sp, #16
 80017de:	af00      	add	r7, sp, #0
 80017e0:	6078      	str	r0, [r7, #4]
	uint8_t    data;
	uint8_t    read;

	if(LoRa_isvalid(_LoRa)){
 80017e2:	6878      	ldr	r0, [r7, #4]
 80017e4:	f7ff ff20 	bl	8001628 <LoRa_isvalid>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	f000 8096 	beq.w	800191c <LoRa_init+0x142>
		// goto sleep mode:
			LoRa_gotoMode(_LoRa, SLEEP_MODE);
 80017f0:	2100      	movs	r1, #0
 80017f2:	6878      	ldr	r0, [r7, #4]
 80017f4:	f7ff fc75 	bl	80010e2 <LoRa_gotoMode>
			HAL_Delay(10);
 80017f8:	200a      	movs	r0, #10
 80017fa:	f001 fa5d 	bl	8002cb8 <HAL_Delay>

		// turn on LoRa mode:
			read = LoRa_read(_LoRa, RegOpMode);
 80017fe:	2101      	movs	r1, #1
 8001800:	6878      	ldr	r0, [r7, #4]
 8001802:	f7ff fe93 	bl	800152c <LoRa_read>
 8001806:	4603      	mov	r3, r0
 8001808:	73fb      	strb	r3, [r7, #15]
			HAL_Delay(10);
 800180a:	200a      	movs	r0, #10
 800180c:	f001 fa54 	bl	8002cb8 <HAL_Delay>
			data = read | 0x80;
 8001810:	7bfb      	ldrb	r3, [r7, #15]
 8001812:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001816:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegOpMode, data);
 8001818:	7bbb      	ldrb	r3, [r7, #14]
 800181a:	461a      	mov	r2, r3
 800181c:	2101      	movs	r1, #1
 800181e:	6878      	ldr	r0, [r7, #4]
 8001820:	f7ff fe9e 	bl	8001560 <LoRa_write>
			HAL_Delay(100);
 8001824:	2064      	movs	r0, #100	@ 0x64
 8001826:	f001 fa47 	bl	8002cb8 <HAL_Delay>

		// set frequency:
			LoRa_setFrequency(_LoRa, _LoRa->frequency);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	6a1b      	ldr	r3, [r3, #32]
 800182e:	4619      	mov	r1, r3
 8001830:	6878      	ldr	r0, [r7, #4]
 8001832:	f7ff fd99 	bl	8001368 <LoRa_setFrequency>

		// set output power gain:
			LoRa_setPower(_LoRa, _LoRa->power);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800183c:	4619      	mov	r1, r3
 800183e:	6878      	ldr	r0, [r7, #4]
 8001840:	f7ff fdf4 	bl	800142c <LoRa_setPower>

		// set over current protection:
			LoRa_setOCP(_LoRa, _LoRa->overCurrentProtection);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 800184a:	4619      	mov	r1, r3
 800184c:	6878      	ldr	r0, [r7, #4]
 800184e:	f7ff fe01 	bl	8001454 <LoRa_setOCP>

		// set LNA gain:
			LoRa_write(_LoRa, RegLna, 0x23);
 8001852:	2223      	movs	r2, #35	@ 0x23
 8001854:	210c      	movs	r1, #12
 8001856:	6878      	ldr	r0, [r7, #4]
 8001858:	f7ff fe82 	bl	8001560 <LoRa_write>

		// set spreading factor, CRC on, and Timeout Msb:
			LoRa_setTOMsb_setCRCon(_LoRa);
 800185c:	6878      	ldr	r0, [r7, #4]
 800185e:	f7ff fe37 	bl	80014d0 <LoRa_setTOMsb_setCRCon>
			LoRa_setSpreadingFactor(_LoRa, _LoRa->spredingFactor);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001868:	4619      	mov	r1, r3
 800186a:	6878      	ldr	r0, [r7, #4]
 800186c:	f7ff fdac 	bl	80013c8 <LoRa_setSpreadingFactor>

		// set Timeout Lsb:
			LoRa_write(_LoRa, RegSymbTimeoutL, 0xFF);
 8001870:	22ff      	movs	r2, #255	@ 0xff
 8001872:	211f      	movs	r1, #31
 8001874:	6878      	ldr	r0, [r7, #4]
 8001876:	f7ff fe73 	bl	8001560 <LoRa_write>

		// set bandwidth, coding rate and expilicit mode:
			// 8 bit RegModemConfig --> | X | X | X | X | X | X | X | X |
			//       bits represent --> |   bandwidth   |     CR    |I/E|
			data = 0;
 800187a:	2300      	movs	r3, #0
 800187c:	73bb      	strb	r3, [r7, #14]
			data = (_LoRa->bandWidth << 4) + (_LoRa->crcRate << 1);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001884:	011b      	lsls	r3, r3, #4
 8001886:	b2da      	uxtb	r2, r3
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800188e:	005b      	lsls	r3, r3, #1
 8001890:	b2db      	uxtb	r3, r3
 8001892:	4413      	add	r3, r2
 8001894:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegModemConfig1, data);
 8001896:	7bbb      	ldrb	r3, [r7, #14]
 8001898:	461a      	mov	r2, r3
 800189a:	211d      	movs	r1, #29
 800189c:	6878      	ldr	r0, [r7, #4]
 800189e:	f7ff fe5f 	bl	8001560 <LoRa_write>
			LoRa_setAutoLDO(_LoRa);
 80018a2:	6878      	ldr	r0, [r7, #4]
 80018a4:	f7ff fd2a 	bl	80012fc <LoRa_setAutoLDO>

		// set preamble:
			LoRa_write(_LoRa, RegPreambleMsb, _LoRa->preamble >> 8);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80018ac:	0a1b      	lsrs	r3, r3, #8
 80018ae:	b29b      	uxth	r3, r3
 80018b0:	b2db      	uxtb	r3, r3
 80018b2:	461a      	mov	r2, r3
 80018b4:	2120      	movs	r1, #32
 80018b6:	6878      	ldr	r0, [r7, #4]
 80018b8:	f7ff fe52 	bl	8001560 <LoRa_write>
			LoRa_write(_LoRa, RegPreambleLsb, _LoRa->preamble >> 0);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80018c0:	b2db      	uxtb	r3, r3
 80018c2:	461a      	mov	r2, r3
 80018c4:	2121      	movs	r1, #33	@ 0x21
 80018c6:	6878      	ldr	r0, [r7, #4]
 80018c8:	f7ff fe4a 	bl	8001560 <LoRa_write>

		// DIO mapping:   --> DIO: RxDone
			read = LoRa_read(_LoRa, RegDioMapping1);
 80018cc:	2140      	movs	r1, #64	@ 0x40
 80018ce:	6878      	ldr	r0, [r7, #4]
 80018d0:	f7ff fe2c 	bl	800152c <LoRa_read>
 80018d4:	4603      	mov	r3, r0
 80018d6:	73fb      	strb	r3, [r7, #15]
			data = read | 0x3F;
 80018d8:	7bfb      	ldrb	r3, [r7, #15]
 80018da:	f043 033f 	orr.w	r3, r3, #63	@ 0x3f
 80018de:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegDioMapping1, data);
 80018e0:	7bbb      	ldrb	r3, [r7, #14]
 80018e2:	461a      	mov	r2, r3
 80018e4:	2140      	movs	r1, #64	@ 0x40
 80018e6:	6878      	ldr	r0, [r7, #4]
 80018e8:	f7ff fe3a 	bl	8001560 <LoRa_write>

		// goto standby mode:
			LoRa_gotoMode(_LoRa, STNBY_MODE);
 80018ec:	2101      	movs	r1, #1
 80018ee:	6878      	ldr	r0, [r7, #4]
 80018f0:	f7ff fbf7 	bl	80010e2 <LoRa_gotoMode>
			_LoRa->current_mode = STNBY_MODE;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2201      	movs	r2, #1
 80018f8:	61da      	str	r2, [r3, #28]
			HAL_Delay(10);
 80018fa:	200a      	movs	r0, #10
 80018fc:	f001 f9dc 	bl	8002cb8 <HAL_Delay>

			read = LoRa_read(_LoRa, RegVersion);
 8001900:	2142      	movs	r1, #66	@ 0x42
 8001902:	6878      	ldr	r0, [r7, #4]
 8001904:	f7ff fe12 	bl	800152c <LoRa_read>
 8001908:	4603      	mov	r3, r0
 800190a:	73fb      	strb	r3, [r7, #15]
			if(read == 0x12)
 800190c:	7bfb      	ldrb	r3, [r7, #15]
 800190e:	2b12      	cmp	r3, #18
 8001910:	d101      	bne.n	8001916 <LoRa_init+0x13c>
				return LORA_OK;
 8001912:	23c8      	movs	r3, #200	@ 0xc8
 8001914:	e004      	b.n	8001920 <LoRa_init+0x146>
			else
				return LORA_NOT_FOUND;
 8001916:	f44f 73ca 	mov.w	r3, #404	@ 0x194
 800191a:	e001      	b.n	8001920 <LoRa_init+0x146>
	}
	else {
		return LORA_UNAVAILABLE;
 800191c:	f240 13f7 	movw	r3, #503	@ 0x1f7
	}
}
 8001920:	4618      	mov	r0, r3
 8001922:	3710      	adds	r7, #16
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}

08001928 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b088      	sub	sp, #32
 800192c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800192e:	f107 0310 	add.w	r3, r7, #16
 8001932:	2200      	movs	r2, #0
 8001934:	601a      	str	r2, [r3, #0]
 8001936:	605a      	str	r2, [r3, #4]
 8001938:	609a      	str	r2, [r3, #8]
 800193a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800193c:	4b2f      	ldr	r3, [pc, #188]	@ (80019fc <MX_GPIO_Init+0xd4>)
 800193e:	699b      	ldr	r3, [r3, #24]
 8001940:	4a2e      	ldr	r2, [pc, #184]	@ (80019fc <MX_GPIO_Init+0xd4>)
 8001942:	f043 0310 	orr.w	r3, r3, #16
 8001946:	6193      	str	r3, [r2, #24]
 8001948:	4b2c      	ldr	r3, [pc, #176]	@ (80019fc <MX_GPIO_Init+0xd4>)
 800194a:	699b      	ldr	r3, [r3, #24]
 800194c:	f003 0310 	and.w	r3, r3, #16
 8001950:	60fb      	str	r3, [r7, #12]
 8001952:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001954:	4b29      	ldr	r3, [pc, #164]	@ (80019fc <MX_GPIO_Init+0xd4>)
 8001956:	699b      	ldr	r3, [r3, #24]
 8001958:	4a28      	ldr	r2, [pc, #160]	@ (80019fc <MX_GPIO_Init+0xd4>)
 800195a:	f043 0320 	orr.w	r3, r3, #32
 800195e:	6193      	str	r3, [r2, #24]
 8001960:	4b26      	ldr	r3, [pc, #152]	@ (80019fc <MX_GPIO_Init+0xd4>)
 8001962:	699b      	ldr	r3, [r3, #24]
 8001964:	f003 0320 	and.w	r3, r3, #32
 8001968:	60bb      	str	r3, [r7, #8]
 800196a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800196c:	4b23      	ldr	r3, [pc, #140]	@ (80019fc <MX_GPIO_Init+0xd4>)
 800196e:	699b      	ldr	r3, [r3, #24]
 8001970:	4a22      	ldr	r2, [pc, #136]	@ (80019fc <MX_GPIO_Init+0xd4>)
 8001972:	f043 0304 	orr.w	r3, r3, #4
 8001976:	6193      	str	r3, [r2, #24]
 8001978:	4b20      	ldr	r3, [pc, #128]	@ (80019fc <MX_GPIO_Init+0xd4>)
 800197a:	699b      	ldr	r3, [r3, #24]
 800197c:	f003 0304 	and.w	r3, r3, #4
 8001980:	607b      	str	r3, [r7, #4]
 8001982:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001984:	4b1d      	ldr	r3, [pc, #116]	@ (80019fc <MX_GPIO_Init+0xd4>)
 8001986:	699b      	ldr	r3, [r3, #24]
 8001988:	4a1c      	ldr	r2, [pc, #112]	@ (80019fc <MX_GPIO_Init+0xd4>)
 800198a:	f043 0308 	orr.w	r3, r3, #8
 800198e:	6193      	str	r3, [r2, #24]
 8001990:	4b1a      	ldr	r3, [pc, #104]	@ (80019fc <MX_GPIO_Init+0xd4>)
 8001992:	699b      	ldr	r3, [r3, #24]
 8001994:	f003 0308 	and.w	r3, r3, #8
 8001998:	603b      	str	r3, [r7, #0]
 800199a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, NSS_Pin|RESET_Pin, GPIO_PIN_SET);
 800199c:	2201      	movs	r2, #1
 800199e:	2103      	movs	r1, #3
 80019a0:	4817      	ldr	r0, [pc, #92]	@ (8001a00 <MX_GPIO_Init+0xd8>)
 80019a2:	f001 fe2c 	bl	80035fe <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Erase_Pin */
  GPIO_InitStruct.Pin = Erase_Pin;
 80019a6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80019aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019ac:	2300      	movs	r3, #0
 80019ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b0:	2300      	movs	r3, #0
 80019b2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Erase_GPIO_Port, &GPIO_InitStruct);
 80019b4:	f107 0310 	add.w	r3, r7, #16
 80019b8:	4619      	mov	r1, r3
 80019ba:	4812      	ldr	r0, [pc, #72]	@ (8001a04 <MX_GPIO_Init+0xdc>)
 80019bc:	f001 fc84 	bl	80032c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIO0_Pin */
  GPIO_InitStruct.Pin = DIO0_Pin;
 80019c0:	2302      	movs	r3, #2
 80019c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80019c4:	4b10      	ldr	r3, [pc, #64]	@ (8001a08 <MX_GPIO_Init+0xe0>)
 80019c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c8:	2300      	movs	r3, #0
 80019ca:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIO0_GPIO_Port, &GPIO_InitStruct);
 80019cc:	f107 0310 	add.w	r3, r7, #16
 80019d0:	4619      	mov	r1, r3
 80019d2:	480e      	ldr	r0, [pc, #56]	@ (8001a0c <MX_GPIO_Init+0xe4>)
 80019d4:	f001 fc78 	bl	80032c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : NSS_Pin RESET_Pin */
  GPIO_InitStruct.Pin = NSS_Pin|RESET_Pin;
 80019d8:	2303      	movs	r3, #3
 80019da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019dc:	2301      	movs	r3, #1
 80019de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e0:	2300      	movs	r3, #0
 80019e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019e4:	2302      	movs	r3, #2
 80019e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019e8:	f107 0310 	add.w	r3, r7, #16
 80019ec:	4619      	mov	r1, r3
 80019ee:	4804      	ldr	r0, [pc, #16]	@ (8001a00 <MX_GPIO_Init+0xd8>)
 80019f0:	f001 fc6a 	bl	80032c8 <HAL_GPIO_Init>

}
 80019f4:	bf00      	nop
 80019f6:	3720      	adds	r7, #32
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	40021000 	.word	0x40021000
 8001a00:	40010c00 	.word	0x40010c00
 8001a04:	40011000 	.word	0x40011000
 8001a08:	10110000 	.word	0x10110000
 8001a0c:	40010800 	.word	0x40010800

08001a10 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001a14:	f3bf 8f4f 	dsb	sy
}
 8001a18:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001a1a:	4b06      	ldr	r3, [pc, #24]	@ (8001a34 <__NVIC_SystemReset+0x24>)
 8001a1c:	68db      	ldr	r3, [r3, #12]
 8001a1e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001a22:	4904      	ldr	r1, [pc, #16]	@ (8001a34 <__NVIC_SystemReset+0x24>)
 8001a24:	4b04      	ldr	r3, [pc, #16]	@ (8001a38 <__NVIC_SystemReset+0x28>)
 8001a26:	4313      	orrs	r3, r2
 8001a28:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001a2a:	f3bf 8f4f 	dsb	sy
}
 8001a2e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001a30:	bf00      	nop
 8001a32:	e7fd      	b.n	8001a30 <__NVIC_SystemReset+0x20>
 8001a34:	e000ed00 	.word	0xe000ed00
 8001a38:	05fa0004 	.word	0x05fa0004

08001a3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a3c:	b5b0      	push	{r4, r5, r7, lr}
 8001a3e:	b08e      	sub	sp, #56	@ 0x38
 8001a40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/
  HAL_Init();
 8001a42:	f001 f8d7 	bl	8002bf4 <HAL_Init>

  lcg_seed = HAL_GetTick();
 8001a46:	f001 f92d 	bl	8002ca4 <HAL_GetTick>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	4a4e      	ldr	r2, [pc, #312]	@ (8001b88 <main+0x14c>)
 8001a4e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN Init */
  MX_GPIO_Init();
 8001a50:	f7ff ff6a 	bl	8001928 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001a54:	f000 ff02 	bl	800285c <MX_SPI1_Init>
  /* USER CODE END Init */

  SystemClock_Config();
 8001a58:	f000 f8aa 	bl	8001bb0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* USER CODE BEGIN 2 */
    /* ---------- SX127x RESET ---------- */
    hard_reset_radio();
 8001a5c:	f000 f942 	bl	8001ce4 <hard_reset_radio>
    HAL_Delay(100);
 8001a60:	2064      	movs	r0, #100	@ 0x64
 8001a62:	f001 f929 	bl	8002cb8 <HAL_Delay>

    /* ---------- INIT LoRa STRUCT ---------- */
    myLoRa = newLoRa();
 8001a66:	4c49      	ldr	r4, [pc, #292]	@ (8001b8c <main+0x150>)
 8001a68:	463b      	mov	r3, r7
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f7ff fb10 	bl	8001090 <newLoRa>
 8001a70:	4625      	mov	r5, r4
 8001a72:	463c      	mov	r4, r7
 8001a74:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a76:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a78:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a7a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a7c:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001a80:	e885 0007 	stmia.w	r5, {r0, r1, r2}
    myLoRa.CS_port    = NSS_GPIO_Port;
 8001a84:	4b41      	ldr	r3, [pc, #260]	@ (8001b8c <main+0x150>)
 8001a86:	4a42      	ldr	r2, [pc, #264]	@ (8001b90 <main+0x154>)
 8001a88:	601a      	str	r2, [r3, #0]
    myLoRa.CS_pin     = NSS_Pin;
 8001a8a:	4b40      	ldr	r3, [pc, #256]	@ (8001b8c <main+0x150>)
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	809a      	strh	r2, [r3, #4]
    myLoRa.reset_port = RESET_GPIO_Port;
 8001a90:	4b3e      	ldr	r3, [pc, #248]	@ (8001b8c <main+0x150>)
 8001a92:	4a3f      	ldr	r2, [pc, #252]	@ (8001b90 <main+0x154>)
 8001a94:	609a      	str	r2, [r3, #8]
    myLoRa.reset_pin  = RESET_Pin;
 8001a96:	4b3d      	ldr	r3, [pc, #244]	@ (8001b8c <main+0x150>)
 8001a98:	2202      	movs	r2, #2
 8001a9a:	819a      	strh	r2, [r3, #12]
    myLoRa.DIO0_port  = DIO0_GPIO_Port;
 8001a9c:	4b3b      	ldr	r3, [pc, #236]	@ (8001b8c <main+0x150>)
 8001a9e:	4a3d      	ldr	r2, [pc, #244]	@ (8001b94 <main+0x158>)
 8001aa0:	611a      	str	r2, [r3, #16]
    myLoRa.DIO0_pin   = DIO0_Pin;
 8001aa2:	4b3a      	ldr	r3, [pc, #232]	@ (8001b8c <main+0x150>)
 8001aa4:	2202      	movs	r2, #2
 8001aa6:	829a      	strh	r2, [r3, #20]
    myLoRa.hSPIx      = &hspi1;
 8001aa8:	4b38      	ldr	r3, [pc, #224]	@ (8001b8c <main+0x150>)
 8001aaa:	4a3b      	ldr	r2, [pc, #236]	@ (8001b98 <main+0x15c>)
 8001aac:	619a      	str	r2, [r3, #24]

    LoRa_status = LoRa_init(&myLoRa);
 8001aae:	4837      	ldr	r0, [pc, #220]	@ (8001b8c <main+0x150>)
 8001ab0:	f7ff fe93 	bl	80017da <LoRa_init>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	461a      	mov	r2, r3
 8001ab8:	4b38      	ldr	r3, [pc, #224]	@ (8001b9c <main+0x160>)
 8001aba:	801a      	strh	r2, [r3, #0]

    if (LoRa_status != LORA_OK)
 8001abc:	4b37      	ldr	r3, [pc, #220]	@ (8001b9c <main+0x160>)
 8001abe:	881b      	ldrh	r3, [r3, #0]
 8001ac0:	2bc8      	cmp	r3, #200	@ 0xc8
 8001ac2:	d01b      	beq.n	8001afc <main+0xc0>
    {
      hard_reset_radio();
 8001ac4:	f000 f90e 	bl	8001ce4 <hard_reset_radio>
      HAL_Delay(100);
 8001ac8:	2064      	movs	r0, #100	@ 0x64
 8001aca:	f001 f8f5 	bl	8002cb8 <HAL_Delay>

      LoRa_status = LoRa_init(&myLoRa);
 8001ace:	482f      	ldr	r0, [pc, #188]	@ (8001b8c <main+0x150>)
 8001ad0:	f7ff fe83 	bl	80017da <LoRa_init>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	461a      	mov	r2, r3
 8001ad8:	4b30      	ldr	r3, [pc, #192]	@ (8001b9c <main+0x160>)
 8001ada:	801a      	strh	r2, [r3, #0]
      if (LoRa_status != LORA_OK) {
 8001adc:	4b2f      	ldr	r3, [pc, #188]	@ (8001b9c <main+0x160>)
 8001ade:	881b      	ldrh	r3, [r3, #0]
 8001ae0:	2bc8      	cmp	r3, #200	@ 0xc8
 8001ae2:	d00b      	beq.n	8001afc <main+0xc0>
          while (1) {
              check_clear_button();
 8001ae4:	f000 fdc8 	bl	8002678 <check_clear_button>
              HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);  // Blink LED to indicate error
 8001ae8:	2104      	movs	r1, #4
 8001aea:	482d      	ldr	r0, [pc, #180]	@ (8001ba0 <main+0x164>)
 8001aec:	f001 fd9f 	bl	800362e <HAL_GPIO_TogglePin>
              HAL_Delay(500);
 8001af0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001af4:	f001 f8e0 	bl	8002cb8 <HAL_Delay>
              check_clear_button();
 8001af8:	bf00      	nop
 8001afa:	e7f3      	b.n	8001ae4 <main+0xa8>
          }
      }
    }

    // Configure LoRa parameters to match ESP32 master
    LoRa_setSyncWord(&myLoRa, 0x34);
 8001afc:	2134      	movs	r1, #52	@ 0x34
 8001afe:	4823      	ldr	r0, [pc, #140]	@ (8001b8c <main+0x150>)
 8001b00:	f7ff fd01 	bl	8001506 <LoRa_setSyncWord>
    LoRa_setSpreadingFactor(&myLoRa, 7);
 8001b04:	2107      	movs	r1, #7
 8001b06:	4821      	ldr	r0, [pc, #132]	@ (8001b8c <main+0x150>)
 8001b08:	f7ff fc5e 	bl	80013c8 <LoRa_setSpreadingFactor>
    LoRa_enableCRC(&myLoRa, 1);
 8001b0c:	2101      	movs	r1, #1
 8001b0e:	481f      	ldr	r0, [pc, #124]	@ (8001b8c <main+0x150>)
 8001b10:	f7ff fe41 	bl	8001796 <LoRa_enableCRC>

    /* ---------- SAFE FIFO SETUP ---------- */
    LoRa_write(&myLoRa, RegFiFoRxBaseAddr, 0x00);
 8001b14:	2200      	movs	r2, #0
 8001b16:	210f      	movs	r1, #15
 8001b18:	481c      	ldr	r0, [pc, #112]	@ (8001b8c <main+0x150>)
 8001b1a:	f7ff fd21 	bl	8001560 <LoRa_write>
    LoRa_write(&myLoRa, RegFiFoTxBaseAddr, 0x80);
 8001b1e:	2280      	movs	r2, #128	@ 0x80
 8001b20:	210e      	movs	r1, #14
 8001b22:	481a      	ldr	r0, [pc, #104]	@ (8001b8c <main+0x150>)
 8001b24:	f7ff fd1c 	bl	8001560 <LoRa_write>

    /* ---------- START RX (single start) ---------- */
    LoRa_startReceiving(&myLoRa);
 8001b28:	4818      	ldr	r0, [pc, #96]	@ (8001b8c <main+0x150>)
 8001b2a:	f7ff fddf 	bl	80016ec <LoRa_startReceiving>

    STM32_GetUID(uid);
 8001b2e:	481d      	ldr	r0, [pc, #116]	@ (8001ba4 <main+0x168>)
 8001b30:	f000 f884 	bl	8001c3c <STM32_GetUID>

    uint8_t saved_node_id = flash_read_node_id();
 8001b34:	f000 fcf6 	bl	8002524 <flash_read_node_id>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (saved_node_id != 0xFF) {  // 0xFF means invalid/uninitialized
 8001b3e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001b42:	2bff      	cmp	r3, #255	@ 0xff
 8001b44:	d003      	beq.n	8001b4e <main+0x112>
        nodeId = saved_node_id;
 8001b46:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001b4a:	4a17      	ldr	r2, [pc, #92]	@ (8001ba8 <main+0x16c>)
 8001b4c:	6013      	str	r3, [r2, #0]
    } else {

    }

    reset_watchdog();
 8001b4e:	f000 f893 	bl	8001c78 <reset_watchdog>
    lastResetTime = HAL_GetTick();
 8001b52:	f001 f8a7 	bl	8002ca4 <HAL_GetTick>
 8001b56:	4603      	mov	r3, r0
 8001b58:	4a14      	ldr	r2, [pc, #80]	@ (8001bac <main+0x170>)
 8001b5a:	6013      	str	r3, [r2, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  while (1)
  {
      check_clear_button();
 8001b5c:	f000 fd8c 	bl	8002678 <check_clear_button>
      check_watchdog();
 8001b60:	f000 f896 	bl	8001c90 <check_watchdog>

      if(nodeId > 0)
 8001b64:	4b10      	ldr	r3, [pc, #64]	@ (8001ba8 <main+0x16c>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	dd04      	ble.n	8001b76 <main+0x13a>
      {
          reset_watchdog();
 8001b6c:	f000 f884 	bl	8001c78 <reset_watchdog>
          LoRa_StartPollingnode();
 8001b70:	f000 fb5c 	bl	800222c <LoRa_StartPollingnode>
 8001b74:	e001      	b.n	8001b7a <main+0x13e>
      }
      else
      {
          req_Registration();
 8001b76:	f000 f97d 	bl	8001e74 <req_Registration>
      }

      check_radio_health();
 8001b7a:	f000 f8dd 	bl	8001d38 <check_radio_health>
      HAL_Delay(100); // Increased from 10ms to reduce radio mode switching
 8001b7e:	2064      	movs	r0, #100	@ 0x64
 8001b80:	f001 f89a 	bl	8002cb8 <HAL_Delay>
      check_clear_button();
 8001b84:	e7ea      	b.n	8001b5c <main+0x120>
 8001b86:	bf00      	nop
 8001b88:	20000250 	.word	0x20000250
 8001b8c:	2000020c 	.word	0x2000020c
 8001b90:	40010c00 	.word	0x40010c00
 8001b94:	40010800 	.word	0x40010800
 8001b98:	20000538 	.word	0x20000538
 8001b9c:	20000238 	.word	0x20000238
 8001ba0:	40011400 	.word	0x40011400
 8001ba4:	2000023c 	.word	0x2000023c
 8001ba8:	20000248 	.word	0x20000248
 8001bac:	20000520 	.word	0x20000520

08001bb0 <SystemClock_Config>:
  }
}

void SystemClock_Config(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b090      	sub	sp, #64	@ 0x40
 8001bb4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bb6:	f107 0318 	add.w	r3, r7, #24
 8001bba:	2228      	movs	r2, #40	@ 0x28
 8001bbc:	2100      	movs	r1, #0
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f003 febf 	bl	8005942 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bc4:	1d3b      	adds	r3, r7, #4
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	601a      	str	r2, [r3, #0]
 8001bca:	605a      	str	r2, [r3, #4]
 8001bcc:	609a      	str	r2, [r3, #8]
 8001bce:	60da      	str	r2, [r3, #12]
 8001bd0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001bd6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001bda:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001be0:	2301      	movs	r3, #1
 8001be2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001be4:	2302      	movs	r3, #2
 8001be6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001be8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001bec:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001bee:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001bf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bf4:	f107 0318 	add.w	r3, r7, #24
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f001 fd31 	bl	8003660 <HAL_RCC_OscConfig>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d001      	beq.n	8001c08 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001c04:	f000 fe24 	bl	8002850 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c08:	230f      	movs	r3, #15
 8001c0a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c0c:	2302      	movs	r3, #2
 8001c0e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c10:	2300      	movs	r3, #0
 8001c12:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c14:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c18:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001c1e:	1d3b      	adds	r3, r7, #4
 8001c20:	2102      	movs	r1, #2
 8001c22:	4618      	mov	r0, r3
 8001c24:	f001 ff9e 	bl	8003b64 <HAL_RCC_ClockConfig>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d001      	beq.n	8001c32 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001c2e:	f000 fe0f 	bl	8002850 <Error_Handler>
  }
}
 8001c32:	bf00      	nop
 8001c34:	3740      	adds	r7, #64	@ 0x40
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
	...

08001c3c <STM32_GetUID>:

/* USER CODE BEGIN 4 */
void STM32_GetUID(uint32_t uid_out[3])
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	b083      	sub	sp, #12
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
    uid_out[0] = *(uint32_t*)0x1FFFF7E8;
 8001c44:	4b09      	ldr	r3, [pc, #36]	@ (8001c6c <STM32_GetUID+0x30>)
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	601a      	str	r2, [r3, #0]
    uid_out[1] = *(uint32_t*)0x1FFFF7EC;
 8001c4c:	4a08      	ldr	r2, [pc, #32]	@ (8001c70 <STM32_GetUID+0x34>)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	3304      	adds	r3, #4
 8001c52:	6812      	ldr	r2, [r2, #0]
 8001c54:	601a      	str	r2, [r3, #0]
    uid_out[2] = *(uint32_t*)0x1FFFF7F0;
 8001c56:	4a07      	ldr	r2, [pc, #28]	@ (8001c74 <STM32_GetUID+0x38>)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	3308      	adds	r3, #8
 8001c5c:	6812      	ldr	r2, [r2, #0]
 8001c5e:	601a      	str	r2, [r3, #0]
}
 8001c60:	bf00      	nop
 8001c62:	370c      	adds	r7, #12
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bc80      	pop	{r7}
 8001c68:	4770      	bx	lr
 8001c6a:	bf00      	nop
 8001c6c:	1ffff7e8 	.word	0x1ffff7e8
 8001c70:	1ffff7ec 	.word	0x1ffff7ec
 8001c74:	1ffff7f0 	.word	0x1ffff7f0

08001c78 <reset_watchdog>:

void reset_watchdog(void) {
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
    lastActivityTime = HAL_GetTick();
 8001c7c:	f001 f812 	bl	8002ca4 <HAL_GetTick>
 8001c80:	4603      	mov	r3, r0
 8001c82:	4a02      	ldr	r2, [pc, #8]	@ (8001c8c <reset_watchdog+0x14>)
 8001c84:	6013      	str	r3, [r2, #0]
}
 8001c86:	bf00      	nop
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	20000518 	.word	0x20000518

08001c90 <check_watchdog>:

void check_watchdog(void) {
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b082      	sub	sp, #8
 8001c94:	af00      	add	r7, sp, #0
    if (HAL_GetTick() - lastActivityTime > watchdogTimeout) {
 8001c96:	f001 f805 	bl	8002ca4 <HAL_GetTick>
 8001c9a:	4602      	mov	r2, r0
 8001c9c:	4b0e      	ldr	r3, [pc, #56]	@ (8001cd8 <check_watchdog+0x48>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	1ad2      	subs	r2, r2, r3
 8001ca2:	4b0e      	ldr	r3, [pc, #56]	@ (8001cdc <check_watchdog+0x4c>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	429a      	cmp	r2, r3
 8001ca8:	d911      	bls.n	8001cce <check_watchdog+0x3e>
        for (int i = 0; i < 5; i++) {
 8001caa:	2300      	movs	r3, #0
 8001cac:	607b      	str	r3, [r7, #4]
 8001cae:	e009      	b.n	8001cc4 <check_watchdog+0x34>
            HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 8001cb0:	2104      	movs	r1, #4
 8001cb2:	480b      	ldr	r0, [pc, #44]	@ (8001ce0 <check_watchdog+0x50>)
 8001cb4:	f001 fcbb 	bl	800362e <HAL_GPIO_TogglePin>
            HAL_Delay(100);
 8001cb8:	2064      	movs	r0, #100	@ 0x64
 8001cba:	f000 fffd 	bl	8002cb8 <HAL_Delay>
        for (int i = 0; i < 5; i++) {
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	3301      	adds	r3, #1
 8001cc2:	607b      	str	r3, [r7, #4]
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2b04      	cmp	r3, #4
 8001cc8:	ddf2      	ble.n	8001cb0 <check_watchdog+0x20>
        }
        NVIC_SystemReset();
 8001cca:	f7ff fea1 	bl	8001a10 <__NVIC_SystemReset>
    }
}
 8001cce:	bf00      	nop
 8001cd0:	3708      	adds	r7, #8
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	20000518 	.word	0x20000518
 8001cdc:	20000018 	.word	0x20000018
 8001ce0:	40011400 	.word	0x40011400

08001ce4 <hard_reset_radio>:

void hard_reset_radio(void) {
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	af00      	add	r7, sp, #0
    // Hard reset the radio
    HAL_GPIO_WritePin(RESET_GPIO_Port, RESET_Pin, GPIO_PIN_RESET);
 8001ce8:	2200      	movs	r2, #0
 8001cea:	2102      	movs	r1, #2
 8001cec:	480f      	ldr	r0, [pc, #60]	@ (8001d2c <hard_reset_radio+0x48>)
 8001cee:	f001 fc86 	bl	80035fe <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001cf2:	200a      	movs	r0, #10
 8001cf4:	f000 ffe0 	bl	8002cb8 <HAL_Delay>
    HAL_GPIO_WritePin(RESET_GPIO_Port, RESET_Pin, GPIO_PIN_SET);
 8001cf8:	2201      	movs	r2, #1
 8001cfa:	2102      	movs	r1, #2
 8001cfc:	480b      	ldr	r0, [pc, #44]	@ (8001d2c <hard_reset_radio+0x48>)
 8001cfe:	f001 fc7e 	bl	80035fe <HAL_GPIO_WritePin>
    HAL_Delay(100);
 8001d02:	2064      	movs	r0, #100	@ 0x64
 8001d04:	f000 ffd8 	bl	8002cb8 <HAL_Delay>

    // Ensure NSS is high
    HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 8001d08:	2201      	movs	r2, #1
 8001d0a:	2101      	movs	r1, #1
 8001d0c:	4807      	ldr	r0, [pc, #28]	@ (8001d2c <hard_reset_radio+0x48>)
 8001d0e:	f001 fc76 	bl	80035fe <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001d12:	200a      	movs	r0, #10
 8001d14:	f000 ffd0 	bl	8002cb8 <HAL_Delay>

    radioErrorCount = 0;
 8001d18:	4b05      	ldr	r3, [pc, #20]	@ (8001d30 <hard_reset_radio+0x4c>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	701a      	strb	r2, [r3, #0]
    lastResetTime = HAL_GetTick();
 8001d1e:	f000 ffc1 	bl	8002ca4 <HAL_GetTick>
 8001d22:	4603      	mov	r3, r0
 8001d24:	4a03      	ldr	r2, [pc, #12]	@ (8001d34 <hard_reset_radio+0x50>)
 8001d26:	6013      	str	r3, [r2, #0]
}
 8001d28:	bf00      	nop
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	40010c00 	.word	0x40010c00
 8001d30:	2000051c 	.word	0x2000051c
 8001d34:	20000520 	.word	0x20000520

08001d38 <check_radio_health>:

void check_radio_health(void) {
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b082      	sub	sp, #8
 8001d3c:	af00      	add	r7, sp, #0
    static uint32_t lastCheck = 0;

    if (HAL_GetTick() - lastCheck > 5000) {
 8001d3e:	f000 ffb1 	bl	8002ca4 <HAL_GetTick>
 8001d42:	4602      	mov	r2, r0
 8001d44:	4b1d      	ldr	r3, [pc, #116]	@ (8001dbc <check_radio_health+0x84>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	1ad3      	subs	r3, r2, r3
 8001d4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d930      	bls.n	8001db4 <check_radio_health+0x7c>
        uint8_t version = LoRa_read(&myLoRa, RegVersion);
 8001d52:	2142      	movs	r1, #66	@ 0x42
 8001d54:	481a      	ldr	r0, [pc, #104]	@ (8001dc0 <check_radio_health+0x88>)
 8001d56:	f7ff fbe9 	bl	800152c <LoRa_read>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	71fb      	strb	r3, [r7, #7]
        if (version != 0x12) {
 8001d5e:	79fb      	ldrb	r3, [r7, #7]
 8001d60:	2b12      	cmp	r3, #18
 8001d62:	d01f      	beq.n	8001da4 <check_radio_health+0x6c>
            // Only reset if we've had multiple errors
            if (radioErrorCount++ > 3) {
 8001d64:	4b17      	ldr	r3, [pc, #92]	@ (8001dc4 <check_radio_health+0x8c>)
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	1c5a      	adds	r2, r3, #1
 8001d6a:	b2d1      	uxtb	r1, r2
 8001d6c:	4a15      	ldr	r2, [pc, #84]	@ (8001dc4 <check_radio_health+0x8c>)
 8001d6e:	7011      	strb	r1, [r2, #0]
 8001d70:	2b03      	cmp	r3, #3
 8001d72:	d91a      	bls.n	8001daa <check_radio_health+0x72>
                hard_reset_radio();
 8001d74:	f7ff ffb6 	bl	8001ce4 <hard_reset_radio>
                HAL_Delay(100);
 8001d78:	2064      	movs	r0, #100	@ 0x64
 8001d7a:	f000 ff9d 	bl	8002cb8 <HAL_Delay>
                LoRa_init(&myLoRa);
 8001d7e:	4810      	ldr	r0, [pc, #64]	@ (8001dc0 <check_radio_health+0x88>)
 8001d80:	f7ff fd2b 	bl	80017da <LoRa_init>
                LoRa_setSyncWord(&myLoRa, 0x34);
 8001d84:	2134      	movs	r1, #52	@ 0x34
 8001d86:	480e      	ldr	r0, [pc, #56]	@ (8001dc0 <check_radio_health+0x88>)
 8001d88:	f7ff fbbd 	bl	8001506 <LoRa_setSyncWord>
                LoRa_setSpreadingFactor(&myLoRa, 7);
 8001d8c:	2107      	movs	r1, #7
 8001d8e:	480c      	ldr	r0, [pc, #48]	@ (8001dc0 <check_radio_health+0x88>)
 8001d90:	f7ff fb1a 	bl	80013c8 <LoRa_setSpreadingFactor>
                LoRa_enableCRC(&myLoRa, 1);
 8001d94:	2101      	movs	r1, #1
 8001d96:	480a      	ldr	r0, [pc, #40]	@ (8001dc0 <check_radio_health+0x88>)
 8001d98:	f7ff fcfd 	bl	8001796 <LoRa_enableCRC>
                LoRa_startReceiving(&myLoRa);
 8001d9c:	4808      	ldr	r0, [pc, #32]	@ (8001dc0 <check_radio_health+0x88>)
 8001d9e:	f7ff fca5 	bl	80016ec <LoRa_startReceiving>
 8001da2:	e002      	b.n	8001daa <check_radio_health+0x72>
            }
        } else {
            radioErrorCount = 0; // Reset error count on success
 8001da4:	4b07      	ldr	r3, [pc, #28]	@ (8001dc4 <check_radio_health+0x8c>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	701a      	strb	r2, [r3, #0]
        }
        lastCheck = HAL_GetTick();
 8001daa:	f000 ff7b 	bl	8002ca4 <HAL_GetTick>
 8001dae:	4603      	mov	r3, r0
 8001db0:	4a02      	ldr	r2, [pc, #8]	@ (8001dbc <check_radio_health+0x84>)
 8001db2:	6013      	str	r3, [r2, #0]
    }
}
 8001db4:	bf00      	nop
 8001db6:	3708      	adds	r7, #8
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	20000524 	.word	0x20000524
 8001dc0:	2000020c 	.word	0x2000020c
 8001dc4:	2000051c 	.word	0x2000051c

08001dc8 <check_radio_status>:

uint8_t check_radio_status(void) {
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
    // Check if radio is responding
    uint8_t version = LoRa_read(&myLoRa, RegVersion);
 8001dce:	2142      	movs	r1, #66	@ 0x42
 8001dd0:	4811      	ldr	r0, [pc, #68]	@ (8001e18 <check_radio_status+0x50>)
 8001dd2:	f7ff fbab 	bl	800152c <LoRa_read>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	71fb      	strb	r3, [r7, #7]
    if (version != 0x12) {
 8001dda:	79fb      	ldrb	r3, [r7, #7]
 8001ddc:	2b12      	cmp	r3, #18
 8001dde:	d001      	beq.n	8001de4 <check_radio_status+0x1c>
        return 0;
 8001de0:	2300      	movs	r3, #0
 8001de2:	e015      	b.n	8001e10 <check_radio_status+0x48>
    }

    // Check if in a valid mode
    uint8_t op_mode = LoRa_read(&myLoRa, RegOpMode);
 8001de4:	2101      	movs	r1, #1
 8001de6:	480c      	ldr	r0, [pc, #48]	@ (8001e18 <check_radio_status+0x50>)
 8001de8:	f7ff fba0 	bl	800152c <LoRa_read>
 8001dec:	4603      	mov	r3, r0
 8001dee:	71bb      	strb	r3, [r7, #6]
    uint8_t mode = op_mode & 0x07;
 8001df0:	79bb      	ldrb	r3, [r7, #6]
 8001df2:	f003 0307 	and.w	r3, r3, #7
 8001df6:	717b      	strb	r3, [r7, #5]

    // Mode should be 0x01 (STDBY), 0x03 (TX), or 0x05 (RX continuous)
    if (mode != 0x01 && mode != 0x03 && mode != 0x05) {
 8001df8:	797b      	ldrb	r3, [r7, #5]
 8001dfa:	2b01      	cmp	r3, #1
 8001dfc:	d007      	beq.n	8001e0e <check_radio_status+0x46>
 8001dfe:	797b      	ldrb	r3, [r7, #5]
 8001e00:	2b03      	cmp	r3, #3
 8001e02:	d004      	beq.n	8001e0e <check_radio_status+0x46>
 8001e04:	797b      	ldrb	r3, [r7, #5]
 8001e06:	2b05      	cmp	r3, #5
 8001e08:	d001      	beq.n	8001e0e <check_radio_status+0x46>
        return 0;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	e000      	b.n	8001e10 <check_radio_status+0x48>
    }

    return 1;
 8001e0e:	2301      	movs	r3, #1
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	3708      	adds	r7, #8
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	2000020c 	.word	0x2000020c

08001e1c <wait_for_tx_complete>:

uint8_t wait_for_tx_complete(void) {
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b082      	sub	sp, #8
 8001e20:	af00      	add	r7, sp, #0
    uint32_t start = HAL_GetTick();
 8001e22:	f000 ff3f 	bl	8002ca4 <HAL_GetTick>
 8001e26:	6078      	str	r0, [r7, #4]
    while ((HAL_GetTick() - start) < 1000) { // 1 second timeout
 8001e28:	e014      	b.n	8001e54 <wait_for_tx_complete+0x38>
        uint8_t irq_flags = LoRa_read(&myLoRa, RegIrqFlags);
 8001e2a:	2112      	movs	r1, #18
 8001e2c:	4810      	ldr	r0, [pc, #64]	@ (8001e70 <wait_for_tx_complete+0x54>)
 8001e2e:	f7ff fb7d 	bl	800152c <LoRa_read>
 8001e32:	4603      	mov	r3, r0
 8001e34:	70fb      	strb	r3, [r7, #3]
        if (irq_flags & 0x08) { // TxDone flag
 8001e36:	78fb      	ldrb	r3, [r7, #3]
 8001e38:	f003 0308 	and.w	r3, r3, #8
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d006      	beq.n	8001e4e <wait_for_tx_complete+0x32>
            LoRa_write(&myLoRa, RegIrqFlags, 0xFF); // Clear all IRQ flags
 8001e40:	22ff      	movs	r2, #255	@ 0xff
 8001e42:	2112      	movs	r1, #18
 8001e44:	480a      	ldr	r0, [pc, #40]	@ (8001e70 <wait_for_tx_complete+0x54>)
 8001e46:	f7ff fb8b 	bl	8001560 <LoRa_write>
            return 1;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e00b      	b.n	8001e66 <wait_for_tx_complete+0x4a>
        }
        HAL_Delay(1);
 8001e4e:	2001      	movs	r0, #1
 8001e50:	f000 ff32 	bl	8002cb8 <HAL_Delay>
    while ((HAL_GetTick() - start) < 1000) { // 1 second timeout
 8001e54:	f000 ff26 	bl	8002ca4 <HAL_GetTick>
 8001e58:	4602      	mov	r2, r0
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	1ad3      	subs	r3, r2, r3
 8001e5e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001e62:	d3e2      	bcc.n	8001e2a <wait_for_tx_complete+0xe>
    }
    return 0;
 8001e64:	2300      	movs	r3, #0
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	3708      	adds	r7, #8
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	2000020c 	.word	0x2000020c

08001e74 <req_Registration>:

/* ---------------- Registration with MeshHeader -------------- */
void req_Registration(void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b084      	sub	sp, #16
 8001e78:	af02      	add	r7, sp, #8
    static uint32_t lastRegistrationAttempt = 0;

    // Don't try too often
    if (HAL_GetTick() - lastRegistrationAttempt < 5000) {
 8001e7a:	f000 ff13 	bl	8002ca4 <HAL_GetTick>
 8001e7e:	4602      	mov	r2, r0
 8001e80:	4b1b      	ldr	r3, [pc, #108]	@ (8001ef0 <req_Registration+0x7c>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	1ad3      	subs	r3, r2, r3
 8001e86:	f241 3287 	movw	r2, #4999	@ 0x1387
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d92c      	bls.n	8001ee8 <req_Registration+0x74>
        return;
    }

    lastRegistrationAttempt = HAL_GetTick();
 8001e8e:	f000 ff09 	bl	8002ca4 <HAL_GetTick>
 8001e92:	4603      	mov	r3, r0
 8001e94:	4a16      	ldr	r2, [pc, #88]	@ (8001ef0 <req_Registration+0x7c>)
 8001e96:	6013      	str	r3, [r2, #0]

    // Create UID string payload
    snprintf(payloadBuf, sizeof(payloadBuf),
 8001e98:	4b16      	ldr	r3, [pc, #88]	@ (8001ef4 <req_Registration+0x80>)
 8001e9a:	6819      	ldr	r1, [r3, #0]
 8001e9c:	4b15      	ldr	r3, [pc, #84]	@ (8001ef4 <req_Registration+0x80>)
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	4a14      	ldr	r2, [pc, #80]	@ (8001ef4 <req_Registration+0x80>)
 8001ea2:	6892      	ldr	r2, [r2, #8]
 8001ea4:	9201      	str	r2, [sp, #4]
 8001ea6:	9300      	str	r3, [sp, #0]
 8001ea8:	460b      	mov	r3, r1
 8001eaa:	4a13      	ldr	r2, [pc, #76]	@ (8001ef8 <req_Registration+0x84>)
 8001eac:	2180      	movs	r1, #128	@ 0x80
 8001eae:	4813      	ldr	r0, [pc, #76]	@ (8001efc <req_Registration+0x88>)
 8001eb0:	f003 fc7e 	bl	80057b0 <sniprintf>
             "%08lX-%08lX-%08lX",
             uid[0], uid[1], uid[2]);

    // Send registration request with MeshHeader
    uint16_t msg_id = lcg_rand() & 0xFFFF;
 8001eb4:	f000 fc8a 	bl	80027cc <lcg_rand>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	80fb      	strh	r3, [r7, #6]
    uint8_t result = LoRa_Transmit(PKT_REQ_ADDRESS, 0xFF, 0, payloadBuf, msg_id);
 8001ebc:	88fb      	ldrh	r3, [r7, #6]
 8001ebe:	9300      	str	r3, [sp, #0]
 8001ec0:	4b0e      	ldr	r3, [pc, #56]	@ (8001efc <req_Registration+0x88>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	21ff      	movs	r1, #255	@ 0xff
 8001ec6:	2001      	movs	r0, #1
 8001ec8:	f000 f8f4 	bl	80020b4 <LoRa_Transmit>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	717b      	strb	r3, [r7, #5]

    if (result) {
 8001ed0:	797b      	ldrb	r3, [r7, #5]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d009      	beq.n	8001eea <req_Registration+0x76>
        // Wait for ACK with MeshHeader
        uint8_t ack = wait_for_ack(3000);
 8001ed6:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001eda:	f000 f811 	bl	8001f00 <wait_for_ack>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	713b      	strb	r3, [r7, #4]
        if (ack != 0xFF) {
 8001ee2:	793b      	ldrb	r3, [r7, #4]
 8001ee4:	2bff      	cmp	r3, #255	@ 0xff
 8001ee6:	e000      	b.n	8001eea <req_Registration+0x76>
        return;
 8001ee8:	bf00      	nop
        }
    }
    else
    {
    }
}
 8001eea:	3708      	adds	r7, #8
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}
 8001ef0:	20000528 	.word	0x20000528
 8001ef4:	2000023c 	.word	0x2000023c
 8001ef8:	08009948 	.word	0x08009948
 8001efc:	20000454 	.word	0x20000454

08001f00 <wait_for_ack>:

/* ---------------- Wait for ACK with MeshHeader ---------------- */
uint8_t wait_for_ack(uint16_t timeout_ms)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b08e      	sub	sp, #56	@ 0x38
 8001f04:	af02      	add	r7, sp, #8
 8001f06:	4603      	mov	r3, r0
 8001f08:	80fb      	strh	r3, [r7, #6]
    uint32_t start = HAL_GetTick();
 8001f0a:	f000 fecb 	bl	8002ca4 <HAL_GetTick>
 8001f0e:	62b8      	str	r0, [r7, #40]	@ 0x28

    while ((HAL_GetTick() - start) < timeout_ms)
 8001f10:	e0b1      	b.n	8002076 <wait_for_ack+0x176>
    {
        uint8_t len = LoRa_receive(&myLoRa, rxBuf, sizeof(rxBuf) - 1);
 8001f12:	22ff      	movs	r2, #255	@ 0xff
 8001f14:	495f      	ldr	r1, [pc, #380]	@ (8002094 <wait_for_ack+0x194>)
 8001f16:	4860      	ldr	r0, [pc, #384]	@ (8002098 <wait_for_ack+0x198>)
 8001f18:	f7ff fbf4 	bl	8001704 <LoRa_receive>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (len > 0)
 8001f22:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	f000 809a 	beq.w	8002060 <wait_for_ack+0x160>
        {
            // Check if we have enough bytes for a header
            if (len < sizeof(MeshHeader)) {
 8001f2c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f30:	2b08      	cmp	r3, #8
 8001f32:	f240 8099 	bls.w	8002068 <wait_for_ack+0x168>
                continue;
            }

            MeshHeader *hdr = (MeshHeader *)rxBuf;
 8001f36:	4b57      	ldr	r3, [pc, #348]	@ (8002094 <wait_for_ack+0x194>)
 8001f38:	623b      	str	r3, [r7, #32]

            // Check version
            if (hdr->version != MESH_VERSION) {
 8001f3a:	6a3b      	ldr	r3, [r7, #32]
 8001f3c:	781b      	ldrb	r3, [r3, #0]
 8001f3e:	2b01      	cmp	r3, #1
 8001f40:	f040 8094 	bne.w	800206c <wait_for_ack+0x16c>
                continue;
            }

            // Check packet type
            if (hdr->type != PKT_ACK_ADDRESS) {
 8001f44:	6a3b      	ldr	r3, [r7, #32]
 8001f46:	785b      	ldrb	r3, [r3, #1]
 8001f48:	2b02      	cmp	r3, #2
 8001f4a:	f040 8091 	bne.w	8002070 <wait_for_ack+0x170>
                continue;  // Not an ACK_ADDRESS packet
            }

            // Check duplicate
            if (isDuplicate(hdr->src, hdr->msg_id)) {
 8001f4e:	6a3b      	ldr	r3, [r7, #32]
 8001f50:	789a      	ldrb	r2, [r3, #2]
 8001f52:	6a3b      	ldr	r3, [r7, #32]
 8001f54:	88db      	ldrh	r3, [r3, #6]
 8001f56:	b29b      	uxth	r3, r3
 8001f58:	4619      	mov	r1, r3
 8001f5a:	4610      	mov	r0, r2
 8001f5c:	f000 fbe0 	bl	8002720 <isDuplicate>
 8001f60:	4603      	mov	r3, r0
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	f040 8086 	bne.w	8002074 <wait_for_ack+0x174>
                continue;
            }

            // Remember this packet
            rememberPacket(hdr->src, hdr->msg_id);
 8001f68:	6a3b      	ldr	r3, [r7, #32]
 8001f6a:	789a      	ldrb	r2, [r3, #2]
 8001f6c:	6a3b      	ldr	r3, [r7, #32]
 8001f6e:	88db      	ldrh	r3, [r3, #6]
 8001f70:	b29b      	uxth	r3, r3
 8001f72:	4619      	mov	r1, r3
 8001f74:	4610      	mov	r0, r2
 8001f76:	f000 fbfd 	bl	8002774 <rememberPacket>

            // Extract payload (starts after header)
            uint8_t payloadStart = sizeof(MeshHeader);
 8001f7a:	2309      	movs	r3, #9
 8001f7c:	77fb      	strb	r3, [r7, #31]
            uint8_t payloadLen = hdr->payload_len;
 8001f7e:	6a3b      	ldr	r3, [r7, #32]
 8001f80:	7a1b      	ldrb	r3, [r3, #8]
 8001f82:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            if (payloadLen > (len - payloadStart)) {
 8001f86:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001f8a:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 8001f8e:	7ffb      	ldrb	r3, [r7, #31]
 8001f90:	1acb      	subs	r3, r1, r3
 8001f92:	429a      	cmp	r2, r3
 8001f94:	dd05      	ble.n	8001fa2 <wait_for_ack+0xa2>
                payloadLen = len - payloadStart;
 8001f96:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001f9a:	7ffb      	ldrb	r3, [r7, #31]
 8001f9c:	1ad3      	subs	r3, r2, r3
 8001f9e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            }

            if (payloadLen > 0) {
 8001fa2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d00e      	beq.n	8001fc8 <wait_for_ack+0xc8>
                memcpy(payloadBuf, &rxBuf[payloadStart], payloadLen);
 8001faa:	7ffb      	ldrb	r3, [r7, #31]
 8001fac:	4a39      	ldr	r2, [pc, #228]	@ (8002094 <wait_for_ack+0x194>)
 8001fae:	4413      	add	r3, r2
 8001fb0:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	4839      	ldr	r0, [pc, #228]	@ (800209c <wait_for_ack+0x19c>)
 8001fb8:	f003 fd51 	bl	8005a5e <memcpy>
                payloadBuf[payloadLen] = '\0';
 8001fbc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001fc0:	4a36      	ldr	r2, [pc, #216]	@ (800209c <wait_for_ack+0x19c>)
 8001fc2:	2100      	movs	r1, #0
 8001fc4:	54d1      	strb	r1, [r2, r3]
 8001fc6:	e002      	b.n	8001fce <wait_for_ack+0xce>
            } else {
                payloadBuf[0] = '\0';
 8001fc8:	4b34      	ldr	r3, [pc, #208]	@ (800209c <wait_for_ack+0x19c>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	701a      	strb	r2, [r3, #0]
            }

            // Parse payload: format is "UID|nodeId"
            uint32_t r_uid0 = 0, r_uid1 = 0, r_uid2 = 0;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	617b      	str	r3, [r7, #20]
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	613b      	str	r3, [r7, #16]
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	60fb      	str	r3, [r7, #12]
            unsigned int assignedId = 0;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	60bb      	str	r3, [r7, #8]

            int parsed = sscanf(payloadBuf,
 8001fde:	f107 0110 	add.w	r1, r7, #16
 8001fe2:	f107 0214 	add.w	r2, r7, #20
 8001fe6:	f107 0308 	add.w	r3, r7, #8
 8001fea:	9301      	str	r3, [sp, #4]
 8001fec:	f107 030c 	add.w	r3, r7, #12
 8001ff0:	9300      	str	r3, [sp, #0]
 8001ff2:	460b      	mov	r3, r1
 8001ff4:	492a      	ldr	r1, [pc, #168]	@ (80020a0 <wait_for_ack+0x1a0>)
 8001ff6:	4829      	ldr	r0, [pc, #164]	@ (800209c <wait_for_ack+0x19c>)
 8001ff8:	f003 fc32 	bl	8005860 <siscanf>
 8001ffc:	61b8      	str	r0, [r7, #24]
                                "%08lX-%08lX-%08lX|%u",
                                &r_uid0, &r_uid1, &r_uid2,
                                &assignedId);

            if (parsed == 4)
 8001ffe:	69bb      	ldr	r3, [r7, #24]
 8002000:	2b04      	cmp	r3, #4
 8002002:	d12d      	bne.n	8002060 <wait_for_ack+0x160>
            {
                if (r_uid0 == uid[0] && r_uid1 == uid[1] && r_uid2 == uid[2])
 8002004:	4b27      	ldr	r3, [pc, #156]	@ (80020a4 <wait_for_ack+0x1a4>)
 8002006:	681a      	ldr	r2, [r3, #0]
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	429a      	cmp	r2, r3
 800200c:	d128      	bne.n	8002060 <wait_for_ack+0x160>
 800200e:	4b25      	ldr	r3, [pc, #148]	@ (80020a4 <wait_for_ack+0x1a4>)
 8002010:	685a      	ldr	r2, [r3, #4]
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	429a      	cmp	r2, r3
 8002016:	d123      	bne.n	8002060 <wait_for_ack+0x160>
 8002018:	4b22      	ldr	r3, [pc, #136]	@ (80020a4 <wait_for_ack+0x1a4>)
 800201a:	689a      	ldr	r2, [r3, #8]
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	429a      	cmp	r2, r3
 8002020:	d11e      	bne.n	8002060 <wait_for_ack+0x160>
                {
                    nodeId = (int)assignedId;
 8002022:	68bb      	ldr	r3, [r7, #8]
 8002024:	461a      	mov	r2, r3
 8002026:	4b20      	ldr	r3, [pc, #128]	@ (80020a8 <wait_for_ack+0x1a8>)
 8002028:	601a      	str	r2, [r3, #0]
                    // Send ACK back to confirm
                    LoRa_Transmit(PKT_ACK, Master, nodeId, "", hdr->msg_id);
 800202a:	4b20      	ldr	r3, [pc, #128]	@ (80020ac <wait_for_ack+0x1ac>)
 800202c:	7819      	ldrb	r1, [r3, #0]
 800202e:	4b1e      	ldr	r3, [pc, #120]	@ (80020a8 <wait_for_ack+0x1a8>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	b2da      	uxtb	r2, r3
 8002034:	6a3b      	ldr	r3, [r7, #32]
 8002036:	88db      	ldrh	r3, [r3, #6]
 8002038:	b29b      	uxth	r3, r3
 800203a:	9300      	str	r3, [sp, #0]
 800203c:	4b1c      	ldr	r3, [pc, #112]	@ (80020b0 <wait_for_ack+0x1b0>)
 800203e:	2005      	movs	r0, #5
 8002040:	f000 f838 	bl	80020b4 <LoRa_Transmit>

                    if (nodeId > 0) {
 8002044:	4b18      	ldr	r3, [pc, #96]	@ (80020a8 <wait_for_ack+0x1a8>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	2b00      	cmp	r3, #0
 800204a:	dd05      	ble.n	8002058 <wait_for_ack+0x158>
                        flash_save_node_id(nodeId);
 800204c:	4b16      	ldr	r3, [pc, #88]	@ (80020a8 <wait_for_ack+0x1a8>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	b2db      	uxtb	r3, r3
 8002052:	4618      	mov	r0, r3
 8002054:	f000 fa92 	bl	800257c <flash_save_node_id>
                    }
                    return (uint8_t)nodeId;
 8002058:	4b13      	ldr	r3, [pc, #76]	@ (80020a8 <wait_for_ack+0x1a8>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	b2db      	uxtb	r3, r3
 800205e:	e014      	b.n	800208a <wait_for_ack+0x18a>
                }
            }
        }
        HAL_Delay(2);
 8002060:	2002      	movs	r0, #2
 8002062:	f000 fe29 	bl	8002cb8 <HAL_Delay>
 8002066:	e006      	b.n	8002076 <wait_for_ack+0x176>
                continue;
 8002068:	bf00      	nop
 800206a:	e004      	b.n	8002076 <wait_for_ack+0x176>
                continue;
 800206c:	bf00      	nop
 800206e:	e002      	b.n	8002076 <wait_for_ack+0x176>
                continue;  // Not an ACK_ADDRESS packet
 8002070:	bf00      	nop
 8002072:	e000      	b.n	8002076 <wait_for_ack+0x176>
                continue;
 8002074:	bf00      	nop
    while ((HAL_GetTick() - start) < timeout_ms)
 8002076:	f000 fe15 	bl	8002ca4 <HAL_GetTick>
 800207a:	4602      	mov	r2, r0
 800207c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800207e:	1ad2      	subs	r2, r2, r3
 8002080:	88fb      	ldrh	r3, [r7, #6]
 8002082:	429a      	cmp	r2, r3
 8002084:	f4ff af45 	bcc.w	8001f12 <wait_for_ack+0x12>
    }
    return 0xFF;
 8002088:	23ff      	movs	r3, #255	@ 0xff
}
 800208a:	4618      	mov	r0, r3
 800208c:	3730      	adds	r7, #48	@ 0x30
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	20000254 	.word	0x20000254
 8002098:	2000020c 	.word	0x2000020c
 800209c:	20000454 	.word	0x20000454
 80020a0:	0800995c 	.word	0x0800995c
 80020a4:	2000023c 	.word	0x2000023c
 80020a8:	20000248 	.word	0x20000248
 80020ac:	20000000 	.word	0x20000000
 80020b0:	08009974 	.word	0x08009974

080020b4 <LoRa_Transmit>:

/* -------------- Transmit with MeshHeader - Improved Version ------------- */
uint8_t LoRa_Transmit(uint8_t type, uint8_t dst, uint8_t src, const char *payload, uint16_t msg_id)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b086      	sub	sp, #24
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	603b      	str	r3, [r7, #0]
 80020bc:	4603      	mov	r3, r0
 80020be:	71fb      	strb	r3, [r7, #7]
 80020c0:	460b      	mov	r3, r1
 80020c2:	71bb      	strb	r3, [r7, #6]
 80020c4:	4613      	mov	r3, r2
 80020c6:	717b      	strb	r3, [r7, #5]
    MeshHeader hdr;
    uint8_t payload_len = payload ? strlen(payload) : 0;
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d005      	beq.n	80020da <LoRa_Transmit+0x26>
 80020ce:	6838      	ldr	r0, [r7, #0]
 80020d0:	f7fe f83e 	bl	8000150 <strlen>
 80020d4:	4603      	mov	r3, r0
 80020d6:	b2db      	uxtb	r3, r3
 80020d8:	e000      	b.n	80020dc <LoRa_Transmit+0x28>
 80020da:	2300      	movs	r3, #0
 80020dc:	757b      	strb	r3, [r7, #21]
    uint16_t total_len = sizeof(MeshHeader) + payload_len;
 80020de:	7d7b      	ldrb	r3, [r7, #21]
 80020e0:	b29b      	uxth	r3, r3
 80020e2:	3309      	adds	r3, #9
 80020e4:	827b      	strh	r3, [r7, #18]

    // Validate length
    if (total_len > sizeof(txBuf)) {
 80020e6:	8a7b      	ldrh	r3, [r7, #18]
 80020e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80020ec:	d901      	bls.n	80020f2 <LoRa_Transmit+0x3e>
        return 0;
 80020ee:	2300      	movs	r3, #0
 80020f0:	e090      	b.n	8002214 <LoRa_Transmit+0x160>
    }

    // Build header
    hdr.version = MESH_VERSION;
 80020f2:	2301      	movs	r3, #1
 80020f4:	723b      	strb	r3, [r7, #8]
    hdr.type = type;
 80020f6:	79fb      	ldrb	r3, [r7, #7]
 80020f8:	727b      	strb	r3, [r7, #9]
    hdr.src = src;
 80020fa:	797b      	ldrb	r3, [r7, #5]
 80020fc:	72bb      	strb	r3, [r7, #10]
    hdr.dest = dst;
 80020fe:	79bb      	ldrb	r3, [r7, #6]
 8002100:	72fb      	strb	r3, [r7, #11]
    hdr.ttl = 5;
 8002102:	2305      	movs	r3, #5
 8002104:	733b      	strb	r3, [r7, #12]
    hdr.flags = 0;
 8002106:	2300      	movs	r3, #0
 8002108:	737b      	strb	r3, [r7, #13]
    hdr.msg_id = msg_id;
 800210a:	8c3b      	ldrh	r3, [r7, #32]
 800210c:	81fb      	strh	r3, [r7, #14]
    hdr.payload_len = payload_len;
 800210e:	7d7b      	ldrb	r3, [r7, #21]
 8002110:	743b      	strb	r3, [r7, #16]

    // Build complete packet
    memcpy(txBuf, &hdr, sizeof(MeshHeader));
 8002112:	4b42      	ldr	r3, [pc, #264]	@ (800221c <LoRa_Transmit+0x168>)
 8002114:	f107 0208 	add.w	r2, r7, #8
 8002118:	ca07      	ldmia	r2, {r0, r1, r2}
 800211a:	c303      	stmia	r3!, {r0, r1}
 800211c:	701a      	strb	r2, [r3, #0]
    if (payload_len > 0) {
 800211e:	7d7b      	ldrb	r3, [r7, #21]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d005      	beq.n	8002130 <LoRa_Transmit+0x7c>
        memcpy(txBuf + sizeof(MeshHeader), payload, payload_len);
 8002124:	483e      	ldr	r0, [pc, #248]	@ (8002220 <LoRa_Transmit+0x16c>)
 8002126:	7d7b      	ldrb	r3, [r7, #21]
 8002128:	461a      	mov	r2, r3
 800212a:	6839      	ldr	r1, [r7, #0]
 800212c:	f003 fc97 	bl	8005a5e <memcpy>
    }

    // Check radio status before attempting transmission
    if (!check_radio_status()) {
 8002130:	f7ff fe4a 	bl	8001dc8 <check_radio_status>
 8002134:	4603      	mov	r3, r0
 8002136:	2b00      	cmp	r3, #0
 8002138:	d11c      	bne.n	8002174 <LoRa_Transmit+0xc0>

        hard_reset_radio();
 800213a:	f7ff fdd3 	bl	8001ce4 <hard_reset_radio>
        HAL_Delay(100);
 800213e:	2064      	movs	r0, #100	@ 0x64
 8002140:	f000 fdba 	bl	8002cb8 <HAL_Delay>
        LoRa_init(&myLoRa);
 8002144:	4837      	ldr	r0, [pc, #220]	@ (8002224 <LoRa_Transmit+0x170>)
 8002146:	f7ff fb48 	bl	80017da <LoRa_init>
        LoRa_setSyncWord(&myLoRa, 0x34);
 800214a:	2134      	movs	r1, #52	@ 0x34
 800214c:	4835      	ldr	r0, [pc, #212]	@ (8002224 <LoRa_Transmit+0x170>)
 800214e:	f7ff f9da 	bl	8001506 <LoRa_setSyncWord>
        LoRa_setSpreadingFactor(&myLoRa, 7);
 8002152:	2107      	movs	r1, #7
 8002154:	4833      	ldr	r0, [pc, #204]	@ (8002224 <LoRa_Transmit+0x170>)
 8002156:	f7ff f937 	bl	80013c8 <LoRa_setSpreadingFactor>
        LoRa_startReceiving(&myLoRa);
 800215a:	4832      	ldr	r0, [pc, #200]	@ (8002224 <LoRa_Transmit+0x170>)
 800215c:	f7ff fac6 	bl	80016ec <LoRa_startReceiving>
        HAL_Delay(100);
 8002160:	2064      	movs	r0, #100	@ 0x64
 8002162:	f000 fda9 	bl	8002cb8 <HAL_Delay>

        // Check again
        if (!check_radio_status()) {
 8002166:	f7ff fe2f 	bl	8001dc8 <check_radio_status>
 800216a:	4603      	mov	r3, r0
 800216c:	2b00      	cmp	r3, #0
 800216e:	d101      	bne.n	8002174 <LoRa_Transmit+0xc0>
            return 0;
 8002170:	2300      	movs	r3, #0
 8002172:	e04f      	b.n	8002214 <LoRa_Transmit+0x160>
        }
    }

    // Ensure radio is in standby mode for TX
    LoRa_gotoMode(&myLoRa, STNBY_MODE);
 8002174:	2101      	movs	r1, #1
 8002176:	482b      	ldr	r0, [pc, #172]	@ (8002224 <LoRa_Transmit+0x170>)
 8002178:	f7fe ffb3 	bl	80010e2 <LoRa_gotoMode>
    HAL_Delay(50);
 800217c:	2032      	movs	r0, #50	@ 0x32
 800217e:	f000 fd9b 	bl	8002cb8 <HAL_Delay>

    // Clear any pending IRQ flags
    LoRa_write(&myLoRa, RegIrqFlags, 0xFF);
 8002182:	22ff      	movs	r2, #255	@ 0xff
 8002184:	2112      	movs	r1, #18
 8002186:	4827      	ldr	r0, [pc, #156]	@ (8002224 <LoRa_Transmit+0x170>)
 8002188:	f7ff f9ea 	bl	8001560 <LoRa_write>

    // Transmit with timeout
    uint16_t tx_result = LoRa_transmit(&myLoRa, txBuf, total_len, 2000);
 800218c:	8a7b      	ldrh	r3, [r7, #18]
 800218e:	b2da      	uxtb	r2, r3
 8002190:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8002194:	4921      	ldr	r1, [pc, #132]	@ (800221c <LoRa_Transmit+0x168>)
 8002196:	4823      	ldr	r0, [pc, #140]	@ (8002224 <LoRa_Transmit+0x170>)
 8002198:	f7ff fa50 	bl	800163c <LoRa_transmit>
 800219c:	4603      	mov	r3, r0
 800219e:	82fb      	strh	r3, [r7, #22]

    if (tx_result == 1) {
 80021a0:	8afb      	ldrh	r3, [r7, #22]
 80021a2:	2b01      	cmp	r3, #1
 80021a4:	d111      	bne.n	80021ca <LoRa_Transmit+0x116>
        // Wait for TxDone
        if (wait_for_tx_complete()) {
 80021a6:	f7ff fe39 	bl	8001e1c <wait_for_tx_complete>
 80021aa:	4603      	mov	r3, r0
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d00a      	beq.n	80021c6 <LoRa_Transmit+0x112>
            radioErrorCount = 0; // Reset error count on success
 80021b0:	4b1d      	ldr	r3, [pc, #116]	@ (8002228 <LoRa_Transmit+0x174>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	701a      	strb	r2, [r3, #0]

            // Return to RX mode
            LoRa_startReceiving(&myLoRa);
 80021b6:	481b      	ldr	r0, [pc, #108]	@ (8002224 <LoRa_Transmit+0x170>)
 80021b8:	f7ff fa98 	bl	80016ec <LoRa_startReceiving>
            HAL_Delay(10);
 80021bc:	200a      	movs	r0, #10
 80021be:	f000 fd7b 	bl	8002cb8 <HAL_Delay>
            return 1;
 80021c2:	2301      	movs	r3, #1
 80021c4:	e026      	b.n	8002214 <LoRa_Transmit+0x160>
        } else {
            tx_result = 0;
 80021c6:	2300      	movs	r3, #0
 80021c8:	82fb      	strh	r3, [r7, #22]
        }
    }

    if (tx_result == 0) {
 80021ca:	8afb      	ldrh	r3, [r7, #22]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d120      	bne.n	8002212 <LoRa_Transmit+0x15e>
        radioErrorCount++;
 80021d0:	4b15      	ldr	r3, [pc, #84]	@ (8002228 <LoRa_Transmit+0x174>)
 80021d2:	781b      	ldrb	r3, [r3, #0]
 80021d4:	3301      	adds	r3, #1
 80021d6:	b2da      	uxtb	r2, r3
 80021d8:	4b13      	ldr	r3, [pc, #76]	@ (8002228 <LoRa_Transmit+0x174>)
 80021da:	701a      	strb	r2, [r3, #0]

        // If we have multiple consecutive errors, hard reset
        if (radioErrorCount > 5) {
 80021dc:	4b12      	ldr	r3, [pc, #72]	@ (8002228 <LoRa_Transmit+0x174>)
 80021de:	781b      	ldrb	r3, [r3, #0]
 80021e0:	2b05      	cmp	r3, #5
 80021e2:	d913      	bls.n	800220c <LoRa_Transmit+0x158>
            hard_reset_radio();
 80021e4:	f7ff fd7e 	bl	8001ce4 <hard_reset_radio>
            HAL_Delay(100);
 80021e8:	2064      	movs	r0, #100	@ 0x64
 80021ea:	f000 fd65 	bl	8002cb8 <HAL_Delay>
            LoRa_init(&myLoRa);
 80021ee:	480d      	ldr	r0, [pc, #52]	@ (8002224 <LoRa_Transmit+0x170>)
 80021f0:	f7ff faf3 	bl	80017da <LoRa_init>
            LoRa_setSyncWord(&myLoRa, 0x34);
 80021f4:	2134      	movs	r1, #52	@ 0x34
 80021f6:	480b      	ldr	r0, [pc, #44]	@ (8002224 <LoRa_Transmit+0x170>)
 80021f8:	f7ff f985 	bl	8001506 <LoRa_setSyncWord>
            LoRa_setSpreadingFactor(&myLoRa, 7);
 80021fc:	2107      	movs	r1, #7
 80021fe:	4809      	ldr	r0, [pc, #36]	@ (8002224 <LoRa_Transmit+0x170>)
 8002200:	f7ff f8e2 	bl	80013c8 <LoRa_setSpreadingFactor>
            LoRa_startReceiving(&myLoRa);
 8002204:	4807      	ldr	r0, [pc, #28]	@ (8002224 <LoRa_Transmit+0x170>)
 8002206:	f7ff fa71 	bl	80016ec <LoRa_startReceiving>
 800220a:	e002      	b.n	8002212 <LoRa_Transmit+0x15e>
        } else {
            // Soft recovery: restart RX mode
            LoRa_startReceiving(&myLoRa);
 800220c:	4805      	ldr	r0, [pc, #20]	@ (8002224 <LoRa_Transmit+0x170>)
 800220e:	f7ff fa6d 	bl	80016ec <LoRa_startReceiving>
        }
    }
    return 0;
 8002212:	2300      	movs	r3, #0
}
 8002214:	4618      	mov	r0, r3
 8002216:	3718      	adds	r7, #24
 8002218:	46bd      	mov	sp, r7
 800221a:	bd80      	pop	{r7, pc}
 800221c:	20000354 	.word	0x20000354
 8002220:	2000035d 	.word	0x2000035d
 8002224:	2000020c 	.word	0x2000020c
 8002228:	2000051c 	.word	0x2000051c

0800222c <LoRa_StartPollingnode>:

/* ---------- Main polling function with MeshHeader ---------- */
void LoRa_StartPollingnode(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b086      	sub	sp, #24
 8002230:	af02      	add	r7, sp, #8
    uint8_t len;
    static uint32_t lastModeCheck = 0;

    if (nodeId == 0)
 8002232:	4b52      	ldr	r3, [pc, #328]	@ (800237c <LoRa_StartPollingnode+0x150>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	2b00      	cmp	r3, #0
 8002238:	f000 8094 	beq.w	8002364 <LoRa_StartPollingnode+0x138>
        return;

    // Periodically check radio mode (less frequently)
    if (HAL_GetTick() - lastModeCheck > 10000) { // Every 10 seconds
 800223c:	f000 fd32 	bl	8002ca4 <HAL_GetTick>
 8002240:	4602      	mov	r2, r0
 8002242:	4b4f      	ldr	r3, [pc, #316]	@ (8002380 <LoRa_StartPollingnode+0x154>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	1ad3      	subs	r3, r2, r3
 8002248:	f242 7210 	movw	r2, #10000	@ 0x2710
 800224c:	4293      	cmp	r3, r2
 800224e:	d914      	bls.n	800227a <LoRa_StartPollingnode+0x4e>
        uint8_t op_mode = LoRa_read(&myLoRa, RegOpMode);
 8002250:	2101      	movs	r1, #1
 8002252:	484c      	ldr	r0, [pc, #304]	@ (8002384 <LoRa_StartPollingnode+0x158>)
 8002254:	f7ff f96a 	bl	800152c <LoRa_read>
 8002258:	4603      	mov	r3, r0
 800225a:	73bb      	strb	r3, [r7, #14]
        uint8_t current_mode = op_mode & 0x07;
 800225c:	7bbb      	ldrb	r3, [r7, #14]
 800225e:	f003 0307 	and.w	r3, r3, #7
 8002262:	737b      	strb	r3, [r7, #13]

        if (current_mode != 0x05) { // Not in receive continuous mode
 8002264:	7b7b      	ldrb	r3, [r7, #13]
 8002266:	2b05      	cmp	r3, #5
 8002268:	d002      	beq.n	8002270 <LoRa_StartPollingnode+0x44>
            LoRa_startReceiving(&myLoRa);
 800226a:	4846      	ldr	r0, [pc, #280]	@ (8002384 <LoRa_StartPollingnode+0x158>)
 800226c:	f7ff fa3e 	bl	80016ec <LoRa_startReceiving>
        }
        lastModeCheck = HAL_GetTick();
 8002270:	f000 fd18 	bl	8002ca4 <HAL_GetTick>
 8002274:	4603      	mov	r3, r0
 8002276:	4a42      	ldr	r2, [pc, #264]	@ (8002380 <LoRa_StartPollingnode+0x154>)
 8002278:	6013      	str	r3, [r2, #0]
    }

    len = LoRa_receive(&myLoRa, rxBuf, sizeof(rxBuf) - 1);
 800227a:	22ff      	movs	r2, #255	@ 0xff
 800227c:	4942      	ldr	r1, [pc, #264]	@ (8002388 <LoRa_StartPollingnode+0x15c>)
 800227e:	4841      	ldr	r0, [pc, #260]	@ (8002384 <LoRa_StartPollingnode+0x158>)
 8002280:	f7ff fa40 	bl	8001704 <LoRa_receive>
 8002284:	4603      	mov	r3, r0
 8002286:	733b      	strb	r3, [r7, #12]

    if (len > 0)
 8002288:	7b3b      	ldrb	r3, [r7, #12]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d073      	beq.n	8002376 <LoRa_StartPollingnode+0x14a>
    {
        reset_watchdog(); // Reset watchdog on activity
 800228e:	f7ff fcf3 	bl	8001c78 <reset_watchdog>

        // Check if we have enough bytes for a header
        if (len < sizeof(MeshHeader)) {
 8002292:	7b3b      	ldrb	r3, [r7, #12]
 8002294:	2b08      	cmp	r3, #8
 8002296:	d967      	bls.n	8002368 <LoRa_StartPollingnode+0x13c>
            return;
        }

        MeshHeader *hdr = (MeshHeader *)rxBuf;
 8002298:	4b3b      	ldr	r3, [pc, #236]	@ (8002388 <LoRa_StartPollingnode+0x15c>)
 800229a:	60bb      	str	r3, [r7, #8]

        // Check version
        if (hdr->version != MESH_VERSION) {
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	781b      	ldrb	r3, [r3, #0]
 80022a0:	2b01      	cmp	r3, #1
 80022a2:	d163      	bne.n	800236c <LoRa_StartPollingnode+0x140>
            return;
        }

        // Check if packet is for us (or broadcast 0xFF)
        if (hdr->dest != nodeId && hdr->dest != 0xFF) {
 80022a4:	68bb      	ldr	r3, [r7, #8]
 80022a6:	78db      	ldrb	r3, [r3, #3]
 80022a8:	461a      	mov	r2, r3
 80022aa:	4b34      	ldr	r3, [pc, #208]	@ (800237c <LoRa_StartPollingnode+0x150>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	429a      	cmp	r2, r3
 80022b0:	d003      	beq.n	80022ba <LoRa_StartPollingnode+0x8e>
 80022b2:	68bb      	ldr	r3, [r7, #8]
 80022b4:	78db      	ldrb	r3, [r3, #3]
 80022b6:	2bff      	cmp	r3, #255	@ 0xff
 80022b8:	d15a      	bne.n	8002370 <LoRa_StartPollingnode+0x144>
            return;
        }

        // Check duplicate
        if (isDuplicate(hdr->src, hdr->msg_id)) {
 80022ba:	68bb      	ldr	r3, [r7, #8]
 80022bc:	789a      	ldrb	r2, [r3, #2]
 80022be:	68bb      	ldr	r3, [r7, #8]
 80022c0:	88db      	ldrh	r3, [r3, #6]
 80022c2:	b29b      	uxth	r3, r3
 80022c4:	4619      	mov	r1, r3
 80022c6:	4610      	mov	r0, r2
 80022c8:	f000 fa2a 	bl	8002720 <isDuplicate>
 80022cc:	4603      	mov	r3, r0
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d150      	bne.n	8002374 <LoRa_StartPollingnode+0x148>
            return;
        }

        // Remember this packet
        rememberPacket(hdr->src, hdr->msg_id);
 80022d2:	68bb      	ldr	r3, [r7, #8]
 80022d4:	789a      	ldrb	r2, [r3, #2]
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	88db      	ldrh	r3, [r3, #6]
 80022da:	b29b      	uxth	r3, r3
 80022dc:	4619      	mov	r1, r3
 80022de:	4610      	mov	r0, r2
 80022e0:	f000 fa48 	bl	8002774 <rememberPacket>

        // Extract payload
        uint8_t payloadStart = sizeof(MeshHeader);
 80022e4:	2309      	movs	r3, #9
 80022e6:	71fb      	strb	r3, [r7, #7]
        uint8_t payloadLen = hdr->payload_len;
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	7a1b      	ldrb	r3, [r3, #8]
 80022ec:	73fb      	strb	r3, [r7, #15]

        if (payloadLen > (len - payloadStart)) {
 80022ee:	7bfa      	ldrb	r2, [r7, #15]
 80022f0:	7b39      	ldrb	r1, [r7, #12]
 80022f2:	79fb      	ldrb	r3, [r7, #7]
 80022f4:	1acb      	subs	r3, r1, r3
 80022f6:	429a      	cmp	r2, r3
 80022f8:	dd03      	ble.n	8002302 <LoRa_StartPollingnode+0xd6>
            payloadLen = len - payloadStart;
 80022fa:	7b3a      	ldrb	r2, [r7, #12]
 80022fc:	79fb      	ldrb	r3, [r7, #7]
 80022fe:	1ad3      	subs	r3, r2, r3
 8002300:	73fb      	strb	r3, [r7, #15]
        }

        if (payloadLen > 0) {
 8002302:	7bfb      	ldrb	r3, [r7, #15]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d00c      	beq.n	8002322 <LoRa_StartPollingnode+0xf6>
            memcpy(payloadBuf, &rxBuf[payloadStart], payloadLen);
 8002308:	79fb      	ldrb	r3, [r7, #7]
 800230a:	4a1f      	ldr	r2, [pc, #124]	@ (8002388 <LoRa_StartPollingnode+0x15c>)
 800230c:	4413      	add	r3, r2
 800230e:	7bfa      	ldrb	r2, [r7, #15]
 8002310:	4619      	mov	r1, r3
 8002312:	481e      	ldr	r0, [pc, #120]	@ (800238c <LoRa_StartPollingnode+0x160>)
 8002314:	f003 fba3 	bl	8005a5e <memcpy>
            payloadBuf[payloadLen] = '\0';
 8002318:	7bfb      	ldrb	r3, [r7, #15]
 800231a:	4a1c      	ldr	r2, [pc, #112]	@ (800238c <LoRa_StartPollingnode+0x160>)
 800231c:	2100      	movs	r1, #0
 800231e:	54d1      	strb	r1, [r2, r3]
 8002320:	e002      	b.n	8002328 <LoRa_StartPollingnode+0xfc>
        } else {
            payloadBuf[0] = '\0';
 8002322:	4b1a      	ldr	r3, [pc, #104]	@ (800238c <LoRa_StartPollingnode+0x160>)
 8002324:	2200      	movs	r2, #0
 8002326:	701a      	strb	r2, [r3, #0]
        }

        switch (hdr->type) {
 8002328:	68bb      	ldr	r3, [r7, #8]
 800232a:	785b      	ldrb	r3, [r3, #1]
 800232c:	2b03      	cmp	r3, #3
 800232e:	d122      	bne.n	8002376 <LoRa_StartPollingnode+0x14a>
            case PKT_REQ_DATA:
                // Send ACK immediately
                LoRa_Transmit(PKT_ACK, hdr->src, nodeId, "", hdr->msg_id);
 8002330:	68bb      	ldr	r3, [r7, #8]
 8002332:	7899      	ldrb	r1, [r3, #2]
 8002334:	4b11      	ldr	r3, [pc, #68]	@ (800237c <LoRa_StartPollingnode+0x150>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	b2da      	uxtb	r2, r3
 800233a:	68bb      	ldr	r3, [r7, #8]
 800233c:	88db      	ldrh	r3, [r3, #6]
 800233e:	b29b      	uxth	r3, r3
 8002340:	9300      	str	r3, [sp, #0]
 8002342:	4b13      	ldr	r3, [pc, #76]	@ (8002390 <LoRa_StartPollingnode+0x164>)
 8002344:	2005      	movs	r0, #5
 8002346:	f7ff feb5 	bl	80020b4 <LoRa_Transmit>

                // Small delay before sending data
                HAL_Delay(50);
 800234a:	2032      	movs	r0, #50	@ 0x32
 800234c:	f000 fcb4 	bl	8002cb8 <HAL_Delay>

                // Send sensor data
                handle_req_data(hdr->src, hdr->msg_id); // Use the same msg_id for response
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	789a      	ldrb	r2, [r3, #2]
 8002354:	68bb      	ldr	r3, [r7, #8]
 8002356:	88db      	ldrh	r3, [r3, #6]
 8002358:	b29b      	uxth	r3, r3
 800235a:	4619      	mov	r1, r3
 800235c:	4610      	mov	r0, r2
 800235e:	f000 f819 	bl	8002394 <handle_req_data>
                break;
 8002362:	e008      	b.n	8002376 <LoRa_StartPollingnode+0x14a>
        return;
 8002364:	bf00      	nop
 8002366:	e006      	b.n	8002376 <LoRa_StartPollingnode+0x14a>
            return;
 8002368:	bf00      	nop
 800236a:	e004      	b.n	8002376 <LoRa_StartPollingnode+0x14a>
            return;
 800236c:	bf00      	nop
 800236e:	e002      	b.n	8002376 <LoRa_StartPollingnode+0x14a>
            return;
 8002370:	bf00      	nop
 8002372:	e000      	b.n	8002376 <LoRa_StartPollingnode+0x14a>
            return;
 8002374:	bf00      	nop

            case PKT_ACK:
        }
    }
}
 8002376:	3710      	adds	r7, #16
 8002378:	46bd      	mov	sp, r7
 800237a:	bd80      	pop	{r7, pc}
 800237c:	20000248 	.word	0x20000248
 8002380:	2000052c 	.word	0x2000052c
 8002384:	2000020c 	.word	0x2000020c
 8002388:	20000254 	.word	0x20000254
 800238c:	20000454 	.word	0x20000454
 8002390:	08009974 	.word	0x08009974

08002394 <handle_req_data>:

/* ---------- Handle REQ_DATA with MeshHeader ---------- */
void handle_req_data(uint8_t src_id, uint16_t msg_id)
{
 8002394:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002398:	b090      	sub	sp, #64	@ 0x40
 800239a:	af0c      	add	r7, sp, #48	@ 0x30
 800239c:	4603      	mov	r3, r0
 800239e:	460a      	mov	r2, r1
 80023a0:	73fb      	strb	r3, [r7, #15]
 80023a2:	4613      	mov	r3, r2
 80023a4:	81bb      	strh	r3, [r7, #12]
    // Generate random sensor values
    dp       = rand_range(1200.0f, 1300.0f);
 80023a6:	493b      	ldr	r1, [pc, #236]	@ (8002494 <handle_req_data+0x100>)
 80023a8:	483b      	ldr	r0, [pc, #236]	@ (8002498 <handle_req_data+0x104>)
 80023aa:	f000 fa29 	bl	8002800 <rand_range>
 80023ae:	4603      	mov	r3, r0
 80023b0:	4a3a      	ldr	r2, [pc, #232]	@ (800249c <handle_req_data+0x108>)
 80023b2:	6013      	str	r3, [r2, #0]
    t_in     = rand_range(10.0f, 20.0f);
 80023b4:	493a      	ldr	r1, [pc, #232]	@ (80024a0 <handle_req_data+0x10c>)
 80023b6:	483b      	ldr	r0, [pc, #236]	@ (80024a4 <handle_req_data+0x110>)
 80023b8:	f000 fa22 	bl	8002800 <rand_range>
 80023bc:	4603      	mov	r3, r0
 80023be:	4a3a      	ldr	r2, [pc, #232]	@ (80024a8 <handle_req_data+0x114>)
 80023c0:	6013      	str	r3, [r2, #0]
    t_out    = rand_range(170.0f, 190.0f);
 80023c2:	493a      	ldr	r1, [pc, #232]	@ (80024ac <handle_req_data+0x118>)
 80023c4:	483a      	ldr	r0, [pc, #232]	@ (80024b0 <handle_req_data+0x11c>)
 80023c6:	f000 fa1b 	bl	8002800 <rand_range>
 80023ca:	4603      	mov	r3, r0
 80023cc:	4a39      	ldr	r2, [pc, #228]	@ (80024b4 <handle_req_data+0x120>)
 80023ce:	6013      	str	r3, [r2, #0]
    p_header = rand_range(55.0f, 65.0f);
 80023d0:	4939      	ldr	r1, [pc, #228]	@ (80024b8 <handle_req_data+0x124>)
 80023d2:	483a      	ldr	r0, [pc, #232]	@ (80024bc <handle_req_data+0x128>)
 80023d4:	f000 fa14 	bl	8002800 <rand_range>
 80023d8:	4603      	mov	r3, r0
 80023da:	4a39      	ldr	r2, [pc, #228]	@ (80024c0 <handle_req_data+0x12c>)
 80023dc:	6013      	str	r3, [r2, #0]
    pm       = rand_range(10.0f, 15.0f);
 80023de:	4939      	ldr	r1, [pc, #228]	@ (80024c4 <handle_req_data+0x130>)
 80023e0:	4830      	ldr	r0, [pc, #192]	@ (80024a4 <handle_req_data+0x110>)
 80023e2:	f000 fa0d 	bl	8002800 <rand_range>
 80023e6:	4603      	mov	r3, r0
 80023e8:	4a37      	ldr	r2, [pc, #220]	@ (80024c8 <handle_req_data+0x134>)
 80023ea:	6013      	str	r3, [r2, #0]
    cleaning = (lcg_rand() % 2) ? 1 : 0;
 80023ec:	f000 f9ee 	bl	80027cc <lcg_rand>
 80023f0:	4603      	mov	r3, r0
 80023f2:	f003 0301 	and.w	r3, r3, #1
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	bf14      	ite	ne
 80023fa:	2301      	movne	r3, #1
 80023fc:	2300      	moveq	r3, #0
 80023fe:	b2db      	uxtb	r3, r3
 8002400:	461a      	mov	r2, r3
 8002402:	4b32      	ldr	r3, [pc, #200]	@ (80024cc <handle_req_data+0x138>)
 8002404:	701a      	strb	r2, [r3, #0]

    // Format sensor data
    snprintf(payloadBuf, sizeof(payloadBuf),
 8002406:	4b25      	ldr	r3, [pc, #148]	@ (800249c <handle_req_data+0x108>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4618      	mov	r0, r3
 800240c:	f7fe f80c 	bl	8000428 <__aeabi_f2d>
 8002410:	4604      	mov	r4, r0
 8002412:	460d      	mov	r5, r1
 8002414:	4b24      	ldr	r3, [pc, #144]	@ (80024a8 <handle_req_data+0x114>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4618      	mov	r0, r3
 800241a:	f7fe f805 	bl	8000428 <__aeabi_f2d>
 800241e:	4680      	mov	r8, r0
 8002420:	4689      	mov	r9, r1
 8002422:	4b24      	ldr	r3, [pc, #144]	@ (80024b4 <handle_req_data+0x120>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4618      	mov	r0, r3
 8002428:	f7fd fffe 	bl	8000428 <__aeabi_f2d>
 800242c:	4682      	mov	sl, r0
 800242e:	468b      	mov	fp, r1
 8002430:	4b23      	ldr	r3, [pc, #140]	@ (80024c0 <handle_req_data+0x12c>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4618      	mov	r0, r3
 8002436:	f7fd fff7 	bl	8000428 <__aeabi_f2d>
 800243a:	e9c7 0100 	strd	r0, r1, [r7]
 800243e:	4b22      	ldr	r3, [pc, #136]	@ (80024c8 <handle_req_data+0x134>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4618      	mov	r0, r3
 8002444:	f7fd fff0 	bl	8000428 <__aeabi_f2d>
 8002448:	4602      	mov	r2, r0
 800244a:	460b      	mov	r3, r1
 800244c:	491f      	ldr	r1, [pc, #124]	@ (80024cc <handle_req_data+0x138>)
 800244e:	7809      	ldrb	r1, [r1, #0]
 8002450:	910a      	str	r1, [sp, #40]	@ 0x28
 8002452:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8002456:	e9d7 2300 	ldrd	r2, r3, [r7]
 800245a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800245e:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8002462:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002466:	e9cd 4500 	strd	r4, r5, [sp]
 800246a:	4a19      	ldr	r2, [pc, #100]	@ (80024d0 <handle_req_data+0x13c>)
 800246c:	2180      	movs	r1, #128	@ 0x80
 800246e:	4819      	ldr	r0, [pc, #100]	@ (80024d4 <handle_req_data+0x140>)
 8002470:	f003 f99e 	bl	80057b0 <sniprintf>
             "%.1f,%.1f,%.1f,%.1f,%.1f,%d",
             dp, t_in, t_out, p_header, pm, cleaning);

    // Send sensor data with MeshHeader - using the SAME msg_id as the request
    LoRa_Transmit(PKT_SENSOR_DATA, src_id, nodeId, payloadBuf, msg_id);
 8002474:	4b18      	ldr	r3, [pc, #96]	@ (80024d8 <handle_req_data+0x144>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	b2da      	uxtb	r2, r3
 800247a:	7bf9      	ldrb	r1, [r7, #15]
 800247c:	89bb      	ldrh	r3, [r7, #12]
 800247e:	9300      	str	r3, [sp, #0]
 8002480:	4b14      	ldr	r3, [pc, #80]	@ (80024d4 <handle_req_data+0x140>)
 8002482:	2004      	movs	r0, #4
 8002484:	f7ff fe16 	bl	80020b4 <LoRa_Transmit>
}
 8002488:	bf00      	nop
 800248a:	3710      	adds	r7, #16
 800248c:	46bd      	mov	sp, r7
 800248e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002492:	bf00      	nop
 8002494:	44a28000 	.word	0x44a28000
 8002498:	44960000 	.word	0x44960000
 800249c:	20000004 	.word	0x20000004
 80024a0:	41a00000 	.word	0x41a00000
 80024a4:	41200000 	.word	0x41200000
 80024a8:	20000008 	.word	0x20000008
 80024ac:	433e0000 	.word	0x433e0000
 80024b0:	432a0000 	.word	0x432a0000
 80024b4:	2000000c 	.word	0x2000000c
 80024b8:	42820000 	.word	0x42820000
 80024bc:	425c0000 	.word	0x425c0000
 80024c0:	20000010 	.word	0x20000010
 80024c4:	41700000 	.word	0x41700000
 80024c8:	20000014 	.word	0x20000014
 80024cc:	2000024c 	.word	0x2000024c
 80024d0:	08009978 	.word	0x08009978
 80024d4:	20000454 	.word	0x20000454
 80024d8:	20000248 	.word	0x20000248

080024dc <flash_erase_node_page>:

/* ==================== FLASH STORAGE FOR NODE ID ==================== */

void flash_erase_node_page(void) {
 80024dc:	b580      	push	{r7, lr}
 80024de:	b086      	sub	sp, #24
 80024e0:	af00      	add	r7, sp, #0
    HAL_FLASH_Unlock();
 80024e2:	f000 fd61 	bl	8002fa8 <HAL_FLASH_Unlock>

    FLASH_EraseInitTypeDef erase = {0};
 80024e6:	f107 0308 	add.w	r3, r7, #8
 80024ea:	2200      	movs	r2, #0
 80024ec:	601a      	str	r2, [r3, #0]
 80024ee:	605a      	str	r2, [r3, #4]
 80024f0:	609a      	str	r2, [r3, #8]
 80024f2:	60da      	str	r2, [r3, #12]
    erase.TypeErase = FLASH_TYPEERASE_PAGES;
 80024f4:	2300      	movs	r3, #0
 80024f6:	60bb      	str	r3, [r7, #8]
    erase.PageAddress = FLASH_STORAGE_START;
 80024f8:	4b09      	ldr	r3, [pc, #36]	@ (8002520 <flash_erase_node_page+0x44>)
 80024fa:	613b      	str	r3, [r7, #16]
    erase.NbPages = 1;  // 1KB page for F103
 80024fc:	2301      	movs	r3, #1
 80024fe:	617b      	str	r3, [r7, #20]

    uint32_t page_error = 0;
 8002500:	2300      	movs	r3, #0
 8002502:	607b      	str	r3, [r7, #4]
    HAL_FLASHEx_Erase(&erase, &page_error);
 8002504:	1d3a      	adds	r2, r7, #4
 8002506:	f107 0308 	add.w	r3, r7, #8
 800250a:	4611      	mov	r1, r2
 800250c:	4618      	mov	r0, r3
 800250e:	f000 fe33 	bl	8003178 <HAL_FLASHEx_Erase>

    HAL_FLASH_Lock();
 8002512:	f000 fd6f 	bl	8002ff4 <HAL_FLASH_Lock>
}
 8002516:	bf00      	nop
 8002518:	3718      	adds	r7, #24
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}
 800251e:	bf00      	nop
 8002520:	0800fc00 	.word	0x0800fc00

08002524 <flash_read_node_id>:

uint8_t flash_read_node_id(void) {
 8002524:	b590      	push	{r4, r7, lr}
 8002526:	b083      	sub	sp, #12
 8002528:	af00      	add	r7, sp, #0
    stored_data_t* data = (stored_data_t*)FLASH_STORAGE_START;
 800252a:	4b12      	ldr	r3, [pc, #72]	@ (8002574 <flash_read_node_id+0x50>)
 800252c:	607b      	str	r3, [r7, #4]

    if (data->magic == FLASH_MAGIC_NUMBER &&
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4a11      	ldr	r2, [pc, #68]	@ (8002578 <flash_read_node_id+0x54>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d118      	bne.n	800256a <flash_read_node_id+0x46>
        data->checksum == calculate_checksum(data->counter, data->device_id)) {
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	68dc      	ldr	r4, [r3, #12]
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	685a      	ldr	r2, [r3, #4]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	4619      	mov	r1, r3
 8002546:	4610      	mov	r0, r2
 8002548:	f000 f862 	bl	8002610 <calculate_checksum>
 800254c:	4603      	mov	r3, r0
    if (data->magic == FLASH_MAGIC_NUMBER &&
 800254e:	429c      	cmp	r4, r3
 8002550:	d10b      	bne.n	800256a <flash_read_node_id+0x46>

        if (data->counter <= 99 && data->counter != 0) {
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	2b63      	cmp	r3, #99	@ 0x63
 8002558:	d807      	bhi.n	800256a <flash_read_node_id+0x46>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d003      	beq.n	800256a <flash_read_node_id+0x46>
            return (uint8_t)data->counter;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	b2db      	uxtb	r3, r3
 8002568:	e000      	b.n	800256c <flash_read_node_id+0x48>
        }
    }
    return 0xFF;  // Invalid or no data
 800256a:	23ff      	movs	r3, #255	@ 0xff
}
 800256c:	4618      	mov	r0, r3
 800256e:	370c      	adds	r7, #12
 8002570:	46bd      	mov	sp, r7
 8002572:	bd90      	pop	{r4, r7, pc}
 8002574:	0800fc00 	.word	0x0800fc00
 8002578:	55aa1234 	.word	0x55aa1234

0800257c <flash_save_node_id>:

void flash_save_node_id(uint8_t node_id) {
 800257c:	b5b0      	push	{r4, r5, r7, lr}
 800257e:	b08a      	sub	sp, #40	@ 0x28
 8002580:	af00      	add	r7, sp, #0
 8002582:	4603      	mov	r3, r0
 8002584:	71fb      	strb	r3, [r7, #7]
    stored_data_t data;

    uint32_t device_id = (uid[0] ^ uid[1] ^ uid[2]) & 0x00FFFFFF;
 8002586:	4b20      	ldr	r3, [pc, #128]	@ (8002608 <flash_save_node_id+0x8c>)
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	4b1f      	ldr	r3, [pc, #124]	@ (8002608 <flash_save_node_id+0x8c>)
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	405a      	eors	r2, r3
 8002590:	4b1d      	ldr	r3, [pc, #116]	@ (8002608 <flash_save_node_id+0x8c>)
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	4053      	eors	r3, r2
 8002596:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800259a:	623b      	str	r3, [r7, #32]

    data.magic = FLASH_MAGIC_NUMBER;
 800259c:	4b1b      	ldr	r3, [pc, #108]	@ (800260c <flash_save_node_id+0x90>)
 800259e:	60fb      	str	r3, [r7, #12]
    data.counter = node_id;           // Store node ID in counter field
 80025a0:	79fb      	ldrb	r3, [r7, #7]
 80025a2:	613b      	str	r3, [r7, #16]
    data.device_id = device_id;       // Store device ID
 80025a4:	6a3b      	ldr	r3, [r7, #32]
 80025a6:	617b      	str	r3, [r7, #20]
    data.checksum = calculate_checksum(data.counter, data.device_id);
 80025a8:	693b      	ldr	r3, [r7, #16]
 80025aa:	697a      	ldr	r2, [r7, #20]
 80025ac:	4611      	mov	r1, r2
 80025ae:	4618      	mov	r0, r3
 80025b0:	f000 f82e 	bl	8002610 <calculate_checksum>
 80025b4:	4603      	mov	r3, r0
 80025b6:	61bb      	str	r3, [r7, #24]

    flash_erase_node_page();
 80025b8:	f7ff ff90 	bl	80024dc <flash_erase_node_page>

    HAL_FLASH_Unlock();
 80025bc:	f000 fcf4 	bl	8002fa8 <HAL_FLASH_Unlock>

    uint8_t* data_ptr = (uint8_t*)&data;
 80025c0:	f107 030c 	add.w	r3, r7, #12
 80025c4:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < sizeof(data); i += 4) {
 80025c6:	2300      	movs	r3, #0
 80025c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80025ca:	e013      	b.n	80025f4 <flash_save_node_id+0x78>
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 80025cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ce:	f103 6100 	add.w	r1, r3, #134217728	@ 0x8000000
 80025d2:	f501 417c 	add.w	r1, r1, #64512	@ 0xfc00
                         FLASH_STORAGE_START + i,
                         *(uint32_t*)(data_ptr + i));
 80025d6:	69fa      	ldr	r2, [r7, #28]
 80025d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025da:	4413      	add	r3, r2
 80025dc:	681b      	ldr	r3, [r3, #0]
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 80025de:	2200      	movs	r2, #0
 80025e0:	461c      	mov	r4, r3
 80025e2:	4615      	mov	r5, r2
 80025e4:	4622      	mov	r2, r4
 80025e6:	462b      	mov	r3, r5
 80025e8:	2002      	movs	r0, #2
 80025ea:	f000 fc6d 	bl	8002ec8 <HAL_FLASH_Program>
    for (uint32_t i = 0; i < sizeof(data); i += 4) {
 80025ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025f0:	3304      	adds	r3, #4
 80025f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80025f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025f6:	2b0f      	cmp	r3, #15
 80025f8:	d9e8      	bls.n	80025cc <flash_save_node_id+0x50>
    }

    HAL_FLASH_Lock();
 80025fa:	f000 fcfb 	bl	8002ff4 <HAL_FLASH_Lock>
}
 80025fe:	bf00      	nop
 8002600:	3728      	adds	r7, #40	@ 0x28
 8002602:	46bd      	mov	sp, r7
 8002604:	bdb0      	pop	{r4, r5, r7, pc}
 8002606:	bf00      	nop
 8002608:	2000023c 	.word	0x2000023c
 800260c:	55aa1234 	.word	0x55aa1234

08002610 <calculate_checksum>:

uint32_t calculate_checksum(uint32_t counter, uint32_t device_id) {
 8002610:	b480      	push	{r7}
 8002612:	b083      	sub	sp, #12
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
 8002618:	6039      	str	r1, [r7, #0]
    return counter ^ device_id ^ 0xDEADBEEF;
 800261a:	687a      	ldr	r2, [r7, #4]
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	405a      	eors	r2, r3
 8002620:	4b03      	ldr	r3, [pc, #12]	@ (8002630 <calculate_checksum+0x20>)
 8002622:	4053      	eors	r3, r2
}
 8002624:	4618      	mov	r0, r3
 8002626:	370c      	adds	r7, #12
 8002628:	46bd      	mov	sp, r7
 800262a:	bc80      	pop	{r7}
 800262c:	4770      	bx	lr
 800262e:	bf00      	nop
 8002630:	deadbeef 	.word	0xdeadbeef

08002634 <flash_clear_storage>:

void flash_clear_storage(void) {
 8002634:	b580      	push	{r7, lr}
 8002636:	b082      	sub	sp, #8
 8002638:	af00      	add	r7, sp, #0
    flash_erase_node_page();
 800263a:	f7ff ff4f 	bl	80024dc <flash_erase_node_page>
    nodeId = 0;
 800263e:	4b0c      	ldr	r3, [pc, #48]	@ (8002670 <flash_clear_storage+0x3c>)
 8002640:	2200      	movs	r2, #0
 8002642:	601a      	str	r2, [r3, #0]
    for(int i = 0; i < 5; i++) {
 8002644:	2300      	movs	r3, #0
 8002646:	607b      	str	r3, [r7, #4]
 8002648:	e009      	b.n	800265e <flash_clear_storage+0x2a>
        HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 800264a:	2104      	movs	r1, #4
 800264c:	4809      	ldr	r0, [pc, #36]	@ (8002674 <flash_clear_storage+0x40>)
 800264e:	f000 ffee 	bl	800362e <HAL_GPIO_TogglePin>
        HAL_Delay(200);
 8002652:	20c8      	movs	r0, #200	@ 0xc8
 8002654:	f000 fb30 	bl	8002cb8 <HAL_Delay>
    for(int i = 0; i < 5; i++) {
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	3301      	adds	r3, #1
 800265c:	607b      	str	r3, [r7, #4]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2b04      	cmp	r3, #4
 8002662:	ddf2      	ble.n	800264a <flash_clear_storage+0x16>
    }
}
 8002664:	bf00      	nop
 8002666:	bf00      	nop
 8002668:	3708      	adds	r7, #8
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	20000248 	.word	0x20000248
 8002674:	40011400 	.word	0x40011400

08002678 <check_clear_button>:

void check_clear_button(void) {
 8002678:	b580      	push	{r7, lr}
 800267a:	b082      	sub	sp, #8
 800267c:	af00      	add	r7, sp, #0
    static uint32_t press_start_time = 0;
    static uint8_t is_clearing = 0;

    if (HAL_GPIO_ReadPin(Erase_GPIO_Port, Erase_Pin) == GPIO_PIN_RESET) {
 800267e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002682:	4824      	ldr	r0, [pc, #144]	@ (8002714 <check_clear_button+0x9c>)
 8002684:	f000 ffa4 	bl	80035d0 <HAL_GPIO_ReadPin>
 8002688:	4603      	mov	r3, r0
 800268a:	2b00      	cmp	r3, #0
 800268c:	d12c      	bne.n	80026e8 <check_clear_button+0x70>
        if (press_start_time == 0) {
 800268e:	4b22      	ldr	r3, [pc, #136]	@ (8002718 <check_clear_button+0xa0>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d105      	bne.n	80026a2 <check_clear_button+0x2a>
            press_start_time = HAL_GetTick();
 8002696:	f000 fb05 	bl	8002ca4 <HAL_GetTick>
 800269a:	4603      	mov	r3, r0
 800269c:	4a1e      	ldr	r2, [pc, #120]	@ (8002718 <check_clear_button+0xa0>)
 800269e:	6013      	str	r3, [r2, #0]
            if (press_duration < 3000) {
            }
        }
        press_start_time = 0;
    }
}
 80026a0:	e034      	b.n	800270c <check_clear_button+0x94>
        else if (!is_clearing && (HAL_GetTick() - press_start_time) > 3000) {
 80026a2:	4b1e      	ldr	r3, [pc, #120]	@ (800271c <check_clear_button+0xa4>)
 80026a4:	781b      	ldrb	r3, [r3, #0]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d130      	bne.n	800270c <check_clear_button+0x94>
 80026aa:	f000 fafb 	bl	8002ca4 <HAL_GetTick>
 80026ae:	4602      	mov	r2, r0
 80026b0:	4b19      	ldr	r3, [pc, #100]	@ (8002718 <check_clear_button+0xa0>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	1ad3      	subs	r3, r2, r3
 80026b6:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d926      	bls.n	800270c <check_clear_button+0x94>
            is_clearing = 1;
 80026be:	4b17      	ldr	r3, [pc, #92]	@ (800271c <check_clear_button+0xa4>)
 80026c0:	2201      	movs	r2, #1
 80026c2:	701a      	strb	r2, [r3, #0]
            flash_clear_storage();
 80026c4:	f7ff ffb6 	bl	8002634 <flash_clear_storage>
            while (HAL_GPIO_ReadPin(Erase_GPIO_Port, Erase_Pin) == GPIO_PIN_RESET) {
 80026c8:	e002      	b.n	80026d0 <check_clear_button+0x58>
                HAL_Delay(10);
 80026ca:	200a      	movs	r0, #10
 80026cc:	f000 faf4 	bl	8002cb8 <HAL_Delay>
            while (HAL_GPIO_ReadPin(Erase_GPIO_Port, Erase_Pin) == GPIO_PIN_RESET) {
 80026d0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80026d4:	480f      	ldr	r0, [pc, #60]	@ (8002714 <check_clear_button+0x9c>)
 80026d6:	f000 ff7b 	bl	80035d0 <HAL_GPIO_ReadPin>
 80026da:	4603      	mov	r3, r0
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d0f4      	beq.n	80026ca <check_clear_button+0x52>
            is_clearing = 0;
 80026e0:	4b0e      	ldr	r3, [pc, #56]	@ (800271c <check_clear_button+0xa4>)
 80026e2:	2200      	movs	r2, #0
 80026e4:	701a      	strb	r2, [r3, #0]
}
 80026e6:	e011      	b.n	800270c <check_clear_button+0x94>
        if (press_start_time != 0 && !is_clearing) {
 80026e8:	4b0b      	ldr	r3, [pc, #44]	@ (8002718 <check_clear_button+0xa0>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d00a      	beq.n	8002706 <check_clear_button+0x8e>
 80026f0:	4b0a      	ldr	r3, [pc, #40]	@ (800271c <check_clear_button+0xa4>)
 80026f2:	781b      	ldrb	r3, [r3, #0]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d106      	bne.n	8002706 <check_clear_button+0x8e>
            uint32_t press_duration = HAL_GetTick() - press_start_time;
 80026f8:	f000 fad4 	bl	8002ca4 <HAL_GetTick>
 80026fc:	4602      	mov	r2, r0
 80026fe:	4b06      	ldr	r3, [pc, #24]	@ (8002718 <check_clear_button+0xa0>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	1ad3      	subs	r3, r2, r3
 8002704:	607b      	str	r3, [r7, #4]
        press_start_time = 0;
 8002706:	4b04      	ldr	r3, [pc, #16]	@ (8002718 <check_clear_button+0xa0>)
 8002708:	2200      	movs	r2, #0
 800270a:	601a      	str	r2, [r3, #0]
}
 800270c:	bf00      	nop
 800270e:	3708      	adds	r7, #8
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}
 8002714:	40011000 	.word	0x40011000
 8002718:	20000530 	.word	0x20000530
 800271c:	20000534 	.word	0x20000534

08002720 <isDuplicate>:
    return 1;
}

/* ---------- Duplicate Suppression ---------- */
uint8_t isDuplicate(uint8_t src, uint16_t msg_id)
{
 8002720:	b480      	push	{r7}
 8002722:	b085      	sub	sp, #20
 8002724:	af00      	add	r7, sp, #0
 8002726:	4603      	mov	r3, r0
 8002728:	460a      	mov	r2, r1
 800272a:	71fb      	strb	r3, [r7, #7]
 800272c:	4613      	mov	r3, r2
 800272e:	80bb      	strh	r3, [r7, #4]
  for (uint8_t i = 0; i < DUP_CACHE_SIZE; i++)
 8002730:	2300      	movs	r3, #0
 8002732:	73fb      	strb	r3, [r7, #15]
 8002734:	e013      	b.n	800275e <isDuplicate+0x3e>
  {
    if (seenPackets[i].src == src &&
 8002736:	7bfb      	ldrb	r3, [r7, #15]
 8002738:	4a0d      	ldr	r2, [pc, #52]	@ (8002770 <isDuplicate+0x50>)
 800273a:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 800273e:	79fa      	ldrb	r2, [r7, #7]
 8002740:	429a      	cmp	r2, r3
 8002742:	d109      	bne.n	8002758 <isDuplicate+0x38>
        seenPackets[i].msg_id == msg_id)
 8002744:	7bfb      	ldrb	r3, [r7, #15]
 8002746:	4a0a      	ldr	r2, [pc, #40]	@ (8002770 <isDuplicate+0x50>)
 8002748:	009b      	lsls	r3, r3, #2
 800274a:	4413      	add	r3, r2
 800274c:	885b      	ldrh	r3, [r3, #2]
    if (seenPackets[i].src == src &&
 800274e:	88ba      	ldrh	r2, [r7, #4]
 8002750:	429a      	cmp	r2, r3
 8002752:	d101      	bne.n	8002758 <isDuplicate+0x38>
    {
      return 1;
 8002754:	2301      	movs	r3, #1
 8002756:	e006      	b.n	8002766 <isDuplicate+0x46>
  for (uint8_t i = 0; i < DUP_CACHE_SIZE; i++)
 8002758:	7bfb      	ldrb	r3, [r7, #15]
 800275a:	3301      	adds	r3, #1
 800275c:	73fb      	strb	r3, [r7, #15]
 800275e:	7bfb      	ldrb	r3, [r7, #15]
 8002760:	2b0f      	cmp	r3, #15
 8002762:	d9e8      	bls.n	8002736 <isDuplicate+0x16>
    }
  }
  return 0;
 8002764:	2300      	movs	r3, #0
}
 8002766:	4618      	mov	r0, r3
 8002768:	3714      	adds	r7, #20
 800276a:	46bd      	mov	sp, r7
 800276c:	bc80      	pop	{r7}
 800276e:	4770      	bx	lr
 8002770:	200004d4 	.word	0x200004d4

08002774 <rememberPacket>:

void rememberPacket(uint8_t src, uint16_t msg_id)
{
 8002774:	b480      	push	{r7}
 8002776:	b083      	sub	sp, #12
 8002778:	af00      	add	r7, sp, #0
 800277a:	4603      	mov	r3, r0
 800277c:	460a      	mov	r2, r1
 800277e:	71fb      	strb	r3, [r7, #7]
 8002780:	4613      	mov	r3, r2
 8002782:	80bb      	strh	r3, [r7, #4]
  seenPackets[seenIndex].src = src;
 8002784:	4b0f      	ldr	r3, [pc, #60]	@ (80027c4 <rememberPacket+0x50>)
 8002786:	781b      	ldrb	r3, [r3, #0]
 8002788:	4619      	mov	r1, r3
 800278a:	4a0f      	ldr	r2, [pc, #60]	@ (80027c8 <rememberPacket+0x54>)
 800278c:	79fb      	ldrb	r3, [r7, #7]
 800278e:	f802 3021 	strb.w	r3, [r2, r1, lsl #2]
  seenPackets[seenIndex].msg_id = msg_id;
 8002792:	4b0c      	ldr	r3, [pc, #48]	@ (80027c4 <rememberPacket+0x50>)
 8002794:	781b      	ldrb	r3, [r3, #0]
 8002796:	4a0c      	ldr	r2, [pc, #48]	@ (80027c8 <rememberPacket+0x54>)
 8002798:	009b      	lsls	r3, r3, #2
 800279a:	4413      	add	r3, r2
 800279c:	88ba      	ldrh	r2, [r7, #4]
 800279e:	805a      	strh	r2, [r3, #2]

  seenIndex++;
 80027a0:	4b08      	ldr	r3, [pc, #32]	@ (80027c4 <rememberPacket+0x50>)
 80027a2:	781b      	ldrb	r3, [r3, #0]
 80027a4:	3301      	adds	r3, #1
 80027a6:	b2da      	uxtb	r2, r3
 80027a8:	4b06      	ldr	r3, [pc, #24]	@ (80027c4 <rememberPacket+0x50>)
 80027aa:	701a      	strb	r2, [r3, #0]
  if (seenIndex >= DUP_CACHE_SIZE)
 80027ac:	4b05      	ldr	r3, [pc, #20]	@ (80027c4 <rememberPacket+0x50>)
 80027ae:	781b      	ldrb	r3, [r3, #0]
 80027b0:	2b0f      	cmp	r3, #15
 80027b2:	d902      	bls.n	80027ba <rememberPacket+0x46>
    seenIndex = 0;
 80027b4:	4b03      	ldr	r3, [pc, #12]	@ (80027c4 <rememberPacket+0x50>)
 80027b6:	2200      	movs	r2, #0
 80027b8:	701a      	strb	r2, [r3, #0]
}
 80027ba:	bf00      	nop
 80027bc:	370c      	adds	r7, #12
 80027be:	46bd      	mov	sp, r7
 80027c0:	bc80      	pop	{r7}
 80027c2:	4770      	bx	lr
 80027c4:	20000514 	.word	0x20000514
 80027c8:	200004d4 	.word	0x200004d4

080027cc <lcg_rand>:

static uint32_t lcg_rand(void)
{
 80027cc:	b480      	push	{r7}
 80027ce:	af00      	add	r7, sp, #0
    lcg_seed = (1103515245 * lcg_seed + 12345);
 80027d0:	4b09      	ldr	r3, [pc, #36]	@ (80027f8 <lcg_rand+0x2c>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4a09      	ldr	r2, [pc, #36]	@ (80027fc <lcg_rand+0x30>)
 80027d6:	fb02 f303 	mul.w	r3, r2, r3
 80027da:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80027de:	3339      	adds	r3, #57	@ 0x39
 80027e0:	4a05      	ldr	r2, [pc, #20]	@ (80027f8 <lcg_rand+0x2c>)
 80027e2:	6013      	str	r3, [r2, #0]
    return (lcg_seed >> 16) & 0x7FFF;
 80027e4:	4b04      	ldr	r3, [pc, #16]	@ (80027f8 <lcg_rand+0x2c>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	0c1b      	lsrs	r3, r3, #16
 80027ea:	f3c3 030e 	ubfx	r3, r3, #0, #15
}
 80027ee:	4618      	mov	r0, r3
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bc80      	pop	{r7}
 80027f4:	4770      	bx	lr
 80027f6:	bf00      	nop
 80027f8:	20000250 	.word	0x20000250
 80027fc:	41c64e6d 	.word	0x41c64e6d

08002800 <rand_range>:

static float rand_range(float min, float max)
{
 8002800:	b590      	push	{r4, r7, lr}
 8002802:	b083      	sub	sp, #12
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
 8002808:	6039      	str	r1, [r7, #0]
    return min + ((float)lcg_rand() / 32767.0f) * (max - min);
 800280a:	f7ff ffdf 	bl	80027cc <lcg_rand>
 800280e:	4603      	mov	r3, r0
 8002810:	4618      	mov	r0, r3
 8002812:	f7fe fa5f 	bl	8000cd4 <__aeabi_ui2f>
 8002816:	4603      	mov	r3, r0
 8002818:	490c      	ldr	r1, [pc, #48]	@ (800284c <rand_range+0x4c>)
 800281a:	4618      	mov	r0, r3
 800281c:	f7fe fb66 	bl	8000eec <__aeabi_fdiv>
 8002820:	4603      	mov	r3, r0
 8002822:	461c      	mov	r4, r3
 8002824:	6879      	ldr	r1, [r7, #4]
 8002826:	6838      	ldr	r0, [r7, #0]
 8002828:	f7fe f9a2 	bl	8000b70 <__aeabi_fsub>
 800282c:	4603      	mov	r3, r0
 800282e:	4619      	mov	r1, r3
 8002830:	4620      	mov	r0, r4
 8002832:	f7fe faa7 	bl	8000d84 <__aeabi_fmul>
 8002836:	4603      	mov	r3, r0
 8002838:	6879      	ldr	r1, [r7, #4]
 800283a:	4618      	mov	r0, r3
 800283c:	f7fe f99a 	bl	8000b74 <__addsf3>
 8002840:	4603      	mov	r3, r0
}
 8002842:	4618      	mov	r0, r3
 8002844:	370c      	adds	r7, #12
 8002846:	46bd      	mov	sp, r7
 8002848:	bd90      	pop	{r4, r7, pc}
 800284a:	bf00      	nop
 800284c:	46fffe00 	.word	0x46fffe00

08002850 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002850:	b480      	push	{r7}
 8002852:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002854:	b672      	cpsid	i
}
 8002856:	bf00      	nop
  __disable_irq();
  while (1)
 8002858:	bf00      	nop
 800285a:	e7fd      	b.n	8002858 <Error_Handler+0x8>

0800285c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002860:	4b17      	ldr	r3, [pc, #92]	@ (80028c0 <MX_SPI1_Init+0x64>)
 8002862:	4a18      	ldr	r2, [pc, #96]	@ (80028c4 <MX_SPI1_Init+0x68>)
 8002864:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002866:	4b16      	ldr	r3, [pc, #88]	@ (80028c0 <MX_SPI1_Init+0x64>)
 8002868:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800286c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800286e:	4b14      	ldr	r3, [pc, #80]	@ (80028c0 <MX_SPI1_Init+0x64>)
 8002870:	2200      	movs	r2, #0
 8002872:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002874:	4b12      	ldr	r3, [pc, #72]	@ (80028c0 <MX_SPI1_Init+0x64>)
 8002876:	2200      	movs	r2, #0
 8002878:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800287a:	4b11      	ldr	r3, [pc, #68]	@ (80028c0 <MX_SPI1_Init+0x64>)
 800287c:	2200      	movs	r2, #0
 800287e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002880:	4b0f      	ldr	r3, [pc, #60]	@ (80028c0 <MX_SPI1_Init+0x64>)
 8002882:	2200      	movs	r2, #0
 8002884:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002886:	4b0e      	ldr	r3, [pc, #56]	@ (80028c0 <MX_SPI1_Init+0x64>)
 8002888:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800288c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800288e:	4b0c      	ldr	r3, [pc, #48]	@ (80028c0 <MX_SPI1_Init+0x64>)
 8002890:	2210      	movs	r2, #16
 8002892:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002894:	4b0a      	ldr	r3, [pc, #40]	@ (80028c0 <MX_SPI1_Init+0x64>)
 8002896:	2200      	movs	r2, #0
 8002898:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800289a:	4b09      	ldr	r3, [pc, #36]	@ (80028c0 <MX_SPI1_Init+0x64>)
 800289c:	2200      	movs	r2, #0
 800289e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80028a0:	4b07      	ldr	r3, [pc, #28]	@ (80028c0 <MX_SPI1_Init+0x64>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80028a6:	4b06      	ldr	r3, [pc, #24]	@ (80028c0 <MX_SPI1_Init+0x64>)
 80028a8:	220a      	movs	r2, #10
 80028aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80028ac:	4804      	ldr	r0, [pc, #16]	@ (80028c0 <MX_SPI1_Init+0x64>)
 80028ae:	f001 fab5 	bl	8003e1c <HAL_SPI_Init>
 80028b2:	4603      	mov	r3, r0
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d001      	beq.n	80028bc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80028b8:	f7ff ffca 	bl	8002850 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80028bc:	bf00      	nop
 80028be:	bd80      	pop	{r7, pc}
 80028c0:	20000538 	.word	0x20000538
 80028c4:	40013000 	.word	0x40013000

080028c8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b088      	sub	sp, #32
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028d0:	f107 0310 	add.w	r3, r7, #16
 80028d4:	2200      	movs	r2, #0
 80028d6:	601a      	str	r2, [r3, #0]
 80028d8:	605a      	str	r2, [r3, #4]
 80028da:	609a      	str	r2, [r3, #8]
 80028dc:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	4a1b      	ldr	r2, [pc, #108]	@ (8002950 <HAL_SPI_MspInit+0x88>)
 80028e4:	4293      	cmp	r3, r2
 80028e6:	d12f      	bne.n	8002948 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80028e8:	4b1a      	ldr	r3, [pc, #104]	@ (8002954 <HAL_SPI_MspInit+0x8c>)
 80028ea:	699b      	ldr	r3, [r3, #24]
 80028ec:	4a19      	ldr	r2, [pc, #100]	@ (8002954 <HAL_SPI_MspInit+0x8c>)
 80028ee:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80028f2:	6193      	str	r3, [r2, #24]
 80028f4:	4b17      	ldr	r3, [pc, #92]	@ (8002954 <HAL_SPI_MspInit+0x8c>)
 80028f6:	699b      	ldr	r3, [r3, #24]
 80028f8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80028fc:	60fb      	str	r3, [r7, #12]
 80028fe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002900:	4b14      	ldr	r3, [pc, #80]	@ (8002954 <HAL_SPI_MspInit+0x8c>)
 8002902:	699b      	ldr	r3, [r3, #24]
 8002904:	4a13      	ldr	r2, [pc, #76]	@ (8002954 <HAL_SPI_MspInit+0x8c>)
 8002906:	f043 0304 	orr.w	r3, r3, #4
 800290a:	6193      	str	r3, [r2, #24]
 800290c:	4b11      	ldr	r3, [pc, #68]	@ (8002954 <HAL_SPI_MspInit+0x8c>)
 800290e:	699b      	ldr	r3, [r3, #24]
 8002910:	f003 0304 	and.w	r3, r3, #4
 8002914:	60bb      	str	r3, [r7, #8]
 8002916:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002918:	23a0      	movs	r3, #160	@ 0xa0
 800291a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800291c:	2302      	movs	r3, #2
 800291e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002920:	2303      	movs	r3, #3
 8002922:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002924:	f107 0310 	add.w	r3, r7, #16
 8002928:	4619      	mov	r1, r3
 800292a:	480b      	ldr	r0, [pc, #44]	@ (8002958 <HAL_SPI_MspInit+0x90>)
 800292c:	f000 fccc 	bl	80032c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002930:	2340      	movs	r3, #64	@ 0x40
 8002932:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002934:	2300      	movs	r3, #0
 8002936:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002938:	2300      	movs	r3, #0
 800293a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800293c:	f107 0310 	add.w	r3, r7, #16
 8002940:	4619      	mov	r1, r3
 8002942:	4805      	ldr	r0, [pc, #20]	@ (8002958 <HAL_SPI_MspInit+0x90>)
 8002944:	f000 fcc0 	bl	80032c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002948:	bf00      	nop
 800294a:	3720      	adds	r7, #32
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}
 8002950:	40013000 	.word	0x40013000
 8002954:	40021000 	.word	0x40021000
 8002958:	40010800 	.word	0x40010800

0800295c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800295c:	b480      	push	{r7}
 800295e:	b085      	sub	sp, #20
 8002960:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002962:	4b15      	ldr	r3, [pc, #84]	@ (80029b8 <HAL_MspInit+0x5c>)
 8002964:	699b      	ldr	r3, [r3, #24]
 8002966:	4a14      	ldr	r2, [pc, #80]	@ (80029b8 <HAL_MspInit+0x5c>)
 8002968:	f043 0301 	orr.w	r3, r3, #1
 800296c:	6193      	str	r3, [r2, #24]
 800296e:	4b12      	ldr	r3, [pc, #72]	@ (80029b8 <HAL_MspInit+0x5c>)
 8002970:	699b      	ldr	r3, [r3, #24]
 8002972:	f003 0301 	and.w	r3, r3, #1
 8002976:	60bb      	str	r3, [r7, #8]
 8002978:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800297a:	4b0f      	ldr	r3, [pc, #60]	@ (80029b8 <HAL_MspInit+0x5c>)
 800297c:	69db      	ldr	r3, [r3, #28]
 800297e:	4a0e      	ldr	r2, [pc, #56]	@ (80029b8 <HAL_MspInit+0x5c>)
 8002980:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002984:	61d3      	str	r3, [r2, #28]
 8002986:	4b0c      	ldr	r3, [pc, #48]	@ (80029b8 <HAL_MspInit+0x5c>)
 8002988:	69db      	ldr	r3, [r3, #28]
 800298a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800298e:	607b      	str	r3, [r7, #4]
 8002990:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002992:	4b0a      	ldr	r3, [pc, #40]	@ (80029bc <HAL_MspInit+0x60>)
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	60fb      	str	r3, [r7, #12]
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800299e:	60fb      	str	r3, [r7, #12]
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80029a6:	60fb      	str	r3, [r7, #12]
 80029a8:	4a04      	ldr	r2, [pc, #16]	@ (80029bc <HAL_MspInit+0x60>)
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029ae:	bf00      	nop
 80029b0:	3714      	adds	r7, #20
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bc80      	pop	{r7}
 80029b6:	4770      	bx	lr
 80029b8:	40021000 	.word	0x40021000
 80029bc:	40010000 	.word	0x40010000

080029c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029c0:	b480      	push	{r7}
 80029c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80029c4:	bf00      	nop
 80029c6:	e7fd      	b.n	80029c4 <NMI_Handler+0x4>

080029c8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029c8:	b480      	push	{r7}
 80029ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029cc:	bf00      	nop
 80029ce:	e7fd      	b.n	80029cc <HardFault_Handler+0x4>

080029d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80029d0:	b480      	push	{r7}
 80029d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80029d4:	bf00      	nop
 80029d6:	e7fd      	b.n	80029d4 <MemManage_Handler+0x4>

080029d8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80029d8:	b480      	push	{r7}
 80029da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80029dc:	bf00      	nop
 80029de:	e7fd      	b.n	80029dc <BusFault_Handler+0x4>

080029e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80029e0:	b480      	push	{r7}
 80029e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80029e4:	bf00      	nop
 80029e6:	e7fd      	b.n	80029e4 <UsageFault_Handler+0x4>

080029e8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029e8:	b480      	push	{r7}
 80029ea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80029ec:	bf00      	nop
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bc80      	pop	{r7}
 80029f2:	4770      	bx	lr

080029f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80029f4:	b480      	push	{r7}
 80029f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80029f8:	bf00      	nop
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bc80      	pop	{r7}
 80029fe:	4770      	bx	lr

08002a00 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a00:	b480      	push	{r7}
 8002a02:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a04:	bf00      	nop
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bc80      	pop	{r7}
 8002a0a:	4770      	bx	lr

08002a0c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a10:	f000 f936 	bl	8002c80 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a14:	bf00      	nop
 8002a16:	bd80      	pop	{r7, pc}

08002a18 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	af00      	add	r7, sp, #0
  return 1;
 8002a1c:	2301      	movs	r3, #1
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bc80      	pop	{r7}
 8002a24:	4770      	bx	lr

08002a26 <_kill>:

int _kill(int pid, int sig)
{
 8002a26:	b580      	push	{r7, lr}
 8002a28:	b082      	sub	sp, #8
 8002a2a:	af00      	add	r7, sp, #0
 8002a2c:	6078      	str	r0, [r7, #4]
 8002a2e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002a30:	f002 ffda 	bl	80059e8 <__errno>
 8002a34:	4603      	mov	r3, r0
 8002a36:	2216      	movs	r2, #22
 8002a38:	601a      	str	r2, [r3, #0]
  return -1;
 8002a3a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	3708      	adds	r7, #8
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}

08002a46 <_exit>:

void _exit (int status)
{
 8002a46:	b580      	push	{r7, lr}
 8002a48:	b082      	sub	sp, #8
 8002a4a:	af00      	add	r7, sp, #0
 8002a4c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002a4e:	f04f 31ff 	mov.w	r1, #4294967295
 8002a52:	6878      	ldr	r0, [r7, #4]
 8002a54:	f7ff ffe7 	bl	8002a26 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002a58:	bf00      	nop
 8002a5a:	e7fd      	b.n	8002a58 <_exit+0x12>

08002a5c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b086      	sub	sp, #24
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	60f8      	str	r0, [r7, #12]
 8002a64:	60b9      	str	r1, [r7, #8]
 8002a66:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a68:	2300      	movs	r3, #0
 8002a6a:	617b      	str	r3, [r7, #20]
 8002a6c:	e00a      	b.n	8002a84 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002a6e:	f3af 8000 	nop.w
 8002a72:	4601      	mov	r1, r0
 8002a74:	68bb      	ldr	r3, [r7, #8]
 8002a76:	1c5a      	adds	r2, r3, #1
 8002a78:	60ba      	str	r2, [r7, #8]
 8002a7a:	b2ca      	uxtb	r2, r1
 8002a7c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a7e:	697b      	ldr	r3, [r7, #20]
 8002a80:	3301      	adds	r3, #1
 8002a82:	617b      	str	r3, [r7, #20]
 8002a84:	697a      	ldr	r2, [r7, #20]
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	dbf0      	blt.n	8002a6e <_read+0x12>
  }

  return len;
 8002a8c:	687b      	ldr	r3, [r7, #4]
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3718      	adds	r7, #24
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}

08002a96 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a96:	b580      	push	{r7, lr}
 8002a98:	b086      	sub	sp, #24
 8002a9a:	af00      	add	r7, sp, #0
 8002a9c:	60f8      	str	r0, [r7, #12]
 8002a9e:	60b9      	str	r1, [r7, #8]
 8002aa0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	617b      	str	r3, [r7, #20]
 8002aa6:	e009      	b.n	8002abc <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002aa8:	68bb      	ldr	r3, [r7, #8]
 8002aaa:	1c5a      	adds	r2, r3, #1
 8002aac:	60ba      	str	r2, [r7, #8]
 8002aae:	781b      	ldrb	r3, [r3, #0]
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	3301      	adds	r3, #1
 8002aba:	617b      	str	r3, [r7, #20]
 8002abc:	697a      	ldr	r2, [r7, #20]
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	429a      	cmp	r2, r3
 8002ac2:	dbf1      	blt.n	8002aa8 <_write+0x12>
  }
  return len;
 8002ac4:	687b      	ldr	r3, [r7, #4]
}
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	3718      	adds	r7, #24
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd80      	pop	{r7, pc}

08002ace <_close>:

int _close(int file)
{
 8002ace:	b480      	push	{r7}
 8002ad0:	b083      	sub	sp, #12
 8002ad2:	af00      	add	r7, sp, #0
 8002ad4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002ad6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	370c      	adds	r7, #12
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bc80      	pop	{r7}
 8002ae2:	4770      	bx	lr

08002ae4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b083      	sub	sp, #12
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
 8002aec:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002af4:	605a      	str	r2, [r3, #4]
  return 0;
 8002af6:	2300      	movs	r3, #0
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	370c      	adds	r7, #12
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bc80      	pop	{r7}
 8002b00:	4770      	bx	lr

08002b02 <_isatty>:

int _isatty(int file)
{
 8002b02:	b480      	push	{r7}
 8002b04:	b083      	sub	sp, #12
 8002b06:	af00      	add	r7, sp, #0
 8002b08:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002b0a:	2301      	movs	r3, #1
}
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	370c      	adds	r7, #12
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bc80      	pop	{r7}
 8002b14:	4770      	bx	lr

08002b16 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b16:	b480      	push	{r7}
 8002b18:	b085      	sub	sp, #20
 8002b1a:	af00      	add	r7, sp, #0
 8002b1c:	60f8      	str	r0, [r7, #12]
 8002b1e:	60b9      	str	r1, [r7, #8]
 8002b20:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002b22:	2300      	movs	r3, #0
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	3714      	adds	r7, #20
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bc80      	pop	{r7}
 8002b2c:	4770      	bx	lr
	...

08002b30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b086      	sub	sp, #24
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b38:	4a14      	ldr	r2, [pc, #80]	@ (8002b8c <_sbrk+0x5c>)
 8002b3a:	4b15      	ldr	r3, [pc, #84]	@ (8002b90 <_sbrk+0x60>)
 8002b3c:	1ad3      	subs	r3, r2, r3
 8002b3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b44:	4b13      	ldr	r3, [pc, #76]	@ (8002b94 <_sbrk+0x64>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d102      	bne.n	8002b52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b4c:	4b11      	ldr	r3, [pc, #68]	@ (8002b94 <_sbrk+0x64>)
 8002b4e:	4a12      	ldr	r2, [pc, #72]	@ (8002b98 <_sbrk+0x68>)
 8002b50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b52:	4b10      	ldr	r3, [pc, #64]	@ (8002b94 <_sbrk+0x64>)
 8002b54:	681a      	ldr	r2, [r3, #0]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	4413      	add	r3, r2
 8002b5a:	693a      	ldr	r2, [r7, #16]
 8002b5c:	429a      	cmp	r2, r3
 8002b5e:	d207      	bcs.n	8002b70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b60:	f002 ff42 	bl	80059e8 <__errno>
 8002b64:	4603      	mov	r3, r0
 8002b66:	220c      	movs	r2, #12
 8002b68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b6a:	f04f 33ff 	mov.w	r3, #4294967295
 8002b6e:	e009      	b.n	8002b84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b70:	4b08      	ldr	r3, [pc, #32]	@ (8002b94 <_sbrk+0x64>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b76:	4b07      	ldr	r3, [pc, #28]	@ (8002b94 <_sbrk+0x64>)
 8002b78:	681a      	ldr	r2, [r3, #0]
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	4413      	add	r3, r2
 8002b7e:	4a05      	ldr	r2, [pc, #20]	@ (8002b94 <_sbrk+0x64>)
 8002b80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b82:	68fb      	ldr	r3, [r7, #12]
}
 8002b84:	4618      	mov	r0, r3
 8002b86:	3718      	adds	r7, #24
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bd80      	pop	{r7, pc}
 8002b8c:	20005000 	.word	0x20005000
 8002b90:	00000400 	.word	0x00000400
 8002b94:	20000590 	.word	0x20000590
 8002b98:	20000708 	.word	0x20000708

08002b9c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ba0:	bf00      	nop
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bc80      	pop	{r7}
 8002ba6:	4770      	bx	lr

08002ba8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002ba8:	f7ff fff8 	bl	8002b9c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002bac:	480b      	ldr	r0, [pc, #44]	@ (8002bdc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002bae:	490c      	ldr	r1, [pc, #48]	@ (8002be0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002bb0:	4a0c      	ldr	r2, [pc, #48]	@ (8002be4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002bb2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002bb4:	e002      	b.n	8002bbc <LoopCopyDataInit>

08002bb6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002bb6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002bb8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002bba:	3304      	adds	r3, #4

08002bbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002bbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002bbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002bc0:	d3f9      	bcc.n	8002bb6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002bc2:	4a09      	ldr	r2, [pc, #36]	@ (8002be8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002bc4:	4c09      	ldr	r4, [pc, #36]	@ (8002bec <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002bc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002bc8:	e001      	b.n	8002bce <LoopFillZerobss>

08002bca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002bca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002bcc:	3204      	adds	r2, #4

08002bce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002bce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002bd0:	d3fb      	bcc.n	8002bca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002bd2:	f002 ff0f 	bl	80059f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002bd6:	f7fe ff31 	bl	8001a3c <main>
  bx lr
 8002bda:	4770      	bx	lr
  ldr r0, =_sdata
 8002bdc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002be0:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8002be4:	08009e24 	.word	0x08009e24
  ldr r2, =_sbss
 8002be8:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8002bec:	20000704 	.word	0x20000704

08002bf0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002bf0:	e7fe      	b.n	8002bf0 <ADC1_2_IRQHandler>
	...

08002bf4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002bf8:	4b08      	ldr	r3, [pc, #32]	@ (8002c1c <HAL_Init+0x28>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4a07      	ldr	r2, [pc, #28]	@ (8002c1c <HAL_Init+0x28>)
 8002bfe:	f043 0310 	orr.w	r3, r3, #16
 8002c02:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c04:	2003      	movs	r0, #3
 8002c06:	f000 f92b 	bl	8002e60 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c0a:	200f      	movs	r0, #15
 8002c0c:	f000 f808 	bl	8002c20 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c10:	f7ff fea4 	bl	800295c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c14:	2300      	movs	r3, #0
}
 8002c16:	4618      	mov	r0, r3
 8002c18:	bd80      	pop	{r7, pc}
 8002c1a:	bf00      	nop
 8002c1c:	40022000 	.word	0x40022000

08002c20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b082      	sub	sp, #8
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c28:	4b12      	ldr	r3, [pc, #72]	@ (8002c74 <HAL_InitTick+0x54>)
 8002c2a:	681a      	ldr	r2, [r3, #0]
 8002c2c:	4b12      	ldr	r3, [pc, #72]	@ (8002c78 <HAL_InitTick+0x58>)
 8002c2e:	781b      	ldrb	r3, [r3, #0]
 8002c30:	4619      	mov	r1, r3
 8002c32:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002c36:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c3e:	4618      	mov	r0, r3
 8002c40:	f000 f935 	bl	8002eae <HAL_SYSTICK_Config>
 8002c44:	4603      	mov	r3, r0
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d001      	beq.n	8002c4e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	e00e      	b.n	8002c6c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2b0f      	cmp	r3, #15
 8002c52:	d80a      	bhi.n	8002c6a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c54:	2200      	movs	r2, #0
 8002c56:	6879      	ldr	r1, [r7, #4]
 8002c58:	f04f 30ff 	mov.w	r0, #4294967295
 8002c5c:	f000 f90b 	bl	8002e76 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c60:	4a06      	ldr	r2, [pc, #24]	@ (8002c7c <HAL_InitTick+0x5c>)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c66:	2300      	movs	r3, #0
 8002c68:	e000      	b.n	8002c6c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	3708      	adds	r7, #8
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}
 8002c74:	2000001c 	.word	0x2000001c
 8002c78:	20000024 	.word	0x20000024
 8002c7c:	20000020 	.word	0x20000020

08002c80 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c80:	b480      	push	{r7}
 8002c82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c84:	4b05      	ldr	r3, [pc, #20]	@ (8002c9c <HAL_IncTick+0x1c>)
 8002c86:	781b      	ldrb	r3, [r3, #0]
 8002c88:	461a      	mov	r2, r3
 8002c8a:	4b05      	ldr	r3, [pc, #20]	@ (8002ca0 <HAL_IncTick+0x20>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4413      	add	r3, r2
 8002c90:	4a03      	ldr	r2, [pc, #12]	@ (8002ca0 <HAL_IncTick+0x20>)
 8002c92:	6013      	str	r3, [r2, #0]
}
 8002c94:	bf00      	nop
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bc80      	pop	{r7}
 8002c9a:	4770      	bx	lr
 8002c9c:	20000024 	.word	0x20000024
 8002ca0:	20000594 	.word	0x20000594

08002ca4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	af00      	add	r7, sp, #0
  return uwTick;
 8002ca8:	4b02      	ldr	r3, [pc, #8]	@ (8002cb4 <HAL_GetTick+0x10>)
 8002caa:	681b      	ldr	r3, [r3, #0]
}
 8002cac:	4618      	mov	r0, r3
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bc80      	pop	{r7}
 8002cb2:	4770      	bx	lr
 8002cb4:	20000594 	.word	0x20000594

08002cb8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b084      	sub	sp, #16
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002cc0:	f7ff fff0 	bl	8002ca4 <HAL_GetTick>
 8002cc4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cd0:	d005      	beq.n	8002cde <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002cd2:	4b0a      	ldr	r3, [pc, #40]	@ (8002cfc <HAL_Delay+0x44>)
 8002cd4:	781b      	ldrb	r3, [r3, #0]
 8002cd6:	461a      	mov	r2, r3
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	4413      	add	r3, r2
 8002cdc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002cde:	bf00      	nop
 8002ce0:	f7ff ffe0 	bl	8002ca4 <HAL_GetTick>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	68bb      	ldr	r3, [r7, #8]
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	68fa      	ldr	r2, [r7, #12]
 8002cec:	429a      	cmp	r2, r3
 8002cee:	d8f7      	bhi.n	8002ce0 <HAL_Delay+0x28>
  {
  }
}
 8002cf0:	bf00      	nop
 8002cf2:	bf00      	nop
 8002cf4:	3710      	adds	r7, #16
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}
 8002cfa:	bf00      	nop
 8002cfc:	20000024 	.word	0x20000024

08002d00 <__NVIC_SetPriorityGrouping>:
{
 8002d00:	b480      	push	{r7}
 8002d02:	b085      	sub	sp, #20
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	f003 0307 	and.w	r3, r3, #7
 8002d0e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d10:	4b0c      	ldr	r3, [pc, #48]	@ (8002d44 <__NVIC_SetPriorityGrouping+0x44>)
 8002d12:	68db      	ldr	r3, [r3, #12]
 8002d14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d16:	68ba      	ldr	r2, [r7, #8]
 8002d18:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d28:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002d2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d32:	4a04      	ldr	r2, [pc, #16]	@ (8002d44 <__NVIC_SetPriorityGrouping+0x44>)
 8002d34:	68bb      	ldr	r3, [r7, #8]
 8002d36:	60d3      	str	r3, [r2, #12]
}
 8002d38:	bf00      	nop
 8002d3a:	3714      	adds	r7, #20
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bc80      	pop	{r7}
 8002d40:	4770      	bx	lr
 8002d42:	bf00      	nop
 8002d44:	e000ed00 	.word	0xe000ed00

08002d48 <__NVIC_GetPriorityGrouping>:
{
 8002d48:	b480      	push	{r7}
 8002d4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d4c:	4b04      	ldr	r3, [pc, #16]	@ (8002d60 <__NVIC_GetPriorityGrouping+0x18>)
 8002d4e:	68db      	ldr	r3, [r3, #12]
 8002d50:	0a1b      	lsrs	r3, r3, #8
 8002d52:	f003 0307 	and.w	r3, r3, #7
}
 8002d56:	4618      	mov	r0, r3
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bc80      	pop	{r7}
 8002d5c:	4770      	bx	lr
 8002d5e:	bf00      	nop
 8002d60:	e000ed00 	.word	0xe000ed00

08002d64 <__NVIC_SetPriority>:
{
 8002d64:	b480      	push	{r7}
 8002d66:	b083      	sub	sp, #12
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	6039      	str	r1, [r7, #0]
 8002d6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	db0a      	blt.n	8002d8e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	b2da      	uxtb	r2, r3
 8002d7c:	490c      	ldr	r1, [pc, #48]	@ (8002db0 <__NVIC_SetPriority+0x4c>)
 8002d7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d82:	0112      	lsls	r2, r2, #4
 8002d84:	b2d2      	uxtb	r2, r2
 8002d86:	440b      	add	r3, r1
 8002d88:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002d8c:	e00a      	b.n	8002da4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	b2da      	uxtb	r2, r3
 8002d92:	4908      	ldr	r1, [pc, #32]	@ (8002db4 <__NVIC_SetPriority+0x50>)
 8002d94:	79fb      	ldrb	r3, [r7, #7]
 8002d96:	f003 030f 	and.w	r3, r3, #15
 8002d9a:	3b04      	subs	r3, #4
 8002d9c:	0112      	lsls	r2, r2, #4
 8002d9e:	b2d2      	uxtb	r2, r2
 8002da0:	440b      	add	r3, r1
 8002da2:	761a      	strb	r2, [r3, #24]
}
 8002da4:	bf00      	nop
 8002da6:	370c      	adds	r7, #12
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bc80      	pop	{r7}
 8002dac:	4770      	bx	lr
 8002dae:	bf00      	nop
 8002db0:	e000e100 	.word	0xe000e100
 8002db4:	e000ed00 	.word	0xe000ed00

08002db8 <NVIC_EncodePriority>:
{
 8002db8:	b480      	push	{r7}
 8002dba:	b089      	sub	sp, #36	@ 0x24
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	60f8      	str	r0, [r7, #12]
 8002dc0:	60b9      	str	r1, [r7, #8]
 8002dc2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	f003 0307 	and.w	r3, r3, #7
 8002dca:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002dcc:	69fb      	ldr	r3, [r7, #28]
 8002dce:	f1c3 0307 	rsb	r3, r3, #7
 8002dd2:	2b04      	cmp	r3, #4
 8002dd4:	bf28      	it	cs
 8002dd6:	2304      	movcs	r3, #4
 8002dd8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002dda:	69fb      	ldr	r3, [r7, #28]
 8002ddc:	3304      	adds	r3, #4
 8002dde:	2b06      	cmp	r3, #6
 8002de0:	d902      	bls.n	8002de8 <NVIC_EncodePriority+0x30>
 8002de2:	69fb      	ldr	r3, [r7, #28]
 8002de4:	3b03      	subs	r3, #3
 8002de6:	e000      	b.n	8002dea <NVIC_EncodePriority+0x32>
 8002de8:	2300      	movs	r3, #0
 8002dea:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dec:	f04f 32ff 	mov.w	r2, #4294967295
 8002df0:	69bb      	ldr	r3, [r7, #24]
 8002df2:	fa02 f303 	lsl.w	r3, r2, r3
 8002df6:	43da      	mvns	r2, r3
 8002df8:	68bb      	ldr	r3, [r7, #8]
 8002dfa:	401a      	ands	r2, r3
 8002dfc:	697b      	ldr	r3, [r7, #20]
 8002dfe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e00:	f04f 31ff 	mov.w	r1, #4294967295
 8002e04:	697b      	ldr	r3, [r7, #20]
 8002e06:	fa01 f303 	lsl.w	r3, r1, r3
 8002e0a:	43d9      	mvns	r1, r3
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e10:	4313      	orrs	r3, r2
}
 8002e12:	4618      	mov	r0, r3
 8002e14:	3724      	adds	r7, #36	@ 0x24
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bc80      	pop	{r7}
 8002e1a:	4770      	bx	lr

08002e1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b082      	sub	sp, #8
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	3b01      	subs	r3, #1
 8002e28:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002e2c:	d301      	bcc.n	8002e32 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e2e:	2301      	movs	r3, #1
 8002e30:	e00f      	b.n	8002e52 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e32:	4a0a      	ldr	r2, [pc, #40]	@ (8002e5c <SysTick_Config+0x40>)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	3b01      	subs	r3, #1
 8002e38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e3a:	210f      	movs	r1, #15
 8002e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e40:	f7ff ff90 	bl	8002d64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e44:	4b05      	ldr	r3, [pc, #20]	@ (8002e5c <SysTick_Config+0x40>)
 8002e46:	2200      	movs	r2, #0
 8002e48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e4a:	4b04      	ldr	r3, [pc, #16]	@ (8002e5c <SysTick_Config+0x40>)
 8002e4c:	2207      	movs	r2, #7
 8002e4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e50:	2300      	movs	r3, #0
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	3708      	adds	r7, #8
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}
 8002e5a:	bf00      	nop
 8002e5c:	e000e010 	.word	0xe000e010

08002e60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b082      	sub	sp, #8
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e68:	6878      	ldr	r0, [r7, #4]
 8002e6a:	f7ff ff49 	bl	8002d00 <__NVIC_SetPriorityGrouping>
}
 8002e6e:	bf00      	nop
 8002e70:	3708      	adds	r7, #8
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}

08002e76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e76:	b580      	push	{r7, lr}
 8002e78:	b086      	sub	sp, #24
 8002e7a:	af00      	add	r7, sp, #0
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	60b9      	str	r1, [r7, #8]
 8002e80:	607a      	str	r2, [r7, #4]
 8002e82:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e84:	2300      	movs	r3, #0
 8002e86:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e88:	f7ff ff5e 	bl	8002d48 <__NVIC_GetPriorityGrouping>
 8002e8c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e8e:	687a      	ldr	r2, [r7, #4]
 8002e90:	68b9      	ldr	r1, [r7, #8]
 8002e92:	6978      	ldr	r0, [r7, #20]
 8002e94:	f7ff ff90 	bl	8002db8 <NVIC_EncodePriority>
 8002e98:	4602      	mov	r2, r0
 8002e9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e9e:	4611      	mov	r1, r2
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f7ff ff5f 	bl	8002d64 <__NVIC_SetPriority>
}
 8002ea6:	bf00      	nop
 8002ea8:	3718      	adds	r7, #24
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}

08002eae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002eae:	b580      	push	{r7, lr}
 8002eb0:	b082      	sub	sp, #8
 8002eb2:	af00      	add	r7, sp, #0
 8002eb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002eb6:	6878      	ldr	r0, [r7, #4]
 8002eb8:	f7ff ffb0 	bl	8002e1c <SysTick_Config>
 8002ebc:	4603      	mov	r3, r0
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	3708      	adds	r7, #8
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
	...

08002ec8 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002ec8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002eca:	b087      	sub	sp, #28
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	60f8      	str	r0, [r7, #12]
 8002ed0:	60b9      	str	r1, [r7, #8]
 8002ed2:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8002eda:	2300      	movs	r3, #0
 8002edc:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002ee2:	4b2f      	ldr	r3, [pc, #188]	@ (8002fa0 <HAL_FLASH_Program+0xd8>)
 8002ee4:	7e1b      	ldrb	r3, [r3, #24]
 8002ee6:	2b01      	cmp	r3, #1
 8002ee8:	d101      	bne.n	8002eee <HAL_FLASH_Program+0x26>
 8002eea:	2302      	movs	r3, #2
 8002eec:	e054      	b.n	8002f98 <HAL_FLASH_Program+0xd0>
 8002eee:	4b2c      	ldr	r3, [pc, #176]	@ (8002fa0 <HAL_FLASH_Program+0xd8>)
 8002ef0:	2201      	movs	r2, #1
 8002ef2:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002ef4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002ef8:	f000 f8a8 	bl	800304c <FLASH_WaitForLastOperation>
 8002efc:	4603      	mov	r3, r0
 8002efe:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8002f00:	7dfb      	ldrb	r3, [r7, #23]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d144      	bne.n	8002f90 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	2b01      	cmp	r3, #1
 8002f0a:	d102      	bne.n	8002f12 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	757b      	strb	r3, [r7, #21]
 8002f10:	e007      	b.n	8002f22 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	2b02      	cmp	r3, #2
 8002f16:	d102      	bne.n	8002f1e <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8002f18:	2302      	movs	r3, #2
 8002f1a:	757b      	strb	r3, [r7, #21]
 8002f1c:	e001      	b.n	8002f22 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8002f1e:	2304      	movs	r3, #4
 8002f20:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8002f22:	2300      	movs	r3, #0
 8002f24:	75bb      	strb	r3, [r7, #22]
 8002f26:	e02d      	b.n	8002f84 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8002f28:	7dbb      	ldrb	r3, [r7, #22]
 8002f2a:	005a      	lsls	r2, r3, #1
 8002f2c:	68bb      	ldr	r3, [r7, #8]
 8002f2e:	eb02 0c03 	add.w	ip, r2, r3
 8002f32:	7dbb      	ldrb	r3, [r7, #22]
 8002f34:	0119      	lsls	r1, r3, #4
 8002f36:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002f3a:	f1c1 0620 	rsb	r6, r1, #32
 8002f3e:	f1a1 0020 	sub.w	r0, r1, #32
 8002f42:	fa22 f401 	lsr.w	r4, r2, r1
 8002f46:	fa03 f606 	lsl.w	r6, r3, r6
 8002f4a:	4334      	orrs	r4, r6
 8002f4c:	fa23 f000 	lsr.w	r0, r3, r0
 8002f50:	4304      	orrs	r4, r0
 8002f52:	fa23 f501 	lsr.w	r5, r3, r1
 8002f56:	b2a3      	uxth	r3, r4
 8002f58:	4619      	mov	r1, r3
 8002f5a:	4660      	mov	r0, ip
 8002f5c:	f000 f85a 	bl	8003014 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002f60:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002f64:	f000 f872 	bl	800304c <FLASH_WaitForLastOperation>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8002f6c:	4b0d      	ldr	r3, [pc, #52]	@ (8002fa4 <HAL_FLASH_Program+0xdc>)
 8002f6e:	691b      	ldr	r3, [r3, #16]
 8002f70:	4a0c      	ldr	r2, [pc, #48]	@ (8002fa4 <HAL_FLASH_Program+0xdc>)
 8002f72:	f023 0301 	bic.w	r3, r3, #1
 8002f76:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8002f78:	7dfb      	ldrb	r3, [r7, #23]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d107      	bne.n	8002f8e <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8002f7e:	7dbb      	ldrb	r3, [r7, #22]
 8002f80:	3301      	adds	r3, #1
 8002f82:	75bb      	strb	r3, [r7, #22]
 8002f84:	7dba      	ldrb	r2, [r7, #22]
 8002f86:	7d7b      	ldrb	r3, [r7, #21]
 8002f88:	429a      	cmp	r2, r3
 8002f8a:	d3cd      	bcc.n	8002f28 <HAL_FLASH_Program+0x60>
 8002f8c:	e000      	b.n	8002f90 <HAL_FLASH_Program+0xc8>
      {
        break;
 8002f8e:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002f90:	4b03      	ldr	r3, [pc, #12]	@ (8002fa0 <HAL_FLASH_Program+0xd8>)
 8002f92:	2200      	movs	r2, #0
 8002f94:	761a      	strb	r2, [r3, #24]

  return status;
 8002f96:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f98:	4618      	mov	r0, r3
 8002f9a:	371c      	adds	r7, #28
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002fa0:	20000598 	.word	0x20000598
 8002fa4:	40022000 	.word	0x40022000

08002fa8 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b083      	sub	sp, #12
 8002fac:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002fae:	2300      	movs	r3, #0
 8002fb0:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002fb2:	4b0d      	ldr	r3, [pc, #52]	@ (8002fe8 <HAL_FLASH_Unlock+0x40>)
 8002fb4:	691b      	ldr	r3, [r3, #16]
 8002fb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d00d      	beq.n	8002fda <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002fbe:	4b0a      	ldr	r3, [pc, #40]	@ (8002fe8 <HAL_FLASH_Unlock+0x40>)
 8002fc0:	4a0a      	ldr	r2, [pc, #40]	@ (8002fec <HAL_FLASH_Unlock+0x44>)
 8002fc2:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002fc4:	4b08      	ldr	r3, [pc, #32]	@ (8002fe8 <HAL_FLASH_Unlock+0x40>)
 8002fc6:	4a0a      	ldr	r2, [pc, #40]	@ (8002ff0 <HAL_FLASH_Unlock+0x48>)
 8002fc8:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002fca:	4b07      	ldr	r3, [pc, #28]	@ (8002fe8 <HAL_FLASH_Unlock+0x40>)
 8002fcc:	691b      	ldr	r3, [r3, #16]
 8002fce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d001      	beq.n	8002fda <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8002fda:	79fb      	ldrb	r3, [r7, #7]
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	370c      	adds	r7, #12
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bc80      	pop	{r7}
 8002fe4:	4770      	bx	lr
 8002fe6:	bf00      	nop
 8002fe8:	40022000 	.word	0x40022000
 8002fec:	45670123 	.word	0x45670123
 8002ff0:	cdef89ab 	.word	0xcdef89ab

08002ff4 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8002ff8:	4b05      	ldr	r3, [pc, #20]	@ (8003010 <HAL_FLASH_Lock+0x1c>)
 8002ffa:	691b      	ldr	r3, [r3, #16]
 8002ffc:	4a04      	ldr	r2, [pc, #16]	@ (8003010 <HAL_FLASH_Lock+0x1c>)
 8002ffe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003002:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8003004:	2300      	movs	r3, #0
}
 8003006:	4618      	mov	r0, r3
 8003008:	46bd      	mov	sp, r7
 800300a:	bc80      	pop	{r7}
 800300c:	4770      	bx	lr
 800300e:	bf00      	nop
 8003010:	40022000 	.word	0x40022000

08003014 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8003014:	b480      	push	{r7}
 8003016:	b083      	sub	sp, #12
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
 800301c:	460b      	mov	r3, r1
 800301e:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003020:	4b08      	ldr	r3, [pc, #32]	@ (8003044 <FLASH_Program_HalfWord+0x30>)
 8003022:	2200      	movs	r2, #0
 8003024:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8003026:	4b08      	ldr	r3, [pc, #32]	@ (8003048 <FLASH_Program_HalfWord+0x34>)
 8003028:	691b      	ldr	r3, [r3, #16]
 800302a:	4a07      	ldr	r2, [pc, #28]	@ (8003048 <FLASH_Program_HalfWord+0x34>)
 800302c:	f043 0301 	orr.w	r3, r3, #1
 8003030:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	887a      	ldrh	r2, [r7, #2]
 8003036:	801a      	strh	r2, [r3, #0]
}
 8003038:	bf00      	nop
 800303a:	370c      	adds	r7, #12
 800303c:	46bd      	mov	sp, r7
 800303e:	bc80      	pop	{r7}
 8003040:	4770      	bx	lr
 8003042:	bf00      	nop
 8003044:	20000598 	.word	0x20000598
 8003048:	40022000 	.word	0x40022000

0800304c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b084      	sub	sp, #16
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8003054:	f7ff fe26 	bl	8002ca4 <HAL_GetTick>
 8003058:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800305a:	e010      	b.n	800307e <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003062:	d00c      	beq.n	800307e <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d007      	beq.n	800307a <FLASH_WaitForLastOperation+0x2e>
 800306a:	f7ff fe1b 	bl	8002ca4 <HAL_GetTick>
 800306e:	4602      	mov	r2, r0
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	1ad3      	subs	r3, r2, r3
 8003074:	687a      	ldr	r2, [r7, #4]
 8003076:	429a      	cmp	r2, r3
 8003078:	d201      	bcs.n	800307e <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 800307a:	2303      	movs	r3, #3
 800307c:	e025      	b.n	80030ca <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800307e:	4b15      	ldr	r3, [pc, #84]	@ (80030d4 <FLASH_WaitForLastOperation+0x88>)
 8003080:	68db      	ldr	r3, [r3, #12]
 8003082:	f003 0301 	and.w	r3, r3, #1
 8003086:	2b00      	cmp	r3, #0
 8003088:	d1e8      	bne.n	800305c <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800308a:	4b12      	ldr	r3, [pc, #72]	@ (80030d4 <FLASH_WaitForLastOperation+0x88>)
 800308c:	68db      	ldr	r3, [r3, #12]
 800308e:	f003 0320 	and.w	r3, r3, #32
 8003092:	2b00      	cmp	r3, #0
 8003094:	d002      	beq.n	800309c <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003096:	4b0f      	ldr	r3, [pc, #60]	@ (80030d4 <FLASH_WaitForLastOperation+0x88>)
 8003098:	2220      	movs	r2, #32
 800309a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800309c:	4b0d      	ldr	r3, [pc, #52]	@ (80030d4 <FLASH_WaitForLastOperation+0x88>)
 800309e:	68db      	ldr	r3, [r3, #12]
 80030a0:	f003 0310 	and.w	r3, r3, #16
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d10b      	bne.n	80030c0 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80030a8:	4b0a      	ldr	r3, [pc, #40]	@ (80030d4 <FLASH_WaitForLastOperation+0x88>)
 80030aa:	69db      	ldr	r3, [r3, #28]
 80030ac:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d105      	bne.n	80030c0 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80030b4:	4b07      	ldr	r3, [pc, #28]	@ (80030d4 <FLASH_WaitForLastOperation+0x88>)
 80030b6:	68db      	ldr	r3, [r3, #12]
 80030b8:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d003      	beq.n	80030c8 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80030c0:	f000 f80a 	bl	80030d8 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80030c4:	2301      	movs	r3, #1
 80030c6:	e000      	b.n	80030ca <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 80030c8:	2300      	movs	r3, #0
}
 80030ca:	4618      	mov	r0, r3
 80030cc:	3710      	adds	r7, #16
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bd80      	pop	{r7, pc}
 80030d2:	bf00      	nop
 80030d4:	40022000 	.word	0x40022000

080030d8 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80030d8:	b480      	push	{r7}
 80030da:	b083      	sub	sp, #12
 80030dc:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 80030de:	2300      	movs	r3, #0
 80030e0:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80030e2:	4b23      	ldr	r3, [pc, #140]	@ (8003170 <FLASH_SetErrorCode+0x98>)
 80030e4:	68db      	ldr	r3, [r3, #12]
 80030e6:	f003 0310 	and.w	r3, r3, #16
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d009      	beq.n	8003102 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80030ee:	4b21      	ldr	r3, [pc, #132]	@ (8003174 <FLASH_SetErrorCode+0x9c>)
 80030f0:	69db      	ldr	r3, [r3, #28]
 80030f2:	f043 0302 	orr.w	r3, r3, #2
 80030f6:	4a1f      	ldr	r2, [pc, #124]	@ (8003174 <FLASH_SetErrorCode+0x9c>)
 80030f8:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	f043 0310 	orr.w	r3, r3, #16
 8003100:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003102:	4b1b      	ldr	r3, [pc, #108]	@ (8003170 <FLASH_SetErrorCode+0x98>)
 8003104:	68db      	ldr	r3, [r3, #12]
 8003106:	f003 0304 	and.w	r3, r3, #4
 800310a:	2b00      	cmp	r3, #0
 800310c:	d009      	beq.n	8003122 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800310e:	4b19      	ldr	r3, [pc, #100]	@ (8003174 <FLASH_SetErrorCode+0x9c>)
 8003110:	69db      	ldr	r3, [r3, #28]
 8003112:	f043 0301 	orr.w	r3, r3, #1
 8003116:	4a17      	ldr	r2, [pc, #92]	@ (8003174 <FLASH_SetErrorCode+0x9c>)
 8003118:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	f043 0304 	orr.w	r3, r3, #4
 8003120:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8003122:	4b13      	ldr	r3, [pc, #76]	@ (8003170 <FLASH_SetErrorCode+0x98>)
 8003124:	69db      	ldr	r3, [r3, #28]
 8003126:	f003 0301 	and.w	r3, r3, #1
 800312a:	2b00      	cmp	r3, #0
 800312c:	d00b      	beq.n	8003146 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 800312e:	4b11      	ldr	r3, [pc, #68]	@ (8003174 <FLASH_SetErrorCode+0x9c>)
 8003130:	69db      	ldr	r3, [r3, #28]
 8003132:	f043 0304 	orr.w	r3, r3, #4
 8003136:	4a0f      	ldr	r2, [pc, #60]	@ (8003174 <FLASH_SetErrorCode+0x9c>)
 8003138:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 800313a:	4b0d      	ldr	r3, [pc, #52]	@ (8003170 <FLASH_SetErrorCode+0x98>)
 800313c:	69db      	ldr	r3, [r3, #28]
 800313e:	4a0c      	ldr	r2, [pc, #48]	@ (8003170 <FLASH_SetErrorCode+0x98>)
 8003140:	f023 0301 	bic.w	r3, r3, #1
 8003144:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	f240 1201 	movw	r2, #257	@ 0x101
 800314c:	4293      	cmp	r3, r2
 800314e:	d106      	bne.n	800315e <FLASH_SetErrorCode+0x86>
 8003150:	4b07      	ldr	r3, [pc, #28]	@ (8003170 <FLASH_SetErrorCode+0x98>)
 8003152:	69db      	ldr	r3, [r3, #28]
 8003154:	4a06      	ldr	r2, [pc, #24]	@ (8003170 <FLASH_SetErrorCode+0x98>)
 8003156:	f023 0301 	bic.w	r3, r3, #1
 800315a:	61d3      	str	r3, [r2, #28]
}  
 800315c:	e002      	b.n	8003164 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 800315e:	4a04      	ldr	r2, [pc, #16]	@ (8003170 <FLASH_SetErrorCode+0x98>)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	60d3      	str	r3, [r2, #12]
}  
 8003164:	bf00      	nop
 8003166:	370c      	adds	r7, #12
 8003168:	46bd      	mov	sp, r7
 800316a:	bc80      	pop	{r7}
 800316c:	4770      	bx	lr
 800316e:	bf00      	nop
 8003170:	40022000 	.word	0x40022000
 8003174:	20000598 	.word	0x20000598

08003178 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b084      	sub	sp, #16
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
 8003180:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003182:	2301      	movs	r3, #1
 8003184:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8003186:	2300      	movs	r3, #0
 8003188:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800318a:	4b2f      	ldr	r3, [pc, #188]	@ (8003248 <HAL_FLASHEx_Erase+0xd0>)
 800318c:	7e1b      	ldrb	r3, [r3, #24]
 800318e:	2b01      	cmp	r3, #1
 8003190:	d101      	bne.n	8003196 <HAL_FLASHEx_Erase+0x1e>
 8003192:	2302      	movs	r3, #2
 8003194:	e053      	b.n	800323e <HAL_FLASHEx_Erase+0xc6>
 8003196:	4b2c      	ldr	r3, [pc, #176]	@ (8003248 <HAL_FLASHEx_Erase+0xd0>)
 8003198:	2201      	movs	r2, #1
 800319a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	2b02      	cmp	r3, #2
 80031a2:	d116      	bne.n	80031d2 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80031a4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80031a8:	f7ff ff50 	bl	800304c <FLASH_WaitForLastOperation>
 80031ac:	4603      	mov	r3, r0
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d141      	bne.n	8003236 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 80031b2:	2001      	movs	r0, #1
 80031b4:	f000 f84c 	bl	8003250 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80031b8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80031bc:	f7ff ff46 	bl	800304c <FLASH_WaitForLastOperation>
 80031c0:	4603      	mov	r3, r0
 80031c2:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 80031c4:	4b21      	ldr	r3, [pc, #132]	@ (800324c <HAL_FLASHEx_Erase+0xd4>)
 80031c6:	691b      	ldr	r3, [r3, #16]
 80031c8:	4a20      	ldr	r2, [pc, #128]	@ (800324c <HAL_FLASHEx_Erase+0xd4>)
 80031ca:	f023 0304 	bic.w	r3, r3, #4
 80031ce:	6113      	str	r3, [r2, #16]
 80031d0:	e031      	b.n	8003236 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80031d2:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80031d6:	f7ff ff39 	bl	800304c <FLASH_WaitForLastOperation>
 80031da:	4603      	mov	r3, r0
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d12a      	bne.n	8003236 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	f04f 32ff 	mov.w	r2, #4294967295
 80031e6:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	60bb      	str	r3, [r7, #8]
 80031ee:	e019      	b.n	8003224 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 80031f0:	68b8      	ldr	r0, [r7, #8]
 80031f2:	f000 f849 	bl	8003288 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80031f6:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80031fa:	f7ff ff27 	bl	800304c <FLASH_WaitForLastOperation>
 80031fe:	4603      	mov	r3, r0
 8003200:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8003202:	4b12      	ldr	r3, [pc, #72]	@ (800324c <HAL_FLASHEx_Erase+0xd4>)
 8003204:	691b      	ldr	r3, [r3, #16]
 8003206:	4a11      	ldr	r2, [pc, #68]	@ (800324c <HAL_FLASHEx_Erase+0xd4>)
 8003208:	f023 0302 	bic.w	r3, r3, #2
 800320c:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 800320e:	7bfb      	ldrb	r3, [r7, #15]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d003      	beq.n	800321c <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	68ba      	ldr	r2, [r7, #8]
 8003218:	601a      	str	r2, [r3, #0]
            break;
 800321a:	e00c      	b.n	8003236 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003222:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	68db      	ldr	r3, [r3, #12]
 8003228:	029a      	lsls	r2, r3, #10
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	689b      	ldr	r3, [r3, #8]
 800322e:	4413      	add	r3, r2
 8003230:	68ba      	ldr	r2, [r7, #8]
 8003232:	429a      	cmp	r2, r3
 8003234:	d3dc      	bcc.n	80031f0 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003236:	4b04      	ldr	r3, [pc, #16]	@ (8003248 <HAL_FLASHEx_Erase+0xd0>)
 8003238:	2200      	movs	r2, #0
 800323a:	761a      	strb	r2, [r3, #24]

  return status;
 800323c:	7bfb      	ldrb	r3, [r7, #15]
}
 800323e:	4618      	mov	r0, r3
 8003240:	3710      	adds	r7, #16
 8003242:	46bd      	mov	sp, r7
 8003244:	bd80      	pop	{r7, pc}
 8003246:	bf00      	nop
 8003248:	20000598 	.word	0x20000598
 800324c:	40022000 	.word	0x40022000

08003250 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8003250:	b480      	push	{r7}
 8003252:	b083      	sub	sp, #12
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003258:	4b09      	ldr	r3, [pc, #36]	@ (8003280 <FLASH_MassErase+0x30>)
 800325a:	2200      	movs	r2, #0
 800325c:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 800325e:	4b09      	ldr	r3, [pc, #36]	@ (8003284 <FLASH_MassErase+0x34>)
 8003260:	691b      	ldr	r3, [r3, #16]
 8003262:	4a08      	ldr	r2, [pc, #32]	@ (8003284 <FLASH_MassErase+0x34>)
 8003264:	f043 0304 	orr.w	r3, r3, #4
 8003268:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800326a:	4b06      	ldr	r3, [pc, #24]	@ (8003284 <FLASH_MassErase+0x34>)
 800326c:	691b      	ldr	r3, [r3, #16]
 800326e:	4a05      	ldr	r2, [pc, #20]	@ (8003284 <FLASH_MassErase+0x34>)
 8003270:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003274:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8003276:	bf00      	nop
 8003278:	370c      	adds	r7, #12
 800327a:	46bd      	mov	sp, r7
 800327c:	bc80      	pop	{r7}
 800327e:	4770      	bx	lr
 8003280:	20000598 	.word	0x20000598
 8003284:	40022000 	.word	0x40022000

08003288 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8003288:	b480      	push	{r7}
 800328a:	b083      	sub	sp, #12
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003290:	4b0b      	ldr	r3, [pc, #44]	@ (80032c0 <FLASH_PageErase+0x38>)
 8003292:	2200      	movs	r2, #0
 8003294:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8003296:	4b0b      	ldr	r3, [pc, #44]	@ (80032c4 <FLASH_PageErase+0x3c>)
 8003298:	691b      	ldr	r3, [r3, #16]
 800329a:	4a0a      	ldr	r2, [pc, #40]	@ (80032c4 <FLASH_PageErase+0x3c>)
 800329c:	f043 0302 	orr.w	r3, r3, #2
 80032a0:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 80032a2:	4a08      	ldr	r2, [pc, #32]	@ (80032c4 <FLASH_PageErase+0x3c>)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80032a8:	4b06      	ldr	r3, [pc, #24]	@ (80032c4 <FLASH_PageErase+0x3c>)
 80032aa:	691b      	ldr	r3, [r3, #16]
 80032ac:	4a05      	ldr	r2, [pc, #20]	@ (80032c4 <FLASH_PageErase+0x3c>)
 80032ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80032b2:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80032b4:	bf00      	nop
 80032b6:	370c      	adds	r7, #12
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bc80      	pop	{r7}
 80032bc:	4770      	bx	lr
 80032be:	bf00      	nop
 80032c0:	20000598 	.word	0x20000598
 80032c4:	40022000 	.word	0x40022000

080032c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032c8:	b480      	push	{r7}
 80032ca:	b08b      	sub	sp, #44	@ 0x2c
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
 80032d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80032d2:	2300      	movs	r3, #0
 80032d4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80032d6:	2300      	movs	r3, #0
 80032d8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80032da:	e169      	b.n	80035b0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80032dc:	2201      	movs	r2, #1
 80032de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032e0:	fa02 f303 	lsl.w	r3, r2, r3
 80032e4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	69fa      	ldr	r2, [r7, #28]
 80032ec:	4013      	ands	r3, r2
 80032ee:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80032f0:	69ba      	ldr	r2, [r7, #24]
 80032f2:	69fb      	ldr	r3, [r7, #28]
 80032f4:	429a      	cmp	r2, r3
 80032f6:	f040 8158 	bne.w	80035aa <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	4a9a      	ldr	r2, [pc, #616]	@ (8003568 <HAL_GPIO_Init+0x2a0>)
 8003300:	4293      	cmp	r3, r2
 8003302:	d05e      	beq.n	80033c2 <HAL_GPIO_Init+0xfa>
 8003304:	4a98      	ldr	r2, [pc, #608]	@ (8003568 <HAL_GPIO_Init+0x2a0>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d875      	bhi.n	80033f6 <HAL_GPIO_Init+0x12e>
 800330a:	4a98      	ldr	r2, [pc, #608]	@ (800356c <HAL_GPIO_Init+0x2a4>)
 800330c:	4293      	cmp	r3, r2
 800330e:	d058      	beq.n	80033c2 <HAL_GPIO_Init+0xfa>
 8003310:	4a96      	ldr	r2, [pc, #600]	@ (800356c <HAL_GPIO_Init+0x2a4>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d86f      	bhi.n	80033f6 <HAL_GPIO_Init+0x12e>
 8003316:	4a96      	ldr	r2, [pc, #600]	@ (8003570 <HAL_GPIO_Init+0x2a8>)
 8003318:	4293      	cmp	r3, r2
 800331a:	d052      	beq.n	80033c2 <HAL_GPIO_Init+0xfa>
 800331c:	4a94      	ldr	r2, [pc, #592]	@ (8003570 <HAL_GPIO_Init+0x2a8>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d869      	bhi.n	80033f6 <HAL_GPIO_Init+0x12e>
 8003322:	4a94      	ldr	r2, [pc, #592]	@ (8003574 <HAL_GPIO_Init+0x2ac>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d04c      	beq.n	80033c2 <HAL_GPIO_Init+0xfa>
 8003328:	4a92      	ldr	r2, [pc, #584]	@ (8003574 <HAL_GPIO_Init+0x2ac>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d863      	bhi.n	80033f6 <HAL_GPIO_Init+0x12e>
 800332e:	4a92      	ldr	r2, [pc, #584]	@ (8003578 <HAL_GPIO_Init+0x2b0>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d046      	beq.n	80033c2 <HAL_GPIO_Init+0xfa>
 8003334:	4a90      	ldr	r2, [pc, #576]	@ (8003578 <HAL_GPIO_Init+0x2b0>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d85d      	bhi.n	80033f6 <HAL_GPIO_Init+0x12e>
 800333a:	2b12      	cmp	r3, #18
 800333c:	d82a      	bhi.n	8003394 <HAL_GPIO_Init+0xcc>
 800333e:	2b12      	cmp	r3, #18
 8003340:	d859      	bhi.n	80033f6 <HAL_GPIO_Init+0x12e>
 8003342:	a201      	add	r2, pc, #4	@ (adr r2, 8003348 <HAL_GPIO_Init+0x80>)
 8003344:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003348:	080033c3 	.word	0x080033c3
 800334c:	0800339d 	.word	0x0800339d
 8003350:	080033af 	.word	0x080033af
 8003354:	080033f1 	.word	0x080033f1
 8003358:	080033f7 	.word	0x080033f7
 800335c:	080033f7 	.word	0x080033f7
 8003360:	080033f7 	.word	0x080033f7
 8003364:	080033f7 	.word	0x080033f7
 8003368:	080033f7 	.word	0x080033f7
 800336c:	080033f7 	.word	0x080033f7
 8003370:	080033f7 	.word	0x080033f7
 8003374:	080033f7 	.word	0x080033f7
 8003378:	080033f7 	.word	0x080033f7
 800337c:	080033f7 	.word	0x080033f7
 8003380:	080033f7 	.word	0x080033f7
 8003384:	080033f7 	.word	0x080033f7
 8003388:	080033f7 	.word	0x080033f7
 800338c:	080033a5 	.word	0x080033a5
 8003390:	080033b9 	.word	0x080033b9
 8003394:	4a79      	ldr	r2, [pc, #484]	@ (800357c <HAL_GPIO_Init+0x2b4>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d013      	beq.n	80033c2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800339a:	e02c      	b.n	80033f6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	68db      	ldr	r3, [r3, #12]
 80033a0:	623b      	str	r3, [r7, #32]
          break;
 80033a2:	e029      	b.n	80033f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	68db      	ldr	r3, [r3, #12]
 80033a8:	3304      	adds	r3, #4
 80033aa:	623b      	str	r3, [r7, #32]
          break;
 80033ac:	e024      	b.n	80033f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	68db      	ldr	r3, [r3, #12]
 80033b2:	3308      	adds	r3, #8
 80033b4:	623b      	str	r3, [r7, #32]
          break;
 80033b6:	e01f      	b.n	80033f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	68db      	ldr	r3, [r3, #12]
 80033bc:	330c      	adds	r3, #12
 80033be:	623b      	str	r3, [r7, #32]
          break;
 80033c0:	e01a      	b.n	80033f8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	689b      	ldr	r3, [r3, #8]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d102      	bne.n	80033d0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80033ca:	2304      	movs	r3, #4
 80033cc:	623b      	str	r3, [r7, #32]
          break;
 80033ce:	e013      	b.n	80033f8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	2b01      	cmp	r3, #1
 80033d6:	d105      	bne.n	80033e4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80033d8:	2308      	movs	r3, #8
 80033da:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	69fa      	ldr	r2, [r7, #28]
 80033e0:	611a      	str	r2, [r3, #16]
          break;
 80033e2:	e009      	b.n	80033f8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80033e4:	2308      	movs	r3, #8
 80033e6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	69fa      	ldr	r2, [r7, #28]
 80033ec:	615a      	str	r2, [r3, #20]
          break;
 80033ee:	e003      	b.n	80033f8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80033f0:	2300      	movs	r3, #0
 80033f2:	623b      	str	r3, [r7, #32]
          break;
 80033f4:	e000      	b.n	80033f8 <HAL_GPIO_Init+0x130>
          break;
 80033f6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80033f8:	69bb      	ldr	r3, [r7, #24]
 80033fa:	2bff      	cmp	r3, #255	@ 0xff
 80033fc:	d801      	bhi.n	8003402 <HAL_GPIO_Init+0x13a>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	e001      	b.n	8003406 <HAL_GPIO_Init+0x13e>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	3304      	adds	r3, #4
 8003406:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003408:	69bb      	ldr	r3, [r7, #24]
 800340a:	2bff      	cmp	r3, #255	@ 0xff
 800340c:	d802      	bhi.n	8003414 <HAL_GPIO_Init+0x14c>
 800340e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003410:	009b      	lsls	r3, r3, #2
 8003412:	e002      	b.n	800341a <HAL_GPIO_Init+0x152>
 8003414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003416:	3b08      	subs	r3, #8
 8003418:	009b      	lsls	r3, r3, #2
 800341a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800341c:	697b      	ldr	r3, [r7, #20]
 800341e:	681a      	ldr	r2, [r3, #0]
 8003420:	210f      	movs	r1, #15
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	fa01 f303 	lsl.w	r3, r1, r3
 8003428:	43db      	mvns	r3, r3
 800342a:	401a      	ands	r2, r3
 800342c:	6a39      	ldr	r1, [r7, #32]
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	fa01 f303 	lsl.w	r3, r1, r3
 8003434:	431a      	orrs	r2, r3
 8003436:	697b      	ldr	r3, [r7, #20]
 8003438:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003442:	2b00      	cmp	r3, #0
 8003444:	f000 80b1 	beq.w	80035aa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003448:	4b4d      	ldr	r3, [pc, #308]	@ (8003580 <HAL_GPIO_Init+0x2b8>)
 800344a:	699b      	ldr	r3, [r3, #24]
 800344c:	4a4c      	ldr	r2, [pc, #304]	@ (8003580 <HAL_GPIO_Init+0x2b8>)
 800344e:	f043 0301 	orr.w	r3, r3, #1
 8003452:	6193      	str	r3, [r2, #24]
 8003454:	4b4a      	ldr	r3, [pc, #296]	@ (8003580 <HAL_GPIO_Init+0x2b8>)
 8003456:	699b      	ldr	r3, [r3, #24]
 8003458:	f003 0301 	and.w	r3, r3, #1
 800345c:	60bb      	str	r3, [r7, #8]
 800345e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003460:	4a48      	ldr	r2, [pc, #288]	@ (8003584 <HAL_GPIO_Init+0x2bc>)
 8003462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003464:	089b      	lsrs	r3, r3, #2
 8003466:	3302      	adds	r3, #2
 8003468:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800346c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800346e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003470:	f003 0303 	and.w	r3, r3, #3
 8003474:	009b      	lsls	r3, r3, #2
 8003476:	220f      	movs	r2, #15
 8003478:	fa02 f303 	lsl.w	r3, r2, r3
 800347c:	43db      	mvns	r3, r3
 800347e:	68fa      	ldr	r2, [r7, #12]
 8003480:	4013      	ands	r3, r2
 8003482:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	4a40      	ldr	r2, [pc, #256]	@ (8003588 <HAL_GPIO_Init+0x2c0>)
 8003488:	4293      	cmp	r3, r2
 800348a:	d013      	beq.n	80034b4 <HAL_GPIO_Init+0x1ec>
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	4a3f      	ldr	r2, [pc, #252]	@ (800358c <HAL_GPIO_Init+0x2c4>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d00d      	beq.n	80034b0 <HAL_GPIO_Init+0x1e8>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	4a3e      	ldr	r2, [pc, #248]	@ (8003590 <HAL_GPIO_Init+0x2c8>)
 8003498:	4293      	cmp	r3, r2
 800349a:	d007      	beq.n	80034ac <HAL_GPIO_Init+0x1e4>
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	4a3d      	ldr	r2, [pc, #244]	@ (8003594 <HAL_GPIO_Init+0x2cc>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d101      	bne.n	80034a8 <HAL_GPIO_Init+0x1e0>
 80034a4:	2303      	movs	r3, #3
 80034a6:	e006      	b.n	80034b6 <HAL_GPIO_Init+0x1ee>
 80034a8:	2304      	movs	r3, #4
 80034aa:	e004      	b.n	80034b6 <HAL_GPIO_Init+0x1ee>
 80034ac:	2302      	movs	r3, #2
 80034ae:	e002      	b.n	80034b6 <HAL_GPIO_Init+0x1ee>
 80034b0:	2301      	movs	r3, #1
 80034b2:	e000      	b.n	80034b6 <HAL_GPIO_Init+0x1ee>
 80034b4:	2300      	movs	r3, #0
 80034b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034b8:	f002 0203 	and.w	r2, r2, #3
 80034bc:	0092      	lsls	r2, r2, #2
 80034be:	4093      	lsls	r3, r2
 80034c0:	68fa      	ldr	r2, [r7, #12]
 80034c2:	4313      	orrs	r3, r2
 80034c4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80034c6:	492f      	ldr	r1, [pc, #188]	@ (8003584 <HAL_GPIO_Init+0x2bc>)
 80034c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034ca:	089b      	lsrs	r3, r3, #2
 80034cc:	3302      	adds	r3, #2
 80034ce:	68fa      	ldr	r2, [r7, #12]
 80034d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d006      	beq.n	80034ee <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80034e0:	4b2d      	ldr	r3, [pc, #180]	@ (8003598 <HAL_GPIO_Init+0x2d0>)
 80034e2:	689a      	ldr	r2, [r3, #8]
 80034e4:	492c      	ldr	r1, [pc, #176]	@ (8003598 <HAL_GPIO_Init+0x2d0>)
 80034e6:	69bb      	ldr	r3, [r7, #24]
 80034e8:	4313      	orrs	r3, r2
 80034ea:	608b      	str	r3, [r1, #8]
 80034ec:	e006      	b.n	80034fc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80034ee:	4b2a      	ldr	r3, [pc, #168]	@ (8003598 <HAL_GPIO_Init+0x2d0>)
 80034f0:	689a      	ldr	r2, [r3, #8]
 80034f2:	69bb      	ldr	r3, [r7, #24]
 80034f4:	43db      	mvns	r3, r3
 80034f6:	4928      	ldr	r1, [pc, #160]	@ (8003598 <HAL_GPIO_Init+0x2d0>)
 80034f8:	4013      	ands	r3, r2
 80034fa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003504:	2b00      	cmp	r3, #0
 8003506:	d006      	beq.n	8003516 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003508:	4b23      	ldr	r3, [pc, #140]	@ (8003598 <HAL_GPIO_Init+0x2d0>)
 800350a:	68da      	ldr	r2, [r3, #12]
 800350c:	4922      	ldr	r1, [pc, #136]	@ (8003598 <HAL_GPIO_Init+0x2d0>)
 800350e:	69bb      	ldr	r3, [r7, #24]
 8003510:	4313      	orrs	r3, r2
 8003512:	60cb      	str	r3, [r1, #12]
 8003514:	e006      	b.n	8003524 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003516:	4b20      	ldr	r3, [pc, #128]	@ (8003598 <HAL_GPIO_Init+0x2d0>)
 8003518:	68da      	ldr	r2, [r3, #12]
 800351a:	69bb      	ldr	r3, [r7, #24]
 800351c:	43db      	mvns	r3, r3
 800351e:	491e      	ldr	r1, [pc, #120]	@ (8003598 <HAL_GPIO_Init+0x2d0>)
 8003520:	4013      	ands	r3, r2
 8003522:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800352c:	2b00      	cmp	r3, #0
 800352e:	d006      	beq.n	800353e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003530:	4b19      	ldr	r3, [pc, #100]	@ (8003598 <HAL_GPIO_Init+0x2d0>)
 8003532:	685a      	ldr	r2, [r3, #4]
 8003534:	4918      	ldr	r1, [pc, #96]	@ (8003598 <HAL_GPIO_Init+0x2d0>)
 8003536:	69bb      	ldr	r3, [r7, #24]
 8003538:	4313      	orrs	r3, r2
 800353a:	604b      	str	r3, [r1, #4]
 800353c:	e006      	b.n	800354c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800353e:	4b16      	ldr	r3, [pc, #88]	@ (8003598 <HAL_GPIO_Init+0x2d0>)
 8003540:	685a      	ldr	r2, [r3, #4]
 8003542:	69bb      	ldr	r3, [r7, #24]
 8003544:	43db      	mvns	r3, r3
 8003546:	4914      	ldr	r1, [pc, #80]	@ (8003598 <HAL_GPIO_Init+0x2d0>)
 8003548:	4013      	ands	r3, r2
 800354a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003554:	2b00      	cmp	r3, #0
 8003556:	d021      	beq.n	800359c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003558:	4b0f      	ldr	r3, [pc, #60]	@ (8003598 <HAL_GPIO_Init+0x2d0>)
 800355a:	681a      	ldr	r2, [r3, #0]
 800355c:	490e      	ldr	r1, [pc, #56]	@ (8003598 <HAL_GPIO_Init+0x2d0>)
 800355e:	69bb      	ldr	r3, [r7, #24]
 8003560:	4313      	orrs	r3, r2
 8003562:	600b      	str	r3, [r1, #0]
 8003564:	e021      	b.n	80035aa <HAL_GPIO_Init+0x2e2>
 8003566:	bf00      	nop
 8003568:	10320000 	.word	0x10320000
 800356c:	10310000 	.word	0x10310000
 8003570:	10220000 	.word	0x10220000
 8003574:	10210000 	.word	0x10210000
 8003578:	10120000 	.word	0x10120000
 800357c:	10110000 	.word	0x10110000
 8003580:	40021000 	.word	0x40021000
 8003584:	40010000 	.word	0x40010000
 8003588:	40010800 	.word	0x40010800
 800358c:	40010c00 	.word	0x40010c00
 8003590:	40011000 	.word	0x40011000
 8003594:	40011400 	.word	0x40011400
 8003598:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800359c:	4b0b      	ldr	r3, [pc, #44]	@ (80035cc <HAL_GPIO_Init+0x304>)
 800359e:	681a      	ldr	r2, [r3, #0]
 80035a0:	69bb      	ldr	r3, [r7, #24]
 80035a2:	43db      	mvns	r3, r3
 80035a4:	4909      	ldr	r1, [pc, #36]	@ (80035cc <HAL_GPIO_Init+0x304>)
 80035a6:	4013      	ands	r3, r2
 80035a8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80035aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035ac:	3301      	adds	r3, #1
 80035ae:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	681a      	ldr	r2, [r3, #0]
 80035b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035b6:	fa22 f303 	lsr.w	r3, r2, r3
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	f47f ae8e 	bne.w	80032dc <HAL_GPIO_Init+0x14>
  }
}
 80035c0:	bf00      	nop
 80035c2:	bf00      	nop
 80035c4:	372c      	adds	r7, #44	@ 0x2c
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bc80      	pop	{r7}
 80035ca:	4770      	bx	lr
 80035cc:	40010400 	.word	0x40010400

080035d0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b085      	sub	sp, #20
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
 80035d8:	460b      	mov	r3, r1
 80035da:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	689a      	ldr	r2, [r3, #8]
 80035e0:	887b      	ldrh	r3, [r7, #2]
 80035e2:	4013      	ands	r3, r2
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d002      	beq.n	80035ee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80035e8:	2301      	movs	r3, #1
 80035ea:	73fb      	strb	r3, [r7, #15]
 80035ec:	e001      	b.n	80035f2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80035ee:	2300      	movs	r3, #0
 80035f0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80035f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80035f4:	4618      	mov	r0, r3
 80035f6:	3714      	adds	r7, #20
 80035f8:	46bd      	mov	sp, r7
 80035fa:	bc80      	pop	{r7}
 80035fc:	4770      	bx	lr

080035fe <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035fe:	b480      	push	{r7}
 8003600:	b083      	sub	sp, #12
 8003602:	af00      	add	r7, sp, #0
 8003604:	6078      	str	r0, [r7, #4]
 8003606:	460b      	mov	r3, r1
 8003608:	807b      	strh	r3, [r7, #2]
 800360a:	4613      	mov	r3, r2
 800360c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800360e:	787b      	ldrb	r3, [r7, #1]
 8003610:	2b00      	cmp	r3, #0
 8003612:	d003      	beq.n	800361c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003614:	887a      	ldrh	r2, [r7, #2]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800361a:	e003      	b.n	8003624 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800361c:	887b      	ldrh	r3, [r7, #2]
 800361e:	041a      	lsls	r2, r3, #16
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	611a      	str	r2, [r3, #16]
}
 8003624:	bf00      	nop
 8003626:	370c      	adds	r7, #12
 8003628:	46bd      	mov	sp, r7
 800362a:	bc80      	pop	{r7}
 800362c:	4770      	bx	lr

0800362e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800362e:	b480      	push	{r7}
 8003630:	b085      	sub	sp, #20
 8003632:	af00      	add	r7, sp, #0
 8003634:	6078      	str	r0, [r7, #4]
 8003636:	460b      	mov	r3, r1
 8003638:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	68db      	ldr	r3, [r3, #12]
 800363e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003640:	887a      	ldrh	r2, [r7, #2]
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	4013      	ands	r3, r2
 8003646:	041a      	lsls	r2, r3, #16
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	43d9      	mvns	r1, r3
 800364c:	887b      	ldrh	r3, [r7, #2]
 800364e:	400b      	ands	r3, r1
 8003650:	431a      	orrs	r2, r3
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	611a      	str	r2, [r3, #16]
}
 8003656:	bf00      	nop
 8003658:	3714      	adds	r7, #20
 800365a:	46bd      	mov	sp, r7
 800365c:	bc80      	pop	{r7}
 800365e:	4770      	bx	lr

08003660 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b086      	sub	sp, #24
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d101      	bne.n	8003672 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	e272      	b.n	8003b58 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f003 0301 	and.w	r3, r3, #1
 800367a:	2b00      	cmp	r3, #0
 800367c:	f000 8087 	beq.w	800378e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003680:	4b92      	ldr	r3, [pc, #584]	@ (80038cc <HAL_RCC_OscConfig+0x26c>)
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	f003 030c 	and.w	r3, r3, #12
 8003688:	2b04      	cmp	r3, #4
 800368a:	d00c      	beq.n	80036a6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800368c:	4b8f      	ldr	r3, [pc, #572]	@ (80038cc <HAL_RCC_OscConfig+0x26c>)
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	f003 030c 	and.w	r3, r3, #12
 8003694:	2b08      	cmp	r3, #8
 8003696:	d112      	bne.n	80036be <HAL_RCC_OscConfig+0x5e>
 8003698:	4b8c      	ldr	r3, [pc, #560]	@ (80038cc <HAL_RCC_OscConfig+0x26c>)
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036a4:	d10b      	bne.n	80036be <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036a6:	4b89      	ldr	r3, [pc, #548]	@ (80038cc <HAL_RCC_OscConfig+0x26c>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d06c      	beq.n	800378c <HAL_RCC_OscConfig+0x12c>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d168      	bne.n	800378c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80036ba:	2301      	movs	r3, #1
 80036bc:	e24c      	b.n	8003b58 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036c6:	d106      	bne.n	80036d6 <HAL_RCC_OscConfig+0x76>
 80036c8:	4b80      	ldr	r3, [pc, #512]	@ (80038cc <HAL_RCC_OscConfig+0x26c>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4a7f      	ldr	r2, [pc, #508]	@ (80038cc <HAL_RCC_OscConfig+0x26c>)
 80036ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036d2:	6013      	str	r3, [r2, #0]
 80036d4:	e02e      	b.n	8003734 <HAL_RCC_OscConfig+0xd4>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d10c      	bne.n	80036f8 <HAL_RCC_OscConfig+0x98>
 80036de:	4b7b      	ldr	r3, [pc, #492]	@ (80038cc <HAL_RCC_OscConfig+0x26c>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4a7a      	ldr	r2, [pc, #488]	@ (80038cc <HAL_RCC_OscConfig+0x26c>)
 80036e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036e8:	6013      	str	r3, [r2, #0]
 80036ea:	4b78      	ldr	r3, [pc, #480]	@ (80038cc <HAL_RCC_OscConfig+0x26c>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a77      	ldr	r2, [pc, #476]	@ (80038cc <HAL_RCC_OscConfig+0x26c>)
 80036f0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80036f4:	6013      	str	r3, [r2, #0]
 80036f6:	e01d      	b.n	8003734 <HAL_RCC_OscConfig+0xd4>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003700:	d10c      	bne.n	800371c <HAL_RCC_OscConfig+0xbc>
 8003702:	4b72      	ldr	r3, [pc, #456]	@ (80038cc <HAL_RCC_OscConfig+0x26c>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4a71      	ldr	r2, [pc, #452]	@ (80038cc <HAL_RCC_OscConfig+0x26c>)
 8003708:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800370c:	6013      	str	r3, [r2, #0]
 800370e:	4b6f      	ldr	r3, [pc, #444]	@ (80038cc <HAL_RCC_OscConfig+0x26c>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	4a6e      	ldr	r2, [pc, #440]	@ (80038cc <HAL_RCC_OscConfig+0x26c>)
 8003714:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003718:	6013      	str	r3, [r2, #0]
 800371a:	e00b      	b.n	8003734 <HAL_RCC_OscConfig+0xd4>
 800371c:	4b6b      	ldr	r3, [pc, #428]	@ (80038cc <HAL_RCC_OscConfig+0x26c>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	4a6a      	ldr	r2, [pc, #424]	@ (80038cc <HAL_RCC_OscConfig+0x26c>)
 8003722:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003726:	6013      	str	r3, [r2, #0]
 8003728:	4b68      	ldr	r3, [pc, #416]	@ (80038cc <HAL_RCC_OscConfig+0x26c>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a67      	ldr	r2, [pc, #412]	@ (80038cc <HAL_RCC_OscConfig+0x26c>)
 800372e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003732:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d013      	beq.n	8003764 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800373c:	f7ff fab2 	bl	8002ca4 <HAL_GetTick>
 8003740:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003742:	e008      	b.n	8003756 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003744:	f7ff faae 	bl	8002ca4 <HAL_GetTick>
 8003748:	4602      	mov	r2, r0
 800374a:	693b      	ldr	r3, [r7, #16]
 800374c:	1ad3      	subs	r3, r2, r3
 800374e:	2b64      	cmp	r3, #100	@ 0x64
 8003750:	d901      	bls.n	8003756 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003752:	2303      	movs	r3, #3
 8003754:	e200      	b.n	8003b58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003756:	4b5d      	ldr	r3, [pc, #372]	@ (80038cc <HAL_RCC_OscConfig+0x26c>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800375e:	2b00      	cmp	r3, #0
 8003760:	d0f0      	beq.n	8003744 <HAL_RCC_OscConfig+0xe4>
 8003762:	e014      	b.n	800378e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003764:	f7ff fa9e 	bl	8002ca4 <HAL_GetTick>
 8003768:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800376a:	e008      	b.n	800377e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800376c:	f7ff fa9a 	bl	8002ca4 <HAL_GetTick>
 8003770:	4602      	mov	r2, r0
 8003772:	693b      	ldr	r3, [r7, #16]
 8003774:	1ad3      	subs	r3, r2, r3
 8003776:	2b64      	cmp	r3, #100	@ 0x64
 8003778:	d901      	bls.n	800377e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800377a:	2303      	movs	r3, #3
 800377c:	e1ec      	b.n	8003b58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800377e:	4b53      	ldr	r3, [pc, #332]	@ (80038cc <HAL_RCC_OscConfig+0x26c>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003786:	2b00      	cmp	r3, #0
 8003788:	d1f0      	bne.n	800376c <HAL_RCC_OscConfig+0x10c>
 800378a:	e000      	b.n	800378e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800378c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f003 0302 	and.w	r3, r3, #2
 8003796:	2b00      	cmp	r3, #0
 8003798:	d063      	beq.n	8003862 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800379a:	4b4c      	ldr	r3, [pc, #304]	@ (80038cc <HAL_RCC_OscConfig+0x26c>)
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	f003 030c 	and.w	r3, r3, #12
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d00b      	beq.n	80037be <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80037a6:	4b49      	ldr	r3, [pc, #292]	@ (80038cc <HAL_RCC_OscConfig+0x26c>)
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	f003 030c 	and.w	r3, r3, #12
 80037ae:	2b08      	cmp	r3, #8
 80037b0:	d11c      	bne.n	80037ec <HAL_RCC_OscConfig+0x18c>
 80037b2:	4b46      	ldr	r3, [pc, #280]	@ (80038cc <HAL_RCC_OscConfig+0x26c>)
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d116      	bne.n	80037ec <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037be:	4b43      	ldr	r3, [pc, #268]	@ (80038cc <HAL_RCC_OscConfig+0x26c>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 0302 	and.w	r3, r3, #2
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d005      	beq.n	80037d6 <HAL_RCC_OscConfig+0x176>
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	691b      	ldr	r3, [r3, #16]
 80037ce:	2b01      	cmp	r3, #1
 80037d0:	d001      	beq.n	80037d6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	e1c0      	b.n	8003b58 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037d6:	4b3d      	ldr	r3, [pc, #244]	@ (80038cc <HAL_RCC_OscConfig+0x26c>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	695b      	ldr	r3, [r3, #20]
 80037e2:	00db      	lsls	r3, r3, #3
 80037e4:	4939      	ldr	r1, [pc, #228]	@ (80038cc <HAL_RCC_OscConfig+0x26c>)
 80037e6:	4313      	orrs	r3, r2
 80037e8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037ea:	e03a      	b.n	8003862 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	691b      	ldr	r3, [r3, #16]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d020      	beq.n	8003836 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80037f4:	4b36      	ldr	r3, [pc, #216]	@ (80038d0 <HAL_RCC_OscConfig+0x270>)
 80037f6:	2201      	movs	r2, #1
 80037f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037fa:	f7ff fa53 	bl	8002ca4 <HAL_GetTick>
 80037fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003800:	e008      	b.n	8003814 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003802:	f7ff fa4f 	bl	8002ca4 <HAL_GetTick>
 8003806:	4602      	mov	r2, r0
 8003808:	693b      	ldr	r3, [r7, #16]
 800380a:	1ad3      	subs	r3, r2, r3
 800380c:	2b02      	cmp	r3, #2
 800380e:	d901      	bls.n	8003814 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003810:	2303      	movs	r3, #3
 8003812:	e1a1      	b.n	8003b58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003814:	4b2d      	ldr	r3, [pc, #180]	@ (80038cc <HAL_RCC_OscConfig+0x26c>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f003 0302 	and.w	r3, r3, #2
 800381c:	2b00      	cmp	r3, #0
 800381e:	d0f0      	beq.n	8003802 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003820:	4b2a      	ldr	r3, [pc, #168]	@ (80038cc <HAL_RCC_OscConfig+0x26c>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	695b      	ldr	r3, [r3, #20]
 800382c:	00db      	lsls	r3, r3, #3
 800382e:	4927      	ldr	r1, [pc, #156]	@ (80038cc <HAL_RCC_OscConfig+0x26c>)
 8003830:	4313      	orrs	r3, r2
 8003832:	600b      	str	r3, [r1, #0]
 8003834:	e015      	b.n	8003862 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003836:	4b26      	ldr	r3, [pc, #152]	@ (80038d0 <HAL_RCC_OscConfig+0x270>)
 8003838:	2200      	movs	r2, #0
 800383a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800383c:	f7ff fa32 	bl	8002ca4 <HAL_GetTick>
 8003840:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003842:	e008      	b.n	8003856 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003844:	f7ff fa2e 	bl	8002ca4 <HAL_GetTick>
 8003848:	4602      	mov	r2, r0
 800384a:	693b      	ldr	r3, [r7, #16]
 800384c:	1ad3      	subs	r3, r2, r3
 800384e:	2b02      	cmp	r3, #2
 8003850:	d901      	bls.n	8003856 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003852:	2303      	movs	r3, #3
 8003854:	e180      	b.n	8003b58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003856:	4b1d      	ldr	r3, [pc, #116]	@ (80038cc <HAL_RCC_OscConfig+0x26c>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f003 0302 	and.w	r3, r3, #2
 800385e:	2b00      	cmp	r3, #0
 8003860:	d1f0      	bne.n	8003844 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f003 0308 	and.w	r3, r3, #8
 800386a:	2b00      	cmp	r3, #0
 800386c:	d03a      	beq.n	80038e4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	699b      	ldr	r3, [r3, #24]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d019      	beq.n	80038aa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003876:	4b17      	ldr	r3, [pc, #92]	@ (80038d4 <HAL_RCC_OscConfig+0x274>)
 8003878:	2201      	movs	r2, #1
 800387a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800387c:	f7ff fa12 	bl	8002ca4 <HAL_GetTick>
 8003880:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003882:	e008      	b.n	8003896 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003884:	f7ff fa0e 	bl	8002ca4 <HAL_GetTick>
 8003888:	4602      	mov	r2, r0
 800388a:	693b      	ldr	r3, [r7, #16]
 800388c:	1ad3      	subs	r3, r2, r3
 800388e:	2b02      	cmp	r3, #2
 8003890:	d901      	bls.n	8003896 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003892:	2303      	movs	r3, #3
 8003894:	e160      	b.n	8003b58 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003896:	4b0d      	ldr	r3, [pc, #52]	@ (80038cc <HAL_RCC_OscConfig+0x26c>)
 8003898:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800389a:	f003 0302 	and.w	r3, r3, #2
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d0f0      	beq.n	8003884 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80038a2:	2001      	movs	r0, #1
 80038a4:	f000 fa9c 	bl	8003de0 <RCC_Delay>
 80038a8:	e01c      	b.n	80038e4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038aa:	4b0a      	ldr	r3, [pc, #40]	@ (80038d4 <HAL_RCC_OscConfig+0x274>)
 80038ac:	2200      	movs	r2, #0
 80038ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038b0:	f7ff f9f8 	bl	8002ca4 <HAL_GetTick>
 80038b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038b6:	e00f      	b.n	80038d8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038b8:	f7ff f9f4 	bl	8002ca4 <HAL_GetTick>
 80038bc:	4602      	mov	r2, r0
 80038be:	693b      	ldr	r3, [r7, #16]
 80038c0:	1ad3      	subs	r3, r2, r3
 80038c2:	2b02      	cmp	r3, #2
 80038c4:	d908      	bls.n	80038d8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80038c6:	2303      	movs	r3, #3
 80038c8:	e146      	b.n	8003b58 <HAL_RCC_OscConfig+0x4f8>
 80038ca:	bf00      	nop
 80038cc:	40021000 	.word	0x40021000
 80038d0:	42420000 	.word	0x42420000
 80038d4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038d8:	4b92      	ldr	r3, [pc, #584]	@ (8003b24 <HAL_RCC_OscConfig+0x4c4>)
 80038da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038dc:	f003 0302 	and.w	r3, r3, #2
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d1e9      	bne.n	80038b8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f003 0304 	and.w	r3, r3, #4
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	f000 80a6 	beq.w	8003a3e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038f2:	2300      	movs	r3, #0
 80038f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038f6:	4b8b      	ldr	r3, [pc, #556]	@ (8003b24 <HAL_RCC_OscConfig+0x4c4>)
 80038f8:	69db      	ldr	r3, [r3, #28]
 80038fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d10d      	bne.n	800391e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003902:	4b88      	ldr	r3, [pc, #544]	@ (8003b24 <HAL_RCC_OscConfig+0x4c4>)
 8003904:	69db      	ldr	r3, [r3, #28]
 8003906:	4a87      	ldr	r2, [pc, #540]	@ (8003b24 <HAL_RCC_OscConfig+0x4c4>)
 8003908:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800390c:	61d3      	str	r3, [r2, #28]
 800390e:	4b85      	ldr	r3, [pc, #532]	@ (8003b24 <HAL_RCC_OscConfig+0x4c4>)
 8003910:	69db      	ldr	r3, [r3, #28]
 8003912:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003916:	60bb      	str	r3, [r7, #8]
 8003918:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800391a:	2301      	movs	r3, #1
 800391c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800391e:	4b82      	ldr	r3, [pc, #520]	@ (8003b28 <HAL_RCC_OscConfig+0x4c8>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003926:	2b00      	cmp	r3, #0
 8003928:	d118      	bne.n	800395c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800392a:	4b7f      	ldr	r3, [pc, #508]	@ (8003b28 <HAL_RCC_OscConfig+0x4c8>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4a7e      	ldr	r2, [pc, #504]	@ (8003b28 <HAL_RCC_OscConfig+0x4c8>)
 8003930:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003934:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003936:	f7ff f9b5 	bl	8002ca4 <HAL_GetTick>
 800393a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800393c:	e008      	b.n	8003950 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800393e:	f7ff f9b1 	bl	8002ca4 <HAL_GetTick>
 8003942:	4602      	mov	r2, r0
 8003944:	693b      	ldr	r3, [r7, #16]
 8003946:	1ad3      	subs	r3, r2, r3
 8003948:	2b64      	cmp	r3, #100	@ 0x64
 800394a:	d901      	bls.n	8003950 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800394c:	2303      	movs	r3, #3
 800394e:	e103      	b.n	8003b58 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003950:	4b75      	ldr	r3, [pc, #468]	@ (8003b28 <HAL_RCC_OscConfig+0x4c8>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003958:	2b00      	cmp	r3, #0
 800395a:	d0f0      	beq.n	800393e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	68db      	ldr	r3, [r3, #12]
 8003960:	2b01      	cmp	r3, #1
 8003962:	d106      	bne.n	8003972 <HAL_RCC_OscConfig+0x312>
 8003964:	4b6f      	ldr	r3, [pc, #444]	@ (8003b24 <HAL_RCC_OscConfig+0x4c4>)
 8003966:	6a1b      	ldr	r3, [r3, #32]
 8003968:	4a6e      	ldr	r2, [pc, #440]	@ (8003b24 <HAL_RCC_OscConfig+0x4c4>)
 800396a:	f043 0301 	orr.w	r3, r3, #1
 800396e:	6213      	str	r3, [r2, #32]
 8003970:	e02d      	b.n	80039ce <HAL_RCC_OscConfig+0x36e>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	68db      	ldr	r3, [r3, #12]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d10c      	bne.n	8003994 <HAL_RCC_OscConfig+0x334>
 800397a:	4b6a      	ldr	r3, [pc, #424]	@ (8003b24 <HAL_RCC_OscConfig+0x4c4>)
 800397c:	6a1b      	ldr	r3, [r3, #32]
 800397e:	4a69      	ldr	r2, [pc, #420]	@ (8003b24 <HAL_RCC_OscConfig+0x4c4>)
 8003980:	f023 0301 	bic.w	r3, r3, #1
 8003984:	6213      	str	r3, [r2, #32]
 8003986:	4b67      	ldr	r3, [pc, #412]	@ (8003b24 <HAL_RCC_OscConfig+0x4c4>)
 8003988:	6a1b      	ldr	r3, [r3, #32]
 800398a:	4a66      	ldr	r2, [pc, #408]	@ (8003b24 <HAL_RCC_OscConfig+0x4c4>)
 800398c:	f023 0304 	bic.w	r3, r3, #4
 8003990:	6213      	str	r3, [r2, #32]
 8003992:	e01c      	b.n	80039ce <HAL_RCC_OscConfig+0x36e>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	68db      	ldr	r3, [r3, #12]
 8003998:	2b05      	cmp	r3, #5
 800399a:	d10c      	bne.n	80039b6 <HAL_RCC_OscConfig+0x356>
 800399c:	4b61      	ldr	r3, [pc, #388]	@ (8003b24 <HAL_RCC_OscConfig+0x4c4>)
 800399e:	6a1b      	ldr	r3, [r3, #32]
 80039a0:	4a60      	ldr	r2, [pc, #384]	@ (8003b24 <HAL_RCC_OscConfig+0x4c4>)
 80039a2:	f043 0304 	orr.w	r3, r3, #4
 80039a6:	6213      	str	r3, [r2, #32]
 80039a8:	4b5e      	ldr	r3, [pc, #376]	@ (8003b24 <HAL_RCC_OscConfig+0x4c4>)
 80039aa:	6a1b      	ldr	r3, [r3, #32]
 80039ac:	4a5d      	ldr	r2, [pc, #372]	@ (8003b24 <HAL_RCC_OscConfig+0x4c4>)
 80039ae:	f043 0301 	orr.w	r3, r3, #1
 80039b2:	6213      	str	r3, [r2, #32]
 80039b4:	e00b      	b.n	80039ce <HAL_RCC_OscConfig+0x36e>
 80039b6:	4b5b      	ldr	r3, [pc, #364]	@ (8003b24 <HAL_RCC_OscConfig+0x4c4>)
 80039b8:	6a1b      	ldr	r3, [r3, #32]
 80039ba:	4a5a      	ldr	r2, [pc, #360]	@ (8003b24 <HAL_RCC_OscConfig+0x4c4>)
 80039bc:	f023 0301 	bic.w	r3, r3, #1
 80039c0:	6213      	str	r3, [r2, #32]
 80039c2:	4b58      	ldr	r3, [pc, #352]	@ (8003b24 <HAL_RCC_OscConfig+0x4c4>)
 80039c4:	6a1b      	ldr	r3, [r3, #32]
 80039c6:	4a57      	ldr	r2, [pc, #348]	@ (8003b24 <HAL_RCC_OscConfig+0x4c4>)
 80039c8:	f023 0304 	bic.w	r3, r3, #4
 80039cc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	68db      	ldr	r3, [r3, #12]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d015      	beq.n	8003a02 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039d6:	f7ff f965 	bl	8002ca4 <HAL_GetTick>
 80039da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039dc:	e00a      	b.n	80039f4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039de:	f7ff f961 	bl	8002ca4 <HAL_GetTick>
 80039e2:	4602      	mov	r2, r0
 80039e4:	693b      	ldr	r3, [r7, #16]
 80039e6:	1ad3      	subs	r3, r2, r3
 80039e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d901      	bls.n	80039f4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80039f0:	2303      	movs	r3, #3
 80039f2:	e0b1      	b.n	8003b58 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039f4:	4b4b      	ldr	r3, [pc, #300]	@ (8003b24 <HAL_RCC_OscConfig+0x4c4>)
 80039f6:	6a1b      	ldr	r3, [r3, #32]
 80039f8:	f003 0302 	and.w	r3, r3, #2
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d0ee      	beq.n	80039de <HAL_RCC_OscConfig+0x37e>
 8003a00:	e014      	b.n	8003a2c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a02:	f7ff f94f 	bl	8002ca4 <HAL_GetTick>
 8003a06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a08:	e00a      	b.n	8003a20 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a0a:	f7ff f94b 	bl	8002ca4 <HAL_GetTick>
 8003a0e:	4602      	mov	r2, r0
 8003a10:	693b      	ldr	r3, [r7, #16]
 8003a12:	1ad3      	subs	r3, r2, r3
 8003a14:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d901      	bls.n	8003a20 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003a1c:	2303      	movs	r3, #3
 8003a1e:	e09b      	b.n	8003b58 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a20:	4b40      	ldr	r3, [pc, #256]	@ (8003b24 <HAL_RCC_OscConfig+0x4c4>)
 8003a22:	6a1b      	ldr	r3, [r3, #32]
 8003a24:	f003 0302 	and.w	r3, r3, #2
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d1ee      	bne.n	8003a0a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003a2c:	7dfb      	ldrb	r3, [r7, #23]
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	d105      	bne.n	8003a3e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a32:	4b3c      	ldr	r3, [pc, #240]	@ (8003b24 <HAL_RCC_OscConfig+0x4c4>)
 8003a34:	69db      	ldr	r3, [r3, #28]
 8003a36:	4a3b      	ldr	r2, [pc, #236]	@ (8003b24 <HAL_RCC_OscConfig+0x4c4>)
 8003a38:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a3c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	69db      	ldr	r3, [r3, #28]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	f000 8087 	beq.w	8003b56 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003a48:	4b36      	ldr	r3, [pc, #216]	@ (8003b24 <HAL_RCC_OscConfig+0x4c4>)
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	f003 030c 	and.w	r3, r3, #12
 8003a50:	2b08      	cmp	r3, #8
 8003a52:	d061      	beq.n	8003b18 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	69db      	ldr	r3, [r3, #28]
 8003a58:	2b02      	cmp	r3, #2
 8003a5a:	d146      	bne.n	8003aea <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a5c:	4b33      	ldr	r3, [pc, #204]	@ (8003b2c <HAL_RCC_OscConfig+0x4cc>)
 8003a5e:	2200      	movs	r2, #0
 8003a60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a62:	f7ff f91f 	bl	8002ca4 <HAL_GetTick>
 8003a66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a68:	e008      	b.n	8003a7c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a6a:	f7ff f91b 	bl	8002ca4 <HAL_GetTick>
 8003a6e:	4602      	mov	r2, r0
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	1ad3      	subs	r3, r2, r3
 8003a74:	2b02      	cmp	r3, #2
 8003a76:	d901      	bls.n	8003a7c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003a78:	2303      	movs	r3, #3
 8003a7a:	e06d      	b.n	8003b58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a7c:	4b29      	ldr	r3, [pc, #164]	@ (8003b24 <HAL_RCC_OscConfig+0x4c4>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d1f0      	bne.n	8003a6a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6a1b      	ldr	r3, [r3, #32]
 8003a8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a90:	d108      	bne.n	8003aa4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003a92:	4b24      	ldr	r3, [pc, #144]	@ (8003b24 <HAL_RCC_OscConfig+0x4c4>)
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	4921      	ldr	r1, [pc, #132]	@ (8003b24 <HAL_RCC_OscConfig+0x4c4>)
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003aa4:	4b1f      	ldr	r3, [pc, #124]	@ (8003b24 <HAL_RCC_OscConfig+0x4c4>)
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6a19      	ldr	r1, [r3, #32]
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ab4:	430b      	orrs	r3, r1
 8003ab6:	491b      	ldr	r1, [pc, #108]	@ (8003b24 <HAL_RCC_OscConfig+0x4c4>)
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003abc:	4b1b      	ldr	r3, [pc, #108]	@ (8003b2c <HAL_RCC_OscConfig+0x4cc>)
 8003abe:	2201      	movs	r2, #1
 8003ac0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ac2:	f7ff f8ef 	bl	8002ca4 <HAL_GetTick>
 8003ac6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003ac8:	e008      	b.n	8003adc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003aca:	f7ff f8eb 	bl	8002ca4 <HAL_GetTick>
 8003ace:	4602      	mov	r2, r0
 8003ad0:	693b      	ldr	r3, [r7, #16]
 8003ad2:	1ad3      	subs	r3, r2, r3
 8003ad4:	2b02      	cmp	r3, #2
 8003ad6:	d901      	bls.n	8003adc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003ad8:	2303      	movs	r3, #3
 8003ada:	e03d      	b.n	8003b58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003adc:	4b11      	ldr	r3, [pc, #68]	@ (8003b24 <HAL_RCC_OscConfig+0x4c4>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d0f0      	beq.n	8003aca <HAL_RCC_OscConfig+0x46a>
 8003ae8:	e035      	b.n	8003b56 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003aea:	4b10      	ldr	r3, [pc, #64]	@ (8003b2c <HAL_RCC_OscConfig+0x4cc>)
 8003aec:	2200      	movs	r2, #0
 8003aee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003af0:	f7ff f8d8 	bl	8002ca4 <HAL_GetTick>
 8003af4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003af6:	e008      	b.n	8003b0a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003af8:	f7ff f8d4 	bl	8002ca4 <HAL_GetTick>
 8003afc:	4602      	mov	r2, r0
 8003afe:	693b      	ldr	r3, [r7, #16]
 8003b00:	1ad3      	subs	r3, r2, r3
 8003b02:	2b02      	cmp	r3, #2
 8003b04:	d901      	bls.n	8003b0a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003b06:	2303      	movs	r3, #3
 8003b08:	e026      	b.n	8003b58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b0a:	4b06      	ldr	r3, [pc, #24]	@ (8003b24 <HAL_RCC_OscConfig+0x4c4>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d1f0      	bne.n	8003af8 <HAL_RCC_OscConfig+0x498>
 8003b16:	e01e      	b.n	8003b56 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	69db      	ldr	r3, [r3, #28]
 8003b1c:	2b01      	cmp	r3, #1
 8003b1e:	d107      	bne.n	8003b30 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003b20:	2301      	movs	r3, #1
 8003b22:	e019      	b.n	8003b58 <HAL_RCC_OscConfig+0x4f8>
 8003b24:	40021000 	.word	0x40021000
 8003b28:	40007000 	.word	0x40007000
 8003b2c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003b30:	4b0b      	ldr	r3, [pc, #44]	@ (8003b60 <HAL_RCC_OscConfig+0x500>)
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6a1b      	ldr	r3, [r3, #32]
 8003b40:	429a      	cmp	r2, r3
 8003b42:	d106      	bne.n	8003b52 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b4e:	429a      	cmp	r2, r3
 8003b50:	d001      	beq.n	8003b56 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003b52:	2301      	movs	r3, #1
 8003b54:	e000      	b.n	8003b58 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003b56:	2300      	movs	r3, #0
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	3718      	adds	r7, #24
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bd80      	pop	{r7, pc}
 8003b60:	40021000 	.word	0x40021000

08003b64 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b084      	sub	sp, #16
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
 8003b6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d101      	bne.n	8003b78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b74:	2301      	movs	r3, #1
 8003b76:	e0d0      	b.n	8003d1a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003b78:	4b6a      	ldr	r3, [pc, #424]	@ (8003d24 <HAL_RCC_ClockConfig+0x1c0>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f003 0307 	and.w	r3, r3, #7
 8003b80:	683a      	ldr	r2, [r7, #0]
 8003b82:	429a      	cmp	r2, r3
 8003b84:	d910      	bls.n	8003ba8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b86:	4b67      	ldr	r3, [pc, #412]	@ (8003d24 <HAL_RCC_ClockConfig+0x1c0>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f023 0207 	bic.w	r2, r3, #7
 8003b8e:	4965      	ldr	r1, [pc, #404]	@ (8003d24 <HAL_RCC_ClockConfig+0x1c0>)
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	4313      	orrs	r3, r2
 8003b94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b96:	4b63      	ldr	r3, [pc, #396]	@ (8003d24 <HAL_RCC_ClockConfig+0x1c0>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f003 0307 	and.w	r3, r3, #7
 8003b9e:	683a      	ldr	r2, [r7, #0]
 8003ba0:	429a      	cmp	r2, r3
 8003ba2:	d001      	beq.n	8003ba8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	e0b8      	b.n	8003d1a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f003 0302 	and.w	r3, r3, #2
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d020      	beq.n	8003bf6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f003 0304 	and.w	r3, r3, #4
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d005      	beq.n	8003bcc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003bc0:	4b59      	ldr	r3, [pc, #356]	@ (8003d28 <HAL_RCC_ClockConfig+0x1c4>)
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	4a58      	ldr	r2, [pc, #352]	@ (8003d28 <HAL_RCC_ClockConfig+0x1c4>)
 8003bc6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003bca:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f003 0308 	and.w	r3, r3, #8
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d005      	beq.n	8003be4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003bd8:	4b53      	ldr	r3, [pc, #332]	@ (8003d28 <HAL_RCC_ClockConfig+0x1c4>)
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	4a52      	ldr	r2, [pc, #328]	@ (8003d28 <HAL_RCC_ClockConfig+0x1c4>)
 8003bde:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003be2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003be4:	4b50      	ldr	r3, [pc, #320]	@ (8003d28 <HAL_RCC_ClockConfig+0x1c4>)
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	689b      	ldr	r3, [r3, #8]
 8003bf0:	494d      	ldr	r1, [pc, #308]	@ (8003d28 <HAL_RCC_ClockConfig+0x1c4>)
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f003 0301 	and.w	r3, r3, #1
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d040      	beq.n	8003c84 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	685b      	ldr	r3, [r3, #4]
 8003c06:	2b01      	cmp	r3, #1
 8003c08:	d107      	bne.n	8003c1a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c0a:	4b47      	ldr	r3, [pc, #284]	@ (8003d28 <HAL_RCC_ClockConfig+0x1c4>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d115      	bne.n	8003c42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	e07f      	b.n	8003d1a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	2b02      	cmp	r3, #2
 8003c20:	d107      	bne.n	8003c32 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c22:	4b41      	ldr	r3, [pc, #260]	@ (8003d28 <HAL_RCC_ClockConfig+0x1c4>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d109      	bne.n	8003c42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	e073      	b.n	8003d1a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c32:	4b3d      	ldr	r3, [pc, #244]	@ (8003d28 <HAL_RCC_ClockConfig+0x1c4>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f003 0302 	and.w	r3, r3, #2
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d101      	bne.n	8003c42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e06b      	b.n	8003d1a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c42:	4b39      	ldr	r3, [pc, #228]	@ (8003d28 <HAL_RCC_ClockConfig+0x1c4>)
 8003c44:	685b      	ldr	r3, [r3, #4]
 8003c46:	f023 0203 	bic.w	r2, r3, #3
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	4936      	ldr	r1, [pc, #216]	@ (8003d28 <HAL_RCC_ClockConfig+0x1c4>)
 8003c50:	4313      	orrs	r3, r2
 8003c52:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c54:	f7ff f826 	bl	8002ca4 <HAL_GetTick>
 8003c58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c5a:	e00a      	b.n	8003c72 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c5c:	f7ff f822 	bl	8002ca4 <HAL_GetTick>
 8003c60:	4602      	mov	r2, r0
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	1ad3      	subs	r3, r2, r3
 8003c66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d901      	bls.n	8003c72 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003c6e:	2303      	movs	r3, #3
 8003c70:	e053      	b.n	8003d1a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c72:	4b2d      	ldr	r3, [pc, #180]	@ (8003d28 <HAL_RCC_ClockConfig+0x1c4>)
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	f003 020c 	and.w	r2, r3, #12
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	009b      	lsls	r3, r3, #2
 8003c80:	429a      	cmp	r2, r3
 8003c82:	d1eb      	bne.n	8003c5c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003c84:	4b27      	ldr	r3, [pc, #156]	@ (8003d24 <HAL_RCC_ClockConfig+0x1c0>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f003 0307 	and.w	r3, r3, #7
 8003c8c:	683a      	ldr	r2, [r7, #0]
 8003c8e:	429a      	cmp	r2, r3
 8003c90:	d210      	bcs.n	8003cb4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c92:	4b24      	ldr	r3, [pc, #144]	@ (8003d24 <HAL_RCC_ClockConfig+0x1c0>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f023 0207 	bic.w	r2, r3, #7
 8003c9a:	4922      	ldr	r1, [pc, #136]	@ (8003d24 <HAL_RCC_ClockConfig+0x1c0>)
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	4313      	orrs	r3, r2
 8003ca0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ca2:	4b20      	ldr	r3, [pc, #128]	@ (8003d24 <HAL_RCC_ClockConfig+0x1c0>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f003 0307 	and.w	r3, r3, #7
 8003caa:	683a      	ldr	r2, [r7, #0]
 8003cac:	429a      	cmp	r2, r3
 8003cae:	d001      	beq.n	8003cb4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	e032      	b.n	8003d1a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f003 0304 	and.w	r3, r3, #4
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d008      	beq.n	8003cd2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003cc0:	4b19      	ldr	r3, [pc, #100]	@ (8003d28 <HAL_RCC_ClockConfig+0x1c4>)
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	68db      	ldr	r3, [r3, #12]
 8003ccc:	4916      	ldr	r1, [pc, #88]	@ (8003d28 <HAL_RCC_ClockConfig+0x1c4>)
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f003 0308 	and.w	r3, r3, #8
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d009      	beq.n	8003cf2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003cde:	4b12      	ldr	r3, [pc, #72]	@ (8003d28 <HAL_RCC_ClockConfig+0x1c4>)
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	691b      	ldr	r3, [r3, #16]
 8003cea:	00db      	lsls	r3, r3, #3
 8003cec:	490e      	ldr	r1, [pc, #56]	@ (8003d28 <HAL_RCC_ClockConfig+0x1c4>)
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003cf2:	f000 f821 	bl	8003d38 <HAL_RCC_GetSysClockFreq>
 8003cf6:	4602      	mov	r2, r0
 8003cf8:	4b0b      	ldr	r3, [pc, #44]	@ (8003d28 <HAL_RCC_ClockConfig+0x1c4>)
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	091b      	lsrs	r3, r3, #4
 8003cfe:	f003 030f 	and.w	r3, r3, #15
 8003d02:	490a      	ldr	r1, [pc, #40]	@ (8003d2c <HAL_RCC_ClockConfig+0x1c8>)
 8003d04:	5ccb      	ldrb	r3, [r1, r3]
 8003d06:	fa22 f303 	lsr.w	r3, r2, r3
 8003d0a:	4a09      	ldr	r2, [pc, #36]	@ (8003d30 <HAL_RCC_ClockConfig+0x1cc>)
 8003d0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003d0e:	4b09      	ldr	r3, [pc, #36]	@ (8003d34 <HAL_RCC_ClockConfig+0x1d0>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4618      	mov	r0, r3
 8003d14:	f7fe ff84 	bl	8002c20 <HAL_InitTick>

  return HAL_OK;
 8003d18:	2300      	movs	r3, #0
}
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	3710      	adds	r7, #16
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	bd80      	pop	{r7, pc}
 8003d22:	bf00      	nop
 8003d24:	40022000 	.word	0x40022000
 8003d28:	40021000 	.word	0x40021000
 8003d2c:	080099ac 	.word	0x080099ac
 8003d30:	2000001c 	.word	0x2000001c
 8003d34:	20000020 	.word	0x20000020

08003d38 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	b087      	sub	sp, #28
 8003d3c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003d3e:	2300      	movs	r3, #0
 8003d40:	60fb      	str	r3, [r7, #12]
 8003d42:	2300      	movs	r3, #0
 8003d44:	60bb      	str	r3, [r7, #8]
 8003d46:	2300      	movs	r3, #0
 8003d48:	617b      	str	r3, [r7, #20]
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003d4e:	2300      	movs	r3, #0
 8003d50:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003d52:	4b1e      	ldr	r3, [pc, #120]	@ (8003dcc <HAL_RCC_GetSysClockFreq+0x94>)
 8003d54:	685b      	ldr	r3, [r3, #4]
 8003d56:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	f003 030c 	and.w	r3, r3, #12
 8003d5e:	2b04      	cmp	r3, #4
 8003d60:	d002      	beq.n	8003d68 <HAL_RCC_GetSysClockFreq+0x30>
 8003d62:	2b08      	cmp	r3, #8
 8003d64:	d003      	beq.n	8003d6e <HAL_RCC_GetSysClockFreq+0x36>
 8003d66:	e027      	b.n	8003db8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003d68:	4b19      	ldr	r3, [pc, #100]	@ (8003dd0 <HAL_RCC_GetSysClockFreq+0x98>)
 8003d6a:	613b      	str	r3, [r7, #16]
      break;
 8003d6c:	e027      	b.n	8003dbe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	0c9b      	lsrs	r3, r3, #18
 8003d72:	f003 030f 	and.w	r3, r3, #15
 8003d76:	4a17      	ldr	r2, [pc, #92]	@ (8003dd4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003d78:	5cd3      	ldrb	r3, [r2, r3]
 8003d7a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d010      	beq.n	8003da8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003d86:	4b11      	ldr	r3, [pc, #68]	@ (8003dcc <HAL_RCC_GetSysClockFreq+0x94>)
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	0c5b      	lsrs	r3, r3, #17
 8003d8c:	f003 0301 	and.w	r3, r3, #1
 8003d90:	4a11      	ldr	r2, [pc, #68]	@ (8003dd8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003d92:	5cd3      	ldrb	r3, [r2, r3]
 8003d94:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	4a0d      	ldr	r2, [pc, #52]	@ (8003dd0 <HAL_RCC_GetSysClockFreq+0x98>)
 8003d9a:	fb03 f202 	mul.w	r2, r3, r2
 8003d9e:	68bb      	ldr	r3, [r7, #8]
 8003da0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003da4:	617b      	str	r3, [r7, #20]
 8003da6:	e004      	b.n	8003db2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	4a0c      	ldr	r2, [pc, #48]	@ (8003ddc <HAL_RCC_GetSysClockFreq+0xa4>)
 8003dac:	fb02 f303 	mul.w	r3, r2, r3
 8003db0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003db2:	697b      	ldr	r3, [r7, #20]
 8003db4:	613b      	str	r3, [r7, #16]
      break;
 8003db6:	e002      	b.n	8003dbe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003db8:	4b05      	ldr	r3, [pc, #20]	@ (8003dd0 <HAL_RCC_GetSysClockFreq+0x98>)
 8003dba:	613b      	str	r3, [r7, #16]
      break;
 8003dbc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003dbe:	693b      	ldr	r3, [r7, #16]
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	371c      	adds	r7, #28
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bc80      	pop	{r7}
 8003dc8:	4770      	bx	lr
 8003dca:	bf00      	nop
 8003dcc:	40021000 	.word	0x40021000
 8003dd0:	007a1200 	.word	0x007a1200
 8003dd4:	080099bc 	.word	0x080099bc
 8003dd8:	080099cc 	.word	0x080099cc
 8003ddc:	003d0900 	.word	0x003d0900

08003de0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003de0:	b480      	push	{r7}
 8003de2:	b085      	sub	sp, #20
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003de8:	4b0a      	ldr	r3, [pc, #40]	@ (8003e14 <RCC_Delay+0x34>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4a0a      	ldr	r2, [pc, #40]	@ (8003e18 <RCC_Delay+0x38>)
 8003dee:	fba2 2303 	umull	r2, r3, r2, r3
 8003df2:	0a5b      	lsrs	r3, r3, #9
 8003df4:	687a      	ldr	r2, [r7, #4]
 8003df6:	fb02 f303 	mul.w	r3, r2, r3
 8003dfa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003dfc:	bf00      	nop
  }
  while (Delay --);
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	1e5a      	subs	r2, r3, #1
 8003e02:	60fa      	str	r2, [r7, #12]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d1f9      	bne.n	8003dfc <RCC_Delay+0x1c>
}
 8003e08:	bf00      	nop
 8003e0a:	bf00      	nop
 8003e0c:	3714      	adds	r7, #20
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bc80      	pop	{r7}
 8003e12:	4770      	bx	lr
 8003e14:	2000001c 	.word	0x2000001c
 8003e18:	10624dd3 	.word	0x10624dd3

08003e1c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b082      	sub	sp, #8
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d101      	bne.n	8003e2e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e076      	b.n	8003f1c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d108      	bne.n	8003e48 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003e3e:	d009      	beq.n	8003e54 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2200      	movs	r2, #0
 8003e44:	61da      	str	r2, [r3, #28]
 8003e46:	e005      	b.n	8003e54 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2200      	movs	r2, #0
 8003e52:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2200      	movs	r2, #0
 8003e58:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003e60:	b2db      	uxtb	r3, r3
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d106      	bne.n	8003e74 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003e6e:	6878      	ldr	r0, [r7, #4]
 8003e70:	f7fe fd2a 	bl	80028c8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2202      	movs	r2, #2
 8003e78:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	681a      	ldr	r2, [r3, #0]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e8a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	689b      	ldr	r3, [r3, #8]
 8003e98:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003e9c:	431a      	orrs	r2, r3
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	68db      	ldr	r3, [r3, #12]
 8003ea2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003ea6:	431a      	orrs	r2, r3
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	691b      	ldr	r3, [r3, #16]
 8003eac:	f003 0302 	and.w	r3, r3, #2
 8003eb0:	431a      	orrs	r2, r3
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	695b      	ldr	r3, [r3, #20]
 8003eb6:	f003 0301 	and.w	r3, r3, #1
 8003eba:	431a      	orrs	r2, r3
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	699b      	ldr	r3, [r3, #24]
 8003ec0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ec4:	431a      	orrs	r2, r3
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	69db      	ldr	r3, [r3, #28]
 8003eca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003ece:	431a      	orrs	r2, r3
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6a1b      	ldr	r3, [r3, #32]
 8003ed4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ed8:	ea42 0103 	orr.w	r1, r2, r3
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ee0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	430a      	orrs	r2, r1
 8003eea:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	699b      	ldr	r3, [r3, #24]
 8003ef0:	0c1a      	lsrs	r2, r3, #16
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f002 0204 	and.w	r2, r2, #4
 8003efa:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	69da      	ldr	r2, [r3, #28]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f0a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2200      	movs	r2, #0
 8003f10:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2201      	movs	r2, #1
 8003f16:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003f1a:	2300      	movs	r3, #0
}
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	3708      	adds	r7, #8
 8003f20:	46bd      	mov	sp, r7
 8003f22:	bd80      	pop	{r7, pc}

08003f24 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b088      	sub	sp, #32
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	60f8      	str	r0, [r7, #12]
 8003f2c:	60b9      	str	r1, [r7, #8]
 8003f2e:	603b      	str	r3, [r7, #0]
 8003f30:	4613      	mov	r3, r2
 8003f32:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003f34:	f7fe feb6 	bl	8002ca4 <HAL_GetTick>
 8003f38:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003f3a:	88fb      	ldrh	r3, [r7, #6]
 8003f3c:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003f44:	b2db      	uxtb	r3, r3
 8003f46:	2b01      	cmp	r3, #1
 8003f48:	d001      	beq.n	8003f4e <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003f4a:	2302      	movs	r3, #2
 8003f4c:	e12a      	b.n	80041a4 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003f4e:	68bb      	ldr	r3, [r7, #8]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d002      	beq.n	8003f5a <HAL_SPI_Transmit+0x36>
 8003f54:	88fb      	ldrh	r3, [r7, #6]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d101      	bne.n	8003f5e <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	e122      	b.n	80041a4 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003f64:	2b01      	cmp	r3, #1
 8003f66:	d101      	bne.n	8003f6c <HAL_SPI_Transmit+0x48>
 8003f68:	2302      	movs	r3, #2
 8003f6a:	e11b      	b.n	80041a4 <HAL_SPI_Transmit+0x280>
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	2201      	movs	r2, #1
 8003f70:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	2203      	movs	r2, #3
 8003f78:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	68ba      	ldr	r2, [r7, #8]
 8003f86:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	88fa      	ldrh	r2, [r7, #6]
 8003f8c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	88fa      	ldrh	r2, [r7, #6]
 8003f92:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2200      	movs	r2, #0
 8003f98:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	2200      	movs	r2, #0
 8003faa:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	2200      	movs	r2, #0
 8003fb0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	689b      	ldr	r3, [r3, #8]
 8003fb6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003fba:	d10f      	bne.n	8003fdc <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	681a      	ldr	r2, [r3, #0]
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003fca:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	681a      	ldr	r2, [r3, #0]
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003fda:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fe6:	2b40      	cmp	r3, #64	@ 0x40
 8003fe8:	d007      	beq.n	8003ffa <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	681a      	ldr	r2, [r3, #0]
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003ff8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	68db      	ldr	r3, [r3, #12]
 8003ffe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004002:	d152      	bne.n	80040aa <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d002      	beq.n	8004012 <HAL_SPI_Transmit+0xee>
 800400c:	8b7b      	ldrh	r3, [r7, #26]
 800400e:	2b01      	cmp	r3, #1
 8004010:	d145      	bne.n	800409e <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004016:	881a      	ldrh	r2, [r3, #0]
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004022:	1c9a      	adds	r2, r3, #2
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800402c:	b29b      	uxth	r3, r3
 800402e:	3b01      	subs	r3, #1
 8004030:	b29a      	uxth	r2, r3
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004036:	e032      	b.n	800409e <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	689b      	ldr	r3, [r3, #8]
 800403e:	f003 0302 	and.w	r3, r3, #2
 8004042:	2b02      	cmp	r3, #2
 8004044:	d112      	bne.n	800406c <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800404a:	881a      	ldrh	r2, [r3, #0]
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004056:	1c9a      	adds	r2, r3, #2
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004060:	b29b      	uxth	r3, r3
 8004062:	3b01      	subs	r3, #1
 8004064:	b29a      	uxth	r2, r3
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	86da      	strh	r2, [r3, #54]	@ 0x36
 800406a:	e018      	b.n	800409e <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800406c:	f7fe fe1a 	bl	8002ca4 <HAL_GetTick>
 8004070:	4602      	mov	r2, r0
 8004072:	69fb      	ldr	r3, [r7, #28]
 8004074:	1ad3      	subs	r3, r2, r3
 8004076:	683a      	ldr	r2, [r7, #0]
 8004078:	429a      	cmp	r2, r3
 800407a:	d803      	bhi.n	8004084 <HAL_SPI_Transmit+0x160>
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004082:	d102      	bne.n	800408a <HAL_SPI_Transmit+0x166>
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d109      	bne.n	800409e <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	2201      	movs	r2, #1
 800408e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	2200      	movs	r2, #0
 8004096:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800409a:	2303      	movs	r3, #3
 800409c:	e082      	b.n	80041a4 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80040a2:	b29b      	uxth	r3, r3
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d1c7      	bne.n	8004038 <HAL_SPI_Transmit+0x114>
 80040a8:	e053      	b.n	8004152 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	685b      	ldr	r3, [r3, #4]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d002      	beq.n	80040b8 <HAL_SPI_Transmit+0x194>
 80040b2:	8b7b      	ldrh	r3, [r7, #26]
 80040b4:	2b01      	cmp	r3, #1
 80040b6:	d147      	bne.n	8004148 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	330c      	adds	r3, #12
 80040c2:	7812      	ldrb	r2, [r2, #0]
 80040c4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040ca:	1c5a      	adds	r2, r3, #1
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80040d4:	b29b      	uxth	r3, r3
 80040d6:	3b01      	subs	r3, #1
 80040d8:	b29a      	uxth	r2, r3
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80040de:	e033      	b.n	8004148 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	689b      	ldr	r3, [r3, #8]
 80040e6:	f003 0302 	and.w	r3, r3, #2
 80040ea:	2b02      	cmp	r3, #2
 80040ec:	d113      	bne.n	8004116 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	330c      	adds	r3, #12
 80040f8:	7812      	ldrb	r2, [r2, #0]
 80040fa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004100:	1c5a      	adds	r2, r3, #1
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800410a:	b29b      	uxth	r3, r3
 800410c:	3b01      	subs	r3, #1
 800410e:	b29a      	uxth	r2, r3
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004114:	e018      	b.n	8004148 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004116:	f7fe fdc5 	bl	8002ca4 <HAL_GetTick>
 800411a:	4602      	mov	r2, r0
 800411c:	69fb      	ldr	r3, [r7, #28]
 800411e:	1ad3      	subs	r3, r2, r3
 8004120:	683a      	ldr	r2, [r7, #0]
 8004122:	429a      	cmp	r2, r3
 8004124:	d803      	bhi.n	800412e <HAL_SPI_Transmit+0x20a>
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	f1b3 3fff 	cmp.w	r3, #4294967295
 800412c:	d102      	bne.n	8004134 <HAL_SPI_Transmit+0x210>
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d109      	bne.n	8004148 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	2201      	movs	r2, #1
 8004138:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	2200      	movs	r2, #0
 8004140:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004144:	2303      	movs	r3, #3
 8004146:	e02d      	b.n	80041a4 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800414c:	b29b      	uxth	r3, r3
 800414e:	2b00      	cmp	r3, #0
 8004150:	d1c6      	bne.n	80040e0 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004152:	69fa      	ldr	r2, [r7, #28]
 8004154:	6839      	ldr	r1, [r7, #0]
 8004156:	68f8      	ldr	r0, [r7, #12]
 8004158:	f000 fbd2 	bl	8004900 <SPI_EndRxTxTransaction>
 800415c:	4603      	mov	r3, r0
 800415e:	2b00      	cmp	r3, #0
 8004160:	d002      	beq.n	8004168 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	2220      	movs	r2, #32
 8004166:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	689b      	ldr	r3, [r3, #8]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d10a      	bne.n	8004186 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004170:	2300      	movs	r3, #0
 8004172:	617b      	str	r3, [r7, #20]
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	68db      	ldr	r3, [r3, #12]
 800417a:	617b      	str	r3, [r7, #20]
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	689b      	ldr	r3, [r3, #8]
 8004182:	617b      	str	r3, [r7, #20]
 8004184:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	2201      	movs	r2, #1
 800418a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	2200      	movs	r2, #0
 8004192:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800419a:	2b00      	cmp	r3, #0
 800419c:	d001      	beq.n	80041a2 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	e000      	b.n	80041a4 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80041a2:	2300      	movs	r3, #0
  }
}
 80041a4:	4618      	mov	r0, r3
 80041a6:	3720      	adds	r7, #32
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bd80      	pop	{r7, pc}

080041ac <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b088      	sub	sp, #32
 80041b0:	af02      	add	r7, sp, #8
 80041b2:	60f8      	str	r0, [r7, #12]
 80041b4:	60b9      	str	r1, [r7, #8]
 80041b6:	603b      	str	r3, [r7, #0]
 80041b8:	4613      	mov	r3, r2
 80041ba:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80041c2:	b2db      	uxtb	r3, r3
 80041c4:	2b01      	cmp	r3, #1
 80041c6:	d001      	beq.n	80041cc <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80041c8:	2302      	movs	r3, #2
 80041ca:	e104      	b.n	80043d6 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80041d4:	d112      	bne.n	80041fc <HAL_SPI_Receive+0x50>
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	689b      	ldr	r3, [r3, #8]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d10e      	bne.n	80041fc <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	2204      	movs	r2, #4
 80041e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80041e6:	88fa      	ldrh	r2, [r7, #6]
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	9300      	str	r3, [sp, #0]
 80041ec:	4613      	mov	r3, r2
 80041ee:	68ba      	ldr	r2, [r7, #8]
 80041f0:	68b9      	ldr	r1, [r7, #8]
 80041f2:	68f8      	ldr	r0, [r7, #12]
 80041f4:	f000 f8f3 	bl	80043de <HAL_SPI_TransmitReceive>
 80041f8:	4603      	mov	r3, r0
 80041fa:	e0ec      	b.n	80043d6 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80041fc:	f7fe fd52 	bl	8002ca4 <HAL_GetTick>
 8004200:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8004202:	68bb      	ldr	r3, [r7, #8]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d002      	beq.n	800420e <HAL_SPI_Receive+0x62>
 8004208:	88fb      	ldrh	r3, [r7, #6]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d101      	bne.n	8004212 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 800420e:	2301      	movs	r3, #1
 8004210:	e0e1      	b.n	80043d6 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004218:	2b01      	cmp	r3, #1
 800421a:	d101      	bne.n	8004220 <HAL_SPI_Receive+0x74>
 800421c:	2302      	movs	r3, #2
 800421e:	e0da      	b.n	80043d6 <HAL_SPI_Receive+0x22a>
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	2201      	movs	r2, #1
 8004224:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	2204      	movs	r2, #4
 800422c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	2200      	movs	r2, #0
 8004234:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	68ba      	ldr	r2, [r7, #8]
 800423a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	88fa      	ldrh	r2, [r7, #6]
 8004240:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	88fa      	ldrh	r2, [r7, #6]
 8004246:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	2200      	movs	r2, #0
 800424c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	2200      	movs	r2, #0
 8004252:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	2200      	movs	r2, #0
 8004258:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	2200      	movs	r2, #0
 800425e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	2200      	movs	r2, #0
 8004264:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	689b      	ldr	r3, [r3, #8]
 800426a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800426e:	d10f      	bne.n	8004290 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	681a      	ldr	r2, [r3, #0]
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800427e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	681a      	ldr	r2, [r3, #0]
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800428e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800429a:	2b40      	cmp	r3, #64	@ 0x40
 800429c:	d007      	beq.n	80042ae <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	681a      	ldr	r2, [r3, #0]
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80042ac:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	68db      	ldr	r3, [r3, #12]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d170      	bne.n	8004398 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80042b6:	e035      	b.n	8004324 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	689b      	ldr	r3, [r3, #8]
 80042be:	f003 0301 	and.w	r3, r3, #1
 80042c2:	2b01      	cmp	r3, #1
 80042c4:	d115      	bne.n	80042f2 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f103 020c 	add.w	r2, r3, #12
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042d2:	7812      	ldrb	r2, [r2, #0]
 80042d4:	b2d2      	uxtb	r2, r2
 80042d6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042dc:	1c5a      	adds	r2, r3, #1
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042e6:	b29b      	uxth	r3, r3
 80042e8:	3b01      	subs	r3, #1
 80042ea:	b29a      	uxth	r2, r3
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80042f0:	e018      	b.n	8004324 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80042f2:	f7fe fcd7 	bl	8002ca4 <HAL_GetTick>
 80042f6:	4602      	mov	r2, r0
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	1ad3      	subs	r3, r2, r3
 80042fc:	683a      	ldr	r2, [r7, #0]
 80042fe:	429a      	cmp	r2, r3
 8004300:	d803      	bhi.n	800430a <HAL_SPI_Receive+0x15e>
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004308:	d102      	bne.n	8004310 <HAL_SPI_Receive+0x164>
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	2b00      	cmp	r3, #0
 800430e:	d109      	bne.n	8004324 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2201      	movs	r2, #1
 8004314:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2200      	movs	r2, #0
 800431c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004320:	2303      	movs	r3, #3
 8004322:	e058      	b.n	80043d6 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004328:	b29b      	uxth	r3, r3
 800432a:	2b00      	cmp	r3, #0
 800432c:	d1c4      	bne.n	80042b8 <HAL_SPI_Receive+0x10c>
 800432e:	e038      	b.n	80043a2 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	689b      	ldr	r3, [r3, #8]
 8004336:	f003 0301 	and.w	r3, r3, #1
 800433a:	2b01      	cmp	r3, #1
 800433c:	d113      	bne.n	8004366 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	68da      	ldr	r2, [r3, #12]
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004348:	b292      	uxth	r2, r2
 800434a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004350:	1c9a      	adds	r2, r3, #2
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800435a:	b29b      	uxth	r3, r3
 800435c:	3b01      	subs	r3, #1
 800435e:	b29a      	uxth	r2, r3
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004364:	e018      	b.n	8004398 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004366:	f7fe fc9d 	bl	8002ca4 <HAL_GetTick>
 800436a:	4602      	mov	r2, r0
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	1ad3      	subs	r3, r2, r3
 8004370:	683a      	ldr	r2, [r7, #0]
 8004372:	429a      	cmp	r2, r3
 8004374:	d803      	bhi.n	800437e <HAL_SPI_Receive+0x1d2>
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	f1b3 3fff 	cmp.w	r3, #4294967295
 800437c:	d102      	bne.n	8004384 <HAL_SPI_Receive+0x1d8>
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d109      	bne.n	8004398 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	2201      	movs	r2, #1
 8004388:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	2200      	movs	r2, #0
 8004390:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004394:	2303      	movs	r3, #3
 8004396:	e01e      	b.n	80043d6 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800439c:	b29b      	uxth	r3, r3
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d1c6      	bne.n	8004330 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80043a2:	697a      	ldr	r2, [r7, #20]
 80043a4:	6839      	ldr	r1, [r7, #0]
 80043a6:	68f8      	ldr	r0, [r7, #12]
 80043a8:	f000 fa58 	bl	800485c <SPI_EndRxTransaction>
 80043ac:	4603      	mov	r3, r0
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d002      	beq.n	80043b8 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	2220      	movs	r2, #32
 80043b6:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	2201      	movs	r2, #1
 80043bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	2200      	movs	r2, #0
 80043c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d001      	beq.n	80043d4 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 80043d0:	2301      	movs	r3, #1
 80043d2:	e000      	b.n	80043d6 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 80043d4:	2300      	movs	r3, #0
  }
}
 80043d6:	4618      	mov	r0, r3
 80043d8:	3718      	adds	r7, #24
 80043da:	46bd      	mov	sp, r7
 80043dc:	bd80      	pop	{r7, pc}

080043de <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80043de:	b580      	push	{r7, lr}
 80043e0:	b08a      	sub	sp, #40	@ 0x28
 80043e2:	af00      	add	r7, sp, #0
 80043e4:	60f8      	str	r0, [r7, #12]
 80043e6:	60b9      	str	r1, [r7, #8]
 80043e8:	607a      	str	r2, [r7, #4]
 80043ea:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80043ec:	2301      	movs	r3, #1
 80043ee:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80043f0:	f7fe fc58 	bl	8002ca4 <HAL_GetTick>
 80043f4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80043fc:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004404:	887b      	ldrh	r3, [r7, #2]
 8004406:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004408:	7ffb      	ldrb	r3, [r7, #31]
 800440a:	2b01      	cmp	r3, #1
 800440c:	d00c      	beq.n	8004428 <HAL_SPI_TransmitReceive+0x4a>
 800440e:	69bb      	ldr	r3, [r7, #24]
 8004410:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004414:	d106      	bne.n	8004424 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d102      	bne.n	8004424 <HAL_SPI_TransmitReceive+0x46>
 800441e:	7ffb      	ldrb	r3, [r7, #31]
 8004420:	2b04      	cmp	r3, #4
 8004422:	d001      	beq.n	8004428 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004424:	2302      	movs	r3, #2
 8004426:	e17f      	b.n	8004728 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004428:	68bb      	ldr	r3, [r7, #8]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d005      	beq.n	800443a <HAL_SPI_TransmitReceive+0x5c>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2b00      	cmp	r3, #0
 8004432:	d002      	beq.n	800443a <HAL_SPI_TransmitReceive+0x5c>
 8004434:	887b      	ldrh	r3, [r7, #2]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d101      	bne.n	800443e <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800443a:	2301      	movs	r3, #1
 800443c:	e174      	b.n	8004728 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004444:	2b01      	cmp	r3, #1
 8004446:	d101      	bne.n	800444c <HAL_SPI_TransmitReceive+0x6e>
 8004448:	2302      	movs	r3, #2
 800444a:	e16d      	b.n	8004728 <HAL_SPI_TransmitReceive+0x34a>
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	2201      	movs	r2, #1
 8004450:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800445a:	b2db      	uxtb	r3, r3
 800445c:	2b04      	cmp	r3, #4
 800445e:	d003      	beq.n	8004468 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	2205      	movs	r2, #5
 8004464:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	2200      	movs	r2, #0
 800446c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	687a      	ldr	r2, [r7, #4]
 8004472:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	887a      	ldrh	r2, [r7, #2]
 8004478:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	887a      	ldrh	r2, [r7, #2]
 800447e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	68ba      	ldr	r2, [r7, #8]
 8004484:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	887a      	ldrh	r2, [r7, #2]
 800448a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	887a      	ldrh	r2, [r7, #2]
 8004490:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	2200      	movs	r2, #0
 8004496:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	2200      	movs	r2, #0
 800449c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044a8:	2b40      	cmp	r3, #64	@ 0x40
 80044aa:	d007      	beq.n	80044bc <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	681a      	ldr	r2, [r3, #0]
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80044ba:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	68db      	ldr	r3, [r3, #12]
 80044c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80044c4:	d17e      	bne.n	80045c4 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d002      	beq.n	80044d4 <HAL_SPI_TransmitReceive+0xf6>
 80044ce:	8afb      	ldrh	r3, [r7, #22]
 80044d0:	2b01      	cmp	r3, #1
 80044d2:	d16c      	bne.n	80045ae <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044d8:	881a      	ldrh	r2, [r3, #0]
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044e4:	1c9a      	adds	r2, r3, #2
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044ee:	b29b      	uxth	r3, r3
 80044f0:	3b01      	subs	r3, #1
 80044f2:	b29a      	uxth	r2, r3
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80044f8:	e059      	b.n	80045ae <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	689b      	ldr	r3, [r3, #8]
 8004500:	f003 0302 	and.w	r3, r3, #2
 8004504:	2b02      	cmp	r3, #2
 8004506:	d11b      	bne.n	8004540 <HAL_SPI_TransmitReceive+0x162>
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800450c:	b29b      	uxth	r3, r3
 800450e:	2b00      	cmp	r3, #0
 8004510:	d016      	beq.n	8004540 <HAL_SPI_TransmitReceive+0x162>
 8004512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004514:	2b01      	cmp	r3, #1
 8004516:	d113      	bne.n	8004540 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800451c:	881a      	ldrh	r2, [r3, #0]
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004528:	1c9a      	adds	r2, r3, #2
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004532:	b29b      	uxth	r3, r3
 8004534:	3b01      	subs	r3, #1
 8004536:	b29a      	uxth	r2, r3
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800453c:	2300      	movs	r3, #0
 800453e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	689b      	ldr	r3, [r3, #8]
 8004546:	f003 0301 	and.w	r3, r3, #1
 800454a:	2b01      	cmp	r3, #1
 800454c:	d119      	bne.n	8004582 <HAL_SPI_TransmitReceive+0x1a4>
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004552:	b29b      	uxth	r3, r3
 8004554:	2b00      	cmp	r3, #0
 8004556:	d014      	beq.n	8004582 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	68da      	ldr	r2, [r3, #12]
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004562:	b292      	uxth	r2, r2
 8004564:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800456a:	1c9a      	adds	r2, r3, #2
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004574:	b29b      	uxth	r3, r3
 8004576:	3b01      	subs	r3, #1
 8004578:	b29a      	uxth	r2, r3
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800457e:	2301      	movs	r3, #1
 8004580:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004582:	f7fe fb8f 	bl	8002ca4 <HAL_GetTick>
 8004586:	4602      	mov	r2, r0
 8004588:	6a3b      	ldr	r3, [r7, #32]
 800458a:	1ad3      	subs	r3, r2, r3
 800458c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800458e:	429a      	cmp	r2, r3
 8004590:	d80d      	bhi.n	80045ae <HAL_SPI_TransmitReceive+0x1d0>
 8004592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004594:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004598:	d009      	beq.n	80045ae <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2201      	movs	r2, #1
 800459e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	2200      	movs	r2, #0
 80045a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80045aa:	2303      	movs	r3, #3
 80045ac:	e0bc      	b.n	8004728 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80045b2:	b29b      	uxth	r3, r3
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d1a0      	bne.n	80044fa <HAL_SPI_TransmitReceive+0x11c>
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045bc:	b29b      	uxth	r3, r3
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d19b      	bne.n	80044fa <HAL_SPI_TransmitReceive+0x11c>
 80045c2:	e082      	b.n	80046ca <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	685b      	ldr	r3, [r3, #4]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d002      	beq.n	80045d2 <HAL_SPI_TransmitReceive+0x1f4>
 80045cc:	8afb      	ldrh	r3, [r7, #22]
 80045ce:	2b01      	cmp	r3, #1
 80045d0:	d171      	bne.n	80046b6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	330c      	adds	r3, #12
 80045dc:	7812      	ldrb	r2, [r2, #0]
 80045de:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045e4:	1c5a      	adds	r2, r3, #1
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80045ee:	b29b      	uxth	r3, r3
 80045f0:	3b01      	subs	r3, #1
 80045f2:	b29a      	uxth	r2, r3
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80045f8:	e05d      	b.n	80046b6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	689b      	ldr	r3, [r3, #8]
 8004600:	f003 0302 	and.w	r3, r3, #2
 8004604:	2b02      	cmp	r3, #2
 8004606:	d11c      	bne.n	8004642 <HAL_SPI_TransmitReceive+0x264>
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800460c:	b29b      	uxth	r3, r3
 800460e:	2b00      	cmp	r3, #0
 8004610:	d017      	beq.n	8004642 <HAL_SPI_TransmitReceive+0x264>
 8004612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004614:	2b01      	cmp	r3, #1
 8004616:	d114      	bne.n	8004642 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	330c      	adds	r3, #12
 8004622:	7812      	ldrb	r2, [r2, #0]
 8004624:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800462a:	1c5a      	adds	r2, r3, #1
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004634:	b29b      	uxth	r3, r3
 8004636:	3b01      	subs	r3, #1
 8004638:	b29a      	uxth	r2, r3
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800463e:	2300      	movs	r3, #0
 8004640:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	689b      	ldr	r3, [r3, #8]
 8004648:	f003 0301 	and.w	r3, r3, #1
 800464c:	2b01      	cmp	r3, #1
 800464e:	d119      	bne.n	8004684 <HAL_SPI_TransmitReceive+0x2a6>
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004654:	b29b      	uxth	r3, r3
 8004656:	2b00      	cmp	r3, #0
 8004658:	d014      	beq.n	8004684 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	68da      	ldr	r2, [r3, #12]
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004664:	b2d2      	uxtb	r2, r2
 8004666:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800466c:	1c5a      	adds	r2, r3, #1
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004676:	b29b      	uxth	r3, r3
 8004678:	3b01      	subs	r3, #1
 800467a:	b29a      	uxth	r2, r3
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004680:	2301      	movs	r3, #1
 8004682:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004684:	f7fe fb0e 	bl	8002ca4 <HAL_GetTick>
 8004688:	4602      	mov	r2, r0
 800468a:	6a3b      	ldr	r3, [r7, #32]
 800468c:	1ad3      	subs	r3, r2, r3
 800468e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004690:	429a      	cmp	r2, r3
 8004692:	d803      	bhi.n	800469c <HAL_SPI_TransmitReceive+0x2be>
 8004694:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004696:	f1b3 3fff 	cmp.w	r3, #4294967295
 800469a:	d102      	bne.n	80046a2 <HAL_SPI_TransmitReceive+0x2c4>
 800469c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d109      	bne.n	80046b6 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	2201      	movs	r2, #1
 80046a6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	2200      	movs	r2, #0
 80046ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80046b2:	2303      	movs	r3, #3
 80046b4:	e038      	b.n	8004728 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80046ba:	b29b      	uxth	r3, r3
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d19c      	bne.n	80045fa <HAL_SPI_TransmitReceive+0x21c>
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046c4:	b29b      	uxth	r3, r3
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d197      	bne.n	80045fa <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80046ca:	6a3a      	ldr	r2, [r7, #32]
 80046cc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80046ce:	68f8      	ldr	r0, [r7, #12]
 80046d0:	f000 f916 	bl	8004900 <SPI_EndRxTxTransaction>
 80046d4:	4603      	mov	r3, r0
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d008      	beq.n	80046ec <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	2220      	movs	r2, #32
 80046de:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	2200      	movs	r2, #0
 80046e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80046e8:	2301      	movs	r3, #1
 80046ea:	e01d      	b.n	8004728 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	689b      	ldr	r3, [r3, #8]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d10a      	bne.n	800470a <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80046f4:	2300      	movs	r3, #0
 80046f6:	613b      	str	r3, [r7, #16]
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	68db      	ldr	r3, [r3, #12]
 80046fe:	613b      	str	r3, [r7, #16]
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	689b      	ldr	r3, [r3, #8]
 8004706:	613b      	str	r3, [r7, #16]
 8004708:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	2201      	movs	r2, #1
 800470e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	2200      	movs	r2, #0
 8004716:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800471e:	2b00      	cmp	r3, #0
 8004720:	d001      	beq.n	8004726 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8004722:	2301      	movs	r3, #1
 8004724:	e000      	b.n	8004728 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004726:	2300      	movs	r3, #0
  }
}
 8004728:	4618      	mov	r0, r3
 800472a:	3728      	adds	r7, #40	@ 0x28
 800472c:	46bd      	mov	sp, r7
 800472e:	bd80      	pop	{r7, pc}

08004730 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8004730:	b480      	push	{r7}
 8004732:	b083      	sub	sp, #12
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800473e:	b2db      	uxtb	r3, r3
}
 8004740:	4618      	mov	r0, r3
 8004742:	370c      	adds	r7, #12
 8004744:	46bd      	mov	sp, r7
 8004746:	bc80      	pop	{r7}
 8004748:	4770      	bx	lr
	...

0800474c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b088      	sub	sp, #32
 8004750:	af00      	add	r7, sp, #0
 8004752:	60f8      	str	r0, [r7, #12]
 8004754:	60b9      	str	r1, [r7, #8]
 8004756:	603b      	str	r3, [r7, #0]
 8004758:	4613      	mov	r3, r2
 800475a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800475c:	f7fe faa2 	bl	8002ca4 <HAL_GetTick>
 8004760:	4602      	mov	r2, r0
 8004762:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004764:	1a9b      	subs	r3, r3, r2
 8004766:	683a      	ldr	r2, [r7, #0]
 8004768:	4413      	add	r3, r2
 800476a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800476c:	f7fe fa9a 	bl	8002ca4 <HAL_GetTick>
 8004770:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004772:	4b39      	ldr	r3, [pc, #228]	@ (8004858 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	015b      	lsls	r3, r3, #5
 8004778:	0d1b      	lsrs	r3, r3, #20
 800477a:	69fa      	ldr	r2, [r7, #28]
 800477c:	fb02 f303 	mul.w	r3, r2, r3
 8004780:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004782:	e054      	b.n	800482e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	f1b3 3fff 	cmp.w	r3, #4294967295
 800478a:	d050      	beq.n	800482e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800478c:	f7fe fa8a 	bl	8002ca4 <HAL_GetTick>
 8004790:	4602      	mov	r2, r0
 8004792:	69bb      	ldr	r3, [r7, #24]
 8004794:	1ad3      	subs	r3, r2, r3
 8004796:	69fa      	ldr	r2, [r7, #28]
 8004798:	429a      	cmp	r2, r3
 800479a:	d902      	bls.n	80047a2 <SPI_WaitFlagStateUntilTimeout+0x56>
 800479c:	69fb      	ldr	r3, [r7, #28]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d13d      	bne.n	800481e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	685a      	ldr	r2, [r3, #4]
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80047b0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80047ba:	d111      	bne.n	80047e0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	689b      	ldr	r3, [r3, #8]
 80047c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047c4:	d004      	beq.n	80047d0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	689b      	ldr	r3, [r3, #8]
 80047ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047ce:	d107      	bne.n	80047e0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	681a      	ldr	r2, [r3, #0]
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80047de:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047e8:	d10f      	bne.n	800480a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	681a      	ldr	r2, [r3, #0]
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80047f8:	601a      	str	r2, [r3, #0]
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	681a      	ldr	r2, [r3, #0]
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004808:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	2201      	movs	r2, #1
 800480e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	2200      	movs	r2, #0
 8004816:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800481a:	2303      	movs	r3, #3
 800481c:	e017      	b.n	800484e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800481e:	697b      	ldr	r3, [r7, #20]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d101      	bne.n	8004828 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004824:	2300      	movs	r3, #0
 8004826:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004828:	697b      	ldr	r3, [r7, #20]
 800482a:	3b01      	subs	r3, #1
 800482c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	689a      	ldr	r2, [r3, #8]
 8004834:	68bb      	ldr	r3, [r7, #8]
 8004836:	4013      	ands	r3, r2
 8004838:	68ba      	ldr	r2, [r7, #8]
 800483a:	429a      	cmp	r2, r3
 800483c:	bf0c      	ite	eq
 800483e:	2301      	moveq	r3, #1
 8004840:	2300      	movne	r3, #0
 8004842:	b2db      	uxtb	r3, r3
 8004844:	461a      	mov	r2, r3
 8004846:	79fb      	ldrb	r3, [r7, #7]
 8004848:	429a      	cmp	r2, r3
 800484a:	d19b      	bne.n	8004784 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800484c:	2300      	movs	r3, #0
}
 800484e:	4618      	mov	r0, r3
 8004850:	3720      	adds	r7, #32
 8004852:	46bd      	mov	sp, r7
 8004854:	bd80      	pop	{r7, pc}
 8004856:	bf00      	nop
 8004858:	2000001c 	.word	0x2000001c

0800485c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b086      	sub	sp, #24
 8004860:	af02      	add	r7, sp, #8
 8004862:	60f8      	str	r0, [r7, #12]
 8004864:	60b9      	str	r1, [r7, #8]
 8004866:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004870:	d111      	bne.n	8004896 <SPI_EndRxTransaction+0x3a>
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	689b      	ldr	r3, [r3, #8]
 8004876:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800487a:	d004      	beq.n	8004886 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	689b      	ldr	r3, [r3, #8]
 8004880:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004884:	d107      	bne.n	8004896 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	681a      	ldr	r2, [r3, #0]
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004894:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800489e:	d117      	bne.n	80048d0 <SPI_EndRxTransaction+0x74>
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	689b      	ldr	r3, [r3, #8]
 80048a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048a8:	d112      	bne.n	80048d0 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	9300      	str	r3, [sp, #0]
 80048ae:	68bb      	ldr	r3, [r7, #8]
 80048b0:	2200      	movs	r2, #0
 80048b2:	2101      	movs	r1, #1
 80048b4:	68f8      	ldr	r0, [r7, #12]
 80048b6:	f7ff ff49 	bl	800474c <SPI_WaitFlagStateUntilTimeout>
 80048ba:	4603      	mov	r3, r0
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d01a      	beq.n	80048f6 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048c4:	f043 0220 	orr.w	r2, r3, #32
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80048cc:	2303      	movs	r3, #3
 80048ce:	e013      	b.n	80048f8 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	9300      	str	r3, [sp, #0]
 80048d4:	68bb      	ldr	r3, [r7, #8]
 80048d6:	2200      	movs	r2, #0
 80048d8:	2180      	movs	r1, #128	@ 0x80
 80048da:	68f8      	ldr	r0, [r7, #12]
 80048dc:	f7ff ff36 	bl	800474c <SPI_WaitFlagStateUntilTimeout>
 80048e0:	4603      	mov	r3, r0
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d007      	beq.n	80048f6 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048ea:	f043 0220 	orr.w	r2, r3, #32
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80048f2:	2303      	movs	r3, #3
 80048f4:	e000      	b.n	80048f8 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80048f6:	2300      	movs	r3, #0
}
 80048f8:	4618      	mov	r0, r3
 80048fa:	3710      	adds	r7, #16
 80048fc:	46bd      	mov	sp, r7
 80048fe:	bd80      	pop	{r7, pc}

08004900 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b086      	sub	sp, #24
 8004904:	af02      	add	r7, sp, #8
 8004906:	60f8      	str	r0, [r7, #12]
 8004908:	60b9      	str	r1, [r7, #8]
 800490a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	9300      	str	r3, [sp, #0]
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	2201      	movs	r2, #1
 8004914:	2102      	movs	r1, #2
 8004916:	68f8      	ldr	r0, [r7, #12]
 8004918:	f7ff ff18 	bl	800474c <SPI_WaitFlagStateUntilTimeout>
 800491c:	4603      	mov	r3, r0
 800491e:	2b00      	cmp	r3, #0
 8004920:	d007      	beq.n	8004932 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004926:	f043 0220 	orr.w	r2, r3, #32
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800492e:	2303      	movs	r3, #3
 8004930:	e013      	b.n	800495a <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	9300      	str	r3, [sp, #0]
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	2200      	movs	r2, #0
 800493a:	2180      	movs	r1, #128	@ 0x80
 800493c:	68f8      	ldr	r0, [r7, #12]
 800493e:	f7ff ff05 	bl	800474c <SPI_WaitFlagStateUntilTimeout>
 8004942:	4603      	mov	r3, r0
 8004944:	2b00      	cmp	r3, #0
 8004946:	d007      	beq.n	8004958 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800494c:	f043 0220 	orr.w	r2, r3, #32
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004954:	2303      	movs	r3, #3
 8004956:	e000      	b.n	800495a <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8004958:	2300      	movs	r3, #0
}
 800495a:	4618      	mov	r0, r3
 800495c:	3710      	adds	r7, #16
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}

08004962 <__cvt>:
 8004962:	2b00      	cmp	r3, #0
 8004964:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004968:	461d      	mov	r5, r3
 800496a:	bfbb      	ittet	lt
 800496c:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8004970:	461d      	movlt	r5, r3
 8004972:	2300      	movge	r3, #0
 8004974:	232d      	movlt	r3, #45	@ 0x2d
 8004976:	b088      	sub	sp, #32
 8004978:	4614      	mov	r4, r2
 800497a:	bfb8      	it	lt
 800497c:	4614      	movlt	r4, r2
 800497e:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004980:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8004982:	7013      	strb	r3, [r2, #0]
 8004984:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004986:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800498a:	f023 0820 	bic.w	r8, r3, #32
 800498e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004992:	d005      	beq.n	80049a0 <__cvt+0x3e>
 8004994:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004998:	d100      	bne.n	800499c <__cvt+0x3a>
 800499a:	3601      	adds	r6, #1
 800499c:	2302      	movs	r3, #2
 800499e:	e000      	b.n	80049a2 <__cvt+0x40>
 80049a0:	2303      	movs	r3, #3
 80049a2:	aa07      	add	r2, sp, #28
 80049a4:	9204      	str	r2, [sp, #16]
 80049a6:	aa06      	add	r2, sp, #24
 80049a8:	e9cd a202 	strd	sl, r2, [sp, #8]
 80049ac:	e9cd 3600 	strd	r3, r6, [sp]
 80049b0:	4622      	mov	r2, r4
 80049b2:	462b      	mov	r3, r5
 80049b4:	f001 f8f0 	bl	8005b98 <_dtoa_r>
 80049b8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80049bc:	4607      	mov	r7, r0
 80049be:	d119      	bne.n	80049f4 <__cvt+0x92>
 80049c0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80049c2:	07db      	lsls	r3, r3, #31
 80049c4:	d50e      	bpl.n	80049e4 <__cvt+0x82>
 80049c6:	eb00 0906 	add.w	r9, r0, r6
 80049ca:	2200      	movs	r2, #0
 80049cc:	2300      	movs	r3, #0
 80049ce:	4620      	mov	r0, r4
 80049d0:	4629      	mov	r1, r5
 80049d2:	f7fb ffe9 	bl	80009a8 <__aeabi_dcmpeq>
 80049d6:	b108      	cbz	r0, 80049dc <__cvt+0x7a>
 80049d8:	f8cd 901c 	str.w	r9, [sp, #28]
 80049dc:	2230      	movs	r2, #48	@ 0x30
 80049de:	9b07      	ldr	r3, [sp, #28]
 80049e0:	454b      	cmp	r3, r9
 80049e2:	d31e      	bcc.n	8004a22 <__cvt+0xc0>
 80049e4:	4638      	mov	r0, r7
 80049e6:	9b07      	ldr	r3, [sp, #28]
 80049e8:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80049ea:	1bdb      	subs	r3, r3, r7
 80049ec:	6013      	str	r3, [r2, #0]
 80049ee:	b008      	add	sp, #32
 80049f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049f4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80049f8:	eb00 0906 	add.w	r9, r0, r6
 80049fc:	d1e5      	bne.n	80049ca <__cvt+0x68>
 80049fe:	7803      	ldrb	r3, [r0, #0]
 8004a00:	2b30      	cmp	r3, #48	@ 0x30
 8004a02:	d10a      	bne.n	8004a1a <__cvt+0xb8>
 8004a04:	2200      	movs	r2, #0
 8004a06:	2300      	movs	r3, #0
 8004a08:	4620      	mov	r0, r4
 8004a0a:	4629      	mov	r1, r5
 8004a0c:	f7fb ffcc 	bl	80009a8 <__aeabi_dcmpeq>
 8004a10:	b918      	cbnz	r0, 8004a1a <__cvt+0xb8>
 8004a12:	f1c6 0601 	rsb	r6, r6, #1
 8004a16:	f8ca 6000 	str.w	r6, [sl]
 8004a1a:	f8da 3000 	ldr.w	r3, [sl]
 8004a1e:	4499      	add	r9, r3
 8004a20:	e7d3      	b.n	80049ca <__cvt+0x68>
 8004a22:	1c59      	adds	r1, r3, #1
 8004a24:	9107      	str	r1, [sp, #28]
 8004a26:	701a      	strb	r2, [r3, #0]
 8004a28:	e7d9      	b.n	80049de <__cvt+0x7c>

08004a2a <__exponent>:
 8004a2a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a2c:	2900      	cmp	r1, #0
 8004a2e:	bfb6      	itet	lt
 8004a30:	232d      	movlt	r3, #45	@ 0x2d
 8004a32:	232b      	movge	r3, #43	@ 0x2b
 8004a34:	4249      	neglt	r1, r1
 8004a36:	2909      	cmp	r1, #9
 8004a38:	7002      	strb	r2, [r0, #0]
 8004a3a:	7043      	strb	r3, [r0, #1]
 8004a3c:	dd29      	ble.n	8004a92 <__exponent+0x68>
 8004a3e:	f10d 0307 	add.w	r3, sp, #7
 8004a42:	461d      	mov	r5, r3
 8004a44:	270a      	movs	r7, #10
 8004a46:	fbb1 f6f7 	udiv	r6, r1, r7
 8004a4a:	461a      	mov	r2, r3
 8004a4c:	fb07 1416 	mls	r4, r7, r6, r1
 8004a50:	3430      	adds	r4, #48	@ 0x30
 8004a52:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004a56:	460c      	mov	r4, r1
 8004a58:	2c63      	cmp	r4, #99	@ 0x63
 8004a5a:	4631      	mov	r1, r6
 8004a5c:	f103 33ff 	add.w	r3, r3, #4294967295
 8004a60:	dcf1      	bgt.n	8004a46 <__exponent+0x1c>
 8004a62:	3130      	adds	r1, #48	@ 0x30
 8004a64:	1e94      	subs	r4, r2, #2
 8004a66:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004a6a:	4623      	mov	r3, r4
 8004a6c:	1c41      	adds	r1, r0, #1
 8004a6e:	42ab      	cmp	r3, r5
 8004a70:	d30a      	bcc.n	8004a88 <__exponent+0x5e>
 8004a72:	f10d 0309 	add.w	r3, sp, #9
 8004a76:	1a9b      	subs	r3, r3, r2
 8004a78:	42ac      	cmp	r4, r5
 8004a7a:	bf88      	it	hi
 8004a7c:	2300      	movhi	r3, #0
 8004a7e:	3302      	adds	r3, #2
 8004a80:	4403      	add	r3, r0
 8004a82:	1a18      	subs	r0, r3, r0
 8004a84:	b003      	add	sp, #12
 8004a86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a88:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004a8c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004a90:	e7ed      	b.n	8004a6e <__exponent+0x44>
 8004a92:	2330      	movs	r3, #48	@ 0x30
 8004a94:	3130      	adds	r1, #48	@ 0x30
 8004a96:	7083      	strb	r3, [r0, #2]
 8004a98:	70c1      	strb	r1, [r0, #3]
 8004a9a:	1d03      	adds	r3, r0, #4
 8004a9c:	e7f1      	b.n	8004a82 <__exponent+0x58>
	...

08004aa0 <_printf_float>:
 8004aa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004aa4:	b091      	sub	sp, #68	@ 0x44
 8004aa6:	460c      	mov	r4, r1
 8004aa8:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8004aac:	4616      	mov	r6, r2
 8004aae:	461f      	mov	r7, r3
 8004ab0:	4605      	mov	r5, r0
 8004ab2:	f000 ff4f 	bl	8005954 <_localeconv_r>
 8004ab6:	6803      	ldr	r3, [r0, #0]
 8004ab8:	4618      	mov	r0, r3
 8004aba:	9308      	str	r3, [sp, #32]
 8004abc:	f7fb fb48 	bl	8000150 <strlen>
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	930e      	str	r3, [sp, #56]	@ 0x38
 8004ac4:	f8d8 3000 	ldr.w	r3, [r8]
 8004ac8:	9009      	str	r0, [sp, #36]	@ 0x24
 8004aca:	3307      	adds	r3, #7
 8004acc:	f023 0307 	bic.w	r3, r3, #7
 8004ad0:	f103 0208 	add.w	r2, r3, #8
 8004ad4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004ad8:	f8d4 b000 	ldr.w	fp, [r4]
 8004adc:	f8c8 2000 	str.w	r2, [r8]
 8004ae0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004ae4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004ae8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004aea:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8004aee:	f04f 32ff 	mov.w	r2, #4294967295
 8004af2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004af6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004afa:	4b9c      	ldr	r3, [pc, #624]	@ (8004d6c <_printf_float+0x2cc>)
 8004afc:	f7fb ff86 	bl	8000a0c <__aeabi_dcmpun>
 8004b00:	bb70      	cbnz	r0, 8004b60 <_printf_float+0xc0>
 8004b02:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004b06:	f04f 32ff 	mov.w	r2, #4294967295
 8004b0a:	4b98      	ldr	r3, [pc, #608]	@ (8004d6c <_printf_float+0x2cc>)
 8004b0c:	f7fb ff60 	bl	80009d0 <__aeabi_dcmple>
 8004b10:	bb30      	cbnz	r0, 8004b60 <_printf_float+0xc0>
 8004b12:	2200      	movs	r2, #0
 8004b14:	2300      	movs	r3, #0
 8004b16:	4640      	mov	r0, r8
 8004b18:	4649      	mov	r1, r9
 8004b1a:	f7fb ff4f 	bl	80009bc <__aeabi_dcmplt>
 8004b1e:	b110      	cbz	r0, 8004b26 <_printf_float+0x86>
 8004b20:	232d      	movs	r3, #45	@ 0x2d
 8004b22:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004b26:	4a92      	ldr	r2, [pc, #584]	@ (8004d70 <_printf_float+0x2d0>)
 8004b28:	4b92      	ldr	r3, [pc, #584]	@ (8004d74 <_printf_float+0x2d4>)
 8004b2a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004b2e:	bf8c      	ite	hi
 8004b30:	4690      	movhi	r8, r2
 8004b32:	4698      	movls	r8, r3
 8004b34:	2303      	movs	r3, #3
 8004b36:	f04f 0900 	mov.w	r9, #0
 8004b3a:	6123      	str	r3, [r4, #16]
 8004b3c:	f02b 0304 	bic.w	r3, fp, #4
 8004b40:	6023      	str	r3, [r4, #0]
 8004b42:	4633      	mov	r3, r6
 8004b44:	4621      	mov	r1, r4
 8004b46:	4628      	mov	r0, r5
 8004b48:	9700      	str	r7, [sp, #0]
 8004b4a:	aa0f      	add	r2, sp, #60	@ 0x3c
 8004b4c:	f000 f9d4 	bl	8004ef8 <_printf_common>
 8004b50:	3001      	adds	r0, #1
 8004b52:	f040 8090 	bne.w	8004c76 <_printf_float+0x1d6>
 8004b56:	f04f 30ff 	mov.w	r0, #4294967295
 8004b5a:	b011      	add	sp, #68	@ 0x44
 8004b5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b60:	4642      	mov	r2, r8
 8004b62:	464b      	mov	r3, r9
 8004b64:	4640      	mov	r0, r8
 8004b66:	4649      	mov	r1, r9
 8004b68:	f7fb ff50 	bl	8000a0c <__aeabi_dcmpun>
 8004b6c:	b148      	cbz	r0, 8004b82 <_printf_float+0xe2>
 8004b6e:	464b      	mov	r3, r9
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	bfb8      	it	lt
 8004b74:	232d      	movlt	r3, #45	@ 0x2d
 8004b76:	4a80      	ldr	r2, [pc, #512]	@ (8004d78 <_printf_float+0x2d8>)
 8004b78:	bfb8      	it	lt
 8004b7a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004b7e:	4b7f      	ldr	r3, [pc, #508]	@ (8004d7c <_printf_float+0x2dc>)
 8004b80:	e7d3      	b.n	8004b2a <_printf_float+0x8a>
 8004b82:	6863      	ldr	r3, [r4, #4]
 8004b84:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8004b88:	1c5a      	adds	r2, r3, #1
 8004b8a:	d13f      	bne.n	8004c0c <_printf_float+0x16c>
 8004b8c:	2306      	movs	r3, #6
 8004b8e:	6063      	str	r3, [r4, #4]
 8004b90:	2200      	movs	r2, #0
 8004b92:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8004b96:	6023      	str	r3, [r4, #0]
 8004b98:	9206      	str	r2, [sp, #24]
 8004b9a:	aa0e      	add	r2, sp, #56	@ 0x38
 8004b9c:	e9cd a204 	strd	sl, r2, [sp, #16]
 8004ba0:	aa0d      	add	r2, sp, #52	@ 0x34
 8004ba2:	9203      	str	r2, [sp, #12]
 8004ba4:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8004ba8:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004bac:	6863      	ldr	r3, [r4, #4]
 8004bae:	4642      	mov	r2, r8
 8004bb0:	9300      	str	r3, [sp, #0]
 8004bb2:	4628      	mov	r0, r5
 8004bb4:	464b      	mov	r3, r9
 8004bb6:	910a      	str	r1, [sp, #40]	@ 0x28
 8004bb8:	f7ff fed3 	bl	8004962 <__cvt>
 8004bbc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004bbe:	4680      	mov	r8, r0
 8004bc0:	2947      	cmp	r1, #71	@ 0x47
 8004bc2:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8004bc4:	d128      	bne.n	8004c18 <_printf_float+0x178>
 8004bc6:	1cc8      	adds	r0, r1, #3
 8004bc8:	db02      	blt.n	8004bd0 <_printf_float+0x130>
 8004bca:	6863      	ldr	r3, [r4, #4]
 8004bcc:	4299      	cmp	r1, r3
 8004bce:	dd40      	ble.n	8004c52 <_printf_float+0x1b2>
 8004bd0:	f1aa 0a02 	sub.w	sl, sl, #2
 8004bd4:	fa5f fa8a 	uxtb.w	sl, sl
 8004bd8:	4652      	mov	r2, sl
 8004bda:	3901      	subs	r1, #1
 8004bdc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004be0:	910d      	str	r1, [sp, #52]	@ 0x34
 8004be2:	f7ff ff22 	bl	8004a2a <__exponent>
 8004be6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004be8:	4681      	mov	r9, r0
 8004bea:	1813      	adds	r3, r2, r0
 8004bec:	2a01      	cmp	r2, #1
 8004bee:	6123      	str	r3, [r4, #16]
 8004bf0:	dc02      	bgt.n	8004bf8 <_printf_float+0x158>
 8004bf2:	6822      	ldr	r2, [r4, #0]
 8004bf4:	07d2      	lsls	r2, r2, #31
 8004bf6:	d501      	bpl.n	8004bfc <_printf_float+0x15c>
 8004bf8:	3301      	adds	r3, #1
 8004bfa:	6123      	str	r3, [r4, #16]
 8004bfc:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d09e      	beq.n	8004b42 <_printf_float+0xa2>
 8004c04:	232d      	movs	r3, #45	@ 0x2d
 8004c06:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004c0a:	e79a      	b.n	8004b42 <_printf_float+0xa2>
 8004c0c:	2947      	cmp	r1, #71	@ 0x47
 8004c0e:	d1bf      	bne.n	8004b90 <_printf_float+0xf0>
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d1bd      	bne.n	8004b90 <_printf_float+0xf0>
 8004c14:	2301      	movs	r3, #1
 8004c16:	e7ba      	b.n	8004b8e <_printf_float+0xee>
 8004c18:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004c1c:	d9dc      	bls.n	8004bd8 <_printf_float+0x138>
 8004c1e:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004c22:	d118      	bne.n	8004c56 <_printf_float+0x1b6>
 8004c24:	2900      	cmp	r1, #0
 8004c26:	6863      	ldr	r3, [r4, #4]
 8004c28:	dd0b      	ble.n	8004c42 <_printf_float+0x1a2>
 8004c2a:	6121      	str	r1, [r4, #16]
 8004c2c:	b913      	cbnz	r3, 8004c34 <_printf_float+0x194>
 8004c2e:	6822      	ldr	r2, [r4, #0]
 8004c30:	07d0      	lsls	r0, r2, #31
 8004c32:	d502      	bpl.n	8004c3a <_printf_float+0x19a>
 8004c34:	3301      	adds	r3, #1
 8004c36:	440b      	add	r3, r1
 8004c38:	6123      	str	r3, [r4, #16]
 8004c3a:	f04f 0900 	mov.w	r9, #0
 8004c3e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004c40:	e7dc      	b.n	8004bfc <_printf_float+0x15c>
 8004c42:	b913      	cbnz	r3, 8004c4a <_printf_float+0x1aa>
 8004c44:	6822      	ldr	r2, [r4, #0]
 8004c46:	07d2      	lsls	r2, r2, #31
 8004c48:	d501      	bpl.n	8004c4e <_printf_float+0x1ae>
 8004c4a:	3302      	adds	r3, #2
 8004c4c:	e7f4      	b.n	8004c38 <_printf_float+0x198>
 8004c4e:	2301      	movs	r3, #1
 8004c50:	e7f2      	b.n	8004c38 <_printf_float+0x198>
 8004c52:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004c56:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004c58:	4299      	cmp	r1, r3
 8004c5a:	db05      	blt.n	8004c68 <_printf_float+0x1c8>
 8004c5c:	6823      	ldr	r3, [r4, #0]
 8004c5e:	6121      	str	r1, [r4, #16]
 8004c60:	07d8      	lsls	r0, r3, #31
 8004c62:	d5ea      	bpl.n	8004c3a <_printf_float+0x19a>
 8004c64:	1c4b      	adds	r3, r1, #1
 8004c66:	e7e7      	b.n	8004c38 <_printf_float+0x198>
 8004c68:	2900      	cmp	r1, #0
 8004c6a:	bfcc      	ite	gt
 8004c6c:	2201      	movgt	r2, #1
 8004c6e:	f1c1 0202 	rsble	r2, r1, #2
 8004c72:	4413      	add	r3, r2
 8004c74:	e7e0      	b.n	8004c38 <_printf_float+0x198>
 8004c76:	6823      	ldr	r3, [r4, #0]
 8004c78:	055a      	lsls	r2, r3, #21
 8004c7a:	d407      	bmi.n	8004c8c <_printf_float+0x1ec>
 8004c7c:	6923      	ldr	r3, [r4, #16]
 8004c7e:	4642      	mov	r2, r8
 8004c80:	4631      	mov	r1, r6
 8004c82:	4628      	mov	r0, r5
 8004c84:	47b8      	blx	r7
 8004c86:	3001      	adds	r0, #1
 8004c88:	d12b      	bne.n	8004ce2 <_printf_float+0x242>
 8004c8a:	e764      	b.n	8004b56 <_printf_float+0xb6>
 8004c8c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004c90:	f240 80dc 	bls.w	8004e4c <_printf_float+0x3ac>
 8004c94:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004c98:	2200      	movs	r2, #0
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	f7fb fe84 	bl	80009a8 <__aeabi_dcmpeq>
 8004ca0:	2800      	cmp	r0, #0
 8004ca2:	d033      	beq.n	8004d0c <_printf_float+0x26c>
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	4631      	mov	r1, r6
 8004ca8:	4628      	mov	r0, r5
 8004caa:	4a35      	ldr	r2, [pc, #212]	@ (8004d80 <_printf_float+0x2e0>)
 8004cac:	47b8      	blx	r7
 8004cae:	3001      	adds	r0, #1
 8004cb0:	f43f af51 	beq.w	8004b56 <_printf_float+0xb6>
 8004cb4:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004cb8:	4543      	cmp	r3, r8
 8004cba:	db02      	blt.n	8004cc2 <_printf_float+0x222>
 8004cbc:	6823      	ldr	r3, [r4, #0]
 8004cbe:	07d8      	lsls	r0, r3, #31
 8004cc0:	d50f      	bpl.n	8004ce2 <_printf_float+0x242>
 8004cc2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004cc6:	4631      	mov	r1, r6
 8004cc8:	4628      	mov	r0, r5
 8004cca:	47b8      	blx	r7
 8004ccc:	3001      	adds	r0, #1
 8004cce:	f43f af42 	beq.w	8004b56 <_printf_float+0xb6>
 8004cd2:	f04f 0900 	mov.w	r9, #0
 8004cd6:	f108 38ff 	add.w	r8, r8, #4294967295
 8004cda:	f104 0a1a 	add.w	sl, r4, #26
 8004cde:	45c8      	cmp	r8, r9
 8004ce0:	dc09      	bgt.n	8004cf6 <_printf_float+0x256>
 8004ce2:	6823      	ldr	r3, [r4, #0]
 8004ce4:	079b      	lsls	r3, r3, #30
 8004ce6:	f100 8102 	bmi.w	8004eee <_printf_float+0x44e>
 8004cea:	68e0      	ldr	r0, [r4, #12]
 8004cec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004cee:	4298      	cmp	r0, r3
 8004cf0:	bfb8      	it	lt
 8004cf2:	4618      	movlt	r0, r3
 8004cf4:	e731      	b.n	8004b5a <_printf_float+0xba>
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	4652      	mov	r2, sl
 8004cfa:	4631      	mov	r1, r6
 8004cfc:	4628      	mov	r0, r5
 8004cfe:	47b8      	blx	r7
 8004d00:	3001      	adds	r0, #1
 8004d02:	f43f af28 	beq.w	8004b56 <_printf_float+0xb6>
 8004d06:	f109 0901 	add.w	r9, r9, #1
 8004d0a:	e7e8      	b.n	8004cde <_printf_float+0x23e>
 8004d0c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	dc38      	bgt.n	8004d84 <_printf_float+0x2e4>
 8004d12:	2301      	movs	r3, #1
 8004d14:	4631      	mov	r1, r6
 8004d16:	4628      	mov	r0, r5
 8004d18:	4a19      	ldr	r2, [pc, #100]	@ (8004d80 <_printf_float+0x2e0>)
 8004d1a:	47b8      	blx	r7
 8004d1c:	3001      	adds	r0, #1
 8004d1e:	f43f af1a 	beq.w	8004b56 <_printf_float+0xb6>
 8004d22:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8004d26:	ea59 0303 	orrs.w	r3, r9, r3
 8004d2a:	d102      	bne.n	8004d32 <_printf_float+0x292>
 8004d2c:	6823      	ldr	r3, [r4, #0]
 8004d2e:	07d9      	lsls	r1, r3, #31
 8004d30:	d5d7      	bpl.n	8004ce2 <_printf_float+0x242>
 8004d32:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004d36:	4631      	mov	r1, r6
 8004d38:	4628      	mov	r0, r5
 8004d3a:	47b8      	blx	r7
 8004d3c:	3001      	adds	r0, #1
 8004d3e:	f43f af0a 	beq.w	8004b56 <_printf_float+0xb6>
 8004d42:	f04f 0a00 	mov.w	sl, #0
 8004d46:	f104 0b1a 	add.w	fp, r4, #26
 8004d4a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004d4c:	425b      	negs	r3, r3
 8004d4e:	4553      	cmp	r3, sl
 8004d50:	dc01      	bgt.n	8004d56 <_printf_float+0x2b6>
 8004d52:	464b      	mov	r3, r9
 8004d54:	e793      	b.n	8004c7e <_printf_float+0x1de>
 8004d56:	2301      	movs	r3, #1
 8004d58:	465a      	mov	r2, fp
 8004d5a:	4631      	mov	r1, r6
 8004d5c:	4628      	mov	r0, r5
 8004d5e:	47b8      	blx	r7
 8004d60:	3001      	adds	r0, #1
 8004d62:	f43f aef8 	beq.w	8004b56 <_printf_float+0xb6>
 8004d66:	f10a 0a01 	add.w	sl, sl, #1
 8004d6a:	e7ee      	b.n	8004d4a <_printf_float+0x2aa>
 8004d6c:	7fefffff 	.word	0x7fefffff
 8004d70:	080099d2 	.word	0x080099d2
 8004d74:	080099ce 	.word	0x080099ce
 8004d78:	080099da 	.word	0x080099da
 8004d7c:	080099d6 	.word	0x080099d6
 8004d80:	08009b14 	.word	0x08009b14
 8004d84:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004d86:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004d8a:	4553      	cmp	r3, sl
 8004d8c:	bfa8      	it	ge
 8004d8e:	4653      	movge	r3, sl
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	4699      	mov	r9, r3
 8004d94:	dc36      	bgt.n	8004e04 <_printf_float+0x364>
 8004d96:	f04f 0b00 	mov.w	fp, #0
 8004d9a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004d9e:	f104 021a 	add.w	r2, r4, #26
 8004da2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004da4:	930a      	str	r3, [sp, #40]	@ 0x28
 8004da6:	eba3 0309 	sub.w	r3, r3, r9
 8004daa:	455b      	cmp	r3, fp
 8004dac:	dc31      	bgt.n	8004e12 <_printf_float+0x372>
 8004dae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004db0:	459a      	cmp	sl, r3
 8004db2:	dc3a      	bgt.n	8004e2a <_printf_float+0x38a>
 8004db4:	6823      	ldr	r3, [r4, #0]
 8004db6:	07da      	lsls	r2, r3, #31
 8004db8:	d437      	bmi.n	8004e2a <_printf_float+0x38a>
 8004dba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004dbc:	ebaa 0903 	sub.w	r9, sl, r3
 8004dc0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004dc2:	ebaa 0303 	sub.w	r3, sl, r3
 8004dc6:	4599      	cmp	r9, r3
 8004dc8:	bfa8      	it	ge
 8004dca:	4699      	movge	r9, r3
 8004dcc:	f1b9 0f00 	cmp.w	r9, #0
 8004dd0:	dc33      	bgt.n	8004e3a <_printf_float+0x39a>
 8004dd2:	f04f 0800 	mov.w	r8, #0
 8004dd6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004dda:	f104 0b1a 	add.w	fp, r4, #26
 8004dde:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004de0:	ebaa 0303 	sub.w	r3, sl, r3
 8004de4:	eba3 0309 	sub.w	r3, r3, r9
 8004de8:	4543      	cmp	r3, r8
 8004dea:	f77f af7a 	ble.w	8004ce2 <_printf_float+0x242>
 8004dee:	2301      	movs	r3, #1
 8004df0:	465a      	mov	r2, fp
 8004df2:	4631      	mov	r1, r6
 8004df4:	4628      	mov	r0, r5
 8004df6:	47b8      	blx	r7
 8004df8:	3001      	adds	r0, #1
 8004dfa:	f43f aeac 	beq.w	8004b56 <_printf_float+0xb6>
 8004dfe:	f108 0801 	add.w	r8, r8, #1
 8004e02:	e7ec      	b.n	8004dde <_printf_float+0x33e>
 8004e04:	4642      	mov	r2, r8
 8004e06:	4631      	mov	r1, r6
 8004e08:	4628      	mov	r0, r5
 8004e0a:	47b8      	blx	r7
 8004e0c:	3001      	adds	r0, #1
 8004e0e:	d1c2      	bne.n	8004d96 <_printf_float+0x2f6>
 8004e10:	e6a1      	b.n	8004b56 <_printf_float+0xb6>
 8004e12:	2301      	movs	r3, #1
 8004e14:	4631      	mov	r1, r6
 8004e16:	4628      	mov	r0, r5
 8004e18:	920a      	str	r2, [sp, #40]	@ 0x28
 8004e1a:	47b8      	blx	r7
 8004e1c:	3001      	adds	r0, #1
 8004e1e:	f43f ae9a 	beq.w	8004b56 <_printf_float+0xb6>
 8004e22:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004e24:	f10b 0b01 	add.w	fp, fp, #1
 8004e28:	e7bb      	b.n	8004da2 <_printf_float+0x302>
 8004e2a:	4631      	mov	r1, r6
 8004e2c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004e30:	4628      	mov	r0, r5
 8004e32:	47b8      	blx	r7
 8004e34:	3001      	adds	r0, #1
 8004e36:	d1c0      	bne.n	8004dba <_printf_float+0x31a>
 8004e38:	e68d      	b.n	8004b56 <_printf_float+0xb6>
 8004e3a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004e3c:	464b      	mov	r3, r9
 8004e3e:	4631      	mov	r1, r6
 8004e40:	4628      	mov	r0, r5
 8004e42:	4442      	add	r2, r8
 8004e44:	47b8      	blx	r7
 8004e46:	3001      	adds	r0, #1
 8004e48:	d1c3      	bne.n	8004dd2 <_printf_float+0x332>
 8004e4a:	e684      	b.n	8004b56 <_printf_float+0xb6>
 8004e4c:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004e50:	f1ba 0f01 	cmp.w	sl, #1
 8004e54:	dc01      	bgt.n	8004e5a <_printf_float+0x3ba>
 8004e56:	07db      	lsls	r3, r3, #31
 8004e58:	d536      	bpl.n	8004ec8 <_printf_float+0x428>
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	4642      	mov	r2, r8
 8004e5e:	4631      	mov	r1, r6
 8004e60:	4628      	mov	r0, r5
 8004e62:	47b8      	blx	r7
 8004e64:	3001      	adds	r0, #1
 8004e66:	f43f ae76 	beq.w	8004b56 <_printf_float+0xb6>
 8004e6a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004e6e:	4631      	mov	r1, r6
 8004e70:	4628      	mov	r0, r5
 8004e72:	47b8      	blx	r7
 8004e74:	3001      	adds	r0, #1
 8004e76:	f43f ae6e 	beq.w	8004b56 <_printf_float+0xb6>
 8004e7a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004e7e:	2200      	movs	r2, #0
 8004e80:	2300      	movs	r3, #0
 8004e82:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004e86:	f7fb fd8f 	bl	80009a8 <__aeabi_dcmpeq>
 8004e8a:	b9c0      	cbnz	r0, 8004ebe <_printf_float+0x41e>
 8004e8c:	4653      	mov	r3, sl
 8004e8e:	f108 0201 	add.w	r2, r8, #1
 8004e92:	4631      	mov	r1, r6
 8004e94:	4628      	mov	r0, r5
 8004e96:	47b8      	blx	r7
 8004e98:	3001      	adds	r0, #1
 8004e9a:	d10c      	bne.n	8004eb6 <_printf_float+0x416>
 8004e9c:	e65b      	b.n	8004b56 <_printf_float+0xb6>
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	465a      	mov	r2, fp
 8004ea2:	4631      	mov	r1, r6
 8004ea4:	4628      	mov	r0, r5
 8004ea6:	47b8      	blx	r7
 8004ea8:	3001      	adds	r0, #1
 8004eaa:	f43f ae54 	beq.w	8004b56 <_printf_float+0xb6>
 8004eae:	f108 0801 	add.w	r8, r8, #1
 8004eb2:	45d0      	cmp	r8, sl
 8004eb4:	dbf3      	blt.n	8004e9e <_printf_float+0x3fe>
 8004eb6:	464b      	mov	r3, r9
 8004eb8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004ebc:	e6e0      	b.n	8004c80 <_printf_float+0x1e0>
 8004ebe:	f04f 0800 	mov.w	r8, #0
 8004ec2:	f104 0b1a 	add.w	fp, r4, #26
 8004ec6:	e7f4      	b.n	8004eb2 <_printf_float+0x412>
 8004ec8:	2301      	movs	r3, #1
 8004eca:	4642      	mov	r2, r8
 8004ecc:	e7e1      	b.n	8004e92 <_printf_float+0x3f2>
 8004ece:	2301      	movs	r3, #1
 8004ed0:	464a      	mov	r2, r9
 8004ed2:	4631      	mov	r1, r6
 8004ed4:	4628      	mov	r0, r5
 8004ed6:	47b8      	blx	r7
 8004ed8:	3001      	adds	r0, #1
 8004eda:	f43f ae3c 	beq.w	8004b56 <_printf_float+0xb6>
 8004ede:	f108 0801 	add.w	r8, r8, #1
 8004ee2:	68e3      	ldr	r3, [r4, #12]
 8004ee4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004ee6:	1a5b      	subs	r3, r3, r1
 8004ee8:	4543      	cmp	r3, r8
 8004eea:	dcf0      	bgt.n	8004ece <_printf_float+0x42e>
 8004eec:	e6fd      	b.n	8004cea <_printf_float+0x24a>
 8004eee:	f04f 0800 	mov.w	r8, #0
 8004ef2:	f104 0919 	add.w	r9, r4, #25
 8004ef6:	e7f4      	b.n	8004ee2 <_printf_float+0x442>

08004ef8 <_printf_common>:
 8004ef8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004efc:	4616      	mov	r6, r2
 8004efe:	4698      	mov	r8, r3
 8004f00:	688a      	ldr	r2, [r1, #8]
 8004f02:	690b      	ldr	r3, [r1, #16]
 8004f04:	4607      	mov	r7, r0
 8004f06:	4293      	cmp	r3, r2
 8004f08:	bfb8      	it	lt
 8004f0a:	4613      	movlt	r3, r2
 8004f0c:	6033      	str	r3, [r6, #0]
 8004f0e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004f12:	460c      	mov	r4, r1
 8004f14:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004f18:	b10a      	cbz	r2, 8004f1e <_printf_common+0x26>
 8004f1a:	3301      	adds	r3, #1
 8004f1c:	6033      	str	r3, [r6, #0]
 8004f1e:	6823      	ldr	r3, [r4, #0]
 8004f20:	0699      	lsls	r1, r3, #26
 8004f22:	bf42      	ittt	mi
 8004f24:	6833      	ldrmi	r3, [r6, #0]
 8004f26:	3302      	addmi	r3, #2
 8004f28:	6033      	strmi	r3, [r6, #0]
 8004f2a:	6825      	ldr	r5, [r4, #0]
 8004f2c:	f015 0506 	ands.w	r5, r5, #6
 8004f30:	d106      	bne.n	8004f40 <_printf_common+0x48>
 8004f32:	f104 0a19 	add.w	sl, r4, #25
 8004f36:	68e3      	ldr	r3, [r4, #12]
 8004f38:	6832      	ldr	r2, [r6, #0]
 8004f3a:	1a9b      	subs	r3, r3, r2
 8004f3c:	42ab      	cmp	r3, r5
 8004f3e:	dc2b      	bgt.n	8004f98 <_printf_common+0xa0>
 8004f40:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004f44:	6822      	ldr	r2, [r4, #0]
 8004f46:	3b00      	subs	r3, #0
 8004f48:	bf18      	it	ne
 8004f4a:	2301      	movne	r3, #1
 8004f4c:	0692      	lsls	r2, r2, #26
 8004f4e:	d430      	bmi.n	8004fb2 <_printf_common+0xba>
 8004f50:	4641      	mov	r1, r8
 8004f52:	4638      	mov	r0, r7
 8004f54:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004f58:	47c8      	blx	r9
 8004f5a:	3001      	adds	r0, #1
 8004f5c:	d023      	beq.n	8004fa6 <_printf_common+0xae>
 8004f5e:	6823      	ldr	r3, [r4, #0]
 8004f60:	6922      	ldr	r2, [r4, #16]
 8004f62:	f003 0306 	and.w	r3, r3, #6
 8004f66:	2b04      	cmp	r3, #4
 8004f68:	bf14      	ite	ne
 8004f6a:	2500      	movne	r5, #0
 8004f6c:	6833      	ldreq	r3, [r6, #0]
 8004f6e:	f04f 0600 	mov.w	r6, #0
 8004f72:	bf08      	it	eq
 8004f74:	68e5      	ldreq	r5, [r4, #12]
 8004f76:	f104 041a 	add.w	r4, r4, #26
 8004f7a:	bf08      	it	eq
 8004f7c:	1aed      	subeq	r5, r5, r3
 8004f7e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004f82:	bf08      	it	eq
 8004f84:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	bfc4      	itt	gt
 8004f8c:	1a9b      	subgt	r3, r3, r2
 8004f8e:	18ed      	addgt	r5, r5, r3
 8004f90:	42b5      	cmp	r5, r6
 8004f92:	d11a      	bne.n	8004fca <_printf_common+0xd2>
 8004f94:	2000      	movs	r0, #0
 8004f96:	e008      	b.n	8004faa <_printf_common+0xb2>
 8004f98:	2301      	movs	r3, #1
 8004f9a:	4652      	mov	r2, sl
 8004f9c:	4641      	mov	r1, r8
 8004f9e:	4638      	mov	r0, r7
 8004fa0:	47c8      	blx	r9
 8004fa2:	3001      	adds	r0, #1
 8004fa4:	d103      	bne.n	8004fae <_printf_common+0xb6>
 8004fa6:	f04f 30ff 	mov.w	r0, #4294967295
 8004faa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fae:	3501      	adds	r5, #1
 8004fb0:	e7c1      	b.n	8004f36 <_printf_common+0x3e>
 8004fb2:	2030      	movs	r0, #48	@ 0x30
 8004fb4:	18e1      	adds	r1, r4, r3
 8004fb6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004fba:	1c5a      	adds	r2, r3, #1
 8004fbc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004fc0:	4422      	add	r2, r4
 8004fc2:	3302      	adds	r3, #2
 8004fc4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004fc8:	e7c2      	b.n	8004f50 <_printf_common+0x58>
 8004fca:	2301      	movs	r3, #1
 8004fcc:	4622      	mov	r2, r4
 8004fce:	4641      	mov	r1, r8
 8004fd0:	4638      	mov	r0, r7
 8004fd2:	47c8      	blx	r9
 8004fd4:	3001      	adds	r0, #1
 8004fd6:	d0e6      	beq.n	8004fa6 <_printf_common+0xae>
 8004fd8:	3601      	adds	r6, #1
 8004fda:	e7d9      	b.n	8004f90 <_printf_common+0x98>

08004fdc <_printf_i>:
 8004fdc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004fe0:	7e0f      	ldrb	r7, [r1, #24]
 8004fe2:	4691      	mov	r9, r2
 8004fe4:	2f78      	cmp	r7, #120	@ 0x78
 8004fe6:	4680      	mov	r8, r0
 8004fe8:	460c      	mov	r4, r1
 8004fea:	469a      	mov	sl, r3
 8004fec:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004fee:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004ff2:	d807      	bhi.n	8005004 <_printf_i+0x28>
 8004ff4:	2f62      	cmp	r7, #98	@ 0x62
 8004ff6:	d80a      	bhi.n	800500e <_printf_i+0x32>
 8004ff8:	2f00      	cmp	r7, #0
 8004ffa:	f000 80d1 	beq.w	80051a0 <_printf_i+0x1c4>
 8004ffe:	2f58      	cmp	r7, #88	@ 0x58
 8005000:	f000 80b8 	beq.w	8005174 <_printf_i+0x198>
 8005004:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005008:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800500c:	e03a      	b.n	8005084 <_printf_i+0xa8>
 800500e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005012:	2b15      	cmp	r3, #21
 8005014:	d8f6      	bhi.n	8005004 <_printf_i+0x28>
 8005016:	a101      	add	r1, pc, #4	@ (adr r1, 800501c <_printf_i+0x40>)
 8005018:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800501c:	08005075 	.word	0x08005075
 8005020:	08005089 	.word	0x08005089
 8005024:	08005005 	.word	0x08005005
 8005028:	08005005 	.word	0x08005005
 800502c:	08005005 	.word	0x08005005
 8005030:	08005005 	.word	0x08005005
 8005034:	08005089 	.word	0x08005089
 8005038:	08005005 	.word	0x08005005
 800503c:	08005005 	.word	0x08005005
 8005040:	08005005 	.word	0x08005005
 8005044:	08005005 	.word	0x08005005
 8005048:	08005187 	.word	0x08005187
 800504c:	080050b3 	.word	0x080050b3
 8005050:	08005141 	.word	0x08005141
 8005054:	08005005 	.word	0x08005005
 8005058:	08005005 	.word	0x08005005
 800505c:	080051a9 	.word	0x080051a9
 8005060:	08005005 	.word	0x08005005
 8005064:	080050b3 	.word	0x080050b3
 8005068:	08005005 	.word	0x08005005
 800506c:	08005005 	.word	0x08005005
 8005070:	08005149 	.word	0x08005149
 8005074:	6833      	ldr	r3, [r6, #0]
 8005076:	1d1a      	adds	r2, r3, #4
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	6032      	str	r2, [r6, #0]
 800507c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005080:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005084:	2301      	movs	r3, #1
 8005086:	e09c      	b.n	80051c2 <_printf_i+0x1e6>
 8005088:	6833      	ldr	r3, [r6, #0]
 800508a:	6820      	ldr	r0, [r4, #0]
 800508c:	1d19      	adds	r1, r3, #4
 800508e:	6031      	str	r1, [r6, #0]
 8005090:	0606      	lsls	r6, r0, #24
 8005092:	d501      	bpl.n	8005098 <_printf_i+0xbc>
 8005094:	681d      	ldr	r5, [r3, #0]
 8005096:	e003      	b.n	80050a0 <_printf_i+0xc4>
 8005098:	0645      	lsls	r5, r0, #25
 800509a:	d5fb      	bpl.n	8005094 <_printf_i+0xb8>
 800509c:	f9b3 5000 	ldrsh.w	r5, [r3]
 80050a0:	2d00      	cmp	r5, #0
 80050a2:	da03      	bge.n	80050ac <_printf_i+0xd0>
 80050a4:	232d      	movs	r3, #45	@ 0x2d
 80050a6:	426d      	negs	r5, r5
 80050a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80050ac:	230a      	movs	r3, #10
 80050ae:	4858      	ldr	r0, [pc, #352]	@ (8005210 <_printf_i+0x234>)
 80050b0:	e011      	b.n	80050d6 <_printf_i+0xfa>
 80050b2:	6821      	ldr	r1, [r4, #0]
 80050b4:	6833      	ldr	r3, [r6, #0]
 80050b6:	0608      	lsls	r0, r1, #24
 80050b8:	f853 5b04 	ldr.w	r5, [r3], #4
 80050bc:	d402      	bmi.n	80050c4 <_printf_i+0xe8>
 80050be:	0649      	lsls	r1, r1, #25
 80050c0:	bf48      	it	mi
 80050c2:	b2ad      	uxthmi	r5, r5
 80050c4:	2f6f      	cmp	r7, #111	@ 0x6f
 80050c6:	6033      	str	r3, [r6, #0]
 80050c8:	bf14      	ite	ne
 80050ca:	230a      	movne	r3, #10
 80050cc:	2308      	moveq	r3, #8
 80050ce:	4850      	ldr	r0, [pc, #320]	@ (8005210 <_printf_i+0x234>)
 80050d0:	2100      	movs	r1, #0
 80050d2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80050d6:	6866      	ldr	r6, [r4, #4]
 80050d8:	2e00      	cmp	r6, #0
 80050da:	60a6      	str	r6, [r4, #8]
 80050dc:	db05      	blt.n	80050ea <_printf_i+0x10e>
 80050de:	6821      	ldr	r1, [r4, #0]
 80050e0:	432e      	orrs	r6, r5
 80050e2:	f021 0104 	bic.w	r1, r1, #4
 80050e6:	6021      	str	r1, [r4, #0]
 80050e8:	d04b      	beq.n	8005182 <_printf_i+0x1a6>
 80050ea:	4616      	mov	r6, r2
 80050ec:	fbb5 f1f3 	udiv	r1, r5, r3
 80050f0:	fb03 5711 	mls	r7, r3, r1, r5
 80050f4:	5dc7      	ldrb	r7, [r0, r7]
 80050f6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80050fa:	462f      	mov	r7, r5
 80050fc:	42bb      	cmp	r3, r7
 80050fe:	460d      	mov	r5, r1
 8005100:	d9f4      	bls.n	80050ec <_printf_i+0x110>
 8005102:	2b08      	cmp	r3, #8
 8005104:	d10b      	bne.n	800511e <_printf_i+0x142>
 8005106:	6823      	ldr	r3, [r4, #0]
 8005108:	07df      	lsls	r7, r3, #31
 800510a:	d508      	bpl.n	800511e <_printf_i+0x142>
 800510c:	6923      	ldr	r3, [r4, #16]
 800510e:	6861      	ldr	r1, [r4, #4]
 8005110:	4299      	cmp	r1, r3
 8005112:	bfde      	ittt	le
 8005114:	2330      	movle	r3, #48	@ 0x30
 8005116:	f806 3c01 	strble.w	r3, [r6, #-1]
 800511a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800511e:	1b92      	subs	r2, r2, r6
 8005120:	6122      	str	r2, [r4, #16]
 8005122:	464b      	mov	r3, r9
 8005124:	4621      	mov	r1, r4
 8005126:	4640      	mov	r0, r8
 8005128:	f8cd a000 	str.w	sl, [sp]
 800512c:	aa03      	add	r2, sp, #12
 800512e:	f7ff fee3 	bl	8004ef8 <_printf_common>
 8005132:	3001      	adds	r0, #1
 8005134:	d14a      	bne.n	80051cc <_printf_i+0x1f0>
 8005136:	f04f 30ff 	mov.w	r0, #4294967295
 800513a:	b004      	add	sp, #16
 800513c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005140:	6823      	ldr	r3, [r4, #0]
 8005142:	f043 0320 	orr.w	r3, r3, #32
 8005146:	6023      	str	r3, [r4, #0]
 8005148:	2778      	movs	r7, #120	@ 0x78
 800514a:	4832      	ldr	r0, [pc, #200]	@ (8005214 <_printf_i+0x238>)
 800514c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005150:	6823      	ldr	r3, [r4, #0]
 8005152:	6831      	ldr	r1, [r6, #0]
 8005154:	061f      	lsls	r7, r3, #24
 8005156:	f851 5b04 	ldr.w	r5, [r1], #4
 800515a:	d402      	bmi.n	8005162 <_printf_i+0x186>
 800515c:	065f      	lsls	r7, r3, #25
 800515e:	bf48      	it	mi
 8005160:	b2ad      	uxthmi	r5, r5
 8005162:	6031      	str	r1, [r6, #0]
 8005164:	07d9      	lsls	r1, r3, #31
 8005166:	bf44      	itt	mi
 8005168:	f043 0320 	orrmi.w	r3, r3, #32
 800516c:	6023      	strmi	r3, [r4, #0]
 800516e:	b11d      	cbz	r5, 8005178 <_printf_i+0x19c>
 8005170:	2310      	movs	r3, #16
 8005172:	e7ad      	b.n	80050d0 <_printf_i+0xf4>
 8005174:	4826      	ldr	r0, [pc, #152]	@ (8005210 <_printf_i+0x234>)
 8005176:	e7e9      	b.n	800514c <_printf_i+0x170>
 8005178:	6823      	ldr	r3, [r4, #0]
 800517a:	f023 0320 	bic.w	r3, r3, #32
 800517e:	6023      	str	r3, [r4, #0]
 8005180:	e7f6      	b.n	8005170 <_printf_i+0x194>
 8005182:	4616      	mov	r6, r2
 8005184:	e7bd      	b.n	8005102 <_printf_i+0x126>
 8005186:	6833      	ldr	r3, [r6, #0]
 8005188:	6825      	ldr	r5, [r4, #0]
 800518a:	1d18      	adds	r0, r3, #4
 800518c:	6961      	ldr	r1, [r4, #20]
 800518e:	6030      	str	r0, [r6, #0]
 8005190:	062e      	lsls	r6, r5, #24
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	d501      	bpl.n	800519a <_printf_i+0x1be>
 8005196:	6019      	str	r1, [r3, #0]
 8005198:	e002      	b.n	80051a0 <_printf_i+0x1c4>
 800519a:	0668      	lsls	r0, r5, #25
 800519c:	d5fb      	bpl.n	8005196 <_printf_i+0x1ba>
 800519e:	8019      	strh	r1, [r3, #0]
 80051a0:	2300      	movs	r3, #0
 80051a2:	4616      	mov	r6, r2
 80051a4:	6123      	str	r3, [r4, #16]
 80051a6:	e7bc      	b.n	8005122 <_printf_i+0x146>
 80051a8:	6833      	ldr	r3, [r6, #0]
 80051aa:	2100      	movs	r1, #0
 80051ac:	1d1a      	adds	r2, r3, #4
 80051ae:	6032      	str	r2, [r6, #0]
 80051b0:	681e      	ldr	r6, [r3, #0]
 80051b2:	6862      	ldr	r2, [r4, #4]
 80051b4:	4630      	mov	r0, r6
 80051b6:	f000 fc44 	bl	8005a42 <memchr>
 80051ba:	b108      	cbz	r0, 80051c0 <_printf_i+0x1e4>
 80051bc:	1b80      	subs	r0, r0, r6
 80051be:	6060      	str	r0, [r4, #4]
 80051c0:	6863      	ldr	r3, [r4, #4]
 80051c2:	6123      	str	r3, [r4, #16]
 80051c4:	2300      	movs	r3, #0
 80051c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80051ca:	e7aa      	b.n	8005122 <_printf_i+0x146>
 80051cc:	4632      	mov	r2, r6
 80051ce:	4649      	mov	r1, r9
 80051d0:	4640      	mov	r0, r8
 80051d2:	6923      	ldr	r3, [r4, #16]
 80051d4:	47d0      	blx	sl
 80051d6:	3001      	adds	r0, #1
 80051d8:	d0ad      	beq.n	8005136 <_printf_i+0x15a>
 80051da:	6823      	ldr	r3, [r4, #0]
 80051dc:	079b      	lsls	r3, r3, #30
 80051de:	d413      	bmi.n	8005208 <_printf_i+0x22c>
 80051e0:	68e0      	ldr	r0, [r4, #12]
 80051e2:	9b03      	ldr	r3, [sp, #12]
 80051e4:	4298      	cmp	r0, r3
 80051e6:	bfb8      	it	lt
 80051e8:	4618      	movlt	r0, r3
 80051ea:	e7a6      	b.n	800513a <_printf_i+0x15e>
 80051ec:	2301      	movs	r3, #1
 80051ee:	4632      	mov	r2, r6
 80051f0:	4649      	mov	r1, r9
 80051f2:	4640      	mov	r0, r8
 80051f4:	47d0      	blx	sl
 80051f6:	3001      	adds	r0, #1
 80051f8:	d09d      	beq.n	8005136 <_printf_i+0x15a>
 80051fa:	3501      	adds	r5, #1
 80051fc:	68e3      	ldr	r3, [r4, #12]
 80051fe:	9903      	ldr	r1, [sp, #12]
 8005200:	1a5b      	subs	r3, r3, r1
 8005202:	42ab      	cmp	r3, r5
 8005204:	dcf2      	bgt.n	80051ec <_printf_i+0x210>
 8005206:	e7eb      	b.n	80051e0 <_printf_i+0x204>
 8005208:	2500      	movs	r5, #0
 800520a:	f104 0619 	add.w	r6, r4, #25
 800520e:	e7f5      	b.n	80051fc <_printf_i+0x220>
 8005210:	080099de 	.word	0x080099de
 8005214:	080099ef 	.word	0x080099ef

08005218 <_scanf_float>:
 8005218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800521c:	b087      	sub	sp, #28
 800521e:	9303      	str	r3, [sp, #12]
 8005220:	688b      	ldr	r3, [r1, #8]
 8005222:	4691      	mov	r9, r2
 8005224:	1e5a      	subs	r2, r3, #1
 8005226:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800522a:	bf82      	ittt	hi
 800522c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8005230:	eb03 0b05 	addhi.w	fp, r3, r5
 8005234:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8005238:	460a      	mov	r2, r1
 800523a:	f04f 0500 	mov.w	r5, #0
 800523e:	bf88      	it	hi
 8005240:	608b      	strhi	r3, [r1, #8]
 8005242:	680b      	ldr	r3, [r1, #0]
 8005244:	4680      	mov	r8, r0
 8005246:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800524a:	f842 3b1c 	str.w	r3, [r2], #28
 800524e:	460c      	mov	r4, r1
 8005250:	bf98      	it	ls
 8005252:	f04f 0b00 	movls.w	fp, #0
 8005256:	4616      	mov	r6, r2
 8005258:	46aa      	mov	sl, r5
 800525a:	462f      	mov	r7, r5
 800525c:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005260:	9201      	str	r2, [sp, #4]
 8005262:	9502      	str	r5, [sp, #8]
 8005264:	68a2      	ldr	r2, [r4, #8]
 8005266:	b15a      	cbz	r2, 8005280 <_scanf_float+0x68>
 8005268:	f8d9 3000 	ldr.w	r3, [r9]
 800526c:	781b      	ldrb	r3, [r3, #0]
 800526e:	2b4e      	cmp	r3, #78	@ 0x4e
 8005270:	d862      	bhi.n	8005338 <_scanf_float+0x120>
 8005272:	2b40      	cmp	r3, #64	@ 0x40
 8005274:	d83a      	bhi.n	80052ec <_scanf_float+0xd4>
 8005276:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800527a:	b2c8      	uxtb	r0, r1
 800527c:	280e      	cmp	r0, #14
 800527e:	d938      	bls.n	80052f2 <_scanf_float+0xda>
 8005280:	b11f      	cbz	r7, 800528a <_scanf_float+0x72>
 8005282:	6823      	ldr	r3, [r4, #0]
 8005284:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005288:	6023      	str	r3, [r4, #0]
 800528a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800528e:	f1ba 0f01 	cmp.w	sl, #1
 8005292:	f200 8114 	bhi.w	80054be <_scanf_float+0x2a6>
 8005296:	9b01      	ldr	r3, [sp, #4]
 8005298:	429e      	cmp	r6, r3
 800529a:	f200 8105 	bhi.w	80054a8 <_scanf_float+0x290>
 800529e:	2001      	movs	r0, #1
 80052a0:	b007      	add	sp, #28
 80052a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052a6:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80052aa:	2a0d      	cmp	r2, #13
 80052ac:	d8e8      	bhi.n	8005280 <_scanf_float+0x68>
 80052ae:	a101      	add	r1, pc, #4	@ (adr r1, 80052b4 <_scanf_float+0x9c>)
 80052b0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80052b4:	080053fd 	.word	0x080053fd
 80052b8:	08005281 	.word	0x08005281
 80052bc:	08005281 	.word	0x08005281
 80052c0:	08005281 	.word	0x08005281
 80052c4:	08005459 	.word	0x08005459
 80052c8:	08005433 	.word	0x08005433
 80052cc:	08005281 	.word	0x08005281
 80052d0:	08005281 	.word	0x08005281
 80052d4:	0800540b 	.word	0x0800540b
 80052d8:	08005281 	.word	0x08005281
 80052dc:	08005281 	.word	0x08005281
 80052e0:	08005281 	.word	0x08005281
 80052e4:	08005281 	.word	0x08005281
 80052e8:	080053c7 	.word	0x080053c7
 80052ec:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80052f0:	e7db      	b.n	80052aa <_scanf_float+0x92>
 80052f2:	290e      	cmp	r1, #14
 80052f4:	d8c4      	bhi.n	8005280 <_scanf_float+0x68>
 80052f6:	a001      	add	r0, pc, #4	@ (adr r0, 80052fc <_scanf_float+0xe4>)
 80052f8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80052fc:	080053b7 	.word	0x080053b7
 8005300:	08005281 	.word	0x08005281
 8005304:	080053b7 	.word	0x080053b7
 8005308:	08005447 	.word	0x08005447
 800530c:	08005281 	.word	0x08005281
 8005310:	08005359 	.word	0x08005359
 8005314:	0800539d 	.word	0x0800539d
 8005318:	0800539d 	.word	0x0800539d
 800531c:	0800539d 	.word	0x0800539d
 8005320:	0800539d 	.word	0x0800539d
 8005324:	0800539d 	.word	0x0800539d
 8005328:	0800539d 	.word	0x0800539d
 800532c:	0800539d 	.word	0x0800539d
 8005330:	0800539d 	.word	0x0800539d
 8005334:	0800539d 	.word	0x0800539d
 8005338:	2b6e      	cmp	r3, #110	@ 0x6e
 800533a:	d809      	bhi.n	8005350 <_scanf_float+0x138>
 800533c:	2b60      	cmp	r3, #96	@ 0x60
 800533e:	d8b2      	bhi.n	80052a6 <_scanf_float+0x8e>
 8005340:	2b54      	cmp	r3, #84	@ 0x54
 8005342:	d07b      	beq.n	800543c <_scanf_float+0x224>
 8005344:	2b59      	cmp	r3, #89	@ 0x59
 8005346:	d19b      	bne.n	8005280 <_scanf_float+0x68>
 8005348:	2d07      	cmp	r5, #7
 800534a:	d199      	bne.n	8005280 <_scanf_float+0x68>
 800534c:	2508      	movs	r5, #8
 800534e:	e02f      	b.n	80053b0 <_scanf_float+0x198>
 8005350:	2b74      	cmp	r3, #116	@ 0x74
 8005352:	d073      	beq.n	800543c <_scanf_float+0x224>
 8005354:	2b79      	cmp	r3, #121	@ 0x79
 8005356:	e7f6      	b.n	8005346 <_scanf_float+0x12e>
 8005358:	6821      	ldr	r1, [r4, #0]
 800535a:	05c8      	lsls	r0, r1, #23
 800535c:	d51e      	bpl.n	800539c <_scanf_float+0x184>
 800535e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8005362:	6021      	str	r1, [r4, #0]
 8005364:	3701      	adds	r7, #1
 8005366:	f1bb 0f00 	cmp.w	fp, #0
 800536a:	d003      	beq.n	8005374 <_scanf_float+0x15c>
 800536c:	3201      	adds	r2, #1
 800536e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005372:	60a2      	str	r2, [r4, #8]
 8005374:	68a3      	ldr	r3, [r4, #8]
 8005376:	3b01      	subs	r3, #1
 8005378:	60a3      	str	r3, [r4, #8]
 800537a:	6923      	ldr	r3, [r4, #16]
 800537c:	3301      	adds	r3, #1
 800537e:	6123      	str	r3, [r4, #16]
 8005380:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8005384:	3b01      	subs	r3, #1
 8005386:	2b00      	cmp	r3, #0
 8005388:	f8c9 3004 	str.w	r3, [r9, #4]
 800538c:	f340 8083 	ble.w	8005496 <_scanf_float+0x27e>
 8005390:	f8d9 3000 	ldr.w	r3, [r9]
 8005394:	3301      	adds	r3, #1
 8005396:	f8c9 3000 	str.w	r3, [r9]
 800539a:	e763      	b.n	8005264 <_scanf_float+0x4c>
 800539c:	eb1a 0105 	adds.w	r1, sl, r5
 80053a0:	f47f af6e 	bne.w	8005280 <_scanf_float+0x68>
 80053a4:	460d      	mov	r5, r1
 80053a6:	468a      	mov	sl, r1
 80053a8:	6822      	ldr	r2, [r4, #0]
 80053aa:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80053ae:	6022      	str	r2, [r4, #0]
 80053b0:	f806 3b01 	strb.w	r3, [r6], #1
 80053b4:	e7de      	b.n	8005374 <_scanf_float+0x15c>
 80053b6:	6822      	ldr	r2, [r4, #0]
 80053b8:	0610      	lsls	r0, r2, #24
 80053ba:	f57f af61 	bpl.w	8005280 <_scanf_float+0x68>
 80053be:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80053c2:	6022      	str	r2, [r4, #0]
 80053c4:	e7f4      	b.n	80053b0 <_scanf_float+0x198>
 80053c6:	f1ba 0f00 	cmp.w	sl, #0
 80053ca:	d10c      	bne.n	80053e6 <_scanf_float+0x1ce>
 80053cc:	b977      	cbnz	r7, 80053ec <_scanf_float+0x1d4>
 80053ce:	6822      	ldr	r2, [r4, #0]
 80053d0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80053d4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80053d8:	d108      	bne.n	80053ec <_scanf_float+0x1d4>
 80053da:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80053de:	f04f 0a01 	mov.w	sl, #1
 80053e2:	6022      	str	r2, [r4, #0]
 80053e4:	e7e4      	b.n	80053b0 <_scanf_float+0x198>
 80053e6:	f1ba 0f02 	cmp.w	sl, #2
 80053ea:	d051      	beq.n	8005490 <_scanf_float+0x278>
 80053ec:	2d01      	cmp	r5, #1
 80053ee:	d002      	beq.n	80053f6 <_scanf_float+0x1de>
 80053f0:	2d04      	cmp	r5, #4
 80053f2:	f47f af45 	bne.w	8005280 <_scanf_float+0x68>
 80053f6:	3501      	adds	r5, #1
 80053f8:	b2ed      	uxtb	r5, r5
 80053fa:	e7d9      	b.n	80053b0 <_scanf_float+0x198>
 80053fc:	f1ba 0f01 	cmp.w	sl, #1
 8005400:	f47f af3e 	bne.w	8005280 <_scanf_float+0x68>
 8005404:	f04f 0a02 	mov.w	sl, #2
 8005408:	e7d2      	b.n	80053b0 <_scanf_float+0x198>
 800540a:	b975      	cbnz	r5, 800542a <_scanf_float+0x212>
 800540c:	2f00      	cmp	r7, #0
 800540e:	f47f af38 	bne.w	8005282 <_scanf_float+0x6a>
 8005412:	6822      	ldr	r2, [r4, #0]
 8005414:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005418:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800541c:	f040 80ff 	bne.w	800561e <_scanf_float+0x406>
 8005420:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005424:	2501      	movs	r5, #1
 8005426:	6022      	str	r2, [r4, #0]
 8005428:	e7c2      	b.n	80053b0 <_scanf_float+0x198>
 800542a:	2d03      	cmp	r5, #3
 800542c:	d0e3      	beq.n	80053f6 <_scanf_float+0x1de>
 800542e:	2d05      	cmp	r5, #5
 8005430:	e7df      	b.n	80053f2 <_scanf_float+0x1da>
 8005432:	2d02      	cmp	r5, #2
 8005434:	f47f af24 	bne.w	8005280 <_scanf_float+0x68>
 8005438:	2503      	movs	r5, #3
 800543a:	e7b9      	b.n	80053b0 <_scanf_float+0x198>
 800543c:	2d06      	cmp	r5, #6
 800543e:	f47f af1f 	bne.w	8005280 <_scanf_float+0x68>
 8005442:	2507      	movs	r5, #7
 8005444:	e7b4      	b.n	80053b0 <_scanf_float+0x198>
 8005446:	6822      	ldr	r2, [r4, #0]
 8005448:	0591      	lsls	r1, r2, #22
 800544a:	f57f af19 	bpl.w	8005280 <_scanf_float+0x68>
 800544e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8005452:	6022      	str	r2, [r4, #0]
 8005454:	9702      	str	r7, [sp, #8]
 8005456:	e7ab      	b.n	80053b0 <_scanf_float+0x198>
 8005458:	6822      	ldr	r2, [r4, #0]
 800545a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800545e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8005462:	d005      	beq.n	8005470 <_scanf_float+0x258>
 8005464:	0550      	lsls	r0, r2, #21
 8005466:	f57f af0b 	bpl.w	8005280 <_scanf_float+0x68>
 800546a:	2f00      	cmp	r7, #0
 800546c:	f000 80d7 	beq.w	800561e <_scanf_float+0x406>
 8005470:	0591      	lsls	r1, r2, #22
 8005472:	bf58      	it	pl
 8005474:	9902      	ldrpl	r1, [sp, #8]
 8005476:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800547a:	bf58      	it	pl
 800547c:	1a79      	subpl	r1, r7, r1
 800547e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8005482:	f04f 0700 	mov.w	r7, #0
 8005486:	bf58      	it	pl
 8005488:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800548c:	6022      	str	r2, [r4, #0]
 800548e:	e78f      	b.n	80053b0 <_scanf_float+0x198>
 8005490:	f04f 0a03 	mov.w	sl, #3
 8005494:	e78c      	b.n	80053b0 <_scanf_float+0x198>
 8005496:	4649      	mov	r1, r9
 8005498:	4640      	mov	r0, r8
 800549a:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800549e:	4798      	blx	r3
 80054a0:	2800      	cmp	r0, #0
 80054a2:	f43f aedf 	beq.w	8005264 <_scanf_float+0x4c>
 80054a6:	e6eb      	b.n	8005280 <_scanf_float+0x68>
 80054a8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80054ac:	464a      	mov	r2, r9
 80054ae:	4640      	mov	r0, r8
 80054b0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80054b4:	4798      	blx	r3
 80054b6:	6923      	ldr	r3, [r4, #16]
 80054b8:	3b01      	subs	r3, #1
 80054ba:	6123      	str	r3, [r4, #16]
 80054bc:	e6eb      	b.n	8005296 <_scanf_float+0x7e>
 80054be:	1e6b      	subs	r3, r5, #1
 80054c0:	2b06      	cmp	r3, #6
 80054c2:	d824      	bhi.n	800550e <_scanf_float+0x2f6>
 80054c4:	2d02      	cmp	r5, #2
 80054c6:	d836      	bhi.n	8005536 <_scanf_float+0x31e>
 80054c8:	9b01      	ldr	r3, [sp, #4]
 80054ca:	429e      	cmp	r6, r3
 80054cc:	f67f aee7 	bls.w	800529e <_scanf_float+0x86>
 80054d0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80054d4:	464a      	mov	r2, r9
 80054d6:	4640      	mov	r0, r8
 80054d8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80054dc:	4798      	blx	r3
 80054de:	6923      	ldr	r3, [r4, #16]
 80054e0:	3b01      	subs	r3, #1
 80054e2:	6123      	str	r3, [r4, #16]
 80054e4:	e7f0      	b.n	80054c8 <_scanf_float+0x2b0>
 80054e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80054ea:	464a      	mov	r2, r9
 80054ec:	4640      	mov	r0, r8
 80054ee:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80054f2:	4798      	blx	r3
 80054f4:	6923      	ldr	r3, [r4, #16]
 80054f6:	3b01      	subs	r3, #1
 80054f8:	6123      	str	r3, [r4, #16]
 80054fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80054fe:	fa5f fa8a 	uxtb.w	sl, sl
 8005502:	f1ba 0f02 	cmp.w	sl, #2
 8005506:	d1ee      	bne.n	80054e6 <_scanf_float+0x2ce>
 8005508:	3d03      	subs	r5, #3
 800550a:	b2ed      	uxtb	r5, r5
 800550c:	1b76      	subs	r6, r6, r5
 800550e:	6823      	ldr	r3, [r4, #0]
 8005510:	05da      	lsls	r2, r3, #23
 8005512:	d530      	bpl.n	8005576 <_scanf_float+0x35e>
 8005514:	055b      	lsls	r3, r3, #21
 8005516:	d511      	bpl.n	800553c <_scanf_float+0x324>
 8005518:	9b01      	ldr	r3, [sp, #4]
 800551a:	429e      	cmp	r6, r3
 800551c:	f67f aebf 	bls.w	800529e <_scanf_float+0x86>
 8005520:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005524:	464a      	mov	r2, r9
 8005526:	4640      	mov	r0, r8
 8005528:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800552c:	4798      	blx	r3
 800552e:	6923      	ldr	r3, [r4, #16]
 8005530:	3b01      	subs	r3, #1
 8005532:	6123      	str	r3, [r4, #16]
 8005534:	e7f0      	b.n	8005518 <_scanf_float+0x300>
 8005536:	46aa      	mov	sl, r5
 8005538:	46b3      	mov	fp, r6
 800553a:	e7de      	b.n	80054fa <_scanf_float+0x2e2>
 800553c:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005540:	6923      	ldr	r3, [r4, #16]
 8005542:	2965      	cmp	r1, #101	@ 0x65
 8005544:	f103 33ff 	add.w	r3, r3, #4294967295
 8005548:	f106 35ff 	add.w	r5, r6, #4294967295
 800554c:	6123      	str	r3, [r4, #16]
 800554e:	d00c      	beq.n	800556a <_scanf_float+0x352>
 8005550:	2945      	cmp	r1, #69	@ 0x45
 8005552:	d00a      	beq.n	800556a <_scanf_float+0x352>
 8005554:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005558:	464a      	mov	r2, r9
 800555a:	4640      	mov	r0, r8
 800555c:	4798      	blx	r3
 800555e:	6923      	ldr	r3, [r4, #16]
 8005560:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005564:	3b01      	subs	r3, #1
 8005566:	1eb5      	subs	r5, r6, #2
 8005568:	6123      	str	r3, [r4, #16]
 800556a:	464a      	mov	r2, r9
 800556c:	4640      	mov	r0, r8
 800556e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005572:	4798      	blx	r3
 8005574:	462e      	mov	r6, r5
 8005576:	6822      	ldr	r2, [r4, #0]
 8005578:	f012 0210 	ands.w	r2, r2, #16
 800557c:	d001      	beq.n	8005582 <_scanf_float+0x36a>
 800557e:	2000      	movs	r0, #0
 8005580:	e68e      	b.n	80052a0 <_scanf_float+0x88>
 8005582:	7032      	strb	r2, [r6, #0]
 8005584:	6823      	ldr	r3, [r4, #0]
 8005586:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800558a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800558e:	d125      	bne.n	80055dc <_scanf_float+0x3c4>
 8005590:	9b02      	ldr	r3, [sp, #8]
 8005592:	429f      	cmp	r7, r3
 8005594:	d00a      	beq.n	80055ac <_scanf_float+0x394>
 8005596:	1bda      	subs	r2, r3, r7
 8005598:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800559c:	429e      	cmp	r6, r3
 800559e:	bf28      	it	cs
 80055a0:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80055a4:	4630      	mov	r0, r6
 80055a6:	491f      	ldr	r1, [pc, #124]	@ (8005624 <_scanf_float+0x40c>)
 80055a8:	f000 f938 	bl	800581c <siprintf>
 80055ac:	2200      	movs	r2, #0
 80055ae:	4640      	mov	r0, r8
 80055b0:	9901      	ldr	r1, [sp, #4]
 80055b2:	f002 fc5d 	bl	8007e70 <_strtod_r>
 80055b6:	9b03      	ldr	r3, [sp, #12]
 80055b8:	6825      	ldr	r5, [r4, #0]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f015 0f02 	tst.w	r5, #2
 80055c0:	4606      	mov	r6, r0
 80055c2:	460f      	mov	r7, r1
 80055c4:	f103 0204 	add.w	r2, r3, #4
 80055c8:	d015      	beq.n	80055f6 <_scanf_float+0x3de>
 80055ca:	9903      	ldr	r1, [sp, #12]
 80055cc:	600a      	str	r2, [r1, #0]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	e9c3 6700 	strd	r6, r7, [r3]
 80055d4:	68e3      	ldr	r3, [r4, #12]
 80055d6:	3301      	adds	r3, #1
 80055d8:	60e3      	str	r3, [r4, #12]
 80055da:	e7d0      	b.n	800557e <_scanf_float+0x366>
 80055dc:	9b04      	ldr	r3, [sp, #16]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d0e4      	beq.n	80055ac <_scanf_float+0x394>
 80055e2:	9905      	ldr	r1, [sp, #20]
 80055e4:	230a      	movs	r3, #10
 80055e6:	4640      	mov	r0, r8
 80055e8:	3101      	adds	r1, #1
 80055ea:	f002 fcc1 	bl	8007f70 <_strtol_r>
 80055ee:	9b04      	ldr	r3, [sp, #16]
 80055f0:	9e05      	ldr	r6, [sp, #20]
 80055f2:	1ac2      	subs	r2, r0, r3
 80055f4:	e7d0      	b.n	8005598 <_scanf_float+0x380>
 80055f6:	076d      	lsls	r5, r5, #29
 80055f8:	d4e7      	bmi.n	80055ca <_scanf_float+0x3b2>
 80055fa:	9d03      	ldr	r5, [sp, #12]
 80055fc:	602a      	str	r2, [r5, #0]
 80055fe:	681d      	ldr	r5, [r3, #0]
 8005600:	4602      	mov	r2, r0
 8005602:	460b      	mov	r3, r1
 8005604:	f7fb fa02 	bl	8000a0c <__aeabi_dcmpun>
 8005608:	b120      	cbz	r0, 8005614 <_scanf_float+0x3fc>
 800560a:	4807      	ldr	r0, [pc, #28]	@ (8005628 <_scanf_float+0x410>)
 800560c:	f000 fa36 	bl	8005a7c <nanf>
 8005610:	6028      	str	r0, [r5, #0]
 8005612:	e7df      	b.n	80055d4 <_scanf_float+0x3bc>
 8005614:	4630      	mov	r0, r6
 8005616:	4639      	mov	r1, r7
 8005618:	f7fb fa56 	bl	8000ac8 <__aeabi_d2f>
 800561c:	e7f8      	b.n	8005610 <_scanf_float+0x3f8>
 800561e:	2700      	movs	r7, #0
 8005620:	e633      	b.n	800528a <_scanf_float+0x72>
 8005622:	bf00      	nop
 8005624:	08009a00 	.word	0x08009a00
 8005628:	08009b5c 	.word	0x08009b5c

0800562c <std>:
 800562c:	2300      	movs	r3, #0
 800562e:	b510      	push	{r4, lr}
 8005630:	4604      	mov	r4, r0
 8005632:	e9c0 3300 	strd	r3, r3, [r0]
 8005636:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800563a:	6083      	str	r3, [r0, #8]
 800563c:	8181      	strh	r1, [r0, #12]
 800563e:	6643      	str	r3, [r0, #100]	@ 0x64
 8005640:	81c2      	strh	r2, [r0, #14]
 8005642:	6183      	str	r3, [r0, #24]
 8005644:	4619      	mov	r1, r3
 8005646:	2208      	movs	r2, #8
 8005648:	305c      	adds	r0, #92	@ 0x5c
 800564a:	f000 f97a 	bl	8005942 <memset>
 800564e:	4b0d      	ldr	r3, [pc, #52]	@ (8005684 <std+0x58>)
 8005650:	6224      	str	r4, [r4, #32]
 8005652:	6263      	str	r3, [r4, #36]	@ 0x24
 8005654:	4b0c      	ldr	r3, [pc, #48]	@ (8005688 <std+0x5c>)
 8005656:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005658:	4b0c      	ldr	r3, [pc, #48]	@ (800568c <std+0x60>)
 800565a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800565c:	4b0c      	ldr	r3, [pc, #48]	@ (8005690 <std+0x64>)
 800565e:	6323      	str	r3, [r4, #48]	@ 0x30
 8005660:	4b0c      	ldr	r3, [pc, #48]	@ (8005694 <std+0x68>)
 8005662:	429c      	cmp	r4, r3
 8005664:	d006      	beq.n	8005674 <std+0x48>
 8005666:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800566a:	4294      	cmp	r4, r2
 800566c:	d002      	beq.n	8005674 <std+0x48>
 800566e:	33d0      	adds	r3, #208	@ 0xd0
 8005670:	429c      	cmp	r4, r3
 8005672:	d105      	bne.n	8005680 <std+0x54>
 8005674:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005678:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800567c:	f000 b9de 	b.w	8005a3c <__retarget_lock_init_recursive>
 8005680:	bd10      	pop	{r4, pc}
 8005682:	bf00      	nop
 8005684:	080058b9 	.word	0x080058b9
 8005688:	080058df 	.word	0x080058df
 800568c:	08005917 	.word	0x08005917
 8005690:	0800593b 	.word	0x0800593b
 8005694:	200005b8 	.word	0x200005b8

08005698 <stdio_exit_handler>:
 8005698:	4a02      	ldr	r2, [pc, #8]	@ (80056a4 <stdio_exit_handler+0xc>)
 800569a:	4903      	ldr	r1, [pc, #12]	@ (80056a8 <stdio_exit_handler+0x10>)
 800569c:	4803      	ldr	r0, [pc, #12]	@ (80056ac <stdio_exit_handler+0x14>)
 800569e:	f000 b869 	b.w	8005774 <_fwalk_sglue>
 80056a2:	bf00      	nop
 80056a4:	20000028 	.word	0x20000028
 80056a8:	08008959 	.word	0x08008959
 80056ac:	20000038 	.word	0x20000038

080056b0 <cleanup_stdio>:
 80056b0:	6841      	ldr	r1, [r0, #4]
 80056b2:	4b0c      	ldr	r3, [pc, #48]	@ (80056e4 <cleanup_stdio+0x34>)
 80056b4:	b510      	push	{r4, lr}
 80056b6:	4299      	cmp	r1, r3
 80056b8:	4604      	mov	r4, r0
 80056ba:	d001      	beq.n	80056c0 <cleanup_stdio+0x10>
 80056bc:	f003 f94c 	bl	8008958 <_fflush_r>
 80056c0:	68a1      	ldr	r1, [r4, #8]
 80056c2:	4b09      	ldr	r3, [pc, #36]	@ (80056e8 <cleanup_stdio+0x38>)
 80056c4:	4299      	cmp	r1, r3
 80056c6:	d002      	beq.n	80056ce <cleanup_stdio+0x1e>
 80056c8:	4620      	mov	r0, r4
 80056ca:	f003 f945 	bl	8008958 <_fflush_r>
 80056ce:	68e1      	ldr	r1, [r4, #12]
 80056d0:	4b06      	ldr	r3, [pc, #24]	@ (80056ec <cleanup_stdio+0x3c>)
 80056d2:	4299      	cmp	r1, r3
 80056d4:	d004      	beq.n	80056e0 <cleanup_stdio+0x30>
 80056d6:	4620      	mov	r0, r4
 80056d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80056dc:	f003 b93c 	b.w	8008958 <_fflush_r>
 80056e0:	bd10      	pop	{r4, pc}
 80056e2:	bf00      	nop
 80056e4:	200005b8 	.word	0x200005b8
 80056e8:	20000620 	.word	0x20000620
 80056ec:	20000688 	.word	0x20000688

080056f0 <global_stdio_init.part.0>:
 80056f0:	b510      	push	{r4, lr}
 80056f2:	4b0b      	ldr	r3, [pc, #44]	@ (8005720 <global_stdio_init.part.0+0x30>)
 80056f4:	4c0b      	ldr	r4, [pc, #44]	@ (8005724 <global_stdio_init.part.0+0x34>)
 80056f6:	4a0c      	ldr	r2, [pc, #48]	@ (8005728 <global_stdio_init.part.0+0x38>)
 80056f8:	4620      	mov	r0, r4
 80056fa:	601a      	str	r2, [r3, #0]
 80056fc:	2104      	movs	r1, #4
 80056fe:	2200      	movs	r2, #0
 8005700:	f7ff ff94 	bl	800562c <std>
 8005704:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005708:	2201      	movs	r2, #1
 800570a:	2109      	movs	r1, #9
 800570c:	f7ff ff8e 	bl	800562c <std>
 8005710:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005714:	2202      	movs	r2, #2
 8005716:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800571a:	2112      	movs	r1, #18
 800571c:	f7ff bf86 	b.w	800562c <std>
 8005720:	200006f0 	.word	0x200006f0
 8005724:	200005b8 	.word	0x200005b8
 8005728:	08005699 	.word	0x08005699

0800572c <__sfp_lock_acquire>:
 800572c:	4801      	ldr	r0, [pc, #4]	@ (8005734 <__sfp_lock_acquire+0x8>)
 800572e:	f000 b986 	b.w	8005a3e <__retarget_lock_acquire_recursive>
 8005732:	bf00      	nop
 8005734:	200006f9 	.word	0x200006f9

08005738 <__sfp_lock_release>:
 8005738:	4801      	ldr	r0, [pc, #4]	@ (8005740 <__sfp_lock_release+0x8>)
 800573a:	f000 b981 	b.w	8005a40 <__retarget_lock_release_recursive>
 800573e:	bf00      	nop
 8005740:	200006f9 	.word	0x200006f9

08005744 <__sinit>:
 8005744:	b510      	push	{r4, lr}
 8005746:	4604      	mov	r4, r0
 8005748:	f7ff fff0 	bl	800572c <__sfp_lock_acquire>
 800574c:	6a23      	ldr	r3, [r4, #32]
 800574e:	b11b      	cbz	r3, 8005758 <__sinit+0x14>
 8005750:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005754:	f7ff bff0 	b.w	8005738 <__sfp_lock_release>
 8005758:	4b04      	ldr	r3, [pc, #16]	@ (800576c <__sinit+0x28>)
 800575a:	6223      	str	r3, [r4, #32]
 800575c:	4b04      	ldr	r3, [pc, #16]	@ (8005770 <__sinit+0x2c>)
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d1f5      	bne.n	8005750 <__sinit+0xc>
 8005764:	f7ff ffc4 	bl	80056f0 <global_stdio_init.part.0>
 8005768:	e7f2      	b.n	8005750 <__sinit+0xc>
 800576a:	bf00      	nop
 800576c:	080056b1 	.word	0x080056b1
 8005770:	200006f0 	.word	0x200006f0

08005774 <_fwalk_sglue>:
 8005774:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005778:	4607      	mov	r7, r0
 800577a:	4688      	mov	r8, r1
 800577c:	4614      	mov	r4, r2
 800577e:	2600      	movs	r6, #0
 8005780:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005784:	f1b9 0901 	subs.w	r9, r9, #1
 8005788:	d505      	bpl.n	8005796 <_fwalk_sglue+0x22>
 800578a:	6824      	ldr	r4, [r4, #0]
 800578c:	2c00      	cmp	r4, #0
 800578e:	d1f7      	bne.n	8005780 <_fwalk_sglue+0xc>
 8005790:	4630      	mov	r0, r6
 8005792:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005796:	89ab      	ldrh	r3, [r5, #12]
 8005798:	2b01      	cmp	r3, #1
 800579a:	d907      	bls.n	80057ac <_fwalk_sglue+0x38>
 800579c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80057a0:	3301      	adds	r3, #1
 80057a2:	d003      	beq.n	80057ac <_fwalk_sglue+0x38>
 80057a4:	4629      	mov	r1, r5
 80057a6:	4638      	mov	r0, r7
 80057a8:	47c0      	blx	r8
 80057aa:	4306      	orrs	r6, r0
 80057ac:	3568      	adds	r5, #104	@ 0x68
 80057ae:	e7e9      	b.n	8005784 <_fwalk_sglue+0x10>

080057b0 <sniprintf>:
 80057b0:	b40c      	push	{r2, r3}
 80057b2:	b530      	push	{r4, r5, lr}
 80057b4:	4b18      	ldr	r3, [pc, #96]	@ (8005818 <sniprintf+0x68>)
 80057b6:	1e0c      	subs	r4, r1, #0
 80057b8:	681d      	ldr	r5, [r3, #0]
 80057ba:	b09d      	sub	sp, #116	@ 0x74
 80057bc:	da08      	bge.n	80057d0 <sniprintf+0x20>
 80057be:	238b      	movs	r3, #139	@ 0x8b
 80057c0:	f04f 30ff 	mov.w	r0, #4294967295
 80057c4:	602b      	str	r3, [r5, #0]
 80057c6:	b01d      	add	sp, #116	@ 0x74
 80057c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80057cc:	b002      	add	sp, #8
 80057ce:	4770      	bx	lr
 80057d0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80057d4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80057d8:	f04f 0300 	mov.w	r3, #0
 80057dc:	931b      	str	r3, [sp, #108]	@ 0x6c
 80057de:	bf0c      	ite	eq
 80057e0:	4623      	moveq	r3, r4
 80057e2:	f104 33ff 	addne.w	r3, r4, #4294967295
 80057e6:	9304      	str	r3, [sp, #16]
 80057e8:	9307      	str	r3, [sp, #28]
 80057ea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80057ee:	9002      	str	r0, [sp, #8]
 80057f0:	9006      	str	r0, [sp, #24]
 80057f2:	f8ad 3016 	strh.w	r3, [sp, #22]
 80057f6:	4628      	mov	r0, r5
 80057f8:	ab21      	add	r3, sp, #132	@ 0x84
 80057fa:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80057fc:	a902      	add	r1, sp, #8
 80057fe:	9301      	str	r3, [sp, #4]
 8005800:	f002 fc14 	bl	800802c <_svfiprintf_r>
 8005804:	1c43      	adds	r3, r0, #1
 8005806:	bfbc      	itt	lt
 8005808:	238b      	movlt	r3, #139	@ 0x8b
 800580a:	602b      	strlt	r3, [r5, #0]
 800580c:	2c00      	cmp	r4, #0
 800580e:	d0da      	beq.n	80057c6 <sniprintf+0x16>
 8005810:	2200      	movs	r2, #0
 8005812:	9b02      	ldr	r3, [sp, #8]
 8005814:	701a      	strb	r2, [r3, #0]
 8005816:	e7d6      	b.n	80057c6 <sniprintf+0x16>
 8005818:	20000034 	.word	0x20000034

0800581c <siprintf>:
 800581c:	b40e      	push	{r1, r2, r3}
 800581e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005822:	b510      	push	{r4, lr}
 8005824:	2400      	movs	r4, #0
 8005826:	b09d      	sub	sp, #116	@ 0x74
 8005828:	ab1f      	add	r3, sp, #124	@ 0x7c
 800582a:	9002      	str	r0, [sp, #8]
 800582c:	9006      	str	r0, [sp, #24]
 800582e:	9107      	str	r1, [sp, #28]
 8005830:	9104      	str	r1, [sp, #16]
 8005832:	4809      	ldr	r0, [pc, #36]	@ (8005858 <siprintf+0x3c>)
 8005834:	4909      	ldr	r1, [pc, #36]	@ (800585c <siprintf+0x40>)
 8005836:	f853 2b04 	ldr.w	r2, [r3], #4
 800583a:	9105      	str	r1, [sp, #20]
 800583c:	6800      	ldr	r0, [r0, #0]
 800583e:	a902      	add	r1, sp, #8
 8005840:	9301      	str	r3, [sp, #4]
 8005842:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005844:	f002 fbf2 	bl	800802c <_svfiprintf_r>
 8005848:	9b02      	ldr	r3, [sp, #8]
 800584a:	701c      	strb	r4, [r3, #0]
 800584c:	b01d      	add	sp, #116	@ 0x74
 800584e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005852:	b003      	add	sp, #12
 8005854:	4770      	bx	lr
 8005856:	bf00      	nop
 8005858:	20000034 	.word	0x20000034
 800585c:	ffff0208 	.word	0xffff0208

08005860 <siscanf>:
 8005860:	b40e      	push	{r1, r2, r3}
 8005862:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8005866:	b570      	push	{r4, r5, r6, lr}
 8005868:	2500      	movs	r5, #0
 800586a:	b09d      	sub	sp, #116	@ 0x74
 800586c:	ac21      	add	r4, sp, #132	@ 0x84
 800586e:	f854 6b04 	ldr.w	r6, [r4], #4
 8005872:	f8ad 2014 	strh.w	r2, [sp, #20]
 8005876:	951b      	str	r5, [sp, #108]	@ 0x6c
 8005878:	9002      	str	r0, [sp, #8]
 800587a:	9006      	str	r0, [sp, #24]
 800587c:	f7fa fc68 	bl	8000150 <strlen>
 8005880:	4b0b      	ldr	r3, [pc, #44]	@ (80058b0 <siscanf+0x50>)
 8005882:	9003      	str	r0, [sp, #12]
 8005884:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005886:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800588a:	9007      	str	r0, [sp, #28]
 800588c:	4809      	ldr	r0, [pc, #36]	@ (80058b4 <siscanf+0x54>)
 800588e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005892:	4632      	mov	r2, r6
 8005894:	4623      	mov	r3, r4
 8005896:	a902      	add	r1, sp, #8
 8005898:	6800      	ldr	r0, [r0, #0]
 800589a:	950f      	str	r5, [sp, #60]	@ 0x3c
 800589c:	9514      	str	r5, [sp, #80]	@ 0x50
 800589e:	9401      	str	r4, [sp, #4]
 80058a0:	f002 fd1a 	bl	80082d8 <__ssvfiscanf_r>
 80058a4:	b01d      	add	sp, #116	@ 0x74
 80058a6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80058aa:	b003      	add	sp, #12
 80058ac:	4770      	bx	lr
 80058ae:	bf00      	nop
 80058b0:	080058db 	.word	0x080058db
 80058b4:	20000034 	.word	0x20000034

080058b8 <__sread>:
 80058b8:	b510      	push	{r4, lr}
 80058ba:	460c      	mov	r4, r1
 80058bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058c0:	f000 f86e 	bl	80059a0 <_read_r>
 80058c4:	2800      	cmp	r0, #0
 80058c6:	bfab      	itete	ge
 80058c8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80058ca:	89a3      	ldrhlt	r3, [r4, #12]
 80058cc:	181b      	addge	r3, r3, r0
 80058ce:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80058d2:	bfac      	ite	ge
 80058d4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80058d6:	81a3      	strhlt	r3, [r4, #12]
 80058d8:	bd10      	pop	{r4, pc}

080058da <__seofread>:
 80058da:	2000      	movs	r0, #0
 80058dc:	4770      	bx	lr

080058de <__swrite>:
 80058de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058e2:	461f      	mov	r7, r3
 80058e4:	898b      	ldrh	r3, [r1, #12]
 80058e6:	4605      	mov	r5, r0
 80058e8:	05db      	lsls	r3, r3, #23
 80058ea:	460c      	mov	r4, r1
 80058ec:	4616      	mov	r6, r2
 80058ee:	d505      	bpl.n	80058fc <__swrite+0x1e>
 80058f0:	2302      	movs	r3, #2
 80058f2:	2200      	movs	r2, #0
 80058f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058f8:	f000 f840 	bl	800597c <_lseek_r>
 80058fc:	89a3      	ldrh	r3, [r4, #12]
 80058fe:	4632      	mov	r2, r6
 8005900:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005904:	81a3      	strh	r3, [r4, #12]
 8005906:	4628      	mov	r0, r5
 8005908:	463b      	mov	r3, r7
 800590a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800590e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005912:	f000 b857 	b.w	80059c4 <_write_r>

08005916 <__sseek>:
 8005916:	b510      	push	{r4, lr}
 8005918:	460c      	mov	r4, r1
 800591a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800591e:	f000 f82d 	bl	800597c <_lseek_r>
 8005922:	1c43      	adds	r3, r0, #1
 8005924:	89a3      	ldrh	r3, [r4, #12]
 8005926:	bf15      	itete	ne
 8005928:	6560      	strne	r0, [r4, #84]	@ 0x54
 800592a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800592e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005932:	81a3      	strheq	r3, [r4, #12]
 8005934:	bf18      	it	ne
 8005936:	81a3      	strhne	r3, [r4, #12]
 8005938:	bd10      	pop	{r4, pc}

0800593a <__sclose>:
 800593a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800593e:	f000 b80d 	b.w	800595c <_close_r>

08005942 <memset>:
 8005942:	4603      	mov	r3, r0
 8005944:	4402      	add	r2, r0
 8005946:	4293      	cmp	r3, r2
 8005948:	d100      	bne.n	800594c <memset+0xa>
 800594a:	4770      	bx	lr
 800594c:	f803 1b01 	strb.w	r1, [r3], #1
 8005950:	e7f9      	b.n	8005946 <memset+0x4>
	...

08005954 <_localeconv_r>:
 8005954:	4800      	ldr	r0, [pc, #0]	@ (8005958 <_localeconv_r+0x4>)
 8005956:	4770      	bx	lr
 8005958:	20000174 	.word	0x20000174

0800595c <_close_r>:
 800595c:	b538      	push	{r3, r4, r5, lr}
 800595e:	2300      	movs	r3, #0
 8005960:	4d05      	ldr	r5, [pc, #20]	@ (8005978 <_close_r+0x1c>)
 8005962:	4604      	mov	r4, r0
 8005964:	4608      	mov	r0, r1
 8005966:	602b      	str	r3, [r5, #0]
 8005968:	f7fd f8b1 	bl	8002ace <_close>
 800596c:	1c43      	adds	r3, r0, #1
 800596e:	d102      	bne.n	8005976 <_close_r+0x1a>
 8005970:	682b      	ldr	r3, [r5, #0]
 8005972:	b103      	cbz	r3, 8005976 <_close_r+0x1a>
 8005974:	6023      	str	r3, [r4, #0]
 8005976:	bd38      	pop	{r3, r4, r5, pc}
 8005978:	200006f4 	.word	0x200006f4

0800597c <_lseek_r>:
 800597c:	b538      	push	{r3, r4, r5, lr}
 800597e:	4604      	mov	r4, r0
 8005980:	4608      	mov	r0, r1
 8005982:	4611      	mov	r1, r2
 8005984:	2200      	movs	r2, #0
 8005986:	4d05      	ldr	r5, [pc, #20]	@ (800599c <_lseek_r+0x20>)
 8005988:	602a      	str	r2, [r5, #0]
 800598a:	461a      	mov	r2, r3
 800598c:	f7fd f8c3 	bl	8002b16 <_lseek>
 8005990:	1c43      	adds	r3, r0, #1
 8005992:	d102      	bne.n	800599a <_lseek_r+0x1e>
 8005994:	682b      	ldr	r3, [r5, #0]
 8005996:	b103      	cbz	r3, 800599a <_lseek_r+0x1e>
 8005998:	6023      	str	r3, [r4, #0]
 800599a:	bd38      	pop	{r3, r4, r5, pc}
 800599c:	200006f4 	.word	0x200006f4

080059a0 <_read_r>:
 80059a0:	b538      	push	{r3, r4, r5, lr}
 80059a2:	4604      	mov	r4, r0
 80059a4:	4608      	mov	r0, r1
 80059a6:	4611      	mov	r1, r2
 80059a8:	2200      	movs	r2, #0
 80059aa:	4d05      	ldr	r5, [pc, #20]	@ (80059c0 <_read_r+0x20>)
 80059ac:	602a      	str	r2, [r5, #0]
 80059ae:	461a      	mov	r2, r3
 80059b0:	f7fd f854 	bl	8002a5c <_read>
 80059b4:	1c43      	adds	r3, r0, #1
 80059b6:	d102      	bne.n	80059be <_read_r+0x1e>
 80059b8:	682b      	ldr	r3, [r5, #0]
 80059ba:	b103      	cbz	r3, 80059be <_read_r+0x1e>
 80059bc:	6023      	str	r3, [r4, #0]
 80059be:	bd38      	pop	{r3, r4, r5, pc}
 80059c0:	200006f4 	.word	0x200006f4

080059c4 <_write_r>:
 80059c4:	b538      	push	{r3, r4, r5, lr}
 80059c6:	4604      	mov	r4, r0
 80059c8:	4608      	mov	r0, r1
 80059ca:	4611      	mov	r1, r2
 80059cc:	2200      	movs	r2, #0
 80059ce:	4d05      	ldr	r5, [pc, #20]	@ (80059e4 <_write_r+0x20>)
 80059d0:	602a      	str	r2, [r5, #0]
 80059d2:	461a      	mov	r2, r3
 80059d4:	f7fd f85f 	bl	8002a96 <_write>
 80059d8:	1c43      	adds	r3, r0, #1
 80059da:	d102      	bne.n	80059e2 <_write_r+0x1e>
 80059dc:	682b      	ldr	r3, [r5, #0]
 80059de:	b103      	cbz	r3, 80059e2 <_write_r+0x1e>
 80059e0:	6023      	str	r3, [r4, #0]
 80059e2:	bd38      	pop	{r3, r4, r5, pc}
 80059e4:	200006f4 	.word	0x200006f4

080059e8 <__errno>:
 80059e8:	4b01      	ldr	r3, [pc, #4]	@ (80059f0 <__errno+0x8>)
 80059ea:	6818      	ldr	r0, [r3, #0]
 80059ec:	4770      	bx	lr
 80059ee:	bf00      	nop
 80059f0:	20000034 	.word	0x20000034

080059f4 <__libc_init_array>:
 80059f4:	b570      	push	{r4, r5, r6, lr}
 80059f6:	2600      	movs	r6, #0
 80059f8:	4d0c      	ldr	r5, [pc, #48]	@ (8005a2c <__libc_init_array+0x38>)
 80059fa:	4c0d      	ldr	r4, [pc, #52]	@ (8005a30 <__libc_init_array+0x3c>)
 80059fc:	1b64      	subs	r4, r4, r5
 80059fe:	10a4      	asrs	r4, r4, #2
 8005a00:	42a6      	cmp	r6, r4
 8005a02:	d109      	bne.n	8005a18 <__libc_init_array+0x24>
 8005a04:	f003 ff6a 	bl	80098dc <_init>
 8005a08:	2600      	movs	r6, #0
 8005a0a:	4d0a      	ldr	r5, [pc, #40]	@ (8005a34 <__libc_init_array+0x40>)
 8005a0c:	4c0a      	ldr	r4, [pc, #40]	@ (8005a38 <__libc_init_array+0x44>)
 8005a0e:	1b64      	subs	r4, r4, r5
 8005a10:	10a4      	asrs	r4, r4, #2
 8005a12:	42a6      	cmp	r6, r4
 8005a14:	d105      	bne.n	8005a22 <__libc_init_array+0x2e>
 8005a16:	bd70      	pop	{r4, r5, r6, pc}
 8005a18:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a1c:	4798      	blx	r3
 8005a1e:	3601      	adds	r6, #1
 8005a20:	e7ee      	b.n	8005a00 <__libc_init_array+0xc>
 8005a22:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a26:	4798      	blx	r3
 8005a28:	3601      	adds	r6, #1
 8005a2a:	e7f2      	b.n	8005a12 <__libc_init_array+0x1e>
 8005a2c:	08009e1c 	.word	0x08009e1c
 8005a30:	08009e1c 	.word	0x08009e1c
 8005a34:	08009e1c 	.word	0x08009e1c
 8005a38:	08009e20 	.word	0x08009e20

08005a3c <__retarget_lock_init_recursive>:
 8005a3c:	4770      	bx	lr

08005a3e <__retarget_lock_acquire_recursive>:
 8005a3e:	4770      	bx	lr

08005a40 <__retarget_lock_release_recursive>:
 8005a40:	4770      	bx	lr

08005a42 <memchr>:
 8005a42:	4603      	mov	r3, r0
 8005a44:	b510      	push	{r4, lr}
 8005a46:	b2c9      	uxtb	r1, r1
 8005a48:	4402      	add	r2, r0
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	d101      	bne.n	8005a54 <memchr+0x12>
 8005a50:	2000      	movs	r0, #0
 8005a52:	e003      	b.n	8005a5c <memchr+0x1a>
 8005a54:	7804      	ldrb	r4, [r0, #0]
 8005a56:	3301      	adds	r3, #1
 8005a58:	428c      	cmp	r4, r1
 8005a5a:	d1f6      	bne.n	8005a4a <memchr+0x8>
 8005a5c:	bd10      	pop	{r4, pc}

08005a5e <memcpy>:
 8005a5e:	440a      	add	r2, r1
 8005a60:	4291      	cmp	r1, r2
 8005a62:	f100 33ff 	add.w	r3, r0, #4294967295
 8005a66:	d100      	bne.n	8005a6a <memcpy+0xc>
 8005a68:	4770      	bx	lr
 8005a6a:	b510      	push	{r4, lr}
 8005a6c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005a70:	4291      	cmp	r1, r2
 8005a72:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005a76:	d1f9      	bne.n	8005a6c <memcpy+0xe>
 8005a78:	bd10      	pop	{r4, pc}
	...

08005a7c <nanf>:
 8005a7c:	4800      	ldr	r0, [pc, #0]	@ (8005a80 <nanf+0x4>)
 8005a7e:	4770      	bx	lr
 8005a80:	7fc00000 	.word	0x7fc00000

08005a84 <quorem>:
 8005a84:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a88:	6903      	ldr	r3, [r0, #16]
 8005a8a:	690c      	ldr	r4, [r1, #16]
 8005a8c:	4607      	mov	r7, r0
 8005a8e:	42a3      	cmp	r3, r4
 8005a90:	db7e      	blt.n	8005b90 <quorem+0x10c>
 8005a92:	3c01      	subs	r4, #1
 8005a94:	00a3      	lsls	r3, r4, #2
 8005a96:	f100 0514 	add.w	r5, r0, #20
 8005a9a:	f101 0814 	add.w	r8, r1, #20
 8005a9e:	9300      	str	r3, [sp, #0]
 8005aa0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005aa4:	9301      	str	r3, [sp, #4]
 8005aa6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005aaa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005aae:	3301      	adds	r3, #1
 8005ab0:	429a      	cmp	r2, r3
 8005ab2:	fbb2 f6f3 	udiv	r6, r2, r3
 8005ab6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005aba:	d32e      	bcc.n	8005b1a <quorem+0x96>
 8005abc:	f04f 0a00 	mov.w	sl, #0
 8005ac0:	46c4      	mov	ip, r8
 8005ac2:	46ae      	mov	lr, r5
 8005ac4:	46d3      	mov	fp, sl
 8005ac6:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005aca:	b298      	uxth	r0, r3
 8005acc:	fb06 a000 	mla	r0, r6, r0, sl
 8005ad0:	0c1b      	lsrs	r3, r3, #16
 8005ad2:	0c02      	lsrs	r2, r0, #16
 8005ad4:	fb06 2303 	mla	r3, r6, r3, r2
 8005ad8:	f8de 2000 	ldr.w	r2, [lr]
 8005adc:	b280      	uxth	r0, r0
 8005ade:	b292      	uxth	r2, r2
 8005ae0:	1a12      	subs	r2, r2, r0
 8005ae2:	445a      	add	r2, fp
 8005ae4:	f8de 0000 	ldr.w	r0, [lr]
 8005ae8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005aec:	b29b      	uxth	r3, r3
 8005aee:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005af2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005af6:	b292      	uxth	r2, r2
 8005af8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005afc:	45e1      	cmp	r9, ip
 8005afe:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005b02:	f84e 2b04 	str.w	r2, [lr], #4
 8005b06:	d2de      	bcs.n	8005ac6 <quorem+0x42>
 8005b08:	9b00      	ldr	r3, [sp, #0]
 8005b0a:	58eb      	ldr	r3, [r5, r3]
 8005b0c:	b92b      	cbnz	r3, 8005b1a <quorem+0x96>
 8005b0e:	9b01      	ldr	r3, [sp, #4]
 8005b10:	3b04      	subs	r3, #4
 8005b12:	429d      	cmp	r5, r3
 8005b14:	461a      	mov	r2, r3
 8005b16:	d32f      	bcc.n	8005b78 <quorem+0xf4>
 8005b18:	613c      	str	r4, [r7, #16]
 8005b1a:	4638      	mov	r0, r7
 8005b1c:	f001 f9ca 	bl	8006eb4 <__mcmp>
 8005b20:	2800      	cmp	r0, #0
 8005b22:	db25      	blt.n	8005b70 <quorem+0xec>
 8005b24:	4629      	mov	r1, r5
 8005b26:	2000      	movs	r0, #0
 8005b28:	f858 2b04 	ldr.w	r2, [r8], #4
 8005b2c:	f8d1 c000 	ldr.w	ip, [r1]
 8005b30:	fa1f fe82 	uxth.w	lr, r2
 8005b34:	fa1f f38c 	uxth.w	r3, ip
 8005b38:	eba3 030e 	sub.w	r3, r3, lr
 8005b3c:	4403      	add	r3, r0
 8005b3e:	0c12      	lsrs	r2, r2, #16
 8005b40:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005b44:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005b48:	b29b      	uxth	r3, r3
 8005b4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005b4e:	45c1      	cmp	r9, r8
 8005b50:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005b54:	f841 3b04 	str.w	r3, [r1], #4
 8005b58:	d2e6      	bcs.n	8005b28 <quorem+0xa4>
 8005b5a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005b5e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005b62:	b922      	cbnz	r2, 8005b6e <quorem+0xea>
 8005b64:	3b04      	subs	r3, #4
 8005b66:	429d      	cmp	r5, r3
 8005b68:	461a      	mov	r2, r3
 8005b6a:	d30b      	bcc.n	8005b84 <quorem+0x100>
 8005b6c:	613c      	str	r4, [r7, #16]
 8005b6e:	3601      	adds	r6, #1
 8005b70:	4630      	mov	r0, r6
 8005b72:	b003      	add	sp, #12
 8005b74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b78:	6812      	ldr	r2, [r2, #0]
 8005b7a:	3b04      	subs	r3, #4
 8005b7c:	2a00      	cmp	r2, #0
 8005b7e:	d1cb      	bne.n	8005b18 <quorem+0x94>
 8005b80:	3c01      	subs	r4, #1
 8005b82:	e7c6      	b.n	8005b12 <quorem+0x8e>
 8005b84:	6812      	ldr	r2, [r2, #0]
 8005b86:	3b04      	subs	r3, #4
 8005b88:	2a00      	cmp	r2, #0
 8005b8a:	d1ef      	bne.n	8005b6c <quorem+0xe8>
 8005b8c:	3c01      	subs	r4, #1
 8005b8e:	e7ea      	b.n	8005b66 <quorem+0xe2>
 8005b90:	2000      	movs	r0, #0
 8005b92:	e7ee      	b.n	8005b72 <quorem+0xee>
 8005b94:	0000      	movs	r0, r0
	...

08005b98 <_dtoa_r>:
 8005b98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b9c:	4614      	mov	r4, r2
 8005b9e:	461d      	mov	r5, r3
 8005ba0:	69c7      	ldr	r7, [r0, #28]
 8005ba2:	b097      	sub	sp, #92	@ 0x5c
 8005ba4:	4681      	mov	r9, r0
 8005ba6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005baa:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8005bac:	b97f      	cbnz	r7, 8005bce <_dtoa_r+0x36>
 8005bae:	2010      	movs	r0, #16
 8005bb0:	f000 fe0e 	bl	80067d0 <malloc>
 8005bb4:	4602      	mov	r2, r0
 8005bb6:	f8c9 001c 	str.w	r0, [r9, #28]
 8005bba:	b920      	cbnz	r0, 8005bc6 <_dtoa_r+0x2e>
 8005bbc:	21ef      	movs	r1, #239	@ 0xef
 8005bbe:	4bac      	ldr	r3, [pc, #688]	@ (8005e70 <_dtoa_r+0x2d8>)
 8005bc0:	48ac      	ldr	r0, [pc, #688]	@ (8005e74 <_dtoa_r+0x2dc>)
 8005bc2:	f002 ffa5 	bl	8008b10 <__assert_func>
 8005bc6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005bca:	6007      	str	r7, [r0, #0]
 8005bcc:	60c7      	str	r7, [r0, #12]
 8005bce:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005bd2:	6819      	ldr	r1, [r3, #0]
 8005bd4:	b159      	cbz	r1, 8005bee <_dtoa_r+0x56>
 8005bd6:	685a      	ldr	r2, [r3, #4]
 8005bd8:	2301      	movs	r3, #1
 8005bda:	4093      	lsls	r3, r2
 8005bdc:	604a      	str	r2, [r1, #4]
 8005bde:	608b      	str	r3, [r1, #8]
 8005be0:	4648      	mov	r0, r9
 8005be2:	f000 feeb 	bl	80069bc <_Bfree>
 8005be6:	2200      	movs	r2, #0
 8005be8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005bec:	601a      	str	r2, [r3, #0]
 8005bee:	1e2b      	subs	r3, r5, #0
 8005bf0:	bfaf      	iteee	ge
 8005bf2:	2300      	movge	r3, #0
 8005bf4:	2201      	movlt	r2, #1
 8005bf6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005bfa:	9307      	strlt	r3, [sp, #28]
 8005bfc:	bfa8      	it	ge
 8005bfe:	6033      	strge	r3, [r6, #0]
 8005c00:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8005c04:	4b9c      	ldr	r3, [pc, #624]	@ (8005e78 <_dtoa_r+0x2e0>)
 8005c06:	bfb8      	it	lt
 8005c08:	6032      	strlt	r2, [r6, #0]
 8005c0a:	ea33 0308 	bics.w	r3, r3, r8
 8005c0e:	d112      	bne.n	8005c36 <_dtoa_r+0x9e>
 8005c10:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005c14:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005c16:	6013      	str	r3, [r2, #0]
 8005c18:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005c1c:	4323      	orrs	r3, r4
 8005c1e:	f000 855e 	beq.w	80066de <_dtoa_r+0xb46>
 8005c22:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005c24:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8005e7c <_dtoa_r+0x2e4>
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	f000 8560 	beq.w	80066ee <_dtoa_r+0xb56>
 8005c2e:	f10a 0303 	add.w	r3, sl, #3
 8005c32:	f000 bd5a 	b.w	80066ea <_dtoa_r+0xb52>
 8005c36:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005c3a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005c3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005c42:	2200      	movs	r2, #0
 8005c44:	2300      	movs	r3, #0
 8005c46:	f7fa feaf 	bl	80009a8 <__aeabi_dcmpeq>
 8005c4a:	4607      	mov	r7, r0
 8005c4c:	b158      	cbz	r0, 8005c66 <_dtoa_r+0xce>
 8005c4e:	2301      	movs	r3, #1
 8005c50:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005c52:	6013      	str	r3, [r2, #0]
 8005c54:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005c56:	b113      	cbz	r3, 8005c5e <_dtoa_r+0xc6>
 8005c58:	4b89      	ldr	r3, [pc, #548]	@ (8005e80 <_dtoa_r+0x2e8>)
 8005c5a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005c5c:	6013      	str	r3, [r2, #0]
 8005c5e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8005e84 <_dtoa_r+0x2ec>
 8005c62:	f000 bd44 	b.w	80066ee <_dtoa_r+0xb56>
 8005c66:	ab14      	add	r3, sp, #80	@ 0x50
 8005c68:	9301      	str	r3, [sp, #4]
 8005c6a:	ab15      	add	r3, sp, #84	@ 0x54
 8005c6c:	9300      	str	r3, [sp, #0]
 8005c6e:	4648      	mov	r0, r9
 8005c70:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005c74:	f001 fa36 	bl	80070e4 <__d2b>
 8005c78:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005c7c:	9003      	str	r0, [sp, #12]
 8005c7e:	2e00      	cmp	r6, #0
 8005c80:	d078      	beq.n	8005d74 <_dtoa_r+0x1dc>
 8005c82:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005c86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005c88:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005c8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005c90:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005c94:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005c98:	9712      	str	r7, [sp, #72]	@ 0x48
 8005c9a:	4619      	mov	r1, r3
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	4b7a      	ldr	r3, [pc, #488]	@ (8005e88 <_dtoa_r+0x2f0>)
 8005ca0:	f7fa fa62 	bl	8000168 <__aeabi_dsub>
 8005ca4:	a36c      	add	r3, pc, #432	@ (adr r3, 8005e58 <_dtoa_r+0x2c0>)
 8005ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005caa:	f7fa fc15 	bl	80004d8 <__aeabi_dmul>
 8005cae:	a36c      	add	r3, pc, #432	@ (adr r3, 8005e60 <_dtoa_r+0x2c8>)
 8005cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cb4:	f7fa fa5a 	bl	800016c <__adddf3>
 8005cb8:	4604      	mov	r4, r0
 8005cba:	4630      	mov	r0, r6
 8005cbc:	460d      	mov	r5, r1
 8005cbe:	f7fa fba1 	bl	8000404 <__aeabi_i2d>
 8005cc2:	a369      	add	r3, pc, #420	@ (adr r3, 8005e68 <_dtoa_r+0x2d0>)
 8005cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cc8:	f7fa fc06 	bl	80004d8 <__aeabi_dmul>
 8005ccc:	4602      	mov	r2, r0
 8005cce:	460b      	mov	r3, r1
 8005cd0:	4620      	mov	r0, r4
 8005cd2:	4629      	mov	r1, r5
 8005cd4:	f7fa fa4a 	bl	800016c <__adddf3>
 8005cd8:	4604      	mov	r4, r0
 8005cda:	460d      	mov	r5, r1
 8005cdc:	f7fa feac 	bl	8000a38 <__aeabi_d2iz>
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	4607      	mov	r7, r0
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	4620      	mov	r0, r4
 8005ce8:	4629      	mov	r1, r5
 8005cea:	f7fa fe67 	bl	80009bc <__aeabi_dcmplt>
 8005cee:	b140      	cbz	r0, 8005d02 <_dtoa_r+0x16a>
 8005cf0:	4638      	mov	r0, r7
 8005cf2:	f7fa fb87 	bl	8000404 <__aeabi_i2d>
 8005cf6:	4622      	mov	r2, r4
 8005cf8:	462b      	mov	r3, r5
 8005cfa:	f7fa fe55 	bl	80009a8 <__aeabi_dcmpeq>
 8005cfe:	b900      	cbnz	r0, 8005d02 <_dtoa_r+0x16a>
 8005d00:	3f01      	subs	r7, #1
 8005d02:	2f16      	cmp	r7, #22
 8005d04:	d854      	bhi.n	8005db0 <_dtoa_r+0x218>
 8005d06:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005d0a:	4b60      	ldr	r3, [pc, #384]	@ (8005e8c <_dtoa_r+0x2f4>)
 8005d0c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d14:	f7fa fe52 	bl	80009bc <__aeabi_dcmplt>
 8005d18:	2800      	cmp	r0, #0
 8005d1a:	d04b      	beq.n	8005db4 <_dtoa_r+0x21c>
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	3f01      	subs	r7, #1
 8005d20:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005d22:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005d24:	1b9b      	subs	r3, r3, r6
 8005d26:	1e5a      	subs	r2, r3, #1
 8005d28:	bf49      	itett	mi
 8005d2a:	f1c3 0301 	rsbmi	r3, r3, #1
 8005d2e:	2300      	movpl	r3, #0
 8005d30:	9304      	strmi	r3, [sp, #16]
 8005d32:	2300      	movmi	r3, #0
 8005d34:	9209      	str	r2, [sp, #36]	@ 0x24
 8005d36:	bf54      	ite	pl
 8005d38:	9304      	strpl	r3, [sp, #16]
 8005d3a:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005d3c:	2f00      	cmp	r7, #0
 8005d3e:	db3b      	blt.n	8005db8 <_dtoa_r+0x220>
 8005d40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d42:	970e      	str	r7, [sp, #56]	@ 0x38
 8005d44:	443b      	add	r3, r7
 8005d46:	9309      	str	r3, [sp, #36]	@ 0x24
 8005d48:	2300      	movs	r3, #0
 8005d4a:	930a      	str	r3, [sp, #40]	@ 0x28
 8005d4c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005d4e:	2b09      	cmp	r3, #9
 8005d50:	d865      	bhi.n	8005e1e <_dtoa_r+0x286>
 8005d52:	2b05      	cmp	r3, #5
 8005d54:	bfc4      	itt	gt
 8005d56:	3b04      	subgt	r3, #4
 8005d58:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005d5a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005d5c:	bfc8      	it	gt
 8005d5e:	2400      	movgt	r4, #0
 8005d60:	f1a3 0302 	sub.w	r3, r3, #2
 8005d64:	bfd8      	it	le
 8005d66:	2401      	movle	r4, #1
 8005d68:	2b03      	cmp	r3, #3
 8005d6a:	d864      	bhi.n	8005e36 <_dtoa_r+0x29e>
 8005d6c:	e8df f003 	tbb	[pc, r3]
 8005d70:	2c385553 	.word	0x2c385553
 8005d74:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005d78:	441e      	add	r6, r3
 8005d7a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005d7e:	2b20      	cmp	r3, #32
 8005d80:	bfc1      	itttt	gt
 8005d82:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005d86:	fa08 f803 	lslgt.w	r8, r8, r3
 8005d8a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005d8e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005d92:	bfd6      	itet	le
 8005d94:	f1c3 0320 	rsble	r3, r3, #32
 8005d98:	ea48 0003 	orrgt.w	r0, r8, r3
 8005d9c:	fa04 f003 	lslle.w	r0, r4, r3
 8005da0:	f7fa fb20 	bl	80003e4 <__aeabi_ui2d>
 8005da4:	2201      	movs	r2, #1
 8005da6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005daa:	3e01      	subs	r6, #1
 8005dac:	9212      	str	r2, [sp, #72]	@ 0x48
 8005dae:	e774      	b.n	8005c9a <_dtoa_r+0x102>
 8005db0:	2301      	movs	r3, #1
 8005db2:	e7b5      	b.n	8005d20 <_dtoa_r+0x188>
 8005db4:	900f      	str	r0, [sp, #60]	@ 0x3c
 8005db6:	e7b4      	b.n	8005d22 <_dtoa_r+0x18a>
 8005db8:	9b04      	ldr	r3, [sp, #16]
 8005dba:	1bdb      	subs	r3, r3, r7
 8005dbc:	9304      	str	r3, [sp, #16]
 8005dbe:	427b      	negs	r3, r7
 8005dc0:	930a      	str	r3, [sp, #40]	@ 0x28
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	930e      	str	r3, [sp, #56]	@ 0x38
 8005dc6:	e7c1      	b.n	8005d4c <_dtoa_r+0x1b4>
 8005dc8:	2301      	movs	r3, #1
 8005dca:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005dcc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005dce:	eb07 0b03 	add.w	fp, r7, r3
 8005dd2:	f10b 0301 	add.w	r3, fp, #1
 8005dd6:	2b01      	cmp	r3, #1
 8005dd8:	9308      	str	r3, [sp, #32]
 8005dda:	bfb8      	it	lt
 8005ddc:	2301      	movlt	r3, #1
 8005dde:	e006      	b.n	8005dee <_dtoa_r+0x256>
 8005de0:	2301      	movs	r3, #1
 8005de2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005de4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	dd28      	ble.n	8005e3c <_dtoa_r+0x2a4>
 8005dea:	469b      	mov	fp, r3
 8005dec:	9308      	str	r3, [sp, #32]
 8005dee:	2100      	movs	r1, #0
 8005df0:	2204      	movs	r2, #4
 8005df2:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8005df6:	f102 0514 	add.w	r5, r2, #20
 8005dfa:	429d      	cmp	r5, r3
 8005dfc:	d926      	bls.n	8005e4c <_dtoa_r+0x2b4>
 8005dfe:	6041      	str	r1, [r0, #4]
 8005e00:	4648      	mov	r0, r9
 8005e02:	f000 fd9b 	bl	800693c <_Balloc>
 8005e06:	4682      	mov	sl, r0
 8005e08:	2800      	cmp	r0, #0
 8005e0a:	d143      	bne.n	8005e94 <_dtoa_r+0x2fc>
 8005e0c:	4602      	mov	r2, r0
 8005e0e:	f240 11af 	movw	r1, #431	@ 0x1af
 8005e12:	4b1f      	ldr	r3, [pc, #124]	@ (8005e90 <_dtoa_r+0x2f8>)
 8005e14:	e6d4      	b.n	8005bc0 <_dtoa_r+0x28>
 8005e16:	2300      	movs	r3, #0
 8005e18:	e7e3      	b.n	8005de2 <_dtoa_r+0x24a>
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	e7d5      	b.n	8005dca <_dtoa_r+0x232>
 8005e1e:	2401      	movs	r4, #1
 8005e20:	2300      	movs	r3, #0
 8005e22:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005e24:	9320      	str	r3, [sp, #128]	@ 0x80
 8005e26:	f04f 3bff 	mov.w	fp, #4294967295
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	2312      	movs	r3, #18
 8005e2e:	f8cd b020 	str.w	fp, [sp, #32]
 8005e32:	9221      	str	r2, [sp, #132]	@ 0x84
 8005e34:	e7db      	b.n	8005dee <_dtoa_r+0x256>
 8005e36:	2301      	movs	r3, #1
 8005e38:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005e3a:	e7f4      	b.n	8005e26 <_dtoa_r+0x28e>
 8005e3c:	f04f 0b01 	mov.w	fp, #1
 8005e40:	465b      	mov	r3, fp
 8005e42:	f8cd b020 	str.w	fp, [sp, #32]
 8005e46:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8005e4a:	e7d0      	b.n	8005dee <_dtoa_r+0x256>
 8005e4c:	3101      	adds	r1, #1
 8005e4e:	0052      	lsls	r2, r2, #1
 8005e50:	e7d1      	b.n	8005df6 <_dtoa_r+0x25e>
 8005e52:	bf00      	nop
 8005e54:	f3af 8000 	nop.w
 8005e58:	636f4361 	.word	0x636f4361
 8005e5c:	3fd287a7 	.word	0x3fd287a7
 8005e60:	8b60c8b3 	.word	0x8b60c8b3
 8005e64:	3fc68a28 	.word	0x3fc68a28
 8005e68:	509f79fb 	.word	0x509f79fb
 8005e6c:	3fd34413 	.word	0x3fd34413
 8005e70:	08009a12 	.word	0x08009a12
 8005e74:	08009a29 	.word	0x08009a29
 8005e78:	7ff00000 	.word	0x7ff00000
 8005e7c:	08009a0e 	.word	0x08009a0e
 8005e80:	08009b15 	.word	0x08009b15
 8005e84:	08009b14 	.word	0x08009b14
 8005e88:	3ff80000 	.word	0x3ff80000
 8005e8c:	08009bf8 	.word	0x08009bf8
 8005e90:	08009a81 	.word	0x08009a81
 8005e94:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005e98:	6018      	str	r0, [r3, #0]
 8005e9a:	9b08      	ldr	r3, [sp, #32]
 8005e9c:	2b0e      	cmp	r3, #14
 8005e9e:	f200 80a1 	bhi.w	8005fe4 <_dtoa_r+0x44c>
 8005ea2:	2c00      	cmp	r4, #0
 8005ea4:	f000 809e 	beq.w	8005fe4 <_dtoa_r+0x44c>
 8005ea8:	2f00      	cmp	r7, #0
 8005eaa:	dd33      	ble.n	8005f14 <_dtoa_r+0x37c>
 8005eac:	4b9c      	ldr	r3, [pc, #624]	@ (8006120 <_dtoa_r+0x588>)
 8005eae:	f007 020f 	and.w	r2, r7, #15
 8005eb2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005eb6:	05f8      	lsls	r0, r7, #23
 8005eb8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005ebc:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8005ec0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005ec4:	d516      	bpl.n	8005ef4 <_dtoa_r+0x35c>
 8005ec6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005eca:	4b96      	ldr	r3, [pc, #600]	@ (8006124 <_dtoa_r+0x58c>)
 8005ecc:	2603      	movs	r6, #3
 8005ece:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005ed2:	f7fa fc2b 	bl	800072c <__aeabi_ddiv>
 8005ed6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005eda:	f004 040f 	and.w	r4, r4, #15
 8005ede:	4d91      	ldr	r5, [pc, #580]	@ (8006124 <_dtoa_r+0x58c>)
 8005ee0:	b954      	cbnz	r4, 8005ef8 <_dtoa_r+0x360>
 8005ee2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005ee6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005eea:	f7fa fc1f 	bl	800072c <__aeabi_ddiv>
 8005eee:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005ef2:	e028      	b.n	8005f46 <_dtoa_r+0x3ae>
 8005ef4:	2602      	movs	r6, #2
 8005ef6:	e7f2      	b.n	8005ede <_dtoa_r+0x346>
 8005ef8:	07e1      	lsls	r1, r4, #31
 8005efa:	d508      	bpl.n	8005f0e <_dtoa_r+0x376>
 8005efc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005f00:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005f04:	f7fa fae8 	bl	80004d8 <__aeabi_dmul>
 8005f08:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005f0c:	3601      	adds	r6, #1
 8005f0e:	1064      	asrs	r4, r4, #1
 8005f10:	3508      	adds	r5, #8
 8005f12:	e7e5      	b.n	8005ee0 <_dtoa_r+0x348>
 8005f14:	f000 80af 	beq.w	8006076 <_dtoa_r+0x4de>
 8005f18:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005f1c:	427c      	negs	r4, r7
 8005f1e:	4b80      	ldr	r3, [pc, #512]	@ (8006120 <_dtoa_r+0x588>)
 8005f20:	f004 020f 	and.w	r2, r4, #15
 8005f24:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f2c:	f7fa fad4 	bl	80004d8 <__aeabi_dmul>
 8005f30:	2602      	movs	r6, #2
 8005f32:	2300      	movs	r3, #0
 8005f34:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005f38:	4d7a      	ldr	r5, [pc, #488]	@ (8006124 <_dtoa_r+0x58c>)
 8005f3a:	1124      	asrs	r4, r4, #4
 8005f3c:	2c00      	cmp	r4, #0
 8005f3e:	f040 808f 	bne.w	8006060 <_dtoa_r+0x4c8>
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d1d3      	bne.n	8005eee <_dtoa_r+0x356>
 8005f46:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8005f4a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	f000 8094 	beq.w	800607a <_dtoa_r+0x4e2>
 8005f52:	2200      	movs	r2, #0
 8005f54:	4620      	mov	r0, r4
 8005f56:	4629      	mov	r1, r5
 8005f58:	4b73      	ldr	r3, [pc, #460]	@ (8006128 <_dtoa_r+0x590>)
 8005f5a:	f7fa fd2f 	bl	80009bc <__aeabi_dcmplt>
 8005f5e:	2800      	cmp	r0, #0
 8005f60:	f000 808b 	beq.w	800607a <_dtoa_r+0x4e2>
 8005f64:	9b08      	ldr	r3, [sp, #32]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	f000 8087 	beq.w	800607a <_dtoa_r+0x4e2>
 8005f6c:	f1bb 0f00 	cmp.w	fp, #0
 8005f70:	dd34      	ble.n	8005fdc <_dtoa_r+0x444>
 8005f72:	4620      	mov	r0, r4
 8005f74:	2200      	movs	r2, #0
 8005f76:	4629      	mov	r1, r5
 8005f78:	4b6c      	ldr	r3, [pc, #432]	@ (800612c <_dtoa_r+0x594>)
 8005f7a:	f7fa faad 	bl	80004d8 <__aeabi_dmul>
 8005f7e:	465c      	mov	r4, fp
 8005f80:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005f84:	f107 38ff 	add.w	r8, r7, #4294967295
 8005f88:	3601      	adds	r6, #1
 8005f8a:	4630      	mov	r0, r6
 8005f8c:	f7fa fa3a 	bl	8000404 <__aeabi_i2d>
 8005f90:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005f94:	f7fa faa0 	bl	80004d8 <__aeabi_dmul>
 8005f98:	2200      	movs	r2, #0
 8005f9a:	4b65      	ldr	r3, [pc, #404]	@ (8006130 <_dtoa_r+0x598>)
 8005f9c:	f7fa f8e6 	bl	800016c <__adddf3>
 8005fa0:	4605      	mov	r5, r0
 8005fa2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005fa6:	2c00      	cmp	r4, #0
 8005fa8:	d16a      	bne.n	8006080 <_dtoa_r+0x4e8>
 8005faa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005fae:	2200      	movs	r2, #0
 8005fb0:	4b60      	ldr	r3, [pc, #384]	@ (8006134 <_dtoa_r+0x59c>)
 8005fb2:	f7fa f8d9 	bl	8000168 <__aeabi_dsub>
 8005fb6:	4602      	mov	r2, r0
 8005fb8:	460b      	mov	r3, r1
 8005fba:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005fbe:	462a      	mov	r2, r5
 8005fc0:	4633      	mov	r3, r6
 8005fc2:	f7fa fd19 	bl	80009f8 <__aeabi_dcmpgt>
 8005fc6:	2800      	cmp	r0, #0
 8005fc8:	f040 8298 	bne.w	80064fc <_dtoa_r+0x964>
 8005fcc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005fd0:	462a      	mov	r2, r5
 8005fd2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005fd6:	f7fa fcf1 	bl	80009bc <__aeabi_dcmplt>
 8005fda:	bb38      	cbnz	r0, 800602c <_dtoa_r+0x494>
 8005fdc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005fe0:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8005fe4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	f2c0 8157 	blt.w	800629a <_dtoa_r+0x702>
 8005fec:	2f0e      	cmp	r7, #14
 8005fee:	f300 8154 	bgt.w	800629a <_dtoa_r+0x702>
 8005ff2:	4b4b      	ldr	r3, [pc, #300]	@ (8006120 <_dtoa_r+0x588>)
 8005ff4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005ff8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005ffc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006000:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006002:	2b00      	cmp	r3, #0
 8006004:	f280 80e5 	bge.w	80061d2 <_dtoa_r+0x63a>
 8006008:	9b08      	ldr	r3, [sp, #32]
 800600a:	2b00      	cmp	r3, #0
 800600c:	f300 80e1 	bgt.w	80061d2 <_dtoa_r+0x63a>
 8006010:	d10c      	bne.n	800602c <_dtoa_r+0x494>
 8006012:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006016:	2200      	movs	r2, #0
 8006018:	4b46      	ldr	r3, [pc, #280]	@ (8006134 <_dtoa_r+0x59c>)
 800601a:	f7fa fa5d 	bl	80004d8 <__aeabi_dmul>
 800601e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006022:	f7fa fcdf 	bl	80009e4 <__aeabi_dcmpge>
 8006026:	2800      	cmp	r0, #0
 8006028:	f000 8266 	beq.w	80064f8 <_dtoa_r+0x960>
 800602c:	2400      	movs	r4, #0
 800602e:	4625      	mov	r5, r4
 8006030:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006032:	4656      	mov	r6, sl
 8006034:	ea6f 0803 	mvn.w	r8, r3
 8006038:	2700      	movs	r7, #0
 800603a:	4621      	mov	r1, r4
 800603c:	4648      	mov	r0, r9
 800603e:	f000 fcbd 	bl	80069bc <_Bfree>
 8006042:	2d00      	cmp	r5, #0
 8006044:	f000 80bd 	beq.w	80061c2 <_dtoa_r+0x62a>
 8006048:	b12f      	cbz	r7, 8006056 <_dtoa_r+0x4be>
 800604a:	42af      	cmp	r7, r5
 800604c:	d003      	beq.n	8006056 <_dtoa_r+0x4be>
 800604e:	4639      	mov	r1, r7
 8006050:	4648      	mov	r0, r9
 8006052:	f000 fcb3 	bl	80069bc <_Bfree>
 8006056:	4629      	mov	r1, r5
 8006058:	4648      	mov	r0, r9
 800605a:	f000 fcaf 	bl	80069bc <_Bfree>
 800605e:	e0b0      	b.n	80061c2 <_dtoa_r+0x62a>
 8006060:	07e2      	lsls	r2, r4, #31
 8006062:	d505      	bpl.n	8006070 <_dtoa_r+0x4d8>
 8006064:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006068:	f7fa fa36 	bl	80004d8 <__aeabi_dmul>
 800606c:	2301      	movs	r3, #1
 800606e:	3601      	adds	r6, #1
 8006070:	1064      	asrs	r4, r4, #1
 8006072:	3508      	adds	r5, #8
 8006074:	e762      	b.n	8005f3c <_dtoa_r+0x3a4>
 8006076:	2602      	movs	r6, #2
 8006078:	e765      	b.n	8005f46 <_dtoa_r+0x3ae>
 800607a:	46b8      	mov	r8, r7
 800607c:	9c08      	ldr	r4, [sp, #32]
 800607e:	e784      	b.n	8005f8a <_dtoa_r+0x3f2>
 8006080:	4b27      	ldr	r3, [pc, #156]	@ (8006120 <_dtoa_r+0x588>)
 8006082:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006084:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006088:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800608c:	4454      	add	r4, sl
 800608e:	2900      	cmp	r1, #0
 8006090:	d054      	beq.n	800613c <_dtoa_r+0x5a4>
 8006092:	2000      	movs	r0, #0
 8006094:	4928      	ldr	r1, [pc, #160]	@ (8006138 <_dtoa_r+0x5a0>)
 8006096:	f7fa fb49 	bl	800072c <__aeabi_ddiv>
 800609a:	4633      	mov	r3, r6
 800609c:	462a      	mov	r2, r5
 800609e:	f7fa f863 	bl	8000168 <__aeabi_dsub>
 80060a2:	4656      	mov	r6, sl
 80060a4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80060a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80060ac:	f7fa fcc4 	bl	8000a38 <__aeabi_d2iz>
 80060b0:	4605      	mov	r5, r0
 80060b2:	f7fa f9a7 	bl	8000404 <__aeabi_i2d>
 80060b6:	4602      	mov	r2, r0
 80060b8:	460b      	mov	r3, r1
 80060ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80060be:	f7fa f853 	bl	8000168 <__aeabi_dsub>
 80060c2:	4602      	mov	r2, r0
 80060c4:	460b      	mov	r3, r1
 80060c6:	3530      	adds	r5, #48	@ 0x30
 80060c8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80060cc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80060d0:	f806 5b01 	strb.w	r5, [r6], #1
 80060d4:	f7fa fc72 	bl	80009bc <__aeabi_dcmplt>
 80060d8:	2800      	cmp	r0, #0
 80060da:	d172      	bne.n	80061c2 <_dtoa_r+0x62a>
 80060dc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80060e0:	2000      	movs	r0, #0
 80060e2:	4911      	ldr	r1, [pc, #68]	@ (8006128 <_dtoa_r+0x590>)
 80060e4:	f7fa f840 	bl	8000168 <__aeabi_dsub>
 80060e8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80060ec:	f7fa fc66 	bl	80009bc <__aeabi_dcmplt>
 80060f0:	2800      	cmp	r0, #0
 80060f2:	f040 80b4 	bne.w	800625e <_dtoa_r+0x6c6>
 80060f6:	42a6      	cmp	r6, r4
 80060f8:	f43f af70 	beq.w	8005fdc <_dtoa_r+0x444>
 80060fc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006100:	2200      	movs	r2, #0
 8006102:	4b0a      	ldr	r3, [pc, #40]	@ (800612c <_dtoa_r+0x594>)
 8006104:	f7fa f9e8 	bl	80004d8 <__aeabi_dmul>
 8006108:	2200      	movs	r2, #0
 800610a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800610e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006112:	4b06      	ldr	r3, [pc, #24]	@ (800612c <_dtoa_r+0x594>)
 8006114:	f7fa f9e0 	bl	80004d8 <__aeabi_dmul>
 8006118:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800611c:	e7c4      	b.n	80060a8 <_dtoa_r+0x510>
 800611e:	bf00      	nop
 8006120:	08009bf8 	.word	0x08009bf8
 8006124:	08009bd0 	.word	0x08009bd0
 8006128:	3ff00000 	.word	0x3ff00000
 800612c:	40240000 	.word	0x40240000
 8006130:	401c0000 	.word	0x401c0000
 8006134:	40140000 	.word	0x40140000
 8006138:	3fe00000 	.word	0x3fe00000
 800613c:	4631      	mov	r1, r6
 800613e:	4628      	mov	r0, r5
 8006140:	f7fa f9ca 	bl	80004d8 <__aeabi_dmul>
 8006144:	4656      	mov	r6, sl
 8006146:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800614a:	9413      	str	r4, [sp, #76]	@ 0x4c
 800614c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006150:	f7fa fc72 	bl	8000a38 <__aeabi_d2iz>
 8006154:	4605      	mov	r5, r0
 8006156:	f7fa f955 	bl	8000404 <__aeabi_i2d>
 800615a:	4602      	mov	r2, r0
 800615c:	460b      	mov	r3, r1
 800615e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006162:	f7fa f801 	bl	8000168 <__aeabi_dsub>
 8006166:	4602      	mov	r2, r0
 8006168:	460b      	mov	r3, r1
 800616a:	3530      	adds	r5, #48	@ 0x30
 800616c:	f806 5b01 	strb.w	r5, [r6], #1
 8006170:	42a6      	cmp	r6, r4
 8006172:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006176:	f04f 0200 	mov.w	r2, #0
 800617a:	d124      	bne.n	80061c6 <_dtoa_r+0x62e>
 800617c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006180:	4bae      	ldr	r3, [pc, #696]	@ (800643c <_dtoa_r+0x8a4>)
 8006182:	f7f9 fff3 	bl	800016c <__adddf3>
 8006186:	4602      	mov	r2, r0
 8006188:	460b      	mov	r3, r1
 800618a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800618e:	f7fa fc33 	bl	80009f8 <__aeabi_dcmpgt>
 8006192:	2800      	cmp	r0, #0
 8006194:	d163      	bne.n	800625e <_dtoa_r+0x6c6>
 8006196:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800619a:	2000      	movs	r0, #0
 800619c:	49a7      	ldr	r1, [pc, #668]	@ (800643c <_dtoa_r+0x8a4>)
 800619e:	f7f9 ffe3 	bl	8000168 <__aeabi_dsub>
 80061a2:	4602      	mov	r2, r0
 80061a4:	460b      	mov	r3, r1
 80061a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80061aa:	f7fa fc07 	bl	80009bc <__aeabi_dcmplt>
 80061ae:	2800      	cmp	r0, #0
 80061b0:	f43f af14 	beq.w	8005fdc <_dtoa_r+0x444>
 80061b4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80061b6:	1e73      	subs	r3, r6, #1
 80061b8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80061ba:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80061be:	2b30      	cmp	r3, #48	@ 0x30
 80061c0:	d0f8      	beq.n	80061b4 <_dtoa_r+0x61c>
 80061c2:	4647      	mov	r7, r8
 80061c4:	e03b      	b.n	800623e <_dtoa_r+0x6a6>
 80061c6:	4b9e      	ldr	r3, [pc, #632]	@ (8006440 <_dtoa_r+0x8a8>)
 80061c8:	f7fa f986 	bl	80004d8 <__aeabi_dmul>
 80061cc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80061d0:	e7bc      	b.n	800614c <_dtoa_r+0x5b4>
 80061d2:	4656      	mov	r6, sl
 80061d4:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80061d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80061dc:	4620      	mov	r0, r4
 80061de:	4629      	mov	r1, r5
 80061e0:	f7fa faa4 	bl	800072c <__aeabi_ddiv>
 80061e4:	f7fa fc28 	bl	8000a38 <__aeabi_d2iz>
 80061e8:	4680      	mov	r8, r0
 80061ea:	f7fa f90b 	bl	8000404 <__aeabi_i2d>
 80061ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80061f2:	f7fa f971 	bl	80004d8 <__aeabi_dmul>
 80061f6:	4602      	mov	r2, r0
 80061f8:	460b      	mov	r3, r1
 80061fa:	4620      	mov	r0, r4
 80061fc:	4629      	mov	r1, r5
 80061fe:	f7f9 ffb3 	bl	8000168 <__aeabi_dsub>
 8006202:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006206:	9d08      	ldr	r5, [sp, #32]
 8006208:	f806 4b01 	strb.w	r4, [r6], #1
 800620c:	eba6 040a 	sub.w	r4, r6, sl
 8006210:	42a5      	cmp	r5, r4
 8006212:	4602      	mov	r2, r0
 8006214:	460b      	mov	r3, r1
 8006216:	d133      	bne.n	8006280 <_dtoa_r+0x6e8>
 8006218:	f7f9 ffa8 	bl	800016c <__adddf3>
 800621c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006220:	4604      	mov	r4, r0
 8006222:	460d      	mov	r5, r1
 8006224:	f7fa fbe8 	bl	80009f8 <__aeabi_dcmpgt>
 8006228:	b9c0      	cbnz	r0, 800625c <_dtoa_r+0x6c4>
 800622a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800622e:	4620      	mov	r0, r4
 8006230:	4629      	mov	r1, r5
 8006232:	f7fa fbb9 	bl	80009a8 <__aeabi_dcmpeq>
 8006236:	b110      	cbz	r0, 800623e <_dtoa_r+0x6a6>
 8006238:	f018 0f01 	tst.w	r8, #1
 800623c:	d10e      	bne.n	800625c <_dtoa_r+0x6c4>
 800623e:	4648      	mov	r0, r9
 8006240:	9903      	ldr	r1, [sp, #12]
 8006242:	f000 fbbb 	bl	80069bc <_Bfree>
 8006246:	2300      	movs	r3, #0
 8006248:	7033      	strb	r3, [r6, #0]
 800624a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800624c:	3701      	adds	r7, #1
 800624e:	601f      	str	r7, [r3, #0]
 8006250:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006252:	2b00      	cmp	r3, #0
 8006254:	f000 824b 	beq.w	80066ee <_dtoa_r+0xb56>
 8006258:	601e      	str	r6, [r3, #0]
 800625a:	e248      	b.n	80066ee <_dtoa_r+0xb56>
 800625c:	46b8      	mov	r8, r7
 800625e:	4633      	mov	r3, r6
 8006260:	461e      	mov	r6, r3
 8006262:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006266:	2a39      	cmp	r2, #57	@ 0x39
 8006268:	d106      	bne.n	8006278 <_dtoa_r+0x6e0>
 800626a:	459a      	cmp	sl, r3
 800626c:	d1f8      	bne.n	8006260 <_dtoa_r+0x6c8>
 800626e:	2230      	movs	r2, #48	@ 0x30
 8006270:	f108 0801 	add.w	r8, r8, #1
 8006274:	f88a 2000 	strb.w	r2, [sl]
 8006278:	781a      	ldrb	r2, [r3, #0]
 800627a:	3201      	adds	r2, #1
 800627c:	701a      	strb	r2, [r3, #0]
 800627e:	e7a0      	b.n	80061c2 <_dtoa_r+0x62a>
 8006280:	2200      	movs	r2, #0
 8006282:	4b6f      	ldr	r3, [pc, #444]	@ (8006440 <_dtoa_r+0x8a8>)
 8006284:	f7fa f928 	bl	80004d8 <__aeabi_dmul>
 8006288:	2200      	movs	r2, #0
 800628a:	2300      	movs	r3, #0
 800628c:	4604      	mov	r4, r0
 800628e:	460d      	mov	r5, r1
 8006290:	f7fa fb8a 	bl	80009a8 <__aeabi_dcmpeq>
 8006294:	2800      	cmp	r0, #0
 8006296:	d09f      	beq.n	80061d8 <_dtoa_r+0x640>
 8006298:	e7d1      	b.n	800623e <_dtoa_r+0x6a6>
 800629a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800629c:	2a00      	cmp	r2, #0
 800629e:	f000 80ea 	beq.w	8006476 <_dtoa_r+0x8de>
 80062a2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80062a4:	2a01      	cmp	r2, #1
 80062a6:	f300 80cd 	bgt.w	8006444 <_dtoa_r+0x8ac>
 80062aa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80062ac:	2a00      	cmp	r2, #0
 80062ae:	f000 80c1 	beq.w	8006434 <_dtoa_r+0x89c>
 80062b2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80062b6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80062b8:	9e04      	ldr	r6, [sp, #16]
 80062ba:	9a04      	ldr	r2, [sp, #16]
 80062bc:	2101      	movs	r1, #1
 80062be:	441a      	add	r2, r3
 80062c0:	9204      	str	r2, [sp, #16]
 80062c2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80062c4:	4648      	mov	r0, r9
 80062c6:	441a      	add	r2, r3
 80062c8:	9209      	str	r2, [sp, #36]	@ 0x24
 80062ca:	f000 fc75 	bl	8006bb8 <__i2b>
 80062ce:	4605      	mov	r5, r0
 80062d0:	b166      	cbz	r6, 80062ec <_dtoa_r+0x754>
 80062d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	dd09      	ble.n	80062ec <_dtoa_r+0x754>
 80062d8:	42b3      	cmp	r3, r6
 80062da:	bfa8      	it	ge
 80062dc:	4633      	movge	r3, r6
 80062de:	9a04      	ldr	r2, [sp, #16]
 80062e0:	1af6      	subs	r6, r6, r3
 80062e2:	1ad2      	subs	r2, r2, r3
 80062e4:	9204      	str	r2, [sp, #16]
 80062e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80062e8:	1ad3      	subs	r3, r2, r3
 80062ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80062ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80062ee:	b30b      	cbz	r3, 8006334 <_dtoa_r+0x79c>
 80062f0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	f000 80c6 	beq.w	8006484 <_dtoa_r+0x8ec>
 80062f8:	2c00      	cmp	r4, #0
 80062fa:	f000 80c0 	beq.w	800647e <_dtoa_r+0x8e6>
 80062fe:	4629      	mov	r1, r5
 8006300:	4622      	mov	r2, r4
 8006302:	4648      	mov	r0, r9
 8006304:	f000 fd10 	bl	8006d28 <__pow5mult>
 8006308:	9a03      	ldr	r2, [sp, #12]
 800630a:	4601      	mov	r1, r0
 800630c:	4605      	mov	r5, r0
 800630e:	4648      	mov	r0, r9
 8006310:	f000 fc68 	bl	8006be4 <__multiply>
 8006314:	9903      	ldr	r1, [sp, #12]
 8006316:	4680      	mov	r8, r0
 8006318:	4648      	mov	r0, r9
 800631a:	f000 fb4f 	bl	80069bc <_Bfree>
 800631e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006320:	1b1b      	subs	r3, r3, r4
 8006322:	930a      	str	r3, [sp, #40]	@ 0x28
 8006324:	f000 80b1 	beq.w	800648a <_dtoa_r+0x8f2>
 8006328:	4641      	mov	r1, r8
 800632a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800632c:	4648      	mov	r0, r9
 800632e:	f000 fcfb 	bl	8006d28 <__pow5mult>
 8006332:	9003      	str	r0, [sp, #12]
 8006334:	2101      	movs	r1, #1
 8006336:	4648      	mov	r0, r9
 8006338:	f000 fc3e 	bl	8006bb8 <__i2b>
 800633c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800633e:	4604      	mov	r4, r0
 8006340:	2b00      	cmp	r3, #0
 8006342:	f000 81d8 	beq.w	80066f6 <_dtoa_r+0xb5e>
 8006346:	461a      	mov	r2, r3
 8006348:	4601      	mov	r1, r0
 800634a:	4648      	mov	r0, r9
 800634c:	f000 fcec 	bl	8006d28 <__pow5mult>
 8006350:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006352:	4604      	mov	r4, r0
 8006354:	2b01      	cmp	r3, #1
 8006356:	f300 809f 	bgt.w	8006498 <_dtoa_r+0x900>
 800635a:	9b06      	ldr	r3, [sp, #24]
 800635c:	2b00      	cmp	r3, #0
 800635e:	f040 8097 	bne.w	8006490 <_dtoa_r+0x8f8>
 8006362:	9b07      	ldr	r3, [sp, #28]
 8006364:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006368:	2b00      	cmp	r3, #0
 800636a:	f040 8093 	bne.w	8006494 <_dtoa_r+0x8fc>
 800636e:	9b07      	ldr	r3, [sp, #28]
 8006370:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006374:	0d1b      	lsrs	r3, r3, #20
 8006376:	051b      	lsls	r3, r3, #20
 8006378:	b133      	cbz	r3, 8006388 <_dtoa_r+0x7f0>
 800637a:	9b04      	ldr	r3, [sp, #16]
 800637c:	3301      	adds	r3, #1
 800637e:	9304      	str	r3, [sp, #16]
 8006380:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006382:	3301      	adds	r3, #1
 8006384:	9309      	str	r3, [sp, #36]	@ 0x24
 8006386:	2301      	movs	r3, #1
 8006388:	930a      	str	r3, [sp, #40]	@ 0x28
 800638a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800638c:	2b00      	cmp	r3, #0
 800638e:	f000 81b8 	beq.w	8006702 <_dtoa_r+0xb6a>
 8006392:	6923      	ldr	r3, [r4, #16]
 8006394:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006398:	6918      	ldr	r0, [r3, #16]
 800639a:	f000 fbc1 	bl	8006b20 <__hi0bits>
 800639e:	f1c0 0020 	rsb	r0, r0, #32
 80063a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80063a4:	4418      	add	r0, r3
 80063a6:	f010 001f 	ands.w	r0, r0, #31
 80063aa:	f000 8082 	beq.w	80064b2 <_dtoa_r+0x91a>
 80063ae:	f1c0 0320 	rsb	r3, r0, #32
 80063b2:	2b04      	cmp	r3, #4
 80063b4:	dd73      	ble.n	800649e <_dtoa_r+0x906>
 80063b6:	9b04      	ldr	r3, [sp, #16]
 80063b8:	f1c0 001c 	rsb	r0, r0, #28
 80063bc:	4403      	add	r3, r0
 80063be:	9304      	str	r3, [sp, #16]
 80063c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80063c2:	4406      	add	r6, r0
 80063c4:	4403      	add	r3, r0
 80063c6:	9309      	str	r3, [sp, #36]	@ 0x24
 80063c8:	9b04      	ldr	r3, [sp, #16]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	dd05      	ble.n	80063da <_dtoa_r+0x842>
 80063ce:	461a      	mov	r2, r3
 80063d0:	4648      	mov	r0, r9
 80063d2:	9903      	ldr	r1, [sp, #12]
 80063d4:	f000 fd02 	bl	8006ddc <__lshift>
 80063d8:	9003      	str	r0, [sp, #12]
 80063da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80063dc:	2b00      	cmp	r3, #0
 80063de:	dd05      	ble.n	80063ec <_dtoa_r+0x854>
 80063e0:	4621      	mov	r1, r4
 80063e2:	461a      	mov	r2, r3
 80063e4:	4648      	mov	r0, r9
 80063e6:	f000 fcf9 	bl	8006ddc <__lshift>
 80063ea:	4604      	mov	r4, r0
 80063ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d061      	beq.n	80064b6 <_dtoa_r+0x91e>
 80063f2:	4621      	mov	r1, r4
 80063f4:	9803      	ldr	r0, [sp, #12]
 80063f6:	f000 fd5d 	bl	8006eb4 <__mcmp>
 80063fa:	2800      	cmp	r0, #0
 80063fc:	da5b      	bge.n	80064b6 <_dtoa_r+0x91e>
 80063fe:	2300      	movs	r3, #0
 8006400:	220a      	movs	r2, #10
 8006402:	4648      	mov	r0, r9
 8006404:	9903      	ldr	r1, [sp, #12]
 8006406:	f000 fafb 	bl	8006a00 <__multadd>
 800640a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800640c:	f107 38ff 	add.w	r8, r7, #4294967295
 8006410:	9003      	str	r0, [sp, #12]
 8006412:	2b00      	cmp	r3, #0
 8006414:	f000 8177 	beq.w	8006706 <_dtoa_r+0xb6e>
 8006418:	4629      	mov	r1, r5
 800641a:	2300      	movs	r3, #0
 800641c:	220a      	movs	r2, #10
 800641e:	4648      	mov	r0, r9
 8006420:	f000 faee 	bl	8006a00 <__multadd>
 8006424:	f1bb 0f00 	cmp.w	fp, #0
 8006428:	4605      	mov	r5, r0
 800642a:	dc6f      	bgt.n	800650c <_dtoa_r+0x974>
 800642c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800642e:	2b02      	cmp	r3, #2
 8006430:	dc49      	bgt.n	80064c6 <_dtoa_r+0x92e>
 8006432:	e06b      	b.n	800650c <_dtoa_r+0x974>
 8006434:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006436:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800643a:	e73c      	b.n	80062b6 <_dtoa_r+0x71e>
 800643c:	3fe00000 	.word	0x3fe00000
 8006440:	40240000 	.word	0x40240000
 8006444:	9b08      	ldr	r3, [sp, #32]
 8006446:	1e5c      	subs	r4, r3, #1
 8006448:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800644a:	42a3      	cmp	r3, r4
 800644c:	db09      	blt.n	8006462 <_dtoa_r+0x8ca>
 800644e:	1b1c      	subs	r4, r3, r4
 8006450:	9b08      	ldr	r3, [sp, #32]
 8006452:	2b00      	cmp	r3, #0
 8006454:	f6bf af30 	bge.w	80062b8 <_dtoa_r+0x720>
 8006458:	9b04      	ldr	r3, [sp, #16]
 800645a:	9a08      	ldr	r2, [sp, #32]
 800645c:	1a9e      	subs	r6, r3, r2
 800645e:	2300      	movs	r3, #0
 8006460:	e72b      	b.n	80062ba <_dtoa_r+0x722>
 8006462:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006464:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006466:	1ae3      	subs	r3, r4, r3
 8006468:	441a      	add	r2, r3
 800646a:	940a      	str	r4, [sp, #40]	@ 0x28
 800646c:	9e04      	ldr	r6, [sp, #16]
 800646e:	2400      	movs	r4, #0
 8006470:	9b08      	ldr	r3, [sp, #32]
 8006472:	920e      	str	r2, [sp, #56]	@ 0x38
 8006474:	e721      	b.n	80062ba <_dtoa_r+0x722>
 8006476:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006478:	9e04      	ldr	r6, [sp, #16]
 800647a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800647c:	e728      	b.n	80062d0 <_dtoa_r+0x738>
 800647e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006482:	e751      	b.n	8006328 <_dtoa_r+0x790>
 8006484:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006486:	9903      	ldr	r1, [sp, #12]
 8006488:	e750      	b.n	800632c <_dtoa_r+0x794>
 800648a:	f8cd 800c 	str.w	r8, [sp, #12]
 800648e:	e751      	b.n	8006334 <_dtoa_r+0x79c>
 8006490:	2300      	movs	r3, #0
 8006492:	e779      	b.n	8006388 <_dtoa_r+0x7f0>
 8006494:	9b06      	ldr	r3, [sp, #24]
 8006496:	e777      	b.n	8006388 <_dtoa_r+0x7f0>
 8006498:	2300      	movs	r3, #0
 800649a:	930a      	str	r3, [sp, #40]	@ 0x28
 800649c:	e779      	b.n	8006392 <_dtoa_r+0x7fa>
 800649e:	d093      	beq.n	80063c8 <_dtoa_r+0x830>
 80064a0:	9a04      	ldr	r2, [sp, #16]
 80064a2:	331c      	adds	r3, #28
 80064a4:	441a      	add	r2, r3
 80064a6:	9204      	str	r2, [sp, #16]
 80064a8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80064aa:	441e      	add	r6, r3
 80064ac:	441a      	add	r2, r3
 80064ae:	9209      	str	r2, [sp, #36]	@ 0x24
 80064b0:	e78a      	b.n	80063c8 <_dtoa_r+0x830>
 80064b2:	4603      	mov	r3, r0
 80064b4:	e7f4      	b.n	80064a0 <_dtoa_r+0x908>
 80064b6:	9b08      	ldr	r3, [sp, #32]
 80064b8:	46b8      	mov	r8, r7
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	dc20      	bgt.n	8006500 <_dtoa_r+0x968>
 80064be:	469b      	mov	fp, r3
 80064c0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80064c2:	2b02      	cmp	r3, #2
 80064c4:	dd1e      	ble.n	8006504 <_dtoa_r+0x96c>
 80064c6:	f1bb 0f00 	cmp.w	fp, #0
 80064ca:	f47f adb1 	bne.w	8006030 <_dtoa_r+0x498>
 80064ce:	4621      	mov	r1, r4
 80064d0:	465b      	mov	r3, fp
 80064d2:	2205      	movs	r2, #5
 80064d4:	4648      	mov	r0, r9
 80064d6:	f000 fa93 	bl	8006a00 <__multadd>
 80064da:	4601      	mov	r1, r0
 80064dc:	4604      	mov	r4, r0
 80064de:	9803      	ldr	r0, [sp, #12]
 80064e0:	f000 fce8 	bl	8006eb4 <__mcmp>
 80064e4:	2800      	cmp	r0, #0
 80064e6:	f77f ada3 	ble.w	8006030 <_dtoa_r+0x498>
 80064ea:	4656      	mov	r6, sl
 80064ec:	2331      	movs	r3, #49	@ 0x31
 80064ee:	f108 0801 	add.w	r8, r8, #1
 80064f2:	f806 3b01 	strb.w	r3, [r6], #1
 80064f6:	e59f      	b.n	8006038 <_dtoa_r+0x4a0>
 80064f8:	46b8      	mov	r8, r7
 80064fa:	9c08      	ldr	r4, [sp, #32]
 80064fc:	4625      	mov	r5, r4
 80064fe:	e7f4      	b.n	80064ea <_dtoa_r+0x952>
 8006500:	f8dd b020 	ldr.w	fp, [sp, #32]
 8006504:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006506:	2b00      	cmp	r3, #0
 8006508:	f000 8101 	beq.w	800670e <_dtoa_r+0xb76>
 800650c:	2e00      	cmp	r6, #0
 800650e:	dd05      	ble.n	800651c <_dtoa_r+0x984>
 8006510:	4629      	mov	r1, r5
 8006512:	4632      	mov	r2, r6
 8006514:	4648      	mov	r0, r9
 8006516:	f000 fc61 	bl	8006ddc <__lshift>
 800651a:	4605      	mov	r5, r0
 800651c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800651e:	2b00      	cmp	r3, #0
 8006520:	d05c      	beq.n	80065dc <_dtoa_r+0xa44>
 8006522:	4648      	mov	r0, r9
 8006524:	6869      	ldr	r1, [r5, #4]
 8006526:	f000 fa09 	bl	800693c <_Balloc>
 800652a:	4606      	mov	r6, r0
 800652c:	b928      	cbnz	r0, 800653a <_dtoa_r+0x9a2>
 800652e:	4602      	mov	r2, r0
 8006530:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006534:	4b80      	ldr	r3, [pc, #512]	@ (8006738 <_dtoa_r+0xba0>)
 8006536:	f7ff bb43 	b.w	8005bc0 <_dtoa_r+0x28>
 800653a:	692a      	ldr	r2, [r5, #16]
 800653c:	f105 010c 	add.w	r1, r5, #12
 8006540:	3202      	adds	r2, #2
 8006542:	0092      	lsls	r2, r2, #2
 8006544:	300c      	adds	r0, #12
 8006546:	f7ff fa8a 	bl	8005a5e <memcpy>
 800654a:	2201      	movs	r2, #1
 800654c:	4631      	mov	r1, r6
 800654e:	4648      	mov	r0, r9
 8006550:	f000 fc44 	bl	8006ddc <__lshift>
 8006554:	462f      	mov	r7, r5
 8006556:	4605      	mov	r5, r0
 8006558:	f10a 0301 	add.w	r3, sl, #1
 800655c:	9304      	str	r3, [sp, #16]
 800655e:	eb0a 030b 	add.w	r3, sl, fp
 8006562:	930a      	str	r3, [sp, #40]	@ 0x28
 8006564:	9b06      	ldr	r3, [sp, #24]
 8006566:	f003 0301 	and.w	r3, r3, #1
 800656a:	9309      	str	r3, [sp, #36]	@ 0x24
 800656c:	9b04      	ldr	r3, [sp, #16]
 800656e:	4621      	mov	r1, r4
 8006570:	9803      	ldr	r0, [sp, #12]
 8006572:	f103 3bff 	add.w	fp, r3, #4294967295
 8006576:	f7ff fa85 	bl	8005a84 <quorem>
 800657a:	4603      	mov	r3, r0
 800657c:	4639      	mov	r1, r7
 800657e:	3330      	adds	r3, #48	@ 0x30
 8006580:	9006      	str	r0, [sp, #24]
 8006582:	9803      	ldr	r0, [sp, #12]
 8006584:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006586:	f000 fc95 	bl	8006eb4 <__mcmp>
 800658a:	462a      	mov	r2, r5
 800658c:	9008      	str	r0, [sp, #32]
 800658e:	4621      	mov	r1, r4
 8006590:	4648      	mov	r0, r9
 8006592:	f000 fcab 	bl	8006eec <__mdiff>
 8006596:	68c2      	ldr	r2, [r0, #12]
 8006598:	4606      	mov	r6, r0
 800659a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800659c:	bb02      	cbnz	r2, 80065e0 <_dtoa_r+0xa48>
 800659e:	4601      	mov	r1, r0
 80065a0:	9803      	ldr	r0, [sp, #12]
 80065a2:	f000 fc87 	bl	8006eb4 <__mcmp>
 80065a6:	4602      	mov	r2, r0
 80065a8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80065aa:	4631      	mov	r1, r6
 80065ac:	4648      	mov	r0, r9
 80065ae:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 80065b2:	f000 fa03 	bl	80069bc <_Bfree>
 80065b6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80065b8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80065ba:	9e04      	ldr	r6, [sp, #16]
 80065bc:	ea42 0103 	orr.w	r1, r2, r3
 80065c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065c2:	4319      	orrs	r1, r3
 80065c4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80065c6:	d10d      	bne.n	80065e4 <_dtoa_r+0xa4c>
 80065c8:	2b39      	cmp	r3, #57	@ 0x39
 80065ca:	d027      	beq.n	800661c <_dtoa_r+0xa84>
 80065cc:	9a08      	ldr	r2, [sp, #32]
 80065ce:	2a00      	cmp	r2, #0
 80065d0:	dd01      	ble.n	80065d6 <_dtoa_r+0xa3e>
 80065d2:	9b06      	ldr	r3, [sp, #24]
 80065d4:	3331      	adds	r3, #49	@ 0x31
 80065d6:	f88b 3000 	strb.w	r3, [fp]
 80065da:	e52e      	b.n	800603a <_dtoa_r+0x4a2>
 80065dc:	4628      	mov	r0, r5
 80065de:	e7b9      	b.n	8006554 <_dtoa_r+0x9bc>
 80065e0:	2201      	movs	r2, #1
 80065e2:	e7e2      	b.n	80065aa <_dtoa_r+0xa12>
 80065e4:	9908      	ldr	r1, [sp, #32]
 80065e6:	2900      	cmp	r1, #0
 80065e8:	db04      	blt.n	80065f4 <_dtoa_r+0xa5c>
 80065ea:	9820      	ldr	r0, [sp, #128]	@ 0x80
 80065ec:	4301      	orrs	r1, r0
 80065ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80065f0:	4301      	orrs	r1, r0
 80065f2:	d120      	bne.n	8006636 <_dtoa_r+0xa9e>
 80065f4:	2a00      	cmp	r2, #0
 80065f6:	ddee      	ble.n	80065d6 <_dtoa_r+0xa3e>
 80065f8:	2201      	movs	r2, #1
 80065fa:	9903      	ldr	r1, [sp, #12]
 80065fc:	4648      	mov	r0, r9
 80065fe:	9304      	str	r3, [sp, #16]
 8006600:	f000 fbec 	bl	8006ddc <__lshift>
 8006604:	4621      	mov	r1, r4
 8006606:	9003      	str	r0, [sp, #12]
 8006608:	f000 fc54 	bl	8006eb4 <__mcmp>
 800660c:	2800      	cmp	r0, #0
 800660e:	9b04      	ldr	r3, [sp, #16]
 8006610:	dc02      	bgt.n	8006618 <_dtoa_r+0xa80>
 8006612:	d1e0      	bne.n	80065d6 <_dtoa_r+0xa3e>
 8006614:	07da      	lsls	r2, r3, #31
 8006616:	d5de      	bpl.n	80065d6 <_dtoa_r+0xa3e>
 8006618:	2b39      	cmp	r3, #57	@ 0x39
 800661a:	d1da      	bne.n	80065d2 <_dtoa_r+0xa3a>
 800661c:	2339      	movs	r3, #57	@ 0x39
 800661e:	f88b 3000 	strb.w	r3, [fp]
 8006622:	4633      	mov	r3, r6
 8006624:	461e      	mov	r6, r3
 8006626:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800662a:	3b01      	subs	r3, #1
 800662c:	2a39      	cmp	r2, #57	@ 0x39
 800662e:	d04e      	beq.n	80066ce <_dtoa_r+0xb36>
 8006630:	3201      	adds	r2, #1
 8006632:	701a      	strb	r2, [r3, #0]
 8006634:	e501      	b.n	800603a <_dtoa_r+0x4a2>
 8006636:	2a00      	cmp	r2, #0
 8006638:	dd03      	ble.n	8006642 <_dtoa_r+0xaaa>
 800663a:	2b39      	cmp	r3, #57	@ 0x39
 800663c:	d0ee      	beq.n	800661c <_dtoa_r+0xa84>
 800663e:	3301      	adds	r3, #1
 8006640:	e7c9      	b.n	80065d6 <_dtoa_r+0xa3e>
 8006642:	9a04      	ldr	r2, [sp, #16]
 8006644:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006646:	f802 3c01 	strb.w	r3, [r2, #-1]
 800664a:	428a      	cmp	r2, r1
 800664c:	d028      	beq.n	80066a0 <_dtoa_r+0xb08>
 800664e:	2300      	movs	r3, #0
 8006650:	220a      	movs	r2, #10
 8006652:	9903      	ldr	r1, [sp, #12]
 8006654:	4648      	mov	r0, r9
 8006656:	f000 f9d3 	bl	8006a00 <__multadd>
 800665a:	42af      	cmp	r7, r5
 800665c:	9003      	str	r0, [sp, #12]
 800665e:	f04f 0300 	mov.w	r3, #0
 8006662:	f04f 020a 	mov.w	r2, #10
 8006666:	4639      	mov	r1, r7
 8006668:	4648      	mov	r0, r9
 800666a:	d107      	bne.n	800667c <_dtoa_r+0xae4>
 800666c:	f000 f9c8 	bl	8006a00 <__multadd>
 8006670:	4607      	mov	r7, r0
 8006672:	4605      	mov	r5, r0
 8006674:	9b04      	ldr	r3, [sp, #16]
 8006676:	3301      	adds	r3, #1
 8006678:	9304      	str	r3, [sp, #16]
 800667a:	e777      	b.n	800656c <_dtoa_r+0x9d4>
 800667c:	f000 f9c0 	bl	8006a00 <__multadd>
 8006680:	4629      	mov	r1, r5
 8006682:	4607      	mov	r7, r0
 8006684:	2300      	movs	r3, #0
 8006686:	220a      	movs	r2, #10
 8006688:	4648      	mov	r0, r9
 800668a:	f000 f9b9 	bl	8006a00 <__multadd>
 800668e:	4605      	mov	r5, r0
 8006690:	e7f0      	b.n	8006674 <_dtoa_r+0xadc>
 8006692:	f1bb 0f00 	cmp.w	fp, #0
 8006696:	bfcc      	ite	gt
 8006698:	465e      	movgt	r6, fp
 800669a:	2601      	movle	r6, #1
 800669c:	2700      	movs	r7, #0
 800669e:	4456      	add	r6, sl
 80066a0:	2201      	movs	r2, #1
 80066a2:	9903      	ldr	r1, [sp, #12]
 80066a4:	4648      	mov	r0, r9
 80066a6:	9304      	str	r3, [sp, #16]
 80066a8:	f000 fb98 	bl	8006ddc <__lshift>
 80066ac:	4621      	mov	r1, r4
 80066ae:	9003      	str	r0, [sp, #12]
 80066b0:	f000 fc00 	bl	8006eb4 <__mcmp>
 80066b4:	2800      	cmp	r0, #0
 80066b6:	dcb4      	bgt.n	8006622 <_dtoa_r+0xa8a>
 80066b8:	d102      	bne.n	80066c0 <_dtoa_r+0xb28>
 80066ba:	9b04      	ldr	r3, [sp, #16]
 80066bc:	07db      	lsls	r3, r3, #31
 80066be:	d4b0      	bmi.n	8006622 <_dtoa_r+0xa8a>
 80066c0:	4633      	mov	r3, r6
 80066c2:	461e      	mov	r6, r3
 80066c4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80066c8:	2a30      	cmp	r2, #48	@ 0x30
 80066ca:	d0fa      	beq.n	80066c2 <_dtoa_r+0xb2a>
 80066cc:	e4b5      	b.n	800603a <_dtoa_r+0x4a2>
 80066ce:	459a      	cmp	sl, r3
 80066d0:	d1a8      	bne.n	8006624 <_dtoa_r+0xa8c>
 80066d2:	2331      	movs	r3, #49	@ 0x31
 80066d4:	f108 0801 	add.w	r8, r8, #1
 80066d8:	f88a 3000 	strb.w	r3, [sl]
 80066dc:	e4ad      	b.n	800603a <_dtoa_r+0x4a2>
 80066de:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80066e0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800673c <_dtoa_r+0xba4>
 80066e4:	b11b      	cbz	r3, 80066ee <_dtoa_r+0xb56>
 80066e6:	f10a 0308 	add.w	r3, sl, #8
 80066ea:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80066ec:	6013      	str	r3, [r2, #0]
 80066ee:	4650      	mov	r0, sl
 80066f0:	b017      	add	sp, #92	@ 0x5c
 80066f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066f6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80066f8:	2b01      	cmp	r3, #1
 80066fa:	f77f ae2e 	ble.w	800635a <_dtoa_r+0x7c2>
 80066fe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006700:	930a      	str	r3, [sp, #40]	@ 0x28
 8006702:	2001      	movs	r0, #1
 8006704:	e64d      	b.n	80063a2 <_dtoa_r+0x80a>
 8006706:	f1bb 0f00 	cmp.w	fp, #0
 800670a:	f77f aed9 	ble.w	80064c0 <_dtoa_r+0x928>
 800670e:	4656      	mov	r6, sl
 8006710:	4621      	mov	r1, r4
 8006712:	9803      	ldr	r0, [sp, #12]
 8006714:	f7ff f9b6 	bl	8005a84 <quorem>
 8006718:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800671c:	f806 3b01 	strb.w	r3, [r6], #1
 8006720:	eba6 020a 	sub.w	r2, r6, sl
 8006724:	4593      	cmp	fp, r2
 8006726:	ddb4      	ble.n	8006692 <_dtoa_r+0xafa>
 8006728:	2300      	movs	r3, #0
 800672a:	220a      	movs	r2, #10
 800672c:	4648      	mov	r0, r9
 800672e:	9903      	ldr	r1, [sp, #12]
 8006730:	f000 f966 	bl	8006a00 <__multadd>
 8006734:	9003      	str	r0, [sp, #12]
 8006736:	e7eb      	b.n	8006710 <_dtoa_r+0xb78>
 8006738:	08009a81 	.word	0x08009a81
 800673c:	08009a05 	.word	0x08009a05

08006740 <_free_r>:
 8006740:	b538      	push	{r3, r4, r5, lr}
 8006742:	4605      	mov	r5, r0
 8006744:	2900      	cmp	r1, #0
 8006746:	d040      	beq.n	80067ca <_free_r+0x8a>
 8006748:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800674c:	1f0c      	subs	r4, r1, #4
 800674e:	2b00      	cmp	r3, #0
 8006750:	bfb8      	it	lt
 8006752:	18e4      	addlt	r4, r4, r3
 8006754:	f000 f8e6 	bl	8006924 <__malloc_lock>
 8006758:	4a1c      	ldr	r2, [pc, #112]	@ (80067cc <_free_r+0x8c>)
 800675a:	6813      	ldr	r3, [r2, #0]
 800675c:	b933      	cbnz	r3, 800676c <_free_r+0x2c>
 800675e:	6063      	str	r3, [r4, #4]
 8006760:	6014      	str	r4, [r2, #0]
 8006762:	4628      	mov	r0, r5
 8006764:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006768:	f000 b8e2 	b.w	8006930 <__malloc_unlock>
 800676c:	42a3      	cmp	r3, r4
 800676e:	d908      	bls.n	8006782 <_free_r+0x42>
 8006770:	6820      	ldr	r0, [r4, #0]
 8006772:	1821      	adds	r1, r4, r0
 8006774:	428b      	cmp	r3, r1
 8006776:	bf01      	itttt	eq
 8006778:	6819      	ldreq	r1, [r3, #0]
 800677a:	685b      	ldreq	r3, [r3, #4]
 800677c:	1809      	addeq	r1, r1, r0
 800677e:	6021      	streq	r1, [r4, #0]
 8006780:	e7ed      	b.n	800675e <_free_r+0x1e>
 8006782:	461a      	mov	r2, r3
 8006784:	685b      	ldr	r3, [r3, #4]
 8006786:	b10b      	cbz	r3, 800678c <_free_r+0x4c>
 8006788:	42a3      	cmp	r3, r4
 800678a:	d9fa      	bls.n	8006782 <_free_r+0x42>
 800678c:	6811      	ldr	r1, [r2, #0]
 800678e:	1850      	adds	r0, r2, r1
 8006790:	42a0      	cmp	r0, r4
 8006792:	d10b      	bne.n	80067ac <_free_r+0x6c>
 8006794:	6820      	ldr	r0, [r4, #0]
 8006796:	4401      	add	r1, r0
 8006798:	1850      	adds	r0, r2, r1
 800679a:	4283      	cmp	r3, r0
 800679c:	6011      	str	r1, [r2, #0]
 800679e:	d1e0      	bne.n	8006762 <_free_r+0x22>
 80067a0:	6818      	ldr	r0, [r3, #0]
 80067a2:	685b      	ldr	r3, [r3, #4]
 80067a4:	4408      	add	r0, r1
 80067a6:	6010      	str	r0, [r2, #0]
 80067a8:	6053      	str	r3, [r2, #4]
 80067aa:	e7da      	b.n	8006762 <_free_r+0x22>
 80067ac:	d902      	bls.n	80067b4 <_free_r+0x74>
 80067ae:	230c      	movs	r3, #12
 80067b0:	602b      	str	r3, [r5, #0]
 80067b2:	e7d6      	b.n	8006762 <_free_r+0x22>
 80067b4:	6820      	ldr	r0, [r4, #0]
 80067b6:	1821      	adds	r1, r4, r0
 80067b8:	428b      	cmp	r3, r1
 80067ba:	bf01      	itttt	eq
 80067bc:	6819      	ldreq	r1, [r3, #0]
 80067be:	685b      	ldreq	r3, [r3, #4]
 80067c0:	1809      	addeq	r1, r1, r0
 80067c2:	6021      	streq	r1, [r4, #0]
 80067c4:	6063      	str	r3, [r4, #4]
 80067c6:	6054      	str	r4, [r2, #4]
 80067c8:	e7cb      	b.n	8006762 <_free_r+0x22>
 80067ca:	bd38      	pop	{r3, r4, r5, pc}
 80067cc:	20000700 	.word	0x20000700

080067d0 <malloc>:
 80067d0:	4b02      	ldr	r3, [pc, #8]	@ (80067dc <malloc+0xc>)
 80067d2:	4601      	mov	r1, r0
 80067d4:	6818      	ldr	r0, [r3, #0]
 80067d6:	f000 b825 	b.w	8006824 <_malloc_r>
 80067da:	bf00      	nop
 80067dc:	20000034 	.word	0x20000034

080067e0 <sbrk_aligned>:
 80067e0:	b570      	push	{r4, r5, r6, lr}
 80067e2:	4e0f      	ldr	r6, [pc, #60]	@ (8006820 <sbrk_aligned+0x40>)
 80067e4:	460c      	mov	r4, r1
 80067e6:	6831      	ldr	r1, [r6, #0]
 80067e8:	4605      	mov	r5, r0
 80067ea:	b911      	cbnz	r1, 80067f2 <sbrk_aligned+0x12>
 80067ec:	f002 f97a 	bl	8008ae4 <_sbrk_r>
 80067f0:	6030      	str	r0, [r6, #0]
 80067f2:	4621      	mov	r1, r4
 80067f4:	4628      	mov	r0, r5
 80067f6:	f002 f975 	bl	8008ae4 <_sbrk_r>
 80067fa:	1c43      	adds	r3, r0, #1
 80067fc:	d103      	bne.n	8006806 <sbrk_aligned+0x26>
 80067fe:	f04f 34ff 	mov.w	r4, #4294967295
 8006802:	4620      	mov	r0, r4
 8006804:	bd70      	pop	{r4, r5, r6, pc}
 8006806:	1cc4      	adds	r4, r0, #3
 8006808:	f024 0403 	bic.w	r4, r4, #3
 800680c:	42a0      	cmp	r0, r4
 800680e:	d0f8      	beq.n	8006802 <sbrk_aligned+0x22>
 8006810:	1a21      	subs	r1, r4, r0
 8006812:	4628      	mov	r0, r5
 8006814:	f002 f966 	bl	8008ae4 <_sbrk_r>
 8006818:	3001      	adds	r0, #1
 800681a:	d1f2      	bne.n	8006802 <sbrk_aligned+0x22>
 800681c:	e7ef      	b.n	80067fe <sbrk_aligned+0x1e>
 800681e:	bf00      	nop
 8006820:	200006fc 	.word	0x200006fc

08006824 <_malloc_r>:
 8006824:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006828:	1ccd      	adds	r5, r1, #3
 800682a:	f025 0503 	bic.w	r5, r5, #3
 800682e:	3508      	adds	r5, #8
 8006830:	2d0c      	cmp	r5, #12
 8006832:	bf38      	it	cc
 8006834:	250c      	movcc	r5, #12
 8006836:	2d00      	cmp	r5, #0
 8006838:	4606      	mov	r6, r0
 800683a:	db01      	blt.n	8006840 <_malloc_r+0x1c>
 800683c:	42a9      	cmp	r1, r5
 800683e:	d904      	bls.n	800684a <_malloc_r+0x26>
 8006840:	230c      	movs	r3, #12
 8006842:	6033      	str	r3, [r6, #0]
 8006844:	2000      	movs	r0, #0
 8006846:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800684a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006920 <_malloc_r+0xfc>
 800684e:	f000 f869 	bl	8006924 <__malloc_lock>
 8006852:	f8d8 3000 	ldr.w	r3, [r8]
 8006856:	461c      	mov	r4, r3
 8006858:	bb44      	cbnz	r4, 80068ac <_malloc_r+0x88>
 800685a:	4629      	mov	r1, r5
 800685c:	4630      	mov	r0, r6
 800685e:	f7ff ffbf 	bl	80067e0 <sbrk_aligned>
 8006862:	1c43      	adds	r3, r0, #1
 8006864:	4604      	mov	r4, r0
 8006866:	d158      	bne.n	800691a <_malloc_r+0xf6>
 8006868:	f8d8 4000 	ldr.w	r4, [r8]
 800686c:	4627      	mov	r7, r4
 800686e:	2f00      	cmp	r7, #0
 8006870:	d143      	bne.n	80068fa <_malloc_r+0xd6>
 8006872:	2c00      	cmp	r4, #0
 8006874:	d04b      	beq.n	800690e <_malloc_r+0xea>
 8006876:	6823      	ldr	r3, [r4, #0]
 8006878:	4639      	mov	r1, r7
 800687a:	4630      	mov	r0, r6
 800687c:	eb04 0903 	add.w	r9, r4, r3
 8006880:	f002 f930 	bl	8008ae4 <_sbrk_r>
 8006884:	4581      	cmp	r9, r0
 8006886:	d142      	bne.n	800690e <_malloc_r+0xea>
 8006888:	6821      	ldr	r1, [r4, #0]
 800688a:	4630      	mov	r0, r6
 800688c:	1a6d      	subs	r5, r5, r1
 800688e:	4629      	mov	r1, r5
 8006890:	f7ff ffa6 	bl	80067e0 <sbrk_aligned>
 8006894:	3001      	adds	r0, #1
 8006896:	d03a      	beq.n	800690e <_malloc_r+0xea>
 8006898:	6823      	ldr	r3, [r4, #0]
 800689a:	442b      	add	r3, r5
 800689c:	6023      	str	r3, [r4, #0]
 800689e:	f8d8 3000 	ldr.w	r3, [r8]
 80068a2:	685a      	ldr	r2, [r3, #4]
 80068a4:	bb62      	cbnz	r2, 8006900 <_malloc_r+0xdc>
 80068a6:	f8c8 7000 	str.w	r7, [r8]
 80068aa:	e00f      	b.n	80068cc <_malloc_r+0xa8>
 80068ac:	6822      	ldr	r2, [r4, #0]
 80068ae:	1b52      	subs	r2, r2, r5
 80068b0:	d420      	bmi.n	80068f4 <_malloc_r+0xd0>
 80068b2:	2a0b      	cmp	r2, #11
 80068b4:	d917      	bls.n	80068e6 <_malloc_r+0xc2>
 80068b6:	1961      	adds	r1, r4, r5
 80068b8:	42a3      	cmp	r3, r4
 80068ba:	6025      	str	r5, [r4, #0]
 80068bc:	bf18      	it	ne
 80068be:	6059      	strne	r1, [r3, #4]
 80068c0:	6863      	ldr	r3, [r4, #4]
 80068c2:	bf08      	it	eq
 80068c4:	f8c8 1000 	streq.w	r1, [r8]
 80068c8:	5162      	str	r2, [r4, r5]
 80068ca:	604b      	str	r3, [r1, #4]
 80068cc:	4630      	mov	r0, r6
 80068ce:	f000 f82f 	bl	8006930 <__malloc_unlock>
 80068d2:	f104 000b 	add.w	r0, r4, #11
 80068d6:	1d23      	adds	r3, r4, #4
 80068d8:	f020 0007 	bic.w	r0, r0, #7
 80068dc:	1ac2      	subs	r2, r0, r3
 80068de:	bf1c      	itt	ne
 80068e0:	1a1b      	subne	r3, r3, r0
 80068e2:	50a3      	strne	r3, [r4, r2]
 80068e4:	e7af      	b.n	8006846 <_malloc_r+0x22>
 80068e6:	6862      	ldr	r2, [r4, #4]
 80068e8:	42a3      	cmp	r3, r4
 80068ea:	bf0c      	ite	eq
 80068ec:	f8c8 2000 	streq.w	r2, [r8]
 80068f0:	605a      	strne	r2, [r3, #4]
 80068f2:	e7eb      	b.n	80068cc <_malloc_r+0xa8>
 80068f4:	4623      	mov	r3, r4
 80068f6:	6864      	ldr	r4, [r4, #4]
 80068f8:	e7ae      	b.n	8006858 <_malloc_r+0x34>
 80068fa:	463c      	mov	r4, r7
 80068fc:	687f      	ldr	r7, [r7, #4]
 80068fe:	e7b6      	b.n	800686e <_malloc_r+0x4a>
 8006900:	461a      	mov	r2, r3
 8006902:	685b      	ldr	r3, [r3, #4]
 8006904:	42a3      	cmp	r3, r4
 8006906:	d1fb      	bne.n	8006900 <_malloc_r+0xdc>
 8006908:	2300      	movs	r3, #0
 800690a:	6053      	str	r3, [r2, #4]
 800690c:	e7de      	b.n	80068cc <_malloc_r+0xa8>
 800690e:	230c      	movs	r3, #12
 8006910:	4630      	mov	r0, r6
 8006912:	6033      	str	r3, [r6, #0]
 8006914:	f000 f80c 	bl	8006930 <__malloc_unlock>
 8006918:	e794      	b.n	8006844 <_malloc_r+0x20>
 800691a:	6005      	str	r5, [r0, #0]
 800691c:	e7d6      	b.n	80068cc <_malloc_r+0xa8>
 800691e:	bf00      	nop
 8006920:	20000700 	.word	0x20000700

08006924 <__malloc_lock>:
 8006924:	4801      	ldr	r0, [pc, #4]	@ (800692c <__malloc_lock+0x8>)
 8006926:	f7ff b88a 	b.w	8005a3e <__retarget_lock_acquire_recursive>
 800692a:	bf00      	nop
 800692c:	200006f8 	.word	0x200006f8

08006930 <__malloc_unlock>:
 8006930:	4801      	ldr	r0, [pc, #4]	@ (8006938 <__malloc_unlock+0x8>)
 8006932:	f7ff b885 	b.w	8005a40 <__retarget_lock_release_recursive>
 8006936:	bf00      	nop
 8006938:	200006f8 	.word	0x200006f8

0800693c <_Balloc>:
 800693c:	b570      	push	{r4, r5, r6, lr}
 800693e:	69c6      	ldr	r6, [r0, #28]
 8006940:	4604      	mov	r4, r0
 8006942:	460d      	mov	r5, r1
 8006944:	b976      	cbnz	r6, 8006964 <_Balloc+0x28>
 8006946:	2010      	movs	r0, #16
 8006948:	f7ff ff42 	bl	80067d0 <malloc>
 800694c:	4602      	mov	r2, r0
 800694e:	61e0      	str	r0, [r4, #28]
 8006950:	b920      	cbnz	r0, 800695c <_Balloc+0x20>
 8006952:	216b      	movs	r1, #107	@ 0x6b
 8006954:	4b17      	ldr	r3, [pc, #92]	@ (80069b4 <_Balloc+0x78>)
 8006956:	4818      	ldr	r0, [pc, #96]	@ (80069b8 <_Balloc+0x7c>)
 8006958:	f002 f8da 	bl	8008b10 <__assert_func>
 800695c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006960:	6006      	str	r6, [r0, #0]
 8006962:	60c6      	str	r6, [r0, #12]
 8006964:	69e6      	ldr	r6, [r4, #28]
 8006966:	68f3      	ldr	r3, [r6, #12]
 8006968:	b183      	cbz	r3, 800698c <_Balloc+0x50>
 800696a:	69e3      	ldr	r3, [r4, #28]
 800696c:	68db      	ldr	r3, [r3, #12]
 800696e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006972:	b9b8      	cbnz	r0, 80069a4 <_Balloc+0x68>
 8006974:	2101      	movs	r1, #1
 8006976:	fa01 f605 	lsl.w	r6, r1, r5
 800697a:	1d72      	adds	r2, r6, #5
 800697c:	4620      	mov	r0, r4
 800697e:	0092      	lsls	r2, r2, #2
 8006980:	f002 f8e4 	bl	8008b4c <_calloc_r>
 8006984:	b160      	cbz	r0, 80069a0 <_Balloc+0x64>
 8006986:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800698a:	e00e      	b.n	80069aa <_Balloc+0x6e>
 800698c:	2221      	movs	r2, #33	@ 0x21
 800698e:	2104      	movs	r1, #4
 8006990:	4620      	mov	r0, r4
 8006992:	f002 f8db 	bl	8008b4c <_calloc_r>
 8006996:	69e3      	ldr	r3, [r4, #28]
 8006998:	60f0      	str	r0, [r6, #12]
 800699a:	68db      	ldr	r3, [r3, #12]
 800699c:	2b00      	cmp	r3, #0
 800699e:	d1e4      	bne.n	800696a <_Balloc+0x2e>
 80069a0:	2000      	movs	r0, #0
 80069a2:	bd70      	pop	{r4, r5, r6, pc}
 80069a4:	6802      	ldr	r2, [r0, #0]
 80069a6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80069aa:	2300      	movs	r3, #0
 80069ac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80069b0:	e7f7      	b.n	80069a2 <_Balloc+0x66>
 80069b2:	bf00      	nop
 80069b4:	08009a12 	.word	0x08009a12
 80069b8:	08009a92 	.word	0x08009a92

080069bc <_Bfree>:
 80069bc:	b570      	push	{r4, r5, r6, lr}
 80069be:	69c6      	ldr	r6, [r0, #28]
 80069c0:	4605      	mov	r5, r0
 80069c2:	460c      	mov	r4, r1
 80069c4:	b976      	cbnz	r6, 80069e4 <_Bfree+0x28>
 80069c6:	2010      	movs	r0, #16
 80069c8:	f7ff ff02 	bl	80067d0 <malloc>
 80069cc:	4602      	mov	r2, r0
 80069ce:	61e8      	str	r0, [r5, #28]
 80069d0:	b920      	cbnz	r0, 80069dc <_Bfree+0x20>
 80069d2:	218f      	movs	r1, #143	@ 0x8f
 80069d4:	4b08      	ldr	r3, [pc, #32]	@ (80069f8 <_Bfree+0x3c>)
 80069d6:	4809      	ldr	r0, [pc, #36]	@ (80069fc <_Bfree+0x40>)
 80069d8:	f002 f89a 	bl	8008b10 <__assert_func>
 80069dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80069e0:	6006      	str	r6, [r0, #0]
 80069e2:	60c6      	str	r6, [r0, #12]
 80069e4:	b13c      	cbz	r4, 80069f6 <_Bfree+0x3a>
 80069e6:	69eb      	ldr	r3, [r5, #28]
 80069e8:	6862      	ldr	r2, [r4, #4]
 80069ea:	68db      	ldr	r3, [r3, #12]
 80069ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80069f0:	6021      	str	r1, [r4, #0]
 80069f2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80069f6:	bd70      	pop	{r4, r5, r6, pc}
 80069f8:	08009a12 	.word	0x08009a12
 80069fc:	08009a92 	.word	0x08009a92

08006a00 <__multadd>:
 8006a00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a04:	4607      	mov	r7, r0
 8006a06:	460c      	mov	r4, r1
 8006a08:	461e      	mov	r6, r3
 8006a0a:	2000      	movs	r0, #0
 8006a0c:	690d      	ldr	r5, [r1, #16]
 8006a0e:	f101 0c14 	add.w	ip, r1, #20
 8006a12:	f8dc 3000 	ldr.w	r3, [ip]
 8006a16:	3001      	adds	r0, #1
 8006a18:	b299      	uxth	r1, r3
 8006a1a:	fb02 6101 	mla	r1, r2, r1, r6
 8006a1e:	0c1e      	lsrs	r6, r3, #16
 8006a20:	0c0b      	lsrs	r3, r1, #16
 8006a22:	fb02 3306 	mla	r3, r2, r6, r3
 8006a26:	b289      	uxth	r1, r1
 8006a28:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006a2c:	4285      	cmp	r5, r0
 8006a2e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006a32:	f84c 1b04 	str.w	r1, [ip], #4
 8006a36:	dcec      	bgt.n	8006a12 <__multadd+0x12>
 8006a38:	b30e      	cbz	r6, 8006a7e <__multadd+0x7e>
 8006a3a:	68a3      	ldr	r3, [r4, #8]
 8006a3c:	42ab      	cmp	r3, r5
 8006a3e:	dc19      	bgt.n	8006a74 <__multadd+0x74>
 8006a40:	6861      	ldr	r1, [r4, #4]
 8006a42:	4638      	mov	r0, r7
 8006a44:	3101      	adds	r1, #1
 8006a46:	f7ff ff79 	bl	800693c <_Balloc>
 8006a4a:	4680      	mov	r8, r0
 8006a4c:	b928      	cbnz	r0, 8006a5a <__multadd+0x5a>
 8006a4e:	4602      	mov	r2, r0
 8006a50:	21ba      	movs	r1, #186	@ 0xba
 8006a52:	4b0c      	ldr	r3, [pc, #48]	@ (8006a84 <__multadd+0x84>)
 8006a54:	480c      	ldr	r0, [pc, #48]	@ (8006a88 <__multadd+0x88>)
 8006a56:	f002 f85b 	bl	8008b10 <__assert_func>
 8006a5a:	6922      	ldr	r2, [r4, #16]
 8006a5c:	f104 010c 	add.w	r1, r4, #12
 8006a60:	3202      	adds	r2, #2
 8006a62:	0092      	lsls	r2, r2, #2
 8006a64:	300c      	adds	r0, #12
 8006a66:	f7fe fffa 	bl	8005a5e <memcpy>
 8006a6a:	4621      	mov	r1, r4
 8006a6c:	4638      	mov	r0, r7
 8006a6e:	f7ff ffa5 	bl	80069bc <_Bfree>
 8006a72:	4644      	mov	r4, r8
 8006a74:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006a78:	3501      	adds	r5, #1
 8006a7a:	615e      	str	r6, [r3, #20]
 8006a7c:	6125      	str	r5, [r4, #16]
 8006a7e:	4620      	mov	r0, r4
 8006a80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a84:	08009a81 	.word	0x08009a81
 8006a88:	08009a92 	.word	0x08009a92

08006a8c <__s2b>:
 8006a8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a90:	4615      	mov	r5, r2
 8006a92:	2209      	movs	r2, #9
 8006a94:	461f      	mov	r7, r3
 8006a96:	3308      	adds	r3, #8
 8006a98:	460c      	mov	r4, r1
 8006a9a:	fb93 f3f2 	sdiv	r3, r3, r2
 8006a9e:	4606      	mov	r6, r0
 8006aa0:	2201      	movs	r2, #1
 8006aa2:	2100      	movs	r1, #0
 8006aa4:	429a      	cmp	r2, r3
 8006aa6:	db09      	blt.n	8006abc <__s2b+0x30>
 8006aa8:	4630      	mov	r0, r6
 8006aaa:	f7ff ff47 	bl	800693c <_Balloc>
 8006aae:	b940      	cbnz	r0, 8006ac2 <__s2b+0x36>
 8006ab0:	4602      	mov	r2, r0
 8006ab2:	21d3      	movs	r1, #211	@ 0xd3
 8006ab4:	4b18      	ldr	r3, [pc, #96]	@ (8006b18 <__s2b+0x8c>)
 8006ab6:	4819      	ldr	r0, [pc, #100]	@ (8006b1c <__s2b+0x90>)
 8006ab8:	f002 f82a 	bl	8008b10 <__assert_func>
 8006abc:	0052      	lsls	r2, r2, #1
 8006abe:	3101      	adds	r1, #1
 8006ac0:	e7f0      	b.n	8006aa4 <__s2b+0x18>
 8006ac2:	9b08      	ldr	r3, [sp, #32]
 8006ac4:	2d09      	cmp	r5, #9
 8006ac6:	6143      	str	r3, [r0, #20]
 8006ac8:	f04f 0301 	mov.w	r3, #1
 8006acc:	6103      	str	r3, [r0, #16]
 8006ace:	dd16      	ble.n	8006afe <__s2b+0x72>
 8006ad0:	f104 0909 	add.w	r9, r4, #9
 8006ad4:	46c8      	mov	r8, r9
 8006ad6:	442c      	add	r4, r5
 8006ad8:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006adc:	4601      	mov	r1, r0
 8006ade:	220a      	movs	r2, #10
 8006ae0:	4630      	mov	r0, r6
 8006ae2:	3b30      	subs	r3, #48	@ 0x30
 8006ae4:	f7ff ff8c 	bl	8006a00 <__multadd>
 8006ae8:	45a0      	cmp	r8, r4
 8006aea:	d1f5      	bne.n	8006ad8 <__s2b+0x4c>
 8006aec:	f1a5 0408 	sub.w	r4, r5, #8
 8006af0:	444c      	add	r4, r9
 8006af2:	1b2d      	subs	r5, r5, r4
 8006af4:	1963      	adds	r3, r4, r5
 8006af6:	42bb      	cmp	r3, r7
 8006af8:	db04      	blt.n	8006b04 <__s2b+0x78>
 8006afa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006afe:	2509      	movs	r5, #9
 8006b00:	340a      	adds	r4, #10
 8006b02:	e7f6      	b.n	8006af2 <__s2b+0x66>
 8006b04:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006b08:	4601      	mov	r1, r0
 8006b0a:	220a      	movs	r2, #10
 8006b0c:	4630      	mov	r0, r6
 8006b0e:	3b30      	subs	r3, #48	@ 0x30
 8006b10:	f7ff ff76 	bl	8006a00 <__multadd>
 8006b14:	e7ee      	b.n	8006af4 <__s2b+0x68>
 8006b16:	bf00      	nop
 8006b18:	08009a81 	.word	0x08009a81
 8006b1c:	08009a92 	.word	0x08009a92

08006b20 <__hi0bits>:
 8006b20:	4603      	mov	r3, r0
 8006b22:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006b26:	bf3a      	itte	cc
 8006b28:	0403      	lslcc	r3, r0, #16
 8006b2a:	2010      	movcc	r0, #16
 8006b2c:	2000      	movcs	r0, #0
 8006b2e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006b32:	bf3c      	itt	cc
 8006b34:	021b      	lslcc	r3, r3, #8
 8006b36:	3008      	addcc	r0, #8
 8006b38:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006b3c:	bf3c      	itt	cc
 8006b3e:	011b      	lslcc	r3, r3, #4
 8006b40:	3004      	addcc	r0, #4
 8006b42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b46:	bf3c      	itt	cc
 8006b48:	009b      	lslcc	r3, r3, #2
 8006b4a:	3002      	addcc	r0, #2
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	db05      	blt.n	8006b5c <__hi0bits+0x3c>
 8006b50:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006b54:	f100 0001 	add.w	r0, r0, #1
 8006b58:	bf08      	it	eq
 8006b5a:	2020      	moveq	r0, #32
 8006b5c:	4770      	bx	lr

08006b5e <__lo0bits>:
 8006b5e:	6803      	ldr	r3, [r0, #0]
 8006b60:	4602      	mov	r2, r0
 8006b62:	f013 0007 	ands.w	r0, r3, #7
 8006b66:	d00b      	beq.n	8006b80 <__lo0bits+0x22>
 8006b68:	07d9      	lsls	r1, r3, #31
 8006b6a:	d421      	bmi.n	8006bb0 <__lo0bits+0x52>
 8006b6c:	0798      	lsls	r0, r3, #30
 8006b6e:	bf49      	itett	mi
 8006b70:	085b      	lsrmi	r3, r3, #1
 8006b72:	089b      	lsrpl	r3, r3, #2
 8006b74:	2001      	movmi	r0, #1
 8006b76:	6013      	strmi	r3, [r2, #0]
 8006b78:	bf5c      	itt	pl
 8006b7a:	2002      	movpl	r0, #2
 8006b7c:	6013      	strpl	r3, [r2, #0]
 8006b7e:	4770      	bx	lr
 8006b80:	b299      	uxth	r1, r3
 8006b82:	b909      	cbnz	r1, 8006b88 <__lo0bits+0x2a>
 8006b84:	2010      	movs	r0, #16
 8006b86:	0c1b      	lsrs	r3, r3, #16
 8006b88:	b2d9      	uxtb	r1, r3
 8006b8a:	b909      	cbnz	r1, 8006b90 <__lo0bits+0x32>
 8006b8c:	3008      	adds	r0, #8
 8006b8e:	0a1b      	lsrs	r3, r3, #8
 8006b90:	0719      	lsls	r1, r3, #28
 8006b92:	bf04      	itt	eq
 8006b94:	091b      	lsreq	r3, r3, #4
 8006b96:	3004      	addeq	r0, #4
 8006b98:	0799      	lsls	r1, r3, #30
 8006b9a:	bf04      	itt	eq
 8006b9c:	089b      	lsreq	r3, r3, #2
 8006b9e:	3002      	addeq	r0, #2
 8006ba0:	07d9      	lsls	r1, r3, #31
 8006ba2:	d403      	bmi.n	8006bac <__lo0bits+0x4e>
 8006ba4:	085b      	lsrs	r3, r3, #1
 8006ba6:	f100 0001 	add.w	r0, r0, #1
 8006baa:	d003      	beq.n	8006bb4 <__lo0bits+0x56>
 8006bac:	6013      	str	r3, [r2, #0]
 8006bae:	4770      	bx	lr
 8006bb0:	2000      	movs	r0, #0
 8006bb2:	4770      	bx	lr
 8006bb4:	2020      	movs	r0, #32
 8006bb6:	4770      	bx	lr

08006bb8 <__i2b>:
 8006bb8:	b510      	push	{r4, lr}
 8006bba:	460c      	mov	r4, r1
 8006bbc:	2101      	movs	r1, #1
 8006bbe:	f7ff febd 	bl	800693c <_Balloc>
 8006bc2:	4602      	mov	r2, r0
 8006bc4:	b928      	cbnz	r0, 8006bd2 <__i2b+0x1a>
 8006bc6:	f240 1145 	movw	r1, #325	@ 0x145
 8006bca:	4b04      	ldr	r3, [pc, #16]	@ (8006bdc <__i2b+0x24>)
 8006bcc:	4804      	ldr	r0, [pc, #16]	@ (8006be0 <__i2b+0x28>)
 8006bce:	f001 ff9f 	bl	8008b10 <__assert_func>
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	6144      	str	r4, [r0, #20]
 8006bd6:	6103      	str	r3, [r0, #16]
 8006bd8:	bd10      	pop	{r4, pc}
 8006bda:	bf00      	nop
 8006bdc:	08009a81 	.word	0x08009a81
 8006be0:	08009a92 	.word	0x08009a92

08006be4 <__multiply>:
 8006be4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006be8:	4617      	mov	r7, r2
 8006bea:	690a      	ldr	r2, [r1, #16]
 8006bec:	693b      	ldr	r3, [r7, #16]
 8006bee:	4689      	mov	r9, r1
 8006bf0:	429a      	cmp	r2, r3
 8006bf2:	bfa2      	ittt	ge
 8006bf4:	463b      	movge	r3, r7
 8006bf6:	460f      	movge	r7, r1
 8006bf8:	4699      	movge	r9, r3
 8006bfa:	693d      	ldr	r5, [r7, #16]
 8006bfc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006c00:	68bb      	ldr	r3, [r7, #8]
 8006c02:	6879      	ldr	r1, [r7, #4]
 8006c04:	eb05 060a 	add.w	r6, r5, sl
 8006c08:	42b3      	cmp	r3, r6
 8006c0a:	b085      	sub	sp, #20
 8006c0c:	bfb8      	it	lt
 8006c0e:	3101      	addlt	r1, #1
 8006c10:	f7ff fe94 	bl	800693c <_Balloc>
 8006c14:	b930      	cbnz	r0, 8006c24 <__multiply+0x40>
 8006c16:	4602      	mov	r2, r0
 8006c18:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006c1c:	4b40      	ldr	r3, [pc, #256]	@ (8006d20 <__multiply+0x13c>)
 8006c1e:	4841      	ldr	r0, [pc, #260]	@ (8006d24 <__multiply+0x140>)
 8006c20:	f001 ff76 	bl	8008b10 <__assert_func>
 8006c24:	f100 0414 	add.w	r4, r0, #20
 8006c28:	4623      	mov	r3, r4
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006c30:	4573      	cmp	r3, lr
 8006c32:	d320      	bcc.n	8006c76 <__multiply+0x92>
 8006c34:	f107 0814 	add.w	r8, r7, #20
 8006c38:	f109 0114 	add.w	r1, r9, #20
 8006c3c:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006c40:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006c44:	9302      	str	r3, [sp, #8]
 8006c46:	1beb      	subs	r3, r5, r7
 8006c48:	3b15      	subs	r3, #21
 8006c4a:	f023 0303 	bic.w	r3, r3, #3
 8006c4e:	3304      	adds	r3, #4
 8006c50:	3715      	adds	r7, #21
 8006c52:	42bd      	cmp	r5, r7
 8006c54:	bf38      	it	cc
 8006c56:	2304      	movcc	r3, #4
 8006c58:	9301      	str	r3, [sp, #4]
 8006c5a:	9b02      	ldr	r3, [sp, #8]
 8006c5c:	9103      	str	r1, [sp, #12]
 8006c5e:	428b      	cmp	r3, r1
 8006c60:	d80c      	bhi.n	8006c7c <__multiply+0x98>
 8006c62:	2e00      	cmp	r6, #0
 8006c64:	dd03      	ble.n	8006c6e <__multiply+0x8a>
 8006c66:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d055      	beq.n	8006d1a <__multiply+0x136>
 8006c6e:	6106      	str	r6, [r0, #16]
 8006c70:	b005      	add	sp, #20
 8006c72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c76:	f843 2b04 	str.w	r2, [r3], #4
 8006c7a:	e7d9      	b.n	8006c30 <__multiply+0x4c>
 8006c7c:	f8b1 a000 	ldrh.w	sl, [r1]
 8006c80:	f1ba 0f00 	cmp.w	sl, #0
 8006c84:	d01f      	beq.n	8006cc6 <__multiply+0xe2>
 8006c86:	46c4      	mov	ip, r8
 8006c88:	46a1      	mov	r9, r4
 8006c8a:	2700      	movs	r7, #0
 8006c8c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006c90:	f8d9 3000 	ldr.w	r3, [r9]
 8006c94:	fa1f fb82 	uxth.w	fp, r2
 8006c98:	b29b      	uxth	r3, r3
 8006c9a:	fb0a 330b 	mla	r3, sl, fp, r3
 8006c9e:	443b      	add	r3, r7
 8006ca0:	f8d9 7000 	ldr.w	r7, [r9]
 8006ca4:	0c12      	lsrs	r2, r2, #16
 8006ca6:	0c3f      	lsrs	r7, r7, #16
 8006ca8:	fb0a 7202 	mla	r2, sl, r2, r7
 8006cac:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006cb0:	b29b      	uxth	r3, r3
 8006cb2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006cb6:	4565      	cmp	r5, ip
 8006cb8:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006cbc:	f849 3b04 	str.w	r3, [r9], #4
 8006cc0:	d8e4      	bhi.n	8006c8c <__multiply+0xa8>
 8006cc2:	9b01      	ldr	r3, [sp, #4]
 8006cc4:	50e7      	str	r7, [r4, r3]
 8006cc6:	9b03      	ldr	r3, [sp, #12]
 8006cc8:	3104      	adds	r1, #4
 8006cca:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006cce:	f1b9 0f00 	cmp.w	r9, #0
 8006cd2:	d020      	beq.n	8006d16 <__multiply+0x132>
 8006cd4:	4647      	mov	r7, r8
 8006cd6:	46a4      	mov	ip, r4
 8006cd8:	f04f 0a00 	mov.w	sl, #0
 8006cdc:	6823      	ldr	r3, [r4, #0]
 8006cde:	f8b7 b000 	ldrh.w	fp, [r7]
 8006ce2:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006ce6:	b29b      	uxth	r3, r3
 8006ce8:	fb09 220b 	mla	r2, r9, fp, r2
 8006cec:	4452      	add	r2, sl
 8006cee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006cf2:	f84c 3b04 	str.w	r3, [ip], #4
 8006cf6:	f857 3b04 	ldr.w	r3, [r7], #4
 8006cfa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006cfe:	f8bc 3000 	ldrh.w	r3, [ip]
 8006d02:	42bd      	cmp	r5, r7
 8006d04:	fb09 330a 	mla	r3, r9, sl, r3
 8006d08:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006d0c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006d10:	d8e5      	bhi.n	8006cde <__multiply+0xfa>
 8006d12:	9a01      	ldr	r2, [sp, #4]
 8006d14:	50a3      	str	r3, [r4, r2]
 8006d16:	3404      	adds	r4, #4
 8006d18:	e79f      	b.n	8006c5a <__multiply+0x76>
 8006d1a:	3e01      	subs	r6, #1
 8006d1c:	e7a1      	b.n	8006c62 <__multiply+0x7e>
 8006d1e:	bf00      	nop
 8006d20:	08009a81 	.word	0x08009a81
 8006d24:	08009a92 	.word	0x08009a92

08006d28 <__pow5mult>:
 8006d28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d2c:	4615      	mov	r5, r2
 8006d2e:	f012 0203 	ands.w	r2, r2, #3
 8006d32:	4607      	mov	r7, r0
 8006d34:	460e      	mov	r6, r1
 8006d36:	d007      	beq.n	8006d48 <__pow5mult+0x20>
 8006d38:	4c25      	ldr	r4, [pc, #148]	@ (8006dd0 <__pow5mult+0xa8>)
 8006d3a:	3a01      	subs	r2, #1
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006d42:	f7ff fe5d 	bl	8006a00 <__multadd>
 8006d46:	4606      	mov	r6, r0
 8006d48:	10ad      	asrs	r5, r5, #2
 8006d4a:	d03d      	beq.n	8006dc8 <__pow5mult+0xa0>
 8006d4c:	69fc      	ldr	r4, [r7, #28]
 8006d4e:	b97c      	cbnz	r4, 8006d70 <__pow5mult+0x48>
 8006d50:	2010      	movs	r0, #16
 8006d52:	f7ff fd3d 	bl	80067d0 <malloc>
 8006d56:	4602      	mov	r2, r0
 8006d58:	61f8      	str	r0, [r7, #28]
 8006d5a:	b928      	cbnz	r0, 8006d68 <__pow5mult+0x40>
 8006d5c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006d60:	4b1c      	ldr	r3, [pc, #112]	@ (8006dd4 <__pow5mult+0xac>)
 8006d62:	481d      	ldr	r0, [pc, #116]	@ (8006dd8 <__pow5mult+0xb0>)
 8006d64:	f001 fed4 	bl	8008b10 <__assert_func>
 8006d68:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006d6c:	6004      	str	r4, [r0, #0]
 8006d6e:	60c4      	str	r4, [r0, #12]
 8006d70:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006d74:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006d78:	b94c      	cbnz	r4, 8006d8e <__pow5mult+0x66>
 8006d7a:	f240 2171 	movw	r1, #625	@ 0x271
 8006d7e:	4638      	mov	r0, r7
 8006d80:	f7ff ff1a 	bl	8006bb8 <__i2b>
 8006d84:	2300      	movs	r3, #0
 8006d86:	4604      	mov	r4, r0
 8006d88:	f8c8 0008 	str.w	r0, [r8, #8]
 8006d8c:	6003      	str	r3, [r0, #0]
 8006d8e:	f04f 0900 	mov.w	r9, #0
 8006d92:	07eb      	lsls	r3, r5, #31
 8006d94:	d50a      	bpl.n	8006dac <__pow5mult+0x84>
 8006d96:	4631      	mov	r1, r6
 8006d98:	4622      	mov	r2, r4
 8006d9a:	4638      	mov	r0, r7
 8006d9c:	f7ff ff22 	bl	8006be4 <__multiply>
 8006da0:	4680      	mov	r8, r0
 8006da2:	4631      	mov	r1, r6
 8006da4:	4638      	mov	r0, r7
 8006da6:	f7ff fe09 	bl	80069bc <_Bfree>
 8006daa:	4646      	mov	r6, r8
 8006dac:	106d      	asrs	r5, r5, #1
 8006dae:	d00b      	beq.n	8006dc8 <__pow5mult+0xa0>
 8006db0:	6820      	ldr	r0, [r4, #0]
 8006db2:	b938      	cbnz	r0, 8006dc4 <__pow5mult+0x9c>
 8006db4:	4622      	mov	r2, r4
 8006db6:	4621      	mov	r1, r4
 8006db8:	4638      	mov	r0, r7
 8006dba:	f7ff ff13 	bl	8006be4 <__multiply>
 8006dbe:	6020      	str	r0, [r4, #0]
 8006dc0:	f8c0 9000 	str.w	r9, [r0]
 8006dc4:	4604      	mov	r4, r0
 8006dc6:	e7e4      	b.n	8006d92 <__pow5mult+0x6a>
 8006dc8:	4630      	mov	r0, r6
 8006dca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006dce:	bf00      	nop
 8006dd0:	08009bc0 	.word	0x08009bc0
 8006dd4:	08009a12 	.word	0x08009a12
 8006dd8:	08009a92 	.word	0x08009a92

08006ddc <__lshift>:
 8006ddc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006de0:	460c      	mov	r4, r1
 8006de2:	4607      	mov	r7, r0
 8006de4:	4691      	mov	r9, r2
 8006de6:	6923      	ldr	r3, [r4, #16]
 8006de8:	6849      	ldr	r1, [r1, #4]
 8006dea:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006dee:	68a3      	ldr	r3, [r4, #8]
 8006df0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006df4:	f108 0601 	add.w	r6, r8, #1
 8006df8:	42b3      	cmp	r3, r6
 8006dfa:	db0b      	blt.n	8006e14 <__lshift+0x38>
 8006dfc:	4638      	mov	r0, r7
 8006dfe:	f7ff fd9d 	bl	800693c <_Balloc>
 8006e02:	4605      	mov	r5, r0
 8006e04:	b948      	cbnz	r0, 8006e1a <__lshift+0x3e>
 8006e06:	4602      	mov	r2, r0
 8006e08:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006e0c:	4b27      	ldr	r3, [pc, #156]	@ (8006eac <__lshift+0xd0>)
 8006e0e:	4828      	ldr	r0, [pc, #160]	@ (8006eb0 <__lshift+0xd4>)
 8006e10:	f001 fe7e 	bl	8008b10 <__assert_func>
 8006e14:	3101      	adds	r1, #1
 8006e16:	005b      	lsls	r3, r3, #1
 8006e18:	e7ee      	b.n	8006df8 <__lshift+0x1c>
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	f100 0114 	add.w	r1, r0, #20
 8006e20:	f100 0210 	add.w	r2, r0, #16
 8006e24:	4618      	mov	r0, r3
 8006e26:	4553      	cmp	r3, sl
 8006e28:	db33      	blt.n	8006e92 <__lshift+0xb6>
 8006e2a:	6920      	ldr	r0, [r4, #16]
 8006e2c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006e30:	f104 0314 	add.w	r3, r4, #20
 8006e34:	f019 091f 	ands.w	r9, r9, #31
 8006e38:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006e3c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006e40:	d02b      	beq.n	8006e9a <__lshift+0xbe>
 8006e42:	468a      	mov	sl, r1
 8006e44:	2200      	movs	r2, #0
 8006e46:	f1c9 0e20 	rsb	lr, r9, #32
 8006e4a:	6818      	ldr	r0, [r3, #0]
 8006e4c:	fa00 f009 	lsl.w	r0, r0, r9
 8006e50:	4310      	orrs	r0, r2
 8006e52:	f84a 0b04 	str.w	r0, [sl], #4
 8006e56:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e5a:	459c      	cmp	ip, r3
 8006e5c:	fa22 f20e 	lsr.w	r2, r2, lr
 8006e60:	d8f3      	bhi.n	8006e4a <__lshift+0x6e>
 8006e62:	ebac 0304 	sub.w	r3, ip, r4
 8006e66:	3b15      	subs	r3, #21
 8006e68:	f023 0303 	bic.w	r3, r3, #3
 8006e6c:	3304      	adds	r3, #4
 8006e6e:	f104 0015 	add.w	r0, r4, #21
 8006e72:	4560      	cmp	r0, ip
 8006e74:	bf88      	it	hi
 8006e76:	2304      	movhi	r3, #4
 8006e78:	50ca      	str	r2, [r1, r3]
 8006e7a:	b10a      	cbz	r2, 8006e80 <__lshift+0xa4>
 8006e7c:	f108 0602 	add.w	r6, r8, #2
 8006e80:	3e01      	subs	r6, #1
 8006e82:	4638      	mov	r0, r7
 8006e84:	4621      	mov	r1, r4
 8006e86:	612e      	str	r6, [r5, #16]
 8006e88:	f7ff fd98 	bl	80069bc <_Bfree>
 8006e8c:	4628      	mov	r0, r5
 8006e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e92:	f842 0f04 	str.w	r0, [r2, #4]!
 8006e96:	3301      	adds	r3, #1
 8006e98:	e7c5      	b.n	8006e26 <__lshift+0x4a>
 8006e9a:	3904      	subs	r1, #4
 8006e9c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ea0:	459c      	cmp	ip, r3
 8006ea2:	f841 2f04 	str.w	r2, [r1, #4]!
 8006ea6:	d8f9      	bhi.n	8006e9c <__lshift+0xc0>
 8006ea8:	e7ea      	b.n	8006e80 <__lshift+0xa4>
 8006eaa:	bf00      	nop
 8006eac:	08009a81 	.word	0x08009a81
 8006eb0:	08009a92 	.word	0x08009a92

08006eb4 <__mcmp>:
 8006eb4:	4603      	mov	r3, r0
 8006eb6:	690a      	ldr	r2, [r1, #16]
 8006eb8:	6900      	ldr	r0, [r0, #16]
 8006eba:	b530      	push	{r4, r5, lr}
 8006ebc:	1a80      	subs	r0, r0, r2
 8006ebe:	d10e      	bne.n	8006ede <__mcmp+0x2a>
 8006ec0:	3314      	adds	r3, #20
 8006ec2:	3114      	adds	r1, #20
 8006ec4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006ec8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006ecc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006ed0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006ed4:	4295      	cmp	r5, r2
 8006ed6:	d003      	beq.n	8006ee0 <__mcmp+0x2c>
 8006ed8:	d205      	bcs.n	8006ee6 <__mcmp+0x32>
 8006eda:	f04f 30ff 	mov.w	r0, #4294967295
 8006ede:	bd30      	pop	{r4, r5, pc}
 8006ee0:	42a3      	cmp	r3, r4
 8006ee2:	d3f3      	bcc.n	8006ecc <__mcmp+0x18>
 8006ee4:	e7fb      	b.n	8006ede <__mcmp+0x2a>
 8006ee6:	2001      	movs	r0, #1
 8006ee8:	e7f9      	b.n	8006ede <__mcmp+0x2a>
	...

08006eec <__mdiff>:
 8006eec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ef0:	4689      	mov	r9, r1
 8006ef2:	4606      	mov	r6, r0
 8006ef4:	4611      	mov	r1, r2
 8006ef6:	4648      	mov	r0, r9
 8006ef8:	4614      	mov	r4, r2
 8006efa:	f7ff ffdb 	bl	8006eb4 <__mcmp>
 8006efe:	1e05      	subs	r5, r0, #0
 8006f00:	d112      	bne.n	8006f28 <__mdiff+0x3c>
 8006f02:	4629      	mov	r1, r5
 8006f04:	4630      	mov	r0, r6
 8006f06:	f7ff fd19 	bl	800693c <_Balloc>
 8006f0a:	4602      	mov	r2, r0
 8006f0c:	b928      	cbnz	r0, 8006f1a <__mdiff+0x2e>
 8006f0e:	f240 2137 	movw	r1, #567	@ 0x237
 8006f12:	4b3e      	ldr	r3, [pc, #248]	@ (800700c <__mdiff+0x120>)
 8006f14:	483e      	ldr	r0, [pc, #248]	@ (8007010 <__mdiff+0x124>)
 8006f16:	f001 fdfb 	bl	8008b10 <__assert_func>
 8006f1a:	2301      	movs	r3, #1
 8006f1c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006f20:	4610      	mov	r0, r2
 8006f22:	b003      	add	sp, #12
 8006f24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f28:	bfbc      	itt	lt
 8006f2a:	464b      	movlt	r3, r9
 8006f2c:	46a1      	movlt	r9, r4
 8006f2e:	4630      	mov	r0, r6
 8006f30:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006f34:	bfba      	itte	lt
 8006f36:	461c      	movlt	r4, r3
 8006f38:	2501      	movlt	r5, #1
 8006f3a:	2500      	movge	r5, #0
 8006f3c:	f7ff fcfe 	bl	800693c <_Balloc>
 8006f40:	4602      	mov	r2, r0
 8006f42:	b918      	cbnz	r0, 8006f4c <__mdiff+0x60>
 8006f44:	f240 2145 	movw	r1, #581	@ 0x245
 8006f48:	4b30      	ldr	r3, [pc, #192]	@ (800700c <__mdiff+0x120>)
 8006f4a:	e7e3      	b.n	8006f14 <__mdiff+0x28>
 8006f4c:	f100 0b14 	add.w	fp, r0, #20
 8006f50:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006f54:	f109 0310 	add.w	r3, r9, #16
 8006f58:	60c5      	str	r5, [r0, #12]
 8006f5a:	f04f 0c00 	mov.w	ip, #0
 8006f5e:	f109 0514 	add.w	r5, r9, #20
 8006f62:	46d9      	mov	r9, fp
 8006f64:	6926      	ldr	r6, [r4, #16]
 8006f66:	f104 0e14 	add.w	lr, r4, #20
 8006f6a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006f6e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006f72:	9301      	str	r3, [sp, #4]
 8006f74:	9b01      	ldr	r3, [sp, #4]
 8006f76:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006f7a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006f7e:	b281      	uxth	r1, r0
 8006f80:	9301      	str	r3, [sp, #4]
 8006f82:	fa1f f38a 	uxth.w	r3, sl
 8006f86:	1a5b      	subs	r3, r3, r1
 8006f88:	0c00      	lsrs	r0, r0, #16
 8006f8a:	4463      	add	r3, ip
 8006f8c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006f90:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006f94:	b29b      	uxth	r3, r3
 8006f96:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006f9a:	4576      	cmp	r6, lr
 8006f9c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006fa0:	f849 3b04 	str.w	r3, [r9], #4
 8006fa4:	d8e6      	bhi.n	8006f74 <__mdiff+0x88>
 8006fa6:	1b33      	subs	r3, r6, r4
 8006fa8:	3b15      	subs	r3, #21
 8006faa:	f023 0303 	bic.w	r3, r3, #3
 8006fae:	3415      	adds	r4, #21
 8006fb0:	3304      	adds	r3, #4
 8006fb2:	42a6      	cmp	r6, r4
 8006fb4:	bf38      	it	cc
 8006fb6:	2304      	movcc	r3, #4
 8006fb8:	441d      	add	r5, r3
 8006fba:	445b      	add	r3, fp
 8006fbc:	461e      	mov	r6, r3
 8006fbe:	462c      	mov	r4, r5
 8006fc0:	4544      	cmp	r4, r8
 8006fc2:	d30e      	bcc.n	8006fe2 <__mdiff+0xf6>
 8006fc4:	f108 0103 	add.w	r1, r8, #3
 8006fc8:	1b49      	subs	r1, r1, r5
 8006fca:	f021 0103 	bic.w	r1, r1, #3
 8006fce:	3d03      	subs	r5, #3
 8006fd0:	45a8      	cmp	r8, r5
 8006fd2:	bf38      	it	cc
 8006fd4:	2100      	movcc	r1, #0
 8006fd6:	440b      	add	r3, r1
 8006fd8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006fdc:	b199      	cbz	r1, 8007006 <__mdiff+0x11a>
 8006fde:	6117      	str	r7, [r2, #16]
 8006fe0:	e79e      	b.n	8006f20 <__mdiff+0x34>
 8006fe2:	46e6      	mov	lr, ip
 8006fe4:	f854 1b04 	ldr.w	r1, [r4], #4
 8006fe8:	fa1f fc81 	uxth.w	ip, r1
 8006fec:	44f4      	add	ip, lr
 8006fee:	0c08      	lsrs	r0, r1, #16
 8006ff0:	4471      	add	r1, lr
 8006ff2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006ff6:	b289      	uxth	r1, r1
 8006ff8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006ffc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007000:	f846 1b04 	str.w	r1, [r6], #4
 8007004:	e7dc      	b.n	8006fc0 <__mdiff+0xd4>
 8007006:	3f01      	subs	r7, #1
 8007008:	e7e6      	b.n	8006fd8 <__mdiff+0xec>
 800700a:	bf00      	nop
 800700c:	08009a81 	.word	0x08009a81
 8007010:	08009a92 	.word	0x08009a92

08007014 <__ulp>:
 8007014:	4b0e      	ldr	r3, [pc, #56]	@ (8007050 <__ulp+0x3c>)
 8007016:	400b      	ands	r3, r1
 8007018:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800701c:	2b00      	cmp	r3, #0
 800701e:	dc08      	bgt.n	8007032 <__ulp+0x1e>
 8007020:	425b      	negs	r3, r3
 8007022:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8007026:	ea4f 5223 	mov.w	r2, r3, asr #20
 800702a:	da04      	bge.n	8007036 <__ulp+0x22>
 800702c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007030:	4113      	asrs	r3, r2
 8007032:	2200      	movs	r2, #0
 8007034:	e008      	b.n	8007048 <__ulp+0x34>
 8007036:	f1a2 0314 	sub.w	r3, r2, #20
 800703a:	2b1e      	cmp	r3, #30
 800703c:	bfd6      	itet	le
 800703e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8007042:	2201      	movgt	r2, #1
 8007044:	40da      	lsrle	r2, r3
 8007046:	2300      	movs	r3, #0
 8007048:	4619      	mov	r1, r3
 800704a:	4610      	mov	r0, r2
 800704c:	4770      	bx	lr
 800704e:	bf00      	nop
 8007050:	7ff00000 	.word	0x7ff00000

08007054 <__b2d>:
 8007054:	6902      	ldr	r2, [r0, #16]
 8007056:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007058:	f100 0614 	add.w	r6, r0, #20
 800705c:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8007060:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8007064:	4f1e      	ldr	r7, [pc, #120]	@ (80070e0 <__b2d+0x8c>)
 8007066:	4620      	mov	r0, r4
 8007068:	f7ff fd5a 	bl	8006b20 <__hi0bits>
 800706c:	4603      	mov	r3, r0
 800706e:	f1c0 0020 	rsb	r0, r0, #32
 8007072:	2b0a      	cmp	r3, #10
 8007074:	f1a2 0504 	sub.w	r5, r2, #4
 8007078:	6008      	str	r0, [r1, #0]
 800707a:	dc12      	bgt.n	80070a2 <__b2d+0x4e>
 800707c:	42ae      	cmp	r6, r5
 800707e:	bf2c      	ite	cs
 8007080:	2200      	movcs	r2, #0
 8007082:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8007086:	f1c3 0c0b 	rsb	ip, r3, #11
 800708a:	3315      	adds	r3, #21
 800708c:	fa24 fe0c 	lsr.w	lr, r4, ip
 8007090:	fa04 f303 	lsl.w	r3, r4, r3
 8007094:	fa22 f20c 	lsr.w	r2, r2, ip
 8007098:	ea4e 0107 	orr.w	r1, lr, r7
 800709c:	431a      	orrs	r2, r3
 800709e:	4610      	mov	r0, r2
 80070a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80070a2:	42ae      	cmp	r6, r5
 80070a4:	bf36      	itet	cc
 80070a6:	f1a2 0508 	subcc.w	r5, r2, #8
 80070aa:	2200      	movcs	r2, #0
 80070ac:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80070b0:	3b0b      	subs	r3, #11
 80070b2:	d012      	beq.n	80070da <__b2d+0x86>
 80070b4:	f1c3 0720 	rsb	r7, r3, #32
 80070b8:	fa22 f107 	lsr.w	r1, r2, r7
 80070bc:	409c      	lsls	r4, r3
 80070be:	430c      	orrs	r4, r1
 80070c0:	42b5      	cmp	r5, r6
 80070c2:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 80070c6:	bf94      	ite	ls
 80070c8:	2400      	movls	r4, #0
 80070ca:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 80070ce:	409a      	lsls	r2, r3
 80070d0:	40fc      	lsrs	r4, r7
 80070d2:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80070d6:	4322      	orrs	r2, r4
 80070d8:	e7e1      	b.n	800709e <__b2d+0x4a>
 80070da:	ea44 0107 	orr.w	r1, r4, r7
 80070de:	e7de      	b.n	800709e <__b2d+0x4a>
 80070e0:	3ff00000 	.word	0x3ff00000

080070e4 <__d2b>:
 80070e4:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80070e8:	2101      	movs	r1, #1
 80070ea:	4690      	mov	r8, r2
 80070ec:	4699      	mov	r9, r3
 80070ee:	9e08      	ldr	r6, [sp, #32]
 80070f0:	f7ff fc24 	bl	800693c <_Balloc>
 80070f4:	4604      	mov	r4, r0
 80070f6:	b930      	cbnz	r0, 8007106 <__d2b+0x22>
 80070f8:	4602      	mov	r2, r0
 80070fa:	f240 310f 	movw	r1, #783	@ 0x30f
 80070fe:	4b23      	ldr	r3, [pc, #140]	@ (800718c <__d2b+0xa8>)
 8007100:	4823      	ldr	r0, [pc, #140]	@ (8007190 <__d2b+0xac>)
 8007102:	f001 fd05 	bl	8008b10 <__assert_func>
 8007106:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800710a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800710e:	b10d      	cbz	r5, 8007114 <__d2b+0x30>
 8007110:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007114:	9301      	str	r3, [sp, #4]
 8007116:	f1b8 0300 	subs.w	r3, r8, #0
 800711a:	d024      	beq.n	8007166 <__d2b+0x82>
 800711c:	4668      	mov	r0, sp
 800711e:	9300      	str	r3, [sp, #0]
 8007120:	f7ff fd1d 	bl	8006b5e <__lo0bits>
 8007124:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007128:	b1d8      	cbz	r0, 8007162 <__d2b+0x7e>
 800712a:	f1c0 0320 	rsb	r3, r0, #32
 800712e:	fa02 f303 	lsl.w	r3, r2, r3
 8007132:	430b      	orrs	r3, r1
 8007134:	40c2      	lsrs	r2, r0
 8007136:	6163      	str	r3, [r4, #20]
 8007138:	9201      	str	r2, [sp, #4]
 800713a:	9b01      	ldr	r3, [sp, #4]
 800713c:	2b00      	cmp	r3, #0
 800713e:	bf0c      	ite	eq
 8007140:	2201      	moveq	r2, #1
 8007142:	2202      	movne	r2, #2
 8007144:	61a3      	str	r3, [r4, #24]
 8007146:	6122      	str	r2, [r4, #16]
 8007148:	b1ad      	cbz	r5, 8007176 <__d2b+0x92>
 800714a:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800714e:	4405      	add	r5, r0
 8007150:	6035      	str	r5, [r6, #0]
 8007152:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007156:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007158:	6018      	str	r0, [r3, #0]
 800715a:	4620      	mov	r0, r4
 800715c:	b002      	add	sp, #8
 800715e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8007162:	6161      	str	r1, [r4, #20]
 8007164:	e7e9      	b.n	800713a <__d2b+0x56>
 8007166:	a801      	add	r0, sp, #4
 8007168:	f7ff fcf9 	bl	8006b5e <__lo0bits>
 800716c:	9b01      	ldr	r3, [sp, #4]
 800716e:	2201      	movs	r2, #1
 8007170:	6163      	str	r3, [r4, #20]
 8007172:	3020      	adds	r0, #32
 8007174:	e7e7      	b.n	8007146 <__d2b+0x62>
 8007176:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800717a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800717e:	6030      	str	r0, [r6, #0]
 8007180:	6918      	ldr	r0, [r3, #16]
 8007182:	f7ff fccd 	bl	8006b20 <__hi0bits>
 8007186:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800718a:	e7e4      	b.n	8007156 <__d2b+0x72>
 800718c:	08009a81 	.word	0x08009a81
 8007190:	08009a92 	.word	0x08009a92

08007194 <__ratio>:
 8007194:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007198:	b085      	sub	sp, #20
 800719a:	e9cd 1000 	strd	r1, r0, [sp]
 800719e:	a902      	add	r1, sp, #8
 80071a0:	f7ff ff58 	bl	8007054 <__b2d>
 80071a4:	468b      	mov	fp, r1
 80071a6:	4606      	mov	r6, r0
 80071a8:	460f      	mov	r7, r1
 80071aa:	9800      	ldr	r0, [sp, #0]
 80071ac:	a903      	add	r1, sp, #12
 80071ae:	f7ff ff51 	bl	8007054 <__b2d>
 80071b2:	460d      	mov	r5, r1
 80071b4:	9b01      	ldr	r3, [sp, #4]
 80071b6:	4689      	mov	r9, r1
 80071b8:	6919      	ldr	r1, [r3, #16]
 80071ba:	9b00      	ldr	r3, [sp, #0]
 80071bc:	4604      	mov	r4, r0
 80071be:	691b      	ldr	r3, [r3, #16]
 80071c0:	4630      	mov	r0, r6
 80071c2:	1ac9      	subs	r1, r1, r3
 80071c4:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80071c8:	1a9b      	subs	r3, r3, r2
 80071ca:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	bfcd      	iteet	gt
 80071d2:	463a      	movgt	r2, r7
 80071d4:	462a      	movle	r2, r5
 80071d6:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80071da:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 80071de:	bfd8      	it	le
 80071e0:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80071e4:	464b      	mov	r3, r9
 80071e6:	4622      	mov	r2, r4
 80071e8:	4659      	mov	r1, fp
 80071ea:	f7f9 fa9f 	bl	800072c <__aeabi_ddiv>
 80071ee:	b005      	add	sp, #20
 80071f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080071f4 <__copybits>:
 80071f4:	3901      	subs	r1, #1
 80071f6:	b570      	push	{r4, r5, r6, lr}
 80071f8:	1149      	asrs	r1, r1, #5
 80071fa:	6914      	ldr	r4, [r2, #16]
 80071fc:	3101      	adds	r1, #1
 80071fe:	f102 0314 	add.w	r3, r2, #20
 8007202:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007206:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800720a:	1f05      	subs	r5, r0, #4
 800720c:	42a3      	cmp	r3, r4
 800720e:	d30c      	bcc.n	800722a <__copybits+0x36>
 8007210:	1aa3      	subs	r3, r4, r2
 8007212:	3b11      	subs	r3, #17
 8007214:	f023 0303 	bic.w	r3, r3, #3
 8007218:	3211      	adds	r2, #17
 800721a:	42a2      	cmp	r2, r4
 800721c:	bf88      	it	hi
 800721e:	2300      	movhi	r3, #0
 8007220:	4418      	add	r0, r3
 8007222:	2300      	movs	r3, #0
 8007224:	4288      	cmp	r0, r1
 8007226:	d305      	bcc.n	8007234 <__copybits+0x40>
 8007228:	bd70      	pop	{r4, r5, r6, pc}
 800722a:	f853 6b04 	ldr.w	r6, [r3], #4
 800722e:	f845 6f04 	str.w	r6, [r5, #4]!
 8007232:	e7eb      	b.n	800720c <__copybits+0x18>
 8007234:	f840 3b04 	str.w	r3, [r0], #4
 8007238:	e7f4      	b.n	8007224 <__copybits+0x30>

0800723a <__any_on>:
 800723a:	f100 0214 	add.w	r2, r0, #20
 800723e:	6900      	ldr	r0, [r0, #16]
 8007240:	114b      	asrs	r3, r1, #5
 8007242:	4298      	cmp	r0, r3
 8007244:	b510      	push	{r4, lr}
 8007246:	db11      	blt.n	800726c <__any_on+0x32>
 8007248:	dd0a      	ble.n	8007260 <__any_on+0x26>
 800724a:	f011 011f 	ands.w	r1, r1, #31
 800724e:	d007      	beq.n	8007260 <__any_on+0x26>
 8007250:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007254:	fa24 f001 	lsr.w	r0, r4, r1
 8007258:	fa00 f101 	lsl.w	r1, r0, r1
 800725c:	428c      	cmp	r4, r1
 800725e:	d10b      	bne.n	8007278 <__any_on+0x3e>
 8007260:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007264:	4293      	cmp	r3, r2
 8007266:	d803      	bhi.n	8007270 <__any_on+0x36>
 8007268:	2000      	movs	r0, #0
 800726a:	bd10      	pop	{r4, pc}
 800726c:	4603      	mov	r3, r0
 800726e:	e7f7      	b.n	8007260 <__any_on+0x26>
 8007270:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007274:	2900      	cmp	r1, #0
 8007276:	d0f5      	beq.n	8007264 <__any_on+0x2a>
 8007278:	2001      	movs	r0, #1
 800727a:	e7f6      	b.n	800726a <__any_on+0x30>

0800727c <sulp>:
 800727c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007280:	460f      	mov	r7, r1
 8007282:	4690      	mov	r8, r2
 8007284:	f7ff fec6 	bl	8007014 <__ulp>
 8007288:	4604      	mov	r4, r0
 800728a:	460d      	mov	r5, r1
 800728c:	f1b8 0f00 	cmp.w	r8, #0
 8007290:	d011      	beq.n	80072b6 <sulp+0x3a>
 8007292:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8007296:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800729a:	2b00      	cmp	r3, #0
 800729c:	dd0b      	ble.n	80072b6 <sulp+0x3a>
 800729e:	2400      	movs	r4, #0
 80072a0:	051b      	lsls	r3, r3, #20
 80072a2:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80072a6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80072aa:	4622      	mov	r2, r4
 80072ac:	462b      	mov	r3, r5
 80072ae:	f7f9 f913 	bl	80004d8 <__aeabi_dmul>
 80072b2:	4604      	mov	r4, r0
 80072b4:	460d      	mov	r5, r1
 80072b6:	4620      	mov	r0, r4
 80072b8:	4629      	mov	r1, r5
 80072ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

080072c0 <_strtod_l>:
 80072c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072c4:	b09f      	sub	sp, #124	@ 0x7c
 80072c6:	9217      	str	r2, [sp, #92]	@ 0x5c
 80072c8:	2200      	movs	r2, #0
 80072ca:	460c      	mov	r4, r1
 80072cc:	921a      	str	r2, [sp, #104]	@ 0x68
 80072ce:	f04f 0a00 	mov.w	sl, #0
 80072d2:	f04f 0b00 	mov.w	fp, #0
 80072d6:	460a      	mov	r2, r1
 80072d8:	9005      	str	r0, [sp, #20]
 80072da:	9219      	str	r2, [sp, #100]	@ 0x64
 80072dc:	7811      	ldrb	r1, [r2, #0]
 80072de:	292b      	cmp	r1, #43	@ 0x2b
 80072e0:	d048      	beq.n	8007374 <_strtod_l+0xb4>
 80072e2:	d836      	bhi.n	8007352 <_strtod_l+0x92>
 80072e4:	290d      	cmp	r1, #13
 80072e6:	d830      	bhi.n	800734a <_strtod_l+0x8a>
 80072e8:	2908      	cmp	r1, #8
 80072ea:	d830      	bhi.n	800734e <_strtod_l+0x8e>
 80072ec:	2900      	cmp	r1, #0
 80072ee:	d039      	beq.n	8007364 <_strtod_l+0xa4>
 80072f0:	2200      	movs	r2, #0
 80072f2:	920e      	str	r2, [sp, #56]	@ 0x38
 80072f4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80072f6:	782a      	ldrb	r2, [r5, #0]
 80072f8:	2a30      	cmp	r2, #48	@ 0x30
 80072fa:	f040 80b0 	bne.w	800745e <_strtod_l+0x19e>
 80072fe:	786a      	ldrb	r2, [r5, #1]
 8007300:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007304:	2a58      	cmp	r2, #88	@ 0x58
 8007306:	d16c      	bne.n	80073e2 <_strtod_l+0x122>
 8007308:	9302      	str	r3, [sp, #8]
 800730a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800730c:	4a8f      	ldr	r2, [pc, #572]	@ (800754c <_strtod_l+0x28c>)
 800730e:	9301      	str	r3, [sp, #4]
 8007310:	ab1a      	add	r3, sp, #104	@ 0x68
 8007312:	9300      	str	r3, [sp, #0]
 8007314:	9805      	ldr	r0, [sp, #20]
 8007316:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007318:	a919      	add	r1, sp, #100	@ 0x64
 800731a:	f001 fc93 	bl	8008c44 <__gethex>
 800731e:	f010 060f 	ands.w	r6, r0, #15
 8007322:	4604      	mov	r4, r0
 8007324:	d005      	beq.n	8007332 <_strtod_l+0x72>
 8007326:	2e06      	cmp	r6, #6
 8007328:	d126      	bne.n	8007378 <_strtod_l+0xb8>
 800732a:	2300      	movs	r3, #0
 800732c:	3501      	adds	r5, #1
 800732e:	9519      	str	r5, [sp, #100]	@ 0x64
 8007330:	930e      	str	r3, [sp, #56]	@ 0x38
 8007332:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007334:	2b00      	cmp	r3, #0
 8007336:	f040 8582 	bne.w	8007e3e <_strtod_l+0xb7e>
 800733a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800733c:	b1bb      	cbz	r3, 800736e <_strtod_l+0xae>
 800733e:	4650      	mov	r0, sl
 8007340:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8007344:	b01f      	add	sp, #124	@ 0x7c
 8007346:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800734a:	2920      	cmp	r1, #32
 800734c:	d1d0      	bne.n	80072f0 <_strtod_l+0x30>
 800734e:	3201      	adds	r2, #1
 8007350:	e7c3      	b.n	80072da <_strtod_l+0x1a>
 8007352:	292d      	cmp	r1, #45	@ 0x2d
 8007354:	d1cc      	bne.n	80072f0 <_strtod_l+0x30>
 8007356:	2101      	movs	r1, #1
 8007358:	910e      	str	r1, [sp, #56]	@ 0x38
 800735a:	1c51      	adds	r1, r2, #1
 800735c:	9119      	str	r1, [sp, #100]	@ 0x64
 800735e:	7852      	ldrb	r2, [r2, #1]
 8007360:	2a00      	cmp	r2, #0
 8007362:	d1c7      	bne.n	80072f4 <_strtod_l+0x34>
 8007364:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007366:	9419      	str	r4, [sp, #100]	@ 0x64
 8007368:	2b00      	cmp	r3, #0
 800736a:	f040 8566 	bne.w	8007e3a <_strtod_l+0xb7a>
 800736e:	4650      	mov	r0, sl
 8007370:	4659      	mov	r1, fp
 8007372:	e7e7      	b.n	8007344 <_strtod_l+0x84>
 8007374:	2100      	movs	r1, #0
 8007376:	e7ef      	b.n	8007358 <_strtod_l+0x98>
 8007378:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800737a:	b13a      	cbz	r2, 800738c <_strtod_l+0xcc>
 800737c:	2135      	movs	r1, #53	@ 0x35
 800737e:	a81c      	add	r0, sp, #112	@ 0x70
 8007380:	f7ff ff38 	bl	80071f4 <__copybits>
 8007384:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007386:	9805      	ldr	r0, [sp, #20]
 8007388:	f7ff fb18 	bl	80069bc <_Bfree>
 800738c:	3e01      	subs	r6, #1
 800738e:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8007390:	2e04      	cmp	r6, #4
 8007392:	d806      	bhi.n	80073a2 <_strtod_l+0xe2>
 8007394:	e8df f006 	tbb	[pc, r6]
 8007398:	201d0314 	.word	0x201d0314
 800739c:	14          	.byte	0x14
 800739d:	00          	.byte	0x00
 800739e:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80073a2:	05e1      	lsls	r1, r4, #23
 80073a4:	bf48      	it	mi
 80073a6:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80073aa:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80073ae:	0d1b      	lsrs	r3, r3, #20
 80073b0:	051b      	lsls	r3, r3, #20
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d1bd      	bne.n	8007332 <_strtod_l+0x72>
 80073b6:	f7fe fb17 	bl	80059e8 <__errno>
 80073ba:	2322      	movs	r3, #34	@ 0x22
 80073bc:	6003      	str	r3, [r0, #0]
 80073be:	e7b8      	b.n	8007332 <_strtod_l+0x72>
 80073c0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80073c4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80073c8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80073cc:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80073d0:	e7e7      	b.n	80073a2 <_strtod_l+0xe2>
 80073d2:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8007550 <_strtod_l+0x290>
 80073d6:	e7e4      	b.n	80073a2 <_strtod_l+0xe2>
 80073d8:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80073dc:	f04f 3aff 	mov.w	sl, #4294967295
 80073e0:	e7df      	b.n	80073a2 <_strtod_l+0xe2>
 80073e2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80073e4:	1c5a      	adds	r2, r3, #1
 80073e6:	9219      	str	r2, [sp, #100]	@ 0x64
 80073e8:	785b      	ldrb	r3, [r3, #1]
 80073ea:	2b30      	cmp	r3, #48	@ 0x30
 80073ec:	d0f9      	beq.n	80073e2 <_strtod_l+0x122>
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d09f      	beq.n	8007332 <_strtod_l+0x72>
 80073f2:	2301      	movs	r3, #1
 80073f4:	2700      	movs	r7, #0
 80073f6:	220a      	movs	r2, #10
 80073f8:	46b9      	mov	r9, r7
 80073fa:	9308      	str	r3, [sp, #32]
 80073fc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80073fe:	970b      	str	r7, [sp, #44]	@ 0x2c
 8007400:	930c      	str	r3, [sp, #48]	@ 0x30
 8007402:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8007404:	7805      	ldrb	r5, [r0, #0]
 8007406:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800740a:	b2d9      	uxtb	r1, r3
 800740c:	2909      	cmp	r1, #9
 800740e:	d928      	bls.n	8007462 <_strtod_l+0x1a2>
 8007410:	2201      	movs	r2, #1
 8007412:	4950      	ldr	r1, [pc, #320]	@ (8007554 <_strtod_l+0x294>)
 8007414:	f001 fb53 	bl	8008abe <strncmp>
 8007418:	2800      	cmp	r0, #0
 800741a:	d032      	beq.n	8007482 <_strtod_l+0x1c2>
 800741c:	2000      	movs	r0, #0
 800741e:	462a      	mov	r2, r5
 8007420:	4603      	mov	r3, r0
 8007422:	464d      	mov	r5, r9
 8007424:	900a      	str	r0, [sp, #40]	@ 0x28
 8007426:	2a65      	cmp	r2, #101	@ 0x65
 8007428:	d001      	beq.n	800742e <_strtod_l+0x16e>
 800742a:	2a45      	cmp	r2, #69	@ 0x45
 800742c:	d114      	bne.n	8007458 <_strtod_l+0x198>
 800742e:	b91d      	cbnz	r5, 8007438 <_strtod_l+0x178>
 8007430:	9a08      	ldr	r2, [sp, #32]
 8007432:	4302      	orrs	r2, r0
 8007434:	d096      	beq.n	8007364 <_strtod_l+0xa4>
 8007436:	2500      	movs	r5, #0
 8007438:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800743a:	1c62      	adds	r2, r4, #1
 800743c:	9219      	str	r2, [sp, #100]	@ 0x64
 800743e:	7862      	ldrb	r2, [r4, #1]
 8007440:	2a2b      	cmp	r2, #43	@ 0x2b
 8007442:	d07a      	beq.n	800753a <_strtod_l+0x27a>
 8007444:	2a2d      	cmp	r2, #45	@ 0x2d
 8007446:	d07e      	beq.n	8007546 <_strtod_l+0x286>
 8007448:	f04f 0c00 	mov.w	ip, #0
 800744c:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8007450:	2909      	cmp	r1, #9
 8007452:	f240 8085 	bls.w	8007560 <_strtod_l+0x2a0>
 8007456:	9419      	str	r4, [sp, #100]	@ 0x64
 8007458:	f04f 0800 	mov.w	r8, #0
 800745c:	e0a5      	b.n	80075aa <_strtod_l+0x2ea>
 800745e:	2300      	movs	r3, #0
 8007460:	e7c8      	b.n	80073f4 <_strtod_l+0x134>
 8007462:	f1b9 0f08 	cmp.w	r9, #8
 8007466:	bfd8      	it	le
 8007468:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800746a:	f100 0001 	add.w	r0, r0, #1
 800746e:	bfd6      	itet	le
 8007470:	fb02 3301 	mlale	r3, r2, r1, r3
 8007474:	fb02 3707 	mlagt	r7, r2, r7, r3
 8007478:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800747a:	f109 0901 	add.w	r9, r9, #1
 800747e:	9019      	str	r0, [sp, #100]	@ 0x64
 8007480:	e7bf      	b.n	8007402 <_strtod_l+0x142>
 8007482:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007484:	1c5a      	adds	r2, r3, #1
 8007486:	9219      	str	r2, [sp, #100]	@ 0x64
 8007488:	785a      	ldrb	r2, [r3, #1]
 800748a:	f1b9 0f00 	cmp.w	r9, #0
 800748e:	d03b      	beq.n	8007508 <_strtod_l+0x248>
 8007490:	464d      	mov	r5, r9
 8007492:	900a      	str	r0, [sp, #40]	@ 0x28
 8007494:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8007498:	2b09      	cmp	r3, #9
 800749a:	d912      	bls.n	80074c2 <_strtod_l+0x202>
 800749c:	2301      	movs	r3, #1
 800749e:	e7c2      	b.n	8007426 <_strtod_l+0x166>
 80074a0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80074a2:	3001      	adds	r0, #1
 80074a4:	1c5a      	adds	r2, r3, #1
 80074a6:	9219      	str	r2, [sp, #100]	@ 0x64
 80074a8:	785a      	ldrb	r2, [r3, #1]
 80074aa:	2a30      	cmp	r2, #48	@ 0x30
 80074ac:	d0f8      	beq.n	80074a0 <_strtod_l+0x1e0>
 80074ae:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80074b2:	2b08      	cmp	r3, #8
 80074b4:	f200 84c8 	bhi.w	8007e48 <_strtod_l+0xb88>
 80074b8:	900a      	str	r0, [sp, #40]	@ 0x28
 80074ba:	2000      	movs	r0, #0
 80074bc:	4605      	mov	r5, r0
 80074be:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80074c0:	930c      	str	r3, [sp, #48]	@ 0x30
 80074c2:	3a30      	subs	r2, #48	@ 0x30
 80074c4:	f100 0301 	add.w	r3, r0, #1
 80074c8:	d018      	beq.n	80074fc <_strtod_l+0x23c>
 80074ca:	462e      	mov	r6, r5
 80074cc:	f04f 0e0a 	mov.w	lr, #10
 80074d0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80074d2:	4419      	add	r1, r3
 80074d4:	910a      	str	r1, [sp, #40]	@ 0x28
 80074d6:	1c71      	adds	r1, r6, #1
 80074d8:	eba1 0c05 	sub.w	ip, r1, r5
 80074dc:	4563      	cmp	r3, ip
 80074de:	dc15      	bgt.n	800750c <_strtod_l+0x24c>
 80074e0:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80074e4:	182b      	adds	r3, r5, r0
 80074e6:	2b08      	cmp	r3, #8
 80074e8:	f105 0501 	add.w	r5, r5, #1
 80074ec:	4405      	add	r5, r0
 80074ee:	dc1a      	bgt.n	8007526 <_strtod_l+0x266>
 80074f0:	230a      	movs	r3, #10
 80074f2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80074f4:	fb03 2301 	mla	r3, r3, r1, r2
 80074f8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80074fa:	2300      	movs	r3, #0
 80074fc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80074fe:	4618      	mov	r0, r3
 8007500:	1c51      	adds	r1, r2, #1
 8007502:	9119      	str	r1, [sp, #100]	@ 0x64
 8007504:	7852      	ldrb	r2, [r2, #1]
 8007506:	e7c5      	b.n	8007494 <_strtod_l+0x1d4>
 8007508:	4648      	mov	r0, r9
 800750a:	e7ce      	b.n	80074aa <_strtod_l+0x1ea>
 800750c:	2e08      	cmp	r6, #8
 800750e:	dc05      	bgt.n	800751c <_strtod_l+0x25c>
 8007510:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007512:	fb0e f606 	mul.w	r6, lr, r6
 8007516:	960b      	str	r6, [sp, #44]	@ 0x2c
 8007518:	460e      	mov	r6, r1
 800751a:	e7dc      	b.n	80074d6 <_strtod_l+0x216>
 800751c:	2910      	cmp	r1, #16
 800751e:	bfd8      	it	le
 8007520:	fb0e f707 	mulle.w	r7, lr, r7
 8007524:	e7f8      	b.n	8007518 <_strtod_l+0x258>
 8007526:	2b0f      	cmp	r3, #15
 8007528:	bfdc      	itt	le
 800752a:	230a      	movle	r3, #10
 800752c:	fb03 2707 	mlale	r7, r3, r7, r2
 8007530:	e7e3      	b.n	80074fa <_strtod_l+0x23a>
 8007532:	2300      	movs	r3, #0
 8007534:	930a      	str	r3, [sp, #40]	@ 0x28
 8007536:	2301      	movs	r3, #1
 8007538:	e77a      	b.n	8007430 <_strtod_l+0x170>
 800753a:	f04f 0c00 	mov.w	ip, #0
 800753e:	1ca2      	adds	r2, r4, #2
 8007540:	9219      	str	r2, [sp, #100]	@ 0x64
 8007542:	78a2      	ldrb	r2, [r4, #2]
 8007544:	e782      	b.n	800744c <_strtod_l+0x18c>
 8007546:	f04f 0c01 	mov.w	ip, #1
 800754a:	e7f8      	b.n	800753e <_strtod_l+0x27e>
 800754c:	08009cd4 	.word	0x08009cd4
 8007550:	7ff00000 	.word	0x7ff00000
 8007554:	08009aeb 	.word	0x08009aeb
 8007558:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800755a:	1c51      	adds	r1, r2, #1
 800755c:	9119      	str	r1, [sp, #100]	@ 0x64
 800755e:	7852      	ldrb	r2, [r2, #1]
 8007560:	2a30      	cmp	r2, #48	@ 0x30
 8007562:	d0f9      	beq.n	8007558 <_strtod_l+0x298>
 8007564:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8007568:	2908      	cmp	r1, #8
 800756a:	f63f af75 	bhi.w	8007458 <_strtod_l+0x198>
 800756e:	f04f 080a 	mov.w	r8, #10
 8007572:	3a30      	subs	r2, #48	@ 0x30
 8007574:	9209      	str	r2, [sp, #36]	@ 0x24
 8007576:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007578:	920f      	str	r2, [sp, #60]	@ 0x3c
 800757a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800757c:	1c56      	adds	r6, r2, #1
 800757e:	9619      	str	r6, [sp, #100]	@ 0x64
 8007580:	7852      	ldrb	r2, [r2, #1]
 8007582:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8007586:	f1be 0f09 	cmp.w	lr, #9
 800758a:	d939      	bls.n	8007600 <_strtod_l+0x340>
 800758c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800758e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8007592:	1a76      	subs	r6, r6, r1
 8007594:	2e08      	cmp	r6, #8
 8007596:	dc03      	bgt.n	80075a0 <_strtod_l+0x2e0>
 8007598:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800759a:	4588      	cmp	r8, r1
 800759c:	bfa8      	it	ge
 800759e:	4688      	movge	r8, r1
 80075a0:	f1bc 0f00 	cmp.w	ip, #0
 80075a4:	d001      	beq.n	80075aa <_strtod_l+0x2ea>
 80075a6:	f1c8 0800 	rsb	r8, r8, #0
 80075aa:	2d00      	cmp	r5, #0
 80075ac:	d14e      	bne.n	800764c <_strtod_l+0x38c>
 80075ae:	9908      	ldr	r1, [sp, #32]
 80075b0:	4308      	orrs	r0, r1
 80075b2:	f47f aebe 	bne.w	8007332 <_strtod_l+0x72>
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	f47f aed4 	bne.w	8007364 <_strtod_l+0xa4>
 80075bc:	2a69      	cmp	r2, #105	@ 0x69
 80075be:	d028      	beq.n	8007612 <_strtod_l+0x352>
 80075c0:	dc25      	bgt.n	800760e <_strtod_l+0x34e>
 80075c2:	2a49      	cmp	r2, #73	@ 0x49
 80075c4:	d025      	beq.n	8007612 <_strtod_l+0x352>
 80075c6:	2a4e      	cmp	r2, #78	@ 0x4e
 80075c8:	f47f aecc 	bne.w	8007364 <_strtod_l+0xa4>
 80075cc:	4999      	ldr	r1, [pc, #612]	@ (8007834 <_strtod_l+0x574>)
 80075ce:	a819      	add	r0, sp, #100	@ 0x64
 80075d0:	f001 fd5a 	bl	8009088 <__match>
 80075d4:	2800      	cmp	r0, #0
 80075d6:	f43f aec5 	beq.w	8007364 <_strtod_l+0xa4>
 80075da:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80075dc:	781b      	ldrb	r3, [r3, #0]
 80075de:	2b28      	cmp	r3, #40	@ 0x28
 80075e0:	d12e      	bne.n	8007640 <_strtod_l+0x380>
 80075e2:	4995      	ldr	r1, [pc, #596]	@ (8007838 <_strtod_l+0x578>)
 80075e4:	aa1c      	add	r2, sp, #112	@ 0x70
 80075e6:	a819      	add	r0, sp, #100	@ 0x64
 80075e8:	f001 fd62 	bl	80090b0 <__hexnan>
 80075ec:	2805      	cmp	r0, #5
 80075ee:	d127      	bne.n	8007640 <_strtod_l+0x380>
 80075f0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80075f2:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80075f6:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80075fa:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80075fe:	e698      	b.n	8007332 <_strtod_l+0x72>
 8007600:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007602:	fb08 2101 	mla	r1, r8, r1, r2
 8007606:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800760a:	9209      	str	r2, [sp, #36]	@ 0x24
 800760c:	e7b5      	b.n	800757a <_strtod_l+0x2ba>
 800760e:	2a6e      	cmp	r2, #110	@ 0x6e
 8007610:	e7da      	b.n	80075c8 <_strtod_l+0x308>
 8007612:	498a      	ldr	r1, [pc, #552]	@ (800783c <_strtod_l+0x57c>)
 8007614:	a819      	add	r0, sp, #100	@ 0x64
 8007616:	f001 fd37 	bl	8009088 <__match>
 800761a:	2800      	cmp	r0, #0
 800761c:	f43f aea2 	beq.w	8007364 <_strtod_l+0xa4>
 8007620:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007622:	4987      	ldr	r1, [pc, #540]	@ (8007840 <_strtod_l+0x580>)
 8007624:	3b01      	subs	r3, #1
 8007626:	a819      	add	r0, sp, #100	@ 0x64
 8007628:	9319      	str	r3, [sp, #100]	@ 0x64
 800762a:	f001 fd2d 	bl	8009088 <__match>
 800762e:	b910      	cbnz	r0, 8007636 <_strtod_l+0x376>
 8007630:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007632:	3301      	adds	r3, #1
 8007634:	9319      	str	r3, [sp, #100]	@ 0x64
 8007636:	f04f 0a00 	mov.w	sl, #0
 800763a:	f8df b208 	ldr.w	fp, [pc, #520]	@ 8007844 <_strtod_l+0x584>
 800763e:	e678      	b.n	8007332 <_strtod_l+0x72>
 8007640:	4881      	ldr	r0, [pc, #516]	@ (8007848 <_strtod_l+0x588>)
 8007642:	f001 fa5f 	bl	8008b04 <nan>
 8007646:	4682      	mov	sl, r0
 8007648:	468b      	mov	fp, r1
 800764a:	e672      	b.n	8007332 <_strtod_l+0x72>
 800764c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800764e:	f1b9 0f00 	cmp.w	r9, #0
 8007652:	bf08      	it	eq
 8007654:	46a9      	moveq	r9, r5
 8007656:	eba8 0303 	sub.w	r3, r8, r3
 800765a:	2d10      	cmp	r5, #16
 800765c:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800765e:	462c      	mov	r4, r5
 8007660:	9309      	str	r3, [sp, #36]	@ 0x24
 8007662:	bfa8      	it	ge
 8007664:	2410      	movge	r4, #16
 8007666:	f7f8 febd 	bl	80003e4 <__aeabi_ui2d>
 800766a:	2d09      	cmp	r5, #9
 800766c:	4682      	mov	sl, r0
 800766e:	468b      	mov	fp, r1
 8007670:	dc11      	bgt.n	8007696 <_strtod_l+0x3d6>
 8007672:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007674:	2b00      	cmp	r3, #0
 8007676:	f43f ae5c 	beq.w	8007332 <_strtod_l+0x72>
 800767a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800767c:	dd76      	ble.n	800776c <_strtod_l+0x4ac>
 800767e:	2b16      	cmp	r3, #22
 8007680:	dc5d      	bgt.n	800773e <_strtod_l+0x47e>
 8007682:	4972      	ldr	r1, [pc, #456]	@ (800784c <_strtod_l+0x58c>)
 8007684:	4652      	mov	r2, sl
 8007686:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800768a:	465b      	mov	r3, fp
 800768c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007690:	f7f8 ff22 	bl	80004d8 <__aeabi_dmul>
 8007694:	e7d7      	b.n	8007646 <_strtod_l+0x386>
 8007696:	4b6d      	ldr	r3, [pc, #436]	@ (800784c <_strtod_l+0x58c>)
 8007698:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800769c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80076a0:	f7f8 ff1a 	bl	80004d8 <__aeabi_dmul>
 80076a4:	4682      	mov	sl, r0
 80076a6:	4638      	mov	r0, r7
 80076a8:	468b      	mov	fp, r1
 80076aa:	f7f8 fe9b 	bl	80003e4 <__aeabi_ui2d>
 80076ae:	4602      	mov	r2, r0
 80076b0:	460b      	mov	r3, r1
 80076b2:	4650      	mov	r0, sl
 80076b4:	4659      	mov	r1, fp
 80076b6:	f7f8 fd59 	bl	800016c <__adddf3>
 80076ba:	2d0f      	cmp	r5, #15
 80076bc:	4682      	mov	sl, r0
 80076be:	468b      	mov	fp, r1
 80076c0:	ddd7      	ble.n	8007672 <_strtod_l+0x3b2>
 80076c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076c4:	1b2c      	subs	r4, r5, r4
 80076c6:	441c      	add	r4, r3
 80076c8:	2c00      	cmp	r4, #0
 80076ca:	f340 8093 	ble.w	80077f4 <_strtod_l+0x534>
 80076ce:	f014 030f 	ands.w	r3, r4, #15
 80076d2:	d00a      	beq.n	80076ea <_strtod_l+0x42a>
 80076d4:	495d      	ldr	r1, [pc, #372]	@ (800784c <_strtod_l+0x58c>)
 80076d6:	4652      	mov	r2, sl
 80076d8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80076dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80076e0:	465b      	mov	r3, fp
 80076e2:	f7f8 fef9 	bl	80004d8 <__aeabi_dmul>
 80076e6:	4682      	mov	sl, r0
 80076e8:	468b      	mov	fp, r1
 80076ea:	f034 040f 	bics.w	r4, r4, #15
 80076ee:	d073      	beq.n	80077d8 <_strtod_l+0x518>
 80076f0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80076f4:	dd49      	ble.n	800778a <_strtod_l+0x4ca>
 80076f6:	2400      	movs	r4, #0
 80076f8:	46a0      	mov	r8, r4
 80076fa:	46a1      	mov	r9, r4
 80076fc:	940b      	str	r4, [sp, #44]	@ 0x2c
 80076fe:	2322      	movs	r3, #34	@ 0x22
 8007700:	f04f 0a00 	mov.w	sl, #0
 8007704:	9a05      	ldr	r2, [sp, #20]
 8007706:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 8007844 <_strtod_l+0x584>
 800770a:	6013      	str	r3, [r2, #0]
 800770c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800770e:	2b00      	cmp	r3, #0
 8007710:	f43f ae0f 	beq.w	8007332 <_strtod_l+0x72>
 8007714:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007716:	9805      	ldr	r0, [sp, #20]
 8007718:	f7ff f950 	bl	80069bc <_Bfree>
 800771c:	4649      	mov	r1, r9
 800771e:	9805      	ldr	r0, [sp, #20]
 8007720:	f7ff f94c 	bl	80069bc <_Bfree>
 8007724:	4641      	mov	r1, r8
 8007726:	9805      	ldr	r0, [sp, #20]
 8007728:	f7ff f948 	bl	80069bc <_Bfree>
 800772c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800772e:	9805      	ldr	r0, [sp, #20]
 8007730:	f7ff f944 	bl	80069bc <_Bfree>
 8007734:	4621      	mov	r1, r4
 8007736:	9805      	ldr	r0, [sp, #20]
 8007738:	f7ff f940 	bl	80069bc <_Bfree>
 800773c:	e5f9      	b.n	8007332 <_strtod_l+0x72>
 800773e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007740:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8007744:	4293      	cmp	r3, r2
 8007746:	dbbc      	blt.n	80076c2 <_strtod_l+0x402>
 8007748:	4c40      	ldr	r4, [pc, #256]	@ (800784c <_strtod_l+0x58c>)
 800774a:	f1c5 050f 	rsb	r5, r5, #15
 800774e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007752:	4652      	mov	r2, sl
 8007754:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007758:	465b      	mov	r3, fp
 800775a:	f7f8 febd 	bl	80004d8 <__aeabi_dmul>
 800775e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007760:	1b5d      	subs	r5, r3, r5
 8007762:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007766:	e9d4 2300 	ldrd	r2, r3, [r4]
 800776a:	e791      	b.n	8007690 <_strtod_l+0x3d0>
 800776c:	3316      	adds	r3, #22
 800776e:	dba8      	blt.n	80076c2 <_strtod_l+0x402>
 8007770:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007772:	4650      	mov	r0, sl
 8007774:	eba3 0808 	sub.w	r8, r3, r8
 8007778:	4b34      	ldr	r3, [pc, #208]	@ (800784c <_strtod_l+0x58c>)
 800777a:	4659      	mov	r1, fp
 800777c:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8007780:	e9d8 2300 	ldrd	r2, r3, [r8]
 8007784:	f7f8 ffd2 	bl	800072c <__aeabi_ddiv>
 8007788:	e75d      	b.n	8007646 <_strtod_l+0x386>
 800778a:	2300      	movs	r3, #0
 800778c:	4650      	mov	r0, sl
 800778e:	4659      	mov	r1, fp
 8007790:	461e      	mov	r6, r3
 8007792:	4f2f      	ldr	r7, [pc, #188]	@ (8007850 <_strtod_l+0x590>)
 8007794:	1124      	asrs	r4, r4, #4
 8007796:	2c01      	cmp	r4, #1
 8007798:	dc21      	bgt.n	80077de <_strtod_l+0x51e>
 800779a:	b10b      	cbz	r3, 80077a0 <_strtod_l+0x4e0>
 800779c:	4682      	mov	sl, r0
 800779e:	468b      	mov	fp, r1
 80077a0:	492b      	ldr	r1, [pc, #172]	@ (8007850 <_strtod_l+0x590>)
 80077a2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80077a6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80077aa:	4652      	mov	r2, sl
 80077ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 80077b0:	465b      	mov	r3, fp
 80077b2:	f7f8 fe91 	bl	80004d8 <__aeabi_dmul>
 80077b6:	4b23      	ldr	r3, [pc, #140]	@ (8007844 <_strtod_l+0x584>)
 80077b8:	460a      	mov	r2, r1
 80077ba:	400b      	ands	r3, r1
 80077bc:	4925      	ldr	r1, [pc, #148]	@ (8007854 <_strtod_l+0x594>)
 80077be:	4682      	mov	sl, r0
 80077c0:	428b      	cmp	r3, r1
 80077c2:	d898      	bhi.n	80076f6 <_strtod_l+0x436>
 80077c4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80077c8:	428b      	cmp	r3, r1
 80077ca:	bf86      	itte	hi
 80077cc:	f04f 3aff 	movhi.w	sl, #4294967295
 80077d0:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 8007858 <_strtod_l+0x598>
 80077d4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80077d8:	2300      	movs	r3, #0
 80077da:	9308      	str	r3, [sp, #32]
 80077dc:	e076      	b.n	80078cc <_strtod_l+0x60c>
 80077de:	07e2      	lsls	r2, r4, #31
 80077e0:	d504      	bpl.n	80077ec <_strtod_l+0x52c>
 80077e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80077e6:	f7f8 fe77 	bl	80004d8 <__aeabi_dmul>
 80077ea:	2301      	movs	r3, #1
 80077ec:	3601      	adds	r6, #1
 80077ee:	1064      	asrs	r4, r4, #1
 80077f0:	3708      	adds	r7, #8
 80077f2:	e7d0      	b.n	8007796 <_strtod_l+0x4d6>
 80077f4:	d0f0      	beq.n	80077d8 <_strtod_l+0x518>
 80077f6:	4264      	negs	r4, r4
 80077f8:	f014 020f 	ands.w	r2, r4, #15
 80077fc:	d00a      	beq.n	8007814 <_strtod_l+0x554>
 80077fe:	4b13      	ldr	r3, [pc, #76]	@ (800784c <_strtod_l+0x58c>)
 8007800:	4650      	mov	r0, sl
 8007802:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007806:	4659      	mov	r1, fp
 8007808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800780c:	f7f8 ff8e 	bl	800072c <__aeabi_ddiv>
 8007810:	4682      	mov	sl, r0
 8007812:	468b      	mov	fp, r1
 8007814:	1124      	asrs	r4, r4, #4
 8007816:	d0df      	beq.n	80077d8 <_strtod_l+0x518>
 8007818:	2c1f      	cmp	r4, #31
 800781a:	dd1f      	ble.n	800785c <_strtod_l+0x59c>
 800781c:	2400      	movs	r4, #0
 800781e:	46a0      	mov	r8, r4
 8007820:	46a1      	mov	r9, r4
 8007822:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007824:	2322      	movs	r3, #34	@ 0x22
 8007826:	9a05      	ldr	r2, [sp, #20]
 8007828:	f04f 0a00 	mov.w	sl, #0
 800782c:	f04f 0b00 	mov.w	fp, #0
 8007830:	6013      	str	r3, [r2, #0]
 8007832:	e76b      	b.n	800770c <_strtod_l+0x44c>
 8007834:	080099db 	.word	0x080099db
 8007838:	08009cc0 	.word	0x08009cc0
 800783c:	080099d3 	.word	0x080099d3
 8007840:	08009a08 	.word	0x08009a08
 8007844:	7ff00000 	.word	0x7ff00000
 8007848:	08009b5c 	.word	0x08009b5c
 800784c:	08009bf8 	.word	0x08009bf8
 8007850:	08009bd0 	.word	0x08009bd0
 8007854:	7ca00000 	.word	0x7ca00000
 8007858:	7fefffff 	.word	0x7fefffff
 800785c:	f014 0310 	ands.w	r3, r4, #16
 8007860:	bf18      	it	ne
 8007862:	236a      	movne	r3, #106	@ 0x6a
 8007864:	4650      	mov	r0, sl
 8007866:	9308      	str	r3, [sp, #32]
 8007868:	4659      	mov	r1, fp
 800786a:	2300      	movs	r3, #0
 800786c:	4e77      	ldr	r6, [pc, #476]	@ (8007a4c <_strtod_l+0x78c>)
 800786e:	07e7      	lsls	r7, r4, #31
 8007870:	d504      	bpl.n	800787c <_strtod_l+0x5bc>
 8007872:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007876:	f7f8 fe2f 	bl	80004d8 <__aeabi_dmul>
 800787a:	2301      	movs	r3, #1
 800787c:	1064      	asrs	r4, r4, #1
 800787e:	f106 0608 	add.w	r6, r6, #8
 8007882:	d1f4      	bne.n	800786e <_strtod_l+0x5ae>
 8007884:	b10b      	cbz	r3, 800788a <_strtod_l+0x5ca>
 8007886:	4682      	mov	sl, r0
 8007888:	468b      	mov	fp, r1
 800788a:	9b08      	ldr	r3, [sp, #32]
 800788c:	b1b3      	cbz	r3, 80078bc <_strtod_l+0x5fc>
 800788e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007892:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8007896:	2b00      	cmp	r3, #0
 8007898:	4659      	mov	r1, fp
 800789a:	dd0f      	ble.n	80078bc <_strtod_l+0x5fc>
 800789c:	2b1f      	cmp	r3, #31
 800789e:	dd58      	ble.n	8007952 <_strtod_l+0x692>
 80078a0:	2b34      	cmp	r3, #52	@ 0x34
 80078a2:	bfd8      	it	le
 80078a4:	f04f 33ff 	movle.w	r3, #4294967295
 80078a8:	f04f 0a00 	mov.w	sl, #0
 80078ac:	bfcf      	iteee	gt
 80078ae:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80078b2:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80078b6:	4093      	lslle	r3, r2
 80078b8:	ea03 0b01 	andle.w	fp, r3, r1
 80078bc:	2200      	movs	r2, #0
 80078be:	2300      	movs	r3, #0
 80078c0:	4650      	mov	r0, sl
 80078c2:	4659      	mov	r1, fp
 80078c4:	f7f9 f870 	bl	80009a8 <__aeabi_dcmpeq>
 80078c8:	2800      	cmp	r0, #0
 80078ca:	d1a7      	bne.n	800781c <_strtod_l+0x55c>
 80078cc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80078ce:	464a      	mov	r2, r9
 80078d0:	9300      	str	r3, [sp, #0]
 80078d2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80078d4:	462b      	mov	r3, r5
 80078d6:	9805      	ldr	r0, [sp, #20]
 80078d8:	f7ff f8d8 	bl	8006a8c <__s2b>
 80078dc:	900b      	str	r0, [sp, #44]	@ 0x2c
 80078de:	2800      	cmp	r0, #0
 80078e0:	f43f af09 	beq.w	80076f6 <_strtod_l+0x436>
 80078e4:	2400      	movs	r4, #0
 80078e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80078e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80078ea:	2a00      	cmp	r2, #0
 80078ec:	eba3 0308 	sub.w	r3, r3, r8
 80078f0:	bfa8      	it	ge
 80078f2:	2300      	movge	r3, #0
 80078f4:	46a0      	mov	r8, r4
 80078f6:	9312      	str	r3, [sp, #72]	@ 0x48
 80078f8:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80078fc:	9316      	str	r3, [sp, #88]	@ 0x58
 80078fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007900:	9805      	ldr	r0, [sp, #20]
 8007902:	6859      	ldr	r1, [r3, #4]
 8007904:	f7ff f81a 	bl	800693c <_Balloc>
 8007908:	4681      	mov	r9, r0
 800790a:	2800      	cmp	r0, #0
 800790c:	f43f aef7 	beq.w	80076fe <_strtod_l+0x43e>
 8007910:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007912:	300c      	adds	r0, #12
 8007914:	691a      	ldr	r2, [r3, #16]
 8007916:	f103 010c 	add.w	r1, r3, #12
 800791a:	3202      	adds	r2, #2
 800791c:	0092      	lsls	r2, r2, #2
 800791e:	f7fe f89e 	bl	8005a5e <memcpy>
 8007922:	ab1c      	add	r3, sp, #112	@ 0x70
 8007924:	9301      	str	r3, [sp, #4]
 8007926:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007928:	9300      	str	r3, [sp, #0]
 800792a:	4652      	mov	r2, sl
 800792c:	465b      	mov	r3, fp
 800792e:	9805      	ldr	r0, [sp, #20]
 8007930:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8007934:	f7ff fbd6 	bl	80070e4 <__d2b>
 8007938:	901a      	str	r0, [sp, #104]	@ 0x68
 800793a:	2800      	cmp	r0, #0
 800793c:	f43f aedf 	beq.w	80076fe <_strtod_l+0x43e>
 8007940:	2101      	movs	r1, #1
 8007942:	9805      	ldr	r0, [sp, #20]
 8007944:	f7ff f938 	bl	8006bb8 <__i2b>
 8007948:	4680      	mov	r8, r0
 800794a:	b948      	cbnz	r0, 8007960 <_strtod_l+0x6a0>
 800794c:	f04f 0800 	mov.w	r8, #0
 8007950:	e6d5      	b.n	80076fe <_strtod_l+0x43e>
 8007952:	f04f 32ff 	mov.w	r2, #4294967295
 8007956:	fa02 f303 	lsl.w	r3, r2, r3
 800795a:	ea03 0a0a 	and.w	sl, r3, sl
 800795e:	e7ad      	b.n	80078bc <_strtod_l+0x5fc>
 8007960:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8007962:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007964:	2d00      	cmp	r5, #0
 8007966:	bfab      	itete	ge
 8007968:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800796a:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800796c:	18ef      	addge	r7, r5, r3
 800796e:	1b5e      	sublt	r6, r3, r5
 8007970:	9b08      	ldr	r3, [sp, #32]
 8007972:	bfa8      	it	ge
 8007974:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007976:	eba5 0503 	sub.w	r5, r5, r3
 800797a:	4415      	add	r5, r2
 800797c:	4b34      	ldr	r3, [pc, #208]	@ (8007a50 <_strtod_l+0x790>)
 800797e:	f105 35ff 	add.w	r5, r5, #4294967295
 8007982:	bfb8      	it	lt
 8007984:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8007986:	429d      	cmp	r5, r3
 8007988:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800798c:	da50      	bge.n	8007a30 <_strtod_l+0x770>
 800798e:	1b5b      	subs	r3, r3, r5
 8007990:	2b1f      	cmp	r3, #31
 8007992:	f04f 0101 	mov.w	r1, #1
 8007996:	eba2 0203 	sub.w	r2, r2, r3
 800799a:	dc3d      	bgt.n	8007a18 <_strtod_l+0x758>
 800799c:	fa01 f303 	lsl.w	r3, r1, r3
 80079a0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80079a2:	2300      	movs	r3, #0
 80079a4:	9310      	str	r3, [sp, #64]	@ 0x40
 80079a6:	18bd      	adds	r5, r7, r2
 80079a8:	9b08      	ldr	r3, [sp, #32]
 80079aa:	42af      	cmp	r7, r5
 80079ac:	4416      	add	r6, r2
 80079ae:	441e      	add	r6, r3
 80079b0:	463b      	mov	r3, r7
 80079b2:	bfa8      	it	ge
 80079b4:	462b      	movge	r3, r5
 80079b6:	42b3      	cmp	r3, r6
 80079b8:	bfa8      	it	ge
 80079ba:	4633      	movge	r3, r6
 80079bc:	2b00      	cmp	r3, #0
 80079be:	bfc2      	ittt	gt
 80079c0:	1aed      	subgt	r5, r5, r3
 80079c2:	1af6      	subgt	r6, r6, r3
 80079c4:	1aff      	subgt	r7, r7, r3
 80079c6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	dd16      	ble.n	80079fa <_strtod_l+0x73a>
 80079cc:	4641      	mov	r1, r8
 80079ce:	461a      	mov	r2, r3
 80079d0:	9805      	ldr	r0, [sp, #20]
 80079d2:	f7ff f9a9 	bl	8006d28 <__pow5mult>
 80079d6:	4680      	mov	r8, r0
 80079d8:	2800      	cmp	r0, #0
 80079da:	d0b7      	beq.n	800794c <_strtod_l+0x68c>
 80079dc:	4601      	mov	r1, r0
 80079de:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80079e0:	9805      	ldr	r0, [sp, #20]
 80079e2:	f7ff f8ff 	bl	8006be4 <__multiply>
 80079e6:	900a      	str	r0, [sp, #40]	@ 0x28
 80079e8:	2800      	cmp	r0, #0
 80079ea:	f43f ae88 	beq.w	80076fe <_strtod_l+0x43e>
 80079ee:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80079f0:	9805      	ldr	r0, [sp, #20]
 80079f2:	f7fe ffe3 	bl	80069bc <_Bfree>
 80079f6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80079f8:	931a      	str	r3, [sp, #104]	@ 0x68
 80079fa:	2d00      	cmp	r5, #0
 80079fc:	dc1d      	bgt.n	8007a3a <_strtod_l+0x77a>
 80079fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	dd27      	ble.n	8007a54 <_strtod_l+0x794>
 8007a04:	4649      	mov	r1, r9
 8007a06:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007a08:	9805      	ldr	r0, [sp, #20]
 8007a0a:	f7ff f98d 	bl	8006d28 <__pow5mult>
 8007a0e:	4681      	mov	r9, r0
 8007a10:	bb00      	cbnz	r0, 8007a54 <_strtod_l+0x794>
 8007a12:	f04f 0900 	mov.w	r9, #0
 8007a16:	e672      	b.n	80076fe <_strtod_l+0x43e>
 8007a18:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007a1c:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8007a20:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8007a24:	35e2      	adds	r5, #226	@ 0xe2
 8007a26:	fa01 f305 	lsl.w	r3, r1, r5
 8007a2a:	9310      	str	r3, [sp, #64]	@ 0x40
 8007a2c:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007a2e:	e7ba      	b.n	80079a6 <_strtod_l+0x6e6>
 8007a30:	2300      	movs	r3, #0
 8007a32:	9310      	str	r3, [sp, #64]	@ 0x40
 8007a34:	2301      	movs	r3, #1
 8007a36:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007a38:	e7b5      	b.n	80079a6 <_strtod_l+0x6e6>
 8007a3a:	462a      	mov	r2, r5
 8007a3c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007a3e:	9805      	ldr	r0, [sp, #20]
 8007a40:	f7ff f9cc 	bl	8006ddc <__lshift>
 8007a44:	901a      	str	r0, [sp, #104]	@ 0x68
 8007a46:	2800      	cmp	r0, #0
 8007a48:	d1d9      	bne.n	80079fe <_strtod_l+0x73e>
 8007a4a:	e658      	b.n	80076fe <_strtod_l+0x43e>
 8007a4c:	08009ce8 	.word	0x08009ce8
 8007a50:	fffffc02 	.word	0xfffffc02
 8007a54:	2e00      	cmp	r6, #0
 8007a56:	dd07      	ble.n	8007a68 <_strtod_l+0x7a8>
 8007a58:	4649      	mov	r1, r9
 8007a5a:	4632      	mov	r2, r6
 8007a5c:	9805      	ldr	r0, [sp, #20]
 8007a5e:	f7ff f9bd 	bl	8006ddc <__lshift>
 8007a62:	4681      	mov	r9, r0
 8007a64:	2800      	cmp	r0, #0
 8007a66:	d0d4      	beq.n	8007a12 <_strtod_l+0x752>
 8007a68:	2f00      	cmp	r7, #0
 8007a6a:	dd08      	ble.n	8007a7e <_strtod_l+0x7be>
 8007a6c:	4641      	mov	r1, r8
 8007a6e:	463a      	mov	r2, r7
 8007a70:	9805      	ldr	r0, [sp, #20]
 8007a72:	f7ff f9b3 	bl	8006ddc <__lshift>
 8007a76:	4680      	mov	r8, r0
 8007a78:	2800      	cmp	r0, #0
 8007a7a:	f43f ae40 	beq.w	80076fe <_strtod_l+0x43e>
 8007a7e:	464a      	mov	r2, r9
 8007a80:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007a82:	9805      	ldr	r0, [sp, #20]
 8007a84:	f7ff fa32 	bl	8006eec <__mdiff>
 8007a88:	4604      	mov	r4, r0
 8007a8a:	2800      	cmp	r0, #0
 8007a8c:	f43f ae37 	beq.w	80076fe <_strtod_l+0x43e>
 8007a90:	68c3      	ldr	r3, [r0, #12]
 8007a92:	4641      	mov	r1, r8
 8007a94:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007a96:	2300      	movs	r3, #0
 8007a98:	60c3      	str	r3, [r0, #12]
 8007a9a:	f7ff fa0b 	bl	8006eb4 <__mcmp>
 8007a9e:	2800      	cmp	r0, #0
 8007aa0:	da3d      	bge.n	8007b1e <_strtod_l+0x85e>
 8007aa2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007aa4:	ea53 030a 	orrs.w	r3, r3, sl
 8007aa8:	d163      	bne.n	8007b72 <_strtod_l+0x8b2>
 8007aaa:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d15f      	bne.n	8007b72 <_strtod_l+0x8b2>
 8007ab2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007ab6:	0d1b      	lsrs	r3, r3, #20
 8007ab8:	051b      	lsls	r3, r3, #20
 8007aba:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007abe:	d958      	bls.n	8007b72 <_strtod_l+0x8b2>
 8007ac0:	6963      	ldr	r3, [r4, #20]
 8007ac2:	b913      	cbnz	r3, 8007aca <_strtod_l+0x80a>
 8007ac4:	6923      	ldr	r3, [r4, #16]
 8007ac6:	2b01      	cmp	r3, #1
 8007ac8:	dd53      	ble.n	8007b72 <_strtod_l+0x8b2>
 8007aca:	4621      	mov	r1, r4
 8007acc:	2201      	movs	r2, #1
 8007ace:	9805      	ldr	r0, [sp, #20]
 8007ad0:	f7ff f984 	bl	8006ddc <__lshift>
 8007ad4:	4641      	mov	r1, r8
 8007ad6:	4604      	mov	r4, r0
 8007ad8:	f7ff f9ec 	bl	8006eb4 <__mcmp>
 8007adc:	2800      	cmp	r0, #0
 8007ade:	dd48      	ble.n	8007b72 <_strtod_l+0x8b2>
 8007ae0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007ae4:	9a08      	ldr	r2, [sp, #32]
 8007ae6:	0d1b      	lsrs	r3, r3, #20
 8007ae8:	051b      	lsls	r3, r3, #20
 8007aea:	2a00      	cmp	r2, #0
 8007aec:	d062      	beq.n	8007bb4 <_strtod_l+0x8f4>
 8007aee:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007af2:	d85f      	bhi.n	8007bb4 <_strtod_l+0x8f4>
 8007af4:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007af8:	f67f ae94 	bls.w	8007824 <_strtod_l+0x564>
 8007afc:	4650      	mov	r0, sl
 8007afe:	4659      	mov	r1, fp
 8007b00:	4ba3      	ldr	r3, [pc, #652]	@ (8007d90 <_strtod_l+0xad0>)
 8007b02:	2200      	movs	r2, #0
 8007b04:	f7f8 fce8 	bl	80004d8 <__aeabi_dmul>
 8007b08:	4ba2      	ldr	r3, [pc, #648]	@ (8007d94 <_strtod_l+0xad4>)
 8007b0a:	4682      	mov	sl, r0
 8007b0c:	400b      	ands	r3, r1
 8007b0e:	468b      	mov	fp, r1
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	f47f adff 	bne.w	8007714 <_strtod_l+0x454>
 8007b16:	2322      	movs	r3, #34	@ 0x22
 8007b18:	9a05      	ldr	r2, [sp, #20]
 8007b1a:	6013      	str	r3, [r2, #0]
 8007b1c:	e5fa      	b.n	8007714 <_strtod_l+0x454>
 8007b1e:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007b22:	d165      	bne.n	8007bf0 <_strtod_l+0x930>
 8007b24:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007b26:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007b2a:	b35a      	cbz	r2, 8007b84 <_strtod_l+0x8c4>
 8007b2c:	4a9a      	ldr	r2, [pc, #616]	@ (8007d98 <_strtod_l+0xad8>)
 8007b2e:	4293      	cmp	r3, r2
 8007b30:	d12b      	bne.n	8007b8a <_strtod_l+0x8ca>
 8007b32:	9b08      	ldr	r3, [sp, #32]
 8007b34:	4651      	mov	r1, sl
 8007b36:	b303      	cbz	r3, 8007b7a <_strtod_l+0x8ba>
 8007b38:	465a      	mov	r2, fp
 8007b3a:	4b96      	ldr	r3, [pc, #600]	@ (8007d94 <_strtod_l+0xad4>)
 8007b3c:	4013      	ands	r3, r2
 8007b3e:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007b42:	f04f 32ff 	mov.w	r2, #4294967295
 8007b46:	d81b      	bhi.n	8007b80 <_strtod_l+0x8c0>
 8007b48:	0d1b      	lsrs	r3, r3, #20
 8007b4a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8007b52:	4299      	cmp	r1, r3
 8007b54:	d119      	bne.n	8007b8a <_strtod_l+0x8ca>
 8007b56:	4b91      	ldr	r3, [pc, #580]	@ (8007d9c <_strtod_l+0xadc>)
 8007b58:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007b5a:	429a      	cmp	r2, r3
 8007b5c:	d102      	bne.n	8007b64 <_strtod_l+0x8a4>
 8007b5e:	3101      	adds	r1, #1
 8007b60:	f43f adcd 	beq.w	80076fe <_strtod_l+0x43e>
 8007b64:	f04f 0a00 	mov.w	sl, #0
 8007b68:	4b8a      	ldr	r3, [pc, #552]	@ (8007d94 <_strtod_l+0xad4>)
 8007b6a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007b6c:	401a      	ands	r2, r3
 8007b6e:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007b72:	9b08      	ldr	r3, [sp, #32]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d1c1      	bne.n	8007afc <_strtod_l+0x83c>
 8007b78:	e5cc      	b.n	8007714 <_strtod_l+0x454>
 8007b7a:	f04f 33ff 	mov.w	r3, #4294967295
 8007b7e:	e7e8      	b.n	8007b52 <_strtod_l+0x892>
 8007b80:	4613      	mov	r3, r2
 8007b82:	e7e6      	b.n	8007b52 <_strtod_l+0x892>
 8007b84:	ea53 030a 	orrs.w	r3, r3, sl
 8007b88:	d0aa      	beq.n	8007ae0 <_strtod_l+0x820>
 8007b8a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007b8c:	b1db      	cbz	r3, 8007bc6 <_strtod_l+0x906>
 8007b8e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007b90:	4213      	tst	r3, r2
 8007b92:	d0ee      	beq.n	8007b72 <_strtod_l+0x8b2>
 8007b94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007b96:	4650      	mov	r0, sl
 8007b98:	4659      	mov	r1, fp
 8007b9a:	9a08      	ldr	r2, [sp, #32]
 8007b9c:	b1bb      	cbz	r3, 8007bce <_strtod_l+0x90e>
 8007b9e:	f7ff fb6d 	bl	800727c <sulp>
 8007ba2:	4602      	mov	r2, r0
 8007ba4:	460b      	mov	r3, r1
 8007ba6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007baa:	f7f8 fadf 	bl	800016c <__adddf3>
 8007bae:	4682      	mov	sl, r0
 8007bb0:	468b      	mov	fp, r1
 8007bb2:	e7de      	b.n	8007b72 <_strtod_l+0x8b2>
 8007bb4:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8007bb8:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007bbc:	f04f 3aff 	mov.w	sl, #4294967295
 8007bc0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007bc4:	e7d5      	b.n	8007b72 <_strtod_l+0x8b2>
 8007bc6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007bc8:	ea13 0f0a 	tst.w	r3, sl
 8007bcc:	e7e1      	b.n	8007b92 <_strtod_l+0x8d2>
 8007bce:	f7ff fb55 	bl	800727c <sulp>
 8007bd2:	4602      	mov	r2, r0
 8007bd4:	460b      	mov	r3, r1
 8007bd6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007bda:	f7f8 fac5 	bl	8000168 <__aeabi_dsub>
 8007bde:	2200      	movs	r2, #0
 8007be0:	2300      	movs	r3, #0
 8007be2:	4682      	mov	sl, r0
 8007be4:	468b      	mov	fp, r1
 8007be6:	f7f8 fedf 	bl	80009a8 <__aeabi_dcmpeq>
 8007bea:	2800      	cmp	r0, #0
 8007bec:	d0c1      	beq.n	8007b72 <_strtod_l+0x8b2>
 8007bee:	e619      	b.n	8007824 <_strtod_l+0x564>
 8007bf0:	4641      	mov	r1, r8
 8007bf2:	4620      	mov	r0, r4
 8007bf4:	f7ff face 	bl	8007194 <__ratio>
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007bfe:	4606      	mov	r6, r0
 8007c00:	460f      	mov	r7, r1
 8007c02:	f7f8 fee5 	bl	80009d0 <__aeabi_dcmple>
 8007c06:	2800      	cmp	r0, #0
 8007c08:	d06d      	beq.n	8007ce6 <_strtod_l+0xa26>
 8007c0a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d178      	bne.n	8007d02 <_strtod_l+0xa42>
 8007c10:	f1ba 0f00 	cmp.w	sl, #0
 8007c14:	d156      	bne.n	8007cc4 <_strtod_l+0xa04>
 8007c16:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c18:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d158      	bne.n	8007cd2 <_strtod_l+0xa12>
 8007c20:	2200      	movs	r2, #0
 8007c22:	4630      	mov	r0, r6
 8007c24:	4639      	mov	r1, r7
 8007c26:	4b5e      	ldr	r3, [pc, #376]	@ (8007da0 <_strtod_l+0xae0>)
 8007c28:	f7f8 fec8 	bl	80009bc <__aeabi_dcmplt>
 8007c2c:	2800      	cmp	r0, #0
 8007c2e:	d157      	bne.n	8007ce0 <_strtod_l+0xa20>
 8007c30:	4630      	mov	r0, r6
 8007c32:	4639      	mov	r1, r7
 8007c34:	2200      	movs	r2, #0
 8007c36:	4b5b      	ldr	r3, [pc, #364]	@ (8007da4 <_strtod_l+0xae4>)
 8007c38:	f7f8 fc4e 	bl	80004d8 <__aeabi_dmul>
 8007c3c:	4606      	mov	r6, r0
 8007c3e:	460f      	mov	r7, r1
 8007c40:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8007c44:	9606      	str	r6, [sp, #24]
 8007c46:	9307      	str	r3, [sp, #28]
 8007c48:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007c4c:	4d51      	ldr	r5, [pc, #324]	@ (8007d94 <_strtod_l+0xad4>)
 8007c4e:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007c52:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c54:	401d      	ands	r5, r3
 8007c56:	4b54      	ldr	r3, [pc, #336]	@ (8007da8 <_strtod_l+0xae8>)
 8007c58:	429d      	cmp	r5, r3
 8007c5a:	f040 80ab 	bne.w	8007db4 <_strtod_l+0xaf4>
 8007c5e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c60:	4650      	mov	r0, sl
 8007c62:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8007c66:	4659      	mov	r1, fp
 8007c68:	f7ff f9d4 	bl	8007014 <__ulp>
 8007c6c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007c70:	f7f8 fc32 	bl	80004d8 <__aeabi_dmul>
 8007c74:	4652      	mov	r2, sl
 8007c76:	465b      	mov	r3, fp
 8007c78:	f7f8 fa78 	bl	800016c <__adddf3>
 8007c7c:	460b      	mov	r3, r1
 8007c7e:	4945      	ldr	r1, [pc, #276]	@ (8007d94 <_strtod_l+0xad4>)
 8007c80:	4a4a      	ldr	r2, [pc, #296]	@ (8007dac <_strtod_l+0xaec>)
 8007c82:	4019      	ands	r1, r3
 8007c84:	4291      	cmp	r1, r2
 8007c86:	4682      	mov	sl, r0
 8007c88:	d942      	bls.n	8007d10 <_strtod_l+0xa50>
 8007c8a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007c8c:	4b43      	ldr	r3, [pc, #268]	@ (8007d9c <_strtod_l+0xadc>)
 8007c8e:	429a      	cmp	r2, r3
 8007c90:	d103      	bne.n	8007c9a <_strtod_l+0x9da>
 8007c92:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007c94:	3301      	adds	r3, #1
 8007c96:	f43f ad32 	beq.w	80076fe <_strtod_l+0x43e>
 8007c9a:	f04f 3aff 	mov.w	sl, #4294967295
 8007c9e:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 8007d9c <_strtod_l+0xadc>
 8007ca2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007ca4:	9805      	ldr	r0, [sp, #20]
 8007ca6:	f7fe fe89 	bl	80069bc <_Bfree>
 8007caa:	4649      	mov	r1, r9
 8007cac:	9805      	ldr	r0, [sp, #20]
 8007cae:	f7fe fe85 	bl	80069bc <_Bfree>
 8007cb2:	4641      	mov	r1, r8
 8007cb4:	9805      	ldr	r0, [sp, #20]
 8007cb6:	f7fe fe81 	bl	80069bc <_Bfree>
 8007cba:	4621      	mov	r1, r4
 8007cbc:	9805      	ldr	r0, [sp, #20]
 8007cbe:	f7fe fe7d 	bl	80069bc <_Bfree>
 8007cc2:	e61c      	b.n	80078fe <_strtod_l+0x63e>
 8007cc4:	f1ba 0f01 	cmp.w	sl, #1
 8007cc8:	d103      	bne.n	8007cd2 <_strtod_l+0xa12>
 8007cca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	f43f ada9 	beq.w	8007824 <_strtod_l+0x564>
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	4b36      	ldr	r3, [pc, #216]	@ (8007db0 <_strtod_l+0xaf0>)
 8007cd6:	2600      	movs	r6, #0
 8007cd8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007cdc:	4f30      	ldr	r7, [pc, #192]	@ (8007da0 <_strtod_l+0xae0>)
 8007cde:	e7b3      	b.n	8007c48 <_strtod_l+0x988>
 8007ce0:	2600      	movs	r6, #0
 8007ce2:	4f30      	ldr	r7, [pc, #192]	@ (8007da4 <_strtod_l+0xae4>)
 8007ce4:	e7ac      	b.n	8007c40 <_strtod_l+0x980>
 8007ce6:	4630      	mov	r0, r6
 8007ce8:	4639      	mov	r1, r7
 8007cea:	4b2e      	ldr	r3, [pc, #184]	@ (8007da4 <_strtod_l+0xae4>)
 8007cec:	2200      	movs	r2, #0
 8007cee:	f7f8 fbf3 	bl	80004d8 <__aeabi_dmul>
 8007cf2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007cf4:	4606      	mov	r6, r0
 8007cf6:	460f      	mov	r7, r1
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d0a1      	beq.n	8007c40 <_strtod_l+0x980>
 8007cfc:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8007d00:	e7a2      	b.n	8007c48 <_strtod_l+0x988>
 8007d02:	2200      	movs	r2, #0
 8007d04:	4b26      	ldr	r3, [pc, #152]	@ (8007da0 <_strtod_l+0xae0>)
 8007d06:	4616      	mov	r6, r2
 8007d08:	461f      	mov	r7, r3
 8007d0a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007d0e:	e79b      	b.n	8007c48 <_strtod_l+0x988>
 8007d10:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8007d14:	9b08      	ldr	r3, [sp, #32]
 8007d16:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d1c1      	bne.n	8007ca2 <_strtod_l+0x9e2>
 8007d1e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007d22:	0d1b      	lsrs	r3, r3, #20
 8007d24:	051b      	lsls	r3, r3, #20
 8007d26:	429d      	cmp	r5, r3
 8007d28:	d1bb      	bne.n	8007ca2 <_strtod_l+0x9e2>
 8007d2a:	4630      	mov	r0, r6
 8007d2c:	4639      	mov	r1, r7
 8007d2e:	f7f9 f979 	bl	8001024 <__aeabi_d2lz>
 8007d32:	f7f8 fba3 	bl	800047c <__aeabi_l2d>
 8007d36:	4602      	mov	r2, r0
 8007d38:	460b      	mov	r3, r1
 8007d3a:	4630      	mov	r0, r6
 8007d3c:	4639      	mov	r1, r7
 8007d3e:	f7f8 fa13 	bl	8000168 <__aeabi_dsub>
 8007d42:	460b      	mov	r3, r1
 8007d44:	4602      	mov	r2, r0
 8007d46:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8007d4a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007d4e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007d50:	ea46 060a 	orr.w	r6, r6, sl
 8007d54:	431e      	orrs	r6, r3
 8007d56:	d06a      	beq.n	8007e2e <_strtod_l+0xb6e>
 8007d58:	a309      	add	r3, pc, #36	@ (adr r3, 8007d80 <_strtod_l+0xac0>)
 8007d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d5e:	f7f8 fe2d 	bl	80009bc <__aeabi_dcmplt>
 8007d62:	2800      	cmp	r0, #0
 8007d64:	f47f acd6 	bne.w	8007714 <_strtod_l+0x454>
 8007d68:	a307      	add	r3, pc, #28	@ (adr r3, 8007d88 <_strtod_l+0xac8>)
 8007d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d6e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007d72:	f7f8 fe41 	bl	80009f8 <__aeabi_dcmpgt>
 8007d76:	2800      	cmp	r0, #0
 8007d78:	d093      	beq.n	8007ca2 <_strtod_l+0x9e2>
 8007d7a:	e4cb      	b.n	8007714 <_strtod_l+0x454>
 8007d7c:	f3af 8000 	nop.w
 8007d80:	94a03595 	.word	0x94a03595
 8007d84:	3fdfffff 	.word	0x3fdfffff
 8007d88:	35afe535 	.word	0x35afe535
 8007d8c:	3fe00000 	.word	0x3fe00000
 8007d90:	39500000 	.word	0x39500000
 8007d94:	7ff00000 	.word	0x7ff00000
 8007d98:	000fffff 	.word	0x000fffff
 8007d9c:	7fefffff 	.word	0x7fefffff
 8007da0:	3ff00000 	.word	0x3ff00000
 8007da4:	3fe00000 	.word	0x3fe00000
 8007da8:	7fe00000 	.word	0x7fe00000
 8007dac:	7c9fffff 	.word	0x7c9fffff
 8007db0:	bff00000 	.word	0xbff00000
 8007db4:	9b08      	ldr	r3, [sp, #32]
 8007db6:	b323      	cbz	r3, 8007e02 <_strtod_l+0xb42>
 8007db8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8007dbc:	d821      	bhi.n	8007e02 <_strtod_l+0xb42>
 8007dbe:	a328      	add	r3, pc, #160	@ (adr r3, 8007e60 <_strtod_l+0xba0>)
 8007dc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dc4:	4630      	mov	r0, r6
 8007dc6:	4639      	mov	r1, r7
 8007dc8:	f7f8 fe02 	bl	80009d0 <__aeabi_dcmple>
 8007dcc:	b1a0      	cbz	r0, 8007df8 <_strtod_l+0xb38>
 8007dce:	4639      	mov	r1, r7
 8007dd0:	4630      	mov	r0, r6
 8007dd2:	f7f8 fe59 	bl	8000a88 <__aeabi_d2uiz>
 8007dd6:	2801      	cmp	r0, #1
 8007dd8:	bf38      	it	cc
 8007dda:	2001      	movcc	r0, #1
 8007ddc:	f7f8 fb02 	bl	80003e4 <__aeabi_ui2d>
 8007de0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007de2:	4606      	mov	r6, r0
 8007de4:	460f      	mov	r7, r1
 8007de6:	b9fb      	cbnz	r3, 8007e28 <_strtod_l+0xb68>
 8007de8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007dec:	9014      	str	r0, [sp, #80]	@ 0x50
 8007dee:	9315      	str	r3, [sp, #84]	@ 0x54
 8007df0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8007df4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007df8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007dfa:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8007dfe:	1b5b      	subs	r3, r3, r5
 8007e00:	9311      	str	r3, [sp, #68]	@ 0x44
 8007e02:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007e06:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8007e0a:	f7ff f903 	bl	8007014 <__ulp>
 8007e0e:	4602      	mov	r2, r0
 8007e10:	460b      	mov	r3, r1
 8007e12:	4650      	mov	r0, sl
 8007e14:	4659      	mov	r1, fp
 8007e16:	f7f8 fb5f 	bl	80004d8 <__aeabi_dmul>
 8007e1a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007e1e:	f7f8 f9a5 	bl	800016c <__adddf3>
 8007e22:	4682      	mov	sl, r0
 8007e24:	468b      	mov	fp, r1
 8007e26:	e775      	b.n	8007d14 <_strtod_l+0xa54>
 8007e28:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8007e2c:	e7e0      	b.n	8007df0 <_strtod_l+0xb30>
 8007e2e:	a30e      	add	r3, pc, #56	@ (adr r3, 8007e68 <_strtod_l+0xba8>)
 8007e30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e34:	f7f8 fdc2 	bl	80009bc <__aeabi_dcmplt>
 8007e38:	e79d      	b.n	8007d76 <_strtod_l+0xab6>
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	930e      	str	r3, [sp, #56]	@ 0x38
 8007e3e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007e40:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007e42:	6013      	str	r3, [r2, #0]
 8007e44:	f7ff ba79 	b.w	800733a <_strtod_l+0x7a>
 8007e48:	2a65      	cmp	r2, #101	@ 0x65
 8007e4a:	f43f ab72 	beq.w	8007532 <_strtod_l+0x272>
 8007e4e:	2a45      	cmp	r2, #69	@ 0x45
 8007e50:	f43f ab6f 	beq.w	8007532 <_strtod_l+0x272>
 8007e54:	2301      	movs	r3, #1
 8007e56:	f7ff bbaa 	b.w	80075ae <_strtod_l+0x2ee>
 8007e5a:	bf00      	nop
 8007e5c:	f3af 8000 	nop.w
 8007e60:	ffc00000 	.word	0xffc00000
 8007e64:	41dfffff 	.word	0x41dfffff
 8007e68:	94a03595 	.word	0x94a03595
 8007e6c:	3fcfffff 	.word	0x3fcfffff

08007e70 <_strtod_r>:
 8007e70:	4b01      	ldr	r3, [pc, #4]	@ (8007e78 <_strtod_r+0x8>)
 8007e72:	f7ff ba25 	b.w	80072c0 <_strtod_l>
 8007e76:	bf00      	nop
 8007e78:	20000084 	.word	0x20000084

08007e7c <_strtol_l.isra.0>:
 8007e7c:	2b24      	cmp	r3, #36	@ 0x24
 8007e7e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e82:	4686      	mov	lr, r0
 8007e84:	4690      	mov	r8, r2
 8007e86:	d801      	bhi.n	8007e8c <_strtol_l.isra.0+0x10>
 8007e88:	2b01      	cmp	r3, #1
 8007e8a:	d106      	bne.n	8007e9a <_strtol_l.isra.0+0x1e>
 8007e8c:	f7fd fdac 	bl	80059e8 <__errno>
 8007e90:	2316      	movs	r3, #22
 8007e92:	6003      	str	r3, [r0, #0]
 8007e94:	2000      	movs	r0, #0
 8007e96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e9a:	460d      	mov	r5, r1
 8007e9c:	4833      	ldr	r0, [pc, #204]	@ (8007f6c <_strtol_l.isra.0+0xf0>)
 8007e9e:	462a      	mov	r2, r5
 8007ea0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007ea4:	5d06      	ldrb	r6, [r0, r4]
 8007ea6:	f016 0608 	ands.w	r6, r6, #8
 8007eaa:	d1f8      	bne.n	8007e9e <_strtol_l.isra.0+0x22>
 8007eac:	2c2d      	cmp	r4, #45	@ 0x2d
 8007eae:	d110      	bne.n	8007ed2 <_strtol_l.isra.0+0x56>
 8007eb0:	2601      	movs	r6, #1
 8007eb2:	782c      	ldrb	r4, [r5, #0]
 8007eb4:	1c95      	adds	r5, r2, #2
 8007eb6:	f033 0210 	bics.w	r2, r3, #16
 8007eba:	d115      	bne.n	8007ee8 <_strtol_l.isra.0+0x6c>
 8007ebc:	2c30      	cmp	r4, #48	@ 0x30
 8007ebe:	d10d      	bne.n	8007edc <_strtol_l.isra.0+0x60>
 8007ec0:	782a      	ldrb	r2, [r5, #0]
 8007ec2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007ec6:	2a58      	cmp	r2, #88	@ 0x58
 8007ec8:	d108      	bne.n	8007edc <_strtol_l.isra.0+0x60>
 8007eca:	786c      	ldrb	r4, [r5, #1]
 8007ecc:	3502      	adds	r5, #2
 8007ece:	2310      	movs	r3, #16
 8007ed0:	e00a      	b.n	8007ee8 <_strtol_l.isra.0+0x6c>
 8007ed2:	2c2b      	cmp	r4, #43	@ 0x2b
 8007ed4:	bf04      	itt	eq
 8007ed6:	782c      	ldrbeq	r4, [r5, #0]
 8007ed8:	1c95      	addeq	r5, r2, #2
 8007eda:	e7ec      	b.n	8007eb6 <_strtol_l.isra.0+0x3a>
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d1f6      	bne.n	8007ece <_strtol_l.isra.0+0x52>
 8007ee0:	2c30      	cmp	r4, #48	@ 0x30
 8007ee2:	bf14      	ite	ne
 8007ee4:	230a      	movne	r3, #10
 8007ee6:	2308      	moveq	r3, #8
 8007ee8:	2200      	movs	r2, #0
 8007eea:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007eee:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007ef2:	fbbc f9f3 	udiv	r9, ip, r3
 8007ef6:	4610      	mov	r0, r2
 8007ef8:	fb03 ca19 	mls	sl, r3, r9, ip
 8007efc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007f00:	2f09      	cmp	r7, #9
 8007f02:	d80f      	bhi.n	8007f24 <_strtol_l.isra.0+0xa8>
 8007f04:	463c      	mov	r4, r7
 8007f06:	42a3      	cmp	r3, r4
 8007f08:	dd1b      	ble.n	8007f42 <_strtol_l.isra.0+0xc6>
 8007f0a:	1c57      	adds	r7, r2, #1
 8007f0c:	d007      	beq.n	8007f1e <_strtol_l.isra.0+0xa2>
 8007f0e:	4581      	cmp	r9, r0
 8007f10:	d314      	bcc.n	8007f3c <_strtol_l.isra.0+0xc0>
 8007f12:	d101      	bne.n	8007f18 <_strtol_l.isra.0+0x9c>
 8007f14:	45a2      	cmp	sl, r4
 8007f16:	db11      	blt.n	8007f3c <_strtol_l.isra.0+0xc0>
 8007f18:	2201      	movs	r2, #1
 8007f1a:	fb00 4003 	mla	r0, r0, r3, r4
 8007f1e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007f22:	e7eb      	b.n	8007efc <_strtol_l.isra.0+0x80>
 8007f24:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007f28:	2f19      	cmp	r7, #25
 8007f2a:	d801      	bhi.n	8007f30 <_strtol_l.isra.0+0xb4>
 8007f2c:	3c37      	subs	r4, #55	@ 0x37
 8007f2e:	e7ea      	b.n	8007f06 <_strtol_l.isra.0+0x8a>
 8007f30:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007f34:	2f19      	cmp	r7, #25
 8007f36:	d804      	bhi.n	8007f42 <_strtol_l.isra.0+0xc6>
 8007f38:	3c57      	subs	r4, #87	@ 0x57
 8007f3a:	e7e4      	b.n	8007f06 <_strtol_l.isra.0+0x8a>
 8007f3c:	f04f 32ff 	mov.w	r2, #4294967295
 8007f40:	e7ed      	b.n	8007f1e <_strtol_l.isra.0+0xa2>
 8007f42:	1c53      	adds	r3, r2, #1
 8007f44:	d108      	bne.n	8007f58 <_strtol_l.isra.0+0xdc>
 8007f46:	2322      	movs	r3, #34	@ 0x22
 8007f48:	4660      	mov	r0, ip
 8007f4a:	f8ce 3000 	str.w	r3, [lr]
 8007f4e:	f1b8 0f00 	cmp.w	r8, #0
 8007f52:	d0a0      	beq.n	8007e96 <_strtol_l.isra.0+0x1a>
 8007f54:	1e69      	subs	r1, r5, #1
 8007f56:	e006      	b.n	8007f66 <_strtol_l.isra.0+0xea>
 8007f58:	b106      	cbz	r6, 8007f5c <_strtol_l.isra.0+0xe0>
 8007f5a:	4240      	negs	r0, r0
 8007f5c:	f1b8 0f00 	cmp.w	r8, #0
 8007f60:	d099      	beq.n	8007e96 <_strtol_l.isra.0+0x1a>
 8007f62:	2a00      	cmp	r2, #0
 8007f64:	d1f6      	bne.n	8007f54 <_strtol_l.isra.0+0xd8>
 8007f66:	f8c8 1000 	str.w	r1, [r8]
 8007f6a:	e794      	b.n	8007e96 <_strtol_l.isra.0+0x1a>
 8007f6c:	08009d11 	.word	0x08009d11

08007f70 <_strtol_r>:
 8007f70:	f7ff bf84 	b.w	8007e7c <_strtol_l.isra.0>

08007f74 <__ssputs_r>:
 8007f74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f78:	461f      	mov	r7, r3
 8007f7a:	688e      	ldr	r6, [r1, #8]
 8007f7c:	4682      	mov	sl, r0
 8007f7e:	42be      	cmp	r6, r7
 8007f80:	460c      	mov	r4, r1
 8007f82:	4690      	mov	r8, r2
 8007f84:	680b      	ldr	r3, [r1, #0]
 8007f86:	d82d      	bhi.n	8007fe4 <__ssputs_r+0x70>
 8007f88:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007f8c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007f90:	d026      	beq.n	8007fe0 <__ssputs_r+0x6c>
 8007f92:	6965      	ldr	r5, [r4, #20]
 8007f94:	6909      	ldr	r1, [r1, #16]
 8007f96:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007f9a:	eba3 0901 	sub.w	r9, r3, r1
 8007f9e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007fa2:	1c7b      	adds	r3, r7, #1
 8007fa4:	444b      	add	r3, r9
 8007fa6:	106d      	asrs	r5, r5, #1
 8007fa8:	429d      	cmp	r5, r3
 8007faa:	bf38      	it	cc
 8007fac:	461d      	movcc	r5, r3
 8007fae:	0553      	lsls	r3, r2, #21
 8007fb0:	d527      	bpl.n	8008002 <__ssputs_r+0x8e>
 8007fb2:	4629      	mov	r1, r5
 8007fb4:	f7fe fc36 	bl	8006824 <_malloc_r>
 8007fb8:	4606      	mov	r6, r0
 8007fba:	b360      	cbz	r0, 8008016 <__ssputs_r+0xa2>
 8007fbc:	464a      	mov	r2, r9
 8007fbe:	6921      	ldr	r1, [r4, #16]
 8007fc0:	f7fd fd4d 	bl	8005a5e <memcpy>
 8007fc4:	89a3      	ldrh	r3, [r4, #12]
 8007fc6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007fca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007fce:	81a3      	strh	r3, [r4, #12]
 8007fd0:	6126      	str	r6, [r4, #16]
 8007fd2:	444e      	add	r6, r9
 8007fd4:	6026      	str	r6, [r4, #0]
 8007fd6:	463e      	mov	r6, r7
 8007fd8:	6165      	str	r5, [r4, #20]
 8007fda:	eba5 0509 	sub.w	r5, r5, r9
 8007fde:	60a5      	str	r5, [r4, #8]
 8007fe0:	42be      	cmp	r6, r7
 8007fe2:	d900      	bls.n	8007fe6 <__ssputs_r+0x72>
 8007fe4:	463e      	mov	r6, r7
 8007fe6:	4632      	mov	r2, r6
 8007fe8:	4641      	mov	r1, r8
 8007fea:	6820      	ldr	r0, [r4, #0]
 8007fec:	f000 fd4d 	bl	8008a8a <memmove>
 8007ff0:	2000      	movs	r0, #0
 8007ff2:	68a3      	ldr	r3, [r4, #8]
 8007ff4:	1b9b      	subs	r3, r3, r6
 8007ff6:	60a3      	str	r3, [r4, #8]
 8007ff8:	6823      	ldr	r3, [r4, #0]
 8007ffa:	4433      	add	r3, r6
 8007ffc:	6023      	str	r3, [r4, #0]
 8007ffe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008002:	462a      	mov	r2, r5
 8008004:	f001 f901 	bl	800920a <_realloc_r>
 8008008:	4606      	mov	r6, r0
 800800a:	2800      	cmp	r0, #0
 800800c:	d1e0      	bne.n	8007fd0 <__ssputs_r+0x5c>
 800800e:	4650      	mov	r0, sl
 8008010:	6921      	ldr	r1, [r4, #16]
 8008012:	f7fe fb95 	bl	8006740 <_free_r>
 8008016:	230c      	movs	r3, #12
 8008018:	f8ca 3000 	str.w	r3, [sl]
 800801c:	89a3      	ldrh	r3, [r4, #12]
 800801e:	f04f 30ff 	mov.w	r0, #4294967295
 8008022:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008026:	81a3      	strh	r3, [r4, #12]
 8008028:	e7e9      	b.n	8007ffe <__ssputs_r+0x8a>
	...

0800802c <_svfiprintf_r>:
 800802c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008030:	4698      	mov	r8, r3
 8008032:	898b      	ldrh	r3, [r1, #12]
 8008034:	4607      	mov	r7, r0
 8008036:	061b      	lsls	r3, r3, #24
 8008038:	460d      	mov	r5, r1
 800803a:	4614      	mov	r4, r2
 800803c:	b09d      	sub	sp, #116	@ 0x74
 800803e:	d510      	bpl.n	8008062 <_svfiprintf_r+0x36>
 8008040:	690b      	ldr	r3, [r1, #16]
 8008042:	b973      	cbnz	r3, 8008062 <_svfiprintf_r+0x36>
 8008044:	2140      	movs	r1, #64	@ 0x40
 8008046:	f7fe fbed 	bl	8006824 <_malloc_r>
 800804a:	6028      	str	r0, [r5, #0]
 800804c:	6128      	str	r0, [r5, #16]
 800804e:	b930      	cbnz	r0, 800805e <_svfiprintf_r+0x32>
 8008050:	230c      	movs	r3, #12
 8008052:	603b      	str	r3, [r7, #0]
 8008054:	f04f 30ff 	mov.w	r0, #4294967295
 8008058:	b01d      	add	sp, #116	@ 0x74
 800805a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800805e:	2340      	movs	r3, #64	@ 0x40
 8008060:	616b      	str	r3, [r5, #20]
 8008062:	2300      	movs	r3, #0
 8008064:	9309      	str	r3, [sp, #36]	@ 0x24
 8008066:	2320      	movs	r3, #32
 8008068:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800806c:	2330      	movs	r3, #48	@ 0x30
 800806e:	f04f 0901 	mov.w	r9, #1
 8008072:	f8cd 800c 	str.w	r8, [sp, #12]
 8008076:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8008210 <_svfiprintf_r+0x1e4>
 800807a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800807e:	4623      	mov	r3, r4
 8008080:	469a      	mov	sl, r3
 8008082:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008086:	b10a      	cbz	r2, 800808c <_svfiprintf_r+0x60>
 8008088:	2a25      	cmp	r2, #37	@ 0x25
 800808a:	d1f9      	bne.n	8008080 <_svfiprintf_r+0x54>
 800808c:	ebba 0b04 	subs.w	fp, sl, r4
 8008090:	d00b      	beq.n	80080aa <_svfiprintf_r+0x7e>
 8008092:	465b      	mov	r3, fp
 8008094:	4622      	mov	r2, r4
 8008096:	4629      	mov	r1, r5
 8008098:	4638      	mov	r0, r7
 800809a:	f7ff ff6b 	bl	8007f74 <__ssputs_r>
 800809e:	3001      	adds	r0, #1
 80080a0:	f000 80a7 	beq.w	80081f2 <_svfiprintf_r+0x1c6>
 80080a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80080a6:	445a      	add	r2, fp
 80080a8:	9209      	str	r2, [sp, #36]	@ 0x24
 80080aa:	f89a 3000 	ldrb.w	r3, [sl]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	f000 809f 	beq.w	80081f2 <_svfiprintf_r+0x1c6>
 80080b4:	2300      	movs	r3, #0
 80080b6:	f04f 32ff 	mov.w	r2, #4294967295
 80080ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80080be:	f10a 0a01 	add.w	sl, sl, #1
 80080c2:	9304      	str	r3, [sp, #16]
 80080c4:	9307      	str	r3, [sp, #28]
 80080c6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80080ca:	931a      	str	r3, [sp, #104]	@ 0x68
 80080cc:	4654      	mov	r4, sl
 80080ce:	2205      	movs	r2, #5
 80080d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080d4:	484e      	ldr	r0, [pc, #312]	@ (8008210 <_svfiprintf_r+0x1e4>)
 80080d6:	f7fd fcb4 	bl	8005a42 <memchr>
 80080da:	9a04      	ldr	r2, [sp, #16]
 80080dc:	b9d8      	cbnz	r0, 8008116 <_svfiprintf_r+0xea>
 80080de:	06d0      	lsls	r0, r2, #27
 80080e0:	bf44      	itt	mi
 80080e2:	2320      	movmi	r3, #32
 80080e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80080e8:	0711      	lsls	r1, r2, #28
 80080ea:	bf44      	itt	mi
 80080ec:	232b      	movmi	r3, #43	@ 0x2b
 80080ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80080f2:	f89a 3000 	ldrb.w	r3, [sl]
 80080f6:	2b2a      	cmp	r3, #42	@ 0x2a
 80080f8:	d015      	beq.n	8008126 <_svfiprintf_r+0xfa>
 80080fa:	4654      	mov	r4, sl
 80080fc:	2000      	movs	r0, #0
 80080fe:	f04f 0c0a 	mov.w	ip, #10
 8008102:	9a07      	ldr	r2, [sp, #28]
 8008104:	4621      	mov	r1, r4
 8008106:	f811 3b01 	ldrb.w	r3, [r1], #1
 800810a:	3b30      	subs	r3, #48	@ 0x30
 800810c:	2b09      	cmp	r3, #9
 800810e:	d94b      	bls.n	80081a8 <_svfiprintf_r+0x17c>
 8008110:	b1b0      	cbz	r0, 8008140 <_svfiprintf_r+0x114>
 8008112:	9207      	str	r2, [sp, #28]
 8008114:	e014      	b.n	8008140 <_svfiprintf_r+0x114>
 8008116:	eba0 0308 	sub.w	r3, r0, r8
 800811a:	fa09 f303 	lsl.w	r3, r9, r3
 800811e:	4313      	orrs	r3, r2
 8008120:	46a2      	mov	sl, r4
 8008122:	9304      	str	r3, [sp, #16]
 8008124:	e7d2      	b.n	80080cc <_svfiprintf_r+0xa0>
 8008126:	9b03      	ldr	r3, [sp, #12]
 8008128:	1d19      	adds	r1, r3, #4
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	9103      	str	r1, [sp, #12]
 800812e:	2b00      	cmp	r3, #0
 8008130:	bfbb      	ittet	lt
 8008132:	425b      	neglt	r3, r3
 8008134:	f042 0202 	orrlt.w	r2, r2, #2
 8008138:	9307      	strge	r3, [sp, #28]
 800813a:	9307      	strlt	r3, [sp, #28]
 800813c:	bfb8      	it	lt
 800813e:	9204      	strlt	r2, [sp, #16]
 8008140:	7823      	ldrb	r3, [r4, #0]
 8008142:	2b2e      	cmp	r3, #46	@ 0x2e
 8008144:	d10a      	bne.n	800815c <_svfiprintf_r+0x130>
 8008146:	7863      	ldrb	r3, [r4, #1]
 8008148:	2b2a      	cmp	r3, #42	@ 0x2a
 800814a:	d132      	bne.n	80081b2 <_svfiprintf_r+0x186>
 800814c:	9b03      	ldr	r3, [sp, #12]
 800814e:	3402      	adds	r4, #2
 8008150:	1d1a      	adds	r2, r3, #4
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	9203      	str	r2, [sp, #12]
 8008156:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800815a:	9305      	str	r3, [sp, #20]
 800815c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8008214 <_svfiprintf_r+0x1e8>
 8008160:	2203      	movs	r2, #3
 8008162:	4650      	mov	r0, sl
 8008164:	7821      	ldrb	r1, [r4, #0]
 8008166:	f7fd fc6c 	bl	8005a42 <memchr>
 800816a:	b138      	cbz	r0, 800817c <_svfiprintf_r+0x150>
 800816c:	2240      	movs	r2, #64	@ 0x40
 800816e:	9b04      	ldr	r3, [sp, #16]
 8008170:	eba0 000a 	sub.w	r0, r0, sl
 8008174:	4082      	lsls	r2, r0
 8008176:	4313      	orrs	r3, r2
 8008178:	3401      	adds	r4, #1
 800817a:	9304      	str	r3, [sp, #16]
 800817c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008180:	2206      	movs	r2, #6
 8008182:	4825      	ldr	r0, [pc, #148]	@ (8008218 <_svfiprintf_r+0x1ec>)
 8008184:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008188:	f7fd fc5b 	bl	8005a42 <memchr>
 800818c:	2800      	cmp	r0, #0
 800818e:	d036      	beq.n	80081fe <_svfiprintf_r+0x1d2>
 8008190:	4b22      	ldr	r3, [pc, #136]	@ (800821c <_svfiprintf_r+0x1f0>)
 8008192:	bb1b      	cbnz	r3, 80081dc <_svfiprintf_r+0x1b0>
 8008194:	9b03      	ldr	r3, [sp, #12]
 8008196:	3307      	adds	r3, #7
 8008198:	f023 0307 	bic.w	r3, r3, #7
 800819c:	3308      	adds	r3, #8
 800819e:	9303      	str	r3, [sp, #12]
 80081a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081a2:	4433      	add	r3, r6
 80081a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80081a6:	e76a      	b.n	800807e <_svfiprintf_r+0x52>
 80081a8:	460c      	mov	r4, r1
 80081aa:	2001      	movs	r0, #1
 80081ac:	fb0c 3202 	mla	r2, ip, r2, r3
 80081b0:	e7a8      	b.n	8008104 <_svfiprintf_r+0xd8>
 80081b2:	2300      	movs	r3, #0
 80081b4:	f04f 0c0a 	mov.w	ip, #10
 80081b8:	4619      	mov	r1, r3
 80081ba:	3401      	adds	r4, #1
 80081bc:	9305      	str	r3, [sp, #20]
 80081be:	4620      	mov	r0, r4
 80081c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80081c4:	3a30      	subs	r2, #48	@ 0x30
 80081c6:	2a09      	cmp	r2, #9
 80081c8:	d903      	bls.n	80081d2 <_svfiprintf_r+0x1a6>
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d0c6      	beq.n	800815c <_svfiprintf_r+0x130>
 80081ce:	9105      	str	r1, [sp, #20]
 80081d0:	e7c4      	b.n	800815c <_svfiprintf_r+0x130>
 80081d2:	4604      	mov	r4, r0
 80081d4:	2301      	movs	r3, #1
 80081d6:	fb0c 2101 	mla	r1, ip, r1, r2
 80081da:	e7f0      	b.n	80081be <_svfiprintf_r+0x192>
 80081dc:	ab03      	add	r3, sp, #12
 80081de:	9300      	str	r3, [sp, #0]
 80081e0:	462a      	mov	r2, r5
 80081e2:	4638      	mov	r0, r7
 80081e4:	4b0e      	ldr	r3, [pc, #56]	@ (8008220 <_svfiprintf_r+0x1f4>)
 80081e6:	a904      	add	r1, sp, #16
 80081e8:	f7fc fc5a 	bl	8004aa0 <_printf_float>
 80081ec:	1c42      	adds	r2, r0, #1
 80081ee:	4606      	mov	r6, r0
 80081f0:	d1d6      	bne.n	80081a0 <_svfiprintf_r+0x174>
 80081f2:	89ab      	ldrh	r3, [r5, #12]
 80081f4:	065b      	lsls	r3, r3, #25
 80081f6:	f53f af2d 	bmi.w	8008054 <_svfiprintf_r+0x28>
 80081fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80081fc:	e72c      	b.n	8008058 <_svfiprintf_r+0x2c>
 80081fe:	ab03      	add	r3, sp, #12
 8008200:	9300      	str	r3, [sp, #0]
 8008202:	462a      	mov	r2, r5
 8008204:	4638      	mov	r0, r7
 8008206:	4b06      	ldr	r3, [pc, #24]	@ (8008220 <_svfiprintf_r+0x1f4>)
 8008208:	a904      	add	r1, sp, #16
 800820a:	f7fc fee7 	bl	8004fdc <_printf_i>
 800820e:	e7ed      	b.n	80081ec <_svfiprintf_r+0x1c0>
 8008210:	08009aed 	.word	0x08009aed
 8008214:	08009af3 	.word	0x08009af3
 8008218:	08009af7 	.word	0x08009af7
 800821c:	08004aa1 	.word	0x08004aa1
 8008220:	08007f75 	.word	0x08007f75

08008224 <_sungetc_r>:
 8008224:	b538      	push	{r3, r4, r5, lr}
 8008226:	1c4b      	adds	r3, r1, #1
 8008228:	4614      	mov	r4, r2
 800822a:	d103      	bne.n	8008234 <_sungetc_r+0x10>
 800822c:	f04f 35ff 	mov.w	r5, #4294967295
 8008230:	4628      	mov	r0, r5
 8008232:	bd38      	pop	{r3, r4, r5, pc}
 8008234:	8993      	ldrh	r3, [r2, #12]
 8008236:	b2cd      	uxtb	r5, r1
 8008238:	f023 0320 	bic.w	r3, r3, #32
 800823c:	8193      	strh	r3, [r2, #12]
 800823e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008240:	6852      	ldr	r2, [r2, #4]
 8008242:	b18b      	cbz	r3, 8008268 <_sungetc_r+0x44>
 8008244:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008246:	4293      	cmp	r3, r2
 8008248:	dd08      	ble.n	800825c <_sungetc_r+0x38>
 800824a:	6823      	ldr	r3, [r4, #0]
 800824c:	1e5a      	subs	r2, r3, #1
 800824e:	6022      	str	r2, [r4, #0]
 8008250:	f803 5c01 	strb.w	r5, [r3, #-1]
 8008254:	6863      	ldr	r3, [r4, #4]
 8008256:	3301      	adds	r3, #1
 8008258:	6063      	str	r3, [r4, #4]
 800825a:	e7e9      	b.n	8008230 <_sungetc_r+0xc>
 800825c:	4621      	mov	r1, r4
 800825e:	f000 fbdc 	bl	8008a1a <__submore>
 8008262:	2800      	cmp	r0, #0
 8008264:	d0f1      	beq.n	800824a <_sungetc_r+0x26>
 8008266:	e7e1      	b.n	800822c <_sungetc_r+0x8>
 8008268:	6921      	ldr	r1, [r4, #16]
 800826a:	6823      	ldr	r3, [r4, #0]
 800826c:	b151      	cbz	r1, 8008284 <_sungetc_r+0x60>
 800826e:	4299      	cmp	r1, r3
 8008270:	d208      	bcs.n	8008284 <_sungetc_r+0x60>
 8008272:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8008276:	42a9      	cmp	r1, r5
 8008278:	d104      	bne.n	8008284 <_sungetc_r+0x60>
 800827a:	3b01      	subs	r3, #1
 800827c:	3201      	adds	r2, #1
 800827e:	6023      	str	r3, [r4, #0]
 8008280:	6062      	str	r2, [r4, #4]
 8008282:	e7d5      	b.n	8008230 <_sungetc_r+0xc>
 8008284:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8008288:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800828c:	6363      	str	r3, [r4, #52]	@ 0x34
 800828e:	2303      	movs	r3, #3
 8008290:	63a3      	str	r3, [r4, #56]	@ 0x38
 8008292:	4623      	mov	r3, r4
 8008294:	f803 5f46 	strb.w	r5, [r3, #70]!
 8008298:	6023      	str	r3, [r4, #0]
 800829a:	2301      	movs	r3, #1
 800829c:	e7dc      	b.n	8008258 <_sungetc_r+0x34>

0800829e <__ssrefill_r>:
 800829e:	b510      	push	{r4, lr}
 80082a0:	460c      	mov	r4, r1
 80082a2:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80082a4:	b169      	cbz	r1, 80082c2 <__ssrefill_r+0x24>
 80082a6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80082aa:	4299      	cmp	r1, r3
 80082ac:	d001      	beq.n	80082b2 <__ssrefill_r+0x14>
 80082ae:	f7fe fa47 	bl	8006740 <_free_r>
 80082b2:	2000      	movs	r0, #0
 80082b4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80082b6:	6360      	str	r0, [r4, #52]	@ 0x34
 80082b8:	6063      	str	r3, [r4, #4]
 80082ba:	b113      	cbz	r3, 80082c2 <__ssrefill_r+0x24>
 80082bc:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80082be:	6023      	str	r3, [r4, #0]
 80082c0:	bd10      	pop	{r4, pc}
 80082c2:	6923      	ldr	r3, [r4, #16]
 80082c4:	f04f 30ff 	mov.w	r0, #4294967295
 80082c8:	6023      	str	r3, [r4, #0]
 80082ca:	2300      	movs	r3, #0
 80082cc:	6063      	str	r3, [r4, #4]
 80082ce:	89a3      	ldrh	r3, [r4, #12]
 80082d0:	f043 0320 	orr.w	r3, r3, #32
 80082d4:	81a3      	strh	r3, [r4, #12]
 80082d6:	e7f3      	b.n	80082c0 <__ssrefill_r+0x22>

080082d8 <__ssvfiscanf_r>:
 80082d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082dc:	460c      	mov	r4, r1
 80082de:	2100      	movs	r1, #0
 80082e0:	4606      	mov	r6, r0
 80082e2:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 80082e6:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 80082ea:	49ab      	ldr	r1, [pc, #684]	@ (8008598 <__ssvfiscanf_r+0x2c0>)
 80082ec:	f10d 0804 	add.w	r8, sp, #4
 80082f0:	91a0      	str	r1, [sp, #640]	@ 0x280
 80082f2:	49aa      	ldr	r1, [pc, #680]	@ (800859c <__ssvfiscanf_r+0x2c4>)
 80082f4:	4faa      	ldr	r7, [pc, #680]	@ (80085a0 <__ssvfiscanf_r+0x2c8>)
 80082f6:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 80082fa:	91a1      	str	r1, [sp, #644]	@ 0x284
 80082fc:	9300      	str	r3, [sp, #0]
 80082fe:	f892 9000 	ldrb.w	r9, [r2]
 8008302:	f1b9 0f00 	cmp.w	r9, #0
 8008306:	f000 8159 	beq.w	80085bc <__ssvfiscanf_r+0x2e4>
 800830a:	f817 3009 	ldrb.w	r3, [r7, r9]
 800830e:	1c55      	adds	r5, r2, #1
 8008310:	f013 0308 	ands.w	r3, r3, #8
 8008314:	d019      	beq.n	800834a <__ssvfiscanf_r+0x72>
 8008316:	6863      	ldr	r3, [r4, #4]
 8008318:	2b00      	cmp	r3, #0
 800831a:	dd0f      	ble.n	800833c <__ssvfiscanf_r+0x64>
 800831c:	6823      	ldr	r3, [r4, #0]
 800831e:	781a      	ldrb	r2, [r3, #0]
 8008320:	5cba      	ldrb	r2, [r7, r2]
 8008322:	0712      	lsls	r2, r2, #28
 8008324:	d401      	bmi.n	800832a <__ssvfiscanf_r+0x52>
 8008326:	462a      	mov	r2, r5
 8008328:	e7e9      	b.n	80082fe <__ssvfiscanf_r+0x26>
 800832a:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800832c:	3301      	adds	r3, #1
 800832e:	3201      	adds	r2, #1
 8008330:	9245      	str	r2, [sp, #276]	@ 0x114
 8008332:	6862      	ldr	r2, [r4, #4]
 8008334:	6023      	str	r3, [r4, #0]
 8008336:	3a01      	subs	r2, #1
 8008338:	6062      	str	r2, [r4, #4]
 800833a:	e7ec      	b.n	8008316 <__ssvfiscanf_r+0x3e>
 800833c:	4621      	mov	r1, r4
 800833e:	4630      	mov	r0, r6
 8008340:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008342:	4798      	blx	r3
 8008344:	2800      	cmp	r0, #0
 8008346:	d0e9      	beq.n	800831c <__ssvfiscanf_r+0x44>
 8008348:	e7ed      	b.n	8008326 <__ssvfiscanf_r+0x4e>
 800834a:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800834e:	f040 8086 	bne.w	800845e <__ssvfiscanf_r+0x186>
 8008352:	9341      	str	r3, [sp, #260]	@ 0x104
 8008354:	9343      	str	r3, [sp, #268]	@ 0x10c
 8008356:	7853      	ldrb	r3, [r2, #1]
 8008358:	2b2a      	cmp	r3, #42	@ 0x2a
 800835a:	bf04      	itt	eq
 800835c:	2310      	moveq	r3, #16
 800835e:	1c95      	addeq	r5, r2, #2
 8008360:	f04f 020a 	mov.w	r2, #10
 8008364:	bf08      	it	eq
 8008366:	9341      	streq	r3, [sp, #260]	@ 0x104
 8008368:	46aa      	mov	sl, r5
 800836a:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800836e:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8008372:	2b09      	cmp	r3, #9
 8008374:	d91e      	bls.n	80083b4 <__ssvfiscanf_r+0xdc>
 8008376:	f8df b22c 	ldr.w	fp, [pc, #556]	@ 80085a4 <__ssvfiscanf_r+0x2cc>
 800837a:	2203      	movs	r2, #3
 800837c:	4658      	mov	r0, fp
 800837e:	f7fd fb60 	bl	8005a42 <memchr>
 8008382:	b138      	cbz	r0, 8008394 <__ssvfiscanf_r+0xbc>
 8008384:	2301      	movs	r3, #1
 8008386:	4655      	mov	r5, sl
 8008388:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800838a:	eba0 000b 	sub.w	r0, r0, fp
 800838e:	4083      	lsls	r3, r0
 8008390:	4313      	orrs	r3, r2
 8008392:	9341      	str	r3, [sp, #260]	@ 0x104
 8008394:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008398:	2b78      	cmp	r3, #120	@ 0x78
 800839a:	d806      	bhi.n	80083aa <__ssvfiscanf_r+0xd2>
 800839c:	2b57      	cmp	r3, #87	@ 0x57
 800839e:	d810      	bhi.n	80083c2 <__ssvfiscanf_r+0xea>
 80083a0:	2b25      	cmp	r3, #37	@ 0x25
 80083a2:	d05c      	beq.n	800845e <__ssvfiscanf_r+0x186>
 80083a4:	d856      	bhi.n	8008454 <__ssvfiscanf_r+0x17c>
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d074      	beq.n	8008494 <__ssvfiscanf_r+0x1bc>
 80083aa:	2303      	movs	r3, #3
 80083ac:	9347      	str	r3, [sp, #284]	@ 0x11c
 80083ae:	230a      	movs	r3, #10
 80083b0:	9342      	str	r3, [sp, #264]	@ 0x108
 80083b2:	e087      	b.n	80084c4 <__ssvfiscanf_r+0x1ec>
 80083b4:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 80083b6:	4655      	mov	r5, sl
 80083b8:	fb02 1103 	mla	r1, r2, r3, r1
 80083bc:	3930      	subs	r1, #48	@ 0x30
 80083be:	9143      	str	r1, [sp, #268]	@ 0x10c
 80083c0:	e7d2      	b.n	8008368 <__ssvfiscanf_r+0x90>
 80083c2:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 80083c6:	2a20      	cmp	r2, #32
 80083c8:	d8ef      	bhi.n	80083aa <__ssvfiscanf_r+0xd2>
 80083ca:	a101      	add	r1, pc, #4	@ (adr r1, 80083d0 <__ssvfiscanf_r+0xf8>)
 80083cc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80083d0:	080084a3 	.word	0x080084a3
 80083d4:	080083ab 	.word	0x080083ab
 80083d8:	080083ab 	.word	0x080083ab
 80083dc:	080084fd 	.word	0x080084fd
 80083e0:	080083ab 	.word	0x080083ab
 80083e4:	080083ab 	.word	0x080083ab
 80083e8:	080083ab 	.word	0x080083ab
 80083ec:	080083ab 	.word	0x080083ab
 80083f0:	080083ab 	.word	0x080083ab
 80083f4:	080083ab 	.word	0x080083ab
 80083f8:	080083ab 	.word	0x080083ab
 80083fc:	08008513 	.word	0x08008513
 8008400:	080084f9 	.word	0x080084f9
 8008404:	0800845b 	.word	0x0800845b
 8008408:	0800845b 	.word	0x0800845b
 800840c:	0800845b 	.word	0x0800845b
 8008410:	080083ab 	.word	0x080083ab
 8008414:	080084b5 	.word	0x080084b5
 8008418:	080083ab 	.word	0x080083ab
 800841c:	080083ab 	.word	0x080083ab
 8008420:	080083ab 	.word	0x080083ab
 8008424:	080083ab 	.word	0x080083ab
 8008428:	08008523 	.word	0x08008523
 800842c:	080084bd 	.word	0x080084bd
 8008430:	0800849b 	.word	0x0800849b
 8008434:	080083ab 	.word	0x080083ab
 8008438:	080083ab 	.word	0x080083ab
 800843c:	0800851f 	.word	0x0800851f
 8008440:	080083ab 	.word	0x080083ab
 8008444:	080084f9 	.word	0x080084f9
 8008448:	080083ab 	.word	0x080083ab
 800844c:	080083ab 	.word	0x080083ab
 8008450:	080084a3 	.word	0x080084a3
 8008454:	3b45      	subs	r3, #69	@ 0x45
 8008456:	2b02      	cmp	r3, #2
 8008458:	d8a7      	bhi.n	80083aa <__ssvfiscanf_r+0xd2>
 800845a:	2305      	movs	r3, #5
 800845c:	e031      	b.n	80084c2 <__ssvfiscanf_r+0x1ea>
 800845e:	6863      	ldr	r3, [r4, #4]
 8008460:	2b00      	cmp	r3, #0
 8008462:	dd0d      	ble.n	8008480 <__ssvfiscanf_r+0x1a8>
 8008464:	6823      	ldr	r3, [r4, #0]
 8008466:	781a      	ldrb	r2, [r3, #0]
 8008468:	454a      	cmp	r2, r9
 800846a:	f040 80a7 	bne.w	80085bc <__ssvfiscanf_r+0x2e4>
 800846e:	3301      	adds	r3, #1
 8008470:	6862      	ldr	r2, [r4, #4]
 8008472:	6023      	str	r3, [r4, #0]
 8008474:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8008476:	3a01      	subs	r2, #1
 8008478:	3301      	adds	r3, #1
 800847a:	6062      	str	r2, [r4, #4]
 800847c:	9345      	str	r3, [sp, #276]	@ 0x114
 800847e:	e752      	b.n	8008326 <__ssvfiscanf_r+0x4e>
 8008480:	4621      	mov	r1, r4
 8008482:	4630      	mov	r0, r6
 8008484:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008486:	4798      	blx	r3
 8008488:	2800      	cmp	r0, #0
 800848a:	d0eb      	beq.n	8008464 <__ssvfiscanf_r+0x18c>
 800848c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800848e:	2800      	cmp	r0, #0
 8008490:	f040 808c 	bne.w	80085ac <__ssvfiscanf_r+0x2d4>
 8008494:	f04f 30ff 	mov.w	r0, #4294967295
 8008498:	e08c      	b.n	80085b4 <__ssvfiscanf_r+0x2dc>
 800849a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800849c:	f042 0220 	orr.w	r2, r2, #32
 80084a0:	9241      	str	r2, [sp, #260]	@ 0x104
 80084a2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80084a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80084a8:	9241      	str	r2, [sp, #260]	@ 0x104
 80084aa:	2210      	movs	r2, #16
 80084ac:	2b6e      	cmp	r3, #110	@ 0x6e
 80084ae:	9242      	str	r2, [sp, #264]	@ 0x108
 80084b0:	d902      	bls.n	80084b8 <__ssvfiscanf_r+0x1e0>
 80084b2:	e005      	b.n	80084c0 <__ssvfiscanf_r+0x1e8>
 80084b4:	2300      	movs	r3, #0
 80084b6:	9342      	str	r3, [sp, #264]	@ 0x108
 80084b8:	2303      	movs	r3, #3
 80084ba:	e002      	b.n	80084c2 <__ssvfiscanf_r+0x1ea>
 80084bc:	2308      	movs	r3, #8
 80084be:	9342      	str	r3, [sp, #264]	@ 0x108
 80084c0:	2304      	movs	r3, #4
 80084c2:	9347      	str	r3, [sp, #284]	@ 0x11c
 80084c4:	6863      	ldr	r3, [r4, #4]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	dd39      	ble.n	800853e <__ssvfiscanf_r+0x266>
 80084ca:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80084cc:	0659      	lsls	r1, r3, #25
 80084ce:	d404      	bmi.n	80084da <__ssvfiscanf_r+0x202>
 80084d0:	6823      	ldr	r3, [r4, #0]
 80084d2:	781a      	ldrb	r2, [r3, #0]
 80084d4:	5cba      	ldrb	r2, [r7, r2]
 80084d6:	0712      	lsls	r2, r2, #28
 80084d8:	d438      	bmi.n	800854c <__ssvfiscanf_r+0x274>
 80084da:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 80084dc:	2b02      	cmp	r3, #2
 80084de:	dc47      	bgt.n	8008570 <__ssvfiscanf_r+0x298>
 80084e0:	466b      	mov	r3, sp
 80084e2:	4622      	mov	r2, r4
 80084e4:	4630      	mov	r0, r6
 80084e6:	a941      	add	r1, sp, #260	@ 0x104
 80084e8:	f000 f86a 	bl	80085c0 <_scanf_chars>
 80084ec:	2801      	cmp	r0, #1
 80084ee:	d065      	beq.n	80085bc <__ssvfiscanf_r+0x2e4>
 80084f0:	2802      	cmp	r0, #2
 80084f2:	f47f af18 	bne.w	8008326 <__ssvfiscanf_r+0x4e>
 80084f6:	e7c9      	b.n	800848c <__ssvfiscanf_r+0x1b4>
 80084f8:	220a      	movs	r2, #10
 80084fa:	e7d7      	b.n	80084ac <__ssvfiscanf_r+0x1d4>
 80084fc:	4629      	mov	r1, r5
 80084fe:	4640      	mov	r0, r8
 8008500:	f000 fa52 	bl	80089a8 <__sccl>
 8008504:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8008506:	4605      	mov	r5, r0
 8008508:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800850c:	9341      	str	r3, [sp, #260]	@ 0x104
 800850e:	2301      	movs	r3, #1
 8008510:	e7d7      	b.n	80084c2 <__ssvfiscanf_r+0x1ea>
 8008512:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8008514:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008518:	9341      	str	r3, [sp, #260]	@ 0x104
 800851a:	2300      	movs	r3, #0
 800851c:	e7d1      	b.n	80084c2 <__ssvfiscanf_r+0x1ea>
 800851e:	2302      	movs	r3, #2
 8008520:	e7cf      	b.n	80084c2 <__ssvfiscanf_r+0x1ea>
 8008522:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8008524:	06c3      	lsls	r3, r0, #27
 8008526:	f53f aefe 	bmi.w	8008326 <__ssvfiscanf_r+0x4e>
 800852a:	9b00      	ldr	r3, [sp, #0]
 800852c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800852e:	1d19      	adds	r1, r3, #4
 8008530:	9100      	str	r1, [sp, #0]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	07c0      	lsls	r0, r0, #31
 8008536:	bf4c      	ite	mi
 8008538:	801a      	strhmi	r2, [r3, #0]
 800853a:	601a      	strpl	r2, [r3, #0]
 800853c:	e6f3      	b.n	8008326 <__ssvfiscanf_r+0x4e>
 800853e:	4621      	mov	r1, r4
 8008540:	4630      	mov	r0, r6
 8008542:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008544:	4798      	blx	r3
 8008546:	2800      	cmp	r0, #0
 8008548:	d0bf      	beq.n	80084ca <__ssvfiscanf_r+0x1f2>
 800854a:	e79f      	b.n	800848c <__ssvfiscanf_r+0x1b4>
 800854c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800854e:	3201      	adds	r2, #1
 8008550:	9245      	str	r2, [sp, #276]	@ 0x114
 8008552:	6862      	ldr	r2, [r4, #4]
 8008554:	3a01      	subs	r2, #1
 8008556:	2a00      	cmp	r2, #0
 8008558:	6062      	str	r2, [r4, #4]
 800855a:	dd02      	ble.n	8008562 <__ssvfiscanf_r+0x28a>
 800855c:	3301      	adds	r3, #1
 800855e:	6023      	str	r3, [r4, #0]
 8008560:	e7b6      	b.n	80084d0 <__ssvfiscanf_r+0x1f8>
 8008562:	4621      	mov	r1, r4
 8008564:	4630      	mov	r0, r6
 8008566:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008568:	4798      	blx	r3
 800856a:	2800      	cmp	r0, #0
 800856c:	d0b0      	beq.n	80084d0 <__ssvfiscanf_r+0x1f8>
 800856e:	e78d      	b.n	800848c <__ssvfiscanf_r+0x1b4>
 8008570:	2b04      	cmp	r3, #4
 8008572:	dc06      	bgt.n	8008582 <__ssvfiscanf_r+0x2aa>
 8008574:	466b      	mov	r3, sp
 8008576:	4622      	mov	r2, r4
 8008578:	4630      	mov	r0, r6
 800857a:	a941      	add	r1, sp, #260	@ 0x104
 800857c:	f000 f87a 	bl	8008674 <_scanf_i>
 8008580:	e7b4      	b.n	80084ec <__ssvfiscanf_r+0x214>
 8008582:	4b09      	ldr	r3, [pc, #36]	@ (80085a8 <__ssvfiscanf_r+0x2d0>)
 8008584:	2b00      	cmp	r3, #0
 8008586:	f43f aece 	beq.w	8008326 <__ssvfiscanf_r+0x4e>
 800858a:	466b      	mov	r3, sp
 800858c:	4622      	mov	r2, r4
 800858e:	4630      	mov	r0, r6
 8008590:	a941      	add	r1, sp, #260	@ 0x104
 8008592:	f7fc fe41 	bl	8005218 <_scanf_float>
 8008596:	e7a9      	b.n	80084ec <__ssvfiscanf_r+0x214>
 8008598:	08008225 	.word	0x08008225
 800859c:	0800829f 	.word	0x0800829f
 80085a0:	08009d11 	.word	0x08009d11
 80085a4:	08009af3 	.word	0x08009af3
 80085a8:	08005219 	.word	0x08005219
 80085ac:	89a3      	ldrh	r3, [r4, #12]
 80085ae:	065b      	lsls	r3, r3, #25
 80085b0:	f53f af70 	bmi.w	8008494 <__ssvfiscanf_r+0x1bc>
 80085b4:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 80085b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085bc:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80085be:	e7f9      	b.n	80085b4 <__ssvfiscanf_r+0x2dc>

080085c0 <_scanf_chars>:
 80085c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80085c4:	4615      	mov	r5, r2
 80085c6:	688a      	ldr	r2, [r1, #8]
 80085c8:	4680      	mov	r8, r0
 80085ca:	460c      	mov	r4, r1
 80085cc:	b932      	cbnz	r2, 80085dc <_scanf_chars+0x1c>
 80085ce:	698a      	ldr	r2, [r1, #24]
 80085d0:	2a00      	cmp	r2, #0
 80085d2:	bf14      	ite	ne
 80085d4:	f04f 32ff 	movne.w	r2, #4294967295
 80085d8:	2201      	moveq	r2, #1
 80085da:	608a      	str	r2, [r1, #8]
 80085dc:	2700      	movs	r7, #0
 80085de:	6822      	ldr	r2, [r4, #0]
 80085e0:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 8008670 <_scanf_chars+0xb0>
 80085e4:	06d1      	lsls	r1, r2, #27
 80085e6:	bf5f      	itttt	pl
 80085e8:	681a      	ldrpl	r2, [r3, #0]
 80085ea:	1d11      	addpl	r1, r2, #4
 80085ec:	6019      	strpl	r1, [r3, #0]
 80085ee:	6816      	ldrpl	r6, [r2, #0]
 80085f0:	69a0      	ldr	r0, [r4, #24]
 80085f2:	b188      	cbz	r0, 8008618 <_scanf_chars+0x58>
 80085f4:	2801      	cmp	r0, #1
 80085f6:	d107      	bne.n	8008608 <_scanf_chars+0x48>
 80085f8:	682b      	ldr	r3, [r5, #0]
 80085fa:	781a      	ldrb	r2, [r3, #0]
 80085fc:	6963      	ldr	r3, [r4, #20]
 80085fe:	5c9b      	ldrb	r3, [r3, r2]
 8008600:	b953      	cbnz	r3, 8008618 <_scanf_chars+0x58>
 8008602:	2f00      	cmp	r7, #0
 8008604:	d031      	beq.n	800866a <_scanf_chars+0xaa>
 8008606:	e022      	b.n	800864e <_scanf_chars+0x8e>
 8008608:	2802      	cmp	r0, #2
 800860a:	d120      	bne.n	800864e <_scanf_chars+0x8e>
 800860c:	682b      	ldr	r3, [r5, #0]
 800860e:	781b      	ldrb	r3, [r3, #0]
 8008610:	f819 3003 	ldrb.w	r3, [r9, r3]
 8008614:	071b      	lsls	r3, r3, #28
 8008616:	d41a      	bmi.n	800864e <_scanf_chars+0x8e>
 8008618:	6823      	ldr	r3, [r4, #0]
 800861a:	3701      	adds	r7, #1
 800861c:	06da      	lsls	r2, r3, #27
 800861e:	bf5e      	ittt	pl
 8008620:	682b      	ldrpl	r3, [r5, #0]
 8008622:	781b      	ldrbpl	r3, [r3, #0]
 8008624:	f806 3b01 	strbpl.w	r3, [r6], #1
 8008628:	682a      	ldr	r2, [r5, #0]
 800862a:	686b      	ldr	r3, [r5, #4]
 800862c:	3201      	adds	r2, #1
 800862e:	602a      	str	r2, [r5, #0]
 8008630:	68a2      	ldr	r2, [r4, #8]
 8008632:	3b01      	subs	r3, #1
 8008634:	3a01      	subs	r2, #1
 8008636:	606b      	str	r3, [r5, #4]
 8008638:	60a2      	str	r2, [r4, #8]
 800863a:	b142      	cbz	r2, 800864e <_scanf_chars+0x8e>
 800863c:	2b00      	cmp	r3, #0
 800863e:	dcd7      	bgt.n	80085f0 <_scanf_chars+0x30>
 8008640:	4629      	mov	r1, r5
 8008642:	4640      	mov	r0, r8
 8008644:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008648:	4798      	blx	r3
 800864a:	2800      	cmp	r0, #0
 800864c:	d0d0      	beq.n	80085f0 <_scanf_chars+0x30>
 800864e:	6823      	ldr	r3, [r4, #0]
 8008650:	f013 0310 	ands.w	r3, r3, #16
 8008654:	d105      	bne.n	8008662 <_scanf_chars+0xa2>
 8008656:	68e2      	ldr	r2, [r4, #12]
 8008658:	3201      	adds	r2, #1
 800865a:	60e2      	str	r2, [r4, #12]
 800865c:	69a2      	ldr	r2, [r4, #24]
 800865e:	b102      	cbz	r2, 8008662 <_scanf_chars+0xa2>
 8008660:	7033      	strb	r3, [r6, #0]
 8008662:	2000      	movs	r0, #0
 8008664:	6923      	ldr	r3, [r4, #16]
 8008666:	443b      	add	r3, r7
 8008668:	6123      	str	r3, [r4, #16]
 800866a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800866e:	bf00      	nop
 8008670:	08009d11 	.word	0x08009d11

08008674 <_scanf_i>:
 8008674:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008678:	460c      	mov	r4, r1
 800867a:	4698      	mov	r8, r3
 800867c:	4b72      	ldr	r3, [pc, #456]	@ (8008848 <_scanf_i+0x1d4>)
 800867e:	b087      	sub	sp, #28
 8008680:	4682      	mov	sl, r0
 8008682:	4616      	mov	r6, r2
 8008684:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008688:	ab03      	add	r3, sp, #12
 800868a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800868e:	4b6f      	ldr	r3, [pc, #444]	@ (800884c <_scanf_i+0x1d8>)
 8008690:	69a1      	ldr	r1, [r4, #24]
 8008692:	4a6f      	ldr	r2, [pc, #444]	@ (8008850 <_scanf_i+0x1dc>)
 8008694:	4627      	mov	r7, r4
 8008696:	2903      	cmp	r1, #3
 8008698:	bf08      	it	eq
 800869a:	461a      	moveq	r2, r3
 800869c:	68a3      	ldr	r3, [r4, #8]
 800869e:	9201      	str	r2, [sp, #4]
 80086a0:	1e5a      	subs	r2, r3, #1
 80086a2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80086a6:	bf81      	itttt	hi
 80086a8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80086ac:	eb03 0905 	addhi.w	r9, r3, r5
 80086b0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80086b4:	60a3      	strhi	r3, [r4, #8]
 80086b6:	f857 3b1c 	ldr.w	r3, [r7], #28
 80086ba:	bf98      	it	ls
 80086bc:	f04f 0900 	movls.w	r9, #0
 80086c0:	463d      	mov	r5, r7
 80086c2:	f04f 0b00 	mov.w	fp, #0
 80086c6:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 80086ca:	6023      	str	r3, [r4, #0]
 80086cc:	6831      	ldr	r1, [r6, #0]
 80086ce:	ab03      	add	r3, sp, #12
 80086d0:	2202      	movs	r2, #2
 80086d2:	7809      	ldrb	r1, [r1, #0]
 80086d4:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80086d8:	f7fd f9b3 	bl	8005a42 <memchr>
 80086dc:	b328      	cbz	r0, 800872a <_scanf_i+0xb6>
 80086de:	f1bb 0f01 	cmp.w	fp, #1
 80086e2:	d159      	bne.n	8008798 <_scanf_i+0x124>
 80086e4:	6862      	ldr	r2, [r4, #4]
 80086e6:	b92a      	cbnz	r2, 80086f4 <_scanf_i+0x80>
 80086e8:	2108      	movs	r1, #8
 80086ea:	6822      	ldr	r2, [r4, #0]
 80086ec:	6061      	str	r1, [r4, #4]
 80086ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80086f2:	6022      	str	r2, [r4, #0]
 80086f4:	6822      	ldr	r2, [r4, #0]
 80086f6:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 80086fa:	6022      	str	r2, [r4, #0]
 80086fc:	68a2      	ldr	r2, [r4, #8]
 80086fe:	1e51      	subs	r1, r2, #1
 8008700:	60a1      	str	r1, [r4, #8]
 8008702:	b192      	cbz	r2, 800872a <_scanf_i+0xb6>
 8008704:	6832      	ldr	r2, [r6, #0]
 8008706:	1c51      	adds	r1, r2, #1
 8008708:	6031      	str	r1, [r6, #0]
 800870a:	7812      	ldrb	r2, [r2, #0]
 800870c:	f805 2b01 	strb.w	r2, [r5], #1
 8008710:	6872      	ldr	r2, [r6, #4]
 8008712:	3a01      	subs	r2, #1
 8008714:	2a00      	cmp	r2, #0
 8008716:	6072      	str	r2, [r6, #4]
 8008718:	dc07      	bgt.n	800872a <_scanf_i+0xb6>
 800871a:	4631      	mov	r1, r6
 800871c:	4650      	mov	r0, sl
 800871e:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8008722:	4790      	blx	r2
 8008724:	2800      	cmp	r0, #0
 8008726:	f040 8085 	bne.w	8008834 <_scanf_i+0x1c0>
 800872a:	f10b 0b01 	add.w	fp, fp, #1
 800872e:	f1bb 0f03 	cmp.w	fp, #3
 8008732:	d1cb      	bne.n	80086cc <_scanf_i+0x58>
 8008734:	6863      	ldr	r3, [r4, #4]
 8008736:	b90b      	cbnz	r3, 800873c <_scanf_i+0xc8>
 8008738:	230a      	movs	r3, #10
 800873a:	6063      	str	r3, [r4, #4]
 800873c:	6863      	ldr	r3, [r4, #4]
 800873e:	4945      	ldr	r1, [pc, #276]	@ (8008854 <_scanf_i+0x1e0>)
 8008740:	6960      	ldr	r0, [r4, #20]
 8008742:	1ac9      	subs	r1, r1, r3
 8008744:	f000 f930 	bl	80089a8 <__sccl>
 8008748:	f04f 0b00 	mov.w	fp, #0
 800874c:	68a3      	ldr	r3, [r4, #8]
 800874e:	6822      	ldr	r2, [r4, #0]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d03d      	beq.n	80087d0 <_scanf_i+0x15c>
 8008754:	6831      	ldr	r1, [r6, #0]
 8008756:	6960      	ldr	r0, [r4, #20]
 8008758:	f891 c000 	ldrb.w	ip, [r1]
 800875c:	f810 000c 	ldrb.w	r0, [r0, ip]
 8008760:	2800      	cmp	r0, #0
 8008762:	d035      	beq.n	80087d0 <_scanf_i+0x15c>
 8008764:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8008768:	d124      	bne.n	80087b4 <_scanf_i+0x140>
 800876a:	0510      	lsls	r0, r2, #20
 800876c:	d522      	bpl.n	80087b4 <_scanf_i+0x140>
 800876e:	f10b 0b01 	add.w	fp, fp, #1
 8008772:	f1b9 0f00 	cmp.w	r9, #0
 8008776:	d003      	beq.n	8008780 <_scanf_i+0x10c>
 8008778:	3301      	adds	r3, #1
 800877a:	f109 39ff 	add.w	r9, r9, #4294967295
 800877e:	60a3      	str	r3, [r4, #8]
 8008780:	6873      	ldr	r3, [r6, #4]
 8008782:	3b01      	subs	r3, #1
 8008784:	2b00      	cmp	r3, #0
 8008786:	6073      	str	r3, [r6, #4]
 8008788:	dd1b      	ble.n	80087c2 <_scanf_i+0x14e>
 800878a:	6833      	ldr	r3, [r6, #0]
 800878c:	3301      	adds	r3, #1
 800878e:	6033      	str	r3, [r6, #0]
 8008790:	68a3      	ldr	r3, [r4, #8]
 8008792:	3b01      	subs	r3, #1
 8008794:	60a3      	str	r3, [r4, #8]
 8008796:	e7d9      	b.n	800874c <_scanf_i+0xd8>
 8008798:	f1bb 0f02 	cmp.w	fp, #2
 800879c:	d1ae      	bne.n	80086fc <_scanf_i+0x88>
 800879e:	6822      	ldr	r2, [r4, #0]
 80087a0:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 80087a4:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80087a8:	d1c4      	bne.n	8008734 <_scanf_i+0xc0>
 80087aa:	2110      	movs	r1, #16
 80087ac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80087b0:	6061      	str	r1, [r4, #4]
 80087b2:	e7a2      	b.n	80086fa <_scanf_i+0x86>
 80087b4:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 80087b8:	6022      	str	r2, [r4, #0]
 80087ba:	780b      	ldrb	r3, [r1, #0]
 80087bc:	f805 3b01 	strb.w	r3, [r5], #1
 80087c0:	e7de      	b.n	8008780 <_scanf_i+0x10c>
 80087c2:	4631      	mov	r1, r6
 80087c4:	4650      	mov	r0, sl
 80087c6:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80087ca:	4798      	blx	r3
 80087cc:	2800      	cmp	r0, #0
 80087ce:	d0df      	beq.n	8008790 <_scanf_i+0x11c>
 80087d0:	6823      	ldr	r3, [r4, #0]
 80087d2:	05d9      	lsls	r1, r3, #23
 80087d4:	d50d      	bpl.n	80087f2 <_scanf_i+0x17e>
 80087d6:	42bd      	cmp	r5, r7
 80087d8:	d909      	bls.n	80087ee <_scanf_i+0x17a>
 80087da:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80087de:	4632      	mov	r2, r6
 80087e0:	4650      	mov	r0, sl
 80087e2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80087e6:	f105 39ff 	add.w	r9, r5, #4294967295
 80087ea:	4798      	blx	r3
 80087ec:	464d      	mov	r5, r9
 80087ee:	42bd      	cmp	r5, r7
 80087f0:	d028      	beq.n	8008844 <_scanf_i+0x1d0>
 80087f2:	6822      	ldr	r2, [r4, #0]
 80087f4:	f012 0210 	ands.w	r2, r2, #16
 80087f8:	d113      	bne.n	8008822 <_scanf_i+0x1ae>
 80087fa:	702a      	strb	r2, [r5, #0]
 80087fc:	4639      	mov	r1, r7
 80087fe:	6863      	ldr	r3, [r4, #4]
 8008800:	4650      	mov	r0, sl
 8008802:	9e01      	ldr	r6, [sp, #4]
 8008804:	47b0      	blx	r6
 8008806:	f8d8 3000 	ldr.w	r3, [r8]
 800880a:	6821      	ldr	r1, [r4, #0]
 800880c:	1d1a      	adds	r2, r3, #4
 800880e:	f8c8 2000 	str.w	r2, [r8]
 8008812:	f011 0f20 	tst.w	r1, #32
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	d00f      	beq.n	800883a <_scanf_i+0x1c6>
 800881a:	6018      	str	r0, [r3, #0]
 800881c:	68e3      	ldr	r3, [r4, #12]
 800881e:	3301      	adds	r3, #1
 8008820:	60e3      	str	r3, [r4, #12]
 8008822:	2000      	movs	r0, #0
 8008824:	6923      	ldr	r3, [r4, #16]
 8008826:	1bed      	subs	r5, r5, r7
 8008828:	445d      	add	r5, fp
 800882a:	442b      	add	r3, r5
 800882c:	6123      	str	r3, [r4, #16]
 800882e:	b007      	add	sp, #28
 8008830:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008834:	f04f 0b00 	mov.w	fp, #0
 8008838:	e7ca      	b.n	80087d0 <_scanf_i+0x15c>
 800883a:	07ca      	lsls	r2, r1, #31
 800883c:	bf4c      	ite	mi
 800883e:	8018      	strhmi	r0, [r3, #0]
 8008840:	6018      	strpl	r0, [r3, #0]
 8008842:	e7eb      	b.n	800881c <_scanf_i+0x1a8>
 8008844:	2001      	movs	r0, #1
 8008846:	e7f2      	b.n	800882e <_scanf_i+0x1ba>
 8008848:	080099a0 	.word	0x080099a0
 800884c:	08007f71 	.word	0x08007f71
 8008850:	08009345 	.word	0x08009345
 8008854:	08009b0e 	.word	0x08009b0e

08008858 <__sflush_r>:
 8008858:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800885c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800885e:	0716      	lsls	r6, r2, #28
 8008860:	4605      	mov	r5, r0
 8008862:	460c      	mov	r4, r1
 8008864:	d454      	bmi.n	8008910 <__sflush_r+0xb8>
 8008866:	684b      	ldr	r3, [r1, #4]
 8008868:	2b00      	cmp	r3, #0
 800886a:	dc02      	bgt.n	8008872 <__sflush_r+0x1a>
 800886c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800886e:	2b00      	cmp	r3, #0
 8008870:	dd48      	ble.n	8008904 <__sflush_r+0xac>
 8008872:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008874:	2e00      	cmp	r6, #0
 8008876:	d045      	beq.n	8008904 <__sflush_r+0xac>
 8008878:	2300      	movs	r3, #0
 800887a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800887e:	682f      	ldr	r7, [r5, #0]
 8008880:	6a21      	ldr	r1, [r4, #32]
 8008882:	602b      	str	r3, [r5, #0]
 8008884:	d030      	beq.n	80088e8 <__sflush_r+0x90>
 8008886:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008888:	89a3      	ldrh	r3, [r4, #12]
 800888a:	0759      	lsls	r1, r3, #29
 800888c:	d505      	bpl.n	800889a <__sflush_r+0x42>
 800888e:	6863      	ldr	r3, [r4, #4]
 8008890:	1ad2      	subs	r2, r2, r3
 8008892:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008894:	b10b      	cbz	r3, 800889a <__sflush_r+0x42>
 8008896:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008898:	1ad2      	subs	r2, r2, r3
 800889a:	2300      	movs	r3, #0
 800889c:	4628      	mov	r0, r5
 800889e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80088a0:	6a21      	ldr	r1, [r4, #32]
 80088a2:	47b0      	blx	r6
 80088a4:	1c43      	adds	r3, r0, #1
 80088a6:	89a3      	ldrh	r3, [r4, #12]
 80088a8:	d106      	bne.n	80088b8 <__sflush_r+0x60>
 80088aa:	6829      	ldr	r1, [r5, #0]
 80088ac:	291d      	cmp	r1, #29
 80088ae:	d82b      	bhi.n	8008908 <__sflush_r+0xb0>
 80088b0:	4a28      	ldr	r2, [pc, #160]	@ (8008954 <__sflush_r+0xfc>)
 80088b2:	40ca      	lsrs	r2, r1
 80088b4:	07d6      	lsls	r6, r2, #31
 80088b6:	d527      	bpl.n	8008908 <__sflush_r+0xb0>
 80088b8:	2200      	movs	r2, #0
 80088ba:	6062      	str	r2, [r4, #4]
 80088bc:	6922      	ldr	r2, [r4, #16]
 80088be:	04d9      	lsls	r1, r3, #19
 80088c0:	6022      	str	r2, [r4, #0]
 80088c2:	d504      	bpl.n	80088ce <__sflush_r+0x76>
 80088c4:	1c42      	adds	r2, r0, #1
 80088c6:	d101      	bne.n	80088cc <__sflush_r+0x74>
 80088c8:	682b      	ldr	r3, [r5, #0]
 80088ca:	b903      	cbnz	r3, 80088ce <__sflush_r+0x76>
 80088cc:	6560      	str	r0, [r4, #84]	@ 0x54
 80088ce:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80088d0:	602f      	str	r7, [r5, #0]
 80088d2:	b1b9      	cbz	r1, 8008904 <__sflush_r+0xac>
 80088d4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80088d8:	4299      	cmp	r1, r3
 80088da:	d002      	beq.n	80088e2 <__sflush_r+0x8a>
 80088dc:	4628      	mov	r0, r5
 80088de:	f7fd ff2f 	bl	8006740 <_free_r>
 80088e2:	2300      	movs	r3, #0
 80088e4:	6363      	str	r3, [r4, #52]	@ 0x34
 80088e6:	e00d      	b.n	8008904 <__sflush_r+0xac>
 80088e8:	2301      	movs	r3, #1
 80088ea:	4628      	mov	r0, r5
 80088ec:	47b0      	blx	r6
 80088ee:	4602      	mov	r2, r0
 80088f0:	1c50      	adds	r0, r2, #1
 80088f2:	d1c9      	bne.n	8008888 <__sflush_r+0x30>
 80088f4:	682b      	ldr	r3, [r5, #0]
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d0c6      	beq.n	8008888 <__sflush_r+0x30>
 80088fa:	2b1d      	cmp	r3, #29
 80088fc:	d001      	beq.n	8008902 <__sflush_r+0xaa>
 80088fe:	2b16      	cmp	r3, #22
 8008900:	d11d      	bne.n	800893e <__sflush_r+0xe6>
 8008902:	602f      	str	r7, [r5, #0]
 8008904:	2000      	movs	r0, #0
 8008906:	e021      	b.n	800894c <__sflush_r+0xf4>
 8008908:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800890c:	b21b      	sxth	r3, r3
 800890e:	e01a      	b.n	8008946 <__sflush_r+0xee>
 8008910:	690f      	ldr	r7, [r1, #16]
 8008912:	2f00      	cmp	r7, #0
 8008914:	d0f6      	beq.n	8008904 <__sflush_r+0xac>
 8008916:	0793      	lsls	r3, r2, #30
 8008918:	bf18      	it	ne
 800891a:	2300      	movne	r3, #0
 800891c:	680e      	ldr	r6, [r1, #0]
 800891e:	bf08      	it	eq
 8008920:	694b      	ldreq	r3, [r1, #20]
 8008922:	1bf6      	subs	r6, r6, r7
 8008924:	600f      	str	r7, [r1, #0]
 8008926:	608b      	str	r3, [r1, #8]
 8008928:	2e00      	cmp	r6, #0
 800892a:	ddeb      	ble.n	8008904 <__sflush_r+0xac>
 800892c:	4633      	mov	r3, r6
 800892e:	463a      	mov	r2, r7
 8008930:	4628      	mov	r0, r5
 8008932:	6a21      	ldr	r1, [r4, #32]
 8008934:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8008938:	47e0      	blx	ip
 800893a:	2800      	cmp	r0, #0
 800893c:	dc07      	bgt.n	800894e <__sflush_r+0xf6>
 800893e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008942:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008946:	f04f 30ff 	mov.w	r0, #4294967295
 800894a:	81a3      	strh	r3, [r4, #12]
 800894c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800894e:	4407      	add	r7, r0
 8008950:	1a36      	subs	r6, r6, r0
 8008952:	e7e9      	b.n	8008928 <__sflush_r+0xd0>
 8008954:	20400001 	.word	0x20400001

08008958 <_fflush_r>:
 8008958:	b538      	push	{r3, r4, r5, lr}
 800895a:	690b      	ldr	r3, [r1, #16]
 800895c:	4605      	mov	r5, r0
 800895e:	460c      	mov	r4, r1
 8008960:	b913      	cbnz	r3, 8008968 <_fflush_r+0x10>
 8008962:	2500      	movs	r5, #0
 8008964:	4628      	mov	r0, r5
 8008966:	bd38      	pop	{r3, r4, r5, pc}
 8008968:	b118      	cbz	r0, 8008972 <_fflush_r+0x1a>
 800896a:	6a03      	ldr	r3, [r0, #32]
 800896c:	b90b      	cbnz	r3, 8008972 <_fflush_r+0x1a>
 800896e:	f7fc fee9 	bl	8005744 <__sinit>
 8008972:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008976:	2b00      	cmp	r3, #0
 8008978:	d0f3      	beq.n	8008962 <_fflush_r+0xa>
 800897a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800897c:	07d0      	lsls	r0, r2, #31
 800897e:	d404      	bmi.n	800898a <_fflush_r+0x32>
 8008980:	0599      	lsls	r1, r3, #22
 8008982:	d402      	bmi.n	800898a <_fflush_r+0x32>
 8008984:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008986:	f7fd f85a 	bl	8005a3e <__retarget_lock_acquire_recursive>
 800898a:	4628      	mov	r0, r5
 800898c:	4621      	mov	r1, r4
 800898e:	f7ff ff63 	bl	8008858 <__sflush_r>
 8008992:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008994:	4605      	mov	r5, r0
 8008996:	07da      	lsls	r2, r3, #31
 8008998:	d4e4      	bmi.n	8008964 <_fflush_r+0xc>
 800899a:	89a3      	ldrh	r3, [r4, #12]
 800899c:	059b      	lsls	r3, r3, #22
 800899e:	d4e1      	bmi.n	8008964 <_fflush_r+0xc>
 80089a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80089a2:	f7fd f84d 	bl	8005a40 <__retarget_lock_release_recursive>
 80089a6:	e7dd      	b.n	8008964 <_fflush_r+0xc>

080089a8 <__sccl>:
 80089a8:	b570      	push	{r4, r5, r6, lr}
 80089aa:	780b      	ldrb	r3, [r1, #0]
 80089ac:	4604      	mov	r4, r0
 80089ae:	2b5e      	cmp	r3, #94	@ 0x5e
 80089b0:	bf0b      	itete	eq
 80089b2:	784b      	ldrbeq	r3, [r1, #1]
 80089b4:	1c4a      	addne	r2, r1, #1
 80089b6:	1c8a      	addeq	r2, r1, #2
 80089b8:	2100      	movne	r1, #0
 80089ba:	bf08      	it	eq
 80089bc:	2101      	moveq	r1, #1
 80089be:	3801      	subs	r0, #1
 80089c0:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 80089c4:	f800 1f01 	strb.w	r1, [r0, #1]!
 80089c8:	42a8      	cmp	r0, r5
 80089ca:	d1fb      	bne.n	80089c4 <__sccl+0x1c>
 80089cc:	b90b      	cbnz	r3, 80089d2 <__sccl+0x2a>
 80089ce:	1e50      	subs	r0, r2, #1
 80089d0:	bd70      	pop	{r4, r5, r6, pc}
 80089d2:	f081 0101 	eor.w	r1, r1, #1
 80089d6:	4610      	mov	r0, r2
 80089d8:	54e1      	strb	r1, [r4, r3]
 80089da:	4602      	mov	r2, r0
 80089dc:	f812 5b01 	ldrb.w	r5, [r2], #1
 80089e0:	2d2d      	cmp	r5, #45	@ 0x2d
 80089e2:	d005      	beq.n	80089f0 <__sccl+0x48>
 80089e4:	2d5d      	cmp	r5, #93	@ 0x5d
 80089e6:	d016      	beq.n	8008a16 <__sccl+0x6e>
 80089e8:	2d00      	cmp	r5, #0
 80089ea:	d0f1      	beq.n	80089d0 <__sccl+0x28>
 80089ec:	462b      	mov	r3, r5
 80089ee:	e7f2      	b.n	80089d6 <__sccl+0x2e>
 80089f0:	7846      	ldrb	r6, [r0, #1]
 80089f2:	2e5d      	cmp	r6, #93	@ 0x5d
 80089f4:	d0fa      	beq.n	80089ec <__sccl+0x44>
 80089f6:	42b3      	cmp	r3, r6
 80089f8:	dcf8      	bgt.n	80089ec <__sccl+0x44>
 80089fa:	461a      	mov	r2, r3
 80089fc:	3002      	adds	r0, #2
 80089fe:	3201      	adds	r2, #1
 8008a00:	4296      	cmp	r6, r2
 8008a02:	54a1      	strb	r1, [r4, r2]
 8008a04:	dcfb      	bgt.n	80089fe <__sccl+0x56>
 8008a06:	1af2      	subs	r2, r6, r3
 8008a08:	3a01      	subs	r2, #1
 8008a0a:	42b3      	cmp	r3, r6
 8008a0c:	bfa8      	it	ge
 8008a0e:	2200      	movge	r2, #0
 8008a10:	1c5d      	adds	r5, r3, #1
 8008a12:	18ab      	adds	r3, r5, r2
 8008a14:	e7e1      	b.n	80089da <__sccl+0x32>
 8008a16:	4610      	mov	r0, r2
 8008a18:	e7da      	b.n	80089d0 <__sccl+0x28>

08008a1a <__submore>:
 8008a1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a1e:	460c      	mov	r4, r1
 8008a20:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8008a22:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008a26:	4299      	cmp	r1, r3
 8008a28:	d11b      	bne.n	8008a62 <__submore+0x48>
 8008a2a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8008a2e:	f7fd fef9 	bl	8006824 <_malloc_r>
 8008a32:	b918      	cbnz	r0, 8008a3c <__submore+0x22>
 8008a34:	f04f 30ff 	mov.w	r0, #4294967295
 8008a38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a3c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008a40:	63a3      	str	r3, [r4, #56]	@ 0x38
 8008a42:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8008a46:	6360      	str	r0, [r4, #52]	@ 0x34
 8008a48:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8008a4c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8008a50:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8008a54:	7043      	strb	r3, [r0, #1]
 8008a56:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8008a5a:	7003      	strb	r3, [r0, #0]
 8008a5c:	6020      	str	r0, [r4, #0]
 8008a5e:	2000      	movs	r0, #0
 8008a60:	e7ea      	b.n	8008a38 <__submore+0x1e>
 8008a62:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8008a64:	0077      	lsls	r7, r6, #1
 8008a66:	463a      	mov	r2, r7
 8008a68:	f000 fbcf 	bl	800920a <_realloc_r>
 8008a6c:	4605      	mov	r5, r0
 8008a6e:	2800      	cmp	r0, #0
 8008a70:	d0e0      	beq.n	8008a34 <__submore+0x1a>
 8008a72:	eb00 0806 	add.w	r8, r0, r6
 8008a76:	4601      	mov	r1, r0
 8008a78:	4632      	mov	r2, r6
 8008a7a:	4640      	mov	r0, r8
 8008a7c:	f7fc ffef 	bl	8005a5e <memcpy>
 8008a80:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8008a84:	f8c4 8000 	str.w	r8, [r4]
 8008a88:	e7e9      	b.n	8008a5e <__submore+0x44>

08008a8a <memmove>:
 8008a8a:	4288      	cmp	r0, r1
 8008a8c:	b510      	push	{r4, lr}
 8008a8e:	eb01 0402 	add.w	r4, r1, r2
 8008a92:	d902      	bls.n	8008a9a <memmove+0x10>
 8008a94:	4284      	cmp	r4, r0
 8008a96:	4623      	mov	r3, r4
 8008a98:	d807      	bhi.n	8008aaa <memmove+0x20>
 8008a9a:	1e43      	subs	r3, r0, #1
 8008a9c:	42a1      	cmp	r1, r4
 8008a9e:	d008      	beq.n	8008ab2 <memmove+0x28>
 8008aa0:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008aa4:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008aa8:	e7f8      	b.n	8008a9c <memmove+0x12>
 8008aaa:	4601      	mov	r1, r0
 8008aac:	4402      	add	r2, r0
 8008aae:	428a      	cmp	r2, r1
 8008ab0:	d100      	bne.n	8008ab4 <memmove+0x2a>
 8008ab2:	bd10      	pop	{r4, pc}
 8008ab4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008ab8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008abc:	e7f7      	b.n	8008aae <memmove+0x24>

08008abe <strncmp>:
 8008abe:	b510      	push	{r4, lr}
 8008ac0:	b16a      	cbz	r2, 8008ade <strncmp+0x20>
 8008ac2:	3901      	subs	r1, #1
 8008ac4:	1884      	adds	r4, r0, r2
 8008ac6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008aca:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008ace:	429a      	cmp	r2, r3
 8008ad0:	d103      	bne.n	8008ada <strncmp+0x1c>
 8008ad2:	42a0      	cmp	r0, r4
 8008ad4:	d001      	beq.n	8008ada <strncmp+0x1c>
 8008ad6:	2a00      	cmp	r2, #0
 8008ad8:	d1f5      	bne.n	8008ac6 <strncmp+0x8>
 8008ada:	1ad0      	subs	r0, r2, r3
 8008adc:	bd10      	pop	{r4, pc}
 8008ade:	4610      	mov	r0, r2
 8008ae0:	e7fc      	b.n	8008adc <strncmp+0x1e>
	...

08008ae4 <_sbrk_r>:
 8008ae4:	b538      	push	{r3, r4, r5, lr}
 8008ae6:	2300      	movs	r3, #0
 8008ae8:	4d05      	ldr	r5, [pc, #20]	@ (8008b00 <_sbrk_r+0x1c>)
 8008aea:	4604      	mov	r4, r0
 8008aec:	4608      	mov	r0, r1
 8008aee:	602b      	str	r3, [r5, #0]
 8008af0:	f7fa f81e 	bl	8002b30 <_sbrk>
 8008af4:	1c43      	adds	r3, r0, #1
 8008af6:	d102      	bne.n	8008afe <_sbrk_r+0x1a>
 8008af8:	682b      	ldr	r3, [r5, #0]
 8008afa:	b103      	cbz	r3, 8008afe <_sbrk_r+0x1a>
 8008afc:	6023      	str	r3, [r4, #0]
 8008afe:	bd38      	pop	{r3, r4, r5, pc}
 8008b00:	200006f4 	.word	0x200006f4

08008b04 <nan>:
 8008b04:	2000      	movs	r0, #0
 8008b06:	4901      	ldr	r1, [pc, #4]	@ (8008b0c <nan+0x8>)
 8008b08:	4770      	bx	lr
 8008b0a:	bf00      	nop
 8008b0c:	7ff80000 	.word	0x7ff80000

08008b10 <__assert_func>:
 8008b10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008b12:	4614      	mov	r4, r2
 8008b14:	461a      	mov	r2, r3
 8008b16:	4b09      	ldr	r3, [pc, #36]	@ (8008b3c <__assert_func+0x2c>)
 8008b18:	4605      	mov	r5, r0
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	68d8      	ldr	r0, [r3, #12]
 8008b1e:	b14c      	cbz	r4, 8008b34 <__assert_func+0x24>
 8008b20:	4b07      	ldr	r3, [pc, #28]	@ (8008b40 <__assert_func+0x30>)
 8008b22:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008b26:	9100      	str	r1, [sp, #0]
 8008b28:	462b      	mov	r3, r5
 8008b2a:	4906      	ldr	r1, [pc, #24]	@ (8008b44 <__assert_func+0x34>)
 8008b2c:	f000 fc1a 	bl	8009364 <fiprintf>
 8008b30:	f000 fc2a 	bl	8009388 <abort>
 8008b34:	4b04      	ldr	r3, [pc, #16]	@ (8008b48 <__assert_func+0x38>)
 8008b36:	461c      	mov	r4, r3
 8008b38:	e7f3      	b.n	8008b22 <__assert_func+0x12>
 8008b3a:	bf00      	nop
 8008b3c:	20000034 	.word	0x20000034
 8008b40:	08009b21 	.word	0x08009b21
 8008b44:	08009b2e 	.word	0x08009b2e
 8008b48:	08009b5c 	.word	0x08009b5c

08008b4c <_calloc_r>:
 8008b4c:	b570      	push	{r4, r5, r6, lr}
 8008b4e:	fba1 5402 	umull	r5, r4, r1, r2
 8008b52:	b934      	cbnz	r4, 8008b62 <_calloc_r+0x16>
 8008b54:	4629      	mov	r1, r5
 8008b56:	f7fd fe65 	bl	8006824 <_malloc_r>
 8008b5a:	4606      	mov	r6, r0
 8008b5c:	b928      	cbnz	r0, 8008b6a <_calloc_r+0x1e>
 8008b5e:	4630      	mov	r0, r6
 8008b60:	bd70      	pop	{r4, r5, r6, pc}
 8008b62:	220c      	movs	r2, #12
 8008b64:	2600      	movs	r6, #0
 8008b66:	6002      	str	r2, [r0, #0]
 8008b68:	e7f9      	b.n	8008b5e <_calloc_r+0x12>
 8008b6a:	462a      	mov	r2, r5
 8008b6c:	4621      	mov	r1, r4
 8008b6e:	f7fc fee8 	bl	8005942 <memset>
 8008b72:	e7f4      	b.n	8008b5e <_calloc_r+0x12>

08008b74 <rshift>:
 8008b74:	6903      	ldr	r3, [r0, #16]
 8008b76:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008b7a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008b7e:	f100 0414 	add.w	r4, r0, #20
 8008b82:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008b86:	dd46      	ble.n	8008c16 <rshift+0xa2>
 8008b88:	f011 011f 	ands.w	r1, r1, #31
 8008b8c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008b90:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008b94:	d10c      	bne.n	8008bb0 <rshift+0x3c>
 8008b96:	4629      	mov	r1, r5
 8008b98:	f100 0710 	add.w	r7, r0, #16
 8008b9c:	42b1      	cmp	r1, r6
 8008b9e:	d335      	bcc.n	8008c0c <rshift+0x98>
 8008ba0:	1a9b      	subs	r3, r3, r2
 8008ba2:	009b      	lsls	r3, r3, #2
 8008ba4:	1eea      	subs	r2, r5, #3
 8008ba6:	4296      	cmp	r6, r2
 8008ba8:	bf38      	it	cc
 8008baa:	2300      	movcc	r3, #0
 8008bac:	4423      	add	r3, r4
 8008bae:	e015      	b.n	8008bdc <rshift+0x68>
 8008bb0:	46a1      	mov	r9, r4
 8008bb2:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008bb6:	f1c1 0820 	rsb	r8, r1, #32
 8008bba:	40cf      	lsrs	r7, r1
 8008bbc:	f105 0e04 	add.w	lr, r5, #4
 8008bc0:	4576      	cmp	r6, lr
 8008bc2:	46f4      	mov	ip, lr
 8008bc4:	d816      	bhi.n	8008bf4 <rshift+0x80>
 8008bc6:	1a9a      	subs	r2, r3, r2
 8008bc8:	0092      	lsls	r2, r2, #2
 8008bca:	3a04      	subs	r2, #4
 8008bcc:	3501      	adds	r5, #1
 8008bce:	42ae      	cmp	r6, r5
 8008bd0:	bf38      	it	cc
 8008bd2:	2200      	movcc	r2, #0
 8008bd4:	18a3      	adds	r3, r4, r2
 8008bd6:	50a7      	str	r7, [r4, r2]
 8008bd8:	b107      	cbz	r7, 8008bdc <rshift+0x68>
 8008bda:	3304      	adds	r3, #4
 8008bdc:	42a3      	cmp	r3, r4
 8008bde:	eba3 0204 	sub.w	r2, r3, r4
 8008be2:	bf08      	it	eq
 8008be4:	2300      	moveq	r3, #0
 8008be6:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008bea:	6102      	str	r2, [r0, #16]
 8008bec:	bf08      	it	eq
 8008bee:	6143      	streq	r3, [r0, #20]
 8008bf0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008bf4:	f8dc c000 	ldr.w	ip, [ip]
 8008bf8:	fa0c fc08 	lsl.w	ip, ip, r8
 8008bfc:	ea4c 0707 	orr.w	r7, ip, r7
 8008c00:	f849 7b04 	str.w	r7, [r9], #4
 8008c04:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008c08:	40cf      	lsrs	r7, r1
 8008c0a:	e7d9      	b.n	8008bc0 <rshift+0x4c>
 8008c0c:	f851 cb04 	ldr.w	ip, [r1], #4
 8008c10:	f847 cf04 	str.w	ip, [r7, #4]!
 8008c14:	e7c2      	b.n	8008b9c <rshift+0x28>
 8008c16:	4623      	mov	r3, r4
 8008c18:	e7e0      	b.n	8008bdc <rshift+0x68>

08008c1a <__hexdig_fun>:
 8008c1a:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8008c1e:	2b09      	cmp	r3, #9
 8008c20:	d802      	bhi.n	8008c28 <__hexdig_fun+0xe>
 8008c22:	3820      	subs	r0, #32
 8008c24:	b2c0      	uxtb	r0, r0
 8008c26:	4770      	bx	lr
 8008c28:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8008c2c:	2b05      	cmp	r3, #5
 8008c2e:	d801      	bhi.n	8008c34 <__hexdig_fun+0x1a>
 8008c30:	3847      	subs	r0, #71	@ 0x47
 8008c32:	e7f7      	b.n	8008c24 <__hexdig_fun+0xa>
 8008c34:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8008c38:	2b05      	cmp	r3, #5
 8008c3a:	d801      	bhi.n	8008c40 <__hexdig_fun+0x26>
 8008c3c:	3827      	subs	r0, #39	@ 0x27
 8008c3e:	e7f1      	b.n	8008c24 <__hexdig_fun+0xa>
 8008c40:	2000      	movs	r0, #0
 8008c42:	4770      	bx	lr

08008c44 <__gethex>:
 8008c44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c48:	468a      	mov	sl, r1
 8008c4a:	4690      	mov	r8, r2
 8008c4c:	b085      	sub	sp, #20
 8008c4e:	9302      	str	r3, [sp, #8]
 8008c50:	680b      	ldr	r3, [r1, #0]
 8008c52:	9001      	str	r0, [sp, #4]
 8008c54:	1c9c      	adds	r4, r3, #2
 8008c56:	46a1      	mov	r9, r4
 8008c58:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008c5c:	2830      	cmp	r0, #48	@ 0x30
 8008c5e:	d0fa      	beq.n	8008c56 <__gethex+0x12>
 8008c60:	eba9 0303 	sub.w	r3, r9, r3
 8008c64:	f1a3 0b02 	sub.w	fp, r3, #2
 8008c68:	f7ff ffd7 	bl	8008c1a <__hexdig_fun>
 8008c6c:	4605      	mov	r5, r0
 8008c6e:	2800      	cmp	r0, #0
 8008c70:	d168      	bne.n	8008d44 <__gethex+0x100>
 8008c72:	2201      	movs	r2, #1
 8008c74:	4648      	mov	r0, r9
 8008c76:	499f      	ldr	r1, [pc, #636]	@ (8008ef4 <__gethex+0x2b0>)
 8008c78:	f7ff ff21 	bl	8008abe <strncmp>
 8008c7c:	4607      	mov	r7, r0
 8008c7e:	2800      	cmp	r0, #0
 8008c80:	d167      	bne.n	8008d52 <__gethex+0x10e>
 8008c82:	f899 0001 	ldrb.w	r0, [r9, #1]
 8008c86:	4626      	mov	r6, r4
 8008c88:	f7ff ffc7 	bl	8008c1a <__hexdig_fun>
 8008c8c:	2800      	cmp	r0, #0
 8008c8e:	d062      	beq.n	8008d56 <__gethex+0x112>
 8008c90:	4623      	mov	r3, r4
 8008c92:	7818      	ldrb	r0, [r3, #0]
 8008c94:	4699      	mov	r9, r3
 8008c96:	2830      	cmp	r0, #48	@ 0x30
 8008c98:	f103 0301 	add.w	r3, r3, #1
 8008c9c:	d0f9      	beq.n	8008c92 <__gethex+0x4e>
 8008c9e:	f7ff ffbc 	bl	8008c1a <__hexdig_fun>
 8008ca2:	fab0 f580 	clz	r5, r0
 8008ca6:	f04f 0b01 	mov.w	fp, #1
 8008caa:	096d      	lsrs	r5, r5, #5
 8008cac:	464a      	mov	r2, r9
 8008cae:	4616      	mov	r6, r2
 8008cb0:	7830      	ldrb	r0, [r6, #0]
 8008cb2:	3201      	adds	r2, #1
 8008cb4:	f7ff ffb1 	bl	8008c1a <__hexdig_fun>
 8008cb8:	2800      	cmp	r0, #0
 8008cba:	d1f8      	bne.n	8008cae <__gethex+0x6a>
 8008cbc:	2201      	movs	r2, #1
 8008cbe:	4630      	mov	r0, r6
 8008cc0:	498c      	ldr	r1, [pc, #560]	@ (8008ef4 <__gethex+0x2b0>)
 8008cc2:	f7ff fefc 	bl	8008abe <strncmp>
 8008cc6:	2800      	cmp	r0, #0
 8008cc8:	d13f      	bne.n	8008d4a <__gethex+0x106>
 8008cca:	b944      	cbnz	r4, 8008cde <__gethex+0x9a>
 8008ccc:	1c74      	adds	r4, r6, #1
 8008cce:	4622      	mov	r2, r4
 8008cd0:	4616      	mov	r6, r2
 8008cd2:	7830      	ldrb	r0, [r6, #0]
 8008cd4:	3201      	adds	r2, #1
 8008cd6:	f7ff ffa0 	bl	8008c1a <__hexdig_fun>
 8008cda:	2800      	cmp	r0, #0
 8008cdc:	d1f8      	bne.n	8008cd0 <__gethex+0x8c>
 8008cde:	1ba4      	subs	r4, r4, r6
 8008ce0:	00a7      	lsls	r7, r4, #2
 8008ce2:	7833      	ldrb	r3, [r6, #0]
 8008ce4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008ce8:	2b50      	cmp	r3, #80	@ 0x50
 8008cea:	d13e      	bne.n	8008d6a <__gethex+0x126>
 8008cec:	7873      	ldrb	r3, [r6, #1]
 8008cee:	2b2b      	cmp	r3, #43	@ 0x2b
 8008cf0:	d033      	beq.n	8008d5a <__gethex+0x116>
 8008cf2:	2b2d      	cmp	r3, #45	@ 0x2d
 8008cf4:	d034      	beq.n	8008d60 <__gethex+0x11c>
 8008cf6:	2400      	movs	r4, #0
 8008cf8:	1c71      	adds	r1, r6, #1
 8008cfa:	7808      	ldrb	r0, [r1, #0]
 8008cfc:	f7ff ff8d 	bl	8008c1a <__hexdig_fun>
 8008d00:	1e43      	subs	r3, r0, #1
 8008d02:	b2db      	uxtb	r3, r3
 8008d04:	2b18      	cmp	r3, #24
 8008d06:	d830      	bhi.n	8008d6a <__gethex+0x126>
 8008d08:	f1a0 0210 	sub.w	r2, r0, #16
 8008d0c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008d10:	f7ff ff83 	bl	8008c1a <__hexdig_fun>
 8008d14:	f100 3cff 	add.w	ip, r0, #4294967295
 8008d18:	fa5f fc8c 	uxtb.w	ip, ip
 8008d1c:	f1bc 0f18 	cmp.w	ip, #24
 8008d20:	f04f 030a 	mov.w	r3, #10
 8008d24:	d91e      	bls.n	8008d64 <__gethex+0x120>
 8008d26:	b104      	cbz	r4, 8008d2a <__gethex+0xe6>
 8008d28:	4252      	negs	r2, r2
 8008d2a:	4417      	add	r7, r2
 8008d2c:	f8ca 1000 	str.w	r1, [sl]
 8008d30:	b1ed      	cbz	r5, 8008d6e <__gethex+0x12a>
 8008d32:	f1bb 0f00 	cmp.w	fp, #0
 8008d36:	bf0c      	ite	eq
 8008d38:	2506      	moveq	r5, #6
 8008d3a:	2500      	movne	r5, #0
 8008d3c:	4628      	mov	r0, r5
 8008d3e:	b005      	add	sp, #20
 8008d40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d44:	2500      	movs	r5, #0
 8008d46:	462c      	mov	r4, r5
 8008d48:	e7b0      	b.n	8008cac <__gethex+0x68>
 8008d4a:	2c00      	cmp	r4, #0
 8008d4c:	d1c7      	bne.n	8008cde <__gethex+0x9a>
 8008d4e:	4627      	mov	r7, r4
 8008d50:	e7c7      	b.n	8008ce2 <__gethex+0x9e>
 8008d52:	464e      	mov	r6, r9
 8008d54:	462f      	mov	r7, r5
 8008d56:	2501      	movs	r5, #1
 8008d58:	e7c3      	b.n	8008ce2 <__gethex+0x9e>
 8008d5a:	2400      	movs	r4, #0
 8008d5c:	1cb1      	adds	r1, r6, #2
 8008d5e:	e7cc      	b.n	8008cfa <__gethex+0xb6>
 8008d60:	2401      	movs	r4, #1
 8008d62:	e7fb      	b.n	8008d5c <__gethex+0x118>
 8008d64:	fb03 0002 	mla	r0, r3, r2, r0
 8008d68:	e7ce      	b.n	8008d08 <__gethex+0xc4>
 8008d6a:	4631      	mov	r1, r6
 8008d6c:	e7de      	b.n	8008d2c <__gethex+0xe8>
 8008d6e:	4629      	mov	r1, r5
 8008d70:	eba6 0309 	sub.w	r3, r6, r9
 8008d74:	3b01      	subs	r3, #1
 8008d76:	2b07      	cmp	r3, #7
 8008d78:	dc0a      	bgt.n	8008d90 <__gethex+0x14c>
 8008d7a:	9801      	ldr	r0, [sp, #4]
 8008d7c:	f7fd fdde 	bl	800693c <_Balloc>
 8008d80:	4604      	mov	r4, r0
 8008d82:	b940      	cbnz	r0, 8008d96 <__gethex+0x152>
 8008d84:	4602      	mov	r2, r0
 8008d86:	21e4      	movs	r1, #228	@ 0xe4
 8008d88:	4b5b      	ldr	r3, [pc, #364]	@ (8008ef8 <__gethex+0x2b4>)
 8008d8a:	485c      	ldr	r0, [pc, #368]	@ (8008efc <__gethex+0x2b8>)
 8008d8c:	f7ff fec0 	bl	8008b10 <__assert_func>
 8008d90:	3101      	adds	r1, #1
 8008d92:	105b      	asrs	r3, r3, #1
 8008d94:	e7ef      	b.n	8008d76 <__gethex+0x132>
 8008d96:	2300      	movs	r3, #0
 8008d98:	f100 0a14 	add.w	sl, r0, #20
 8008d9c:	4655      	mov	r5, sl
 8008d9e:	469b      	mov	fp, r3
 8008da0:	45b1      	cmp	r9, r6
 8008da2:	d337      	bcc.n	8008e14 <__gethex+0x1d0>
 8008da4:	f845 bb04 	str.w	fp, [r5], #4
 8008da8:	eba5 050a 	sub.w	r5, r5, sl
 8008dac:	10ad      	asrs	r5, r5, #2
 8008dae:	6125      	str	r5, [r4, #16]
 8008db0:	4658      	mov	r0, fp
 8008db2:	f7fd feb5 	bl	8006b20 <__hi0bits>
 8008db6:	016d      	lsls	r5, r5, #5
 8008db8:	f8d8 6000 	ldr.w	r6, [r8]
 8008dbc:	1a2d      	subs	r5, r5, r0
 8008dbe:	42b5      	cmp	r5, r6
 8008dc0:	dd54      	ble.n	8008e6c <__gethex+0x228>
 8008dc2:	1bad      	subs	r5, r5, r6
 8008dc4:	4629      	mov	r1, r5
 8008dc6:	4620      	mov	r0, r4
 8008dc8:	f7fe fa37 	bl	800723a <__any_on>
 8008dcc:	4681      	mov	r9, r0
 8008dce:	b178      	cbz	r0, 8008df0 <__gethex+0x1ac>
 8008dd0:	f04f 0901 	mov.w	r9, #1
 8008dd4:	1e6b      	subs	r3, r5, #1
 8008dd6:	1159      	asrs	r1, r3, #5
 8008dd8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008ddc:	f003 021f 	and.w	r2, r3, #31
 8008de0:	fa09 f202 	lsl.w	r2, r9, r2
 8008de4:	420a      	tst	r2, r1
 8008de6:	d003      	beq.n	8008df0 <__gethex+0x1ac>
 8008de8:	454b      	cmp	r3, r9
 8008dea:	dc36      	bgt.n	8008e5a <__gethex+0x216>
 8008dec:	f04f 0902 	mov.w	r9, #2
 8008df0:	4629      	mov	r1, r5
 8008df2:	4620      	mov	r0, r4
 8008df4:	f7ff febe 	bl	8008b74 <rshift>
 8008df8:	442f      	add	r7, r5
 8008dfa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008dfe:	42bb      	cmp	r3, r7
 8008e00:	da42      	bge.n	8008e88 <__gethex+0x244>
 8008e02:	4621      	mov	r1, r4
 8008e04:	9801      	ldr	r0, [sp, #4]
 8008e06:	f7fd fdd9 	bl	80069bc <_Bfree>
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008e0e:	25a3      	movs	r5, #163	@ 0xa3
 8008e10:	6013      	str	r3, [r2, #0]
 8008e12:	e793      	b.n	8008d3c <__gethex+0xf8>
 8008e14:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8008e18:	2a2e      	cmp	r2, #46	@ 0x2e
 8008e1a:	d012      	beq.n	8008e42 <__gethex+0x1fe>
 8008e1c:	2b20      	cmp	r3, #32
 8008e1e:	d104      	bne.n	8008e2a <__gethex+0x1e6>
 8008e20:	f845 bb04 	str.w	fp, [r5], #4
 8008e24:	f04f 0b00 	mov.w	fp, #0
 8008e28:	465b      	mov	r3, fp
 8008e2a:	7830      	ldrb	r0, [r6, #0]
 8008e2c:	9303      	str	r3, [sp, #12]
 8008e2e:	f7ff fef4 	bl	8008c1a <__hexdig_fun>
 8008e32:	9b03      	ldr	r3, [sp, #12]
 8008e34:	f000 000f 	and.w	r0, r0, #15
 8008e38:	4098      	lsls	r0, r3
 8008e3a:	ea4b 0b00 	orr.w	fp, fp, r0
 8008e3e:	3304      	adds	r3, #4
 8008e40:	e7ae      	b.n	8008da0 <__gethex+0x15c>
 8008e42:	45b1      	cmp	r9, r6
 8008e44:	d8ea      	bhi.n	8008e1c <__gethex+0x1d8>
 8008e46:	2201      	movs	r2, #1
 8008e48:	4630      	mov	r0, r6
 8008e4a:	492a      	ldr	r1, [pc, #168]	@ (8008ef4 <__gethex+0x2b0>)
 8008e4c:	9303      	str	r3, [sp, #12]
 8008e4e:	f7ff fe36 	bl	8008abe <strncmp>
 8008e52:	9b03      	ldr	r3, [sp, #12]
 8008e54:	2800      	cmp	r0, #0
 8008e56:	d1e1      	bne.n	8008e1c <__gethex+0x1d8>
 8008e58:	e7a2      	b.n	8008da0 <__gethex+0x15c>
 8008e5a:	4620      	mov	r0, r4
 8008e5c:	1ea9      	subs	r1, r5, #2
 8008e5e:	f7fe f9ec 	bl	800723a <__any_on>
 8008e62:	2800      	cmp	r0, #0
 8008e64:	d0c2      	beq.n	8008dec <__gethex+0x1a8>
 8008e66:	f04f 0903 	mov.w	r9, #3
 8008e6a:	e7c1      	b.n	8008df0 <__gethex+0x1ac>
 8008e6c:	da09      	bge.n	8008e82 <__gethex+0x23e>
 8008e6e:	1b75      	subs	r5, r6, r5
 8008e70:	4621      	mov	r1, r4
 8008e72:	462a      	mov	r2, r5
 8008e74:	9801      	ldr	r0, [sp, #4]
 8008e76:	f7fd ffb1 	bl	8006ddc <__lshift>
 8008e7a:	4604      	mov	r4, r0
 8008e7c:	1b7f      	subs	r7, r7, r5
 8008e7e:	f100 0a14 	add.w	sl, r0, #20
 8008e82:	f04f 0900 	mov.w	r9, #0
 8008e86:	e7b8      	b.n	8008dfa <__gethex+0x1b6>
 8008e88:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008e8c:	42bd      	cmp	r5, r7
 8008e8e:	dd6f      	ble.n	8008f70 <__gethex+0x32c>
 8008e90:	1bed      	subs	r5, r5, r7
 8008e92:	42ae      	cmp	r6, r5
 8008e94:	dc34      	bgt.n	8008f00 <__gethex+0x2bc>
 8008e96:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008e9a:	2b02      	cmp	r3, #2
 8008e9c:	d022      	beq.n	8008ee4 <__gethex+0x2a0>
 8008e9e:	2b03      	cmp	r3, #3
 8008ea0:	d024      	beq.n	8008eec <__gethex+0x2a8>
 8008ea2:	2b01      	cmp	r3, #1
 8008ea4:	d115      	bne.n	8008ed2 <__gethex+0x28e>
 8008ea6:	42ae      	cmp	r6, r5
 8008ea8:	d113      	bne.n	8008ed2 <__gethex+0x28e>
 8008eaa:	2e01      	cmp	r6, #1
 8008eac:	d10b      	bne.n	8008ec6 <__gethex+0x282>
 8008eae:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008eb2:	9a02      	ldr	r2, [sp, #8]
 8008eb4:	2562      	movs	r5, #98	@ 0x62
 8008eb6:	6013      	str	r3, [r2, #0]
 8008eb8:	2301      	movs	r3, #1
 8008eba:	6123      	str	r3, [r4, #16]
 8008ebc:	f8ca 3000 	str.w	r3, [sl]
 8008ec0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008ec2:	601c      	str	r4, [r3, #0]
 8008ec4:	e73a      	b.n	8008d3c <__gethex+0xf8>
 8008ec6:	4620      	mov	r0, r4
 8008ec8:	1e71      	subs	r1, r6, #1
 8008eca:	f7fe f9b6 	bl	800723a <__any_on>
 8008ece:	2800      	cmp	r0, #0
 8008ed0:	d1ed      	bne.n	8008eae <__gethex+0x26a>
 8008ed2:	4621      	mov	r1, r4
 8008ed4:	9801      	ldr	r0, [sp, #4]
 8008ed6:	f7fd fd71 	bl	80069bc <_Bfree>
 8008eda:	2300      	movs	r3, #0
 8008edc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008ede:	2550      	movs	r5, #80	@ 0x50
 8008ee0:	6013      	str	r3, [r2, #0]
 8008ee2:	e72b      	b.n	8008d3c <__gethex+0xf8>
 8008ee4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d1f3      	bne.n	8008ed2 <__gethex+0x28e>
 8008eea:	e7e0      	b.n	8008eae <__gethex+0x26a>
 8008eec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d1dd      	bne.n	8008eae <__gethex+0x26a>
 8008ef2:	e7ee      	b.n	8008ed2 <__gethex+0x28e>
 8008ef4:	08009aeb 	.word	0x08009aeb
 8008ef8:	08009a81 	.word	0x08009a81
 8008efc:	08009b5d 	.word	0x08009b5d
 8008f00:	1e6f      	subs	r7, r5, #1
 8008f02:	f1b9 0f00 	cmp.w	r9, #0
 8008f06:	d130      	bne.n	8008f6a <__gethex+0x326>
 8008f08:	b127      	cbz	r7, 8008f14 <__gethex+0x2d0>
 8008f0a:	4639      	mov	r1, r7
 8008f0c:	4620      	mov	r0, r4
 8008f0e:	f7fe f994 	bl	800723a <__any_on>
 8008f12:	4681      	mov	r9, r0
 8008f14:	2301      	movs	r3, #1
 8008f16:	4629      	mov	r1, r5
 8008f18:	1b76      	subs	r6, r6, r5
 8008f1a:	2502      	movs	r5, #2
 8008f1c:	117a      	asrs	r2, r7, #5
 8008f1e:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008f22:	f007 071f 	and.w	r7, r7, #31
 8008f26:	40bb      	lsls	r3, r7
 8008f28:	4213      	tst	r3, r2
 8008f2a:	4620      	mov	r0, r4
 8008f2c:	bf18      	it	ne
 8008f2e:	f049 0902 	orrne.w	r9, r9, #2
 8008f32:	f7ff fe1f 	bl	8008b74 <rshift>
 8008f36:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8008f3a:	f1b9 0f00 	cmp.w	r9, #0
 8008f3e:	d047      	beq.n	8008fd0 <__gethex+0x38c>
 8008f40:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008f44:	2b02      	cmp	r3, #2
 8008f46:	d015      	beq.n	8008f74 <__gethex+0x330>
 8008f48:	2b03      	cmp	r3, #3
 8008f4a:	d017      	beq.n	8008f7c <__gethex+0x338>
 8008f4c:	2b01      	cmp	r3, #1
 8008f4e:	d109      	bne.n	8008f64 <__gethex+0x320>
 8008f50:	f019 0f02 	tst.w	r9, #2
 8008f54:	d006      	beq.n	8008f64 <__gethex+0x320>
 8008f56:	f8da 3000 	ldr.w	r3, [sl]
 8008f5a:	ea49 0903 	orr.w	r9, r9, r3
 8008f5e:	f019 0f01 	tst.w	r9, #1
 8008f62:	d10e      	bne.n	8008f82 <__gethex+0x33e>
 8008f64:	f045 0510 	orr.w	r5, r5, #16
 8008f68:	e032      	b.n	8008fd0 <__gethex+0x38c>
 8008f6a:	f04f 0901 	mov.w	r9, #1
 8008f6e:	e7d1      	b.n	8008f14 <__gethex+0x2d0>
 8008f70:	2501      	movs	r5, #1
 8008f72:	e7e2      	b.n	8008f3a <__gethex+0x2f6>
 8008f74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008f76:	f1c3 0301 	rsb	r3, r3, #1
 8008f7a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008f7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d0f0      	beq.n	8008f64 <__gethex+0x320>
 8008f82:	f04f 0c00 	mov.w	ip, #0
 8008f86:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008f8a:	f104 0314 	add.w	r3, r4, #20
 8008f8e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008f92:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008f96:	4618      	mov	r0, r3
 8008f98:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f9c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008fa0:	d01b      	beq.n	8008fda <__gethex+0x396>
 8008fa2:	3201      	adds	r2, #1
 8008fa4:	6002      	str	r2, [r0, #0]
 8008fa6:	2d02      	cmp	r5, #2
 8008fa8:	f104 0314 	add.w	r3, r4, #20
 8008fac:	d13c      	bne.n	8009028 <__gethex+0x3e4>
 8008fae:	f8d8 2000 	ldr.w	r2, [r8]
 8008fb2:	3a01      	subs	r2, #1
 8008fb4:	42b2      	cmp	r2, r6
 8008fb6:	d109      	bne.n	8008fcc <__gethex+0x388>
 8008fb8:	2201      	movs	r2, #1
 8008fba:	1171      	asrs	r1, r6, #5
 8008fbc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008fc0:	f006 061f 	and.w	r6, r6, #31
 8008fc4:	fa02 f606 	lsl.w	r6, r2, r6
 8008fc8:	421e      	tst	r6, r3
 8008fca:	d13a      	bne.n	8009042 <__gethex+0x3fe>
 8008fcc:	f045 0520 	orr.w	r5, r5, #32
 8008fd0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008fd2:	601c      	str	r4, [r3, #0]
 8008fd4:	9b02      	ldr	r3, [sp, #8]
 8008fd6:	601f      	str	r7, [r3, #0]
 8008fd8:	e6b0      	b.n	8008d3c <__gethex+0xf8>
 8008fda:	4299      	cmp	r1, r3
 8008fdc:	f843 cc04 	str.w	ip, [r3, #-4]
 8008fe0:	d8d9      	bhi.n	8008f96 <__gethex+0x352>
 8008fe2:	68a3      	ldr	r3, [r4, #8]
 8008fe4:	459b      	cmp	fp, r3
 8008fe6:	db17      	blt.n	8009018 <__gethex+0x3d4>
 8008fe8:	6861      	ldr	r1, [r4, #4]
 8008fea:	9801      	ldr	r0, [sp, #4]
 8008fec:	3101      	adds	r1, #1
 8008fee:	f7fd fca5 	bl	800693c <_Balloc>
 8008ff2:	4681      	mov	r9, r0
 8008ff4:	b918      	cbnz	r0, 8008ffe <__gethex+0x3ba>
 8008ff6:	4602      	mov	r2, r0
 8008ff8:	2184      	movs	r1, #132	@ 0x84
 8008ffa:	4b19      	ldr	r3, [pc, #100]	@ (8009060 <__gethex+0x41c>)
 8008ffc:	e6c5      	b.n	8008d8a <__gethex+0x146>
 8008ffe:	6922      	ldr	r2, [r4, #16]
 8009000:	f104 010c 	add.w	r1, r4, #12
 8009004:	3202      	adds	r2, #2
 8009006:	0092      	lsls	r2, r2, #2
 8009008:	300c      	adds	r0, #12
 800900a:	f7fc fd28 	bl	8005a5e <memcpy>
 800900e:	4621      	mov	r1, r4
 8009010:	9801      	ldr	r0, [sp, #4]
 8009012:	f7fd fcd3 	bl	80069bc <_Bfree>
 8009016:	464c      	mov	r4, r9
 8009018:	6923      	ldr	r3, [r4, #16]
 800901a:	1c5a      	adds	r2, r3, #1
 800901c:	6122      	str	r2, [r4, #16]
 800901e:	2201      	movs	r2, #1
 8009020:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009024:	615a      	str	r2, [r3, #20]
 8009026:	e7be      	b.n	8008fa6 <__gethex+0x362>
 8009028:	6922      	ldr	r2, [r4, #16]
 800902a:	455a      	cmp	r2, fp
 800902c:	dd0b      	ble.n	8009046 <__gethex+0x402>
 800902e:	2101      	movs	r1, #1
 8009030:	4620      	mov	r0, r4
 8009032:	f7ff fd9f 	bl	8008b74 <rshift>
 8009036:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800903a:	3701      	adds	r7, #1
 800903c:	42bb      	cmp	r3, r7
 800903e:	f6ff aee0 	blt.w	8008e02 <__gethex+0x1be>
 8009042:	2501      	movs	r5, #1
 8009044:	e7c2      	b.n	8008fcc <__gethex+0x388>
 8009046:	f016 061f 	ands.w	r6, r6, #31
 800904a:	d0fa      	beq.n	8009042 <__gethex+0x3fe>
 800904c:	4453      	add	r3, sl
 800904e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009052:	f7fd fd65 	bl	8006b20 <__hi0bits>
 8009056:	f1c6 0620 	rsb	r6, r6, #32
 800905a:	42b0      	cmp	r0, r6
 800905c:	dbe7      	blt.n	800902e <__gethex+0x3ea>
 800905e:	e7f0      	b.n	8009042 <__gethex+0x3fe>
 8009060:	08009a81 	.word	0x08009a81

08009064 <L_shift>:
 8009064:	f1c2 0208 	rsb	r2, r2, #8
 8009068:	0092      	lsls	r2, r2, #2
 800906a:	b570      	push	{r4, r5, r6, lr}
 800906c:	f1c2 0620 	rsb	r6, r2, #32
 8009070:	6843      	ldr	r3, [r0, #4]
 8009072:	6804      	ldr	r4, [r0, #0]
 8009074:	fa03 f506 	lsl.w	r5, r3, r6
 8009078:	432c      	orrs	r4, r5
 800907a:	40d3      	lsrs	r3, r2
 800907c:	6004      	str	r4, [r0, #0]
 800907e:	f840 3f04 	str.w	r3, [r0, #4]!
 8009082:	4288      	cmp	r0, r1
 8009084:	d3f4      	bcc.n	8009070 <L_shift+0xc>
 8009086:	bd70      	pop	{r4, r5, r6, pc}

08009088 <__match>:
 8009088:	b530      	push	{r4, r5, lr}
 800908a:	6803      	ldr	r3, [r0, #0]
 800908c:	3301      	adds	r3, #1
 800908e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009092:	b914      	cbnz	r4, 800909a <__match+0x12>
 8009094:	6003      	str	r3, [r0, #0]
 8009096:	2001      	movs	r0, #1
 8009098:	bd30      	pop	{r4, r5, pc}
 800909a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800909e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80090a2:	2d19      	cmp	r5, #25
 80090a4:	bf98      	it	ls
 80090a6:	3220      	addls	r2, #32
 80090a8:	42a2      	cmp	r2, r4
 80090aa:	d0f0      	beq.n	800908e <__match+0x6>
 80090ac:	2000      	movs	r0, #0
 80090ae:	e7f3      	b.n	8009098 <__match+0x10>

080090b0 <__hexnan>:
 80090b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090b4:	2500      	movs	r5, #0
 80090b6:	680b      	ldr	r3, [r1, #0]
 80090b8:	4682      	mov	sl, r0
 80090ba:	115e      	asrs	r6, r3, #5
 80090bc:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80090c0:	f013 031f 	ands.w	r3, r3, #31
 80090c4:	bf18      	it	ne
 80090c6:	3604      	addne	r6, #4
 80090c8:	1f37      	subs	r7, r6, #4
 80090ca:	4690      	mov	r8, r2
 80090cc:	46b9      	mov	r9, r7
 80090ce:	463c      	mov	r4, r7
 80090d0:	46ab      	mov	fp, r5
 80090d2:	b087      	sub	sp, #28
 80090d4:	6801      	ldr	r1, [r0, #0]
 80090d6:	9301      	str	r3, [sp, #4]
 80090d8:	f846 5c04 	str.w	r5, [r6, #-4]
 80090dc:	9502      	str	r5, [sp, #8]
 80090de:	784a      	ldrb	r2, [r1, #1]
 80090e0:	1c4b      	adds	r3, r1, #1
 80090e2:	9303      	str	r3, [sp, #12]
 80090e4:	b342      	cbz	r2, 8009138 <__hexnan+0x88>
 80090e6:	4610      	mov	r0, r2
 80090e8:	9105      	str	r1, [sp, #20]
 80090ea:	9204      	str	r2, [sp, #16]
 80090ec:	f7ff fd95 	bl	8008c1a <__hexdig_fun>
 80090f0:	2800      	cmp	r0, #0
 80090f2:	d151      	bne.n	8009198 <__hexnan+0xe8>
 80090f4:	9a04      	ldr	r2, [sp, #16]
 80090f6:	9905      	ldr	r1, [sp, #20]
 80090f8:	2a20      	cmp	r2, #32
 80090fa:	d818      	bhi.n	800912e <__hexnan+0x7e>
 80090fc:	9b02      	ldr	r3, [sp, #8]
 80090fe:	459b      	cmp	fp, r3
 8009100:	dd13      	ble.n	800912a <__hexnan+0x7a>
 8009102:	454c      	cmp	r4, r9
 8009104:	d206      	bcs.n	8009114 <__hexnan+0x64>
 8009106:	2d07      	cmp	r5, #7
 8009108:	dc04      	bgt.n	8009114 <__hexnan+0x64>
 800910a:	462a      	mov	r2, r5
 800910c:	4649      	mov	r1, r9
 800910e:	4620      	mov	r0, r4
 8009110:	f7ff ffa8 	bl	8009064 <L_shift>
 8009114:	4544      	cmp	r4, r8
 8009116:	d952      	bls.n	80091be <__hexnan+0x10e>
 8009118:	2300      	movs	r3, #0
 800911a:	f1a4 0904 	sub.w	r9, r4, #4
 800911e:	f844 3c04 	str.w	r3, [r4, #-4]
 8009122:	461d      	mov	r5, r3
 8009124:	464c      	mov	r4, r9
 8009126:	f8cd b008 	str.w	fp, [sp, #8]
 800912a:	9903      	ldr	r1, [sp, #12]
 800912c:	e7d7      	b.n	80090de <__hexnan+0x2e>
 800912e:	2a29      	cmp	r2, #41	@ 0x29
 8009130:	d157      	bne.n	80091e2 <__hexnan+0x132>
 8009132:	3102      	adds	r1, #2
 8009134:	f8ca 1000 	str.w	r1, [sl]
 8009138:	f1bb 0f00 	cmp.w	fp, #0
 800913c:	d051      	beq.n	80091e2 <__hexnan+0x132>
 800913e:	454c      	cmp	r4, r9
 8009140:	d206      	bcs.n	8009150 <__hexnan+0xa0>
 8009142:	2d07      	cmp	r5, #7
 8009144:	dc04      	bgt.n	8009150 <__hexnan+0xa0>
 8009146:	462a      	mov	r2, r5
 8009148:	4649      	mov	r1, r9
 800914a:	4620      	mov	r0, r4
 800914c:	f7ff ff8a 	bl	8009064 <L_shift>
 8009150:	4544      	cmp	r4, r8
 8009152:	d936      	bls.n	80091c2 <__hexnan+0x112>
 8009154:	4623      	mov	r3, r4
 8009156:	f1a8 0204 	sub.w	r2, r8, #4
 800915a:	f853 1b04 	ldr.w	r1, [r3], #4
 800915e:	429f      	cmp	r7, r3
 8009160:	f842 1f04 	str.w	r1, [r2, #4]!
 8009164:	d2f9      	bcs.n	800915a <__hexnan+0xaa>
 8009166:	1b3b      	subs	r3, r7, r4
 8009168:	f023 0303 	bic.w	r3, r3, #3
 800916c:	3304      	adds	r3, #4
 800916e:	3401      	adds	r4, #1
 8009170:	3e03      	subs	r6, #3
 8009172:	42b4      	cmp	r4, r6
 8009174:	bf88      	it	hi
 8009176:	2304      	movhi	r3, #4
 8009178:	2200      	movs	r2, #0
 800917a:	4443      	add	r3, r8
 800917c:	f843 2b04 	str.w	r2, [r3], #4
 8009180:	429f      	cmp	r7, r3
 8009182:	d2fb      	bcs.n	800917c <__hexnan+0xcc>
 8009184:	683b      	ldr	r3, [r7, #0]
 8009186:	b91b      	cbnz	r3, 8009190 <__hexnan+0xe0>
 8009188:	4547      	cmp	r7, r8
 800918a:	d128      	bne.n	80091de <__hexnan+0x12e>
 800918c:	2301      	movs	r3, #1
 800918e:	603b      	str	r3, [r7, #0]
 8009190:	2005      	movs	r0, #5
 8009192:	b007      	add	sp, #28
 8009194:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009198:	3501      	adds	r5, #1
 800919a:	2d08      	cmp	r5, #8
 800919c:	f10b 0b01 	add.w	fp, fp, #1
 80091a0:	dd06      	ble.n	80091b0 <__hexnan+0x100>
 80091a2:	4544      	cmp	r4, r8
 80091a4:	d9c1      	bls.n	800912a <__hexnan+0x7a>
 80091a6:	2300      	movs	r3, #0
 80091a8:	2501      	movs	r5, #1
 80091aa:	f844 3c04 	str.w	r3, [r4, #-4]
 80091ae:	3c04      	subs	r4, #4
 80091b0:	6822      	ldr	r2, [r4, #0]
 80091b2:	f000 000f 	and.w	r0, r0, #15
 80091b6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80091ba:	6020      	str	r0, [r4, #0]
 80091bc:	e7b5      	b.n	800912a <__hexnan+0x7a>
 80091be:	2508      	movs	r5, #8
 80091c0:	e7b3      	b.n	800912a <__hexnan+0x7a>
 80091c2:	9b01      	ldr	r3, [sp, #4]
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d0dd      	beq.n	8009184 <__hexnan+0xd4>
 80091c8:	f04f 32ff 	mov.w	r2, #4294967295
 80091cc:	f1c3 0320 	rsb	r3, r3, #32
 80091d0:	40da      	lsrs	r2, r3
 80091d2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80091d6:	4013      	ands	r3, r2
 80091d8:	f846 3c04 	str.w	r3, [r6, #-4]
 80091dc:	e7d2      	b.n	8009184 <__hexnan+0xd4>
 80091de:	3f04      	subs	r7, #4
 80091e0:	e7d0      	b.n	8009184 <__hexnan+0xd4>
 80091e2:	2004      	movs	r0, #4
 80091e4:	e7d5      	b.n	8009192 <__hexnan+0xe2>

080091e6 <__ascii_mbtowc>:
 80091e6:	b082      	sub	sp, #8
 80091e8:	b901      	cbnz	r1, 80091ec <__ascii_mbtowc+0x6>
 80091ea:	a901      	add	r1, sp, #4
 80091ec:	b142      	cbz	r2, 8009200 <__ascii_mbtowc+0x1a>
 80091ee:	b14b      	cbz	r3, 8009204 <__ascii_mbtowc+0x1e>
 80091f0:	7813      	ldrb	r3, [r2, #0]
 80091f2:	600b      	str	r3, [r1, #0]
 80091f4:	7812      	ldrb	r2, [r2, #0]
 80091f6:	1e10      	subs	r0, r2, #0
 80091f8:	bf18      	it	ne
 80091fa:	2001      	movne	r0, #1
 80091fc:	b002      	add	sp, #8
 80091fe:	4770      	bx	lr
 8009200:	4610      	mov	r0, r2
 8009202:	e7fb      	b.n	80091fc <__ascii_mbtowc+0x16>
 8009204:	f06f 0001 	mvn.w	r0, #1
 8009208:	e7f8      	b.n	80091fc <__ascii_mbtowc+0x16>

0800920a <_realloc_r>:
 800920a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800920e:	4607      	mov	r7, r0
 8009210:	4614      	mov	r4, r2
 8009212:	460d      	mov	r5, r1
 8009214:	b921      	cbnz	r1, 8009220 <_realloc_r+0x16>
 8009216:	4611      	mov	r1, r2
 8009218:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800921c:	f7fd bb02 	b.w	8006824 <_malloc_r>
 8009220:	b92a      	cbnz	r2, 800922e <_realloc_r+0x24>
 8009222:	f7fd fa8d 	bl	8006740 <_free_r>
 8009226:	4625      	mov	r5, r4
 8009228:	4628      	mov	r0, r5
 800922a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800922e:	f000 f8b2 	bl	8009396 <_malloc_usable_size_r>
 8009232:	4284      	cmp	r4, r0
 8009234:	4606      	mov	r6, r0
 8009236:	d802      	bhi.n	800923e <_realloc_r+0x34>
 8009238:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800923c:	d8f4      	bhi.n	8009228 <_realloc_r+0x1e>
 800923e:	4621      	mov	r1, r4
 8009240:	4638      	mov	r0, r7
 8009242:	f7fd faef 	bl	8006824 <_malloc_r>
 8009246:	4680      	mov	r8, r0
 8009248:	b908      	cbnz	r0, 800924e <_realloc_r+0x44>
 800924a:	4645      	mov	r5, r8
 800924c:	e7ec      	b.n	8009228 <_realloc_r+0x1e>
 800924e:	42b4      	cmp	r4, r6
 8009250:	4622      	mov	r2, r4
 8009252:	4629      	mov	r1, r5
 8009254:	bf28      	it	cs
 8009256:	4632      	movcs	r2, r6
 8009258:	f7fc fc01 	bl	8005a5e <memcpy>
 800925c:	4629      	mov	r1, r5
 800925e:	4638      	mov	r0, r7
 8009260:	f7fd fa6e 	bl	8006740 <_free_r>
 8009264:	e7f1      	b.n	800924a <_realloc_r+0x40>
	...

08009268 <_strtoul_l.isra.0>:
 8009268:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800926c:	4686      	mov	lr, r0
 800926e:	460d      	mov	r5, r1
 8009270:	4e33      	ldr	r6, [pc, #204]	@ (8009340 <_strtoul_l.isra.0+0xd8>)
 8009272:	4628      	mov	r0, r5
 8009274:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009278:	5d37      	ldrb	r7, [r6, r4]
 800927a:	f017 0708 	ands.w	r7, r7, #8
 800927e:	d1f8      	bne.n	8009272 <_strtoul_l.isra.0+0xa>
 8009280:	2c2d      	cmp	r4, #45	@ 0x2d
 8009282:	d110      	bne.n	80092a6 <_strtoul_l.isra.0+0x3e>
 8009284:	2701      	movs	r7, #1
 8009286:	782c      	ldrb	r4, [r5, #0]
 8009288:	1c85      	adds	r5, r0, #2
 800928a:	f033 0010 	bics.w	r0, r3, #16
 800928e:	d115      	bne.n	80092bc <_strtoul_l.isra.0+0x54>
 8009290:	2c30      	cmp	r4, #48	@ 0x30
 8009292:	d10d      	bne.n	80092b0 <_strtoul_l.isra.0+0x48>
 8009294:	7828      	ldrb	r0, [r5, #0]
 8009296:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800929a:	2858      	cmp	r0, #88	@ 0x58
 800929c:	d108      	bne.n	80092b0 <_strtoul_l.isra.0+0x48>
 800929e:	786c      	ldrb	r4, [r5, #1]
 80092a0:	3502      	adds	r5, #2
 80092a2:	2310      	movs	r3, #16
 80092a4:	e00a      	b.n	80092bc <_strtoul_l.isra.0+0x54>
 80092a6:	2c2b      	cmp	r4, #43	@ 0x2b
 80092a8:	bf04      	itt	eq
 80092aa:	782c      	ldrbeq	r4, [r5, #0]
 80092ac:	1c85      	addeq	r5, r0, #2
 80092ae:	e7ec      	b.n	800928a <_strtoul_l.isra.0+0x22>
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d1f6      	bne.n	80092a2 <_strtoul_l.isra.0+0x3a>
 80092b4:	2c30      	cmp	r4, #48	@ 0x30
 80092b6:	bf14      	ite	ne
 80092b8:	230a      	movne	r3, #10
 80092ba:	2308      	moveq	r3, #8
 80092bc:	f04f 38ff 	mov.w	r8, #4294967295
 80092c0:	fbb8 f8f3 	udiv	r8, r8, r3
 80092c4:	2600      	movs	r6, #0
 80092c6:	fb03 f908 	mul.w	r9, r3, r8
 80092ca:	4630      	mov	r0, r6
 80092cc:	ea6f 0909 	mvn.w	r9, r9
 80092d0:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 80092d4:	f1bc 0f09 	cmp.w	ip, #9
 80092d8:	d810      	bhi.n	80092fc <_strtoul_l.isra.0+0x94>
 80092da:	4664      	mov	r4, ip
 80092dc:	42a3      	cmp	r3, r4
 80092de:	dd1e      	ble.n	800931e <_strtoul_l.isra.0+0xb6>
 80092e0:	f1b6 3fff 	cmp.w	r6, #4294967295
 80092e4:	d007      	beq.n	80092f6 <_strtoul_l.isra.0+0x8e>
 80092e6:	4580      	cmp	r8, r0
 80092e8:	d316      	bcc.n	8009318 <_strtoul_l.isra.0+0xb0>
 80092ea:	d101      	bne.n	80092f0 <_strtoul_l.isra.0+0x88>
 80092ec:	45a1      	cmp	r9, r4
 80092ee:	db13      	blt.n	8009318 <_strtoul_l.isra.0+0xb0>
 80092f0:	2601      	movs	r6, #1
 80092f2:	fb00 4003 	mla	r0, r0, r3, r4
 80092f6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80092fa:	e7e9      	b.n	80092d0 <_strtoul_l.isra.0+0x68>
 80092fc:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8009300:	f1bc 0f19 	cmp.w	ip, #25
 8009304:	d801      	bhi.n	800930a <_strtoul_l.isra.0+0xa2>
 8009306:	3c37      	subs	r4, #55	@ 0x37
 8009308:	e7e8      	b.n	80092dc <_strtoul_l.isra.0+0x74>
 800930a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800930e:	f1bc 0f19 	cmp.w	ip, #25
 8009312:	d804      	bhi.n	800931e <_strtoul_l.isra.0+0xb6>
 8009314:	3c57      	subs	r4, #87	@ 0x57
 8009316:	e7e1      	b.n	80092dc <_strtoul_l.isra.0+0x74>
 8009318:	f04f 36ff 	mov.w	r6, #4294967295
 800931c:	e7eb      	b.n	80092f6 <_strtoul_l.isra.0+0x8e>
 800931e:	1c73      	adds	r3, r6, #1
 8009320:	d106      	bne.n	8009330 <_strtoul_l.isra.0+0xc8>
 8009322:	2322      	movs	r3, #34	@ 0x22
 8009324:	4630      	mov	r0, r6
 8009326:	f8ce 3000 	str.w	r3, [lr]
 800932a:	b932      	cbnz	r2, 800933a <_strtoul_l.isra.0+0xd2>
 800932c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009330:	b107      	cbz	r7, 8009334 <_strtoul_l.isra.0+0xcc>
 8009332:	4240      	negs	r0, r0
 8009334:	2a00      	cmp	r2, #0
 8009336:	d0f9      	beq.n	800932c <_strtoul_l.isra.0+0xc4>
 8009338:	b106      	cbz	r6, 800933c <_strtoul_l.isra.0+0xd4>
 800933a:	1e69      	subs	r1, r5, #1
 800933c:	6011      	str	r1, [r2, #0]
 800933e:	e7f5      	b.n	800932c <_strtoul_l.isra.0+0xc4>
 8009340:	08009d11 	.word	0x08009d11

08009344 <_strtoul_r>:
 8009344:	f7ff bf90 	b.w	8009268 <_strtoul_l.isra.0>

08009348 <__ascii_wctomb>:
 8009348:	4603      	mov	r3, r0
 800934a:	4608      	mov	r0, r1
 800934c:	b141      	cbz	r1, 8009360 <__ascii_wctomb+0x18>
 800934e:	2aff      	cmp	r2, #255	@ 0xff
 8009350:	d904      	bls.n	800935c <__ascii_wctomb+0x14>
 8009352:	228a      	movs	r2, #138	@ 0x8a
 8009354:	f04f 30ff 	mov.w	r0, #4294967295
 8009358:	601a      	str	r2, [r3, #0]
 800935a:	4770      	bx	lr
 800935c:	2001      	movs	r0, #1
 800935e:	700a      	strb	r2, [r1, #0]
 8009360:	4770      	bx	lr
	...

08009364 <fiprintf>:
 8009364:	b40e      	push	{r1, r2, r3}
 8009366:	b503      	push	{r0, r1, lr}
 8009368:	4601      	mov	r1, r0
 800936a:	ab03      	add	r3, sp, #12
 800936c:	4805      	ldr	r0, [pc, #20]	@ (8009384 <fiprintf+0x20>)
 800936e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009372:	6800      	ldr	r0, [r0, #0]
 8009374:	9301      	str	r3, [sp, #4]
 8009376:	f000 f83d 	bl	80093f4 <_vfiprintf_r>
 800937a:	b002      	add	sp, #8
 800937c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009380:	b003      	add	sp, #12
 8009382:	4770      	bx	lr
 8009384:	20000034 	.word	0x20000034

08009388 <abort>:
 8009388:	2006      	movs	r0, #6
 800938a:	b508      	push	{r3, lr}
 800938c:	f000 fa06 	bl	800979c <raise>
 8009390:	2001      	movs	r0, #1
 8009392:	f7f9 fb58 	bl	8002a46 <_exit>

08009396 <_malloc_usable_size_r>:
 8009396:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800939a:	1f18      	subs	r0, r3, #4
 800939c:	2b00      	cmp	r3, #0
 800939e:	bfbc      	itt	lt
 80093a0:	580b      	ldrlt	r3, [r1, r0]
 80093a2:	18c0      	addlt	r0, r0, r3
 80093a4:	4770      	bx	lr

080093a6 <__sfputc_r>:
 80093a6:	6893      	ldr	r3, [r2, #8]
 80093a8:	b410      	push	{r4}
 80093aa:	3b01      	subs	r3, #1
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	6093      	str	r3, [r2, #8]
 80093b0:	da07      	bge.n	80093c2 <__sfputc_r+0x1c>
 80093b2:	6994      	ldr	r4, [r2, #24]
 80093b4:	42a3      	cmp	r3, r4
 80093b6:	db01      	blt.n	80093bc <__sfputc_r+0x16>
 80093b8:	290a      	cmp	r1, #10
 80093ba:	d102      	bne.n	80093c2 <__sfputc_r+0x1c>
 80093bc:	bc10      	pop	{r4}
 80093be:	f000 b931 	b.w	8009624 <__swbuf_r>
 80093c2:	6813      	ldr	r3, [r2, #0]
 80093c4:	1c58      	adds	r0, r3, #1
 80093c6:	6010      	str	r0, [r2, #0]
 80093c8:	7019      	strb	r1, [r3, #0]
 80093ca:	4608      	mov	r0, r1
 80093cc:	bc10      	pop	{r4}
 80093ce:	4770      	bx	lr

080093d0 <__sfputs_r>:
 80093d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093d2:	4606      	mov	r6, r0
 80093d4:	460f      	mov	r7, r1
 80093d6:	4614      	mov	r4, r2
 80093d8:	18d5      	adds	r5, r2, r3
 80093da:	42ac      	cmp	r4, r5
 80093dc:	d101      	bne.n	80093e2 <__sfputs_r+0x12>
 80093de:	2000      	movs	r0, #0
 80093e0:	e007      	b.n	80093f2 <__sfputs_r+0x22>
 80093e2:	463a      	mov	r2, r7
 80093e4:	4630      	mov	r0, r6
 80093e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093ea:	f7ff ffdc 	bl	80093a6 <__sfputc_r>
 80093ee:	1c43      	adds	r3, r0, #1
 80093f0:	d1f3      	bne.n	80093da <__sfputs_r+0xa>
 80093f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080093f4 <_vfiprintf_r>:
 80093f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093f8:	460d      	mov	r5, r1
 80093fa:	4614      	mov	r4, r2
 80093fc:	4698      	mov	r8, r3
 80093fe:	4606      	mov	r6, r0
 8009400:	b09d      	sub	sp, #116	@ 0x74
 8009402:	b118      	cbz	r0, 800940c <_vfiprintf_r+0x18>
 8009404:	6a03      	ldr	r3, [r0, #32]
 8009406:	b90b      	cbnz	r3, 800940c <_vfiprintf_r+0x18>
 8009408:	f7fc f99c 	bl	8005744 <__sinit>
 800940c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800940e:	07d9      	lsls	r1, r3, #31
 8009410:	d405      	bmi.n	800941e <_vfiprintf_r+0x2a>
 8009412:	89ab      	ldrh	r3, [r5, #12]
 8009414:	059a      	lsls	r2, r3, #22
 8009416:	d402      	bmi.n	800941e <_vfiprintf_r+0x2a>
 8009418:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800941a:	f7fc fb10 	bl	8005a3e <__retarget_lock_acquire_recursive>
 800941e:	89ab      	ldrh	r3, [r5, #12]
 8009420:	071b      	lsls	r3, r3, #28
 8009422:	d501      	bpl.n	8009428 <_vfiprintf_r+0x34>
 8009424:	692b      	ldr	r3, [r5, #16]
 8009426:	b99b      	cbnz	r3, 8009450 <_vfiprintf_r+0x5c>
 8009428:	4629      	mov	r1, r5
 800942a:	4630      	mov	r0, r6
 800942c:	f000 f938 	bl	80096a0 <__swsetup_r>
 8009430:	b170      	cbz	r0, 8009450 <_vfiprintf_r+0x5c>
 8009432:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009434:	07dc      	lsls	r4, r3, #31
 8009436:	d504      	bpl.n	8009442 <_vfiprintf_r+0x4e>
 8009438:	f04f 30ff 	mov.w	r0, #4294967295
 800943c:	b01d      	add	sp, #116	@ 0x74
 800943e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009442:	89ab      	ldrh	r3, [r5, #12]
 8009444:	0598      	lsls	r0, r3, #22
 8009446:	d4f7      	bmi.n	8009438 <_vfiprintf_r+0x44>
 8009448:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800944a:	f7fc faf9 	bl	8005a40 <__retarget_lock_release_recursive>
 800944e:	e7f3      	b.n	8009438 <_vfiprintf_r+0x44>
 8009450:	2300      	movs	r3, #0
 8009452:	9309      	str	r3, [sp, #36]	@ 0x24
 8009454:	2320      	movs	r3, #32
 8009456:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800945a:	2330      	movs	r3, #48	@ 0x30
 800945c:	f04f 0901 	mov.w	r9, #1
 8009460:	f8cd 800c 	str.w	r8, [sp, #12]
 8009464:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8009610 <_vfiprintf_r+0x21c>
 8009468:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800946c:	4623      	mov	r3, r4
 800946e:	469a      	mov	sl, r3
 8009470:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009474:	b10a      	cbz	r2, 800947a <_vfiprintf_r+0x86>
 8009476:	2a25      	cmp	r2, #37	@ 0x25
 8009478:	d1f9      	bne.n	800946e <_vfiprintf_r+0x7a>
 800947a:	ebba 0b04 	subs.w	fp, sl, r4
 800947e:	d00b      	beq.n	8009498 <_vfiprintf_r+0xa4>
 8009480:	465b      	mov	r3, fp
 8009482:	4622      	mov	r2, r4
 8009484:	4629      	mov	r1, r5
 8009486:	4630      	mov	r0, r6
 8009488:	f7ff ffa2 	bl	80093d0 <__sfputs_r>
 800948c:	3001      	adds	r0, #1
 800948e:	f000 80a7 	beq.w	80095e0 <_vfiprintf_r+0x1ec>
 8009492:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009494:	445a      	add	r2, fp
 8009496:	9209      	str	r2, [sp, #36]	@ 0x24
 8009498:	f89a 3000 	ldrb.w	r3, [sl]
 800949c:	2b00      	cmp	r3, #0
 800949e:	f000 809f 	beq.w	80095e0 <_vfiprintf_r+0x1ec>
 80094a2:	2300      	movs	r3, #0
 80094a4:	f04f 32ff 	mov.w	r2, #4294967295
 80094a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80094ac:	f10a 0a01 	add.w	sl, sl, #1
 80094b0:	9304      	str	r3, [sp, #16]
 80094b2:	9307      	str	r3, [sp, #28]
 80094b4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80094b8:	931a      	str	r3, [sp, #104]	@ 0x68
 80094ba:	4654      	mov	r4, sl
 80094bc:	2205      	movs	r2, #5
 80094be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094c2:	4853      	ldr	r0, [pc, #332]	@ (8009610 <_vfiprintf_r+0x21c>)
 80094c4:	f7fc fabd 	bl	8005a42 <memchr>
 80094c8:	9a04      	ldr	r2, [sp, #16]
 80094ca:	b9d8      	cbnz	r0, 8009504 <_vfiprintf_r+0x110>
 80094cc:	06d1      	lsls	r1, r2, #27
 80094ce:	bf44      	itt	mi
 80094d0:	2320      	movmi	r3, #32
 80094d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80094d6:	0713      	lsls	r3, r2, #28
 80094d8:	bf44      	itt	mi
 80094da:	232b      	movmi	r3, #43	@ 0x2b
 80094dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80094e0:	f89a 3000 	ldrb.w	r3, [sl]
 80094e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80094e6:	d015      	beq.n	8009514 <_vfiprintf_r+0x120>
 80094e8:	4654      	mov	r4, sl
 80094ea:	2000      	movs	r0, #0
 80094ec:	f04f 0c0a 	mov.w	ip, #10
 80094f0:	9a07      	ldr	r2, [sp, #28]
 80094f2:	4621      	mov	r1, r4
 80094f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80094f8:	3b30      	subs	r3, #48	@ 0x30
 80094fa:	2b09      	cmp	r3, #9
 80094fc:	d94b      	bls.n	8009596 <_vfiprintf_r+0x1a2>
 80094fe:	b1b0      	cbz	r0, 800952e <_vfiprintf_r+0x13a>
 8009500:	9207      	str	r2, [sp, #28]
 8009502:	e014      	b.n	800952e <_vfiprintf_r+0x13a>
 8009504:	eba0 0308 	sub.w	r3, r0, r8
 8009508:	fa09 f303 	lsl.w	r3, r9, r3
 800950c:	4313      	orrs	r3, r2
 800950e:	46a2      	mov	sl, r4
 8009510:	9304      	str	r3, [sp, #16]
 8009512:	e7d2      	b.n	80094ba <_vfiprintf_r+0xc6>
 8009514:	9b03      	ldr	r3, [sp, #12]
 8009516:	1d19      	adds	r1, r3, #4
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	9103      	str	r1, [sp, #12]
 800951c:	2b00      	cmp	r3, #0
 800951e:	bfbb      	ittet	lt
 8009520:	425b      	neglt	r3, r3
 8009522:	f042 0202 	orrlt.w	r2, r2, #2
 8009526:	9307      	strge	r3, [sp, #28]
 8009528:	9307      	strlt	r3, [sp, #28]
 800952a:	bfb8      	it	lt
 800952c:	9204      	strlt	r2, [sp, #16]
 800952e:	7823      	ldrb	r3, [r4, #0]
 8009530:	2b2e      	cmp	r3, #46	@ 0x2e
 8009532:	d10a      	bne.n	800954a <_vfiprintf_r+0x156>
 8009534:	7863      	ldrb	r3, [r4, #1]
 8009536:	2b2a      	cmp	r3, #42	@ 0x2a
 8009538:	d132      	bne.n	80095a0 <_vfiprintf_r+0x1ac>
 800953a:	9b03      	ldr	r3, [sp, #12]
 800953c:	3402      	adds	r4, #2
 800953e:	1d1a      	adds	r2, r3, #4
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	9203      	str	r2, [sp, #12]
 8009544:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009548:	9305      	str	r3, [sp, #20]
 800954a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8009614 <_vfiprintf_r+0x220>
 800954e:	2203      	movs	r2, #3
 8009550:	4650      	mov	r0, sl
 8009552:	7821      	ldrb	r1, [r4, #0]
 8009554:	f7fc fa75 	bl	8005a42 <memchr>
 8009558:	b138      	cbz	r0, 800956a <_vfiprintf_r+0x176>
 800955a:	2240      	movs	r2, #64	@ 0x40
 800955c:	9b04      	ldr	r3, [sp, #16]
 800955e:	eba0 000a 	sub.w	r0, r0, sl
 8009562:	4082      	lsls	r2, r0
 8009564:	4313      	orrs	r3, r2
 8009566:	3401      	adds	r4, #1
 8009568:	9304      	str	r3, [sp, #16]
 800956a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800956e:	2206      	movs	r2, #6
 8009570:	4829      	ldr	r0, [pc, #164]	@ (8009618 <_vfiprintf_r+0x224>)
 8009572:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009576:	f7fc fa64 	bl	8005a42 <memchr>
 800957a:	2800      	cmp	r0, #0
 800957c:	d03f      	beq.n	80095fe <_vfiprintf_r+0x20a>
 800957e:	4b27      	ldr	r3, [pc, #156]	@ (800961c <_vfiprintf_r+0x228>)
 8009580:	bb1b      	cbnz	r3, 80095ca <_vfiprintf_r+0x1d6>
 8009582:	9b03      	ldr	r3, [sp, #12]
 8009584:	3307      	adds	r3, #7
 8009586:	f023 0307 	bic.w	r3, r3, #7
 800958a:	3308      	adds	r3, #8
 800958c:	9303      	str	r3, [sp, #12]
 800958e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009590:	443b      	add	r3, r7
 8009592:	9309      	str	r3, [sp, #36]	@ 0x24
 8009594:	e76a      	b.n	800946c <_vfiprintf_r+0x78>
 8009596:	460c      	mov	r4, r1
 8009598:	2001      	movs	r0, #1
 800959a:	fb0c 3202 	mla	r2, ip, r2, r3
 800959e:	e7a8      	b.n	80094f2 <_vfiprintf_r+0xfe>
 80095a0:	2300      	movs	r3, #0
 80095a2:	f04f 0c0a 	mov.w	ip, #10
 80095a6:	4619      	mov	r1, r3
 80095a8:	3401      	adds	r4, #1
 80095aa:	9305      	str	r3, [sp, #20]
 80095ac:	4620      	mov	r0, r4
 80095ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 80095b2:	3a30      	subs	r2, #48	@ 0x30
 80095b4:	2a09      	cmp	r2, #9
 80095b6:	d903      	bls.n	80095c0 <_vfiprintf_r+0x1cc>
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d0c6      	beq.n	800954a <_vfiprintf_r+0x156>
 80095bc:	9105      	str	r1, [sp, #20]
 80095be:	e7c4      	b.n	800954a <_vfiprintf_r+0x156>
 80095c0:	4604      	mov	r4, r0
 80095c2:	2301      	movs	r3, #1
 80095c4:	fb0c 2101 	mla	r1, ip, r1, r2
 80095c8:	e7f0      	b.n	80095ac <_vfiprintf_r+0x1b8>
 80095ca:	ab03      	add	r3, sp, #12
 80095cc:	9300      	str	r3, [sp, #0]
 80095ce:	462a      	mov	r2, r5
 80095d0:	4630      	mov	r0, r6
 80095d2:	4b13      	ldr	r3, [pc, #76]	@ (8009620 <_vfiprintf_r+0x22c>)
 80095d4:	a904      	add	r1, sp, #16
 80095d6:	f7fb fa63 	bl	8004aa0 <_printf_float>
 80095da:	4607      	mov	r7, r0
 80095dc:	1c78      	adds	r0, r7, #1
 80095de:	d1d6      	bne.n	800958e <_vfiprintf_r+0x19a>
 80095e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80095e2:	07d9      	lsls	r1, r3, #31
 80095e4:	d405      	bmi.n	80095f2 <_vfiprintf_r+0x1fe>
 80095e6:	89ab      	ldrh	r3, [r5, #12]
 80095e8:	059a      	lsls	r2, r3, #22
 80095ea:	d402      	bmi.n	80095f2 <_vfiprintf_r+0x1fe>
 80095ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80095ee:	f7fc fa27 	bl	8005a40 <__retarget_lock_release_recursive>
 80095f2:	89ab      	ldrh	r3, [r5, #12]
 80095f4:	065b      	lsls	r3, r3, #25
 80095f6:	f53f af1f 	bmi.w	8009438 <_vfiprintf_r+0x44>
 80095fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80095fc:	e71e      	b.n	800943c <_vfiprintf_r+0x48>
 80095fe:	ab03      	add	r3, sp, #12
 8009600:	9300      	str	r3, [sp, #0]
 8009602:	462a      	mov	r2, r5
 8009604:	4630      	mov	r0, r6
 8009606:	4b06      	ldr	r3, [pc, #24]	@ (8009620 <_vfiprintf_r+0x22c>)
 8009608:	a904      	add	r1, sp, #16
 800960a:	f7fb fce7 	bl	8004fdc <_printf_i>
 800960e:	e7e4      	b.n	80095da <_vfiprintf_r+0x1e6>
 8009610:	08009aed 	.word	0x08009aed
 8009614:	08009af3 	.word	0x08009af3
 8009618:	08009af7 	.word	0x08009af7
 800961c:	08004aa1 	.word	0x08004aa1
 8009620:	080093d1 	.word	0x080093d1

08009624 <__swbuf_r>:
 8009624:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009626:	460e      	mov	r6, r1
 8009628:	4614      	mov	r4, r2
 800962a:	4605      	mov	r5, r0
 800962c:	b118      	cbz	r0, 8009636 <__swbuf_r+0x12>
 800962e:	6a03      	ldr	r3, [r0, #32]
 8009630:	b90b      	cbnz	r3, 8009636 <__swbuf_r+0x12>
 8009632:	f7fc f887 	bl	8005744 <__sinit>
 8009636:	69a3      	ldr	r3, [r4, #24]
 8009638:	60a3      	str	r3, [r4, #8]
 800963a:	89a3      	ldrh	r3, [r4, #12]
 800963c:	071a      	lsls	r2, r3, #28
 800963e:	d501      	bpl.n	8009644 <__swbuf_r+0x20>
 8009640:	6923      	ldr	r3, [r4, #16]
 8009642:	b943      	cbnz	r3, 8009656 <__swbuf_r+0x32>
 8009644:	4621      	mov	r1, r4
 8009646:	4628      	mov	r0, r5
 8009648:	f000 f82a 	bl	80096a0 <__swsetup_r>
 800964c:	b118      	cbz	r0, 8009656 <__swbuf_r+0x32>
 800964e:	f04f 37ff 	mov.w	r7, #4294967295
 8009652:	4638      	mov	r0, r7
 8009654:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009656:	6823      	ldr	r3, [r4, #0]
 8009658:	6922      	ldr	r2, [r4, #16]
 800965a:	b2f6      	uxtb	r6, r6
 800965c:	1a98      	subs	r0, r3, r2
 800965e:	6963      	ldr	r3, [r4, #20]
 8009660:	4637      	mov	r7, r6
 8009662:	4283      	cmp	r3, r0
 8009664:	dc05      	bgt.n	8009672 <__swbuf_r+0x4e>
 8009666:	4621      	mov	r1, r4
 8009668:	4628      	mov	r0, r5
 800966a:	f7ff f975 	bl	8008958 <_fflush_r>
 800966e:	2800      	cmp	r0, #0
 8009670:	d1ed      	bne.n	800964e <__swbuf_r+0x2a>
 8009672:	68a3      	ldr	r3, [r4, #8]
 8009674:	3b01      	subs	r3, #1
 8009676:	60a3      	str	r3, [r4, #8]
 8009678:	6823      	ldr	r3, [r4, #0]
 800967a:	1c5a      	adds	r2, r3, #1
 800967c:	6022      	str	r2, [r4, #0]
 800967e:	701e      	strb	r6, [r3, #0]
 8009680:	6962      	ldr	r2, [r4, #20]
 8009682:	1c43      	adds	r3, r0, #1
 8009684:	429a      	cmp	r2, r3
 8009686:	d004      	beq.n	8009692 <__swbuf_r+0x6e>
 8009688:	89a3      	ldrh	r3, [r4, #12]
 800968a:	07db      	lsls	r3, r3, #31
 800968c:	d5e1      	bpl.n	8009652 <__swbuf_r+0x2e>
 800968e:	2e0a      	cmp	r6, #10
 8009690:	d1df      	bne.n	8009652 <__swbuf_r+0x2e>
 8009692:	4621      	mov	r1, r4
 8009694:	4628      	mov	r0, r5
 8009696:	f7ff f95f 	bl	8008958 <_fflush_r>
 800969a:	2800      	cmp	r0, #0
 800969c:	d0d9      	beq.n	8009652 <__swbuf_r+0x2e>
 800969e:	e7d6      	b.n	800964e <__swbuf_r+0x2a>

080096a0 <__swsetup_r>:
 80096a0:	b538      	push	{r3, r4, r5, lr}
 80096a2:	4b29      	ldr	r3, [pc, #164]	@ (8009748 <__swsetup_r+0xa8>)
 80096a4:	4605      	mov	r5, r0
 80096a6:	6818      	ldr	r0, [r3, #0]
 80096a8:	460c      	mov	r4, r1
 80096aa:	b118      	cbz	r0, 80096b4 <__swsetup_r+0x14>
 80096ac:	6a03      	ldr	r3, [r0, #32]
 80096ae:	b90b      	cbnz	r3, 80096b4 <__swsetup_r+0x14>
 80096b0:	f7fc f848 	bl	8005744 <__sinit>
 80096b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096b8:	0719      	lsls	r1, r3, #28
 80096ba:	d422      	bmi.n	8009702 <__swsetup_r+0x62>
 80096bc:	06da      	lsls	r2, r3, #27
 80096be:	d407      	bmi.n	80096d0 <__swsetup_r+0x30>
 80096c0:	2209      	movs	r2, #9
 80096c2:	602a      	str	r2, [r5, #0]
 80096c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80096c8:	f04f 30ff 	mov.w	r0, #4294967295
 80096cc:	81a3      	strh	r3, [r4, #12]
 80096ce:	e033      	b.n	8009738 <__swsetup_r+0x98>
 80096d0:	0758      	lsls	r0, r3, #29
 80096d2:	d512      	bpl.n	80096fa <__swsetup_r+0x5a>
 80096d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80096d6:	b141      	cbz	r1, 80096ea <__swsetup_r+0x4a>
 80096d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80096dc:	4299      	cmp	r1, r3
 80096de:	d002      	beq.n	80096e6 <__swsetup_r+0x46>
 80096e0:	4628      	mov	r0, r5
 80096e2:	f7fd f82d 	bl	8006740 <_free_r>
 80096e6:	2300      	movs	r3, #0
 80096e8:	6363      	str	r3, [r4, #52]	@ 0x34
 80096ea:	89a3      	ldrh	r3, [r4, #12]
 80096ec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80096f0:	81a3      	strh	r3, [r4, #12]
 80096f2:	2300      	movs	r3, #0
 80096f4:	6063      	str	r3, [r4, #4]
 80096f6:	6923      	ldr	r3, [r4, #16]
 80096f8:	6023      	str	r3, [r4, #0]
 80096fa:	89a3      	ldrh	r3, [r4, #12]
 80096fc:	f043 0308 	orr.w	r3, r3, #8
 8009700:	81a3      	strh	r3, [r4, #12]
 8009702:	6923      	ldr	r3, [r4, #16]
 8009704:	b94b      	cbnz	r3, 800971a <__swsetup_r+0x7a>
 8009706:	89a3      	ldrh	r3, [r4, #12]
 8009708:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800970c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009710:	d003      	beq.n	800971a <__swsetup_r+0x7a>
 8009712:	4621      	mov	r1, r4
 8009714:	4628      	mov	r0, r5
 8009716:	f000 f882 	bl	800981e <__smakebuf_r>
 800971a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800971e:	f013 0201 	ands.w	r2, r3, #1
 8009722:	d00a      	beq.n	800973a <__swsetup_r+0x9a>
 8009724:	2200      	movs	r2, #0
 8009726:	60a2      	str	r2, [r4, #8]
 8009728:	6962      	ldr	r2, [r4, #20]
 800972a:	4252      	negs	r2, r2
 800972c:	61a2      	str	r2, [r4, #24]
 800972e:	6922      	ldr	r2, [r4, #16]
 8009730:	b942      	cbnz	r2, 8009744 <__swsetup_r+0xa4>
 8009732:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009736:	d1c5      	bne.n	80096c4 <__swsetup_r+0x24>
 8009738:	bd38      	pop	{r3, r4, r5, pc}
 800973a:	0799      	lsls	r1, r3, #30
 800973c:	bf58      	it	pl
 800973e:	6962      	ldrpl	r2, [r4, #20]
 8009740:	60a2      	str	r2, [r4, #8]
 8009742:	e7f4      	b.n	800972e <__swsetup_r+0x8e>
 8009744:	2000      	movs	r0, #0
 8009746:	e7f7      	b.n	8009738 <__swsetup_r+0x98>
 8009748:	20000034 	.word	0x20000034

0800974c <_raise_r>:
 800974c:	291f      	cmp	r1, #31
 800974e:	b538      	push	{r3, r4, r5, lr}
 8009750:	4605      	mov	r5, r0
 8009752:	460c      	mov	r4, r1
 8009754:	d904      	bls.n	8009760 <_raise_r+0x14>
 8009756:	2316      	movs	r3, #22
 8009758:	6003      	str	r3, [r0, #0]
 800975a:	f04f 30ff 	mov.w	r0, #4294967295
 800975e:	bd38      	pop	{r3, r4, r5, pc}
 8009760:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009762:	b112      	cbz	r2, 800976a <_raise_r+0x1e>
 8009764:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009768:	b94b      	cbnz	r3, 800977e <_raise_r+0x32>
 800976a:	4628      	mov	r0, r5
 800976c:	f000 f830 	bl	80097d0 <_getpid_r>
 8009770:	4622      	mov	r2, r4
 8009772:	4601      	mov	r1, r0
 8009774:	4628      	mov	r0, r5
 8009776:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800977a:	f000 b817 	b.w	80097ac <_kill_r>
 800977e:	2b01      	cmp	r3, #1
 8009780:	d00a      	beq.n	8009798 <_raise_r+0x4c>
 8009782:	1c59      	adds	r1, r3, #1
 8009784:	d103      	bne.n	800978e <_raise_r+0x42>
 8009786:	2316      	movs	r3, #22
 8009788:	6003      	str	r3, [r0, #0]
 800978a:	2001      	movs	r0, #1
 800978c:	e7e7      	b.n	800975e <_raise_r+0x12>
 800978e:	2100      	movs	r1, #0
 8009790:	4620      	mov	r0, r4
 8009792:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009796:	4798      	blx	r3
 8009798:	2000      	movs	r0, #0
 800979a:	e7e0      	b.n	800975e <_raise_r+0x12>

0800979c <raise>:
 800979c:	4b02      	ldr	r3, [pc, #8]	@ (80097a8 <raise+0xc>)
 800979e:	4601      	mov	r1, r0
 80097a0:	6818      	ldr	r0, [r3, #0]
 80097a2:	f7ff bfd3 	b.w	800974c <_raise_r>
 80097a6:	bf00      	nop
 80097a8:	20000034 	.word	0x20000034

080097ac <_kill_r>:
 80097ac:	b538      	push	{r3, r4, r5, lr}
 80097ae:	2300      	movs	r3, #0
 80097b0:	4d06      	ldr	r5, [pc, #24]	@ (80097cc <_kill_r+0x20>)
 80097b2:	4604      	mov	r4, r0
 80097b4:	4608      	mov	r0, r1
 80097b6:	4611      	mov	r1, r2
 80097b8:	602b      	str	r3, [r5, #0]
 80097ba:	f7f9 f934 	bl	8002a26 <_kill>
 80097be:	1c43      	adds	r3, r0, #1
 80097c0:	d102      	bne.n	80097c8 <_kill_r+0x1c>
 80097c2:	682b      	ldr	r3, [r5, #0]
 80097c4:	b103      	cbz	r3, 80097c8 <_kill_r+0x1c>
 80097c6:	6023      	str	r3, [r4, #0]
 80097c8:	bd38      	pop	{r3, r4, r5, pc}
 80097ca:	bf00      	nop
 80097cc:	200006f4 	.word	0x200006f4

080097d0 <_getpid_r>:
 80097d0:	f7f9 b922 	b.w	8002a18 <_getpid>

080097d4 <__swhatbuf_r>:
 80097d4:	b570      	push	{r4, r5, r6, lr}
 80097d6:	460c      	mov	r4, r1
 80097d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097dc:	4615      	mov	r5, r2
 80097de:	2900      	cmp	r1, #0
 80097e0:	461e      	mov	r6, r3
 80097e2:	b096      	sub	sp, #88	@ 0x58
 80097e4:	da0c      	bge.n	8009800 <__swhatbuf_r+0x2c>
 80097e6:	89a3      	ldrh	r3, [r4, #12]
 80097e8:	2100      	movs	r1, #0
 80097ea:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80097ee:	bf14      	ite	ne
 80097f0:	2340      	movne	r3, #64	@ 0x40
 80097f2:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80097f6:	2000      	movs	r0, #0
 80097f8:	6031      	str	r1, [r6, #0]
 80097fa:	602b      	str	r3, [r5, #0]
 80097fc:	b016      	add	sp, #88	@ 0x58
 80097fe:	bd70      	pop	{r4, r5, r6, pc}
 8009800:	466a      	mov	r2, sp
 8009802:	f000 f849 	bl	8009898 <_fstat_r>
 8009806:	2800      	cmp	r0, #0
 8009808:	dbed      	blt.n	80097e6 <__swhatbuf_r+0x12>
 800980a:	9901      	ldr	r1, [sp, #4]
 800980c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009810:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009814:	4259      	negs	r1, r3
 8009816:	4159      	adcs	r1, r3
 8009818:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800981c:	e7eb      	b.n	80097f6 <__swhatbuf_r+0x22>

0800981e <__smakebuf_r>:
 800981e:	898b      	ldrh	r3, [r1, #12]
 8009820:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009822:	079d      	lsls	r5, r3, #30
 8009824:	4606      	mov	r6, r0
 8009826:	460c      	mov	r4, r1
 8009828:	d507      	bpl.n	800983a <__smakebuf_r+0x1c>
 800982a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800982e:	6023      	str	r3, [r4, #0]
 8009830:	6123      	str	r3, [r4, #16]
 8009832:	2301      	movs	r3, #1
 8009834:	6163      	str	r3, [r4, #20]
 8009836:	b003      	add	sp, #12
 8009838:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800983a:	466a      	mov	r2, sp
 800983c:	ab01      	add	r3, sp, #4
 800983e:	f7ff ffc9 	bl	80097d4 <__swhatbuf_r>
 8009842:	9f00      	ldr	r7, [sp, #0]
 8009844:	4605      	mov	r5, r0
 8009846:	4639      	mov	r1, r7
 8009848:	4630      	mov	r0, r6
 800984a:	f7fc ffeb 	bl	8006824 <_malloc_r>
 800984e:	b948      	cbnz	r0, 8009864 <__smakebuf_r+0x46>
 8009850:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009854:	059a      	lsls	r2, r3, #22
 8009856:	d4ee      	bmi.n	8009836 <__smakebuf_r+0x18>
 8009858:	f023 0303 	bic.w	r3, r3, #3
 800985c:	f043 0302 	orr.w	r3, r3, #2
 8009860:	81a3      	strh	r3, [r4, #12]
 8009862:	e7e2      	b.n	800982a <__smakebuf_r+0xc>
 8009864:	89a3      	ldrh	r3, [r4, #12]
 8009866:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800986a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800986e:	81a3      	strh	r3, [r4, #12]
 8009870:	9b01      	ldr	r3, [sp, #4]
 8009872:	6020      	str	r0, [r4, #0]
 8009874:	b15b      	cbz	r3, 800988e <__smakebuf_r+0x70>
 8009876:	4630      	mov	r0, r6
 8009878:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800987c:	f000 f81e 	bl	80098bc <_isatty_r>
 8009880:	b128      	cbz	r0, 800988e <__smakebuf_r+0x70>
 8009882:	89a3      	ldrh	r3, [r4, #12]
 8009884:	f023 0303 	bic.w	r3, r3, #3
 8009888:	f043 0301 	orr.w	r3, r3, #1
 800988c:	81a3      	strh	r3, [r4, #12]
 800988e:	89a3      	ldrh	r3, [r4, #12]
 8009890:	431d      	orrs	r5, r3
 8009892:	81a5      	strh	r5, [r4, #12]
 8009894:	e7cf      	b.n	8009836 <__smakebuf_r+0x18>
	...

08009898 <_fstat_r>:
 8009898:	b538      	push	{r3, r4, r5, lr}
 800989a:	2300      	movs	r3, #0
 800989c:	4d06      	ldr	r5, [pc, #24]	@ (80098b8 <_fstat_r+0x20>)
 800989e:	4604      	mov	r4, r0
 80098a0:	4608      	mov	r0, r1
 80098a2:	4611      	mov	r1, r2
 80098a4:	602b      	str	r3, [r5, #0]
 80098a6:	f7f9 f91d 	bl	8002ae4 <_fstat>
 80098aa:	1c43      	adds	r3, r0, #1
 80098ac:	d102      	bne.n	80098b4 <_fstat_r+0x1c>
 80098ae:	682b      	ldr	r3, [r5, #0]
 80098b0:	b103      	cbz	r3, 80098b4 <_fstat_r+0x1c>
 80098b2:	6023      	str	r3, [r4, #0]
 80098b4:	bd38      	pop	{r3, r4, r5, pc}
 80098b6:	bf00      	nop
 80098b8:	200006f4 	.word	0x200006f4

080098bc <_isatty_r>:
 80098bc:	b538      	push	{r3, r4, r5, lr}
 80098be:	2300      	movs	r3, #0
 80098c0:	4d05      	ldr	r5, [pc, #20]	@ (80098d8 <_isatty_r+0x1c>)
 80098c2:	4604      	mov	r4, r0
 80098c4:	4608      	mov	r0, r1
 80098c6:	602b      	str	r3, [r5, #0]
 80098c8:	f7f9 f91b 	bl	8002b02 <_isatty>
 80098cc:	1c43      	adds	r3, r0, #1
 80098ce:	d102      	bne.n	80098d6 <_isatty_r+0x1a>
 80098d0:	682b      	ldr	r3, [r5, #0]
 80098d2:	b103      	cbz	r3, 80098d6 <_isatty_r+0x1a>
 80098d4:	6023      	str	r3, [r4, #0]
 80098d6:	bd38      	pop	{r3, r4, r5, pc}
 80098d8:	200006f4 	.word	0x200006f4

080098dc <_init>:
 80098dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098de:	bf00      	nop
 80098e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80098e2:	bc08      	pop	{r3}
 80098e4:	469e      	mov	lr, r3
 80098e6:	4770      	bx	lr

080098e8 <_fini>:
 80098e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098ea:	bf00      	nop
 80098ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80098ee:	bc08      	pop	{r3}
 80098f0:	469e      	mov	lr, r3
 80098f2:	4770      	bx	lr
