{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 20:59:24 2022 " "Info: Processing started: Tue Jun 28 20:59:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ROM_instruction -c ROM_instruction --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ROM_instruction -c ROM_instruction --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "ROM_instruction.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令存储器/ROM_instruction/ROM_instruction.bdf" { { 208 464 632 224 "clk" "" } } } } { "d:/qurtqus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qurtqus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk memory memory lpm_ir:inst\|altsyncram:altsyncram_component\|altsyncram_ho91:auto_generated\|ram_block1a0~porta_address_reg0 lpm_ir:inst\|altsyncram:altsyncram_component\|altsyncram_ho91:auto_generated\|q_a\[0\] 260.01 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 260.01 MHz between source memory \"lpm_ir:inst\|altsyncram:altsyncram_component\|altsyncram_ho91:auto_generated\|ram_block1a0~porta_address_reg0\" and destination memory \"lpm_ir:inst\|altsyncram:altsyncram_component\|altsyncram_ho91:auto_generated\|q_a\[0\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.923 ns 1.923 ns 3.846 ns " "Info: fmax restricted to Clock High delay (1.923 ns) plus Clock Low delay (1.923 ns) : restricted to 3.846 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.894 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ir:inst\|altsyncram:altsyncram_component\|altsyncram_ho91:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X26_Y31 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y31; Fanout = 16; MEM Node = 'lpm_ir:inst\|altsyncram:altsyncram_component\|altsyncram_ho91:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ho91.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令存储器/ROM_instruction/db/altsyncram_ho91.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.894 ns) 2.894 ns lpm_ir:inst\|altsyncram:altsyncram_component\|altsyncram_ho91:auto_generated\|q_a\[0\] 2 MEM M4K_X26_Y31 1 " "Info: 2: + IC(0.000 ns) + CELL(2.894 ns) = 2.894 ns; Loc. = M4K_X26_Y31; Fanout = 1; MEM Node = 'lpm_ir:inst\|altsyncram:altsyncram_component\|altsyncram_ho91:auto_generated\|q_a\[0\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_ho91.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令存储器/ROM_instruction/db/altsyncram_ho91.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.894 ns ( 100.00 % ) " "Info: Total cell delay = 2.894 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.894 ns" { lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 2.894ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.026 ns - Smallest " "Info: - Smallest clock skew is -0.026 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.717 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.717 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ROM_instruction.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令存储器/ROM_instruction/ROM_instruction.bdf" { { 208 464 632 224 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 20 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clk~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ROM_instruction.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令存储器/ROM_instruction/ROM_instruction.bdf" { { 208 464 632 224 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.635 ns) 2.717 ns lpm_ir:inst\|altsyncram:altsyncram_component\|altsyncram_ho91:auto_generated\|q_a\[0\] 3 MEM M4K_X26_Y31 1 " "Info: 3: + IC(0.965 ns) + CELL(0.635 ns) = 2.717 ns; Loc. = M4K_X26_Y31; Fanout = 1; MEM Node = 'lpm_ir:inst\|altsyncram:altsyncram_component\|altsyncram_ho91:auto_generated\|q_a\[0\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { clk~clkctrl lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_ho91.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令存储器/ROM_instruction/db/altsyncram_ho91.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 60.14 % ) " "Info: Total cell delay = 1.634 ns ( 60.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.083 ns ( 39.86 % ) " "Info: Total interconnect delay = 1.083 ns ( 39.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.717 ns" { clk clk~clkctrl lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.717 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.118ns 0.965ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.743 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ROM_instruction.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令存储器/ROM_instruction/ROM_instruction.bdf" { { 208 464 632 224 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 20 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clk~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ROM_instruction.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令存储器/ROM_instruction/ROM_instruction.bdf" { { 208 464 632 224 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.661 ns) 2.743 ns lpm_ir:inst\|altsyncram:altsyncram_component\|altsyncram_ho91:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X26_Y31 16 " "Info: 3: + IC(0.965 ns) + CELL(0.661 ns) = 2.743 ns; Loc. = M4K_X26_Y31; Fanout = 16; MEM Node = 'lpm_ir:inst\|altsyncram:altsyncram_component\|altsyncram_ho91:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { clk~clkctrl lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ho91.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令存储器/ROM_instruction/db/altsyncram_ho91.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.52 % ) " "Info: Total cell delay = 1.660 ns ( 60.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.083 ns ( 39.48 % ) " "Info: Total interconnect delay = 1.083 ns ( 39.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk clk~clkctrl lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.965ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.717 ns" { clk clk~clkctrl lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.717 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.118ns 0.965ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk clk~clkctrl lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.965ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_ho91.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令存储器/ROM_instruction/db/altsyncram_ho91.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_ho91.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令存储器/ROM_instruction/db/altsyncram_ho91.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.894 ns" { lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 2.894ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.717 ns" { clk clk~clkctrl lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.717 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.118ns 0.965ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk clk~clkctrl lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.965ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[0] {} } { 0.000ns } { 0.088ns } "" } } { "db/altsyncram_ho91.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令存储器/ROM_instruction/db/altsyncram_ho91.tdf" 31 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ir:inst\|altsyncram:altsyncram_component\|altsyncram_ho91:auto_generated\|ram_block1a0~porta_address_reg3 AD\[3\] clk 4.014 ns memory " "Info: tsu for memory \"lpm_ir:inst\|altsyncram:altsyncram_component\|altsyncram_ho91:auto_generated\|ram_block1a0~porta_address_reg3\" (data pin = \"AD\[3\]\", clock pin = \"clk\") is 4.014 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.722 ns + Longest pin memory " "Info: + Longest pin to memory delay is 6.722 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns AD\[3\] 1 PIN PIN_C9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C9; Fanout = 1; PIN Node = 'AD\[3\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD[3] } "NODE_NAME" } } { "ROM_instruction.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令存储器/ROM_instruction/ROM_instruction.bdf" { { 192 464 632 208 "AD\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.740 ns) + CELL(0.142 ns) 6.722 ns lpm_ir:inst\|altsyncram:altsyncram_component\|altsyncram_ho91:auto_generated\|ram_block1a0~porta_address_reg3 2 MEM M4K_X26_Y31 16 " "Info: 2: + IC(5.740 ns) + CELL(0.142 ns) = 6.722 ns; Loc. = M4K_X26_Y31; Fanout = 16; MEM Node = 'lpm_ir:inst\|altsyncram:altsyncram_component\|altsyncram_ho91:auto_generated\|ram_block1a0~porta_address_reg3'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "5.882 ns" { AD[3] lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_ho91.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令存储器/ROM_instruction/db/altsyncram_ho91.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.982 ns ( 14.61 % ) " "Info: Total cell delay = 0.982 ns ( 14.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.740 ns ( 85.39 % ) " "Info: Total interconnect delay = 5.740 ns ( 85.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "6.722 ns" { AD[3] lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "6.722 ns" { AD[3] {} AD[3]~combout {} lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 5.740ns } { 0.000ns 0.840ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_ho91.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令存储器/ROM_instruction/db/altsyncram_ho91.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.743 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ROM_instruction.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令存储器/ROM_instruction/ROM_instruction.bdf" { { 208 464 632 224 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 20 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clk~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ROM_instruction.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令存储器/ROM_instruction/ROM_instruction.bdf" { { 208 464 632 224 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.661 ns) 2.743 ns lpm_ir:inst\|altsyncram:altsyncram_component\|altsyncram_ho91:auto_generated\|ram_block1a0~porta_address_reg3 3 MEM M4K_X26_Y31 16 " "Info: 3: + IC(0.965 ns) + CELL(0.661 ns) = 2.743 ns; Loc. = M4K_X26_Y31; Fanout = 16; MEM Node = 'lpm_ir:inst\|altsyncram:altsyncram_component\|altsyncram_ho91:auto_generated\|ram_block1a0~porta_address_reg3'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { clk~clkctrl lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_ho91.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令存储器/ROM_instruction/db/altsyncram_ho91.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.52 % ) " "Info: Total cell delay = 1.660 ns ( 60.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.083 ns ( 39.48 % ) " "Info: Total interconnect delay = 1.083 ns ( 39.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk clk~clkctrl lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 0.118ns 0.965ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "6.722 ns" { AD[3] lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "6.722 ns" { AD[3] {} AD[3]~combout {} lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 5.740ns } { 0.000ns 0.840ns 0.142ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk clk~clkctrl lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 0.118ns 0.965ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk IR_data\[4\] lpm_ir:inst\|altsyncram:altsyncram_component\|altsyncram_ho91:auto_generated\|q_a\[4\] 8.900 ns memory " "Info: tco from clock \"clk\" to destination pin \"IR_data\[4\]\" through memory \"lpm_ir:inst\|altsyncram:altsyncram_component\|altsyncram_ho91:auto_generated\|q_a\[4\]\" is 8.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.717 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 2.717 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ROM_instruction.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令存储器/ROM_instruction/ROM_instruction.bdf" { { 208 464 632 224 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 20 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clk~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ROM_instruction.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令存储器/ROM_instruction/ROM_instruction.bdf" { { 208 464 632 224 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.635 ns) 2.717 ns lpm_ir:inst\|altsyncram:altsyncram_component\|altsyncram_ho91:auto_generated\|q_a\[4\] 3 MEM M4K_X26_Y31 1 " "Info: 3: + IC(0.965 ns) + CELL(0.635 ns) = 2.717 ns; Loc. = M4K_X26_Y31; Fanout = 1; MEM Node = 'lpm_ir:inst\|altsyncram:altsyncram_component\|altsyncram_ho91:auto_generated\|q_a\[4\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { clk~clkctrl lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_ho91.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令存储器/ROM_instruction/db/altsyncram_ho91.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 60.14 % ) " "Info: Total cell delay = 1.634 ns ( 60.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.083 ns ( 39.86 % ) " "Info: Total interconnect delay = 1.083 ns ( 39.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.717 ns" { clk clk~clkctrl lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[4] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.717 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[4] {} } { 0.000ns 0.000ns 0.118ns 0.965ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_ho91.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令存储器/ROM_instruction/db/altsyncram_ho91.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.974 ns + Longest memory pin " "Info: + Longest memory to pin delay is 5.974 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns lpm_ir:inst\|altsyncram:altsyncram_component\|altsyncram_ho91:auto_generated\|q_a\[4\] 1 MEM M4K_X26_Y31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X26_Y31; Fanout = 1; MEM Node = 'lpm_ir:inst\|altsyncram:altsyncram_component\|altsyncram_ho91:auto_generated\|q_a\[4\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_ho91.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令存储器/ROM_instruction/db/altsyncram_ho91.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.098 ns) + CELL(2.788 ns) 5.974 ns IR_data\[4\] 2 PIN PIN_AA9 0 " "Info: 2: + IC(3.098 ns) + CELL(2.788 ns) = 5.974 ns; Loc. = PIN_AA9; Fanout = 0; PIN Node = 'IR_data\[4\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "5.886 ns" { lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[4] IR_data[4] } "NODE_NAME" } } { "ROM_instruction.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令存储器/ROM_instruction/ROM_instruction.bdf" { { 200 816 992 216 "IR_data\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.876 ns ( 48.14 % ) " "Info: Total cell delay = 2.876 ns ( 48.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.098 ns ( 51.86 % ) " "Info: Total interconnect delay = 3.098 ns ( 51.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "5.974 ns" { lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[4] IR_data[4] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "5.974 ns" { lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[4] {} IR_data[4] {} } { 0.000ns 3.098ns } { 0.088ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.717 ns" { clk clk~clkctrl lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[4] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.717 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[4] {} } { 0.000ns 0.000ns 0.118ns 0.965ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "5.974 ns" { lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[4] IR_data[4] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "5.974 ns" { lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[4] {} IR_data[4] {} } { 0.000ns 3.098ns } { 0.088ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_ir:inst\|altsyncram:altsyncram_component\|altsyncram_ho91:auto_generated\|ram_block1a0~porta_address_reg1 AD\[1\] clk 0.619 ns memory " "Info: th for memory \"lpm_ir:inst\|altsyncram:altsyncram_component\|altsyncram_ho91:auto_generated\|ram_block1a0~porta_address_reg1\" (data pin = \"AD\[1\]\", clock pin = \"clk\") is 0.619 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.743 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to destination memory is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ROM_instruction.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令存储器/ROM_instruction/ROM_instruction.bdf" { { 208 464 632 224 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 20 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clk~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ROM_instruction.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令存储器/ROM_instruction/ROM_instruction.bdf" { { 208 464 632 224 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.661 ns) 2.743 ns lpm_ir:inst\|altsyncram:altsyncram_component\|altsyncram_ho91:auto_generated\|ram_block1a0~porta_address_reg1 3 MEM M4K_X26_Y31 16 " "Info: 3: + IC(0.965 ns) + CELL(0.661 ns) = 2.743 ns; Loc. = M4K_X26_Y31; Fanout = 16; MEM Node = 'lpm_ir:inst\|altsyncram:altsyncram_component\|altsyncram_ho91:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { clk~clkctrl lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_ho91.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令存储器/ROM_instruction/db/altsyncram_ho91.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.52 % ) " "Info: Total cell delay = 1.660 ns ( 60.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.083 ns ( 39.48 % ) " "Info: Total interconnect delay = 1.083 ns ( 39.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk clk~clkctrl lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 0.118ns 0.965ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_ho91.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令存储器/ROM_instruction/db/altsyncram_ho91.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.358 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 2.358 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns AD\[1\] 1 PIN PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; PIN Node = 'AD\[1\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD[1] } "NODE_NAME" } } { "ROM_instruction.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令存储器/ROM_instruction/ROM_instruction.bdf" { { 192 464 632 208 "AD\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.142 ns) 2.358 ns lpm_ir:inst\|altsyncram:altsyncram_component\|altsyncram_ho91:auto_generated\|ram_block1a0~porta_address_reg1 2 MEM M4K_X26_Y31 16 " "Info: 2: + IC(1.237 ns) + CELL(0.142 ns) = 2.358 ns; Loc. = M4K_X26_Y31; Fanout = 16; MEM Node = 'lpm_ir:inst\|altsyncram:altsyncram_component\|altsyncram_ho91:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { AD[1] lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_ho91.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令存储器/ROM_instruction/db/altsyncram_ho91.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.121 ns ( 47.54 % ) " "Info: Total cell delay = 1.121 ns ( 47.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.237 ns ( 52.46 % ) " "Info: Total interconnect delay = 1.237 ns ( 52.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.358 ns" { AD[1] lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.358 ns" { AD[1] {} AD[1]~combout {} lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 1.237ns } { 0.000ns 0.979ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk clk~clkctrl lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 0.118ns 0.965ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.358 ns" { AD[1] lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.358 ns" { AD[1] {} AD[1]~combout {} lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 1.237ns } { 0.000ns 0.979ns 0.142ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 20:59:24 2022 " "Info: Processing ended: Tue Jun 28 20:59:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
