<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4839" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4839{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4839{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4839{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4839{left:190px;bottom:998px;}
#t5_4839{left:441px;bottom:998px;letter-spacing:-0.15px;}
#t6_4839{left:534px;bottom:998px;letter-spacing:-0.12px;}
#t7_4839{left:534px;bottom:976px;letter-spacing:-0.11px;}
#t8_4839{left:534px;bottom:959px;letter-spacing:-0.12px;}
#t9_4839{left:534px;bottom:943px;letter-spacing:-0.11px;}
#ta_4839{left:534px;bottom:926px;letter-spacing:-0.11px;}
#tb_4839{left:534px;bottom:904px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tc_4839{left:190px;bottom:880px;}
#td_4839{left:441px;bottom:880px;letter-spacing:-0.14px;}
#te_4839{left:534px;bottom:880px;letter-spacing:-0.12px;}
#tf_4839{left:534px;bottom:859px;letter-spacing:-0.11px;word-spacing:-0.39px;}
#tg_4839{left:534px;bottom:842px;letter-spacing:-0.11px;}
#th_4839{left:190px;bottom:817px;letter-spacing:-0.14px;}
#ti_4839{left:534px;bottom:817px;letter-spacing:-0.12px;}
#tj_4839{left:83px;bottom:793px;letter-spacing:-0.18px;}
#tk_4839{left:143px;bottom:793px;letter-spacing:-0.17px;}
#tl_4839{left:190px;bottom:793px;letter-spacing:-0.16px;}
#tm_4839{left:441px;bottom:793px;letter-spacing:-0.13px;}
#tn_4839{left:534px;bottom:793px;letter-spacing:-0.12px;word-spacing:0.01px;}
#to_4839{left:190px;bottom:768px;}
#tp_4839{left:534px;bottom:768px;letter-spacing:-0.13px;}
#tq_4839{left:534px;bottom:747px;letter-spacing:-0.11px;}
#tr_4839{left:190px;bottom:723px;letter-spacing:-0.14px;}
#ts_4839{left:534px;bottom:723px;letter-spacing:-0.12px;}
#tt_4839{left:82px;bottom:698px;letter-spacing:-0.14px;}
#tu_4839{left:143px;bottom:698px;letter-spacing:-0.17px;}
#tv_4839{left:190px;bottom:698px;letter-spacing:-0.15px;}
#tw_4839{left:441px;bottom:698px;letter-spacing:-0.12px;}
#tx_4839{left:534px;bottom:698px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ty_4839{left:534px;bottom:681px;letter-spacing:-0.12px;}
#tz_4839{left:190px;bottom:657px;letter-spacing:-0.09px;}
#t10_4839{left:534px;bottom:657px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t11_4839{left:190px;bottom:632px;}
#t12_4839{left:534px;bottom:632px;letter-spacing:-0.13px;}
#t13_4839{left:190px;bottom:608px;letter-spacing:-0.14px;}
#t14_4839{left:534px;bottom:608px;letter-spacing:-0.12px;}
#t15_4839{left:190px;bottom:584px;letter-spacing:-0.16px;}
#t16_4839{left:534px;bottom:584px;letter-spacing:-0.13px;}
#t17_4839{left:190px;bottom:559px;letter-spacing:-0.14px;}
#t18_4839{left:534px;bottom:559px;letter-spacing:-0.12px;}
#t19_4839{left:83px;bottom:535px;letter-spacing:-0.16px;}
#t1a_4839{left:143px;bottom:535px;letter-spacing:-0.18px;}
#t1b_4839{left:190px;bottom:535px;letter-spacing:-0.13px;}
#t1c_4839{left:441px;bottom:535px;letter-spacing:-0.13px;}
#t1d_4839{left:534px;bottom:535px;letter-spacing:-0.12px;word-spacing:-0.36px;}
#t1e_4839{left:534px;bottom:513px;letter-spacing:-0.11px;}
#t1f_4839{left:534px;bottom:496px;letter-spacing:-0.12px;}
#t1g_4839{left:82px;bottom:472px;letter-spacing:-0.18px;}
#t1h_4839{left:143px;bottom:472px;letter-spacing:-0.15px;}
#t1i_4839{left:190px;bottom:472px;letter-spacing:-0.16px;}
#t1j_4839{left:441px;bottom:472px;letter-spacing:-0.13px;}
#t1k_4839{left:534px;bottom:472px;letter-spacing:-0.12px;}
#t1l_4839{left:534px;bottom:451px;letter-spacing:-0.11px;}
#t1m_4839{left:534px;bottom:434px;letter-spacing:-0.1px;}
#t1n_4839{left:534px;bottom:417px;letter-spacing:-0.12px;}
#t1o_4839{left:534px;bottom:400px;letter-spacing:-0.14px;}
#t1p_4839{left:534px;bottom:383px;letter-spacing:-0.09px;}
#t1q_4839{left:190px;bottom:359px;letter-spacing:-0.11px;}
#t1r_4839{left:534px;bottom:359px;letter-spacing:-0.11px;}
#t1s_4839{left:534px;bottom:342px;letter-spacing:-0.11px;}
#t1t_4839{left:190px;bottom:318px;letter-spacing:-0.14px;}
#t1u_4839{left:534px;bottom:318px;letter-spacing:-0.11px;}
#t1v_4839{left:534px;bottom:301px;letter-spacing:-0.11px;word-spacing:-0.99px;}
#t1w_4839{left:534px;bottom:284px;letter-spacing:-0.1px;}
#t1x_4839{left:190px;bottom:260px;letter-spacing:-0.13px;}
#t1y_4839{left:534px;bottom:260px;letter-spacing:-0.11px;}
#t1z_4839{left:534px;bottom:243px;letter-spacing:-0.11px;}
#t20_4839{left:534px;bottom:226px;letter-spacing:-0.11px;}
#t21_4839{left:190px;bottom:202px;letter-spacing:-0.13px;}
#t22_4839{left:534px;bottom:202px;letter-spacing:-0.11px;}
#t23_4839{left:534px;bottom:185px;letter-spacing:-0.11px;word-spacing:-0.43px;}
#t24_4839{left:534px;bottom:168px;letter-spacing:-0.12px;}
#t25_4839{left:190px;bottom:144px;letter-spacing:-0.14px;}
#t26_4839{left:534px;bottom:144px;letter-spacing:-0.12px;}
#t27_4839{left:86px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t28_4839{left:172px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t29_4839{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t2a_4839{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t2b_4839{left:229px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2c_4839{left:463px;bottom:1046px;letter-spacing:-0.14px;}
#t2d_4839{left:645px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2e_4839{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2f_4839{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4839{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4839{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4839{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4839{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4839{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4839" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4839Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4839" style="-webkit-user-select: none;"><object width="935" height="1210" data="4839/4839.svg" type="image/svg+xml" id="pdf4839" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4839" class="t s1_4839">Vol. 4 </span><span id="t2_4839" class="t s1_4839">2-317 </span>
<span id="t3_4839" class="t s2_4839">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4839" class="t s3_4839">0 </span><span id="t5_4839" class="t s3_4839">Thread </span><span id="t6_4839" class="t s3_4839">BIOS Done Indication (R/WO) </span>
<span id="t7_4839" class="t s3_4839">Set by BIOS when it finishes programming the </span>
<span id="t8_4839" class="t s3_4839">processor and wants to lock the memory </span>
<span id="t9_4839" class="t s3_4839">configuration from changes by software that is </span>
<span id="ta_4839" class="t s3_4839">running on this thread. </span>
<span id="tb_4839" class="t s3_4839">Writes to the bit will be ignored if EAX[0] is 0. </span>
<span id="tc_4839" class="t s3_4839">1 </span><span id="td_4839" class="t s3_4839">Package </span><span id="te_4839" class="t s3_4839">Package BIOS Done Indication (R/O) </span>
<span id="tf_4839" class="t s3_4839">When set to 1, all threads in the package have bit 0 of </span>
<span id="tg_4839" class="t s3_4839">this MSR set. </span>
<span id="th_4839" class="t s3_4839">31:2 </span><span id="ti_4839" class="t s3_4839">Reserved. </span>
<span id="tj_4839" class="t s3_4839">1F1H </span><span id="tk_4839" class="t s3_4839">497 </span><span id="tl_4839" class="t s3_4839">MSR_CRASHLOG_CONTROL </span><span id="tm_4839" class="t s3_4839">Thread </span><span id="tn_4839" class="t s3_4839">Write Data to a Crash Log Configuration </span>
<span id="to_4839" class="t s3_4839">0 </span><span id="tp_4839" class="t s3_4839">CDDIS: CrashDump_Disable </span>
<span id="tq_4839" class="t s3_4839">If set, indicates that Crash Dump is disabled. </span>
<span id="tr_4839" class="t s3_4839">63:1 </span><span id="ts_4839" class="t s3_4839">Reserved. </span>
<span id="tt_4839" class="t s3_4839">2A0H </span><span id="tu_4839" class="t s3_4839">672 </span><span id="tv_4839" class="t s3_4839">MSR_PRMRR_BASE_0 </span><span id="tw_4839" class="t s3_4839">Core </span><span id="tx_4839" class="t s3_4839">Processor Reserved Memory Range Register - </span>
<span id="ty_4839" class="t s3_4839">Physical Base Control Register (R/W) </span>
<span id="tz_4839" class="t s3_4839">2:0 </span><span id="t10_4839" class="t s3_4839">MEMTYPE: PRMRR BASE Memory Type. </span>
<span id="t11_4839" class="t s3_4839">3 </span><span id="t12_4839" class="t s3_4839">CONFIGURED: PRMRR BASE Configured. </span>
<span id="t13_4839" class="t s3_4839">11:4 </span><span id="t14_4839" class="t s3_4839">Reserved. </span>
<span id="t15_4839" class="t s3_4839">51:12 </span><span id="t16_4839" class="t s3_4839">BASE: PRMRR Base Address. </span>
<span id="t17_4839" class="t s3_4839">63:52 </span><span id="t18_4839" class="t s3_4839">Reserved. </span>
<span id="t19_4839" class="t s3_4839">30CH </span><span id="t1a_4839" class="t s3_4839">780 </span><span id="t1b_4839" class="t s3_4839">IA32_FIXED_CTR3 </span><span id="t1c_4839" class="t s3_4839">Thread </span><span id="t1d_4839" class="t s3_4839">Fixed-Function Performance Counter Register 3 (R/W) </span>
<span id="t1e_4839" class="t s3_4839">Bit definitions are the same as found in </span>
<span id="t1f_4839" class="t s3_4839">IA32_FIXED_CTR0, offset 309H. See Table 2-2. </span>
<span id="t1g_4839" class="t s3_4839">329H </span><span id="t1h_4839" class="t s3_4839">809 </span><span id="t1i_4839" class="t s3_4839">MSR_PERF_METRICS </span><span id="t1j_4839" class="t s3_4839">Thread </span><span id="t1k_4839" class="t s3_4839">Performance Metrics (R/W) </span>
<span id="t1l_4839" class="t s3_4839">Reports metrics directly. Software can check (and/or </span>
<span id="t1m_4839" class="t s3_4839">expose to its guests) the availability of </span>
<span id="t1n_4839" class="t s3_4839">PERF_METRICS feature using </span>
<span id="t1o_4839" class="t s3_4839">IA32_PERF_CAPABILITIES.PERF_METRICS_AVAILABL </span>
<span id="t1p_4839" class="t s3_4839">E (bit 15). </span>
<span id="t1q_4839" class="t s3_4839">7:0 </span><span id="t1r_4839" class="t s3_4839">Retiring. Percent of utilized slots by uops that </span>
<span id="t1s_4839" class="t s3_4839">eventually retire (commit). </span>
<span id="t1t_4839" class="t s3_4839">15:8 </span><span id="t1u_4839" class="t s3_4839">Bad Speculation. Percent of wasted slots due to </span>
<span id="t1v_4839" class="t s3_4839">incorrect speculation, covering utilized by uops that do </span>
<span id="t1w_4839" class="t s3_4839">not retire, or recovery bubbles (unutilized slots). </span>
<span id="t1x_4839" class="t s3_4839">23:16 </span><span id="t1y_4839" class="t s3_4839">Frontend Bound. Percent of unutilized slots where </span>
<span id="t1z_4839" class="t s3_4839">front-end did not deliver a uop while back-end is </span>
<span id="t20_4839" class="t s3_4839">ready. </span>
<span id="t21_4839" class="t s3_4839">31:24 </span><span id="t22_4839" class="t s3_4839">Backend Bound. Percent of unutilized slots where a </span>
<span id="t23_4839" class="t s3_4839">uop was not delivered to back-end due to lack of back- </span>
<span id="t24_4839" class="t s3_4839">end resources. </span>
<span id="t25_4839" class="t s3_4839">63:25 </span><span id="t26_4839" class="t s3_4839">Reserved. </span>
<span id="t27_4839" class="t s4_4839">Table 2-44. </span><span id="t28_4839" class="t s4_4839">MSRs Supported by 10th Generation Intel® Core™ Processors Based on Ice Lake Microarchitecture </span>
<span id="t29_4839" class="t s5_4839">Register </span>
<span id="t2a_4839" class="t s5_4839">Address </span><span id="t2b_4839" class="t s5_4839">Register Name / Bit Fields </span><span id="t2c_4839" class="t s5_4839">Scope </span><span id="t2d_4839" class="t s5_4839">Bit Description </span>
<span id="t2e_4839" class="t s5_4839">Hex </span><span id="t2f_4839" class="t s5_4839">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
