#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Dec 13 22:13:33 2021
# Process ID: 11920
# Current directory: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15068 C:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\FSMD_1\project_1\project_1.xpr
# Log file: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/vivado.log
# Journal file: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_6_FSM/project_6_FSM.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_6_FSM/project_6_FSM.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'calc_fsm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_6_FSM/project_6_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'calc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_6_FSM/project_6_FSM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj calc_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_6_FSM/project_6_FSM.srcs/sources_1/new/gcd_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gcd_fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_6_FSM/project_6_FSM.srcs/sim_1/imports/IAS0600_FSMD_Example/calc_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calc_fsm_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_6_FSM/project_6_FSM.sim/sim_1/behav/xsim'
"xelab -wto 46a26359fa464636b79c77d72c70c33a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 46a26359fa464636b79c77d72c70c33a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.gcd_fsm [gcd_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.calc_fsm_tb
Built simulation snapshot calc_fsm_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_6_FSM/project_6_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "calc_fsm_tb_behav -key {Behavioral:sim_1:Functional:calc_fsm_tb} -tclbatch {calc_fsm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source calc_fsm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'calc_fsm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1133.699 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1133.699 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'calc_fsm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_6_FSM/project_6_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'calc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_6_FSM/project_6_FSM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj calc_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_6_FSM/project_6_FSM.srcs/sim_1/imports/IAS0600_FSMD_Example/calc_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calc_fsm_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'calc_fsm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_6_FSM/project_6_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_6_FSM/project_6_FSM.sim/sim_1/behav/xsim'
"xelab -wto 46a26359fa464636b79c77d72c70c33a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 46a26359fa464636b79c77d72c70c33a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.gcd_fsm [gcd_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.calc_fsm_tb
Built simulation snapshot calc_fsm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1758.363 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'calc_fsm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_6_FSM/project_6_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'calc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_6_FSM/project_6_FSM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj calc_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_6_FSM/project_6_FSM.srcs/sim_1/imports/IAS0600_FSMD_Example/calc_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calc_fsm_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'calc_fsm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_6_FSM/project_6_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_6_FSM/project_6_FSM.sim/sim_1/behav/xsim'
"xelab -wto 46a26359fa464636b79c77d72c70c33a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 46a26359fa464636b79c77d72c70c33a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.gcd_fsm [gcd_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.calc_fsm_tb
Built simulation snapshot calc_fsm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1866.020 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'calc_fsm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_6_FSM/project_6_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'calc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_6_FSM/project_6_FSM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj calc_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_6_FSM/project_6_FSM.srcs/sim_1/imports/IAS0600_FSMD_Example/calc_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calc_fsm_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'calc_fsm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_6_FSM/project_6_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_6_FSM/project_6_FSM.sim/sim_1/behav/xsim'
"xelab -wto 46a26359fa464636b79c77d72c70c33a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 46a26359fa464636b79c77d72c70c33a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.gcd_fsm [gcd_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.calc_fsm_tb
Built simulation snapshot calc_fsm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1866.020 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'calc_fsm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_6_FSM/project_6_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'calc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_6_FSM/project_6_FSM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj calc_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_6_FSM/project_6_FSM.srcs/sim_1/imports/IAS0600_FSMD_Example/calc_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calc_fsm_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'calc_fsm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_6_FSM/project_6_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_6_FSM/project_6_FSM.sim/sim_1/behav/xsim'
"xelab -wto 46a26359fa464636b79c77d72c70c33a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 46a26359fa464636b79c77d72c70c33a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.gcd_fsm [gcd_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.calc_fsm_tb
Built simulation snapshot calc_fsm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1866.020 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'calc_fsm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_6_FSM/project_6_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'calc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_6_FSM/project_6_FSM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj calc_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_6_FSM/project_6_FSM.srcs/sim_1/imports/IAS0600_FSMD_Example/calc_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calc_fsm_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'calc_fsm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_6_FSM/project_6_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_6_FSM/project_6_FSM.sim/sim_1/behav/xsim'
"xelab -wto 46a26359fa464636b79c77d72c70c33a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 46a26359fa464636b79c77d72c70c33a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.gcd_fsm [gcd_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.calc_fsm_tb
Built simulation snapshot calc_fsm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1866.020 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
add_files -fileset constrs_1 -norecurse {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_6_FSM/project_6_FSM.srcs/Nexys4DDR_Master.xdc}}
import_files -fileset constrs_1 {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_6_FSM/project_6_FSM.srcs/Nexys4DDR_Master.xdc}}
launch_runs impl_1 -jobs 16
[Mon Dec 13 23:00:13 2021] Launched synth_1...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_6_FSM/project_6_FSM.runs/synth_1/runme.log
[Mon Dec 13 23:00:14 2021] Launched impl_1...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_6_FSM/project_6_FSM.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Dec 13 23:01:28 2021] Launched impl_1...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_6_FSM/project_6_FSM.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1866.020 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2135.188 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2135.188 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2135.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2299.754 ; gain = 433.734
archive_project {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_6_FSM.xpr.zip} -temp_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/.Xil/Vivado-11920-LAPTOP-1AC7T8FO} -force -exclude_run_results
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/.Xil/Vivado-11920-LAPTOP-1AC7T8FO' for archiving project
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_6_FSM/project_6_FSM.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/.Xil/Vivado-11920-LAPTOP-1AC7T8FO/PrjAr/_X_'.
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_6_FSM.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 13 23:04:05 2021...
