	; Module start
	.compiler_version	"TASKING VX-toolset for TriCore: C compiler v6.3r1 Build 19041558 SN 99294086"
	.compiler_invocation	"ctc --dep-file=Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Trap\\.IfxCpu_Trap.o.d --fp-model=c,f,l,n,r,S,T,z -D__CPU__=tc26x -D__CPU_TC26X__ --core=tc1.6.x --iso=99 -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\CODE -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Build -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Impl -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Lib -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Lib\\DataHandling -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Lib\\InternalMux -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_PinMap -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin\\Asc -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin\\Lin -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin\\Spi -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin\\Std -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6 -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\Icu -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\PwmBc -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\PwmHl -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\Std -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\Timer -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\TimerWithTrigger -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\TPwm -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cif -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cif\\Cam -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cif\\Std -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\CStart -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Irq -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Trap -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dma -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dma\\Dma -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dma\\Std -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dsadc -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dsadc\\Dsadc -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dsadc\\Rdc -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dsadc\\Std -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dts -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dts\\Dts -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dts\\Std -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Emem -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Emem\\Std -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eray -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eray\\Eray -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eray\\Std -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eth -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eth\\Phy_Pef7071 -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eth\\Std -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fce -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fce\\Crc -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fce\\Std -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fft -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fft\\Fft -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fft\\Std -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Flash -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Flash\\Std -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gpt12 -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gpt12\\IncrEnc -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gpt12\\Std -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Atom -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Atom\\Pwm -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Atom\\PwmHl -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Atom\\Timer -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Std -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tim -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tim\\In -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tom -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tom\\Pwm -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tom\\PwmHl -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tom\\Timer -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Trig -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Hssl -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Hssl\\Hssl -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Hssl\\Std -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\I2c -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\I2c\\I2c -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\I2c\\Std -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Iom -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Iom\\Driver -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Iom\\Std -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Msc -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Msc\\Msc -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Msc\\Std -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Multican -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Multican\\Can -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Multican\\Std -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Port -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Port\\Io -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Port\\Std -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5 -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5\\Psi5 -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5\\Std -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5s -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5s\\Psi5s -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5s\\Std -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Qspi -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Qspi\\SpiMaster -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Qspi\\SpiSlave -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Qspi\\Std -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Scu -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Scu\\Std -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Sent -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Sent\\Sent -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Sent\\Std -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Smu -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Smu\\Std -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Src -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Src\\Std -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Stm -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Stm\\Std -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Stm\\Timer -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Vadc -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Vadc\\Adc -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Vadc\\Std -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\Infra -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\Infra\\Platform -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\Infra\\Platform\\Tricore -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\Infra\\Platform\\Tricore\\Compilers -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\Infra\\Sfr -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\Infra\\Sfr\\TC26B -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\Infra\\Sfr\\TC26B\\_Reg -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\Service -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\Service\\CpuGeneric -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\seekfree_libraries -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\seekfree_libraries\\common -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\seekfree_peripheral -IE:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\USER -g2 -wW557 --make-target=Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Trap\\IfxCpu_Trap.o -t4 --language=-gcc,-volatile,+strings,-kanji --default-near-size=0 -O1 --default-a1-size=0 --default-a0-size=0 --source --align=0 --switch=auto --error-limit=42 -o Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Trap\\IfxCpu_Trap.src ..\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Trap\\IfxCpu_Trap.c"
	.compiler_name		"ctc"
	;source	'..\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Trap\\IfxCpu_Trap.c'

	
$TC16X
	
	.sdecl	'.text.IfxCpu_Trap.IfxCpu_Trap_memoryManagementError',code,cluster('IfxCpu_Trap_memoryManagementError')
	.sect	'.text.IfxCpu_Trap.IfxCpu_Trap_memoryManagementError'
	.align	2
	
	.global	IfxCpu_Trap_memoryManagementError

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	     1  /**
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	     2   * \file IfxCpu_Trap.c
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	     3   * \brief This file contains the APIs for Trap related functions.
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	     4   *
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	     5   *
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	     6   * \version iLLD_1_0_1_11_0
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	     7   * \copyright Copyright (c) 2012 Infineon Technologies AG. All rights reserved.
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	     8   *
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	     9   *
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    10   *                                 IMPORTANT NOTICE
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    11   *
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    12   *
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    14   * the company in which ordinary course of business you are acting and (ii) 
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    16   * terms of use are agreed, use of this file is subject to following:
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    17  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    18  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    20  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    21   * Permission is hereby granted, free of charge, to any person or 
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    22   * organization obtaining a copy of the software and accompanying 
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    23   * documentation covered by this license (the "Software") to use, reproduce,
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    24   * display, distribute, execute, and transmit the Software, and to prepare
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    25   * derivative works of the Software, and to permit third-parties to whom the 
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    26   * Software is furnished to do so, all subject to the following:
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    27  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    28   * The copyright notices in the Software and this entire statement, including
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    29   * the above license grant, this restriction and the following disclaimer, must
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    30   * be included in all copies of the Software, in whole or in part, and all
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    31   * derivative works of the Software, unless such copies or derivative works are
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    32   * solely in the form of machine-executable object code generated by a source
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    33   * language processor.
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    34  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    41   * DEALINGS IN THE SOFTWARE.
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    42  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    43   *
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    44   *
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    45   */
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    46  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    47  /*******************************************************************************
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    48  **                      Includes                                              **
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    49  *******************************************************************************/
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    50  #include "IfxCpu_Trap.h"
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    51  #include "Cpu/Std/IfxCpu.h"
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    52  #include "Cpu/Std/IfxCpu_Intrinsics.h"
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    53  #include "IfxCpu_reg.h"
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    54  #include "Ifx_Cfg.h"
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    55  #ifdef IFX_CFG_EXTEND_TRAP_HOOKS
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    56  #include "Ifx_Cfg_Trap.h"
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    57  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    58  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    59  /******************************************************************************/
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    60  /*                           Macros                                           */
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    61  /******************************************************************************/
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    62  /** \brief Configuration for CpuX enable.
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    63   *
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    64   */
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    65  #ifndef IFX_CFG_CPU_TRAP_TSR_HOOK
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    66  #   define IFX_CFG_CPU_TRAP_TSR_HOOK(trapWatch)          /**< By default macro is empty*/
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    67  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    68  #ifndef IFX_CFG_CPU_TRAP_SYSCALL_CPU0_HOOK
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    69  #   define IFX_CFG_CPU_TRAP_SYSCALL_CPU0_HOOK(trapWatch) ((void)trapWatch) /**< By default macro is empty*/
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    70  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    71  #ifndef IFX_CFG_CPU_TRAP_SYSCALL_CPU1_HOOK
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    72  #   define IFX_CFG_CPU_TRAP_SYSCALL_CPU1_HOOK(trapWatch) ((void)trapWatch) /**< By default macro is empty*/
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    73  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    74  #ifndef IFX_CFG_CPU_TRAP_SYSCALL_CPU2_HOOK
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    75  #   define IFX_CFG_CPU_TRAP_SYSCALL_CPU2_HOOK(trapWatch) ((void)trapWatch) /**< By default macro is empty*/
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    76  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    77  #ifndef IFX_CFG_CPU_TRAP_SYSCALL_CPU3_HOOK
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    78  #   define IFX_CFG_CPU_TRAP_SYSCALL_CPU3_HOOK(trapWatch) ((void)trapWatch) /**< By default macro is empty*/
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    79  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    80  #ifndef IFX_CFG_CPU_TRAP_SYSCALL_CPU4_HOOK
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    81  #   define IFX_CFG_CPU_TRAP_SYSCALL_CPU4_HOOK(trapWatch) ((void)trapWatch) /**< By default macro is empty*/
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    82  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    83  #ifndef IFX_CFG_CPU_TRAP_SYSCALL_CPU5_HOOK
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    84  #   define IFX_CFG_CPU_TRAP_SYSCALL_CPU5_HOOK(trapWatch) ((void)trapWatch) /**< By default macro is empty*/
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    85  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    86  #ifndef IFX_CFG_CPU_TRAP_NMI_HOOK
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    87  #   define IFX_CFG_CPU_TRAP_NMI_HOOK(trapWatch)          ((void)trapWatch) /**< By default NMI macro is empty*/
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    88  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    89  #ifndef IFX_CFG_CPU_TRAP_MME_HOOK
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    90  #   define IFX_CFG_CPU_TRAP_MME_HOOK(trapWatch)    ((void)trapWatch)      /**< By default memory Management Error macro is empty*/
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    91  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    92  #ifndef IFX_CFG_CPU_TRAP_IPE_HOOK
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    93  #   define IFX_CFG_CPU_TRAP_IPE_HOOK(trapWatch)    ((void)trapWatch)      /**< By default internal Protection Error macro is empty*/
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    94  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    95  #ifndef IFX_CFG_CPU_TRAP_IE_HOOK
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    96  #   define IFX_CFG_CPU_TRAP_IE_HOOK(trapWatch)     ((void)trapWatch)      /**< By default instruction Error macro is empty*/
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    97  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    98  #ifndef IFX_CFG_CPU_TRAP_CME_HOOK
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	    99  #   define IFX_CFG_CPU_TRAP_CME_HOOK(trapWatch)    ((void)trapWatch)      /**< By default context Management Error macro is empty*/
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   100  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   101  #ifndef IFX_CFG_CPU_TRAP_BE_HOOK
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   102  #   define IFX_CFG_CPU_TRAP_BE_HOOK(trapWatch)     ((void)trapWatch)      /**< By default bus Error macro is empty*/
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   103  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   104  #ifndef IFX_CFG_CPU_TRAP_ASSERT_HOOK
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   105  #   define IFX_CFG_CPU_TRAP_ASSERT_HOOK(trapWatch) ((void)trapWatch)     /**< By default assertion is empty*/
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   106  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   107  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   108  #ifndef IFX_CFG_CPU_TRAP_DEBUG
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   109   #define IFX_CFG_CPU_TRAP_DEBUG __debug()
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   110  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   111  /*******************************************************************************
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   112  **                      variables                                     **
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   113  *******************************************************************************/
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   114  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   115  /*******************************************************************************
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   116  **                      Function definitions                          **
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   117  *******************************************************************************/
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   118  IFX_INLINE IfxCpu_Trap IfxCpu_Trap_extractTrapInfo(uint8 trapClass, uint32 tin)
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   119  {
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   120      IfxCpu_Trap trapInfo;
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   121      trapInfo.tAddr  = (unsigned int)__getA11();
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   122      trapInfo.tClass = trapClass;
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   123      trapInfo.tId    = tin;
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   124      trapInfo.tCpu   = IfxCpu_getCoreId();
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   125      return trapInfo;
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   126  }
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   127  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   128  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   129  void IfxCpu_Trap_memoryManagementError(uint32 tin)
; Function IfxCpu_Trap_memoryManagementError
.L3:
IfxCpu_Trap_memoryManagementError:	.type	func
	sub.a	a10,#8
.L89:

; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu_IntrinsicsTasking.h	   351      __asm("mov.aa %0, a11": "=a" (res) : :"a11");      (inlined)
	
	mov.aa a15, a11
.L223:
	
.L258:
	mov.d	d0,a15
.L99:
	insert	d1,d1,#0,#8,#8
.L259:
	insert	d1,d1,d4,#0,#8
.L104:

; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   667  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   668  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   669  IFX_INLINE void IfxCpu_enableInterrupts(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   670  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   671      __enable();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   672  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   673  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   674  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   675  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   676  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   677      uint32 cpu_pmaVal;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   678      uint16 checkRestrictionMask;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   679      uint32 coreIndex   = IfxCpu_getCoreIndex();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   680      uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[coreIndex]);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   681  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   682      /*resolve the restrictions*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   683      /*In PMA0 Segment-C and Segment[7-CoreID] must have the same value */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   684      checkRestrictionMask = ((uint16)1 << (7 - coreIndex)) | ((uint16)1 << 0xC);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   685  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   686      if ((segmentNumberMask & checkRestrictionMask) != 0)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   687      {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   688          segmentNumberMask |= checkRestrictionMask;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   689      }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   690  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   691      cpu_pmaVal = __mfcr(CPU_PMA0);                                                              /* Read the CPU_PMA0 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   692  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   693      cpu_pmaVal = enable ? (cpu_pmaVal | segmentNumberMask) : (cpu_pmaVal & ~segmentNumberMask); /* enable or disable the corresponding bitfield */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   694  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   695      /*The CPU_PMA registers are ENDINIT protected*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   696      IfxScuWdt_clearCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   697      /*When changing the value of the CPU_PMAx registers both the instruction and data caches should be invalidated*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   698      /*Write to PMA0 register for selecting the cacheability for data cache*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   699      __dsync();      /* DSYNC instruction should be executed immediately prior to the MTCR*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   700      __mtcr(CPU_PMA0, cpu_pmaVal);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   701      __isync();      /* ISYNC instruction executed immediately following MTCR */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   702      IfxScuWdt_setCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   703  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   704  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   705  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   706  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   707  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   708      uint32 cpu_pmaVal;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   709      uint16 checkRestrictionMask;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   710      uint32 coreIndex   = IfxCpu_getCoreIndex();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   711      uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[coreIndex]);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   712  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   713      /*resolve the restrictions*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   714      /*In PMA1 Segment-D and Segment[7-CoreID] must have the same value */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   715      checkRestrictionMask = ((uint16)1 << (7 - coreIndex)) | ((uint16)1 << 0xD);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   716  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   717      if ((segmentNumberMask & checkRestrictionMask) != 0)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   718      {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   719          segmentNumberMask |= checkRestrictionMask;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   720      }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   721  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   722      cpu_pmaVal = __mfcr(CPU_PMA1);                                                              /* Read the CPU_PMA1 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   723  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   724      cpu_pmaVal = enable ? (cpu_pmaVal | segmentNumberMask) : (cpu_pmaVal & ~segmentNumberMask); /* enable or disable the corresponding bitfield */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   725  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   726      /*The CPU_PMA registers are ENDINIT protected*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   727      IfxScuWdt_clearCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   728      /*When changing the value of the CPU_PMAx registers both the instruction and data caches should be invalidated*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   729      /*Write to PMA1 register for selecting the cacheability for data cache*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   730      __dsync();      /* DSYNC instruction should be executed immediately prior to the MTCR */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   731      __mtcr(CPU_PMA1, cpu_pmaVal);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   732      __isync();      /* ISYNC instruction executed immediately following MTCR */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   733      IfxScuWdt_setCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   734  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   735  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   736  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   737  IFX_INLINE void IfxCpu_forceDisableInterrupts(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   738  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   739      __disable();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   740      __nop();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   741  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   742  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   743  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   744  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   745  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   746      Ifx_CPU *module;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   747  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   748      if (cpu < IfxCpu_ResourceCpu_none)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   749      {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   750          module = (Ifx_CPU *)IfxCpu_cfg_indexMap[cpu].module;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   751      }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   752      else
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   753      {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   754          module = NULL_PTR;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   755      }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   756  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   757      return module;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   758  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   759  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   760  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   761  IFX_INLINE uint32 IfxCpu_getClockCounter(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   762  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   763      return IfxCpu_getPerformanceCounter(CPU_CCNT);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   764  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   765  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   766  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   767  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   768  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   769      return IfxCpu_getPerformanceCounterStickyOverflow(CPU_CCNT);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   770  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   771  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   772  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   773  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   774  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   775      Ifx_CPU_CORE_ID reg;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   776      reg.U = __mfcr(CPU_CORE_ID);
	mfcr	d15,#65052
.L225:

; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   777      return (IfxCpu_Id)reg.B.CORE_ID;
	and	d15,#7
.L105:
	extr.u	d2,d1,#16,#8
.L260:
	insert	d15,d2,d15,#0,#3
	insert	d1,d1,d15,#16,#8
.L261:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   130  {
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   131      volatile IfxCpu_Trap trapWatch;
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   132      trapWatch = IfxCpu_Trap_extractTrapInfo(IfxCpu_Trap_Class_memoryManagement, tin);
	st.d	[a10]0,e0
.L90:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   133      IFX_CFG_CPU_TRAP_MME_HOOK(trapWatch);
	ld.d	e0,[a10]0
.L224:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   134      IFX_CFG_CPU_TRAP_DEBUG;
	debug
.L262:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   135      __asm("rslcx"); /* Restore lower context before returning. lower context was stored in the trap vector */
	rslcx
.L263:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   136      __asm("rfe");
	rfe
.L264:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   137  }
	ret
.L83:
	
__IfxCpu_Trap_memoryManagementError_function_end:
	.size	IfxCpu_Trap_memoryManagementError,__IfxCpu_Trap_memoryManagementError_function_end-IfxCpu_Trap_memoryManagementError
.L32:
	; End of function
	
	.sdecl	'.text.IfxCpu_Trap.IfxCpu_Trap_internalProtectionError',code,cluster('IfxCpu_Trap_internalProtectionError')
	.sect	'.text.IfxCpu_Trap.IfxCpu_Trap_internalProtectionError'
	.align	2
	
	.global	IfxCpu_Trap_internalProtectionError

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   138  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   139  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   140  void IfxCpu_Trap_internalProtectionError(uint32 tin)
; Function IfxCpu_Trap_internalProtectionError
.L5:
IfxCpu_Trap_internalProtectionError:	.type	func
	sub.a	a10,#8
.L113:

; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu_IntrinsicsTasking.h	   351      __asm("mov.aa %0, a11": "=a" (res) : :"a11");      (inlined)
	
	mov.aa a15, a11
.L226:
	
.L269:
	mov.d	d0,a15
.L118:
	insert	d1,d1,#1,#8,#8
.L270:
	insert	d1,d1,d4,#0,#8
.L120:

; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   667  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   668  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   669  IFX_INLINE void IfxCpu_enableInterrupts(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   670  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   671      __enable();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   672  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   673  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   674  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   675  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   676  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   677      uint32 cpu_pmaVal;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   678      uint16 checkRestrictionMask;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   679      uint32 coreIndex   = IfxCpu_getCoreIndex();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   680      uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[coreIndex]);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   681  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   682      /*resolve the restrictions*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   683      /*In PMA0 Segment-C and Segment[7-CoreID] must have the same value */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   684      checkRestrictionMask = ((uint16)1 << (7 - coreIndex)) | ((uint16)1 << 0xC);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   685  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   686      if ((segmentNumberMask & checkRestrictionMask) != 0)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   687      {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   688          segmentNumberMask |= checkRestrictionMask;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   689      }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   690  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   691      cpu_pmaVal = __mfcr(CPU_PMA0);                                                              /* Read the CPU_PMA0 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   692  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   693      cpu_pmaVal = enable ? (cpu_pmaVal | segmentNumberMask) : (cpu_pmaVal & ~segmentNumberMask); /* enable or disable the corresponding bitfield */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   694  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   695      /*The CPU_PMA registers are ENDINIT protected*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   696      IfxScuWdt_clearCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   697      /*When changing the value of the CPU_PMAx registers both the instruction and data caches should be invalidated*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   698      /*Write to PMA0 register for selecting the cacheability for data cache*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   699      __dsync();      /* DSYNC instruction should be executed immediately prior to the MTCR*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   700      __mtcr(CPU_PMA0, cpu_pmaVal);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   701      __isync();      /* ISYNC instruction executed immediately following MTCR */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   702      IfxScuWdt_setCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   703  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   704  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   705  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   706  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   707  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   708      uint32 cpu_pmaVal;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   709      uint16 checkRestrictionMask;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   710      uint32 coreIndex   = IfxCpu_getCoreIndex();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   711      uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[coreIndex]);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   712  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   713      /*resolve the restrictions*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   714      /*In PMA1 Segment-D and Segment[7-CoreID] must have the same value */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   715      checkRestrictionMask = ((uint16)1 << (7 - coreIndex)) | ((uint16)1 << 0xD);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   716  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   717      if ((segmentNumberMask & checkRestrictionMask) != 0)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   718      {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   719          segmentNumberMask |= checkRestrictionMask;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   720      }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   721  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   722      cpu_pmaVal = __mfcr(CPU_PMA1);                                                              /* Read the CPU_PMA1 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   723  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   724      cpu_pmaVal = enable ? (cpu_pmaVal | segmentNumberMask) : (cpu_pmaVal & ~segmentNumberMask); /* enable or disable the corresponding bitfield */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   725  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   726      /*The CPU_PMA registers are ENDINIT protected*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   727      IfxScuWdt_clearCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   728      /*When changing the value of the CPU_PMAx registers both the instruction and data caches should be invalidated*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   729      /*Write to PMA1 register for selecting the cacheability for data cache*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   730      __dsync();      /* DSYNC instruction should be executed immediately prior to the MTCR */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   731      __mtcr(CPU_PMA1, cpu_pmaVal);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   732      __isync();      /* ISYNC instruction executed immediately following MTCR */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   733      IfxScuWdt_setCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   734  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   735  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   736  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   737  IFX_INLINE void IfxCpu_forceDisableInterrupts(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   738  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   739      __disable();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   740      __nop();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   741  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   742  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   743  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   744  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   745  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   746      Ifx_CPU *module;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   747  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   748      if (cpu < IfxCpu_ResourceCpu_none)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   749      {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   750          module = (Ifx_CPU *)IfxCpu_cfg_indexMap[cpu].module;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   751      }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   752      else
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   753      {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   754          module = NULL_PTR;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   755      }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   756  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   757      return module;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   758  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   759  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   760  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   761  IFX_INLINE uint32 IfxCpu_getClockCounter(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   762  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   763      return IfxCpu_getPerformanceCounter(CPU_CCNT);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   764  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   765  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   766  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   767  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   768  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   769      return IfxCpu_getPerformanceCounterStickyOverflow(CPU_CCNT);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   770  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   771  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   772  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   773  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   774  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   775      Ifx_CPU_CORE_ID reg;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   776      reg.U = __mfcr(CPU_CORE_ID);
	mfcr	d15,#65052
.L228:

; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   777      return (IfxCpu_Id)reg.B.CORE_ID;
	and	d15,#7
.L121:
	extr.u	d2,d1,#16,#8
.L271:
	insert	d15,d2,d15,#0,#3
	insert	d1,d1,d15,#16,#8
.L272:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   141  {
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   142      volatile IfxCpu_Trap trapWatch;
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   143      trapWatch = IfxCpu_Trap_extractTrapInfo(IfxCpu_Trap_Class_internalProtection, tin);
	st.d	[a10]0,e0
.L114:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   144      IFX_CFG_CPU_TRAP_IPE_HOOK(trapWatch);
	ld.d	e0,[a10]0
.L227:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   145      IFX_CFG_CPU_TRAP_DEBUG;
	debug
.L273:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   146      __asm("rslcx"); /* Restore lower context before returning. lower context was stored in the trap vector */
	rslcx
.L274:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   147      __asm("rfe");
	rfe
.L275:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   148  }
	ret
.L109:
	
__IfxCpu_Trap_internalProtectionError_function_end:
	.size	IfxCpu_Trap_internalProtectionError,__IfxCpu_Trap_internalProtectionError_function_end-IfxCpu_Trap_internalProtectionError
.L37:
	; End of function
	
	.sdecl	'.text.IfxCpu_Trap.IfxCpu_Trap_instructionError',code,cluster('IfxCpu_Trap_instructionError')
	.sect	'.text.IfxCpu_Trap.IfxCpu_Trap_instructionError'
	.align	2
	
	.global	IfxCpu_Trap_instructionError

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   149  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   150  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   151  void IfxCpu_Trap_instructionError(uint32 tin)
; Function IfxCpu_Trap_instructionError
.L7:
IfxCpu_Trap_instructionError:	.type	func
	sub.a	a10,#8
.L127:

; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu_IntrinsicsTasking.h	   351      __asm("mov.aa %0, a11": "=a" (res) : :"a11");      (inlined)
	
	mov.aa a15, a11
.L229:
	
.L280:
	mov.d	d0,a15
.L132:
	insert	d1,d1,#2,#8,#8
.L281:
	insert	d1,d1,d4,#0,#8
.L134:

; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   667  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   668  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   669  IFX_INLINE void IfxCpu_enableInterrupts(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   670  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   671      __enable();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   672  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   673  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   674  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   675  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   676  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   677      uint32 cpu_pmaVal;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   678      uint16 checkRestrictionMask;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   679      uint32 coreIndex   = IfxCpu_getCoreIndex();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   680      uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[coreIndex]);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   681  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   682      /*resolve the restrictions*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   683      /*In PMA0 Segment-C and Segment[7-CoreID] must have the same value */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   684      checkRestrictionMask = ((uint16)1 << (7 - coreIndex)) | ((uint16)1 << 0xC);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   685  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   686      if ((segmentNumberMask & checkRestrictionMask) != 0)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   687      {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   688          segmentNumberMask |= checkRestrictionMask;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   689      }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   690  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   691      cpu_pmaVal = __mfcr(CPU_PMA0);                                                              /* Read the CPU_PMA0 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   692  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   693      cpu_pmaVal = enable ? (cpu_pmaVal | segmentNumberMask) : (cpu_pmaVal & ~segmentNumberMask); /* enable or disable the corresponding bitfield */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   694  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   695      /*The CPU_PMA registers are ENDINIT protected*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   696      IfxScuWdt_clearCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   697      /*When changing the value of the CPU_PMAx registers both the instruction and data caches should be invalidated*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   698      /*Write to PMA0 register for selecting the cacheability for data cache*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   699      __dsync();      /* DSYNC instruction should be executed immediately prior to the MTCR*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   700      __mtcr(CPU_PMA0, cpu_pmaVal);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   701      __isync();      /* ISYNC instruction executed immediately following MTCR */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   702      IfxScuWdt_setCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   703  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   704  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   705  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   706  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   707  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   708      uint32 cpu_pmaVal;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   709      uint16 checkRestrictionMask;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   710      uint32 coreIndex   = IfxCpu_getCoreIndex();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   711      uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[coreIndex]);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   712  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   713      /*resolve the restrictions*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   714      /*In PMA1 Segment-D and Segment[7-CoreID] must have the same value */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   715      checkRestrictionMask = ((uint16)1 << (7 - coreIndex)) | ((uint16)1 << 0xD);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   716  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   717      if ((segmentNumberMask & checkRestrictionMask) != 0)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   718      {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   719          segmentNumberMask |= checkRestrictionMask;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   720      }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   721  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   722      cpu_pmaVal = __mfcr(CPU_PMA1);                                                              /* Read the CPU_PMA1 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   723  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   724      cpu_pmaVal = enable ? (cpu_pmaVal | segmentNumberMask) : (cpu_pmaVal & ~segmentNumberMask); /* enable or disable the corresponding bitfield */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   725  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   726      /*The CPU_PMA registers are ENDINIT protected*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   727      IfxScuWdt_clearCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   728      /*When changing the value of the CPU_PMAx registers both the instruction and data caches should be invalidated*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   729      /*Write to PMA1 register for selecting the cacheability for data cache*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   730      __dsync();      /* DSYNC instruction should be executed immediately prior to the MTCR */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   731      __mtcr(CPU_PMA1, cpu_pmaVal);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   732      __isync();      /* ISYNC instruction executed immediately following MTCR */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   733      IfxScuWdt_setCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   734  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   735  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   736  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   737  IFX_INLINE void IfxCpu_forceDisableInterrupts(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   738  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   739      __disable();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   740      __nop();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   741  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   742  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   743  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   744  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   745  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   746      Ifx_CPU *module;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   747  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   748      if (cpu < IfxCpu_ResourceCpu_none)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   749      {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   750          module = (Ifx_CPU *)IfxCpu_cfg_indexMap[cpu].module;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   751      }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   752      else
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   753      {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   754          module = NULL_PTR;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   755      }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   756  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   757      return module;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   758  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   759  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   760  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   761  IFX_INLINE uint32 IfxCpu_getClockCounter(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   762  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   763      return IfxCpu_getPerformanceCounter(CPU_CCNT);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   764  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   765  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   766  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   767  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   768  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   769      return IfxCpu_getPerformanceCounterStickyOverflow(CPU_CCNT);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   770  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   771  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   772  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   773  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   774  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   775      Ifx_CPU_CORE_ID reg;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   776      reg.U = __mfcr(CPU_CORE_ID);
	mfcr	d15,#65052
.L231:

; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   777      return (IfxCpu_Id)reg.B.CORE_ID;
	and	d15,#7
.L135:
	extr.u	d2,d1,#16,#8
.L282:
	insert	d15,d2,d15,#0,#3
	insert	d1,d1,d15,#16,#8
.L283:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   152  {
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   153      volatile IfxCpu_Trap trapWatch;
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   154      trapWatch = IfxCpu_Trap_extractTrapInfo(IfxCpu_Trap_Class_instructionErrors, tin);
	st.d	[a10]0,e0
.L128:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   155      IFX_CFG_CPU_TRAP_IE_HOOK(trapWatch);
	ld.d	e0,[a10]0
.L230:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   156      IFX_CFG_CPU_TRAP_DEBUG;
	debug
.L284:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   157      __asm("rslcx"); /* Restore lower context before returning. lower context was stored in the trap vector */
	rslcx
.L285:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   158      __asm("rfe");
	rfe
.L286:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   159  }
	ret
.L123:
	
__IfxCpu_Trap_instructionError_function_end:
	.size	IfxCpu_Trap_instructionError,__IfxCpu_Trap_instructionError_function_end-IfxCpu_Trap_instructionError
.L42:
	; End of function
	
	.sdecl	'.text.IfxCpu_Trap.IfxCpu_Trap_contextManagementError',code,cluster('IfxCpu_Trap_contextManagementError')
	.sect	'.text.IfxCpu_Trap.IfxCpu_Trap_contextManagementError'
	.align	2
	
	.global	IfxCpu_Trap_contextManagementError

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   160  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   161  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   162  void IfxCpu_Trap_contextManagementError(uint32 tin)
; Function IfxCpu_Trap_contextManagementError
.L9:
IfxCpu_Trap_contextManagementError:	.type	func
	sub.a	a10,#8
.L141:

; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu_IntrinsicsTasking.h	   351      __asm("mov.aa %0, a11": "=a" (res) : :"a11");      (inlined)
	
	mov.aa a15, a11
.L232:
	
.L291:
	mov.d	d0,a15
.L146:
	insert	d1,d1,#3,#8,#8
.L292:
	insert	d1,d1,d4,#0,#8
.L148:

; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   667  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   668  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   669  IFX_INLINE void IfxCpu_enableInterrupts(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   670  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   671      __enable();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   672  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   673  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   674  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   675  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   676  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   677      uint32 cpu_pmaVal;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   678      uint16 checkRestrictionMask;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   679      uint32 coreIndex   = IfxCpu_getCoreIndex();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   680      uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[coreIndex]);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   681  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   682      /*resolve the restrictions*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   683      /*In PMA0 Segment-C and Segment[7-CoreID] must have the same value */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   684      checkRestrictionMask = ((uint16)1 << (7 - coreIndex)) | ((uint16)1 << 0xC);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   685  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   686      if ((segmentNumberMask & checkRestrictionMask) != 0)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   687      {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   688          segmentNumberMask |= checkRestrictionMask;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   689      }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   690  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   691      cpu_pmaVal = __mfcr(CPU_PMA0);                                                              /* Read the CPU_PMA0 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   692  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   693      cpu_pmaVal = enable ? (cpu_pmaVal | segmentNumberMask) : (cpu_pmaVal & ~segmentNumberMask); /* enable or disable the corresponding bitfield */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   694  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   695      /*The CPU_PMA registers are ENDINIT protected*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   696      IfxScuWdt_clearCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   697      /*When changing the value of the CPU_PMAx registers both the instruction and data caches should be invalidated*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   698      /*Write to PMA0 register for selecting the cacheability for data cache*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   699      __dsync();      /* DSYNC instruction should be executed immediately prior to the MTCR*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   700      __mtcr(CPU_PMA0, cpu_pmaVal);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   701      __isync();      /* ISYNC instruction executed immediately following MTCR */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   702      IfxScuWdt_setCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   703  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   704  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   705  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   706  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   707  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   708      uint32 cpu_pmaVal;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   709      uint16 checkRestrictionMask;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   710      uint32 coreIndex   = IfxCpu_getCoreIndex();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   711      uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[coreIndex]);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   712  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   713      /*resolve the restrictions*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   714      /*In PMA1 Segment-D and Segment[7-CoreID] must have the same value */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   715      checkRestrictionMask = ((uint16)1 << (7 - coreIndex)) | ((uint16)1 << 0xD);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   716  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   717      if ((segmentNumberMask & checkRestrictionMask) != 0)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   718      {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   719          segmentNumberMask |= checkRestrictionMask;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   720      }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   721  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   722      cpu_pmaVal = __mfcr(CPU_PMA1);                                                              /* Read the CPU_PMA1 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   723  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   724      cpu_pmaVal = enable ? (cpu_pmaVal | segmentNumberMask) : (cpu_pmaVal & ~segmentNumberMask); /* enable or disable the corresponding bitfield */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   725  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   726      /*The CPU_PMA registers are ENDINIT protected*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   727      IfxScuWdt_clearCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   728      /*When changing the value of the CPU_PMAx registers both the instruction and data caches should be invalidated*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   729      /*Write to PMA1 register for selecting the cacheability for data cache*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   730      __dsync();      /* DSYNC instruction should be executed immediately prior to the MTCR */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   731      __mtcr(CPU_PMA1, cpu_pmaVal);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   732      __isync();      /* ISYNC instruction executed immediately following MTCR */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   733      IfxScuWdt_setCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   734  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   735  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   736  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   737  IFX_INLINE void IfxCpu_forceDisableInterrupts(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   738  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   739      __disable();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   740      __nop();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   741  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   742  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   743  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   744  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   745  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   746      Ifx_CPU *module;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   747  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   748      if (cpu < IfxCpu_ResourceCpu_none)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   749      {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   750          module = (Ifx_CPU *)IfxCpu_cfg_indexMap[cpu].module;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   751      }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   752      else
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   753      {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   754          module = NULL_PTR;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   755      }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   756  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   757      return module;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   758  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   759  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   760  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   761  IFX_INLINE uint32 IfxCpu_getClockCounter(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   762  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   763      return IfxCpu_getPerformanceCounter(CPU_CCNT);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   764  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   765  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   766  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   767  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   768  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   769      return IfxCpu_getPerformanceCounterStickyOverflow(CPU_CCNT);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   770  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   771  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   772  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   773  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   774  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   775      Ifx_CPU_CORE_ID reg;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   776      reg.U = __mfcr(CPU_CORE_ID);
	mfcr	d15,#65052
.L234:

; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   777      return (IfxCpu_Id)reg.B.CORE_ID;
	and	d15,#7
.L149:
	extr.u	d2,d1,#16,#8
.L293:
	insert	d15,d2,d15,#0,#3
	insert	d1,d1,d15,#16,#8
.L294:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   163  {
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   164      volatile IfxCpu_Trap trapWatch;
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   165      trapWatch = IfxCpu_Trap_extractTrapInfo(IfxCpu_Trap_Class_contextManagement, tin);
	st.d	[a10]0,e0
.L142:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   166      IFX_CFG_CPU_TRAP_CME_HOOK(trapWatch);
	ld.d	e0,[a10]0
.L233:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   167      IFX_CFG_CPU_TRAP_DEBUG;
	debug
.L295:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   168      __asm("rslcx"); /* Restore lower context before returning. lower context was stored in the trap vector */
	rslcx
.L296:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   169      __asm("rfe");
	rfe
.L297:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   170  }
	ret
.L137:
	
__IfxCpu_Trap_contextManagementError_function_end:
	.size	IfxCpu_Trap_contextManagementError,__IfxCpu_Trap_contextManagementError_function_end-IfxCpu_Trap_contextManagementError
.L47:
	; End of function
	
	.sdecl	'.text.IfxCpu_Trap.IfxCpu_Trap_busError',code,cluster('IfxCpu_Trap_busError')
	.sect	'.text.IfxCpu_Trap.IfxCpu_Trap_busError'
	.align	2
	
	.global	IfxCpu_Trap_busError

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   171  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   172  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   173  void IfxCpu_Trap_busError(uint32 tin)
; Function IfxCpu_Trap_busError
.L11:
IfxCpu_Trap_busError:	.type	func
	sub.a	a10,#8
.L155:

; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu_IntrinsicsTasking.h	   351      __asm("mov.aa %0, a11": "=a" (res) : :"a11");      (inlined)
	
	mov.aa a15, a11
.L235:
	
.L302:
	mov.d	d0,a15
.L160:
	insert	d1,d1,#4,#8,#8
.L303:
	insert	d1,d1,d4,#0,#8
.L162:

; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   667  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   668  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   669  IFX_INLINE void IfxCpu_enableInterrupts(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   670  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   671      __enable();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   672  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   673  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   674  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   675  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   676  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   677      uint32 cpu_pmaVal;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   678      uint16 checkRestrictionMask;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   679      uint32 coreIndex   = IfxCpu_getCoreIndex();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   680      uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[coreIndex]);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   681  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   682      /*resolve the restrictions*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   683      /*In PMA0 Segment-C and Segment[7-CoreID] must have the same value */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   684      checkRestrictionMask = ((uint16)1 << (7 - coreIndex)) | ((uint16)1 << 0xC);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   685  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   686      if ((segmentNumberMask & checkRestrictionMask) != 0)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   687      {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   688          segmentNumberMask |= checkRestrictionMask;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   689      }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   690  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   691      cpu_pmaVal = __mfcr(CPU_PMA0);                                                              /* Read the CPU_PMA0 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   692  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   693      cpu_pmaVal = enable ? (cpu_pmaVal | segmentNumberMask) : (cpu_pmaVal & ~segmentNumberMask); /* enable or disable the corresponding bitfield */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   694  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   695      /*The CPU_PMA registers are ENDINIT protected*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   696      IfxScuWdt_clearCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   697      /*When changing the value of the CPU_PMAx registers both the instruction and data caches should be invalidated*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   698      /*Write to PMA0 register for selecting the cacheability for data cache*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   699      __dsync();      /* DSYNC instruction should be executed immediately prior to the MTCR*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   700      __mtcr(CPU_PMA0, cpu_pmaVal);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   701      __isync();      /* ISYNC instruction executed immediately following MTCR */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   702      IfxScuWdt_setCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   703  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   704  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   705  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   706  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   707  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   708      uint32 cpu_pmaVal;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   709      uint16 checkRestrictionMask;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   710      uint32 coreIndex   = IfxCpu_getCoreIndex();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   711      uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[coreIndex]);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   712  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   713      /*resolve the restrictions*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   714      /*In PMA1 Segment-D and Segment[7-CoreID] must have the same value */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   715      checkRestrictionMask = ((uint16)1 << (7 - coreIndex)) | ((uint16)1 << 0xD);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   716  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   717      if ((segmentNumberMask & checkRestrictionMask) != 0)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   718      {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   719          segmentNumberMask |= checkRestrictionMask;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   720      }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   721  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   722      cpu_pmaVal = __mfcr(CPU_PMA1);                                                              /* Read the CPU_PMA1 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   723  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   724      cpu_pmaVal = enable ? (cpu_pmaVal | segmentNumberMask) : (cpu_pmaVal & ~segmentNumberMask); /* enable or disable the corresponding bitfield */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   725  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   726      /*The CPU_PMA registers are ENDINIT protected*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   727      IfxScuWdt_clearCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   728      /*When changing the value of the CPU_PMAx registers both the instruction and data caches should be invalidated*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   729      /*Write to PMA1 register for selecting the cacheability for data cache*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   730      __dsync();      /* DSYNC instruction should be executed immediately prior to the MTCR */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   731      __mtcr(CPU_PMA1, cpu_pmaVal);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   732      __isync();      /* ISYNC instruction executed immediately following MTCR */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   733      IfxScuWdt_setCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   734  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   735  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   736  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   737  IFX_INLINE void IfxCpu_forceDisableInterrupts(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   738  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   739      __disable();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   740      __nop();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   741  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   742  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   743  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   744  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   745  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   746      Ifx_CPU *module;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   747  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   748      if (cpu < IfxCpu_ResourceCpu_none)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   749      {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   750          module = (Ifx_CPU *)IfxCpu_cfg_indexMap[cpu].module;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   751      }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   752      else
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   753      {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   754          module = NULL_PTR;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   755      }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   756  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   757      return module;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   758  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   759  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   760  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   761  IFX_INLINE uint32 IfxCpu_getClockCounter(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   762  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   763      return IfxCpu_getPerformanceCounter(CPU_CCNT);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   764  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   765  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   766  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   767  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   768  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   769      return IfxCpu_getPerformanceCounterStickyOverflow(CPU_CCNT);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   770  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   771  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   772  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   773  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   774  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   775      Ifx_CPU_CORE_ID reg;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   776      reg.U = __mfcr(CPU_CORE_ID);
	mfcr	d15,#65052
.L237:

; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   777      return (IfxCpu_Id)reg.B.CORE_ID;
	and	d15,#7
.L163:
	extr.u	d2,d1,#16,#8
.L304:
	insert	d15,d2,d15,#0,#3
	insert	d1,d1,d15,#16,#8
.L305:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   174  {
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   175      volatile IfxCpu_Trap trapWatch;
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   176      trapWatch = IfxCpu_Trap_extractTrapInfo(IfxCpu_Trap_Class_bus, tin);
	st.d	[a10]0,e0
.L156:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   177      IFX_CFG_CPU_TRAP_BE_HOOK(trapWatch);
	ld.d	e0,[a10]0
.L236:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   178      IFX_CFG_CPU_TRAP_DEBUG;
	debug
.L306:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   179      __asm("rslcx"); /* Restore lower context before returning. lower context was stored in the trap vector */
	rslcx
.L307:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   180      __asm("rfe");
	rfe
.L308:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   181  }
	ret
.L151:
	
__IfxCpu_Trap_busError_function_end:
	.size	IfxCpu_Trap_busError,__IfxCpu_Trap_busError_function_end-IfxCpu_Trap_busError
.L52:
	; End of function
	
	.sdecl	'.text.IfxCpu_Trap.IfxCpu_Trap_assertion',code,cluster('IfxCpu_Trap_assertion')
	.sect	'.text.IfxCpu_Trap.IfxCpu_Trap_assertion'
	.align	2
	
	.global	IfxCpu_Trap_assertion

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   182  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   183  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   184  void IfxCpu_Trap_assertion(uint32 tin)
; Function IfxCpu_Trap_assertion
.L13:
IfxCpu_Trap_assertion:	.type	func
	sub.a	a10,#8
.L169:

; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu_IntrinsicsTasking.h	   351      __asm("mov.aa %0, a11": "=a" (res) : :"a11");      (inlined)
	
	mov.aa a15, a11
.L238:
	
.L313:
	mov.d	d0,a15
.L174:
	insert	d1,d1,#5,#8,#8
.L314:
	insert	d1,d1,d4,#0,#8
.L176:

; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   667  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   668  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   669  IFX_INLINE void IfxCpu_enableInterrupts(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   670  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   671      __enable();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   672  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   673  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   674  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   675  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   676  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   677      uint32 cpu_pmaVal;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   678      uint16 checkRestrictionMask;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   679      uint32 coreIndex   = IfxCpu_getCoreIndex();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   680      uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[coreIndex]);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   681  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   682      /*resolve the restrictions*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   683      /*In PMA0 Segment-C and Segment[7-CoreID] must have the same value */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   684      checkRestrictionMask = ((uint16)1 << (7 - coreIndex)) | ((uint16)1 << 0xC);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   685  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   686      if ((segmentNumberMask & checkRestrictionMask) != 0)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   687      {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   688          segmentNumberMask |= checkRestrictionMask;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   689      }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   690  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   691      cpu_pmaVal = __mfcr(CPU_PMA0);                                                              /* Read the CPU_PMA0 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   692  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   693      cpu_pmaVal = enable ? (cpu_pmaVal | segmentNumberMask) : (cpu_pmaVal & ~segmentNumberMask); /* enable or disable the corresponding bitfield */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   694  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   695      /*The CPU_PMA registers are ENDINIT protected*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   696      IfxScuWdt_clearCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   697      /*When changing the value of the CPU_PMAx registers both the instruction and data caches should be invalidated*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   698      /*Write to PMA0 register for selecting the cacheability for data cache*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   699      __dsync();      /* DSYNC instruction should be executed immediately prior to the MTCR*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   700      __mtcr(CPU_PMA0, cpu_pmaVal);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   701      __isync();      /* ISYNC instruction executed immediately following MTCR */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   702      IfxScuWdt_setCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   703  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   704  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   705  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   706  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   707  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   708      uint32 cpu_pmaVal;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   709      uint16 checkRestrictionMask;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   710      uint32 coreIndex   = IfxCpu_getCoreIndex();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   711      uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[coreIndex]);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   712  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   713      /*resolve the restrictions*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   714      /*In PMA1 Segment-D and Segment[7-CoreID] must have the same value */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   715      checkRestrictionMask = ((uint16)1 << (7 - coreIndex)) | ((uint16)1 << 0xD);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   716  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   717      if ((segmentNumberMask & checkRestrictionMask) != 0)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   718      {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   719          segmentNumberMask |= checkRestrictionMask;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   720      }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   721  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   722      cpu_pmaVal = __mfcr(CPU_PMA1);                                                              /* Read the CPU_PMA1 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   723  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   724      cpu_pmaVal = enable ? (cpu_pmaVal | segmentNumberMask) : (cpu_pmaVal & ~segmentNumberMask); /* enable or disable the corresponding bitfield */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   725  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   726      /*The CPU_PMA registers are ENDINIT protected*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   727      IfxScuWdt_clearCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   728      /*When changing the value of the CPU_PMAx registers both the instruction and data caches should be invalidated*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   729      /*Write to PMA1 register for selecting the cacheability for data cache*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   730      __dsync();      /* DSYNC instruction should be executed immediately prior to the MTCR */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   731      __mtcr(CPU_PMA1, cpu_pmaVal);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   732      __isync();      /* ISYNC instruction executed immediately following MTCR */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   733      IfxScuWdt_setCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   734  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   735  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   736  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   737  IFX_INLINE void IfxCpu_forceDisableInterrupts(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   738  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   739      __disable();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   740      __nop();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   741  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   742  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   743  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   744  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   745  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   746      Ifx_CPU *module;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   747  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   748      if (cpu < IfxCpu_ResourceCpu_none)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   749      {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   750          module = (Ifx_CPU *)IfxCpu_cfg_indexMap[cpu].module;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   751      }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   752      else
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   753      {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   754          module = NULL_PTR;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   755      }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   756  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   757      return module;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   758  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   759  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   760  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   761  IFX_INLINE uint32 IfxCpu_getClockCounter(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   762  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   763      return IfxCpu_getPerformanceCounter(CPU_CCNT);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   764  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   765  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   766  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   767  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   768  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   769      return IfxCpu_getPerformanceCounterStickyOverflow(CPU_CCNT);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   770  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   771  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   772  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   773  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   774  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   775      Ifx_CPU_CORE_ID reg;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   776      reg.U = __mfcr(CPU_CORE_ID);
	mfcr	d15,#65052
.L240:

; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   777      return (IfxCpu_Id)reg.B.CORE_ID;
	and	d15,#7
.L177:
	extr.u	d2,d1,#16,#8
.L315:
	insert	d15,d2,d15,#0,#3
	insert	d1,d1,d15,#16,#8
.L316:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   185  {
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   186      volatile IfxCpu_Trap trapWatch;
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   187      trapWatch = IfxCpu_Trap_extractTrapInfo(IfxCpu_Trap_Class_assertion, tin);
	st.d	[a10]0,e0
.L170:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   188      IFX_CFG_CPU_TRAP_ASSERT_HOOK(trapWatch);
	ld.d	e0,[a10]0
.L239:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   189      IFX_CFG_CPU_TRAP_DEBUG;
	debug
.L317:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   190      __asm("rslcx"); /* Restore lower context before returning. lower context was stored in the trap vector */
	rslcx
.L318:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   191      __asm("rfe");
	rfe
.L319:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   192  }
	ret
.L165:
	
__IfxCpu_Trap_assertion_function_end:
	.size	IfxCpu_Trap_assertion,__IfxCpu_Trap_assertion_function_end-IfxCpu_Trap_assertion
.L57:
	; End of function
	
	.sdecl	'.text.IfxCpu_Trap.IfxCpu_Trap_systemCall_Cpu0',code,cluster('IfxCpu_Trap_systemCall_Cpu0')
	.sect	'.text.IfxCpu_Trap.IfxCpu_Trap_systemCall_Cpu0'
	.align	2
	
	.global	IfxCpu_Trap_systemCall_Cpu0

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   193  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   194  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   195  void IfxCpu_Trap_systemCall_Cpu0(uint32 tin)
; Function IfxCpu_Trap_systemCall_Cpu0
.L15:
IfxCpu_Trap_systemCall_Cpu0:	.type	func
	sub.a	a10,#8
.L183:

; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu_IntrinsicsTasking.h	   351      __asm("mov.aa %0, a11": "=a" (res) : :"a11");      (inlined)
	
	mov.aa a15, a11
.L241:
	
.L324:
	mov.d	d0,a15
.L188:
	insert	d1,d1,#6,#8,#8
.L325:
	insert	d1,d1,d4,#0,#8
.L190:

; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   667  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   668  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   669  IFX_INLINE void IfxCpu_enableInterrupts(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   670  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   671      __enable();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   672  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   673  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   674  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   675  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   676  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   677      uint32 cpu_pmaVal;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   678      uint16 checkRestrictionMask;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   679      uint32 coreIndex   = IfxCpu_getCoreIndex();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   680      uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[coreIndex]);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   681  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   682      /*resolve the restrictions*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   683      /*In PMA0 Segment-C and Segment[7-CoreID] must have the same value */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   684      checkRestrictionMask = ((uint16)1 << (7 - coreIndex)) | ((uint16)1 << 0xC);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   685  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   686      if ((segmentNumberMask & checkRestrictionMask) != 0)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   687      {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   688          segmentNumberMask |= checkRestrictionMask;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   689      }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   690  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   691      cpu_pmaVal = __mfcr(CPU_PMA0);                                                              /* Read the CPU_PMA0 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   692  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   693      cpu_pmaVal = enable ? (cpu_pmaVal | segmentNumberMask) : (cpu_pmaVal & ~segmentNumberMask); /* enable or disable the corresponding bitfield */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   694  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   695      /*The CPU_PMA registers are ENDINIT protected*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   696      IfxScuWdt_clearCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   697      /*When changing the value of the CPU_PMAx registers both the instruction and data caches should be invalidated*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   698      /*Write to PMA0 register for selecting the cacheability for data cache*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   699      __dsync();      /* DSYNC instruction should be executed immediately prior to the MTCR*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   700      __mtcr(CPU_PMA0, cpu_pmaVal);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   701      __isync();      /* ISYNC instruction executed immediately following MTCR */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   702      IfxScuWdt_setCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   703  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   704  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   705  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   706  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   707  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   708      uint32 cpu_pmaVal;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   709      uint16 checkRestrictionMask;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   710      uint32 coreIndex   = IfxCpu_getCoreIndex();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   711      uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[coreIndex]);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   712  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   713      /*resolve the restrictions*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   714      /*In PMA1 Segment-D and Segment[7-CoreID] must have the same value */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   715      checkRestrictionMask = ((uint16)1 << (7 - coreIndex)) | ((uint16)1 << 0xD);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   716  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   717      if ((segmentNumberMask & checkRestrictionMask) != 0)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   718      {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   719          segmentNumberMask |= checkRestrictionMask;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   720      }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   721  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   722      cpu_pmaVal = __mfcr(CPU_PMA1);                                                              /* Read the CPU_PMA1 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   723  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   724      cpu_pmaVal = enable ? (cpu_pmaVal | segmentNumberMask) : (cpu_pmaVal & ~segmentNumberMask); /* enable or disable the corresponding bitfield */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   725  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   726      /*The CPU_PMA registers are ENDINIT protected*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   727      IfxScuWdt_clearCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   728      /*When changing the value of the CPU_PMAx registers both the instruction and data caches should be invalidated*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   729      /*Write to PMA1 register for selecting the cacheability for data cache*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   730      __dsync();      /* DSYNC instruction should be executed immediately prior to the MTCR */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   731      __mtcr(CPU_PMA1, cpu_pmaVal);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   732      __isync();      /* ISYNC instruction executed immediately following MTCR */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   733      IfxScuWdt_setCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   734  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   735  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   736  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   737  IFX_INLINE void IfxCpu_forceDisableInterrupts(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   738  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   739      __disable();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   740      __nop();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   741  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   742  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   743  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   744  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   745  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   746      Ifx_CPU *module;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   747  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   748      if (cpu < IfxCpu_ResourceCpu_none)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   749      {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   750          module = (Ifx_CPU *)IfxCpu_cfg_indexMap[cpu].module;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   751      }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   752      else
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   753      {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   754          module = NULL_PTR;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   755      }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   756  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   757      return module;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   758  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   759  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   760  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   761  IFX_INLINE uint32 IfxCpu_getClockCounter(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   762  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   763      return IfxCpu_getPerformanceCounter(CPU_CCNT);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   764  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   765  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   766  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   767  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   768  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   769      return IfxCpu_getPerformanceCounterStickyOverflow(CPU_CCNT);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   770  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   771  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   772  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   773  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   774  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   775      Ifx_CPU_CORE_ID reg;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   776      reg.U = __mfcr(CPU_CORE_ID);
	mfcr	d15,#65052
.L243:

; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   777      return (IfxCpu_Id)reg.B.CORE_ID;
	and	d15,#7
.L191:
	extr.u	d2,d1,#16,#8
.L326:
	insert	d15,d2,d15,#0,#3
	insert	d1,d1,d15,#16,#8
.L327:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   196  {
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   197      volatile IfxCpu_Trap trapWatch;
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   198      trapWatch = IfxCpu_Trap_extractTrapInfo(IfxCpu_Trap_Class_systemCall, tin);
	st.d	[a10]0,e0
.L184:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   199      IFX_CFG_CPU_TRAP_SYSCALL_CPU0_HOOK(trapWatch);
	ld.d	e0,[a10]0
.L242:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   200      __asm("rslcx"); /* Restore lower context before returning. lower context was stored in the trap vector */
	rslcx
.L328:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   201      __asm("rfe");
	rfe
.L329:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   202  }
	ret
.L179:
	
__IfxCpu_Trap_systemCall_Cpu0_function_end:
	.size	IfxCpu_Trap_systemCall_Cpu0,__IfxCpu_Trap_systemCall_Cpu0_function_end-IfxCpu_Trap_systemCall_Cpu0
.L62:
	; End of function
	
	.sdecl	'.text.IfxCpu_Trap.IfxCpu_Trap_systemCall_Cpu1',code,cluster('IfxCpu_Trap_systemCall_Cpu1')
	.sect	'.text.IfxCpu_Trap.IfxCpu_Trap_systemCall_Cpu1'
	.align	2
	
	.global	IfxCpu_Trap_systemCall_Cpu1

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   203  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   204  #if IFXCPU_NUM_MODULES >= 2
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   205  void IfxCpu_Trap_systemCall_Cpu1(uint32 tin)
; Function IfxCpu_Trap_systemCall_Cpu1
.L17:
IfxCpu_Trap_systemCall_Cpu1:	.type	func
	sub.a	a10,#8
.L197:

; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu_IntrinsicsTasking.h	   351      __asm("mov.aa %0, a11": "=a" (res) : :"a11");      (inlined)
	
	mov.aa a15, a11
.L244:
	
.L334:
	mov.d	d0,a15
.L202:
	insert	d1,d1,#6,#8,#8
.L335:
	insert	d1,d1,d4,#0,#8
.L204:

; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   667  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   668  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   669  IFX_INLINE void IfxCpu_enableInterrupts(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   670  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   671      __enable();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   672  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   673  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   674  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   675  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   676  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   677      uint32 cpu_pmaVal;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   678      uint16 checkRestrictionMask;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   679      uint32 coreIndex   = IfxCpu_getCoreIndex();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   680      uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[coreIndex]);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   681  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   682      /*resolve the restrictions*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   683      /*In PMA0 Segment-C and Segment[7-CoreID] must have the same value */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   684      checkRestrictionMask = ((uint16)1 << (7 - coreIndex)) | ((uint16)1 << 0xC);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   685  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   686      if ((segmentNumberMask & checkRestrictionMask) != 0)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   687      {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   688          segmentNumberMask |= checkRestrictionMask;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   689      }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   690  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   691      cpu_pmaVal = __mfcr(CPU_PMA0);                                                              /* Read the CPU_PMA0 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   692  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   693      cpu_pmaVal = enable ? (cpu_pmaVal | segmentNumberMask) : (cpu_pmaVal & ~segmentNumberMask); /* enable or disable the corresponding bitfield */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   694  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   695      /*The CPU_PMA registers are ENDINIT protected*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   696      IfxScuWdt_clearCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   697      /*When changing the value of the CPU_PMAx registers both the instruction and data caches should be invalidated*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   698      /*Write to PMA0 register for selecting the cacheability for data cache*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   699      __dsync();      /* DSYNC instruction should be executed immediately prior to the MTCR*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   700      __mtcr(CPU_PMA0, cpu_pmaVal);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   701      __isync();      /* ISYNC instruction executed immediately following MTCR */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   702      IfxScuWdt_setCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   703  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   704  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   705  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   706  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   707  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   708      uint32 cpu_pmaVal;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   709      uint16 checkRestrictionMask;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   710      uint32 coreIndex   = IfxCpu_getCoreIndex();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   711      uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[coreIndex]);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   712  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   713      /*resolve the restrictions*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   714      /*In PMA1 Segment-D and Segment[7-CoreID] must have the same value */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   715      checkRestrictionMask = ((uint16)1 << (7 - coreIndex)) | ((uint16)1 << 0xD);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   716  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   717      if ((segmentNumberMask & checkRestrictionMask) != 0)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   718      {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   719          segmentNumberMask |= checkRestrictionMask;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   720      }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   721  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   722      cpu_pmaVal = __mfcr(CPU_PMA1);                                                              /* Read the CPU_PMA1 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   723  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   724      cpu_pmaVal = enable ? (cpu_pmaVal | segmentNumberMask) : (cpu_pmaVal & ~segmentNumberMask); /* enable or disable the corresponding bitfield */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   725  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   726      /*The CPU_PMA registers are ENDINIT protected*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   727      IfxScuWdt_clearCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   728      /*When changing the value of the CPU_PMAx registers both the instruction and data caches should be invalidated*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   729      /*Write to PMA1 register for selecting the cacheability for data cache*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   730      __dsync();      /* DSYNC instruction should be executed immediately prior to the MTCR */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   731      __mtcr(CPU_PMA1, cpu_pmaVal);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   732      __isync();      /* ISYNC instruction executed immediately following MTCR */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   733      IfxScuWdt_setCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   734  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   735  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   736  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   737  IFX_INLINE void IfxCpu_forceDisableInterrupts(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   738  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   739      __disable();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   740      __nop();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   741  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   742  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   743  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   744  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   745  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   746      Ifx_CPU *module;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   747  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   748      if (cpu < IfxCpu_ResourceCpu_none)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   749      {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   750          module = (Ifx_CPU *)IfxCpu_cfg_indexMap[cpu].module;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   751      }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   752      else
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   753      {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   754          module = NULL_PTR;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   755      }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   756  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   757      return module;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   758  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   759  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   760  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   761  IFX_INLINE uint32 IfxCpu_getClockCounter(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   762  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   763      return IfxCpu_getPerformanceCounter(CPU_CCNT);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   764  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   765  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   766  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   767  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   768  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   769      return IfxCpu_getPerformanceCounterStickyOverflow(CPU_CCNT);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   770  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   771  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   772  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   773  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   774  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   775      Ifx_CPU_CORE_ID reg;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   776      reg.U = __mfcr(CPU_CORE_ID);
	mfcr	d15,#65052
.L246:

; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   777      return (IfxCpu_Id)reg.B.CORE_ID;
	and	d15,#7
.L205:
	extr.u	d2,d1,#16,#8
.L336:
	insert	d15,d2,d15,#0,#3
	insert	d1,d1,d15,#16,#8
.L337:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   206  {
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   207      volatile IfxCpu_Trap trapWatch;
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   208      trapWatch = IfxCpu_Trap_extractTrapInfo(IfxCpu_Trap_Class_systemCall, tin);
	st.d	[a10]0,e0
.L198:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   209      IFX_CFG_CPU_TRAP_SYSCALL_CPU1_HOOK(trapWatch);
	ld.d	e0,[a10]0
.L245:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   210      __asm("rslcx"); /* Restore lower context before returning. lower context was stored in the trap vector */
	rslcx
.L338:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   211      __asm("rfe");
	rfe
.L339:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   212  }
	ret
.L193:
	
__IfxCpu_Trap_systemCall_Cpu1_function_end:
	.size	IfxCpu_Trap_systemCall_Cpu1,__IfxCpu_Trap_systemCall_Cpu1_function_end-IfxCpu_Trap_systemCall_Cpu1
.L67:
	; End of function
	
	.sdecl	'.text.IfxCpu_Trap.IfxCpu_Trap_nonMaskableInterrupt',code,cluster('IfxCpu_Trap_nonMaskableInterrupt')
	.sect	'.text.IfxCpu_Trap.IfxCpu_Trap_nonMaskableInterrupt'
	.align	2
	
	.global	IfxCpu_Trap_nonMaskableInterrupt

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   213  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   214  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   215  #if IFXCPU_NUM_MODULES >= 3
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   216  void IfxCpu_Trap_systemCall_Cpu2(uint32 tin)
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   217  {
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   218      volatile IfxCpu_Trap trapWatch;
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   219      trapWatch = IfxCpu_Trap_extractTrapInfo(IfxCpu_Trap_Class_systemCall, tin);
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   220      IFX_CFG_CPU_TRAP_SYSCALL_CPU2_HOOK(trapWatch);
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   221      __asm("rslcx"); /* Restore lower context before returning. lower context was stored in the trap vector */
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   222      __asm("rfe");
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   223  }
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   224  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   225  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   226  #if IFXCPU_NUM_MODULES >= 4
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   227  void IfxCpu_Trap_systemCall_Cpu3(uint32 tin)
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   228  {
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   229      volatile IfxCpu_Trap trapWatch;
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   230      trapWatch = IfxCpu_Trap_extractTrapInfo(IfxCpu_Trap_Class_systemCall, tin);
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   231      IFX_CFG_CPU_TRAP_SYSCALL_CPU3_HOOK(trapWatch);
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   232      __asm("rslcx"); /* Restore lower context before returning. lower context was stored in the trap vector */
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   233      __asm("rfe");
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   234  }
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   235  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   236  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   237  #if IFXCPU_NUM_MODULES >= 5
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   238  void IfxCpu_Trap_systemCall_Cpu4(uint32 tin)
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   239  {
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   240      volatile IfxCpu_Trap trapWatch;
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   241      trapWatch = IfxCpu_Trap_extractTrapInfo(IfxCpu_Trap_Class_systemCall, tin);
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   242      IFX_CFG_CPU_TRAP_SYSCALL_CPU4_HOOK(trapWatch);
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   243      __asm("rslcx"); /* Restore lower context before returning. lower context was stored in the trap vector */
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   244      __asm("rfe");
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   245  }
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   246  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   247  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   248  #if IFXCPU_NUM_MODULES >= 6
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   249  void IfxCpu_Trap_systemCall_Cpu5(uint32 tin)
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   250  {
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   251      volatile IfxCpu_Trap trapWatch;
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   252      trapWatch = IfxCpu_Trap_extractTrapInfo(IfxCpu_Trap_Class_systemCall, tin);
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   253      IFX_CFG_CPU_TRAP_SYSCALL_CPU5_HOOK(trapWatch);
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   254      __asm("rslcx"); /* Restore lower context before returning. lower context was stored in the trap vector */
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   255      __asm("rfe");
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   256  }
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   257  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   258  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   259  void IfxCpu_Trap_nonMaskableInterrupt(uint32 tin)
; Function IfxCpu_Trap_nonMaskableInterrupt
.L19:
IfxCpu_Trap_nonMaskableInterrupt:	.type	func
	sub.a	a10,#8
.L211:

; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu_IntrinsicsTasking.h	   351      __asm("mov.aa %0, a11": "=a" (res) : :"a11");      (inlined)
	
	mov.aa a15, a11
.L247:
	
.L344:
	mov.d	d0,a15
.L216:
	insert	d1,d1,#7,#8,#8
.L345:
	insert	d1,d1,d4,#0,#8
.L218:

; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   667  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   668  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   669  IFX_INLINE void IfxCpu_enableInterrupts(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   670  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   671      __enable();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   672  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   673  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   674  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   675  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   676  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   677      uint32 cpu_pmaVal;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   678      uint16 checkRestrictionMask;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   679      uint32 coreIndex   = IfxCpu_getCoreIndex();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   680      uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[coreIndex]);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   681  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   682      /*resolve the restrictions*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   683      /*In PMA0 Segment-C and Segment[7-CoreID] must have the same value */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   684      checkRestrictionMask = ((uint16)1 << (7 - coreIndex)) | ((uint16)1 << 0xC);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   685  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   686      if ((segmentNumberMask & checkRestrictionMask) != 0)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   687      {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   688          segmentNumberMask |= checkRestrictionMask;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   689      }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   690  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   691      cpu_pmaVal = __mfcr(CPU_PMA0);                                                              /* Read the CPU_PMA0 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   692  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   693      cpu_pmaVal = enable ? (cpu_pmaVal | segmentNumberMask) : (cpu_pmaVal & ~segmentNumberMask); /* enable or disable the corresponding bitfield */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   694  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   695      /*The CPU_PMA registers are ENDINIT protected*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   696      IfxScuWdt_clearCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   697      /*When changing the value of the CPU_PMAx registers both the instruction and data caches should be invalidated*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   698      /*Write to PMA0 register for selecting the cacheability for data cache*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   699      __dsync();      /* DSYNC instruction should be executed immediately prior to the MTCR*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   700      __mtcr(CPU_PMA0, cpu_pmaVal);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   701      __isync();      /* ISYNC instruction executed immediately following MTCR */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   702      IfxScuWdt_setCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   703  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   704  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   705  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   706  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   707  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   708      uint32 cpu_pmaVal;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   709      uint16 checkRestrictionMask;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   710      uint32 coreIndex   = IfxCpu_getCoreIndex();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   711      uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[coreIndex]);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   712  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   713      /*resolve the restrictions*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   714      /*In PMA1 Segment-D and Segment[7-CoreID] must have the same value */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   715      checkRestrictionMask = ((uint16)1 << (7 - coreIndex)) | ((uint16)1 << 0xD);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   716  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   717      if ((segmentNumberMask & checkRestrictionMask) != 0)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   718      {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   719          segmentNumberMask |= checkRestrictionMask;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   720      }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   721  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   722      cpu_pmaVal = __mfcr(CPU_PMA1);                                                              /* Read the CPU_PMA1 */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   723  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   724      cpu_pmaVal = enable ? (cpu_pmaVal | segmentNumberMask) : (cpu_pmaVal & ~segmentNumberMask); /* enable or disable the corresponding bitfield */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   725  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   726      /*The CPU_PMA registers are ENDINIT protected*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   727      IfxScuWdt_clearCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   728      /*When changing the value of the CPU_PMAx registers both the instruction and data caches should be invalidated*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   729      /*Write to PMA1 register for selecting the cacheability for data cache*/
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   730      __dsync();      /* DSYNC instruction should be executed immediately prior to the MTCR */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   731      __mtcr(CPU_PMA1, cpu_pmaVal);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   732      __isync();      /* ISYNC instruction executed immediately following MTCR */
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   733      IfxScuWdt_setCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   734  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   735  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   736  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   737  IFX_INLINE void IfxCpu_forceDisableInterrupts(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   738  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   739      __disable();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   740      __nop();
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   741  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   742  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   743  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   744  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   745  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   746      Ifx_CPU *module;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   747  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   748      if (cpu < IfxCpu_ResourceCpu_none)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   749      {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   750          module = (Ifx_CPU *)IfxCpu_cfg_indexMap[cpu].module;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   751      }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   752      else
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   753      {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   754          module = NULL_PTR;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   755      }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   756  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   757      return module;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   758  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   759  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   760  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   761  IFX_INLINE uint32 IfxCpu_getClockCounter(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   762  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   763      return IfxCpu_getPerformanceCounter(CPU_CCNT);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   764  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   765  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   766  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   767  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   768  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   769      return IfxCpu_getPerformanceCounterStickyOverflow(CPU_CCNT);
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   770  }
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   771  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   772  
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   773  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void)
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   774  {
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   775      Ifx_CPU_CORE_ID reg;
; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   776      reg.U = __mfcr(CPU_CORE_ID);
	mfcr	d15,#65052
.L249:

; E:\ProgramData\GithubRepositories\SmartCar2020\TC264CAR\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   777      return (IfxCpu_Id)reg.B.CORE_ID;
	and	d15,#7
.L219:
	extr.u	d2,d1,#16,#8
.L346:
	insert	d15,d2,d15,#0,#3
	insert	d1,d1,d15,#16,#8
.L347:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   260  {
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   261      volatile IfxCpu_Trap trapWatch;
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   262      trapWatch = IfxCpu_Trap_extractTrapInfo(IfxCpu_Trap_Class_nonMaskableInterrupt, tin);
	st.d	[a10]0,e0
.L212:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   263      IFX_CFG_CPU_TRAP_NMI_HOOK(trapWatch);    
	ld.d	e0,[a10]0
.L248:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   264      __asm("rslcx"); /* Restore lower context before returning. lower context was stored in the trap vector */
	rslcx
.L348:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   265      __asm("rfe");
	rfe
.L349:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   266  }
	ret
.L207:
	
__IfxCpu_Trap_nonMaskableInterrupt_function_end:
	.size	IfxCpu_Trap_nonMaskableInterrupt,__IfxCpu_Trap_nonMaskableInterrupt_function_end-IfxCpu_Trap_nonMaskableInterrupt
.L72:
	; End of function
	
	.sdecl	'.text.traptab_cpu0',code,cluster('IfxCpu_Trap_vectorTable0'),protect
	.sect	'.text.traptab_cpu0'
	.align	2
	
	.global	IfxCpu_Trap_vectorTable0

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   267  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   268  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   269  #if defined(__HIGHTEC__)
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   270  #pragma section
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   271  #pragma section ".traptab_cpu0" awx
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   272  #pragma GCC optimize ("O2")
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   273  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   274  #if defined(__DCC__)
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   275  #pragma section
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   276  #pragma section CODE ".traptab_cpu0" X
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   277  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   278  #if defined(__TASKING__)
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   279  #pragma protect on
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   280  #pragma section code "traptab_cpu0"
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   281  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   282  #if defined(__ghs__)
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   283  #pragma ghs section
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   284  #pragma ghs section text=".traptab_cpu0"
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   285  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   286  void IfxCpu_Trap_vectorTable0(void)
; Function IfxCpu_Trap_vectorTable0
.L21:
IfxCpu_Trap_vectorTable0:	.type	func

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   287  {
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   288      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_memoryManagementError);
	 .align 32
	movh.a	a15,#@his(IfxCpu_Trap_memoryManagementError)
	lea	a15,[a15]@los(IfxCpu_Trap_memoryManagementError)
	
	svlcx
	mov	d4,d15
	ji	a15

	
.L354:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   289      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_internalProtectionError);
	 .align 32
	movh.a	a15,#@his(IfxCpu_Trap_internalProtectionError)
	lea	a15,[a15]@los(IfxCpu_Trap_internalProtectionError)
	
	svlcx
	mov	d4,d15
	ji	a15

	
.L355:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   290      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_instructionError);
	 .align 32
	movh.a	a15,#@his(IfxCpu_Trap_instructionError)
	lea	a15,[a15]@los(IfxCpu_Trap_instructionError)
	
	svlcx
	mov	d4,d15
	ji	a15

	
.L356:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   291      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_contextManagementError);
	 .align 32
	movh.a	a15,#@his(IfxCpu_Trap_contextManagementError)
	lea	a15,[a15]@los(IfxCpu_Trap_contextManagementError)
	
	svlcx
	mov	d4,d15
	ji	a15

	
.L357:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   292      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_busError);
	 .align 32
	movh.a	a15,#@his(IfxCpu_Trap_busError)
	lea	a15,[a15]@los(IfxCpu_Trap_busError)
	
	svlcx
	mov	d4,d15
	ji	a15

	
.L358:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   293      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_assertion);
	 .align 32
	movh.a	a15,#@his(IfxCpu_Trap_assertion)
	lea	a15,[a15]@los(IfxCpu_Trap_assertion)
	
	svlcx
	mov	d4,d15
	ji	a15

	
.L359:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   294      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_systemCall_Cpu0);
	 .align 32
	movh.a	a15,#@his(IfxCpu_Trap_systemCall_Cpu0)
	lea	a15,[a15]@los(IfxCpu_Trap_systemCall_Cpu0)
	
	svlcx
	mov	d4,d15
	ji	a15

	
.L360:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   295      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_nonMaskableInterrupt);
	 .align 32
	movh.a	a15,#@his(IfxCpu_Trap_nonMaskableInterrupt)
	lea	a15,[a15]@los(IfxCpu_Trap_nonMaskableInterrupt)
	
	svlcx
	mov	d4,d15
	ji	a15

	
.L361:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   296  }
	ret
.L221:
	
__IfxCpu_Trap_vectorTable0_function_end:
	.size	IfxCpu_Trap_vectorTable0,__IfxCpu_Trap_vectorTable0_function_end-IfxCpu_Trap_vectorTable0
.L77:
	; End of function
	
	.sdecl	'.text.traptab_cpu1',code,cluster('IfxCpu_Trap_vectorTable1'),protect
	.sect	'.text.traptab_cpu1'
	.align	2
	
	.global	IfxCpu_Trap_vectorTable1

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   297  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   298  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   299  #if IFXCPU_NUM_MODULES >= 2
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   300  #if defined(__HIGHTEC__)
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   301  #pragma section
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   302  #pragma section ".traptab_cpu1" awx
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   303  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   304  #if defined(__DCC__)
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   305  #pragma section
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   306  #pragma section CODE ".traptab_cpu1" X
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   307  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   308  #if defined(__TASKING__)
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   309  #pragma section code "traptab_cpu1"
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   310  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   311  #if defined(__ghs__)
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   312  #pragma ghs section
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   313  #pragma ghs section text=".traptab_cpu1"
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   314  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   315  void IfxCpu_Trap_vectorTable1(void)
; Function IfxCpu_Trap_vectorTable1
.L23:
IfxCpu_Trap_vectorTable1:	.type	func

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   316  {
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   317      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_memoryManagementError);
	 .align 32
	movh.a	a15,#@his(IfxCpu_Trap_memoryManagementError)
	lea	a15,[a15]@los(IfxCpu_Trap_memoryManagementError)
	
	svlcx
	mov	d4,d15
	ji	a15

	
.L366:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   318      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_internalProtectionError);
	 .align 32
	movh.a	a15,#@his(IfxCpu_Trap_internalProtectionError)
	lea	a15,[a15]@los(IfxCpu_Trap_internalProtectionError)
	
	svlcx
	mov	d4,d15
	ji	a15

	
.L367:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   319      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_instructionError);
	 .align 32
	movh.a	a15,#@his(IfxCpu_Trap_instructionError)
	lea	a15,[a15]@los(IfxCpu_Trap_instructionError)
	
	svlcx
	mov	d4,d15
	ji	a15

	
.L368:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   320      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_contextManagementError);
	 .align 32
	movh.a	a15,#@his(IfxCpu_Trap_contextManagementError)
	lea	a15,[a15]@los(IfxCpu_Trap_contextManagementError)
	
	svlcx
	mov	d4,d15
	ji	a15

	
.L369:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   321      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_busError);
	 .align 32
	movh.a	a15,#@his(IfxCpu_Trap_busError)
	lea	a15,[a15]@los(IfxCpu_Trap_busError)
	
	svlcx
	mov	d4,d15
	ji	a15

	
.L370:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   322      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_assertion);
	 .align 32
	movh.a	a15,#@his(IfxCpu_Trap_assertion)
	lea	a15,[a15]@los(IfxCpu_Trap_assertion)
	
	svlcx
	mov	d4,d15
	ji	a15

	
.L371:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   323      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_systemCall_Cpu1);
	 .align 32
	movh.a	a15,#@his(IfxCpu_Trap_systemCall_Cpu1)
	lea	a15,[a15]@los(IfxCpu_Trap_systemCall_Cpu1)
	
	svlcx
	mov	d4,d15
	ji	a15

	
.L372:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   324      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_nonMaskableInterrupt);
	 .align 32
	movh.a	a15,#@his(IfxCpu_Trap_nonMaskableInterrupt)
	lea	a15,[a15]@los(IfxCpu_Trap_nonMaskableInterrupt)
	
	svlcx
	mov	d4,d15
	ji	a15

	
.L373:

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   325  }
	ret
.L222:
	
__IfxCpu_Trap_vectorTable1_function_end:
	.size	IfxCpu_Trap_vectorTable1,__IfxCpu_Trap_vectorTable1_function_end-IfxCpu_Trap_vectorTable1
.L82:
	; End of function
	
	.calls	'__INDIRECT__','IfxCpu_Trap_memoryManagementError'
	.calls	'__INDIRECT__','IfxCpu_Trap_internalProtectionError'
	.calls	'__INDIRECT__','IfxCpu_Trap_instructionError'
	.calls	'__INDIRECT__','IfxCpu_Trap_contextManagementError'
	.calls	'__INDIRECT__','IfxCpu_Trap_busError'
	.calls	'__INDIRECT__','IfxCpu_Trap_assertion'
	.calls	'__INDIRECT__','IfxCpu_Trap_systemCall_Cpu0'
	.calls	'__INDIRECT__','IfxCpu_Trap_systemCall_Cpu1'
	.calls	'__INDIRECT__','IfxCpu_Trap_nonMaskableInterrupt'
	.calls	'IfxCpu_Trap_memoryManagementError','',8
	.calls	'IfxCpu_Trap_internalProtectionError','',8
	.calls	'IfxCpu_Trap_instructionError','',8
	.calls	'IfxCpu_Trap_contextManagementError','',8
	.calls	'IfxCpu_Trap_busError','',8
	.calls	'IfxCpu_Trap_assertion','',8
	.calls	'IfxCpu_Trap_systemCall_Cpu0','',8
	.calls	'IfxCpu_Trap_systemCall_Cpu1','',8
	.calls	'IfxCpu_Trap_nonMaskableInterrupt','',8
	.calls	'IfxCpu_Trap_vectorTable0','',0
	.extern	__INDIRECT__
	.calls	'IfxCpu_Trap_vectorTable1','',0
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L25:
	.word	79765
	.half	3
	.word	.L26
	.byte	4
.L24:
	.byte	1
	.byte	'..\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Trap\\IfxCpu_Trap.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'E:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Debug\\',0,12,1
	.word	.L27
	.byte	2,1,1,3
	.word	186
	.byte	4
	.byte	'Ifx__jump_and_link',0,3,1,61,17,1,1,5
	.byte	'fun',0,1,61,43
	.word	189
	.byte	6,0,7
	.byte	'__fract',0,4,128,1,7
	.byte	'float',0,4,4,8
	.byte	'Ifx__float_to_fract',0,3,1,152,2,18
	.word	234
	.byte	1,1,5
	.byte	'a',0,1,152,2,44
	.word	246
	.byte	6,0,4
	.byte	'Ifx__stopPerfCounters',0,3,1,172,2,17,1,1,6,0,9
	.byte	'void',0,3
	.word	332
.L98:
	.byte	8
	.byte	'Ifx__getA11',0,3,1,220,2,18
	.word	338
	.byte	1,1
.L100:
	.byte	6,0,7
	.byte	'unsigned long long int',0,8,7,8
	.byte	'__ld64',0,3,2,135,1,19
	.word	369
	.byte	1,1,5
	.byte	'addr',0,2,135,1,32
	.word	338
	.byte	6,0,4
	.byte	'__st64',0,3,2,143,1,17,1,1,5
	.byte	'addr',0,2,143,1,30
	.word	338
	.byte	5
	.byte	'value',0,2,143,1,43
	.word	369
	.byte	6,0,7
	.byte	'unsigned int',0,4,7,7
	.byte	'int',0,4,5,7
	.byte	'unsigned int',0,4,7,10
	.byte	'_Ifx_SCU_WDTCPU_CON0_Bits',0,4,241,8,16,4,11
	.byte	'ENDINIT',0,4
	.word	499
	.byte	1,31,2,35,0,11
	.byte	'LCK',0,4
	.word	499
	.byte	1,30,2,35,0,11
	.byte	'PW',0,4
	.word	499
	.byte	14,16,2,35,0,11
	.byte	'REL',0,4
	.word	499
	.byte	16,0,2,35,0,0,12,4,247,14,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	515
	.byte	4,2,35,0,0,7
	.byte	'unsigned char',0,1,8,7
	.byte	'unsigned short int',0,2,7,10
	.byte	'_Ifx_SCU_WDTCPU_CON1_Bits',0,4,250,8,16,4,11
	.byte	'reserved_0',0,1
	.word	651
	.byte	2,6,2,35,0,11
	.byte	'IR0',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'DR',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	651
	.byte	1,3,2,35,0,11
	.byte	'IR1',0,1
	.word	651
	.byte	1,2,2,35,0,11
	.byte	'UR',0,1
	.word	651
	.byte	1,1,2,35,0,11
	.byte	'PAR',0,1
	.word	651
	.byte	1,0,2,35,0,11
	.byte	'TCR',0,1
	.word	651
	.byte	1,7,2,35,1,11
	.byte	'TCTR',0,1
	.word	651
	.byte	7,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	668
	.byte	16,0,2,35,2,0,12,4,255,14,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	690
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_WDTCPU_SR_Bits',0,4,137,9,16,4,11
	.byte	'AE',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'OE',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'IS0',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'DS',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'TO',0,1
	.word	651
	.byte	1,3,2,35,0,11
	.byte	'IS1',0,1
	.word	651
	.byte	1,2,2,35,0,11
	.byte	'US',0,1
	.word	651
	.byte	1,1,2,35,0,11
	.byte	'PAS',0,1
	.word	651
	.byte	1,0,2,35,0,11
	.byte	'TCS',0,1
	.word	651
	.byte	1,7,2,35,1,11
	.byte	'TCT',0,1
	.word	651
	.byte	7,0,2,35,1,11
	.byte	'TIM',0,2
	.word	668
	.byte	16,0,2,35,2,0,12,4,135,15,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	934
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_WDTCPU',0,4,175,15,25,12,13
	.byte	'CON0',0
	.word	611
	.byte	4,2,35,0,13
	.byte	'CON1',0
	.word	894
	.byte	4,2,35,4,13
	.byte	'SR',0
	.word	1125
	.byte	4,2,35,8,0,14
	.word	1165
	.byte	3
	.word	1228
	.byte	4
	.byte	'IfxScuWdt_clearCpuEndinitInline',0,3,3,181,3,17,1,1,5
	.byte	'watchdog',0,3,181,3,65
	.word	1233
	.byte	5
	.byte	'password',0,3,181,3,82
	.word	668
	.byte	6,0,4
	.byte	'IfxScuWdt_setCpuEndinitInline',0,3,3,140,4,17,1,1,5
	.byte	'watchdog',0,3,140,4,63
	.word	1233
	.byte	5
	.byte	'password',0,3,140,4,80
	.word	668
	.byte	6,0,8
	.byte	'IfxScuWdt_getCpuWatchdogPasswordInline',0,3,3,227,3,19
	.word	668
	.byte	1,1,5
	.byte	'watchdog',0,3,227,3,74
	.word	1233
	.byte	6,0,10
	.byte	'_Ifx_P_OUT_Bits',0,6,143,3,16,4,11
	.byte	'P0',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'P1',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'P2',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'P3',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'P4',0,1
	.word	651
	.byte	1,3,2,35,0,11
	.byte	'P5',0,1
	.word	651
	.byte	1,2,2,35,0,11
	.byte	'P6',0,1
	.word	651
	.byte	1,1,2,35,0,11
	.byte	'P7',0,1
	.word	651
	.byte	1,0,2,35,0,11
	.byte	'P8',0,1
	.word	651
	.byte	1,7,2,35,1,11
	.byte	'P9',0,1
	.word	651
	.byte	1,6,2,35,1,11
	.byte	'P10',0,1
	.word	651
	.byte	1,5,2,35,1,11
	.byte	'P11',0,1
	.word	651
	.byte	1,4,2,35,1,11
	.byte	'P12',0,1
	.word	651
	.byte	1,3,2,35,1,11
	.byte	'P13',0,1
	.word	651
	.byte	1,2,2,35,1,11
	.byte	'P14',0,1
	.word	651
	.byte	1,1,2,35,1,11
	.byte	'P15',0,1
	.word	651
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	668
	.byte	16,0,2,35,2,0,12,6,181,5,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	1463
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMR_Bits',0,6,169,2,16,4,11
	.byte	'PS0',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'PS2',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'PS3',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'PS4',0,1
	.word	651
	.byte	1,3,2,35,0,11
	.byte	'PS5',0,1
	.word	651
	.byte	1,2,2,35,0,11
	.byte	'PS6',0,1
	.word	651
	.byte	1,1,2,35,0,11
	.byte	'PS7',0,1
	.word	651
	.byte	1,0,2,35,0,11
	.byte	'PS8',0,1
	.word	651
	.byte	1,7,2,35,1,11
	.byte	'PS9',0,1
	.word	651
	.byte	1,6,2,35,1,11
	.byte	'PS10',0,1
	.word	651
	.byte	1,5,2,35,1,11
	.byte	'PS11',0,1
	.word	651
	.byte	1,4,2,35,1,11
	.byte	'PS12',0,1
	.word	651
	.byte	1,3,2,35,1,11
	.byte	'PS13',0,1
	.word	651
	.byte	1,2,2,35,1,11
	.byte	'PS14',0,1
	.word	651
	.byte	1,1,2,35,1,11
	.byte	'PS15',0,1
	.word	651
	.byte	1,0,2,35,1,11
	.byte	'PCL0',0,1
	.word	651
	.byte	1,7,2,35,2,11
	.byte	'PCL1',0,1
	.word	651
	.byte	1,6,2,35,2,11
	.byte	'PCL2',0,1
	.word	651
	.byte	1,5,2,35,2,11
	.byte	'PCL3',0,1
	.word	651
	.byte	1,4,2,35,2,11
	.byte	'PCL4',0,1
	.word	651
	.byte	1,3,2,35,2,11
	.byte	'PCL5',0,1
	.word	651
	.byte	1,2,2,35,2,11
	.byte	'PCL6',0,1
	.word	651
	.byte	1,1,2,35,2,11
	.byte	'PCL7',0,1
	.word	651
	.byte	1,0,2,35,2,11
	.byte	'PCL8',0,1
	.word	651
	.byte	1,7,2,35,3,11
	.byte	'PCL9',0,1
	.word	651
	.byte	1,6,2,35,3,11
	.byte	'PCL10',0,1
	.word	651
	.byte	1,5,2,35,3,11
	.byte	'PCL11',0,1
	.word	651
	.byte	1,4,2,35,3,11
	.byte	'PCL12',0,1
	.word	651
	.byte	1,3,2,35,3,11
	.byte	'PCL13',0,1
	.word	651
	.byte	1,2,2,35,3,11
	.byte	'PCL14',0,1
	.word	651
	.byte	1,1,2,35,3,11
	.byte	'PCL15',0,1
	.word	651
	.byte	1,0,2,35,3,0,12,6,133,5,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	1779
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_ID_Bits',0,6,110,16,4,11
	.byte	'MODREV',0,1
	.word	651
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	651
	.byte	8,0,2,35,1,11
	.byte	'MODNUMBER',0,2
	.word	668
	.byte	16,0,2,35,2,0,12,6,148,4,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	2350
	.byte	4,2,35,0,0,15,4
	.word	651
	.byte	16,3,0,10
	.byte	'_Ifx_P_IOCR0_Bits',0,6,140,1,16,4,11
	.byte	'reserved_0',0,1
	.word	651
	.byte	3,5,2,35,0,11
	.byte	'PC0',0,1
	.word	651
	.byte	5,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	651
	.byte	3,5,2,35,1,11
	.byte	'PC1',0,1
	.word	651
	.byte	5,0,2,35,1,11
	.byte	'reserved_16',0,1
	.word	651
	.byte	3,5,2,35,2,11
	.byte	'PC2',0,1
	.word	651
	.byte	5,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	651
	.byte	3,5,2,35,3,11
	.byte	'PC3',0,1
	.word	651
	.byte	5,0,2,35,3,0,12,6,164,4,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	2478
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_IOCR4_Bits',0,6,166,1,16,4,11
	.byte	'reserved_0',0,1
	.word	651
	.byte	3,5,2,35,0,11
	.byte	'PC4',0,1
	.word	651
	.byte	5,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	651
	.byte	3,5,2,35,1,11
	.byte	'PC5',0,1
	.word	651
	.byte	5,0,2,35,1,11
	.byte	'reserved_16',0,1
	.word	651
	.byte	3,5,2,35,2,11
	.byte	'PC6',0,1
	.word	651
	.byte	5,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	651
	.byte	3,5,2,35,3,11
	.byte	'PC7',0,1
	.word	651
	.byte	5,0,2,35,3,0,12,6,180,4,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	2693
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_IOCR8_Bits',0,6,179,1,16,4,11
	.byte	'reserved_0',0,1
	.word	651
	.byte	3,5,2,35,0,11
	.byte	'PC8',0,1
	.word	651
	.byte	5,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	651
	.byte	3,5,2,35,1,11
	.byte	'PC9',0,1
	.word	651
	.byte	5,0,2,35,1,11
	.byte	'reserved_16',0,1
	.word	651
	.byte	3,5,2,35,2,11
	.byte	'PC10',0,1
	.word	651
	.byte	5,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	651
	.byte	3,5,2,35,3,11
	.byte	'PC11',0,1
	.word	651
	.byte	5,0,2,35,3,0,12,6,188,4,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	2908
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_IOCR12_Bits',0,6,153,1,16,4,11
	.byte	'reserved_0',0,1
	.word	651
	.byte	3,5,2,35,0,11
	.byte	'PC12',0,1
	.word	651
	.byte	5,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	651
	.byte	3,5,2,35,1,11
	.byte	'PC13',0,1
	.word	651
	.byte	5,0,2,35,1,11
	.byte	'reserved_16',0,1
	.word	651
	.byte	3,5,2,35,2,11
	.byte	'PC14',0,1
	.word	651
	.byte	5,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	651
	.byte	3,5,2,35,3,11
	.byte	'PC15',0,1
	.word	651
	.byte	5,0,2,35,3,0,12,6,172,4,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3125
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_IN_Bits',0,6,118,16,4,11
	.byte	'P0',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'P1',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'P2',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'P3',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'P4',0,1
	.word	651
	.byte	1,3,2,35,0,11
	.byte	'P5',0,1
	.word	651
	.byte	1,2,2,35,0,11
	.byte	'P6',0,1
	.word	651
	.byte	1,1,2,35,0,11
	.byte	'P7',0,1
	.word	651
	.byte	1,0,2,35,0,11
	.byte	'P8',0,1
	.word	651
	.byte	1,7,2,35,1,11
	.byte	'P9',0,1
	.word	651
	.byte	1,6,2,35,1,11
	.byte	'P10',0,1
	.word	651
	.byte	1,5,2,35,1,11
	.byte	'P11',0,1
	.word	651
	.byte	1,4,2,35,1,11
	.byte	'P12',0,1
	.word	651
	.byte	1,3,2,35,1,11
	.byte	'P13',0,1
	.word	651
	.byte	1,2,2,35,1,11
	.byte	'P14',0,1
	.word	651
	.byte	1,1,2,35,1,11
	.byte	'P15',0,1
	.word	651
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	668
	.byte	16,0,2,35,2,0,12,6,156,4,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3345
	.byte	4,2,35,0,0,15,24
	.word	651
	.byte	16,23,0,10
	.byte	'_Ifx_P_PDR0_Bits',0,6,205,3,16,4,11
	.byte	'PD0',0,1
	.word	651
	.byte	3,5,2,35,0,11
	.byte	'PL0',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'PD1',0,1
	.word	651
	.byte	3,1,2,35,0,11
	.byte	'PL1',0,1
	.word	651
	.byte	1,0,2,35,0,11
	.byte	'PD2',0,1
	.word	651
	.byte	3,5,2,35,1,11
	.byte	'PL2',0,1
	.word	651
	.byte	1,4,2,35,1,11
	.byte	'PD3',0,1
	.word	651
	.byte	3,1,2,35,1,11
	.byte	'PL3',0,1
	.word	651
	.byte	1,0,2,35,1,11
	.byte	'PD4',0,1
	.word	651
	.byte	3,5,2,35,2,11
	.byte	'PL4',0,1
	.word	651
	.byte	1,4,2,35,2,11
	.byte	'PD5',0,1
	.word	651
	.byte	3,1,2,35,2,11
	.byte	'PL5',0,1
	.word	651
	.byte	1,0,2,35,2,11
	.byte	'PD6',0,1
	.word	651
	.byte	3,5,2,35,3,11
	.byte	'PL6',0,1
	.word	651
	.byte	1,4,2,35,3,11
	.byte	'PD7',0,1
	.word	651
	.byte	3,1,2,35,3,11
	.byte	'PL7',0,1
	.word	651
	.byte	1,0,2,35,3,0,12,6,205,5,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3668
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_PDR1_Bits',0,6,226,3,16,4,11
	.byte	'PD8',0,1
	.word	651
	.byte	3,5,2,35,0,11
	.byte	'PL8',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'PD9',0,1
	.word	651
	.byte	3,1,2,35,0,11
	.byte	'PL9',0,1
	.word	651
	.byte	1,0,2,35,0,11
	.byte	'PD10',0,1
	.word	651
	.byte	3,5,2,35,1,11
	.byte	'PL10',0,1
	.word	651
	.byte	1,4,2,35,1,11
	.byte	'PD11',0,1
	.word	651
	.byte	3,1,2,35,1,11
	.byte	'PL11',0,1
	.word	651
	.byte	1,0,2,35,1,11
	.byte	'PD12',0,1
	.word	651
	.byte	3,5,2,35,2,11
	.byte	'PL12',0,1
	.word	651
	.byte	1,4,2,35,2,11
	.byte	'PD13',0,1
	.word	651
	.byte	3,1,2,35,2,11
	.byte	'PL13',0,1
	.word	651
	.byte	1,0,2,35,2,11
	.byte	'PD14',0,1
	.word	651
	.byte	3,5,2,35,3,11
	.byte	'PL14',0,1
	.word	651
	.byte	1,4,2,35,3,11
	.byte	'PD15',0,1
	.word	651
	.byte	3,1,2,35,3,11
	.byte	'PL15',0,1
	.word	651
	.byte	1,0,2,35,3,0,12,6,213,5,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3972
	.byte	4,2,35,0,0,15,8
	.word	651
	.byte	16,7,0,10
	.byte	'_Ifx_P_ESR_Bits',0,6,88,16,4,11
	.byte	'EN0',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	651
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	651
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	651
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	651
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	651
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	651
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	651
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	651
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	651
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	651
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	651
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	651
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	668
	.byte	16,0,2,35,2,0,12,6,140,4,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	4297
	.byte	4,2,35,0,0,15,12
	.word	651
	.byte	16,11,0,10
	.byte	'_Ifx_P_PDISC_Bits',0,6,183,3,16,4,11
	.byte	'PDIS0',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'PDIS1',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'PDIS2',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'PDIS3',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'PDIS4',0,1
	.word	651
	.byte	1,3,2,35,0,11
	.byte	'PDIS5',0,1
	.word	651
	.byte	1,2,2,35,0,11
	.byte	'PDIS6',0,1
	.word	651
	.byte	1,1,2,35,0,11
	.byte	'PDIS7',0,1
	.word	651
	.byte	1,0,2,35,0,11
	.byte	'PDIS8',0,1
	.word	651
	.byte	1,7,2,35,1,11
	.byte	'PDIS9',0,1
	.word	651
	.byte	1,6,2,35,1,11
	.byte	'PDIS10',0,1
	.word	651
	.byte	1,5,2,35,1,11
	.byte	'PDIS11',0,1
	.word	651
	.byte	1,4,2,35,1,11
	.byte	'PDIS12',0,1
	.word	651
	.byte	1,3,2,35,1,11
	.byte	'PDIS13',0,1
	.word	651
	.byte	1,2,2,35,1,11
	.byte	'PDIS14',0,1
	.word	651
	.byte	1,1,2,35,1,11
	.byte	'PDIS15',0,1
	.word	651
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	668
	.byte	16,0,2,35,2,0,12,6,197,5,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	4637
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_PCSR_Bits',0,6,165,3,16,4,11
	.byte	'SEL0',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'SEL1',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'SEL2',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'SEL3',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'SEL4',0,1
	.word	651
	.byte	1,3,2,35,0,11
	.byte	'SEL5',0,1
	.word	651
	.byte	1,2,2,35,0,11
	.byte	'SEL6',0,1
	.word	651
	.byte	1,1,2,35,0,11
	.byte	'SEL7',0,1
	.word	651
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	651
	.byte	2,6,2,35,1,11
	.byte	'SEL10',0,1
	.word	651
	.byte	1,5,2,35,1,11
	.byte	'SEL11',0,1
	.word	651
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,4
	.word	476
	.byte	19,1,2,35,0,11
	.byte	'LCK',0,1
	.word	651
	.byte	1,0,2,35,3,0,12,6,189,5,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5003
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMSR0_Bits',0,6,206,2,16,4,11
	.byte	'PS0',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'PS2',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'PS3',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	476
	.byte	28,0,2,35,0,0,12,6,149,5,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5289
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMSR4_Bits',0,6,227,2,16,4,11
	.byte	'reserved_0',0,1
	.word	651
	.byte	4,4,2,35,0,11
	.byte	'PS4',0,1
	.word	651
	.byte	1,3,2,35,0,11
	.byte	'PS5',0,1
	.word	651
	.byte	1,2,2,35,0,11
	.byte	'PS6',0,1
	.word	651
	.byte	1,1,2,35,0,11
	.byte	'PS7',0,1
	.word	651
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	476
	.byte	24,0,2,35,0,0,12,6,165,5,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5436
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMSR8_Bits',0,6,238,2,16,4,11
	.byte	'reserved_0',0,1
	.word	651
	.byte	8,0,2,35,0,11
	.byte	'PS8',0,1
	.word	651
	.byte	1,7,2,35,1,11
	.byte	'PS9',0,1
	.word	651
	.byte	1,6,2,35,1,11
	.byte	'PS10',0,1
	.word	651
	.byte	1,5,2,35,1,11
	.byte	'PS11',0,1
	.word	651
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,4
	.word	476
	.byte	20,0,2,35,0,0,12,6,173,5,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5605
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMSR12_Bits',0,6,216,2,16,4,11
	.byte	'reserved_0',0,2
	.word	668
	.byte	12,4,2,35,0,11
	.byte	'PS12',0,1
	.word	651
	.byte	1,3,2,35,1,11
	.byte	'PS13',0,1
	.word	651
	.byte	1,2,2,35,1,11
	.byte	'PS14',0,1
	.word	651
	.byte	1,1,2,35,1,11
	.byte	'PS15',0,1
	.word	651
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	668
	.byte	16,0,2,35,2,0,12,6,157,5,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5777
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMCR0_Bits',0,6,232,1,16,4,11
	.byte	'reserved_0',0,2
	.word	668
	.byte	16,0,2,35,0,11
	.byte	'PCL0',0,1
	.word	651
	.byte	1,7,2,35,2,11
	.byte	'PCL1',0,1
	.word	651
	.byte	1,6,2,35,2,11
	.byte	'PCL2',0,1
	.word	651
	.byte	1,5,2,35,2,11
	.byte	'PCL3',0,1
	.word	651
	.byte	1,4,2,35,2,11
	.byte	'reserved_20',0,2
	.word	668
	.byte	12,0,2,35,2,0,12,6,229,4,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5952
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMCR4_Bits',0,6,253,1,16,4,11
	.byte	'reserved_0',0,4
	.word	476
	.byte	20,12,2,35,0,11
	.byte	'PCL4',0,1
	.word	651
	.byte	1,3,2,35,2,11
	.byte	'PCL5',0,1
	.word	651
	.byte	1,2,2,35,2,11
	.byte	'PCL6',0,1
	.word	651
	.byte	1,1,2,35,2,11
	.byte	'PCL7',0,1
	.word	651
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	651
	.byte	8,0,2,35,3,0,12,6,245,4,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6126
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMCR8_Bits',0,6,136,2,16,4,11
	.byte	'reserved_0',0,4
	.word	476
	.byte	24,8,2,35,0,11
	.byte	'PCL8',0,1
	.word	651
	.byte	1,7,2,35,3,11
	.byte	'PCL9',0,1
	.word	651
	.byte	1,6,2,35,3,11
	.byte	'PCL10',0,1
	.word	651
	.byte	1,5,2,35,3,11
	.byte	'PCL11',0,1
	.word	651
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	651
	.byte	4,0,2,35,3,0,12,6,253,4,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6300
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMCR12_Bits',0,6,243,1,16,4,11
	.byte	'reserved_0',0,4
	.word	476
	.byte	28,4,2,35,0,11
	.byte	'PCL12',0,1
	.word	651
	.byte	1,3,2,35,3,11
	.byte	'PCL13',0,1
	.word	651
	.byte	1,2,2,35,3,11
	.byte	'PCL14',0,1
	.word	651
	.byte	1,1,2,35,3,11
	.byte	'PCL15',0,1
	.word	651
	.byte	1,0,2,35,3,0,12,6,237,4,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6476
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMSR_Bits',0,6,249,2,16,4,11
	.byte	'PS0',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'PS2',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'PS3',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'PS4',0,1
	.word	651
	.byte	1,3,2,35,0,11
	.byte	'PS5',0,1
	.word	651
	.byte	1,2,2,35,0,11
	.byte	'PS6',0,1
	.word	651
	.byte	1,1,2,35,0,11
	.byte	'PS7',0,1
	.word	651
	.byte	1,0,2,35,0,11
	.byte	'PS8',0,1
	.word	651
	.byte	1,7,2,35,1,11
	.byte	'PS9',0,1
	.word	651
	.byte	1,6,2,35,1,11
	.byte	'PS10',0,1
	.word	651
	.byte	1,5,2,35,1,11
	.byte	'PS11',0,1
	.word	651
	.byte	1,4,2,35,1,11
	.byte	'PS12',0,1
	.word	651
	.byte	1,3,2,35,1,11
	.byte	'PS13',0,1
	.word	651
	.byte	1,2,2,35,1,11
	.byte	'PS14',0,1
	.word	651
	.byte	1,1,2,35,1,11
	.byte	'PS15',0,1
	.word	651
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	668
	.byte	16,0,2,35,2,0,12,6,141,5,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6632
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMCR_Bits',0,6,147,2,16,4,11
	.byte	'reserved_0',0,2
	.word	668
	.byte	16,0,2,35,0,11
	.byte	'PCL0',0,1
	.word	651
	.byte	1,7,2,35,2,11
	.byte	'PCL1',0,1
	.word	651
	.byte	1,6,2,35,2,11
	.byte	'PCL2',0,1
	.word	651
	.byte	1,5,2,35,2,11
	.byte	'PCL3',0,1
	.word	651
	.byte	1,4,2,35,2,11
	.byte	'PCL4',0,1
	.word	651
	.byte	1,3,2,35,2,11
	.byte	'PCL5',0,1
	.word	651
	.byte	1,2,2,35,2,11
	.byte	'PCL6',0,1
	.word	651
	.byte	1,1,2,35,2,11
	.byte	'PCL7',0,1
	.word	651
	.byte	1,0,2,35,2,11
	.byte	'PCL8',0,1
	.word	651
	.byte	1,7,2,35,3,11
	.byte	'PCL9',0,1
	.word	651
	.byte	1,6,2,35,3,11
	.byte	'PCL10',0,1
	.word	651
	.byte	1,5,2,35,3,11
	.byte	'PCL11',0,1
	.word	651
	.byte	1,4,2,35,3,11
	.byte	'PCL12',0,1
	.word	651
	.byte	1,3,2,35,3,11
	.byte	'PCL13',0,1
	.word	651
	.byte	1,2,2,35,3,11
	.byte	'PCL14',0,1
	.word	651
	.byte	1,1,2,35,3,11
	.byte	'PCL15',0,1
	.word	651
	.byte	1,0,2,35,3,0,12,6,221,4,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6965
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_LPCR0_Bits',0,6,192,1,16,4,11
	.byte	'reserved_0',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	476
	.byte	30,0,2,35,0,0,12,6,196,4,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7313
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_LPCR1_Bits',0,6,200,1,16,4,11
	.byte	'reserved_0',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	476
	.byte	30,0,2,35,0,0,10
	.byte	'_Ifx_P_LPCR1_P21_Bits',0,6,208,1,16,4,11
	.byte	'RDIS_CTRL',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'RX_DIS',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'TERM',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'LRXTERM',0,1
	.word	651
	.byte	5,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	476
	.byte	24,0,2,35,0,0,12,6,204,4,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7437
	.byte	4,2,35,0,13
	.byte	'B_P21',0
	.word	7521
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_LPCR2_Bits',0,6,218,1,16,4,11
	.byte	'reserved_0',0,1
	.word	651
	.byte	8,0,2,35,0,11
	.byte	'LVDSR',0,1
	.word	651
	.byte	1,7,2,35,1,11
	.byte	'LVDSRL',0,1
	.word	651
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,1
	.word	651
	.byte	2,4,2,35,1,11
	.byte	'TDIS_CTRL',0,1
	.word	651
	.byte	1,3,2,35,1,11
	.byte	'TX_DIS',0,1
	.word	651
	.byte	1,2,2,35,1,11
	.byte	'TX_PD',0,1
	.word	651
	.byte	1,1,2,35,1,11
	.byte	'TX_PWDPD',0,1
	.word	651
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	668
	.byte	16,0,2,35,2,0,12,6,213,4,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7701
	.byte	4,2,35,0,0,15,76
	.word	651
	.byte	16,75,0,10
	.byte	'_Ifx_P_ACCEN1_Bits',0,6,82,16,4,11
	.byte	'reserved_0',0,4
	.word	476
	.byte	32,0,2,35,0,0,12,6,132,4,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7954
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_ACCEN0_Bits',0,6,45,16,4,11
	.byte	'EN0',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	651
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	651
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	651
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	651
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	651
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	651
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	651
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	651
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	651
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	651
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	651
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	651
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	651
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	651
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	651
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	651
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	651
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	651
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	651
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	651
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	651
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	651
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	651
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	651
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	651
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	651
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	651
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	651
	.byte	1,0,2,35,3,0,12,6,252,3,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	8041
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P',0,6,229,5,25,128,2,13
	.byte	'OUT',0
	.word	1739
	.byte	4,2,35,0,13
	.byte	'OMR',0
	.word	2310
	.byte	4,2,35,4,13
	.byte	'ID',0
	.word	2429
	.byte	4,2,35,8,13
	.byte	'reserved_C',0
	.word	2469
	.byte	4,2,35,12,13
	.byte	'IOCR0',0
	.word	2653
	.byte	4,2,35,16,13
	.byte	'IOCR4',0
	.word	2868
	.byte	4,2,35,20,13
	.byte	'IOCR8',0
	.word	3085
	.byte	4,2,35,24,13
	.byte	'IOCR12',0
	.word	3305
	.byte	4,2,35,28,13
	.byte	'reserved_20',0
	.word	2469
	.byte	4,2,35,32,13
	.byte	'IN',0
	.word	3619
	.byte	4,2,35,36,13
	.byte	'reserved_28',0
	.word	3659
	.byte	24,2,35,40,13
	.byte	'PDR0',0
	.word	3932
	.byte	4,2,35,64,13
	.byte	'PDR1',0
	.word	4248
	.byte	4,2,35,68,13
	.byte	'reserved_48',0
	.word	4288
	.byte	8,2,35,72,13
	.byte	'ESR',0
	.word	4588
	.byte	4,2,35,80,13
	.byte	'reserved_54',0
	.word	4628
	.byte	12,2,35,84,13
	.byte	'PDISC',0
	.word	4963
	.byte	4,2,35,96,13
	.byte	'PCSR',0
	.word	5249
	.byte	4,2,35,100,13
	.byte	'reserved_68',0
	.word	4288
	.byte	8,2,35,104,13
	.byte	'OMSR0',0
	.word	5396
	.byte	4,2,35,112,13
	.byte	'OMSR4',0
	.word	5565
	.byte	4,2,35,116,13
	.byte	'OMSR8',0
	.word	5737
	.byte	4,2,35,120,13
	.byte	'OMSR12',0
	.word	5912
	.byte	4,2,35,124,13
	.byte	'OMCR0',0
	.word	6086
	.byte	4,3,35,128,1,13
	.byte	'OMCR4',0
	.word	6260
	.byte	4,3,35,132,1,13
	.byte	'OMCR8',0
	.word	6436
	.byte	4,3,35,136,1,13
	.byte	'OMCR12',0
	.word	6592
	.byte	4,3,35,140,1,13
	.byte	'OMSR',0
	.word	6925
	.byte	4,3,35,144,1,13
	.byte	'OMCR',0
	.word	7273
	.byte	4,3,35,148,1,13
	.byte	'reserved_98',0
	.word	4288
	.byte	8,3,35,152,1,13
	.byte	'LPCR0',0
	.word	7397
	.byte	4,3,35,160,1,13
	.byte	'LPCR1',0
	.word	7646
	.byte	4,3,35,164,1,13
	.byte	'LPCR2',0
	.word	7905
	.byte	4,3,35,168,1,13
	.byte	'reserved_A4',0
	.word	7945
	.byte	76,3,35,172,1,13
	.byte	'ACCEN1',0
	.word	8001
	.byte	4,3,35,248,1,13
	.byte	'ACCEN0',0
	.word	8568
	.byte	4,3,35,252,1,0,14
	.word	8608
	.byte	3
	.word	9211
	.byte	17,5,172,1,9,4,18
	.byte	'IfxPort_State_notChanged',0,0,18
	.byte	'IfxPort_State_high',0,1,18
	.byte	'IfxPort_State_low',0,128,128,4,18
	.byte	'IfxPort_State_toggled',0,129,128,4,0,4
	.byte	'IfxPort_setPinState',0,3,5,208,4,17,1,1,5
	.byte	'port',0,5,208,4,44
	.word	9216
	.byte	5
	.byte	'pinIndex',0,5,208,4,56
	.word	651
	.byte	5
	.byte	'action',0,5,208,4,80
	.word	9221
	.byte	6,0,17,8,127,9,1,18
	.byte	'IfxCpu_Id_0',0,0,18
	.byte	'IfxCpu_Id_1',0,1,18
	.byte	'IfxCpu_Id_none',0,2,0
.L103:
	.byte	8
	.byte	'IfxCpu_getCoreId',0,3,7,133,6,22
	.word	9402
	.byte	1,1
.L106:
	.byte	6,0,17,8,156,1,9,1,18
	.byte	'IfxCpu_ResourceCpu_0',0,0,18
	.byte	'IfxCpu_ResourceCpu_1',0,1,18
	.byte	'IfxCpu_ResourceCpu_none',0,2,0,8
	.byte	'IfxCpu_getCoreIndex',0,3,7,141,6,31
	.word	9484
	.byte	1,1,6,0,8
	.byte	'IfxCpu_areInterruptsEnabled',0,3,7,139,5,20
	.word	651
	.byte	1,1,6,0
.L84:
	.byte	7
	.byte	'unsigned long int',0,4,7,8
	.byte	'IfxCpu_getPerformanceCounter',0,3,7,161,6,19
	.word	9639
	.byte	1,1,5
	.byte	'address',0,7,161,6,55
	.word	668
	.byte	6,0,8
	.byte	'IfxCpu_getPerformanceCounterStickyOverflow',0,3,7,190,6,20
	.word	651
	.byte	1,1,5
	.byte	'address',0,7,190,6,70
	.word	668
	.byte	6,0,4
	.byte	'IfxCpu_updatePerformanceCounter',0,3,7,172,8,17,1,1,5
	.byte	'address',0,7,172,8,56
	.word	9639
	.byte	5
	.byte	'count',0,7,172,8,72
	.word	9639
	.byte	19,6,0,0
.L96:
	.byte	20,10,186,1,9,8,13
	.byte	'tAddr',0
	.word	476
	.byte	4,2,35,0,11
	.byte	'tId',0,1
	.word	651
	.byte	8,0,2,35,4,11
	.byte	'tClass',0,1
	.word	651
	.byte	8,0,2,35,5,11
	.byte	'tCpu',0,1
	.word	651
	.byte	3,5,2,35,6,0
.L88:
	.byte	8
	.byte	'IfxCpu_Trap_extractTrapInfo',0,3,9,118,24
	.word	9870
	.byte	1,1
.L91:
	.byte	5
	.byte	'trapClass',0,9,118,58
	.word	651
.L93:
	.byte	5
	.byte	'tin',0,9,118,76
	.word	9639
.L95:
	.byte	19,6,6,0,0,21
	.word	492
	.byte	22
	.byte	'__c11_atomic_thread_fence',0,1,1,1,1,23
	.word	10015
	.byte	0,14
	.word	476
.L101:
	.byte	3
	.word	476
	.byte	24
	.byte	'__cmpswapw',0
	.word	10057
	.byte	1,1,1,1,25
	.byte	'p',0
	.word	10062
	.byte	25
	.byte	'value',0
	.word	476
	.byte	25
	.byte	'compare',0
	.word	476
	.byte	0,14
	.word	492
	.byte	24
	.byte	'__mfcr',0
	.word	10119
	.byte	1,1,1,1,23
	.word	492
	.byte	0,26
	.byte	'__debug',0,1,1,1,1,27
	.word	194
	.byte	28
	.word	220
	.byte	6,0,27
	.word	255
	.byte	28
	.word	287
	.byte	6,0,27
	.word	300
	.byte	6,0,27
	.word	343
	.byte	6,0,27
	.word	395
	.byte	28
	.word	414
	.byte	6,0,27
	.word	430
	.byte	28
	.word	445
	.byte	28
	.word	459
	.byte	6,0,27
	.word	1238
	.byte	28
	.word	1278
	.byte	28
	.word	1296
	.byte	6,0,27
	.word	1316
	.byte	28
	.word	1354
	.byte	28
	.word	1372
	.byte	6,0,27
	.word	1392
	.byte	28
	.word	1443
	.byte	6,0,27
	.word	9324
	.byte	28
	.word	9352
	.byte	28
	.word	9366
	.byte	28
	.word	9384
	.byte	6,0,27
	.word	9453
	.byte	6,0,27
	.word	9563
	.byte	6,0,27
	.word	9597
	.byte	6,0,27
	.word	9660
	.byte	28
	.word	9701
	.byte	6,0,27
	.word	9720
	.byte	28
	.word	9775
	.byte	6,0,27
	.word	9794
	.byte	28
	.word	9834
	.byte	28
	.word	9851
	.byte	19,6,0,0,27
	.word	9941
	.byte	28
	.word	9980
	.byte	28
	.word	9998
	.byte	19,29
	.word	343
	.byte	30
	.word	367
	.byte	0,6,29
	.word	9453
	.byte	30
	.word	9482
	.byte	0,6,0,0
.L86:
	.byte	14
	.word	9870
	.byte	10
	.byte	'_Ifx_CPU_CORE_ID_Bits',0,11,92,16,4,11
	.byte	'CORE_ID',0,4
	.word	499
	.byte	3,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	499
	.byte	29,0,2,35,0,0
.L107:
	.byte	12,11,223,5,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	10405
	.byte	4,2,35,0,0
.L111:
	.byte	14
	.word	9870
.L125:
	.byte	14
	.word	9870
.L139:
	.byte	14
	.word	9870
.L153:
	.byte	14
	.word	9870
.L167:
	.byte	14
	.word	9870
.L181:
	.byte	14
	.word	9870
.L195:
	.byte	14
	.word	9870
.L209:
	.byte	14
	.word	9870
	.byte	31
	.byte	'__INDIRECT__',0,9,1,1,1,1,1,7
	.byte	'short int',0,2,5,32
	.byte	'__wchar_t',0,9,1,1
	.word	10574
	.byte	32
	.byte	'__size_t',0,9,1,1
	.word	476
	.byte	32
	.byte	'__ptrdiff_t',0,9,1,1
	.word	492
	.byte	33,1,3
	.word	10642
	.byte	32
	.byte	'__codeptr',0,9,1,1
	.word	10644
	.byte	32
	.byte	'boolean',0,12,101,29
	.word	651
	.byte	32
	.byte	'uint8',0,12,105,29
	.word	651
	.byte	32
	.byte	'uint16',0,12,109,29
	.word	668
	.byte	32
	.byte	'uint32',0,12,113,29
	.word	9639
	.byte	32
	.byte	'uint64',0,12,118,29
	.word	369
	.byte	32
	.byte	'sint16',0,12,126,29
	.word	10574
	.byte	7
	.byte	'long int',0,4,5,32
	.byte	'sint32',0,12,131,1,29
	.word	10757
	.byte	7
	.byte	'long long int',0,8,5,32
	.byte	'sint64',0,12,138,1,29
	.word	10785
	.byte	32
	.byte	'float32',0,12,167,1,29
	.word	246
	.byte	32
	.byte	'pvoid',0,13,57,28
	.word	338
	.byte	32
	.byte	'Ifx_TickTime',0,13,79,28
	.word	10785
	.byte	17,13,130,1,9,1,18
	.byte	'Ifx_RxSel_a',0,0,18
	.byte	'Ifx_RxSel_b',0,1,18
	.byte	'Ifx_RxSel_c',0,2,18
	.byte	'Ifx_RxSel_d',0,3,18
	.byte	'Ifx_RxSel_e',0,4,18
	.byte	'Ifx_RxSel_f',0,5,18
	.byte	'Ifx_RxSel_g',0,6,18
	.byte	'Ifx_RxSel_h',0,7,0,32
	.byte	'Ifx_RxSel',0,13,140,1,3
	.word	10870
	.byte	17,10,89,9,1,18
	.byte	'IfxCpu_Trap_MemoryManagement_Id_virtualAddressFill',0,0,18
	.byte	'IfxCpu_Trap_MemoryManagement_Id_virtualAddressProtection',0,1,0,32
	.byte	'IfxCpu_Trap_MemoryManagement_Id',0,10,93,3
	.word	11008
	.byte	17,10,98,9,1,18
	.byte	'IfxCpu_Trap_InternalProtection_Id_privilegeViolation',0,1,18
	.byte	'IfxCpu_Trap_InternalProtection_Id_memoryProtectionRead',0,2,18
	.byte	'IfxCpu_Trap_InternalProtection_Id_memoryProtectionWrite',0,3,18
	.byte	'IfxCpu_Trap_InternalProtection_Id_memoryProtectionExecute',0,4,18
	.byte	'IfxCpu_Trap_InternalProtection_Id_memoryProtectionPeripheralAccess',0,5,18
	.byte	'IfxCpu_Trap_InternalProtection_Id_memoryProtectionNullAddress',0,6,18
	.byte	'IfxCpu_Trap_InternalProtection_Id_globalRegisterWriteProtection',0,7,0,32
	.byte	'IfxCpu_Trap_InternalProtection_Id',0,10,107,3
	.word	11166
	.byte	17,10,112,9,1,18
	.byte	'IfxCpu_Trap_InstructionErrors_Id_illegalOpcode',0,1,18
	.byte	'IfxCpu_Trap_InstructionErrors_Id_unimplementedOpcode',0,2,18
	.byte	'IfxCpu_Trap_InstructionErrors_Id_invalidOperand',0,3,18
	.byte	'IfxCpu_Trap_InstructionErrors_Id_dataAddressAlignment',0,4,18
	.byte	'IfxCpu_Trap_InstructionErrors_Id_invalidMemoryAddress',0,5,0,32
	.byte	'IfxCpu_Trap_InstructionErrors_Id',0,10,119,3
	.word	11643
	.byte	17,10,124,9,1,18
	.byte	'IfxCpu_Trap_ContextManagement_Id_freeContextListDepletion',0,1,18
	.byte	'IfxCpu_Trap_ContextManagement_Id_callDepthOverflow',0,2,18
	.byte	'IfxCpu_Trap_ContextManagement_Id_callDepthUnderflow',0,3,18
	.byte	'IfxCpu_Trap_ContextManagement_Id_freeContextListUnderflow',0,4,18
	.byte	'IfxCpu_Trap_ContextManagement_Id_callStackUnderflow',0,5,18
	.byte	'IfxCpu_Trap_ContextManagement_Id_contextType',0,6,18
	.byte	'IfxCpu_Trap_ContextManagement_Id_nestingError',0,7,0,32
	.byte	'IfxCpu_Trap_ContextManagement_Id',0,10,133,1,3
	.word	11956
	.byte	17,10,138,1,9,1,18
	.byte	'IfxCpu_Trap_Bus_Id_programFetchSynchronousError',0,1,18
	.byte	'IfxCpu_Trap_Bus_Id_dataAccessSynchronousError',0,2,18
	.byte	'IfxCpu_Trap_Bus_Id_dataAccessAsynchronousError',0,3,18
	.byte	'IfxCpu_Trap_Bus_Id_CoprocessorTrapAsynchronousError',0,4,18
	.byte	'IfxCpu_Trap_Bus_Id_programMemoryIntegrityError',0,5,18
	.byte	'IfxCpu_Trap_Bus_Id_dataMemoryIntegrityError',0,6,18
	.byte	'IfxCpu_Trap_Bus_Id_temporalAsynchronousError',0,7,0,32
	.byte	'IfxCpu_Trap_Bus_Id',0,10,147,1,3
	.word	12380
	.byte	17,10,152,1,9,1,18
	.byte	'IfxCpu_Trap_Assertion_Id_arithmeticOverflow',0,1,18
	.byte	'IfxCpu_Trap_Assertion_Id_stickyArithmeticOverflow',0,2,0,32
	.byte	'IfxCpu_Trap_Assertion_Id',0,10,156,1,3
	.word	12758
	.byte	32
	.byte	'IfxCpu_Trap_SystemCall_Id',0,10,161,1,16
	.word	10757
	.byte	32
	.byte	'IfxCpu_Trap_NonMaskableInterrupt_Id',0,10,166,1,16
	.word	10757
	.byte	32
	.byte	'IfxCpu_Trap',0,10,192,1,3
	.word	9870
	.byte	10
	.byte	'_Ifx_CPU_A_Bits',0,11,45,16,4,11
	.byte	'ADDR',0,4
	.word	499
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_CPU_A_Bits',0,11,48,3
	.word	12998
	.byte	10
	.byte	'_Ifx_CPU_BIV_Bits',0,11,51,16,4,11
	.byte	'VSS',0,4
	.word	499
	.byte	1,31,2,35,0,11
	.byte	'BIV',0,4
	.word	499
	.byte	31,0,2,35,0,0,32
	.byte	'Ifx_CPU_BIV_Bits',0,11,55,3
	.word	13059
	.byte	10
	.byte	'_Ifx_CPU_BTV_Bits',0,11,58,16,4,11
	.byte	'reserved_0',0,4
	.word	499
	.byte	1,31,2,35,0,11
	.byte	'BTV',0,4
	.word	499
	.byte	31,0,2,35,0,0,32
	.byte	'Ifx_CPU_BTV_Bits',0,11,62,3
	.word	13138
	.byte	10
	.byte	'_Ifx_CPU_CCNT_Bits',0,11,65,16,4,11
	.byte	'CountValue',0,4
	.word	499
	.byte	31,1,2,35,0,11
	.byte	'SOvf',0,4
	.word	499
	.byte	1,0,2,35,0,0,32
	.byte	'Ifx_CPU_CCNT_Bits',0,11,69,3
	.word	13224
	.byte	10
	.byte	'_Ifx_CPU_CCTRL_Bits',0,11,72,16,4,11
	.byte	'CM',0,4
	.word	499
	.byte	1,31,2,35,0,11
	.byte	'CE',0,4
	.word	499
	.byte	1,30,2,35,0,11
	.byte	'M1',0,4
	.word	499
	.byte	3,27,2,35,0,11
	.byte	'M2',0,4
	.word	499
	.byte	3,24,2,35,0,11
	.byte	'M3',0,4
	.word	499
	.byte	3,21,2,35,0,11
	.byte	'reserved_11',0,4
	.word	499
	.byte	21,0,2,35,0,0,32
	.byte	'Ifx_CPU_CCTRL_Bits',0,11,80,3
	.word	13313
	.byte	10
	.byte	'_Ifx_CPU_COMPAT_Bits',0,11,83,16,4,11
	.byte	'reserved_0',0,4
	.word	499
	.byte	3,29,2,35,0,11
	.byte	'RM',0,4
	.word	499
	.byte	1,28,2,35,0,11
	.byte	'SP',0,4
	.word	499
	.byte	1,27,2,35,0,11
	.byte	'reserved_5',0,4
	.word	499
	.byte	27,0,2,35,0,0,32
	.byte	'Ifx_CPU_COMPAT_Bits',0,11,89,3
	.word	13459
	.byte	32
	.byte	'Ifx_CPU_CORE_ID_Bits',0,11,96,3
	.word	10405
	.byte	10
	.byte	'_Ifx_CPU_CPR_L_Bits',0,11,99,16,4,11
	.byte	'reserved_0',0,4
	.word	499
	.byte	3,29,2,35,0,11
	.byte	'LOWBND',0,4
	.word	499
	.byte	29,0,2,35,0,0,32
	.byte	'Ifx_CPU_CPR_L_Bits',0,11,103,3
	.word	13615
	.byte	10
	.byte	'_Ifx_CPU_CPR_U_Bits',0,11,106,16,4,11
	.byte	'reserved_0',0,4
	.word	499
	.byte	3,29,2,35,0,11
	.byte	'UPPBND',0,4
	.word	499
	.byte	29,0,2,35,0,0,32
	.byte	'Ifx_CPU_CPR_U_Bits',0,11,110,3
	.word	13708
	.byte	10
	.byte	'_Ifx_CPU_CPU_ID_Bits',0,11,113,16,4,11
	.byte	'MODREV',0,4
	.word	499
	.byte	8,24,2,35,0,11
	.byte	'MOD_32B',0,4
	.word	499
	.byte	8,16,2,35,0,11
	.byte	'MOD',0,4
	.word	499
	.byte	16,0,2,35,0,0,32
	.byte	'Ifx_CPU_CPU_ID_Bits',0,11,118,3
	.word	13801
	.byte	10
	.byte	'_Ifx_CPU_CPXE_Bits',0,11,121,16,4,11
	.byte	'XE',0,4
	.word	499
	.byte	8,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	499
	.byte	24,0,2,35,0,0,32
	.byte	'Ifx_CPU_CPXE_Bits',0,11,125,3
	.word	13908
	.byte	10
	.byte	'_Ifx_CPU_CREVT_Bits',0,11,128,1,16,4,11
	.byte	'EVTA',0,4
	.word	499
	.byte	3,29,2,35,0,11
	.byte	'BBM',0,4
	.word	499
	.byte	1,28,2,35,0,11
	.byte	'BOD',0,4
	.word	499
	.byte	1,27,2,35,0,11
	.byte	'SUSP',0,4
	.word	499
	.byte	1,26,2,35,0,11
	.byte	'CNT',0,4
	.word	499
	.byte	2,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	499
	.byte	24,0,2,35,0,0,32
	.byte	'Ifx_CPU_CREVT_Bits',0,11,136,1,3
	.word	13995
	.byte	10
	.byte	'_Ifx_CPU_CUS_ID_Bits',0,11,139,1,16,4,11
	.byte	'CID',0,4
	.word	499
	.byte	3,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	499
	.byte	29,0,2,35,0,0,32
	.byte	'Ifx_CPU_CUS_ID_Bits',0,11,143,1,3
	.word	14149
	.byte	10
	.byte	'_Ifx_CPU_D_Bits',0,11,146,1,16,4,11
	.byte	'DATA',0,4
	.word	499
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_CPU_D_Bits',0,11,149,1,3
	.word	14243
	.byte	10
	.byte	'_Ifx_CPU_DATR_Bits',0,11,152,1,16,4,11
	.byte	'reserved_0',0,4
	.word	499
	.byte	3,29,2,35,0,11
	.byte	'SBE',0,4
	.word	499
	.byte	1,28,2,35,0,11
	.byte	'reserved_4',0,4
	.word	499
	.byte	5,23,2,35,0,11
	.byte	'CWE',0,4
	.word	499
	.byte	1,22,2,35,0,11
	.byte	'CFE',0,4
	.word	499
	.byte	1,21,2,35,0,11
	.byte	'reserved_11',0,4
	.word	499
	.byte	3,18,2,35,0,11
	.byte	'SOE',0,4
	.word	499
	.byte	1,17,2,35,0,11
	.byte	'SME',0,4
	.word	499
	.byte	1,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	499
	.byte	16,0,2,35,0,0,32
	.byte	'Ifx_CPU_DATR_Bits',0,11,163,1,3
	.word	14306
	.byte	10
	.byte	'_Ifx_CPU_DBGSR_Bits',0,11,166,1,16,4,11
	.byte	'DE',0,4
	.word	499
	.byte	1,31,2,35,0,11
	.byte	'HALT',0,4
	.word	499
	.byte	2,29,2,35,0,11
	.byte	'SIH',0,4
	.word	499
	.byte	1,28,2,35,0,11
	.byte	'SUSP',0,4
	.word	499
	.byte	1,27,2,35,0,11
	.byte	'reserved_5',0,4
	.word	499
	.byte	1,26,2,35,0,11
	.byte	'PREVSUSP',0,4
	.word	499
	.byte	1,25,2,35,0,11
	.byte	'PEVT',0,4
	.word	499
	.byte	1,24,2,35,0,11
	.byte	'EVTSRC',0,4
	.word	499
	.byte	5,19,2,35,0,11
	.byte	'reserved_13',0,4
	.word	499
	.byte	19,0,2,35,0,0,32
	.byte	'Ifx_CPU_DBGSR_Bits',0,11,177,1,3
	.word	14524
	.byte	10
	.byte	'_Ifx_CPU_DBGTCR_Bits',0,11,180,1,16,4,11
	.byte	'DTA',0,4
	.word	499
	.byte	1,31,2,35,0,11
	.byte	'reserved_1',0,4
	.word	499
	.byte	31,0,2,35,0,0,32
	.byte	'Ifx_CPU_DBGTCR_Bits',0,11,184,1,3
	.word	14739
	.byte	10
	.byte	'_Ifx_CPU_DCON0_Bits',0,11,187,1,16,4,11
	.byte	'reserved_0',0,4
	.word	499
	.byte	1,31,2,35,0,11
	.byte	'DCBYP',0,4
	.word	499
	.byte	1,30,2,35,0,11
	.byte	'reserved_2',0,4
	.word	499
	.byte	30,0,2,35,0,0,32
	.byte	'Ifx_CPU_DCON0_Bits',0,11,192,1,3
	.word	14833
	.byte	10
	.byte	'_Ifx_CPU_DCON2_Bits',0,11,195,1,16,4,11
	.byte	'DCACHE_SZE',0,4
	.word	499
	.byte	16,16,2,35,0,11
	.byte	'DSCRATCH_SZE',0,4
	.word	499
	.byte	16,0,2,35,0,0,32
	.byte	'Ifx_CPU_DCON2_Bits',0,11,199,1,3
	.word	14949
	.byte	10
	.byte	'_Ifx_CPU_DCX_Bits',0,11,202,1,16,4,11
	.byte	'reserved_0',0,4
	.word	499
	.byte	6,26,2,35,0,11
	.byte	'DCXValue',0,4
	.word	499
	.byte	26,0,2,35,0,0,32
	.byte	'Ifx_CPU_DCX_Bits',0,11,206,1,3
	.word	15050
	.byte	10
	.byte	'_Ifx_CPU_DEADD_Bits',0,11,209,1,16,4,11
	.byte	'ERROR_ADDRESS',0,4
	.word	499
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_CPU_DEADD_Bits',0,11,212,1,3
	.word	15143
	.byte	10
	.byte	'_Ifx_CPU_DIEAR_Bits',0,11,215,1,16,4,11
	.byte	'TA',0,4
	.word	499
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_CPU_DIEAR_Bits',0,11,218,1,3
	.word	15223
	.byte	10
	.byte	'_Ifx_CPU_DIETR_Bits',0,11,221,1,16,4,11
	.byte	'IED',0,4
	.word	499
	.byte	1,31,2,35,0,11
	.byte	'IE_T',0,4
	.word	499
	.byte	1,30,2,35,0,11
	.byte	'IE_C',0,4
	.word	499
	.byte	1,29,2,35,0,11
	.byte	'IE_S',0,4
	.word	499
	.byte	1,28,2,35,0,11
	.byte	'IE_BI',0,4
	.word	499
	.byte	1,27,2,35,0,11
	.byte	'E_INFO',0,4
	.word	499
	.byte	6,21,2,35,0,11
	.byte	'IE_DUAL',0,4
	.word	499
	.byte	1,20,2,35,0,11
	.byte	'IE_SP',0,4
	.word	499
	.byte	1,19,2,35,0,11
	.byte	'IE_BS',0,4
	.word	499
	.byte	1,18,2,35,0,11
	.byte	'reserved_14',0,4
	.word	499
	.byte	18,0,2,35,0,0,32
	.byte	'Ifx_CPU_DIETR_Bits',0,11,233,1,3
	.word	15292
	.byte	10
	.byte	'_Ifx_CPU_DMS_Bits',0,11,236,1,16,4,11
	.byte	'reserved_0',0,4
	.word	499
	.byte	1,31,2,35,0,11
	.byte	'DMSValue',0,4
	.word	499
	.byte	31,0,2,35,0,0,32
	.byte	'Ifx_CPU_DMS_Bits',0,11,240,1,3
	.word	15521
	.byte	10
	.byte	'_Ifx_CPU_DPR_L_Bits',0,11,243,1,16,4,11
	.byte	'reserved_0',0,4
	.word	499
	.byte	3,29,2,35,0,11
	.byte	'LOWBND',0,4
	.word	499
	.byte	29,0,2,35,0,0,32
	.byte	'Ifx_CPU_DPR_L_Bits',0,11,247,1,3
	.word	15614
	.byte	10
	.byte	'_Ifx_CPU_DPR_U_Bits',0,11,250,1,16,4,11
	.byte	'reserved_0',0,4
	.word	499
	.byte	3,29,2,35,0,11
	.byte	'UPPBND',0,4
	.word	499
	.byte	29,0,2,35,0,0,32
	.byte	'Ifx_CPU_DPR_U_Bits',0,11,254,1,3
	.word	15709
	.byte	10
	.byte	'_Ifx_CPU_DPRE_Bits',0,11,129,2,16,4,11
	.byte	'RE',0,4
	.word	499
	.byte	16,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	499
	.byte	16,0,2,35,0,0,32
	.byte	'Ifx_CPU_DPRE_Bits',0,11,133,2,3
	.word	15804
	.byte	10
	.byte	'_Ifx_CPU_DPWE_Bits',0,11,136,2,16,4,11
	.byte	'WE',0,4
	.word	499
	.byte	16,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	499
	.byte	16,0,2,35,0,0,32
	.byte	'Ifx_CPU_DPWE_Bits',0,11,140,2,3
	.word	15894
	.byte	10
	.byte	'_Ifx_CPU_DSTR_Bits',0,11,143,2,16,4,11
	.byte	'SRE',0,4
	.word	499
	.byte	1,31,2,35,0,11
	.byte	'GAE',0,4
	.word	499
	.byte	1,30,2,35,0,11
	.byte	'LBE',0,4
	.word	499
	.byte	1,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	499
	.byte	3,26,2,35,0,11
	.byte	'CRE',0,4
	.word	499
	.byte	1,25,2,35,0,11
	.byte	'reserved_7',0,4
	.word	499
	.byte	7,18,2,35,0,11
	.byte	'DTME',0,4
	.word	499
	.byte	1,17,2,35,0,11
	.byte	'LOE',0,4
	.word	499
	.byte	1,16,2,35,0,11
	.byte	'SDE',0,4
	.word	499
	.byte	1,15,2,35,0,11
	.byte	'SCE',0,4
	.word	499
	.byte	1,14,2,35,0,11
	.byte	'CAC',0,4
	.word	499
	.byte	1,13,2,35,0,11
	.byte	'MPE',0,4
	.word	499
	.byte	1,12,2,35,0,11
	.byte	'CLE',0,4
	.word	499
	.byte	1,11,2,35,0,11
	.byte	'reserved_21',0,4
	.word	499
	.byte	3,8,2,35,0,11
	.byte	'ALN',0,4
	.word	499
	.byte	1,7,2,35,0,11
	.byte	'reserved_25',0,4
	.word	499
	.byte	7,0,2,35,0,0,32
	.byte	'Ifx_CPU_DSTR_Bits',0,11,161,2,3
	.word	15984
	.byte	10
	.byte	'_Ifx_CPU_EXEVT_Bits',0,11,164,2,16,4,11
	.byte	'EVTA',0,4
	.word	499
	.byte	3,29,2,35,0,11
	.byte	'BBM',0,4
	.word	499
	.byte	1,28,2,35,0,11
	.byte	'BOD',0,4
	.word	499
	.byte	1,27,2,35,0,11
	.byte	'SUSP',0,4
	.word	499
	.byte	1,26,2,35,0,11
	.byte	'CNT',0,4
	.word	499
	.byte	2,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	499
	.byte	24,0,2,35,0,0,32
	.byte	'Ifx_CPU_EXEVT_Bits',0,11,172,2,3
	.word	16308
	.byte	10
	.byte	'_Ifx_CPU_FCX_Bits',0,11,175,2,16,4,11
	.byte	'FCXO',0,4
	.word	499
	.byte	16,16,2,35,0,11
	.byte	'FCXS',0,4
	.word	499
	.byte	4,12,2,35,0,11
	.byte	'reserved_20',0,4
	.word	499
	.byte	12,0,2,35,0,0,32
	.byte	'Ifx_CPU_FCX_Bits',0,11,180,2,3
	.word	16462
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_CON_Bits',0,11,183,2,16,4,11
	.byte	'TST',0,4
	.word	499
	.byte	1,31,2,35,0,11
	.byte	'TCL',0,4
	.word	499
	.byte	1,30,2,35,0,11
	.byte	'reserved_2',0,4
	.word	499
	.byte	6,24,2,35,0,11
	.byte	'RM',0,4
	.word	499
	.byte	2,22,2,35,0,11
	.byte	'reserved_10',0,4
	.word	499
	.byte	8,14,2,35,0,11
	.byte	'FXE',0,4
	.word	499
	.byte	1,13,2,35,0,11
	.byte	'FUE',0,4
	.word	499
	.byte	1,12,2,35,0,11
	.byte	'FZE',0,4
	.word	499
	.byte	1,11,2,35,0,11
	.byte	'FVE',0,4
	.word	499
	.byte	1,10,2,35,0,11
	.byte	'FIE',0,4
	.word	499
	.byte	1,9,2,35,0,11
	.byte	'reserved_23',0,4
	.word	499
	.byte	3,6,2,35,0,11
	.byte	'FX',0,4
	.word	499
	.byte	1,5,2,35,0,11
	.byte	'FU',0,4
	.word	499
	.byte	1,4,2,35,0,11
	.byte	'FZ',0,4
	.word	499
	.byte	1,3,2,35,0,11
	.byte	'FV',0,4
	.word	499
	.byte	1,2,2,35,0,11
	.byte	'FI',0,4
	.word	499
	.byte	1,1,2,35,0,11
	.byte	'reserved_31',0,4
	.word	499
	.byte	1,0,2,35,0,0,32
	.byte	'Ifx_CPU_FPU_TRAP_CON_Bits',0,11,202,2,3
	.word	16568
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_OPC_Bits',0,11,205,2,16,4,11
	.byte	'OPC',0,4
	.word	499
	.byte	8,24,2,35,0,11
	.byte	'FMT',0,4
	.word	499
	.byte	1,23,2,35,0,11
	.byte	'reserved_9',0,4
	.word	499
	.byte	7,16,2,35,0,11
	.byte	'DREG',0,4
	.word	499
	.byte	4,12,2,35,0,11
	.byte	'reserved_20',0,4
	.word	499
	.byte	12,0,2,35,0,0,32
	.byte	'Ifx_CPU_FPU_TRAP_OPC_Bits',0,11,212,2,3
	.word	16917
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_PC_Bits',0,11,215,2,16,4,11
	.byte	'PC',0,4
	.word	499
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_CPU_FPU_TRAP_PC_Bits',0,11,218,2,3
	.word	17077
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_SRC1_Bits',0,11,221,2,16,4,11
	.byte	'SRC1',0,4
	.word	499
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_CPU_FPU_TRAP_SRC1_Bits',0,11,224,2,3
	.word	17158
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_SRC2_Bits',0,11,227,2,16,4,11
	.byte	'SRC2',0,4
	.word	499
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_CPU_FPU_TRAP_SRC2_Bits',0,11,230,2,3
	.word	17245
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_SRC3_Bits',0,11,233,2,16,4,11
	.byte	'SRC3',0,4
	.word	499
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_CPU_FPU_TRAP_SRC3_Bits',0,11,236,2,3
	.word	17332
	.byte	10
	.byte	'_Ifx_CPU_ICNT_Bits',0,11,239,2,16,4,11
	.byte	'CountValue',0,4
	.word	499
	.byte	31,1,2,35,0,11
	.byte	'SOvf',0,4
	.word	499
	.byte	1,0,2,35,0,0,32
	.byte	'Ifx_CPU_ICNT_Bits',0,11,243,2,3
	.word	17419
	.byte	10
	.byte	'_Ifx_CPU_ICR_Bits',0,11,246,2,16,4,11
	.byte	'CCPN',0,4
	.word	499
	.byte	10,22,2,35,0,11
	.byte	'reserved_10',0,4
	.word	499
	.byte	5,17,2,35,0,11
	.byte	'IE',0,4
	.word	499
	.byte	1,16,2,35,0,11
	.byte	'PIPN',0,4
	.word	499
	.byte	10,6,2,35,0,11
	.byte	'reserved_26',0,4
	.word	499
	.byte	6,0,2,35,0,0,32
	.byte	'Ifx_CPU_ICR_Bits',0,11,253,2,3
	.word	17510
	.byte	10
	.byte	'_Ifx_CPU_ISP_Bits',0,11,128,3,16,4,11
	.byte	'ISP',0,4
	.word	499
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_CPU_ISP_Bits',0,11,131,3,3
	.word	17653
	.byte	10
	.byte	'_Ifx_CPU_LCX_Bits',0,11,134,3,16,4,11
	.byte	'LCXO',0,4
	.word	499
	.byte	16,16,2,35,0,11
	.byte	'LCXS',0,4
	.word	499
	.byte	4,12,2,35,0,11
	.byte	'reserved_20',0,4
	.word	499
	.byte	12,0,2,35,0,0,32
	.byte	'Ifx_CPU_LCX_Bits',0,11,139,3,3
	.word	17719
	.byte	10
	.byte	'_Ifx_CPU_M1CNT_Bits',0,11,142,3,16,4,11
	.byte	'CountValue',0,4
	.word	499
	.byte	31,1,2,35,0,11
	.byte	'SOvf',0,4
	.word	499
	.byte	1,0,2,35,0,0,32
	.byte	'Ifx_CPU_M1CNT_Bits',0,11,146,3,3
	.word	17825
	.byte	10
	.byte	'_Ifx_CPU_M2CNT_Bits',0,11,149,3,16,4,11
	.byte	'CountValue',0,4
	.word	499
	.byte	31,1,2,35,0,11
	.byte	'SOvf',0,4
	.word	499
	.byte	1,0,2,35,0,0,32
	.byte	'Ifx_CPU_M2CNT_Bits',0,11,153,3,3
	.word	17918
	.byte	10
	.byte	'_Ifx_CPU_M3CNT_Bits',0,11,156,3,16,4,11
	.byte	'CountValue',0,4
	.word	499
	.byte	31,1,2,35,0,11
	.byte	'SOvf',0,4
	.word	499
	.byte	1,0,2,35,0,0,32
	.byte	'Ifx_CPU_M3CNT_Bits',0,11,160,3,3
	.word	18011
	.byte	10
	.byte	'_Ifx_CPU_PC_Bits',0,11,163,3,16,4,11
	.byte	'reserved_0',0,4
	.word	499
	.byte	1,31,2,35,0,11
	.byte	'PC',0,4
	.word	499
	.byte	31,0,2,35,0,0,32
	.byte	'Ifx_CPU_PC_Bits',0,11,167,3,3
	.word	18104
	.byte	10
	.byte	'_Ifx_CPU_PCON0_Bits',0,11,170,3,16,4,11
	.byte	'reserved_0',0,4
	.word	499
	.byte	1,31,2,35,0,11
	.byte	'PCBYP',0,4
	.word	499
	.byte	1,30,2,35,0,11
	.byte	'reserved_2',0,4
	.word	499
	.byte	30,0,2,35,0,0,32
	.byte	'Ifx_CPU_PCON0_Bits',0,11,175,3,3
	.word	18189
	.byte	10
	.byte	'_Ifx_CPU_PCON1_Bits',0,11,178,3,16,4,11
	.byte	'PCINV',0,4
	.word	499
	.byte	1,31,2,35,0,11
	.byte	'PBINV',0,4
	.word	499
	.byte	1,30,2,35,0,11
	.byte	'reserved_2',0,4
	.word	499
	.byte	30,0,2,35,0,0,32
	.byte	'Ifx_CPU_PCON1_Bits',0,11,183,3,3
	.word	18305
	.byte	10
	.byte	'_Ifx_CPU_PCON2_Bits',0,11,186,3,16,4,11
	.byte	'PCACHE_SZE',0,4
	.word	499
	.byte	16,16,2,35,0,11
	.byte	'PSCRATCH_SZE',0,4
	.word	499
	.byte	16,0,2,35,0,0,32
	.byte	'Ifx_CPU_PCON2_Bits',0,11,190,3,3
	.word	18416
	.byte	10
	.byte	'_Ifx_CPU_PCXI_Bits',0,11,193,3,16,4,11
	.byte	'PCXO',0,4
	.word	499
	.byte	16,16,2,35,0,11
	.byte	'PCXS',0,4
	.word	499
	.byte	4,12,2,35,0,11
	.byte	'UL',0,4
	.word	499
	.byte	1,11,2,35,0,11
	.byte	'PIE',0,4
	.word	499
	.byte	1,10,2,35,0,11
	.byte	'PCPN',0,4
	.word	499
	.byte	10,0,2,35,0,0,32
	.byte	'Ifx_CPU_PCXI_Bits',0,11,200,3,3
	.word	18517
	.byte	10
	.byte	'_Ifx_CPU_PIEAR_Bits',0,11,203,3,16,4,11
	.byte	'TA',0,4
	.word	499
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_CPU_PIEAR_Bits',0,11,206,3,3
	.word	18647
	.byte	10
	.byte	'_Ifx_CPU_PIETR_Bits',0,11,209,3,16,4,11
	.byte	'IED',0,4
	.word	499
	.byte	1,31,2,35,0,11
	.byte	'IE_T',0,4
	.word	499
	.byte	1,30,2,35,0,11
	.byte	'IE_C',0,4
	.word	499
	.byte	1,29,2,35,0,11
	.byte	'IE_S',0,4
	.word	499
	.byte	1,28,2,35,0,11
	.byte	'IE_BI',0,4
	.word	499
	.byte	1,27,2,35,0,11
	.byte	'E_INFO',0,4
	.word	499
	.byte	6,21,2,35,0,11
	.byte	'IE_DUAL',0,4
	.word	499
	.byte	1,20,2,35,0,11
	.byte	'IE_SP',0,4
	.word	499
	.byte	1,19,2,35,0,11
	.byte	'IE_BS',0,4
	.word	499
	.byte	1,18,2,35,0,11
	.byte	'reserved_14',0,4
	.word	499
	.byte	18,0,2,35,0,0,32
	.byte	'Ifx_CPU_PIETR_Bits',0,11,221,3,3
	.word	18716
	.byte	10
	.byte	'_Ifx_CPU_PMA0_Bits',0,11,224,3,16,4,11
	.byte	'reserved_0',0,4
	.word	499
	.byte	13,19,2,35,0,11
	.byte	'DAC',0,4
	.word	499
	.byte	3,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	499
	.byte	16,0,2,35,0,0,32
	.byte	'Ifx_CPU_PMA0_Bits',0,11,229,3,3
	.word	18945
	.byte	10
	.byte	'_Ifx_CPU_PMA1_Bits',0,11,232,3,16,4,11
	.byte	'reserved_0',0,4
	.word	499
	.byte	14,18,2,35,0,11
	.byte	'CAC',0,4
	.word	499
	.byte	2,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	499
	.byte	16,0,2,35,0,0,32
	.byte	'Ifx_CPU_PMA1_Bits',0,11,237,3,3
	.word	19058
	.byte	10
	.byte	'_Ifx_CPU_PMA2_Bits',0,11,240,3,16,4,11
	.byte	'PSI',0,4
	.word	499
	.byte	16,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	499
	.byte	16,0,2,35,0,0,32
	.byte	'Ifx_CPU_PMA2_Bits',0,11,244,3,3
	.word	19171
	.byte	10
	.byte	'_Ifx_CPU_PSTR_Bits',0,11,247,3,16,4,11
	.byte	'FRE',0,4
	.word	499
	.byte	1,31,2,35,0,11
	.byte	'reserved_1',0,4
	.word	499
	.byte	1,30,2,35,0,11
	.byte	'FBE',0,4
	.word	499
	.byte	1,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	499
	.byte	9,20,2,35,0,11
	.byte	'FPE',0,4
	.word	499
	.byte	1,19,2,35,0,11
	.byte	'reserved_13',0,4
	.word	499
	.byte	1,18,2,35,0,11
	.byte	'FME',0,4
	.word	499
	.byte	1,17,2,35,0,11
	.byte	'reserved_15',0,4
	.word	499
	.byte	17,0,2,35,0,0,32
	.byte	'Ifx_CPU_PSTR_Bits',0,11,129,4,3
	.word	19262
	.byte	10
	.byte	'_Ifx_CPU_PSW_Bits',0,11,132,4,16,4,11
	.byte	'CDC',0,4
	.word	499
	.byte	7,25,2,35,0,11
	.byte	'CDE',0,4
	.word	499
	.byte	1,24,2,35,0,11
	.byte	'GW',0,4
	.word	499
	.byte	1,23,2,35,0,11
	.byte	'IS',0,4
	.word	499
	.byte	1,22,2,35,0,11
	.byte	'IO',0,4
	.word	499
	.byte	2,20,2,35,0,11
	.byte	'PRS',0,4
	.word	499
	.byte	2,18,2,35,0,11
	.byte	'S',0,4
	.word	499
	.byte	1,17,2,35,0,11
	.byte	'reserved_15',0,4
	.word	499
	.byte	12,5,2,35,0,11
	.byte	'SAV',0,4
	.word	499
	.byte	1,4,2,35,0,11
	.byte	'AV',0,4
	.word	499
	.byte	1,3,2,35,0,11
	.byte	'SV',0,4
	.word	499
	.byte	1,2,2,35,0,11
	.byte	'V',0,4
	.word	499
	.byte	1,1,2,35,0,11
	.byte	'C',0,4
	.word	499
	.byte	1,0,2,35,0,0,32
	.byte	'Ifx_CPU_PSW_Bits',0,11,147,4,3
	.word	19465
	.byte	10
	.byte	'_Ifx_CPU_SEGEN_Bits',0,11,150,4,16,4,11
	.byte	'ADFLIP',0,4
	.word	499
	.byte	8,24,2,35,0,11
	.byte	'ADTYPE',0,4
	.word	499
	.byte	2,22,2,35,0,11
	.byte	'reserved_10',0,4
	.word	499
	.byte	21,1,2,35,0,11
	.byte	'AE',0,4
	.word	499
	.byte	1,0,2,35,0,0,32
	.byte	'Ifx_CPU_SEGEN_Bits',0,11,156,4,3
	.word	19708
	.byte	10
	.byte	'_Ifx_CPU_SMACON_Bits',0,11,159,4,16,4,11
	.byte	'PC',0,4
	.word	499
	.byte	1,31,2,35,0,11
	.byte	'reserved_1',0,4
	.word	499
	.byte	1,30,2,35,0,11
	.byte	'PT',0,4
	.word	499
	.byte	1,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	499
	.byte	5,24,2,35,0,11
	.byte	'DC',0,4
	.word	499
	.byte	1,23,2,35,0,11
	.byte	'reserved_9',0,4
	.word	499
	.byte	1,22,2,35,0,11
	.byte	'DT',0,4
	.word	499
	.byte	1,21,2,35,0,11
	.byte	'reserved_11',0,4
	.word	499
	.byte	13,8,2,35,0,11
	.byte	'IODT',0,4
	.word	499
	.byte	1,7,2,35,0,11
	.byte	'reserved_25',0,4
	.word	499
	.byte	7,0,2,35,0,0,32
	.byte	'Ifx_CPU_SMACON_Bits',0,11,171,4,3
	.word	19836
	.byte	10
	.byte	'_Ifx_CPU_SPROT_ACCENA_Bits',0,11,174,4,16,4,11
	.byte	'EN',0,4
	.word	476
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_CPU_SPROT_ACCENA_Bits',0,11,177,4,3
	.word	20077
	.byte	10
	.byte	'_Ifx_CPU_SPROT_ACCENB_Bits',0,11,180,4,16,4,11
	.byte	'reserved_0',0,4
	.word	476
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_CPU_SPROT_ACCENB_Bits',0,11,183,4,3
	.word	20160
	.byte	10
	.byte	'_Ifx_CPU_SPROT_RGN_ACCENA_Bits',0,11,186,4,16,4,11
	.byte	'EN',0,4
	.word	476
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_CPU_SPROT_RGN_ACCENA_Bits',0,11,189,4,3
	.word	20251
	.byte	10
	.byte	'_Ifx_CPU_SPROT_RGN_ACCENB_Bits',0,11,192,4,16,4,11
	.byte	'reserved_0',0,4
	.word	476
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_CPU_SPROT_RGN_ACCENB_Bits',0,11,195,4,3
	.word	20342
	.byte	10
	.byte	'_Ifx_CPU_SPROT_RGN_LA_Bits',0,11,198,4,16,4,11
	.byte	'reserved_0',0,1
	.word	651
	.byte	5,3,2,35,0,11
	.byte	'ADDR',0,4
	.word	476
	.byte	27,0,2,35,0,0,32
	.byte	'Ifx_CPU_SPROT_RGN_LA_Bits',0,11,202,4,3
	.word	20441
	.byte	10
	.byte	'_Ifx_CPU_SPROT_RGN_UA_Bits',0,11,205,4,16,4,11
	.byte	'reserved_0',0,1
	.word	651
	.byte	5,3,2,35,0,11
	.byte	'ADDR',0,4
	.word	476
	.byte	27,0,2,35,0,0,32
	.byte	'Ifx_CPU_SPROT_RGN_UA_Bits',0,11,209,4,3
	.word	20548
	.byte	10
	.byte	'_Ifx_CPU_SWEVT_Bits',0,11,212,4,16,4,11
	.byte	'EVTA',0,4
	.word	499
	.byte	3,29,2,35,0,11
	.byte	'BBM',0,4
	.word	499
	.byte	1,28,2,35,0,11
	.byte	'BOD',0,4
	.word	499
	.byte	1,27,2,35,0,11
	.byte	'SUSP',0,4
	.word	499
	.byte	1,26,2,35,0,11
	.byte	'CNT',0,4
	.word	499
	.byte	2,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	499
	.byte	24,0,2,35,0,0,32
	.byte	'Ifx_CPU_SWEVT_Bits',0,11,220,4,3
	.word	20655
	.byte	10
	.byte	'_Ifx_CPU_SYSCON_Bits',0,11,223,4,16,4,11
	.byte	'FCDSF',0,4
	.word	499
	.byte	1,31,2,35,0,11
	.byte	'PROTEN',0,4
	.word	499
	.byte	1,30,2,35,0,11
	.byte	'TPROTEN',0,4
	.word	499
	.byte	1,29,2,35,0,11
	.byte	'IS',0,4
	.word	499
	.byte	1,28,2,35,0,11
	.byte	'IT',0,4
	.word	499
	.byte	1,27,2,35,0,11
	.byte	'reserved_5',0,4
	.word	499
	.byte	27,0,2,35,0,0,32
	.byte	'Ifx_CPU_SYSCON_Bits',0,11,231,4,3
	.word	20809
	.byte	10
	.byte	'_Ifx_CPU_TASK_ASI_Bits',0,11,234,4,16,4,11
	.byte	'ASI',0,4
	.word	499
	.byte	5,27,2,35,0,11
	.byte	'reserved_5',0,4
	.word	499
	.byte	27,0,2,35,0,0,32
	.byte	'Ifx_CPU_TASK_ASI_Bits',0,11,238,4,3
	.word	20970
	.byte	10
	.byte	'_Ifx_CPU_TPS_CON_Bits',0,11,241,4,16,4,11
	.byte	'TEXP0',0,4
	.word	499
	.byte	1,31,2,35,0,11
	.byte	'TEXP1',0,4
	.word	499
	.byte	1,30,2,35,0,11
	.byte	'TEXP2',0,4
	.word	499
	.byte	1,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	499
	.byte	13,16,2,35,0,11
	.byte	'TTRAP',0,4
	.word	499
	.byte	1,15,2,35,0,11
	.byte	'reserved_17',0,4
	.word	499
	.byte	15,0,2,35,0,0,32
	.byte	'Ifx_CPU_TPS_CON_Bits',0,11,249,4,3
	.word	21068
	.byte	10
	.byte	'_Ifx_CPU_TPS_TIMER_Bits',0,11,252,4,16,4,11
	.byte	'Timer',0,4
	.word	499
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_CPU_TPS_TIMER_Bits',0,11,255,4,3
	.word	21240
	.byte	10
	.byte	'_Ifx_CPU_TR_ADR_Bits',0,11,130,5,16,4,11
	.byte	'ADDR',0,4
	.word	499
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_CPU_TR_ADR_Bits',0,11,133,5,3
	.word	21320
	.byte	10
	.byte	'_Ifx_CPU_TR_EVT_Bits',0,11,136,5,16,4,11
	.byte	'EVTA',0,4
	.word	499
	.byte	3,29,2,35,0,11
	.byte	'BBM',0,4
	.word	499
	.byte	1,28,2,35,0,11
	.byte	'BOD',0,4
	.word	499
	.byte	1,27,2,35,0,11
	.byte	'SUSP',0,4
	.word	499
	.byte	1,26,2,35,0,11
	.byte	'CNT',0,4
	.word	499
	.byte	2,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	499
	.byte	4,20,2,35,0,11
	.byte	'TYP',0,4
	.word	499
	.byte	1,19,2,35,0,11
	.byte	'RNG',0,4
	.word	499
	.byte	1,18,2,35,0,11
	.byte	'reserved_14',0,4
	.word	499
	.byte	1,17,2,35,0,11
	.byte	'ASI_EN',0,4
	.word	499
	.byte	1,16,2,35,0,11
	.byte	'ASI',0,4
	.word	499
	.byte	5,11,2,35,0,11
	.byte	'reserved_21',0,4
	.word	499
	.byte	6,5,2,35,0,11
	.byte	'AST',0,4
	.word	499
	.byte	1,4,2,35,0,11
	.byte	'ALD',0,4
	.word	499
	.byte	1,3,2,35,0,11
	.byte	'reserved_29',0,4
	.word	499
	.byte	3,0,2,35,0,0,32
	.byte	'Ifx_CPU_TR_EVT_Bits',0,11,153,5,3
	.word	21393
	.byte	10
	.byte	'_Ifx_CPU_TRIG_ACC_Bits',0,11,156,5,16,4,11
	.byte	'T0',0,4
	.word	499
	.byte	1,31,2,35,0,11
	.byte	'T1',0,4
	.word	499
	.byte	1,30,2,35,0,11
	.byte	'T2',0,4
	.word	499
	.byte	1,29,2,35,0,11
	.byte	'T3',0,4
	.word	499
	.byte	1,28,2,35,0,11
	.byte	'T4',0,4
	.word	499
	.byte	1,27,2,35,0,11
	.byte	'T5',0,4
	.word	499
	.byte	1,26,2,35,0,11
	.byte	'T6',0,4
	.word	499
	.byte	1,25,2,35,0,11
	.byte	'T7',0,4
	.word	499
	.byte	1,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	499
	.byte	24,0,2,35,0,0,32
	.byte	'Ifx_CPU_TRIG_ACC_Bits',0,11,167,5,3
	.word	21711
	.byte	12,11,175,5,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	12998
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_A',0,11,180,5,3
	.word	21906
	.byte	12,11,183,5,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13059
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_BIV',0,11,188,5,3
	.word	21965
	.byte	12,11,191,5,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13138
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_BTV',0,11,196,5,3
	.word	22026
	.byte	12,11,199,5,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13224
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_CCNT',0,11,204,5,3
	.word	22087
	.byte	12,11,207,5,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13313
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_CCTRL',0,11,212,5,3
	.word	22149
	.byte	12,11,215,5,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13459
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_COMPAT',0,11,220,5,3
	.word	22212
	.byte	32
	.byte	'Ifx_CPU_CORE_ID',0,11,228,5,3
	.word	10474
	.byte	12,11,231,5,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13615
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_CPR_L',0,11,236,5,3
	.word	22301
	.byte	12,11,239,5,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13708
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_CPR_U',0,11,244,5,3
	.word	22364
	.byte	12,11,247,5,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13801
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_CPU_ID',0,11,252,5,3
	.word	22427
	.byte	12,11,255,5,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13908
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_CPXE',0,11,132,6,3
	.word	22491
	.byte	12,11,135,6,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13995
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_CREVT',0,11,140,6,3
	.word	22553
	.byte	12,11,143,6,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14149
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_CUS_ID',0,11,148,6,3
	.word	22616
	.byte	12,11,151,6,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14243
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_D',0,11,156,6,3
	.word	22680
	.byte	12,11,159,6,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14306
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_DATR',0,11,164,6,3
	.word	22739
	.byte	12,11,167,6,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14524
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_DBGSR',0,11,172,6,3
	.word	22801
	.byte	12,11,175,6,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14739
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_DBGTCR',0,11,180,6,3
	.word	22864
	.byte	12,11,183,6,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14833
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_DCON0',0,11,188,6,3
	.word	22928
	.byte	12,11,191,6,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14949
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_DCON2',0,11,196,6,3
	.word	22991
	.byte	12,11,199,6,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15050
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_DCX',0,11,204,6,3
	.word	23054
	.byte	12,11,207,6,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15143
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_DEADD',0,11,212,6,3
	.word	23115
	.byte	12,11,215,6,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15223
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_DIEAR',0,11,220,6,3
	.word	23178
	.byte	12,11,223,6,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15292
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_DIETR',0,11,228,6,3
	.word	23241
	.byte	12,11,231,6,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15521
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_DMS',0,11,236,6,3
	.word	23304
	.byte	12,11,239,6,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15614
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_DPR_L',0,11,244,6,3
	.word	23365
	.byte	12,11,247,6,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15709
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_DPR_U',0,11,252,6,3
	.word	23428
	.byte	12,11,255,6,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15804
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_DPRE',0,11,132,7,3
	.word	23491
	.byte	12,11,135,7,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15894
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_DPWE',0,11,140,7,3
	.word	23553
	.byte	12,11,143,7,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15984
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_DSTR',0,11,148,7,3
	.word	23615
	.byte	12,11,151,7,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16308
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_EXEVT',0,11,156,7,3
	.word	23677
	.byte	12,11,159,7,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16462
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_FCX',0,11,164,7,3
	.word	23740
	.byte	12,11,167,7,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16568
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_FPU_TRAP_CON',0,11,172,7,3
	.word	23801
	.byte	12,11,175,7,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16917
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_FPU_TRAP_OPC',0,11,180,7,3
	.word	23871
	.byte	12,11,183,7,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17077
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_FPU_TRAP_PC',0,11,188,7,3
	.word	23941
	.byte	12,11,191,7,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17158
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_FPU_TRAP_SRC1',0,11,196,7,3
	.word	24010
	.byte	12,11,199,7,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17245
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_FPU_TRAP_SRC2',0,11,204,7,3
	.word	24081
	.byte	12,11,207,7,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17332
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_FPU_TRAP_SRC3',0,11,212,7,3
	.word	24152
	.byte	12,11,215,7,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17419
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_ICNT',0,11,220,7,3
	.word	24223
	.byte	12,11,223,7,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17510
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_ICR',0,11,228,7,3
	.word	24285
	.byte	12,11,231,7,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17653
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_ISP',0,11,236,7,3
	.word	24346
	.byte	12,11,239,7,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17719
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_LCX',0,11,244,7,3
	.word	24407
	.byte	12,11,247,7,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17825
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_M1CNT',0,11,252,7,3
	.word	24468
	.byte	12,11,255,7,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17918
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_M2CNT',0,11,132,8,3
	.word	24531
	.byte	12,11,135,8,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18011
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_M3CNT',0,11,140,8,3
	.word	24594
	.byte	12,11,143,8,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18104
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_PC',0,11,148,8,3
	.word	24657
	.byte	12,11,151,8,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18189
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_PCON0',0,11,156,8,3
	.word	24717
	.byte	12,11,159,8,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18305
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_PCON1',0,11,164,8,3
	.word	24780
	.byte	12,11,167,8,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18416
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_PCON2',0,11,172,8,3
	.word	24843
	.byte	12,11,175,8,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18517
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_PCXI',0,11,180,8,3
	.word	24906
	.byte	12,11,183,8,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18647
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_PIEAR',0,11,188,8,3
	.word	24968
	.byte	12,11,191,8,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18716
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_PIETR',0,11,196,8,3
	.word	25031
	.byte	12,11,199,8,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18945
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_PMA0',0,11,204,8,3
	.word	25094
	.byte	12,11,207,8,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19058
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_PMA1',0,11,212,8,3
	.word	25156
	.byte	12,11,215,8,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19171
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_PMA2',0,11,220,8,3
	.word	25218
	.byte	12,11,223,8,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19262
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_PSTR',0,11,228,8,3
	.word	25280
	.byte	12,11,231,8,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19465
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_PSW',0,11,236,8,3
	.word	25342
	.byte	12,11,239,8,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19708
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_SEGEN',0,11,244,8,3
	.word	25403
	.byte	12,11,247,8,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19836
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_SMACON',0,11,252,8,3
	.word	25466
	.byte	12,11,255,8,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	20077
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_SPROT_ACCENA',0,11,132,9,3
	.word	25530
	.byte	12,11,135,9,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	20160
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_SPROT_ACCENB',0,11,140,9,3
	.word	25600
	.byte	12,11,143,9,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	20251
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_SPROT_RGN_ACCENA',0,11,148,9,3
	.word	25670
	.byte	12,11,151,9,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	20342
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_SPROT_RGN_ACCENB',0,11,156,9,3
	.word	25744
	.byte	12,11,159,9,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	20441
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_SPROT_RGN_LA',0,11,164,9,3
	.word	25818
	.byte	12,11,167,9,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	20548
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_SPROT_RGN_UA',0,11,172,9,3
	.word	25888
	.byte	12,11,175,9,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	20655
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_SWEVT',0,11,180,9,3
	.word	25958
	.byte	12,11,183,9,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	20809
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_SYSCON',0,11,188,9,3
	.word	26021
	.byte	12,11,191,9,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	20970
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_TASK_ASI',0,11,196,9,3
	.word	26085
	.byte	12,11,199,9,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	21068
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_TPS_CON',0,11,204,9,3
	.word	26151
	.byte	12,11,207,9,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	21240
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_TPS_TIMER',0,11,212,9,3
	.word	26216
	.byte	12,11,215,9,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	21320
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_TR_ADR',0,11,220,9,3
	.word	26283
	.byte	12,11,223,9,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	21393
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_TR_EVT',0,11,228,9,3
	.word	26347
	.byte	12,11,231,9,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	21711
	.byte	4,2,35,0,0,32
	.byte	'Ifx_CPU_TRIG_ACC',0,11,236,9,3
	.word	26411
	.byte	10
	.byte	'_Ifx_CPU_CPR',0,11,247,9,25,8,13
	.byte	'L',0
	.word	22301
	.byte	4,2,35,0,13
	.byte	'U',0
	.word	22364
	.byte	4,2,35,4,0,14
	.word	26477
	.byte	32
	.byte	'Ifx_CPU_CPR',0,11,251,9,3
	.word	26519
	.byte	10
	.byte	'_Ifx_CPU_DPR',0,11,254,9,25,8,13
	.byte	'L',0
	.word	23365
	.byte	4,2,35,0,13
	.byte	'U',0
	.word	23428
	.byte	4,2,35,4,0,14
	.word	26545
	.byte	32
	.byte	'Ifx_CPU_DPR',0,11,130,10,3
	.word	26587
	.byte	10
	.byte	'_Ifx_CPU_SPROT_RGN',0,11,133,10,25,16,13
	.byte	'LA',0
	.word	25818
	.byte	4,2,35,0,13
	.byte	'UA',0
	.word	25888
	.byte	4,2,35,4,13
	.byte	'ACCENA',0
	.word	25670
	.byte	4,2,35,8,13
	.byte	'ACCENB',0
	.word	25744
	.byte	4,2,35,12,0,14
	.word	26613
	.byte	32
	.byte	'Ifx_CPU_SPROT_RGN',0,11,139,10,3
	.word	26695
	.byte	15,12
	.word	26216
	.byte	16,2,0,10
	.byte	'_Ifx_CPU_TPS',0,11,142,10,25,16,13
	.byte	'CON',0
	.word	26151
	.byte	4,2,35,0,13
	.byte	'TIMER',0
	.word	26727
	.byte	12,2,35,4,0,14
	.word	26736
	.byte	32
	.byte	'Ifx_CPU_TPS',0,11,146,10,3
	.word	26784
	.byte	10
	.byte	'_Ifx_CPU_TR',0,11,149,10,25,8,13
	.byte	'EVT',0
	.word	26347
	.byte	4,2,35,0,13
	.byte	'ADR',0
	.word	26283
	.byte	4,2,35,4,0,14
	.word	26810
	.byte	32
	.byte	'Ifx_CPU_TR',0,11,153,10,3
	.word	26855
	.byte	15,176,32
	.word	651
	.byte	16,175,32,0,15,208,223,1
	.word	651
	.byte	16,207,223,1,0,15,248,1
	.word	651
	.byte	16,247,1,0,15,244,29
	.word	651
	.byte	16,243,29,0,15,188,3
	.word	651
	.byte	16,187,3,0,15,232,3
	.word	651
	.byte	16,231,3,0,15,252,23
	.word	651
	.byte	16,251,23,0,15,228,63
	.word	651
	.byte	16,227,63,0,15,128,1
	.word	26545
	.byte	16,15,0,14
	.word	26970
	.byte	15,128,31
	.word	651
	.byte	16,255,30,0,15,64
	.word	26477
	.byte	16,7,0,14
	.word	26996
	.byte	15,192,31
	.word	651
	.byte	16,191,31,0,15,16
	.word	22491
	.byte	16,3,0,15,16
	.word	23491
	.byte	16,3,0,15,16
	.word	23553
	.byte	16,3,0,15,208,7
	.word	651
	.byte	16,207,7,0,14
	.word	26736
	.byte	15,240,23
	.word	651
	.byte	16,239,23,0,15,64
	.word	26810
	.byte	16,7,0,14
	.word	27075
	.byte	15,192,23
	.word	651
	.byte	16,191,23,0,15,232,1
	.word	651
	.byte	16,231,1,0,15,28
	.word	651
	.byte	16,27,0,15,180,1
	.word	651
	.byte	16,179,1,0,15,16
	.word	651
	.byte	16,15,0,15,172,1
	.word	651
	.byte	16,171,1,0,15,64
	.word	22680
	.byte	16,15,0,15,64
	.word	651
	.byte	16,63,0,15,64
	.word	21906
	.byte	16,15,0,10
	.byte	'_Ifx_CPU',0,11,166,10,25,128,128,4,13
	.byte	'reserved_0',0
	.word	26880
	.byte	176,32,2,35,0,13
	.byte	'SEGEN',0
	.word	25403
	.byte	4,3,35,176,32,13
	.byte	'reserved_1034',0
	.word	26891
	.byte	208,223,1,3,35,180,32,13
	.byte	'TASK_ASI',0
	.word	26085
	.byte	4,4,35,132,128,2,13
	.byte	'reserved_8008',0
	.word	26904
	.byte	248,1,4,35,136,128,2,13
	.byte	'PMA0',0
	.word	25094
	.byte	4,4,35,128,130,2,13
	.byte	'PMA1',0
	.word	25156
	.byte	4,4,35,132,130,2,13
	.byte	'PMA2',0
	.word	25218
	.byte	4,4,35,136,130,2,13
	.byte	'reserved_810C',0
	.word	26915
	.byte	244,29,4,35,140,130,2,13
	.byte	'DCON2',0
	.word	22991
	.byte	4,4,35,128,160,2,13
	.byte	'reserved_9004',0
	.word	4288
	.byte	8,4,35,132,160,2,13
	.byte	'SMACON',0
	.word	25466
	.byte	4,4,35,140,160,2,13
	.byte	'DSTR',0
	.word	23615
	.byte	4,4,35,144,160,2,13
	.byte	'reserved_9014',0
	.word	2469
	.byte	4,4,35,148,160,2,13
	.byte	'DATR',0
	.word	22739
	.byte	4,4,35,152,160,2,13
	.byte	'DEADD',0
	.word	23115
	.byte	4,4,35,156,160,2,13
	.byte	'DIEAR',0
	.word	23178
	.byte	4,4,35,160,160,2,13
	.byte	'DIETR',0
	.word	23241
	.byte	4,4,35,164,160,2,13
	.byte	'reserved_9028',0
	.word	3659
	.byte	24,4,35,168,160,2,13
	.byte	'DCON0',0
	.word	22928
	.byte	4,4,35,192,160,2,13
	.byte	'reserved_9044',0
	.word	26926
	.byte	188,3,4,35,196,160,2,13
	.byte	'PSTR',0
	.word	25280
	.byte	4,4,35,128,164,2,13
	.byte	'PCON1',0
	.word	24780
	.byte	4,4,35,132,164,2,13
	.byte	'PCON2',0
	.word	24843
	.byte	4,4,35,136,164,2,13
	.byte	'PCON0',0
	.word	24717
	.byte	4,4,35,140,164,2,13
	.byte	'PIEAR',0
	.word	24968
	.byte	4,4,35,144,164,2,13
	.byte	'PIETR',0
	.word	25031
	.byte	4,4,35,148,164,2,13
	.byte	'reserved_9218',0
	.word	26937
	.byte	232,3,4,35,152,164,2,13
	.byte	'COMPAT',0
	.word	22212
	.byte	4,4,35,128,168,2,13
	.byte	'reserved_9404',0
	.word	26948
	.byte	252,23,4,35,132,168,2,13
	.byte	'FPU_TRAP_CON',0
	.word	23801
	.byte	4,4,35,128,192,2,13
	.byte	'FPU_TRAP_PC',0
	.word	23941
	.byte	4,4,35,132,192,2,13
	.byte	'FPU_TRAP_OPC',0
	.word	23871
	.byte	4,4,35,136,192,2,13
	.byte	'reserved_A00C',0
	.word	2469
	.byte	4,4,35,140,192,2,13
	.byte	'FPU_TRAP_SRC1',0
	.word	24010
	.byte	4,4,35,144,192,2,13
	.byte	'FPU_TRAP_SRC2',0
	.word	24081
	.byte	4,4,35,148,192,2,13
	.byte	'FPU_TRAP_SRC3',0
	.word	24152
	.byte	4,4,35,152,192,2,13
	.byte	'reserved_A01C',0
	.word	26959
	.byte	228,63,4,35,156,192,2,13
	.byte	'DPR',0
	.word	26980
	.byte	128,1,4,35,128,128,3,13
	.byte	'reserved_C080',0
	.word	26985
	.byte	128,31,4,35,128,129,3,13
	.byte	'CPR',0
	.word	27005
	.byte	64,4,35,128,160,3,13
	.byte	'reserved_D040',0
	.word	27010
	.byte	192,31,4,35,192,160,3,13
	.byte	'CPXE',0
	.word	27021
	.byte	16,4,35,128,192,3,13
	.byte	'DPRE',0
	.word	27030
	.byte	16,4,35,144,192,3,13
	.byte	'DPWE',0
	.word	27039
	.byte	16,4,35,160,192,3,13
	.byte	'reserved_E030',0
	.word	27048
	.byte	208,7,4,35,176,192,3,13
	.byte	'TPS',0
	.word	27059
	.byte	16,4,35,128,200,3,13
	.byte	'reserved_E410',0
	.word	27064
	.byte	240,23,4,35,144,200,3,13
	.byte	'TR',0
	.word	27084
	.byte	64,4,35,128,224,3,13
	.byte	'reserved_F040',0
	.word	27089
	.byte	192,23,4,35,192,224,3,13
	.byte	'CCTRL',0
	.word	22149
	.byte	4,4,35,128,248,3,13
	.byte	'CCNT',0
	.word	22087
	.byte	4,4,35,132,248,3,13
	.byte	'ICNT',0
	.word	24223
	.byte	4,4,35,136,248,3,13
	.byte	'M1CNT',0
	.word	24468
	.byte	4,4,35,140,248,3,13
	.byte	'M2CNT',0
	.word	24531
	.byte	4,4,35,144,248,3,13
	.byte	'M3CNT',0
	.word	24594
	.byte	4,4,35,148,248,3,13
	.byte	'reserved_FC18',0
	.word	27100
	.byte	232,1,4,35,152,248,3,13
	.byte	'DBGSR',0
	.word	22801
	.byte	4,4,35,128,250,3,13
	.byte	'reserved_FD04',0
	.word	2469
	.byte	4,4,35,132,250,3,13
	.byte	'EXEVT',0
	.word	23677
	.byte	4,4,35,136,250,3,13
	.byte	'CREVT',0
	.word	22553
	.byte	4,4,35,140,250,3,13
	.byte	'SWEVT',0
	.word	25958
	.byte	4,4,35,144,250,3,13
	.byte	'reserved_FD14',0
	.word	27111
	.byte	28,4,35,148,250,3,13
	.byte	'TRIG_ACC',0
	.word	26411
	.byte	4,4,35,176,250,3,13
	.byte	'reserved_FD34',0
	.word	4628
	.byte	12,4,35,180,250,3,13
	.byte	'DMS',0
	.word	23304
	.byte	4,4,35,192,250,3,13
	.byte	'DCX',0
	.word	23054
	.byte	4,4,35,196,250,3,13
	.byte	'DBGTCR',0
	.word	22864
	.byte	4,4,35,200,250,3,13
	.byte	'reserved_FD4C',0
	.word	27120
	.byte	180,1,4,35,204,250,3,13
	.byte	'PCXI',0
	.word	24906
	.byte	4,4,35,128,252,3,13
	.byte	'PSW',0
	.word	25342
	.byte	4,4,35,132,252,3,13
	.byte	'PC',0
	.word	24657
	.byte	4,4,35,136,252,3,13
	.byte	'reserved_FE0C',0
	.word	4288
	.byte	8,4,35,140,252,3,13
	.byte	'SYSCON',0
	.word	26021
	.byte	4,4,35,148,252,3,13
	.byte	'CPU_ID',0
	.word	22427
	.byte	4,4,35,152,252,3,13
	.byte	'CORE_ID',0
	.word	10474
	.byte	4,4,35,156,252,3,13
	.byte	'BIV',0
	.word	21965
	.byte	4,4,35,160,252,3,13
	.byte	'BTV',0
	.word	22026
	.byte	4,4,35,164,252,3,13
	.byte	'ISP',0
	.word	24346
	.byte	4,4,35,168,252,3,13
	.byte	'ICR',0
	.word	24285
	.byte	4,4,35,172,252,3,13
	.byte	'reserved_FE30',0
	.word	4288
	.byte	8,4,35,176,252,3,13
	.byte	'FCX',0
	.word	23740
	.byte	4,4,35,184,252,3,13
	.byte	'LCX',0
	.word	24407
	.byte	4,4,35,188,252,3,13
	.byte	'reserved_FE40',0
	.word	27131
	.byte	16,4,35,192,252,3,13
	.byte	'CUS_ID',0
	.word	22616
	.byte	4,4,35,208,252,3,13
	.byte	'reserved_FE54',0
	.word	27140
	.byte	172,1,4,35,212,252,3,13
	.byte	'D',0
	.word	27151
	.byte	64,4,35,128,254,3,13
	.byte	'reserved_FF40',0
	.word	27160
	.byte	64,4,35,192,254,3,13
	.byte	'A',0
	.word	27169
	.byte	64,4,35,128,255,3,13
	.byte	'reserved_FFC0',0
	.word	27160
	.byte	64,4,35,192,255,3,0,14
	.word	27178
	.byte	32
	.byte	'Ifx_CPU',0,11,130,11,3
	.word	28969
	.byte	32
	.byte	'IfxCpu_Id',0,8,132,1,3
	.word	9402
	.byte	32
	.byte	'IfxCpu_ResourceCpu',0,8,161,1,3
	.word	9484
	.byte	10
	.byte	'_Ifx_SRC_SRCR_Bits',0,14,45,16,4,11
	.byte	'SRPN',0,1
	.word	651
	.byte	8,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	651
	.byte	2,6,2,35,1,11
	.byte	'SRE',0,1
	.word	651
	.byte	1,5,2,35,1,11
	.byte	'TOS',0,1
	.word	651
	.byte	2,3,2,35,1,11
	.byte	'reserved_13',0,1
	.word	651
	.byte	3,0,2,35,1,11
	.byte	'ECC',0,1
	.word	651
	.byte	6,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	651
	.byte	2,0,2,35,2,11
	.byte	'SRR',0,1
	.word	651
	.byte	1,7,2,35,3,11
	.byte	'CLRR',0,1
	.word	651
	.byte	1,6,2,35,3,11
	.byte	'SETR',0,1
	.word	651
	.byte	1,5,2,35,3,11
	.byte	'IOV',0,1
	.word	651
	.byte	1,4,2,35,3,11
	.byte	'IOVCLR',0,1
	.word	651
	.byte	1,3,2,35,3,11
	.byte	'SWS',0,1
	.word	651
	.byte	1,2,2,35,3,11
	.byte	'SWSCLR',0,1
	.word	651
	.byte	1,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SRC_SRCR_Bits',0,14,62,3
	.word	29038
	.byte	12,14,70,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	29038
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SRC_SRCR',0,14,75,3
	.word	29354
	.byte	10
	.byte	'_Ifx_SRC_AGBT',0,14,86,25,4,13
	.byte	'SR',0
	.word	29354
	.byte	4,2,35,0,0,14
	.word	29414
	.byte	32
	.byte	'Ifx_SRC_AGBT',0,14,89,3
	.word	29446
	.byte	10
	.byte	'_Ifx_SRC_ASCLIN',0,14,92,25,12,13
	.byte	'TX',0
	.word	29354
	.byte	4,2,35,0,13
	.byte	'RX',0
	.word	29354
	.byte	4,2,35,4,13
	.byte	'ERR',0
	.word	29354
	.byte	4,2,35,8,0,14
	.word	29472
	.byte	32
	.byte	'Ifx_SRC_ASCLIN',0,14,97,3
	.word	29531
	.byte	10
	.byte	'_Ifx_SRC_BCUSPB',0,14,100,25,4,13
	.byte	'SBSRC',0
	.word	29354
	.byte	4,2,35,0,0,14
	.word	29559
	.byte	32
	.byte	'Ifx_SRC_BCUSPB',0,14,103,3
	.word	29596
	.byte	15,64
	.word	29354
	.byte	16,15,0,10
	.byte	'_Ifx_SRC_CAN',0,14,106,25,64,13
	.byte	'INT',0
	.word	29624
	.byte	64,2,35,0,0,14
	.word	29633
	.byte	32
	.byte	'Ifx_SRC_CAN',0,14,109,3
	.word	29665
	.byte	10
	.byte	'_Ifx_SRC_CCU6',0,14,112,25,16,13
	.byte	'SR0',0
	.word	29354
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	29354
	.byte	4,2,35,4,13
	.byte	'SR2',0
	.word	29354
	.byte	4,2,35,8,13
	.byte	'SR3',0
	.word	29354
	.byte	4,2,35,12,0,14
	.word	29690
	.byte	32
	.byte	'Ifx_SRC_CCU6',0,14,118,3
	.word	29762
	.byte	15,8
	.word	29354
	.byte	16,1,0,10
	.byte	'_Ifx_SRC_CERBERUS',0,14,121,25,8,13
	.byte	'SR',0
	.word	29788
	.byte	8,2,35,0,0,14
	.word	29797
	.byte	32
	.byte	'Ifx_SRC_CERBERUS',0,14,124,3
	.word	29833
	.byte	10
	.byte	'_Ifx_SRC_CIF',0,14,127,25,16,13
	.byte	'MI',0
	.word	29354
	.byte	4,2,35,0,13
	.byte	'MIEP',0
	.word	29354
	.byte	4,2,35,4,13
	.byte	'ISP',0
	.word	29354
	.byte	4,2,35,8,13
	.byte	'MJPEG',0
	.word	29354
	.byte	4,2,35,12,0,14
	.word	29863
	.byte	32
	.byte	'Ifx_SRC_CIF',0,14,133,1,3
	.word	29936
	.byte	10
	.byte	'_Ifx_SRC_CPU',0,14,136,1,25,4,13
	.byte	'SBSRC',0
	.word	29354
	.byte	4,2,35,0,0,14
	.word	29962
	.byte	32
	.byte	'Ifx_SRC_CPU',0,14,139,1,3
	.word	29997
	.byte	15,192,1
	.word	29354
	.byte	16,47,0,10
	.byte	'_Ifx_SRC_DMA',0,14,142,1,25,208,1,13
	.byte	'ERR',0
	.word	29354
	.byte	4,2,35,0,13
	.byte	'reserved_4',0
	.word	4628
	.byte	12,2,35,4,13
	.byte	'CH',0
	.word	30023
	.byte	192,1,2,35,16,0,14
	.word	30033
	.byte	32
	.byte	'Ifx_SRC_DMA',0,14,147,1,3
	.word	30100
	.byte	10
	.byte	'_Ifx_SRC_DSADC',0,14,150,1,25,8,13
	.byte	'SRM',0
	.word	29354
	.byte	4,2,35,0,13
	.byte	'SRA',0
	.word	29354
	.byte	4,2,35,4,0,14
	.word	30126
	.byte	32
	.byte	'Ifx_SRC_DSADC',0,14,154,1,3
	.word	30174
	.byte	10
	.byte	'_Ifx_SRC_EMEM',0,14,157,1,25,4,13
	.byte	'SR',0
	.word	29354
	.byte	4,2,35,0,0,14
	.word	30202
	.byte	32
	.byte	'Ifx_SRC_EMEM',0,14,160,1,3
	.word	30235
	.byte	15,40
	.word	651
	.byte	16,39,0,10
	.byte	'_Ifx_SRC_ERAY',0,14,163,1,25,80,13
	.byte	'INT',0
	.word	29788
	.byte	8,2,35,0,13
	.byte	'TINT',0
	.word	29788
	.byte	8,2,35,8,13
	.byte	'NDAT',0
	.word	29788
	.byte	8,2,35,16,13
	.byte	'MBSC',0
	.word	29788
	.byte	8,2,35,24,13
	.byte	'OBUSY',0
	.word	29354
	.byte	4,2,35,32,13
	.byte	'IBUSY',0
	.word	29354
	.byte	4,2,35,36,13
	.byte	'reserved_28',0
	.word	30262
	.byte	40,2,35,40,0,14
	.word	30271
	.byte	32
	.byte	'Ifx_SRC_ERAY',0,14,172,1,3
	.word	30398
	.byte	10
	.byte	'_Ifx_SRC_ETH',0,14,175,1,25,4,13
	.byte	'SR',0
	.word	29354
	.byte	4,2,35,0,0,14
	.word	30425
	.byte	32
	.byte	'Ifx_SRC_ETH',0,14,178,1,3
	.word	30457
	.byte	10
	.byte	'_Ifx_SRC_FCE',0,14,181,1,25,4,13
	.byte	'SR',0
	.word	29354
	.byte	4,2,35,0,0,14
	.word	30483
	.byte	32
	.byte	'Ifx_SRC_FCE',0,14,184,1,3
	.word	30515
	.byte	10
	.byte	'_Ifx_SRC_FFT',0,14,187,1,25,12,13
	.byte	'DONE',0
	.word	29354
	.byte	4,2,35,0,13
	.byte	'ERR',0
	.word	29354
	.byte	4,2,35,4,13
	.byte	'RFS',0
	.word	29354
	.byte	4,2,35,8,0,14
	.word	30541
	.byte	32
	.byte	'Ifx_SRC_FFT',0,14,192,1,3
	.word	30601
	.byte	10
	.byte	'_Ifx_SRC_GPSR',0,14,195,1,25,32,13
	.byte	'SR0',0
	.word	29354
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	29354
	.byte	4,2,35,4,13
	.byte	'SR2',0
	.word	29354
	.byte	4,2,35,8,13
	.byte	'SR3',0
	.word	29354
	.byte	4,2,35,12,13
	.byte	'reserved_10',0
	.word	27131
	.byte	16,2,35,16,0,14
	.word	30627
	.byte	32
	.byte	'Ifx_SRC_GPSR',0,14,202,1,3
	.word	30721
	.byte	10
	.byte	'_Ifx_SRC_GPT12',0,14,205,1,25,48,13
	.byte	'CIRQ',0
	.word	29354
	.byte	4,2,35,0,13
	.byte	'T2',0
	.word	29354
	.byte	4,2,35,4,13
	.byte	'T3',0
	.word	29354
	.byte	4,2,35,8,13
	.byte	'T4',0
	.word	29354
	.byte	4,2,35,12,13
	.byte	'T5',0
	.word	29354
	.byte	4,2,35,16,13
	.byte	'T6',0
	.word	29354
	.byte	4,2,35,20,13
	.byte	'reserved_18',0
	.word	3659
	.byte	24,2,35,24,0,14
	.word	30748
	.byte	32
	.byte	'Ifx_SRC_GPT12',0,14,214,1,3
	.word	30865
	.byte	15,12
	.word	29354
	.byte	16,2,0,15,32
	.word	29354
	.byte	16,7,0,15,32
	.word	30902
	.byte	16,0,0,15,88
	.word	651
	.byte	16,87,0,15,108
	.word	29354
	.byte	16,26,0,15,96
	.word	651
	.byte	16,95,0,15,96
	.word	30902
	.byte	16,2,0,15,160,3
	.word	651
	.byte	16,159,3,0,15,64
	.word	30902
	.byte	16,1,0,15,192,3
	.word	651
	.byte	16,191,3,0,15,16
	.word	29354
	.byte	16,3,0,15,64
	.word	30987
	.byte	16,3,0,15,192,2
	.word	651
	.byte	16,191,2,0,15,52
	.word	651
	.byte	16,51,0,10
	.byte	'_Ifx_SRC_GTM',0,14,217,1,25,204,18,13
	.byte	'AEIIRQ',0
	.word	29354
	.byte	4,2,35,0,13
	.byte	'ARUIRQ',0
	.word	30893
	.byte	12,2,35,4,13
	.byte	'reserved_10',0
	.word	2469
	.byte	4,2,35,16,13
	.byte	'BRCIRQ',0
	.word	29354
	.byte	4,2,35,20,13
	.byte	'CMPIRQ',0
	.word	29354
	.byte	4,2,35,24,13
	.byte	'SPEIRQ',0
	.word	29788
	.byte	8,2,35,28,13
	.byte	'reserved_24',0
	.word	4288
	.byte	8,2,35,36,13
	.byte	'PSM',0
	.word	30911
	.byte	32,2,35,44,13
	.byte	'reserved_4C',0
	.word	30920
	.byte	88,2,35,76,13
	.byte	'DPLL',0
	.word	30929
	.byte	108,3,35,164,1,13
	.byte	'reserved_110',0
	.word	30938
	.byte	96,3,35,144,2,13
	.byte	'ERR',0
	.word	29354
	.byte	4,3,35,240,2,13
	.byte	'reserved_174',0
	.word	4628
	.byte	12,3,35,244,2,13
	.byte	'TIM',0
	.word	30947
	.byte	96,3,35,128,3,13
	.byte	'reserved_1E0',0
	.word	30956
	.byte	160,3,3,35,224,3,13
	.byte	'MCS',0
	.word	30947
	.byte	96,3,35,128,7,13
	.byte	'reserved_3E0',0
	.word	30956
	.byte	160,3,3,35,224,7,13
	.byte	'TOM',0
	.word	30967
	.byte	64,3,35,128,11,13
	.byte	'reserved_5C0',0
	.word	30976
	.byte	192,3,3,35,192,11,13
	.byte	'ATOM',0
	.word	30996
	.byte	64,3,35,128,15,13
	.byte	'reserved_7C0',0
	.word	31005
	.byte	192,2,3,35,192,15,13
	.byte	'MCSW0',0
	.word	30893
	.byte	12,3,35,128,18,13
	.byte	'reserved_90C',0
	.word	31016
	.byte	52,3,35,140,18,13
	.byte	'MCSW1',0
	.word	30893
	.byte	12,3,35,192,18,0,14
	.word	31025
	.byte	32
	.byte	'Ifx_SRC_GTM',0,14,243,1,3
	.word	31485
	.byte	10
	.byte	'_Ifx_SRC_HSCT',0,14,246,1,25,4,13
	.byte	'SR',0
	.word	29354
	.byte	4,2,35,0,0,14
	.word	31511
	.byte	32
	.byte	'Ifx_SRC_HSCT',0,14,249,1,3
	.word	31544
	.byte	10
	.byte	'_Ifx_SRC_HSSL',0,14,252,1,25,16,13
	.byte	'COK',0
	.word	29354
	.byte	4,2,35,0,13
	.byte	'RDI',0
	.word	29354
	.byte	4,2,35,4,13
	.byte	'ERR',0
	.word	29354
	.byte	4,2,35,8,13
	.byte	'TRG',0
	.word	29354
	.byte	4,2,35,12,0,14
	.word	31571
	.byte	32
	.byte	'Ifx_SRC_HSSL',0,14,130,2,3
	.word	31644
	.byte	15,56
	.word	651
	.byte	16,55,0,10
	.byte	'_Ifx_SRC_I2C',0,14,133,2,25,80,13
	.byte	'BREQ',0
	.word	29354
	.byte	4,2,35,0,13
	.byte	'LBREQ',0
	.word	29354
	.byte	4,2,35,4,13
	.byte	'SREQ',0
	.word	29354
	.byte	4,2,35,8,13
	.byte	'LSREQ',0
	.word	29354
	.byte	4,2,35,12,13
	.byte	'ERR',0
	.word	29354
	.byte	4,2,35,16,13
	.byte	'P',0
	.word	29354
	.byte	4,2,35,20,13
	.byte	'reserved_18',0
	.word	31671
	.byte	56,2,35,24,0,14
	.word	31680
	.byte	32
	.byte	'Ifx_SRC_I2C',0,14,142,2,3
	.word	31803
	.byte	10
	.byte	'_Ifx_SRC_LMU',0,14,145,2,25,4,13
	.byte	'SR',0
	.word	29354
	.byte	4,2,35,0,0,14
	.word	31829
	.byte	32
	.byte	'Ifx_SRC_LMU',0,14,148,2,3
	.word	31861
	.byte	10
	.byte	'_Ifx_SRC_MSC',0,14,151,2,25,20,13
	.byte	'SR0',0
	.word	29354
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	29354
	.byte	4,2,35,4,13
	.byte	'SR2',0
	.word	29354
	.byte	4,2,35,8,13
	.byte	'SR3',0
	.word	29354
	.byte	4,2,35,12,13
	.byte	'SR4',0
	.word	29354
	.byte	4,2,35,16,0,14
	.word	31887
	.byte	32
	.byte	'Ifx_SRC_MSC',0,14,158,2,3
	.word	31972
	.byte	10
	.byte	'_Ifx_SRC_PMU',0,14,161,2,25,4,13
	.byte	'SR',0
	.word	29354
	.byte	4,2,35,0,0,14
	.word	31998
	.byte	32
	.byte	'Ifx_SRC_PMU',0,14,164,2,3
	.word	32030
	.byte	10
	.byte	'_Ifx_SRC_PSI5',0,14,167,2,25,32,13
	.byte	'SR',0
	.word	30902
	.byte	32,2,35,0,0,14
	.word	32056
	.byte	32
	.byte	'Ifx_SRC_PSI5',0,14,170,2,3
	.word	32089
	.byte	10
	.byte	'_Ifx_SRC_PSI5S',0,14,173,2,25,32,13
	.byte	'SR',0
	.word	30902
	.byte	32,2,35,0,0,14
	.word	32116
	.byte	32
	.byte	'Ifx_SRC_PSI5S',0,14,176,2,3
	.word	32150
	.byte	10
	.byte	'_Ifx_SRC_QSPI',0,14,179,2,25,24,13
	.byte	'TX',0
	.word	29354
	.byte	4,2,35,0,13
	.byte	'RX',0
	.word	29354
	.byte	4,2,35,4,13
	.byte	'ERR',0
	.word	29354
	.byte	4,2,35,8,13
	.byte	'PT',0
	.word	29354
	.byte	4,2,35,12,13
	.byte	'HC',0
	.word	29354
	.byte	4,2,35,16,13
	.byte	'U',0
	.word	29354
	.byte	4,2,35,20,0,14
	.word	32178
	.byte	32
	.byte	'Ifx_SRC_QSPI',0,14,187,2,3
	.word	32271
	.byte	10
	.byte	'_Ifx_SRC_SCR',0,14,190,2,25,4,13
	.byte	'SR',0
	.word	29354
	.byte	4,2,35,0,0,14
	.word	32298
	.byte	32
	.byte	'Ifx_SRC_SCR',0,14,193,2,3
	.word	32330
	.byte	10
	.byte	'_Ifx_SRC_SCU',0,14,196,2,25,20,13
	.byte	'DTS',0
	.word	29354
	.byte	4,2,35,0,13
	.byte	'ERU',0
	.word	30987
	.byte	16,2,35,4,0,14
	.word	32356
	.byte	32
	.byte	'Ifx_SRC_SCU',0,14,200,2,3
	.word	32402
	.byte	15,24
	.word	29354
	.byte	16,5,0,10
	.byte	'_Ifx_SRC_SENT',0,14,203,2,25,24,13
	.byte	'SR',0
	.word	32428
	.byte	24,2,35,0,0,14
	.word	32437
	.byte	32
	.byte	'Ifx_SRC_SENT',0,14,206,2,3
	.word	32470
	.byte	10
	.byte	'_Ifx_SRC_SMU',0,14,209,2,25,12,13
	.byte	'SR',0
	.word	30893
	.byte	12,2,35,0,0,14
	.word	32497
	.byte	32
	.byte	'Ifx_SRC_SMU',0,14,212,2,3
	.word	32529
	.byte	10
	.byte	'_Ifx_SRC_STM',0,14,215,2,25,8,13
	.byte	'SR0',0
	.word	29354
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	29354
	.byte	4,2,35,4,0,14
	.word	32555
	.byte	32
	.byte	'Ifx_SRC_STM',0,14,219,2,3
	.word	32601
	.byte	10
	.byte	'_Ifx_SRC_VADCCG',0,14,222,2,25,16,13
	.byte	'SR0',0
	.word	29354
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	29354
	.byte	4,2,35,4,13
	.byte	'SR2',0
	.word	29354
	.byte	4,2,35,8,13
	.byte	'SR3',0
	.word	29354
	.byte	4,2,35,12,0,14
	.word	32627
	.byte	32
	.byte	'Ifx_SRC_VADCCG',0,14,228,2,3
	.word	32702
	.byte	10
	.byte	'_Ifx_SRC_VADCG',0,14,231,2,25,16,13
	.byte	'SR0',0
	.word	29354
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	29354
	.byte	4,2,35,4,13
	.byte	'SR2',0
	.word	29354
	.byte	4,2,35,8,13
	.byte	'SR3',0
	.word	29354
	.byte	4,2,35,12,0,14
	.word	32731
	.byte	32
	.byte	'Ifx_SRC_VADCG',0,14,237,2,3
	.word	32805
	.byte	10
	.byte	'_Ifx_SRC_XBAR',0,14,240,2,25,4,13
	.byte	'SRC',0
	.word	29354
	.byte	4,2,35,0,0,14
	.word	32833
	.byte	32
	.byte	'Ifx_SRC_XBAR',0,14,243,2,3
	.word	32867
	.byte	15,4
	.word	29414
	.byte	16,0,0,14
	.word	32894
	.byte	10
	.byte	'_Ifx_SRC_GAGBT',0,14,128,3,25,4,13
	.byte	'AGBT',0
	.word	32903
	.byte	4,2,35,0,0,14
	.word	32908
	.byte	32
	.byte	'Ifx_SRC_GAGBT',0,14,131,3,3
	.word	32944
	.byte	15,48
	.word	29472
	.byte	16,3,0,14
	.word	32972
	.byte	10
	.byte	'_Ifx_SRC_GASCLIN',0,14,134,3,25,48,13
	.byte	'ASCLIN',0
	.word	32981
	.byte	48,2,35,0,0,14
	.word	32986
	.byte	32
	.byte	'Ifx_SRC_GASCLIN',0,14,137,3,3
	.word	33026
	.byte	14
	.word	29559
	.byte	10
	.byte	'_Ifx_SRC_GBCU',0,14,140,3,25,4,13
	.byte	'SPB',0
	.word	33056
	.byte	4,2,35,0,0,14
	.word	33061
	.byte	32
	.byte	'Ifx_SRC_GBCU',0,14,143,3,3
	.word	33095
	.byte	15,64
	.word	29633
	.byte	16,0,0,14
	.word	33122
	.byte	10
	.byte	'_Ifx_SRC_GCAN',0,14,146,3,25,64,13
	.byte	'CAN',0
	.word	33131
	.byte	64,2,35,0,0,14
	.word	33136
	.byte	32
	.byte	'Ifx_SRC_GCAN',0,14,149,3,3
	.word	33170
	.byte	15,32
	.word	29690
	.byte	16,1,0,14
	.word	33197
	.byte	10
	.byte	'_Ifx_SRC_GCCU6',0,14,152,3,25,32,13
	.byte	'CCU6',0
	.word	33206
	.byte	32,2,35,0,0,14
	.word	33211
	.byte	32
	.byte	'Ifx_SRC_GCCU6',0,14,155,3,3
	.word	33247
	.byte	14
	.word	29797
	.byte	10
	.byte	'_Ifx_SRC_GCERBERUS',0,14,158,3,25,8,13
	.byte	'CERBERUS',0
	.word	33275
	.byte	8,2,35,0,0,14
	.word	33280
	.byte	32
	.byte	'Ifx_SRC_GCERBERUS',0,14,161,3,3
	.word	33324
	.byte	15,16
	.word	29863
	.byte	16,0,0,14
	.word	33356
	.byte	10
	.byte	'_Ifx_SRC_GCIF',0,14,164,3,25,16,13
	.byte	'CIF',0
	.word	33365
	.byte	16,2,35,0,0,14
	.word	33370
	.byte	32
	.byte	'Ifx_SRC_GCIF',0,14,167,3,3
	.word	33404
	.byte	15,8
	.word	29962
	.byte	16,1,0,14
	.word	33431
	.byte	10
	.byte	'_Ifx_SRC_GCPU',0,14,170,3,25,8,13
	.byte	'CPU',0
	.word	33440
	.byte	8,2,35,0,0,14
	.word	33445
	.byte	32
	.byte	'Ifx_SRC_GCPU',0,14,173,3,3
	.word	33479
	.byte	15,208,1
	.word	30033
	.byte	16,0,0,14
	.word	33506
	.byte	10
	.byte	'_Ifx_SRC_GDMA',0,14,176,3,25,208,1,13
	.byte	'DMA',0
	.word	33516
	.byte	208,1,2,35,0,0,14
	.word	33521
	.byte	32
	.byte	'Ifx_SRC_GDMA',0,14,179,3,3
	.word	33557
	.byte	14
	.word	30126
	.byte	14
	.word	30126
	.byte	14
	.word	30126
	.byte	10
	.byte	'_Ifx_SRC_GDSADC',0,14,182,3,25,32,13
	.byte	'DSADC0',0
	.word	33584
	.byte	8,2,35,0,13
	.byte	'reserved_8',0
	.word	4288
	.byte	8,2,35,8,13
	.byte	'DSADC2',0
	.word	33589
	.byte	8,2,35,16,13
	.byte	'DSADC3',0
	.word	33594
	.byte	8,2,35,24,0,14
	.word	33599
	.byte	32
	.byte	'Ifx_SRC_GDSADC',0,14,188,3,3
	.word	33690
	.byte	15,4
	.word	30202
	.byte	16,0,0,14
	.word	33719
	.byte	10
	.byte	'_Ifx_SRC_GEMEM',0,14,191,3,25,4,13
	.byte	'EMEM',0
	.word	33728
	.byte	4,2,35,0,0,14
	.word	33733
	.byte	32
	.byte	'Ifx_SRC_GEMEM',0,14,194,3,3
	.word	33769
	.byte	15,80
	.word	30271
	.byte	16,0,0,14
	.word	33797
	.byte	10
	.byte	'_Ifx_SRC_GERAY',0,14,197,3,25,80,13
	.byte	'ERAY',0
	.word	33806
	.byte	80,2,35,0,0,14
	.word	33811
	.byte	32
	.byte	'Ifx_SRC_GERAY',0,14,200,3,3
	.word	33847
	.byte	15,4
	.word	30425
	.byte	16,0,0,14
	.word	33875
	.byte	10
	.byte	'_Ifx_SRC_GETH',0,14,203,3,25,4,13
	.byte	'ETH',0
	.word	33884
	.byte	4,2,35,0,0,14
	.word	33889
	.byte	32
	.byte	'Ifx_SRC_GETH',0,14,206,3,3
	.word	33923
	.byte	15,4
	.word	30483
	.byte	16,0,0,14
	.word	33950
	.byte	10
	.byte	'_Ifx_SRC_GFCE',0,14,209,3,25,4,13
	.byte	'FCE',0
	.word	33959
	.byte	4,2,35,0,0,14
	.word	33964
	.byte	32
	.byte	'Ifx_SRC_GFCE',0,14,212,3,3
	.word	33998
	.byte	15,12
	.word	30541
	.byte	16,0,0,14
	.word	34025
	.byte	10
	.byte	'_Ifx_SRC_GFFT',0,14,215,3,25,12,13
	.byte	'FFT',0
	.word	34034
	.byte	12,2,35,0,0,14
	.word	34039
	.byte	32
	.byte	'Ifx_SRC_GFFT',0,14,218,3,3
	.word	34073
	.byte	15,64
	.word	30627
	.byte	16,1,0,14
	.word	34100
	.byte	10
	.byte	'_Ifx_SRC_GGPSR',0,14,221,3,25,64,13
	.byte	'GPSR',0
	.word	34109
	.byte	64,2,35,0,0,14
	.word	34114
	.byte	32
	.byte	'Ifx_SRC_GGPSR',0,14,224,3,3
	.word	34150
	.byte	15,48
	.word	30748
	.byte	16,0,0,14
	.word	34178
	.byte	10
	.byte	'_Ifx_SRC_GGPT12',0,14,227,3,25,48,13
	.byte	'GPT12',0
	.word	34187
	.byte	48,2,35,0,0,14
	.word	34192
	.byte	32
	.byte	'Ifx_SRC_GGPT12',0,14,230,3,3
	.word	34230
	.byte	15,204,18
	.word	31025
	.byte	16,0,0,14
	.word	34259
	.byte	10
	.byte	'_Ifx_SRC_GGTM',0,14,233,3,25,204,18,13
	.byte	'GTM',0
	.word	34269
	.byte	204,18,2,35,0,0,14
	.word	34274
	.byte	32
	.byte	'Ifx_SRC_GGTM',0,14,236,3,3
	.word	34310
	.byte	15,4
	.word	31511
	.byte	16,0,0,14
	.word	34337
	.byte	10
	.byte	'_Ifx_SRC_GHSCT',0,14,239,3,25,4,13
	.byte	'HSCT',0
	.word	34346
	.byte	4,2,35,0,0,14
	.word	34351
	.byte	32
	.byte	'Ifx_SRC_GHSCT',0,14,242,3,3
	.word	34387
	.byte	15,64
	.word	31571
	.byte	16,3,0,14
	.word	34415
	.byte	10
	.byte	'_Ifx_SRC_GHSSL',0,14,245,3,25,68,13
	.byte	'HSSL',0
	.word	34424
	.byte	64,2,35,0,13
	.byte	'EXI',0
	.word	29354
	.byte	4,2,35,64,0,14
	.word	34429
	.byte	32
	.byte	'Ifx_SRC_GHSSL',0,14,249,3,3
	.word	34478
	.byte	15,80
	.word	31680
	.byte	16,0,0,14
	.word	34506
	.byte	10
	.byte	'_Ifx_SRC_GI2C',0,14,252,3,25,80,13
	.byte	'I2C',0
	.word	34515
	.byte	80,2,35,0,0,14
	.word	34520
	.byte	32
	.byte	'Ifx_SRC_GI2C',0,14,255,3,3
	.word	34554
	.byte	15,4
	.word	31829
	.byte	16,0,0,14
	.word	34581
	.byte	10
	.byte	'_Ifx_SRC_GLMU',0,14,130,4,25,4,13
	.byte	'LMU',0
	.word	34590
	.byte	4,2,35,0,0,14
	.word	34595
	.byte	32
	.byte	'Ifx_SRC_GLMU',0,14,133,4,3
	.word	34629
	.byte	15,40
	.word	31887
	.byte	16,1,0,14
	.word	34656
	.byte	10
	.byte	'_Ifx_SRC_GMSC',0,14,136,4,25,40,13
	.byte	'MSC',0
	.word	34665
	.byte	40,2,35,0,0,14
	.word	34670
	.byte	32
	.byte	'Ifx_SRC_GMSC',0,14,139,4,3
	.word	34704
	.byte	15,8
	.word	31998
	.byte	16,1,0,14
	.word	34731
	.byte	10
	.byte	'_Ifx_SRC_GPMU',0,14,142,4,25,8,13
	.byte	'PMU',0
	.word	34740
	.byte	8,2,35,0,0,14
	.word	34745
	.byte	32
	.byte	'Ifx_SRC_GPMU',0,14,145,4,3
	.word	34779
	.byte	15,32
	.word	32056
	.byte	16,0,0,14
	.word	34806
	.byte	10
	.byte	'_Ifx_SRC_GPSI5',0,14,148,4,25,32,13
	.byte	'PSI5',0
	.word	34815
	.byte	32,2,35,0,0,14
	.word	34820
	.byte	32
	.byte	'Ifx_SRC_GPSI5',0,14,151,4,3
	.word	34856
	.byte	15,32
	.word	32116
	.byte	16,0,0,14
	.word	34884
	.byte	10
	.byte	'_Ifx_SRC_GPSI5S',0,14,154,4,25,32,13
	.byte	'PSI5S',0
	.word	34893
	.byte	32,2,35,0,0,14
	.word	34898
	.byte	32
	.byte	'Ifx_SRC_GPSI5S',0,14,157,4,3
	.word	34936
	.byte	15,96
	.word	32178
	.byte	16,3,0,14
	.word	34965
	.byte	10
	.byte	'_Ifx_SRC_GQSPI',0,14,160,4,25,96,13
	.byte	'QSPI',0
	.word	34974
	.byte	96,2,35,0,0,14
	.word	34979
	.byte	32
	.byte	'Ifx_SRC_GQSPI',0,14,163,4,3
	.word	35015
	.byte	15,4
	.word	32298
	.byte	16,0,0,14
	.word	35043
	.byte	10
	.byte	'_Ifx_SRC_GSCR',0,14,166,4,25,4,13
	.byte	'SCR',0
	.word	35052
	.byte	4,2,35,0,0,14
	.word	35057
	.byte	32
	.byte	'Ifx_SRC_GSCR',0,14,169,4,3
	.word	35091
	.byte	14
	.word	32356
	.byte	10
	.byte	'_Ifx_SRC_GSCU',0,14,172,4,25,20,13
	.byte	'SCU',0
	.word	35118
	.byte	20,2,35,0,0,14
	.word	35123
	.byte	32
	.byte	'Ifx_SRC_GSCU',0,14,175,4,3
	.word	35157
	.byte	15,24
	.word	32437
	.byte	16,0,0,14
	.word	35184
	.byte	10
	.byte	'_Ifx_SRC_GSENT',0,14,178,4,25,24,13
	.byte	'SENT',0
	.word	35193
	.byte	24,2,35,0,0,14
	.word	35198
	.byte	32
	.byte	'Ifx_SRC_GSENT',0,14,181,4,3
	.word	35234
	.byte	15,12
	.word	32497
	.byte	16,0,0,14
	.word	35262
	.byte	10
	.byte	'_Ifx_SRC_GSMU',0,14,184,4,25,12,13
	.byte	'SMU',0
	.word	35271
	.byte	12,2,35,0,0,14
	.word	35276
	.byte	32
	.byte	'Ifx_SRC_GSMU',0,14,187,4,3
	.word	35310
	.byte	15,16
	.word	32555
	.byte	16,1,0,14
	.word	35337
	.byte	10
	.byte	'_Ifx_SRC_GSTM',0,14,190,4,25,16,13
	.byte	'STM',0
	.word	35346
	.byte	16,2,35,0,0,14
	.word	35351
	.byte	32
	.byte	'Ifx_SRC_GSTM',0,14,193,4,3
	.word	35385
	.byte	15,64
	.word	32731
	.byte	16,3,0,14
	.word	35412
	.byte	15,224,1
	.word	651
	.byte	16,223,1,0,15,32
	.word	32627
	.byte	16,1,0,14
	.word	35437
	.byte	10
	.byte	'_Ifx_SRC_GVADC',0,14,196,4,25,192,2,13
	.byte	'G',0
	.word	35421
	.byte	64,2,35,0,13
	.byte	'reserved_40',0
	.word	35426
	.byte	224,1,2,35,64,13
	.byte	'CG',0
	.word	35446
	.byte	32,3,35,160,2,0,14
	.word	35451
	.byte	32
	.byte	'Ifx_SRC_GVADC',0,14,201,4,3
	.word	35520
	.byte	14
	.word	32833
	.byte	10
	.byte	'_Ifx_SRC_GXBAR',0,14,204,4,25,4,13
	.byte	'XBAR',0
	.word	35548
	.byte	4,2,35,0,0,14
	.word	35553
	.byte	32
	.byte	'Ifx_SRC_GXBAR',0,14,207,4,3
	.word	35589
	.byte	10
	.byte	'_Ifx_SCU_ACCEN0_Bits',0,4,45,16,4,11
	.byte	'EN0',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	651
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	651
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	651
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	651
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	651
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	651
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	651
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	651
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	651
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	651
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	651
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	651
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	651
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	651
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	651
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	651
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	651
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	651
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	651
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	651
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	651
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	651
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	651
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	651
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	651
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	651
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	651
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_ACCEN0_Bits',0,4,79,3
	.word	35617
	.byte	10
	.byte	'_Ifx_SCU_ACCEN1_Bits',0,4,82,16,4,11
	.byte	'reserved_0',0,4
	.word	476
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_SCU_ACCEN1_Bits',0,4,85,3
	.word	36174
	.byte	10
	.byte	'_Ifx_SCU_ARSTDIS_Bits',0,4,88,16,4,11
	.byte	'STM0DIS',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'STM1DIS',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'STM2DIS',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,4
	.word	476
	.byte	29,0,2,35,0,0,32
	.byte	'Ifx_SCU_ARSTDIS_Bits',0,4,94,3
	.word	36251
	.byte	10
	.byte	'_Ifx_SCU_CCUCON0_Bits',0,4,97,16,4,11
	.byte	'BAUD1DIV',0,1
	.word	651
	.byte	4,4,2,35,0,11
	.byte	'BAUD2DIV',0,1
	.word	651
	.byte	4,0,2,35,0,11
	.byte	'SRIDIV',0,1
	.word	651
	.byte	4,4,2,35,1,11
	.byte	'LPDIV',0,1
	.word	651
	.byte	4,0,2,35,1,11
	.byte	'SPBDIV',0,1
	.word	651
	.byte	4,4,2,35,2,11
	.byte	'FSI2DIV',0,1
	.word	651
	.byte	2,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	651
	.byte	2,0,2,35,2,11
	.byte	'FSIDIV',0,1
	.word	651
	.byte	2,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	651
	.byte	2,4,2,35,3,11
	.byte	'CLKSEL',0,1
	.word	651
	.byte	2,2,2,35,3,11
	.byte	'UP',0,1
	.word	651
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_CCUCON0_Bits',0,4,111,3
	.word	36387
	.byte	10
	.byte	'_Ifx_SCU_CCUCON1_Bits',0,4,114,16,4,11
	.byte	'CANDIV',0,1
	.word	651
	.byte	4,4,2,35,0,11
	.byte	'ERAYDIV',0,1
	.word	651
	.byte	4,0,2,35,0,11
	.byte	'STMDIV',0,1
	.word	651
	.byte	4,4,2,35,1,11
	.byte	'GTMDIV',0,1
	.word	651
	.byte	4,0,2,35,1,11
	.byte	'ETHDIV',0,1
	.word	651
	.byte	4,4,2,35,2,11
	.byte	'ASCLINFDIV',0,1
	.word	651
	.byte	4,0,2,35,2,11
	.byte	'ASCLINSDIV',0,1
	.word	651
	.byte	4,4,2,35,3,11
	.byte	'INSEL',0,1
	.word	651
	.byte	2,2,2,35,3,11
	.byte	'UP',0,1
	.word	651
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_CCUCON1_Bits',0,4,126,3
	.word	36667
	.byte	10
	.byte	'_Ifx_SCU_CCUCON2_Bits',0,4,129,1,16,4,11
	.byte	'BBBDIV',0,1
	.word	651
	.byte	4,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	476
	.byte	26,2,2,35,0,11
	.byte	'UP',0,1
	.word	651
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_CCUCON2_Bits',0,4,135,1,3
	.word	36905
	.byte	10
	.byte	'_Ifx_SCU_CCUCON3_Bits',0,4,138,1,16,4,11
	.byte	'PLLDIV',0,1
	.word	651
	.byte	6,2,2,35,0,11
	.byte	'PLLSEL',0,1
	.word	651
	.byte	2,0,2,35,0,11
	.byte	'PLLERAYDIV',0,1
	.word	651
	.byte	6,2,2,35,1,11
	.byte	'PLLERAYSEL',0,1
	.word	651
	.byte	2,0,2,35,1,11
	.byte	'SRIDIV',0,1
	.word	651
	.byte	6,2,2,35,2,11
	.byte	'SRISEL',0,1
	.word	651
	.byte	2,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	651
	.byte	5,3,2,35,3,11
	.byte	'SLCK',0,1
	.word	651
	.byte	1,2,2,35,3,11
	.byte	'UP',0,1
	.word	651
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_CCUCON3_Bits',0,4,150,1,3
	.word	37033
	.byte	10
	.byte	'_Ifx_SCU_CCUCON4_Bits',0,4,153,1,16,4,11
	.byte	'SPBDIV',0,1
	.word	651
	.byte	6,2,2,35,0,11
	.byte	'SPBSEL',0,1
	.word	651
	.byte	2,0,2,35,0,11
	.byte	'GTMDIV',0,1
	.word	651
	.byte	6,2,2,35,1,11
	.byte	'GTMSEL',0,1
	.word	651
	.byte	2,0,2,35,1,11
	.byte	'STMDIV',0,1
	.word	651
	.byte	6,2,2,35,2,11
	.byte	'STMSEL',0,1
	.word	651
	.byte	2,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	651
	.byte	5,3,2,35,3,11
	.byte	'SLCK',0,1
	.word	651
	.byte	1,2,2,35,3,11
	.byte	'UP',0,1
	.word	651
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_CCUCON4_Bits',0,4,165,1,3
	.word	37276
	.byte	10
	.byte	'_Ifx_SCU_CCUCON5_Bits',0,4,168,1,16,4,11
	.byte	'MAXDIV',0,1
	.word	651
	.byte	4,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	476
	.byte	26,2,2,35,0,11
	.byte	'UP',0,1
	.word	651
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_CCUCON5_Bits',0,4,174,1,3
	.word	37511
	.byte	10
	.byte	'_Ifx_SCU_CCUCON6_Bits',0,4,177,1,16,4,11
	.byte	'CPU0DIV',0,1
	.word	651
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	476
	.byte	26,0,2,35,0,0,32
	.byte	'Ifx_SCU_CCUCON6_Bits',0,4,181,1,3
	.word	37639
	.byte	10
	.byte	'_Ifx_SCU_CCUCON7_Bits',0,4,184,1,16,4,11
	.byte	'CPU1DIV',0,1
	.word	651
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	476
	.byte	26,0,2,35,0,0,32
	.byte	'Ifx_SCU_CCUCON7_Bits',0,4,188,1,3
	.word	37739
	.byte	10
	.byte	'_Ifx_SCU_CHIPID_Bits',0,4,191,1,16,4,11
	.byte	'CHREV',0,1
	.word	651
	.byte	6,2,2,35,0,11
	.byte	'CHTEC',0,1
	.word	651
	.byte	2,0,2,35,0,11
	.byte	'CHID',0,1
	.word	651
	.byte	8,0,2,35,1,11
	.byte	'EEA',0,1
	.word	651
	.byte	1,7,2,35,2,11
	.byte	'UCODE',0,1
	.word	651
	.byte	7,0,2,35,2,11
	.byte	'FSIZE',0,1
	.word	651
	.byte	4,4,2,35,3,11
	.byte	'SP',0,1
	.word	651
	.byte	2,2,2,35,3,11
	.byte	'SEC',0,1
	.word	651
	.byte	1,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_CHIPID_Bits',0,4,202,1,3
	.word	37839
	.byte	10
	.byte	'_Ifx_SCU_DTSCON_Bits',0,4,205,1,16,4,11
	.byte	'PWD',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'START',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	651
	.byte	2,4,2,35,0,11
	.byte	'CAL',0,4
	.word	476
	.byte	20,8,2,35,0,11
	.byte	'reserved_24',0,1
	.word	651
	.byte	7,1,2,35,3,11
	.byte	'SLCK',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_DTSCON_Bits',0,4,213,1,3
	.word	38047
	.byte	10
	.byte	'_Ifx_SCU_DTSLIM_Bits',0,4,216,1,16,4,11
	.byte	'LOWER',0,2
	.word	668
	.byte	10,6,2,35,0,11
	.byte	'reserved_10',0,1
	.word	651
	.byte	5,1,2,35,1,11
	.byte	'LLU',0,1
	.word	651
	.byte	1,0,2,35,1,11
	.byte	'UPPER',0,2
	.word	668
	.byte	10,6,2,35,2,11
	.byte	'reserved_26',0,1
	.word	651
	.byte	4,2,2,35,3,11
	.byte	'SLCK',0,1
	.word	651
	.byte	1,1,2,35,3,11
	.byte	'UOF',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_DTSLIM_Bits',0,4,225,1,3
	.word	38212
	.byte	10
	.byte	'_Ifx_SCU_DTSSTAT_Bits',0,4,228,1,16,4,11
	.byte	'RESULT',0,2
	.word	668
	.byte	10,6,2,35,0,11
	.byte	'reserved_10',0,1
	.word	651
	.byte	4,2,2,35,1,11
	.byte	'RDY',0,1
	.word	651
	.byte	1,1,2,35,1,11
	.byte	'BUSY',0,1
	.word	651
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	668
	.byte	16,0,2,35,2,0,32
	.byte	'Ifx_SCU_DTSSTAT_Bits',0,4,235,1,3
	.word	38395
	.byte	10
	.byte	'_Ifx_SCU_EICR_Bits',0,4,238,1,16,4,11
	.byte	'reserved_0',0,1
	.word	651
	.byte	4,4,2,35,0,11
	.byte	'EXIS0',0,1
	.word	651
	.byte	3,1,2,35,0,11
	.byte	'reserved_7',0,1
	.word	651
	.byte	1,0,2,35,0,11
	.byte	'FEN0',0,1
	.word	651
	.byte	1,7,2,35,1,11
	.byte	'REN0',0,1
	.word	651
	.byte	1,6,2,35,1,11
	.byte	'LDEN0',0,1
	.word	651
	.byte	1,5,2,35,1,11
	.byte	'EIEN0',0,1
	.word	651
	.byte	1,4,2,35,1,11
	.byte	'INP0',0,1
	.word	651
	.byte	3,1,2,35,1,11
	.byte	'reserved_15',0,4
	.word	476
	.byte	5,12,2,35,0,11
	.byte	'EXIS1',0,1
	.word	651
	.byte	3,1,2,35,2,11
	.byte	'reserved_23',0,1
	.word	651
	.byte	1,0,2,35,2,11
	.byte	'FEN1',0,1
	.word	651
	.byte	1,7,2,35,3,11
	.byte	'REN1',0,1
	.word	651
	.byte	1,6,2,35,3,11
	.byte	'LDEN1',0,1
	.word	651
	.byte	1,5,2,35,3,11
	.byte	'EIEN1',0,1
	.word	651
	.byte	1,4,2,35,3,11
	.byte	'INP1',0,1
	.word	651
	.byte	3,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_EICR_Bits',0,4,129,2,3
	.word	38549
	.byte	10
	.byte	'_Ifx_SCU_EIFR_Bits',0,4,132,2,16,4,11
	.byte	'INTF0',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'INTF1',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'INTF2',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'INTF3',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'INTF4',0,1
	.word	651
	.byte	1,3,2,35,0,11
	.byte	'INTF5',0,1
	.word	651
	.byte	1,2,2,35,0,11
	.byte	'INTF6',0,1
	.word	651
	.byte	1,1,2,35,0,11
	.byte	'INTF7',0,1
	.word	651
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	476
	.byte	24,0,2,35,0,0,32
	.byte	'Ifx_SCU_EIFR_Bits',0,4,143,2,3
	.word	38913
	.byte	10
	.byte	'_Ifx_SCU_EMSR_Bits',0,4,146,2,16,4,11
	.byte	'POL',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'MODE',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'ENON',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'PSEL',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,2
	.word	668
	.byte	12,0,2,35,0,11
	.byte	'EMSF',0,1
	.word	651
	.byte	1,7,2,35,2,11
	.byte	'SEMSF',0,1
	.word	651
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,1
	.word	651
	.byte	6,0,2,35,2,11
	.byte	'EMSFM',0,1
	.word	651
	.byte	2,6,2,35,3,11
	.byte	'SEMSFM',0,1
	.word	651
	.byte	2,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	651
	.byte	4,0,2,35,3,0,32
	.byte	'Ifx_SCU_EMSR_Bits',0,4,159,2,3
	.word	39124
	.byte	10
	.byte	'_Ifx_SCU_ESRCFG_Bits',0,4,162,2,16,4,11
	.byte	'reserved_0',0,1
	.word	651
	.byte	7,1,2,35,0,11
	.byte	'EDCON',0,2
	.word	668
	.byte	2,7,2,35,0,11
	.byte	'reserved_9',0,4
	.word	476
	.byte	23,0,2,35,0,0,32
	.byte	'Ifx_SCU_ESRCFG_Bits',0,4,167,2,3
	.word	39376
	.byte	10
	.byte	'_Ifx_SCU_ESROCFG_Bits',0,4,170,2,16,4,11
	.byte	'ARI',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'ARC',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	476
	.byte	30,0,2,35,0,0,32
	.byte	'Ifx_SCU_ESROCFG_Bits',0,4,175,2,3
	.word	39494
	.byte	10
	.byte	'_Ifx_SCU_EVR13CON_Bits',0,4,178,2,16,4,11
	.byte	'reserved_0',0,4
	.word	476
	.byte	28,4,2,35,0,11
	.byte	'EVR13OFF',0,1
	.word	651
	.byte	1,3,2,35,3,11
	.byte	'BPEVR13OFF',0,1
	.word	651
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	651
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_EVR13CON_Bits',0,4,185,2,3
	.word	39605
	.byte	10
	.byte	'_Ifx_SCU_EVR33CON_Bits',0,4,188,2,16,4,11
	.byte	'reserved_0',0,4
	.word	476
	.byte	28,4,2,35,0,11
	.byte	'EVR33OFF',0,1
	.word	651
	.byte	1,3,2,35,3,11
	.byte	'BPEVR33OFF',0,1
	.word	651
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	651
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_EVR33CON_Bits',0,4,195,2,3
	.word	39768
	.byte	10
	.byte	'_Ifx_SCU_EVRADCSTAT_Bits',0,4,198,2,16,4,11
	.byte	'ADC13V',0,1
	.word	651
	.byte	8,0,2,35,0,11
	.byte	'ADC33V',0,1
	.word	651
	.byte	8,0,2,35,1,11
	.byte	'ADCSWDV',0,1
	.word	651
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	651
	.byte	7,1,2,35,3,11
	.byte	'VAL',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_EVRADCSTAT_Bits',0,4,205,2,3
	.word	39931
	.byte	10
	.byte	'_Ifx_SCU_EVRDVSTAT_Bits',0,4,208,2,16,4,11
	.byte	'DVS13TRIM',0,1
	.word	651
	.byte	8,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	651
	.byte	8,0,2,35,1,11
	.byte	'DVS33TRIM',0,1
	.word	651
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	651
	.byte	7,1,2,35,3,11
	.byte	'VAL',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_EVRDVSTAT_Bits',0,4,215,2,3
	.word	40089
	.byte	10
	.byte	'_Ifx_SCU_EVRMONCTRL_Bits',0,4,218,2,16,4,11
	.byte	'EVR13OVMOD',0,1
	.word	651
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	651
	.byte	2,4,2,35,0,11
	.byte	'EVR13UVMOD',0,1
	.word	651
	.byte	2,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	651
	.byte	2,0,2,35,0,11
	.byte	'EVR33OVMOD',0,1
	.word	651
	.byte	2,6,2,35,1,11
	.byte	'reserved_10',0,1
	.word	651
	.byte	2,4,2,35,1,11
	.byte	'EVR33UVMOD',0,1
	.word	651
	.byte	2,2,2,35,1,11
	.byte	'reserved_14',0,1
	.word	651
	.byte	2,0,2,35,1,11
	.byte	'SWDOVMOD',0,1
	.word	651
	.byte	2,6,2,35,2,11
	.byte	'reserved_18',0,1
	.word	651
	.byte	2,4,2,35,2,11
	.byte	'SWDUVMOD',0,1
	.word	651
	.byte	2,2,2,35,2,11
	.byte	'reserved_22',0,2
	.word	668
	.byte	10,0,2,35,2,0,32
	.byte	'Ifx_SCU_EVRMONCTRL_Bits',0,4,232,2,3
	.word	40254
	.byte	10
	.byte	'_Ifx_SCU_EVROSCCTRL_Bits',0,4,235,2,16,4,11
	.byte	'OSCTRIM',0,2
	.word	668
	.byte	10,6,2,35,0,11
	.byte	'OSCPTAT',0,1
	.word	651
	.byte	6,0,2,35,1,11
	.byte	'OSCANASEL',0,1
	.word	651
	.byte	4,4,2,35,2,11
	.byte	'HPBGTRIM',0,2
	.word	668
	.byte	7,5,2,35,2,11
	.byte	'HPBGCLKEN',0,1
	.word	651
	.byte	1,4,2,35,3,11
	.byte	'OSC3V3',0,1
	.word	651
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	651
	.byte	2,1,2,35,3,11
	.byte	'LCK',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_EVROSCCTRL_Bits',0,4,245,2,3
	.word	40583
	.byte	10
	.byte	'_Ifx_SCU_EVROVMON_Bits',0,4,248,2,16,4,11
	.byte	'EVR13OVVAL',0,1
	.word	651
	.byte	8,0,2,35,0,11
	.byte	'EVR33OVVAL',0,1
	.word	651
	.byte	8,0,2,35,1,11
	.byte	'SWDOVVAL',0,1
	.word	651
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	651
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_EVROVMON_Bits',0,4,255,2,3
	.word	40804
	.byte	10
	.byte	'_Ifx_SCU_EVRRSTCON_Bits',0,4,130,3,16,4,11
	.byte	'RST13TRIM',0,1
	.word	651
	.byte	8,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	476
	.byte	16,8,2,35,0,11
	.byte	'RST13OFF',0,1
	.word	651
	.byte	1,7,2,35,3,11
	.byte	'BPRST13OFF',0,1
	.word	651
	.byte	1,6,2,35,3,11
	.byte	'RST33OFF',0,1
	.word	651
	.byte	1,5,2,35,3,11
	.byte	'BPRST33OFF',0,1
	.word	651
	.byte	1,4,2,35,3,11
	.byte	'RSTSWDOFF',0,1
	.word	651
	.byte	1,3,2,35,3,11
	.byte	'BPRSTSWDOFF',0,1
	.word	651
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	651
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_EVRRSTCON_Bits',0,4,142,3,3
	.word	40967
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCOEFF1_Bits',0,4,145,3,16,4,11
	.byte	'SD5P',0,1
	.word	651
	.byte	8,0,2,35,0,11
	.byte	'SD5I',0,1
	.word	651
	.byte	8,0,2,35,1,11
	.byte	'SD5D',0,1
	.word	651
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	651
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_EVRSDCOEFF1_Bits',0,4,152,3,3
	.word	41239
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCOEFF2_Bits',0,4,155,3,16,4,11
	.byte	'SD33P',0,1
	.word	651
	.byte	8,0,2,35,0,11
	.byte	'SD33I',0,1
	.word	651
	.byte	8,0,2,35,1,11
	.byte	'SD33D',0,1
	.word	651
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	651
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_EVRSDCOEFF2_Bits',0,4,162,3,3
	.word	41392
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCOEFF3_Bits',0,4,165,3,16,4,11
	.byte	'CT5REG0',0,1
	.word	651
	.byte	8,0,2,35,0,11
	.byte	'CT5REG1',0,1
	.word	651
	.byte	8,0,2,35,1,11
	.byte	'CT5REG2',0,1
	.word	651
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	651
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_EVRSDCOEFF3_Bits',0,4,172,3,3
	.word	41548
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCOEFF4_Bits',0,4,175,3,16,4,11
	.byte	'CT5REG3',0,1
	.word	651
	.byte	8,0,2,35,0,11
	.byte	'CT5REG4',0,1
	.word	651
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	668
	.byte	15,1,2,35,2,11
	.byte	'LCK',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_EVRSDCOEFF4_Bits',0,4,181,3,3
	.word	41710
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCOEFF5_Bits',0,4,184,3,16,4,11
	.byte	'CT33REG0',0,1
	.word	651
	.byte	8,0,2,35,0,11
	.byte	'CT33REG1',0,1
	.word	651
	.byte	8,0,2,35,1,11
	.byte	'CT33REG2',0,1
	.word	651
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	651
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_EVRSDCOEFF5_Bits',0,4,191,3,3
	.word	41853
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCOEFF6_Bits',0,4,194,3,16,4,11
	.byte	'CT33REG3',0,1
	.word	651
	.byte	8,0,2,35,0,11
	.byte	'CT33REG4',0,1
	.word	651
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	668
	.byte	15,1,2,35,2,11
	.byte	'LCK',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_EVRSDCOEFF6_Bits',0,4,200,3,3
	.word	42018
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCTRL1_Bits',0,4,203,3,16,4,11
	.byte	'SDFREQSPRD',0,2
	.word	668
	.byte	16,0,2,35,0,11
	.byte	'SDFREQ',0,1
	.word	651
	.byte	8,0,2,35,2,11
	.byte	'SDSTEP',0,1
	.word	651
	.byte	4,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	651
	.byte	2,2,2,35,3,11
	.byte	'SDSAMPLE',0,1
	.word	651
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_EVRSDCTRL1_Bits',0,4,211,3,3
	.word	42163
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCTRL2_Bits',0,4,214,3,16,4,11
	.byte	'DRVP',0,1
	.word	651
	.byte	8,0,2,35,0,11
	.byte	'SDMINMAXDC',0,1
	.word	651
	.byte	8,0,2,35,1,11
	.byte	'DRVN',0,1
	.word	651
	.byte	8,0,2,35,2,11
	.byte	'SDLUT',0,1
	.word	651
	.byte	6,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	651
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_EVRSDCTRL2_Bits',0,4,222,3,3
	.word	42344
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCTRL3_Bits',0,4,225,3,16,4,11
	.byte	'SDPWMPRE',0,1
	.word	651
	.byte	8,0,2,35,0,11
	.byte	'SDPID',0,1
	.word	651
	.byte	8,0,2,35,1,11
	.byte	'SDVOKLVL',0,1
	.word	651
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	651
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_EVRSDCTRL3_Bits',0,4,232,3,3
	.word	42518
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCTRL4_Bits',0,4,235,3,16,4,11
	.byte	'reserved_0',0,1
	.word	651
	.byte	8,0,2,35,0,11
	.byte	'SYNCDIV',0,1
	.word	651
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	476
	.byte	20,1,2,35,0,11
	.byte	'LCK',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_EVRSDCTRL4_Bits',0,4,241,3,3
	.word	42678
	.byte	10
	.byte	'_Ifx_SCU_EVRSTAT_Bits',0,4,244,3,16,4,11
	.byte	'EVR13',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'OV13',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'EVR33',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'OV33',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'OVSWD',0,1
	.word	651
	.byte	1,3,2,35,0,11
	.byte	'UV13',0,1
	.word	651
	.byte	1,2,2,35,0,11
	.byte	'UV33',0,1
	.word	651
	.byte	1,1,2,35,0,11
	.byte	'UVSWD',0,1
	.word	651
	.byte	1,0,2,35,0,11
	.byte	'EXTPASS13',0,1
	.word	651
	.byte	1,7,2,35,1,11
	.byte	'EXTPASS33',0,1
	.word	651
	.byte	1,6,2,35,1,11
	.byte	'BGPROK',0,1
	.word	651
	.byte	1,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	476
	.byte	21,0,2,35,0,0,32
	.byte	'Ifx_SCU_EVRSTAT_Bits',0,4,130,4,3
	.word	42822
	.byte	10
	.byte	'_Ifx_SCU_EVRTRIM_Bits',0,4,133,4,16,4,11
	.byte	'EVR13TRIM',0,1
	.word	651
	.byte	8,0,2,35,0,11
	.byte	'SDVOUTSEL',0,1
	.word	651
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	668
	.byte	15,1,2,35,2,11
	.byte	'LCK',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_EVRTRIM_Bits',0,4,139,4,3
	.word	43096
	.byte	10
	.byte	'_Ifx_SCU_EVRUVMON_Bits',0,4,142,4,16,4,11
	.byte	'EVR13UVVAL',0,1
	.word	651
	.byte	8,0,2,35,0,11
	.byte	'EVR33UVVAL',0,1
	.word	651
	.byte	8,0,2,35,1,11
	.byte	'SWDUVVAL',0,1
	.word	651
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	651
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_EVRUVMON_Bits',0,4,149,4,3
	.word	43235
	.byte	10
	.byte	'_Ifx_SCU_EXTCON_Bits',0,4,152,4,16,4,11
	.byte	'EN0',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'SEL0',0,1
	.word	651
	.byte	4,2,2,35,0,11
	.byte	'reserved_6',0,2
	.word	668
	.byte	10,0,2,35,0,11
	.byte	'EN1',0,1
	.word	651
	.byte	1,7,2,35,2,11
	.byte	'NSEL',0,1
	.word	651
	.byte	1,6,2,35,2,11
	.byte	'SEL1',0,1
	.word	651
	.byte	4,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	651
	.byte	2,0,2,35,2,11
	.byte	'DIV1',0,1
	.word	651
	.byte	8,0,2,35,3,0,32
	.byte	'Ifx_SCU_EXTCON_Bits',0,4,163,4,3
	.word	43398
	.byte	10
	.byte	'_Ifx_SCU_FDR_Bits',0,4,166,4,16,4,11
	.byte	'STEP',0,2
	.word	668
	.byte	10,6,2,35,0,11
	.byte	'reserved_10',0,1
	.word	651
	.byte	4,2,2,35,1,11
	.byte	'DM',0,1
	.word	651
	.byte	2,0,2,35,1,11
	.byte	'RESULT',0,2
	.word	668
	.byte	10,6,2,35,2,11
	.byte	'reserved_26',0,1
	.word	651
	.byte	5,1,2,35,3,11
	.byte	'DISCLK',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_FDR_Bits',0,4,174,4,3
	.word	43616
	.byte	10
	.byte	'_Ifx_SCU_FMR_Bits',0,4,177,4,16,4,11
	.byte	'FS0',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'FS1',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'FS2',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'FS3',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'FS4',0,1
	.word	651
	.byte	1,3,2,35,0,11
	.byte	'FS5',0,1
	.word	651
	.byte	1,2,2,35,0,11
	.byte	'FS6',0,1
	.word	651
	.byte	1,1,2,35,0,11
	.byte	'FS7',0,1
	.word	651
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	651
	.byte	8,0,2,35,1,11
	.byte	'FC0',0,1
	.word	651
	.byte	1,7,2,35,2,11
	.byte	'FC1',0,1
	.word	651
	.byte	1,6,2,35,2,11
	.byte	'FC2',0,1
	.word	651
	.byte	1,5,2,35,2,11
	.byte	'FC3',0,1
	.word	651
	.byte	1,4,2,35,2,11
	.byte	'FC4',0,1
	.word	651
	.byte	1,3,2,35,2,11
	.byte	'FC5',0,1
	.word	651
	.byte	1,2,2,35,2,11
	.byte	'FC6',0,1
	.word	651
	.byte	1,1,2,35,2,11
	.byte	'FC7',0,1
	.word	651
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	651
	.byte	8,0,2,35,3,0,32
	.byte	'Ifx_SCU_FMR_Bits',0,4,197,4,3
	.word	43779
	.byte	10
	.byte	'_Ifx_SCU_ID_Bits',0,4,200,4,16,4,11
	.byte	'MODREV',0,1
	.word	651
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	651
	.byte	8,0,2,35,1,11
	.byte	'MODNUMBER',0,2
	.word	668
	.byte	16,0,2,35,2,0,32
	.byte	'Ifx_SCU_ID_Bits',0,4,205,4,3
	.word	44115
	.byte	10
	.byte	'_Ifx_SCU_IGCR_Bits',0,4,208,4,16,4,11
	.byte	'IPEN00',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'IPEN01',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'IPEN02',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'IPEN03',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'IPEN04',0,1
	.word	651
	.byte	1,3,2,35,0,11
	.byte	'IPEN05',0,1
	.word	651
	.byte	1,2,2,35,0,11
	.byte	'IPEN06',0,1
	.word	651
	.byte	1,1,2,35,0,11
	.byte	'IPEN07',0,1
	.word	651
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	651
	.byte	5,3,2,35,1,11
	.byte	'GEEN0',0,1
	.word	651
	.byte	1,2,2,35,1,11
	.byte	'IGP0',0,1
	.word	651
	.byte	2,0,2,35,1,11
	.byte	'IPEN10',0,1
	.word	651
	.byte	1,7,2,35,2,11
	.byte	'IPEN11',0,1
	.word	651
	.byte	1,6,2,35,2,11
	.byte	'IPEN12',0,1
	.word	651
	.byte	1,5,2,35,2,11
	.byte	'IPEN13',0,1
	.word	651
	.byte	1,4,2,35,2,11
	.byte	'IPEN14',0,1
	.word	651
	.byte	1,3,2,35,2,11
	.byte	'IPEN15',0,1
	.word	651
	.byte	1,2,2,35,2,11
	.byte	'IPEN16',0,1
	.word	651
	.byte	1,1,2,35,2,11
	.byte	'IPEN17',0,1
	.word	651
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	651
	.byte	5,3,2,35,3,11
	.byte	'GEEN1',0,1
	.word	651
	.byte	1,2,2,35,3,11
	.byte	'IGP1',0,1
	.word	651
	.byte	2,0,2,35,3,0,32
	.byte	'Ifx_SCU_IGCR_Bits',0,4,232,4,3
	.word	44222
	.byte	10
	.byte	'_Ifx_SCU_IN_Bits',0,4,235,4,16,4,11
	.byte	'P0',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'P1',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	476
	.byte	30,0,2,35,0,0,32
	.byte	'Ifx_SCU_IN_Bits',0,4,240,4,3
	.word	44674
	.byte	10
	.byte	'_Ifx_SCU_IOCR_Bits',0,4,243,4,16,4,11
	.byte	'reserved_0',0,1
	.word	651
	.byte	4,4,2,35,0,11
	.byte	'PC0',0,1
	.word	651
	.byte	4,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	651
	.byte	4,4,2,35,1,11
	.byte	'PC1',0,1
	.word	651
	.byte	4,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	668
	.byte	16,0,2,35,2,0,32
	.byte	'Ifx_SCU_IOCR_Bits',0,4,250,4,3
	.word	44773
	.byte	10
	.byte	'_Ifx_SCU_LBISTCTRL0_Bits',0,4,253,4,16,4,11
	.byte	'LBISTREQ',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'LBISTREQP',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'PATTERNS',0,2
	.word	668
	.byte	14,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	668
	.byte	16,0,2,35,2,0,32
	.byte	'Ifx_SCU_LBISTCTRL0_Bits',0,4,131,5,3
	.word	44923
	.byte	10
	.byte	'_Ifx_SCU_LBISTCTRL1_Bits',0,4,134,5,16,4,11
	.byte	'SEED',0,4
	.word	476
	.byte	23,9,2,35,0,11
	.byte	'reserved_23',0,1
	.word	651
	.byte	1,0,2,35,2,11
	.byte	'SPLITSH',0,1
	.word	651
	.byte	3,5,2,35,3,11
	.byte	'BODY',0,1
	.word	651
	.byte	1,4,2,35,3,11
	.byte	'LBISTFREQU',0,1
	.word	651
	.byte	4,0,2,35,3,0,32
	.byte	'Ifx_SCU_LBISTCTRL1_Bits',0,4,141,5,3
	.word	45072
	.byte	10
	.byte	'_Ifx_SCU_LBISTCTRL2_Bits',0,4,144,5,16,4,11
	.byte	'SIGNATURE',0,4
	.word	476
	.byte	24,8,2,35,0,11
	.byte	'reserved_24',0,1
	.word	651
	.byte	7,1,2,35,3,11
	.byte	'LBISTDONE',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_LBISTCTRL2_Bits',0,4,149,5,3
	.word	45233
	.byte	10
	.byte	'_Ifx_SCU_LCLCON_Bits',0,4,152,5,16,4,11
	.byte	'reserved_0',0,2
	.word	668
	.byte	16,0,2,35,0,11
	.byte	'LS',0,1
	.word	651
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,2
	.word	668
	.byte	14,1,2,35,2,11
	.byte	'LSEN',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_LCLCON_Bits',0,4,158,5,3
	.word	45363
	.byte	10
	.byte	'_Ifx_SCU_LCLTEST_Bits',0,4,161,5,16,4,11
	.byte	'LCLT0',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'LCLT1',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	476
	.byte	30,0,2,35,0,0,32
	.byte	'Ifx_SCU_LCLTEST_Bits',0,4,166,5,3
	.word	45495
	.byte	10
	.byte	'_Ifx_SCU_MANID_Bits',0,4,169,5,16,4,11
	.byte	'DEPT',0,1
	.word	651
	.byte	5,3,2,35,0,11
	.byte	'MANUF',0,2
	.word	668
	.byte	11,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	668
	.byte	16,0,2,35,2,0,32
	.byte	'Ifx_SCU_MANID_Bits',0,4,174,5,3
	.word	45610
	.byte	10
	.byte	'_Ifx_SCU_OMR_Bits',0,4,177,5,16,4,11
	.byte	'PS0',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,2
	.word	668
	.byte	14,0,2,35,0,11
	.byte	'PCL0',0,1
	.word	651
	.byte	1,7,2,35,2,11
	.byte	'PCL1',0,1
	.word	651
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	668
	.byte	14,0,2,35,2,0,32
	.byte	'Ifx_SCU_OMR_Bits',0,4,185,5,3
	.word	45721
	.byte	10
	.byte	'_Ifx_SCU_OSCCON_Bits',0,4,188,5,16,4,11
	.byte	'reserved_0',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'PLLLV',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'OSCRES',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'GAINSEL',0,1
	.word	651
	.byte	2,3,2,35,0,11
	.byte	'MODE',0,1
	.word	651
	.byte	2,1,2,35,0,11
	.byte	'SHBY',0,1
	.word	651
	.byte	1,0,2,35,0,11
	.byte	'PLLHV',0,1
	.word	651
	.byte	1,7,2,35,1,11
	.byte	'reserved_9',0,1
	.word	651
	.byte	1,6,2,35,1,11
	.byte	'X1D',0,1
	.word	651
	.byte	1,5,2,35,1,11
	.byte	'X1DEN',0,1
	.word	651
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	651
	.byte	4,0,2,35,1,11
	.byte	'OSCVAL',0,1
	.word	651
	.byte	5,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	651
	.byte	2,1,2,35,2,11
	.byte	'APREN',0,1
	.word	651
	.byte	1,0,2,35,2,11
	.byte	'CAP0EN',0,1
	.word	651
	.byte	1,7,2,35,3,11
	.byte	'CAP1EN',0,1
	.word	651
	.byte	1,6,2,35,3,11
	.byte	'CAP2EN',0,1
	.word	651
	.byte	1,5,2,35,3,11
	.byte	'CAP3EN',0,1
	.word	651
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	651
	.byte	4,0,2,35,3,0,32
	.byte	'Ifx_SCU_OSCCON_Bits',0,4,209,5,3
	.word	45879
	.byte	10
	.byte	'_Ifx_SCU_OUT_Bits',0,4,212,5,16,4,11
	.byte	'P0',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'P1',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	476
	.byte	30,0,2,35,0,0,32
	.byte	'Ifx_SCU_OUT_Bits',0,4,217,5,3
	.word	46291
	.byte	10
	.byte	'_Ifx_SCU_OVCCON_Bits',0,4,220,5,16,4,11
	.byte	'CSEL0',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'CSEL1',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'CSEL2',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,2
	.word	668
	.byte	13,0,2,35,0,11
	.byte	'OVSTRT',0,1
	.word	651
	.byte	1,7,2,35,2,11
	.byte	'OVSTP',0,1
	.word	651
	.byte	1,6,2,35,2,11
	.byte	'DCINVAL',0,1
	.word	651
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	651
	.byte	5,0,2,35,2,11
	.byte	'OVCONF',0,1
	.word	651
	.byte	1,7,2,35,3,11
	.byte	'POVCONF',0,1
	.word	651
	.byte	1,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	651
	.byte	6,0,2,35,3,0,32
	.byte	'Ifx_SCU_OVCCON_Bits',0,4,233,5,3
	.word	46392
	.byte	10
	.byte	'_Ifx_SCU_OVCENABLE_Bits',0,4,236,5,16,4,11
	.byte	'OVEN0',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'OVEN1',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'OVEN2',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,4
	.word	476
	.byte	29,0,2,35,0,0,32
	.byte	'Ifx_SCU_OVCENABLE_Bits',0,4,242,5,3
	.word	46659
	.byte	10
	.byte	'_Ifx_SCU_PDISC_Bits',0,4,245,5,16,4,11
	.byte	'PDIS0',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'PDIS1',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	476
	.byte	30,0,2,35,0,0,32
	.byte	'Ifx_SCU_PDISC_Bits',0,4,250,5,3
	.word	46795
	.byte	10
	.byte	'_Ifx_SCU_PDR_Bits',0,4,253,5,16,4,11
	.byte	'PD0',0,1
	.word	651
	.byte	3,5,2,35,0,11
	.byte	'PL0',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'PD1',0,1
	.word	651
	.byte	3,1,2,35,0,11
	.byte	'PL1',0,1
	.word	651
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	476
	.byte	24,0,2,35,0,0,32
	.byte	'Ifx_SCU_PDR_Bits',0,4,132,6,3
	.word	46906
	.byte	10
	.byte	'_Ifx_SCU_PDRR_Bits',0,4,135,6,16,4,11
	.byte	'PDR0',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'PDR1',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'PDR2',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'PDR3',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'PDR4',0,1
	.word	651
	.byte	1,3,2,35,0,11
	.byte	'PDR5',0,1
	.word	651
	.byte	1,2,2,35,0,11
	.byte	'PDR6',0,1
	.word	651
	.byte	1,1,2,35,0,11
	.byte	'PDR7',0,1
	.word	651
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	476
	.byte	24,0,2,35,0,0,32
	.byte	'Ifx_SCU_PDRR_Bits',0,4,146,6,3
	.word	47039
	.byte	10
	.byte	'_Ifx_SCU_PLLCON0_Bits',0,4,149,6,16,4,11
	.byte	'VCOBYP',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'VCOPWD',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'MODEN',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'SETFINDIS',0,1
	.word	651
	.byte	1,3,2,35,0,11
	.byte	'CLRFINDIS',0,1
	.word	651
	.byte	1,2,2,35,0,11
	.byte	'OSCDISCDIS',0,1
	.word	651
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,2
	.word	668
	.byte	2,7,2,35,0,11
	.byte	'NDIV',0,1
	.word	651
	.byte	7,0,2,35,1,11
	.byte	'PLLPWD',0,1
	.word	651
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	651
	.byte	1,6,2,35,2,11
	.byte	'RESLD',0,1
	.word	651
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	651
	.byte	5,0,2,35,2,11
	.byte	'PDIV',0,1
	.word	651
	.byte	4,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	651
	.byte	4,0,2,35,3,0,32
	.byte	'Ifx_SCU_PLLCON0_Bits',0,4,166,6,3
	.word	47242
	.byte	10
	.byte	'_Ifx_SCU_PLLCON1_Bits',0,4,169,6,16,4,11
	.byte	'K2DIV',0,1
	.word	651
	.byte	7,1,2,35,0,11
	.byte	'reserved_7',0,1
	.word	651
	.byte	1,0,2,35,0,11
	.byte	'K3DIV',0,1
	.word	651
	.byte	7,1,2,35,1,11
	.byte	'reserved_15',0,1
	.word	651
	.byte	1,0,2,35,1,11
	.byte	'K1DIV',0,1
	.word	651
	.byte	7,1,2,35,2,11
	.byte	'reserved_23',0,2
	.word	668
	.byte	9,0,2,35,2,0,32
	.byte	'Ifx_SCU_PLLCON1_Bits',0,4,177,6,3
	.word	47598
	.byte	10
	.byte	'_Ifx_SCU_PLLCON2_Bits',0,4,180,6,16,4,11
	.byte	'MODCFG',0,2
	.word	668
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	668
	.byte	16,0,2,35,2,0,32
	.byte	'Ifx_SCU_PLLCON2_Bits',0,4,184,6,3
	.word	47776
	.byte	10
	.byte	'_Ifx_SCU_PLLERAYCON0_Bits',0,4,187,6,16,4,11
	.byte	'VCOBYP',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'VCOPWD',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	651
	.byte	2,4,2,35,0,11
	.byte	'SETFINDIS',0,1
	.word	651
	.byte	1,3,2,35,0,11
	.byte	'CLRFINDIS',0,1
	.word	651
	.byte	1,2,2,35,0,11
	.byte	'OSCDISCDIS',0,1
	.word	651
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,2
	.word	668
	.byte	2,7,2,35,0,11
	.byte	'NDIV',0,1
	.word	651
	.byte	5,2,2,35,1,11
	.byte	'reserved_14',0,1
	.word	651
	.byte	2,0,2,35,1,11
	.byte	'PLLPWD',0,1
	.word	651
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	651
	.byte	1,6,2,35,2,11
	.byte	'RESLD',0,1
	.word	651
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	651
	.byte	5,0,2,35,2,11
	.byte	'PDIV',0,1
	.word	651
	.byte	4,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	651
	.byte	4,0,2,35,3,0,32
	.byte	'Ifx_SCU_PLLERAYCON0_Bits',0,4,204,6,3
	.word	47876
	.byte	10
	.byte	'_Ifx_SCU_PLLERAYCON1_Bits',0,4,207,6,16,4,11
	.byte	'K2DIV',0,1
	.word	651
	.byte	7,1,2,35,0,11
	.byte	'reserved_7',0,1
	.word	651
	.byte	1,0,2,35,0,11
	.byte	'K3DIV',0,1
	.word	651
	.byte	4,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	651
	.byte	4,0,2,35,1,11
	.byte	'K1DIV',0,1
	.word	651
	.byte	7,1,2,35,2,11
	.byte	'reserved_23',0,2
	.word	668
	.byte	9,0,2,35,2,0,32
	.byte	'Ifx_SCU_PLLERAYCON1_Bits',0,4,215,6,3
	.word	48246
	.byte	10
	.byte	'_Ifx_SCU_PLLERAYSTAT_Bits',0,4,218,6,16,4,11
	.byte	'VCOBYST',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'PWDSTAT',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'VCOLOCK',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'FINDIS',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'K1RDY',0,1
	.word	651
	.byte	1,3,2,35,0,11
	.byte	'K2RDY',0,1
	.word	651
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	476
	.byte	26,0,2,35,0,0,32
	.byte	'Ifx_SCU_PLLERAYSTAT_Bits',0,4,227,6,3
	.word	48432
	.byte	10
	.byte	'_Ifx_SCU_PLLSTAT_Bits',0,4,230,6,16,4,11
	.byte	'VCOBYST',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'VCOLOCK',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'FINDIS',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'K1RDY',0,1
	.word	651
	.byte	1,3,2,35,0,11
	.byte	'K2RDY',0,1
	.word	651
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	651
	.byte	1,1,2,35,0,11
	.byte	'MODRUN',0,1
	.word	651
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	476
	.byte	24,0,2,35,0,0,32
	.byte	'Ifx_SCU_PLLSTAT_Bits',0,4,241,6,3
	.word	48630
	.byte	10
	.byte	'_Ifx_SCU_PMCSR_Bits',0,4,244,6,16,4,11
	.byte	'REQSLP',0,1
	.word	651
	.byte	2,6,2,35,0,11
	.byte	'SMUSLP',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	651
	.byte	5,0,2,35,0,11
	.byte	'PMST',0,1
	.word	651
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	476
	.byte	21,0,2,35,0,0,32
	.byte	'Ifx_SCU_PMCSR_Bits',0,4,251,6,3
	.word	48863
	.byte	10
	.byte	'_Ifx_SCU_PMSWCR0_Bits',0,4,254,6,16,4,11
	.byte	'reserved_0',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'ESR1WKEN',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'PINAWKEN',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'PINBWKEN',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'ESR0DFEN',0,1
	.word	651
	.byte	1,3,2,35,0,11
	.byte	'ESR0EDCON',0,1
	.word	651
	.byte	2,1,2,35,0,11
	.byte	'ESR1DFEN',0,1
	.word	651
	.byte	1,0,2,35,0,11
	.byte	'ESR1EDCON',0,1
	.word	651
	.byte	2,6,2,35,1,11
	.byte	'PINADFEN',0,1
	.word	651
	.byte	1,5,2,35,1,11
	.byte	'PINAEDCON',0,1
	.word	651
	.byte	2,3,2,35,1,11
	.byte	'PINBDFEN',0,1
	.word	651
	.byte	1,2,2,35,1,11
	.byte	'PINBEDCON',0,1
	.word	651
	.byte	2,0,2,35,1,11
	.byte	'SCREN',0,1
	.word	651
	.byte	1,7,2,35,2,11
	.byte	'STBYRAMSEL',0,1
	.word	651
	.byte	2,5,2,35,2,11
	.byte	'SCRCLKSEL',0,1
	.word	651
	.byte	1,4,2,35,2,11
	.byte	'SCRWKEN',0,1
	.word	651
	.byte	1,3,2,35,2,11
	.byte	'TRISTEN',0,1
	.word	651
	.byte	1,2,2,35,2,11
	.byte	'TRISTREQ',0,1
	.word	651
	.byte	1,1,2,35,2,11
	.byte	'PORSTDF',0,1
	.word	651
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	651
	.byte	1,7,2,35,3,11
	.byte	'DCDCSYNC',0,1
	.word	651
	.byte	1,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	651
	.byte	3,3,2,35,3,11
	.byte	'ESR0TRIST',0,1
	.word	651
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	651
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_PMSWCR0_Bits',0,4,153,7,3
	.word	49015
	.byte	10
	.byte	'_Ifx_SCU_PMSWCR1_Bits',0,4,156,7,16,4,11
	.byte	'SCRSTEN',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'SCRSTREQ',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	651
	.byte	6,0,2,35,0,11
	.byte	'CPUIDLSEL',0,1
	.word	651
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,1
	.word	651
	.byte	1,4,2,35,1,11
	.byte	'IRADIS',0,1
	.word	651
	.byte	1,3,2,35,1,11
	.byte	'reserved_13',0,1
	.word	651
	.byte	3,0,2,35,1,11
	.byte	'SCRCFG',0,1
	.word	651
	.byte	8,0,2,35,2,11
	.byte	'CPUSEL',0,1
	.word	651
	.byte	3,5,2,35,3,11
	.byte	'STBYEVEN',0,1
	.word	651
	.byte	1,4,2,35,3,11
	.byte	'STBYEV',0,1
	.word	651
	.byte	3,1,2,35,3,11
	.byte	'LCK',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_PMSWCR1_Bits',0,4,170,7,3
	.word	49582
	.byte	10
	.byte	'_Ifx_SCU_PMSWCR2_Bits',0,4,173,7,16,4,11
	.byte	'SCRINT',0,1
	.word	651
	.byte	8,0,2,35,0,11
	.byte	'BUSY',0,1
	.word	651
	.byte	1,7,2,35,1,11
	.byte	'SCRECC',0,1
	.word	651
	.byte	1,6,2,35,1,11
	.byte	'SCRWDT',0,1
	.word	651
	.byte	1,5,2,35,1,11
	.byte	'SCRRST',0,1
	.word	651
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	651
	.byte	4,0,2,35,1,11
	.byte	'TCINT',0,1
	.word	651
	.byte	8,0,2,35,2,11
	.byte	'TCINTREQ',0,1
	.word	651
	.byte	1,7,2,35,3,11
	.byte	'SMURST',0,1
	.word	651
	.byte	1,6,2,35,3,11
	.byte	'RST',0,1
	.word	651
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	651
	.byte	4,1,2,35,3,11
	.byte	'LCK',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_SCU_PMSWCR2_Bits',0,4,187,7,3
	.word	49876
	.byte	10
	.byte	'_Ifx_SCU_PMSWSTAT_Bits',0,4,190,7,16,4,11
	.byte	'reserved_0',0,1
	.word	651
	.byte	2,6,2,35,0,11
	.byte	'ESR1WKP',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'ESR1OVRUN',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'PINAWKP',0,1
	.word	651
	.byte	1,3,2,35,0,11
	.byte	'PINAOVRUN',0,1
	.word	651
	.byte	1,2,2,35,0,11
	.byte	'PINBWKP',0,1
	.word	651
	.byte	1,1,2,35,0,11
	.byte	'PINBOVRUN',0,1
	.word	651
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	651
	.byte	1,7,2,35,1,11
	.byte	'PORSTDF',0,1
	.word	651
	.byte	1,6,2,35,1,11
	.byte	'HWCFGEVR',0,1
	.word	651
	.byte	3,3,2,35,1,11
	.byte	'STBYRAM',0,1
	.word	651
	.byte	2,1,2,35,1,11
	.byte	'TRIST',0,1
	.word	651
	.byte	1,0,2,35,1,11
	.byte	'SCRST',0,1
	.word	651
	.byte	1,7,2,35,2,11
	.byte	'SCRWKP',0,1
	.word	651
	.byte	1,6,2,35,2,11
	.byte	'SCR',0,1
	.word	651
	.byte	1,5,2,35,2,11
	.byte	'SCRWKEN',0,1
	.word	651
	.byte	1,4,2,35,2,11
	.byte	'ESR1WKEN',0,1
	.word	651
	.byte	1,3,2,35,2,11
	.byte	'PINAWKEN',0,1
	.word	651
	.byte	1,2,2,35,2,11
	.byte	'PINBWKEN',0,1
	.word	651
	.byte	1,1,2,35,2,11
	.byte	'reserved_23',0,2
	.word	668
	.byte	4,5,2,35,2,11
	.byte	'ESR0TRIST',0,1
	.word	651
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	651
	.byte	4,0,2,35,3,0,32
	.byte	'Ifx_SCU_PMSWSTAT_Bits',0,4,214,7,3
	.word	50154
	.byte	10
	.byte	'_Ifx_SCU_PMSWSTATCLR_Bits',0,4,217,7,16,4,11
	.byte	'reserved_0',0,1
	.word	651
	.byte	2,6,2,35,0,11
	.byte	'ESR1WKPCLR',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'ESR1OVRUNCLR',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'PINAWKPCLR',0,1
	.word	651
	.byte	1,3,2,35,0,11
	.byte	'PINAOVRUNCLR',0,1
	.word	651
	.byte	1,2,2,35,0,11
	.byte	'PINBWKPCLR',0,1
	.word	651
	.byte	1,1,2,35,0,11
	.byte	'PINBOVRUNCLR',0,1
	.word	651
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	651
	.byte	8,0,2,35,1,11
	.byte	'SCRSTCLR',0,1
	.word	651
	.byte	1,7,2,35,2,11
	.byte	'SCRWKPCLR',0,1
	.word	651
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	668
	.byte	14,0,2,35,2,0,32
	.byte	'Ifx_SCU_PMSWSTATCLR_Bits',0,4,230,7,3
	.word	50650
	.byte	10
	.byte	'_Ifx_SCU_RSTCON2_Bits',0,4,233,7,16,4,11
	.byte	'reserved_0',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'CLRC',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,2
	.word	668
	.byte	10,4,2,35,0,11
	.byte	'CSS0',0,1
	.word	651
	.byte	1,3,2,35,1,11
	.byte	'CSS1',0,1
	.word	651
	.byte	1,2,2,35,1,11
	.byte	'CSS2',0,1
	.word	651
	.byte	1,1,2,35,1,11
	.byte	'reserved_15',0,1
	.word	651
	.byte	1,0,2,35,1,11
	.byte	'USRINFO',0,2
	.word	668
	.byte	16,0,2,35,2,0,32
	.byte	'Ifx_SCU_RSTCON2_Bits',0,4,243,7,3
	.word	50963
	.byte	10
	.byte	'_Ifx_SCU_RSTCON_Bits',0,4,246,7,16,4,11
	.byte	'ESR0',0,1
	.word	651
	.byte	2,6,2,35,0,11
	.byte	'ESR1',0,1
	.word	651
	.byte	2,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	651
	.byte	2,2,2,35,0,11
	.byte	'SMU',0,1
	.word	651
	.byte	2,0,2,35,0,11
	.byte	'SW',0,1
	.word	651
	.byte	2,6,2,35,1,11
	.byte	'STM0',0,1
	.word	651
	.byte	2,4,2,35,1,11
	.byte	'STM1',0,1
	.word	651
	.byte	2,2,2,35,1,11
	.byte	'STM2',0,1
	.word	651
	.byte	2,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	668
	.byte	16,0,2,35,2,0,32
	.byte	'Ifx_SCU_RSTCON_Bits',0,4,129,8,3
	.word	51172
	.byte	10
	.byte	'_Ifx_SCU_RSTSTAT_Bits',0,4,132,8,16,4,11
	.byte	'ESR0',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'ESR1',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'SMU',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'SW',0,1
	.word	651
	.byte	1,3,2,35,0,11
	.byte	'STM0',0,1
	.word	651
	.byte	1,2,2,35,0,11
	.byte	'STM1',0,1
	.word	651
	.byte	1,1,2,35,0,11
	.byte	'STM2',0,1
	.word	651
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	651
	.byte	8,0,2,35,1,11
	.byte	'PORST',0,1
	.word	651
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	651
	.byte	1,6,2,35,2,11
	.byte	'CB0',0,1
	.word	651
	.byte	1,5,2,35,2,11
	.byte	'CB1',0,1
	.word	651
	.byte	1,4,2,35,2,11
	.byte	'CB3',0,1
	.word	651
	.byte	1,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	651
	.byte	2,1,2,35,2,11
	.byte	'EVR13',0,1
	.word	651
	.byte	1,0,2,35,2,11
	.byte	'EVR33',0,1
	.word	651
	.byte	1,7,2,35,3,11
	.byte	'SWD',0,1
	.word	651
	.byte	1,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	651
	.byte	2,4,2,35,3,11
	.byte	'STBYR',0,1
	.word	651
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	651
	.byte	3,0,2,35,3,0,32
	.byte	'Ifx_SCU_RSTSTAT_Bits',0,4,155,8,3
	.word	51383
	.byte	10
	.byte	'_Ifx_SCU_SAFECON_Bits',0,4,158,8,16,4,11
	.byte	'HBT',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	476
	.byte	31,0,2,35,0,0,32
	.byte	'Ifx_SCU_SAFECON_Bits',0,4,162,8,3
	.word	51815
	.byte	10
	.byte	'_Ifx_SCU_STSTAT_Bits',0,4,165,8,16,4,11
	.byte	'HWCFG',0,1
	.word	651
	.byte	8,0,2,35,0,11
	.byte	'FTM',0,1
	.word	651
	.byte	7,1,2,35,1,11
	.byte	'MODE',0,1
	.word	651
	.byte	1,0,2,35,1,11
	.byte	'FCBAE',0,1
	.word	651
	.byte	1,7,2,35,2,11
	.byte	'LUDIS',0,1
	.word	651
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,1
	.word	651
	.byte	1,5,2,35,2,11
	.byte	'TRSTL',0,1
	.word	651
	.byte	1,4,2,35,2,11
	.byte	'SPDEN',0,1
	.word	651
	.byte	1,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	651
	.byte	3,0,2,35,2,11
	.byte	'RAMINT',0,1
	.word	651
	.byte	1,7,2,35,3,11
	.byte	'reserved_25',0,1
	.word	651
	.byte	7,0,2,35,3,0,32
	.byte	'Ifx_SCU_STSTAT_Bits',0,4,178,8,3
	.word	51911
	.byte	10
	.byte	'_Ifx_SCU_SWRSTCON_Bits',0,4,181,8,16,4,11
	.byte	'reserved_0',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'SWRSTREQ',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	476
	.byte	30,0,2,35,0,0,32
	.byte	'Ifx_SCU_SWRSTCON_Bits',0,4,186,8,3
	.word	52171
	.byte	10
	.byte	'_Ifx_SCU_SYSCON_Bits',0,4,189,8,16,4,11
	.byte	'CCTRIG0',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'RAMINTM',0,1
	.word	651
	.byte	2,4,2,35,0,11
	.byte	'SETLUDIS',0,1
	.word	651
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,1
	.word	651
	.byte	3,0,2,35,0,11
	.byte	'DATM',0,1
	.word	651
	.byte	1,7,2,35,1,11
	.byte	'reserved_9',0,4
	.word	476
	.byte	23,0,2,35,0,0,32
	.byte	'Ifx_SCU_SYSCON_Bits',0,4,198,8,3
	.word	52296
	.byte	10
	.byte	'_Ifx_SCU_TRAPCLR_Bits',0,4,201,8,16,4,11
	.byte	'ESR0T',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'ESR1T',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'SMUT',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	476
	.byte	28,0,2,35,0,0,32
	.byte	'Ifx_SCU_TRAPCLR_Bits',0,4,208,8,3
	.word	52493
	.byte	10
	.byte	'_Ifx_SCU_TRAPDIS_Bits',0,4,211,8,16,4,11
	.byte	'ESR0T',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'ESR1T',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'SMUT',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	476
	.byte	28,0,2,35,0,0,32
	.byte	'Ifx_SCU_TRAPDIS_Bits',0,4,218,8,3
	.word	52646
	.byte	10
	.byte	'_Ifx_SCU_TRAPSET_Bits',0,4,221,8,16,4,11
	.byte	'ESR0T',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'ESR1T',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'SMUT',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	476
	.byte	28,0,2,35,0,0,32
	.byte	'Ifx_SCU_TRAPSET_Bits',0,4,228,8,3
	.word	52799
	.byte	10
	.byte	'_Ifx_SCU_TRAPSTAT_Bits',0,4,231,8,16,4,11
	.byte	'ESR0T',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'ESR1T',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'SMUT',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	476
	.byte	28,0,2,35,0,0,32
	.byte	'Ifx_SCU_TRAPSTAT_Bits',0,4,238,8,3
	.word	52952
	.byte	32
	.byte	'Ifx_SCU_WDTCPU_CON0_Bits',0,4,247,8,3
	.word	515
	.byte	32
	.byte	'Ifx_SCU_WDTCPU_CON1_Bits',0,4,134,9,3
	.word	690
	.byte	32
	.byte	'Ifx_SCU_WDTCPU_SR_Bits',0,4,150,9,3
	.word	934
	.byte	10
	.byte	'_Ifx_SCU_WDTS_CON0_Bits',0,4,153,9,16,4,11
	.byte	'ENDINIT',0,4
	.word	499
	.byte	1,31,2,35,0,11
	.byte	'LCK',0,4
	.word	499
	.byte	1,30,2,35,0,11
	.byte	'PW',0,4
	.word	499
	.byte	14,16,2,35,0,11
	.byte	'REL',0,4
	.word	499
	.byte	16,0,2,35,0,0,32
	.byte	'Ifx_SCU_WDTS_CON0_Bits',0,4,159,9,3
	.word	53207
	.byte	10
	.byte	'_Ifx_SCU_WDTS_CON1_Bits',0,4,162,9,16,4,11
	.byte	'CLRIRF',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'IR0',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'DR',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	651
	.byte	1,3,2,35,0,11
	.byte	'IR1',0,1
	.word	651
	.byte	1,2,2,35,0,11
	.byte	'UR',0,1
	.word	651
	.byte	1,1,2,35,0,11
	.byte	'PAR',0,1
	.word	651
	.byte	1,0,2,35,0,11
	.byte	'TCR',0,1
	.word	651
	.byte	1,7,2,35,1,11
	.byte	'TCTR',0,1
	.word	651
	.byte	7,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	668
	.byte	16,0,2,35,2,0,32
	.byte	'Ifx_SCU_WDTS_CON1_Bits',0,4,175,9,3
	.word	53333
	.byte	10
	.byte	'_Ifx_SCU_WDTS_SR_Bits',0,4,178,9,16,4,11
	.byte	'AE',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'OE',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'IS0',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'DS',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'TO',0,1
	.word	651
	.byte	1,3,2,35,0,11
	.byte	'IS1',0,1
	.word	651
	.byte	1,2,2,35,0,11
	.byte	'US',0,1
	.word	651
	.byte	1,1,2,35,0,11
	.byte	'PAS',0,1
	.word	651
	.byte	1,0,2,35,0,11
	.byte	'TCS',0,1
	.word	651
	.byte	1,7,2,35,1,11
	.byte	'TCT',0,1
	.word	651
	.byte	7,0,2,35,1,11
	.byte	'TIM',0,2
	.word	668
	.byte	16,0,2,35,2,0,32
	.byte	'Ifx_SCU_WDTS_SR_Bits',0,4,191,9,3
	.word	53585
	.byte	12,4,199,9,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	35617
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_ACCEN0',0,4,204,9,3
	.word	53804
	.byte	12,4,207,9,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	36174
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_ACCEN1',0,4,212,9,3
	.word	53868
	.byte	12,4,215,9,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	36251
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_ARSTDIS',0,4,220,9,3
	.word	53932
	.byte	12,4,223,9,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	36387
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_CCUCON0',0,4,228,9,3
	.word	53997
	.byte	12,4,231,9,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	36667
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_CCUCON1',0,4,236,9,3
	.word	54062
	.byte	12,4,239,9,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	36905
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_CCUCON2',0,4,244,9,3
	.word	54127
	.byte	12,4,247,9,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	37033
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_CCUCON3',0,4,252,9,3
	.word	54192
	.byte	12,4,255,9,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	37276
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_CCUCON4',0,4,132,10,3
	.word	54257
	.byte	12,4,135,10,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	37511
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_CCUCON5',0,4,140,10,3
	.word	54322
	.byte	12,4,143,10,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	37639
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_CCUCON6',0,4,148,10,3
	.word	54387
	.byte	12,4,151,10,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	37739
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_CCUCON7',0,4,156,10,3
	.word	54452
	.byte	12,4,159,10,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	37839
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_CHIPID',0,4,164,10,3
	.word	54517
	.byte	12,4,167,10,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	38047
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_DTSCON',0,4,172,10,3
	.word	54581
	.byte	12,4,175,10,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	38212
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_DTSLIM',0,4,180,10,3
	.word	54645
	.byte	12,4,183,10,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	38395
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_DTSSTAT',0,4,188,10,3
	.word	54709
	.byte	12,4,191,10,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	38549
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_EICR',0,4,196,10,3
	.word	54774
	.byte	12,4,199,10,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	38913
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_EIFR',0,4,204,10,3
	.word	54836
	.byte	12,4,207,10,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	39124
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_EMSR',0,4,212,10,3
	.word	54898
	.byte	12,4,215,10,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	39376
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_ESRCFG',0,4,220,10,3
	.word	54960
	.byte	12,4,223,10,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	39494
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_ESROCFG',0,4,228,10,3
	.word	55024
	.byte	12,4,231,10,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	39605
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_EVR13CON',0,4,236,10,3
	.word	55089
	.byte	12,4,239,10,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	39768
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_EVR33CON',0,4,244,10,3
	.word	55155
	.byte	12,4,247,10,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	39931
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_EVRADCSTAT',0,4,252,10,3
	.word	55221
	.byte	12,4,255,10,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	40089
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_EVRDVSTAT',0,4,132,11,3
	.word	55289
	.byte	12,4,135,11,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	40254
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_EVRMONCTRL',0,4,140,11,3
	.word	55356
	.byte	12,4,143,11,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	40583
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_EVROSCCTRL',0,4,148,11,3
	.word	55424
	.byte	12,4,151,11,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	40804
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_EVROVMON',0,4,156,11,3
	.word	55492
	.byte	12,4,159,11,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	40967
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_EVRRSTCON',0,4,164,11,3
	.word	55558
	.byte	12,4,167,11,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	41239
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_EVRSDCOEFF1',0,4,172,11,3
	.word	55625
	.byte	12,4,175,11,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	41392
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_EVRSDCOEFF2',0,4,180,11,3
	.word	55694
	.byte	12,4,183,11,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	41548
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_EVRSDCOEFF3',0,4,188,11,3
	.word	55763
	.byte	12,4,191,11,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	41710
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_EVRSDCOEFF4',0,4,196,11,3
	.word	55832
	.byte	12,4,199,11,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	41853
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_EVRSDCOEFF5',0,4,204,11,3
	.word	55901
	.byte	12,4,207,11,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	42018
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_EVRSDCOEFF6',0,4,212,11,3
	.word	55970
	.byte	12,4,215,11,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	42163
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_EVRSDCTRL1',0,4,220,11,3
	.word	56039
	.byte	12,4,223,11,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	42344
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_EVRSDCTRL2',0,4,228,11,3
	.word	56107
	.byte	12,4,231,11,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	42518
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_EVRSDCTRL3',0,4,236,11,3
	.word	56175
	.byte	12,4,239,11,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	42678
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_EVRSDCTRL4',0,4,244,11,3
	.word	56243
	.byte	12,4,247,11,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	42822
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_EVRSTAT',0,4,252,11,3
	.word	56311
	.byte	12,4,255,11,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	43096
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_EVRTRIM',0,4,132,12,3
	.word	56376
	.byte	12,4,135,12,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	43235
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_EVRUVMON',0,4,140,12,3
	.word	56441
	.byte	12,4,143,12,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	43398
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_EXTCON',0,4,148,12,3
	.word	56507
	.byte	12,4,151,12,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	43616
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_FDR',0,4,156,12,3
	.word	56571
	.byte	12,4,159,12,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	43779
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_FMR',0,4,164,12,3
	.word	56632
	.byte	12,4,167,12,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	44115
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_ID',0,4,172,12,3
	.word	56693
	.byte	12,4,175,12,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	44222
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_IGCR',0,4,180,12,3
	.word	56753
	.byte	12,4,183,12,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	44674
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_IN',0,4,188,12,3
	.word	56815
	.byte	12,4,191,12,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	44773
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_IOCR',0,4,196,12,3
	.word	56875
	.byte	12,4,199,12,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	44923
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_LBISTCTRL0',0,4,204,12,3
	.word	56937
	.byte	12,4,207,12,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	45072
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_LBISTCTRL1',0,4,212,12,3
	.word	57005
	.byte	12,4,215,12,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	45233
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_LBISTCTRL2',0,4,220,12,3
	.word	57073
	.byte	12,4,223,12,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	45363
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_LCLCON',0,4,228,12,3
	.word	57141
	.byte	12,4,231,12,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	45495
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_LCLTEST',0,4,236,12,3
	.word	57205
	.byte	12,4,239,12,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	45610
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_MANID',0,4,244,12,3
	.word	57270
	.byte	12,4,247,12,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	45721
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_OMR',0,4,252,12,3
	.word	57333
	.byte	12,4,255,12,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	45879
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_OSCCON',0,4,132,13,3
	.word	57394
	.byte	12,4,135,13,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	46291
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_OUT',0,4,140,13,3
	.word	57458
	.byte	12,4,143,13,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	46392
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_OVCCON',0,4,148,13,3
	.word	57519
	.byte	12,4,151,13,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	46659
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_OVCENABLE',0,4,156,13,3
	.word	57583
	.byte	12,4,159,13,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	46795
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_PDISC',0,4,164,13,3
	.word	57650
	.byte	12,4,167,13,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	46906
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_PDR',0,4,172,13,3
	.word	57713
	.byte	12,4,175,13,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	47039
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_PDRR',0,4,180,13,3
	.word	57774
	.byte	12,4,183,13,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	47242
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_PLLCON0',0,4,188,13,3
	.word	57836
	.byte	12,4,191,13,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	47598
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_PLLCON1',0,4,196,13,3
	.word	57901
	.byte	12,4,199,13,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	47776
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_PLLCON2',0,4,204,13,3
	.word	57966
	.byte	12,4,207,13,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	47876
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_PLLERAYCON0',0,4,212,13,3
	.word	58031
	.byte	12,4,215,13,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	48246
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_PLLERAYCON1',0,4,220,13,3
	.word	58100
	.byte	12,4,223,13,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	48432
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_PLLERAYSTAT',0,4,228,13,3
	.word	58169
	.byte	12,4,231,13,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	48630
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_PLLSTAT',0,4,236,13,3
	.word	58238
	.byte	12,4,239,13,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	48863
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_PMCSR',0,4,244,13,3
	.word	58303
	.byte	12,4,247,13,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	49015
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_PMSWCR0',0,4,252,13,3
	.word	58366
	.byte	12,4,255,13,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	49582
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_PMSWCR1',0,4,132,14,3
	.word	58431
	.byte	12,4,135,14,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	49876
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_PMSWCR2',0,4,140,14,3
	.word	58496
	.byte	12,4,143,14,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	50154
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_PMSWSTAT',0,4,148,14,3
	.word	58561
	.byte	12,4,151,14,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	50650
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_PMSWSTATCLR',0,4,156,14,3
	.word	58627
	.byte	12,4,159,14,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	51172
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_RSTCON',0,4,164,14,3
	.word	58696
	.byte	12,4,167,14,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	50963
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_RSTCON2',0,4,172,14,3
	.word	58760
	.byte	12,4,175,14,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	51383
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_RSTSTAT',0,4,180,14,3
	.word	58825
	.byte	12,4,183,14,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	51815
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_SAFECON',0,4,188,14,3
	.word	58890
	.byte	12,4,191,14,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	51911
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_STSTAT',0,4,196,14,3
	.word	58955
	.byte	12,4,199,14,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	52171
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_SWRSTCON',0,4,204,14,3
	.word	59019
	.byte	12,4,207,14,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	52296
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_SYSCON',0,4,212,14,3
	.word	59085
	.byte	12,4,215,14,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	52493
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_TRAPCLR',0,4,220,14,3
	.word	59149
	.byte	12,4,223,14,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	52646
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_TRAPDIS',0,4,228,14,3
	.word	59214
	.byte	12,4,231,14,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	52799
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_TRAPSET',0,4,236,14,3
	.word	59279
	.byte	12,4,239,14,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	52952
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_TRAPSTAT',0,4,244,14,3
	.word	59344
	.byte	32
	.byte	'Ifx_SCU_WDTCPU_CON0',0,4,252,14,3
	.word	611
	.byte	32
	.byte	'Ifx_SCU_WDTCPU_CON1',0,4,132,15,3
	.word	894
	.byte	32
	.byte	'Ifx_SCU_WDTCPU_SR',0,4,140,15,3
	.word	1125
	.byte	12,4,143,15,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	53207
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_WDTS_CON0',0,4,148,15,3
	.word	59495
	.byte	12,4,151,15,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	53333
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_WDTS_CON1',0,4,156,15,3
	.word	59562
	.byte	12,4,159,15,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	53585
	.byte	4,2,35,0,0,32
	.byte	'Ifx_SCU_WDTS_SR',0,4,164,15,3
	.word	59629
	.byte	14
	.word	1165
	.byte	32
	.byte	'Ifx_SCU_WDTCPU',0,4,180,15,3
	.word	59694
	.byte	10
	.byte	'_Ifx_SCU_WDTS',0,4,183,15,25,12,13
	.byte	'CON0',0
	.word	59495
	.byte	4,2,35,0,13
	.byte	'CON1',0
	.word	59562
	.byte	4,2,35,4,13
	.byte	'SR',0
	.word	59629
	.byte	4,2,35,8,0,14
	.word	59723
	.byte	32
	.byte	'Ifx_SCU_WDTS',0,4,188,15,3
	.word	59784
	.byte	15,8
	.word	54960
	.byte	16,1,0,15,20
	.word	651
	.byte	16,19,0,15,8
	.word	58303
	.byte	16,1,0,14
	.word	59723
	.byte	15,24
	.word	1165
	.byte	16,1,0,14
	.word	59843
	.byte	15,16
	.word	54774
	.byte	16,3,0,15,16
	.word	56753
	.byte	16,3,0,15,180,3
	.word	651
	.byte	16,179,3,0,10
	.byte	'_Ifx_SCU',0,4,201,15,25,128,8,13
	.byte	'reserved_0',0
	.word	4288
	.byte	8,2,35,0,13
	.byte	'ID',0
	.word	56693
	.byte	4,2,35,8,13
	.byte	'reserved_C',0
	.word	2469
	.byte	4,2,35,12,13
	.byte	'OSCCON',0
	.word	57394
	.byte	4,2,35,16,13
	.byte	'PLLSTAT',0
	.word	58238
	.byte	4,2,35,20,13
	.byte	'PLLCON0',0
	.word	57836
	.byte	4,2,35,24,13
	.byte	'PLLCON1',0
	.word	57901
	.byte	4,2,35,28,13
	.byte	'PLLCON2',0
	.word	57966
	.byte	4,2,35,32,13
	.byte	'PLLERAYSTAT',0
	.word	58169
	.byte	4,2,35,36,13
	.byte	'PLLERAYCON0',0
	.word	58031
	.byte	4,2,35,40,13
	.byte	'PLLERAYCON1',0
	.word	58100
	.byte	4,2,35,44,13
	.byte	'CCUCON0',0
	.word	53997
	.byte	4,2,35,48,13
	.byte	'CCUCON1',0
	.word	54062
	.byte	4,2,35,52,13
	.byte	'FDR',0
	.word	56571
	.byte	4,2,35,56,13
	.byte	'EXTCON',0
	.word	56507
	.byte	4,2,35,60,13
	.byte	'CCUCON2',0
	.word	54127
	.byte	4,2,35,64,13
	.byte	'CCUCON3',0
	.word	54192
	.byte	4,2,35,68,13
	.byte	'CCUCON4',0
	.word	54257
	.byte	4,2,35,72,13
	.byte	'CCUCON5',0
	.word	54322
	.byte	4,2,35,76,13
	.byte	'RSTSTAT',0
	.word	58825
	.byte	4,2,35,80,13
	.byte	'reserved_54',0
	.word	2469
	.byte	4,2,35,84,13
	.byte	'RSTCON',0
	.word	58696
	.byte	4,2,35,88,13
	.byte	'ARSTDIS',0
	.word	53932
	.byte	4,2,35,92,13
	.byte	'SWRSTCON',0
	.word	59019
	.byte	4,2,35,96,13
	.byte	'RSTCON2',0
	.word	58760
	.byte	4,2,35,100,13
	.byte	'reserved_68',0
	.word	2469
	.byte	4,2,35,104,13
	.byte	'EVRRSTCON',0
	.word	55558
	.byte	4,2,35,108,13
	.byte	'ESRCFG',0
	.word	59811
	.byte	8,2,35,112,13
	.byte	'ESROCFG',0
	.word	55024
	.byte	4,2,35,120,13
	.byte	'SYSCON',0
	.word	59085
	.byte	4,2,35,124,13
	.byte	'CCUCON6',0
	.word	54387
	.byte	4,3,35,128,1,13
	.byte	'CCUCON7',0
	.word	54452
	.byte	4,3,35,132,1,13
	.byte	'reserved_88',0
	.word	59820
	.byte	20,3,35,136,1,13
	.byte	'PDR',0
	.word	57713
	.byte	4,3,35,156,1,13
	.byte	'IOCR',0
	.word	56875
	.byte	4,3,35,160,1,13
	.byte	'OUT',0
	.word	57458
	.byte	4,3,35,164,1,13
	.byte	'OMR',0
	.word	57333
	.byte	4,3,35,168,1,13
	.byte	'IN',0
	.word	56815
	.byte	4,3,35,172,1,13
	.byte	'EVRSTAT',0
	.word	56311
	.byte	4,3,35,176,1,13
	.byte	'EVRDVSTAT',0
	.word	55289
	.byte	4,3,35,180,1,13
	.byte	'EVR13CON',0
	.word	55089
	.byte	4,3,35,184,1,13
	.byte	'EVR33CON',0
	.word	55155
	.byte	4,3,35,188,1,13
	.byte	'STSTAT',0
	.word	58955
	.byte	4,3,35,192,1,13
	.byte	'reserved_C4',0
	.word	2469
	.byte	4,3,35,196,1,13
	.byte	'PMSWCR0',0
	.word	58366
	.byte	4,3,35,200,1,13
	.byte	'PMSWSTAT',0
	.word	58561
	.byte	4,3,35,204,1,13
	.byte	'PMSWSTATCLR',0
	.word	58627
	.byte	4,3,35,208,1,13
	.byte	'PMCSR',0
	.word	59829
	.byte	8,3,35,212,1,13
	.byte	'reserved_DC',0
	.word	2469
	.byte	4,3,35,220,1,13
	.byte	'DTSSTAT',0
	.word	54709
	.byte	4,3,35,224,1,13
	.byte	'DTSCON',0
	.word	54581
	.byte	4,3,35,228,1,13
	.byte	'PMSWCR1',0
	.word	58431
	.byte	4,3,35,232,1,13
	.byte	'PMSWCR2',0
	.word	58496
	.byte	4,3,35,236,1,13
	.byte	'WDTS',0
	.word	59838
	.byte	12,3,35,240,1,13
	.byte	'EMSR',0
	.word	54898
	.byte	4,3,35,252,1,13
	.byte	'WDTCPU',0
	.word	59852
	.byte	24,3,35,128,2,13
	.byte	'reserved_118',0
	.word	4628
	.byte	12,3,35,152,2,13
	.byte	'TRAPSTAT',0
	.word	59344
	.byte	4,3,35,164,2,13
	.byte	'TRAPSET',0
	.word	59279
	.byte	4,3,35,168,2,13
	.byte	'TRAPCLR',0
	.word	59149
	.byte	4,3,35,172,2,13
	.byte	'TRAPDIS',0
	.word	59214
	.byte	4,3,35,176,2,13
	.byte	'reserved_134',0
	.word	2469
	.byte	4,3,35,180,2,13
	.byte	'LCLCON1',0
	.word	57141
	.byte	4,3,35,184,2,13
	.byte	'LCLTEST',0
	.word	57205
	.byte	4,3,35,188,2,13
	.byte	'CHIPID',0
	.word	54517
	.byte	4,3,35,192,2,13
	.byte	'MANID',0
	.word	57270
	.byte	4,3,35,196,2,13
	.byte	'reserved_148',0
	.word	4288
	.byte	8,3,35,200,2,13
	.byte	'SAFECON',0
	.word	58890
	.byte	4,3,35,208,2,13
	.byte	'reserved_154',0
	.word	27131
	.byte	16,3,35,212,2,13
	.byte	'LBISTCTRL0',0
	.word	56937
	.byte	4,3,35,228,2,13
	.byte	'LBISTCTRL1',0
	.word	57005
	.byte	4,3,35,232,2,13
	.byte	'LBISTCTRL2',0
	.word	57073
	.byte	4,3,35,236,2,13
	.byte	'reserved_170',0
	.word	27111
	.byte	28,3,35,240,2,13
	.byte	'PDISC',0
	.word	57650
	.byte	4,3,35,140,3,13
	.byte	'reserved_190',0
	.word	4288
	.byte	8,3,35,144,3,13
	.byte	'EVRTRIM',0
	.word	56376
	.byte	4,3,35,152,3,13
	.byte	'EVRADCSTAT',0
	.word	55221
	.byte	4,3,35,156,3,13
	.byte	'EVRUVMON',0
	.word	56441
	.byte	4,3,35,160,3,13
	.byte	'EVROVMON',0
	.word	55492
	.byte	4,3,35,164,3,13
	.byte	'EVRMONCTRL',0
	.word	55356
	.byte	4,3,35,168,3,13
	.byte	'reserved_1AC',0
	.word	2469
	.byte	4,3,35,172,3,13
	.byte	'EVRSDCTRL1',0
	.word	56039
	.byte	4,3,35,176,3,13
	.byte	'EVRSDCTRL2',0
	.word	56107
	.byte	4,3,35,180,3,13
	.byte	'EVRSDCTRL3',0
	.word	56175
	.byte	4,3,35,184,3,13
	.byte	'EVRSDCTRL4',0
	.word	56243
	.byte	4,3,35,188,3,13
	.byte	'EVRSDCOEFF1',0
	.word	55625
	.byte	4,3,35,192,3,13
	.byte	'EVRSDCOEFF2',0
	.word	55694
	.byte	4,3,35,196,3,13
	.byte	'EVRSDCOEFF3',0
	.word	55763
	.byte	4,3,35,200,3,13
	.byte	'EVRSDCOEFF4',0
	.word	55832
	.byte	4,3,35,204,3,13
	.byte	'EVRSDCOEFF5',0
	.word	55901
	.byte	4,3,35,208,3,13
	.byte	'EVRSDCOEFF6',0
	.word	55970
	.byte	4,3,35,212,3,13
	.byte	'EVROSCCTRL',0
	.word	55424
	.byte	4,3,35,216,3,13
	.byte	'reserved_1DC',0
	.word	2469
	.byte	4,3,35,220,3,13
	.byte	'OVCENABLE',0
	.word	57583
	.byte	4,3,35,224,3,13
	.byte	'OVCCON',0
	.word	57519
	.byte	4,3,35,228,3,13
	.byte	'reserved_1E8',0
	.word	30262
	.byte	40,3,35,232,3,13
	.byte	'EICR',0
	.word	59857
	.byte	16,3,35,144,4,13
	.byte	'EIFR',0
	.word	54836
	.byte	4,3,35,160,4,13
	.byte	'FMR',0
	.word	56632
	.byte	4,3,35,164,4,13
	.byte	'PDRR',0
	.word	57774
	.byte	4,3,35,168,4,13
	.byte	'IGCR',0
	.word	59866
	.byte	16,3,35,172,4,13
	.byte	'reserved_23C',0
	.word	2469
	.byte	4,3,35,188,4,13
	.byte	'DTSLIM',0
	.word	54645
	.byte	4,3,35,192,4,13
	.byte	'reserved_244',0
	.word	59875
	.byte	180,3,3,35,196,4,13
	.byte	'ACCEN1',0
	.word	53868
	.byte	4,3,35,248,7,13
	.byte	'ACCEN0',0
	.word	53804
	.byte	4,3,35,252,7,0,14
	.word	59886
	.byte	32
	.byte	'Ifx_SCU',0,4,181,16,3
	.word	61876
	.byte	10
	.byte	'_Ifx_STM_ACCEN0_Bits',0,15,45,16,4,11
	.byte	'EN0',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	651
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	651
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	651
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	651
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	651
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	651
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	651
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	651
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	651
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	651
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	651
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	651
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	651
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	651
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	651
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	651
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	651
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	651
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	651
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	651
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	651
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	651
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	651
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	651
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	651
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	651
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	651
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_STM_ACCEN0_Bits',0,15,79,3
	.word	61898
	.byte	10
	.byte	'_Ifx_STM_ACCEN1_Bits',0,15,82,16,4,11
	.byte	'reserved_0',0,4
	.word	476
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_STM_ACCEN1_Bits',0,15,85,3
	.word	62455
	.byte	10
	.byte	'_Ifx_STM_CAP_Bits',0,15,88,16,4,11
	.byte	'STMCAP63_32',0,4
	.word	476
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_STM_CAP_Bits',0,15,91,3
	.word	62532
	.byte	10
	.byte	'_Ifx_STM_CAPSV_Bits',0,15,94,16,4,11
	.byte	'STMCAP63_32',0,4
	.word	476
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_STM_CAPSV_Bits',0,15,97,3
	.word	62604
	.byte	10
	.byte	'_Ifx_STM_CLC_Bits',0,15,100,16,4,11
	.byte	'DISR',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'DISS',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'EDIS',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	476
	.byte	28,0,2,35,0,0,32
	.byte	'Ifx_STM_CLC_Bits',0,15,107,3
	.word	62680
	.byte	10
	.byte	'_Ifx_STM_CMCON_Bits',0,15,110,16,4,11
	.byte	'MSIZE0',0,1
	.word	651
	.byte	5,3,2,35,0,11
	.byte	'reserved_5',0,1
	.word	651
	.byte	3,0,2,35,0,11
	.byte	'MSTART0',0,1
	.word	651
	.byte	5,3,2,35,1,11
	.byte	'reserved_13',0,1
	.word	651
	.byte	3,0,2,35,1,11
	.byte	'MSIZE1',0,1
	.word	651
	.byte	5,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	651
	.byte	3,0,2,35,2,11
	.byte	'MSTART1',0,1
	.word	651
	.byte	5,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	651
	.byte	3,0,2,35,3,0,32
	.byte	'Ifx_STM_CMCON_Bits',0,15,120,3
	.word	62821
	.byte	10
	.byte	'_Ifx_STM_CMP_Bits',0,15,123,16,4,11
	.byte	'CMPVAL',0,4
	.word	476
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_STM_CMP_Bits',0,15,126,3
	.word	63039
	.byte	10
	.byte	'_Ifx_STM_ICR_Bits',0,15,129,1,16,4,11
	.byte	'CMP0EN',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'CMP0IR',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'CMP0OS',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'CMP1EN',0,1
	.word	651
	.byte	1,3,2,35,0,11
	.byte	'CMP1IR',0,1
	.word	651
	.byte	1,2,2,35,0,11
	.byte	'CMP1OS',0,1
	.word	651
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,4
	.word	476
	.byte	25,0,2,35,0,0,32
	.byte	'Ifx_STM_ICR_Bits',0,15,139,1,3
	.word	63106
	.byte	10
	.byte	'_Ifx_STM_ID_Bits',0,15,142,1,16,4,11
	.byte	'MODREV',0,1
	.word	651
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	651
	.byte	8,0,2,35,1,11
	.byte	'MODNUMBER',0,2
	.word	668
	.byte	16,0,2,35,2,0,32
	.byte	'Ifx_STM_ID_Bits',0,15,147,1,3
	.word	63309
	.byte	10
	.byte	'_Ifx_STM_ISCR_Bits',0,15,150,1,16,4,11
	.byte	'CMP0IRR',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'CMP0IRS',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'CMP1IRR',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'CMP1IRS',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	476
	.byte	28,0,2,35,0,0,32
	.byte	'Ifx_STM_ISCR_Bits',0,15,157,1,3
	.word	63416
	.byte	10
	.byte	'_Ifx_STM_KRST0_Bits',0,15,160,1,16,4,11
	.byte	'RST',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'RSTSTAT',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	476
	.byte	30,0,2,35,0,0,32
	.byte	'Ifx_STM_KRST0_Bits',0,15,165,1,3
	.word	63567
	.byte	10
	.byte	'_Ifx_STM_KRST1_Bits',0,15,168,1,16,4,11
	.byte	'RST',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	476
	.byte	31,0,2,35,0,0,32
	.byte	'Ifx_STM_KRST1_Bits',0,15,172,1,3
	.word	63678
	.byte	10
	.byte	'_Ifx_STM_KRSTCLR_Bits',0,15,175,1,16,4,11
	.byte	'CLR',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	476
	.byte	31,0,2,35,0,0,32
	.byte	'Ifx_STM_KRSTCLR_Bits',0,15,179,1,3
	.word	63770
	.byte	10
	.byte	'_Ifx_STM_OCS_Bits',0,15,182,1,16,4,11
	.byte	'reserved_0',0,4
	.word	476
	.byte	24,8,2,35,0,11
	.byte	'SUS',0,1
	.word	651
	.byte	4,4,2,35,3,11
	.byte	'SUS_P',0,1
	.word	651
	.byte	1,3,2,35,3,11
	.byte	'SUSSTA',0,1
	.word	651
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	651
	.byte	2,0,2,35,3,0,32
	.byte	'Ifx_STM_OCS_Bits',0,15,189,1,3
	.word	63866
	.byte	10
	.byte	'_Ifx_STM_TIM0_Bits',0,15,192,1,16,4,11
	.byte	'STM31_0',0,4
	.word	476
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_STM_TIM0_Bits',0,15,195,1,3
	.word	64012
	.byte	10
	.byte	'_Ifx_STM_TIM0SV_Bits',0,15,198,1,16,4,11
	.byte	'STM31_0',0,4
	.word	476
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_STM_TIM0SV_Bits',0,15,201,1,3
	.word	64084
	.byte	10
	.byte	'_Ifx_STM_TIM1_Bits',0,15,204,1,16,4,11
	.byte	'STM35_4',0,4
	.word	476
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_STM_TIM1_Bits',0,15,207,1,3
	.word	64160
	.byte	10
	.byte	'_Ifx_STM_TIM2_Bits',0,15,210,1,16,4,11
	.byte	'STM39_8',0,4
	.word	476
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_STM_TIM2_Bits',0,15,213,1,3
	.word	64232
	.byte	10
	.byte	'_Ifx_STM_TIM3_Bits',0,15,216,1,16,4,11
	.byte	'STM43_12',0,4
	.word	476
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_STM_TIM3_Bits',0,15,219,1,3
	.word	64304
	.byte	10
	.byte	'_Ifx_STM_TIM4_Bits',0,15,222,1,16,4,11
	.byte	'STM47_16',0,4
	.word	476
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_STM_TIM4_Bits',0,15,225,1,3
	.word	64377
	.byte	10
	.byte	'_Ifx_STM_TIM5_Bits',0,15,228,1,16,4,11
	.byte	'STM51_20',0,4
	.word	476
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_STM_TIM5_Bits',0,15,231,1,3
	.word	64450
	.byte	10
	.byte	'_Ifx_STM_TIM6_Bits',0,15,234,1,16,4,11
	.byte	'STM63_32',0,4
	.word	476
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_STM_TIM6_Bits',0,15,237,1,3
	.word	64523
	.byte	12,15,245,1,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	61898
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_ACCEN0',0,15,250,1,3
	.word	64596
	.byte	12,15,253,1,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	62455
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_ACCEN1',0,15,130,2,3
	.word	64660
	.byte	12,15,133,2,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	62532
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_CAP',0,15,138,2,3
	.word	64724
	.byte	12,15,141,2,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	62604
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_CAPSV',0,15,146,2,3
	.word	64785
	.byte	12,15,149,2,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	62680
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_CLC',0,15,154,2,3
	.word	64848
	.byte	12,15,157,2,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	62821
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_CMCON',0,15,162,2,3
	.word	64909
	.byte	12,15,165,2,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	63039
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_CMP',0,15,170,2,3
	.word	64972
	.byte	12,15,173,2,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	63106
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_ICR',0,15,178,2,3
	.word	65033
	.byte	12,15,181,2,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	63309
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_ID',0,15,186,2,3
	.word	65094
	.byte	12,15,189,2,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	63416
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_ISCR',0,15,194,2,3
	.word	65154
	.byte	12,15,197,2,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	63567
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_KRST0',0,15,202,2,3
	.word	65216
	.byte	12,15,205,2,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	63678
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_KRST1',0,15,210,2,3
	.word	65279
	.byte	12,15,213,2,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	63770
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_KRSTCLR',0,15,218,2,3
	.word	65342
	.byte	12,15,221,2,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	63866
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_OCS',0,15,226,2,3
	.word	65407
	.byte	12,15,229,2,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	64012
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_TIM0',0,15,234,2,3
	.word	65468
	.byte	12,15,237,2,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	64084
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_TIM0SV',0,15,242,2,3
	.word	65530
	.byte	12,15,245,2,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	64160
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_TIM1',0,15,250,2,3
	.word	65594
	.byte	12,15,253,2,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	64232
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_TIM2',0,15,130,3,3
	.word	65656
	.byte	12,15,133,3,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	64304
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_TIM3',0,15,138,3,3
	.word	65718
	.byte	12,15,141,3,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	64377
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_TIM4',0,15,146,3,3
	.word	65780
	.byte	12,15,149,3,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	64450
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_TIM5',0,15,154,3,3
	.word	65842
	.byte	12,15,157,3,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	64523
	.byte	4,2,35,0,0,32
	.byte	'Ifx_STM_TIM6',0,15,162,3,3
	.word	65904
	.byte	17,16,240,10,9,1,18
	.byte	'IfxScu_CCUCON0_CLKSEL_fBack',0,0,18
	.byte	'IfxScu_CCUCON0_CLKSEL_fPll',0,1,0,32
	.byte	'IfxScu_CCUCON0_CLKSEL',0,16,244,10,3
	.word	65966
	.byte	17,16,254,10,9,1,18
	.byte	'IfxScu_WDTCON1_IR_divBy16384',0,0,18
	.byte	'IfxScu_WDTCON1_IR_divBy256',0,1,18
	.byte	'IfxScu_WDTCON1_IR_divBy64',0,2,0,32
	.byte	'IfxScu_WDTCON1_IR',0,16,131,11,3
	.word	66063
	.byte	10
	.byte	'_Ifx_FLASH_ACCEN0_Bits',0,17,45,16,4,11
	.byte	'EN0',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	651
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	651
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	651
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	651
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	651
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	651
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	651
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	651
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	651
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	651
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	651
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	651
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	651
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	651
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	651
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	651
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	651
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	651
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	651
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	651
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	651
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	651
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	651
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	651
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	651
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	651
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	651
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_FLASH_ACCEN0_Bits',0,17,79,3
	.word	66185
	.byte	10
	.byte	'_Ifx_FLASH_ACCEN1_Bits',0,17,82,16,4,11
	.byte	'reserved_0',0,4
	.word	476
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_FLASH_ACCEN1_Bits',0,17,85,3
	.word	66746
	.byte	10
	.byte	'_Ifx_FLASH_CBAB_CFG_Bits',0,17,88,16,4,11
	.byte	'SEL',0,1
	.word	651
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	651
	.byte	2,0,2,35,0,11
	.byte	'CLR',0,1
	.word	651
	.byte	1,7,2,35,1,11
	.byte	'DIS',0,1
	.word	651
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,4
	.word	476
	.byte	22,0,2,35,0,0,32
	.byte	'Ifx_FLASH_CBAB_CFG_Bits',0,17,95,3
	.word	66827
	.byte	10
	.byte	'_Ifx_FLASH_CBAB_STAT_Bits',0,17,98,16,4,11
	.byte	'VLD0',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'VLD1',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'VLD2',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'VLD3',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'VLD4',0,1
	.word	651
	.byte	1,3,2,35,0,11
	.byte	'VLD5',0,1
	.word	651
	.byte	1,2,2,35,0,11
	.byte	'VLD6',0,1
	.word	651
	.byte	1,1,2,35,0,11
	.byte	'VLD7',0,1
	.word	651
	.byte	1,0,2,35,0,11
	.byte	'VLD8',0,1
	.word	651
	.byte	1,7,2,35,1,11
	.byte	'VLD9',0,1
	.word	651
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,4
	.word	476
	.byte	22,0,2,35,0,0,32
	.byte	'Ifx_FLASH_CBAB_STAT_Bits',0,17,111,3
	.word	66980
	.byte	10
	.byte	'_Ifx_FLASH_CBAB_TOP_Bits',0,17,114,16,4,11
	.byte	'reserved_0',0,1
	.word	651
	.byte	5,3,2,35,0,11
	.byte	'ADDR',0,4
	.word	476
	.byte	19,8,2,35,0,11
	.byte	'ERR',0,1
	.word	651
	.byte	6,2,2,35,3,11
	.byte	'VLD',0,1
	.word	651
	.byte	1,1,2,35,3,11
	.byte	'CLR',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_FLASH_CBAB_TOP_Bits',0,17,121,3
	.word	67228
	.byte	10
	.byte	'_Ifx_FLASH_COMM0_Bits',0,17,124,16,4,11
	.byte	'STATUS',0,1
	.word	651
	.byte	8,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	476
	.byte	24,0,2,35,0,0,32
	.byte	'Ifx_FLASH_COMM0_Bits',0,17,128,1,3
	.word	67374
	.byte	10
	.byte	'_Ifx_FLASH_COMM1_Bits',0,17,131,1,16,4,11
	.byte	'STATUS',0,1
	.word	651
	.byte	8,0,2,35,0,11
	.byte	'DATA',0,1
	.word	651
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	668
	.byte	16,0,2,35,2,0,32
	.byte	'Ifx_FLASH_COMM1_Bits',0,17,136,1,3
	.word	67472
	.byte	10
	.byte	'_Ifx_FLASH_COMM2_Bits',0,17,139,1,16,4,11
	.byte	'STATUS',0,1
	.word	651
	.byte	8,0,2,35,0,11
	.byte	'DATA',0,1
	.word	651
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	668
	.byte	16,0,2,35,2,0,32
	.byte	'Ifx_FLASH_COMM2_Bits',0,17,144,1,3
	.word	67588
	.byte	10
	.byte	'_Ifx_FLASH_ECCRD_Bits',0,17,147,1,16,4,11
	.byte	'RCODE',0,4
	.word	476
	.byte	22,10,2,35,0,11
	.byte	'reserved_22',0,2
	.word	668
	.byte	8,2,2,35,2,11
	.byte	'EDCERRINJ',0,1
	.word	651
	.byte	1,1,2,35,3,11
	.byte	'ECCORDIS',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_FLASH_ECCRD_Bits',0,17,153,1,3
	.word	67704
	.byte	10
	.byte	'_Ifx_FLASH_ECCRP_Bits',0,17,156,1,16,4,11
	.byte	'RCODE',0,4
	.word	476
	.byte	22,10,2,35,0,11
	.byte	'reserved_22',0,2
	.word	668
	.byte	8,2,2,35,2,11
	.byte	'EDCERRINJ',0,1
	.word	651
	.byte	1,1,2,35,3,11
	.byte	'ECCORDIS',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_FLASH_ECCRP_Bits',0,17,162,1,3
	.word	67844
	.byte	10
	.byte	'_Ifx_FLASH_ECCW_Bits',0,17,165,1,16,4,11
	.byte	'WCODE',0,4
	.word	476
	.byte	22,10,2,35,0,11
	.byte	'reserved_22',0,2
	.word	668
	.byte	8,2,2,35,2,11
	.byte	'DECENCDIS',0,1
	.word	651
	.byte	1,1,2,35,3,11
	.byte	'PECENCDIS',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_FLASH_ECCW_Bits',0,17,171,1,3
	.word	67984
	.byte	10
	.byte	'_Ifx_FLASH_FCON_Bits',0,17,174,1,16,4,11
	.byte	'WSPFLASH',0,1
	.word	651
	.byte	4,4,2,35,0,11
	.byte	'WSECPF',0,1
	.word	651
	.byte	2,2,2,35,0,11
	.byte	'WSDFLASH',0,2
	.word	668
	.byte	6,4,2,35,0,11
	.byte	'WSECDF',0,1
	.word	651
	.byte	3,1,2,35,1,11
	.byte	'IDLE',0,1
	.word	651
	.byte	1,0,2,35,1,11
	.byte	'ESLDIS',0,1
	.word	651
	.byte	1,7,2,35,2,11
	.byte	'SLEEP',0,1
	.word	651
	.byte	1,6,2,35,2,11
	.byte	'NSAFECC',0,1
	.word	651
	.byte	1,5,2,35,2,11
	.byte	'STALL',0,1
	.word	651
	.byte	1,4,2,35,2,11
	.byte	'RES21',0,1
	.word	651
	.byte	2,2,2,35,2,11
	.byte	'RES23',0,1
	.word	651
	.byte	2,0,2,35,2,11
	.byte	'VOPERM',0,1
	.word	651
	.byte	1,7,2,35,3,11
	.byte	'SQERM',0,1
	.word	651
	.byte	1,6,2,35,3,11
	.byte	'PROERM',0,1
	.word	651
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	651
	.byte	3,2,2,35,3,11
	.byte	'PR5V',0,1
	.word	651
	.byte	1,1,2,35,3,11
	.byte	'EOBM',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_FLASH_FCON_Bits',0,17,193,1,3
	.word	68123
	.byte	10
	.byte	'_Ifx_FLASH_FPRO_Bits',0,17,196,1,16,4,11
	.byte	'PROINP',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'PRODISP',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'PROIND',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'PRODISD',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'PROINHSMCOTP',0,1
	.word	651
	.byte	1,3,2,35,0,11
	.byte	'RES5',0,1
	.word	651
	.byte	1,2,2,35,0,11
	.byte	'PROINOTP',0,1
	.word	651
	.byte	1,1,2,35,0,11
	.byte	'RES7',0,1
	.word	651
	.byte	1,0,2,35,0,11
	.byte	'PROINDBG',0,1
	.word	651
	.byte	1,7,2,35,1,11
	.byte	'PRODISDBG',0,1
	.word	651
	.byte	1,6,2,35,1,11
	.byte	'PROINHSM',0,1
	.word	651
	.byte	1,5,2,35,1,11
	.byte	'reserved_11',0,1
	.word	651
	.byte	5,0,2,35,1,11
	.byte	'DCFP',0,1
	.word	651
	.byte	1,7,2,35,2,11
	.byte	'DDFP',0,1
	.word	651
	.byte	1,6,2,35,2,11
	.byte	'DDFPX',0,1
	.word	651
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	651
	.byte	1,4,2,35,2,11
	.byte	'DDFD',0,1
	.word	651
	.byte	1,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	651
	.byte	1,2,2,35,2,11
	.byte	'ENPE',0,1
	.word	651
	.byte	2,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	651
	.byte	8,0,2,35,3,0,32
	.byte	'Ifx_FLASH_FPRO_Bits',0,17,218,1,3
	.word	68485
	.byte	10
	.byte	'_Ifx_FLASH_FSR_Bits',0,17,221,1,16,4,11
	.byte	'FABUSY',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'D0BUSY',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'RES1',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'P0BUSY',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'P1BUSY',0,1
	.word	651
	.byte	1,3,2,35,0,11
	.byte	'RES5',0,1
	.word	651
	.byte	1,2,2,35,0,11
	.byte	'RES6',0,1
	.word	651
	.byte	1,1,2,35,0,11
	.byte	'PROG',0,1
	.word	651
	.byte	1,0,2,35,0,11
	.byte	'ERASE',0,1
	.word	651
	.byte	1,7,2,35,1,11
	.byte	'PFPAGE',0,1
	.word	651
	.byte	1,6,2,35,1,11
	.byte	'DFPAGE',0,1
	.word	651
	.byte	1,5,2,35,1,11
	.byte	'OPER',0,1
	.word	651
	.byte	1,4,2,35,1,11
	.byte	'SQER',0,1
	.word	651
	.byte	1,3,2,35,1,11
	.byte	'PROER',0,1
	.word	651
	.byte	1,2,2,35,1,11
	.byte	'PFSBER',0,1
	.word	651
	.byte	1,1,2,35,1,11
	.byte	'PFDBER',0,1
	.word	651
	.byte	1,0,2,35,1,11
	.byte	'PFMBER',0,1
	.word	651
	.byte	1,7,2,35,2,11
	.byte	'RES17',0,1
	.word	651
	.byte	1,6,2,35,2,11
	.byte	'DFSBER',0,1
	.word	651
	.byte	1,5,2,35,2,11
	.byte	'DFDBER',0,1
	.word	651
	.byte	1,4,2,35,2,11
	.byte	'DFTBER',0,1
	.word	651
	.byte	1,3,2,35,2,11
	.byte	'DFMBER',0,1
	.word	651
	.byte	1,2,2,35,2,11
	.byte	'SRIADDERR',0,1
	.word	651
	.byte	1,1,2,35,2,11
	.byte	'reserved_23',0,2
	.word	668
	.byte	2,7,2,35,2,11
	.byte	'PVER',0,1
	.word	651
	.byte	1,6,2,35,3,11
	.byte	'EVER',0,1
	.word	651
	.byte	1,5,2,35,3,11
	.byte	'SPND',0,1
	.word	651
	.byte	1,4,2,35,3,11
	.byte	'SLM',0,1
	.word	651
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	651
	.byte	1,2,2,35,3,11
	.byte	'ORIER',0,1
	.word	651
	.byte	1,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_FLASH_FSR_Bits',0,17,254,1,3
	.word	68926
	.byte	10
	.byte	'_Ifx_FLASH_ID_Bits',0,17,129,2,16,4,11
	.byte	'MODREV',0,1
	.word	651
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	651
	.byte	8,0,2,35,1,11
	.byte	'MODNUMBER',0,2
	.word	668
	.byte	16,0,2,35,2,0,32
	.byte	'Ifx_FLASH_ID_Bits',0,17,134,2,3
	.word	69532
	.byte	10
	.byte	'_Ifx_FLASH_MARD_Bits',0,17,137,2,16,4,11
	.byte	'HMARGIN',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'SELD0',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'SPND',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'SPNDERR',0,1
	.word	651
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,2
	.word	668
	.byte	10,1,2,35,0,11
	.byte	'TRAPDIS',0,1
	.word	651
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	668
	.byte	16,0,2,35,2,0,32
	.byte	'Ifx_FLASH_MARD_Bits',0,17,147,2,3
	.word	69643
	.byte	10
	.byte	'_Ifx_FLASH_MARP_Bits',0,17,150,2,16,4,11
	.byte	'SELP0',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'SELP1',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'RES2',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'RES3',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,2
	.word	668
	.byte	11,1,2,35,0,11
	.byte	'TRAPDIS',0,1
	.word	651
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	668
	.byte	16,0,2,35,2,0,32
	.byte	'Ifx_FLASH_MARP_Bits',0,17,159,2,3
	.word	69857
	.byte	10
	.byte	'_Ifx_FLASH_PROCOND_Bits',0,17,162,2,16,4,11
	.byte	'L',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'NSAFECC',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'RAMIN',0,1
	.word	651
	.byte	2,4,2,35,0,11
	.byte	'RAMINSEL',0,1
	.word	651
	.byte	4,0,2,35,0,11
	.byte	'OSCCFG',0,1
	.word	651
	.byte	1,7,2,35,1,11
	.byte	'MODE',0,1
	.word	651
	.byte	2,5,2,35,1,11
	.byte	'APREN',0,1
	.word	651
	.byte	1,4,2,35,1,11
	.byte	'CAP0EN',0,1
	.word	651
	.byte	1,3,2,35,1,11
	.byte	'CAP1EN',0,1
	.word	651
	.byte	1,2,2,35,1,11
	.byte	'CAP2EN',0,1
	.word	651
	.byte	1,1,2,35,1,11
	.byte	'CAP3EN',0,1
	.word	651
	.byte	1,0,2,35,1,11
	.byte	'ESR0CNT',0,2
	.word	668
	.byte	12,4,2,35,2,11
	.byte	'RES29',0,1
	.word	651
	.byte	2,2,2,35,3,11
	.byte	'RES30',0,1
	.word	651
	.byte	1,1,2,35,3,11
	.byte	'RPRO',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_FLASH_PROCOND_Bits',0,17,179,2,3
	.word	70044
	.byte	10
	.byte	'_Ifx_FLASH_PROCONDBG_Bits',0,17,182,2,16,4,11
	.byte	'OCDSDIS',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'DBGIFLCK',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'EDM',0,1
	.word	651
	.byte	2,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	476
	.byte	28,0,2,35,0,0,32
	.byte	'Ifx_FLASH_PROCONDBG_Bits',0,17,188,2,3
	.word	70368
	.byte	10
	.byte	'_Ifx_FLASH_PROCONHSM_Bits',0,17,191,2,16,4,11
	.byte	'HSMDBGDIS',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'DBGIFLCK',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'TSTIFLCK',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'HSMTSTDIS',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'RES15',0,2
	.word	668
	.byte	12,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	668
	.byte	16,0,2,35,2,0,32
	.byte	'Ifx_FLASH_PROCONHSM_Bits',0,17,199,2,3
	.word	70511
	.byte	10
	.byte	'_Ifx_FLASH_PROCONHSMCOTP_Bits',0,17,202,2,16,4,11
	.byte	'HSMBOOTEN',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'SSWWAIT',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'HSMDX',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'HSM6X',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'HSM16X',0,1
	.word	651
	.byte	1,3,2,35,0,11
	.byte	'HSM17X',0,1
	.word	651
	.byte	1,2,2,35,0,11
	.byte	'S6ROM',0,1
	.word	651
	.byte	1,1,2,35,0,11
	.byte	'HSMENPINS',0,2
	.word	668
	.byte	2,7,2,35,0,11
	.byte	'HSMENRES',0,1
	.word	651
	.byte	2,5,2,35,1,11
	.byte	'DESTDBG',0,1
	.word	651
	.byte	2,3,2,35,1,11
	.byte	'BLKFLAN',0,1
	.word	651
	.byte	1,2,2,35,1,11
	.byte	'reserved_14',0,1
	.word	651
	.byte	2,0,2,35,1,11
	.byte	'S16ROM',0,1
	.word	651
	.byte	1,7,2,35,2,11
	.byte	'S17ROM',0,1
	.word	651
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	668
	.byte	14,0,2,35,2,0,32
	.byte	'Ifx_FLASH_PROCONHSMCOTP_Bits',0,17,219,2,3
	.word	70700
	.byte	10
	.byte	'_Ifx_FLASH_PROCONOTP_Bits',0,17,222,2,16,4,11
	.byte	'S0ROM',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'S1ROM',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'S2ROM',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'S3ROM',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'S4ROM',0,1
	.word	651
	.byte	1,3,2,35,0,11
	.byte	'S5ROM',0,1
	.word	651
	.byte	1,2,2,35,0,11
	.byte	'S6ROM',0,1
	.word	651
	.byte	1,1,2,35,0,11
	.byte	'S7ROM',0,1
	.word	651
	.byte	1,0,2,35,0,11
	.byte	'S8ROM',0,1
	.word	651
	.byte	1,7,2,35,1,11
	.byte	'S9ROM',0,1
	.word	651
	.byte	1,6,2,35,1,11
	.byte	'S10ROM',0,1
	.word	651
	.byte	1,5,2,35,1,11
	.byte	'S11ROM',0,1
	.word	651
	.byte	1,4,2,35,1,11
	.byte	'S12ROM',0,1
	.word	651
	.byte	1,3,2,35,1,11
	.byte	'S13ROM',0,1
	.word	651
	.byte	1,2,2,35,1,11
	.byte	'S14ROM',0,1
	.word	651
	.byte	1,1,2,35,1,11
	.byte	'S15ROM',0,1
	.word	651
	.byte	1,0,2,35,1,11
	.byte	'S16ROM',0,1
	.word	651
	.byte	1,7,2,35,2,11
	.byte	'S17ROM',0,1
	.word	651
	.byte	1,6,2,35,2,11
	.byte	'S18ROM',0,1
	.word	651
	.byte	1,5,2,35,2,11
	.byte	'S19ROM',0,1
	.word	651
	.byte	1,4,2,35,2,11
	.byte	'S20ROM',0,1
	.word	651
	.byte	1,3,2,35,2,11
	.byte	'S21ROM',0,1
	.word	651
	.byte	1,2,2,35,2,11
	.byte	'S22ROM',0,1
	.word	651
	.byte	1,1,2,35,2,11
	.byte	'S23ROM',0,1
	.word	651
	.byte	1,0,2,35,2,11
	.byte	'S24ROM',0,1
	.word	651
	.byte	1,7,2,35,3,11
	.byte	'S25ROM',0,1
	.word	651
	.byte	1,6,2,35,3,11
	.byte	'S26ROM',0,1
	.word	651
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	651
	.byte	2,3,2,35,3,11
	.byte	'BML',0,1
	.word	651
	.byte	2,1,2,35,3,11
	.byte	'TP',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_FLASH_PROCONOTP_Bits',0,17,254,2,3
	.word	71063
	.byte	10
	.byte	'_Ifx_FLASH_PROCONP_Bits',0,17,129,3,16,4,11
	.byte	'S0L',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'S1L',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'S2L',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'S3L',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'S4L',0,1
	.word	651
	.byte	1,3,2,35,0,11
	.byte	'S5L',0,1
	.word	651
	.byte	1,2,2,35,0,11
	.byte	'S6L',0,1
	.word	651
	.byte	1,1,2,35,0,11
	.byte	'S7L',0,1
	.word	651
	.byte	1,0,2,35,0,11
	.byte	'S8L',0,1
	.word	651
	.byte	1,7,2,35,1,11
	.byte	'S9L',0,1
	.word	651
	.byte	1,6,2,35,1,11
	.byte	'S10L',0,1
	.word	651
	.byte	1,5,2,35,1,11
	.byte	'S11L',0,1
	.word	651
	.byte	1,4,2,35,1,11
	.byte	'S12L',0,1
	.word	651
	.byte	1,3,2,35,1,11
	.byte	'S13L',0,1
	.word	651
	.byte	1,2,2,35,1,11
	.byte	'S14L',0,1
	.word	651
	.byte	1,1,2,35,1,11
	.byte	'S15L',0,1
	.word	651
	.byte	1,0,2,35,1,11
	.byte	'S16L',0,1
	.word	651
	.byte	1,7,2,35,2,11
	.byte	'S17L',0,1
	.word	651
	.byte	1,6,2,35,2,11
	.byte	'S18L',0,1
	.word	651
	.byte	1,5,2,35,2,11
	.byte	'S19L',0,1
	.word	651
	.byte	1,4,2,35,2,11
	.byte	'S20L',0,1
	.word	651
	.byte	1,3,2,35,2,11
	.byte	'S21L',0,1
	.word	651
	.byte	1,2,2,35,2,11
	.byte	'S22L',0,1
	.word	651
	.byte	1,1,2,35,2,11
	.byte	'S23L',0,1
	.word	651
	.byte	1,0,2,35,2,11
	.byte	'S24L',0,1
	.word	651
	.byte	1,7,2,35,3,11
	.byte	'S25L',0,1
	.word	651
	.byte	1,6,2,35,3,11
	.byte	'S26L',0,1
	.word	651
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	651
	.byte	4,1,2,35,3,11
	.byte	'RPRO',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_FLASH_PROCONP_Bits',0,17,160,3,3
	.word	71658
	.byte	10
	.byte	'_Ifx_FLASH_PROCONWOP_Bits',0,17,163,3,16,4,11
	.byte	'S0WOP',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'S1WOP',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'S2WOP',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'S3WOP',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'S4WOP',0,1
	.word	651
	.byte	1,3,2,35,0,11
	.byte	'S5WOP',0,1
	.word	651
	.byte	1,2,2,35,0,11
	.byte	'S6WOP',0,1
	.word	651
	.byte	1,1,2,35,0,11
	.byte	'S7WOP',0,1
	.word	651
	.byte	1,0,2,35,0,11
	.byte	'S8WOP',0,1
	.word	651
	.byte	1,7,2,35,1,11
	.byte	'S9WOP',0,1
	.word	651
	.byte	1,6,2,35,1,11
	.byte	'S10WOP',0,1
	.word	651
	.byte	1,5,2,35,1,11
	.byte	'S11WOP',0,1
	.word	651
	.byte	1,4,2,35,1,11
	.byte	'S12WOP',0,1
	.word	651
	.byte	1,3,2,35,1,11
	.byte	'S13WOP',0,1
	.word	651
	.byte	1,2,2,35,1,11
	.byte	'S14WOP',0,1
	.word	651
	.byte	1,1,2,35,1,11
	.byte	'S15WOP',0,1
	.word	651
	.byte	1,0,2,35,1,11
	.byte	'S16WOP',0,1
	.word	651
	.byte	1,7,2,35,2,11
	.byte	'S17WOP',0,1
	.word	651
	.byte	1,6,2,35,2,11
	.byte	'S18WOP',0,1
	.word	651
	.byte	1,5,2,35,2,11
	.byte	'S19WOP',0,1
	.word	651
	.byte	1,4,2,35,2,11
	.byte	'S20WOP',0,1
	.word	651
	.byte	1,3,2,35,2,11
	.byte	'S21WOP',0,1
	.word	651
	.byte	1,2,2,35,2,11
	.byte	'S22WOP',0,1
	.word	651
	.byte	1,1,2,35,2,11
	.byte	'S23WOP',0,1
	.word	651
	.byte	1,0,2,35,2,11
	.byte	'S24WOP',0,1
	.word	651
	.byte	1,7,2,35,3,11
	.byte	'S25WOP',0,1
	.word	651
	.byte	1,6,2,35,3,11
	.byte	'S26WOP',0,1
	.word	651
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	651
	.byte	4,1,2,35,3,11
	.byte	'DATM',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_FLASH_PROCONWOP_Bits',0,17,194,3,3
	.word	72182
	.byte	10
	.byte	'_Ifx_FLASH_RDB_CFG0_Bits',0,17,197,3,16,4,11
	.byte	'TAG',0,1
	.word	651
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	476
	.byte	26,0,2,35,0,0,32
	.byte	'Ifx_FLASH_RDB_CFG0_Bits',0,17,201,3,3
	.word	72764
	.byte	10
	.byte	'_Ifx_FLASH_RDB_CFG1_Bits',0,17,204,3,16,4,11
	.byte	'TAG',0,1
	.word	651
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	476
	.byte	26,0,2,35,0,0,32
	.byte	'Ifx_FLASH_RDB_CFG1_Bits',0,17,208,3,3
	.word	72866
	.byte	10
	.byte	'_Ifx_FLASH_RDB_CFG2_Bits',0,17,211,3,16,4,11
	.byte	'TAG',0,1
	.word	651
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	476
	.byte	26,0,2,35,0,0,32
	.byte	'Ifx_FLASH_RDB_CFG2_Bits',0,17,215,3,3
	.word	72968
	.byte	10
	.byte	'_Ifx_FLASH_RRAD_Bits',0,17,218,3,16,4,11
	.byte	'reserved_0',0,1
	.word	651
	.byte	3,5,2,35,0,11
	.byte	'ADD',0,4
	.word	476
	.byte	29,0,2,35,0,0,32
	.byte	'Ifx_FLASH_RRAD_Bits',0,17,222,3,3
	.word	73070
	.byte	10
	.byte	'_Ifx_FLASH_RRCT_Bits',0,17,225,3,16,4,11
	.byte	'STRT',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'STP',0,1
	.word	651
	.byte	1,6,2,35,0,11
	.byte	'BUSY',0,1
	.word	651
	.byte	1,5,2,35,0,11
	.byte	'DONE',0,1
	.word	651
	.byte	1,4,2,35,0,11
	.byte	'ERR',0,1
	.word	651
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,1
	.word	651
	.byte	3,0,2,35,0,11
	.byte	'EOBM',0,1
	.word	651
	.byte	1,7,2,35,1,11
	.byte	'reserved_9',0,1
	.word	651
	.byte	7,0,2,35,1,11
	.byte	'CNT',0,2
	.word	668
	.byte	16,0,2,35,2,0,32
	.byte	'Ifx_FLASH_RRCT_Bits',0,17,236,3,3
	.word	73164
	.byte	10
	.byte	'_Ifx_FLASH_RRD0_Bits',0,17,239,3,16,4,11
	.byte	'DATA',0,4
	.word	476
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_FLASH_RRD0_Bits',0,17,242,3,3
	.word	73374
	.byte	10
	.byte	'_Ifx_FLASH_RRD1_Bits',0,17,245,3,16,4,11
	.byte	'DATA',0,4
	.word	476
	.byte	32,0,2,35,0,0,32
	.byte	'Ifx_FLASH_RRD1_Bits',0,17,248,3,3
	.word	73447
	.byte	10
	.byte	'_Ifx_FLASH_UBAB_CFG_Bits',0,17,251,3,16,4,11
	.byte	'SEL',0,1
	.word	651
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	651
	.byte	2,0,2,35,0,11
	.byte	'CLR',0,1
	.word	651
	.byte	1,7,2,35,1,11
	.byte	'DIS',0,1
	.word	651
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,4
	.word	476
	.byte	22,0,2,35,0,0,32
	.byte	'Ifx_FLASH_UBAB_CFG_Bits',0,17,130,4,3
	.word	73520
	.byte	10
	.byte	'_Ifx_FLASH_UBAB_STAT_Bits',0,17,133,4,16,4,11
	.byte	'VLD0',0,1
	.word	651
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	476
	.byte	31,0,2,35,0,0,32
	.byte	'Ifx_FLASH_UBAB_STAT_Bits',0,17,137,4,3
	.word	73675
	.byte	10
	.byte	'_Ifx_FLASH_UBAB_TOP_Bits',0,17,140,4,16,4,11
	.byte	'reserved_0',0,1
	.word	651
	.byte	5,3,2,35,0,11
	.byte	'ADDR',0,4
	.word	476
	.byte	19,8,2,35,0,11
	.byte	'ERR',0,1
	.word	651
	.byte	6,2,2,35,3,11
	.byte	'VLD',0,1
	.word	651
	.byte	1,1,2,35,3,11
	.byte	'CLR',0,1
	.word	651
	.byte	1,0,2,35,3,0,32
	.byte	'Ifx_FLASH_UBAB_TOP_Bits',0,17,147,4,3
	.word	73780
	.byte	12,17,155,4,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	66185
	.byte	4,2,35,0,0,32
	.byte	'Ifx_FLASH_ACCEN0',0,17,160,4,3
	.word	73928
	.byte	12,17,163,4,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	66746
	.byte	4,2,35,0,0,32
	.byte	'Ifx_FLASH_ACCEN1',0,17,168,4,3
	.word	73994
	.byte	12,17,171,4,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	66827
	.byte	4,2,35,0,0,32
	.byte	'Ifx_FLASH_CBAB_CFG',0,17,176,4,3
	.word	74060
	.byte	12,17,179,4,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	66980
	.byte	4,2,35,0,0,32
	.byte	'Ifx_FLASH_CBAB_STAT',0,17,184,4,3
	.word	74128
	.byte	12,17,187,4,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	67228
	.byte	4,2,35,0,0,32
	.byte	'Ifx_FLASH_CBAB_TOP',0,17,192,4,3
	.word	74197
	.byte	12,17,195,4,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	67374
	.byte	4,2,35,0,0,32
	.byte	'Ifx_FLASH_COMM0',0,17,200,4,3
	.word	74265
	.byte	12,17,203,4,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	67472
	.byte	4,2,35,0,0,32
	.byte	'Ifx_FLASH_COMM1',0,17,208,4,3
	.word	74330
	.byte	12,17,211,4,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	67588
	.byte	4,2,35,0,0,32
	.byte	'Ifx_FLASH_COMM2',0,17,216,4,3
	.word	74395
	.byte	12,17,219,4,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	67704
	.byte	4,2,35,0,0,32
	.byte	'Ifx_FLASH_ECCRD',0,17,224,4,3
	.word	74460
	.byte	12,17,227,4,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	67844
	.byte	4,2,35,0,0,32
	.byte	'Ifx_FLASH_ECCRP',0,17,232,4,3
	.word	74525
	.byte	12,17,235,4,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	67984
	.byte	4,2,35,0,0,32
	.byte	'Ifx_FLASH_ECCW',0,17,240,4,3
	.word	74590
	.byte	12,17,243,4,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	68123
	.byte	4,2,35,0,0,32
	.byte	'Ifx_FLASH_FCON',0,17,248,4,3
	.word	74654
	.byte	12,17,251,4,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	68485
	.byte	4,2,35,0,0,32
	.byte	'Ifx_FLASH_FPRO',0,17,128,5,3
	.word	74718
	.byte	12,17,131,5,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	68926
	.byte	4,2,35,0,0,32
	.byte	'Ifx_FLASH_FSR',0,17,136,5,3
	.word	74782
	.byte	12,17,139,5,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	69532
	.byte	4,2,35,0,0,32
	.byte	'Ifx_FLASH_ID',0,17,144,5,3
	.word	74845
	.byte	12,17,147,5,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	69643
	.byte	4,2,35,0,0,32
	.byte	'Ifx_FLASH_MARD',0,17,152,5,3
	.word	74907
	.byte	12,17,155,5,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	69857
	.byte	4,2,35,0,0,32
	.byte	'Ifx_FLASH_MARP',0,17,160,5,3
	.word	74971
	.byte	12,17,163,5,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	70044
	.byte	4,2,35,0,0,32
	.byte	'Ifx_FLASH_PROCOND',0,17,168,5,3
	.word	75035
	.byte	12,17,171,5,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	70368
	.byte	4,2,35,0,0,32
	.byte	'Ifx_FLASH_PROCONDBG',0,17,176,5,3
	.word	75102
	.byte	12,17,179,5,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	70511
	.byte	4,2,35,0,0,32
	.byte	'Ifx_FLASH_PROCONHSM',0,17,184,5,3
	.word	75171
	.byte	12,17,187,5,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	70700
	.byte	4,2,35,0,0,32
	.byte	'Ifx_FLASH_PROCONHSMCOTP',0,17,192,5,3
	.word	75240
	.byte	12,17,195,5,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	71063
	.byte	4,2,35,0,0,32
	.byte	'Ifx_FLASH_PROCONOTP',0,17,200,5,3
	.word	75313
	.byte	12,17,203,5,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	71658
	.byte	4,2,35,0,0,32
	.byte	'Ifx_FLASH_PROCONP',0,17,208,5,3
	.word	75382
	.byte	12,17,211,5,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	72182
	.byte	4,2,35,0,0,32
	.byte	'Ifx_FLASH_PROCONWOP',0,17,216,5,3
	.word	75449
	.byte	12,17,219,5,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	72764
	.byte	4,2,35,0,0,32
	.byte	'Ifx_FLASH_RDB_CFG0',0,17,224,5,3
	.word	75518
	.byte	12,17,227,5,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	72866
	.byte	4,2,35,0,0,32
	.byte	'Ifx_FLASH_RDB_CFG1',0,17,232,5,3
	.word	75586
	.byte	12,17,235,5,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	72968
	.byte	4,2,35,0,0,32
	.byte	'Ifx_FLASH_RDB_CFG2',0,17,240,5,3
	.word	75654
	.byte	12,17,243,5,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	73070
	.byte	4,2,35,0,0,32
	.byte	'Ifx_FLASH_RRAD',0,17,248,5,3
	.word	75722
	.byte	12,17,251,5,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	73164
	.byte	4,2,35,0,0,32
	.byte	'Ifx_FLASH_RRCT',0,17,128,6,3
	.word	75786
	.byte	12,17,131,6,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	73374
	.byte	4,2,35,0,0,32
	.byte	'Ifx_FLASH_RRD0',0,17,136,6,3
	.word	75850
	.byte	12,17,139,6,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	73447
	.byte	4,2,35,0,0,32
	.byte	'Ifx_FLASH_RRD1',0,17,144,6,3
	.word	75914
	.byte	12,17,147,6,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	73520
	.byte	4,2,35,0,0,32
	.byte	'Ifx_FLASH_UBAB_CFG',0,17,152,6,3
	.word	75978
	.byte	12,17,155,6,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	73675
	.byte	4,2,35,0,0,32
	.byte	'Ifx_FLASH_UBAB_STAT',0,17,160,6,3
	.word	76046
	.byte	12,17,163,6,9,4,13
	.byte	'U',0
	.word	476
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	492
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	73780
	.byte	4,2,35,0,0,32
	.byte	'Ifx_FLASH_UBAB_TOP',0,17,168,6,3
	.word	76115
	.byte	10
	.byte	'_Ifx_FLASH_CBAB',0,17,179,6,25,12,13
	.byte	'CFG',0
	.word	74060
	.byte	4,2,35,0,13
	.byte	'STAT',0
	.word	74128
	.byte	4,2,35,4,13
	.byte	'TOP',0
	.word	74197
	.byte	4,2,35,8,0,14
	.word	76183
	.byte	32
	.byte	'Ifx_FLASH_CBAB',0,17,184,6,3
	.word	76246
	.byte	10
	.byte	'_Ifx_FLASH_RDB',0,17,187,6,25,12,13
	.byte	'CFG0',0
	.word	75518
	.byte	4,2,35,0,13
	.byte	'CFG1',0
	.word	75586
	.byte	4,2,35,4,13
	.byte	'CFG2',0
	.word	75654
	.byte	4,2,35,8,0,14
	.word	76275
	.byte	32
	.byte	'Ifx_FLASH_RDB',0,17,192,6,3
	.word	76339
	.byte	10
	.byte	'_Ifx_FLASH_UBAB',0,17,195,6,25,12,13
	.byte	'CFG',0
	.word	75978
	.byte	4,2,35,0,13
	.byte	'STAT',0
	.word	76046
	.byte	4,2,35,4,13
	.byte	'TOP',0
	.word	76115
	.byte	4,2,35,8,0,14
	.word	76367
	.byte	32
	.byte	'Ifx_FLASH_UBAB',0,17,200,6,3
	.word	76430
	.byte	32
	.byte	'Ifx_P_ACCEN0_Bits',0,6,79,3
	.word	8041
	.byte	32
	.byte	'Ifx_P_ACCEN1_Bits',0,6,85,3
	.word	7954
	.byte	32
	.byte	'Ifx_P_ESR_Bits',0,6,107,3
	.word	4297
	.byte	32
	.byte	'Ifx_P_ID_Bits',0,6,115,3
	.word	2350
	.byte	32
	.byte	'Ifx_P_IN_Bits',0,6,137,1,3
	.word	3345
	.byte	32
	.byte	'Ifx_P_IOCR0_Bits',0,6,150,1,3
	.word	2478
	.byte	32
	.byte	'Ifx_P_IOCR12_Bits',0,6,163,1,3
	.word	3125
	.byte	32
	.byte	'Ifx_P_IOCR4_Bits',0,6,176,1,3
	.word	2693
	.byte	32
	.byte	'Ifx_P_IOCR8_Bits',0,6,189,1,3
	.word	2908
	.byte	32
	.byte	'Ifx_P_LPCR0_Bits',0,6,197,1,3
	.word	7313
	.byte	32
	.byte	'Ifx_P_LPCR1_Bits',0,6,205,1,3
	.word	7437
	.byte	32
	.byte	'Ifx_P_LPCR1_P21_Bits',0,6,215,1,3
	.word	7521
	.byte	32
	.byte	'Ifx_P_LPCR2_Bits',0,6,229,1,3
	.word	7701
	.byte	32
	.byte	'Ifx_P_OMCR0_Bits',0,6,240,1,3
	.word	5952
	.byte	32
	.byte	'Ifx_P_OMCR12_Bits',0,6,250,1,3
	.word	6476
	.byte	32
	.byte	'Ifx_P_OMCR4_Bits',0,6,133,2,3
	.word	6126
	.byte	32
	.byte	'Ifx_P_OMCR8_Bits',0,6,144,2,3
	.word	6300
	.byte	32
	.byte	'Ifx_P_OMCR_Bits',0,6,166,2,3
	.word	6965
	.byte	32
	.byte	'Ifx_P_OMR_Bits',0,6,203,2,3
	.word	1779
	.byte	32
	.byte	'Ifx_P_OMSR0_Bits',0,6,213,2,3
	.word	5289
	.byte	32
	.byte	'Ifx_P_OMSR12_Bits',0,6,224,2,3
	.word	5777
	.byte	32
	.byte	'Ifx_P_OMSR4_Bits',0,6,235,2,3
	.word	5436
	.byte	32
	.byte	'Ifx_P_OMSR8_Bits',0,6,246,2,3
	.word	5605
	.byte	32
	.byte	'Ifx_P_OMSR_Bits',0,6,140,3,3
	.word	6632
	.byte	32
	.byte	'Ifx_P_OUT_Bits',0,6,162,3,3
	.word	1463
	.byte	32
	.byte	'Ifx_P_PCSR_Bits',0,6,180,3,3
	.word	5003
	.byte	32
	.byte	'Ifx_P_PDISC_Bits',0,6,202,3,3
	.word	4637
	.byte	32
	.byte	'Ifx_P_PDR0_Bits',0,6,223,3,3
	.word	3668
	.byte	32
	.byte	'Ifx_P_PDR1_Bits',0,6,244,3,3
	.word	3972
	.byte	32
	.byte	'Ifx_P_ACCEN0',0,6,129,4,3
	.word	8568
	.byte	32
	.byte	'Ifx_P_ACCEN1',0,6,137,4,3
	.word	8001
	.byte	32
	.byte	'Ifx_P_ESR',0,6,145,4,3
	.word	4588
	.byte	32
	.byte	'Ifx_P_ID',0,6,153,4,3
	.word	2429
	.byte	32
	.byte	'Ifx_P_IN',0,6,161,4,3
	.word	3619
	.byte	32
	.byte	'Ifx_P_IOCR0',0,6,169,4,3
	.word	2653
	.byte	32
	.byte	'Ifx_P_IOCR12',0,6,177,4,3
	.word	3305
	.byte	32
	.byte	'Ifx_P_IOCR4',0,6,185,4,3
	.word	2868
	.byte	32
	.byte	'Ifx_P_IOCR8',0,6,193,4,3
	.word	3085
	.byte	32
	.byte	'Ifx_P_LPCR0',0,6,201,4,3
	.word	7397
	.byte	32
	.byte	'Ifx_P_LPCR1',0,6,210,4,3
	.word	7646
	.byte	32
	.byte	'Ifx_P_LPCR2',0,6,218,4,3
	.word	7905
	.byte	32
	.byte	'Ifx_P_OMCR',0,6,226,4,3
	.word	7273
	.byte	32
	.byte	'Ifx_P_OMCR0',0,6,234,4,3
	.word	6086
	.byte	32
	.byte	'Ifx_P_OMCR12',0,6,242,4,3
	.word	6592
	.byte	32
	.byte	'Ifx_P_OMCR4',0,6,250,4,3
	.word	6260
	.byte	32
	.byte	'Ifx_P_OMCR8',0,6,130,5,3
	.word	6436
	.byte	32
	.byte	'Ifx_P_OMR',0,6,138,5,3
	.word	2310
	.byte	32
	.byte	'Ifx_P_OMSR',0,6,146,5,3
	.word	6925
	.byte	32
	.byte	'Ifx_P_OMSR0',0,6,154,5,3
	.word	5396
	.byte	32
	.byte	'Ifx_P_OMSR12',0,6,162,5,3
	.word	5912
	.byte	32
	.byte	'Ifx_P_OMSR4',0,6,170,5,3
	.word	5565
	.byte	32
	.byte	'Ifx_P_OMSR8',0,6,178,5,3
	.word	5737
	.byte	32
	.byte	'Ifx_P_OUT',0,6,186,5,3
	.word	1739
	.byte	32
	.byte	'Ifx_P_PCSR',0,6,194,5,3
	.word	5249
	.byte	32
	.byte	'Ifx_P_PDISC',0,6,202,5,3
	.word	4963
	.byte	32
	.byte	'Ifx_P_PDR0',0,6,210,5,3
	.word	3932
	.byte	32
	.byte	'Ifx_P_PDR1',0,6,218,5,3
	.word	4248
	.byte	14
	.word	8608
	.byte	32
	.byte	'Ifx_P',0,6,139,6,3
	.word	77777
	.byte	17,5,83,9,1,18
	.byte	'IfxPort_InputMode_undefined',0,127,18
	.byte	'IfxPort_InputMode_noPullDevice',0,0,18
	.byte	'IfxPort_InputMode_pullDown',0,8,18
	.byte	'IfxPort_InputMode_pullUp',0,16,0,32
	.byte	'IfxPort_InputMode',0,5,89,3
	.word	77797
	.byte	17,5,120,9,1,18
	.byte	'IfxPort_OutputIdx_general',0,128,1,18
	.byte	'IfxPort_OutputIdx_alt1',0,136,1,18
	.byte	'IfxPort_OutputIdx_alt2',0,144,1,18
	.byte	'IfxPort_OutputIdx_alt3',0,152,1,18
	.byte	'IfxPort_OutputIdx_alt4',0,160,1,18
	.byte	'IfxPort_OutputIdx_alt5',0,168,1,18
	.byte	'IfxPort_OutputIdx_alt6',0,176,1,18
	.byte	'IfxPort_OutputIdx_alt7',0,184,1,0,32
	.byte	'IfxPort_OutputIdx',0,5,130,1,3
	.word	77948
	.byte	17,5,134,1,9,1,18
	.byte	'IfxPort_OutputMode_pushPull',0,128,1,18
	.byte	'IfxPort_OutputMode_openDrain',0,192,1,0,32
	.byte	'IfxPort_OutputMode',0,5,138,1,3
	.word	78192
	.byte	17,5,144,1,9,1,18
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed1',0,0,18
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed2',0,1,18
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed3',0,2,18
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed4',0,3,18
	.byte	'IfxPort_PadDriver_lvdsSpeed1',0,4,18
	.byte	'IfxPort_PadDriver_lvdsSpeed2',0,5,18
	.byte	'IfxPort_PadDriver_lvdsSpeed3',0,6,18
	.byte	'IfxPort_PadDriver_lvdsSpeed4',0,7,18
	.byte	'IfxPort_PadDriver_ttlSpeed1',0,8,18
	.byte	'IfxPort_PadDriver_ttlSpeed2',0,9,18
	.byte	'IfxPort_PadDriver_ttlSpeed3',0,10,18
	.byte	'IfxPort_PadDriver_ttlSpeed4',0,11,0,32
	.byte	'IfxPort_PadDriver',0,5,158,1,3
	.word	78290
	.byte	32
	.byte	'IfxPort_State',0,5,178,1,3
	.word	9221
	.byte	20,5,190,1,9,8,13
	.byte	'port',0
	.word	9216
	.byte	4,2,35,0,13
	.byte	'pinIndex',0
	.word	651
	.byte	1,2,35,4,0,32
	.byte	'IfxPort_Pin',0,5,194,1,3
	.word	78755
	.byte	32
	.byte	'IfxScuCcu_PllStepsFunctionHook',0,18,148,1,16
	.word	189
	.byte	20,18,212,5,9,8,13
	.byte	'value',0
	.word	9639
	.byte	4,2,35,0,13
	.byte	'mask',0
	.word	9639
	.byte	4,2,35,4,0,32
	.byte	'IfxScuCcu_CcuconRegConfig',0,18,216,5,3
	.word	78855
	.byte	20,18,221,5,9,8,13
	.byte	'pDivider',0
	.word	651
	.byte	1,2,35,0,13
	.byte	'nDivider',0
	.word	651
	.byte	1,2,35,1,13
	.byte	'k2Initial',0
	.word	651
	.byte	1,2,35,2,13
	.byte	'waitTime',0
	.word	246
	.byte	4,2,35,4,0,32
	.byte	'IfxScuCcu_InitialStepConfig',0,18,227,5,3
	.word	78926
	.byte	20,18,231,5,9,12,13
	.byte	'k2Step',0
	.word	651
	.byte	1,2,35,0,13
	.byte	'waitTime',0
	.word	246
	.byte	4,2,35,2,13
	.byte	'hookFunction',0
	.word	78815
	.byte	4,2,35,8,0,32
	.byte	'IfxScuCcu_PllStepsConfig',0,18,236,5,3
	.word	79043
	.byte	3
	.word	186
	.byte	20,18,244,5,9,48,13
	.byte	'ccucon0',0
	.word	78855
	.byte	8,2,35,0,13
	.byte	'ccucon1',0
	.word	78855
	.byte	8,2,35,8,13
	.byte	'ccucon2',0
	.word	78855
	.byte	8,2,35,16,13
	.byte	'ccucon5',0
	.word	78855
	.byte	8,2,35,24,13
	.byte	'ccucon6',0
	.word	78855
	.byte	8,2,35,32,13
	.byte	'ccucon7',0
	.word	78855
	.byte	8,2,35,40,0,32
	.byte	'IfxScuCcu_ClockDistributionConfig',0,18,252,5,3
	.word	79145
	.byte	20,18,128,6,9,8,13
	.byte	'value',0
	.word	9639
	.byte	4,2,35,0,13
	.byte	'mask',0
	.word	9639
	.byte	4,2,35,4,0,32
	.byte	'IfxScuCcu_FlashWaitstateConfig',0,18,132,6,3
	.word	79297
	.byte	3
	.word	79043
	.byte	20,18,137,6,9,16,13
	.byte	'numOfPllDividerSteps',0
	.word	651
	.byte	1,2,35,0,13
	.byte	'pllDividerStep',0
	.word	79373
	.byte	4,2,35,4,13
	.byte	'pllInitialStep',0
	.word	78926
	.byte	8,2,35,8,0,32
	.byte	'IfxScuCcu_SysPllConfig',0,18,142,6,3
	.word	79378
	.byte	17,7,144,1,9,1,18
	.byte	'IfxCpu_CounterMode_normal',0,0,18
	.byte	'IfxCpu_CounterMode_task',0,1,0,32
	.byte	'IfxCpu_CounterMode',0,7,148,1,3
	.word	79495
	.byte	20,7,160,1,9,6,13
	.byte	'counter',0
	.word	9639
	.byte	4,2,35,0,13
	.byte	'overlfow',0
	.word	651
	.byte	1,2,35,4,0,32
	.byte	'IfxCpu_Counter',0,7,164,1,3
	.word	79584
	.byte	20,7,172,1,9,32,13
	.byte	'instruction',0
	.word	79584
	.byte	6,2,35,0,13
	.byte	'clock',0
	.word	79584
	.byte	6,2,35,6,13
	.byte	'counter1',0
	.word	79584
	.byte	6,2,35,12,13
	.byte	'counter2',0
	.word	79584
	.byte	6,2,35,18,13
	.byte	'counter3',0
	.word	79584
	.byte	6,2,35,24,0,32
	.byte	'IfxCpu_Perf',0,7,179,1,3
	.word	79650
	.byte	0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L26:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,21,0,54,15,39,12,0,0,3,15,0,73,19,0,0,4,46,1,3,8,32,13
	.byte	58,15,59,15,57,15,54,15,39,12,0,0,5,5,0,3,8,58,15,59,15,57,15,73,19,0,0,6,11,0,0,0,7,36,0,3,8,11,15,62
	.byte	15,0,0,8,46,1,3,8,32,13,58,15,59,15,57,15,73,19,54,15,39,12,0,0,9,59,0,3,8,0,0,10,19,1,3,8,58,15,59,15
	.byte	57,15,11,15,0,0,11,13,0,3,8,11,15,73,19,13,15,12,15,56,9,0,0,12,23,1,58,15,59,15,57,15,11,15,0,0,13,13
	.byte	0,3,8,73,19,11,15,56,9,0,0,14,53,0,73,19,0,0,15,1,1,11,15,73,19,0,0,16,33,0,47,15,0,0,17,4,1,58,15,59
	.byte	15,57,15,11,15,0,0,18,40,0,3,8,28,13,0,0,19,11,1,0,0,20,19,1,58,15,59,15,57,15,11,15,0,0,21,38,0,73,19
	.byte	0,0,22,46,1,3,8,54,15,39,12,63,12,60,12,0,0,23,5,0,73,19,0,0,24,46,1,3,8,73,19,54,15,39,12,63,12,60,12
	.byte	0,0,25,5,0,3,8,73,19,0,0,26,46,0,3,8,54,15,39,12,63,12,60,12,0,0,27,46,1,49,19,0,0,28,5,0,49,19,0,0,29
	.byte	29,1,49,19,0,0,30,11,0,49,19,0,0,31,46,0,3,8,58,15,59,15,57,15,54,15,63,12,60,12,0,0,32,22,0,3,8,58,15
	.byte	59,15,57,15,73,19,0,0,33,21,0,54,15,0,0,0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L27:
	.word	.L251-.L250
.L250:
	.half	3
	.word	.L253-.L252
.L252:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'E:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0
	.byte	'E:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Scu\\Std',0
	.byte	'E:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\Infra\\Sfr\\TC26B\\_Reg',0
	.byte	'E:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Port\\Std',0
	.byte	'E:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Impl',0
	.byte	0
	.byte	'IfxCpu_IntrinsicsTasking.h',0,1,0,0
	.byte	'IfxCpu_Intrinsics.h',0,1,0,0
	.byte	'IfxScuWdt.h',0,2,0,0
	.byte	'IfxScu_regdef.h',0,3,0,0
	.byte	'IfxPort.h',0,4,0,0
	.byte	'IfxPort_regdef.h',0,3,0,0
	.byte	'IfxCpu.h',0,1,0,0
	.byte	'IfxCpu_cfg.h',0,5,0,0
	.byte	'..\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Trap\\IfxCpu_Trap.c',0,0,0,0
	.byte	'..\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Trap\\IfxCpu_Trap.h',0,0,0,0
	.byte	'IfxCpu_regdef.h',0,3,0,0
	.byte	'Platform_Types.h',0,1,0,0
	.byte	'Ifx_Types.h',0,1,0,0
	.byte	'IfxSrc_regdef.h',0,3,0,0
	.byte	'IfxStm_regdef.h',0,3,0,0
	.byte	'IfxScu_cfg.h',0,5,0,0
	.byte	'IfxFlash_regdef.h',0,3,0,0
	.byte	'IfxScuCcu.h',0,2,0,0,0
.L253:
.L251:
	.sdecl	'.debug_info',debug,cluster('IfxCpu_Trap_memoryManagementError')
	.sect	'.debug_info'
.L28:
	.word	454
	.half	3
	.word	.L29
	.byte	4,1
	.byte	'..\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Trap\\IfxCpu_Trap.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'E:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Debug\\',0,12,1
	.word	.L31,.L30
	.byte	2
	.word	.L24
	.byte	3
	.byte	'IfxCpu_Trap_memoryManagementError',0,1,129,1,6,1,1,1
	.word	.L3,.L83,.L2
	.byte	4
	.byte	'tin',0,1,129,1,47
	.word	.L84,.L85
	.byte	5
	.word	.L3,.L83
	.byte	6
	.byte	'trapWatch',0,1,131,1,26
	.word	.L86,.L87
	.byte	7
	.word	.L88,.L89,.L90
	.byte	8
	.word	.L91,.L92
	.byte	8
	.word	.L93,.L94
	.byte	9
	.word	.L95,.L89,.L90
	.byte	6
	.byte	'trapInfo',0,1,120,17
	.word	.L96,.L97
	.byte	7
	.word	.L98,.L89,.L99
	.byte	9
	.word	.L100,.L89,.L99
	.byte	6
	.byte	'res',0,2,222,2,19
	.word	.L101,.L102
	.byte	0,0,7
	.word	.L103,.L104,.L105
	.byte	9
	.word	.L106,.L104,.L105
	.byte	6
	.byte	'reg',0,3,135,6,21
	.word	.L107,.L108
	.byte	0,0,0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxCpu_Trap_memoryManagementError')
	.sect	'.debug_abbrev'
.L29:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,5,0,49,16,2,6,0,0,9,11,1,49,16,17,1,18
	.byte	1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxCpu_Trap_memoryManagementError')
	.sect	'.debug_line'
.L30:
	.word	.L255-.L254
.L254:
	.half	3
	.word	.L257-.L256
.L256:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'E:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0
	.byte	0
	.byte	'..\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Trap\\IfxCpu_Trap.c',0,0,0,0
	.byte	'IfxCpu_IntrinsicsTasking.h',0,1,0,0
	.byte	'IfxCpu.h',0,1,0,0,0
.L257:
	.byte	5,6,7,0,5,2
	.word	.L3
	.byte	3,128,1,1,4,2,5,5,9
	.half	.L89-.L3
	.byte	3,222,1,1,4,1,5,45,9
	.half	.L258-.L89
	.byte	3,154,126,1,5,21,9
	.half	.L99-.L258
	.byte	3,1,1,9
	.half	.L259-.L99
	.byte	3,1,1,4,3,5,19,9
	.half	.L104-.L259
	.byte	3,141,5,1,5,28,9
	.half	.L225-.L104
	.byte	3,1,1,4,1,5,13,9
	.half	.L105-.L225
	.byte	3,243,122,1,5,21,9
	.half	.L260-.L105
	.byte	1,5,15,9
	.half	.L261-.L260
	.byte	3,8,1,5,5,9
	.half	.L90-.L261
	.byte	3,1,1,9
	.half	.L224-.L90
	.byte	3,1,1,9
	.half	.L262-.L224
	.byte	3,1,1,9
	.half	.L263-.L262
	.byte	3,1,1,5,1,9
	.half	.L264-.L263
	.byte	3,1,1,7,9
	.half	.L32-.L264
	.byte	0,1,1
.L255:
	.sdecl	'.debug_ranges',debug,cluster('IfxCpu_Trap_memoryManagementError')
	.sect	'.debug_ranges'
.L31:
	.word	-1,.L3,0,.L32-.L3,0,0
	.sdecl	'.debug_info',debug,cluster('IfxCpu_Trap_internalProtectionError')
	.sect	'.debug_info'
.L33:
	.word	456
	.half	3
	.word	.L34
	.byte	4,1
	.byte	'..\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Trap\\IfxCpu_Trap.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'E:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Debug\\',0,12,1
	.word	.L36,.L35
	.byte	2
	.word	.L24
	.byte	3
	.byte	'IfxCpu_Trap_internalProtectionError',0,1,140,1,6,1,1,1
	.word	.L5,.L109,.L4
	.byte	4
	.byte	'tin',0,1,140,1,49
	.word	.L84,.L110
	.byte	5
	.word	.L5,.L109
	.byte	6
	.byte	'trapWatch',0,1,142,1,26
	.word	.L111,.L112
	.byte	7
	.word	.L88,.L113,.L114
	.byte	8
	.word	.L91,.L115
	.byte	8
	.word	.L93,.L116
	.byte	9
	.word	.L95,.L113,.L114
	.byte	6
	.byte	'trapInfo',0,1,120,17
	.word	.L96,.L117
	.byte	7
	.word	.L98,.L113,.L118
	.byte	9
	.word	.L100,.L113,.L118
	.byte	6
	.byte	'res',0,2,222,2,19
	.word	.L101,.L119
	.byte	0,0,7
	.word	.L103,.L120,.L121
	.byte	9
	.word	.L106,.L120,.L121
	.byte	6
	.byte	'reg',0,3,135,6,21
	.word	.L107,.L122
	.byte	0,0,0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxCpu_Trap_internalProtectionError')
	.sect	'.debug_abbrev'
.L34:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,5,0,49,16,2,6,0,0,9,11,1,49,16,17,1,18
	.byte	1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxCpu_Trap_internalProtectionError')
	.sect	'.debug_line'
.L35:
	.word	.L266-.L265
.L265:
	.half	3
	.word	.L268-.L267
.L267:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'E:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0
	.byte	0
	.byte	'..\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Trap\\IfxCpu_Trap.c',0,0,0,0
	.byte	'IfxCpu_IntrinsicsTasking.h',0,1,0,0
	.byte	'IfxCpu.h',0,1,0,0,0
.L268:
	.byte	5,6,7,0,5,2
	.word	.L5
	.byte	3,139,1,1,4,2,5,5,9
	.half	.L113-.L5
	.byte	3,211,1,1,4,1,5,45,9
	.half	.L269-.L113
	.byte	3,154,126,1,5,21,9
	.half	.L118-.L269
	.byte	3,1,1,9
	.half	.L270-.L118
	.byte	3,1,1,4,3,5,19,9
	.half	.L120-.L270
	.byte	3,141,5,1,5,28,9
	.half	.L228-.L120
	.byte	3,1,1,4,1,5,13,9
	.half	.L121-.L228
	.byte	3,243,122,1,5,21,9
	.half	.L271-.L121
	.byte	1,5,15,9
	.half	.L272-.L271
	.byte	3,19,1,5,5,9
	.half	.L114-.L272
	.byte	3,1,1,9
	.half	.L227-.L114
	.byte	3,1,1,9
	.half	.L273-.L227
	.byte	3,1,1,9
	.half	.L274-.L273
	.byte	3,1,1,5,1,9
	.half	.L275-.L274
	.byte	3,1,1,7,9
	.half	.L37-.L275
	.byte	0,1,1
.L266:
	.sdecl	'.debug_ranges',debug,cluster('IfxCpu_Trap_internalProtectionError')
	.sect	'.debug_ranges'
.L36:
	.word	-1,.L5,0,.L37-.L5,0,0
	.sdecl	'.debug_info',debug,cluster('IfxCpu_Trap_instructionError')
	.sect	'.debug_info'
.L38:
	.word	449
	.half	3
	.word	.L39
	.byte	4,1
	.byte	'..\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Trap\\IfxCpu_Trap.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'E:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Debug\\',0,12,1
	.word	.L41,.L40
	.byte	2
	.word	.L24
	.byte	3
	.byte	'IfxCpu_Trap_instructionError',0,1,151,1,6,1,1,1
	.word	.L7,.L123,.L6
	.byte	4
	.byte	'tin',0,1,151,1,42
	.word	.L84,.L124
	.byte	5
	.word	.L7,.L123
	.byte	6
	.byte	'trapWatch',0,1,153,1,26
	.word	.L125,.L126
	.byte	7
	.word	.L88,.L127,.L128
	.byte	8
	.word	.L91,.L129
	.byte	8
	.word	.L93,.L130
	.byte	9
	.word	.L95,.L127,.L128
	.byte	6
	.byte	'trapInfo',0,1,120,17
	.word	.L96,.L131
	.byte	7
	.word	.L98,.L127,.L132
	.byte	9
	.word	.L100,.L127,.L132
	.byte	6
	.byte	'res',0,2,222,2,19
	.word	.L101,.L133
	.byte	0,0,7
	.word	.L103,.L134,.L135
	.byte	9
	.word	.L106,.L134,.L135
	.byte	6
	.byte	'reg',0,3,135,6,21
	.word	.L107,.L136
	.byte	0,0,0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxCpu_Trap_instructionError')
	.sect	'.debug_abbrev'
.L39:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,5,0,49,16,2,6,0,0,9,11,1,49,16,17,1,18
	.byte	1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxCpu_Trap_instructionError')
	.sect	'.debug_line'
.L40:
	.word	.L277-.L276
.L276:
	.half	3
	.word	.L279-.L278
.L278:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'E:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0
	.byte	0
	.byte	'..\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Trap\\IfxCpu_Trap.c',0,0,0,0
	.byte	'IfxCpu_IntrinsicsTasking.h',0,1,0,0
	.byte	'IfxCpu.h',0,1,0,0,0
.L279:
	.byte	5,6,7,0,5,2
	.word	.L7
	.byte	3,150,1,1,4,2,5,5,9
	.half	.L127-.L7
	.byte	3,200,1,1,4,1,5,45,9
	.half	.L280-.L127
	.byte	3,154,126,1,5,21,9
	.half	.L132-.L280
	.byte	3,1,1,9
	.half	.L281-.L132
	.byte	3,1,1,4,3,5,19,9
	.half	.L134-.L281
	.byte	3,141,5,1,5,28,9
	.half	.L231-.L134
	.byte	3,1,1,4,1,5,13,9
	.half	.L135-.L231
	.byte	3,243,122,1,5,21,9
	.half	.L282-.L135
	.byte	1,5,15,9
	.half	.L283-.L282
	.byte	3,30,1,5,5,9
	.half	.L128-.L283
	.byte	3,1,1,9
	.half	.L230-.L128
	.byte	3,1,1,9
	.half	.L284-.L230
	.byte	3,1,1,9
	.half	.L285-.L284
	.byte	3,1,1,5,1,9
	.half	.L286-.L285
	.byte	3,1,1,7,9
	.half	.L42-.L286
	.byte	0,1,1
.L277:
	.sdecl	'.debug_ranges',debug,cluster('IfxCpu_Trap_instructionError')
	.sect	'.debug_ranges'
.L41:
	.word	-1,.L7,0,.L42-.L7,0,0
	.sdecl	'.debug_info',debug,cluster('IfxCpu_Trap_contextManagementError')
	.sect	'.debug_info'
.L43:
	.word	455
	.half	3
	.word	.L44
	.byte	4,1
	.byte	'..\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Trap\\IfxCpu_Trap.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'E:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Debug\\',0,12,1
	.word	.L46,.L45
	.byte	2
	.word	.L24
	.byte	3
	.byte	'IfxCpu_Trap_contextManagementError',0,1,162,1,6,1,1,1
	.word	.L9,.L137,.L8
	.byte	4
	.byte	'tin',0,1,162,1,48
	.word	.L84,.L138
	.byte	5
	.word	.L9,.L137
	.byte	6
	.byte	'trapWatch',0,1,164,1,26
	.word	.L139,.L140
	.byte	7
	.word	.L88,.L141,.L142
	.byte	8
	.word	.L91,.L143
	.byte	8
	.word	.L93,.L144
	.byte	9
	.word	.L95,.L141,.L142
	.byte	6
	.byte	'trapInfo',0,1,120,17
	.word	.L96,.L145
	.byte	7
	.word	.L98,.L141,.L146
	.byte	9
	.word	.L100,.L141,.L146
	.byte	6
	.byte	'res',0,2,222,2,19
	.word	.L101,.L147
	.byte	0,0,7
	.word	.L103,.L148,.L149
	.byte	9
	.word	.L106,.L148,.L149
	.byte	6
	.byte	'reg',0,3,135,6,21
	.word	.L107,.L150
	.byte	0,0,0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxCpu_Trap_contextManagementError')
	.sect	'.debug_abbrev'
.L44:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,5,0,49,16,2,6,0,0,9,11,1,49,16,17,1,18
	.byte	1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxCpu_Trap_contextManagementError')
	.sect	'.debug_line'
.L45:
	.word	.L288-.L287
.L287:
	.half	3
	.word	.L290-.L289
.L289:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'E:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0
	.byte	0
	.byte	'..\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Trap\\IfxCpu_Trap.c',0,0,0,0
	.byte	'IfxCpu_IntrinsicsTasking.h',0,1,0,0
	.byte	'IfxCpu.h',0,1,0,0,0
.L290:
	.byte	5,6,7,0,5,2
	.word	.L9
	.byte	3,161,1,1,4,2,5,5,9
	.half	.L141-.L9
	.byte	3,189,1,1,4,1,5,45,9
	.half	.L291-.L141
	.byte	3,154,126,1,5,21,9
	.half	.L146-.L291
	.byte	3,1,1,9
	.half	.L292-.L146
	.byte	3,1,1,4,3,5,19,9
	.half	.L148-.L292
	.byte	3,141,5,1,5,28,9
	.half	.L234-.L148
	.byte	3,1,1,4,1,5,13,9
	.half	.L149-.L234
	.byte	3,243,122,1,5,21,9
	.half	.L293-.L149
	.byte	1,5,15,9
	.half	.L294-.L293
	.byte	3,41,1,5,5,9
	.half	.L142-.L294
	.byte	3,1,1,9
	.half	.L233-.L142
	.byte	3,1,1,9
	.half	.L295-.L233
	.byte	3,1,1,9
	.half	.L296-.L295
	.byte	3,1,1,5,1,9
	.half	.L297-.L296
	.byte	3,1,1,7,9
	.half	.L47-.L297
	.byte	0,1,1
.L288:
	.sdecl	'.debug_ranges',debug,cluster('IfxCpu_Trap_contextManagementError')
	.sect	'.debug_ranges'
.L46:
	.word	-1,.L9,0,.L47-.L9,0,0
	.sdecl	'.debug_info',debug,cluster('IfxCpu_Trap_busError')
	.sect	'.debug_info'
.L48:
	.word	441
	.half	3
	.word	.L49
	.byte	4,1
	.byte	'..\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Trap\\IfxCpu_Trap.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'E:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Debug\\',0,12,1
	.word	.L51,.L50
	.byte	2
	.word	.L24
	.byte	3
	.byte	'IfxCpu_Trap_busError',0,1,173,1,6,1,1,1
	.word	.L11,.L151,.L10
	.byte	4
	.byte	'tin',0,1,173,1,34
	.word	.L84,.L152
	.byte	5
	.word	.L11,.L151
	.byte	6
	.byte	'trapWatch',0,1,175,1,26
	.word	.L153,.L154
	.byte	7
	.word	.L88,.L155,.L156
	.byte	8
	.word	.L91,.L157
	.byte	8
	.word	.L93,.L158
	.byte	9
	.word	.L95,.L155,.L156
	.byte	6
	.byte	'trapInfo',0,1,120,17
	.word	.L96,.L159
	.byte	7
	.word	.L98,.L155,.L160
	.byte	9
	.word	.L100,.L155,.L160
	.byte	6
	.byte	'res',0,2,222,2,19
	.word	.L101,.L161
	.byte	0,0,7
	.word	.L103,.L162,.L163
	.byte	9
	.word	.L106,.L162,.L163
	.byte	6
	.byte	'reg',0,3,135,6,21
	.word	.L107,.L164
	.byte	0,0,0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxCpu_Trap_busError')
	.sect	'.debug_abbrev'
.L49:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,5,0,49,16,2,6,0,0,9,11,1,49,16,17,1,18
	.byte	1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxCpu_Trap_busError')
	.sect	'.debug_line'
.L50:
	.word	.L299-.L298
.L298:
	.half	3
	.word	.L301-.L300
.L300:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'E:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0
	.byte	0
	.byte	'..\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Trap\\IfxCpu_Trap.c',0,0,0,0
	.byte	'IfxCpu_IntrinsicsTasking.h',0,1,0,0
	.byte	'IfxCpu.h',0,1,0,0,0
.L301:
	.byte	5,6,7,0,5,2
	.word	.L11
	.byte	3,172,1,1,4,2,5,5,9
	.half	.L155-.L11
	.byte	3,178,1,1,4,1,5,45,9
	.half	.L302-.L155
	.byte	3,154,126,1,5,21,9
	.half	.L160-.L302
	.byte	3,1,1,9
	.half	.L303-.L160
	.byte	3,1,1,4,3,5,19,9
	.half	.L162-.L303
	.byte	3,141,5,1,5,28,9
	.half	.L237-.L162
	.byte	3,1,1,4,1,5,13,9
	.half	.L163-.L237
	.byte	3,243,122,1,5,21,9
	.half	.L304-.L163
	.byte	1,5,15,9
	.half	.L305-.L304
	.byte	3,52,1,5,5,9
	.half	.L156-.L305
	.byte	3,1,1,9
	.half	.L236-.L156
	.byte	3,1,1,9
	.half	.L306-.L236
	.byte	3,1,1,9
	.half	.L307-.L306
	.byte	3,1,1,5,1,9
	.half	.L308-.L307
	.byte	3,1,1,7,9
	.half	.L52-.L308
	.byte	0,1,1
.L299:
	.sdecl	'.debug_ranges',debug,cluster('IfxCpu_Trap_busError')
	.sect	'.debug_ranges'
.L51:
	.word	-1,.L11,0,.L52-.L11,0,0
	.sdecl	'.debug_info',debug,cluster('IfxCpu_Trap_assertion')
	.sect	'.debug_info'
.L53:
	.word	442
	.half	3
	.word	.L54
	.byte	4,1
	.byte	'..\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Trap\\IfxCpu_Trap.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'E:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Debug\\',0,12,1
	.word	.L56,.L55
	.byte	2
	.word	.L24
	.byte	3
	.byte	'IfxCpu_Trap_assertion',0,1,184,1,6,1,1,1
	.word	.L13,.L165,.L12
	.byte	4
	.byte	'tin',0,1,184,1,35
	.word	.L84,.L166
	.byte	5
	.word	.L13,.L165
	.byte	6
	.byte	'trapWatch',0,1,186,1,26
	.word	.L167,.L168
	.byte	7
	.word	.L88,.L169,.L170
	.byte	8
	.word	.L91,.L171
	.byte	8
	.word	.L93,.L172
	.byte	9
	.word	.L95,.L169,.L170
	.byte	6
	.byte	'trapInfo',0,1,120,17
	.word	.L96,.L173
	.byte	7
	.word	.L98,.L169,.L174
	.byte	9
	.word	.L100,.L169,.L174
	.byte	6
	.byte	'res',0,2,222,2,19
	.word	.L101,.L175
	.byte	0,0,7
	.word	.L103,.L176,.L177
	.byte	9
	.word	.L106,.L176,.L177
	.byte	6
	.byte	'reg',0,3,135,6,21
	.word	.L107,.L178
	.byte	0,0,0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxCpu_Trap_assertion')
	.sect	'.debug_abbrev'
.L54:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,5,0,49,16,2,6,0,0,9,11,1,49,16,17,1,18
	.byte	1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxCpu_Trap_assertion')
	.sect	'.debug_line'
.L55:
	.word	.L310-.L309
.L309:
	.half	3
	.word	.L312-.L311
.L311:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'E:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0
	.byte	0
	.byte	'..\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Trap\\IfxCpu_Trap.c',0,0,0,0
	.byte	'IfxCpu_IntrinsicsTasking.h',0,1,0,0
	.byte	'IfxCpu.h',0,1,0,0,0
.L312:
	.byte	5,6,7,0,5,2
	.word	.L13
	.byte	3,183,1,1,4,2,5,5,9
	.half	.L169-.L13
	.byte	3,167,1,1,4,1,5,45,9
	.half	.L313-.L169
	.byte	3,154,126,1,5,21,9
	.half	.L174-.L313
	.byte	3,1,1,9
	.half	.L314-.L174
	.byte	3,1,1,4,3,5,19,9
	.half	.L176-.L314
	.byte	3,141,5,1,5,28,9
	.half	.L240-.L176
	.byte	3,1,1,4,1,5,13,9
	.half	.L177-.L240
	.byte	3,243,122,1,5,21,9
	.half	.L315-.L177
	.byte	1,5,15,9
	.half	.L316-.L315
	.byte	3,63,1,5,5,9
	.half	.L170-.L316
	.byte	3,1,1,9
	.half	.L239-.L170
	.byte	3,1,1,9
	.half	.L317-.L239
	.byte	3,1,1,9
	.half	.L318-.L317
	.byte	3,1,1,5,1,9
	.half	.L319-.L318
	.byte	3,1,1,7,9
	.half	.L57-.L319
	.byte	0,1,1
.L310:
	.sdecl	'.debug_ranges',debug,cluster('IfxCpu_Trap_assertion')
	.sect	'.debug_ranges'
.L56:
	.word	-1,.L13,0,.L57-.L13,0,0
	.sdecl	'.debug_info',debug,cluster('IfxCpu_Trap_systemCall_Cpu0')
	.sect	'.debug_info'
.L58:
	.word	448
	.half	3
	.word	.L59
	.byte	4,1
	.byte	'..\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Trap\\IfxCpu_Trap.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'E:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Debug\\',0,12,1
	.word	.L61,.L60
	.byte	2
	.word	.L24
	.byte	3
	.byte	'IfxCpu_Trap_systemCall_Cpu0',0,1,195,1,6,1,1,1
	.word	.L15,.L179,.L14
	.byte	4
	.byte	'tin',0,1,195,1,41
	.word	.L84,.L180
	.byte	5
	.word	.L15,.L179
	.byte	6
	.byte	'trapWatch',0,1,197,1,26
	.word	.L181,.L182
	.byte	7
	.word	.L88,.L183,.L184
	.byte	8
	.word	.L91,.L185
	.byte	8
	.word	.L93,.L186
	.byte	9
	.word	.L95,.L183,.L184
	.byte	6
	.byte	'trapInfo',0,1,120,17
	.word	.L96,.L187
	.byte	7
	.word	.L98,.L183,.L188
	.byte	9
	.word	.L100,.L183,.L188
	.byte	6
	.byte	'res',0,2,222,2,19
	.word	.L101,.L189
	.byte	0,0,7
	.word	.L103,.L190,.L191
	.byte	9
	.word	.L106,.L190,.L191
	.byte	6
	.byte	'reg',0,3,135,6,21
	.word	.L107,.L192
	.byte	0,0,0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxCpu_Trap_systemCall_Cpu0')
	.sect	'.debug_abbrev'
.L59:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,5,0,49,16,2,6,0,0,9,11,1,49,16,17,1,18
	.byte	1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxCpu_Trap_systemCall_Cpu0')
	.sect	'.debug_line'
.L60:
	.word	.L321-.L320
.L320:
	.half	3
	.word	.L323-.L322
.L322:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'E:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0
	.byte	0
	.byte	'..\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Trap\\IfxCpu_Trap.c',0,0,0,0
	.byte	'IfxCpu_IntrinsicsTasking.h',0,1,0,0
	.byte	'IfxCpu.h',0,1,0,0,0
.L323:
	.byte	5,6,7,0,5,2
	.word	.L15
	.byte	3,194,1,1,4,2,5,5,9
	.half	.L183-.L15
	.byte	3,156,1,1,4,1,5,45,9
	.half	.L324-.L183
	.byte	3,154,126,1,5,21,9
	.half	.L188-.L324
	.byte	3,1,1,9
	.half	.L325-.L188
	.byte	3,1,1,4,3,5,19,9
	.half	.L190-.L325
	.byte	3,141,5,1,5,28,9
	.half	.L243-.L190
	.byte	3,1,1,4,1,5,13,9
	.half	.L191-.L243
	.byte	3,243,122,1,5,21,9
	.half	.L326-.L191
	.byte	1,5,15,9
	.half	.L327-.L326
	.byte	3,202,0,1,5,5,9
	.half	.L184-.L327
	.byte	3,1,1,9
	.half	.L242-.L184
	.byte	3,1,1,9
	.half	.L328-.L242
	.byte	3,1,1,5,1,9
	.half	.L329-.L328
	.byte	3,1,1,7,9
	.half	.L62-.L329
	.byte	0,1,1
.L321:
	.sdecl	'.debug_ranges',debug,cluster('IfxCpu_Trap_systemCall_Cpu0')
	.sect	'.debug_ranges'
.L61:
	.word	-1,.L15,0,.L62-.L15,0,0
	.sdecl	'.debug_info',debug,cluster('IfxCpu_Trap_systemCall_Cpu1')
	.sect	'.debug_info'
.L63:
	.word	448
	.half	3
	.word	.L64
	.byte	4,1
	.byte	'..\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Trap\\IfxCpu_Trap.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'E:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Debug\\',0,12,1
	.word	.L66,.L65
	.byte	2
	.word	.L24
	.byte	3
	.byte	'IfxCpu_Trap_systemCall_Cpu1',0,1,205,1,6,1,1,1
	.word	.L17,.L193,.L16
	.byte	4
	.byte	'tin',0,1,205,1,41
	.word	.L84,.L194
	.byte	5
	.word	.L17,.L193
	.byte	6
	.byte	'trapWatch',0,1,207,1,26
	.word	.L195,.L196
	.byte	7
	.word	.L88,.L197,.L198
	.byte	8
	.word	.L91,.L199
	.byte	8
	.word	.L93,.L200
	.byte	9
	.word	.L95,.L197,.L198
	.byte	6
	.byte	'trapInfo',0,1,120,17
	.word	.L96,.L201
	.byte	7
	.word	.L98,.L197,.L202
	.byte	9
	.word	.L100,.L197,.L202
	.byte	6
	.byte	'res',0,2,222,2,19
	.word	.L101,.L203
	.byte	0,0,7
	.word	.L103,.L204,.L205
	.byte	9
	.word	.L106,.L204,.L205
	.byte	6
	.byte	'reg',0,3,135,6,21
	.word	.L107,.L206
	.byte	0,0,0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxCpu_Trap_systemCall_Cpu1')
	.sect	'.debug_abbrev'
.L64:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,5,0,49,16,2,6,0,0,9,11,1,49,16,17,1,18
	.byte	1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxCpu_Trap_systemCall_Cpu1')
	.sect	'.debug_line'
.L65:
	.word	.L331-.L330
.L330:
	.half	3
	.word	.L333-.L332
.L332:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'E:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0
	.byte	0
	.byte	'..\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Trap\\IfxCpu_Trap.c',0,0,0,0
	.byte	'IfxCpu_IntrinsicsTasking.h',0,1,0,0
	.byte	'IfxCpu.h',0,1,0,0,0
.L333:
	.byte	5,6,7,0,5,2
	.word	.L17
	.byte	3,204,1,1,4,2,5,5,9
	.half	.L197-.L17
	.byte	3,146,1,1,4,1,5,45,9
	.half	.L334-.L197
	.byte	3,154,126,1,5,21,9
	.half	.L202-.L334
	.byte	3,1,1,9
	.half	.L335-.L202
	.byte	3,1,1,4,3,5,19,9
	.half	.L204-.L335
	.byte	3,141,5,1,5,28,9
	.half	.L246-.L204
	.byte	3,1,1,4,1,5,13,9
	.half	.L205-.L246
	.byte	3,243,122,1,5,21,9
	.half	.L336-.L205
	.byte	1,5,15,9
	.half	.L337-.L336
	.byte	3,212,0,1,5,5,9
	.half	.L198-.L337
	.byte	3,1,1,9
	.half	.L245-.L198
	.byte	3,1,1,9
	.half	.L338-.L245
	.byte	3,1,1,5,1,9
	.half	.L339-.L338
	.byte	3,1,1,7,9
	.half	.L67-.L339
	.byte	0,1,1
.L331:
	.sdecl	'.debug_ranges',debug,cluster('IfxCpu_Trap_systemCall_Cpu1')
	.sect	'.debug_ranges'
.L66:
	.word	-1,.L17,0,.L67-.L17,0,0
	.sdecl	'.debug_info',debug,cluster('IfxCpu_Trap_nonMaskableInterrupt')
	.sect	'.debug_info'
.L68:
	.word	453
	.half	3
	.word	.L69
	.byte	4,1
	.byte	'..\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Trap\\IfxCpu_Trap.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'E:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Debug\\',0,12,1
	.word	.L71,.L70
	.byte	2
	.word	.L24
	.byte	3
	.byte	'IfxCpu_Trap_nonMaskableInterrupt',0,1,131,2,6,1,1,1
	.word	.L19,.L207,.L18
	.byte	4
	.byte	'tin',0,1,131,2,46
	.word	.L84,.L208
	.byte	5
	.word	.L19,.L207
	.byte	6
	.byte	'trapWatch',0,1,133,2,26
	.word	.L209,.L210
	.byte	7
	.word	.L88,.L211,.L212
	.byte	8
	.word	.L91,.L213
	.byte	8
	.word	.L93,.L214
	.byte	9
	.word	.L95,.L211,.L212
	.byte	6
	.byte	'trapInfo',0,1,120,17
	.word	.L96,.L215
	.byte	7
	.word	.L98,.L211,.L216
	.byte	9
	.word	.L100,.L211,.L216
	.byte	6
	.byte	'res',0,2,222,2,19
	.word	.L101,.L217
	.byte	0,0,7
	.word	.L103,.L218,.L219
	.byte	9
	.word	.L106,.L218,.L219
	.byte	6
	.byte	'reg',0,3,135,6,21
	.word	.L107,.L220
	.byte	0,0,0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxCpu_Trap_nonMaskableInterrupt')
	.sect	'.debug_abbrev'
.L69:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,5,0,49,16,2,6,0,0,9,11,1,49,16,17,1,18
	.byte	1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxCpu_Trap_nonMaskableInterrupt')
	.sect	'.debug_line'
.L70:
	.word	.L341-.L340
.L340:
	.half	3
	.word	.L343-.L342
.L342:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'E:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0
	.byte	0
	.byte	'..\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Trap\\IfxCpu_Trap.c',0,0,0,0
	.byte	'IfxCpu_IntrinsicsTasking.h',0,1,0,0
	.byte	'IfxCpu.h',0,1,0,0,0
.L343:
	.byte	5,6,7,0,5,2
	.word	.L19
	.byte	3,130,2,1,4,2,5,5,9
	.half	.L211-.L19
	.byte	3,220,0,1,4,1,5,45,9
	.half	.L344-.L211
	.byte	3,154,126,1,5,21,9
	.half	.L216-.L344
	.byte	3,1,1,9
	.half	.L345-.L216
	.byte	3,1,1,4,3,5,19,9
	.half	.L218-.L345
	.byte	3,141,5,1,5,28,9
	.half	.L249-.L218
	.byte	3,1,1,4,1,5,13,9
	.half	.L219-.L249
	.byte	3,243,122,1,5,21,9
	.half	.L346-.L219
	.byte	1,5,15,9
	.half	.L347-.L346
	.byte	3,138,1,1,5,5,9
	.half	.L212-.L347
	.byte	3,1,1,9
	.half	.L248-.L212
	.byte	3,1,1,9
	.half	.L348-.L248
	.byte	3,1,1,5,1,9
	.half	.L349-.L348
	.byte	3,1,1,7,9
	.half	.L72-.L349
	.byte	0,1,1
.L341:
	.sdecl	'.debug_ranges',debug,cluster('IfxCpu_Trap_nonMaskableInterrupt')
	.sect	'.debug_ranges'
.L71:
	.word	-1,.L19,0,.L72-.L19,0,0
	.sdecl	'.debug_info',debug,cluster('IfxCpu_Trap_vectorTable0')
	.sect	'.debug_info'
.L73:
	.word	247
	.half	3
	.word	.L74
	.byte	4,1
	.byte	'..\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Trap\\IfxCpu_Trap.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'E:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Debug\\',0,12,1
	.word	.L76,.L75
	.byte	2
	.word	.L24
	.byte	3
	.byte	'IfxCpu_Trap_vectorTable0',0,1,158,2,6,1,1,1
	.word	.L21,.L221,.L20
	.byte	4
	.word	.L21,.L221
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxCpu_Trap_vectorTable0')
	.sect	'.debug_abbrev'
.L74:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxCpu_Trap_vectorTable0')
	.sect	'.debug_line'
.L75:
	.word	.L351-.L350
.L350:
	.half	3
	.word	.L353-.L352
.L352:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Trap\\IfxCpu_Trap.c',0,0,0,0,0
.L353:
	.byte	5,5,7,0,5,2
	.word	.L21
	.byte	3,159,2,1,9
	.half	.L354-.L21
	.byte	3,1,1,9
	.half	.L355-.L354
	.byte	3,1,1,9
	.half	.L356-.L355
	.byte	3,1,1,9
	.half	.L357-.L356
	.byte	3,1,1,9
	.half	.L358-.L357
	.byte	3,1,1,9
	.half	.L359-.L358
	.byte	3,1,1,9
	.half	.L360-.L359
	.byte	3,1,1,5,1,9
	.half	.L361-.L360
	.byte	3,1,1,7,9
	.half	.L77-.L361
	.byte	0,1,1
.L351:
	.sdecl	'.debug_ranges',debug,cluster('IfxCpu_Trap_vectorTable0')
	.sect	'.debug_ranges'
.L76:
	.word	-1,.L21,0,.L77-.L21,0,0
	.sdecl	'.debug_info',debug,cluster('IfxCpu_Trap_vectorTable1')
	.sect	'.debug_info'
.L78:
	.word	247
	.half	3
	.word	.L79
	.byte	4,1
	.byte	'..\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Trap\\IfxCpu_Trap.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'E:\\ProgramData\\GithubRepositories\\SmartCar2020\\TC264CAR\\Debug\\',0,12,1
	.word	.L81,.L80
	.byte	2
	.word	.L24
	.byte	3
	.byte	'IfxCpu_Trap_vectorTable1',0,1,187,2,6,1,1,1
	.word	.L23,.L222,.L22
	.byte	4
	.word	.L23,.L222
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxCpu_Trap_vectorTable1')
	.sect	'.debug_abbrev'
.L79:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxCpu_Trap_vectorTable1')
	.sect	'.debug_line'
.L80:
	.word	.L363-.L362
.L362:
	.half	3
	.word	.L365-.L364
.L364:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Trap\\IfxCpu_Trap.c',0,0,0,0,0
.L365:
	.byte	5,5,7,0,5,2
	.word	.L23
	.byte	3,188,2,1,9
	.half	.L366-.L23
	.byte	3,1,1,9
	.half	.L367-.L366
	.byte	3,1,1,9
	.half	.L368-.L367
	.byte	3,1,1,9
	.half	.L369-.L368
	.byte	3,1,1,9
	.half	.L370-.L369
	.byte	3,1,1,9
	.half	.L371-.L370
	.byte	3,1,1,9
	.half	.L372-.L371
	.byte	3,1,1,5,1,9
	.half	.L373-.L372
	.byte	3,1,1,7,9
	.half	.L82-.L373
	.byte	0,1,1
.L363:
	.sdecl	'.debug_ranges',debug,cluster('IfxCpu_Trap_vectorTable1')
	.sect	'.debug_ranges'
.L81:
	.word	-1,.L23,0,.L82-.L23,0,0
	.sdecl	'.debug_loc',debug,cluster('IfxCpu_Trap_assertion')
	.sect	'.debug_loc'
.L12:
	.word	-1,.L13,0,.L169-.L13
	.half	2
	.byte	138,0
	.word	.L169-.L13,.L165-.L13
	.half	2
	.byte	138,8
	.word	.L165-.L13,.L165-.L13
	.half	2
	.byte	138,0
	.word	0,0
.L178:
	.word	-1,.L13,.L240-.L13,.L177-.L13
	.half	1
	.byte	95
	.word	0,0
.L175:
	.word	-1,.L13,.L238-.L13,.L165-.L13
	.half	1
	.byte	111
	.word	0,0
.L172:
	.word	0,0
.L166:
	.word	-1,.L13,0,.L165-.L13
	.half	1
	.byte	84
	.word	0,0
.L171:
	.word	0,0
.L173:
	.word	-1,.L13,.L174-.L13,.L239-.L13
	.half	2
	.byte	144,32
	.word	0,0
.L168:
	.word	-1,.L13,0,.L165-.L13
	.half	2
	.byte	145,120
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxCpu_Trap_busError')
	.sect	'.debug_loc'
.L10:
	.word	-1,.L11,0,.L155-.L11
	.half	2
	.byte	138,0
	.word	.L155-.L11,.L151-.L11
	.half	2
	.byte	138,8
	.word	.L151-.L11,.L151-.L11
	.half	2
	.byte	138,0
	.word	0,0
.L164:
	.word	-1,.L11,.L237-.L11,.L163-.L11
	.half	1
	.byte	95
	.word	0,0
.L161:
	.word	-1,.L11,.L235-.L11,.L151-.L11
	.half	1
	.byte	111
	.word	0,0
.L158:
	.word	0,0
.L152:
	.word	-1,.L11,0,.L151-.L11
	.half	1
	.byte	84
	.word	0,0
.L157:
	.word	0,0
.L159:
	.word	-1,.L11,.L160-.L11,.L236-.L11
	.half	2
	.byte	144,32
	.word	0,0
.L154:
	.word	-1,.L11,0,.L151-.L11
	.half	2
	.byte	145,120
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxCpu_Trap_contextManagementError')
	.sect	'.debug_loc'
.L8:
	.word	-1,.L9,0,.L141-.L9
	.half	2
	.byte	138,0
	.word	.L141-.L9,.L137-.L9
	.half	2
	.byte	138,8
	.word	.L137-.L9,.L137-.L9
	.half	2
	.byte	138,0
	.word	0,0
.L150:
	.word	-1,.L9,.L234-.L9,.L149-.L9
	.half	1
	.byte	95
	.word	0,0
.L147:
	.word	-1,.L9,.L232-.L9,.L137-.L9
	.half	1
	.byte	111
	.word	0,0
.L144:
	.word	0,0
.L138:
	.word	-1,.L9,0,.L137-.L9
	.half	1
	.byte	84
	.word	0,0
.L143:
	.word	0,0
.L145:
	.word	-1,.L9,.L146-.L9,.L233-.L9
	.half	2
	.byte	144,32
	.word	0,0
.L140:
	.word	-1,.L9,0,.L137-.L9
	.half	2
	.byte	145,120
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxCpu_Trap_instructionError')
	.sect	'.debug_loc'
.L6:
	.word	-1,.L7,0,.L127-.L7
	.half	2
	.byte	138,0
	.word	.L127-.L7,.L123-.L7
	.half	2
	.byte	138,8
	.word	.L123-.L7,.L123-.L7
	.half	2
	.byte	138,0
	.word	0,0
.L136:
	.word	-1,.L7,.L231-.L7,.L135-.L7
	.half	1
	.byte	95
	.word	0,0
.L133:
	.word	-1,.L7,.L229-.L7,.L123-.L7
	.half	1
	.byte	111
	.word	0,0
.L130:
	.word	0,0
.L124:
	.word	-1,.L7,0,.L123-.L7
	.half	1
	.byte	84
	.word	0,0
.L129:
	.word	0,0
.L131:
	.word	-1,.L7,.L132-.L7,.L230-.L7
	.half	2
	.byte	144,32
	.word	0,0
.L126:
	.word	-1,.L7,0,.L123-.L7
	.half	2
	.byte	145,120
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxCpu_Trap_internalProtectionError')
	.sect	'.debug_loc'
.L4:
	.word	-1,.L5,0,.L113-.L5
	.half	2
	.byte	138,0
	.word	.L113-.L5,.L109-.L5
	.half	2
	.byte	138,8
	.word	.L109-.L5,.L109-.L5
	.half	2
	.byte	138,0
	.word	0,0
.L122:
	.word	-1,.L5,.L228-.L5,.L121-.L5
	.half	1
	.byte	95
	.word	0,0
.L119:
	.word	-1,.L5,.L226-.L5,.L109-.L5
	.half	1
	.byte	111
	.word	0,0
.L116:
	.word	0,0
.L110:
	.word	-1,.L5,0,.L109-.L5
	.half	1
	.byte	84
	.word	0,0
.L115:
	.word	0,0
.L117:
	.word	-1,.L5,.L118-.L5,.L227-.L5
	.half	2
	.byte	144,32
	.word	0,0
.L112:
	.word	-1,.L5,0,.L109-.L5
	.half	2
	.byte	145,120
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxCpu_Trap_memoryManagementError')
	.sect	'.debug_loc'
.L2:
	.word	-1,.L3,0,.L89-.L3
	.half	2
	.byte	138,0
	.word	.L89-.L3,.L83-.L3
	.half	2
	.byte	138,8
	.word	.L83-.L3,.L83-.L3
	.half	2
	.byte	138,0
	.word	0,0
.L108:
	.word	-1,.L3,.L225-.L3,.L105-.L3
	.half	1
	.byte	95
	.word	0,0
.L102:
	.word	-1,.L3,.L223-.L3,.L83-.L3
	.half	1
	.byte	111
	.word	0,0
.L94:
	.word	0,0
.L85:
	.word	-1,.L3,0,.L83-.L3
	.half	1
	.byte	84
	.word	0,0
.L92:
	.word	0,0
.L97:
	.word	-1,.L3,.L99-.L3,.L224-.L3
	.half	2
	.byte	144,32
	.word	0,0
.L87:
	.word	-1,.L3,0,.L83-.L3
	.half	2
	.byte	145,120
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxCpu_Trap_nonMaskableInterrupt')
	.sect	'.debug_loc'
.L18:
	.word	-1,.L19,0,.L211-.L19
	.half	2
	.byte	138,0
	.word	.L211-.L19,.L207-.L19
	.half	2
	.byte	138,8
	.word	.L207-.L19,.L207-.L19
	.half	2
	.byte	138,0
	.word	0,0
.L220:
	.word	-1,.L19,.L249-.L19,.L219-.L19
	.half	1
	.byte	95
	.word	0,0
.L217:
	.word	-1,.L19,.L247-.L19,.L207-.L19
	.half	1
	.byte	111
	.word	0,0
.L214:
	.word	0,0
.L208:
	.word	-1,.L19,0,.L207-.L19
	.half	1
	.byte	84
	.word	0,0
.L213:
	.word	0,0
.L215:
	.word	-1,.L19,.L216-.L19,.L248-.L19
	.half	2
	.byte	144,32
	.word	0,0
.L210:
	.word	-1,.L19,0,.L207-.L19
	.half	2
	.byte	145,120
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxCpu_Trap_systemCall_Cpu0')
	.sect	'.debug_loc'
.L14:
	.word	-1,.L15,0,.L183-.L15
	.half	2
	.byte	138,0
	.word	.L183-.L15,.L179-.L15
	.half	2
	.byte	138,8
	.word	.L179-.L15,.L179-.L15
	.half	2
	.byte	138,0
	.word	0,0
.L192:
	.word	-1,.L15,.L243-.L15,.L191-.L15
	.half	1
	.byte	95
	.word	0,0
.L189:
	.word	-1,.L15,.L241-.L15,.L179-.L15
	.half	1
	.byte	111
	.word	0,0
.L186:
	.word	0,0
.L180:
	.word	-1,.L15,0,.L179-.L15
	.half	1
	.byte	84
	.word	0,0
.L185:
	.word	0,0
.L187:
	.word	-1,.L15,.L188-.L15,.L242-.L15
	.half	2
	.byte	144,32
	.word	0,0
.L182:
	.word	-1,.L15,0,.L179-.L15
	.half	2
	.byte	145,120
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxCpu_Trap_systemCall_Cpu1')
	.sect	'.debug_loc'
.L16:
	.word	-1,.L17,0,.L197-.L17
	.half	2
	.byte	138,0
	.word	.L197-.L17,.L193-.L17
	.half	2
	.byte	138,8
	.word	.L193-.L17,.L193-.L17
	.half	2
	.byte	138,0
	.word	0,0
.L206:
	.word	-1,.L17,.L246-.L17,.L205-.L17
	.half	1
	.byte	95
	.word	0,0
.L203:
	.word	-1,.L17,.L244-.L17,.L193-.L17
	.half	1
	.byte	111
	.word	0,0
.L200:
	.word	0,0
.L194:
	.word	-1,.L17,0,.L193-.L17
	.half	1
	.byte	84
	.word	0,0
.L199:
	.word	0,0
.L201:
	.word	-1,.L17,.L202-.L17,.L245-.L17
	.half	2
	.byte	144,32
	.word	0,0
.L196:
	.word	-1,.L17,0,.L193-.L17
	.half	2
	.byte	145,120
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxCpu_Trap_vectorTable0')
	.sect	'.debug_loc'
.L20:
	.word	-1,.L21,0,.L221-.L21
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxCpu_Trap_vectorTable1')
	.sect	'.debug_loc'
.L22:
	.word	-1,.L23,0,.L222-.L23
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L374:
	.word	48
	.word	-1
	.byte	3,0,2,1,27,12,26,0,8,27,8,26,8,28,8,29,8,30,8,31,8,34,8,35,8,32,8,33,8,16,8,17,8,24,8,25,8,36,8,37,8,38
	.byte	8,39
	.sdecl	'.debug_frame',debug,cluster('IfxCpu_Trap_memoryManagementError')
	.sect	'.debug_frame'
	.word	48
	.word	.L374,.L3,.L83-.L3
	.byte	8,18,8,19,8,20,8,21,8,22,8,23,4
	.word	(.L89-.L3)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L83-.L89)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxCpu_Trap_internalProtectionError')
	.sect	'.debug_frame'
	.word	48
	.word	.L374,.L5,.L109-.L5
	.byte	8,18,8,19,8,20,8,21,8,22,8,23,4
	.word	(.L113-.L5)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L109-.L113)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxCpu_Trap_instructionError')
	.sect	'.debug_frame'
	.word	48
	.word	.L374,.L7,.L123-.L7
	.byte	8,18,8,19,8,20,8,21,8,22,8,23,4
	.word	(.L127-.L7)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L123-.L127)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxCpu_Trap_contextManagementError')
	.sect	'.debug_frame'
	.word	48
	.word	.L374,.L9,.L137-.L9
	.byte	8,18,8,19,8,20,8,21,8,22,8,23,4
	.word	(.L141-.L9)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L137-.L141)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxCpu_Trap_busError')
	.sect	'.debug_frame'
	.word	48
	.word	.L374,.L11,.L151-.L11
	.byte	8,18,8,19,8,20,8,21,8,22,8,23,4
	.word	(.L155-.L11)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L151-.L155)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxCpu_Trap_assertion')
	.sect	'.debug_frame'
	.word	48
	.word	.L374,.L13,.L165-.L13
	.byte	8,18,8,19,8,20,8,21,8,22,8,23,4
	.word	(.L169-.L13)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L165-.L169)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxCpu_Trap_systemCall_Cpu0')
	.sect	'.debug_frame'
	.word	48
	.word	.L374,.L15,.L179-.L15
	.byte	8,18,8,19,8,20,8,21,8,22,8,23,4
	.word	(.L183-.L15)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L179-.L183)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxCpu_Trap_systemCall_Cpu1')
	.sect	'.debug_frame'
	.word	48
	.word	.L374,.L17,.L193-.L17
	.byte	8,18,8,19,8,20,8,21,8,22,8,23,4
	.word	(.L197-.L17)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L193-.L197)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxCpu_Trap_nonMaskableInterrupt')
	.sect	'.debug_frame'
	.word	48
	.word	.L374,.L19,.L207-.L19
	.byte	8,18,8,19,8,20,8,21,8,22,8,23,4
	.word	(.L211-.L19)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L207-.L211)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxCpu_Trap_vectorTable0')
	.sect	'.debug_frame'
	.word	24
	.word	.L374,.L21,.L221-.L21
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxCpu_Trap_vectorTable1')
	.sect	'.debug_frame'
	.word	24
	.word	.L374,.L23,.L222-.L23
	.byte	8,18,8,19,8,20,8,21,8,22,8,23

; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   326  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   327  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   328  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   329  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   330  #if IFXCPU_NUM_MODULES >= 3
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   331  #if defined(__HIGHTEC__)
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   332  #pragma section
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   333  #pragma section ".traptab_cpu2" awx
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   334  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   335  #if defined(__DCC__)
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   336  #pragma section
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   337  #pragma section CODE ".traptab_cpu2" X
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   338  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   339  #if defined(__TASKING__)
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   340  #pragma section code "traptab_cpu2"
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   341  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   342  #if defined(__ghs__)
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   343  #pragma ghs section
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   344  #pragma ghs section text=".traptab_cpu2"
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   345  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   346  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   347  void IfxCpu_Trap_vectorTable2(void)
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   348  {
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   349      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_memoryManagementError);
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   350      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_internalProtectionError);
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   351      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_instructionError);
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   352      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_contextManagementError);
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   353      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_busError);
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   354      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_assertion);
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   355      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_systemCall_Cpu2);
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   356      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_nonMaskableInterrupt);
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   357  }
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   358  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   359  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   360  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   361  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   362  #if IFXCPU_NUM_MODULES >= 4
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   363  #if defined(__HIGHTEC__)
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   364  #pragma section
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   365  #pragma section ".traptab_cpu3" awx
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   366  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   367  #if defined(__DCC__)
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   368  #pragma section
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   369  #pragma section CODE ".traptab_cpu3" X
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   370  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   371  #if defined(__TASKING__)
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   372  #pragma section code "traptab_cpu3"
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   373  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   374  #if defined(__ghs__)
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   375  #pragma ghs section
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   376  #pragma ghs section text=".traptab_cpu3"
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   377  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   378  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   379  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   380  void IfxCpu_Trap_vectorTable3(void)
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   381  {
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   382      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_memoryManagementError);
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   383      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_internalProtectionError);
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   384      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_instructionError);
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   385      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_contextManagementError);
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   386      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_busError);
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   387      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_assertion);
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   388      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_systemCall_Cpu3);
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   389      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_nonMaskableInterrupt);
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   390  }
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   391  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   392  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   393  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   394  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   395  #if IFXCPU_NUM_MODULES >= 5
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   396  #if defined(__HIGHTEC__)
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   397  #pragma section
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   398  #pragma section ".traptab_cpu4" awx
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   399  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   400  #if defined(__DCC__)
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   401  #pragma section
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   402  #pragma section CODE ".traptab_cpu4" X
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   403  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   404  #if defined(__TASKING__)
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   405  #pragma section code "traptab_cpu4"
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   406  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   407  #if defined(__ghs__)
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   408  #pragma ghs section
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   409  #pragma ghs section text=".traptab_cpu4"
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   410  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   411  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   412  void IfxCpu_Trap_vectorTable4(void)
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   413  {
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   414      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_memoryManagementError);
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   415      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_internalProtectionError);
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   416      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_instructionError);
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   417      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_contextManagementError);
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   418      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_busError);
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   419      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_assertion);
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   420      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_systemCall_Cpu4);
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   421      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_nonMaskableInterrupt);
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   422  }
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   423  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   424  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   425  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   426  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   427  #if IFXCPU_NUM_MODULES >= 6
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   428  #if defined(__HIGHTEC__)
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   429  #pragma section
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   430  #pragma section ".traptab_cpu5" awx
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   431  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   432  #if defined(__DCC__)
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   433  #pragma section
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   434  #pragma section CODE ".traptab_cpu5" X
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   435  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   436  #if defined(__TASKING__)
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   437  #pragma section code "traptab_cpu5"
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   438  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   439  #if defined(__ghs__)
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   440  #pragma ghs section
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   441  #pragma ghs section text=".traptab_cpu5"
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   442  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   443  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   444  void IfxCpu_Trap_vectorTable5(void)
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   445  {
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   446      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_memoryManagementError);
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   447      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_internalProtectionError);
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   448      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_instructionError);
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   449      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_contextManagementError);
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   450      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_busError);
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   451      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_assertion);
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   452      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_systemCall_Cpu5);
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   453      IfxCpu_Tsr_CallTSR(IfxCpu_Trap_nonMaskableInterrupt);
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   454  }
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   455  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   456  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   457  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   458  
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   459  #if defined(__HIGHTEC__)
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   460  #pragma section
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   461  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   462  #if defined(__DCC__)
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   463  #pragma section
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   464  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   465  #if defined(__DCC__)
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   466  #pragma interrupt IfxInterruptEx
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   467  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   468  #if defined(__TASKING__)
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   469  #pragma endprotect
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   470  #endif
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   471  #if defined(__ghs__)
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   472  #pragma ghs section
; ..\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Trap\IfxCpu_Trap.c	   473  #endif

	; Module end
