<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="procRamRom.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="RAM_mem.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="RAM_mem.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="RAM_mem.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="RAM_mem.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RAM_mem.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="RAM_mem.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="RAM_mem.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="RAM_mem.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="RAM_mem.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="RAM_mem_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="RAM_mem_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RAM_mem_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ROM_mem.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ROM_mem.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ROM_mem.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ROM_mem.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ROM_mem.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ROM_mem.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ROM_mem.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="ROM_mem.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ROM_mem.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ROM_mem_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ROM_mem_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ROM_mem_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ROM_mem_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="procesor.vhi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_m_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="top_m_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="top_m_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="top_module.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="top_module.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="top_module.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="top_module.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_module.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="top_module.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="top_module.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="top_module.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="top_module.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_module_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_module_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_module_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1542897727" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1542897727">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542975159" xil_pn:in_ck="-5781030160437796171" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1542975159">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../procesor/ALU.vhd"/>
      <outfile xil_pn:name="../procesor/CU.vhd"/>
      <outfile xil_pn:name="../procesor/DEC.vhd"/>
      <outfile xil_pn:name="../procesor/cnt.vhd"/>
      <outfile xil_pn:name="../procesor/multiplekser.vhd"/>
      <outfile xil_pn:name="../procesor/mux_generics.vhd"/>
      <outfile xil_pn:name="../procesor/procesor.vhd"/>
      <outfile xil_pn:name="../procesor/register.vhd"/>
      <outfile xil_pn:name="RAM_mem.vhd"/>
      <outfile xil_pn:name="ROM_mem.vhd"/>
      <outfile xil_pn:name="top_m_tb.vhd"/>
      <outfile xil_pn:name="top_module.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1542974039" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2115791824576408266" xil_pn:start_ts="1542974039">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542974039" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6920298416609488056" xil_pn:start_ts="1542974039">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542970409" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1440325112087306538" xil_pn:start_ts="1542970409">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542975159" xil_pn:in_ck="-5781030160437796171" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1542975159">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../procesor/ALU.vhd"/>
      <outfile xil_pn:name="../procesor/CU.vhd"/>
      <outfile xil_pn:name="../procesor/DEC.vhd"/>
      <outfile xil_pn:name="../procesor/cnt.vhd"/>
      <outfile xil_pn:name="../procesor/multiplekser.vhd"/>
      <outfile xil_pn:name="../procesor/mux_generics.vhd"/>
      <outfile xil_pn:name="../procesor/procesor.vhd"/>
      <outfile xil_pn:name="../procesor/register.vhd"/>
      <outfile xil_pn:name="RAM_mem.vhd"/>
      <outfile xil_pn:name="ROM_mem.vhd"/>
      <outfile xil_pn:name="top_m_tb.vhd"/>
      <outfile xil_pn:name="top_module.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1542975163" xil_pn:in_ck="-5781030160437796171" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4522518408809846516" xil_pn:start_ts="1542975159">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="top_m_tb_beh.prj"/>
      <outfile xil_pn:name="top_m_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1542975163" xil_pn:in_ck="-2518324820906920162" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4507857355454478335" xil_pn:start_ts="1542975163">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="top_m_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1542900904" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1542900904">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542901142" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7482357744078463527" xil_pn:start_ts="1542901142">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542901142" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1440325112087306538" xil_pn:start_ts="1542901142">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542901142" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1542901142">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542901142" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3741722235924120539" xil_pn:start_ts="1542901142">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542901142" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015859452503" xil_pn:start_ts="1542901142">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542901142" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5991551962457779660" xil_pn:start_ts="1542901142">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542975199" xil_pn:in_ck="-5545178785703796143" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-2062694687812765501" xil_pn:start_ts="1542975189">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RAM_mem.ngr"/>
      <outfile xil_pn:name="ROM_mem.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="top_module.lso"/>
      <outfile xil_pn:name="top_module.ngc"/>
      <outfile xil_pn:name="top_module.ngr"/>
      <outfile xil_pn:name="top_module.prj"/>
      <outfile xil_pn:name="top_module.stx"/>
      <outfile xil_pn:name="top_module.syr"/>
      <outfile xil_pn:name="top_module.xst"/>
      <outfile xil_pn:name="top_module_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
