0.6
2017.3
Oct  4 2017
20:11:37
E:/Electrology Course/Vivado/EST2503/lab2_1_seg_static_pro/lab2_1_seg_static_pro.sim/sim_1/behav/xsim/glbl.v,1507081072,verilog,,,,glbl,,,,,,,,
E:/Electrology Course/Vivado/EST2503/lab2_1_seg_static_pro/lab2_1_seg_static_pro.srcs/sim_1/new/tb_seg_static_pro.v,1666146945,verilog,,,,tb_seg_static_pro,,,,,,,,
E:/Electrology Course/Vivado/EST2503/lab2_1_seg_static_pro/lab2_1_seg_static_pro.srcs/sources_1/new/seg_static_pro.v,1666146943,verilog,,E:/Electrology Course/Vivado/EST2503/lab2_1_seg_static_pro/lab2_1_seg_static_pro.srcs/sim_1/new/tb_seg_static_pro.v,,seg_static_pro,,,,,,,,
