// Seed: 4111603
module module_0 ();
  wire id_2;
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    input tri1 id_2,
    input supply0 id_3,
    output wand id_4,
    output wor id_5,
    input wire id_6,
    input wire id_7
);
  wire id_9;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_1[1] = 1;
  wire id_4;
  module_0();
endmodule
module module_3;
  wire id_1;
  module_0();
endmodule
