{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663679694366 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663679694373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 20 08:14:54 2022 " "Processing started: Tue Sep 20 08:14:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663679694373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663679694373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4step1 -c lab4step1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4step1 -c lab4step1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663679694373 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1663679694699 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1663679694699 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 lab4step1.v(19) " "Verilog HDL Expression warning at lab4step1.v(19): truncated literal to match 3 bits" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1663679699289 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 lab4step1.v(20) " "Verilog HDL Expression warning at lab4step1.v(20): truncated literal to match 3 bits" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1663679699289 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 lab4step1.v(21) " "Verilog HDL Expression warning at lab4step1.v(21): truncated literal to match 3 bits" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1663679699289 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 lab4step1.v(22) " "Verilog HDL Expression warning at lab4step1.v(22): truncated literal to match 3 bits" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1663679699289 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 lab4step1.v(23) " "Verilog HDL Expression warning at lab4step1.v(23): truncated literal to match 3 bits" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1663679699289 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 lab4step1.v(24) " "Verilog HDL Expression warning at lab4step1.v(24): truncated literal to match 3 bits" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1663679699289 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 lab4step1.v(25) " "Verilog HDL Expression warning at lab4step1.v(25): truncated literal to match 3 bits" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1663679699291 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 lab4step1.v(26) " "Verilog HDL Expression warning at lab4step1.v(26): truncated literal to match 3 bits" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1663679699291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4step1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4step1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4step1 " "Found entity 1: lab4step1" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663679699306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663679699306 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4step1 " "Elaborating entity \"lab4step1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1663679699340 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lab4step1.v(19) " "Verilog HDL Case Statement warning at lab4step1.v(19): case item expression covers a value already covered by a previous case item" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 19 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1663679699346 "|lab4step1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lab4step1.v(20) " "Verilog HDL Case Statement warning at lab4step1.v(20): case item expression covers a value already covered by a previous case item" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 20 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1663679699346 "|lab4step1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lab4step1.v(21) " "Verilog HDL Case Statement warning at lab4step1.v(21): case item expression covers a value already covered by a previous case item" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 21 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1663679699346 "|lab4step1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lab4step1.v(22) " "Verilog HDL Case Statement warning at lab4step1.v(22): case item expression covers a value already covered by a previous case item" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 22 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1663679699346 "|lab4step1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lab4step1.v(23) " "Verilog HDL Case Statement warning at lab4step1.v(23): case item expression covers a value already covered by a previous case item" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 23 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1663679699346 "|lab4step1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lab4step1.v(24) " "Verilog HDL Case Statement warning at lab4step1.v(24): case item expression covers a value already covered by a previous case item" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 24 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1663679699346 "|lab4step1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lab4step1.v(25) " "Verilog HDL Case Statement warning at lab4step1.v(25): case item expression covers a value already covered by a previous case item" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 25 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1663679699348 "|lab4step1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lab4step1.v(26) " "Verilog HDL Case Statement warning at lab4step1.v(26): case item expression covers a value already covered by a previous case item" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 26 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1663679699348 "|lab4step1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lab4step1.v(9) " "Verilog HDL Case Statement warning at lab4step1.v(9): incomplete case statement has no default case item" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1663679699348 "|lab4step1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A lab4step1.v(7) " "Verilog HDL Always Construct warning at lab4step1.v(7): inferring latch(es) for variable \"A\", which holds its previous value in one or more paths through the always construct" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663679699349 "|lab4step1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A lab4step1.v(7) " "Inferred latch for \"A\" at lab4step1.v(7)" {  } { { "lab4step1.v" "" { Text "U:/CPRE281/Lab 04/lab4step1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663679699349 "|lab4step1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1663679700005 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1663679700750 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663679700750 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1663679701064 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1663679701064 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1663679701064 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1663679701064 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663679701189 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 20 08:15:01 2022 " "Processing ended: Tue Sep 20 08:15:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663679701189 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663679701189 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663679701189 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663679701189 ""}
