/*
Assembly instructions:
add r1, r1, r2
sub r3, r1, r4
mul r3, r4, r5
ldb r2, 10, r1
beq r1, r2, 10
ldw r4, 20, r2
stb r5, 30, r3
jmp r6, 40
stw r7, 50, r4

Instruction encoding:
R-type
opcode | dst | src | src |  padding |
0000000|00000|00000|00000|0000000000|

M-type
opcode | dst | src |     offset    |
0000000|00000|00000|000000000000000|

B-type
opcode | hi  | src | src |  low     |
0000000|00000|00000|00000|0000000000|


Binary instructions:
0000000|00001|00001|00010|0000000000| add r1, r1, r2
0000001|00011|00010|00100|0000000000| sub r3, r2, r4
0000010|00011|00100|00101|0000000000| mul r3, r4, r5
0010000|00010|00001|000000000010000|  ldb r2, 10, r1
0110000|00000|00001|00010|0000010000| beq r1, r2, 10
0010001|00100|00010|000000000100000|  ldw r4, 20, r2
0010010|00101|00011|000000000110000|  stb r5, 30, r3
0110001|00000|00110|00000|0001000000| jmp r6, 40
0010011|00111|00100|000000001010000|  stw r7, 50, r4
		|
		v
0000|0000|0001|0000|1000|1000|0000|0000| add r1, r1, r2
0000|0010|0011|0001|0001|0000|0000|0000| sub r3, r2, r4
0000|0100|0011|0010|0001|0100|0000|0000| mul r3, r4, r5
0010|0000|0010|0000|1000|0000|0001|0000| ldb r2, 10, r1
0110|0000|0000|0000|1000|1000|0001|0000| beq r1, r2, 10
0010|0010|0100|0001|0000|0000|0010|0000| ldw r4, 20, r2
0010|0100|0101|0001|1000|0000|0011|0000| stb r5, 30, r3
0110|0010|0000|0011|0000|0000|0100|0000| jmp r6, 40
0010|0110|0111|0010|0000|0000|0101|0000| stw r7, 50, r4

Hex instructions:
0x00108800 add r1, r1, r2
0x02311000 sub r3, r2, r4
0x04321400 mul r3, r4, r5
0x20208010 ldb r2, 10, r1
0x60008810 beq r1, r2, 10
0x22410020 ldw r4, 20, r2
0x24518030 stb r5, 30, r3
0x62030040 jmp r6, 40
0x26720050 stw r7, 50, r4

*/