Reading timing models for corner nom_ff_n40C_5v50…
Reading timing library for the 'nom_ff_n40C_5v50' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ff_n40C_5v50.lib'…
Reading timing models for corner nom_tt_025C_5v00…
Reading timing library for the 'nom_tt_025C_5v00' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading timing models for corner nom_ss_125C_4v50…
Reading timing library for the 'nom_ss_125C_4v50' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ss_125C_4v50.lib'…
Reading OpenROAD database at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_18-17-01/27-openroad-globalplacement/tt_um_felixfeierabend.odb'…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/impl.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO] Setting RC values…
[INFO RSZ-0027] Inserted 11 input buffers.
[INFO RSZ-0058] Using max wire length 11391um.
Iteration | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------
        0 |       0 |       0 |             0 |       174
       10 |       0 |       0 |             0 |       164
       20 |       1 |       0 |             0 |       154
       30 |       4 |       0 |             0 |       144
       40 |       4 |       0 |             0 |       134
       50 |       5 |       0 |             0 |       124
       60 |       8 |       0 |             0 |       114
       70 |       8 |       0 |             0 |       104
       80 |       9 |       0 |             0 |        94
       90 |      12 |       2 |             1 |        84
      100 |      12 |       2 |             1 |        74
      110 |      12 |       2 |             1 |        64
      120 |      25 |       6 |             2 |        54
      130 |      28 |       6 |             2 |        44
      140 |      28 |       6 |             2 |        34
      150 |      28 |       6 |             2 |        24
      160 |      28 |       6 |             2 |        14
      170 |      28 |       6 |             2 |         4
    final |      28 |       6 |             2 |         0
---------------------------------------------------------
[INFO RSZ-0035] Found 2 fanout violations.
[INFO RSZ-0038] Inserted 6 buffers in 2 nets.
[INFO RSZ-0039] Resized 28 instances.
[INFO RSZ-0042] Inserted 30 tie gf180mcu_fd_sc_mcu7t5v0__tiel instances.
[INFO RSZ-0042] Inserted 3 tie gf180mcu_fd_sc_mcu7t5v0__tieh instances.
Placement Analysis
---------------------------------
total displacement        486.2 u
average displacement        1.7 u
max displacement           10.3 u
original HPWL            2583.8 u
legalized HPWL           3124.1 u
delta HPWL                   21 %

[INFO DPL-0020] Mirrored 72 instances
[INFO DPL-0021] HPWL before            3124.1 u
[INFO DPL-0022] HPWL after             3016.7 u
[INFO DPL-0023] HPWL delta               -3.4 %
[INFO] Setting RC values…
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Endcap cell                              46     201.96
  Tap cell                                 87     381.96
  Tie cell                                 33     289.77
  Buffer                                    1      30.73
  Timing Repair Buffer                     17     263.42
  Inverter                                 19     166.84
  Sequential cell                          31    2318.13
  Multi-Input combinational cell           60    1334.68
  Total                                   294    4987.49
Writing OpenROAD database to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_18-17-01/31-openroad-repairdesignpostgpl/tt_um_felixfeierabend.odb'…
Writing netlist to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_18-17-01/31-openroad-repairdesignpostgpl/tt_um_felixfeierabend.nl.v'…
Writing powered netlist to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_18-17-01/31-openroad-repairdesignpostgpl/tt_um_felixfeierabend.pnl.v'…
Writing layout to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_18-17-01/31-openroad-repairdesignpostgpl/tt_um_felixfeierabend.def'…
Writing timing constraints to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_18-17-01/31-openroad-repairdesignpostgpl/tt_um_felixfeierabend.sdc'…
