$date
	Thu Mar 25 21:24:44 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! g $end
$var wire 1 " f $end
$var wire 1 # e $end
$var wire 1 $ d $end
$var wire 1 % c $end
$var wire 1 & b $end
$var wire 1 ' a $end
$var reg 1 ( c1 $end
$var reg 1 ) c2 $end
$var reg 1 * c3 $end
$var reg 1 + c4 $end
$var reg 1 , c5 $end
$scope module moduloTeste $end
$var wire 1 ' a $end
$var wire 1 & b $end
$var wire 1 % c $end
$var wire 1 ( c1 $end
$var wire 1 ) c2 $end
$var wire 1 * c3 $end
$var wire 1 + c4 $end
$var wire 1 , c5 $end
$var wire 1 $ d $end
$var wire 1 # e $end
$var wire 1 " f $end
$var wire 1 ! g $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1,
1+
1*
1)
1(
1'
1&
1%
1$
1#
1"
0!
$end
#1
0'
0$
0#
0"
0)
#2
1'
1$
1#
0%
1!
0,
0*
1)
#3
1%
1'
0#
1!
1,
0+
0(
#4
0'
1"
0$
0,
1+
0)
#5
1'
0&
1$
0+
#6
1&
0'
0$
1,
#7
1$
0"
1'
1+
#8
0$
1"
0'
0,
0+
1*
#9
1'
1$
0"
1,
#10
1$
0,
1+
#11
0%
1$
1#
1,
#12
0$
0'
0#
1%
1"
0,
0+
0*
1)
#13
1'
1$
0"
1+
#14
0%
1#
1,
#15
0#
1%
1$
0,
0+
1*
#16
0%
1#
1,
#17
1$
1'
0,
1+
#18
0'
0$
0#
1%
0!
1,
#19
1%
1"
1!
0,
0+
0*
0)
1(
#20
1$
1'
0"
1,
#21
1'
0,
1+
#22
0%
1#
1$
1,
#23
1%
0#
1'
0,
0+
1*
#24
1'
0%
1#
1,
#25
1$
0,
1+
#26
1%
1$
0#
0+
0*
1)
#27
0%
1#
1,
#28
0$
0'
0#
0!
1%
1+
#29
1'
1$
0%
1#
1!
0,
0+
1*
#30
0'
0$
0#
1%
0!
1,
#31
0,
1+
#131
