
Micro-project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000050e4  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001dc  080052e4  080052e4  000152e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080054c0  080054c0  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080054c0  080054c0  000154c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080054c8  080054c8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080054c8  080054c8  000154c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080054cc  080054cc  000154cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080054d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000480  20000070  08005540  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004f0  08005540  000204f0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ba5e  00000000  00000000  0002009e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b60  00000000  00000000  0002bafc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000878  00000000  00000000  0002d660  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000007d0  00000000  00000000  0002ded8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027087  00000000  00000000  0002e6a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b396  00000000  00000000  0005572f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f1b2c  00000000  00000000  00060ac5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001525f1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000025f8  00000000  00000000  00152644  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000070 	.word	0x20000070
 800021c:	00000000 	.word	0x00000000
 8000220:	080052cc 	.word	0x080052cc

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000074 	.word	0x20000074
 800023c:	080052cc 	.word	0x080052cc

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b974 	b.w	80005f0 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	468e      	mov	lr, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14d      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032e:	428a      	cmp	r2, r1
 8000330:	4694      	mov	ip, r2
 8000332:	d969      	bls.n	8000408 <__udivmoddi4+0xe8>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b152      	cbz	r2, 8000350 <__udivmoddi4+0x30>
 800033a:	fa01 f302 	lsl.w	r3, r1, r2
 800033e:	f1c2 0120 	rsb	r1, r2, #32
 8000342:	fa20 f101 	lsr.w	r1, r0, r1
 8000346:	fa0c fc02 	lsl.w	ip, ip, r2
 800034a:	ea41 0e03 	orr.w	lr, r1, r3
 800034e:	4094      	lsls	r4, r2
 8000350:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000354:	0c21      	lsrs	r1, r4, #16
 8000356:	fbbe f6f8 	udiv	r6, lr, r8
 800035a:	fa1f f78c 	uxth.w	r7, ip
 800035e:	fb08 e316 	mls	r3, r8, r6, lr
 8000362:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000366:	fb06 f107 	mul.w	r1, r6, r7
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f106 30ff 	add.w	r0, r6, #4294967295
 8000376:	f080 811f 	bcs.w	80005b8 <__udivmoddi4+0x298>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 811c 	bls.w	80005b8 <__udivmoddi4+0x298>
 8000380:	3e02      	subs	r6, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a5b      	subs	r3, r3, r1
 8000386:	b2a4      	uxth	r4, r4
 8000388:	fbb3 f0f8 	udiv	r0, r3, r8
 800038c:	fb08 3310 	mls	r3, r8, r0, r3
 8000390:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000394:	fb00 f707 	mul.w	r7, r0, r7
 8000398:	42a7      	cmp	r7, r4
 800039a:	d90a      	bls.n	80003b2 <__udivmoddi4+0x92>
 800039c:	eb1c 0404 	adds.w	r4, ip, r4
 80003a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a4:	f080 810a 	bcs.w	80005bc <__udivmoddi4+0x29c>
 80003a8:	42a7      	cmp	r7, r4
 80003aa:	f240 8107 	bls.w	80005bc <__udivmoddi4+0x29c>
 80003ae:	4464      	add	r4, ip
 80003b0:	3802      	subs	r0, #2
 80003b2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b6:	1be4      	subs	r4, r4, r7
 80003b8:	2600      	movs	r6, #0
 80003ba:	b11d      	cbz	r5, 80003c4 <__udivmoddi4+0xa4>
 80003bc:	40d4      	lsrs	r4, r2
 80003be:	2300      	movs	r3, #0
 80003c0:	e9c5 4300 	strd	r4, r3, [r5]
 80003c4:	4631      	mov	r1, r6
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d909      	bls.n	80003e2 <__udivmoddi4+0xc2>
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	f000 80ef 	beq.w	80005b2 <__udivmoddi4+0x292>
 80003d4:	2600      	movs	r6, #0
 80003d6:	e9c5 0100 	strd	r0, r1, [r5]
 80003da:	4630      	mov	r0, r6
 80003dc:	4631      	mov	r1, r6
 80003de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e2:	fab3 f683 	clz	r6, r3
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	d14a      	bne.n	8000480 <__udivmoddi4+0x160>
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d302      	bcc.n	80003f4 <__udivmoddi4+0xd4>
 80003ee:	4282      	cmp	r2, r0
 80003f0:	f200 80f9 	bhi.w	80005e6 <__udivmoddi4+0x2c6>
 80003f4:	1a84      	subs	r4, r0, r2
 80003f6:	eb61 0303 	sbc.w	r3, r1, r3
 80003fa:	2001      	movs	r0, #1
 80003fc:	469e      	mov	lr, r3
 80003fe:	2d00      	cmp	r5, #0
 8000400:	d0e0      	beq.n	80003c4 <__udivmoddi4+0xa4>
 8000402:	e9c5 4e00 	strd	r4, lr, [r5]
 8000406:	e7dd      	b.n	80003c4 <__udivmoddi4+0xa4>
 8000408:	b902      	cbnz	r2, 800040c <__udivmoddi4+0xec>
 800040a:	deff      	udf	#255	; 0xff
 800040c:	fab2 f282 	clz	r2, r2
 8000410:	2a00      	cmp	r2, #0
 8000412:	f040 8092 	bne.w	800053a <__udivmoddi4+0x21a>
 8000416:	eba1 010c 	sub.w	r1, r1, ip
 800041a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800041e:	fa1f fe8c 	uxth.w	lr, ip
 8000422:	2601      	movs	r6, #1
 8000424:	0c20      	lsrs	r0, r4, #16
 8000426:	fbb1 f3f7 	udiv	r3, r1, r7
 800042a:	fb07 1113 	mls	r1, r7, r3, r1
 800042e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000432:	fb0e f003 	mul.w	r0, lr, r3
 8000436:	4288      	cmp	r0, r1
 8000438:	d908      	bls.n	800044c <__udivmoddi4+0x12c>
 800043a:	eb1c 0101 	adds.w	r1, ip, r1
 800043e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x12a>
 8000444:	4288      	cmp	r0, r1
 8000446:	f200 80cb 	bhi.w	80005e0 <__udivmoddi4+0x2c0>
 800044a:	4643      	mov	r3, r8
 800044c:	1a09      	subs	r1, r1, r0
 800044e:	b2a4      	uxth	r4, r4
 8000450:	fbb1 f0f7 	udiv	r0, r1, r7
 8000454:	fb07 1110 	mls	r1, r7, r0, r1
 8000458:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800045c:	fb0e fe00 	mul.w	lr, lr, r0
 8000460:	45a6      	cmp	lr, r4
 8000462:	d908      	bls.n	8000476 <__udivmoddi4+0x156>
 8000464:	eb1c 0404 	adds.w	r4, ip, r4
 8000468:	f100 31ff 	add.w	r1, r0, #4294967295
 800046c:	d202      	bcs.n	8000474 <__udivmoddi4+0x154>
 800046e:	45a6      	cmp	lr, r4
 8000470:	f200 80bb 	bhi.w	80005ea <__udivmoddi4+0x2ca>
 8000474:	4608      	mov	r0, r1
 8000476:	eba4 040e 	sub.w	r4, r4, lr
 800047a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800047e:	e79c      	b.n	80003ba <__udivmoddi4+0x9a>
 8000480:	f1c6 0720 	rsb	r7, r6, #32
 8000484:	40b3      	lsls	r3, r6
 8000486:	fa22 fc07 	lsr.w	ip, r2, r7
 800048a:	ea4c 0c03 	orr.w	ip, ip, r3
 800048e:	fa20 f407 	lsr.w	r4, r0, r7
 8000492:	fa01 f306 	lsl.w	r3, r1, r6
 8000496:	431c      	orrs	r4, r3
 8000498:	40f9      	lsrs	r1, r7
 800049a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800049e:	fa00 f306 	lsl.w	r3, r0, r6
 80004a2:	fbb1 f8f9 	udiv	r8, r1, r9
 80004a6:	0c20      	lsrs	r0, r4, #16
 80004a8:	fa1f fe8c 	uxth.w	lr, ip
 80004ac:	fb09 1118 	mls	r1, r9, r8, r1
 80004b0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004b4:	fb08 f00e 	mul.w	r0, r8, lr
 80004b8:	4288      	cmp	r0, r1
 80004ba:	fa02 f206 	lsl.w	r2, r2, r6
 80004be:	d90b      	bls.n	80004d8 <__udivmoddi4+0x1b8>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f108 3aff 	add.w	sl, r8, #4294967295
 80004c8:	f080 8088 	bcs.w	80005dc <__udivmoddi4+0x2bc>
 80004cc:	4288      	cmp	r0, r1
 80004ce:	f240 8085 	bls.w	80005dc <__udivmoddi4+0x2bc>
 80004d2:	f1a8 0802 	sub.w	r8, r8, #2
 80004d6:	4461      	add	r1, ip
 80004d8:	1a09      	subs	r1, r1, r0
 80004da:	b2a4      	uxth	r4, r4
 80004dc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004e0:	fb09 1110 	mls	r1, r9, r0, r1
 80004e4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004e8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ec:	458e      	cmp	lr, r1
 80004ee:	d908      	bls.n	8000502 <__udivmoddi4+0x1e2>
 80004f0:	eb1c 0101 	adds.w	r1, ip, r1
 80004f4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004f8:	d26c      	bcs.n	80005d4 <__udivmoddi4+0x2b4>
 80004fa:	458e      	cmp	lr, r1
 80004fc:	d96a      	bls.n	80005d4 <__udivmoddi4+0x2b4>
 80004fe:	3802      	subs	r0, #2
 8000500:	4461      	add	r1, ip
 8000502:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000506:	fba0 9402 	umull	r9, r4, r0, r2
 800050a:	eba1 010e 	sub.w	r1, r1, lr
 800050e:	42a1      	cmp	r1, r4
 8000510:	46c8      	mov	r8, r9
 8000512:	46a6      	mov	lr, r4
 8000514:	d356      	bcc.n	80005c4 <__udivmoddi4+0x2a4>
 8000516:	d053      	beq.n	80005c0 <__udivmoddi4+0x2a0>
 8000518:	b15d      	cbz	r5, 8000532 <__udivmoddi4+0x212>
 800051a:	ebb3 0208 	subs.w	r2, r3, r8
 800051e:	eb61 010e 	sbc.w	r1, r1, lr
 8000522:	fa01 f707 	lsl.w	r7, r1, r7
 8000526:	fa22 f306 	lsr.w	r3, r2, r6
 800052a:	40f1      	lsrs	r1, r6
 800052c:	431f      	orrs	r7, r3
 800052e:	e9c5 7100 	strd	r7, r1, [r5]
 8000532:	2600      	movs	r6, #0
 8000534:	4631      	mov	r1, r6
 8000536:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800053a:	f1c2 0320 	rsb	r3, r2, #32
 800053e:	40d8      	lsrs	r0, r3
 8000540:	fa0c fc02 	lsl.w	ip, ip, r2
 8000544:	fa21 f303 	lsr.w	r3, r1, r3
 8000548:	4091      	lsls	r1, r2
 800054a:	4301      	orrs	r1, r0
 800054c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000550:	fa1f fe8c 	uxth.w	lr, ip
 8000554:	fbb3 f0f7 	udiv	r0, r3, r7
 8000558:	fb07 3610 	mls	r6, r7, r0, r3
 800055c:	0c0b      	lsrs	r3, r1, #16
 800055e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000562:	fb00 f60e 	mul.w	r6, r0, lr
 8000566:	429e      	cmp	r6, r3
 8000568:	fa04 f402 	lsl.w	r4, r4, r2
 800056c:	d908      	bls.n	8000580 <__udivmoddi4+0x260>
 800056e:	eb1c 0303 	adds.w	r3, ip, r3
 8000572:	f100 38ff 	add.w	r8, r0, #4294967295
 8000576:	d22f      	bcs.n	80005d8 <__udivmoddi4+0x2b8>
 8000578:	429e      	cmp	r6, r3
 800057a:	d92d      	bls.n	80005d8 <__udivmoddi4+0x2b8>
 800057c:	3802      	subs	r0, #2
 800057e:	4463      	add	r3, ip
 8000580:	1b9b      	subs	r3, r3, r6
 8000582:	b289      	uxth	r1, r1
 8000584:	fbb3 f6f7 	udiv	r6, r3, r7
 8000588:	fb07 3316 	mls	r3, r7, r6, r3
 800058c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000590:	fb06 f30e 	mul.w	r3, r6, lr
 8000594:	428b      	cmp	r3, r1
 8000596:	d908      	bls.n	80005aa <__udivmoddi4+0x28a>
 8000598:	eb1c 0101 	adds.w	r1, ip, r1
 800059c:	f106 38ff 	add.w	r8, r6, #4294967295
 80005a0:	d216      	bcs.n	80005d0 <__udivmoddi4+0x2b0>
 80005a2:	428b      	cmp	r3, r1
 80005a4:	d914      	bls.n	80005d0 <__udivmoddi4+0x2b0>
 80005a6:	3e02      	subs	r6, #2
 80005a8:	4461      	add	r1, ip
 80005aa:	1ac9      	subs	r1, r1, r3
 80005ac:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005b0:	e738      	b.n	8000424 <__udivmoddi4+0x104>
 80005b2:	462e      	mov	r6, r5
 80005b4:	4628      	mov	r0, r5
 80005b6:	e705      	b.n	80003c4 <__udivmoddi4+0xa4>
 80005b8:	4606      	mov	r6, r0
 80005ba:	e6e3      	b.n	8000384 <__udivmoddi4+0x64>
 80005bc:	4618      	mov	r0, r3
 80005be:	e6f8      	b.n	80003b2 <__udivmoddi4+0x92>
 80005c0:	454b      	cmp	r3, r9
 80005c2:	d2a9      	bcs.n	8000518 <__udivmoddi4+0x1f8>
 80005c4:	ebb9 0802 	subs.w	r8, r9, r2
 80005c8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005cc:	3801      	subs	r0, #1
 80005ce:	e7a3      	b.n	8000518 <__udivmoddi4+0x1f8>
 80005d0:	4646      	mov	r6, r8
 80005d2:	e7ea      	b.n	80005aa <__udivmoddi4+0x28a>
 80005d4:	4620      	mov	r0, r4
 80005d6:	e794      	b.n	8000502 <__udivmoddi4+0x1e2>
 80005d8:	4640      	mov	r0, r8
 80005da:	e7d1      	b.n	8000580 <__udivmoddi4+0x260>
 80005dc:	46d0      	mov	r8, sl
 80005de:	e77b      	b.n	80004d8 <__udivmoddi4+0x1b8>
 80005e0:	3b02      	subs	r3, #2
 80005e2:	4461      	add	r1, ip
 80005e4:	e732      	b.n	800044c <__udivmoddi4+0x12c>
 80005e6:	4630      	mov	r0, r6
 80005e8:	e709      	b.n	80003fe <__udivmoddi4+0xde>
 80005ea:	4464      	add	r4, ip
 80005ec:	3802      	subs	r0, #2
 80005ee:	e742      	b.n	8000476 <__udivmoddi4+0x156>

080005f0 <__aeabi_idiv0>:
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop

080005f4 <uart_print>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// Print single character to terminal
void uart_print(unsigned char x)
{
 80005f4:	b480      	push	{r7}
 80005f6:	b083      	sub	sp, #12
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	4603      	mov	r3, r0
 80005fc:	71fb      	strb	r3, [r7, #7]
	USART3->TDR = (x);
 80005fe:	4a08      	ldr	r2, [pc, #32]	; (8000620 <uart_print+0x2c>)
 8000600:	79fb      	ldrb	r3, [r7, #7]
 8000602:	6293      	str	r3, [r2, #40]	; 0x28
	while(!((USART3->ISR)&USART_ISR_TC)){;}
 8000604:	bf00      	nop
 8000606:	4b06      	ldr	r3, [pc, #24]	; (8000620 <uart_print+0x2c>)
 8000608:	69db      	ldr	r3, [r3, #28]
 800060a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800060e:	2b00      	cmp	r3, #0
 8000610:	d0f9      	beq.n	8000606 <uart_print+0x12>
}
 8000612:	bf00      	nop
 8000614:	bf00      	nop
 8000616:	370c      	adds	r7, #12
 8000618:	46bd      	mov	sp, r7
 800061a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061e:	4770      	bx	lr
 8000620:	40004800 	.word	0x40004800

08000624 <char_is_endmessage>:
	}
	else return 0;
}

uint8_t char_is_endmessage(char c)
{
 8000624:	b480      	push	{r7}
 8000626:	b083      	sub	sp, #12
 8000628:	af00      	add	r7, sp, #0
 800062a:	4603      	mov	r3, r0
 800062c:	71fb      	strb	r3, [r7, #7]
	if (c == '\r' || c == '\n')
 800062e:	79fb      	ldrb	r3, [r7, #7]
 8000630:	2b0d      	cmp	r3, #13
 8000632:	d002      	beq.n	800063a <char_is_endmessage+0x16>
 8000634:	79fb      	ldrb	r3, [r7, #7]
 8000636:	2b0a      	cmp	r3, #10
 8000638:	d101      	bne.n	800063e <char_is_endmessage+0x1a>
	{
		return 1;
 800063a:	2301      	movs	r3, #1
 800063c:	e000      	b.n	8000640 <char_is_endmessage+0x1c>
	}
	else return 0;
 800063e:	2300      	movs	r3, #0
}
 8000640:	4618      	mov	r0, r3
 8000642:	370c      	adds	r7, #12
 8000644:	46bd      	mov	sp, r7
 8000646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064a:	4770      	bx	lr

0800064c <rx_has_data>:

// --- Reception ---
uint8_t rx_has_data()
{
 800064c:	b480      	push	{r7}
 800064e:	af00      	add	r7, sp, #0
	if(rx_empty == rx_busy)
 8000650:	4b07      	ldr	r3, [pc, #28]	; (8000670 <rx_has_data+0x24>)
 8000652:	881b      	ldrh	r3, [r3, #0]
 8000654:	b29a      	uxth	r2, r3
 8000656:	4b07      	ldr	r3, [pc, #28]	; (8000674 <rx_has_data+0x28>)
 8000658:	881b      	ldrh	r3, [r3, #0]
 800065a:	b29b      	uxth	r3, r3
 800065c:	429a      	cmp	r2, r3
 800065e:	d101      	bne.n	8000664 <rx_has_data+0x18>
	{
		return 0;
 8000660:	2300      	movs	r3, #0
 8000662:	e000      	b.n	8000666 <rx_has_data+0x1a>
	}
	else return 1;
 8000664:	2301      	movs	r3, #1
}
 8000666:	4618      	mov	r0, r3
 8000668:	46bd      	mov	sp, r7
 800066a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066e:	4770      	bx	lr
 8000670:	20000400 	.word	0x20000400
 8000674:	20000402 	.word	0x20000402

08000678 <increase_rx_empty>:

void increase_rx_empty()
{
 8000678:	b480      	push	{r7}
 800067a:	af00      	add	r7, sp, #0
	rx_empty++;
 800067c:	4b09      	ldr	r3, [pc, #36]	; (80006a4 <increase_rx_empty+0x2c>)
 800067e:	881b      	ldrh	r3, [r3, #0]
 8000680:	b29b      	uxth	r3, r3
 8000682:	3301      	adds	r3, #1
 8000684:	b29a      	uxth	r2, r3
 8000686:	4b07      	ldr	r3, [pc, #28]	; (80006a4 <increase_rx_empty+0x2c>)
 8000688:	801a      	strh	r2, [r3, #0]
	if(rx_empty >= BUFFER_LENGTH)
 800068a:	4b06      	ldr	r3, [pc, #24]	; (80006a4 <increase_rx_empty+0x2c>)
 800068c:	881b      	ldrh	r3, [r3, #0]
 800068e:	b29b      	uxth	r3, r3
 8000690:	2b63      	cmp	r3, #99	; 0x63
 8000692:	d902      	bls.n	800069a <increase_rx_empty+0x22>
	{
		rx_empty = 0;
 8000694:	4b03      	ldr	r3, [pc, #12]	; (80006a4 <increase_rx_empty+0x2c>)
 8000696:	2200      	movs	r2, #0
 8000698:	801a      	strh	r2, [r3, #0]
	}
}
 800069a:	bf00      	nop
 800069c:	46bd      	mov	sp, r7
 800069e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a2:	4770      	bx	lr
 80006a4:	20000400 	.word	0x20000400

080006a8 <increase_rx_busy>:

void increase_rx_busy()
{
 80006a8:	b480      	push	{r7}
 80006aa:	af00      	add	r7, sp, #0
	rx_busy++;
 80006ac:	4b09      	ldr	r3, [pc, #36]	; (80006d4 <increase_rx_busy+0x2c>)
 80006ae:	881b      	ldrh	r3, [r3, #0]
 80006b0:	b29b      	uxth	r3, r3
 80006b2:	3301      	adds	r3, #1
 80006b4:	b29a      	uxth	r2, r3
 80006b6:	4b07      	ldr	r3, [pc, #28]	; (80006d4 <increase_rx_busy+0x2c>)
 80006b8:	801a      	strh	r2, [r3, #0]
	if(rx_busy >= BUFFER_LENGTH)
 80006ba:	4b06      	ldr	r3, [pc, #24]	; (80006d4 <increase_rx_busy+0x2c>)
 80006bc:	881b      	ldrh	r3, [r3, #0]
 80006be:	b29b      	uxth	r3, r3
 80006c0:	2b63      	cmp	r3, #99	; 0x63
 80006c2:	d902      	bls.n	80006ca <increase_rx_busy+0x22>
	{
		rx_busy = 0;
 80006c4:	4b03      	ldr	r3, [pc, #12]	; (80006d4 <increase_rx_busy+0x2c>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	801a      	strh	r2, [r3, #0]
	}
}
 80006ca:	bf00      	nop
 80006cc:	46bd      	mov	sp, r7
 80006ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d2:	4770      	bx	lr
 80006d4:	20000402 	.word	0x20000402

080006d8 <tx_has_data>:

// --- Transmission ---
uint8_t tx_has_data()
{
 80006d8:	b480      	push	{r7}
 80006da:	af00      	add	r7, sp, #0
	if(tx_empty == tx_busy)
 80006dc:	4b07      	ldr	r3, [pc, #28]	; (80006fc <tx_has_data+0x24>)
 80006de:	881b      	ldrh	r3, [r3, #0]
 80006e0:	b29a      	uxth	r2, r3
 80006e2:	4b07      	ldr	r3, [pc, #28]	; (8000700 <tx_has_data+0x28>)
 80006e4:	881b      	ldrh	r3, [r3, #0]
 80006e6:	b29b      	uxth	r3, r3
 80006e8:	429a      	cmp	r2, r3
 80006ea:	d101      	bne.n	80006f0 <tx_has_data+0x18>
	{
		return 0;
 80006ec:	2300      	movs	r3, #0
 80006ee:	e000      	b.n	80006f2 <tx_has_data+0x1a>
	}
	else return 1;
 80006f0:	2301      	movs	r3, #1
}
 80006f2:	4618      	mov	r0, r3
 80006f4:	46bd      	mov	sp, r7
 80006f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fa:	4770      	bx	lr
 80006fc:	20000468 	.word	0x20000468
 8000700:	2000046a 	.word	0x2000046a

08000704 <increase_tx_busy>:
		tx_empty = 0;
	}
}

void increase_tx_busy()
{
 8000704:	b480      	push	{r7}
 8000706:	af00      	add	r7, sp, #0
	tx_busy++;
 8000708:	4b09      	ldr	r3, [pc, #36]	; (8000730 <increase_tx_busy+0x2c>)
 800070a:	881b      	ldrh	r3, [r3, #0]
 800070c:	b29b      	uxth	r3, r3
 800070e:	3301      	adds	r3, #1
 8000710:	b29a      	uxth	r2, r3
 8000712:	4b07      	ldr	r3, [pc, #28]	; (8000730 <increase_tx_busy+0x2c>)
 8000714:	801a      	strh	r2, [r3, #0]
	if(tx_busy >= BUFFER_LENGTH)
 8000716:	4b06      	ldr	r3, [pc, #24]	; (8000730 <increase_tx_busy+0x2c>)
 8000718:	881b      	ldrh	r3, [r3, #0]
 800071a:	b29b      	uxth	r3, r3
 800071c:	2b63      	cmp	r3, #99	; 0x63
 800071e:	d902      	bls.n	8000726 <increase_tx_busy+0x22>
	{
		tx_busy = 0;
 8000720:	4b03      	ldr	r3, [pc, #12]	; (8000730 <increase_tx_busy+0x2c>)
 8000722:	2200      	movs	r2, #0
 8000724:	801a      	strh	r2, [r3, #0]
	}
}
 8000726:	bf00      	nop
 8000728:	46bd      	mov	sp, r7
 800072a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072e:	4770      	bx	lr
 8000730:	2000046a 	.word	0x2000046a

08000734 <char_is_frame_start_end>:

// Check for frame start and frame end characters
uint8_t char_is_frame_start_end(char c)
{
 8000734:	b480      	push	{r7}
 8000736:	b083      	sub	sp, #12
 8000738:	af00      	add	r7, sp, #0
 800073a:	4603      	mov	r3, r0
 800073c:	71fb      	strb	r3, [r7, #7]
	if (c == '#' || c == ';')
 800073e:	79fb      	ldrb	r3, [r7, #7]
 8000740:	2b23      	cmp	r3, #35	; 0x23
 8000742:	d002      	beq.n	800074a <char_is_frame_start_end+0x16>
 8000744:	79fb      	ldrb	r3, [r7, #7]
 8000746:	2b3b      	cmp	r3, #59	; 0x3b
 8000748:	d101      	bne.n	800074e <char_is_frame_start_end+0x1a>
	{
		return 1;
 800074a:	2301      	movs	r3, #1
 800074c:	e000      	b.n	8000750 <char_is_frame_start_end+0x1c>
	}
	else return 0;
 800074e:	2300      	movs	r3, #0
}
 8000750:	4618      	mov	r0, r3
 8000752:	370c      	adds	r7, #12
 8000754:	46bd      	mov	sp, r7
 8000756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075a:	4770      	bx	lr

0800075c <clear_array>:

// Clear array
uint16_t clear_array(char *array, uint16_t array_length)
{
 800075c:	b480      	push	{r7}
 800075e:	b085      	sub	sp, #20
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
 8000764:	460b      	mov	r3, r1
 8000766:	807b      	strh	r3, [r7, #2]
	// Reset array content
	for (uint16_t i=0; i<=array_length; i++)
 8000768:	2300      	movs	r3, #0
 800076a:	81fb      	strh	r3, [r7, #14]
 800076c:	e007      	b.n	800077e <clear_array+0x22>
		array[i] = '\000';
 800076e:	89fb      	ldrh	r3, [r7, #14]
 8000770:	687a      	ldr	r2, [r7, #4]
 8000772:	4413      	add	r3, r2
 8000774:	2200      	movs	r2, #0
 8000776:	701a      	strb	r2, [r3, #0]
	for (uint16_t i=0; i<=array_length; i++)
 8000778:	89fb      	ldrh	r3, [r7, #14]
 800077a:	3301      	adds	r3, #1
 800077c:	81fb      	strh	r3, [r7, #14]
 800077e:	89fa      	ldrh	r2, [r7, #14]
 8000780:	887b      	ldrh	r3, [r7, #2]
 8000782:	429a      	cmp	r2, r3
 8000784:	d9f3      	bls.n	800076e <clear_array+0x12>

	// Reset array length
	array_length = 0;
 8000786:	2300      	movs	r3, #0
 8000788:	807b      	strh	r3, [r7, #2]
	return array_length;
 800078a:	887b      	ldrh	r3, [r7, #2]
}
 800078c:	4618      	mov	r0, r3
 800078e:	3714      	adds	r7, #20
 8000790:	46bd      	mov	sp, r7
 8000792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000796:	4770      	bx	lr

08000798 <get_char>:

// Get single character from the reception buffer
uint8_t get_char()
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b082      	sub	sp, #8
 800079c:	af00      	add	r7, sp, #0
	uint8_t tmp;

	tmp = rx_buffer[rx_busy];
 800079e:	4b07      	ldr	r3, [pc, #28]	; (80007bc <get_char+0x24>)
 80007a0:	881b      	ldrh	r3, [r3, #0]
 80007a2:	b29b      	uxth	r3, r3
 80007a4:	461a      	mov	r2, r3
 80007a6:	4b06      	ldr	r3, [pc, #24]	; (80007c0 <get_char+0x28>)
 80007a8:	5c9b      	ldrb	r3, [r3, r2]
 80007aa:	71fb      	strb	r3, [r7, #7]
	increase_rx_busy();
 80007ac:	f7ff ff7c 	bl	80006a8 <increase_rx_busy>
	return tmp;
 80007b0:	79fb      	ldrb	r3, [r7, #7]
}
 80007b2:	4618      	mov	r0, r3
 80007b4:	3708      	adds	r7, #8
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	20000402 	.word	0x20000402
 80007c0:	2000039c 	.word	0x2000039c

080007c4 <get_message>:

// Get message from the reception buffer
uint16_t get_message(char *array)
{
 80007c4:	b590      	push	{r4, r7, lr}
 80007c6:	b085      	sub	sp, #20
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
	static uint8_t tmp_arr[BUFFER_LENGTH];
	static uint16_t idx = 0;
	__IO uint16_t message_length = 0;
 80007cc:	2300      	movs	r3, #0
 80007ce:	81bb      	strh	r3, [r7, #12]

	// Collect data from the reception buffer
	while(rx_has_data() == 1)
 80007d0:	e041      	b.n	8000856 <get_message+0x92>
	{
		tmp_arr[idx] = get_char();
 80007d2:	4b26      	ldr	r3, [pc, #152]	; (800086c <get_message+0xa8>)
 80007d4:	881b      	ldrh	r3, [r3, #0]
 80007d6:	461c      	mov	r4, r3
 80007d8:	f7ff ffde 	bl	8000798 <get_char>
 80007dc:	4603      	mov	r3, r0
 80007de:	461a      	mov	r2, r3
 80007e0:	4b23      	ldr	r3, [pc, #140]	; (8000870 <get_message+0xac>)
 80007e2:	551a      	strb	r2, [r3, r4]

		if (char_is_endmessage(tmp_arr[idx]))
 80007e4:	4b21      	ldr	r3, [pc, #132]	; (800086c <get_message+0xa8>)
 80007e6:	881b      	ldrh	r3, [r3, #0]
 80007e8:	461a      	mov	r2, r3
 80007ea:	4b21      	ldr	r3, [pc, #132]	; (8000870 <get_message+0xac>)
 80007ec:	5c9b      	ldrb	r3, [r3, r2]
 80007ee:	4618      	mov	r0, r3
 80007f0:	f7ff ff18 	bl	8000624 <char_is_endmessage>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d021      	beq.n	800083e <get_message+0x7a>
		{
			// Set character at endmessage index to null
			tmp_arr[idx] = '\0';
 80007fa:	4b1c      	ldr	r3, [pc, #112]	; (800086c <get_message+0xa8>)
 80007fc:	881b      	ldrh	r3, [r3, #0]
 80007fe:	461a      	mov	r2, r3
 8000800:	4b1b      	ldr	r3, [pc, #108]	; (8000870 <get_message+0xac>)
 8000802:	2100      	movs	r1, #0
 8000804:	5499      	strb	r1, [r3, r2]

			// Assign collected data to passed array
			for (uint8_t i=0; i<idx; i++)
 8000806:	2300      	movs	r3, #0
 8000808:	73fb      	strb	r3, [r7, #15]
 800080a:	e009      	b.n	8000820 <get_message+0x5c>
			{
				array[i] = tmp_arr[i];
 800080c:	7bfa      	ldrb	r2, [r7, #15]
 800080e:	7bfb      	ldrb	r3, [r7, #15]
 8000810:	6879      	ldr	r1, [r7, #4]
 8000812:	440b      	add	r3, r1
 8000814:	4916      	ldr	r1, [pc, #88]	; (8000870 <get_message+0xac>)
 8000816:	5c8a      	ldrb	r2, [r1, r2]
 8000818:	701a      	strb	r2, [r3, #0]
			for (uint8_t i=0; i<idx; i++)
 800081a:	7bfb      	ldrb	r3, [r7, #15]
 800081c:	3301      	adds	r3, #1
 800081e:	73fb      	strb	r3, [r7, #15]
 8000820:	7bfb      	ldrb	r3, [r7, #15]
 8000822:	b29a      	uxth	r2, r3
 8000824:	4b11      	ldr	r3, [pc, #68]	; (800086c <get_message+0xa8>)
 8000826:	881b      	ldrh	r3, [r3, #0]
 8000828:	429a      	cmp	r2, r3
 800082a:	d3ef      	bcc.n	800080c <get_message+0x48>
			}

			message_length = idx;
 800082c:	4b0f      	ldr	r3, [pc, #60]	; (800086c <get_message+0xa8>)
 800082e:	881b      	ldrh	r3, [r3, #0]
 8000830:	81bb      	strh	r3, [r7, #12]
			idx = 0;
 8000832:	4b0e      	ldr	r3, [pc, #56]	; (800086c <get_message+0xa8>)
 8000834:	2200      	movs	r2, #0
 8000836:	801a      	strh	r2, [r3, #0]
			return message_length;
 8000838:	89bb      	ldrh	r3, [r7, #12]
 800083a:	b29b      	uxth	r3, r3
 800083c:	e011      	b.n	8000862 <get_message+0x9e>
		}
		else
		{
			idx++;
 800083e:	4b0b      	ldr	r3, [pc, #44]	; (800086c <get_message+0xa8>)
 8000840:	881b      	ldrh	r3, [r3, #0]
 8000842:	3301      	adds	r3, #1
 8000844:	b29a      	uxth	r2, r3
 8000846:	4b09      	ldr	r3, [pc, #36]	; (800086c <get_message+0xa8>)
 8000848:	801a      	strh	r2, [r3, #0]
			if(idx>BUFFER_LENGTH) return 0;
 800084a:	4b08      	ldr	r3, [pc, #32]	; (800086c <get_message+0xa8>)
 800084c:	881b      	ldrh	r3, [r3, #0]
 800084e:	2b64      	cmp	r3, #100	; 0x64
 8000850:	d901      	bls.n	8000856 <get_message+0x92>
 8000852:	2300      	movs	r3, #0
 8000854:	e005      	b.n	8000862 <get_message+0x9e>
	while(rx_has_data() == 1)
 8000856:	f7ff fef9 	bl	800064c <rx_has_data>
 800085a:	4603      	mov	r3, r0
 800085c:	2b01      	cmp	r3, #1
 800085e:	d0b8      	beq.n	80007d2 <get_message+0xe>
		}
	}
	return 0;
 8000860:	2300      	movs	r3, #0
}
 8000862:	4618      	mov	r0, r3
 8000864:	3714      	adds	r7, #20
 8000866:	46bd      	mov	sp, r7
 8000868:	bd90      	pop	{r4, r7, pc}
 800086a:	bf00      	nop
 800086c:	2000046c 	.word	0x2000046c
 8000870:	20000470 	.word	0x20000470

08000874 <return_message>:

// Send response from STM
void return_message(char *message, ...)
{
 8000874:	b40f      	push	{r0, r1, r2, r3}
 8000876:	b590      	push	{r4, r7, lr}
 8000878:	b09d      	sub	sp, #116	; 0x74
 800087a:	af00      	add	r7, sp, #0
	// Store STM return message
	char response[BUFFER_LENGTH];
	uint16_t idx;

	va_list arglist;
	va_start(arglist, message);
 800087c:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8000880:	607b      	str	r3, [r7, #4]
	vsprintf(response, message, arglist);
 8000882:	f107 0308 	add.w	r3, r7, #8
 8000886:	687a      	ldr	r2, [r7, #4]
 8000888:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800088c:	4618      	mov	r0, r3
 800088e:	f004 f8c5 	bl	8004a1c <vsiprintf>
	va_end(arglist);

	// Set index to the first empty space in transmission buffer
	idx = tx_empty;
 8000892:	4b2d      	ldr	r3, [pc, #180]	; (8000948 <return_message+0xd4>)
 8000894:	881b      	ldrh	r3, [r3, #0]
 8000896:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e

	// Send response to the transmission buffer
	for (uint16_t i=0; i<strlen(response); i++)
 800089a:	2300      	movs	r3, #0
 800089c:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
 80008a0:	e01a      	b.n	80008d8 <return_message+0x64>
	{
		tx_buffer[idx] = response[i];
 80008a2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 80008a6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80008aa:	3270      	adds	r2, #112	; 0x70
 80008ac:	443a      	add	r2, r7
 80008ae:	f812 1c68 	ldrb.w	r1, [r2, #-104]
 80008b2:	4a26      	ldr	r2, [pc, #152]	; (800094c <return_message+0xd8>)
 80008b4:	54d1      	strb	r1, [r2, r3]
		idx++;
 80008b6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80008ba:	3301      	adds	r3, #1
 80008bc:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e

		if (idx >= BUFFER_LENGTH)
 80008c0:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80008c4:	2b63      	cmp	r3, #99	; 0x63
 80008c6:	d902      	bls.n	80008ce <return_message+0x5a>
			idx = 0;
 80008c8:	2300      	movs	r3, #0
 80008ca:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
	for (uint16_t i=0; i<strlen(response); i++)
 80008ce:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80008d2:	3301      	adds	r3, #1
 80008d4:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
 80008d8:	f8b7 406c 	ldrh.w	r4, [r7, #108]	; 0x6c
 80008dc:	f107 0308 	add.w	r3, r7, #8
 80008e0:	4618      	mov	r0, r3
 80008e2:	f7ff fcad 	bl	8000240 <strlen>
 80008e6:	4603      	mov	r3, r0
 80008e8:	429c      	cmp	r4, r3
 80008ea:	d3da      	bcc.n	80008a2 <return_message+0x2e>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008ec:	b672      	cpsid	i
}
 80008ee:	bf00      	nop
	}
	__disable_irq();

	// Check if there is no more data to transmit
	if (tx_has_data() == 0 && (__HAL_UART_GET_FLAG(&huart3, UART_FLAG_TXE) == SET))
 80008f0:	f7ff fef2 	bl	80006d8 <tx_has_data>
 80008f4:	4603      	mov	r3, r0
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d118      	bne.n	800092c <return_message+0xb8>
 80008fa:	4b15      	ldr	r3, [pc, #84]	; (8000950 <return_message+0xdc>)
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	69db      	ldr	r3, [r3, #28]
 8000900:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000904:	2b80      	cmp	r3, #128	; 0x80
 8000906:	d111      	bne.n	800092c <return_message+0xb8>
	{
		tx_empty = idx;
 8000908:	4a0f      	ldr	r2, [pc, #60]	; (8000948 <return_message+0xd4>)
 800090a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800090e:	8013      	strh	r3, [r2, #0]
		HAL_UART_Transmit_IT(&huart3, &tx_buffer[tx_busy], 1);
 8000910:	4b10      	ldr	r3, [pc, #64]	; (8000954 <return_message+0xe0>)
 8000912:	881b      	ldrh	r3, [r3, #0]
 8000914:	b29b      	uxth	r3, r3
 8000916:	461a      	mov	r2, r3
 8000918:	4b0c      	ldr	r3, [pc, #48]	; (800094c <return_message+0xd8>)
 800091a:	4413      	add	r3, r2
 800091c:	2201      	movs	r2, #1
 800091e:	4619      	mov	r1, r3
 8000920:	480b      	ldr	r0, [pc, #44]	; (8000950 <return_message+0xdc>)
 8000922:	f002 fc45 	bl	80031b0 <HAL_UART_Transmit_IT>
		increase_tx_busy();
 8000926:	f7ff feed 	bl	8000704 <increase_tx_busy>
 800092a:	e003      	b.n	8000934 <return_message+0xc0>
	}
	else
		tx_empty = idx;
 800092c:	4a06      	ldr	r2, [pc, #24]	; (8000948 <return_message+0xd4>)
 800092e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8000932:	8013      	strh	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000934:	b662      	cpsie	i
}
 8000936:	bf00      	nop

	__enable_irq();
}
 8000938:	bf00      	nop
 800093a:	3774      	adds	r7, #116	; 0x74
 800093c:	46bd      	mov	sp, r7
 800093e:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8000942:	b004      	add	sp, #16
 8000944:	4770      	bx	lr
 8000946:	bf00      	nop
 8000948:	20000468 	.word	0x20000468
 800094c:	20000404 	.word	0x20000404
 8000950:	2000008c 	.word	0x2000008c
 8000954:	2000046a 	.word	0x2000046a

08000958 <analyze_frame>:

// Analyze frame content
uint8_t analyze_frame(char *message)
{
 8000958:	b590      	push	{r4, r7, lr}
 800095a:	b0a3      	sub	sp, #140	; 0x8c
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
	// Store last analyzed char position
	__IO uint16_t collection_index = 0;
 8000960:	2300      	movs	r3, #0
 8000962:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72

	// Save frame-check state
	__IO uint8_t sw_state = 0;
 8000966:	2300      	movs	r3, #0
 8000968:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71

	// Check for '#' and ';' characters in received message
	char *frame_begin;
	char *frame_end;

	frame_begin = strchr(message, '#');
 800096c:	2123      	movs	r1, #35	; 0x23
 800096e:	6878      	ldr	r0, [r7, #4]
 8000970:	f003 ffa4 	bl	80048bc <strchr>
 8000974:	67b8      	str	r0, [r7, #120]	; 0x78
	frame_end = strchr(message, ';');
 8000976:	213b      	movs	r1, #59	; 0x3b
 8000978:	6878      	ldr	r0, [r7, #4]
 800097a:	f003 ff9f 	bl	80048bc <strchr>
 800097e:	6778      	str	r0, [r7, #116]	; 0x74

	if (frame_begin == NULL || frame_end == NULL)
 8000980:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000982:	2b00      	cmp	r3, #0
 8000984:	d002      	beq.n	800098c <analyze_frame+0x34>
 8000986:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000988:	2b00      	cmp	r3, #0
 800098a:	d104      	bne.n	8000996 <analyze_frame+0x3e>
	{
		return_message("NOFRAMECHARS\r\n");
 800098c:	48b4      	ldr	r0, [pc, #720]	; (8000c60 <analyze_frame+0x308>)
 800098e:	f7ff ff71 	bl	8000874 <return_message>
		return 0;
 8000992:	2300      	movs	r3, #0
 8000994:	e35d      	b.n	8001052 <analyze_frame+0x6fa>
	}

	// Set frame status to incomplete
	frame_complete = 0;
 8000996:	4bb3      	ldr	r3, [pc, #716]	; (8000c64 <analyze_frame+0x30c>)
 8000998:	2200      	movs	r2, #0
 800099a:	701a      	strb	r2, [r3, #0]

	// Reset checksum variables
	command_checksum = 0;
 800099c:	4bb2      	ldr	r3, [pc, #712]	; (8000c68 <analyze_frame+0x310>)
 800099e:	2200      	movs	r2, #0
 80009a0:	801a      	strh	r2, [r3, #0]
	checksum_value = 0;
 80009a2:	4bb2      	ldr	r3, [pc, #712]	; (8000c6c <analyze_frame+0x314>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	801a      	strh	r2, [r3, #0]

	while (frame_complete != 1)
 80009a8:	e345      	b.n	8001036 <analyze_frame+0x6de>
	{
		switch (sw_state)
 80009aa:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 80009ae:	b2db      	uxtb	r3, r3
 80009b0:	2b06      	cmp	r3, #6
 80009b2:	f200 8340 	bhi.w	8001036 <analyze_frame+0x6de>
 80009b6:	a201      	add	r2, pc, #4	; (adr r2, 80009bc <analyze_frame+0x64>)
 80009b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009bc:	080009fd 	.word	0x080009fd
 80009c0:	08000a61 	.word	0x08000a61
 80009c4:	08000b3f 	.word	0x08000b3f
 80009c8:	08000c1d 	.word	0x08000c1d
 80009cc:	08000d63 	.word	0x08000d63
 80009d0:	08000eb9 	.word	0x08000eb9
 80009d4:	08000ffd 	.word	0x08000ffd
		{
		case 0:
			// Skip any character before '#' is found
			while (message[collection_index] != '#')
			{
				if (message[collection_index] == '\0')
 80009d8:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 80009dc:	b29b      	uxth	r3, r3
 80009de:	461a      	mov	r2, r3
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	4413      	add	r3, r2
 80009e4:	781b      	ldrb	r3, [r3, #0]
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d101      	bne.n	80009ee <analyze_frame+0x96>
					return 0;
 80009ea:	2300      	movs	r3, #0
 80009ec:	e331      	b.n	8001052 <analyze_frame+0x6fa>
				else
					collection_index++;
 80009ee:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 80009f2:	b29b      	uxth	r3, r3
 80009f4:	3301      	adds	r3, #1
 80009f6:	b29b      	uxth	r3, r3
 80009f8:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
			while (message[collection_index] != '#')
 80009fc:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8000a00:	b29b      	uxth	r3, r3
 8000a02:	461a      	mov	r2, r3
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	4413      	add	r3, r2
 8000a08:	781b      	ldrb	r3, [r3, #0]
 8000a0a:	2b23      	cmp	r3, #35	; 0x23
 8000a0c:	d1e4      	bne.n	80009d8 <analyze_frame+0x80>
			}

			// Get frame start char ( '#' )
			while (message[collection_index] == '#')
 8000a0e:	e01a      	b.n	8000a46 <analyze_frame+0xee>
			{
				if (message[collection_index+1] == ';' && message[collection_index+2] == '\0')
 8000a10:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8000a14:	b29b      	uxth	r3, r3
 8000a16:	3301      	adds	r3, #1
 8000a18:	687a      	ldr	r2, [r7, #4]
 8000a1a:	4413      	add	r3, r2
 8000a1c:	781b      	ldrb	r3, [r3, #0]
 8000a1e:	2b3b      	cmp	r3, #59	; 0x3b
 8000a20:	d10a      	bne.n	8000a38 <analyze_frame+0xe0>
 8000a22:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8000a26:	b29b      	uxth	r3, r3
 8000a28:	3302      	adds	r3, #2
 8000a2a:	687a      	ldr	r2, [r7, #4]
 8000a2c:	4413      	add	r3, r2
 8000a2e:	781b      	ldrb	r3, [r3, #0]
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d101      	bne.n	8000a38 <analyze_frame+0xe0>
					return 0;
 8000a34:	2300      	movs	r3, #0
 8000a36:	e30c      	b.n	8001052 <analyze_frame+0x6fa>
				else
					collection_index++;
 8000a38:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8000a3c:	b29b      	uxth	r3, r3
 8000a3e:	3301      	adds	r3, #1
 8000a40:	b29b      	uxth	r3, r3
 8000a42:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
			while (message[collection_index] == '#')
 8000a46:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8000a4a:	b29b      	uxth	r3, r3
 8000a4c:	461a      	mov	r2, r3
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	4413      	add	r3, r2
 8000a52:	781b      	ldrb	r3, [r3, #0]
 8000a54:	2b23      	cmp	r3, #35	; 0x23
 8000a56:	d0db      	beq.n	8000a10 <analyze_frame+0xb8>
			}

			// Change sw_state
			sw_state = 1;
 8000a58:	2301      	movs	r3, #1
 8000a5a:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
			break;
 8000a5e:	e2ea      	b.n	8001036 <analyze_frame+0x6de>

		case 1:
			// Get sender
			for (uint8_t i=0; i<3; i++)
 8000a60:	2300      	movs	r3, #0
 8000a62:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 8000a66:	e05c      	b.n	8000b22 <analyze_frame+0x1ca>
			{
				if (char_is_frame_start_end(message[collection_index]) == 1 || message[collection_index] == ' ')
 8000a68:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8000a6c:	b29b      	uxth	r3, r3
 8000a6e:	461a      	mov	r2, r3
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	4413      	add	r3, r2
 8000a74:	781b      	ldrb	r3, [r3, #0]
 8000a76:	4618      	mov	r0, r3
 8000a78:	f7ff fe5c 	bl	8000734 <char_is_frame_start_end>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	2b01      	cmp	r3, #1
 8000a80:	d008      	beq.n	8000a94 <analyze_frame+0x13c>
 8000a82:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8000a86:	b29b      	uxth	r3, r3
 8000a88:	461a      	mov	r2, r3
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	4413      	add	r3, r2
 8000a8e:	781b      	ldrb	r3, [r3, #0]
 8000a90:	2b20      	cmp	r3, #32
 8000a92:	d115      	bne.n	8000ac0 <analyze_frame+0x168>
				{
					// Send [CHECKSENDER] message
					char CHECKSENDER[] = "CHECKSENDER\r\n";
 8000a94:	4b76      	ldr	r3, [pc, #472]	; (8000c70 <analyze_frame+0x318>)
 8000a96:	f107 0460 	add.w	r4, r7, #96	; 0x60
 8000a9a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000a9c:	c407      	stmia	r4!, {r0, r1, r2}
 8000a9e:	8023      	strh	r3, [r4, #0]
					return_message(CHECKSENDER);
 8000aa0:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f7ff fee5 	bl	8000874 <return_message>
					while (i<3)
 8000aaa:	e004      	b.n	8000ab6 <analyze_frame+0x15e>
						i++;
 8000aac:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8000ab0:	3301      	adds	r3, #1
 8000ab2:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
					while (i<3)
 8000ab6:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8000aba:	2b02      	cmp	r3, #2
 8000abc:	d9f6      	bls.n	8000aac <analyze_frame+0x154>
				{
 8000abe:	e02b      	b.n	8000b18 <analyze_frame+0x1c0>
//					return_message(message[collection_index]);
//					return 0;
				}
				else if (i == 2)
 8000ac0:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8000ac4:	2b02      	cmp	r3, #2
 8000ac6:	d115      	bne.n	8000af4 <analyze_frame+0x19c>
				{
					sender[i] = message[collection_index];
 8000ac8:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8000acc:	b29b      	uxth	r3, r3
 8000ace:	461a      	mov	r2, r3
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	441a      	add	r2, r3
 8000ad4:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8000ad8:	7811      	ldrb	r1, [r2, #0]
 8000ada:	4a66      	ldr	r2, [pc, #408]	; (8000c74 <analyze_frame+0x31c>)
 8000adc:	54d1      	strb	r1, [r2, r3]
					collection_index++;
 8000ade:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8000ae2:	b29b      	uxth	r3, r3
 8000ae4:	3301      	adds	r3, #1
 8000ae6:	b29b      	uxth	r3, r3
 8000ae8:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
					sw_state = 2;
 8000aec:	2302      	movs	r3, #2
 8000aee:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
 8000af2:	e011      	b.n	8000b18 <analyze_frame+0x1c0>
				}
				else
				{
					sender[i] = message[collection_index];
 8000af4:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8000af8:	b29b      	uxth	r3, r3
 8000afa:	461a      	mov	r2, r3
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	441a      	add	r2, r3
 8000b00:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8000b04:	7811      	ldrb	r1, [r2, #0]
 8000b06:	4a5b      	ldr	r2, [pc, #364]	; (8000c74 <analyze_frame+0x31c>)
 8000b08:	54d1      	strb	r1, [r2, r3]
					collection_index++;
 8000b0a:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8000b0e:	b29b      	uxth	r3, r3
 8000b10:	3301      	adds	r3, #1
 8000b12:	b29b      	uxth	r3, r3
 8000b14:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
			for (uint8_t i=0; i<3; i++)
 8000b18:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8000b1c:	3301      	adds	r3, #1
 8000b1e:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 8000b22:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8000b26:	2b02      	cmp	r3, #2
 8000b28:	d99e      	bls.n	8000a68 <analyze_frame+0x110>
				}
			}

			if (sw_state == 1)
 8000b2a:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 8000b2e:	b2db      	uxtb	r3, r3
 8000b30:	2b01      	cmp	r3, #1
 8000b32:	f040 8280 	bne.w	8001036 <analyze_frame+0x6de>
				// Reset sw_state
				sw_state = 0;
 8000b36:	2300      	movs	r3, #0
 8000b38:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
			break;
 8000b3c:	e27b      	b.n	8001036 <analyze_frame+0x6de>

		case 2:
			// Get receiver
			for (uint8_t i=0; i<3; i++)
 8000b3e:	2300      	movs	r3, #0
 8000b40:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 8000b44:	e05c      	b.n	8000c00 <analyze_frame+0x2a8>
			{
				if (char_is_frame_start_end(message[collection_index]) == 1 || message[collection_index] == ' ')
 8000b46:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8000b4a:	b29b      	uxth	r3, r3
 8000b4c:	461a      	mov	r2, r3
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	4413      	add	r3, r2
 8000b52:	781b      	ldrb	r3, [r3, #0]
 8000b54:	4618      	mov	r0, r3
 8000b56:	f7ff fded 	bl	8000734 <char_is_frame_start_end>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	2b01      	cmp	r3, #1
 8000b5e:	d008      	beq.n	8000b72 <analyze_frame+0x21a>
 8000b60:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8000b64:	b29b      	uxth	r3, r3
 8000b66:	461a      	mov	r2, r3
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	4413      	add	r3, r2
 8000b6c:	781b      	ldrb	r3, [r3, #0]
 8000b6e:	2b20      	cmp	r3, #32
 8000b70:	d115      	bne.n	8000b9e <analyze_frame+0x246>
				{
					// Send [CHECKRECEIVER] message
					char CHECKRECEIVER[] = "CHECKRECEIVER\r\n";
 8000b72:	4b41      	ldr	r3, [pc, #260]	; (8000c78 <analyze_frame+0x320>)
 8000b74:	f107 0450 	add.w	r4, r7, #80	; 0x50
 8000b78:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000b7a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
					return_message(CHECKRECEIVER);
 8000b7e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000b82:	4618      	mov	r0, r3
 8000b84:	f7ff fe76 	bl	8000874 <return_message>
					while (i<3)
 8000b88:	e004      	b.n	8000b94 <analyze_frame+0x23c>
						i++;
 8000b8a:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 8000b8e:	3301      	adds	r3, #1
 8000b90:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
					while (i<3)
 8000b94:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 8000b98:	2b02      	cmp	r3, #2
 8000b9a:	d9f6      	bls.n	8000b8a <analyze_frame+0x232>
				{
 8000b9c:	e02b      	b.n	8000bf6 <analyze_frame+0x29e>

//					return_message(message[collection_index]);
//					return 0;
				}
				else if (i == 2)
 8000b9e:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 8000ba2:	2b02      	cmp	r3, #2
 8000ba4:	d115      	bne.n	8000bd2 <analyze_frame+0x27a>
				{
					receiver[i] = message[collection_index];
 8000ba6:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8000baa:	b29b      	uxth	r3, r3
 8000bac:	461a      	mov	r2, r3
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	441a      	add	r2, r3
 8000bb2:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 8000bb6:	7811      	ldrb	r1, [r2, #0]
 8000bb8:	4a30      	ldr	r2, [pc, #192]	; (8000c7c <analyze_frame+0x324>)
 8000bba:	54d1      	strb	r1, [r2, r3]
					collection_index++;
 8000bbc:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8000bc0:	b29b      	uxth	r3, r3
 8000bc2:	3301      	adds	r3, #1
 8000bc4:	b29b      	uxth	r3, r3
 8000bc6:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
					sw_state = 3;
 8000bca:	2303      	movs	r3, #3
 8000bcc:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
 8000bd0:	e011      	b.n	8000bf6 <analyze_frame+0x29e>
				}
				else
				{
					receiver[i] = message[collection_index];
 8000bd2:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8000bd6:	b29b      	uxth	r3, r3
 8000bd8:	461a      	mov	r2, r3
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	441a      	add	r2, r3
 8000bde:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 8000be2:	7811      	ldrb	r1, [r2, #0]
 8000be4:	4a25      	ldr	r2, [pc, #148]	; (8000c7c <analyze_frame+0x324>)
 8000be6:	54d1      	strb	r1, [r2, r3]
					collection_index++;
 8000be8:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8000bec:	b29b      	uxth	r3, r3
 8000bee:	3301      	adds	r3, #1
 8000bf0:	b29b      	uxth	r3, r3
 8000bf2:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
			for (uint8_t i=0; i<3; i++)
 8000bf6:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 8000bfa:	3301      	adds	r3, #1
 8000bfc:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 8000c00:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 8000c04:	2b02      	cmp	r3, #2
 8000c06:	d99e      	bls.n	8000b46 <analyze_frame+0x1ee>
				}

			}

			if (sw_state == 2)
 8000c08:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 8000c0c:	b2db      	uxtb	r3, r3
 8000c0e:	2b02      	cmp	r3, #2
 8000c10:	f040 8211 	bne.w	8001036 <analyze_frame+0x6de>
				// Reset sw_state
				sw_state = 0;
 8000c14:	2300      	movs	r3, #0
 8000c16:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
			break;
 8000c1a:	e20c      	b.n	8001036 <analyze_frame+0x6de>

		case 3:
			// Get command length
			for (uint8_t i=0; i<3; i++)
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
 8000c22:	e06a      	b.n	8000cfa <analyze_frame+0x3a2>
			{
				if (!(message[collection_index] >= 0x30 && message[collection_index] <= 0x39))
 8000c24:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8000c28:	b29b      	uxth	r3, r3
 8000c2a:	461a      	mov	r2, r3
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	4413      	add	r3, r2
 8000c30:	781b      	ldrb	r3, [r3, #0]
 8000c32:	2b2f      	cmp	r3, #47	; 0x2f
 8000c34:	d908      	bls.n	8000c48 <analyze_frame+0x2f0>
 8000c36:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8000c3a:	b29b      	uxth	r3, r3
 8000c3c:	461a      	mov	r2, r3
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	4413      	add	r3, r2
 8000c42:	781b      	ldrb	r3, [r3, #0]
 8000c44:	2b39      	cmp	r3, #57	; 0x39
 8000c46:	d927      	bls.n	8000c98 <analyze_frame+0x340>
				{
					// Send [CHECKLENGTH] message
					char CHECKLENGTH[] = "CHECKLENGTH\r\n";
 8000c48:	4b0d      	ldr	r3, [pc, #52]	; (8000c80 <analyze_frame+0x328>)
 8000c4a:	f107 0440 	add.w	r4, r7, #64	; 0x40
 8000c4e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000c50:	c407      	stmia	r4!, {r0, r1, r2}
 8000c52:	8023      	strh	r3, [r4, #0]
					return_message(CHECKLENGTH);
 8000c54:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000c58:	4618      	mov	r0, r3
 8000c5a:	f7ff fe0b 	bl	8000874 <return_message>
					while (i<3)
 8000c5e:	e016      	b.n	8000c8e <analyze_frame+0x336>
 8000c60:	080052e4 	.word	0x080052e4
 8000c64:	2000038f 	.word	0x2000038f
 8000c68:	20000396 	.word	0x20000396
 8000c6c:	20000394 	.word	0x20000394
 8000c70:	080052f4 	.word	0x080052f4
 8000c74:	20000180 	.word	0x20000180
 8000c78:	08005304 	.word	0x08005304
 8000c7c:	20000184 	.word	0x20000184
 8000c80:	08005314 	.word	0x08005314
						i++;
 8000c84:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 8000c88:	3301      	adds	r3, #1
 8000c8a:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
					while (i<3)
 8000c8e:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 8000c92:	2b02      	cmp	r3, #2
 8000c94:	d9f6      	bls.n	8000c84 <analyze_frame+0x32c>
				{
 8000c96:	e02b      	b.n	8000cf0 <analyze_frame+0x398>

//					return 0;
				}
				else if (i == 2)
 8000c98:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 8000c9c:	2b02      	cmp	r3, #2
 8000c9e:	d115      	bne.n	8000ccc <analyze_frame+0x374>
				{
					command_chars[i] = message[collection_index];
 8000ca0:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8000ca4:	b29b      	uxth	r3, r3
 8000ca6:	461a      	mov	r2, r3
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	441a      	add	r2, r3
 8000cac:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 8000cb0:	7811      	ldrb	r1, [r2, #0]
 8000cb2:	4aa4      	ldr	r2, [pc, #656]	; (8000f44 <analyze_frame+0x5ec>)
 8000cb4:	54d1      	strb	r1, [r2, r3]
					collection_index++;
 8000cb6:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8000cba:	b29b      	uxth	r3, r3
 8000cbc:	3301      	adds	r3, #1
 8000cbe:	b29b      	uxth	r3, r3
 8000cc0:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
					sw_state = 4;
 8000cc4:	2304      	movs	r3, #4
 8000cc6:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
 8000cca:	e011      	b.n	8000cf0 <analyze_frame+0x398>
				}
				else
				{
					command_chars[i] = message[collection_index];
 8000ccc:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8000cd0:	b29b      	uxth	r3, r3
 8000cd2:	461a      	mov	r2, r3
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	441a      	add	r2, r3
 8000cd8:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 8000cdc:	7811      	ldrb	r1, [r2, #0]
 8000cde:	4a99      	ldr	r2, [pc, #612]	; (8000f44 <analyze_frame+0x5ec>)
 8000ce0:	54d1      	strb	r1, [r2, r3]
					collection_index++;
 8000ce2:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8000ce6:	b29b      	uxth	r3, r3
 8000ce8:	3301      	adds	r3, #1
 8000cea:	b29b      	uxth	r3, r3
 8000cec:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
			for (uint8_t i=0; i<3; i++)
 8000cf0:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 8000cf4:	3301      	adds	r3, #1
 8000cf6:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
 8000cfa:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 8000cfe:	2b02      	cmp	r3, #2
 8000d00:	d990      	bls.n	8000c24 <analyze_frame+0x2cc>
				}
			}

			// Get data field length as integer value
			// Use length to get characters from 'data' array in next step
			command_length = atoi(command_chars);
 8000d02:	4890      	ldr	r0, [pc, #576]	; (8000f44 <analyze_frame+0x5ec>)
 8000d04:	f003 fda3 	bl	800484e <atoi>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	b29a      	uxth	r2, r3
 8000d0c:	4b8e      	ldr	r3, [pc, #568]	; (8000f48 <analyze_frame+0x5f0>)
 8000d0e:	801a      	strh	r2, [r3, #0]

			if (command_length > MAX_DATA_LENGTH)
 8000d10:	4b8d      	ldr	r3, [pc, #564]	; (8000f48 <analyze_frame+0x5f0>)
 8000d12:	881b      	ldrh	r3, [r3, #0]
 8000d14:	b29b      	uxth	r3, r3
 8000d16:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000d1a:	d90d      	bls.n	8000d38 <analyze_frame+0x3e0>
			{
				// Send [DATAOVERFLOW] message
				char DATAOVERFLOW[] = "DATAOVERFLOW\r\n";
 8000d1c:	4b8b      	ldr	r3, [pc, #556]	; (8000f4c <analyze_frame+0x5f4>)
 8000d1e:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8000d22:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d24:	c407      	stmia	r4!, {r0, r1, r2}
 8000d26:	8023      	strh	r3, [r4, #0]
 8000d28:	3402      	adds	r4, #2
 8000d2a:	0c1b      	lsrs	r3, r3, #16
 8000d2c:	7023      	strb	r3, [r4, #0]
				return_message(DATAOVERFLOW);
 8000d2e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000d32:	4618      	mov	r0, r3
 8000d34:	f7ff fd9e 	bl	8000874 <return_message>
//				return 0;
			}

			// Pass command length to the variable outside the function
			data_len = command_length;
 8000d38:	4b83      	ldr	r3, [pc, #524]	; (8000f48 <analyze_frame+0x5f0>)
 8000d3a:	881b      	ldrh	r3, [r3, #0]
 8000d3c:	b29a      	uxth	r2, r3
 8000d3e:	4b84      	ldr	r3, [pc, #528]	; (8000f50 <analyze_frame+0x5f8>)
 8000d40:	801a      	strh	r2, [r3, #0]

			if (sw_state == 3 || command_length > MAX_DATA_LENGTH)
 8000d42:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 8000d46:	b2db      	uxtb	r3, r3
 8000d48:	2b03      	cmp	r3, #3
 8000d4a:	d006      	beq.n	8000d5a <analyze_frame+0x402>
 8000d4c:	4b7e      	ldr	r3, [pc, #504]	; (8000f48 <analyze_frame+0x5f0>)
 8000d4e:	881b      	ldrh	r3, [r3, #0]
 8000d50:	b29b      	uxth	r3, r3
 8000d52:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000d56:	f240 816e 	bls.w	8001036 <analyze_frame+0x6de>
				// Reset sw_state
				sw_state = 0;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
			break;
 8000d60:	e169      	b.n	8001036 <analyze_frame+0x6de>

		case 4:
			// Get data
			if (command_length == 0)
 8000d62:	4b79      	ldr	r3, [pc, #484]	; (8000f48 <analyze_frame+0x5f0>)
 8000d64:	881b      	ldrh	r3, [r3, #0]
 8000d66:	b29b      	uxth	r3, r3
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d103      	bne.n	8000d74 <analyze_frame+0x41c>
			{
				sw_state = 5;
 8000d6c:	2305      	movs	r3, #5
 8000d6e:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
				break;
 8000d72:	e160      	b.n	8001036 <analyze_frame+0x6de>
			}

			for (uint16_t i=0; i<command_length; i++)
 8000d74:	2300      	movs	r3, #0
 8000d76:	f8a7 3082 	strh.w	r3, [r7, #130]	; 0x82
 8000d7a:	e05a      	b.n	8000e32 <analyze_frame+0x4da>
			{
				if (char_is_frame_start_end(message[collection_index]) == 1)
 8000d7c:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8000d80:	b29b      	uxth	r3, r3
 8000d82:	461a      	mov	r2, r3
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	4413      	add	r3, r2
 8000d88:	781b      	ldrb	r3, [r3, #0]
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f7ff fcd2 	bl	8000734 <char_is_frame_start_end>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b01      	cmp	r3, #1
 8000d94:	d118      	bne.n	8000dc8 <analyze_frame+0x470>
				{
					// Send [CHECKDATA] message
					char CHECKDATA[] = "CHECKDATA\r\n";
 8000d96:	4a6f      	ldr	r2, [pc, #444]	; (8000f54 <analyze_frame+0x5fc>)
 8000d98:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d9c:	ca07      	ldmia	r2, {r0, r1, r2}
 8000d9e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
					return_message(CHECKDATA);
 8000da2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000da6:	4618      	mov	r0, r3
 8000da8:	f7ff fd64 	bl	8000874 <return_message>
					while (i<command_length)
 8000dac:	e004      	b.n	8000db8 <analyze_frame+0x460>
						i++;
 8000dae:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 8000db2:	3301      	adds	r3, #1
 8000db4:	f8a7 3082 	strh.w	r3, [r7, #130]	; 0x82
					while (i<command_length)
 8000db8:	4b63      	ldr	r3, [pc, #396]	; (8000f48 <analyze_frame+0x5f0>)
 8000dba:	881b      	ldrh	r3, [r3, #0]
 8000dbc:	b29b      	uxth	r3, r3
 8000dbe:	f8b7 2082 	ldrh.w	r2, [r7, #130]	; 0x82
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	d3f3      	bcc.n	8000dae <analyze_frame+0x456>
 8000dc6:	e02f      	b.n	8000e28 <analyze_frame+0x4d0>

//					return 0;
				}
				else if (i == (command_length-1))
 8000dc8:	f8b7 2082 	ldrh.w	r2, [r7, #130]	; 0x82
 8000dcc:	4b5e      	ldr	r3, [pc, #376]	; (8000f48 <analyze_frame+0x5f0>)
 8000dce:	881b      	ldrh	r3, [r3, #0]
 8000dd0:	b29b      	uxth	r3, r3
 8000dd2:	3b01      	subs	r3, #1
 8000dd4:	429a      	cmp	r2, r3
 8000dd6:	d115      	bne.n	8000e04 <analyze_frame+0x4ac>
				{
					data[i] = message[collection_index];
 8000dd8:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8000ddc:	b29b      	uxth	r3, r3
 8000dde:	461a      	mov	r2, r3
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	441a      	add	r2, r3
 8000de4:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 8000de8:	7811      	ldrb	r1, [r2, #0]
 8000dea:	4a5b      	ldr	r2, [pc, #364]	; (8000f58 <analyze_frame+0x600>)
 8000dec:	54d1      	strb	r1, [r2, r3]
					collection_index++;
 8000dee:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8000df2:	b29b      	uxth	r3, r3
 8000df4:	3301      	adds	r3, #1
 8000df6:	b29b      	uxth	r3, r3
 8000df8:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
					sw_state = 5;
 8000dfc:	2305      	movs	r3, #5
 8000dfe:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
 8000e02:	e011      	b.n	8000e28 <analyze_frame+0x4d0>
				}
				else
				{
					data[i] = message[collection_index];
 8000e04:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8000e08:	b29b      	uxth	r3, r3
 8000e0a:	461a      	mov	r2, r3
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	441a      	add	r2, r3
 8000e10:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 8000e14:	7811      	ldrb	r1, [r2, #0]
 8000e16:	4a50      	ldr	r2, [pc, #320]	; (8000f58 <analyze_frame+0x600>)
 8000e18:	54d1      	strb	r1, [r2, r3]
					collection_index++;
 8000e1a:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8000e1e:	b29b      	uxth	r3, r3
 8000e20:	3301      	adds	r3, #1
 8000e22:	b29b      	uxth	r3, r3
 8000e24:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
			for (uint16_t i=0; i<command_length; i++)
 8000e28:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 8000e2c:	3301      	adds	r3, #1
 8000e2e:	f8a7 3082 	strh.w	r3, [r7, #130]	; 0x82
 8000e32:	4b45      	ldr	r3, [pc, #276]	; (8000f48 <analyze_frame+0x5f0>)
 8000e34:	881b      	ldrh	r3, [r3, #0]
 8000e36:	b29b      	uxth	r3, r3
 8000e38:	f8b7 2082 	ldrh.w	r2, [r7, #130]	; 0x82
 8000e3c:	429a      	cmp	r2, r3
 8000e3e:	d39d      	bcc.n	8000d7c <analyze_frame+0x424>
				}
			}

			// Convert command to checksum value
			for (uint16_t i=0; i<command_length; i++)
 8000e40:	2300      	movs	r3, #0
 8000e42:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
 8000e46:	e010      	b.n	8000e6a <analyze_frame+0x512>
				command_checksum += data[i];
 8000e48:	f8b7 3080 	ldrh.w	r3, [r7, #128]	; 0x80
 8000e4c:	4a42      	ldr	r2, [pc, #264]	; (8000f58 <analyze_frame+0x600>)
 8000e4e:	5cd3      	ldrb	r3, [r2, r3]
 8000e50:	b29a      	uxth	r2, r3
 8000e52:	4b42      	ldr	r3, [pc, #264]	; (8000f5c <analyze_frame+0x604>)
 8000e54:	881b      	ldrh	r3, [r3, #0]
 8000e56:	b29b      	uxth	r3, r3
 8000e58:	4413      	add	r3, r2
 8000e5a:	b29a      	uxth	r2, r3
 8000e5c:	4b3f      	ldr	r3, [pc, #252]	; (8000f5c <analyze_frame+0x604>)
 8000e5e:	801a      	strh	r2, [r3, #0]
			for (uint16_t i=0; i<command_length; i++)
 8000e60:	f8b7 3080 	ldrh.w	r3, [r7, #128]	; 0x80
 8000e64:	3301      	adds	r3, #1
 8000e66:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
 8000e6a:	4b37      	ldr	r3, [pc, #220]	; (8000f48 <analyze_frame+0x5f0>)
 8000e6c:	881b      	ldrh	r3, [r3, #0]
 8000e6e:	b29b      	uxth	r3, r3
 8000e70:	f8b7 2080 	ldrh.w	r2, [r7, #128]	; 0x80
 8000e74:	429a      	cmp	r2, r3
 8000e76:	d3e7      	bcc.n	8000e48 <analyze_frame+0x4f0>
			command_checksum %= 1000;
 8000e78:	4b38      	ldr	r3, [pc, #224]	; (8000f5c <analyze_frame+0x604>)
 8000e7a:	881b      	ldrh	r3, [r3, #0]
 8000e7c:	b29b      	uxth	r3, r3
 8000e7e:	4a38      	ldr	r2, [pc, #224]	; (8000f60 <analyze_frame+0x608>)
 8000e80:	fba2 1203 	umull	r1, r2, r2, r3
 8000e84:	0992      	lsrs	r2, r2, #6
 8000e86:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000e8a:	fb01 f202 	mul.w	r2, r1, r2
 8000e8e:	1a9b      	subs	r3, r3, r2
 8000e90:	b29a      	uxth	r2, r3
 8000e92:	4b32      	ldr	r3, [pc, #200]	; (8000f5c <analyze_frame+0x604>)
 8000e94:	801a      	strh	r2, [r3, #0]

			if (sw_state == 4)
 8000e96:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 8000e9a:	b2db      	uxtb	r3, r3
 8000e9c:	2b04      	cmp	r3, #4
 8000e9e:	f040 80ca 	bne.w	8001036 <analyze_frame+0x6de>
			{
				// Clear data array
				clear_array(data, data_len);
 8000ea2:	4b2b      	ldr	r3, [pc, #172]	; (8000f50 <analyze_frame+0x5f8>)
 8000ea4:	881b      	ldrh	r3, [r3, #0]
 8000ea6:	b29b      	uxth	r3, r3
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	482b      	ldr	r0, [pc, #172]	; (8000f58 <analyze_frame+0x600>)
 8000eac:	f7ff fc56 	bl	800075c <clear_array>

				// Reset sw_state
				sw_state = 0;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
			}
			break;
 8000eb6:	e0be      	b.n	8001036 <analyze_frame+0x6de>

		case 5:
			// Get checksum
			for (uint8_t i=0; i<3; i++)
 8000eb8:	2300      	movs	r3, #0
 8000eba:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8000ebe:	e06c      	b.n	8000f9a <analyze_frame+0x642>
			{
				if (!(message[collection_index] >= 0x30 && message[collection_index] <= 0x39))
 8000ec0:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8000ec4:	b29b      	uxth	r3, r3
 8000ec6:	461a      	mov	r2, r3
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	4413      	add	r3, r2
 8000ecc:	781b      	ldrb	r3, [r3, #0]
 8000ece:	2b2f      	cmp	r3, #47	; 0x2f
 8000ed0:	d908      	bls.n	8000ee4 <analyze_frame+0x58c>
 8000ed2:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8000ed6:	b29b      	uxth	r3, r3
 8000ed8:	461a      	mov	r2, r3
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	4413      	add	r3, r2
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	2b39      	cmp	r3, #57	; 0x39
 8000ee2:	d915      	bls.n	8000f10 <analyze_frame+0x5b8>
				{
					// Send [CHECKCSUM] message
					char CHECKCSUM[] = "CHECKCSUM\r\n";
 8000ee4:	4a1f      	ldr	r2, [pc, #124]	; (8000f64 <analyze_frame+0x60c>)
 8000ee6:	f107 0318 	add.w	r3, r7, #24
 8000eea:	ca07      	ldmia	r2, {r0, r1, r2}
 8000eec:	e883 0007 	stmia.w	r3, {r0, r1, r2}
					return_message(CHECKCSUM);
 8000ef0:	f107 0318 	add.w	r3, r7, #24
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f7ff fcbd 	bl	8000874 <return_message>
					while (i<3)
 8000efa:	e004      	b.n	8000f06 <analyze_frame+0x5ae>
						i++;
 8000efc:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8000f00:	3301      	adds	r3, #1
 8000f02:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
					while (i<3)
 8000f06:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8000f0a:	2b02      	cmp	r3, #2
 8000f0c:	d9f6      	bls.n	8000efc <analyze_frame+0x5a4>
				{
 8000f0e:	e03f      	b.n	8000f90 <analyze_frame+0x638>

//					return 0;
				}
				else if (i == 2)
 8000f10:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8000f14:	2b02      	cmp	r3, #2
 8000f16:	d129      	bne.n	8000f6c <analyze_frame+0x614>
				{
					checksum[i] = message[collection_index];
 8000f18:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8000f1c:	b29b      	uxth	r3, r3
 8000f1e:	461a      	mov	r2, r3
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	441a      	add	r2, r3
 8000f24:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8000f28:	7811      	ldrb	r1, [r2, #0]
 8000f2a:	4a0f      	ldr	r2, [pc, #60]	; (8000f68 <analyze_frame+0x610>)
 8000f2c:	54d1      	strb	r1, [r2, r3]
					collection_index++;
 8000f2e:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8000f32:	b29b      	uxth	r3, r3
 8000f34:	3301      	adds	r3, #1
 8000f36:	b29b      	uxth	r3, r3
 8000f38:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
					sw_state = 6;
 8000f3c:	2306      	movs	r3, #6
 8000f3e:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
 8000f42:	e025      	b.n	8000f90 <analyze_frame+0x638>
 8000f44:	20000188 	.word	0x20000188
 8000f48:	20000392 	.word	0x20000392
 8000f4c:	08005324 	.word	0x08005324
 8000f50:	20000398 	.word	0x20000398
 8000f54:	08005334 	.word	0x08005334
 8000f58:	2000018c 	.word	0x2000018c
 8000f5c:	20000396 	.word	0x20000396
 8000f60:	10624dd3 	.word	0x10624dd3
 8000f64:	08005340 	.word	0x08005340
 8000f68:	2000038c 	.word	0x2000038c
				}
				else
				{
					checksum[i] = message[collection_index];
 8000f6c:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8000f70:	b29b      	uxth	r3, r3
 8000f72:	461a      	mov	r2, r3
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	441a      	add	r2, r3
 8000f78:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8000f7c:	7811      	ldrb	r1, [r2, #0]
 8000f7e:	4a37      	ldr	r2, [pc, #220]	; (800105c <analyze_frame+0x704>)
 8000f80:	54d1      	strb	r1, [r2, r3]
					collection_index++;
 8000f82:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8000f86:	b29b      	uxth	r3, r3
 8000f88:	3301      	adds	r3, #1
 8000f8a:	b29b      	uxth	r3, r3
 8000f8c:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
			for (uint8_t i=0; i<3; i++)
 8000f90:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8000f94:	3301      	adds	r3, #1
 8000f96:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8000f9a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8000f9e:	2b02      	cmp	r3, #2
 8000fa0:	d98e      	bls.n	8000ec0 <analyze_frame+0x568>
				}
			}

			// Convert array content to checksum value
			checksum_value = atoi(checksum);
 8000fa2:	482e      	ldr	r0, [pc, #184]	; (800105c <analyze_frame+0x704>)
 8000fa4:	f003 fc53 	bl	800484e <atoi>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	b29a      	uxth	r2, r3
 8000fac:	4b2c      	ldr	r3, [pc, #176]	; (8001060 <analyze_frame+0x708>)
 8000fae:	801a      	strh	r2, [r3, #0]

			// Compare the checksum values
			if (command_checksum != checksum_value)
 8000fb0:	4b2c      	ldr	r3, [pc, #176]	; (8001064 <analyze_frame+0x70c>)
 8000fb2:	881b      	ldrh	r3, [r3, #0]
 8000fb4:	b29a      	uxth	r2, r3
 8000fb6:	4b2a      	ldr	r3, [pc, #168]	; (8001060 <analyze_frame+0x708>)
 8000fb8:	881b      	ldrh	r3, [r3, #0]
 8000fba:	b29b      	uxth	r3, r3
 8000fbc:	429a      	cmp	r2, r3
 8000fbe:	d00d      	beq.n	8000fdc <analyze_frame+0x684>
			{
				// Send [CHECKCSUM] message
				char WRONGCSUM[] = "WRONGCSUM\r\n";
 8000fc0:	4a29      	ldr	r2, [pc, #164]	; (8001068 <analyze_frame+0x710>)
 8000fc2:	f107 030c 	add.w	r3, r7, #12
 8000fc6:	ca07      	ldmia	r2, {r0, r1, r2}
 8000fc8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
				return_message(WRONGCSUM);
 8000fcc:	f107 030c 	add.w	r3, r7, #12
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f7ff fc4f 	bl	8000874 <return_message>

				// Reset sw_state in next if-statement
				sw_state = 5;
 8000fd6:	2305      	movs	r3, #5
 8000fd8:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
			}

			if (sw_state == 5)
 8000fdc:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 8000fe0:	b2db      	uxtb	r3, r3
 8000fe2:	2b05      	cmp	r3, #5
 8000fe4:	d127      	bne.n	8001036 <analyze_frame+0x6de>
			{
				// Clear data array
				clear_array(data, data_len);
 8000fe6:	4b21      	ldr	r3, [pc, #132]	; (800106c <analyze_frame+0x714>)
 8000fe8:	881b      	ldrh	r3, [r3, #0]
 8000fea:	b29b      	uxth	r3, r3
 8000fec:	4619      	mov	r1, r3
 8000fee:	4820      	ldr	r0, [pc, #128]	; (8001070 <analyze_frame+0x718>)
 8000ff0:	f7ff fbb4 	bl	800075c <clear_array>

				// Reset sw_state
				sw_state = 0;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
			}
			break;
 8000ffa:	e01c      	b.n	8001036 <analyze_frame+0x6de>

		case 6:
			// Get frame end char ( ';' )
			if (message[collection_index] == ';')
 8000ffc:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8001000:	b29b      	uxth	r3, r3
 8001002:	461a      	mov	r2, r3
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	4413      	add	r3, r2
 8001008:	781b      	ldrb	r3, [r3, #0]
 800100a:	2b3b      	cmp	r3, #59	; 0x3b
 800100c:	d103      	bne.n	8001016 <analyze_frame+0x6be>
			{
				// Mark frame as complete
				frame_complete = 1;
 800100e:	4b19      	ldr	r3, [pc, #100]	; (8001074 <analyze_frame+0x71c>)
 8001010:	2201      	movs	r2, #1
 8001012:	701a      	strb	r2, [r3, #0]
				break;
 8001014:	e00f      	b.n	8001036 <analyze_frame+0x6de>
			}

			if (sw_state == 6)
 8001016:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 800101a:	b2db      	uxtb	r3, r3
 800101c:	2b06      	cmp	r3, #6
 800101e:	d109      	bne.n	8001034 <analyze_frame+0x6dc>
			{
				// Clear data array
				clear_array(data, data_len);
 8001020:	4b12      	ldr	r3, [pc, #72]	; (800106c <analyze_frame+0x714>)
 8001022:	881b      	ldrh	r3, [r3, #0]
 8001024:	b29b      	uxth	r3, r3
 8001026:	4619      	mov	r1, r3
 8001028:	4811      	ldr	r0, [pc, #68]	; (8001070 <analyze_frame+0x718>)
 800102a:	f7ff fb97 	bl	800075c <clear_array>

				// Reset sw_state
				sw_state = 0;
 800102e:	2300      	movs	r3, #0
 8001030:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
			}
			break;
 8001034:	bf00      	nop
	while (frame_complete != 1)
 8001036:	4b0f      	ldr	r3, [pc, #60]	; (8001074 <analyze_frame+0x71c>)
 8001038:	781b      	ldrb	r3, [r3, #0]
 800103a:	b2db      	uxtb	r3, r3
 800103c:	2b01      	cmp	r3, #1
 800103e:	f47f acb4 	bne.w	80009aa <analyze_frame+0x52>
		} /* switch end */
	} /* while end */

	if (frame_complete == 1)
 8001042:	4b0c      	ldr	r3, [pc, #48]	; (8001074 <analyze_frame+0x71c>)
 8001044:	781b      	ldrb	r3, [r3, #0]
 8001046:	b2db      	uxtb	r3, r3
 8001048:	2b01      	cmp	r3, #1
 800104a:	d101      	bne.n	8001050 <analyze_frame+0x6f8>
		return 1;
 800104c:	2301      	movs	r3, #1
 800104e:	e000      	b.n	8001052 <analyze_frame+0x6fa>
	else
		return 0;
 8001050:	2300      	movs	r3, #0
}
 8001052:	4618      	mov	r0, r3
 8001054:	378c      	adds	r7, #140	; 0x8c
 8001056:	46bd      	mov	sp, r7
 8001058:	bd90      	pop	{r4, r7, pc}
 800105a:	bf00      	nop
 800105c:	2000038c 	.word	0x2000038c
 8001060:	20000394 	.word	0x20000394
 8001064:	20000396 	.word	0x20000396
 8001068:	0800534c 	.word	0x0800534c
 800106c:	20000398 	.word	0x20000398
 8001070:	2000018c 	.word	0x2000018c
 8001074:	2000038f 	.word	0x2000038f

08001078 <execute_command>:

// Execute command
void execute_command(char *frame_command, uint16_t frame_command_length)
{
 8001078:	b480      	push	{r7}
 800107a:	b083      	sub	sp, #12
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
 8001080:	460b      	mov	r3, r1
 8001082:	807b      	strh	r3, [r7, #2]
//	{
//		// Return empty command message
//		for (uint16_t i=0; i<(sizeof(frameempty)-2); i++)
//			uart_print(frameempty[i]);
//	}
}
 8001084:	bf00      	nop
 8001086:	370c      	adds	r7, #12
 8001088:	46bd      	mov	sp, r7
 800108a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108e:	4770      	bx	lr

08001090 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001090:	b590      	push	{r4, r7, lr}
 8001092:	b085      	sub	sp, #20
 8001094:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001096:	f000 fb2a 	bl	80016ee <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800109a:	f000 f889 	bl	80011b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800109e:	f000 f925 	bl	80012ec <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80010a2:	f000 f8f3 	bl	800128c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart3, &character, 1);
 80010a6:	2201      	movs	r2, #1
 80010a8:	4937      	ldr	r1, [pc, #220]	; (8001188 <main+0xf8>)
 80010aa:	4838      	ldr	r0, [pc, #224]	; (800118c <main+0xfc>)
 80010ac:	f002 f8de 	bl	800326c <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Retrieve the message
	  if (char_is_endmessage(character))
 80010b0:	4b35      	ldr	r3, [pc, #212]	; (8001188 <main+0xf8>)
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	4618      	mov	r0, r3
 80010b6:	f7ff fab5 	bl	8000624 <char_is_endmessage>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d006      	beq.n	80010ce <main+0x3e>
		  message_length = get_message(message);
 80010c0:	4833      	ldr	r0, [pc, #204]	; (8001190 <main+0x100>)
 80010c2:	f7ff fb7f 	bl	80007c4 <get_message>
 80010c6:	4603      	mov	r3, r0
 80010c8:	461a      	mov	r2, r3
 80010ca:	4b32      	ldr	r3, [pc, #200]	; (8001194 <main+0x104>)
 80010cc:	801a      	strh	r2, [r3, #0]

	  // Analyze frame if message had any content
	  if (message_length > 0)
 80010ce:	4b31      	ldr	r3, [pc, #196]	; (8001194 <main+0x104>)
 80010d0:	881b      	ldrh	r3, [r3, #0]
 80010d2:	b29b      	uxth	r3, r3
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d0eb      	beq.n	80010b0 <main+0x20>
	  {
		  // Check if valid frame was found
		  valid_frame_found = analyze_frame(message);
 80010d8:	482d      	ldr	r0, [pc, #180]	; (8001190 <main+0x100>)
 80010da:	f7ff fc3d 	bl	8000958 <analyze_frame>
 80010de:	4603      	mov	r3, r0
 80010e0:	461a      	mov	r2, r3
 80010e2:	4b2d      	ldr	r3, [pc, #180]	; (8001198 <main+0x108>)
 80010e4:	701a      	strb	r2, [r3, #0]

		  // On empty frame
		  if (valid_frame_found == 1 && data_len == 0)
 80010e6:	4b2c      	ldr	r3, [pc, #176]	; (8001198 <main+0x108>)
 80010e8:	781b      	ldrb	r3, [r3, #0]
 80010ea:	b2db      	uxtb	r3, r3
 80010ec:	2b01      	cmp	r3, #1
 80010ee:	d10e      	bne.n	800110e <main+0x7e>
 80010f0:	4b2a      	ldr	r3, [pc, #168]	; (800119c <main+0x10c>)
 80010f2:	881b      	ldrh	r3, [r3, #0]
 80010f4:	b29b      	uxth	r3, r3
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d109      	bne.n	800110e <main+0x7e>
		  {
			  // Send [FRAMEEMPTY] message
			  char FRAMEEMPTY[] = "FRAMEEMPTY\r\n";
 80010fa:	4b29      	ldr	r3, [pc, #164]	; (80011a0 <main+0x110>)
 80010fc:	463c      	mov	r4, r7
 80010fe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001100:	c407      	stmia	r4!, {r0, r1, r2}
 8001102:	7023      	strb	r3, [r4, #0]
			  return_message(FRAMEEMPTY);
 8001104:	463b      	mov	r3, r7
 8001106:	4618      	mov	r0, r3
 8001108:	f7ff fbb4 	bl	8000874 <return_message>
		  {
 800110c:	e030      	b.n	8001170 <main+0xe0>
		  }
		  // On frame with content
		  else if (valid_frame_found == 1 && data_len > 0)
 800110e:	4b22      	ldr	r3, [pc, #136]	; (8001198 <main+0x108>)
 8001110:	781b      	ldrb	r3, [r3, #0]
 8001112:	b2db      	uxtb	r3, r3
 8001114:	2b01      	cmp	r3, #1
 8001116:	d11d      	bne.n	8001154 <main+0xc4>
 8001118:	4b20      	ldr	r3, [pc, #128]	; (800119c <main+0x10c>)
 800111a:	881b      	ldrh	r3, [r3, #0]
 800111c:	b29b      	uxth	r3, r3
 800111e:	2b00      	cmp	r3, #0
 8001120:	d018      	beq.n	8001154 <main+0xc4>
		  {
			  // Print command message
			  return_message(data);
 8001122:	4820      	ldr	r0, [pc, #128]	; (80011a4 <main+0x114>)
 8001124:	f7ff fba6 	bl	8000874 <return_message>
			  return_message("\r\n");
 8001128:	481f      	ldr	r0, [pc, #124]	; (80011a8 <main+0x118>)
 800112a:	f7ff fba3 	bl	8000874 <return_message>

			  // Run sent command
			  execute_command(data, data_len);
 800112e:	4b1b      	ldr	r3, [pc, #108]	; (800119c <main+0x10c>)
 8001130:	881b      	ldrh	r3, [r3, #0]
 8001132:	b29b      	uxth	r3, r3
 8001134:	4619      	mov	r1, r3
 8001136:	481b      	ldr	r0, [pc, #108]	; (80011a4 <main+0x114>)
 8001138:	f7ff ff9e 	bl	8001078 <execute_command>

			  // Clear data array
			  data_len = clear_array(data, data_len);
 800113c:	4b17      	ldr	r3, [pc, #92]	; (800119c <main+0x10c>)
 800113e:	881b      	ldrh	r3, [r3, #0]
 8001140:	b29b      	uxth	r3, r3
 8001142:	4619      	mov	r1, r3
 8001144:	4817      	ldr	r0, [pc, #92]	; (80011a4 <main+0x114>)
 8001146:	f7ff fb09 	bl	800075c <clear_array>
 800114a:	4603      	mov	r3, r0
 800114c:	461a      	mov	r2, r3
 800114e:	4b13      	ldr	r3, [pc, #76]	; (800119c <main+0x10c>)
 8001150:	801a      	strh	r2, [r3, #0]
 8001152:	e00d      	b.n	8001170 <main+0xe0>
		  }
		  // If no correct frame was found
		  else
		  {
			  // Send [Error] message
			  return_message("Error\r\n");
 8001154:	4815      	ldr	r0, [pc, #84]	; (80011ac <main+0x11c>)
 8001156:	f7ff fb8d 	bl	8000874 <return_message>

			  // Reset message array and message length
			  message_length = clear_array(message, message_length);
 800115a:	4b0e      	ldr	r3, [pc, #56]	; (8001194 <main+0x104>)
 800115c:	881b      	ldrh	r3, [r3, #0]
 800115e:	b29b      	uxth	r3, r3
 8001160:	4619      	mov	r1, r3
 8001162:	480b      	ldr	r0, [pc, #44]	; (8001190 <main+0x100>)
 8001164:	f7ff fafa 	bl	800075c <clear_array>
 8001168:	4603      	mov	r3, r0
 800116a:	461a      	mov	r2, r3
 800116c:	4b09      	ldr	r3, [pc, #36]	; (8001194 <main+0x104>)
 800116e:	801a      	strh	r2, [r3, #0]
		  }

		  // Reset message array and message length
		  message_length = clear_array(message, message_length);
 8001170:	4b08      	ldr	r3, [pc, #32]	; (8001194 <main+0x104>)
 8001172:	881b      	ldrh	r3, [r3, #0]
 8001174:	b29b      	uxth	r3, r3
 8001176:	4619      	mov	r1, r3
 8001178:	4805      	ldr	r0, [pc, #20]	; (8001190 <main+0x100>)
 800117a:	f7ff faef 	bl	800075c <clear_array>
 800117e:	4603      	mov	r3, r0
 8001180:	461a      	mov	r2, r3
 8001182:	4b04      	ldr	r3, [pc, #16]	; (8001194 <main+0x104>)
 8001184:	801a      	strh	r2, [r3, #0]
	  if (char_is_endmessage(character))
 8001186:	e793      	b.n	80010b0 <main+0x20>
 8001188:	20000114 	.word	0x20000114
 800118c:	2000008c 	.word	0x2000008c
 8001190:	20000118 	.word	0x20000118
 8001194:	2000017c 	.word	0x2000017c
 8001198:	20000390 	.word	0x20000390
 800119c:	20000398 	.word	0x20000398
 80011a0:	08005364 	.word	0x08005364
 80011a4:	2000018c 	.word	0x2000018c
 80011a8:	08005358 	.word	0x08005358
 80011ac:	0800535c 	.word	0x0800535c

080011b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b094      	sub	sp, #80	; 0x50
 80011b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011b6:	f107 031c 	add.w	r3, r7, #28
 80011ba:	2234      	movs	r2, #52	; 0x34
 80011bc:	2100      	movs	r1, #0
 80011be:	4618      	mov	r0, r3
 80011c0:	f003 fb74 	bl	80048ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011c4:	f107 0308 	add.w	r3, r7, #8
 80011c8:	2200      	movs	r2, #0
 80011ca:	601a      	str	r2, [r3, #0]
 80011cc:	605a      	str	r2, [r3, #4]
 80011ce:	609a      	str	r2, [r3, #8]
 80011d0:	60da      	str	r2, [r3, #12]
 80011d2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011d4:	4b2b      	ldr	r3, [pc, #172]	; (8001284 <SystemClock_Config+0xd4>)
 80011d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011d8:	4a2a      	ldr	r2, [pc, #168]	; (8001284 <SystemClock_Config+0xd4>)
 80011da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011de:	6413      	str	r3, [r2, #64]	; 0x40
 80011e0:	4b28      	ldr	r3, [pc, #160]	; (8001284 <SystemClock_Config+0xd4>)
 80011e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011e8:	607b      	str	r3, [r7, #4]
 80011ea:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011ec:	4b26      	ldr	r3, [pc, #152]	; (8001288 <SystemClock_Config+0xd8>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a25      	ldr	r2, [pc, #148]	; (8001288 <SystemClock_Config+0xd8>)
 80011f2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80011f6:	6013      	str	r3, [r2, #0]
 80011f8:	4b23      	ldr	r3, [pc, #140]	; (8001288 <SystemClock_Config+0xd8>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001200:	603b      	str	r3, [r7, #0]
 8001202:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001204:	2302      	movs	r3, #2
 8001206:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001208:	2301      	movs	r3, #1
 800120a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800120c:	2310      	movs	r3, #16
 800120e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001210:	2302      	movs	r3, #2
 8001212:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001214:	2300      	movs	r3, #0
 8001216:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001218:	2308      	movs	r3, #8
 800121a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 800121c:	23d8      	movs	r3, #216	; 0xd8
 800121e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001220:	2302      	movs	r3, #2
 8001222:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001224:	2302      	movs	r3, #2
 8001226:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001228:	2302      	movs	r3, #2
 800122a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800122c:	f107 031c 	add.w	r3, r7, #28
 8001230:	4618      	mov	r0, r3
 8001232:	f000 fe73 	bl	8001f1c <HAL_RCC_OscConfig>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <SystemClock_Config+0x90>
  {
    Error_Handler();
 800123c:	f000 f910 	bl	8001460 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001240:	f000 fe1c 	bl	8001e7c <HAL_PWREx_EnableOverDrive>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800124a:	f000 f909 	bl	8001460 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800124e:	230f      	movs	r3, #15
 8001250:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001252:	2302      	movs	r3, #2
 8001254:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001256:	2300      	movs	r3, #0
 8001258:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800125a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800125e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001260:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001264:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001266:	f107 0308 	add.w	r3, r7, #8
 800126a:	2107      	movs	r1, #7
 800126c:	4618      	mov	r0, r3
 800126e:	f001 f903 	bl	8002478 <HAL_RCC_ClockConfig>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d001      	beq.n	800127c <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8001278:	f000 f8f2 	bl	8001460 <Error_Handler>
  }
}
 800127c:	bf00      	nop
 800127e:	3750      	adds	r7, #80	; 0x50
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}
 8001284:	40023800 	.word	0x40023800
 8001288:	40007000 	.word	0x40007000

0800128c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001290:	4b14      	ldr	r3, [pc, #80]	; (80012e4 <MX_USART3_UART_Init+0x58>)
 8001292:	4a15      	ldr	r2, [pc, #84]	; (80012e8 <MX_USART3_UART_Init+0x5c>)
 8001294:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001296:	4b13      	ldr	r3, [pc, #76]	; (80012e4 <MX_USART3_UART_Init+0x58>)
 8001298:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800129c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800129e:	4b11      	ldr	r3, [pc, #68]	; (80012e4 <MX_USART3_UART_Init+0x58>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80012a4:	4b0f      	ldr	r3, [pc, #60]	; (80012e4 <MX_USART3_UART_Init+0x58>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80012aa:	4b0e      	ldr	r3, [pc, #56]	; (80012e4 <MX_USART3_UART_Init+0x58>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80012b0:	4b0c      	ldr	r3, [pc, #48]	; (80012e4 <MX_USART3_UART_Init+0x58>)
 80012b2:	220c      	movs	r2, #12
 80012b4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012b6:	4b0b      	ldr	r3, [pc, #44]	; (80012e4 <MX_USART3_UART_Init+0x58>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80012bc:	4b09      	ldr	r3, [pc, #36]	; (80012e4 <MX_USART3_UART_Init+0x58>)
 80012be:	2200      	movs	r2, #0
 80012c0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012c2:	4b08      	ldr	r3, [pc, #32]	; (80012e4 <MX_USART3_UART_Init+0x58>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012c8:	4b06      	ldr	r3, [pc, #24]	; (80012e4 <MX_USART3_UART_Init+0x58>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80012ce:	4805      	ldr	r0, [pc, #20]	; (80012e4 <MX_USART3_UART_Init+0x58>)
 80012d0:	f001 ff20 	bl	8003114 <HAL_UART_Init>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d001      	beq.n	80012de <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80012da:	f000 f8c1 	bl	8001460 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80012de:	bf00      	nop
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	2000008c 	.word	0x2000008c
 80012e8:	40004800 	.word	0x40004800

080012ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b08a      	sub	sp, #40	; 0x28
 80012f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012f2:	f107 0314 	add.w	r3, r7, #20
 80012f6:	2200      	movs	r2, #0
 80012f8:	601a      	str	r2, [r3, #0]
 80012fa:	605a      	str	r2, [r3, #4]
 80012fc:	609a      	str	r2, [r3, #8]
 80012fe:	60da      	str	r2, [r3, #12]
 8001300:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001302:	4b2a      	ldr	r3, [pc, #168]	; (80013ac <MX_GPIO_Init+0xc0>)
 8001304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001306:	4a29      	ldr	r2, [pc, #164]	; (80013ac <MX_GPIO_Init+0xc0>)
 8001308:	f043 0304 	orr.w	r3, r3, #4
 800130c:	6313      	str	r3, [r2, #48]	; 0x30
 800130e:	4b27      	ldr	r3, [pc, #156]	; (80013ac <MX_GPIO_Init+0xc0>)
 8001310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001312:	f003 0304 	and.w	r3, r3, #4
 8001316:	613b      	str	r3, [r7, #16]
 8001318:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800131a:	4b24      	ldr	r3, [pc, #144]	; (80013ac <MX_GPIO_Init+0xc0>)
 800131c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800131e:	4a23      	ldr	r2, [pc, #140]	; (80013ac <MX_GPIO_Init+0xc0>)
 8001320:	f043 0308 	orr.w	r3, r3, #8
 8001324:	6313      	str	r3, [r2, #48]	; 0x30
 8001326:	4b21      	ldr	r3, [pc, #132]	; (80013ac <MX_GPIO_Init+0xc0>)
 8001328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800132a:	f003 0308 	and.w	r3, r3, #8
 800132e:	60fb      	str	r3, [r7, #12]
 8001330:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001332:	4b1e      	ldr	r3, [pc, #120]	; (80013ac <MX_GPIO_Init+0xc0>)
 8001334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001336:	4a1d      	ldr	r2, [pc, #116]	; (80013ac <MX_GPIO_Init+0xc0>)
 8001338:	f043 0301 	orr.w	r3, r3, #1
 800133c:	6313      	str	r3, [r2, #48]	; 0x30
 800133e:	4b1b      	ldr	r3, [pc, #108]	; (80013ac <MX_GPIO_Init+0xc0>)
 8001340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001342:	f003 0301 	and.w	r3, r3, #1
 8001346:	60bb      	str	r3, [r7, #8]
 8001348:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800134a:	4b18      	ldr	r3, [pc, #96]	; (80013ac <MX_GPIO_Init+0xc0>)
 800134c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800134e:	4a17      	ldr	r2, [pc, #92]	; (80013ac <MX_GPIO_Init+0xc0>)
 8001350:	f043 0302 	orr.w	r3, r3, #2
 8001354:	6313      	str	r3, [r2, #48]	; 0x30
 8001356:	4b15      	ldr	r3, [pc, #84]	; (80013ac <MX_GPIO_Init+0xc0>)
 8001358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800135a:	f003 0302 	and.w	r3, r3, #2
 800135e:	607b      	str	r3, [r7, #4]
 8001360:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_Blue_GPIO_Port, LED_Blue_Pin, GPIO_PIN_RESET);
 8001362:	2200      	movs	r2, #0
 8001364:	2180      	movs	r1, #128	; 0x80
 8001366:	4812      	ldr	r0, [pc, #72]	; (80013b0 <MX_GPIO_Init+0xc4>)
 8001368:	f000 fd6e 	bl	8001e48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_button_Pin */
  GPIO_InitStruct.Pin = B1_button_Pin;
 800136c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001370:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001372:	2300      	movs	r3, #0
 8001374:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001376:	2300      	movs	r3, #0
 8001378:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_button_GPIO_Port, &GPIO_InitStruct);
 800137a:	f107 0314 	add.w	r3, r7, #20
 800137e:	4619      	mov	r1, r3
 8001380:	480c      	ldr	r0, [pc, #48]	; (80013b4 <MX_GPIO_Init+0xc8>)
 8001382:	f000 fbb5 	bl	8001af0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Blue_Pin */
  GPIO_InitStruct.Pin = LED_Blue_Pin;
 8001386:	2380      	movs	r3, #128	; 0x80
 8001388:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800138a:	2301      	movs	r3, #1
 800138c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138e:	2300      	movs	r3, #0
 8001390:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001392:	2300      	movs	r3, #0
 8001394:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_Blue_GPIO_Port, &GPIO_InitStruct);
 8001396:	f107 0314 	add.w	r3, r7, #20
 800139a:	4619      	mov	r1, r3
 800139c:	4804      	ldr	r0, [pc, #16]	; (80013b0 <MX_GPIO_Init+0xc4>)
 800139e:	f000 fba7 	bl	8001af0 <HAL_GPIO_Init>

}
 80013a2:	bf00      	nop
 80013a4:	3728      	adds	r7, #40	; 0x28
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	40023800 	.word	0x40023800
 80013b0:	40020400 	.word	0x40020400
 80013b4:	40020800 	.word	0x40020800

080013b8 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
// Collection callback
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
	// Print character to terminal
	uart_print(character);
 80013c0:	4b0e      	ldr	r3, [pc, #56]	; (80013fc <HAL_UART_RxCpltCallback+0x44>)
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	4618      	mov	r0, r3
 80013c6:	f7ff f915 	bl	80005f4 <uart_print>

	// Check for correct USART port
	if(huart->Instance == USART3)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	4a0c      	ldr	r2, [pc, #48]	; (8001400 <HAL_UART_RxCpltCallback+0x48>)
 80013d0:	4293      	cmp	r3, r2
 80013d2:	d10e      	bne.n	80013f2 <HAL_UART_RxCpltCallback+0x3a>
	{
		// Collect character to reception buffer
		rx_buffer[rx_empty] = character;
 80013d4:	4b0b      	ldr	r3, [pc, #44]	; (8001404 <HAL_UART_RxCpltCallback+0x4c>)
 80013d6:	881b      	ldrh	r3, [r3, #0]
 80013d8:	b29b      	uxth	r3, r3
 80013da:	461a      	mov	r2, r3
 80013dc:	4b07      	ldr	r3, [pc, #28]	; (80013fc <HAL_UART_RxCpltCallback+0x44>)
 80013de:	7819      	ldrb	r1, [r3, #0]
 80013e0:	4b09      	ldr	r3, [pc, #36]	; (8001408 <HAL_UART_RxCpltCallback+0x50>)
 80013e2:	5499      	strb	r1, [r3, r2]

		// Increase rx_empty index
		increase_rx_empty();
 80013e4:	f7ff f948 	bl	8000678 <increase_rx_empty>

		// Continue data collection
		HAL_UART_Receive_IT(huart, &character, 1);
 80013e8:	2201      	movs	r2, #1
 80013ea:	4904      	ldr	r1, [pc, #16]	; (80013fc <HAL_UART_RxCpltCallback+0x44>)
 80013ec:	6878      	ldr	r0, [r7, #4]
 80013ee:	f001 ff3d 	bl	800326c <HAL_UART_Receive_IT>
	}
}
 80013f2:	bf00      	nop
 80013f4:	3708      	adds	r7, #8
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	20000114 	.word	0x20000114
 8001400:	40004800 	.word	0x40004800
 8001404:	20000400 	.word	0x20000400
 8001408:	2000039c 	.word	0x2000039c

0800140c <HAL_UART_TxCpltCallback>:

// Transmission callback
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART3)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4a0d      	ldr	r2, [pc, #52]	; (8001450 <HAL_UART_TxCpltCallback+0x44>)
 800141a:	4293      	cmp	r3, r2
 800141c:	d113      	bne.n	8001446 <HAL_UART_TxCpltCallback+0x3a>
	{
		if(tx_has_data() == 1)
 800141e:	f7ff f95b 	bl	80006d8 <tx_has_data>
 8001422:	4603      	mov	r3, r0
 8001424:	2b01      	cmp	r3, #1
 8001426:	d10e      	bne.n	8001446 <HAL_UART_TxCpltCallback+0x3a>
		{
			static uint8_t tmp;
			tmp = tx_buffer[tx_busy];
 8001428:	4b0a      	ldr	r3, [pc, #40]	; (8001454 <HAL_UART_TxCpltCallback+0x48>)
 800142a:	881b      	ldrh	r3, [r3, #0]
 800142c:	b29b      	uxth	r3, r3
 800142e:	461a      	mov	r2, r3
 8001430:	4b09      	ldr	r3, [pc, #36]	; (8001458 <HAL_UART_TxCpltCallback+0x4c>)
 8001432:	5c9a      	ldrb	r2, [r3, r2]
 8001434:	4b09      	ldr	r3, [pc, #36]	; (800145c <HAL_UART_TxCpltCallback+0x50>)
 8001436:	701a      	strb	r2, [r3, #0]

			increase_tx_busy();
 8001438:	f7ff f964 	bl	8000704 <increase_tx_busy>
			HAL_UART_Transmit_IT(huart, &tmp, 1);
 800143c:	2201      	movs	r2, #1
 800143e:	4907      	ldr	r1, [pc, #28]	; (800145c <HAL_UART_TxCpltCallback+0x50>)
 8001440:	6878      	ldr	r0, [r7, #4]
 8001442:	f001 feb5 	bl	80031b0 <HAL_UART_Transmit_IT>
		}
	}
}
 8001446:	bf00      	nop
 8001448:	3708      	adds	r7, #8
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	40004800 	.word	0x40004800
 8001454:	2000046a 	.word	0x2000046a
 8001458:	20000404 	.word	0x20000404
 800145c:	200004d4 	.word	0x200004d4

08001460 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001460:	b480      	push	{r7}
 8001462:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001464:	b672      	cpsid	i
}
 8001466:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001468:	e7fe      	b.n	8001468 <Error_Handler+0x8>
	...

0800146c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001472:	4b13      	ldr	r3, [pc, #76]	; (80014c0 <HAL_MspInit+0x54>)
 8001474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001476:	4a12      	ldr	r2, [pc, #72]	; (80014c0 <HAL_MspInit+0x54>)
 8001478:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800147c:	6413      	str	r3, [r2, #64]	; 0x40
 800147e:	4b10      	ldr	r3, [pc, #64]	; (80014c0 <HAL_MspInit+0x54>)
 8001480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001482:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001486:	607b      	str	r3, [r7, #4]
 8001488:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800148a:	4b0d      	ldr	r3, [pc, #52]	; (80014c0 <HAL_MspInit+0x54>)
 800148c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800148e:	4a0c      	ldr	r2, [pc, #48]	; (80014c0 <HAL_MspInit+0x54>)
 8001490:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001494:	6453      	str	r3, [r2, #68]	; 0x44
 8001496:	4b0a      	ldr	r3, [pc, #40]	; (80014c0 <HAL_MspInit+0x54>)
 8001498:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800149a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800149e:	603b      	str	r3, [r7, #0]
 80014a0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80014a2:	2007      	movs	r0, #7
 80014a4:	f000 fa50 	bl	8001948 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 80014a8:	2200      	movs	r2, #0
 80014aa:	2100      	movs	r1, #0
 80014ac:	2005      	movs	r0, #5
 80014ae:	f000 fa56 	bl	800195e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80014b2:	2005      	movs	r0, #5
 80014b4:	f000 fa6f 	bl	8001996 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014b8:	bf00      	nop
 80014ba:	3708      	adds	r7, #8
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	40023800 	.word	0x40023800

080014c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b0ae      	sub	sp, #184	; 0xb8
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014cc:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80014d0:	2200      	movs	r2, #0
 80014d2:	601a      	str	r2, [r3, #0]
 80014d4:	605a      	str	r2, [r3, #4]
 80014d6:	609a      	str	r2, [r3, #8]
 80014d8:	60da      	str	r2, [r3, #12]
 80014da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80014dc:	f107 0314 	add.w	r3, r7, #20
 80014e0:	2290      	movs	r2, #144	; 0x90
 80014e2:	2100      	movs	r1, #0
 80014e4:	4618      	mov	r0, r3
 80014e6:	f003 f9e1 	bl	80048ac <memset>
  if(huart->Instance==USART3)
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4a26      	ldr	r2, [pc, #152]	; (8001588 <HAL_UART_MspInit+0xc4>)
 80014f0:	4293      	cmp	r3, r2
 80014f2:	d144      	bne.n	800157e <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80014f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80014f8:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_SYSCLK;
 80014fa:	2310      	movs	r3, #16
 80014fc:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80014fe:	f107 0314 	add.w	r3, r7, #20
 8001502:	4618      	mov	r0, r3
 8001504:	f001 f9de 	bl	80028c4 <HAL_RCCEx_PeriphCLKConfig>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d001      	beq.n	8001512 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800150e:	f7ff ffa7 	bl	8001460 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001512:	4b1e      	ldr	r3, [pc, #120]	; (800158c <HAL_UART_MspInit+0xc8>)
 8001514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001516:	4a1d      	ldr	r2, [pc, #116]	; (800158c <HAL_UART_MspInit+0xc8>)
 8001518:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800151c:	6413      	str	r3, [r2, #64]	; 0x40
 800151e:	4b1b      	ldr	r3, [pc, #108]	; (800158c <HAL_UART_MspInit+0xc8>)
 8001520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001522:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001526:	613b      	str	r3, [r7, #16]
 8001528:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800152a:	4b18      	ldr	r3, [pc, #96]	; (800158c <HAL_UART_MspInit+0xc8>)
 800152c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152e:	4a17      	ldr	r2, [pc, #92]	; (800158c <HAL_UART_MspInit+0xc8>)
 8001530:	f043 0308 	orr.w	r3, r3, #8
 8001534:	6313      	str	r3, [r2, #48]	; 0x30
 8001536:	4b15      	ldr	r3, [pc, #84]	; (800158c <HAL_UART_MspInit+0xc8>)
 8001538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800153a:	f003 0308 	and.w	r3, r3, #8
 800153e:	60fb      	str	r3, [r7, #12]
 8001540:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001542:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001546:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800154a:	2302      	movs	r3, #2
 800154c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001550:	2300      	movs	r3, #0
 8001552:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001556:	2303      	movs	r3, #3
 8001558:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800155c:	2307      	movs	r3, #7
 800155e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001562:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001566:	4619      	mov	r1, r3
 8001568:	4809      	ldr	r0, [pc, #36]	; (8001590 <HAL_UART_MspInit+0xcc>)
 800156a:	f000 fac1 	bl	8001af0 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800156e:	2200      	movs	r2, #0
 8001570:	2100      	movs	r1, #0
 8001572:	2027      	movs	r0, #39	; 0x27
 8001574:	f000 f9f3 	bl	800195e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001578:	2027      	movs	r0, #39	; 0x27
 800157a:	f000 fa0c 	bl	8001996 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800157e:	bf00      	nop
 8001580:	37b8      	adds	r7, #184	; 0xb8
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	40004800 	.word	0x40004800
 800158c:	40023800 	.word	0x40023800
 8001590:	40020c00 	.word	0x40020c00

08001594 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001598:	e7fe      	b.n	8001598 <NMI_Handler+0x4>

0800159a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800159a:	b480      	push	{r7}
 800159c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800159e:	e7fe      	b.n	800159e <HardFault_Handler+0x4>

080015a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015a4:	e7fe      	b.n	80015a4 <MemManage_Handler+0x4>

080015a6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015a6:	b480      	push	{r7}
 80015a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015aa:	e7fe      	b.n	80015aa <BusFault_Handler+0x4>

080015ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015b0:	e7fe      	b.n	80015b0 <UsageFault_Handler+0x4>

080015b2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015b2:	b480      	push	{r7}
 80015b4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015b6:	bf00      	nop
 80015b8:	46bd      	mov	sp, r7
 80015ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015be:	4770      	bx	lr

080015c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015c4:	bf00      	nop
 80015c6:	46bd      	mov	sp, r7
 80015c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015cc:	4770      	bx	lr

080015ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015ce:	b480      	push	{r7}
 80015d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015d2:	bf00      	nop
 80015d4:	46bd      	mov	sp, r7
 80015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015da:	4770      	bx	lr

080015dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015e0:	f000 f8c2 	bl	8001768 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015e4:	bf00      	nop
 80015e6:	bd80      	pop	{r7, pc}

080015e8 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 80015e8:	b480      	push	{r7}
 80015ea:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 80015ec:	bf00      	nop
 80015ee:	46bd      	mov	sp, r7
 80015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f4:	4770      	bx	lr
	...

080015f8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80015fc:	4802      	ldr	r0, [pc, #8]	; (8001608 <USART3_IRQHandler+0x10>)
 80015fe:	f001 fe79 	bl	80032f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001602:	bf00      	nop
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	2000008c 	.word	0x2000008c

0800160c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b086      	sub	sp, #24
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001614:	4a14      	ldr	r2, [pc, #80]	; (8001668 <_sbrk+0x5c>)
 8001616:	4b15      	ldr	r3, [pc, #84]	; (800166c <_sbrk+0x60>)
 8001618:	1ad3      	subs	r3, r2, r3
 800161a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800161c:	697b      	ldr	r3, [r7, #20]
 800161e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001620:	4b13      	ldr	r3, [pc, #76]	; (8001670 <_sbrk+0x64>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d102      	bne.n	800162e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001628:	4b11      	ldr	r3, [pc, #68]	; (8001670 <_sbrk+0x64>)
 800162a:	4a12      	ldr	r2, [pc, #72]	; (8001674 <_sbrk+0x68>)
 800162c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800162e:	4b10      	ldr	r3, [pc, #64]	; (8001670 <_sbrk+0x64>)
 8001630:	681a      	ldr	r2, [r3, #0]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	4413      	add	r3, r2
 8001636:	693a      	ldr	r2, [r7, #16]
 8001638:	429a      	cmp	r2, r3
 800163a:	d207      	bcs.n	800164c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800163c:	f003 f90c 	bl	8004858 <__errno>
 8001640:	4603      	mov	r3, r0
 8001642:	220c      	movs	r2, #12
 8001644:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001646:	f04f 33ff 	mov.w	r3, #4294967295
 800164a:	e009      	b.n	8001660 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800164c:	4b08      	ldr	r3, [pc, #32]	; (8001670 <_sbrk+0x64>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001652:	4b07      	ldr	r3, [pc, #28]	; (8001670 <_sbrk+0x64>)
 8001654:	681a      	ldr	r2, [r3, #0]
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	4413      	add	r3, r2
 800165a:	4a05      	ldr	r2, [pc, #20]	; (8001670 <_sbrk+0x64>)
 800165c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800165e:	68fb      	ldr	r3, [r7, #12]
}
 8001660:	4618      	mov	r0, r3
 8001662:	3718      	adds	r7, #24
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	20080000 	.word	0x20080000
 800166c:	00000400 	.word	0x00000400
 8001670:	200004d8 	.word	0x200004d8
 8001674:	200004f0 	.word	0x200004f0

08001678 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800167c:	4b06      	ldr	r3, [pc, #24]	; (8001698 <SystemInit+0x20>)
 800167e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001682:	4a05      	ldr	r2, [pc, #20]	; (8001698 <SystemInit+0x20>)
 8001684:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001688:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800168c:	bf00      	nop
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr
 8001696:	bf00      	nop
 8001698:	e000ed00 	.word	0xe000ed00

0800169c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800169c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80016d4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80016a0:	480d      	ldr	r0, [pc, #52]	; (80016d8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80016a2:	490e      	ldr	r1, [pc, #56]	; (80016dc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80016a4:	4a0e      	ldr	r2, [pc, #56]	; (80016e0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80016a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016a8:	e002      	b.n	80016b0 <LoopCopyDataInit>

080016aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016ae:	3304      	adds	r3, #4

080016b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016b4:	d3f9      	bcc.n	80016aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016b6:	4a0b      	ldr	r2, [pc, #44]	; (80016e4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80016b8:	4c0b      	ldr	r4, [pc, #44]	; (80016e8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80016ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016bc:	e001      	b.n	80016c2 <LoopFillZerobss>

080016be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016c0:	3204      	adds	r2, #4

080016c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016c4:	d3fb      	bcc.n	80016be <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80016c6:	f7ff ffd7 	bl	8001678 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80016ca:	f003 f8cb 	bl	8004864 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80016ce:	f7ff fcdf 	bl	8001090 <main>
  bx  lr    
 80016d2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80016d4:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80016d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016dc:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80016e0:	080054d0 	.word	0x080054d0
  ldr r2, =_sbss
 80016e4:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80016e8:	200004f0 	.word	0x200004f0

080016ec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80016ec:	e7fe      	b.n	80016ec <ADC_IRQHandler>

080016ee <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016ee:	b580      	push	{r7, lr}
 80016f0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016f2:	2003      	movs	r0, #3
 80016f4:	f000 f928 	bl	8001948 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016f8:	2000      	movs	r0, #0
 80016fa:	f000 f805 	bl	8001708 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016fe:	f7ff feb5 	bl	800146c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001702:	2300      	movs	r3, #0
}
 8001704:	4618      	mov	r0, r3
 8001706:	bd80      	pop	{r7, pc}

08001708 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001710:	4b12      	ldr	r3, [pc, #72]	; (800175c <HAL_InitTick+0x54>)
 8001712:	681a      	ldr	r2, [r3, #0]
 8001714:	4b12      	ldr	r3, [pc, #72]	; (8001760 <HAL_InitTick+0x58>)
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	4619      	mov	r1, r3
 800171a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800171e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001722:	fbb2 f3f3 	udiv	r3, r2, r3
 8001726:	4618      	mov	r0, r3
 8001728:	f000 f943 	bl	80019b2 <HAL_SYSTICK_Config>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	d001      	beq.n	8001736 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001732:	2301      	movs	r3, #1
 8001734:	e00e      	b.n	8001754 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	2b0f      	cmp	r3, #15
 800173a:	d80a      	bhi.n	8001752 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800173c:	2200      	movs	r2, #0
 800173e:	6879      	ldr	r1, [r7, #4]
 8001740:	f04f 30ff 	mov.w	r0, #4294967295
 8001744:	f000 f90b 	bl	800195e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001748:	4a06      	ldr	r2, [pc, #24]	; (8001764 <HAL_InitTick+0x5c>)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800174e:	2300      	movs	r3, #0
 8001750:	e000      	b.n	8001754 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001752:	2301      	movs	r3, #1
}
 8001754:	4618      	mov	r0, r3
 8001756:	3708      	adds	r7, #8
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}
 800175c:	20000000 	.word	0x20000000
 8001760:	20000008 	.word	0x20000008
 8001764:	20000004 	.word	0x20000004

08001768 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001768:	b480      	push	{r7}
 800176a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800176c:	4b06      	ldr	r3, [pc, #24]	; (8001788 <HAL_IncTick+0x20>)
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	461a      	mov	r2, r3
 8001772:	4b06      	ldr	r3, [pc, #24]	; (800178c <HAL_IncTick+0x24>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	4413      	add	r3, r2
 8001778:	4a04      	ldr	r2, [pc, #16]	; (800178c <HAL_IncTick+0x24>)
 800177a:	6013      	str	r3, [r2, #0]
}
 800177c:	bf00      	nop
 800177e:	46bd      	mov	sp, r7
 8001780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001784:	4770      	bx	lr
 8001786:	bf00      	nop
 8001788:	20000008 	.word	0x20000008
 800178c:	200004dc 	.word	0x200004dc

08001790 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001790:	b480      	push	{r7}
 8001792:	af00      	add	r7, sp, #0
  return uwTick;
 8001794:	4b03      	ldr	r3, [pc, #12]	; (80017a4 <HAL_GetTick+0x14>)
 8001796:	681b      	ldr	r3, [r3, #0]
}
 8001798:	4618      	mov	r0, r3
 800179a:	46bd      	mov	sp, r7
 800179c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a0:	4770      	bx	lr
 80017a2:	bf00      	nop
 80017a4:	200004dc 	.word	0x200004dc

080017a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017a8:	b480      	push	{r7}
 80017aa:	b085      	sub	sp, #20
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	f003 0307 	and.w	r3, r3, #7
 80017b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017b8:	4b0b      	ldr	r3, [pc, #44]	; (80017e8 <__NVIC_SetPriorityGrouping+0x40>)
 80017ba:	68db      	ldr	r3, [r3, #12]
 80017bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017be:	68ba      	ldr	r2, [r7, #8]
 80017c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80017c4:	4013      	ands	r3, r2
 80017c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017cc:	68bb      	ldr	r3, [r7, #8]
 80017ce:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80017d0:	4b06      	ldr	r3, [pc, #24]	; (80017ec <__NVIC_SetPriorityGrouping+0x44>)
 80017d2:	4313      	orrs	r3, r2
 80017d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017d6:	4a04      	ldr	r2, [pc, #16]	; (80017e8 <__NVIC_SetPriorityGrouping+0x40>)
 80017d8:	68bb      	ldr	r3, [r7, #8]
 80017da:	60d3      	str	r3, [r2, #12]
}
 80017dc:	bf00      	nop
 80017de:	3714      	adds	r7, #20
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr
 80017e8:	e000ed00 	.word	0xe000ed00
 80017ec:	05fa0000 	.word	0x05fa0000

080017f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017f4:	4b04      	ldr	r3, [pc, #16]	; (8001808 <__NVIC_GetPriorityGrouping+0x18>)
 80017f6:	68db      	ldr	r3, [r3, #12]
 80017f8:	0a1b      	lsrs	r3, r3, #8
 80017fa:	f003 0307 	and.w	r3, r3, #7
}
 80017fe:	4618      	mov	r0, r3
 8001800:	46bd      	mov	sp, r7
 8001802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001806:	4770      	bx	lr
 8001808:	e000ed00 	.word	0xe000ed00

0800180c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800180c:	b480      	push	{r7}
 800180e:	b083      	sub	sp, #12
 8001810:	af00      	add	r7, sp, #0
 8001812:	4603      	mov	r3, r0
 8001814:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800181a:	2b00      	cmp	r3, #0
 800181c:	db0b      	blt.n	8001836 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800181e:	79fb      	ldrb	r3, [r7, #7]
 8001820:	f003 021f 	and.w	r2, r3, #31
 8001824:	4907      	ldr	r1, [pc, #28]	; (8001844 <__NVIC_EnableIRQ+0x38>)
 8001826:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800182a:	095b      	lsrs	r3, r3, #5
 800182c:	2001      	movs	r0, #1
 800182e:	fa00 f202 	lsl.w	r2, r0, r2
 8001832:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001836:	bf00      	nop
 8001838:	370c      	adds	r7, #12
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr
 8001842:	bf00      	nop
 8001844:	e000e100 	.word	0xe000e100

08001848 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001848:	b480      	push	{r7}
 800184a:	b083      	sub	sp, #12
 800184c:	af00      	add	r7, sp, #0
 800184e:	4603      	mov	r3, r0
 8001850:	6039      	str	r1, [r7, #0]
 8001852:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001854:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001858:	2b00      	cmp	r3, #0
 800185a:	db0a      	blt.n	8001872 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	b2da      	uxtb	r2, r3
 8001860:	490c      	ldr	r1, [pc, #48]	; (8001894 <__NVIC_SetPriority+0x4c>)
 8001862:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001866:	0112      	lsls	r2, r2, #4
 8001868:	b2d2      	uxtb	r2, r2
 800186a:	440b      	add	r3, r1
 800186c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001870:	e00a      	b.n	8001888 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	b2da      	uxtb	r2, r3
 8001876:	4908      	ldr	r1, [pc, #32]	; (8001898 <__NVIC_SetPriority+0x50>)
 8001878:	79fb      	ldrb	r3, [r7, #7]
 800187a:	f003 030f 	and.w	r3, r3, #15
 800187e:	3b04      	subs	r3, #4
 8001880:	0112      	lsls	r2, r2, #4
 8001882:	b2d2      	uxtb	r2, r2
 8001884:	440b      	add	r3, r1
 8001886:	761a      	strb	r2, [r3, #24]
}
 8001888:	bf00      	nop
 800188a:	370c      	adds	r7, #12
 800188c:	46bd      	mov	sp, r7
 800188e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001892:	4770      	bx	lr
 8001894:	e000e100 	.word	0xe000e100
 8001898:	e000ed00 	.word	0xe000ed00

0800189c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800189c:	b480      	push	{r7}
 800189e:	b089      	sub	sp, #36	; 0x24
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	60f8      	str	r0, [r7, #12]
 80018a4:	60b9      	str	r1, [r7, #8]
 80018a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	f003 0307 	and.w	r3, r3, #7
 80018ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018b0:	69fb      	ldr	r3, [r7, #28]
 80018b2:	f1c3 0307 	rsb	r3, r3, #7
 80018b6:	2b04      	cmp	r3, #4
 80018b8:	bf28      	it	cs
 80018ba:	2304      	movcs	r3, #4
 80018bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018be:	69fb      	ldr	r3, [r7, #28]
 80018c0:	3304      	adds	r3, #4
 80018c2:	2b06      	cmp	r3, #6
 80018c4:	d902      	bls.n	80018cc <NVIC_EncodePriority+0x30>
 80018c6:	69fb      	ldr	r3, [r7, #28]
 80018c8:	3b03      	subs	r3, #3
 80018ca:	e000      	b.n	80018ce <NVIC_EncodePriority+0x32>
 80018cc:	2300      	movs	r3, #0
 80018ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018d0:	f04f 32ff 	mov.w	r2, #4294967295
 80018d4:	69bb      	ldr	r3, [r7, #24]
 80018d6:	fa02 f303 	lsl.w	r3, r2, r3
 80018da:	43da      	mvns	r2, r3
 80018dc:	68bb      	ldr	r3, [r7, #8]
 80018de:	401a      	ands	r2, r3
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018e4:	f04f 31ff 	mov.w	r1, #4294967295
 80018e8:	697b      	ldr	r3, [r7, #20]
 80018ea:	fa01 f303 	lsl.w	r3, r1, r3
 80018ee:	43d9      	mvns	r1, r3
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018f4:	4313      	orrs	r3, r2
         );
}
 80018f6:	4618      	mov	r0, r3
 80018f8:	3724      	adds	r7, #36	; 0x24
 80018fa:	46bd      	mov	sp, r7
 80018fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001900:	4770      	bx	lr
	...

08001904 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	3b01      	subs	r3, #1
 8001910:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001914:	d301      	bcc.n	800191a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001916:	2301      	movs	r3, #1
 8001918:	e00f      	b.n	800193a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800191a:	4a0a      	ldr	r2, [pc, #40]	; (8001944 <SysTick_Config+0x40>)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	3b01      	subs	r3, #1
 8001920:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001922:	210f      	movs	r1, #15
 8001924:	f04f 30ff 	mov.w	r0, #4294967295
 8001928:	f7ff ff8e 	bl	8001848 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800192c:	4b05      	ldr	r3, [pc, #20]	; (8001944 <SysTick_Config+0x40>)
 800192e:	2200      	movs	r2, #0
 8001930:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001932:	4b04      	ldr	r3, [pc, #16]	; (8001944 <SysTick_Config+0x40>)
 8001934:	2207      	movs	r2, #7
 8001936:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001938:	2300      	movs	r3, #0
}
 800193a:	4618      	mov	r0, r3
 800193c:	3708      	adds	r7, #8
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	e000e010 	.word	0xe000e010

08001948 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b082      	sub	sp, #8
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001950:	6878      	ldr	r0, [r7, #4]
 8001952:	f7ff ff29 	bl	80017a8 <__NVIC_SetPriorityGrouping>
}
 8001956:	bf00      	nop
 8001958:	3708      	adds	r7, #8
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}

0800195e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800195e:	b580      	push	{r7, lr}
 8001960:	b086      	sub	sp, #24
 8001962:	af00      	add	r7, sp, #0
 8001964:	4603      	mov	r3, r0
 8001966:	60b9      	str	r1, [r7, #8]
 8001968:	607a      	str	r2, [r7, #4]
 800196a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800196c:	2300      	movs	r3, #0
 800196e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001970:	f7ff ff3e 	bl	80017f0 <__NVIC_GetPriorityGrouping>
 8001974:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001976:	687a      	ldr	r2, [r7, #4]
 8001978:	68b9      	ldr	r1, [r7, #8]
 800197a:	6978      	ldr	r0, [r7, #20]
 800197c:	f7ff ff8e 	bl	800189c <NVIC_EncodePriority>
 8001980:	4602      	mov	r2, r0
 8001982:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001986:	4611      	mov	r1, r2
 8001988:	4618      	mov	r0, r3
 800198a:	f7ff ff5d 	bl	8001848 <__NVIC_SetPriority>
}
 800198e:	bf00      	nop
 8001990:	3718      	adds	r7, #24
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}

08001996 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001996:	b580      	push	{r7, lr}
 8001998:	b082      	sub	sp, #8
 800199a:	af00      	add	r7, sp, #0
 800199c:	4603      	mov	r3, r0
 800199e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a4:	4618      	mov	r0, r3
 80019a6:	f7ff ff31 	bl	800180c <__NVIC_EnableIRQ>
}
 80019aa:	bf00      	nop
 80019ac:	3708      	adds	r7, #8
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}

080019b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019b2:	b580      	push	{r7, lr}
 80019b4:	b082      	sub	sp, #8
 80019b6:	af00      	add	r7, sp, #0
 80019b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019ba:	6878      	ldr	r0, [r7, #4]
 80019bc:	f7ff ffa2 	bl	8001904 <SysTick_Config>
 80019c0:	4603      	mov	r3, r0
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	3708      	adds	r7, #8
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}

080019ca <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80019ca:	b580      	push	{r7, lr}
 80019cc:	b084      	sub	sp, #16
 80019ce:	af00      	add	r7, sp, #0
 80019d0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019d6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80019d8:	f7ff feda 	bl	8001790 <HAL_GetTick>
 80019dc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80019e4:	b2db      	uxtb	r3, r3
 80019e6:	2b02      	cmp	r3, #2
 80019e8:	d008      	beq.n	80019fc <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2280      	movs	r2, #128	; 0x80
 80019ee:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2200      	movs	r2, #0
 80019f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80019f8:	2301      	movs	r3, #1
 80019fa:	e052      	b.n	8001aa2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	681a      	ldr	r2, [r3, #0]
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f022 0216 	bic.w	r2, r2, #22
 8001a0a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	695a      	ldr	r2, [r3, #20]
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001a1a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d103      	bne.n	8001a2c <HAL_DMA_Abort+0x62>
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d007      	beq.n	8001a3c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	681a      	ldr	r2, [r3, #0]
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f022 0208 	bic.w	r2, r2, #8
 8001a3a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	681a      	ldr	r2, [r3, #0]
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f022 0201 	bic.w	r2, r2, #1
 8001a4a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a4c:	e013      	b.n	8001a76 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001a4e:	f7ff fe9f 	bl	8001790 <HAL_GetTick>
 8001a52:	4602      	mov	r2, r0
 8001a54:	68bb      	ldr	r3, [r7, #8]
 8001a56:	1ad3      	subs	r3, r2, r3
 8001a58:	2b05      	cmp	r3, #5
 8001a5a:	d90c      	bls.n	8001a76 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	2220      	movs	r2, #32
 8001a60:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2203      	movs	r2, #3
 8001a66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8001a72:	2303      	movs	r3, #3
 8001a74:	e015      	b.n	8001aa2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f003 0301 	and.w	r3, r3, #1
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d1e4      	bne.n	8001a4e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a88:	223f      	movs	r2, #63	; 0x3f
 8001a8a:	409a      	lsls	r2, r3
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2201      	movs	r2, #1
 8001a94:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8001aa0:	2300      	movs	r3, #0
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	3710      	adds	r7, #16
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}

08001aaa <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001aaa:	b480      	push	{r7}
 8001aac:	b083      	sub	sp, #12
 8001aae:	af00      	add	r7, sp, #0
 8001ab0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001ab8:	b2db      	uxtb	r3, r3
 8001aba:	2b02      	cmp	r3, #2
 8001abc:	d004      	beq.n	8001ac8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2280      	movs	r2, #128	; 0x80
 8001ac2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	e00c      	b.n	8001ae2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2205      	movs	r2, #5
 8001acc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	681a      	ldr	r2, [r3, #0]
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f022 0201 	bic.w	r2, r2, #1
 8001ade:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001ae0:	2300      	movs	r3, #0
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	370c      	adds	r7, #12
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr
	...

08001af0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b089      	sub	sp, #36	; 0x24
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
 8001af8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001afa:	2300      	movs	r3, #0
 8001afc:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001afe:	2300      	movs	r3, #0
 8001b00:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001b02:	2300      	movs	r3, #0
 8001b04:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001b06:	2300      	movs	r3, #0
 8001b08:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	61fb      	str	r3, [r7, #28]
 8001b0e:	e175      	b.n	8001dfc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001b10:	2201      	movs	r2, #1
 8001b12:	69fb      	ldr	r3, [r7, #28]
 8001b14:	fa02 f303 	lsl.w	r3, r2, r3
 8001b18:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	697a      	ldr	r2, [r7, #20]
 8001b20:	4013      	ands	r3, r2
 8001b22:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001b24:	693a      	ldr	r2, [r7, #16]
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	f040 8164 	bne.w	8001df6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	f003 0303 	and.w	r3, r3, #3
 8001b36:	2b01      	cmp	r3, #1
 8001b38:	d005      	beq.n	8001b46 <HAL_GPIO_Init+0x56>
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	f003 0303 	and.w	r3, r3, #3
 8001b42:	2b02      	cmp	r3, #2
 8001b44:	d130      	bne.n	8001ba8 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	689b      	ldr	r3, [r3, #8]
 8001b4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001b4c:	69fb      	ldr	r3, [r7, #28]
 8001b4e:	005b      	lsls	r3, r3, #1
 8001b50:	2203      	movs	r2, #3
 8001b52:	fa02 f303 	lsl.w	r3, r2, r3
 8001b56:	43db      	mvns	r3, r3
 8001b58:	69ba      	ldr	r2, [r7, #24]
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	68da      	ldr	r2, [r3, #12]
 8001b62:	69fb      	ldr	r3, [r7, #28]
 8001b64:	005b      	lsls	r3, r3, #1
 8001b66:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6a:	69ba      	ldr	r2, [r7, #24]
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	69ba      	ldr	r2, [r7, #24]
 8001b74:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	69fb      	ldr	r3, [r7, #28]
 8001b80:	fa02 f303 	lsl.w	r3, r2, r3
 8001b84:	43db      	mvns	r3, r3
 8001b86:	69ba      	ldr	r2, [r7, #24]
 8001b88:	4013      	ands	r3, r2
 8001b8a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	091b      	lsrs	r3, r3, #4
 8001b92:	f003 0201 	and.w	r2, r3, #1
 8001b96:	69fb      	ldr	r3, [r7, #28]
 8001b98:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9c:	69ba      	ldr	r2, [r7, #24]
 8001b9e:	4313      	orrs	r3, r2
 8001ba0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	69ba      	ldr	r2, [r7, #24]
 8001ba6:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	f003 0303 	and.w	r3, r3, #3
 8001bb0:	2b03      	cmp	r3, #3
 8001bb2:	d017      	beq.n	8001be4 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	68db      	ldr	r3, [r3, #12]
 8001bb8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001bba:	69fb      	ldr	r3, [r7, #28]
 8001bbc:	005b      	lsls	r3, r3, #1
 8001bbe:	2203      	movs	r2, #3
 8001bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc4:	43db      	mvns	r3, r3
 8001bc6:	69ba      	ldr	r2, [r7, #24]
 8001bc8:	4013      	ands	r3, r2
 8001bca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	689a      	ldr	r2, [r3, #8]
 8001bd0:	69fb      	ldr	r3, [r7, #28]
 8001bd2:	005b      	lsls	r3, r3, #1
 8001bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd8:	69ba      	ldr	r2, [r7, #24]
 8001bda:	4313      	orrs	r3, r2
 8001bdc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	69ba      	ldr	r2, [r7, #24]
 8001be2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	f003 0303 	and.w	r3, r3, #3
 8001bec:	2b02      	cmp	r3, #2
 8001bee:	d123      	bne.n	8001c38 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001bf0:	69fb      	ldr	r3, [r7, #28]
 8001bf2:	08da      	lsrs	r2, r3, #3
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	3208      	adds	r2, #8
 8001bf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bfc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001bfe:	69fb      	ldr	r3, [r7, #28]
 8001c00:	f003 0307 	and.w	r3, r3, #7
 8001c04:	009b      	lsls	r3, r3, #2
 8001c06:	220f      	movs	r2, #15
 8001c08:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0c:	43db      	mvns	r3, r3
 8001c0e:	69ba      	ldr	r2, [r7, #24]
 8001c10:	4013      	ands	r3, r2
 8001c12:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	691a      	ldr	r2, [r3, #16]
 8001c18:	69fb      	ldr	r3, [r7, #28]
 8001c1a:	f003 0307 	and.w	r3, r3, #7
 8001c1e:	009b      	lsls	r3, r3, #2
 8001c20:	fa02 f303 	lsl.w	r3, r2, r3
 8001c24:	69ba      	ldr	r2, [r7, #24]
 8001c26:	4313      	orrs	r3, r2
 8001c28:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001c2a:	69fb      	ldr	r3, [r7, #28]
 8001c2c:	08da      	lsrs	r2, r3, #3
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	3208      	adds	r2, #8
 8001c32:	69b9      	ldr	r1, [r7, #24]
 8001c34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001c3e:	69fb      	ldr	r3, [r7, #28]
 8001c40:	005b      	lsls	r3, r3, #1
 8001c42:	2203      	movs	r2, #3
 8001c44:	fa02 f303 	lsl.w	r3, r2, r3
 8001c48:	43db      	mvns	r3, r3
 8001c4a:	69ba      	ldr	r2, [r7, #24]
 8001c4c:	4013      	ands	r3, r2
 8001c4e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	f003 0203 	and.w	r2, r3, #3
 8001c58:	69fb      	ldr	r3, [r7, #28]
 8001c5a:	005b      	lsls	r3, r3, #1
 8001c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c60:	69ba      	ldr	r2, [r7, #24]
 8001c62:	4313      	orrs	r3, r2
 8001c64:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	69ba      	ldr	r2, [r7, #24]
 8001c6a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	f000 80be 	beq.w	8001df6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c7a:	4b66      	ldr	r3, [pc, #408]	; (8001e14 <HAL_GPIO_Init+0x324>)
 8001c7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c7e:	4a65      	ldr	r2, [pc, #404]	; (8001e14 <HAL_GPIO_Init+0x324>)
 8001c80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c84:	6453      	str	r3, [r2, #68]	; 0x44
 8001c86:	4b63      	ldr	r3, [pc, #396]	; (8001e14 <HAL_GPIO_Init+0x324>)
 8001c88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c8e:	60fb      	str	r3, [r7, #12]
 8001c90:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001c92:	4a61      	ldr	r2, [pc, #388]	; (8001e18 <HAL_GPIO_Init+0x328>)
 8001c94:	69fb      	ldr	r3, [r7, #28]
 8001c96:	089b      	lsrs	r3, r3, #2
 8001c98:	3302      	adds	r3, #2
 8001c9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001ca0:	69fb      	ldr	r3, [r7, #28]
 8001ca2:	f003 0303 	and.w	r3, r3, #3
 8001ca6:	009b      	lsls	r3, r3, #2
 8001ca8:	220f      	movs	r2, #15
 8001caa:	fa02 f303 	lsl.w	r3, r2, r3
 8001cae:	43db      	mvns	r3, r3
 8001cb0:	69ba      	ldr	r2, [r7, #24]
 8001cb2:	4013      	ands	r3, r2
 8001cb4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	4a58      	ldr	r2, [pc, #352]	; (8001e1c <HAL_GPIO_Init+0x32c>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d037      	beq.n	8001d2e <HAL_GPIO_Init+0x23e>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	4a57      	ldr	r2, [pc, #348]	; (8001e20 <HAL_GPIO_Init+0x330>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d031      	beq.n	8001d2a <HAL_GPIO_Init+0x23a>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	4a56      	ldr	r2, [pc, #344]	; (8001e24 <HAL_GPIO_Init+0x334>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d02b      	beq.n	8001d26 <HAL_GPIO_Init+0x236>
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	4a55      	ldr	r2, [pc, #340]	; (8001e28 <HAL_GPIO_Init+0x338>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d025      	beq.n	8001d22 <HAL_GPIO_Init+0x232>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	4a54      	ldr	r2, [pc, #336]	; (8001e2c <HAL_GPIO_Init+0x33c>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d01f      	beq.n	8001d1e <HAL_GPIO_Init+0x22e>
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	4a53      	ldr	r2, [pc, #332]	; (8001e30 <HAL_GPIO_Init+0x340>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d019      	beq.n	8001d1a <HAL_GPIO_Init+0x22a>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	4a52      	ldr	r2, [pc, #328]	; (8001e34 <HAL_GPIO_Init+0x344>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d013      	beq.n	8001d16 <HAL_GPIO_Init+0x226>
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	4a51      	ldr	r2, [pc, #324]	; (8001e38 <HAL_GPIO_Init+0x348>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d00d      	beq.n	8001d12 <HAL_GPIO_Init+0x222>
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	4a50      	ldr	r2, [pc, #320]	; (8001e3c <HAL_GPIO_Init+0x34c>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d007      	beq.n	8001d0e <HAL_GPIO_Init+0x21e>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	4a4f      	ldr	r2, [pc, #316]	; (8001e40 <HAL_GPIO_Init+0x350>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d101      	bne.n	8001d0a <HAL_GPIO_Init+0x21a>
 8001d06:	2309      	movs	r3, #9
 8001d08:	e012      	b.n	8001d30 <HAL_GPIO_Init+0x240>
 8001d0a:	230a      	movs	r3, #10
 8001d0c:	e010      	b.n	8001d30 <HAL_GPIO_Init+0x240>
 8001d0e:	2308      	movs	r3, #8
 8001d10:	e00e      	b.n	8001d30 <HAL_GPIO_Init+0x240>
 8001d12:	2307      	movs	r3, #7
 8001d14:	e00c      	b.n	8001d30 <HAL_GPIO_Init+0x240>
 8001d16:	2306      	movs	r3, #6
 8001d18:	e00a      	b.n	8001d30 <HAL_GPIO_Init+0x240>
 8001d1a:	2305      	movs	r3, #5
 8001d1c:	e008      	b.n	8001d30 <HAL_GPIO_Init+0x240>
 8001d1e:	2304      	movs	r3, #4
 8001d20:	e006      	b.n	8001d30 <HAL_GPIO_Init+0x240>
 8001d22:	2303      	movs	r3, #3
 8001d24:	e004      	b.n	8001d30 <HAL_GPIO_Init+0x240>
 8001d26:	2302      	movs	r3, #2
 8001d28:	e002      	b.n	8001d30 <HAL_GPIO_Init+0x240>
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	e000      	b.n	8001d30 <HAL_GPIO_Init+0x240>
 8001d2e:	2300      	movs	r3, #0
 8001d30:	69fa      	ldr	r2, [r7, #28]
 8001d32:	f002 0203 	and.w	r2, r2, #3
 8001d36:	0092      	lsls	r2, r2, #2
 8001d38:	4093      	lsls	r3, r2
 8001d3a:	69ba      	ldr	r2, [r7, #24]
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001d40:	4935      	ldr	r1, [pc, #212]	; (8001e18 <HAL_GPIO_Init+0x328>)
 8001d42:	69fb      	ldr	r3, [r7, #28]
 8001d44:	089b      	lsrs	r3, r3, #2
 8001d46:	3302      	adds	r3, #2
 8001d48:	69ba      	ldr	r2, [r7, #24]
 8001d4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d4e:	4b3d      	ldr	r3, [pc, #244]	; (8001e44 <HAL_GPIO_Init+0x354>)
 8001d50:	689b      	ldr	r3, [r3, #8]
 8001d52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d54:	693b      	ldr	r3, [r7, #16]
 8001d56:	43db      	mvns	r3, r3
 8001d58:	69ba      	ldr	r2, [r7, #24]
 8001d5a:	4013      	ands	r3, r2
 8001d5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d003      	beq.n	8001d72 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001d6a:	69ba      	ldr	r2, [r7, #24]
 8001d6c:	693b      	ldr	r3, [r7, #16]
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d72:	4a34      	ldr	r2, [pc, #208]	; (8001e44 <HAL_GPIO_Init+0x354>)
 8001d74:	69bb      	ldr	r3, [r7, #24]
 8001d76:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d78:	4b32      	ldr	r3, [pc, #200]	; (8001e44 <HAL_GPIO_Init+0x354>)
 8001d7a:	68db      	ldr	r3, [r3, #12]
 8001d7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	43db      	mvns	r3, r3
 8001d82:	69ba      	ldr	r2, [r7, #24]
 8001d84:	4013      	ands	r3, r2
 8001d86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d003      	beq.n	8001d9c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001d94:	69ba      	ldr	r2, [r7, #24]
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	4313      	orrs	r3, r2
 8001d9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d9c:	4a29      	ldr	r2, [pc, #164]	; (8001e44 <HAL_GPIO_Init+0x354>)
 8001d9e:	69bb      	ldr	r3, [r7, #24]
 8001da0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001da2:	4b28      	ldr	r3, [pc, #160]	; (8001e44 <HAL_GPIO_Init+0x354>)
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001da8:	693b      	ldr	r3, [r7, #16]
 8001daa:	43db      	mvns	r3, r3
 8001dac:	69ba      	ldr	r2, [r7, #24]
 8001dae:	4013      	ands	r3, r2
 8001db0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d003      	beq.n	8001dc6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001dbe:	69ba      	ldr	r2, [r7, #24]
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001dc6:	4a1f      	ldr	r2, [pc, #124]	; (8001e44 <HAL_GPIO_Init+0x354>)
 8001dc8:	69bb      	ldr	r3, [r7, #24]
 8001dca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001dcc:	4b1d      	ldr	r3, [pc, #116]	; (8001e44 <HAL_GPIO_Init+0x354>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	43db      	mvns	r3, r3
 8001dd6:	69ba      	ldr	r2, [r7, #24]
 8001dd8:	4013      	ands	r3, r2
 8001dda:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d003      	beq.n	8001df0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001de8:	69ba      	ldr	r2, [r7, #24]
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	4313      	orrs	r3, r2
 8001dee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001df0:	4a14      	ldr	r2, [pc, #80]	; (8001e44 <HAL_GPIO_Init+0x354>)
 8001df2:	69bb      	ldr	r3, [r7, #24]
 8001df4:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001df6:	69fb      	ldr	r3, [r7, #28]
 8001df8:	3301      	adds	r3, #1
 8001dfa:	61fb      	str	r3, [r7, #28]
 8001dfc:	69fb      	ldr	r3, [r7, #28]
 8001dfe:	2b0f      	cmp	r3, #15
 8001e00:	f67f ae86 	bls.w	8001b10 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001e04:	bf00      	nop
 8001e06:	bf00      	nop
 8001e08:	3724      	adds	r7, #36	; 0x24
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr
 8001e12:	bf00      	nop
 8001e14:	40023800 	.word	0x40023800
 8001e18:	40013800 	.word	0x40013800
 8001e1c:	40020000 	.word	0x40020000
 8001e20:	40020400 	.word	0x40020400
 8001e24:	40020800 	.word	0x40020800
 8001e28:	40020c00 	.word	0x40020c00
 8001e2c:	40021000 	.word	0x40021000
 8001e30:	40021400 	.word	0x40021400
 8001e34:	40021800 	.word	0x40021800
 8001e38:	40021c00 	.word	0x40021c00
 8001e3c:	40022000 	.word	0x40022000
 8001e40:	40022400 	.word	0x40022400
 8001e44:	40013c00 	.word	0x40013c00

08001e48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b083      	sub	sp, #12
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
 8001e50:	460b      	mov	r3, r1
 8001e52:	807b      	strh	r3, [r7, #2]
 8001e54:	4613      	mov	r3, r2
 8001e56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e58:	787b      	ldrb	r3, [r7, #1]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d003      	beq.n	8001e66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e5e:	887a      	ldrh	r2, [r7, #2]
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001e64:	e003      	b.n	8001e6e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001e66:	887b      	ldrh	r3, [r7, #2]
 8001e68:	041a      	lsls	r2, r3, #16
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	619a      	str	r2, [r3, #24]
}
 8001e6e:	bf00      	nop
 8001e70:	370c      	adds	r7, #12
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr
	...

08001e7c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b082      	sub	sp, #8
 8001e80:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8001e82:	2300      	movs	r3, #0
 8001e84:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001e86:	4b23      	ldr	r3, [pc, #140]	; (8001f14 <HAL_PWREx_EnableOverDrive+0x98>)
 8001e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e8a:	4a22      	ldr	r2, [pc, #136]	; (8001f14 <HAL_PWREx_EnableOverDrive+0x98>)
 8001e8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e90:	6413      	str	r3, [r2, #64]	; 0x40
 8001e92:	4b20      	ldr	r3, [pc, #128]	; (8001f14 <HAL_PWREx_EnableOverDrive+0x98>)
 8001e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e9a:	603b      	str	r3, [r7, #0]
 8001e9c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001e9e:	4b1e      	ldr	r3, [pc, #120]	; (8001f18 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4a1d      	ldr	r2, [pc, #116]	; (8001f18 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001ea4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ea8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001eaa:	f7ff fc71 	bl	8001790 <HAL_GetTick>
 8001eae:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001eb0:	e009      	b.n	8001ec6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001eb2:	f7ff fc6d 	bl	8001790 <HAL_GetTick>
 8001eb6:	4602      	mov	r2, r0
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	1ad3      	subs	r3, r2, r3
 8001ebc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001ec0:	d901      	bls.n	8001ec6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8001ec2:	2303      	movs	r3, #3
 8001ec4:	e022      	b.n	8001f0c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001ec6:	4b14      	ldr	r3, [pc, #80]	; (8001f18 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ece:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ed2:	d1ee      	bne.n	8001eb2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001ed4:	4b10      	ldr	r3, [pc, #64]	; (8001f18 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a0f      	ldr	r2, [pc, #60]	; (8001f18 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001eda:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ede:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001ee0:	f7ff fc56 	bl	8001790 <HAL_GetTick>
 8001ee4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001ee6:	e009      	b.n	8001efc <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001ee8:	f7ff fc52 	bl	8001790 <HAL_GetTick>
 8001eec:	4602      	mov	r2, r0
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	1ad3      	subs	r3, r2, r3
 8001ef2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001ef6:	d901      	bls.n	8001efc <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8001ef8:	2303      	movs	r3, #3
 8001efa:	e007      	b.n	8001f0c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001efc:	4b06      	ldr	r3, [pc, #24]	; (8001f18 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f04:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001f08:	d1ee      	bne.n	8001ee8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8001f0a:	2300      	movs	r3, #0
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	3708      	adds	r7, #8
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}
 8001f14:	40023800 	.word	0x40023800
 8001f18:	40007000 	.word	0x40007000

08001f1c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b086      	sub	sp, #24
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001f24:	2300      	movs	r3, #0
 8001f26:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d101      	bne.n	8001f32 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	e29b      	b.n	800246a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f003 0301 	and.w	r3, r3, #1
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	f000 8087 	beq.w	800204e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f40:	4b96      	ldr	r3, [pc, #600]	; (800219c <HAL_RCC_OscConfig+0x280>)
 8001f42:	689b      	ldr	r3, [r3, #8]
 8001f44:	f003 030c 	and.w	r3, r3, #12
 8001f48:	2b04      	cmp	r3, #4
 8001f4a:	d00c      	beq.n	8001f66 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f4c:	4b93      	ldr	r3, [pc, #588]	; (800219c <HAL_RCC_OscConfig+0x280>)
 8001f4e:	689b      	ldr	r3, [r3, #8]
 8001f50:	f003 030c 	and.w	r3, r3, #12
 8001f54:	2b08      	cmp	r3, #8
 8001f56:	d112      	bne.n	8001f7e <HAL_RCC_OscConfig+0x62>
 8001f58:	4b90      	ldr	r3, [pc, #576]	; (800219c <HAL_RCC_OscConfig+0x280>)
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f60:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001f64:	d10b      	bne.n	8001f7e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f66:	4b8d      	ldr	r3, [pc, #564]	; (800219c <HAL_RCC_OscConfig+0x280>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d06c      	beq.n	800204c <HAL_RCC_OscConfig+0x130>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d168      	bne.n	800204c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	e275      	b.n	800246a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f86:	d106      	bne.n	8001f96 <HAL_RCC_OscConfig+0x7a>
 8001f88:	4b84      	ldr	r3, [pc, #528]	; (800219c <HAL_RCC_OscConfig+0x280>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a83      	ldr	r2, [pc, #524]	; (800219c <HAL_RCC_OscConfig+0x280>)
 8001f8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f92:	6013      	str	r3, [r2, #0]
 8001f94:	e02e      	b.n	8001ff4 <HAL_RCC_OscConfig+0xd8>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d10c      	bne.n	8001fb8 <HAL_RCC_OscConfig+0x9c>
 8001f9e:	4b7f      	ldr	r3, [pc, #508]	; (800219c <HAL_RCC_OscConfig+0x280>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4a7e      	ldr	r2, [pc, #504]	; (800219c <HAL_RCC_OscConfig+0x280>)
 8001fa4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001fa8:	6013      	str	r3, [r2, #0]
 8001faa:	4b7c      	ldr	r3, [pc, #496]	; (800219c <HAL_RCC_OscConfig+0x280>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a7b      	ldr	r2, [pc, #492]	; (800219c <HAL_RCC_OscConfig+0x280>)
 8001fb0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001fb4:	6013      	str	r3, [r2, #0]
 8001fb6:	e01d      	b.n	8001ff4 <HAL_RCC_OscConfig+0xd8>
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001fc0:	d10c      	bne.n	8001fdc <HAL_RCC_OscConfig+0xc0>
 8001fc2:	4b76      	ldr	r3, [pc, #472]	; (800219c <HAL_RCC_OscConfig+0x280>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4a75      	ldr	r2, [pc, #468]	; (800219c <HAL_RCC_OscConfig+0x280>)
 8001fc8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001fcc:	6013      	str	r3, [r2, #0]
 8001fce:	4b73      	ldr	r3, [pc, #460]	; (800219c <HAL_RCC_OscConfig+0x280>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4a72      	ldr	r2, [pc, #456]	; (800219c <HAL_RCC_OscConfig+0x280>)
 8001fd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fd8:	6013      	str	r3, [r2, #0]
 8001fda:	e00b      	b.n	8001ff4 <HAL_RCC_OscConfig+0xd8>
 8001fdc:	4b6f      	ldr	r3, [pc, #444]	; (800219c <HAL_RCC_OscConfig+0x280>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a6e      	ldr	r2, [pc, #440]	; (800219c <HAL_RCC_OscConfig+0x280>)
 8001fe2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001fe6:	6013      	str	r3, [r2, #0]
 8001fe8:	4b6c      	ldr	r3, [pc, #432]	; (800219c <HAL_RCC_OscConfig+0x280>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a6b      	ldr	r2, [pc, #428]	; (800219c <HAL_RCC_OscConfig+0x280>)
 8001fee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ff2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d013      	beq.n	8002024 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ffc:	f7ff fbc8 	bl	8001790 <HAL_GetTick>
 8002000:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002002:	e008      	b.n	8002016 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002004:	f7ff fbc4 	bl	8001790 <HAL_GetTick>
 8002008:	4602      	mov	r2, r0
 800200a:	693b      	ldr	r3, [r7, #16]
 800200c:	1ad3      	subs	r3, r2, r3
 800200e:	2b64      	cmp	r3, #100	; 0x64
 8002010:	d901      	bls.n	8002016 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002012:	2303      	movs	r3, #3
 8002014:	e229      	b.n	800246a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002016:	4b61      	ldr	r3, [pc, #388]	; (800219c <HAL_RCC_OscConfig+0x280>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800201e:	2b00      	cmp	r3, #0
 8002020:	d0f0      	beq.n	8002004 <HAL_RCC_OscConfig+0xe8>
 8002022:	e014      	b.n	800204e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002024:	f7ff fbb4 	bl	8001790 <HAL_GetTick>
 8002028:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800202a:	e008      	b.n	800203e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800202c:	f7ff fbb0 	bl	8001790 <HAL_GetTick>
 8002030:	4602      	mov	r2, r0
 8002032:	693b      	ldr	r3, [r7, #16]
 8002034:	1ad3      	subs	r3, r2, r3
 8002036:	2b64      	cmp	r3, #100	; 0x64
 8002038:	d901      	bls.n	800203e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800203a:	2303      	movs	r3, #3
 800203c:	e215      	b.n	800246a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800203e:	4b57      	ldr	r3, [pc, #348]	; (800219c <HAL_RCC_OscConfig+0x280>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002046:	2b00      	cmp	r3, #0
 8002048:	d1f0      	bne.n	800202c <HAL_RCC_OscConfig+0x110>
 800204a:	e000      	b.n	800204e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800204c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f003 0302 	and.w	r3, r3, #2
 8002056:	2b00      	cmp	r3, #0
 8002058:	d069      	beq.n	800212e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800205a:	4b50      	ldr	r3, [pc, #320]	; (800219c <HAL_RCC_OscConfig+0x280>)
 800205c:	689b      	ldr	r3, [r3, #8]
 800205e:	f003 030c 	and.w	r3, r3, #12
 8002062:	2b00      	cmp	r3, #0
 8002064:	d00b      	beq.n	800207e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002066:	4b4d      	ldr	r3, [pc, #308]	; (800219c <HAL_RCC_OscConfig+0x280>)
 8002068:	689b      	ldr	r3, [r3, #8]
 800206a:	f003 030c 	and.w	r3, r3, #12
 800206e:	2b08      	cmp	r3, #8
 8002070:	d11c      	bne.n	80020ac <HAL_RCC_OscConfig+0x190>
 8002072:	4b4a      	ldr	r3, [pc, #296]	; (800219c <HAL_RCC_OscConfig+0x280>)
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800207a:	2b00      	cmp	r3, #0
 800207c:	d116      	bne.n	80020ac <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800207e:	4b47      	ldr	r3, [pc, #284]	; (800219c <HAL_RCC_OscConfig+0x280>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f003 0302 	and.w	r3, r3, #2
 8002086:	2b00      	cmp	r3, #0
 8002088:	d005      	beq.n	8002096 <HAL_RCC_OscConfig+0x17a>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	68db      	ldr	r3, [r3, #12]
 800208e:	2b01      	cmp	r3, #1
 8002090:	d001      	beq.n	8002096 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002092:	2301      	movs	r3, #1
 8002094:	e1e9      	b.n	800246a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002096:	4b41      	ldr	r3, [pc, #260]	; (800219c <HAL_RCC_OscConfig+0x280>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	691b      	ldr	r3, [r3, #16]
 80020a2:	00db      	lsls	r3, r3, #3
 80020a4:	493d      	ldr	r1, [pc, #244]	; (800219c <HAL_RCC_OscConfig+0x280>)
 80020a6:	4313      	orrs	r3, r2
 80020a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020aa:	e040      	b.n	800212e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	68db      	ldr	r3, [r3, #12]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d023      	beq.n	80020fc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80020b4:	4b39      	ldr	r3, [pc, #228]	; (800219c <HAL_RCC_OscConfig+0x280>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a38      	ldr	r2, [pc, #224]	; (800219c <HAL_RCC_OscConfig+0x280>)
 80020ba:	f043 0301 	orr.w	r3, r3, #1
 80020be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020c0:	f7ff fb66 	bl	8001790 <HAL_GetTick>
 80020c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020c6:	e008      	b.n	80020da <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020c8:	f7ff fb62 	bl	8001790 <HAL_GetTick>
 80020cc:	4602      	mov	r2, r0
 80020ce:	693b      	ldr	r3, [r7, #16]
 80020d0:	1ad3      	subs	r3, r2, r3
 80020d2:	2b02      	cmp	r3, #2
 80020d4:	d901      	bls.n	80020da <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80020d6:	2303      	movs	r3, #3
 80020d8:	e1c7      	b.n	800246a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020da:	4b30      	ldr	r3, [pc, #192]	; (800219c <HAL_RCC_OscConfig+0x280>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f003 0302 	and.w	r3, r3, #2
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d0f0      	beq.n	80020c8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020e6:	4b2d      	ldr	r3, [pc, #180]	; (800219c <HAL_RCC_OscConfig+0x280>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	691b      	ldr	r3, [r3, #16]
 80020f2:	00db      	lsls	r3, r3, #3
 80020f4:	4929      	ldr	r1, [pc, #164]	; (800219c <HAL_RCC_OscConfig+0x280>)
 80020f6:	4313      	orrs	r3, r2
 80020f8:	600b      	str	r3, [r1, #0]
 80020fa:	e018      	b.n	800212e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020fc:	4b27      	ldr	r3, [pc, #156]	; (800219c <HAL_RCC_OscConfig+0x280>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4a26      	ldr	r2, [pc, #152]	; (800219c <HAL_RCC_OscConfig+0x280>)
 8002102:	f023 0301 	bic.w	r3, r3, #1
 8002106:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002108:	f7ff fb42 	bl	8001790 <HAL_GetTick>
 800210c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800210e:	e008      	b.n	8002122 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002110:	f7ff fb3e 	bl	8001790 <HAL_GetTick>
 8002114:	4602      	mov	r2, r0
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	2b02      	cmp	r3, #2
 800211c:	d901      	bls.n	8002122 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800211e:	2303      	movs	r3, #3
 8002120:	e1a3      	b.n	800246a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002122:	4b1e      	ldr	r3, [pc, #120]	; (800219c <HAL_RCC_OscConfig+0x280>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f003 0302 	and.w	r3, r3, #2
 800212a:	2b00      	cmp	r3, #0
 800212c:	d1f0      	bne.n	8002110 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f003 0308 	and.w	r3, r3, #8
 8002136:	2b00      	cmp	r3, #0
 8002138:	d038      	beq.n	80021ac <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	695b      	ldr	r3, [r3, #20]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d019      	beq.n	8002176 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002142:	4b16      	ldr	r3, [pc, #88]	; (800219c <HAL_RCC_OscConfig+0x280>)
 8002144:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002146:	4a15      	ldr	r2, [pc, #84]	; (800219c <HAL_RCC_OscConfig+0x280>)
 8002148:	f043 0301 	orr.w	r3, r3, #1
 800214c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800214e:	f7ff fb1f 	bl	8001790 <HAL_GetTick>
 8002152:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002154:	e008      	b.n	8002168 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002156:	f7ff fb1b 	bl	8001790 <HAL_GetTick>
 800215a:	4602      	mov	r2, r0
 800215c:	693b      	ldr	r3, [r7, #16]
 800215e:	1ad3      	subs	r3, r2, r3
 8002160:	2b02      	cmp	r3, #2
 8002162:	d901      	bls.n	8002168 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002164:	2303      	movs	r3, #3
 8002166:	e180      	b.n	800246a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002168:	4b0c      	ldr	r3, [pc, #48]	; (800219c <HAL_RCC_OscConfig+0x280>)
 800216a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800216c:	f003 0302 	and.w	r3, r3, #2
 8002170:	2b00      	cmp	r3, #0
 8002172:	d0f0      	beq.n	8002156 <HAL_RCC_OscConfig+0x23a>
 8002174:	e01a      	b.n	80021ac <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002176:	4b09      	ldr	r3, [pc, #36]	; (800219c <HAL_RCC_OscConfig+0x280>)
 8002178:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800217a:	4a08      	ldr	r2, [pc, #32]	; (800219c <HAL_RCC_OscConfig+0x280>)
 800217c:	f023 0301 	bic.w	r3, r3, #1
 8002180:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002182:	f7ff fb05 	bl	8001790 <HAL_GetTick>
 8002186:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002188:	e00a      	b.n	80021a0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800218a:	f7ff fb01 	bl	8001790 <HAL_GetTick>
 800218e:	4602      	mov	r2, r0
 8002190:	693b      	ldr	r3, [r7, #16]
 8002192:	1ad3      	subs	r3, r2, r3
 8002194:	2b02      	cmp	r3, #2
 8002196:	d903      	bls.n	80021a0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002198:	2303      	movs	r3, #3
 800219a:	e166      	b.n	800246a <HAL_RCC_OscConfig+0x54e>
 800219c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021a0:	4b92      	ldr	r3, [pc, #584]	; (80023ec <HAL_RCC_OscConfig+0x4d0>)
 80021a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80021a4:	f003 0302 	and.w	r3, r3, #2
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d1ee      	bne.n	800218a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f003 0304 	and.w	r3, r3, #4
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	f000 80a4 	beq.w	8002302 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021ba:	4b8c      	ldr	r3, [pc, #560]	; (80023ec <HAL_RCC_OscConfig+0x4d0>)
 80021bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d10d      	bne.n	80021e2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80021c6:	4b89      	ldr	r3, [pc, #548]	; (80023ec <HAL_RCC_OscConfig+0x4d0>)
 80021c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ca:	4a88      	ldr	r2, [pc, #544]	; (80023ec <HAL_RCC_OscConfig+0x4d0>)
 80021cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021d0:	6413      	str	r3, [r2, #64]	; 0x40
 80021d2:	4b86      	ldr	r3, [pc, #536]	; (80023ec <HAL_RCC_OscConfig+0x4d0>)
 80021d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021da:	60bb      	str	r3, [r7, #8]
 80021dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021de:	2301      	movs	r3, #1
 80021e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80021e2:	4b83      	ldr	r3, [pc, #524]	; (80023f0 <HAL_RCC_OscConfig+0x4d4>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d118      	bne.n	8002220 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80021ee:	4b80      	ldr	r3, [pc, #512]	; (80023f0 <HAL_RCC_OscConfig+0x4d4>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4a7f      	ldr	r2, [pc, #508]	; (80023f0 <HAL_RCC_OscConfig+0x4d4>)
 80021f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021fa:	f7ff fac9 	bl	8001790 <HAL_GetTick>
 80021fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002200:	e008      	b.n	8002214 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002202:	f7ff fac5 	bl	8001790 <HAL_GetTick>
 8002206:	4602      	mov	r2, r0
 8002208:	693b      	ldr	r3, [r7, #16]
 800220a:	1ad3      	subs	r3, r2, r3
 800220c:	2b64      	cmp	r3, #100	; 0x64
 800220e:	d901      	bls.n	8002214 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002210:	2303      	movs	r3, #3
 8002212:	e12a      	b.n	800246a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002214:	4b76      	ldr	r3, [pc, #472]	; (80023f0 <HAL_RCC_OscConfig+0x4d4>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800221c:	2b00      	cmp	r3, #0
 800221e:	d0f0      	beq.n	8002202 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	689b      	ldr	r3, [r3, #8]
 8002224:	2b01      	cmp	r3, #1
 8002226:	d106      	bne.n	8002236 <HAL_RCC_OscConfig+0x31a>
 8002228:	4b70      	ldr	r3, [pc, #448]	; (80023ec <HAL_RCC_OscConfig+0x4d0>)
 800222a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800222c:	4a6f      	ldr	r2, [pc, #444]	; (80023ec <HAL_RCC_OscConfig+0x4d0>)
 800222e:	f043 0301 	orr.w	r3, r3, #1
 8002232:	6713      	str	r3, [r2, #112]	; 0x70
 8002234:	e02d      	b.n	8002292 <HAL_RCC_OscConfig+0x376>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	689b      	ldr	r3, [r3, #8]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d10c      	bne.n	8002258 <HAL_RCC_OscConfig+0x33c>
 800223e:	4b6b      	ldr	r3, [pc, #428]	; (80023ec <HAL_RCC_OscConfig+0x4d0>)
 8002240:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002242:	4a6a      	ldr	r2, [pc, #424]	; (80023ec <HAL_RCC_OscConfig+0x4d0>)
 8002244:	f023 0301 	bic.w	r3, r3, #1
 8002248:	6713      	str	r3, [r2, #112]	; 0x70
 800224a:	4b68      	ldr	r3, [pc, #416]	; (80023ec <HAL_RCC_OscConfig+0x4d0>)
 800224c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800224e:	4a67      	ldr	r2, [pc, #412]	; (80023ec <HAL_RCC_OscConfig+0x4d0>)
 8002250:	f023 0304 	bic.w	r3, r3, #4
 8002254:	6713      	str	r3, [r2, #112]	; 0x70
 8002256:	e01c      	b.n	8002292 <HAL_RCC_OscConfig+0x376>
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	689b      	ldr	r3, [r3, #8]
 800225c:	2b05      	cmp	r3, #5
 800225e:	d10c      	bne.n	800227a <HAL_RCC_OscConfig+0x35e>
 8002260:	4b62      	ldr	r3, [pc, #392]	; (80023ec <HAL_RCC_OscConfig+0x4d0>)
 8002262:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002264:	4a61      	ldr	r2, [pc, #388]	; (80023ec <HAL_RCC_OscConfig+0x4d0>)
 8002266:	f043 0304 	orr.w	r3, r3, #4
 800226a:	6713      	str	r3, [r2, #112]	; 0x70
 800226c:	4b5f      	ldr	r3, [pc, #380]	; (80023ec <HAL_RCC_OscConfig+0x4d0>)
 800226e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002270:	4a5e      	ldr	r2, [pc, #376]	; (80023ec <HAL_RCC_OscConfig+0x4d0>)
 8002272:	f043 0301 	orr.w	r3, r3, #1
 8002276:	6713      	str	r3, [r2, #112]	; 0x70
 8002278:	e00b      	b.n	8002292 <HAL_RCC_OscConfig+0x376>
 800227a:	4b5c      	ldr	r3, [pc, #368]	; (80023ec <HAL_RCC_OscConfig+0x4d0>)
 800227c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800227e:	4a5b      	ldr	r2, [pc, #364]	; (80023ec <HAL_RCC_OscConfig+0x4d0>)
 8002280:	f023 0301 	bic.w	r3, r3, #1
 8002284:	6713      	str	r3, [r2, #112]	; 0x70
 8002286:	4b59      	ldr	r3, [pc, #356]	; (80023ec <HAL_RCC_OscConfig+0x4d0>)
 8002288:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800228a:	4a58      	ldr	r2, [pc, #352]	; (80023ec <HAL_RCC_OscConfig+0x4d0>)
 800228c:	f023 0304 	bic.w	r3, r3, #4
 8002290:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	689b      	ldr	r3, [r3, #8]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d015      	beq.n	80022c6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800229a:	f7ff fa79 	bl	8001790 <HAL_GetTick>
 800229e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022a0:	e00a      	b.n	80022b8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022a2:	f7ff fa75 	bl	8001790 <HAL_GetTick>
 80022a6:	4602      	mov	r2, r0
 80022a8:	693b      	ldr	r3, [r7, #16]
 80022aa:	1ad3      	subs	r3, r2, r3
 80022ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d901      	bls.n	80022b8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80022b4:	2303      	movs	r3, #3
 80022b6:	e0d8      	b.n	800246a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022b8:	4b4c      	ldr	r3, [pc, #304]	; (80023ec <HAL_RCC_OscConfig+0x4d0>)
 80022ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022bc:	f003 0302 	and.w	r3, r3, #2
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d0ee      	beq.n	80022a2 <HAL_RCC_OscConfig+0x386>
 80022c4:	e014      	b.n	80022f0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022c6:	f7ff fa63 	bl	8001790 <HAL_GetTick>
 80022ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022cc:	e00a      	b.n	80022e4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022ce:	f7ff fa5f 	bl	8001790 <HAL_GetTick>
 80022d2:	4602      	mov	r2, r0
 80022d4:	693b      	ldr	r3, [r7, #16]
 80022d6:	1ad3      	subs	r3, r2, r3
 80022d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80022dc:	4293      	cmp	r3, r2
 80022de:	d901      	bls.n	80022e4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80022e0:	2303      	movs	r3, #3
 80022e2:	e0c2      	b.n	800246a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022e4:	4b41      	ldr	r3, [pc, #260]	; (80023ec <HAL_RCC_OscConfig+0x4d0>)
 80022e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022e8:	f003 0302 	and.w	r3, r3, #2
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d1ee      	bne.n	80022ce <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80022f0:	7dfb      	ldrb	r3, [r7, #23]
 80022f2:	2b01      	cmp	r3, #1
 80022f4:	d105      	bne.n	8002302 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022f6:	4b3d      	ldr	r3, [pc, #244]	; (80023ec <HAL_RCC_OscConfig+0x4d0>)
 80022f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022fa:	4a3c      	ldr	r2, [pc, #240]	; (80023ec <HAL_RCC_OscConfig+0x4d0>)
 80022fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002300:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	699b      	ldr	r3, [r3, #24]
 8002306:	2b00      	cmp	r3, #0
 8002308:	f000 80ae 	beq.w	8002468 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800230c:	4b37      	ldr	r3, [pc, #220]	; (80023ec <HAL_RCC_OscConfig+0x4d0>)
 800230e:	689b      	ldr	r3, [r3, #8]
 8002310:	f003 030c 	and.w	r3, r3, #12
 8002314:	2b08      	cmp	r3, #8
 8002316:	d06d      	beq.n	80023f4 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	699b      	ldr	r3, [r3, #24]
 800231c:	2b02      	cmp	r3, #2
 800231e:	d14b      	bne.n	80023b8 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002320:	4b32      	ldr	r3, [pc, #200]	; (80023ec <HAL_RCC_OscConfig+0x4d0>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a31      	ldr	r2, [pc, #196]	; (80023ec <HAL_RCC_OscConfig+0x4d0>)
 8002326:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800232a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800232c:	f7ff fa30 	bl	8001790 <HAL_GetTick>
 8002330:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002332:	e008      	b.n	8002346 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002334:	f7ff fa2c 	bl	8001790 <HAL_GetTick>
 8002338:	4602      	mov	r2, r0
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	1ad3      	subs	r3, r2, r3
 800233e:	2b02      	cmp	r3, #2
 8002340:	d901      	bls.n	8002346 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002342:	2303      	movs	r3, #3
 8002344:	e091      	b.n	800246a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002346:	4b29      	ldr	r3, [pc, #164]	; (80023ec <HAL_RCC_OscConfig+0x4d0>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800234e:	2b00      	cmp	r3, #0
 8002350:	d1f0      	bne.n	8002334 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	69da      	ldr	r2, [r3, #28]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6a1b      	ldr	r3, [r3, #32]
 800235a:	431a      	orrs	r2, r3
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002360:	019b      	lsls	r3, r3, #6
 8002362:	431a      	orrs	r2, r3
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002368:	085b      	lsrs	r3, r3, #1
 800236a:	3b01      	subs	r3, #1
 800236c:	041b      	lsls	r3, r3, #16
 800236e:	431a      	orrs	r2, r3
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002374:	061b      	lsls	r3, r3, #24
 8002376:	431a      	orrs	r2, r3
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800237c:	071b      	lsls	r3, r3, #28
 800237e:	491b      	ldr	r1, [pc, #108]	; (80023ec <HAL_RCC_OscConfig+0x4d0>)
 8002380:	4313      	orrs	r3, r2
 8002382:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002384:	4b19      	ldr	r3, [pc, #100]	; (80023ec <HAL_RCC_OscConfig+0x4d0>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a18      	ldr	r2, [pc, #96]	; (80023ec <HAL_RCC_OscConfig+0x4d0>)
 800238a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800238e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002390:	f7ff f9fe 	bl	8001790 <HAL_GetTick>
 8002394:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002396:	e008      	b.n	80023aa <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002398:	f7ff f9fa 	bl	8001790 <HAL_GetTick>
 800239c:	4602      	mov	r2, r0
 800239e:	693b      	ldr	r3, [r7, #16]
 80023a0:	1ad3      	subs	r3, r2, r3
 80023a2:	2b02      	cmp	r3, #2
 80023a4:	d901      	bls.n	80023aa <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80023a6:	2303      	movs	r3, #3
 80023a8:	e05f      	b.n	800246a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023aa:	4b10      	ldr	r3, [pc, #64]	; (80023ec <HAL_RCC_OscConfig+0x4d0>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d0f0      	beq.n	8002398 <HAL_RCC_OscConfig+0x47c>
 80023b6:	e057      	b.n	8002468 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023b8:	4b0c      	ldr	r3, [pc, #48]	; (80023ec <HAL_RCC_OscConfig+0x4d0>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a0b      	ldr	r2, [pc, #44]	; (80023ec <HAL_RCC_OscConfig+0x4d0>)
 80023be:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80023c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023c4:	f7ff f9e4 	bl	8001790 <HAL_GetTick>
 80023c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023ca:	e008      	b.n	80023de <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023cc:	f7ff f9e0 	bl	8001790 <HAL_GetTick>
 80023d0:	4602      	mov	r2, r0
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	1ad3      	subs	r3, r2, r3
 80023d6:	2b02      	cmp	r3, #2
 80023d8:	d901      	bls.n	80023de <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80023da:	2303      	movs	r3, #3
 80023dc:	e045      	b.n	800246a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023de:	4b03      	ldr	r3, [pc, #12]	; (80023ec <HAL_RCC_OscConfig+0x4d0>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d1f0      	bne.n	80023cc <HAL_RCC_OscConfig+0x4b0>
 80023ea:	e03d      	b.n	8002468 <HAL_RCC_OscConfig+0x54c>
 80023ec:	40023800 	.word	0x40023800
 80023f0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80023f4:	4b1f      	ldr	r3, [pc, #124]	; (8002474 <HAL_RCC_OscConfig+0x558>)
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	699b      	ldr	r3, [r3, #24]
 80023fe:	2b01      	cmp	r3, #1
 8002400:	d030      	beq.n	8002464 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800240c:	429a      	cmp	r2, r3
 800240e:	d129      	bne.n	8002464 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800241a:	429a      	cmp	r2, r3
 800241c:	d122      	bne.n	8002464 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800241e:	68fa      	ldr	r2, [r7, #12]
 8002420:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002424:	4013      	ands	r3, r2
 8002426:	687a      	ldr	r2, [r7, #4]
 8002428:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800242a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800242c:	4293      	cmp	r3, r2
 800242e:	d119      	bne.n	8002464 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800243a:	085b      	lsrs	r3, r3, #1
 800243c:	3b01      	subs	r3, #1
 800243e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002440:	429a      	cmp	r2, r3
 8002442:	d10f      	bne.n	8002464 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800244e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002450:	429a      	cmp	r2, r3
 8002452:	d107      	bne.n	8002464 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800245e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002460:	429a      	cmp	r2, r3
 8002462:	d001      	beq.n	8002468 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002464:	2301      	movs	r3, #1
 8002466:	e000      	b.n	800246a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002468:	2300      	movs	r3, #0
}
 800246a:	4618      	mov	r0, r3
 800246c:	3718      	adds	r7, #24
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	40023800 	.word	0x40023800

08002478 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b084      	sub	sp, #16
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
 8002480:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002482:	2300      	movs	r3, #0
 8002484:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d101      	bne.n	8002490 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800248c:	2301      	movs	r3, #1
 800248e:	e0d0      	b.n	8002632 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002490:	4b6a      	ldr	r3, [pc, #424]	; (800263c <HAL_RCC_ClockConfig+0x1c4>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f003 030f 	and.w	r3, r3, #15
 8002498:	683a      	ldr	r2, [r7, #0]
 800249a:	429a      	cmp	r2, r3
 800249c:	d910      	bls.n	80024c0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800249e:	4b67      	ldr	r3, [pc, #412]	; (800263c <HAL_RCC_ClockConfig+0x1c4>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f023 020f 	bic.w	r2, r3, #15
 80024a6:	4965      	ldr	r1, [pc, #404]	; (800263c <HAL_RCC_ClockConfig+0x1c4>)
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	4313      	orrs	r3, r2
 80024ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024ae:	4b63      	ldr	r3, [pc, #396]	; (800263c <HAL_RCC_ClockConfig+0x1c4>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f003 030f 	and.w	r3, r3, #15
 80024b6:	683a      	ldr	r2, [r7, #0]
 80024b8:	429a      	cmp	r2, r3
 80024ba:	d001      	beq.n	80024c0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80024bc:	2301      	movs	r3, #1
 80024be:	e0b8      	b.n	8002632 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f003 0302 	and.w	r3, r3, #2
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d020      	beq.n	800250e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f003 0304 	and.w	r3, r3, #4
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d005      	beq.n	80024e4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80024d8:	4b59      	ldr	r3, [pc, #356]	; (8002640 <HAL_RCC_ClockConfig+0x1c8>)
 80024da:	689b      	ldr	r3, [r3, #8]
 80024dc:	4a58      	ldr	r2, [pc, #352]	; (8002640 <HAL_RCC_ClockConfig+0x1c8>)
 80024de:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80024e2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f003 0308 	and.w	r3, r3, #8
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d005      	beq.n	80024fc <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80024f0:	4b53      	ldr	r3, [pc, #332]	; (8002640 <HAL_RCC_ClockConfig+0x1c8>)
 80024f2:	689b      	ldr	r3, [r3, #8]
 80024f4:	4a52      	ldr	r2, [pc, #328]	; (8002640 <HAL_RCC_ClockConfig+0x1c8>)
 80024f6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80024fa:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024fc:	4b50      	ldr	r3, [pc, #320]	; (8002640 <HAL_RCC_ClockConfig+0x1c8>)
 80024fe:	689b      	ldr	r3, [r3, #8]
 8002500:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	689b      	ldr	r3, [r3, #8]
 8002508:	494d      	ldr	r1, [pc, #308]	; (8002640 <HAL_RCC_ClockConfig+0x1c8>)
 800250a:	4313      	orrs	r3, r2
 800250c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f003 0301 	and.w	r3, r3, #1
 8002516:	2b00      	cmp	r3, #0
 8002518:	d040      	beq.n	800259c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	2b01      	cmp	r3, #1
 8002520:	d107      	bne.n	8002532 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002522:	4b47      	ldr	r3, [pc, #284]	; (8002640 <HAL_RCC_ClockConfig+0x1c8>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800252a:	2b00      	cmp	r3, #0
 800252c:	d115      	bne.n	800255a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800252e:	2301      	movs	r3, #1
 8002530:	e07f      	b.n	8002632 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	2b02      	cmp	r3, #2
 8002538:	d107      	bne.n	800254a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800253a:	4b41      	ldr	r3, [pc, #260]	; (8002640 <HAL_RCC_ClockConfig+0x1c8>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002542:	2b00      	cmp	r3, #0
 8002544:	d109      	bne.n	800255a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002546:	2301      	movs	r3, #1
 8002548:	e073      	b.n	8002632 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800254a:	4b3d      	ldr	r3, [pc, #244]	; (8002640 <HAL_RCC_ClockConfig+0x1c8>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f003 0302 	and.w	r3, r3, #2
 8002552:	2b00      	cmp	r3, #0
 8002554:	d101      	bne.n	800255a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002556:	2301      	movs	r3, #1
 8002558:	e06b      	b.n	8002632 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800255a:	4b39      	ldr	r3, [pc, #228]	; (8002640 <HAL_RCC_ClockConfig+0x1c8>)
 800255c:	689b      	ldr	r3, [r3, #8]
 800255e:	f023 0203 	bic.w	r2, r3, #3
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	4936      	ldr	r1, [pc, #216]	; (8002640 <HAL_RCC_ClockConfig+0x1c8>)
 8002568:	4313      	orrs	r3, r2
 800256a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800256c:	f7ff f910 	bl	8001790 <HAL_GetTick>
 8002570:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002572:	e00a      	b.n	800258a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002574:	f7ff f90c 	bl	8001790 <HAL_GetTick>
 8002578:	4602      	mov	r2, r0
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	1ad3      	subs	r3, r2, r3
 800257e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002582:	4293      	cmp	r3, r2
 8002584:	d901      	bls.n	800258a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002586:	2303      	movs	r3, #3
 8002588:	e053      	b.n	8002632 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800258a:	4b2d      	ldr	r3, [pc, #180]	; (8002640 <HAL_RCC_ClockConfig+0x1c8>)
 800258c:	689b      	ldr	r3, [r3, #8]
 800258e:	f003 020c 	and.w	r2, r3, #12
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	009b      	lsls	r3, r3, #2
 8002598:	429a      	cmp	r2, r3
 800259a:	d1eb      	bne.n	8002574 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800259c:	4b27      	ldr	r3, [pc, #156]	; (800263c <HAL_RCC_ClockConfig+0x1c4>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f003 030f 	and.w	r3, r3, #15
 80025a4:	683a      	ldr	r2, [r7, #0]
 80025a6:	429a      	cmp	r2, r3
 80025a8:	d210      	bcs.n	80025cc <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025aa:	4b24      	ldr	r3, [pc, #144]	; (800263c <HAL_RCC_ClockConfig+0x1c4>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f023 020f 	bic.w	r2, r3, #15
 80025b2:	4922      	ldr	r1, [pc, #136]	; (800263c <HAL_RCC_ClockConfig+0x1c4>)
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	4313      	orrs	r3, r2
 80025b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025ba:	4b20      	ldr	r3, [pc, #128]	; (800263c <HAL_RCC_ClockConfig+0x1c4>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f003 030f 	and.w	r3, r3, #15
 80025c2:	683a      	ldr	r2, [r7, #0]
 80025c4:	429a      	cmp	r2, r3
 80025c6:	d001      	beq.n	80025cc <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80025c8:	2301      	movs	r3, #1
 80025ca:	e032      	b.n	8002632 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f003 0304 	and.w	r3, r3, #4
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d008      	beq.n	80025ea <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80025d8:	4b19      	ldr	r3, [pc, #100]	; (8002640 <HAL_RCC_ClockConfig+0x1c8>)
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	68db      	ldr	r3, [r3, #12]
 80025e4:	4916      	ldr	r1, [pc, #88]	; (8002640 <HAL_RCC_ClockConfig+0x1c8>)
 80025e6:	4313      	orrs	r3, r2
 80025e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f003 0308 	and.w	r3, r3, #8
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d009      	beq.n	800260a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80025f6:	4b12      	ldr	r3, [pc, #72]	; (8002640 <HAL_RCC_ClockConfig+0x1c8>)
 80025f8:	689b      	ldr	r3, [r3, #8]
 80025fa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	691b      	ldr	r3, [r3, #16]
 8002602:	00db      	lsls	r3, r3, #3
 8002604:	490e      	ldr	r1, [pc, #56]	; (8002640 <HAL_RCC_ClockConfig+0x1c8>)
 8002606:	4313      	orrs	r3, r2
 8002608:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800260a:	f000 f821 	bl	8002650 <HAL_RCC_GetSysClockFreq>
 800260e:	4602      	mov	r2, r0
 8002610:	4b0b      	ldr	r3, [pc, #44]	; (8002640 <HAL_RCC_ClockConfig+0x1c8>)
 8002612:	689b      	ldr	r3, [r3, #8]
 8002614:	091b      	lsrs	r3, r3, #4
 8002616:	f003 030f 	and.w	r3, r3, #15
 800261a:	490a      	ldr	r1, [pc, #40]	; (8002644 <HAL_RCC_ClockConfig+0x1cc>)
 800261c:	5ccb      	ldrb	r3, [r1, r3]
 800261e:	fa22 f303 	lsr.w	r3, r2, r3
 8002622:	4a09      	ldr	r2, [pc, #36]	; (8002648 <HAL_RCC_ClockConfig+0x1d0>)
 8002624:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002626:	4b09      	ldr	r3, [pc, #36]	; (800264c <HAL_RCC_ClockConfig+0x1d4>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4618      	mov	r0, r3
 800262c:	f7ff f86c 	bl	8001708 <HAL_InitTick>

  return HAL_OK;
 8002630:	2300      	movs	r3, #0
}
 8002632:	4618      	mov	r0, r3
 8002634:	3710      	adds	r7, #16
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}
 800263a:	bf00      	nop
 800263c:	40023c00 	.word	0x40023c00
 8002640:	40023800 	.word	0x40023800
 8002644:	08005374 	.word	0x08005374
 8002648:	20000000 	.word	0x20000000
 800264c:	20000004 	.word	0x20000004

08002650 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002650:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002654:	b094      	sub	sp, #80	; 0x50
 8002656:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002658:	2300      	movs	r3, #0
 800265a:	647b      	str	r3, [r7, #68]	; 0x44
 800265c:	2300      	movs	r3, #0
 800265e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002660:	2300      	movs	r3, #0
 8002662:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8002664:	2300      	movs	r3, #0
 8002666:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002668:	4b79      	ldr	r3, [pc, #484]	; (8002850 <HAL_RCC_GetSysClockFreq+0x200>)
 800266a:	689b      	ldr	r3, [r3, #8]
 800266c:	f003 030c 	and.w	r3, r3, #12
 8002670:	2b08      	cmp	r3, #8
 8002672:	d00d      	beq.n	8002690 <HAL_RCC_GetSysClockFreq+0x40>
 8002674:	2b08      	cmp	r3, #8
 8002676:	f200 80e1 	bhi.w	800283c <HAL_RCC_GetSysClockFreq+0x1ec>
 800267a:	2b00      	cmp	r3, #0
 800267c:	d002      	beq.n	8002684 <HAL_RCC_GetSysClockFreq+0x34>
 800267e:	2b04      	cmp	r3, #4
 8002680:	d003      	beq.n	800268a <HAL_RCC_GetSysClockFreq+0x3a>
 8002682:	e0db      	b.n	800283c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002684:	4b73      	ldr	r3, [pc, #460]	; (8002854 <HAL_RCC_GetSysClockFreq+0x204>)
 8002686:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002688:	e0db      	b.n	8002842 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800268a:	4b73      	ldr	r3, [pc, #460]	; (8002858 <HAL_RCC_GetSysClockFreq+0x208>)
 800268c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800268e:	e0d8      	b.n	8002842 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002690:	4b6f      	ldr	r3, [pc, #444]	; (8002850 <HAL_RCC_GetSysClockFreq+0x200>)
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002698:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800269a:	4b6d      	ldr	r3, [pc, #436]	; (8002850 <HAL_RCC_GetSysClockFreq+0x200>)
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d063      	beq.n	800276e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026a6:	4b6a      	ldr	r3, [pc, #424]	; (8002850 <HAL_RCC_GetSysClockFreq+0x200>)
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	099b      	lsrs	r3, r3, #6
 80026ac:	2200      	movs	r2, #0
 80026ae:	63bb      	str	r3, [r7, #56]	; 0x38
 80026b0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80026b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026b8:	633b      	str	r3, [r7, #48]	; 0x30
 80026ba:	2300      	movs	r3, #0
 80026bc:	637b      	str	r3, [r7, #52]	; 0x34
 80026be:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80026c2:	4622      	mov	r2, r4
 80026c4:	462b      	mov	r3, r5
 80026c6:	f04f 0000 	mov.w	r0, #0
 80026ca:	f04f 0100 	mov.w	r1, #0
 80026ce:	0159      	lsls	r1, r3, #5
 80026d0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80026d4:	0150      	lsls	r0, r2, #5
 80026d6:	4602      	mov	r2, r0
 80026d8:	460b      	mov	r3, r1
 80026da:	4621      	mov	r1, r4
 80026dc:	1a51      	subs	r1, r2, r1
 80026de:	6139      	str	r1, [r7, #16]
 80026e0:	4629      	mov	r1, r5
 80026e2:	eb63 0301 	sbc.w	r3, r3, r1
 80026e6:	617b      	str	r3, [r7, #20]
 80026e8:	f04f 0200 	mov.w	r2, #0
 80026ec:	f04f 0300 	mov.w	r3, #0
 80026f0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80026f4:	4659      	mov	r1, fp
 80026f6:	018b      	lsls	r3, r1, #6
 80026f8:	4651      	mov	r1, sl
 80026fa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80026fe:	4651      	mov	r1, sl
 8002700:	018a      	lsls	r2, r1, #6
 8002702:	4651      	mov	r1, sl
 8002704:	ebb2 0801 	subs.w	r8, r2, r1
 8002708:	4659      	mov	r1, fp
 800270a:	eb63 0901 	sbc.w	r9, r3, r1
 800270e:	f04f 0200 	mov.w	r2, #0
 8002712:	f04f 0300 	mov.w	r3, #0
 8002716:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800271a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800271e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002722:	4690      	mov	r8, r2
 8002724:	4699      	mov	r9, r3
 8002726:	4623      	mov	r3, r4
 8002728:	eb18 0303 	adds.w	r3, r8, r3
 800272c:	60bb      	str	r3, [r7, #8]
 800272e:	462b      	mov	r3, r5
 8002730:	eb49 0303 	adc.w	r3, r9, r3
 8002734:	60fb      	str	r3, [r7, #12]
 8002736:	f04f 0200 	mov.w	r2, #0
 800273a:	f04f 0300 	mov.w	r3, #0
 800273e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002742:	4629      	mov	r1, r5
 8002744:	024b      	lsls	r3, r1, #9
 8002746:	4621      	mov	r1, r4
 8002748:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800274c:	4621      	mov	r1, r4
 800274e:	024a      	lsls	r2, r1, #9
 8002750:	4610      	mov	r0, r2
 8002752:	4619      	mov	r1, r3
 8002754:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002756:	2200      	movs	r2, #0
 8002758:	62bb      	str	r3, [r7, #40]	; 0x28
 800275a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800275c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002760:	f7fd fdc6 	bl	80002f0 <__aeabi_uldivmod>
 8002764:	4602      	mov	r2, r0
 8002766:	460b      	mov	r3, r1
 8002768:	4613      	mov	r3, r2
 800276a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800276c:	e058      	b.n	8002820 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800276e:	4b38      	ldr	r3, [pc, #224]	; (8002850 <HAL_RCC_GetSysClockFreq+0x200>)
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	099b      	lsrs	r3, r3, #6
 8002774:	2200      	movs	r2, #0
 8002776:	4618      	mov	r0, r3
 8002778:	4611      	mov	r1, r2
 800277a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800277e:	623b      	str	r3, [r7, #32]
 8002780:	2300      	movs	r3, #0
 8002782:	627b      	str	r3, [r7, #36]	; 0x24
 8002784:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002788:	4642      	mov	r2, r8
 800278a:	464b      	mov	r3, r9
 800278c:	f04f 0000 	mov.w	r0, #0
 8002790:	f04f 0100 	mov.w	r1, #0
 8002794:	0159      	lsls	r1, r3, #5
 8002796:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800279a:	0150      	lsls	r0, r2, #5
 800279c:	4602      	mov	r2, r0
 800279e:	460b      	mov	r3, r1
 80027a0:	4641      	mov	r1, r8
 80027a2:	ebb2 0a01 	subs.w	sl, r2, r1
 80027a6:	4649      	mov	r1, r9
 80027a8:	eb63 0b01 	sbc.w	fp, r3, r1
 80027ac:	f04f 0200 	mov.w	r2, #0
 80027b0:	f04f 0300 	mov.w	r3, #0
 80027b4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80027b8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80027bc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80027c0:	ebb2 040a 	subs.w	r4, r2, sl
 80027c4:	eb63 050b 	sbc.w	r5, r3, fp
 80027c8:	f04f 0200 	mov.w	r2, #0
 80027cc:	f04f 0300 	mov.w	r3, #0
 80027d0:	00eb      	lsls	r3, r5, #3
 80027d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80027d6:	00e2      	lsls	r2, r4, #3
 80027d8:	4614      	mov	r4, r2
 80027da:	461d      	mov	r5, r3
 80027dc:	4643      	mov	r3, r8
 80027de:	18e3      	adds	r3, r4, r3
 80027e0:	603b      	str	r3, [r7, #0]
 80027e2:	464b      	mov	r3, r9
 80027e4:	eb45 0303 	adc.w	r3, r5, r3
 80027e8:	607b      	str	r3, [r7, #4]
 80027ea:	f04f 0200 	mov.w	r2, #0
 80027ee:	f04f 0300 	mov.w	r3, #0
 80027f2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80027f6:	4629      	mov	r1, r5
 80027f8:	028b      	lsls	r3, r1, #10
 80027fa:	4621      	mov	r1, r4
 80027fc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002800:	4621      	mov	r1, r4
 8002802:	028a      	lsls	r2, r1, #10
 8002804:	4610      	mov	r0, r2
 8002806:	4619      	mov	r1, r3
 8002808:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800280a:	2200      	movs	r2, #0
 800280c:	61bb      	str	r3, [r7, #24]
 800280e:	61fa      	str	r2, [r7, #28]
 8002810:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002814:	f7fd fd6c 	bl	80002f0 <__aeabi_uldivmod>
 8002818:	4602      	mov	r2, r0
 800281a:	460b      	mov	r3, r1
 800281c:	4613      	mov	r3, r2
 800281e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002820:	4b0b      	ldr	r3, [pc, #44]	; (8002850 <HAL_RCC_GetSysClockFreq+0x200>)
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	0c1b      	lsrs	r3, r3, #16
 8002826:	f003 0303 	and.w	r3, r3, #3
 800282a:	3301      	adds	r3, #1
 800282c:	005b      	lsls	r3, r3, #1
 800282e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8002830:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002832:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002834:	fbb2 f3f3 	udiv	r3, r2, r3
 8002838:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800283a:	e002      	b.n	8002842 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800283c:	4b05      	ldr	r3, [pc, #20]	; (8002854 <HAL_RCC_GetSysClockFreq+0x204>)
 800283e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002840:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002842:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002844:	4618      	mov	r0, r3
 8002846:	3750      	adds	r7, #80	; 0x50
 8002848:	46bd      	mov	sp, r7
 800284a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800284e:	bf00      	nop
 8002850:	40023800 	.word	0x40023800
 8002854:	00f42400 	.word	0x00f42400
 8002858:	007a1200 	.word	0x007a1200

0800285c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800285c:	b480      	push	{r7}
 800285e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002860:	4b03      	ldr	r3, [pc, #12]	; (8002870 <HAL_RCC_GetHCLKFreq+0x14>)
 8002862:	681b      	ldr	r3, [r3, #0]
}
 8002864:	4618      	mov	r0, r3
 8002866:	46bd      	mov	sp, r7
 8002868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286c:	4770      	bx	lr
 800286e:	bf00      	nop
 8002870:	20000000 	.word	0x20000000

08002874 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002878:	f7ff fff0 	bl	800285c <HAL_RCC_GetHCLKFreq>
 800287c:	4602      	mov	r2, r0
 800287e:	4b05      	ldr	r3, [pc, #20]	; (8002894 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	0a9b      	lsrs	r3, r3, #10
 8002884:	f003 0307 	and.w	r3, r3, #7
 8002888:	4903      	ldr	r1, [pc, #12]	; (8002898 <HAL_RCC_GetPCLK1Freq+0x24>)
 800288a:	5ccb      	ldrb	r3, [r1, r3]
 800288c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002890:	4618      	mov	r0, r3
 8002892:	bd80      	pop	{r7, pc}
 8002894:	40023800 	.word	0x40023800
 8002898:	08005384 	.word	0x08005384

0800289c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80028a0:	f7ff ffdc 	bl	800285c <HAL_RCC_GetHCLKFreq>
 80028a4:	4602      	mov	r2, r0
 80028a6:	4b05      	ldr	r3, [pc, #20]	; (80028bc <HAL_RCC_GetPCLK2Freq+0x20>)
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	0b5b      	lsrs	r3, r3, #13
 80028ac:	f003 0307 	and.w	r3, r3, #7
 80028b0:	4903      	ldr	r1, [pc, #12]	; (80028c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80028b2:	5ccb      	ldrb	r3, [r1, r3]
 80028b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	bd80      	pop	{r7, pc}
 80028bc:	40023800 	.word	0x40023800
 80028c0:	08005384 	.word	0x08005384

080028c4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b088      	sub	sp, #32
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80028cc:	2300      	movs	r3, #0
 80028ce:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80028d0:	2300      	movs	r3, #0
 80028d2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80028d4:	2300      	movs	r3, #0
 80028d6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80028d8:	2300      	movs	r3, #0
 80028da:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80028dc:	2300      	movs	r3, #0
 80028de:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f003 0301 	and.w	r3, r3, #1
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d012      	beq.n	8002912 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80028ec:	4b69      	ldr	r3, [pc, #420]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80028ee:	689b      	ldr	r3, [r3, #8]
 80028f0:	4a68      	ldr	r2, [pc, #416]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80028f2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80028f6:	6093      	str	r3, [r2, #8]
 80028f8:	4b66      	ldr	r3, [pc, #408]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80028fa:	689a      	ldr	r2, [r3, #8]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002900:	4964      	ldr	r1, [pc, #400]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002902:	4313      	orrs	r3, r2
 8002904:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800290a:	2b00      	cmp	r3, #0
 800290c:	d101      	bne.n	8002912 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800290e:	2301      	movs	r3, #1
 8002910:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800291a:	2b00      	cmp	r3, #0
 800291c:	d017      	beq.n	800294e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800291e:	4b5d      	ldr	r3, [pc, #372]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002920:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002924:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800292c:	4959      	ldr	r1, [pc, #356]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800292e:	4313      	orrs	r3, r2
 8002930:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002938:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800293c:	d101      	bne.n	8002942 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800293e:	2301      	movs	r3, #1
 8002940:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002946:	2b00      	cmp	r3, #0
 8002948:	d101      	bne.n	800294e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800294a:	2301      	movs	r3, #1
 800294c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002956:	2b00      	cmp	r3, #0
 8002958:	d017      	beq.n	800298a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800295a:	4b4e      	ldr	r3, [pc, #312]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800295c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002960:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002968:	494a      	ldr	r1, [pc, #296]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800296a:	4313      	orrs	r3, r2
 800296c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002974:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002978:	d101      	bne.n	800297e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800297a:	2301      	movs	r3, #1
 800297c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002982:	2b00      	cmp	r3, #0
 8002984:	d101      	bne.n	800298a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002986:	2301      	movs	r3, #1
 8002988:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002992:	2b00      	cmp	r3, #0
 8002994:	d001      	beq.n	800299a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002996:	2301      	movs	r3, #1
 8002998:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f003 0320 	and.w	r3, r3, #32
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	f000 808b 	beq.w	8002abe <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80029a8:	4b3a      	ldr	r3, [pc, #232]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80029aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ac:	4a39      	ldr	r2, [pc, #228]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80029ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029b2:	6413      	str	r3, [r2, #64]	; 0x40
 80029b4:	4b37      	ldr	r3, [pc, #220]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80029b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029bc:	60bb      	str	r3, [r7, #8]
 80029be:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80029c0:	4b35      	ldr	r3, [pc, #212]	; (8002a98 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a34      	ldr	r2, [pc, #208]	; (8002a98 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80029c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029ca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80029cc:	f7fe fee0 	bl	8001790 <HAL_GetTick>
 80029d0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80029d2:	e008      	b.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029d4:	f7fe fedc 	bl	8001790 <HAL_GetTick>
 80029d8:	4602      	mov	r2, r0
 80029da:	697b      	ldr	r3, [r7, #20]
 80029dc:	1ad3      	subs	r3, r2, r3
 80029de:	2b64      	cmp	r3, #100	; 0x64
 80029e0:	d901      	bls.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80029e2:	2303      	movs	r3, #3
 80029e4:	e38f      	b.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80029e6:	4b2c      	ldr	r3, [pc, #176]	; (8002a98 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d0f0      	beq.n	80029d4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80029f2:	4b28      	ldr	r3, [pc, #160]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80029f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80029fa:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80029fc:	693b      	ldr	r3, [r7, #16]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d035      	beq.n	8002a6e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a0a:	693a      	ldr	r2, [r7, #16]
 8002a0c:	429a      	cmp	r2, r3
 8002a0e:	d02e      	beq.n	8002a6e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002a10:	4b20      	ldr	r3, [pc, #128]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a18:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002a1a:	4b1e      	ldr	r3, [pc, #120]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a1e:	4a1d      	ldr	r2, [pc, #116]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a24:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002a26:	4b1b      	ldr	r3, [pc, #108]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a2a:	4a1a      	ldr	r2, [pc, #104]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a2c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a30:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002a32:	4a18      	ldr	r2, [pc, #96]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a34:	693b      	ldr	r3, [r7, #16]
 8002a36:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002a38:	4b16      	ldr	r3, [pc, #88]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a3c:	f003 0301 	and.w	r3, r3, #1
 8002a40:	2b01      	cmp	r3, #1
 8002a42:	d114      	bne.n	8002a6e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a44:	f7fe fea4 	bl	8001790 <HAL_GetTick>
 8002a48:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a4a:	e00a      	b.n	8002a62 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a4c:	f7fe fea0 	bl	8001790 <HAL_GetTick>
 8002a50:	4602      	mov	r2, r0
 8002a52:	697b      	ldr	r3, [r7, #20]
 8002a54:	1ad3      	subs	r3, r2, r3
 8002a56:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d901      	bls.n	8002a62 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002a5e:	2303      	movs	r3, #3
 8002a60:	e351      	b.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a62:	4b0c      	ldr	r3, [pc, #48]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a66:	f003 0302 	and.w	r3, r3, #2
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d0ee      	beq.n	8002a4c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a76:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002a7a:	d111      	bne.n	8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002a7c:	4b05      	ldr	r3, [pc, #20]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002a88:	4b04      	ldr	r3, [pc, #16]	; (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002a8a:	400b      	ands	r3, r1
 8002a8c:	4901      	ldr	r1, [pc, #4]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	608b      	str	r3, [r1, #8]
 8002a92:	e00b      	b.n	8002aac <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002a94:	40023800 	.word	0x40023800
 8002a98:	40007000 	.word	0x40007000
 8002a9c:	0ffffcff 	.word	0x0ffffcff
 8002aa0:	4bac      	ldr	r3, [pc, #688]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	4aab      	ldr	r2, [pc, #684]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002aa6:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002aaa:	6093      	str	r3, [r2, #8]
 8002aac:	4ba9      	ldr	r3, [pc, #676]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002aae:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ab4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ab8:	49a6      	ldr	r1, [pc, #664]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002aba:	4313      	orrs	r3, r2
 8002abc:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f003 0310 	and.w	r3, r3, #16
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d010      	beq.n	8002aec <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002aca:	4ba2      	ldr	r3, [pc, #648]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002acc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002ad0:	4aa0      	ldr	r2, [pc, #640]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ad2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002ad6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002ada:	4b9e      	ldr	r3, [pc, #632]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002adc:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ae4:	499b      	ldr	r1, [pc, #620]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d00a      	beq.n	8002b0e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002af8:	4b96      	ldr	r3, [pc, #600]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002afa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002afe:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002b06:	4993      	ldr	r1, [pc, #588]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d00a      	beq.n	8002b30 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002b1a:	4b8e      	ldr	r3, [pc, #568]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b20:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002b28:	498a      	ldr	r1, [pc, #552]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d00a      	beq.n	8002b52 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002b3c:	4b85      	ldr	r3, [pc, #532]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b42:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002b4a:	4982      	ldr	r1, [pc, #520]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b4c:	4313      	orrs	r3, r2
 8002b4e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d00a      	beq.n	8002b74 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002b5e:	4b7d      	ldr	r3, [pc, #500]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b64:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b6c:	4979      	ldr	r1, [pc, #484]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d00a      	beq.n	8002b96 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002b80:	4b74      	ldr	r3, [pc, #464]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b86:	f023 0203 	bic.w	r2, r3, #3
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b8e:	4971      	ldr	r1, [pc, #452]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b90:	4313      	orrs	r3, r2
 8002b92:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d00a      	beq.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002ba2:	4b6c      	ldr	r3, [pc, #432]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ba4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ba8:	f023 020c 	bic.w	r2, r3, #12
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002bb0:	4968      	ldr	r1, [pc, #416]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002bb2:	4313      	orrs	r3, r2
 8002bb4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d00a      	beq.n	8002bda <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002bc4:	4b63      	ldr	r3, [pc, #396]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002bc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bca:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bd2:	4960      	ldr	r1, [pc, #384]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d00a      	beq.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002be6:	4b5b      	ldr	r3, [pc, #364]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002be8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bec:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002bf4:	4957      	ldr	r1, [pc, #348]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d00a      	beq.n	8002c1e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002c08:	4b52      	ldr	r3, [pc, #328]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c0e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c16:	494f      	ldr	r1, [pc, #316]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c18:	4313      	orrs	r3, r2
 8002c1a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d00a      	beq.n	8002c40 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002c2a:	4b4a      	ldr	r3, [pc, #296]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c30:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c38:	4946      	ldr	r1, [pc, #280]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d00a      	beq.n	8002c62 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002c4c:	4b41      	ldr	r3, [pc, #260]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c52:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c5a:	493e      	ldr	r1, [pc, #248]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c5c:	4313      	orrs	r3, r2
 8002c5e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d00a      	beq.n	8002c84 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002c6e:	4b39      	ldr	r3, [pc, #228]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c74:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c7c:	4935      	ldr	r1, [pc, #212]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d00a      	beq.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002c90:	4b30      	ldr	r3, [pc, #192]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c96:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002c9e:	492d      	ldr	r1, [pc, #180]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d011      	beq.n	8002cd6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002cb2:	4b28      	ldr	r3, [pc, #160]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002cb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cb8:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002cc0:	4924      	ldr	r1, [pc, #144]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002ccc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002cd0:	d101      	bne.n	8002cd6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f003 0308 	and.w	r3, r3, #8
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d001      	beq.n	8002ce6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d00a      	beq.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002cf2:	4b18      	ldr	r3, [pc, #96]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002cf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cf8:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d00:	4914      	ldr	r1, [pc, #80]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d02:	4313      	orrs	r3, r2
 8002d04:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d00b      	beq.n	8002d2c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002d14:	4b0f      	ldr	r3, [pc, #60]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d1a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002d24:	490b      	ldr	r1, [pc, #44]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d26:	4313      	orrs	r3, r2
 8002d28:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d00f      	beq.n	8002d58 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8002d38:	4b06      	ldr	r3, [pc, #24]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d3e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002d48:	4902      	ldr	r1, [pc, #8]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002d50:	e002      	b.n	8002d58 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8002d52:	bf00      	nop
 8002d54:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d00b      	beq.n	8002d7c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002d64:	4b8a      	ldr	r3, [pc, #552]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002d66:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002d6a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d74:	4986      	ldr	r1, [pc, #536]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002d76:	4313      	orrs	r3, r2
 8002d78:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d00b      	beq.n	8002da0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002d88:	4b81      	ldr	r3, [pc, #516]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002d8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002d8e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002d98:	497d      	ldr	r1, [pc, #500]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002da0:	69fb      	ldr	r3, [r7, #28]
 8002da2:	2b01      	cmp	r3, #1
 8002da4:	d006      	beq.n	8002db4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	f000 80d6 	beq.w	8002f60 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002db4:	4b76      	ldr	r3, [pc, #472]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a75      	ldr	r2, [pc, #468]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002dba:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002dbe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002dc0:	f7fe fce6 	bl	8001790 <HAL_GetTick>
 8002dc4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002dc6:	e008      	b.n	8002dda <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002dc8:	f7fe fce2 	bl	8001790 <HAL_GetTick>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	1ad3      	subs	r3, r2, r3
 8002dd2:	2b64      	cmp	r3, #100	; 0x64
 8002dd4:	d901      	bls.n	8002dda <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002dd6:	2303      	movs	r3, #3
 8002dd8:	e195      	b.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002dda:	4b6d      	ldr	r3, [pc, #436]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d1f0      	bne.n	8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f003 0301 	and.w	r3, r3, #1
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d021      	beq.n	8002e36 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d11d      	bne.n	8002e36 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002dfa:	4b65      	ldr	r3, [pc, #404]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002dfc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002e00:	0c1b      	lsrs	r3, r3, #16
 8002e02:	f003 0303 	and.w	r3, r3, #3
 8002e06:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002e08:	4b61      	ldr	r3, [pc, #388]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002e0e:	0e1b      	lsrs	r3, r3, #24
 8002e10:	f003 030f 	and.w	r3, r3, #15
 8002e14:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	019a      	lsls	r2, r3, #6
 8002e1c:	693b      	ldr	r3, [r7, #16]
 8002e1e:	041b      	lsls	r3, r3, #16
 8002e20:	431a      	orrs	r2, r3
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	061b      	lsls	r3, r3, #24
 8002e26:	431a      	orrs	r2, r3
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	689b      	ldr	r3, [r3, #8]
 8002e2c:	071b      	lsls	r3, r3, #28
 8002e2e:	4958      	ldr	r1, [pc, #352]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e30:	4313      	orrs	r3, r2
 8002e32:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d004      	beq.n	8002e4c <HAL_RCCEx_PeriphCLKConfig+0x588>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e46:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002e4a:	d00a      	beq.n	8002e62 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d02e      	beq.n	8002eb6 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e5c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002e60:	d129      	bne.n	8002eb6 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002e62:	4b4b      	ldr	r3, [pc, #300]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e64:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002e68:	0c1b      	lsrs	r3, r3, #16
 8002e6a:	f003 0303 	and.w	r3, r3, #3
 8002e6e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002e70:	4b47      	ldr	r3, [pc, #284]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e72:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002e76:	0f1b      	lsrs	r3, r3, #28
 8002e78:	f003 0307 	and.w	r3, r3, #7
 8002e7c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	019a      	lsls	r2, r3, #6
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	041b      	lsls	r3, r3, #16
 8002e88:	431a      	orrs	r2, r3
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	68db      	ldr	r3, [r3, #12]
 8002e8e:	061b      	lsls	r3, r3, #24
 8002e90:	431a      	orrs	r2, r3
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	071b      	lsls	r3, r3, #28
 8002e96:	493e      	ldr	r1, [pc, #248]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002e9e:	4b3c      	ldr	r3, [pc, #240]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ea0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002ea4:	f023 021f 	bic.w	r2, r3, #31
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eac:	3b01      	subs	r3, #1
 8002eae:	4938      	ldr	r1, [pc, #224]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d01d      	beq.n	8002efe <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002ec2:	4b33      	ldr	r3, [pc, #204]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ec4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002ec8:	0e1b      	lsrs	r3, r3, #24
 8002eca:	f003 030f 	and.w	r3, r3, #15
 8002ece:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002ed0:	4b2f      	ldr	r3, [pc, #188]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ed2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002ed6:	0f1b      	lsrs	r3, r3, #28
 8002ed8:	f003 0307 	and.w	r3, r3, #7
 8002edc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	019a      	lsls	r2, r3, #6
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	691b      	ldr	r3, [r3, #16]
 8002ee8:	041b      	lsls	r3, r3, #16
 8002eea:	431a      	orrs	r2, r3
 8002eec:	693b      	ldr	r3, [r7, #16]
 8002eee:	061b      	lsls	r3, r3, #24
 8002ef0:	431a      	orrs	r2, r3
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	071b      	lsls	r3, r3, #28
 8002ef6:	4926      	ldr	r1, [pc, #152]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d011      	beq.n	8002f2e <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	019a      	lsls	r2, r3, #6
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	691b      	ldr	r3, [r3, #16]
 8002f14:	041b      	lsls	r3, r3, #16
 8002f16:	431a      	orrs	r2, r3
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	68db      	ldr	r3, [r3, #12]
 8002f1c:	061b      	lsls	r3, r3, #24
 8002f1e:	431a      	orrs	r2, r3
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	071b      	lsls	r3, r3, #28
 8002f26:	491a      	ldr	r1, [pc, #104]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f28:	4313      	orrs	r3, r2
 8002f2a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002f2e:	4b18      	ldr	r3, [pc, #96]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a17      	ldr	r2, [pc, #92]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f34:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002f38:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f3a:	f7fe fc29 	bl	8001790 <HAL_GetTick>
 8002f3e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002f40:	e008      	b.n	8002f54 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002f42:	f7fe fc25 	bl	8001790 <HAL_GetTick>
 8002f46:	4602      	mov	r2, r0
 8002f48:	697b      	ldr	r3, [r7, #20]
 8002f4a:	1ad3      	subs	r3, r2, r3
 8002f4c:	2b64      	cmp	r3, #100	; 0x64
 8002f4e:	d901      	bls.n	8002f54 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002f50:	2303      	movs	r3, #3
 8002f52:	e0d8      	b.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002f54:	4b0e      	ldr	r3, [pc, #56]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d0f0      	beq.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002f60:	69bb      	ldr	r3, [r7, #24]
 8002f62:	2b01      	cmp	r3, #1
 8002f64:	f040 80ce 	bne.w	8003104 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002f68:	4b09      	ldr	r3, [pc, #36]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a08      	ldr	r2, [pc, #32]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f6e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f72:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f74:	f7fe fc0c 	bl	8001790 <HAL_GetTick>
 8002f78:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002f7a:	e00b      	b.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002f7c:	f7fe fc08 	bl	8001790 <HAL_GetTick>
 8002f80:	4602      	mov	r2, r0
 8002f82:	697b      	ldr	r3, [r7, #20]
 8002f84:	1ad3      	subs	r3, r2, r3
 8002f86:	2b64      	cmp	r3, #100	; 0x64
 8002f88:	d904      	bls.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002f8a:	2303      	movs	r3, #3
 8002f8c:	e0bb      	b.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8002f8e:	bf00      	nop
 8002f90:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002f94:	4b5e      	ldr	r3, [pc, #376]	; (8003110 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002f9c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002fa0:	d0ec      	beq.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d003      	beq.n	8002fb6 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d009      	beq.n	8002fca <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d02e      	beq.n	8003020 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d12a      	bne.n	8003020 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002fca:	4b51      	ldr	r3, [pc, #324]	; (8003110 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002fcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fd0:	0c1b      	lsrs	r3, r3, #16
 8002fd2:	f003 0303 	and.w	r3, r3, #3
 8002fd6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002fd8:	4b4d      	ldr	r3, [pc, #308]	; (8003110 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002fda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fde:	0f1b      	lsrs	r3, r3, #28
 8002fe0:	f003 0307 	and.w	r3, r3, #7
 8002fe4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	695b      	ldr	r3, [r3, #20]
 8002fea:	019a      	lsls	r2, r3, #6
 8002fec:	693b      	ldr	r3, [r7, #16]
 8002fee:	041b      	lsls	r3, r3, #16
 8002ff0:	431a      	orrs	r2, r3
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	699b      	ldr	r3, [r3, #24]
 8002ff6:	061b      	lsls	r3, r3, #24
 8002ff8:	431a      	orrs	r2, r3
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	071b      	lsls	r3, r3, #28
 8002ffe:	4944      	ldr	r1, [pc, #272]	; (8003110 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003000:	4313      	orrs	r3, r2
 8003002:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003006:	4b42      	ldr	r3, [pc, #264]	; (8003110 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003008:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800300c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003014:	3b01      	subs	r3, #1
 8003016:	021b      	lsls	r3, r3, #8
 8003018:	493d      	ldr	r1, [pc, #244]	; (8003110 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800301a:	4313      	orrs	r3, r2
 800301c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003028:	2b00      	cmp	r3, #0
 800302a:	d022      	beq.n	8003072 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003030:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003034:	d11d      	bne.n	8003072 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003036:	4b36      	ldr	r3, [pc, #216]	; (8003110 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003038:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800303c:	0e1b      	lsrs	r3, r3, #24
 800303e:	f003 030f 	and.w	r3, r3, #15
 8003042:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003044:	4b32      	ldr	r3, [pc, #200]	; (8003110 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003046:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800304a:	0f1b      	lsrs	r3, r3, #28
 800304c:	f003 0307 	and.w	r3, r3, #7
 8003050:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	695b      	ldr	r3, [r3, #20]
 8003056:	019a      	lsls	r2, r3, #6
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6a1b      	ldr	r3, [r3, #32]
 800305c:	041b      	lsls	r3, r3, #16
 800305e:	431a      	orrs	r2, r3
 8003060:	693b      	ldr	r3, [r7, #16]
 8003062:	061b      	lsls	r3, r3, #24
 8003064:	431a      	orrs	r2, r3
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	071b      	lsls	r3, r3, #28
 800306a:	4929      	ldr	r1, [pc, #164]	; (8003110 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800306c:	4313      	orrs	r3, r2
 800306e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f003 0308 	and.w	r3, r3, #8
 800307a:	2b00      	cmp	r3, #0
 800307c:	d028      	beq.n	80030d0 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800307e:	4b24      	ldr	r3, [pc, #144]	; (8003110 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003080:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003084:	0e1b      	lsrs	r3, r3, #24
 8003086:	f003 030f 	and.w	r3, r3, #15
 800308a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800308c:	4b20      	ldr	r3, [pc, #128]	; (8003110 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800308e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003092:	0c1b      	lsrs	r3, r3, #16
 8003094:	f003 0303 	and.w	r3, r3, #3
 8003098:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	695b      	ldr	r3, [r3, #20]
 800309e:	019a      	lsls	r2, r3, #6
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	041b      	lsls	r3, r3, #16
 80030a4:	431a      	orrs	r2, r3
 80030a6:	693b      	ldr	r3, [r7, #16]
 80030a8:	061b      	lsls	r3, r3, #24
 80030aa:	431a      	orrs	r2, r3
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	69db      	ldr	r3, [r3, #28]
 80030b0:	071b      	lsls	r3, r3, #28
 80030b2:	4917      	ldr	r1, [pc, #92]	; (8003110 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80030b4:	4313      	orrs	r3, r2
 80030b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80030ba:	4b15      	ldr	r3, [pc, #84]	; (8003110 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80030bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80030c0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030c8:	4911      	ldr	r1, [pc, #68]	; (8003110 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80030ca:	4313      	orrs	r3, r2
 80030cc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80030d0:	4b0f      	ldr	r3, [pc, #60]	; (8003110 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a0e      	ldr	r2, [pc, #56]	; (8003110 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80030d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030da:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030dc:	f7fe fb58 	bl	8001790 <HAL_GetTick>
 80030e0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80030e2:	e008      	b.n	80030f6 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80030e4:	f7fe fb54 	bl	8001790 <HAL_GetTick>
 80030e8:	4602      	mov	r2, r0
 80030ea:	697b      	ldr	r3, [r7, #20]
 80030ec:	1ad3      	subs	r3, r2, r3
 80030ee:	2b64      	cmp	r3, #100	; 0x64
 80030f0:	d901      	bls.n	80030f6 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80030f2:	2303      	movs	r3, #3
 80030f4:	e007      	b.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80030f6:	4b06      	ldr	r3, [pc, #24]	; (8003110 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80030fe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003102:	d1ef      	bne.n	80030e4 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8003104:	2300      	movs	r3, #0
}
 8003106:	4618      	mov	r0, r3
 8003108:	3720      	adds	r7, #32
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}
 800310e:	bf00      	nop
 8003110:	40023800 	.word	0x40023800

08003114 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b082      	sub	sp, #8
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d101      	bne.n	8003126 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003122:	2301      	movs	r3, #1
 8003124:	e040      	b.n	80031a8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800312a:	2b00      	cmp	r3, #0
 800312c:	d106      	bne.n	800313c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2200      	movs	r2, #0
 8003132:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003136:	6878      	ldr	r0, [r7, #4]
 8003138:	f7fe f9c4 	bl	80014c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2224      	movs	r2, #36	; 0x24
 8003140:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	681a      	ldr	r2, [r3, #0]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f022 0201 	bic.w	r2, r2, #1
 8003150:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003152:	6878      	ldr	r0, [r7, #4]
 8003154:	f000 fbd6 	bl	8003904 <UART_SetConfig>
 8003158:	4603      	mov	r3, r0
 800315a:	2b01      	cmp	r3, #1
 800315c:	d101      	bne.n	8003162 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	e022      	b.n	80031a8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003166:	2b00      	cmp	r3, #0
 8003168:	d002      	beq.n	8003170 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800316a:	6878      	ldr	r0, [r7, #4]
 800316c:	f000 fe2e 	bl	8003dcc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	685a      	ldr	r2, [r3, #4]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800317e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	689a      	ldr	r2, [r3, #8]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800318e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	681a      	ldr	r2, [r3, #0]
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f042 0201 	orr.w	r2, r2, #1
 800319e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80031a0:	6878      	ldr	r0, [r7, #4]
 80031a2:	f000 feb5 	bl	8003f10 <UART_CheckIdleState>
 80031a6:	4603      	mov	r3, r0
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	3708      	adds	r7, #8
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}

080031b0 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b08b      	sub	sp, #44	; 0x2c
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	60f8      	str	r0, [r7, #12]
 80031b8:	60b9      	str	r1, [r7, #8]
 80031ba:	4613      	mov	r3, r2
 80031bc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80031c2:	2b20      	cmp	r3, #32
 80031c4:	d147      	bne.n	8003256 <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 80031c6:	68bb      	ldr	r3, [r7, #8]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d002      	beq.n	80031d2 <HAL_UART_Transmit_IT+0x22>
 80031cc:	88fb      	ldrh	r3, [r7, #6]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d101      	bne.n	80031d6 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	e040      	b.n	8003258 <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	68ba      	ldr	r2, [r7, #8]
 80031da:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	88fa      	ldrh	r2, [r7, #6]
 80031e0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	88fa      	ldrh	r2, [r7, #6]
 80031e8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	2200      	movs	r2, #0
 80031f0:	66da      	str	r2, [r3, #108]	; 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	2200      	movs	r2, #0
 80031f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	2221      	movs	r2, #33	; 0x21
 80031fe:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	689b      	ldr	r3, [r3, #8]
 8003204:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003208:	d107      	bne.n	800321a <HAL_UART_Transmit_IT+0x6a>
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	691b      	ldr	r3, [r3, #16]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d103      	bne.n	800321a <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	4a13      	ldr	r2, [pc, #76]	; (8003264 <HAL_UART_Transmit_IT+0xb4>)
 8003216:	66da      	str	r2, [r3, #108]	; 0x6c
 8003218:	e002      	b.n	8003220 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	4a12      	ldr	r2, [pc, #72]	; (8003268 <HAL_UART_Transmit_IT+0xb8>)
 800321e:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003226:	697b      	ldr	r3, [r7, #20]
 8003228:	e853 3f00 	ldrex	r3, [r3]
 800322c:	613b      	str	r3, [r7, #16]
   return(result);
 800322e:	693b      	ldr	r3, [r7, #16]
 8003230:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003234:	627b      	str	r3, [r7, #36]	; 0x24
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	461a      	mov	r2, r3
 800323c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800323e:	623b      	str	r3, [r7, #32]
 8003240:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003242:	69f9      	ldr	r1, [r7, #28]
 8003244:	6a3a      	ldr	r2, [r7, #32]
 8003246:	e841 2300 	strex	r3, r2, [r1]
 800324a:	61bb      	str	r3, [r7, #24]
   return(result);
 800324c:	69bb      	ldr	r3, [r7, #24]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d1e6      	bne.n	8003220 <HAL_UART_Transmit_IT+0x70>

    return HAL_OK;
 8003252:	2300      	movs	r3, #0
 8003254:	e000      	b.n	8003258 <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8003256:	2302      	movs	r3, #2
  }
}
 8003258:	4618      	mov	r0, r3
 800325a:	372c      	adds	r7, #44	; 0x2c
 800325c:	46bd      	mov	sp, r7
 800325e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003262:	4770      	bx	lr
 8003264:	0800446f 	.word	0x0800446f
 8003268:	080043b9 	.word	0x080043b9

0800326c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b08a      	sub	sp, #40	; 0x28
 8003270:	af00      	add	r7, sp, #0
 8003272:	60f8      	str	r0, [r7, #12]
 8003274:	60b9      	str	r1, [r7, #8]
 8003276:	4613      	mov	r3, r2
 8003278:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003280:	2b20      	cmp	r3, #32
 8003282:	d132      	bne.n	80032ea <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d002      	beq.n	8003290 <HAL_UART_Receive_IT+0x24>
 800328a:	88fb      	ldrh	r3, [r7, #6]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d101      	bne.n	8003294 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8003290:	2301      	movs	r3, #1
 8003292:	e02b      	b.n	80032ec <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	2200      	movs	r2, #0
 8003298:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d018      	beq.n	80032da <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032ae:	697b      	ldr	r3, [r7, #20]
 80032b0:	e853 3f00 	ldrex	r3, [r3]
 80032b4:	613b      	str	r3, [r7, #16]
   return(result);
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80032bc:	627b      	str	r3, [r7, #36]	; 0x24
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	461a      	mov	r2, r3
 80032c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032c6:	623b      	str	r3, [r7, #32]
 80032c8:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032ca:	69f9      	ldr	r1, [r7, #28]
 80032cc:	6a3a      	ldr	r2, [r7, #32]
 80032ce:	e841 2300 	strex	r3, r2, [r1]
 80032d2:	61bb      	str	r3, [r7, #24]
   return(result);
 80032d4:	69bb      	ldr	r3, [r7, #24]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d1e6      	bne.n	80032a8 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80032da:	88fb      	ldrh	r3, [r7, #6]
 80032dc:	461a      	mov	r2, r3
 80032de:	68b9      	ldr	r1, [r7, #8]
 80032e0:	68f8      	ldr	r0, [r7, #12]
 80032e2:	f000 ff29 	bl	8004138 <UART_Start_Receive_IT>
 80032e6:	4603      	mov	r3, r0
 80032e8:	e000      	b.n	80032ec <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 80032ea:	2302      	movs	r3, #2
  }
}
 80032ec:	4618      	mov	r0, r3
 80032ee:	3728      	adds	r7, #40	; 0x28
 80032f0:	46bd      	mov	sp, r7
 80032f2:	bd80      	pop	{r7, pc}

080032f4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b0ba      	sub	sp, #232	; 0xe8
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	69db      	ldr	r3, [r3, #28]
 8003302:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800331a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800331e:	f640 030f 	movw	r3, #2063	; 0x80f
 8003322:	4013      	ands	r3, r2
 8003324:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8003328:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800332c:	2b00      	cmp	r3, #0
 800332e:	d115      	bne.n	800335c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003330:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003334:	f003 0320 	and.w	r3, r3, #32
 8003338:	2b00      	cmp	r3, #0
 800333a:	d00f      	beq.n	800335c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800333c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003340:	f003 0320 	and.w	r3, r3, #32
 8003344:	2b00      	cmp	r3, #0
 8003346:	d009      	beq.n	800335c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800334c:	2b00      	cmp	r3, #0
 800334e:	f000 82ac 	beq.w	80038aa <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003356:	6878      	ldr	r0, [r7, #4]
 8003358:	4798      	blx	r3
      }
      return;
 800335a:	e2a6      	b.n	80038aa <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800335c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003360:	2b00      	cmp	r3, #0
 8003362:	f000 8117 	beq.w	8003594 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003366:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800336a:	f003 0301 	and.w	r3, r3, #1
 800336e:	2b00      	cmp	r3, #0
 8003370:	d106      	bne.n	8003380 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003372:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003376:	4b85      	ldr	r3, [pc, #532]	; (800358c <HAL_UART_IRQHandler+0x298>)
 8003378:	4013      	ands	r3, r2
 800337a:	2b00      	cmp	r3, #0
 800337c:	f000 810a 	beq.w	8003594 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003380:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003384:	f003 0301 	and.w	r3, r3, #1
 8003388:	2b00      	cmp	r3, #0
 800338a:	d011      	beq.n	80033b0 <HAL_UART_IRQHandler+0xbc>
 800338c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003390:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003394:	2b00      	cmp	r3, #0
 8003396:	d00b      	beq.n	80033b0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	2201      	movs	r2, #1
 800339e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80033a6:	f043 0201 	orr.w	r2, r3, #1
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80033b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80033b4:	f003 0302 	and.w	r3, r3, #2
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d011      	beq.n	80033e0 <HAL_UART_IRQHandler+0xec>
 80033bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80033c0:	f003 0301 	and.w	r3, r3, #1
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d00b      	beq.n	80033e0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	2202      	movs	r2, #2
 80033ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80033d6:	f043 0204 	orr.w	r2, r3, #4
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80033e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80033e4:	f003 0304 	and.w	r3, r3, #4
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d011      	beq.n	8003410 <HAL_UART_IRQHandler+0x11c>
 80033ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80033f0:	f003 0301 	and.w	r3, r3, #1
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d00b      	beq.n	8003410 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	2204      	movs	r2, #4
 80033fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003406:	f043 0202 	orr.w	r2, r3, #2
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003410:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003414:	f003 0308 	and.w	r3, r3, #8
 8003418:	2b00      	cmp	r3, #0
 800341a:	d017      	beq.n	800344c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800341c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003420:	f003 0320 	and.w	r3, r3, #32
 8003424:	2b00      	cmp	r3, #0
 8003426:	d105      	bne.n	8003434 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003428:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800342c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003430:	2b00      	cmp	r3, #0
 8003432:	d00b      	beq.n	800344c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	2208      	movs	r2, #8
 800343a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003442:	f043 0208 	orr.w	r2, r3, #8
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800344c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003450:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003454:	2b00      	cmp	r3, #0
 8003456:	d012      	beq.n	800347e <HAL_UART_IRQHandler+0x18a>
 8003458:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800345c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003460:	2b00      	cmp	r3, #0
 8003462:	d00c      	beq.n	800347e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800346c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003474:	f043 0220 	orr.w	r2, r3, #32
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003484:	2b00      	cmp	r3, #0
 8003486:	f000 8212 	beq.w	80038ae <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800348a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800348e:	f003 0320 	and.w	r3, r3, #32
 8003492:	2b00      	cmp	r3, #0
 8003494:	d00d      	beq.n	80034b2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003496:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800349a:	f003 0320 	and.w	r3, r3, #32
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d007      	beq.n	80034b2 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d003      	beq.n	80034b2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80034ae:	6878      	ldr	r0, [r7, #4]
 80034b0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80034b8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034c6:	2b40      	cmp	r3, #64	; 0x40
 80034c8:	d005      	beq.n	80034d6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80034ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80034ce:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d04f      	beq.n	8003576 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80034d6:	6878      	ldr	r0, [r7, #4]
 80034d8:	f000 fef4 	bl	80042c4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034e6:	2b40      	cmp	r3, #64	; 0x40
 80034e8:	d141      	bne.n	800356e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	3308      	adds	r3, #8
 80034f0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80034f8:	e853 3f00 	ldrex	r3, [r3]
 80034fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003500:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003504:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003508:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	3308      	adds	r3, #8
 8003512:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003516:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800351a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800351e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003522:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003526:	e841 2300 	strex	r3, r2, [r1]
 800352a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800352e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003532:	2b00      	cmp	r3, #0
 8003534:	d1d9      	bne.n	80034ea <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800353a:	2b00      	cmp	r3, #0
 800353c:	d013      	beq.n	8003566 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003542:	4a13      	ldr	r2, [pc, #76]	; (8003590 <HAL_UART_IRQHandler+0x29c>)
 8003544:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800354a:	4618      	mov	r0, r3
 800354c:	f7fe faad 	bl	8001aaa <HAL_DMA_Abort_IT>
 8003550:	4603      	mov	r3, r0
 8003552:	2b00      	cmp	r3, #0
 8003554:	d017      	beq.n	8003586 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800355a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800355c:	687a      	ldr	r2, [r7, #4]
 800355e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8003560:	4610      	mov	r0, r2
 8003562:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003564:	e00f      	b.n	8003586 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f000 f9ac 	bl	80038c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800356c:	e00b      	b.n	8003586 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800356e:	6878      	ldr	r0, [r7, #4]
 8003570:	f000 f9a8 	bl	80038c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003574:	e007      	b.n	8003586 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003576:	6878      	ldr	r0, [r7, #4]
 8003578:	f000 f9a4 	bl	80038c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2200      	movs	r2, #0
 8003580:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8003584:	e193      	b.n	80038ae <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003586:	bf00      	nop
    return;
 8003588:	e191      	b.n	80038ae <HAL_UART_IRQHandler+0x5ba>
 800358a:	bf00      	nop
 800358c:	04000120 	.word	0x04000120
 8003590:	0800438d 	.word	0x0800438d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003598:	2b01      	cmp	r3, #1
 800359a:	f040 814c 	bne.w	8003836 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800359e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80035a2:	f003 0310 	and.w	r3, r3, #16
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	f000 8145 	beq.w	8003836 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80035ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80035b0:	f003 0310 	and.w	r3, r3, #16
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	f000 813e 	beq.w	8003836 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	2210      	movs	r2, #16
 80035c0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	689b      	ldr	r3, [r3, #8]
 80035c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035cc:	2b40      	cmp	r3, #64	; 0x40
 80035ce:	f040 80b6 	bne.w	800373e <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80035de:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	f000 8165 	beq.w	80038b2 <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80035ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80035f2:	429a      	cmp	r2, r3
 80035f4:	f080 815d 	bcs.w	80038b2 <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80035fe:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003606:	69db      	ldr	r3, [r3, #28]
 8003608:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800360c:	f000 8086 	beq.w	800371c <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003618:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800361c:	e853 3f00 	ldrex	r3, [r3]
 8003620:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003624:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003628:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800362c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	461a      	mov	r2, r3
 8003636:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800363a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800363e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003642:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003646:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800364a:	e841 2300 	strex	r3, r2, [r1]
 800364e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003652:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003656:	2b00      	cmp	r3, #0
 8003658:	d1da      	bne.n	8003610 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	3308      	adds	r3, #8
 8003660:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003662:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003664:	e853 3f00 	ldrex	r3, [r3]
 8003668:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800366a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800366c:	f023 0301 	bic.w	r3, r3, #1
 8003670:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	3308      	adds	r3, #8
 800367a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800367e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003682:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003684:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003686:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800368a:	e841 2300 	strex	r3, r2, [r1]
 800368e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003690:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003692:	2b00      	cmp	r3, #0
 8003694:	d1e1      	bne.n	800365a <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	3308      	adds	r3, #8
 800369c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800369e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80036a0:	e853 3f00 	ldrex	r3, [r3]
 80036a4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80036a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80036a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80036ac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	3308      	adds	r3, #8
 80036b6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80036ba:	66fa      	str	r2, [r7, #108]	; 0x6c
 80036bc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036be:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80036c0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80036c2:	e841 2300 	strex	r3, r2, [r1]
 80036c6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80036c8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d1e3      	bne.n	8003696 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2220      	movs	r2, #32
 80036d2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2200      	movs	r2, #0
 80036da:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80036e4:	e853 3f00 	ldrex	r3, [r3]
 80036e8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80036ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036ec:	f023 0310 	bic.w	r3, r3, #16
 80036f0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	461a      	mov	r2, r3
 80036fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80036fe:	65bb      	str	r3, [r7, #88]	; 0x58
 8003700:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003702:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003704:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003706:	e841 2300 	strex	r3, r2, [r1]
 800370a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800370c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800370e:	2b00      	cmp	r3, #0
 8003710:	d1e4      	bne.n	80036dc <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003716:	4618      	mov	r0, r3
 8003718:	f7fe f957 	bl	80019ca <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2202      	movs	r2, #2
 8003720:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800372e:	b29b      	uxth	r3, r3
 8003730:	1ad3      	subs	r3, r2, r3
 8003732:	b29b      	uxth	r3, r3
 8003734:	4619      	mov	r1, r3
 8003736:	6878      	ldr	r0, [r7, #4]
 8003738:	f000 f8ce 	bl	80038d8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800373c:	e0b9      	b.n	80038b2 <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800374a:	b29b      	uxth	r3, r3
 800374c:	1ad3      	subs	r3, r2, r3
 800374e:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003758:	b29b      	uxth	r3, r3
 800375a:	2b00      	cmp	r3, #0
 800375c:	f000 80ab 	beq.w	80038b6 <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 8003760:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003764:	2b00      	cmp	r3, #0
 8003766:	f000 80a6 	beq.w	80038b6 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003770:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003772:	e853 3f00 	ldrex	r3, [r3]
 8003776:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003778:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800377a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800377e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	461a      	mov	r2, r3
 8003788:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800378c:	647b      	str	r3, [r7, #68]	; 0x44
 800378e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003790:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003792:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003794:	e841 2300 	strex	r3, r2, [r1]
 8003798:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800379a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800379c:	2b00      	cmp	r3, #0
 800379e:	d1e4      	bne.n	800376a <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	3308      	adds	r3, #8
 80037a6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037aa:	e853 3f00 	ldrex	r3, [r3]
 80037ae:	623b      	str	r3, [r7, #32]
   return(result);
 80037b0:	6a3b      	ldr	r3, [r7, #32]
 80037b2:	f023 0301 	bic.w	r3, r3, #1
 80037b6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	3308      	adds	r3, #8
 80037c0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80037c4:	633a      	str	r2, [r7, #48]	; 0x30
 80037c6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037c8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80037ca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80037cc:	e841 2300 	strex	r3, r2, [r1]
 80037d0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80037d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d1e3      	bne.n	80037a0 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2220      	movs	r2, #32
 80037dc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2200      	movs	r2, #0
 80037e4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2200      	movs	r2, #0
 80037ea:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037f2:	693b      	ldr	r3, [r7, #16]
 80037f4:	e853 3f00 	ldrex	r3, [r3]
 80037f8:	60fb      	str	r3, [r7, #12]
   return(result);
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	f023 0310 	bic.w	r3, r3, #16
 8003800:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	461a      	mov	r2, r3
 800380a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800380e:	61fb      	str	r3, [r7, #28]
 8003810:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003812:	69b9      	ldr	r1, [r7, #24]
 8003814:	69fa      	ldr	r2, [r7, #28]
 8003816:	e841 2300 	strex	r3, r2, [r1]
 800381a:	617b      	str	r3, [r7, #20]
   return(result);
 800381c:	697b      	ldr	r3, [r7, #20]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d1e4      	bne.n	80037ec <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2202      	movs	r2, #2
 8003826:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003828:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800382c:	4619      	mov	r1, r3
 800382e:	6878      	ldr	r0, [r7, #4]
 8003830:	f000 f852 	bl	80038d8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003834:	e03f      	b.n	80038b6 <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003836:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800383a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800383e:	2b00      	cmp	r3, #0
 8003840:	d00e      	beq.n	8003860 <HAL_UART_IRQHandler+0x56c>
 8003842:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003846:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800384a:	2b00      	cmp	r3, #0
 800384c:	d008      	beq.n	8003860 <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003856:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003858:	6878      	ldr	r0, [r7, #4]
 800385a:	f000 f849 	bl	80038f0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800385e:	e02d      	b.n	80038bc <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003860:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003864:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003868:	2b00      	cmp	r3, #0
 800386a:	d00e      	beq.n	800388a <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800386c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003870:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003874:	2b00      	cmp	r3, #0
 8003876:	d008      	beq.n	800388a <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800387c:	2b00      	cmp	r3, #0
 800387e:	d01c      	beq.n	80038ba <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003884:	6878      	ldr	r0, [r7, #4]
 8003886:	4798      	blx	r3
    }
    return;
 8003888:	e017      	b.n	80038ba <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800388a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800388e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003892:	2b00      	cmp	r3, #0
 8003894:	d012      	beq.n	80038bc <HAL_UART_IRQHandler+0x5c8>
 8003896:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800389a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d00c      	beq.n	80038bc <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 80038a2:	6878      	ldr	r0, [r7, #4]
 80038a4:	f000 fe43 	bl	800452e <UART_EndTransmit_IT>
    return;
 80038a8:	e008      	b.n	80038bc <HAL_UART_IRQHandler+0x5c8>
      return;
 80038aa:	bf00      	nop
 80038ac:	e006      	b.n	80038bc <HAL_UART_IRQHandler+0x5c8>
    return;
 80038ae:	bf00      	nop
 80038b0:	e004      	b.n	80038bc <HAL_UART_IRQHandler+0x5c8>
      return;
 80038b2:	bf00      	nop
 80038b4:	e002      	b.n	80038bc <HAL_UART_IRQHandler+0x5c8>
      return;
 80038b6:	bf00      	nop
 80038b8:	e000      	b.n	80038bc <HAL_UART_IRQHandler+0x5c8>
    return;
 80038ba:	bf00      	nop
  }

}
 80038bc:	37e8      	adds	r7, #232	; 0xe8
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}
 80038c2:	bf00      	nop

080038c4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80038c4:	b480      	push	{r7}
 80038c6:	b083      	sub	sp, #12
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80038cc:	bf00      	nop
 80038ce:	370c      	adds	r7, #12
 80038d0:	46bd      	mov	sp, r7
 80038d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d6:	4770      	bx	lr

080038d8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80038d8:	b480      	push	{r7}
 80038da:	b083      	sub	sp, #12
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
 80038e0:	460b      	mov	r3, r1
 80038e2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80038e4:	bf00      	nop
 80038e6:	370c      	adds	r7, #12
 80038e8:	46bd      	mov	sp, r7
 80038ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ee:	4770      	bx	lr

080038f0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80038f0:	b480      	push	{r7}
 80038f2:	b083      	sub	sp, #12
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80038f8:	bf00      	nop
 80038fa:	370c      	adds	r7, #12
 80038fc:	46bd      	mov	sp, r7
 80038fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003902:	4770      	bx	lr

08003904 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b088      	sub	sp, #32
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800390c:	2300      	movs	r3, #0
 800390e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	689a      	ldr	r2, [r3, #8]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	691b      	ldr	r3, [r3, #16]
 8003918:	431a      	orrs	r2, r3
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	695b      	ldr	r3, [r3, #20]
 800391e:	431a      	orrs	r2, r3
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	69db      	ldr	r3, [r3, #28]
 8003924:	4313      	orrs	r3, r2
 8003926:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	681a      	ldr	r2, [r3, #0]
 800392e:	4ba6      	ldr	r3, [pc, #664]	; (8003bc8 <UART_SetConfig+0x2c4>)
 8003930:	4013      	ands	r3, r2
 8003932:	687a      	ldr	r2, [r7, #4]
 8003934:	6812      	ldr	r2, [r2, #0]
 8003936:	6979      	ldr	r1, [r7, #20]
 8003938:	430b      	orrs	r3, r1
 800393a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	68da      	ldr	r2, [r3, #12]
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	430a      	orrs	r2, r1
 8003950:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	699b      	ldr	r3, [r3, #24]
 8003956:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6a1b      	ldr	r3, [r3, #32]
 800395c:	697a      	ldr	r2, [r7, #20]
 800395e:	4313      	orrs	r3, r2
 8003960:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	689b      	ldr	r3, [r3, #8]
 8003968:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	697a      	ldr	r2, [r7, #20]
 8003972:	430a      	orrs	r2, r1
 8003974:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	4a94      	ldr	r2, [pc, #592]	; (8003bcc <UART_SetConfig+0x2c8>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d120      	bne.n	80039c2 <UART_SetConfig+0xbe>
 8003980:	4b93      	ldr	r3, [pc, #588]	; (8003bd0 <UART_SetConfig+0x2cc>)
 8003982:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003986:	f003 0303 	and.w	r3, r3, #3
 800398a:	2b03      	cmp	r3, #3
 800398c:	d816      	bhi.n	80039bc <UART_SetConfig+0xb8>
 800398e:	a201      	add	r2, pc, #4	; (adr r2, 8003994 <UART_SetConfig+0x90>)
 8003990:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003994:	080039a5 	.word	0x080039a5
 8003998:	080039b1 	.word	0x080039b1
 800399c:	080039ab 	.word	0x080039ab
 80039a0:	080039b7 	.word	0x080039b7
 80039a4:	2301      	movs	r3, #1
 80039a6:	77fb      	strb	r3, [r7, #31]
 80039a8:	e150      	b.n	8003c4c <UART_SetConfig+0x348>
 80039aa:	2302      	movs	r3, #2
 80039ac:	77fb      	strb	r3, [r7, #31]
 80039ae:	e14d      	b.n	8003c4c <UART_SetConfig+0x348>
 80039b0:	2304      	movs	r3, #4
 80039b2:	77fb      	strb	r3, [r7, #31]
 80039b4:	e14a      	b.n	8003c4c <UART_SetConfig+0x348>
 80039b6:	2308      	movs	r3, #8
 80039b8:	77fb      	strb	r3, [r7, #31]
 80039ba:	e147      	b.n	8003c4c <UART_SetConfig+0x348>
 80039bc:	2310      	movs	r3, #16
 80039be:	77fb      	strb	r3, [r7, #31]
 80039c0:	e144      	b.n	8003c4c <UART_SetConfig+0x348>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a83      	ldr	r2, [pc, #524]	; (8003bd4 <UART_SetConfig+0x2d0>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d132      	bne.n	8003a32 <UART_SetConfig+0x12e>
 80039cc:	4b80      	ldr	r3, [pc, #512]	; (8003bd0 <UART_SetConfig+0x2cc>)
 80039ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039d2:	f003 030c 	and.w	r3, r3, #12
 80039d6:	2b0c      	cmp	r3, #12
 80039d8:	d828      	bhi.n	8003a2c <UART_SetConfig+0x128>
 80039da:	a201      	add	r2, pc, #4	; (adr r2, 80039e0 <UART_SetConfig+0xdc>)
 80039dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039e0:	08003a15 	.word	0x08003a15
 80039e4:	08003a2d 	.word	0x08003a2d
 80039e8:	08003a2d 	.word	0x08003a2d
 80039ec:	08003a2d 	.word	0x08003a2d
 80039f0:	08003a21 	.word	0x08003a21
 80039f4:	08003a2d 	.word	0x08003a2d
 80039f8:	08003a2d 	.word	0x08003a2d
 80039fc:	08003a2d 	.word	0x08003a2d
 8003a00:	08003a1b 	.word	0x08003a1b
 8003a04:	08003a2d 	.word	0x08003a2d
 8003a08:	08003a2d 	.word	0x08003a2d
 8003a0c:	08003a2d 	.word	0x08003a2d
 8003a10:	08003a27 	.word	0x08003a27
 8003a14:	2300      	movs	r3, #0
 8003a16:	77fb      	strb	r3, [r7, #31]
 8003a18:	e118      	b.n	8003c4c <UART_SetConfig+0x348>
 8003a1a:	2302      	movs	r3, #2
 8003a1c:	77fb      	strb	r3, [r7, #31]
 8003a1e:	e115      	b.n	8003c4c <UART_SetConfig+0x348>
 8003a20:	2304      	movs	r3, #4
 8003a22:	77fb      	strb	r3, [r7, #31]
 8003a24:	e112      	b.n	8003c4c <UART_SetConfig+0x348>
 8003a26:	2308      	movs	r3, #8
 8003a28:	77fb      	strb	r3, [r7, #31]
 8003a2a:	e10f      	b.n	8003c4c <UART_SetConfig+0x348>
 8003a2c:	2310      	movs	r3, #16
 8003a2e:	77fb      	strb	r3, [r7, #31]
 8003a30:	e10c      	b.n	8003c4c <UART_SetConfig+0x348>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a68      	ldr	r2, [pc, #416]	; (8003bd8 <UART_SetConfig+0x2d4>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d120      	bne.n	8003a7e <UART_SetConfig+0x17a>
 8003a3c:	4b64      	ldr	r3, [pc, #400]	; (8003bd0 <UART_SetConfig+0x2cc>)
 8003a3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a42:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003a46:	2b30      	cmp	r3, #48	; 0x30
 8003a48:	d013      	beq.n	8003a72 <UART_SetConfig+0x16e>
 8003a4a:	2b30      	cmp	r3, #48	; 0x30
 8003a4c:	d814      	bhi.n	8003a78 <UART_SetConfig+0x174>
 8003a4e:	2b20      	cmp	r3, #32
 8003a50:	d009      	beq.n	8003a66 <UART_SetConfig+0x162>
 8003a52:	2b20      	cmp	r3, #32
 8003a54:	d810      	bhi.n	8003a78 <UART_SetConfig+0x174>
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d002      	beq.n	8003a60 <UART_SetConfig+0x15c>
 8003a5a:	2b10      	cmp	r3, #16
 8003a5c:	d006      	beq.n	8003a6c <UART_SetConfig+0x168>
 8003a5e:	e00b      	b.n	8003a78 <UART_SetConfig+0x174>
 8003a60:	2300      	movs	r3, #0
 8003a62:	77fb      	strb	r3, [r7, #31]
 8003a64:	e0f2      	b.n	8003c4c <UART_SetConfig+0x348>
 8003a66:	2302      	movs	r3, #2
 8003a68:	77fb      	strb	r3, [r7, #31]
 8003a6a:	e0ef      	b.n	8003c4c <UART_SetConfig+0x348>
 8003a6c:	2304      	movs	r3, #4
 8003a6e:	77fb      	strb	r3, [r7, #31]
 8003a70:	e0ec      	b.n	8003c4c <UART_SetConfig+0x348>
 8003a72:	2308      	movs	r3, #8
 8003a74:	77fb      	strb	r3, [r7, #31]
 8003a76:	e0e9      	b.n	8003c4c <UART_SetConfig+0x348>
 8003a78:	2310      	movs	r3, #16
 8003a7a:	77fb      	strb	r3, [r7, #31]
 8003a7c:	e0e6      	b.n	8003c4c <UART_SetConfig+0x348>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4a56      	ldr	r2, [pc, #344]	; (8003bdc <UART_SetConfig+0x2d8>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d120      	bne.n	8003aca <UART_SetConfig+0x1c6>
 8003a88:	4b51      	ldr	r3, [pc, #324]	; (8003bd0 <UART_SetConfig+0x2cc>)
 8003a8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a8e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003a92:	2bc0      	cmp	r3, #192	; 0xc0
 8003a94:	d013      	beq.n	8003abe <UART_SetConfig+0x1ba>
 8003a96:	2bc0      	cmp	r3, #192	; 0xc0
 8003a98:	d814      	bhi.n	8003ac4 <UART_SetConfig+0x1c0>
 8003a9a:	2b80      	cmp	r3, #128	; 0x80
 8003a9c:	d009      	beq.n	8003ab2 <UART_SetConfig+0x1ae>
 8003a9e:	2b80      	cmp	r3, #128	; 0x80
 8003aa0:	d810      	bhi.n	8003ac4 <UART_SetConfig+0x1c0>
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d002      	beq.n	8003aac <UART_SetConfig+0x1a8>
 8003aa6:	2b40      	cmp	r3, #64	; 0x40
 8003aa8:	d006      	beq.n	8003ab8 <UART_SetConfig+0x1b4>
 8003aaa:	e00b      	b.n	8003ac4 <UART_SetConfig+0x1c0>
 8003aac:	2300      	movs	r3, #0
 8003aae:	77fb      	strb	r3, [r7, #31]
 8003ab0:	e0cc      	b.n	8003c4c <UART_SetConfig+0x348>
 8003ab2:	2302      	movs	r3, #2
 8003ab4:	77fb      	strb	r3, [r7, #31]
 8003ab6:	e0c9      	b.n	8003c4c <UART_SetConfig+0x348>
 8003ab8:	2304      	movs	r3, #4
 8003aba:	77fb      	strb	r3, [r7, #31]
 8003abc:	e0c6      	b.n	8003c4c <UART_SetConfig+0x348>
 8003abe:	2308      	movs	r3, #8
 8003ac0:	77fb      	strb	r3, [r7, #31]
 8003ac2:	e0c3      	b.n	8003c4c <UART_SetConfig+0x348>
 8003ac4:	2310      	movs	r3, #16
 8003ac6:	77fb      	strb	r3, [r7, #31]
 8003ac8:	e0c0      	b.n	8003c4c <UART_SetConfig+0x348>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	4a44      	ldr	r2, [pc, #272]	; (8003be0 <UART_SetConfig+0x2dc>)
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d125      	bne.n	8003b20 <UART_SetConfig+0x21c>
 8003ad4:	4b3e      	ldr	r3, [pc, #248]	; (8003bd0 <UART_SetConfig+0x2cc>)
 8003ad6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ada:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ade:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003ae2:	d017      	beq.n	8003b14 <UART_SetConfig+0x210>
 8003ae4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003ae8:	d817      	bhi.n	8003b1a <UART_SetConfig+0x216>
 8003aea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003aee:	d00b      	beq.n	8003b08 <UART_SetConfig+0x204>
 8003af0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003af4:	d811      	bhi.n	8003b1a <UART_SetConfig+0x216>
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d003      	beq.n	8003b02 <UART_SetConfig+0x1fe>
 8003afa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003afe:	d006      	beq.n	8003b0e <UART_SetConfig+0x20a>
 8003b00:	e00b      	b.n	8003b1a <UART_SetConfig+0x216>
 8003b02:	2300      	movs	r3, #0
 8003b04:	77fb      	strb	r3, [r7, #31]
 8003b06:	e0a1      	b.n	8003c4c <UART_SetConfig+0x348>
 8003b08:	2302      	movs	r3, #2
 8003b0a:	77fb      	strb	r3, [r7, #31]
 8003b0c:	e09e      	b.n	8003c4c <UART_SetConfig+0x348>
 8003b0e:	2304      	movs	r3, #4
 8003b10:	77fb      	strb	r3, [r7, #31]
 8003b12:	e09b      	b.n	8003c4c <UART_SetConfig+0x348>
 8003b14:	2308      	movs	r3, #8
 8003b16:	77fb      	strb	r3, [r7, #31]
 8003b18:	e098      	b.n	8003c4c <UART_SetConfig+0x348>
 8003b1a:	2310      	movs	r3, #16
 8003b1c:	77fb      	strb	r3, [r7, #31]
 8003b1e:	e095      	b.n	8003c4c <UART_SetConfig+0x348>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a2f      	ldr	r2, [pc, #188]	; (8003be4 <UART_SetConfig+0x2e0>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d125      	bne.n	8003b76 <UART_SetConfig+0x272>
 8003b2a:	4b29      	ldr	r3, [pc, #164]	; (8003bd0 <UART_SetConfig+0x2cc>)
 8003b2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b30:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003b34:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003b38:	d017      	beq.n	8003b6a <UART_SetConfig+0x266>
 8003b3a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003b3e:	d817      	bhi.n	8003b70 <UART_SetConfig+0x26c>
 8003b40:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b44:	d00b      	beq.n	8003b5e <UART_SetConfig+0x25a>
 8003b46:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b4a:	d811      	bhi.n	8003b70 <UART_SetConfig+0x26c>
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d003      	beq.n	8003b58 <UART_SetConfig+0x254>
 8003b50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b54:	d006      	beq.n	8003b64 <UART_SetConfig+0x260>
 8003b56:	e00b      	b.n	8003b70 <UART_SetConfig+0x26c>
 8003b58:	2301      	movs	r3, #1
 8003b5a:	77fb      	strb	r3, [r7, #31]
 8003b5c:	e076      	b.n	8003c4c <UART_SetConfig+0x348>
 8003b5e:	2302      	movs	r3, #2
 8003b60:	77fb      	strb	r3, [r7, #31]
 8003b62:	e073      	b.n	8003c4c <UART_SetConfig+0x348>
 8003b64:	2304      	movs	r3, #4
 8003b66:	77fb      	strb	r3, [r7, #31]
 8003b68:	e070      	b.n	8003c4c <UART_SetConfig+0x348>
 8003b6a:	2308      	movs	r3, #8
 8003b6c:	77fb      	strb	r3, [r7, #31]
 8003b6e:	e06d      	b.n	8003c4c <UART_SetConfig+0x348>
 8003b70:	2310      	movs	r3, #16
 8003b72:	77fb      	strb	r3, [r7, #31]
 8003b74:	e06a      	b.n	8003c4c <UART_SetConfig+0x348>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a1b      	ldr	r2, [pc, #108]	; (8003be8 <UART_SetConfig+0x2e4>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d138      	bne.n	8003bf2 <UART_SetConfig+0x2ee>
 8003b80:	4b13      	ldr	r3, [pc, #76]	; (8003bd0 <UART_SetConfig+0x2cc>)
 8003b82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b86:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8003b8a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003b8e:	d017      	beq.n	8003bc0 <UART_SetConfig+0x2bc>
 8003b90:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003b94:	d82a      	bhi.n	8003bec <UART_SetConfig+0x2e8>
 8003b96:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b9a:	d00b      	beq.n	8003bb4 <UART_SetConfig+0x2b0>
 8003b9c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ba0:	d824      	bhi.n	8003bec <UART_SetConfig+0x2e8>
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d003      	beq.n	8003bae <UART_SetConfig+0x2aa>
 8003ba6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003baa:	d006      	beq.n	8003bba <UART_SetConfig+0x2b6>
 8003bac:	e01e      	b.n	8003bec <UART_SetConfig+0x2e8>
 8003bae:	2300      	movs	r3, #0
 8003bb0:	77fb      	strb	r3, [r7, #31]
 8003bb2:	e04b      	b.n	8003c4c <UART_SetConfig+0x348>
 8003bb4:	2302      	movs	r3, #2
 8003bb6:	77fb      	strb	r3, [r7, #31]
 8003bb8:	e048      	b.n	8003c4c <UART_SetConfig+0x348>
 8003bba:	2304      	movs	r3, #4
 8003bbc:	77fb      	strb	r3, [r7, #31]
 8003bbe:	e045      	b.n	8003c4c <UART_SetConfig+0x348>
 8003bc0:	2308      	movs	r3, #8
 8003bc2:	77fb      	strb	r3, [r7, #31]
 8003bc4:	e042      	b.n	8003c4c <UART_SetConfig+0x348>
 8003bc6:	bf00      	nop
 8003bc8:	efff69f3 	.word	0xefff69f3
 8003bcc:	40011000 	.word	0x40011000
 8003bd0:	40023800 	.word	0x40023800
 8003bd4:	40004400 	.word	0x40004400
 8003bd8:	40004800 	.word	0x40004800
 8003bdc:	40004c00 	.word	0x40004c00
 8003be0:	40005000 	.word	0x40005000
 8003be4:	40011400 	.word	0x40011400
 8003be8:	40007800 	.word	0x40007800
 8003bec:	2310      	movs	r3, #16
 8003bee:	77fb      	strb	r3, [r7, #31]
 8003bf0:	e02c      	b.n	8003c4c <UART_SetConfig+0x348>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4a72      	ldr	r2, [pc, #456]	; (8003dc0 <UART_SetConfig+0x4bc>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d125      	bne.n	8003c48 <UART_SetConfig+0x344>
 8003bfc:	4b71      	ldr	r3, [pc, #452]	; (8003dc4 <UART_SetConfig+0x4c0>)
 8003bfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c02:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003c06:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003c0a:	d017      	beq.n	8003c3c <UART_SetConfig+0x338>
 8003c0c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003c10:	d817      	bhi.n	8003c42 <UART_SetConfig+0x33e>
 8003c12:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003c16:	d00b      	beq.n	8003c30 <UART_SetConfig+0x32c>
 8003c18:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003c1c:	d811      	bhi.n	8003c42 <UART_SetConfig+0x33e>
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d003      	beq.n	8003c2a <UART_SetConfig+0x326>
 8003c22:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003c26:	d006      	beq.n	8003c36 <UART_SetConfig+0x332>
 8003c28:	e00b      	b.n	8003c42 <UART_SetConfig+0x33e>
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	77fb      	strb	r3, [r7, #31]
 8003c2e:	e00d      	b.n	8003c4c <UART_SetConfig+0x348>
 8003c30:	2302      	movs	r3, #2
 8003c32:	77fb      	strb	r3, [r7, #31]
 8003c34:	e00a      	b.n	8003c4c <UART_SetConfig+0x348>
 8003c36:	2304      	movs	r3, #4
 8003c38:	77fb      	strb	r3, [r7, #31]
 8003c3a:	e007      	b.n	8003c4c <UART_SetConfig+0x348>
 8003c3c:	2308      	movs	r3, #8
 8003c3e:	77fb      	strb	r3, [r7, #31]
 8003c40:	e004      	b.n	8003c4c <UART_SetConfig+0x348>
 8003c42:	2310      	movs	r3, #16
 8003c44:	77fb      	strb	r3, [r7, #31]
 8003c46:	e001      	b.n	8003c4c <UART_SetConfig+0x348>
 8003c48:	2310      	movs	r3, #16
 8003c4a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	69db      	ldr	r3, [r3, #28]
 8003c50:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003c54:	d15b      	bne.n	8003d0e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8003c56:	7ffb      	ldrb	r3, [r7, #31]
 8003c58:	2b08      	cmp	r3, #8
 8003c5a:	d828      	bhi.n	8003cae <UART_SetConfig+0x3aa>
 8003c5c:	a201      	add	r2, pc, #4	; (adr r2, 8003c64 <UART_SetConfig+0x360>)
 8003c5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c62:	bf00      	nop
 8003c64:	08003c89 	.word	0x08003c89
 8003c68:	08003c91 	.word	0x08003c91
 8003c6c:	08003c99 	.word	0x08003c99
 8003c70:	08003caf 	.word	0x08003caf
 8003c74:	08003c9f 	.word	0x08003c9f
 8003c78:	08003caf 	.word	0x08003caf
 8003c7c:	08003caf 	.word	0x08003caf
 8003c80:	08003caf 	.word	0x08003caf
 8003c84:	08003ca7 	.word	0x08003ca7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c88:	f7fe fdf4 	bl	8002874 <HAL_RCC_GetPCLK1Freq>
 8003c8c:	61b8      	str	r0, [r7, #24]
        break;
 8003c8e:	e013      	b.n	8003cb8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003c90:	f7fe fe04 	bl	800289c <HAL_RCC_GetPCLK2Freq>
 8003c94:	61b8      	str	r0, [r7, #24]
        break;
 8003c96:	e00f      	b.n	8003cb8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003c98:	4b4b      	ldr	r3, [pc, #300]	; (8003dc8 <UART_SetConfig+0x4c4>)
 8003c9a:	61bb      	str	r3, [r7, #24]
        break;
 8003c9c:	e00c      	b.n	8003cb8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c9e:	f7fe fcd7 	bl	8002650 <HAL_RCC_GetSysClockFreq>
 8003ca2:	61b8      	str	r0, [r7, #24]
        break;
 8003ca4:	e008      	b.n	8003cb8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003ca6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003caa:	61bb      	str	r3, [r7, #24]
        break;
 8003cac:	e004      	b.n	8003cb8 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8003cae:	2300      	movs	r3, #0
 8003cb0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	77bb      	strb	r3, [r7, #30]
        break;
 8003cb6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003cb8:	69bb      	ldr	r3, [r7, #24]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d074      	beq.n	8003da8 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003cbe:	69bb      	ldr	r3, [r7, #24]
 8003cc0:	005a      	lsls	r2, r3, #1
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	085b      	lsrs	r3, r3, #1
 8003cc8:	441a      	add	r2, r3
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cd2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003cd4:	693b      	ldr	r3, [r7, #16]
 8003cd6:	2b0f      	cmp	r3, #15
 8003cd8:	d916      	bls.n	8003d08 <UART_SetConfig+0x404>
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ce0:	d212      	bcs.n	8003d08 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	b29b      	uxth	r3, r3
 8003ce6:	f023 030f 	bic.w	r3, r3, #15
 8003cea:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	085b      	lsrs	r3, r3, #1
 8003cf0:	b29b      	uxth	r3, r3
 8003cf2:	f003 0307 	and.w	r3, r3, #7
 8003cf6:	b29a      	uxth	r2, r3
 8003cf8:	89fb      	ldrh	r3, [r7, #14]
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	89fa      	ldrh	r2, [r7, #14]
 8003d04:	60da      	str	r2, [r3, #12]
 8003d06:	e04f      	b.n	8003da8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	77bb      	strb	r3, [r7, #30]
 8003d0c:	e04c      	b.n	8003da8 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003d0e:	7ffb      	ldrb	r3, [r7, #31]
 8003d10:	2b08      	cmp	r3, #8
 8003d12:	d828      	bhi.n	8003d66 <UART_SetConfig+0x462>
 8003d14:	a201      	add	r2, pc, #4	; (adr r2, 8003d1c <UART_SetConfig+0x418>)
 8003d16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d1a:	bf00      	nop
 8003d1c:	08003d41 	.word	0x08003d41
 8003d20:	08003d49 	.word	0x08003d49
 8003d24:	08003d51 	.word	0x08003d51
 8003d28:	08003d67 	.word	0x08003d67
 8003d2c:	08003d57 	.word	0x08003d57
 8003d30:	08003d67 	.word	0x08003d67
 8003d34:	08003d67 	.word	0x08003d67
 8003d38:	08003d67 	.word	0x08003d67
 8003d3c:	08003d5f 	.word	0x08003d5f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d40:	f7fe fd98 	bl	8002874 <HAL_RCC_GetPCLK1Freq>
 8003d44:	61b8      	str	r0, [r7, #24]
        break;
 8003d46:	e013      	b.n	8003d70 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003d48:	f7fe fda8 	bl	800289c <HAL_RCC_GetPCLK2Freq>
 8003d4c:	61b8      	str	r0, [r7, #24]
        break;
 8003d4e:	e00f      	b.n	8003d70 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d50:	4b1d      	ldr	r3, [pc, #116]	; (8003dc8 <UART_SetConfig+0x4c4>)
 8003d52:	61bb      	str	r3, [r7, #24]
        break;
 8003d54:	e00c      	b.n	8003d70 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d56:	f7fe fc7b 	bl	8002650 <HAL_RCC_GetSysClockFreq>
 8003d5a:	61b8      	str	r0, [r7, #24]
        break;
 8003d5c:	e008      	b.n	8003d70 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d5e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003d62:	61bb      	str	r3, [r7, #24]
        break;
 8003d64:	e004      	b.n	8003d70 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8003d66:	2300      	movs	r3, #0
 8003d68:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	77bb      	strb	r3, [r7, #30]
        break;
 8003d6e:	bf00      	nop
    }

    if (pclk != 0U)
 8003d70:	69bb      	ldr	r3, [r7, #24]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d018      	beq.n	8003da8 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	085a      	lsrs	r2, r3, #1
 8003d7c:	69bb      	ldr	r3, [r7, #24]
 8003d7e:	441a      	add	r2, r3
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d88:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003d8a:	693b      	ldr	r3, [r7, #16]
 8003d8c:	2b0f      	cmp	r3, #15
 8003d8e:	d909      	bls.n	8003da4 <UART_SetConfig+0x4a0>
 8003d90:	693b      	ldr	r3, [r7, #16]
 8003d92:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d96:	d205      	bcs.n	8003da4 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	b29a      	uxth	r2, r3
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	60da      	str	r2, [r3, #12]
 8003da2:	e001      	b.n	8003da8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003da4:	2301      	movs	r3, #1
 8003da6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2200      	movs	r2, #0
 8003dac:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2200      	movs	r2, #0
 8003db2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003db4:	7fbb      	ldrb	r3, [r7, #30]
}
 8003db6:	4618      	mov	r0, r3
 8003db8:	3720      	adds	r7, #32
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	bd80      	pop	{r7, pc}
 8003dbe:	bf00      	nop
 8003dc0:	40007c00 	.word	0x40007c00
 8003dc4:	40023800 	.word	0x40023800
 8003dc8:	00f42400 	.word	0x00f42400

08003dcc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	b083      	sub	sp, #12
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dd8:	f003 0301 	and.w	r3, r3, #1
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d00a      	beq.n	8003df6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	430a      	orrs	r2, r1
 8003df4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dfa:	f003 0302 	and.w	r3, r3, #2
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d00a      	beq.n	8003e18 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	430a      	orrs	r2, r1
 8003e16:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e1c:	f003 0304 	and.w	r3, r3, #4
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d00a      	beq.n	8003e3a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	430a      	orrs	r2, r1
 8003e38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e3e:	f003 0308 	and.w	r3, r3, #8
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d00a      	beq.n	8003e5c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	430a      	orrs	r2, r1
 8003e5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e60:	f003 0310 	and.w	r3, r3, #16
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d00a      	beq.n	8003e7e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	430a      	orrs	r2, r1
 8003e7c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e82:	f003 0320 	and.w	r3, r3, #32
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d00a      	beq.n	8003ea0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	689b      	ldr	r3, [r3, #8]
 8003e90:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	430a      	orrs	r2, r1
 8003e9e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ea4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d01a      	beq.n	8003ee2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	430a      	orrs	r2, r1
 8003ec0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ec6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003eca:	d10a      	bne.n	8003ee2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	685b      	ldr	r3, [r3, #4]
 8003ed2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	430a      	orrs	r2, r1
 8003ee0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ee6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d00a      	beq.n	8003f04 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	685b      	ldr	r3, [r3, #4]
 8003ef4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	430a      	orrs	r2, r1
 8003f02:	605a      	str	r2, [r3, #4]
  }
}
 8003f04:	bf00      	nop
 8003f06:	370c      	adds	r7, #12
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0e:	4770      	bx	lr

08003f10 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b086      	sub	sp, #24
 8003f14:	af02      	add	r7, sp, #8
 8003f16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003f20:	f7fd fc36 	bl	8001790 <HAL_GetTick>
 8003f24:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f003 0308 	and.w	r3, r3, #8
 8003f30:	2b08      	cmp	r3, #8
 8003f32:	d10e      	bne.n	8003f52 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003f34:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003f38:	9300      	str	r3, [sp, #0]
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003f42:	6878      	ldr	r0, [r7, #4]
 8003f44:	f000 f831 	bl	8003faa <UART_WaitOnFlagUntilTimeout>
 8003f48:	4603      	mov	r3, r0
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d001      	beq.n	8003f52 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003f4e:	2303      	movs	r3, #3
 8003f50:	e027      	b.n	8003fa2 <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f003 0304 	and.w	r3, r3, #4
 8003f5c:	2b04      	cmp	r3, #4
 8003f5e:	d10e      	bne.n	8003f7e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003f60:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003f64:	9300      	str	r3, [sp, #0]
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003f6e:	6878      	ldr	r0, [r7, #4]
 8003f70:	f000 f81b 	bl	8003faa <UART_WaitOnFlagUntilTimeout>
 8003f74:	4603      	mov	r3, r0
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d001      	beq.n	8003f7e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003f7a:	2303      	movs	r3, #3
 8003f7c:	e011      	b.n	8003fa2 <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2220      	movs	r2, #32
 8003f82:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2220      	movs	r2, #32
 8003f88:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2200      	movs	r2, #0
 8003f90:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2200      	movs	r2, #0
 8003f96:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8003fa0:	2300      	movs	r3, #0
}
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	3710      	adds	r7, #16
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}

08003faa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003faa:	b580      	push	{r7, lr}
 8003fac:	b09c      	sub	sp, #112	; 0x70
 8003fae:	af00      	add	r7, sp, #0
 8003fb0:	60f8      	str	r0, [r7, #12]
 8003fb2:	60b9      	str	r1, [r7, #8]
 8003fb4:	603b      	str	r3, [r7, #0]
 8003fb6:	4613      	mov	r3, r2
 8003fb8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003fba:	e0a7      	b.n	800410c <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fbc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003fbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fc2:	f000 80a3 	beq.w	800410c <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fc6:	f7fd fbe3 	bl	8001790 <HAL_GetTick>
 8003fca:	4602      	mov	r2, r0
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	1ad3      	subs	r3, r2, r3
 8003fd0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003fd2:	429a      	cmp	r2, r3
 8003fd4:	d302      	bcc.n	8003fdc <UART_WaitOnFlagUntilTimeout+0x32>
 8003fd6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d13f      	bne.n	800405c <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fe2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003fe4:	e853 3f00 	ldrex	r3, [r3]
 8003fe8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8003fea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003fec:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003ff0:	667b      	str	r3, [r7, #100]	; 0x64
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	461a      	mov	r2, r3
 8003ff8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003ffa:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003ffc:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ffe:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004000:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004002:	e841 2300 	strex	r3, r2, [r1]
 8004006:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004008:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800400a:	2b00      	cmp	r3, #0
 800400c:	d1e6      	bne.n	8003fdc <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	3308      	adds	r3, #8
 8004014:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004016:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004018:	e853 3f00 	ldrex	r3, [r3]
 800401c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800401e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004020:	f023 0301 	bic.w	r3, r3, #1
 8004024:	663b      	str	r3, [r7, #96]	; 0x60
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	3308      	adds	r3, #8
 800402c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800402e:	64ba      	str	r2, [r7, #72]	; 0x48
 8004030:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004032:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004034:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004036:	e841 2300 	strex	r3, r2, [r1]
 800403a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800403c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800403e:	2b00      	cmp	r3, #0
 8004040:	d1e5      	bne.n	800400e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	2220      	movs	r2, #32
 8004046:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	2220      	movs	r2, #32
 800404c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	2200      	movs	r2, #0
 8004054:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8004058:	2303      	movs	r3, #3
 800405a:	e068      	b.n	800412e <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f003 0304 	and.w	r3, r3, #4
 8004066:	2b00      	cmp	r3, #0
 8004068:	d050      	beq.n	800410c <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	69db      	ldr	r3, [r3, #28]
 8004070:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004074:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004078:	d148      	bne.n	800410c <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004082:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800408a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800408c:	e853 3f00 	ldrex	r3, [r3]
 8004090:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004094:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004098:	66fb      	str	r3, [r7, #108]	; 0x6c
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	461a      	mov	r2, r3
 80040a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040a2:	637b      	str	r3, [r7, #52]	; 0x34
 80040a4:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040a6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80040a8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80040aa:	e841 2300 	strex	r3, r2, [r1]
 80040ae:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80040b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d1e6      	bne.n	8004084 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	3308      	adds	r3, #8
 80040bc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040be:	697b      	ldr	r3, [r7, #20]
 80040c0:	e853 3f00 	ldrex	r3, [r3]
 80040c4:	613b      	str	r3, [r7, #16]
   return(result);
 80040c6:	693b      	ldr	r3, [r7, #16]
 80040c8:	f023 0301 	bic.w	r3, r3, #1
 80040cc:	66bb      	str	r3, [r7, #104]	; 0x68
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	3308      	adds	r3, #8
 80040d4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80040d6:	623a      	str	r2, [r7, #32]
 80040d8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040da:	69f9      	ldr	r1, [r7, #28]
 80040dc:	6a3a      	ldr	r2, [r7, #32]
 80040de:	e841 2300 	strex	r3, r2, [r1]
 80040e2:	61bb      	str	r3, [r7, #24]
   return(result);
 80040e4:	69bb      	ldr	r3, [r7, #24]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d1e5      	bne.n	80040b6 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	2220      	movs	r2, #32
 80040ee:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	2220      	movs	r2, #32
 80040f4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	2220      	movs	r2, #32
 80040fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	2200      	movs	r2, #0
 8004104:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8004108:	2303      	movs	r3, #3
 800410a:	e010      	b.n	800412e <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	69da      	ldr	r2, [r3, #28]
 8004112:	68bb      	ldr	r3, [r7, #8]
 8004114:	4013      	ands	r3, r2
 8004116:	68ba      	ldr	r2, [r7, #8]
 8004118:	429a      	cmp	r2, r3
 800411a:	bf0c      	ite	eq
 800411c:	2301      	moveq	r3, #1
 800411e:	2300      	movne	r3, #0
 8004120:	b2db      	uxtb	r3, r3
 8004122:	461a      	mov	r2, r3
 8004124:	79fb      	ldrb	r3, [r7, #7]
 8004126:	429a      	cmp	r2, r3
 8004128:	f43f af48 	beq.w	8003fbc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800412c:	2300      	movs	r3, #0
}
 800412e:	4618      	mov	r0, r3
 8004130:	3770      	adds	r7, #112	; 0x70
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}
	...

08004138 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004138:	b480      	push	{r7}
 800413a:	b097      	sub	sp, #92	; 0x5c
 800413c:	af00      	add	r7, sp, #0
 800413e:	60f8      	str	r0, [r7, #12]
 8004140:	60b9      	str	r1, [r7, #8]
 8004142:	4613      	mov	r3, r2
 8004144:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	68ba      	ldr	r2, [r7, #8]
 800414a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	88fa      	ldrh	r2, [r7, #6]
 8004150:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	88fa      	ldrh	r2, [r7, #6]
 8004158:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	2200      	movs	r2, #0
 8004160:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	689b      	ldr	r3, [r3, #8]
 8004166:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800416a:	d10e      	bne.n	800418a <UART_Start_Receive_IT+0x52>
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	691b      	ldr	r3, [r3, #16]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d105      	bne.n	8004180 <UART_Start_Receive_IT+0x48>
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	f240 12ff 	movw	r2, #511	; 0x1ff
 800417a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800417e:	e02d      	b.n	80041dc <UART_Start_Receive_IT+0xa4>
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	22ff      	movs	r2, #255	; 0xff
 8004184:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004188:	e028      	b.n	80041dc <UART_Start_Receive_IT+0xa4>
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	689b      	ldr	r3, [r3, #8]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d10d      	bne.n	80041ae <UART_Start_Receive_IT+0x76>
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	691b      	ldr	r3, [r3, #16]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d104      	bne.n	80041a4 <UART_Start_Receive_IT+0x6c>
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	22ff      	movs	r2, #255	; 0xff
 800419e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80041a2:	e01b      	b.n	80041dc <UART_Start_Receive_IT+0xa4>
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	227f      	movs	r2, #127	; 0x7f
 80041a8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80041ac:	e016      	b.n	80041dc <UART_Start_Receive_IT+0xa4>
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	689b      	ldr	r3, [r3, #8]
 80041b2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80041b6:	d10d      	bne.n	80041d4 <UART_Start_Receive_IT+0x9c>
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	691b      	ldr	r3, [r3, #16]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d104      	bne.n	80041ca <UART_Start_Receive_IT+0x92>
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	227f      	movs	r2, #127	; 0x7f
 80041c4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80041c8:	e008      	b.n	80041dc <UART_Start_Receive_IT+0xa4>
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	223f      	movs	r2, #63	; 0x3f
 80041ce:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80041d2:	e003      	b.n	80041dc <UART_Start_Receive_IT+0xa4>
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2200      	movs	r2, #0
 80041d8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	2200      	movs	r2, #0
 80041e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	2222      	movs	r2, #34	; 0x22
 80041e8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	3308      	adds	r3, #8
 80041f2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041f6:	e853 3f00 	ldrex	r3, [r3]
 80041fa:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80041fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041fe:	f043 0301 	orr.w	r3, r3, #1
 8004202:	657b      	str	r3, [r7, #84]	; 0x54
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	3308      	adds	r3, #8
 800420a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800420c:	64ba      	str	r2, [r7, #72]	; 0x48
 800420e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004210:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004212:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004214:	e841 2300 	strex	r3, r2, [r1]
 8004218:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800421a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800421c:	2b00      	cmp	r3, #0
 800421e:	d1e5      	bne.n	80041ec <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	689b      	ldr	r3, [r3, #8]
 8004224:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004228:	d107      	bne.n	800423a <UART_Start_Receive_IT+0x102>
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	691b      	ldr	r3, [r3, #16]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d103      	bne.n	800423a <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	4a21      	ldr	r2, [pc, #132]	; (80042bc <UART_Start_Receive_IT+0x184>)
 8004236:	669a      	str	r2, [r3, #104]	; 0x68
 8004238:	e002      	b.n	8004240 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	4a20      	ldr	r2, [pc, #128]	; (80042c0 <UART_Start_Receive_IT+0x188>)
 800423e:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	691b      	ldr	r3, [r3, #16]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d019      	beq.n	800427c <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800424e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004250:	e853 3f00 	ldrex	r3, [r3]
 8004254:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004258:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800425c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	461a      	mov	r2, r3
 8004264:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004266:	637b      	str	r3, [r7, #52]	; 0x34
 8004268:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800426a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800426c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800426e:	e841 2300 	strex	r3, r2, [r1]
 8004272:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004274:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004276:	2b00      	cmp	r3, #0
 8004278:	d1e6      	bne.n	8004248 <UART_Start_Receive_IT+0x110>
 800427a:	e018      	b.n	80042ae <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004282:	697b      	ldr	r3, [r7, #20]
 8004284:	e853 3f00 	ldrex	r3, [r3]
 8004288:	613b      	str	r3, [r7, #16]
   return(result);
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	f043 0320 	orr.w	r3, r3, #32
 8004290:	653b      	str	r3, [r7, #80]	; 0x50
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	461a      	mov	r2, r3
 8004298:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800429a:	623b      	str	r3, [r7, #32]
 800429c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800429e:	69f9      	ldr	r1, [r7, #28]
 80042a0:	6a3a      	ldr	r2, [r7, #32]
 80042a2:	e841 2300 	strex	r3, r2, [r1]
 80042a6:	61bb      	str	r3, [r7, #24]
   return(result);
 80042a8:	69bb      	ldr	r3, [r7, #24]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d1e6      	bne.n	800427c <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 80042ae:	2300      	movs	r3, #0
}
 80042b0:	4618      	mov	r0, r3
 80042b2:	375c      	adds	r7, #92	; 0x5c
 80042b4:	46bd      	mov	sp, r7
 80042b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ba:	4770      	bx	lr
 80042bc:	080046e9 	.word	0x080046e9
 80042c0:	08004583 	.word	0x08004583

080042c4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80042c4:	b480      	push	{r7}
 80042c6:	b095      	sub	sp, #84	; 0x54
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042d4:	e853 3f00 	ldrex	r3, [r3]
 80042d8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80042da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042dc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80042e0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	461a      	mov	r2, r3
 80042e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80042ea:	643b      	str	r3, [r7, #64]	; 0x40
 80042ec:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042ee:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80042f0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80042f2:	e841 2300 	strex	r3, r2, [r1]
 80042f6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80042f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d1e6      	bne.n	80042cc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	3308      	adds	r3, #8
 8004304:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004306:	6a3b      	ldr	r3, [r7, #32]
 8004308:	e853 3f00 	ldrex	r3, [r3]
 800430c:	61fb      	str	r3, [r7, #28]
   return(result);
 800430e:	69fb      	ldr	r3, [r7, #28]
 8004310:	f023 0301 	bic.w	r3, r3, #1
 8004314:	64bb      	str	r3, [r7, #72]	; 0x48
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	3308      	adds	r3, #8
 800431c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800431e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004320:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004322:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004324:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004326:	e841 2300 	strex	r3, r2, [r1]
 800432a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800432c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800432e:	2b00      	cmp	r3, #0
 8004330:	d1e5      	bne.n	80042fe <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004336:	2b01      	cmp	r3, #1
 8004338:	d118      	bne.n	800436c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	e853 3f00 	ldrex	r3, [r3]
 8004346:	60bb      	str	r3, [r7, #8]
   return(result);
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	f023 0310 	bic.w	r3, r3, #16
 800434e:	647b      	str	r3, [r7, #68]	; 0x44
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	461a      	mov	r2, r3
 8004356:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004358:	61bb      	str	r3, [r7, #24]
 800435a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800435c:	6979      	ldr	r1, [r7, #20]
 800435e:	69ba      	ldr	r2, [r7, #24]
 8004360:	e841 2300 	strex	r3, r2, [r1]
 8004364:	613b      	str	r3, [r7, #16]
   return(result);
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d1e6      	bne.n	800433a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2220      	movs	r2, #32
 8004370:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2200      	movs	r2, #0
 8004378:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2200      	movs	r2, #0
 800437e:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004380:	bf00      	nop
 8004382:	3754      	adds	r7, #84	; 0x54
 8004384:	46bd      	mov	sp, r7
 8004386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438a:	4770      	bx	lr

0800438c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b084      	sub	sp, #16
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004398:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	2200      	movs	r2, #0
 800439e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	2200      	movs	r2, #0
 80043a6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80043aa:	68f8      	ldr	r0, [r7, #12]
 80043ac:	f7ff fa8a 	bl	80038c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80043b0:	bf00      	nop
 80043b2:	3710      	adds	r7, #16
 80043b4:	46bd      	mov	sp, r7
 80043b6:	bd80      	pop	{r7, pc}

080043b8 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 80043b8:	b480      	push	{r7}
 80043ba:	b08f      	sub	sp, #60	; 0x3c
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80043c4:	2b21      	cmp	r3, #33	; 0x21
 80043c6:	d14c      	bne.n	8004462 <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80043ce:	b29b      	uxth	r3, r3
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d132      	bne.n	800443a <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043da:	6a3b      	ldr	r3, [r7, #32]
 80043dc:	e853 3f00 	ldrex	r3, [r3]
 80043e0:	61fb      	str	r3, [r7, #28]
   return(result);
 80043e2:	69fb      	ldr	r3, [r7, #28]
 80043e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80043e8:	637b      	str	r3, [r7, #52]	; 0x34
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	461a      	mov	r2, r3
 80043f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043f2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80043f4:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043f6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80043f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80043fa:	e841 2300 	strex	r3, r2, [r1]
 80043fe:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004402:	2b00      	cmp	r3, #0
 8004404:	d1e6      	bne.n	80043d4 <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	e853 3f00 	ldrex	r3, [r3]
 8004412:	60bb      	str	r3, [r7, #8]
   return(result);
 8004414:	68bb      	ldr	r3, [r7, #8]
 8004416:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800441a:	633b      	str	r3, [r7, #48]	; 0x30
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	461a      	mov	r2, r3
 8004422:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004424:	61bb      	str	r3, [r7, #24]
 8004426:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004428:	6979      	ldr	r1, [r7, #20]
 800442a:	69ba      	ldr	r2, [r7, #24]
 800442c:	e841 2300 	strex	r3, r2, [r1]
 8004430:	613b      	str	r3, [r7, #16]
   return(result);
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d1e6      	bne.n	8004406 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8004438:	e013      	b.n	8004462 <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800443e:	781a      	ldrb	r2, [r3, #0]
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800444a:	1c5a      	adds	r2, r3, #1
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004456:	b29b      	uxth	r3, r3
 8004458:	3b01      	subs	r3, #1
 800445a:	b29a      	uxth	r2, r3
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8004462:	bf00      	nop
 8004464:	373c      	adds	r7, #60	; 0x3c
 8004466:	46bd      	mov	sp, r7
 8004468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446c:	4770      	bx	lr

0800446e <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800446e:	b480      	push	{r7}
 8004470:	b091      	sub	sp, #68	; 0x44
 8004472:	af00      	add	r7, sp, #0
 8004474:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800447a:	2b21      	cmp	r3, #33	; 0x21
 800447c:	d151      	bne.n	8004522 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004484:	b29b      	uxth	r3, r3
 8004486:	2b00      	cmp	r3, #0
 8004488:	d132      	bne.n	80044f0 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004492:	e853 3f00 	ldrex	r3, [r3]
 8004496:	623b      	str	r3, [r7, #32]
   return(result);
 8004498:	6a3b      	ldr	r3, [r7, #32]
 800449a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800449e:	63bb      	str	r3, [r7, #56]	; 0x38
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	461a      	mov	r2, r3
 80044a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044a8:	633b      	str	r3, [r7, #48]	; 0x30
 80044aa:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ac:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80044ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80044b0:	e841 2300 	strex	r3, r2, [r1]
 80044b4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80044b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d1e6      	bne.n	800448a <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	e853 3f00 	ldrex	r3, [r3]
 80044c8:	60fb      	str	r3, [r7, #12]
   return(result);
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80044d0:	637b      	str	r3, [r7, #52]	; 0x34
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	461a      	mov	r2, r3
 80044d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044da:	61fb      	str	r3, [r7, #28]
 80044dc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044de:	69b9      	ldr	r1, [r7, #24]
 80044e0:	69fa      	ldr	r2, [r7, #28]
 80044e2:	e841 2300 	strex	r3, r2, [r1]
 80044e6:	617b      	str	r3, [r7, #20]
   return(result);
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d1e6      	bne.n	80044bc <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80044ee:	e018      	b.n	8004522 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044f4:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80044f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80044f8:	881b      	ldrh	r3, [r3, #0]
 80044fa:	461a      	mov	r2, r3
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004504:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800450a:	1c9a      	adds	r2, r3, #2
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004516:	b29b      	uxth	r3, r3
 8004518:	3b01      	subs	r3, #1
 800451a:	b29a      	uxth	r2, r3
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8004522:	bf00      	nop
 8004524:	3744      	adds	r7, #68	; 0x44
 8004526:	46bd      	mov	sp, r7
 8004528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452c:	4770      	bx	lr

0800452e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800452e:	b580      	push	{r7, lr}
 8004530:	b088      	sub	sp, #32
 8004532:	af00      	add	r7, sp, #0
 8004534:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	e853 3f00 	ldrex	r3, [r3]
 8004542:	60bb      	str	r3, [r7, #8]
   return(result);
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800454a:	61fb      	str	r3, [r7, #28]
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	461a      	mov	r2, r3
 8004552:	69fb      	ldr	r3, [r7, #28]
 8004554:	61bb      	str	r3, [r7, #24]
 8004556:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004558:	6979      	ldr	r1, [r7, #20]
 800455a:	69ba      	ldr	r2, [r7, #24]
 800455c:	e841 2300 	strex	r3, r2, [r1]
 8004560:	613b      	str	r3, [r7, #16]
   return(result);
 8004562:	693b      	ldr	r3, [r7, #16]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d1e6      	bne.n	8004536 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2220      	movs	r2, #32
 800456c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2200      	movs	r2, #0
 8004572:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004574:	6878      	ldr	r0, [r7, #4]
 8004576:	f7fc ff49 	bl	800140c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800457a:	bf00      	nop
 800457c:	3720      	adds	r7, #32
 800457e:	46bd      	mov	sp, r7
 8004580:	bd80      	pop	{r7, pc}

08004582 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004582:	b580      	push	{r7, lr}
 8004584:	b096      	sub	sp, #88	; 0x58
 8004586:	af00      	add	r7, sp, #0
 8004588:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004590:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800459a:	2b22      	cmp	r3, #34	; 0x22
 800459c:	f040 8098 	bne.w	80046d0 <UART_RxISR_8BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045a6:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80045aa:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80045ae:	b2d9      	uxtb	r1, r3
 80045b0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80045b4:	b2da      	uxtb	r2, r3
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045ba:	400a      	ands	r2, r1
 80045bc:	b2d2      	uxtb	r2, r2
 80045be:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045c4:	1c5a      	adds	r2, r3, #1
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80045d0:	b29b      	uxth	r3, r3
 80045d2:	3b01      	subs	r3, #1
 80045d4:	b29a      	uxth	r2, r3
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80045e2:	b29b      	uxth	r3, r3
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d17b      	bne.n	80046e0 <UART_RxISR_8BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045f0:	e853 3f00 	ldrex	r3, [r3]
 80045f4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80045f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045f8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80045fc:	653b      	str	r3, [r7, #80]	; 0x50
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	461a      	mov	r2, r3
 8004604:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004606:	647b      	str	r3, [r7, #68]	; 0x44
 8004608:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800460a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800460c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800460e:	e841 2300 	strex	r3, r2, [r1]
 8004612:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004614:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004616:	2b00      	cmp	r3, #0
 8004618:	d1e6      	bne.n	80045e8 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	3308      	adds	r3, #8
 8004620:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004624:	e853 3f00 	ldrex	r3, [r3]
 8004628:	623b      	str	r3, [r7, #32]
   return(result);
 800462a:	6a3b      	ldr	r3, [r7, #32]
 800462c:	f023 0301 	bic.w	r3, r3, #1
 8004630:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	3308      	adds	r3, #8
 8004638:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800463a:	633a      	str	r2, [r7, #48]	; 0x30
 800463c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800463e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004640:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004642:	e841 2300 	strex	r3, r2, [r1]
 8004646:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004648:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800464a:	2b00      	cmp	r3, #0
 800464c:	d1e5      	bne.n	800461a <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2220      	movs	r2, #32
 8004652:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2200      	movs	r2, #0
 800465a:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2200      	movs	r2, #0
 8004660:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004666:	2b01      	cmp	r3, #1
 8004668:	d12e      	bne.n	80046c8 <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2200      	movs	r2, #0
 800466e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004676:	693b      	ldr	r3, [r7, #16]
 8004678:	e853 3f00 	ldrex	r3, [r3]
 800467c:	60fb      	str	r3, [r7, #12]
   return(result);
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	f023 0310 	bic.w	r3, r3, #16
 8004684:	64bb      	str	r3, [r7, #72]	; 0x48
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	461a      	mov	r2, r3
 800468c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800468e:	61fb      	str	r3, [r7, #28]
 8004690:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004692:	69b9      	ldr	r1, [r7, #24]
 8004694:	69fa      	ldr	r2, [r7, #28]
 8004696:	e841 2300 	strex	r3, r2, [r1]
 800469a:	617b      	str	r3, [r7, #20]
   return(result);
 800469c:	697b      	ldr	r3, [r7, #20]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d1e6      	bne.n	8004670 <UART_RxISR_8BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	69db      	ldr	r3, [r3, #28]
 80046a8:	f003 0310 	and.w	r3, r3, #16
 80046ac:	2b10      	cmp	r3, #16
 80046ae:	d103      	bne.n	80046b8 <UART_RxISR_8BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	2210      	movs	r2, #16
 80046b6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80046be:	4619      	mov	r1, r3
 80046c0:	6878      	ldr	r0, [r7, #4]
 80046c2:	f7ff f909 	bl	80038d8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80046c6:	e00b      	b.n	80046e0 <UART_RxISR_8BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 80046c8:	6878      	ldr	r0, [r7, #4]
 80046ca:	f7fc fe75 	bl	80013b8 <HAL_UART_RxCpltCallback>
}
 80046ce:	e007      	b.n	80046e0 <UART_RxISR_8BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	699a      	ldr	r2, [r3, #24]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f042 0208 	orr.w	r2, r2, #8
 80046de:	619a      	str	r2, [r3, #24]
}
 80046e0:	bf00      	nop
 80046e2:	3758      	adds	r7, #88	; 0x58
 80046e4:	46bd      	mov	sp, r7
 80046e6:	bd80      	pop	{r7, pc}

080046e8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b096      	sub	sp, #88	; 0x58
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80046f6:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004700:	2b22      	cmp	r3, #34	; 0x22
 8004702:	f040 8098 	bne.w	8004836 <UART_RxISR_16BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800470c:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004714:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8004716:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800471a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800471e:	4013      	ands	r3, r2
 8004720:	b29a      	uxth	r2, r3
 8004722:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004724:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800472a:	1c9a      	adds	r2, r3, #2
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004736:	b29b      	uxth	r3, r3
 8004738:	3b01      	subs	r3, #1
 800473a:	b29a      	uxth	r2, r3
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004748:	b29b      	uxth	r3, r3
 800474a:	2b00      	cmp	r3, #0
 800474c:	d17b      	bne.n	8004846 <UART_RxISR_16BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004754:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004756:	e853 3f00 	ldrex	r3, [r3]
 800475a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800475c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800475e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004762:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	461a      	mov	r2, r3
 800476a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800476c:	643b      	str	r3, [r7, #64]	; 0x40
 800476e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004770:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004772:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004774:	e841 2300 	strex	r3, r2, [r1]
 8004778:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800477a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800477c:	2b00      	cmp	r3, #0
 800477e:	d1e6      	bne.n	800474e <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	3308      	adds	r3, #8
 8004786:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004788:	6a3b      	ldr	r3, [r7, #32]
 800478a:	e853 3f00 	ldrex	r3, [r3]
 800478e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004790:	69fb      	ldr	r3, [r7, #28]
 8004792:	f023 0301 	bic.w	r3, r3, #1
 8004796:	64bb      	str	r3, [r7, #72]	; 0x48
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	3308      	adds	r3, #8
 800479e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80047a0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80047a2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047a4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80047a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80047a8:	e841 2300 	strex	r3, r2, [r1]
 80047ac:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80047ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d1e5      	bne.n	8004780 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2220      	movs	r2, #32
 80047b8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2200      	movs	r2, #0
 80047c0:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2200      	movs	r2, #0
 80047c6:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80047cc:	2b01      	cmp	r3, #1
 80047ce:	d12e      	bne.n	800482e <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2200      	movs	r2, #0
 80047d4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	e853 3f00 	ldrex	r3, [r3]
 80047e2:	60bb      	str	r3, [r7, #8]
   return(result);
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	f023 0310 	bic.w	r3, r3, #16
 80047ea:	647b      	str	r3, [r7, #68]	; 0x44
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	461a      	mov	r2, r3
 80047f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80047f4:	61bb      	str	r3, [r7, #24]
 80047f6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047f8:	6979      	ldr	r1, [r7, #20]
 80047fa:	69ba      	ldr	r2, [r7, #24]
 80047fc:	e841 2300 	strex	r3, r2, [r1]
 8004800:	613b      	str	r3, [r7, #16]
   return(result);
 8004802:	693b      	ldr	r3, [r7, #16]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d1e6      	bne.n	80047d6 <UART_RxISR_16BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	69db      	ldr	r3, [r3, #28]
 800480e:	f003 0310 	and.w	r3, r3, #16
 8004812:	2b10      	cmp	r3, #16
 8004814:	d103      	bne.n	800481e <UART_RxISR_16BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	2210      	movs	r2, #16
 800481c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004824:	4619      	mov	r1, r3
 8004826:	6878      	ldr	r0, [r7, #4]
 8004828:	f7ff f856 	bl	80038d8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800482c:	e00b      	b.n	8004846 <UART_RxISR_16BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 800482e:	6878      	ldr	r0, [r7, #4]
 8004830:	f7fc fdc2 	bl	80013b8 <HAL_UART_RxCpltCallback>
}
 8004834:	e007      	b.n	8004846 <UART_RxISR_16BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	699a      	ldr	r2, [r3, #24]
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f042 0208 	orr.w	r2, r2, #8
 8004844:	619a      	str	r2, [r3, #24]
}
 8004846:	bf00      	nop
 8004848:	3758      	adds	r7, #88	; 0x58
 800484a:	46bd      	mov	sp, r7
 800484c:	bd80      	pop	{r7, pc}

0800484e <atoi>:
 800484e:	220a      	movs	r2, #10
 8004850:	2100      	movs	r1, #0
 8004852:	f000 b8c3 	b.w	80049dc <strtol>
	...

08004858 <__errno>:
 8004858:	4b01      	ldr	r3, [pc, #4]	; (8004860 <__errno+0x8>)
 800485a:	6818      	ldr	r0, [r3, #0]
 800485c:	4770      	bx	lr
 800485e:	bf00      	nop
 8004860:	2000000c 	.word	0x2000000c

08004864 <__libc_init_array>:
 8004864:	b570      	push	{r4, r5, r6, lr}
 8004866:	4d0d      	ldr	r5, [pc, #52]	; (800489c <__libc_init_array+0x38>)
 8004868:	4c0d      	ldr	r4, [pc, #52]	; (80048a0 <__libc_init_array+0x3c>)
 800486a:	1b64      	subs	r4, r4, r5
 800486c:	10a4      	asrs	r4, r4, #2
 800486e:	2600      	movs	r6, #0
 8004870:	42a6      	cmp	r6, r4
 8004872:	d109      	bne.n	8004888 <__libc_init_array+0x24>
 8004874:	4d0b      	ldr	r5, [pc, #44]	; (80048a4 <__libc_init_array+0x40>)
 8004876:	4c0c      	ldr	r4, [pc, #48]	; (80048a8 <__libc_init_array+0x44>)
 8004878:	f000 fd28 	bl	80052cc <_init>
 800487c:	1b64      	subs	r4, r4, r5
 800487e:	10a4      	asrs	r4, r4, #2
 8004880:	2600      	movs	r6, #0
 8004882:	42a6      	cmp	r6, r4
 8004884:	d105      	bne.n	8004892 <__libc_init_array+0x2e>
 8004886:	bd70      	pop	{r4, r5, r6, pc}
 8004888:	f855 3b04 	ldr.w	r3, [r5], #4
 800488c:	4798      	blx	r3
 800488e:	3601      	adds	r6, #1
 8004890:	e7ee      	b.n	8004870 <__libc_init_array+0xc>
 8004892:	f855 3b04 	ldr.w	r3, [r5], #4
 8004896:	4798      	blx	r3
 8004898:	3601      	adds	r6, #1
 800489a:	e7f2      	b.n	8004882 <__libc_init_array+0x1e>
 800489c:	080054c8 	.word	0x080054c8
 80048a0:	080054c8 	.word	0x080054c8
 80048a4:	080054c8 	.word	0x080054c8
 80048a8:	080054cc 	.word	0x080054cc

080048ac <memset>:
 80048ac:	4402      	add	r2, r0
 80048ae:	4603      	mov	r3, r0
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d100      	bne.n	80048b6 <memset+0xa>
 80048b4:	4770      	bx	lr
 80048b6:	f803 1b01 	strb.w	r1, [r3], #1
 80048ba:	e7f9      	b.n	80048b0 <memset+0x4>

080048bc <strchr>:
 80048bc:	b2c9      	uxtb	r1, r1
 80048be:	4603      	mov	r3, r0
 80048c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80048c4:	b11a      	cbz	r2, 80048ce <strchr+0x12>
 80048c6:	428a      	cmp	r2, r1
 80048c8:	d1f9      	bne.n	80048be <strchr+0x2>
 80048ca:	4618      	mov	r0, r3
 80048cc:	4770      	bx	lr
 80048ce:	2900      	cmp	r1, #0
 80048d0:	bf18      	it	ne
 80048d2:	2300      	movne	r3, #0
 80048d4:	e7f9      	b.n	80048ca <strchr+0xe>
	...

080048d8 <_strtol_l.constprop.0>:
 80048d8:	2b01      	cmp	r3, #1
 80048da:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80048de:	d001      	beq.n	80048e4 <_strtol_l.constprop.0+0xc>
 80048e0:	2b24      	cmp	r3, #36	; 0x24
 80048e2:	d906      	bls.n	80048f2 <_strtol_l.constprop.0+0x1a>
 80048e4:	f7ff ffb8 	bl	8004858 <__errno>
 80048e8:	2316      	movs	r3, #22
 80048ea:	6003      	str	r3, [r0, #0]
 80048ec:	2000      	movs	r0, #0
 80048ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048f2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80049d8 <_strtol_l.constprop.0+0x100>
 80048f6:	460d      	mov	r5, r1
 80048f8:	462e      	mov	r6, r5
 80048fa:	f815 4b01 	ldrb.w	r4, [r5], #1
 80048fe:	f814 700c 	ldrb.w	r7, [r4, ip]
 8004902:	f017 0708 	ands.w	r7, r7, #8
 8004906:	d1f7      	bne.n	80048f8 <_strtol_l.constprop.0+0x20>
 8004908:	2c2d      	cmp	r4, #45	; 0x2d
 800490a:	d132      	bne.n	8004972 <_strtol_l.constprop.0+0x9a>
 800490c:	782c      	ldrb	r4, [r5, #0]
 800490e:	2701      	movs	r7, #1
 8004910:	1cb5      	adds	r5, r6, #2
 8004912:	2b00      	cmp	r3, #0
 8004914:	d05b      	beq.n	80049ce <_strtol_l.constprop.0+0xf6>
 8004916:	2b10      	cmp	r3, #16
 8004918:	d109      	bne.n	800492e <_strtol_l.constprop.0+0x56>
 800491a:	2c30      	cmp	r4, #48	; 0x30
 800491c:	d107      	bne.n	800492e <_strtol_l.constprop.0+0x56>
 800491e:	782c      	ldrb	r4, [r5, #0]
 8004920:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8004924:	2c58      	cmp	r4, #88	; 0x58
 8004926:	d14d      	bne.n	80049c4 <_strtol_l.constprop.0+0xec>
 8004928:	786c      	ldrb	r4, [r5, #1]
 800492a:	2310      	movs	r3, #16
 800492c:	3502      	adds	r5, #2
 800492e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8004932:	f108 38ff 	add.w	r8, r8, #4294967295
 8004936:	f04f 0c00 	mov.w	ip, #0
 800493a:	fbb8 f9f3 	udiv	r9, r8, r3
 800493e:	4666      	mov	r6, ip
 8004940:	fb03 8a19 	mls	sl, r3, r9, r8
 8004944:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8004948:	f1be 0f09 	cmp.w	lr, #9
 800494c:	d816      	bhi.n	800497c <_strtol_l.constprop.0+0xa4>
 800494e:	4674      	mov	r4, lr
 8004950:	42a3      	cmp	r3, r4
 8004952:	dd24      	ble.n	800499e <_strtol_l.constprop.0+0xc6>
 8004954:	f1bc 0f00 	cmp.w	ip, #0
 8004958:	db1e      	blt.n	8004998 <_strtol_l.constprop.0+0xc0>
 800495a:	45b1      	cmp	r9, r6
 800495c:	d31c      	bcc.n	8004998 <_strtol_l.constprop.0+0xc0>
 800495e:	d101      	bne.n	8004964 <_strtol_l.constprop.0+0x8c>
 8004960:	45a2      	cmp	sl, r4
 8004962:	db19      	blt.n	8004998 <_strtol_l.constprop.0+0xc0>
 8004964:	fb06 4603 	mla	r6, r6, r3, r4
 8004968:	f04f 0c01 	mov.w	ip, #1
 800496c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004970:	e7e8      	b.n	8004944 <_strtol_l.constprop.0+0x6c>
 8004972:	2c2b      	cmp	r4, #43	; 0x2b
 8004974:	bf04      	itt	eq
 8004976:	782c      	ldrbeq	r4, [r5, #0]
 8004978:	1cb5      	addeq	r5, r6, #2
 800497a:	e7ca      	b.n	8004912 <_strtol_l.constprop.0+0x3a>
 800497c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8004980:	f1be 0f19 	cmp.w	lr, #25
 8004984:	d801      	bhi.n	800498a <_strtol_l.constprop.0+0xb2>
 8004986:	3c37      	subs	r4, #55	; 0x37
 8004988:	e7e2      	b.n	8004950 <_strtol_l.constprop.0+0x78>
 800498a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800498e:	f1be 0f19 	cmp.w	lr, #25
 8004992:	d804      	bhi.n	800499e <_strtol_l.constprop.0+0xc6>
 8004994:	3c57      	subs	r4, #87	; 0x57
 8004996:	e7db      	b.n	8004950 <_strtol_l.constprop.0+0x78>
 8004998:	f04f 3cff 	mov.w	ip, #4294967295
 800499c:	e7e6      	b.n	800496c <_strtol_l.constprop.0+0x94>
 800499e:	f1bc 0f00 	cmp.w	ip, #0
 80049a2:	da05      	bge.n	80049b0 <_strtol_l.constprop.0+0xd8>
 80049a4:	2322      	movs	r3, #34	; 0x22
 80049a6:	6003      	str	r3, [r0, #0]
 80049a8:	4646      	mov	r6, r8
 80049aa:	b942      	cbnz	r2, 80049be <_strtol_l.constprop.0+0xe6>
 80049ac:	4630      	mov	r0, r6
 80049ae:	e79e      	b.n	80048ee <_strtol_l.constprop.0+0x16>
 80049b0:	b107      	cbz	r7, 80049b4 <_strtol_l.constprop.0+0xdc>
 80049b2:	4276      	negs	r6, r6
 80049b4:	2a00      	cmp	r2, #0
 80049b6:	d0f9      	beq.n	80049ac <_strtol_l.constprop.0+0xd4>
 80049b8:	f1bc 0f00 	cmp.w	ip, #0
 80049bc:	d000      	beq.n	80049c0 <_strtol_l.constprop.0+0xe8>
 80049be:	1e69      	subs	r1, r5, #1
 80049c0:	6011      	str	r1, [r2, #0]
 80049c2:	e7f3      	b.n	80049ac <_strtol_l.constprop.0+0xd4>
 80049c4:	2430      	movs	r4, #48	; 0x30
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d1b1      	bne.n	800492e <_strtol_l.constprop.0+0x56>
 80049ca:	2308      	movs	r3, #8
 80049cc:	e7af      	b.n	800492e <_strtol_l.constprop.0+0x56>
 80049ce:	2c30      	cmp	r4, #48	; 0x30
 80049d0:	d0a5      	beq.n	800491e <_strtol_l.constprop.0+0x46>
 80049d2:	230a      	movs	r3, #10
 80049d4:	e7ab      	b.n	800492e <_strtol_l.constprop.0+0x56>
 80049d6:	bf00      	nop
 80049d8:	0800538d 	.word	0x0800538d

080049dc <strtol>:
 80049dc:	4613      	mov	r3, r2
 80049de:	460a      	mov	r2, r1
 80049e0:	4601      	mov	r1, r0
 80049e2:	4802      	ldr	r0, [pc, #8]	; (80049ec <strtol+0x10>)
 80049e4:	6800      	ldr	r0, [r0, #0]
 80049e6:	f7ff bf77 	b.w	80048d8 <_strtol_l.constprop.0>
 80049ea:	bf00      	nop
 80049ec:	2000000c 	.word	0x2000000c

080049f0 <_vsiprintf_r>:
 80049f0:	b500      	push	{lr}
 80049f2:	b09b      	sub	sp, #108	; 0x6c
 80049f4:	9100      	str	r1, [sp, #0]
 80049f6:	9104      	str	r1, [sp, #16]
 80049f8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80049fc:	9105      	str	r1, [sp, #20]
 80049fe:	9102      	str	r1, [sp, #8]
 8004a00:	4905      	ldr	r1, [pc, #20]	; (8004a18 <_vsiprintf_r+0x28>)
 8004a02:	9103      	str	r1, [sp, #12]
 8004a04:	4669      	mov	r1, sp
 8004a06:	f000 f86f 	bl	8004ae8 <_svfiprintf_r>
 8004a0a:	9b00      	ldr	r3, [sp, #0]
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	701a      	strb	r2, [r3, #0]
 8004a10:	b01b      	add	sp, #108	; 0x6c
 8004a12:	f85d fb04 	ldr.w	pc, [sp], #4
 8004a16:	bf00      	nop
 8004a18:	ffff0208 	.word	0xffff0208

08004a1c <vsiprintf>:
 8004a1c:	4613      	mov	r3, r2
 8004a1e:	460a      	mov	r2, r1
 8004a20:	4601      	mov	r1, r0
 8004a22:	4802      	ldr	r0, [pc, #8]	; (8004a2c <vsiprintf+0x10>)
 8004a24:	6800      	ldr	r0, [r0, #0]
 8004a26:	f7ff bfe3 	b.w	80049f0 <_vsiprintf_r>
 8004a2a:	bf00      	nop
 8004a2c:	2000000c 	.word	0x2000000c

08004a30 <__ssputs_r>:
 8004a30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a34:	688e      	ldr	r6, [r1, #8]
 8004a36:	429e      	cmp	r6, r3
 8004a38:	4682      	mov	sl, r0
 8004a3a:	460c      	mov	r4, r1
 8004a3c:	4690      	mov	r8, r2
 8004a3e:	461f      	mov	r7, r3
 8004a40:	d838      	bhi.n	8004ab4 <__ssputs_r+0x84>
 8004a42:	898a      	ldrh	r2, [r1, #12]
 8004a44:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004a48:	d032      	beq.n	8004ab0 <__ssputs_r+0x80>
 8004a4a:	6825      	ldr	r5, [r4, #0]
 8004a4c:	6909      	ldr	r1, [r1, #16]
 8004a4e:	eba5 0901 	sub.w	r9, r5, r1
 8004a52:	6965      	ldr	r5, [r4, #20]
 8004a54:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004a58:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004a5c:	3301      	adds	r3, #1
 8004a5e:	444b      	add	r3, r9
 8004a60:	106d      	asrs	r5, r5, #1
 8004a62:	429d      	cmp	r5, r3
 8004a64:	bf38      	it	cc
 8004a66:	461d      	movcc	r5, r3
 8004a68:	0553      	lsls	r3, r2, #21
 8004a6a:	d531      	bpl.n	8004ad0 <__ssputs_r+0xa0>
 8004a6c:	4629      	mov	r1, r5
 8004a6e:	f000 fb63 	bl	8005138 <_malloc_r>
 8004a72:	4606      	mov	r6, r0
 8004a74:	b950      	cbnz	r0, 8004a8c <__ssputs_r+0x5c>
 8004a76:	230c      	movs	r3, #12
 8004a78:	f8ca 3000 	str.w	r3, [sl]
 8004a7c:	89a3      	ldrh	r3, [r4, #12]
 8004a7e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004a82:	81a3      	strh	r3, [r4, #12]
 8004a84:	f04f 30ff 	mov.w	r0, #4294967295
 8004a88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a8c:	6921      	ldr	r1, [r4, #16]
 8004a8e:	464a      	mov	r2, r9
 8004a90:	f000 fabe 	bl	8005010 <memcpy>
 8004a94:	89a3      	ldrh	r3, [r4, #12]
 8004a96:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004a9a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004a9e:	81a3      	strh	r3, [r4, #12]
 8004aa0:	6126      	str	r6, [r4, #16]
 8004aa2:	6165      	str	r5, [r4, #20]
 8004aa4:	444e      	add	r6, r9
 8004aa6:	eba5 0509 	sub.w	r5, r5, r9
 8004aaa:	6026      	str	r6, [r4, #0]
 8004aac:	60a5      	str	r5, [r4, #8]
 8004aae:	463e      	mov	r6, r7
 8004ab0:	42be      	cmp	r6, r7
 8004ab2:	d900      	bls.n	8004ab6 <__ssputs_r+0x86>
 8004ab4:	463e      	mov	r6, r7
 8004ab6:	6820      	ldr	r0, [r4, #0]
 8004ab8:	4632      	mov	r2, r6
 8004aba:	4641      	mov	r1, r8
 8004abc:	f000 fab6 	bl	800502c <memmove>
 8004ac0:	68a3      	ldr	r3, [r4, #8]
 8004ac2:	1b9b      	subs	r3, r3, r6
 8004ac4:	60a3      	str	r3, [r4, #8]
 8004ac6:	6823      	ldr	r3, [r4, #0]
 8004ac8:	4433      	add	r3, r6
 8004aca:	6023      	str	r3, [r4, #0]
 8004acc:	2000      	movs	r0, #0
 8004ace:	e7db      	b.n	8004a88 <__ssputs_r+0x58>
 8004ad0:	462a      	mov	r2, r5
 8004ad2:	f000 fba5 	bl	8005220 <_realloc_r>
 8004ad6:	4606      	mov	r6, r0
 8004ad8:	2800      	cmp	r0, #0
 8004ada:	d1e1      	bne.n	8004aa0 <__ssputs_r+0x70>
 8004adc:	6921      	ldr	r1, [r4, #16]
 8004ade:	4650      	mov	r0, sl
 8004ae0:	f000 fabe 	bl	8005060 <_free_r>
 8004ae4:	e7c7      	b.n	8004a76 <__ssputs_r+0x46>
	...

08004ae8 <_svfiprintf_r>:
 8004ae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004aec:	4698      	mov	r8, r3
 8004aee:	898b      	ldrh	r3, [r1, #12]
 8004af0:	061b      	lsls	r3, r3, #24
 8004af2:	b09d      	sub	sp, #116	; 0x74
 8004af4:	4607      	mov	r7, r0
 8004af6:	460d      	mov	r5, r1
 8004af8:	4614      	mov	r4, r2
 8004afa:	d50e      	bpl.n	8004b1a <_svfiprintf_r+0x32>
 8004afc:	690b      	ldr	r3, [r1, #16]
 8004afe:	b963      	cbnz	r3, 8004b1a <_svfiprintf_r+0x32>
 8004b00:	2140      	movs	r1, #64	; 0x40
 8004b02:	f000 fb19 	bl	8005138 <_malloc_r>
 8004b06:	6028      	str	r0, [r5, #0]
 8004b08:	6128      	str	r0, [r5, #16]
 8004b0a:	b920      	cbnz	r0, 8004b16 <_svfiprintf_r+0x2e>
 8004b0c:	230c      	movs	r3, #12
 8004b0e:	603b      	str	r3, [r7, #0]
 8004b10:	f04f 30ff 	mov.w	r0, #4294967295
 8004b14:	e0d1      	b.n	8004cba <_svfiprintf_r+0x1d2>
 8004b16:	2340      	movs	r3, #64	; 0x40
 8004b18:	616b      	str	r3, [r5, #20]
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	9309      	str	r3, [sp, #36]	; 0x24
 8004b1e:	2320      	movs	r3, #32
 8004b20:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004b24:	f8cd 800c 	str.w	r8, [sp, #12]
 8004b28:	2330      	movs	r3, #48	; 0x30
 8004b2a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8004cd4 <_svfiprintf_r+0x1ec>
 8004b2e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004b32:	f04f 0901 	mov.w	r9, #1
 8004b36:	4623      	mov	r3, r4
 8004b38:	469a      	mov	sl, r3
 8004b3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004b3e:	b10a      	cbz	r2, 8004b44 <_svfiprintf_r+0x5c>
 8004b40:	2a25      	cmp	r2, #37	; 0x25
 8004b42:	d1f9      	bne.n	8004b38 <_svfiprintf_r+0x50>
 8004b44:	ebba 0b04 	subs.w	fp, sl, r4
 8004b48:	d00b      	beq.n	8004b62 <_svfiprintf_r+0x7a>
 8004b4a:	465b      	mov	r3, fp
 8004b4c:	4622      	mov	r2, r4
 8004b4e:	4629      	mov	r1, r5
 8004b50:	4638      	mov	r0, r7
 8004b52:	f7ff ff6d 	bl	8004a30 <__ssputs_r>
 8004b56:	3001      	adds	r0, #1
 8004b58:	f000 80aa 	beq.w	8004cb0 <_svfiprintf_r+0x1c8>
 8004b5c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004b5e:	445a      	add	r2, fp
 8004b60:	9209      	str	r2, [sp, #36]	; 0x24
 8004b62:	f89a 3000 	ldrb.w	r3, [sl]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	f000 80a2 	beq.w	8004cb0 <_svfiprintf_r+0x1c8>
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	f04f 32ff 	mov.w	r2, #4294967295
 8004b72:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004b76:	f10a 0a01 	add.w	sl, sl, #1
 8004b7a:	9304      	str	r3, [sp, #16]
 8004b7c:	9307      	str	r3, [sp, #28]
 8004b7e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004b82:	931a      	str	r3, [sp, #104]	; 0x68
 8004b84:	4654      	mov	r4, sl
 8004b86:	2205      	movs	r2, #5
 8004b88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b8c:	4851      	ldr	r0, [pc, #324]	; (8004cd4 <_svfiprintf_r+0x1ec>)
 8004b8e:	f7fb fb5f 	bl	8000250 <memchr>
 8004b92:	9a04      	ldr	r2, [sp, #16]
 8004b94:	b9d8      	cbnz	r0, 8004bce <_svfiprintf_r+0xe6>
 8004b96:	06d0      	lsls	r0, r2, #27
 8004b98:	bf44      	itt	mi
 8004b9a:	2320      	movmi	r3, #32
 8004b9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004ba0:	0711      	lsls	r1, r2, #28
 8004ba2:	bf44      	itt	mi
 8004ba4:	232b      	movmi	r3, #43	; 0x2b
 8004ba6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004baa:	f89a 3000 	ldrb.w	r3, [sl]
 8004bae:	2b2a      	cmp	r3, #42	; 0x2a
 8004bb0:	d015      	beq.n	8004bde <_svfiprintf_r+0xf6>
 8004bb2:	9a07      	ldr	r2, [sp, #28]
 8004bb4:	4654      	mov	r4, sl
 8004bb6:	2000      	movs	r0, #0
 8004bb8:	f04f 0c0a 	mov.w	ip, #10
 8004bbc:	4621      	mov	r1, r4
 8004bbe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004bc2:	3b30      	subs	r3, #48	; 0x30
 8004bc4:	2b09      	cmp	r3, #9
 8004bc6:	d94e      	bls.n	8004c66 <_svfiprintf_r+0x17e>
 8004bc8:	b1b0      	cbz	r0, 8004bf8 <_svfiprintf_r+0x110>
 8004bca:	9207      	str	r2, [sp, #28]
 8004bcc:	e014      	b.n	8004bf8 <_svfiprintf_r+0x110>
 8004bce:	eba0 0308 	sub.w	r3, r0, r8
 8004bd2:	fa09 f303 	lsl.w	r3, r9, r3
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	9304      	str	r3, [sp, #16]
 8004bda:	46a2      	mov	sl, r4
 8004bdc:	e7d2      	b.n	8004b84 <_svfiprintf_r+0x9c>
 8004bde:	9b03      	ldr	r3, [sp, #12]
 8004be0:	1d19      	adds	r1, r3, #4
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	9103      	str	r1, [sp, #12]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	bfbb      	ittet	lt
 8004bea:	425b      	neglt	r3, r3
 8004bec:	f042 0202 	orrlt.w	r2, r2, #2
 8004bf0:	9307      	strge	r3, [sp, #28]
 8004bf2:	9307      	strlt	r3, [sp, #28]
 8004bf4:	bfb8      	it	lt
 8004bf6:	9204      	strlt	r2, [sp, #16]
 8004bf8:	7823      	ldrb	r3, [r4, #0]
 8004bfa:	2b2e      	cmp	r3, #46	; 0x2e
 8004bfc:	d10c      	bne.n	8004c18 <_svfiprintf_r+0x130>
 8004bfe:	7863      	ldrb	r3, [r4, #1]
 8004c00:	2b2a      	cmp	r3, #42	; 0x2a
 8004c02:	d135      	bne.n	8004c70 <_svfiprintf_r+0x188>
 8004c04:	9b03      	ldr	r3, [sp, #12]
 8004c06:	1d1a      	adds	r2, r3, #4
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	9203      	str	r2, [sp, #12]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	bfb8      	it	lt
 8004c10:	f04f 33ff 	movlt.w	r3, #4294967295
 8004c14:	3402      	adds	r4, #2
 8004c16:	9305      	str	r3, [sp, #20]
 8004c18:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004ce4 <_svfiprintf_r+0x1fc>
 8004c1c:	7821      	ldrb	r1, [r4, #0]
 8004c1e:	2203      	movs	r2, #3
 8004c20:	4650      	mov	r0, sl
 8004c22:	f7fb fb15 	bl	8000250 <memchr>
 8004c26:	b140      	cbz	r0, 8004c3a <_svfiprintf_r+0x152>
 8004c28:	2340      	movs	r3, #64	; 0x40
 8004c2a:	eba0 000a 	sub.w	r0, r0, sl
 8004c2e:	fa03 f000 	lsl.w	r0, r3, r0
 8004c32:	9b04      	ldr	r3, [sp, #16]
 8004c34:	4303      	orrs	r3, r0
 8004c36:	3401      	adds	r4, #1
 8004c38:	9304      	str	r3, [sp, #16]
 8004c3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c3e:	4826      	ldr	r0, [pc, #152]	; (8004cd8 <_svfiprintf_r+0x1f0>)
 8004c40:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004c44:	2206      	movs	r2, #6
 8004c46:	f7fb fb03 	bl	8000250 <memchr>
 8004c4a:	2800      	cmp	r0, #0
 8004c4c:	d038      	beq.n	8004cc0 <_svfiprintf_r+0x1d8>
 8004c4e:	4b23      	ldr	r3, [pc, #140]	; (8004cdc <_svfiprintf_r+0x1f4>)
 8004c50:	bb1b      	cbnz	r3, 8004c9a <_svfiprintf_r+0x1b2>
 8004c52:	9b03      	ldr	r3, [sp, #12]
 8004c54:	3307      	adds	r3, #7
 8004c56:	f023 0307 	bic.w	r3, r3, #7
 8004c5a:	3308      	adds	r3, #8
 8004c5c:	9303      	str	r3, [sp, #12]
 8004c5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c60:	4433      	add	r3, r6
 8004c62:	9309      	str	r3, [sp, #36]	; 0x24
 8004c64:	e767      	b.n	8004b36 <_svfiprintf_r+0x4e>
 8004c66:	fb0c 3202 	mla	r2, ip, r2, r3
 8004c6a:	460c      	mov	r4, r1
 8004c6c:	2001      	movs	r0, #1
 8004c6e:	e7a5      	b.n	8004bbc <_svfiprintf_r+0xd4>
 8004c70:	2300      	movs	r3, #0
 8004c72:	3401      	adds	r4, #1
 8004c74:	9305      	str	r3, [sp, #20]
 8004c76:	4619      	mov	r1, r3
 8004c78:	f04f 0c0a 	mov.w	ip, #10
 8004c7c:	4620      	mov	r0, r4
 8004c7e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004c82:	3a30      	subs	r2, #48	; 0x30
 8004c84:	2a09      	cmp	r2, #9
 8004c86:	d903      	bls.n	8004c90 <_svfiprintf_r+0x1a8>
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d0c5      	beq.n	8004c18 <_svfiprintf_r+0x130>
 8004c8c:	9105      	str	r1, [sp, #20]
 8004c8e:	e7c3      	b.n	8004c18 <_svfiprintf_r+0x130>
 8004c90:	fb0c 2101 	mla	r1, ip, r1, r2
 8004c94:	4604      	mov	r4, r0
 8004c96:	2301      	movs	r3, #1
 8004c98:	e7f0      	b.n	8004c7c <_svfiprintf_r+0x194>
 8004c9a:	ab03      	add	r3, sp, #12
 8004c9c:	9300      	str	r3, [sp, #0]
 8004c9e:	462a      	mov	r2, r5
 8004ca0:	4b0f      	ldr	r3, [pc, #60]	; (8004ce0 <_svfiprintf_r+0x1f8>)
 8004ca2:	a904      	add	r1, sp, #16
 8004ca4:	4638      	mov	r0, r7
 8004ca6:	f3af 8000 	nop.w
 8004caa:	1c42      	adds	r2, r0, #1
 8004cac:	4606      	mov	r6, r0
 8004cae:	d1d6      	bne.n	8004c5e <_svfiprintf_r+0x176>
 8004cb0:	89ab      	ldrh	r3, [r5, #12]
 8004cb2:	065b      	lsls	r3, r3, #25
 8004cb4:	f53f af2c 	bmi.w	8004b10 <_svfiprintf_r+0x28>
 8004cb8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004cba:	b01d      	add	sp, #116	; 0x74
 8004cbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cc0:	ab03      	add	r3, sp, #12
 8004cc2:	9300      	str	r3, [sp, #0]
 8004cc4:	462a      	mov	r2, r5
 8004cc6:	4b06      	ldr	r3, [pc, #24]	; (8004ce0 <_svfiprintf_r+0x1f8>)
 8004cc8:	a904      	add	r1, sp, #16
 8004cca:	4638      	mov	r0, r7
 8004ccc:	f000 f87a 	bl	8004dc4 <_printf_i>
 8004cd0:	e7eb      	b.n	8004caa <_svfiprintf_r+0x1c2>
 8004cd2:	bf00      	nop
 8004cd4:	0800548d 	.word	0x0800548d
 8004cd8:	08005497 	.word	0x08005497
 8004cdc:	00000000 	.word	0x00000000
 8004ce0:	08004a31 	.word	0x08004a31
 8004ce4:	08005493 	.word	0x08005493

08004ce8 <_printf_common>:
 8004ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004cec:	4616      	mov	r6, r2
 8004cee:	4699      	mov	r9, r3
 8004cf0:	688a      	ldr	r2, [r1, #8]
 8004cf2:	690b      	ldr	r3, [r1, #16]
 8004cf4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	bfb8      	it	lt
 8004cfc:	4613      	movlt	r3, r2
 8004cfe:	6033      	str	r3, [r6, #0]
 8004d00:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004d04:	4607      	mov	r7, r0
 8004d06:	460c      	mov	r4, r1
 8004d08:	b10a      	cbz	r2, 8004d0e <_printf_common+0x26>
 8004d0a:	3301      	adds	r3, #1
 8004d0c:	6033      	str	r3, [r6, #0]
 8004d0e:	6823      	ldr	r3, [r4, #0]
 8004d10:	0699      	lsls	r1, r3, #26
 8004d12:	bf42      	ittt	mi
 8004d14:	6833      	ldrmi	r3, [r6, #0]
 8004d16:	3302      	addmi	r3, #2
 8004d18:	6033      	strmi	r3, [r6, #0]
 8004d1a:	6825      	ldr	r5, [r4, #0]
 8004d1c:	f015 0506 	ands.w	r5, r5, #6
 8004d20:	d106      	bne.n	8004d30 <_printf_common+0x48>
 8004d22:	f104 0a19 	add.w	sl, r4, #25
 8004d26:	68e3      	ldr	r3, [r4, #12]
 8004d28:	6832      	ldr	r2, [r6, #0]
 8004d2a:	1a9b      	subs	r3, r3, r2
 8004d2c:	42ab      	cmp	r3, r5
 8004d2e:	dc26      	bgt.n	8004d7e <_printf_common+0x96>
 8004d30:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004d34:	1e13      	subs	r3, r2, #0
 8004d36:	6822      	ldr	r2, [r4, #0]
 8004d38:	bf18      	it	ne
 8004d3a:	2301      	movne	r3, #1
 8004d3c:	0692      	lsls	r2, r2, #26
 8004d3e:	d42b      	bmi.n	8004d98 <_printf_common+0xb0>
 8004d40:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004d44:	4649      	mov	r1, r9
 8004d46:	4638      	mov	r0, r7
 8004d48:	47c0      	blx	r8
 8004d4a:	3001      	adds	r0, #1
 8004d4c:	d01e      	beq.n	8004d8c <_printf_common+0xa4>
 8004d4e:	6823      	ldr	r3, [r4, #0]
 8004d50:	68e5      	ldr	r5, [r4, #12]
 8004d52:	6832      	ldr	r2, [r6, #0]
 8004d54:	f003 0306 	and.w	r3, r3, #6
 8004d58:	2b04      	cmp	r3, #4
 8004d5a:	bf08      	it	eq
 8004d5c:	1aad      	subeq	r5, r5, r2
 8004d5e:	68a3      	ldr	r3, [r4, #8]
 8004d60:	6922      	ldr	r2, [r4, #16]
 8004d62:	bf0c      	ite	eq
 8004d64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004d68:	2500      	movne	r5, #0
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	bfc4      	itt	gt
 8004d6e:	1a9b      	subgt	r3, r3, r2
 8004d70:	18ed      	addgt	r5, r5, r3
 8004d72:	2600      	movs	r6, #0
 8004d74:	341a      	adds	r4, #26
 8004d76:	42b5      	cmp	r5, r6
 8004d78:	d11a      	bne.n	8004db0 <_printf_common+0xc8>
 8004d7a:	2000      	movs	r0, #0
 8004d7c:	e008      	b.n	8004d90 <_printf_common+0xa8>
 8004d7e:	2301      	movs	r3, #1
 8004d80:	4652      	mov	r2, sl
 8004d82:	4649      	mov	r1, r9
 8004d84:	4638      	mov	r0, r7
 8004d86:	47c0      	blx	r8
 8004d88:	3001      	adds	r0, #1
 8004d8a:	d103      	bne.n	8004d94 <_printf_common+0xac>
 8004d8c:	f04f 30ff 	mov.w	r0, #4294967295
 8004d90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d94:	3501      	adds	r5, #1
 8004d96:	e7c6      	b.n	8004d26 <_printf_common+0x3e>
 8004d98:	18e1      	adds	r1, r4, r3
 8004d9a:	1c5a      	adds	r2, r3, #1
 8004d9c:	2030      	movs	r0, #48	; 0x30
 8004d9e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004da2:	4422      	add	r2, r4
 8004da4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004da8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004dac:	3302      	adds	r3, #2
 8004dae:	e7c7      	b.n	8004d40 <_printf_common+0x58>
 8004db0:	2301      	movs	r3, #1
 8004db2:	4622      	mov	r2, r4
 8004db4:	4649      	mov	r1, r9
 8004db6:	4638      	mov	r0, r7
 8004db8:	47c0      	blx	r8
 8004dba:	3001      	adds	r0, #1
 8004dbc:	d0e6      	beq.n	8004d8c <_printf_common+0xa4>
 8004dbe:	3601      	adds	r6, #1
 8004dc0:	e7d9      	b.n	8004d76 <_printf_common+0x8e>
	...

08004dc4 <_printf_i>:
 8004dc4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004dc8:	7e0f      	ldrb	r7, [r1, #24]
 8004dca:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004dcc:	2f78      	cmp	r7, #120	; 0x78
 8004dce:	4691      	mov	r9, r2
 8004dd0:	4680      	mov	r8, r0
 8004dd2:	460c      	mov	r4, r1
 8004dd4:	469a      	mov	sl, r3
 8004dd6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004dda:	d807      	bhi.n	8004dec <_printf_i+0x28>
 8004ddc:	2f62      	cmp	r7, #98	; 0x62
 8004dde:	d80a      	bhi.n	8004df6 <_printf_i+0x32>
 8004de0:	2f00      	cmp	r7, #0
 8004de2:	f000 80d8 	beq.w	8004f96 <_printf_i+0x1d2>
 8004de6:	2f58      	cmp	r7, #88	; 0x58
 8004de8:	f000 80a3 	beq.w	8004f32 <_printf_i+0x16e>
 8004dec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004df0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004df4:	e03a      	b.n	8004e6c <_printf_i+0xa8>
 8004df6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004dfa:	2b15      	cmp	r3, #21
 8004dfc:	d8f6      	bhi.n	8004dec <_printf_i+0x28>
 8004dfe:	a101      	add	r1, pc, #4	; (adr r1, 8004e04 <_printf_i+0x40>)
 8004e00:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004e04:	08004e5d 	.word	0x08004e5d
 8004e08:	08004e71 	.word	0x08004e71
 8004e0c:	08004ded 	.word	0x08004ded
 8004e10:	08004ded 	.word	0x08004ded
 8004e14:	08004ded 	.word	0x08004ded
 8004e18:	08004ded 	.word	0x08004ded
 8004e1c:	08004e71 	.word	0x08004e71
 8004e20:	08004ded 	.word	0x08004ded
 8004e24:	08004ded 	.word	0x08004ded
 8004e28:	08004ded 	.word	0x08004ded
 8004e2c:	08004ded 	.word	0x08004ded
 8004e30:	08004f7d 	.word	0x08004f7d
 8004e34:	08004ea1 	.word	0x08004ea1
 8004e38:	08004f5f 	.word	0x08004f5f
 8004e3c:	08004ded 	.word	0x08004ded
 8004e40:	08004ded 	.word	0x08004ded
 8004e44:	08004f9f 	.word	0x08004f9f
 8004e48:	08004ded 	.word	0x08004ded
 8004e4c:	08004ea1 	.word	0x08004ea1
 8004e50:	08004ded 	.word	0x08004ded
 8004e54:	08004ded 	.word	0x08004ded
 8004e58:	08004f67 	.word	0x08004f67
 8004e5c:	682b      	ldr	r3, [r5, #0]
 8004e5e:	1d1a      	adds	r2, r3, #4
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	602a      	str	r2, [r5, #0]
 8004e64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004e68:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	e0a3      	b.n	8004fb8 <_printf_i+0x1f4>
 8004e70:	6820      	ldr	r0, [r4, #0]
 8004e72:	6829      	ldr	r1, [r5, #0]
 8004e74:	0606      	lsls	r6, r0, #24
 8004e76:	f101 0304 	add.w	r3, r1, #4
 8004e7a:	d50a      	bpl.n	8004e92 <_printf_i+0xce>
 8004e7c:	680e      	ldr	r6, [r1, #0]
 8004e7e:	602b      	str	r3, [r5, #0]
 8004e80:	2e00      	cmp	r6, #0
 8004e82:	da03      	bge.n	8004e8c <_printf_i+0xc8>
 8004e84:	232d      	movs	r3, #45	; 0x2d
 8004e86:	4276      	negs	r6, r6
 8004e88:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e8c:	485e      	ldr	r0, [pc, #376]	; (8005008 <_printf_i+0x244>)
 8004e8e:	230a      	movs	r3, #10
 8004e90:	e019      	b.n	8004ec6 <_printf_i+0x102>
 8004e92:	680e      	ldr	r6, [r1, #0]
 8004e94:	602b      	str	r3, [r5, #0]
 8004e96:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004e9a:	bf18      	it	ne
 8004e9c:	b236      	sxthne	r6, r6
 8004e9e:	e7ef      	b.n	8004e80 <_printf_i+0xbc>
 8004ea0:	682b      	ldr	r3, [r5, #0]
 8004ea2:	6820      	ldr	r0, [r4, #0]
 8004ea4:	1d19      	adds	r1, r3, #4
 8004ea6:	6029      	str	r1, [r5, #0]
 8004ea8:	0601      	lsls	r1, r0, #24
 8004eaa:	d501      	bpl.n	8004eb0 <_printf_i+0xec>
 8004eac:	681e      	ldr	r6, [r3, #0]
 8004eae:	e002      	b.n	8004eb6 <_printf_i+0xf2>
 8004eb0:	0646      	lsls	r6, r0, #25
 8004eb2:	d5fb      	bpl.n	8004eac <_printf_i+0xe8>
 8004eb4:	881e      	ldrh	r6, [r3, #0]
 8004eb6:	4854      	ldr	r0, [pc, #336]	; (8005008 <_printf_i+0x244>)
 8004eb8:	2f6f      	cmp	r7, #111	; 0x6f
 8004eba:	bf0c      	ite	eq
 8004ebc:	2308      	moveq	r3, #8
 8004ebe:	230a      	movne	r3, #10
 8004ec0:	2100      	movs	r1, #0
 8004ec2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004ec6:	6865      	ldr	r5, [r4, #4]
 8004ec8:	60a5      	str	r5, [r4, #8]
 8004eca:	2d00      	cmp	r5, #0
 8004ecc:	bfa2      	ittt	ge
 8004ece:	6821      	ldrge	r1, [r4, #0]
 8004ed0:	f021 0104 	bicge.w	r1, r1, #4
 8004ed4:	6021      	strge	r1, [r4, #0]
 8004ed6:	b90e      	cbnz	r6, 8004edc <_printf_i+0x118>
 8004ed8:	2d00      	cmp	r5, #0
 8004eda:	d04d      	beq.n	8004f78 <_printf_i+0x1b4>
 8004edc:	4615      	mov	r5, r2
 8004ede:	fbb6 f1f3 	udiv	r1, r6, r3
 8004ee2:	fb03 6711 	mls	r7, r3, r1, r6
 8004ee6:	5dc7      	ldrb	r7, [r0, r7]
 8004ee8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004eec:	4637      	mov	r7, r6
 8004eee:	42bb      	cmp	r3, r7
 8004ef0:	460e      	mov	r6, r1
 8004ef2:	d9f4      	bls.n	8004ede <_printf_i+0x11a>
 8004ef4:	2b08      	cmp	r3, #8
 8004ef6:	d10b      	bne.n	8004f10 <_printf_i+0x14c>
 8004ef8:	6823      	ldr	r3, [r4, #0]
 8004efa:	07de      	lsls	r6, r3, #31
 8004efc:	d508      	bpl.n	8004f10 <_printf_i+0x14c>
 8004efe:	6923      	ldr	r3, [r4, #16]
 8004f00:	6861      	ldr	r1, [r4, #4]
 8004f02:	4299      	cmp	r1, r3
 8004f04:	bfde      	ittt	le
 8004f06:	2330      	movle	r3, #48	; 0x30
 8004f08:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004f0c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004f10:	1b52      	subs	r2, r2, r5
 8004f12:	6122      	str	r2, [r4, #16]
 8004f14:	f8cd a000 	str.w	sl, [sp]
 8004f18:	464b      	mov	r3, r9
 8004f1a:	aa03      	add	r2, sp, #12
 8004f1c:	4621      	mov	r1, r4
 8004f1e:	4640      	mov	r0, r8
 8004f20:	f7ff fee2 	bl	8004ce8 <_printf_common>
 8004f24:	3001      	adds	r0, #1
 8004f26:	d14c      	bne.n	8004fc2 <_printf_i+0x1fe>
 8004f28:	f04f 30ff 	mov.w	r0, #4294967295
 8004f2c:	b004      	add	sp, #16
 8004f2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f32:	4835      	ldr	r0, [pc, #212]	; (8005008 <_printf_i+0x244>)
 8004f34:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004f38:	6829      	ldr	r1, [r5, #0]
 8004f3a:	6823      	ldr	r3, [r4, #0]
 8004f3c:	f851 6b04 	ldr.w	r6, [r1], #4
 8004f40:	6029      	str	r1, [r5, #0]
 8004f42:	061d      	lsls	r5, r3, #24
 8004f44:	d514      	bpl.n	8004f70 <_printf_i+0x1ac>
 8004f46:	07df      	lsls	r7, r3, #31
 8004f48:	bf44      	itt	mi
 8004f4a:	f043 0320 	orrmi.w	r3, r3, #32
 8004f4e:	6023      	strmi	r3, [r4, #0]
 8004f50:	b91e      	cbnz	r6, 8004f5a <_printf_i+0x196>
 8004f52:	6823      	ldr	r3, [r4, #0]
 8004f54:	f023 0320 	bic.w	r3, r3, #32
 8004f58:	6023      	str	r3, [r4, #0]
 8004f5a:	2310      	movs	r3, #16
 8004f5c:	e7b0      	b.n	8004ec0 <_printf_i+0xfc>
 8004f5e:	6823      	ldr	r3, [r4, #0]
 8004f60:	f043 0320 	orr.w	r3, r3, #32
 8004f64:	6023      	str	r3, [r4, #0]
 8004f66:	2378      	movs	r3, #120	; 0x78
 8004f68:	4828      	ldr	r0, [pc, #160]	; (800500c <_printf_i+0x248>)
 8004f6a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004f6e:	e7e3      	b.n	8004f38 <_printf_i+0x174>
 8004f70:	0659      	lsls	r1, r3, #25
 8004f72:	bf48      	it	mi
 8004f74:	b2b6      	uxthmi	r6, r6
 8004f76:	e7e6      	b.n	8004f46 <_printf_i+0x182>
 8004f78:	4615      	mov	r5, r2
 8004f7a:	e7bb      	b.n	8004ef4 <_printf_i+0x130>
 8004f7c:	682b      	ldr	r3, [r5, #0]
 8004f7e:	6826      	ldr	r6, [r4, #0]
 8004f80:	6961      	ldr	r1, [r4, #20]
 8004f82:	1d18      	adds	r0, r3, #4
 8004f84:	6028      	str	r0, [r5, #0]
 8004f86:	0635      	lsls	r5, r6, #24
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	d501      	bpl.n	8004f90 <_printf_i+0x1cc>
 8004f8c:	6019      	str	r1, [r3, #0]
 8004f8e:	e002      	b.n	8004f96 <_printf_i+0x1d2>
 8004f90:	0670      	lsls	r0, r6, #25
 8004f92:	d5fb      	bpl.n	8004f8c <_printf_i+0x1c8>
 8004f94:	8019      	strh	r1, [r3, #0]
 8004f96:	2300      	movs	r3, #0
 8004f98:	6123      	str	r3, [r4, #16]
 8004f9a:	4615      	mov	r5, r2
 8004f9c:	e7ba      	b.n	8004f14 <_printf_i+0x150>
 8004f9e:	682b      	ldr	r3, [r5, #0]
 8004fa0:	1d1a      	adds	r2, r3, #4
 8004fa2:	602a      	str	r2, [r5, #0]
 8004fa4:	681d      	ldr	r5, [r3, #0]
 8004fa6:	6862      	ldr	r2, [r4, #4]
 8004fa8:	2100      	movs	r1, #0
 8004faa:	4628      	mov	r0, r5
 8004fac:	f7fb f950 	bl	8000250 <memchr>
 8004fb0:	b108      	cbz	r0, 8004fb6 <_printf_i+0x1f2>
 8004fb2:	1b40      	subs	r0, r0, r5
 8004fb4:	6060      	str	r0, [r4, #4]
 8004fb6:	6863      	ldr	r3, [r4, #4]
 8004fb8:	6123      	str	r3, [r4, #16]
 8004fba:	2300      	movs	r3, #0
 8004fbc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004fc0:	e7a8      	b.n	8004f14 <_printf_i+0x150>
 8004fc2:	6923      	ldr	r3, [r4, #16]
 8004fc4:	462a      	mov	r2, r5
 8004fc6:	4649      	mov	r1, r9
 8004fc8:	4640      	mov	r0, r8
 8004fca:	47d0      	blx	sl
 8004fcc:	3001      	adds	r0, #1
 8004fce:	d0ab      	beq.n	8004f28 <_printf_i+0x164>
 8004fd0:	6823      	ldr	r3, [r4, #0]
 8004fd2:	079b      	lsls	r3, r3, #30
 8004fd4:	d413      	bmi.n	8004ffe <_printf_i+0x23a>
 8004fd6:	68e0      	ldr	r0, [r4, #12]
 8004fd8:	9b03      	ldr	r3, [sp, #12]
 8004fda:	4298      	cmp	r0, r3
 8004fdc:	bfb8      	it	lt
 8004fde:	4618      	movlt	r0, r3
 8004fe0:	e7a4      	b.n	8004f2c <_printf_i+0x168>
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	4632      	mov	r2, r6
 8004fe6:	4649      	mov	r1, r9
 8004fe8:	4640      	mov	r0, r8
 8004fea:	47d0      	blx	sl
 8004fec:	3001      	adds	r0, #1
 8004fee:	d09b      	beq.n	8004f28 <_printf_i+0x164>
 8004ff0:	3501      	adds	r5, #1
 8004ff2:	68e3      	ldr	r3, [r4, #12]
 8004ff4:	9903      	ldr	r1, [sp, #12]
 8004ff6:	1a5b      	subs	r3, r3, r1
 8004ff8:	42ab      	cmp	r3, r5
 8004ffa:	dcf2      	bgt.n	8004fe2 <_printf_i+0x21e>
 8004ffc:	e7eb      	b.n	8004fd6 <_printf_i+0x212>
 8004ffe:	2500      	movs	r5, #0
 8005000:	f104 0619 	add.w	r6, r4, #25
 8005004:	e7f5      	b.n	8004ff2 <_printf_i+0x22e>
 8005006:	bf00      	nop
 8005008:	0800549e 	.word	0x0800549e
 800500c:	080054af 	.word	0x080054af

08005010 <memcpy>:
 8005010:	440a      	add	r2, r1
 8005012:	4291      	cmp	r1, r2
 8005014:	f100 33ff 	add.w	r3, r0, #4294967295
 8005018:	d100      	bne.n	800501c <memcpy+0xc>
 800501a:	4770      	bx	lr
 800501c:	b510      	push	{r4, lr}
 800501e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005022:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005026:	4291      	cmp	r1, r2
 8005028:	d1f9      	bne.n	800501e <memcpy+0xe>
 800502a:	bd10      	pop	{r4, pc}

0800502c <memmove>:
 800502c:	4288      	cmp	r0, r1
 800502e:	b510      	push	{r4, lr}
 8005030:	eb01 0402 	add.w	r4, r1, r2
 8005034:	d902      	bls.n	800503c <memmove+0x10>
 8005036:	4284      	cmp	r4, r0
 8005038:	4623      	mov	r3, r4
 800503a:	d807      	bhi.n	800504c <memmove+0x20>
 800503c:	1e43      	subs	r3, r0, #1
 800503e:	42a1      	cmp	r1, r4
 8005040:	d008      	beq.n	8005054 <memmove+0x28>
 8005042:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005046:	f803 2f01 	strb.w	r2, [r3, #1]!
 800504a:	e7f8      	b.n	800503e <memmove+0x12>
 800504c:	4402      	add	r2, r0
 800504e:	4601      	mov	r1, r0
 8005050:	428a      	cmp	r2, r1
 8005052:	d100      	bne.n	8005056 <memmove+0x2a>
 8005054:	bd10      	pop	{r4, pc}
 8005056:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800505a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800505e:	e7f7      	b.n	8005050 <memmove+0x24>

08005060 <_free_r>:
 8005060:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005062:	2900      	cmp	r1, #0
 8005064:	d044      	beq.n	80050f0 <_free_r+0x90>
 8005066:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800506a:	9001      	str	r0, [sp, #4]
 800506c:	2b00      	cmp	r3, #0
 800506e:	f1a1 0404 	sub.w	r4, r1, #4
 8005072:	bfb8      	it	lt
 8005074:	18e4      	addlt	r4, r4, r3
 8005076:	f000 f913 	bl	80052a0 <__malloc_lock>
 800507a:	4a1e      	ldr	r2, [pc, #120]	; (80050f4 <_free_r+0x94>)
 800507c:	9801      	ldr	r0, [sp, #4]
 800507e:	6813      	ldr	r3, [r2, #0]
 8005080:	b933      	cbnz	r3, 8005090 <_free_r+0x30>
 8005082:	6063      	str	r3, [r4, #4]
 8005084:	6014      	str	r4, [r2, #0]
 8005086:	b003      	add	sp, #12
 8005088:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800508c:	f000 b90e 	b.w	80052ac <__malloc_unlock>
 8005090:	42a3      	cmp	r3, r4
 8005092:	d908      	bls.n	80050a6 <_free_r+0x46>
 8005094:	6825      	ldr	r5, [r4, #0]
 8005096:	1961      	adds	r1, r4, r5
 8005098:	428b      	cmp	r3, r1
 800509a:	bf01      	itttt	eq
 800509c:	6819      	ldreq	r1, [r3, #0]
 800509e:	685b      	ldreq	r3, [r3, #4]
 80050a0:	1949      	addeq	r1, r1, r5
 80050a2:	6021      	streq	r1, [r4, #0]
 80050a4:	e7ed      	b.n	8005082 <_free_r+0x22>
 80050a6:	461a      	mov	r2, r3
 80050a8:	685b      	ldr	r3, [r3, #4]
 80050aa:	b10b      	cbz	r3, 80050b0 <_free_r+0x50>
 80050ac:	42a3      	cmp	r3, r4
 80050ae:	d9fa      	bls.n	80050a6 <_free_r+0x46>
 80050b0:	6811      	ldr	r1, [r2, #0]
 80050b2:	1855      	adds	r5, r2, r1
 80050b4:	42a5      	cmp	r5, r4
 80050b6:	d10b      	bne.n	80050d0 <_free_r+0x70>
 80050b8:	6824      	ldr	r4, [r4, #0]
 80050ba:	4421      	add	r1, r4
 80050bc:	1854      	adds	r4, r2, r1
 80050be:	42a3      	cmp	r3, r4
 80050c0:	6011      	str	r1, [r2, #0]
 80050c2:	d1e0      	bne.n	8005086 <_free_r+0x26>
 80050c4:	681c      	ldr	r4, [r3, #0]
 80050c6:	685b      	ldr	r3, [r3, #4]
 80050c8:	6053      	str	r3, [r2, #4]
 80050ca:	4421      	add	r1, r4
 80050cc:	6011      	str	r1, [r2, #0]
 80050ce:	e7da      	b.n	8005086 <_free_r+0x26>
 80050d0:	d902      	bls.n	80050d8 <_free_r+0x78>
 80050d2:	230c      	movs	r3, #12
 80050d4:	6003      	str	r3, [r0, #0]
 80050d6:	e7d6      	b.n	8005086 <_free_r+0x26>
 80050d8:	6825      	ldr	r5, [r4, #0]
 80050da:	1961      	adds	r1, r4, r5
 80050dc:	428b      	cmp	r3, r1
 80050de:	bf04      	itt	eq
 80050e0:	6819      	ldreq	r1, [r3, #0]
 80050e2:	685b      	ldreq	r3, [r3, #4]
 80050e4:	6063      	str	r3, [r4, #4]
 80050e6:	bf04      	itt	eq
 80050e8:	1949      	addeq	r1, r1, r5
 80050ea:	6021      	streq	r1, [r4, #0]
 80050ec:	6054      	str	r4, [r2, #4]
 80050ee:	e7ca      	b.n	8005086 <_free_r+0x26>
 80050f0:	b003      	add	sp, #12
 80050f2:	bd30      	pop	{r4, r5, pc}
 80050f4:	200004e0 	.word	0x200004e0

080050f8 <sbrk_aligned>:
 80050f8:	b570      	push	{r4, r5, r6, lr}
 80050fa:	4e0e      	ldr	r6, [pc, #56]	; (8005134 <sbrk_aligned+0x3c>)
 80050fc:	460c      	mov	r4, r1
 80050fe:	6831      	ldr	r1, [r6, #0]
 8005100:	4605      	mov	r5, r0
 8005102:	b911      	cbnz	r1, 800510a <sbrk_aligned+0x12>
 8005104:	f000 f8bc 	bl	8005280 <_sbrk_r>
 8005108:	6030      	str	r0, [r6, #0]
 800510a:	4621      	mov	r1, r4
 800510c:	4628      	mov	r0, r5
 800510e:	f000 f8b7 	bl	8005280 <_sbrk_r>
 8005112:	1c43      	adds	r3, r0, #1
 8005114:	d00a      	beq.n	800512c <sbrk_aligned+0x34>
 8005116:	1cc4      	adds	r4, r0, #3
 8005118:	f024 0403 	bic.w	r4, r4, #3
 800511c:	42a0      	cmp	r0, r4
 800511e:	d007      	beq.n	8005130 <sbrk_aligned+0x38>
 8005120:	1a21      	subs	r1, r4, r0
 8005122:	4628      	mov	r0, r5
 8005124:	f000 f8ac 	bl	8005280 <_sbrk_r>
 8005128:	3001      	adds	r0, #1
 800512a:	d101      	bne.n	8005130 <sbrk_aligned+0x38>
 800512c:	f04f 34ff 	mov.w	r4, #4294967295
 8005130:	4620      	mov	r0, r4
 8005132:	bd70      	pop	{r4, r5, r6, pc}
 8005134:	200004e4 	.word	0x200004e4

08005138 <_malloc_r>:
 8005138:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800513c:	1ccd      	adds	r5, r1, #3
 800513e:	f025 0503 	bic.w	r5, r5, #3
 8005142:	3508      	adds	r5, #8
 8005144:	2d0c      	cmp	r5, #12
 8005146:	bf38      	it	cc
 8005148:	250c      	movcc	r5, #12
 800514a:	2d00      	cmp	r5, #0
 800514c:	4607      	mov	r7, r0
 800514e:	db01      	blt.n	8005154 <_malloc_r+0x1c>
 8005150:	42a9      	cmp	r1, r5
 8005152:	d905      	bls.n	8005160 <_malloc_r+0x28>
 8005154:	230c      	movs	r3, #12
 8005156:	603b      	str	r3, [r7, #0]
 8005158:	2600      	movs	r6, #0
 800515a:	4630      	mov	r0, r6
 800515c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005160:	4e2e      	ldr	r6, [pc, #184]	; (800521c <_malloc_r+0xe4>)
 8005162:	f000 f89d 	bl	80052a0 <__malloc_lock>
 8005166:	6833      	ldr	r3, [r6, #0]
 8005168:	461c      	mov	r4, r3
 800516a:	bb34      	cbnz	r4, 80051ba <_malloc_r+0x82>
 800516c:	4629      	mov	r1, r5
 800516e:	4638      	mov	r0, r7
 8005170:	f7ff ffc2 	bl	80050f8 <sbrk_aligned>
 8005174:	1c43      	adds	r3, r0, #1
 8005176:	4604      	mov	r4, r0
 8005178:	d14d      	bne.n	8005216 <_malloc_r+0xde>
 800517a:	6834      	ldr	r4, [r6, #0]
 800517c:	4626      	mov	r6, r4
 800517e:	2e00      	cmp	r6, #0
 8005180:	d140      	bne.n	8005204 <_malloc_r+0xcc>
 8005182:	6823      	ldr	r3, [r4, #0]
 8005184:	4631      	mov	r1, r6
 8005186:	4638      	mov	r0, r7
 8005188:	eb04 0803 	add.w	r8, r4, r3
 800518c:	f000 f878 	bl	8005280 <_sbrk_r>
 8005190:	4580      	cmp	r8, r0
 8005192:	d13a      	bne.n	800520a <_malloc_r+0xd2>
 8005194:	6821      	ldr	r1, [r4, #0]
 8005196:	3503      	adds	r5, #3
 8005198:	1a6d      	subs	r5, r5, r1
 800519a:	f025 0503 	bic.w	r5, r5, #3
 800519e:	3508      	adds	r5, #8
 80051a0:	2d0c      	cmp	r5, #12
 80051a2:	bf38      	it	cc
 80051a4:	250c      	movcc	r5, #12
 80051a6:	4629      	mov	r1, r5
 80051a8:	4638      	mov	r0, r7
 80051aa:	f7ff ffa5 	bl	80050f8 <sbrk_aligned>
 80051ae:	3001      	adds	r0, #1
 80051b0:	d02b      	beq.n	800520a <_malloc_r+0xd2>
 80051b2:	6823      	ldr	r3, [r4, #0]
 80051b4:	442b      	add	r3, r5
 80051b6:	6023      	str	r3, [r4, #0]
 80051b8:	e00e      	b.n	80051d8 <_malloc_r+0xa0>
 80051ba:	6822      	ldr	r2, [r4, #0]
 80051bc:	1b52      	subs	r2, r2, r5
 80051be:	d41e      	bmi.n	80051fe <_malloc_r+0xc6>
 80051c0:	2a0b      	cmp	r2, #11
 80051c2:	d916      	bls.n	80051f2 <_malloc_r+0xba>
 80051c4:	1961      	adds	r1, r4, r5
 80051c6:	42a3      	cmp	r3, r4
 80051c8:	6025      	str	r5, [r4, #0]
 80051ca:	bf18      	it	ne
 80051cc:	6059      	strne	r1, [r3, #4]
 80051ce:	6863      	ldr	r3, [r4, #4]
 80051d0:	bf08      	it	eq
 80051d2:	6031      	streq	r1, [r6, #0]
 80051d4:	5162      	str	r2, [r4, r5]
 80051d6:	604b      	str	r3, [r1, #4]
 80051d8:	4638      	mov	r0, r7
 80051da:	f104 060b 	add.w	r6, r4, #11
 80051de:	f000 f865 	bl	80052ac <__malloc_unlock>
 80051e2:	f026 0607 	bic.w	r6, r6, #7
 80051e6:	1d23      	adds	r3, r4, #4
 80051e8:	1af2      	subs	r2, r6, r3
 80051ea:	d0b6      	beq.n	800515a <_malloc_r+0x22>
 80051ec:	1b9b      	subs	r3, r3, r6
 80051ee:	50a3      	str	r3, [r4, r2]
 80051f0:	e7b3      	b.n	800515a <_malloc_r+0x22>
 80051f2:	6862      	ldr	r2, [r4, #4]
 80051f4:	42a3      	cmp	r3, r4
 80051f6:	bf0c      	ite	eq
 80051f8:	6032      	streq	r2, [r6, #0]
 80051fa:	605a      	strne	r2, [r3, #4]
 80051fc:	e7ec      	b.n	80051d8 <_malloc_r+0xa0>
 80051fe:	4623      	mov	r3, r4
 8005200:	6864      	ldr	r4, [r4, #4]
 8005202:	e7b2      	b.n	800516a <_malloc_r+0x32>
 8005204:	4634      	mov	r4, r6
 8005206:	6876      	ldr	r6, [r6, #4]
 8005208:	e7b9      	b.n	800517e <_malloc_r+0x46>
 800520a:	230c      	movs	r3, #12
 800520c:	603b      	str	r3, [r7, #0]
 800520e:	4638      	mov	r0, r7
 8005210:	f000 f84c 	bl	80052ac <__malloc_unlock>
 8005214:	e7a1      	b.n	800515a <_malloc_r+0x22>
 8005216:	6025      	str	r5, [r4, #0]
 8005218:	e7de      	b.n	80051d8 <_malloc_r+0xa0>
 800521a:	bf00      	nop
 800521c:	200004e0 	.word	0x200004e0

08005220 <_realloc_r>:
 8005220:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005224:	4680      	mov	r8, r0
 8005226:	4614      	mov	r4, r2
 8005228:	460e      	mov	r6, r1
 800522a:	b921      	cbnz	r1, 8005236 <_realloc_r+0x16>
 800522c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005230:	4611      	mov	r1, r2
 8005232:	f7ff bf81 	b.w	8005138 <_malloc_r>
 8005236:	b92a      	cbnz	r2, 8005244 <_realloc_r+0x24>
 8005238:	f7ff ff12 	bl	8005060 <_free_r>
 800523c:	4625      	mov	r5, r4
 800523e:	4628      	mov	r0, r5
 8005240:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005244:	f000 f838 	bl	80052b8 <_malloc_usable_size_r>
 8005248:	4284      	cmp	r4, r0
 800524a:	4607      	mov	r7, r0
 800524c:	d802      	bhi.n	8005254 <_realloc_r+0x34>
 800524e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005252:	d812      	bhi.n	800527a <_realloc_r+0x5a>
 8005254:	4621      	mov	r1, r4
 8005256:	4640      	mov	r0, r8
 8005258:	f7ff ff6e 	bl	8005138 <_malloc_r>
 800525c:	4605      	mov	r5, r0
 800525e:	2800      	cmp	r0, #0
 8005260:	d0ed      	beq.n	800523e <_realloc_r+0x1e>
 8005262:	42bc      	cmp	r4, r7
 8005264:	4622      	mov	r2, r4
 8005266:	4631      	mov	r1, r6
 8005268:	bf28      	it	cs
 800526a:	463a      	movcs	r2, r7
 800526c:	f7ff fed0 	bl	8005010 <memcpy>
 8005270:	4631      	mov	r1, r6
 8005272:	4640      	mov	r0, r8
 8005274:	f7ff fef4 	bl	8005060 <_free_r>
 8005278:	e7e1      	b.n	800523e <_realloc_r+0x1e>
 800527a:	4635      	mov	r5, r6
 800527c:	e7df      	b.n	800523e <_realloc_r+0x1e>
	...

08005280 <_sbrk_r>:
 8005280:	b538      	push	{r3, r4, r5, lr}
 8005282:	4d06      	ldr	r5, [pc, #24]	; (800529c <_sbrk_r+0x1c>)
 8005284:	2300      	movs	r3, #0
 8005286:	4604      	mov	r4, r0
 8005288:	4608      	mov	r0, r1
 800528a:	602b      	str	r3, [r5, #0]
 800528c:	f7fc f9be 	bl	800160c <_sbrk>
 8005290:	1c43      	adds	r3, r0, #1
 8005292:	d102      	bne.n	800529a <_sbrk_r+0x1a>
 8005294:	682b      	ldr	r3, [r5, #0]
 8005296:	b103      	cbz	r3, 800529a <_sbrk_r+0x1a>
 8005298:	6023      	str	r3, [r4, #0]
 800529a:	bd38      	pop	{r3, r4, r5, pc}
 800529c:	200004e8 	.word	0x200004e8

080052a0 <__malloc_lock>:
 80052a0:	4801      	ldr	r0, [pc, #4]	; (80052a8 <__malloc_lock+0x8>)
 80052a2:	f000 b811 	b.w	80052c8 <__retarget_lock_acquire_recursive>
 80052a6:	bf00      	nop
 80052a8:	200004ec 	.word	0x200004ec

080052ac <__malloc_unlock>:
 80052ac:	4801      	ldr	r0, [pc, #4]	; (80052b4 <__malloc_unlock+0x8>)
 80052ae:	f000 b80c 	b.w	80052ca <__retarget_lock_release_recursive>
 80052b2:	bf00      	nop
 80052b4:	200004ec 	.word	0x200004ec

080052b8 <_malloc_usable_size_r>:
 80052b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80052bc:	1f18      	subs	r0, r3, #4
 80052be:	2b00      	cmp	r3, #0
 80052c0:	bfbc      	itt	lt
 80052c2:	580b      	ldrlt	r3, [r1, r0]
 80052c4:	18c0      	addlt	r0, r0, r3
 80052c6:	4770      	bx	lr

080052c8 <__retarget_lock_acquire_recursive>:
 80052c8:	4770      	bx	lr

080052ca <__retarget_lock_release_recursive>:
 80052ca:	4770      	bx	lr

080052cc <_init>:
 80052cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052ce:	bf00      	nop
 80052d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80052d2:	bc08      	pop	{r3}
 80052d4:	469e      	mov	lr, r3
 80052d6:	4770      	bx	lr

080052d8 <_fini>:
 80052d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052da:	bf00      	nop
 80052dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80052de:	bc08      	pop	{r3}
 80052e0:	469e      	mov	lr, r3
 80052e2:	4770      	bx	lr
