Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: mojo_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mojo_top"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : mojo_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\CAO-PCB\Documents\MojoV3\ise_files\ipcore_dir\microblaze_mcs.vhd" into library work
Parsing VHDL file "C:\Users\CAO-PCB\Documents\MojoV3\ise_files\ipcore_dir\ram.vhd" into library work
Parsing entity <ram>.
Parsing architecture <ram_a> of entity <ram>.
Parsing VHDL file "C:\Users\CAO-PCB\Documents\MojoV3\src\spi_slave.vhd" into library work
Parsing entity <spi_slave>.
Parsing architecture <RTL> of entity <spi_slave>.
Parsing VHDL file "C:\Users\CAO-PCB\Documents\MojoV3\src\serial_tx.vhd" into library work
Parsing entity <serial_tx>.
Parsing architecture <RTL> of entity <serial_tx>.
Parsing VHDL file "C:\Users\CAO-PCB\Documents\MojoV3\src\serial_rx.vhd" into library work
Parsing entity <serial_rx>.
Parsing architecture <RTL> of entity <serial_rx>.
Parsing VHDL file "C:\Users\CAO-PCB\Documents\MojoV3\src\cclk_detector.vhd" into library work
Parsing entity <cclk_detector>.
Parsing architecture <RTL> of entity <cclk_detector>.
Parsing VHDL file "C:\Users\CAO-PCB\Documents\MojoV3\ise_files\i2c_ram_interface.vhd" into library work
Parsing entity <i2c_ram_interface>.
Parsing architecture <Behavioral> of entity <i2c_ram_interface>.
Parsing VHDL file "C:\Users\CAO-PCB\Documents\MojoV3\i2C\i2cmaster.vhd" into library work
Parsing entity <I2CMASTER>.
Parsing architecture <rtl> of entity <i2cmaster>.
Parsing VHDL file "C:\Users\CAO-PCB\Documents\MojoV3\src\avr_interface.vhd" into library work
Parsing entity <avr_interface>.
Parsing architecture <RTL> of entity <avr_interface>.
Parsing VHDL file "C:\Users\CAO-PCB\Documents\MojoV3\ise_files\ram_interface.vhd" into library work
Parsing entity <ram_interface>.
Parsing architecture <Behavioral> of entity <ram_interface>.
Parsing VHDL file "C:\Users\CAO-PCB\Documents\MojoV3\ise_files\Module_UART_interface.vhd" into library work
Parsing entity <Module_UART_interface>.
Parsing architecture <Behavioral> of entity <module_uart_interface>.
Parsing VHDL file "C:\Users\CAO-PCB\Documents\MojoV3\ise_files\Module_register_signals.vhd" into library work
Parsing entity <Module_register_signals>.
Parsing architecture <Behavioral> of entity <module_register_signals>.
Parsing VHDL file "C:\Users\CAO-PCB\Documents\MojoV3\ise_files\i2c.vhd" into library work
Parsing entity <i2c>.
Parsing architecture <Behavioral> of entity <i2c>.
Parsing VHDL file "C:\Users\CAO-PCB\Documents\MojoV3\src\mojo_top.vhd" into library work
Parsing entity <mojo_top>.
Parsing architecture <RTL> of entity <mojo_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <mojo_top> (architecture <RTL>) from library <work>.

Elaborating entity <avr_interface> (architecture <RTL>) from library <work>.

Elaborating entity <cclk_detector> (architecture <RTL>) from library <work>.

Elaborating entity <spi_slave> (architecture <RTL>) from library <work>.

Elaborating entity <serial_rx> (architecture <RTL>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\CAO-PCB\Documents\MojoV3\src\serial_rx.vhd" Line 80. Case statement is complete. others clause is never selected

Elaborating entity <serial_tx> (architecture <RTL>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\CAO-PCB\Documents\MojoV3\src\serial_tx.vhd" Line 96. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:89 - "C:\Users\CAO-PCB\Documents\MojoV3\src\mojo_top.vhd" Line 72: <microblaze_mcs> remains a black-box since it has no binding entity.

Elaborating entity <ram> (architecture <ram_a>) from library <work>.

Elaborating entity <Module_UART_interface> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <serial_rx> (architecture <RTL>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\CAO-PCB\Documents\MojoV3\src\serial_rx.vhd" Line 80. Case statement is complete. others clause is never selected

Elaborating entity <serial_tx> (architecture <RTL>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\CAO-PCB\Documents\MojoV3\src\serial_tx.vhd" Line 96. Case statement is complete. others clause is never selected

Elaborating entity <ram_interface> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\CAO-PCB\Documents\MojoV3\ise_files\ram_interface.vhd" Line 114. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "C:\Users\CAO-PCB\Documents\MojoV3\ise_files\ram_interface.vhd" Line 69: Assignment to word ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:\Users\CAO-PCB\Documents\MojoV3\ise_files\ram_interface.vhd" Line 59: Net <addr[7]> does not have a driver.

Elaborating entity <i2c> (architecture <Behavioral>) from library <work>.

Elaborating entity <I2CMASTER> (architecture <rtl>) with generics from library <work>.

Elaborating entity <i2c_ram_interface> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\CAO-PCB\Documents\MojoV3\ise_files\i2c_ram_interface.vhd" Line 136. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "C:\Users\CAO-PCB\Documents\MojoV3\ise_files\i2c_ram_interface.vhd" Line 90: Assignment to busy_cnt ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:\Users\CAO-PCB\Documents\MojoV3\ise_files\i2c.vhd" Line 50: Net <reset_sync> does not have a driver.

Elaborating entity <Module_register_signals> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:634 - "C:\Users\CAO-PCB\Documents\MojoV3\src\mojo_top.vhd" Line 39: Net <channel[3]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top>.
    Related source file is "C:\Users\CAO-PCB\Documents\MojoV3\src\mojo_top.vhd".
INFO:Xst:3210 - "C:\Users\CAO-PCB\Documents\MojoV3\src\mojo_top.vhd" line 196: Output port <sample> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CAO-PCB\Documents\MojoV3\src\mojo_top.vhd" line 196: Output port <sample_channel> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CAO-PCB\Documents\MojoV3\src\mojo_top.vhd" line 196: Output port <new_sample> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CAO-PCB\Documents\MojoV3\src\mojo_top.vhd" line 224: Output port <GPO1> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CAO-PCB\Documents\MojoV3\src\mojo_top.vhd" line 224: Output port <FIT1_Toggle> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CAO-PCB\Documents\MojoV3\src\mojo_top.vhd" line 280: Output port <led> of the instance <Module_ram_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CAO-PCB\Documents\MojoV3\src\mojo_top.vhd" line 317: Output port <led> of the instance <Module_enabler> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <channel> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mojo_top> synthesized.

Synthesizing Unit <avr_interface>.
    Related source file is "C:\Users\CAO-PCB\Documents\MojoV3\src\avr_interface.vhd".
    Found 10-bit register for signal <sample_q>.
    Found 1-bit register for signal <new_sample_q>.
    Found 1-bit register for signal <byte_ct_q>.
    Found 4-bit register for signal <sample_channel_q>.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 125
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 125
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 125
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 125
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 125
    Found 1-bit tristate buffer for signal <tx> created at line 125
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   6 Tristate(s).
Unit <avr_interface> synthesized.

Synthesizing Unit <cclk_detector>.
    Related source file is "C:\Users\CAO-PCB\Documents\MojoV3\src\cclk_detector.vhd".
    Found 9-bit register for signal <ctr_q>.
    Found 1-bit register for signal <ready_q>.
    Found 9-bit adder for signal <ctr_q[8]_GND_6_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <cclk_detector> synthesized.

Synthesizing Unit <spi_slave>.
    Related source file is "C:\Users\CAO-PCB\Documents\MojoV3\src\spi_slave.vhd".
    Found 1-bit register for signal <miso_q>.
    Found 3-bit register for signal <bit_ct_q>.
    Found 8-bit register for signal <dout_q>.
    Found 1-bit register for signal <done_q>.
    Found 1-bit register for signal <sck_q>.
    Found 1-bit register for signal <mosi_q>.
    Found 1-bit register for signal <ss_q>.
    Found 8-bit register for signal <data_q>.
    Found 1-bit register for signal <sck_old_q>.
    Found 3-bit adder for signal <bit_ct_q[2]_GND_7_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <spi_slave> synthesized.

Synthesizing Unit <serial_rx_1>.
    Related source file is "C:\Users\CAO-PCB\Documents\MojoV3\src\serial_rx.vhd".
        CLK_PER_BIT = 100
        CTR_SIZE = 7
    Found 3-bit register for signal <bit_ctr_q>.
    Found 2-bit register for signal <state_q>.
    Found 7-bit register for signal <ctr_q>.
    Found 1-bit register for signal <new_data_q>.
    Found 1-bit register for signal <rx_q>.
    Found 8-bit register for signal <data_q>.
    Found finite state machine <FSM_0> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <ctr_q[6]_GND_9_o_add_6_OUT> created at line 1241.
    Found 3-bit adder for signal <bit_ctr_q[2]_GND_9_o_add_8_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_rx_1> synthesized.

Synthesizing Unit <serial_tx_1>.
    Related source file is "C:\Users\CAO-PCB\Documents\MojoV3\src\serial_tx.vhd".
        CLK_PER_BIT = 100
        CTR_SIZE = 7
    Found 1-bit register for signal <tx_q>.
    Found 2-bit register for signal <state_q>.
    Found 1-bit register for signal <block_q>.
    Found 8-bit register for signal <data_q>.
    Found 3-bit register for signal <bit_ctr_q>.
    Found 7-bit register for signal <ctr_q>.
    Found finite state machine <FSM_1> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_ctr_q[2]_GND_10_o_add_12_OUT> created at line 1241.
    Found 7-bit adder for signal <ctr_q[6]_GND_10_o_add_19_OUT> created at line 1241.
    Found 7-bit 4-to-1 multiplexer for signal <ctr_d> created at line 53.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_tx_1> synthesized.

Synthesizing Unit <Module_UART_interface>.
    Related source file is "C:\Users\CAO-PCB\Documents\MojoV3\ise_files\Module_UART_interface.vhd".
        CLK_PER_BIT = 5208
    Found 1-bit register for signal <rx_new_data>.
    Found 8-bit register for signal <rx_data>.
    Found 2-bit register for signal <tx_state>.
    Found 1-bit register for signal <new_mcs_tx_data>.
    Found 8-bit register for signal <mcs_tx_data>.
    Found 2-bit register for signal <rx_state>.
    Found finite state machine <FSM_2> for signal <tx_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <rx_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <Module_UART_interface> synthesized.

Synthesizing Unit <serial_rx_2>.
    Related source file is "C:\Users\CAO-PCB\Documents\MojoV3\src\serial_rx.vhd".
        CLK_PER_BIT = 5208
        CTR_SIZE = 16
    Found 3-bit register for signal <bit_ctr_q>.
    Found 2-bit register for signal <state_q>.
    Found 16-bit register for signal <ctr_q>.
    Found 1-bit register for signal <new_data_q>.
    Found 1-bit register for signal <rx_q>.
    Found 8-bit register for signal <data_q>.
    Found finite state machine <FSM_4> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <ctr_q[15]_GND_23_o_add_6_OUT> created at line 1241.
    Found 3-bit adder for signal <bit_ctr_q[2]_GND_23_o_add_8_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_rx_2> synthesized.

Synthesizing Unit <serial_tx_2>.
    Related source file is "C:\Users\CAO-PCB\Documents\MojoV3\src\serial_tx.vhd".
        CLK_PER_BIT = 5208
        CTR_SIZE = 16
    Found 2-bit register for signal <state_q>.
    Found 1-bit register for signal <tx_q>.
    Found 1-bit register for signal <block_q>.
    Found 8-bit register for signal <data_q>.
    Found 3-bit register for signal <bit_ctr_q>.
    Found 16-bit register for signal <ctr_q>.
    Found finite state machine <FSM_5> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_ctr_q[2]_GND_24_o_add_12_OUT> created at line 1241.
    Found 16-bit adder for signal <ctr_q[15]_GND_24_o_add_19_OUT> created at line 1241.
    Found 16-bit 4-to-1 multiplexer for signal <ctr_d> created at line 53.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_tx_2> synthesized.

Synthesizing Unit <ram_interface>.
    Related source file is "C:\Users\CAO-PCB\Documents\MojoV3\ise_files\ram_interface.vhd".
WARNING:Xst:647 - Input <mcs_addr<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mcs_byte_enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mcs_rd_strobe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <addr<7:0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 4-bit register for signal <ram_byte_enable>.
    Found 1-bit register for signal <rw>.
    Found 32-bit register for signal <ram_write>.
    Found 2-bit register for signal <state>.
    Found 32-bit register for signal <mcs_read>.
    Found 1-bit register for signal <mcs_ready>.
    Found 32-bit register for signal <ram_addr>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | waiting                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    WARNING:Xst:2404 -  FFs/Latches <led<7:0>> (without init value) have a constant value of 0 in block <ram_interface>.
    Summary:
	inferred 102 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <ram_interface> synthesized.

Synthesizing Unit <i2c>.
    Related source file is "C:\Users\CAO-PCB\Documents\MojoV3\ise_files\i2c.vhd".
WARNING:Xst:653 - Signal <reset_sync> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <i2c> synthesized.

Synthesizing Unit <I2CMASTER>.
    Related source file is "C:\Users\CAO-PCB\Documents\MojoV3\i2C\i2cmaster.vhd".
        DEVICE = "00111000"
WARNING:Xst:647 - Input <SCL_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sda_in_qq>.
    Found 1-bit register for signal <SCL_OUT>.
    Found 1-bit register for signal <SDA_OUT>.
    Found 1-bit register for signal <sda_in_q>.
    Found 3-bit register for signal <STATUS>.
    Found 5-bit register for signal <state>.
    Found 8-bit register for signal <DOUT>.
    Found 8-bit register for signal <shift>.
    Found 4-bit register for signal <counter>.
    Found 1-bit register for signal <NACK>.
    Found 1-bit register for signal <QUEUED>.
    Found 1-bit register for signal <DATA_VALID>.
    Found 1-bit register for signal <nackdet>.
    Found 1-bit register for signal <STOP>.
    Found 5-bit register for signal <next_state>.
    Found 4-bit adder for signal <next_counter> created at line 82.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred  71 Multiplexer(s).
Unit <I2CMASTER> synthesized.

Synthesizing Unit <i2c_ram_interface>.
    Related source file is "C:\Users\CAO-PCB\Documents\MojoV3\ise_files\i2c_ram_interface.vhd".
WARNING:Xst:647 - Input <ram_read<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ram_read<31:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_dout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <status> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <queue> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <data_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <stop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ack_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <ram_write> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <slave_din> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tic> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <we> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <ram_addr>.
    Found 4-bit register for signal <ram_byte>.
    Found 1-bit register for signal <reset_n>.
    Found 8-bit register for signal <led>.
    Found 3-bit register for signal <state>.
INFO:Xst:1799 - State wait_data is never reached in FSM <state>.
INFO:Xst:1799 - State done is never reached in FSM <state>.
    Found finite state machine <FSM_7> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  40 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_ram_interface> synthesized.

Synthesizing Unit <Module_register_signals>.
    Related source file is "C:\Users\CAO-PCB\Documents\MojoV3\ise_files\Module_register_signals.vhd".
WARNING:Xst:647 - Input <ram_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <led> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Module_register_signals> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 11
 16-bit adder                                          : 2
 3-bit adder                                           : 5
 4-bit adder                                           : 1
 7-bit adder                                           : 2
 9-bit adder                                           : 1
# Registers                                            : 62
 1-bit register                                        : 30
 10-bit register                                       : 1
 16-bit register                                       : 2
 3-bit register                                        : 6
 32-bit register                                       : 4
 4-bit register                                        : 3
 5-bit register                                        : 2
 7-bit register                                        : 2
 8-bit register                                        : 11
 9-bit register                                        : 1
# Multiplexers                                         : 108
 1-bit 2-to-1 multiplexer                              : 52
 10-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 6
 16-bit 4-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 9
 4-bit 2-to-1 multiplexer                              : 3
 5-bit 2-to-1 multiplexer                              : 20
 7-bit 2-to-1 multiplexer                              : 6
 7-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 8
 9-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/microblaze_mcs.ngc>.
Reading core <ipcore_dir/ram.ngc>.
Loading core <microblaze_mcs> for timing and area information for instance <mcs_0>.
Loading core <ram> for timing and area information for instance <dual_bram_0>.
INFO:Xst:2261 - The FF/Latch <ram_addr_16> in Unit <Module_ram_interface> is equivalent to the following 15 FFs/Latches, which will be removed : <ram_addr_17> <ram_addr_18> <ram_addr_19> <ram_addr_20> <ram_addr_21> <ram_addr_22> <ram_addr_23> <ram_addr_24> <ram_addr_25> <ram_addr_26> <ram_addr_27> <ram_addr_28> <ram_addr_29> <ram_addr_30> <ram_addr_31> 
INFO:Xst:2261 - The FF/Latch <ram_addr_0> in Unit <SubModule_i2c_ram_interface> is equivalent to the following 29 FFs/Latches, which will be removed : <ram_addr_1> <ram_addr_4> <ram_addr_5> <ram_addr_6> <ram_addr_7> <ram_addr_8> <ram_addr_9> <ram_addr_10> <ram_addr_11> <ram_addr_12> <ram_addr_13> <ram_addr_14> <ram_addr_15> <ram_addr_16> <ram_addr_17> <ram_addr_18> <ram_addr_19> <ram_addr_20> <ram_addr_21> <ram_addr_22> <ram_addr_23> <ram_addr_24> <ram_addr_25> <ram_addr_26> <ram_addr_27> <ram_addr_28> <ram_addr_29> <ram_addr_30> <ram_addr_31> 
INFO:Xst:2261 - The FF/Latch <led_2> in Unit <SubModule_i2c_ram_interface> is equivalent to the following 3 FFs/Latches, which will be removed : <led_3> <led_6> <led_7> 
INFO:Xst:2261 - The FF/Latch <next_state_0> in Unit <SubModule_i2c_physical> is equivalent to the following 2 FFs/Latches, which will be removed : <next_state_1> <next_state_3> 
INFO:Xst:2261 - The FF/Latch <next_state_2> in Unit <SubModule_i2c_physical> is equivalent to the following FF/Latch, which will be removed : <next_state_4> 
WARNING:Xst:1426 - The value init of the FF/Latch next_state_0 hinder the constant cleaning in the block SubModule_i2c_physical.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <block_q> (without init value) has a constant value of 0 in block <serial_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ram_addr_16> (without init value) has a constant value of 0 in block <Module_ram_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ram_addr_0> (without init value) has a constant value of 0 in block <SubModule_i2c_ram_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <led_2> (without init value) has a constant value of 0 in block <SubModule_i2c_ram_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_0> has a constant value of 0 in block <SubModule_i2c_physical>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_2> has a constant value of 0 in block <SubModule_i2c_physical>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <nackdet> (without init value) has a constant value of 0 in block <SubModule_i2c_physical>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <ram_addr<31:16>> (without init value) have a constant value of 0 in block <ram_interface>.
WARNING:Xst:2404 -  FFs/Latches <led<7:6>> (without init value) have a constant value of 0 in block <i2c_ram_interface>.
WARNING:Xst:2404 -  FFs/Latches <ram_addr<31:4>> (without init value) have a constant value of 0 in block <i2c_ram_interface>.

Synthesizing (advanced) Unit <cclk_detector>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <cclk_detector> synthesized (advanced).

Synthesizing (advanced) Unit <serial_rx_1>.
The following registers are absorbed into counter <bit_ctr_q>: 1 register on signal <bit_ctr_q>.
Unit <serial_rx_1> synthesized (advanced).

Synthesizing (advanced) Unit <serial_rx_2>.
The following registers are absorbed into counter <bit_ctr_q>: 1 register on signal <bit_ctr_q>.
Unit <serial_rx_2> synthesized (advanced).

Synthesizing (advanced) Unit <serial_tx_1>.
The following registers are absorbed into counter <bit_ctr_q>: 1 register on signal <bit_ctr_q>.
Unit <serial_tx_1> synthesized (advanced).

Synthesizing (advanced) Unit <serial_tx_2>.
The following registers are absorbed into counter <bit_ctr_q>: 1 register on signal <bit_ctr_q>.
Unit <serial_tx_2> synthesized (advanced).

Synthesizing (advanced) Unit <spi_slave>.
The following registers are absorbed into counter <bit_ct_q>: 1 register on signal <bit_ct_q>.
Unit <spi_slave> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 16-bit adder                                          : 2
 4-bit adder                                           : 1
 7-bit adder                                           : 2
# Counters                                             : 6
 3-bit up counter                                      : 5
 9-bit up counter                                      : 1
# Registers                                            : 281
 Flip-Flops                                            : 281
# Multiplexers                                         : 107
 1-bit 2-to-1 multiplexer                              : 58
 10-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 6
 16-bit 4-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 4
 4-bit 2-to-1 multiplexer                              : 3
 5-bit 2-to-1 multiplexer                              : 20
 7-bit 2-to-1 multiplexer                              : 6
 7-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 7
# FSMs                                                 : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <block_q> (without init value) has a constant value of 0 in block <serial_tx_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ram_addr_0> (without init value) has a constant value of 0 in block <i2c_ram_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ram_addr_1> (without init value) has a constant value of 0 in block <i2c_ram_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <led_2> (without init value) has a constant value of 0 in block <i2c_ram_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <led_3> (without init value) has a constant value of 0 in block <i2c_ram_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch next_state_3 hinder the constant cleaning in the block I2CMASTER.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <next_state_2> has a constant value of 0 in block <I2CMASTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_4> has a constant value of 0 in block <I2CMASTER>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <next_state_0> in Unit <I2CMASTER> is equivalent to the following FF/Latch, which will be removed : <next_state_1> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr_interface/serial_tx/FSM_1> on signal <state_q[1:2]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 00
 start_bit | 01
 data_bits | 11
 stop_bit  | 10
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr_interface/serial_rx/FSM_0> on signal <state_q[1:2]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 00
 wait_half | 01
 wait_full | 11
 wait_high | 10
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_Module_UART_interface/FSM_2> on signal <tx_state[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 sc_read  | 01
 sc_write | 10
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_Module_UART_interface/FSM_3> on signal <rx_state[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 sc_read  | 01
 sc_write | 10
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_Module_UART_interface/serial_rx/FSM_4> on signal <state_q[1:2]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 00
 wait_half | 01
 wait_full | 11
 wait_high | 10
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_Module_UART_interface/serial_tx/FSM_5> on signal <state_q[1:2]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 00
 start_bit | 01
 data_bits | 11
 stop_bit  | 10
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Module_ram_interface/FSM_6> on signal <state[1:2]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 waiting   | 00
 buffering | 01
 writing   | 10
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Module_I2C/SubModule_i2c_ram_interface/FSM_7> on signal <state[1:3]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 idle        | 000
 ready       | 001
 fetch_setup | 010
 fetch_data  | 011
 decode_data | 100
 wait_data   | unreached
 done        | unreached
-------------------------
INFO:Xst:2261 - The FF/Latch <ram_byte_enable_0> in Unit <ram_interface> is equivalent to the following 3 FFs/Latches, which will be removed : <ram_byte_enable_1> <ram_byte_enable_2> <ram_byte_enable_3> 
INFO:Xst:2261 - The FF/Latch <led_1> in Unit <i2c_ram_interface> is equivalent to the following FF/Latch, which will be removed : <led_5> 
WARNING:Xst:2677 - Node <avr_interface/sample_q_9> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_8> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_7> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_6> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_5> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_4> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_3> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_2> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_0> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_3> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_2> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_0> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/byte_ct_q> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/new_sample_q> of sequential type is unconnected in block <mojo_top>.

Optimizing unit <mojo_top> ...

Optimizing unit <serial_tx_1> ...

Optimizing unit <spi_slave> ...

Optimizing unit <serial_rx_1> ...

Optimizing unit <Module_UART_interface> ...

Optimizing unit <serial_rx_2> ...

Optimizing unit <serial_tx_2> ...

Optimizing unit <ram_interface> ...

Optimizing unit <i2c_ram_interface> ...

Optimizing unit <I2CMASTER> ...
WARNING:Xst:1710 - FF/Latch <Module_I2C/SubModule_i2c_physical/nackdet> (without init value) has a constant value of 0 in block <mojo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Module_I2C/SubModule_i2c_physical/next_state_3> has a constant value of 0 in block <mojo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Module_I2C/SubModule_i2c_physical/next_state_0> (without init value) has a constant value of 1 in block <mojo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_7> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_6> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_5> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_4> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_3> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_2> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_0> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/done_q> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <Module_I2C/SubModule_i2c_physical/DOUT_7> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <Module_I2C/SubModule_i2c_physical/DOUT_6> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <Module_I2C/SubModule_i2c_physical/DOUT_5> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <Module_I2C/SubModule_i2c_physical/DOUT_4> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <Module_I2C/SubModule_i2c_physical/DOUT_3> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <Module_I2C/SubModule_i2c_physical/DOUT_2> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <Module_I2C/SubModule_i2c_physical/DOUT_1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <Module_I2C/SubModule_i2c_physical/DOUT_0> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <Module_I2C/SubModule_i2c_physical/DATA_VALID> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <Module_I2C/SubModule_i2c_physical/NACK> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <Module_I2C/SubModule_i2c_physical/STATUS_2> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <Module_I2C/SubModule_i2c_physical/STATUS_1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <Module_I2C/SubModule_i2c_physical/STATUS_0> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <Module_I2C/SubModule_i2c_physical/STOP> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <Module_I2C/SubModule_i2c_physical/QUEUED> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:1710 - FF/Latch <Module_I2C/SubModule_i2c_physical/sda_in_q> (without init value) has a constant value of 1 in block <mojo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Module_I2C/SubModule_i2c_physical/counter_0> (without init value) has a constant value of 0 in block <mojo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Module_I2C/SubModule_i2c_physical/counter_1> (without init value) has a constant value of 0 in block <mojo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Module_I2C/SubModule_i2c_physical/counter_2> (without init value) has a constant value of 0 in block <mojo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Module_I2C/SubModule_i2c_physical/counter_3> (without init value) has a constant value of 0 in block <mojo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Module_I2C/SubModule_i2c_physical/state_0> has a constant value of 0 in block <mojo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Module_I2C/SubModule_i2c_physical/state_1> has a constant value of 0 in block <mojo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Module_I2C/SubModule_i2c_physical/state_2> has a constant value of 0 in block <mojo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Module_I2C/SubModule_i2c_physical/state_3> has a constant value of 0 in block <mojo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Module_I2C/SubModule_i2c_physical/state_4> has a constant value of 0 in block <mojo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Module_I2C/SubModule_i2c_physical/shift_0> (without init value) has a constant value of 0 in block <mojo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Module_I2C/SubModule_i2c_physical/shift_1> (without init value) has a constant value of 0 in block <mojo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Module_I2C/SubModule_i2c_physical/shift_2> (without init value) has a constant value of 0 in block <mojo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Module_I2C/SubModule_i2c_physical/shift_3> (without init value) has a constant value of 0 in block <mojo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Module_I2C/SubModule_i2c_physical/shift_4> (without init value) has a constant value of 0 in block <mojo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Module_I2C/SubModule_i2c_physical/shift_5> (without init value) has a constant value of 0 in block <mojo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Module_I2C/SubModule_i2c_physical/shift_6> (without init value) has a constant value of 0 in block <mojo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Module_I2C/SubModule_i2c_physical/shift_7> (without init value) has a constant value of 0 in block <mojo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Module_I2C/SubModule_i2c_physical/SCL_OUT> (without init value) has a constant value of 1 in block <mojo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Module_I2C/SubModule_i2c_physical/SDA_OUT> (without init value) has a constant value of 1 in block <mojo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Module_I2C/SubModule_i2c_physical/sda_in_qq> (without init value) has a constant value of 1 in block <mojo_top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mojo_top, actual ratio is 16.
INFO:Xst:2260 - The FF/Latch <U0/ilmb/POR_FF_I> in Unit <mcs_0> is equivalent to the following FF/Latch : <U0/dlmb/POR_FF_I> 
INFO:Xst:2260 - The FF/Latch <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i> in Unit <mcs_0> is equivalent to the following 30 FFs/Latches : <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i> 
INFO:Xst:2260 - The FF/Latch <U0/ilmb/POR_FF_I> in Unit <mcs_0> is equivalent to the following FF/Latch : <U0/dlmb/POR_FF_I> 
INFO:Xst:2260 - The FF/Latch <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i> in Unit <mcs_0> is equivalent to the following 30 FFs/Latches : <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 246
 Flip-Flops                                            : 246

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1127
#      GND                         : 3
#      INV                         : 26
#      LUT1                        : 33
#      LUT2                        : 74
#      LUT3                        : 122
#      LUT4                        : 236
#      LUT5                        : 68
#      LUT6                        : 168
#      LUT6_2                      : 90
#      MULT_AND                    : 3
#      MUXCY                       : 38
#      MUXCY_L                     : 83
#      MUXF5                       : 66
#      MUXF6                       : 1
#      MUXF7                       : 13
#      VCC                         : 3
#      XORCY                       : 100
# FlipFlops/Latches                : 811
#      FD                          : 135
#      FDC                         : 11
#      FDCE                        : 41
#      FDE                         : 273
#      FDP                         : 2
#      FDPE                        : 1
#      FDR                         : 115
#      FDRE                        : 196
#      FDS                         : 13
#      FDSE                        : 24
# RAMS                             : 73
#      RAM32X1D                    : 64
#      RAMB16BWER                  : 9
# Shift Registers                  : 53
#      SRL16E                      : 53
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 7
#      OBUF                        : 10
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             811  out of  11440     7%  
 Number of Slice LUTs:                  998  out of   5720    17%  
    Number used as Logic:               817  out of   5720    14%  
    Number used as Memory:              181  out of   1440    12%  
       Number used as RAM:              128
       Number used as SRL:               53

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1409
   Number with an unused Flip Flop:     598  out of   1409    42%  
   Number with an unused LUT:           411  out of   1409    29%  
   Number of fully used LUT-FF pairs:   400  out of   1409    28%  
   Number of unique control sets:        64

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    102    23%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                9  out of     32    28%  
    Number using Block RAM only:          9
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 937   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 8.619ns (Maximum Frequency: 116.019MHz)
   Minimum input arrival time before clock: 5.430ns
   Maximum output required time after clock: 5.610ns
   Maximum combinational path delay: 6.005ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.619ns (frequency: 116.019MHz)
  Total number of paths / destination ports: 137876 / 2953
-------------------------------------------------------------------------
Delay:               8.619ns (Levels of Logic = 5)
  Source:            mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I (FF)
  Destination:       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op2_DFF (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op2_DFF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             47   0.525   1.770  U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I (U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr<1>)
     SRL16E:A2->Q         51   0.254   2.105  U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1 (U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value<0>)
     LUT4:I0->O            1   0.254   0.958  U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT1 (U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.res_forward2_1)
     LUT4:I0->O           44   0.254   1.997  U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT4 (U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward2)
     LUT6:I2->O            1   0.254   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Mmux_op2_I12_G (N115)
     MUXF7:I1->O           1   0.175   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Mmux_op2_I12 (U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/op2_I)
     FDE:D                     0.074          U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op2_DFF
    ----------------------------------------
    Total                      8.619ns (1.790ns logic, 6.829ns route)
                                       (20.8% logic, 79.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 186 / 141
-------------------------------------------------------------------------
Offset:              5.430ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       avr_interface/cclk_detector/ctr_q_8 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to avr_interface/cclk_detector/ctr_q_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            34   1.328   1.552  rst_n_IBUF (Inst_Module_UART_interface/serial_rx/rst_inv)
     INV:I->O             52   0.255   1.836  rst1_INV_0 (rst)
     FDC:CLR                   0.459          avr_interface/cclk_detector/ready_q
    ----------------------------------------
    Total                      5.430ns (2.042ns logic, 3.388ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 12 / 10
-------------------------------------------------------------------------
Offset:              5.610ns (Levels of Logic = 2)
  Source:            avr_interface/cclk_detector/ready_q (FF)
  Destination:       spi_channel<3> (PAD)
  Source Clock:      clk rising

  Data Path: avr_interface/cclk_detector/ready_q to spi_channel<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.525   0.943  avr_interface/cclk_detector/ready_q (avr_interface/cclk_detector/ready_q)
     INV:I->O              9   0.255   0.975  avr_interface/n_rdy1_INV_0 (avr_interface/n_rdy)
     OBUFT:T->O                2.912          spi_channel_3_OBUFT (spi_channel<3>)
    ----------------------------------------
    Total                      5.610ns (3.692ns logic, 1.918ns route)
                                       (65.8% logic, 34.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               6.005ns (Levels of Logic = 3)
  Source:            spi_ss (PAD)
  Destination:       spi_miso (PAD)

  Data Path: spi_ss to spi_miso
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.834  spi_ss_IBUF (spi_ss_IBUF)
     LUT2:I0->O            1   0.250   0.681  avr_interface/ready_spi_miso_en_m_AND_7_o_inv1 (avr_interface/ready_spi_miso_en_m_AND_7_o_inv)
     OBUFT:T->O                2.912          spi_miso_OBUFT (spi_miso)
    ----------------------------------------
    Total                      6.005ns (4.490ns logic, 1.515ns route)
                                       (74.8% logic, 25.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.619|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.79 secs
 
--> 

Total memory usage is 295696 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  113 (   0 filtered)
Number of infos    :   21 (   0 filtered)

