digraph "CFG for 'rotr64' function" {
	label="CFG for 'rotr64' function";

	Node0x23e4c90 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = alloca i64, align 8\l  %4 = alloca i32, align 4\l  store i64 %0, i64* %3, align 8, !tbaa !971\l  call void @llvm.dbg.declare(metadata i64* %3, metadata !969, metadata\l... !DIExpression()), !dbg !975\l  store i32 %1, i32* %4, align 4, !tbaa !976\l  call void @llvm.dbg.declare(metadata i32* %4, metadata !970, metadata\l... !DIExpression()), !dbg !978\l  %5 = load i64, i64* %3, align 8, !dbg !979, !tbaa !971\l  %6 = load i32, i32* %4, align 4, !dbg !980, !tbaa !976\l  %7 = zext i32 %6 to i64, !dbg !981\l  %8 = lshr i64 %5, %7, !dbg !981\l  %9 = load i64, i64* %3, align 8, !dbg !982, !tbaa !971\l  %10 = load i32, i32* %4, align 4, !dbg !983, !tbaa !976\l  %11 = sub nsw i32 64, %10, !dbg !984\l  %12 = zext i32 %11 to i64, !dbg !985\l  %13 = shl i64 %9, %12, !dbg !985\l  %14 = or i64 %8, %13, !dbg !986\l  %15 = and i64 %14, -1, !dbg !987\l  ret i64 %15, !dbg !988\l}"];
}
