---
id: IEC625302021
schema_version: v1.4.1
title:
- language: en
  script: Latn
  content: SystemVerilog
  type: title-intro
- language: en
  script: Latn
  content: Unified Hardware Design, Specification, and Verification Language
  type: title-main
- language: en
  script: Latn
  content: SystemVerilog - Unified Hardware Design, Specification, and Verification
    Language
  type: main
source:
- type: src
  content: https://webstore.iec.ch/publication/68617
- type: obp
  content: https://webstore.iec.ch/preview/info_iec62530{ed3.0}en.pdf
docidentifier:
- content: IEC 62530:2021
  type: IEC
  primary: true
- content: 'urn:iec:std:iec:62530:2021-07:::'
  type: URN
date:
- type: published
  at: '2021-07-26'
- type: stable-until
  at: '2026-12-31'
contributor:
- role:
  - type: publisher
  organization:
    uri:
    - type: org
      content: www.iec.ch
    name:
    - language: en
      script: Latn
      content: International Electrotechnical Commission
    abbreviation:
      language: en
      script: Latn
      content: IEC
edition:
  content: '3'
language:
- en
script:
- Latn
abstract:
- language: en
  script: Latn
  content: "IEC 62530:2021(E) provides the definition of the language syntax and semantics
    for the IEEE 1800â„¢ SystemVerilog language, which is a unified hardware design,
    specification, and verification language. The standard includes support for behavioral,
    register transfer level (RTL), and gate-level hardware descriptions; testbench,
    coverage, assertion, object-oriented, and constrained random constructs; and also
    provides application programming interfaces (APIs) to foreign programming languages.<br
    />\r\nThis edition corrects errors and clarifies aspects of the language definition
    in IEEE Std 1800-2012.1 This revision also provides enhanced features that ease
    design, improve verification, and enhance cross-language interactions.<br />\r\nThis
    publication has the status of a double logo IEEE/IEC standard."
status:
  stage:
    content: PUBLISHED
copyright:
- from: '2021'
  owner:
  - organization:
      uri:
      - type: org
        content: www.iec.ch
      name:
      - language: en
        script: Latn
        content: International Electrotechnical Commission
      abbreviation:
        language: en
        script: Latn
        content: IEC
place:
- city: Geneva
ext:
  schema_version: v1.0.0
  doctype:
    content: international-standard
  ics:
  - code: 25.040.01
    text: Industrial automation systems in general
  - code: '35.060'
    text: Languages used in information technology
  structuredidentifier:
    type: IEC
    project_number:
      content: '105234'
  price_code: iec:P
