(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : STLINK.brd                                    )
(    Software Version : 23.1S004                                      )
(    Date/Time        : Thu Jun 13 11:09:34 2024                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         '.'
Design Directory:            'D:/Projects/ProjectScience/electronics/ProjectID_DOSTI_STLINK/allegro'
Old design name:             'D:/Projects/ProjectScience/electronics/ProjectID_DOSTI_STLINK/allegro/STLINK.brd'
New design name:             'D:/Projects/ProjectScience/electronics/ProjectID_DOSTI_STLINK/allegro/STLINK.brd'

CmdLine: netrev -$ -i . -y 1 -h -z -q netrev_constraint_report.xml D:/Projects/ProjectScience/electronics/ProjectID_DOSTI_STLINK/allegro/#Taaaaaq17836.tmp

------ Preparing to read pst files ------


#1   ERROR(24) File not found
     Packager files not found

#2   ERROR(102) Run stopped because errors were detected

netrev run on Jun 13 11:09:34 2024

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

  2 errors detected
 No oversight detected
 No warning detected

cpu time      0:00:19
elapsed time  0:00:00

