lib_name: span_ion
cell_name: comparator_az
pins: [ "VOUT", "VDD", "VSS", "VINP", "VINN", "VOSN_AUX", "B", "PHIAb", "PHIB", "IBP_AUX_AMP", "IBN_MAIN_AMP<1:0>", "Bb", "IBN_AUX_AMP", "VOSN_MAIN", "VOSP_AUX", "PHIA", "IBN_AUX_OS_AMP", "PHIBb", "IBN_MAIN_OS_CANCEL", "IBP_MAIN_AMP<1:0>", "IBP_MAIN_OS_AMP", "IBP_MAIN_OS_CANCEL", "IBN_MAIN_OS_AMP", "IBN_AUX_OS_CANCEL", "IBP_AUX_OS_CANCEL", "IBP_AUX_OS_AMP", "VOSP_MAIN" ]
instances:
  XAUX_OS:
    lib_name: span_ion
    cell_name: comparator_fd_stage_offset
    instpins:
      VOSP:
        direction: input
        net_name: "VOSN_AUX"
        num_bits: 1
      IBP_OS:
        direction: input
        net_name: "IBP_AUX_OS_CANCEL"
        num_bits: 1
      IBN_MAIN:
        direction: input
        net_name: "IBN_AUX_OS_AMP"
        num_bits: 1
      VOSN:
        direction: input
        net_name: "VOSP_AUX"
        num_bits: 1
      IBP_MAIN:
        direction: input
        net_name: "IBP_AUX_OS_AMP"
        num_bits: 1
      IBN_OS:
        direction: input
        net_name: "IBN_AUX_OS_CANCEL"
        num_bits: 1
      Bb:
        direction: input
        net_name: "Bb"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      VOUTN:
        direction: output
        net_name: "VAUXN"
        num_bits: 1
      VOUTP:
        direction: output
        net_name: "VAUXP"
        num_bits: 1
      B:
        direction: input
        net_name: "B"
        num_bits: 1
      VINN:
        direction: input
        net_name: "VINN"
        num_bits: 1
      VINP:
        direction: input
        net_name: "VINAUXP"
        num_bits: 1
  XMAIN_OS:
    lib_name: span_ion
    cell_name: comparator_fd_stage_offset
    instpins:
      VOSP:
        direction: input
        net_name: "VOSP_MAIN"
        num_bits: 1
      IBP_OS:
        direction: input
        net_name: "IBP_MAIN_OS_CANCEL"
        num_bits: 1
      IBN_MAIN:
        direction: input
        net_name: "IBN_MAIN_OS_AMP"
        num_bits: 1
      VOSN:
        direction: input
        net_name: "VOSN_MAIN"
        num_bits: 1
      IBP_MAIN:
        direction: input
        net_name: "IBP_MAIN_OS_AMP"
        num_bits: 1
      IBN_OS:
        direction: input
        net_name: "IBN_MAIN_OS_CANCEL"
        num_bits: 1
      Bb:
        direction: input
        net_name: "Bb"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      VOUTN:
        direction: output
        net_name: "VMAINN"
        num_bits: 1
      VOUTP:
        direction: output
        net_name: "VMAINP"
        num_bits: 1
      B:
        direction: input
        net_name: "B"
        num_bits: 1
      VINN:
        direction: input
        net_name: "VINN"
        num_bits: 1
      VINP:
        direction: input
        net_name: "VINP"
        num_bits: 1
  X11:
    lib_name: basic
    cell_name: noConn
    instpins:
      noConn:
        direction: inputOutput
        net_name: "VOUTN_MAIN"
        num_bits: 1
  X10:
    lib_name: basic
    cell_name: noConn
    instpins:
      noConn:
        direction: inputOutput
        net_name: "VOUTP_MAIN"
        num_bits: 1
  XSW_MAIN<1:0>:
    lib_name: bag2_analog
    cell_name: switch_mos
    instpins:
      BN:
        direction: input
        net_name: "<*2>VSS"
        num_bits: 2
      CTRLb:
        direction: input
        net_name: "<*2>PHIBb"
        num_bits: 2
      CTRL:
        direction: input
        net_name: "<*2>PHIB"
        num_bits: 2
      BP:
        direction: input
        net_name: "<*2>VDD"
        num_bits: 2
      S:
        direction: inputOutput
        net_name: "VOSP_MAIN,VOSN_MAIN"
        num_bits: 2
      D:
        direction: inputOutput
        net_name: "VOUTP_AUX,VOUTN_AUX"
        num_bits: 2
  XSW_AUX<1:0>:
    lib_name: bag2_analog
    cell_name: switch_mos
    instpins:
      BN:
        direction: input
        net_name: "<*2>VSS"
        num_bits: 2
      CTRLb:
        direction: input
        net_name: "<*2>PHIAb"
        num_bits: 2
      CTRL:
        direction: input
        net_name: "<*2>PHIA"
        num_bits: 2
      BP:
        direction: input
        net_name: "<*2>VDD"
        num_bits: 2
      S:
        direction: inputOutput
        net_name: "VOSP_AUX,VOSN_AUX"
        num_bits: 2
      D:
        direction: inputOutput
        net_name: "VOUTP_AUX,VOUTN_AUX"
        num_bits: 2
  XSW_B:
    lib_name: bag2_analog
    cell_name: switch_mos
    instpins:
      BN:
        direction: input
        net_name: "VSS"
        num_bits: 1
      CTRLb:
        direction: input
        net_name: "PHIBb"
        num_bits: 1
      CTRL:
        direction: input
        net_name: "PHIB"
        num_bits: 1
      BP:
        direction: input
        net_name: "VDD"
        num_bits: 1
      S:
        direction: inputOutput
        net_name: "VINAUXP"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "VINP"
        num_bits: 1
  XSW_A:
    lib_name: bag2_analog
    cell_name: switch_mos
    instpins:
      BN:
        direction: input
        net_name: "VSS"
        num_bits: 1
      CTRLb:
        direction: input
        net_name: "PHIAb"
        num_bits: 1
      CTRL:
        direction: input
        net_name: "PHIA"
        num_bits: 1
      BP:
        direction: input
        net_name: "VDD"
        num_bits: 1
      S:
        direction: inputOutput
        net_name: "VINAUXP"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "VINN"
        num_bits: 1
  XC_MAIN<1:0>:
    lib_name: bag2_wrappers
    cell_name: cap_ideal
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "<*2>VSS"
        num_bits: 2
      PLUS:
        direction: inputOutput
        net_name: "VOSP_MAIN,VOSN_MAIN"
        num_bits: 2
  XC_AUX<1:0>:
    lib_name: bag2_wrappers
    cell_name: cap_ideal
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "<*2>VSS"
        num_bits: 2
      PLUS:
        direction: inputOutput
        net_name: "VOSP_AUX,VOSN_AUX"
        num_bits: 2
  PIN26:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN7:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN6:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN0:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN25:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN1:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN24:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN23:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN22:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN21:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN20:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN19:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN18:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN17:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN16:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN15:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN14:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN13:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN12:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN11:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN10:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN9:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN8:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN5:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN4:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  XAUX_AMP:
    lib_name: span_ion
    cell_name: comparator_fd_chain
    instpins:
      IBN:
        direction: input
        net_name: "IBN_AUX_AMP"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      VOUTN:
        direction: output
        net_name: "VOUTN_AUX"
        num_bits: 1
      VOUTP:
        direction: output
        net_name: "VOUTP_AUX"
        num_bits: 1
      VINN:
        direction: input
        net_name: "VAUXN"
        num_bits: 1
      VINP:
        direction: input
        net_name: "VAUXP"
        num_bits: 1
      IBP:
        direction: input
        net_name: "IBP_AUX_AMP"
        num_bits: 1
  XMAIN_AMP:
    lib_name: span_ion
    cell_name: comparator
    instpins:
      VOUTP:
        direction: output
        net_name: "VOUTP_MAIN"
        num_bits: 1
      VOUTN:
        direction: output
        net_name: "VOUTN_MAIN"
        num_bits: 1
      IBP<1:0>:
        direction: input
        net_name: "IBP_MAIN_AMP<1:0>"
        num_bits: 2
      IBN<1:0>:
        direction: input
        net_name: "IBN_MAIN_AMP<1:0>"
        num_bits: 2
      OUT:
        direction: output
        net_name: "VOUT"
        num_bits: 1
      VINN:
        direction: input
        net_name: "VMAINN"
        num_bits: 1
      VINP:
        direction: input
        net_name: "VMAINP"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
