{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 18 00:18:25 2022 " "Info: Processing started: Fri Mar 18 00:18:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elec_clock -c elec_clock " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off elec_clock -c elec_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elec_clock.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file elec_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 elec_clock-main " "Info: Found design unit 1: elec_clock-main" {  } { { "elec_clock.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 elec_clock " "Info: Found entity 1: elec_clock" {  } { { "elec_clock.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_trans.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file time_trans.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 time_trans-main " "Info: Found design unit 1: time_trans-main" {  } { { "time_trans.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/time_trans.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 time_trans " "Info: Found entity 1: time_trans" {  } { { "time_trans.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/time_trans.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sec_count.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sec_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sec_count-main " "Info: Found design unit 1: sec_count-main" {  } { { "sec_count.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/sec_count.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sec_count " "Info: Found entity 1: sec_count" {  } { { "sec_count.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/sec_count.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minute_count.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file minute_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 minute_count-main " "Info: Found design unit 1: minute_count-main" {  } { { "minute_count.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/minute_count.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 minute_count " "Info: Found entity 1: minute_count" {  } { { "minute_count.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/minute_count.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"four2seven\";  expecting \"component\" hour_count.vhd(34) " "Error (10500): VHDL syntax error at hour_count.vhd(34) near text \"four2seven\";  expecting \"component\"" {  } { { "hour_count.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/hour_count.vhd" 34 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hour_count.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file hour_count.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Error: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 18 00:18:26 2022 " "Error: Processing ended: Fri Mar 18 00:18:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
