<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › plat-spear › include › plat › shirq.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>shirq.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/plat-spear/include/plat/shirq.h</span>
<span class="cm"> *</span>
<span class="cm"> * SPEAr platform shared irq layer header file</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2009 ST Microelectronics</span>
<span class="cm"> * Viresh Kumar &lt;viresh.linux@gmail.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This file is licensed under the terms of the GNU General Public</span>
<span class="cm"> * License version 2. This program is licensed &quot;as is&quot; without any</span>
<span class="cm"> * warranty of any kind, whether express or implied.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __PLAT_SHIRQ_H</span>
<span class="cp">#define __PLAT_SHIRQ_H</span>

<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * struct shirq_dev_config: shared irq device configuration</span>
<span class="cm"> *</span>
<span class="cm"> * virq: virtual irq number of device</span>
<span class="cm"> * enb_mask: enable mask of device</span>
<span class="cm"> * status_mask: status mask of device</span>
<span class="cm"> * clear_mask: clear mask of device</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">shirq_dev_config</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">virq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">enb_mask</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status_mask</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">clear_mask</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * struct shirq_regs: shared irq register configuration</span>
<span class="cm"> *</span>
<span class="cm"> * base: base address of shared irq register</span>
<span class="cm"> * enb_reg: enable register offset</span>
<span class="cm"> * reset_to_enb: val 1 indicates, we need to clear bit for enabling interrupt</span>
<span class="cm"> * status_reg: status register offset</span>
<span class="cm"> * status_reg_mask: status register valid mask</span>
<span class="cm"> * clear_reg: clear register offset</span>
<span class="cm"> * reset_to_clear: val 1 indicates, we need to clear bit for clearing interrupt</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">shirq_regs</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">enb_reg</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reset_to_enb</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status_reg</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status_reg_mask</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">clear_reg</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reset_to_clear</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * struct spear_shirq: shared irq structure</span>
<span class="cm"> *</span>
<span class="cm"> * irq: hardware irq number</span>
<span class="cm"> * dev_config: array of device config structures which are using &quot;irq&quot; line</span>
<span class="cm"> * dev_count: size of dev_config array</span>
<span class="cm"> * regs: register configuration for shared irq block</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">spear_shirq</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">irq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">shirq_dev_config</span> <span class="o">*</span><span class="n">dev_config</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dev_count</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">shirq_regs</span> <span class="n">regs</span><span class="p">;</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">spear_shirq_register</span><span class="p">(</span><span class="k">struct</span> <span class="n">spear_shirq</span> <span class="o">*</span><span class="n">shirq</span><span class="p">);</span>

<span class="cp">#endif </span><span class="cm">/* __PLAT_SHIRQ_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
