#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Sat Nov 25 22:29:16 2017
# Process ID: 8264
# Current directory: E:/Workspace/Vivado_16.4/2017_11_5_FFT
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7492 E:\Workspace\Vivado_16.4\2017_11_5_FFT\FFT.xpr
# Log file: E:/Workspace/Vivado_16.4/2017_11_5_FFT/vivado.log
# Journal file: E:/Workspace/Vivado_16.4/2017_11_5_FFT\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.xpr
open_run synth_1 -name synth_1
close_design
open_run impl_1
set_property IOSTANDARD LVTTL [get_ports [list {AD[13]} {AD[12]} {AD[11]} {AD[10]} {AD[9]} {AD[8]} {AD[7]} {AD[6]} {AD[5]} {AD[4]} {AD[3]} {AD[2]} {AD[1]} {AD[0]}]]
set_property IOSTANDARD LVTTL [get_ports [list ad_clk clk]]
close_design
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.3 -module_name PLL -dir E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/PLL
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.PRIM_IN_FREQ {50.000} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {18} CONFIG.MMCM_CLKIN1_PERIOD {20.0} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {9} CONFIG.CLKOUT1_JITTER {175.200} CONFIG.CLKOUT1_PHASE_ERROR {161.614}] [get_ips PLL]
generate_target {instantiation_template} [get_files e:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/PLL/PLL/PLL.xci]
generate_target all [get_files  e:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/PLL/PLL/PLL.xci]
catch { config_ip_cache -export [get_ips -all PLL] }
export_ip_user_files -of_objects [get_files e:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/PLL/PLL/PLL.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/PLL/PLL/PLL.xci]
launch_runs -jobs 4 PLL_synth_1
export_simulation -of_objects [get_files e:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/PLL/PLL/PLL.xci] -directory E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.ip_user_files/sim_scripts -ip_user_files_dir E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.ip_user_files -ipstatic_source_dir E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.cache/compile_simlib/modelsim} {questa=E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.cache/compile_simlib/questa} {riviera=E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.cache/compile_simlib/riviera} {activehdl=E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
remove_files  -fileset ADD E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/ADD/ADD/ADD.xci
file delete -force E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.ip_user_files/ip/ADD E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.ip_user_files/sim_scripts/ADD
remove_files  -fileset ROM E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/ROM/ROM/ROM.xci
file delete -force E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.ip_user_files/ip/ROM E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.ip_user_files/sim_scripts/ROM
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
set_property IOSTANDARD LVTTL [get_ports [list {AD[13]} {AD[12]} {AD[11]} {AD[10]} {AD[9]} {AD[8]} {AD[7]} {AD[6]} {AD[5]} {AD[4]} {AD[3]} {AD[2]} {AD[1]} {AD[0]}]]
set_property IOSTANDARD LVTTL [get_ports [list ad_clk]]
set_property IOSTANDARD LVTTL [get_ports [list clk]]
set_property IOSTANDARD LVTTL [get_ports [list DRY]]
set_property IOSTANDARD LVTTL [get_ports [list ovr_in]]
set_property IOSTANDARD LVTTL [get_ports [list rx_ready]]
set_property IOSTANDARD LVTTL [get_ports [list tx]]
set_property IOSTANDARD LVTTL [get_ports [list tx_ready]]
file mkdir E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.srcs/constrs_1
file mkdir E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.srcs/constrs_1/new
close [ open E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.srcs/constrs_1/new/TOP.xdc w ]
add_files -fileset constrs_1 E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.srcs/constrs_1/new/TOP.xdc
write_xdc E:/Workspace/Vivado_16.4/2017_11_5_FFT/impl_1.xdc -mode port -force
place_ports ad_clk F3
place_ports DRY F4
place_ports ovr_in M4
place_ports rx_ready A7
place_ports tx B6
place_ports tx_ready B7
place_ports {AD[0]} L4
place_ports {AD[1]} K3
place_ports {AD[2]} J3
place_ports {AD[3]} H3
place_ports {AD[4]} H4
place_ports {AD[5]} H5
place_ports {AD[6]} L2
place_ports {AD[7]} L3
place_ports {AD[8]} J1
place_ports {AD[9]} K1
place_ports {AD[10]} H1
place_ports {AD[11]} H2
place_ports {AD[12]} G1
place_ports {AD[13]} G2
write_xdc E:/Workspace/Vivado_16.4/2017_11_5_FFT/impl_1.xdc -mode port -force
place_ports clk N11
set_property target_constrs_file E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.srcs/constrs_1/new/TOP.xdc [current_fileset -constrset]
save_constraints -force
save_constraints -force
save_constraints -force
save_constraints_as constrs_2
set_property constrset constrs_2 [get_runs synth_1]
set_property constrset constrs_2 [get_runs impl_1]
delete_fileset constrs_1
file delete -force E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.srcs/constrs_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.runs/impl_1/TOP.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.runs/impl_1/TOP.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_run synth_1 -name synth_1
close_design
open_run synth_1 -name synth_1
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*" ]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 32768 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list PLL_inst0/inst/clk_out1 ]]
set_property port_width 14 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {AD_inst1/ad_reg2[0]} {AD_inst1/ad_reg2[1]} {AD_inst1/ad_reg2[2]} {AD_inst1/ad_reg2[3]} {AD_inst1/ad_reg2[4]} {AD_inst1/ad_reg2[5]} {AD_inst1/ad_reg2[6]} {AD_inst1/ad_reg2[7]} {AD_inst1/ad_reg2[8]} {AD_inst1/ad_reg2[9]} {AD_inst1/ad_reg2[10]} {AD_inst1/ad_reg2[11]} {AD_inst1/ad_reg2[12]} {AD_inst1/ad_reg2[13]} ]]
create_debug_port u_ila_0 probe
set_property port_width 28 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {FIFO_Control_inst3/data_uart[0]} {FIFO_Control_inst3/data_uart[1]} {FIFO_Control_inst3/data_uart[2]} {FIFO_Control_inst3/data_uart[4]} {FIFO_Control_inst3/data_uart[5]} {FIFO_Control_inst3/data_uart[6]} {FIFO_Control_inst3/data_uart[7]} {FIFO_Control_inst3/data_uart[8]} {FIFO_Control_inst3/data_uart[9]} {FIFO_Control_inst3/data_uart[10]} {FIFO_Control_inst3/data_uart[12]} {FIFO_Control_inst3/data_uart[13]} {FIFO_Control_inst3/data_uart[14]} {FIFO_Control_inst3/data_uart[15]} {FIFO_Control_inst3/data_uart[16]} {FIFO_Control_inst3/data_uart[17]} {FIFO_Control_inst3/data_uart[18]} {FIFO_Control_inst3/data_uart[20]} {FIFO_Control_inst3/data_uart[21]} {FIFO_Control_inst3/data_uart[22]} {FIFO_Control_inst3/data_uart[23]} {FIFO_Control_inst3/data_uart[24]} {FIFO_Control_inst3/data_uart[25]} {FIFO_Control_inst3/data_uart[26]} {FIFO_Control_inst3/data_uart[28]} {FIFO_Control_inst3/data_uart[29]} {FIFO_Control_inst3/data_uart[30]} {FIFO_Control_inst3/data_uart[31]} ]]
current_design impl_1
current_design synth_1
save_constraints
current_design impl_1
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_design
close_design
open_run impl_1
open_run synth_1 -name synth_1
current_design impl_1
close_design
close_design
open_run synth_1 -name synth_1
close_design
add_files -norecurse {E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/ROM/ROM/ROM.xci E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/ADD/ADD/ADD.xci}
export_ip_user_files -of_objects  [get_files  {E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/ROM/ROM/ROM.xci E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/ADD/ADD/ADD.xci}] -lib_map_path [list {modelsim=E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.cache/compile_simlib/modelsim} {questa=E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.cache/compile_simlib/questa} {riviera=E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.cache/compile_simlib/riviera} {activehdl=E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.cache/compile_simlib/activehdl}] -force -quiet
add_files -norecurse E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/Code/test_wave.v
remove_files  E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/ADD/ADD/ADD.xci
file delete -force E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.ip_user_files/ip/ADD E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.ip_user_files/sim_scripts/ADD
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*" ]
