<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 8.0.5 (20230430.1635)
 -->
<!-- Title: inheritance72abd716ea Pages: 1 -->
<svg width="0pt" height="864pt"
 viewBox="0.00 0.00 0.13 864.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(0.000645504 0.000645504) rotate(0) translate(4 1338484.38)">
<title>inheritance72abd716ea</title>
<!-- AssertBlock -->
<g id="node1" class="node">
<title>AssertBlock</title>
<g id="a_node1"><a xlink:href="../pyVHDLParser/pyVHDLParser.Blocks.Reporting.Assert.html#pyVHDLParser.Blocks.Reporting.Assert.AssertBlock" xlink:title="AssertBlock" target="_top">
<polygon fill="white" stroke="#1e90ff" points="188.5,-1338472.91 90,-1338472.91 90,-7.48 188.5,-7.48 188.5,-1338472.91"/>
<text text-anchor="middle" x="139.25" y="-1338459.41" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">AssertBlock</text>
</a>
</g>
</g>
<!-- Block -->
<g id="node2" class="node">
<title>Block</title>
<g id="a_node2"><a xlink:href="../pyVHDLParser.Blocks.html#pyVHDLParser.Blocks.Block" xlink:title="Base&#45;class for all :term:`block` classes." target="_top">
<polygon fill="white" stroke="#1e90ff" points="54,-1338480.38 0,-1338480.38 0,0 54,0 54,-1338480.38"/>
<text text-anchor="middle" x="27" y="-1338466.88" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">Block</text>
</a>
</g>
</g>
<!-- Block&#45;&gt;AssertBlock -->
<g id="edge1" class="edge">
<title>Block&#45;&gt;AssertBlock</title>
<path fill="none" stroke="black" stroke-width="0.5" d="M54.41,-669240.19C63.25,-669240.19 73.45,-669240.19 83.64,-669240.19"/>
<polygon fill="black" stroke="black" stroke-width="0.5" points="84.62,-669241.94 89.62,-669240.19 84.62,-669238.44 84.62,-669241.94"/>
</g>
</g>
</svg>
