Timing Analyzer report for wishbone_cycy10_soc
Wed Feb 26 12:03:57 2020
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 14. Slow 1200mV 85C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 18. Slow 1200mV 85C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]'
 19. Slow 1200mV 85C Model Recovery: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 20. Slow 1200mV 85C Model Removal: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 21. Slow 1200mV 85C Model Metastability Summary
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 29. Slow 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]'
 31. Slow 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 34. Slow 1200mV 0C Model Recovery: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 35. Slow 1200mV 0C Model Removal: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 36. Slow 1200mV 0C Model Metastability Summary
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 43. Fast 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'
 44. Fast 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]'
 45. Fast 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]'
 47. Fast 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 48. Fast 1200mV 0C Model Recovery: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 49. Fast 1200mV 0C Model Removal: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 50. Fast 1200mV 0C Model Metastability Summary
 51. Multicorner Timing Analysis Summary
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Recovery Transfers
 60. Removal Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths Summary
 64. Clock Status Summary
 65. Unconstrained Input Ports
 66. Unconstrained Output Ports
 67. Unconstrained Input Ports
 68. Unconstrained Output Ports
 69. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; wishbone_cycy10_soc                                 ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL016YU256C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.27        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  26.8%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                                                      ; Status ; Read at                  ;
+--------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC1.sdc                                                                                                           ; OK     ; Wed Feb 26 12:03:47 2020 ;
; f:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/altera_reset_controller.sdc ; OK     ; Wed Feb 26 12:03:47 2020 ;
+--------------------------------------------------------------------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------------+---------------------------------------------------------------+
; Clock Name                                                ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                      ; Targets                                                       ;
+-----------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------------+---------------------------------------------------------------+
; clk_50                                                    ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                             ; { clk_50 }                                                    ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 25.000 ; 40.0 MHz   ; 0.000  ; 12.500 ; 50.00      ; 25        ; 1           ;       ;        ;           ;            ; false    ; clk_50 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|inclk[0] ; { ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] } ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 50.000 ; 20.0 MHz   ; 0.000  ; 25.000 ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; clk_50 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|inclk[0] ; { ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] } ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 0.250  ; 4000.0 MHz ; 0.000  ; 0.125  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; clk_50 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|inclk[0] ; { ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] } ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 0.250  ; 4000.0 MHz ; -0.046 ; 0.079  ; 50.00      ; 1         ; 4           ; -67.5 ;        ;           ;            ; false    ; clk_50 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|inclk[0] ; { ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] } ;
+-----------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                              ;
+------------+-----------------+-----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------+------+
; 31.52 MHz  ; 31.52 MHz       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 81.82 MHz  ; 81.82 MHz       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 134.14 MHz ; 134.14 MHz      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+-----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -7.205 ; -1594.672     ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; -2.417 ; -258.445      ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 5.596  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.453 ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.454 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                             ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -3.204 ; -366.127      ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                             ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 1.747 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                  ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] ; -4.194 ; -4.245        ;
; clk_50                                                    ; -3.000 ; -3.000        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -2.237 ; -938.098      ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 12.152 ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 24.478 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                            ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -7.205 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.111     ; 7.212      ;
; -7.091 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.110     ; 7.099      ;
; -7.073 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.112     ; 7.079      ;
; -7.026 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.111     ; 7.033      ;
; -6.943 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.112     ; 6.949      ;
; -6.936 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.110     ; 6.944      ;
; -6.903 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.097     ; 6.924      ;
; -6.836 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.110     ; 6.844      ;
; -6.832 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.110     ; 6.973      ;
; -6.816 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.110     ; 6.957      ;
; -6.802 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.110     ; 6.943      ;
; -6.801 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.093     ; 6.826      ;
; -6.789 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.096     ; 6.811      ;
; -6.771 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.098     ; 6.791      ;
; -6.770 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.093     ; 6.795      ;
; -6.753 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.110     ; 6.761      ;
; -6.740 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.097     ; 6.761      ;
; -6.730 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.097     ; 6.884      ;
; -6.730 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.097     ; 6.884      ;
; -6.724 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.097     ; 6.745      ;
; -6.722 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.109     ; 6.731      ;
; -6.704 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.111     ; 6.711      ;
; -6.666 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[29] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.109     ; 6.675      ;
; -6.657 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.110     ; 6.665      ;
; -6.641 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.098     ; 6.661      ;
; -6.639 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.109     ; 6.648      ;
; -6.634 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[28] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.110     ; 6.642      ;
; -6.634 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.096     ; 6.656      ;
; -6.626 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.096     ; 6.648      ;
; -6.621 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.111     ; 6.628      ;
; -6.614 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.110     ; 6.755      ;
; -6.608 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.098     ; 6.628      ;
; -6.608 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.094     ; 6.632      ;
; -6.606 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.092     ; 6.632      ;
; -6.574 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.111     ; 6.581      ;
; -6.574 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.110     ; 6.582      ;
; -6.567 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.109     ; 6.576      ;
; -6.561 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.097     ; 6.582      ;
; -6.552 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[29] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.108     ; 6.562      ;
; -6.539 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.110     ; 6.680      ;
; -6.534 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[29] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.110     ; 6.542      ;
; -6.530 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.096     ; 6.685      ;
; -6.520 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[28] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.109     ; 6.529      ;
; -6.514 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.096     ; 6.669      ;
; -6.514 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[34] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.110     ; 6.522      ;
; -6.502 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[28] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.111     ; 6.509      ;
; -6.500 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.096     ; 6.655      ;
; -6.500 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.096     ; 6.655      ;
; -6.499 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.079     ; 6.538      ;
; -6.499 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.096     ; 6.654      ;
; -6.491 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.111     ; 6.498      ;
; -6.487 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[29] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.109     ; 6.496      ;
; -6.484 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.109     ; 6.493      ;
; -6.478 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.098     ; 6.498      ;
; -6.471 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.096     ; 6.493      ;
; -6.471 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.110     ; 6.479      ;
; -6.468 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.079     ; 6.507      ;
; -6.463 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.109     ; 6.605      ;
; -6.458 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.095     ; 6.481      ;
; -6.455 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[28] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.110     ; 6.463      ;
; -6.453 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.095     ; 6.476      ;
; -6.447 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.109     ; 6.589      ;
; -6.441 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.083     ; 6.609      ;
; -6.441 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.083     ; 6.609      ;
; -6.433 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.109     ; 6.575      ;
; -6.433 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.092     ; 6.459      ;
; -6.429 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[38] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.113     ; 6.434      ;
; -6.409 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[37] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.110     ; 6.417      ;
; -6.404 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.092     ; 6.430      ;
; -6.404 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[29] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.110     ; 6.412      ;
; -6.400 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[34] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.109     ; 6.409      ;
; -6.400 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.110     ; 6.408      ;
; -6.399 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.096     ; 6.554      ;
; -6.399 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.096     ; 6.554      ;
; -6.397 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[29] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.108     ; 6.407      ;
; -6.390 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.109     ; 6.399      ;
; -6.386 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.097     ; 6.540      ;
; -6.386 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.097     ; 6.540      ;
; -6.382 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[34] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.111     ; 6.389      ;
; -6.381 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[39] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.109     ; 6.390      ;
; -6.380 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.109     ; 6.522      ;
; -6.372 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[28] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.111     ; 6.379      ;
; -6.367 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.096     ; 6.522      ;
; -6.365 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[28] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.109     ; 6.374      ;
; -6.364 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.109     ; 6.506      ;
; -6.351 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.096     ; 6.506      ;
; -6.350 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.109     ; 6.492      ;
; -6.349 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.092     ; 6.375      ;
; -6.337 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.096     ; 6.492      ;
; -6.336 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.079     ; 6.375      ;
; -6.335 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[34] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.110     ; 6.343      ;
; -6.323 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.109     ; 6.332      ;
; -6.321 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.092     ; 6.347      ;
; -6.319 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.097     ; 6.473      ;
; -6.318 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.092     ; 6.344      ;
; -6.315 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[38] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.112     ; 6.321      ;
; -6.312 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.096     ; 6.467      ;
; -6.312 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.096     ; 6.467      ;
; -6.312 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.096     ; 6.467      ;
; -6.308 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.111     ; 6.315      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+--------+----------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                              ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -2.417 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[7]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.193     ; 2.475      ;
; -2.417 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[6]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.193     ; 2.475      ;
; -2.417 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[4]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.193     ; 2.475      ;
; -2.417 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[3]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.193     ; 2.475      ;
; -2.417 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[8]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.193     ; 2.475      ;
; -2.403 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[1]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.196     ; 2.458      ;
; -2.403 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[14]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.196     ; 2.458      ;
; -2.403 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[15]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.196     ; 2.458      ;
; -2.403 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[12]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.196     ; 2.458      ;
; -2.398 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[2]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.190     ; 2.459      ;
; -2.398 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[20]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.190     ; 2.459      ;
; -2.398 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[18]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.190     ; 2.459      ;
; -2.398 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[19]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.190     ; 2.459      ;
; -2.396 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[21]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.190     ; 2.457      ;
; -2.396 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[5]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.190     ; 2.457      ;
; -2.396 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[20]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.190     ; 2.457      ;
; -2.396 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[4]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.190     ; 2.457      ;
; -2.396 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[19]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.190     ; 2.457      ;
; -2.396 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[3]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.190     ; 2.457      ;
; -2.396 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[18]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.190     ; 2.457      ;
; -2.396 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[17]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.190     ; 2.457      ;
; -2.396 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[1]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.190     ; 2.457      ;
; -2.393 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[15]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.194     ; 2.450      ;
; -2.393 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[31]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.194     ; 2.450      ;
; -2.393 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[11]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.194     ; 2.450      ;
; -2.393 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[23]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.194     ; 2.450      ;
; -2.393 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[22]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.194     ; 2.450      ;
; -2.393 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[6]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.194     ; 2.450      ;
; -2.371 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[5]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.193     ; 2.429      ;
; -2.371 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[17]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.193     ; 2.429      ;
; -2.371 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[16]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.193     ; 2.429      ;
; -2.371 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[21]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.193     ; 2.429      ;
; -2.371 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[1]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.193     ; 2.429      ;
; -2.364 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[13]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.196     ; 2.419      ;
; -2.364 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[10]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.196     ; 2.419      ;
; -2.364 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[11]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.196     ; 2.419      ;
; -2.364 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[9]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.196     ; 2.419      ;
; -2.364 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[2]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.196     ; 2.419      ;
; -2.364 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[0]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.196     ; 2.419      ;
; -2.364 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[3]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.196     ; 2.419      ;
; -2.362 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[13]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.194     ; 2.419      ;
; -2.362 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[29]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.194     ; 2.419      ;
; -2.362 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[27]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.194     ; 2.419      ;
; -2.362 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[26]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.194     ; 2.419      ;
; -2.362 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[25]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.194     ; 2.419      ;
; -2.362 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[9]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.194     ; 2.419      ;
; -2.362 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[8]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.194     ; 2.419      ;
; -2.362 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[24]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.194     ; 2.419      ;
; -2.362 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[16]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.194     ; 2.419      ;
; -2.362 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[0]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.194     ; 2.419      ;
; -2.285 ; wb32_avalon16:wb32_avalon16|rdata[14]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[14] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.189     ; 2.347      ;
; -2.242 ; wb32_avalon16:wb32_avalon16|rdata[11]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[11] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.190     ; 2.303      ;
; -2.225 ; wb32_avalon16:wb32_avalon16|rdata[9]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.190     ; 2.286      ;
; -2.221 ; wb32_avalon16:wb32_avalon16|rdata[9]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.190     ; 2.282      ;
; -2.158 ; wb32_avalon16:wb32_avalon16|rdata[1]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.184     ; 2.225      ;
; -2.083 ; wb32_avalon16:wb32_avalon16|rdata[3]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.201     ; 2.133      ;
; -2.080 ; wb32_avalon16:wb32_avalon16|rdata[5]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.201     ; 2.130      ;
; -2.054 ; wb32_avalon16:wb32_avalon16|rdata[15]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.203     ; 2.102      ;
; -2.044 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_ack_o                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.193     ; 2.102      ;
; -2.043 ; wb32_avalon16:wb32_avalon16|rdata[4]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[4]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.202     ; 2.092      ;
; -2.026 ; wb32_avalon16:wb32_avalon16|rdata[2]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[2]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.202     ; 2.075      ;
; -2.026 ; wb32_avalon16:wb32_avalon16|rdata[0]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.202     ; 2.075      ;
; -2.025 ; wb32_avalon16:wb32_avalon16|rdata[6]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.202     ; 2.074      ;
; -2.021 ; wb32_avalon16:wb32_avalon16|rdata[12]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.189     ; 2.083      ;
; -2.018 ; wb32_avalon16:wb32_avalon16|rdata[13]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[13] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.189     ; 2.080      ;
; -1.987 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[28]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.191     ; 2.047      ;
; -1.987 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[12]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.191     ; 2.047      ;
; -1.987 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[14]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.191     ; 2.047      ;
; -1.987 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[30]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.191     ; 2.047      ;
; -1.987 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[7]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.191     ; 2.047      ;
; -1.987 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[10]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.191     ; 2.047      ;
; -1.987 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[2]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.191     ; 2.047      ;
; -1.987 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.191     ; 2.047      ;
; -1.987 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_we_r                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.191     ; 2.047      ;
; -1.987 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.191     ; 2.047      ;
; -1.982 ; wb32_avalon16:wb32_avalon16|rdata[18]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[18] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.214     ; 2.019      ;
; -1.964 ; wb32_avalon16:wb32_avalon16|rdata[11]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[11] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.190     ; 2.025      ;
; -1.954 ; wb32_avalon16:wb32_avalon16|rdata[28]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[28] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.172     ; 2.033      ;
; -1.934 ; wb32_avalon16:wb32_avalon16|rdata[19]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[19] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.172     ; 2.013      ;
; -1.909 ; wb32_avalon16:wb32_avalon16|rdata[24]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.172     ; 1.988      ;
; -1.859 ; wb32_avalon16:wb32_avalon16|rdata[10]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[10] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.203     ; 1.907      ;
; -1.856 ; wb32_avalon16:wb32_avalon16|rdata[6]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.203     ; 1.904      ;
; -1.856 ; wb32_avalon16:wb32_avalon16|rdata[15]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[15] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.203     ; 1.904      ;
; -1.853 ; wb32_avalon16:wb32_avalon16|rdata[26]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[26] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.182     ; 1.922      ;
; -1.846 ; wb32_avalon16:wb32_avalon16|rdata[4]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[4]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.203     ; 1.894      ;
; -1.841 ; wb32_avalon16:wb32_avalon16|rdata[2]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[2]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.202     ; 1.890      ;
; -1.837 ; wb32_avalon16:wb32_avalon16|rdata[8]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.190     ; 1.898      ;
; -1.833 ; wb32_avalon16:wb32_avalon16|rdata[12]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.189     ; 1.895      ;
; -1.824 ; wb32_avalon16:wb32_avalon16|rdata[27]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[27] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.177     ; 1.898      ;
; -1.821 ; wb32_avalon16:wb32_avalon16|rdata[0]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[0]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.202     ; 1.870      ;
; -1.819 ; wb32_avalon16:wb32_avalon16|rdata[7]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.203     ; 1.867      ;
; -1.819 ; wb32_avalon16:wb32_avalon16|rdata[18]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[18] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.202     ; 1.868      ;
; -1.816 ; wb32_avalon16:wb32_avalon16|rdata[29]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[29] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.182     ; 1.885      ;
; -1.815 ; wb32_avalon16:wb32_avalon16|rdata[27]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[27] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.182     ; 1.884      ;
; -1.815 ; wb32_avalon16:wb32_avalon16|rdata[28]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[28] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.177     ; 1.889      ;
; -1.813 ; wb32_avalon16:wb32_avalon16|rdata[13]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[13] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.189     ; 1.875      ;
; -1.810 ; wb32_avalon16:wb32_avalon16|rdata[30]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[30] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.182     ; 1.879      ;
; -1.810 ; wb32_avalon16:wb32_avalon16|rdata[24]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[24] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.177     ; 1.884      ;
; -1.808 ; wb32_avalon16:wb32_avalon16|rdata[17]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[17] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.203     ; 1.856      ;
; -1.759 ; wb32_avalon16:wb32_avalon16|rdata[7]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.203     ; 1.807      ;
+--------+----------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                 ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 5.596 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[29]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.186     ; 19.219     ;
; 5.647 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.186     ; 19.168     ;
; 5.658 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[6]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.186     ; 19.157     ;
; 5.663 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[27]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.186     ; 19.152     ;
; 5.709 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[15] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.186     ; 19.106     ;
; 5.814 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[27] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.186     ; 19.001     ;
; 5.816 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[5]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.186     ; 18.999     ;
; 5.818 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[28]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.186     ; 18.997     ;
; 5.823 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.186     ; 18.992     ;
; 5.850 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.175     ; 18.976     ;
; 5.896 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[18] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.189     ; 18.916     ;
; 5.912 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[25] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.189     ; 18.900     ;
; 5.917 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[26] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.189     ; 18.895     ;
; 5.926 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[25]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.189     ; 18.886     ;
; 5.932 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.189     ; 18.880     ;
; 5.932 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[21] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.175     ; 18.894     ;
; 5.934 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[8]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.175     ; 18.892     ;
; 5.935 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[26]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.189     ; 18.877     ;
; 5.939 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.175     ; 18.887     ;
; 5.946 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[9]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.189     ; 18.866     ;
; 5.978 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[28] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.186     ; 18.837     ;
; 5.979 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[3]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.186     ; 18.836     ;
; 5.979 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[15]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.186     ; 18.836     ;
; 5.979 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[29] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.186     ; 18.836     ;
; 5.983 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.186     ; 18.832     ;
; 6.104 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[11]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.189     ; 18.708     ;
; 6.105 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[16] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.189     ; 18.707     ;
; 6.108 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[16]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.189     ; 18.704     ;
; 6.108 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.189     ; 18.704     ;
; 6.112 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[11] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.189     ; 18.700     ;
; 6.117 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[10]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.189     ; 18.695     ;
; 6.199 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[20] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.175     ; 18.627     ;
; 6.202 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[12]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.175     ; 18.624     ;
; 6.244 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[24]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.189     ; 18.568     ;
; 6.245 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[31]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.189     ; 18.567     ;
; 6.246 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[31] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.189     ; 18.566     ;
; 6.246 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[24] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.189     ; 18.566     ;
; 6.249 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[22] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.189     ; 18.563     ;
; 6.250 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[22]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.189     ; 18.562     ;
; 6.251 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[14] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.189     ; 18.561     ;
; 6.252 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[14]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.189     ; 18.560     ;
; 6.259 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[17] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.175     ; 18.567     ;
; 6.260 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[20]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.175     ; 18.566     ;
; 6.260 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[21]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.175     ; 18.566     ;
; 6.262 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[8]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.175     ; 18.564     ;
; 6.264 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[23]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.175     ; 18.562     ;
; 6.264 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[17]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.175     ; 18.562     ;
; 6.279 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[29]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.196     ; 18.526     ;
; 6.299 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[29]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.185     ; 18.517     ;
; 6.330 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.196     ; 18.475     ;
; 6.341 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[6]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.196     ; 18.464     ;
; 6.346 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[27]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.196     ; 18.459     ;
; 6.347 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[4]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.185     ; 18.469     ;
; 6.348 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[13]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.188     ; 18.465     ;
; 6.348 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[4]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.185     ; 18.468     ;
; 6.350 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.185     ; 18.466     ;
; 6.350 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[2]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.185     ; 18.466     ;
; 6.351 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.185     ; 18.465     ;
; 6.352 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[7]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.185     ; 18.464     ;
; 6.353 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.185     ; 18.463     ;
; 6.361 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[6]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.185     ; 18.455     ;
; 6.366 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[27]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.185     ; 18.450     ;
; 6.392 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[15] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.196     ; 18.413     ;
; 6.412 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[15] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.185     ; 18.404     ;
; 6.497 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[27] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.196     ; 18.308     ;
; 6.499 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[5]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.196     ; 18.306     ;
; 6.501 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[28]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.196     ; 18.304     ;
; 6.506 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.196     ; 18.299     ;
; 6.506 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[18]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.188     ; 18.307     ;
; 6.517 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[27] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.185     ; 18.299     ;
; 6.519 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[5]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.185     ; 18.297     ;
; 6.521 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[28]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.185     ; 18.295     ;
; 6.526 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.185     ; 18.290     ;
; 6.533 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.185     ; 18.283     ;
; 6.547 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|excepttype_o[0]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.189     ; 18.265     ;
; 6.553 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.174     ; 18.274     ;
; 6.579 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[18] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.199     ; 18.223     ;
; 6.595 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[25] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.199     ; 18.207     ;
; 6.599 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[18] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.188     ; 18.214     ;
; 6.600 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[26] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.199     ; 18.202     ;
; 6.609 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[25]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.199     ; 18.193     ;
; 6.615 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[25] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.188     ; 18.198     ;
; 6.615 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[21] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.185     ; 18.201     ;
; 6.615 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.199     ; 18.187     ;
; 6.617 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[8]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.185     ; 18.199     ;
; 6.618 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[26]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.199     ; 18.184     ;
; 6.620 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[26] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.188     ; 18.193     ;
; 6.622 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.185     ; 18.194     ;
; 6.629 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[25]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.188     ; 18.184     ;
; 6.629 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[9]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.199     ; 18.173     ;
; 6.635 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.188     ; 18.178     ;
; 6.635 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[21] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.174     ; 18.192     ;
; 6.637 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[8]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.174     ; 18.190     ;
; 6.638 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[26]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.188     ; 18.175     ;
; 6.642 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.174     ; 18.185     ;
; 6.649 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[9]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.188     ; 18.164     ;
; 6.661 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[28] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.196     ; 18.144     ;
; 6.662 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[3]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.196     ; 18.143     ;
; 6.662 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[15]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.196     ; 18.143     ;
; 6.662 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[29] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.196     ; 18.143     ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.453 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[3]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[3]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[0]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[0]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[1]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[1]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle                                                  ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; config_string_and_timer:config_string_and_timer0|software_int                                           ; config_string_and_timer:config_string_and_timer0|software_int                                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.466 ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_ack                                                     ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_ack                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.467 ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_we                                                      ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_we                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.493 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.785      ;
; 0.493 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.785      ;
; 0.496 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.788      ;
; 0.518 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.810      ;
; 0.518 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.810      ;
; 0.519 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.811      ;
; 0.527 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.818      ;
; 0.530 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.821      ;
; 0.533 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.825      ;
; 0.536 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.828      ;
; 0.624 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|m0_cyc_r                                             ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|next                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.916      ;
; 0.627 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|m1_cyc_r                                             ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|next                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.919      ;
; 0.628 ; rom_wishbone:rom_wishbone0|request_delay                                                                ; rom_wishbone:rom_wishbone0|ram_ack_delay[0]                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.920      ;
; 0.628 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|m1_cyc_r                                            ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|next                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.920      ;
; 0.628 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|m1_cyc_r                                             ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|next                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.919      ;
; 0.640 ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[2]                                       ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[0]                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.932      ;
; 0.643 ; rom_wishbone:rom_wishbone0|ram_ack_delay[1]                                                             ; rom_wishbone:rom_wishbone0|ram_ack_delay[2]                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.935      ;
; 0.644 ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[1]                                       ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[2]                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
; 0.691 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.982      ;
; 0.699 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[8]                                                  ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[7]                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.991      ;
; 0.700 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[6]                                                  ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[5]                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.992      ;
; 0.700 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[2]                                                  ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[1]                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.992      ;
; 0.701 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[4]                                                  ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[3]                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.993      ;
; 0.701 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[3]                                                  ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[2]                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.993      ;
; 0.703 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[5]                                                  ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[4]                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.995      ;
; 0.716 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq                                                   ; wishbone_uart_lite:wishbone_uart_lite0|state.StateOk                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.009      ;
; 0.720 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.011      ;
; 0.723 ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|conf1[3]                                                   ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|pri_out[1]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.014      ;
; 0.756 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.048      ;
; 0.756 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.048      ;
; 0.757 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.049      ;
; 0.758 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.050      ;
; 0.758 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.050      ;
; 0.759 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.051      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.453 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; wb32_avalon16:wb32_avalon16|cnt[0]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[0]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb32_avalon16:wb32_avalon16|cnt[2]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[2]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb32_avalon16:wb32_avalon16|avalon_sdram_write_n_o                                                                                                                               ; wb32_avalon16:wb32_avalon16|avalon_sdram_write_n_o                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb32_avalon16:wb32_avalon16|cnt[1]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[1]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb32_avalon16:wb32_avalon16|cnt[3]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[3]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb32_avalon16:wb32_avalon16|cnt[4]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[4]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb32_avalon16:wb32_avalon16|state.state_idle                                                                                                                                     ; wb32_avalon16:wb32_avalon16|state.state_idle                                                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb32_avalon16:wb32_avalon16|state.state_write_wait_hi                                                                                                                            ; wb32_avalon16:wb32_avalon16|state.state_write_wait_hi                                                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                                                                                                                            ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                                                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb32_avalon16:wb32_avalon16|state.state_read_wait_hi                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_wait_hi                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb32_avalon16:wb32_avalon16|state.state_read_wait_lo                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_wait_lo                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.502 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                            ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.795      ;
; 0.508 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.801      ;
; 0.526 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.818      ;
; 0.526 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[21]                                                                                                                           ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[39] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[11]                                                                                                                           ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[29] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; wb32_avalon16:wb32_avalon16|state.state_read_wait_lo                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_byte_hi                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.819      ;
; 0.528 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[7]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[25] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.820      ;
; 0.528 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[6]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[24] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[3]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[21] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.820      ;
; 0.529 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[5]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[23] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.821      ;
; 0.529 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[4]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[22] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.821      ;
; 0.529 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[2]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[20] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.821      ;
; 0.543 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.836      ;
; 0.544 ; wb32_avalon16:wb32_avalon16|state.state_write_wait_lo                                                                                                                            ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[7]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.836      ;
; 0.547 ; wb32_avalon16:wb32_avalon16|state.state_write_wait_lo                                                                                                                            ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[10]                                                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.839      ;
; 0.558 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.851      ;
; 0.582 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.875      ;
; 0.592 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.883      ;
; 0.592 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.883      ;
; 0.592 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.883      ;
; 0.592 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.883      ;
; 0.592 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.883      ;
; 0.593 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.884      ;
; 0.602 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.894      ;
; 0.610 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.902      ;
; 0.640 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[22] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_addr[4]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.932      ;
; 0.641 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[17] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_dqm[1]                                                                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.933      ;
; 0.643 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[16] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0]                                                                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.935      ;
; 0.644 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[25] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_addr[7]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.936      ;
; 0.646 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[21] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_addr[3]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.938      ;
; 0.650 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.942      ;
; 0.650 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.942      ;
; 0.674 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.966      ;
; 0.678 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[8]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[8]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.971      ;
; 0.685 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.978      ;
; 0.691 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[0]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[0]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.983      ;
; 0.696 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.987      ;
; 0.698 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[17] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_dqm[1]                                                                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.990      ;
; 0.699 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                            ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.991      ;
; 0.701 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_valid                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.994      ;
; 0.702 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.994      ;
; 0.718 ; wb32_avalon16:wb32_avalon16|state.state_read_byte_hi                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_wait_hi                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.010      ;
; 0.721 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[16] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0]                                                                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.013      ;
; 0.723 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[9]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[27] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.016      ;
; 0.724 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.017      ;
; 0.724 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[14]                                                                                                                           ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.017      ;
; 0.725 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[15]                                                                                                                           ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[33] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.018      ;
; 0.726 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[8]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[26] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.018      ;
; 0.734 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.025      ;
; 0.742 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.033      ;
; 0.744 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[19] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_addr[1]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.036      ;
; 0.748 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_addr[8]                                                                                                  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.040      ;
; 0.757 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.048      ;
; 0.763 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                              ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.055      ;
; 0.775 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.067      ;
; 0.781 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.074      ;
; 0.783 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.075      ;
; 0.785 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.077      ;
; 0.787 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                              ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.079      ;
; 0.788 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.079      ;
; 0.791 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.083      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[5]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[5]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|csr:csr0|mstatus_sie[1]                     ; openriscv:openriscv0|csr:csr0|mstatus_sie[1]                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[5]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[5]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[12]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[12]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[31]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[31]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[2]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[2]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_csr_reg_data[31]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_csr_reg_data[31]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[11]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[11]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[1]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[1]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|is_in_delayslot_o              ; openriscv:openriscv0|id_ex:id_ex0|is_in_delayslot_o              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[8]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[8]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[7]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[7]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[3]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[3]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[15]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[15]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[7]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[7]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|csr:csr0|mstatus_mpie[7]                    ; openriscv:openriscv0|csr:csr0|mstatus_mpie[7]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|csr:csr0|mstatus_mie[3]                     ; openriscv:openriscv0|csr:csr0|mstatus_mie[3]                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit                  ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[18]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[18]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[16]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[16]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[19]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[19]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[31]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[31]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[30]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[30]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[28]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[28]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[29]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[29]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[6]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[6]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[7]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[7]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[4]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[4]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[5]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[5]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[2]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[2]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[1]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[1]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[3]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[3]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[0]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[0]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[6]            ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[6]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[4]            ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[4]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[3]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[3]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[1]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[1]                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[10]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[10]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[4]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[4]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[9]               ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[9]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|csr:csr0|mstatus_vm[27]                     ; openriscv:openriscv0|csr:csr0|mstatus_vm[27]                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[2]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[2]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[1]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[1]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[13]              ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[13]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[0]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[0]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_wreg                        ; openriscv:openriscv0|id_ex:id_ex0|ex_wreg                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[2]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[2]                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[6]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[6]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|csr:csr0|mscounteren_tm[1]                  ; openriscv:openriscv0|csr:csr0|mscounteren_tm[1]                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|csr:csr0|mucounteren_tm[1]                  ; openriscv:openriscv0|csr:csr0|mucounteren_tm[1]                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[3]               ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[3]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[0]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[0]                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[8]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[8]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|if_id:if_id0|id_not_stall                   ; openriscv:openriscv0|if_id:if_id0|id_not_stall                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[11]              ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[11]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[8]               ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[8]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[21]              ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[21]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[21]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[21]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[23]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[23]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[22]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[22]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[20]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[20]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[26]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[26]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[27]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[27]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[24]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[24]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[25]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[25]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[13]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[13]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[15]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[15]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[9]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[9]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[11]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[11]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[0]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[0]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.466 ; openriscv:openriscv0|ex_mem:ex_mem0|div_started_o                ; openriscv:openriscv0|ex_mem:ex_mem0|div_started_o                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|req_cnt[0] ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|req_cnt[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.467 ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|req_cnt[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|req_cnt[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.758      ;
; 0.507 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[2]             ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[2]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.799      ;
; 0.510 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[28]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[28]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[0]             ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[0]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[25]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[25]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.801      ;
; 0.510 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[12]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.801      ;
; 0.511 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[26]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[26]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.802      ;
; 0.511 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[24]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[24]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.802      ;
; 0.511 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[15]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[15]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.802      ;
; 0.511 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[14]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.802      ;
; 0.512 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[29]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[29]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.804      ;
; 0.512 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[13]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[13]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.803      ;
; 0.526 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[30]             ; openriscv:openriscv0|csr:csr0|sbadaddr[30]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[29]             ; openriscv:openriscv0|csr:csr0|sbadaddr[29]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[23]             ; openriscv:openriscv0|csr:csr0|sbadaddr[23]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[27]             ; openriscv:openriscv0|csr:csr0|sbadaddr[27]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[6]              ; openriscv:openriscv0|csr:csr0|mbadaddr[6]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.820      ;
; 0.528 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[8]              ; openriscv:openriscv0|csr:csr0|mbadaddr[8]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.820      ;
; 0.530 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[5]              ; openriscv:openriscv0|csr:csr0|mbadaddr[5]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.822      ;
; 0.532 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[31]         ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[31]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.824      ;
; 0.534 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[19]         ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[19]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.826      ;
; 0.534 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[5]          ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[5]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.826      ;
; 0.534 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[3]          ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[3]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.826      ;
; 0.535 ; openriscv:openriscv0|if_id:if_id0|id_inst[11]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_wd[4]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.827      ;
; 0.535 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[7]          ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[7]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.827      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                                                         ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -3.204 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.101     ; 3.354      ;
; -3.204 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.101     ; 3.354      ;
; -3.204 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.101     ; 3.354      ;
; -3.204 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.101     ; 3.354      ;
; -3.204 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.101     ; 3.354      ;
; -3.204 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.101     ; 3.354      ;
; -2.973 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[5]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.193     ; 2.891      ;
; -2.973 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[7]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.193     ; 2.891      ;
; -2.926 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[14]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.209     ; 2.828      ;
; -2.921 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[13]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.210     ; 2.822      ;
; -2.921 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[15]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.210     ; 2.822      ;
; -2.907 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[12]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.209     ; 2.809      ;
; -2.907 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[10]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.209     ; 2.809      ;
; -2.905 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[9]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.211     ; 2.805      ;
; -2.892 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.093     ; 2.917      ;
; -2.892 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.093     ; 2.917      ;
; -2.864 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[11]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.212     ; 2.763      ;
; -2.864 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[8]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.212     ; 2.763      ;
; -2.841 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.109     ; 2.850      ;
; -2.835 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.110     ; 2.843      ;
; -2.835 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.110     ; 2.843      ;
; -2.813 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.109     ; 2.822      ;
; -2.813 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.109     ; 2.822      ;
; -2.809 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.111     ; 2.816      ;
; -2.785 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[4]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.194     ; 2.702      ;
; -2.785 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.194     ; 2.702      ;
; -2.776 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.100     ; 2.927      ;
; -2.775 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.080     ; 2.946      ;
; -2.775 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.080     ; 2.946      ;
; -2.775 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.080     ; 2.946      ;
; -2.775 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.080     ; 2.946      ;
; -2.771 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.112     ; 2.777      ;
; -2.771 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.112     ; 2.777      ;
; -2.762 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.080     ; 2.933      ;
; -2.762 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.080     ; 2.933      ;
; -2.762 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.080     ; 2.933      ;
; -2.762 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.080     ; 2.933      ;
; -2.762 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.080     ; 2.933      ;
; -2.762 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.080     ; 2.933      ;
; -2.762 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.080     ; 2.933      ;
; -2.762 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.080     ; 2.933      ;
; -2.762 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.080     ; 2.933      ;
; -2.735 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.098     ; 2.888      ;
; -2.735 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.098     ; 2.888      ;
; -2.735 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.098     ; 2.888      ;
; -2.735 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.098     ; 2.888      ;
; -2.735 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.098     ; 2.888      ;
; -2.713 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.080     ; 2.884      ;
; -2.713 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.080     ; 2.884      ;
; -2.713 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.080     ; 2.884      ;
; -2.713 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[3]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.193     ; 2.631      ;
; -2.713 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.193     ; 2.631      ;
; -2.713 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.080     ; 2.884      ;
; -2.713 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.080     ; 2.884      ;
; -2.713 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.080     ; 2.884      ;
; -2.711 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.085     ; 2.711      ;
; -2.711 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.085     ; 2.711      ;
; -2.704 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.094     ; 2.728      ;
; -2.704 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.094     ; 2.728      ;
; -2.692 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.099     ; 2.844      ;
; -2.692 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_valid                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.099     ; 2.844      ;
; -2.692 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.099     ; 2.844      ;
; -2.692 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.099     ; 2.844      ;
; -2.692 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.099     ; 2.844      ;
; -2.692 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.099     ; 2.844      ;
; -2.692 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.099     ; 2.844      ;
; -2.692 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.099     ; 2.844      ;
; -2.686 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.093     ; 2.844      ;
; -2.660 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.101     ; 2.644      ;
; -2.657 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.098     ; 2.810      ;
; -2.657 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.098     ; 2.810      ;
; -2.657 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.098     ; 2.810      ;
; -2.657 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.098     ; 2.810      ;
; -2.657 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.098     ; 2.810      ;
; -2.657 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.098     ; 2.810      ;
; -2.654 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.102     ; 2.637      ;
; -2.654 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.098     ; 2.807      ;
; -2.654 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.098     ; 2.807      ;
; -2.654 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.098     ; 2.807      ;
; -2.654 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.102     ; 2.637      ;
; -2.654 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.098     ; 2.807      ;
; -2.632 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.101     ; 2.616      ;
; -2.632 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.093     ; 2.657      ;
; -2.632 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.093     ; 2.657      ;
; -2.632 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.101     ; 2.616      ;
; -2.628 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.103     ; 2.610      ;
; -2.628 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.093     ; 2.786      ;
; -2.628 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.093     ; 2.786      ;
; -2.628 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.093     ; 2.786      ;
; -2.628 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.093     ; 2.786      ;
; -2.628 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.093     ; 2.786      ;
; -2.628 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.093     ; 2.786      ;
; -2.590 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.104     ; 2.571      ;
; -2.590 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.104     ; 2.571      ;
; -2.523 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.086     ; 2.522      ;
; -2.523 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.086     ; 2.522      ;
; -2.451 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.085     ; 2.451      ;
; -2.451 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.085     ; 2.451      ;
; -2.438 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[6]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.195     ; 2.354      ;
; -2.438 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.195     ; 2.354      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                                                         ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 1.747 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.040      ;
; 1.747 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.040      ;
; 1.747 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.040      ;
; 1.747 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.040      ;
; 1.747 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.040      ;
; 1.747 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.040      ;
; 1.747 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.040      ;
; 1.774 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.052      ;
; 1.774 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.052      ;
; 1.774 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.052      ;
; 1.774 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.052      ;
; 1.774 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.052      ;
; 1.774 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.052      ;
; 1.774 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.052      ;
; 1.774 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.052      ;
; 1.794 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 1.985      ;
; 1.794 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 1.985      ;
; 1.805 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.083      ;
; 1.805 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.083      ;
; 1.805 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.083      ;
; 1.805 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.083      ;
; 1.805 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.083      ;
; 1.805 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.083      ;
; 1.805 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.083      ;
; 1.805 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.083      ;
; 1.805 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.083      ;
; 1.805 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.083      ;
; 2.030 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.051      ; 2.222      ;
; 2.030 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.051      ; 2.222      ;
; 2.038 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.317      ;
; 2.038 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.317      ;
; 2.038 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.317      ;
; 2.038 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.317      ;
; 2.038 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.317      ;
; 2.044 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.323      ;
; 2.044 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.323      ;
; 2.044 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.323      ;
; 2.044 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.323      ;
; 2.044 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.323      ;
; 2.044 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.323      ;
; 2.044 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.323      ;
; 2.044 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.323      ;
; 2.101 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.051      ; 2.293      ;
; 2.101 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.051      ; 2.293      ;
; 2.128 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 2.291      ;
; 2.128 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 2.291      ;
; 2.170 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.378      ;
; 2.170 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.378      ;
; 2.209 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 2.418      ;
; 2.212 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.422      ;
; 2.212 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.422      ;
; 2.223 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 2.532      ;
; 2.223 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 2.532      ;
; 2.223 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 2.532      ;
; 2.223 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 2.532      ;
; 2.226 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 2.435      ;
; 2.226 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 2.435      ;
; 2.229 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.440      ;
; 2.235 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.543      ;
; 2.235 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.543      ;
; 2.235 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.543      ;
; 2.235 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.543      ;
; 2.235 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.543      ;
; 2.235 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.543      ;
; 2.248 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.526      ;
; 2.248 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.526      ;
; 2.248 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.526      ;
; 2.248 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.526      ;
; 2.248 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.526      ;
; 2.248 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.526      ;
; 2.249 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_valid                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.557      ;
; 2.249 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 2.442      ;
; 2.249 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.557      ;
; 2.249 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.557      ;
; 2.249 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.557      ;
; 2.249 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.557      ;
; 2.249 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.557      ;
; 2.249 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.557      ;
; 2.249 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.557      ;
; 2.249 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 2.442      ;
; 2.279 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.062     ; 2.276      ;
; 2.279 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[6]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.062     ; 2.276      ;
; 2.302 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.581      ;
; 2.305 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 2.614      ;
; 2.305 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 2.614      ;
; 2.305 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 2.614      ;
; 2.305 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 2.614      ;
; 2.305 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 2.614      ;
; 2.317 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.610      ;
; 2.317 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.610      ;
; 2.317 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.610      ;
; 2.317 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.610      ;
; 2.317 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.610      ;
; 2.317 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.610      ;
; 2.364 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 2.528      ;
; 2.364 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 2.528      ;
; 2.398 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.690      ;
; 2.398 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.690      ;
; 2.398 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.690      ;
; 2.398 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.690      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                               ;
+------------+-----------------+-----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------+------+
; 33.99 MHz  ; 33.99 MHz       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 86.07 MHz  ; 86.07 MHz       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 141.88 MHz ; 141.88 MHz      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+-----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                 ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -6.798 ; -1490.571     ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; -2.254 ; -238.961      ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 7.210  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.402 ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.402 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                              ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -3.009 ; -341.191      ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                              ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 1.556 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                   ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] ; -4.194 ; -4.261        ;
; clk_50                                                    ; -3.000 ; -3.000        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -2.237 ; -930.918      ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 12.157 ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 24.497 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                           ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -6.798 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.104     ; 6.819      ;
; -6.695 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.103     ; 6.717      ;
; -6.678 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.105     ; 6.698      ;
; -6.634 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.104     ; 6.655      ;
; -6.568 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.105     ; 6.588      ;
; -6.563 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.103     ; 6.585      ;
; -6.535 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.092     ; 6.568      ;
; -6.473 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.098     ; 6.627      ;
; -6.451 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.098     ; 6.605      ;
; -6.433 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.088     ; 6.470      ;
; -6.432 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.091     ; 6.466      ;
; -6.420 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.098     ; 6.574      ;
; -6.418 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.103     ; 6.440      ;
; -6.415 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.093     ; 6.447      ;
; -6.397 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.088     ; 6.434      ;
; -6.371 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.103     ; 6.393      ;
; -6.371 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.092     ; 6.404      ;
; -6.356 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.092     ; 6.389      ;
; -6.327 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[29] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.102     ; 6.350      ;
; -6.315 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.102     ; 6.338      ;
; -6.305 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.093     ; 6.337      ;
; -6.300 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.091     ; 6.334      ;
; -6.298 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.104     ; 6.319      ;
; -6.280 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[28] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.103     ; 6.302      ;
; -6.268 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.102     ; 6.291      ;
; -6.254 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.103     ; 6.276      ;
; -6.253 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.091     ; 6.287      ;
; -6.251 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.104     ; 6.272      ;
; -6.250 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.089     ; 6.413      ;
; -6.250 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.089     ; 6.413      ;
; -6.243 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.097     ; 6.398      ;
; -6.236 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.093     ; 6.268      ;
; -6.231 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.089     ; 6.267      ;
; -6.227 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.087     ; 6.265      ;
; -6.224 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[29] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.101     ; 6.248      ;
; -6.210 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.086     ; 6.376      ;
; -6.207 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.103     ; 6.229      ;
; -6.207 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[29] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.103     ; 6.229      ;
; -6.192 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.092     ; 6.225      ;
; -6.188 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.086     ; 6.354      ;
; -6.188 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.104     ; 6.209      ;
; -6.183 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.102     ; 6.206      ;
; -6.177 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[28] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.102     ; 6.200      ;
; -6.171 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.098     ; 6.325      ;
; -6.170 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.076     ; 6.219      ;
; -6.163 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[29] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.102     ; 6.186      ;
; -6.160 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[28] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.104     ; 6.181      ;
; -6.157 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.086     ; 6.323      ;
; -6.149 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.088     ; 6.313      ;
; -6.141 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.104     ; 6.162      ;
; -6.136 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.102     ; 6.159      ;
; -6.134 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.076     ; 6.183      ;
; -6.131 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[34] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.103     ; 6.153      ;
; -6.126 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.093     ; 6.158      ;
; -6.121 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.091     ; 6.155      ;
; -6.116 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[28] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.103     ; 6.138      ;
; -6.101 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[38] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.103     ; 6.123      ;
; -6.101 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.090     ; 6.136      ;
; -6.097 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[29] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.103     ; 6.119      ;
; -6.093 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.097     ; 6.248      ;
; -6.092 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[29] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.101     ; 6.116      ;
; -6.092 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.090     ; 6.127      ;
; -6.082 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.103     ; 6.104      ;
; -6.072 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[37] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.103     ; 6.094      ;
; -6.071 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.097     ; 6.226      ;
; -6.070 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.088     ; 6.234      ;
; -6.066 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.102     ; 6.089      ;
; -6.053 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.087     ; 6.091      ;
; -6.050 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[28] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.104     ; 6.071      ;
; -6.046 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.097     ; 6.201      ;
; -6.045 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[39] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.102     ; 6.068      ;
; -6.045 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[28] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.102     ; 6.068      ;
; -6.040 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.097     ; 6.195      ;
; -6.031 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.086     ; 6.197      ;
; -6.031 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.103     ; 6.053      ;
; -6.028 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[34] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.102     ; 6.051      ;
; -6.024 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.097     ; 6.179      ;
; -6.017 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.087     ; 6.055      ;
; -6.011 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[34] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.104     ; 6.032      ;
; -6.009 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.086     ; 6.175      ;
; -6.006 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.087     ; 6.044      ;
; -6.002 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[29] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.096     ; 6.158      ;
; -5.998 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[38] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.102     ; 6.021      ;
; -5.993 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.097     ; 6.148      ;
; -5.991 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.076     ; 6.040      ;
; -5.981 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[38] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.104     ; 6.002      ;
; -5.980 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.085     ; 6.147      ;
; -5.980 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[29] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.096     ; 6.136      ;
; -5.978 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.086     ; 6.144      ;
; -5.970 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.087     ; 6.008      ;
; -5.969 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[37] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.102     ; 5.992      ;
; -5.968 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.077     ; 6.016      ;
; -5.967 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[34] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.103     ; 5.989      ;
; -5.964 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.075     ; 6.014      ;
; -5.963 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.101     ; 5.987      ;
; -5.963 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.102     ; 5.986      ;
; -5.962 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[29] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.086     ; 6.001      ;
; -5.957 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.087     ; 5.995      ;
; -5.955 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[28] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.097     ; 6.110      ;
; -5.955 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.076     ; 6.004      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+--------+----------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                              ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -2.254 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[7]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.168     ; 2.338      ;
; -2.254 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[6]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.168     ; 2.338      ;
; -2.254 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[4]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.168     ; 2.338      ;
; -2.254 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[3]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.168     ; 2.338      ;
; -2.254 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[8]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.168     ; 2.338      ;
; -2.234 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[1]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.170     ; 2.316      ;
; -2.234 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[14]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.170     ; 2.316      ;
; -2.234 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[15]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.170     ; 2.316      ;
; -2.234 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[12]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.170     ; 2.316      ;
; -2.231 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[21]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.164     ; 2.319      ;
; -2.231 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[5]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.164     ; 2.319      ;
; -2.231 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[20]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.164     ; 2.319      ;
; -2.231 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[4]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.164     ; 2.319      ;
; -2.231 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[19]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.164     ; 2.319      ;
; -2.231 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[3]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.164     ; 2.319      ;
; -2.231 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[2]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.164     ; 2.319      ;
; -2.231 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[18]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.164     ; 2.319      ;
; -2.231 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[17]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.164     ; 2.319      ;
; -2.231 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[1]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.164     ; 2.319      ;
; -2.231 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[20]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.164     ; 2.319      ;
; -2.231 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[18]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.164     ; 2.319      ;
; -2.231 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[19]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.164     ; 2.319      ;
; -2.227 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[31]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.169     ; 2.310      ;
; -2.227 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[15]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.169     ; 2.310      ;
; -2.227 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[11]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.169     ; 2.310      ;
; -2.227 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[23]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.169     ; 2.310      ;
; -2.227 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[22]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.169     ; 2.310      ;
; -2.227 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[6]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.169     ; 2.310      ;
; -2.203 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[5]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.168     ; 2.287      ;
; -2.203 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[17]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.168     ; 2.287      ;
; -2.203 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[16]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.168     ; 2.287      ;
; -2.203 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[13]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.170     ; 2.285      ;
; -2.203 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[10]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.170     ; 2.285      ;
; -2.203 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[11]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.170     ; 2.285      ;
; -2.203 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[21]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.168     ; 2.287      ;
; -2.203 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[9]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.170     ; 2.285      ;
; -2.203 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[2]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.170     ; 2.285      ;
; -2.203 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[1]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.168     ; 2.287      ;
; -2.203 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[0]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.170     ; 2.285      ;
; -2.203 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[3]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.170     ; 2.285      ;
; -2.195 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[29]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.170     ; 2.277      ;
; -2.195 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[13]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.170     ; 2.277      ;
; -2.195 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[27]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.170     ; 2.277      ;
; -2.195 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[26]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.170     ; 2.277      ;
; -2.195 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[25]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.170     ; 2.277      ;
; -2.195 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[9]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.170     ; 2.277      ;
; -2.195 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[8]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.170     ; 2.277      ;
; -2.195 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[24]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.170     ; 2.277      ;
; -2.195 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[16]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.170     ; 2.277      ;
; -2.195 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[0]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.170     ; 2.277      ;
; -2.120 ; wb32_avalon16:wb32_avalon16|rdata[14]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[14] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.166     ; 2.206      ;
; -2.077 ; wb32_avalon16:wb32_avalon16|rdata[11]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[11] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.165     ; 2.164      ;
; -2.042 ; wb32_avalon16:wb32_avalon16|rdata[9]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.165     ; 2.129      ;
; -2.039 ; wb32_avalon16:wb32_avalon16|rdata[9]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.165     ; 2.126      ;
; -2.004 ; wb32_avalon16:wb32_avalon16|rdata[1]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.162     ; 2.094      ;
; -1.933 ; wb32_avalon16:wb32_avalon16|rdata[3]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.176     ; 2.009      ;
; -1.931 ; wb32_avalon16:wb32_avalon16|rdata[5]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.176     ; 2.007      ;
; -1.902 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_ack_o                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.168     ; 1.986      ;
; -1.882 ; wb32_avalon16:wb32_avalon16|rdata[15]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.177     ; 1.957      ;
; -1.873 ; wb32_avalon16:wb32_avalon16|rdata[4]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[4]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.177     ; 1.948      ;
; -1.861 ; wb32_avalon16:wb32_avalon16|rdata[2]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[2]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.177     ; 1.936      ;
; -1.859 ; wb32_avalon16:wb32_avalon16|rdata[6]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.177     ; 1.934      ;
; -1.859 ; wb32_avalon16:wb32_avalon16|rdata[0]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.177     ; 1.934      ;
; -1.857 ; wb32_avalon16:wb32_avalon16|rdata[12]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.165     ; 1.944      ;
; -1.853 ; wb32_avalon16:wb32_avalon16|rdata[13]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[13] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.165     ; 1.940      ;
; -1.838 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[28]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.167     ; 1.923      ;
; -1.838 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[30]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.167     ; 1.923      ;
; -1.838 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[14]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.167     ; 1.923      ;
; -1.838 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[12]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.167     ; 1.923      ;
; -1.838 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[10]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.167     ; 1.923      ;
; -1.838 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[7]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.167     ; 1.923      ;
; -1.838 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[2]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.167     ; 1.923      ;
; -1.838 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.167     ; 1.923      ;
; -1.838 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_we_r                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.167     ; 1.923      ;
; -1.838 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.167     ; 1.923      ;
; -1.818 ; wb32_avalon16:wb32_avalon16|rdata[18]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[18] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.185     ; 1.885      ;
; -1.810 ; wb32_avalon16:wb32_avalon16|rdata[11]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[11] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.165     ; 1.897      ;
; -1.796 ; wb32_avalon16:wb32_avalon16|rdata[28]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[28] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.149     ; 1.899      ;
; -1.781 ; wb32_avalon16:wb32_avalon16|rdata[19]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[19] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.149     ; 1.884      ;
; -1.756 ; wb32_avalon16:wb32_avalon16|rdata[24]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.149     ; 1.859      ;
; -1.721 ; wb32_avalon16:wb32_avalon16|rdata[10]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[10] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.177     ; 1.796      ;
; -1.715 ; wb32_avalon16:wb32_avalon16|rdata[6]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.178     ; 1.789      ;
; -1.714 ; wb32_avalon16:wb32_avalon16|rdata[15]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[15] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.177     ; 1.789      ;
; -1.714 ; wb32_avalon16:wb32_avalon16|rdata[26]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[26] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.157     ; 1.809      ;
; -1.702 ; wb32_avalon16:wb32_avalon16|rdata[2]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[2]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.177     ; 1.777      ;
; -1.700 ; wb32_avalon16:wb32_avalon16|rdata[8]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.165     ; 1.787      ;
; -1.700 ; wb32_avalon16:wb32_avalon16|rdata[4]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[4]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.178     ; 1.774      ;
; -1.693 ; wb32_avalon16:wb32_avalon16|rdata[12]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.164     ; 1.781      ;
; -1.677 ; wb32_avalon16:wb32_avalon16|rdata[0]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[0]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.177     ; 1.752      ;
; -1.676 ; wb32_avalon16:wb32_avalon16|rdata[7]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.177     ; 1.751      ;
; -1.676 ; wb32_avalon16:wb32_avalon16|rdata[29]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[29] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.157     ; 1.771      ;
; -1.675 ; wb32_avalon16:wb32_avalon16|rdata[27]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[27] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.157     ; 1.770      ;
; -1.672 ; wb32_avalon16:wb32_avalon16|rdata[18]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[18] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.174     ; 1.750      ;
; -1.672 ; wb32_avalon16:wb32_avalon16|rdata[13]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[13] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.166     ; 1.758      ;
; -1.671 ; wb32_avalon16:wb32_avalon16|rdata[27]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[27] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.152     ; 1.771      ;
; -1.671 ; wb32_avalon16:wb32_avalon16|rdata[30]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[30] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.157     ; 1.766      ;
; -1.663 ; wb32_avalon16:wb32_avalon16|rdata[28]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[28] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.152     ; 1.763      ;
; -1.660 ; wb32_avalon16:wb32_avalon16|rdata[24]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[24] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.152     ; 1.760      ;
; -1.621 ; wb32_avalon16:wb32_avalon16|rdata[20]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[20] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.152     ; 1.721      ;
; -1.620 ; wb32_avalon16:wb32_avalon16|rdata[31]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.156     ; 1.716      ;
+--------+----------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                 ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 7.210 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[29]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.162     ; 17.630     ;
; 7.260 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.162     ; 17.580     ;
; 7.268 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[6]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.162     ; 17.572     ;
; 7.274 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[27]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.162     ; 17.566     ;
; 7.319 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[15] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.162     ; 17.521     ;
; 7.410 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[27] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.162     ; 17.430     ;
; 7.411 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[5]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.162     ; 17.429     ;
; 7.414 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[28]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.162     ; 17.426     ;
; 7.419 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.162     ; 17.421     ;
; 7.451 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.155     ; 17.396     ;
; 7.498 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[18] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.166     ; 17.338     ;
; 7.511 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[26] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.165     ; 17.326     ;
; 7.522 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[25] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.166     ; 17.314     ;
; 7.533 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[25]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.166     ; 17.303     ;
; 7.534 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.165     ; 17.303     ;
; 7.534 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[26]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.165     ; 17.303     ;
; 7.537 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[21] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.155     ; 17.310     ;
; 7.540 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[8]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.155     ; 17.307     ;
; 7.543 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.155     ; 17.304     ;
; 7.546 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[9]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.165     ; 17.291     ;
; 7.568 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[15]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.162     ; 17.272     ;
; 7.568 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[28] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.162     ; 17.272     ;
; 7.569 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[3]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.162     ; 17.271     ;
; 7.569 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[29] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.162     ; 17.271     ;
; 7.572 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.162     ; 17.268     ;
; 7.643 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[17]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.155     ; 17.204     ;
; 7.682 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[11]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.165     ; 17.155     ;
; 7.684 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[16] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.165     ; 17.153     ;
; 7.687 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[16]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.165     ; 17.150     ;
; 7.688 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.165     ; 17.149     ;
; 7.692 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[11] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.165     ; 17.145     ;
; 7.698 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[10]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.165     ; 17.139     ;
; 7.749 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[8]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.155     ; 17.098     ;
; 7.765 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[31]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.166     ; 17.071     ;
; 7.781 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[14] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.166     ; 17.055     ;
; 7.783 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[20] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.155     ; 17.064     ;
; 7.787 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[12]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.155     ; 17.060     ;
; 7.793 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[17] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.155     ; 17.054     ;
; 7.795 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[14]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.166     ; 17.041     ;
; 7.820 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[24]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.166     ; 17.016     ;
; 7.822 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[24] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.166     ; 17.014     ;
; 7.823 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[31] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.166     ; 17.013     ;
; 7.826 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[22] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.166     ; 17.010     ;
; 7.827 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[22]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.166     ; 17.009     ;
; 7.840 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[21]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.155     ; 17.007     ;
; 7.841 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[20]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.155     ; 17.006     ;
; 7.844 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[29]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.159     ; 16.999     ;
; 7.844 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[23]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.155     ; 17.003     ;
; 7.894 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.159     ; 16.949     ;
; 7.902 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[6]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.159     ; 16.941     ;
; 7.908 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[27]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.159     ; 16.935     ;
; 7.917 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.170     ; 16.915     ;
; 7.917 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[29]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.170     ; 16.915     ;
; 7.921 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[4]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.163     ; 16.918     ;
; 7.923 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[4]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.163     ; 16.916     ;
; 7.924 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[2]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.163     ; 16.915     ;
; 7.925 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.163     ; 16.914     ;
; 7.926 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[7]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.163     ; 16.913     ;
; 7.927 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.163     ; 16.912     ;
; 7.943 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[6]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.170     ; 16.889     ;
; 7.945 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[13]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.166     ; 16.891     ;
; 7.950 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[27]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.170     ; 16.882     ;
; 7.953 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[15] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.159     ; 16.890     ;
; 8.026 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[15] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.170     ; 16.806     ;
; 8.044 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[27] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.159     ; 16.799     ;
; 8.045 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[5]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.159     ; 16.798     ;
; 8.048 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[28]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.159     ; 16.795     ;
; 8.053 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.159     ; 16.790     ;
; 8.073 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[18]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.166     ; 16.763     ;
; 8.085 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.152     ; 16.765     ;
; 8.087 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[27] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.170     ; 16.745     ;
; 8.089 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[5]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.170     ; 16.743     ;
; 8.092 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[28]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.170     ; 16.740     ;
; 8.097 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.170     ; 16.735     ;
; 8.101 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.163     ; 16.738     ;
; 8.131 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|excepttype_o[0]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.167     ; 16.704     ;
; 8.132 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[18] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.163     ; 16.707     ;
; 8.134 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[25] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.174     ; 16.694     ;
; 8.145 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[26] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.162     ; 16.695     ;
; 8.151 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.173     ; 16.678     ;
; 8.155 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[25]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.174     ; 16.673     ;
; 8.156 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[25] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.163     ; 16.683     ;
; 8.158 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[26]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.173     ; 16.671     ;
; 8.163 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[21] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.163     ; 16.676     ;
; 8.165 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[8]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.163     ; 16.674     ;
; 8.167 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[25]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.163     ; 16.672     ;
; 8.168 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[26]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.162     ; 16.672     ;
; 8.168 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.162     ; 16.672     ;
; 8.171 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[21] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.152     ; 16.679     ;
; 8.173 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[9]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.173     ; 16.656     ;
; 8.174 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[8]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.152     ; 16.676     ;
; 8.174 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[18] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.174     ; 16.654     ;
; 8.177 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.152     ; 16.673     ;
; 8.180 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[9]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.162     ; 16.660     ;
; 8.192 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[26] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.173     ; 16.637     ;
; 8.202 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[15]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.159     ; 16.641     ;
; 8.202 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[28] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.159     ; 16.641     ;
; 8.203 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[3]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.159     ; 16.640     ;
; 8.203 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[29] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.159     ; 16.640     ;
; 8.206 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.159     ; 16.637     ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.402 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[3]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[3]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[0]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[0]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[1]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[1]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; config_string_and_timer:config_string_and_timer0|software_int                                           ; config_string_and_timer:config_string_and_timer0|software_int                                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle                                                  ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.418 ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_ack                                                     ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_ack                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.419 ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_we                                                      ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_we                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.684      ;
; 0.456 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.722      ;
; 0.456 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.722      ;
; 0.459 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.725      ;
; 0.485 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.751      ;
; 0.486 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.752      ;
; 0.486 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.752      ;
; 0.492 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.758      ;
; 0.495 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.760      ;
; 0.498 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.764      ;
; 0.503 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.769      ;
; 0.579 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|m0_cyc_r                                             ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|next                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.845      ;
; 0.582 ; rom_wishbone:rom_wishbone0|request_delay                                                                ; rom_wishbone:rom_wishbone0|ram_ack_delay[0]                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.848      ;
; 0.582 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|m1_cyc_r                                            ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|next                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.848      ;
; 0.582 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|m1_cyc_r                                             ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|next                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.848      ;
; 0.583 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|m1_cyc_r                                             ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|next                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.848      ;
; 0.599 ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[2]                                       ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[0]                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.864      ;
; 0.600 ; rom_wishbone:rom_wishbone0|ram_ack_delay[1]                                                             ; rom_wishbone:rom_wishbone0|ram_ack_delay[2]                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.866      ;
; 0.603 ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[1]                                       ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[2]                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.868      ;
; 0.647 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[8]                                                  ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[7]                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.913      ;
; 0.647 ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|conf1[3]                                                   ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|pri_out[1]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.912      ;
; 0.648 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[6]                                                  ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[5]                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.914      ;
; 0.648 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[3]                                                  ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[2]                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.914      ;
; 0.648 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[2]                                                  ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[1]                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.914      ;
; 0.649 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[4]                                                  ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[3]                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.915      ;
; 0.650 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.916      ;
; 0.650 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[5]                                                  ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[4]                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.916      ;
; 0.671 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq                                                   ; wishbone_uart_lite:wishbone_uart_lite0|state.StateOk                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.938      ;
; 0.674 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.939      ;
; 0.702 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.968      ;
; 0.705 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.971      ;
; 0.705 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.971      ;
; 0.708 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.402 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[5]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[5]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[8]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[8]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[3]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[3]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[15]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[15]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[3]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[3]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[1]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[1]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[4]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[4]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|if_id:if_id0|id_not_stall                   ; openriscv:openriscv0|if_id:if_id0|id_not_stall                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[1]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[1]                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|csr:csr0|mstatus_vm[27]                     ; openriscv:openriscv0|csr:csr0|mstatus_vm[27]                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[5]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[5]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[2]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[2]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[31]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[31]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[2]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[2]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[13]              ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[13]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[1]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[1]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_wreg                        ; openriscv:openriscv0|id_ex:id_ex0|ex_wreg                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[2]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[2]                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[6]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[6]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[9]               ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[9]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[7]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[7]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[3]               ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[3]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[0]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[0]                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[11]              ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[11]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[8]               ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[8]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[21]              ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[21]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[7]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[7]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|csr:csr0|mstatus_mpie[7]                    ; openriscv:openriscv0|csr:csr0|mstatus_mpie[7]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|csr:csr0|mstatus_mie[3]                     ; openriscv:openriscv0|csr:csr0|mstatus_mie[3]                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit                  ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[18]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[18]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[16]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[16]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[19]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[19]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[31]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[31]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[30]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[30]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[28]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[28]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[29]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[29]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[21]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[21]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[23]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[23]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[22]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[22]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[20]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[20]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[26]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[26]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[27]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[27]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[24]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[24]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[25]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[25]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[6]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[6]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[7]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[7]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[4]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[4]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[5]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[5]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[2]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[2]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[1]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[1]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[3]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[3]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[0]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[0]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[6]            ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[6]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[0]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[0]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_csr_reg_data[31]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_csr_reg_data[31]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[8]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[8]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|csr:csr0|mstatus_sie[1]                     ; openriscv:openriscv0|csr:csr0|mstatus_sie[1]                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[11]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[11]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[0]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[0]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|id_ex:id_ex0|is_in_delayslot_o              ; openriscv:openriscv0|id_ex:id_ex0|is_in_delayslot_o              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[12]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[12]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|csr:csr0|mscounteren_tm[1]                  ; openriscv:openriscv0|csr:csr0|mscounteren_tm[1]                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|csr:csr0|mucounteren_tm[1]                  ; openriscv:openriscv0|csr:csr0|mucounteren_tm[1]                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[10]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[10]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[13]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[13]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[15]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[15]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[9]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[9]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[11]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[11]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[4]            ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[4]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.418 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|req_cnt[0] ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|req_cnt[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.684      ;
; 0.419 ; openriscv:openriscv0|ex_mem:ex_mem0|div_started_o                ; openriscv:openriscv0|ex_mem:ex_mem0|div_started_o                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.684      ;
; 0.419 ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|req_cnt[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|req_cnt[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.684      ;
; 0.478 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[26]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[26]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.744      ;
; 0.478 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[2]             ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[2]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.744      ;
; 0.479 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[28]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[28]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.745      ;
; 0.479 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[0]             ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[0]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.745      ;
; 0.480 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[29]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[29]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.746      ;
; 0.480 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[24]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[24]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.746      ;
; 0.480 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[25]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[25]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.746      ;
; 0.481 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[12]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.746      ;
; 0.482 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[13]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[13]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.747      ;
; 0.482 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[15]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[15]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.747      ;
; 0.482 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[14]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.747      ;
; 0.492 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[23]             ; openriscv:openriscv0|csr:csr0|sbadaddr[23]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[30]             ; openriscv:openriscv0|csr:csr0|sbadaddr[30]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[29]             ; openriscv:openriscv0|csr:csr0|sbadaddr[29]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.759      ;
; 0.493 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[27]             ; openriscv:openriscv0|csr:csr0|sbadaddr[27]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[8]              ; openriscv:openriscv0|csr:csr0|mbadaddr[8]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[6]              ; openriscv:openriscv0|csr:csr0|mbadaddr[6]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.760      ;
; 0.496 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[5]              ; openriscv:openriscv0|csr:csr0|mbadaddr[5]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.762      ;
; 0.498 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[31]         ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[31]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.764      ;
; 0.499 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[3]          ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[3]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.765      ;
; 0.500 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[19]         ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[19]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.766      ;
; 0.500 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[7]          ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[7]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.766      ;
; 0.501 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[23]         ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[23]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.767      ;
; 0.501 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[5]          ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[5]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.767      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.402 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb32_avalon16:wb32_avalon16|cnt[4]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[4]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb32_avalon16:wb32_avalon16|cnt[0]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[0]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb32_avalon16:wb32_avalon16|cnt[1]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[1]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb32_avalon16:wb32_avalon16|cnt[3]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[3]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb32_avalon16:wb32_avalon16|cnt[2]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[2]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; wb32_avalon16:wb32_avalon16|avalon_sdram_write_n_o                                                                                                                               ; wb32_avalon16:wb32_avalon16|avalon_sdram_write_n_o                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb32_avalon16:wb32_avalon16|state.state_idle                                                                                                                                     ; wb32_avalon16:wb32_avalon16|state.state_idle                                                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb32_avalon16:wb32_avalon16|state.state_write_wait_hi                                                                                                                            ; wb32_avalon16:wb32_avalon16|state.state_write_wait_hi                                                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                                                                                                                            ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                                                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb32_avalon16:wb32_avalon16|state.state_read_wait_hi                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_wait_hi                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb32_avalon16:wb32_avalon16|state.state_read_wait_lo                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_wait_lo                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.471 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                            ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.473 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.739      ;
; 0.478 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.744      ;
; 0.486 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.752      ;
; 0.493 ; wb32_avalon16:wb32_avalon16|state.state_read_wait_lo                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_byte_hi                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[21]                                                                                                                           ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[39] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.759      ;
; 0.494 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[11]                                                                                                                           ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[29] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.760      ;
; 0.494 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[7]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[25] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.760      ;
; 0.494 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[3]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[21] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.760      ;
; 0.495 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[6]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[24] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.761      ;
; 0.495 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[5]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[23] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.761      ;
; 0.495 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[4]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[22] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.761      ;
; 0.495 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[2]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[20] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.761      ;
; 0.504 ; wb32_avalon16:wb32_avalon16|state.state_write_wait_lo                                                                                                                            ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[7]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.770      ;
; 0.508 ; wb32_avalon16:wb32_avalon16|state.state_write_wait_lo                                                                                                                            ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[10]                                                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.774      ;
; 0.511 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.777      ;
; 0.519 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.785      ;
; 0.548 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.814      ;
; 0.552 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.818      ;
; 0.552 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.818      ;
; 0.552 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.818      ;
; 0.552 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.818      ;
; 0.553 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.819      ;
; 0.553 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.819      ;
; 0.567 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.833      ;
; 0.576 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.842      ;
; 0.598 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[22] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_addr[4]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.864      ;
; 0.599 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[17] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_dqm[1]                                                                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.865      ;
; 0.601 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[25] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_addr[7]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.867      ;
; 0.601 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[16] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0]                                                                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.867      ;
; 0.602 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[21] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_addr[3]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.868      ;
; 0.602 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[8]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[8]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.869      ;
; 0.607 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.873      ;
; 0.608 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.874      ;
; 0.613 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[0]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[0]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.880      ;
; 0.620 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.886      ;
; 0.623 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[17] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_dqm[1]                                                                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.889      ;
; 0.628 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.894      ;
; 0.638 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.905      ;
; 0.642 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[16] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0]                                                                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.908      ;
; 0.644 ; wb32_avalon16:wb32_avalon16|state.state_read_byte_hi                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_wait_hi                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.910      ;
; 0.645 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                            ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.912      ;
; 0.647 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.913      ;
; 0.650 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_valid                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.916      ;
; 0.656 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.921      ;
; 0.660 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.926      ;
; 0.665 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[19] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_addr[1]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.932      ;
; 0.667 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_addr[8]                                                                                                  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.933      ;
; 0.667 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[9]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[27] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.933      ;
; 0.669 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[15]                                                                                                                           ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[33] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.935      ;
; 0.669 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[14]                                                                                                                           ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.935      ;
; 0.670 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[8]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[26] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.936      ;
; 0.689 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.955      ;
; 0.706 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.972      ;
; 0.709 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                              ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.975      ;
; 0.710 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[6]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[6]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.167      ; 1.092      ;
; 0.710 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[14]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[14]                                                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.167      ; 1.092      ;
; 0.719 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[9]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[9]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.167      ; 1.101      ;
; 0.721 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.987      ;
; 0.725 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.991      ;
; 0.729 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[5]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[5]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.166      ; 1.110      ;
; 0.731 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[1]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[1]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.166      ; 1.112      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                                                         ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -3.009 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.086     ; 3.175      ;
; -3.009 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.086     ; 3.175      ;
; -3.009 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.086     ; 3.175      ;
; -3.009 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.086     ; 3.175      ;
; -3.009 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.086     ; 3.175      ;
; -3.009 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.086     ; 3.175      ;
; -2.804 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[5]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.178     ; 2.743      ;
; -2.804 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[7]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.178     ; 2.743      ;
; -2.727 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[14]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.192     ; 2.652      ;
; -2.725 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.085     ; 2.765      ;
; -2.725 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.085     ; 2.765      ;
; -2.723 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[13]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.193     ; 2.647      ;
; -2.723 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[15]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.193     ; 2.647      ;
; -2.698 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[12]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.192     ; 2.623      ;
; -2.698 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[10]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.192     ; 2.623      ;
; -2.696 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[9]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.194     ; 2.619      ;
; -2.661 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[11]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.195     ; 2.583      ;
; -2.661 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[8]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.195     ; 2.583      ;
; -2.648 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.099     ; 2.674      ;
; -2.644 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.100     ; 2.669      ;
; -2.644 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.100     ; 2.669      ;
; -2.619 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.099     ; 2.645      ;
; -2.619 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.099     ; 2.645      ;
; -2.617 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.101     ; 2.641      ;
; -2.616 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[4]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.179     ; 2.554      ;
; -2.616 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.179     ; 2.554      ;
; -2.598 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.072     ; 2.778      ;
; -2.598 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.072     ; 2.778      ;
; -2.598 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.072     ; 2.778      ;
; -2.598 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.072     ; 2.778      ;
; -2.584 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.071     ; 2.765      ;
; -2.584 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.071     ; 2.765      ;
; -2.584 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.071     ; 2.765      ;
; -2.584 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.071     ; 2.765      ;
; -2.584 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.071     ; 2.765      ;
; -2.584 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.071     ; 2.765      ;
; -2.584 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.071     ; 2.765      ;
; -2.584 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.071     ; 2.765      ;
; -2.584 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.071     ; 2.765      ;
; -2.582 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.102     ; 2.605      ;
; -2.582 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.102     ; 2.605      ;
; -2.579 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.088     ; 2.743      ;
; -2.566 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.079     ; 2.577      ;
; -2.566 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.079     ; 2.577      ;
; -2.551 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.084     ; 2.719      ;
; -2.551 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.084     ; 2.719      ;
; -2.551 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.084     ; 2.719      ;
; -2.551 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.084     ; 2.719      ;
; -2.551 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.084     ; 2.719      ;
; -2.549 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[3]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.178     ; 2.488      ;
; -2.549 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.178     ; 2.488      ;
; -2.539 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.071     ; 2.720      ;
; -2.539 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.071     ; 2.720      ;
; -2.539 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.071     ; 2.720      ;
; -2.539 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.071     ; 2.720      ;
; -2.539 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.071     ; 2.720      ;
; -2.539 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.071     ; 2.720      ;
; -2.537 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.086     ; 2.576      ;
; -2.537 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.086     ; 2.576      ;
; -2.499 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.084     ; 2.667      ;
; -2.499 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.084     ; 2.667      ;
; -2.499 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.084     ; 2.667      ;
; -2.499 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_valid                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.084     ; 2.667      ;
; -2.499 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.084     ; 2.667      ;
; -2.499 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.079     ; 2.672      ;
; -2.499 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.084     ; 2.667      ;
; -2.499 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.084     ; 2.667      ;
; -2.499 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.084     ; 2.667      ;
; -2.489 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.093     ; 2.486      ;
; -2.485 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.094     ; 2.481      ;
; -2.485 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.094     ; 2.481      ;
; -2.470 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.085     ; 2.510      ;
; -2.470 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.085     ; 2.510      ;
; -2.463 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.084     ; 2.631      ;
; -2.463 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.084     ; 2.631      ;
; -2.463 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.084     ; 2.631      ;
; -2.463 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.084     ; 2.631      ;
; -2.463 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.084     ; 2.631      ;
; -2.463 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.084     ; 2.631      ;
; -2.460 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.084     ; 2.628      ;
; -2.460 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.084     ; 2.628      ;
; -2.460 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.093     ; 2.457      ;
; -2.460 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.093     ; 2.457      ;
; -2.460 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.084     ; 2.628      ;
; -2.460 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.084     ; 2.628      ;
; -2.458 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.095     ; 2.453      ;
; -2.442 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.080     ; 2.614      ;
; -2.442 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.080     ; 2.614      ;
; -2.442 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.080     ; 2.614      ;
; -2.442 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.080     ; 2.614      ;
; -2.442 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.080     ; 2.614      ;
; -2.442 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.080     ; 2.614      ;
; -2.423 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.096     ; 2.417      ;
; -2.423 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.096     ; 2.417      ;
; -2.378 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.080     ; 2.388      ;
; -2.378 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.080     ; 2.388      ;
; -2.311 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.079     ; 2.322      ;
; -2.311 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.079     ; 2.322      ;
; -2.263 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[6]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.180     ; 2.200      ;
; -2.263 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.180     ; 2.200      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                                                         ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 1.556 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.824      ;
; 1.556 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.824      ;
; 1.556 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.824      ;
; 1.556 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.824      ;
; 1.556 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.824      ;
; 1.556 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.824      ;
; 1.556 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.824      ;
; 1.581 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.838      ;
; 1.581 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.838      ;
; 1.581 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.838      ;
; 1.581 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.838      ;
; 1.581 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.838      ;
; 1.581 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.838      ;
; 1.581 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.838      ;
; 1.581 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.838      ;
; 1.604 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.862      ;
; 1.604 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.862      ;
; 1.604 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.862      ;
; 1.604 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.862      ;
; 1.604 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.862      ;
; 1.604 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.862      ;
; 1.604 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.862      ;
; 1.604 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.862      ;
; 1.604 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.862      ;
; 1.604 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.862      ;
; 1.616 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.784      ;
; 1.616 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.784      ;
; 1.811 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 2.069      ;
; 1.811 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 2.069      ;
; 1.811 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 2.069      ;
; 1.811 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 2.069      ;
; 1.811 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 2.069      ;
; 1.816 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 2.075      ;
; 1.816 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 2.075      ;
; 1.816 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 2.075      ;
; 1.816 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 2.075      ;
; 1.816 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 2.075      ;
; 1.816 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 2.075      ;
; 1.816 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 2.075      ;
; 1.816 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 2.075      ;
; 1.826 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.995      ;
; 1.826 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.995      ;
; 1.891 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 2.059      ;
; 1.891 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 2.059      ;
; 1.931 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 2.074      ;
; 1.931 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 2.074      ;
; 1.951 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 2.134      ;
; 1.951 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 2.134      ;
; 1.980 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 2.265      ;
; 1.980 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 2.265      ;
; 1.980 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 2.265      ;
; 1.980 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 2.265      ;
; 1.989 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.058      ; 2.173      ;
; 1.992 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.276      ;
; 1.992 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.276      ;
; 1.992 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.276      ;
; 1.992 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 2.177      ;
; 1.992 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 2.177      ;
; 1.992 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.276      ;
; 1.992 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.276      ;
; 1.992 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.276      ;
; 2.003 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.058      ; 2.187      ;
; 2.003 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.058      ; 2.187      ;
; 2.003 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 2.261      ;
; 2.003 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 2.261      ;
; 2.003 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 2.261      ;
; 2.003 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 2.261      ;
; 2.003 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 2.261      ;
; 2.003 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 2.261      ;
; 2.005 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.289      ;
; 2.005 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.289      ;
; 2.005 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.289      ;
; 2.005 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_valid                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.289      ;
; 2.005 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.289      ;
; 2.005 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.289      ;
; 2.005 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.289      ;
; 2.005 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 2.289      ;
; 2.008 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 2.193      ;
; 2.016 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 2.186      ;
; 2.016 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 2.186      ;
; 2.047 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 2.306      ;
; 2.050 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 2.335      ;
; 2.050 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 2.335      ;
; 2.050 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 2.335      ;
; 2.050 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 2.335      ;
; 2.050 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 2.335      ;
; 2.062 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.330      ;
; 2.062 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.330      ;
; 2.062 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.330      ;
; 2.062 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.330      ;
; 2.062 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.330      ;
; 2.062 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.330      ;
; 2.078 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.062     ; 2.069      ;
; 2.078 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[6]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.062     ; 2.069      ;
; 2.141 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 2.285      ;
; 2.141 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 2.285      ;
; 2.149 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.416      ;
; 2.149 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.416      ;
; 2.149 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.416      ;
; 2.149 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.416      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                 ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -3.109 ; -649.536      ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; -0.949 ; -96.809       ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 16.354 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.187 ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.187 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                              ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -1.417 ; -148.453      ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                              ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.728 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                   ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] ; -3.750 ; -3.750        ;
; clk_50                                                    ; -3.000 ; -3.000        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -1.750 ; -732.561      ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 12.219 ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 24.757 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                           ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -3.109 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.060     ; 3.238      ;
; -3.021 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.060     ; 3.150      ;
; -3.011 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.059     ; 3.141      ;
; -2.987 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.053     ; 3.123      ;
; -2.978 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.060     ; 3.107      ;
; -2.969 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.060     ; 3.098      ;
; -2.918 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.060     ; 3.047      ;
; -2.915 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.060     ; 3.044      ;
; -2.909 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.059     ; 3.039      ;
; -2.903 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.053     ; 3.039      ;
; -2.899 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.053     ; 3.035      ;
; -2.889 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.052     ; 3.026      ;
; -2.881 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.060     ; 3.010      ;
; -2.875 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[29] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.059     ; 3.005      ;
; -2.871 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.059     ; 3.001      ;
; -2.862 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.053     ; 3.046      ;
; -2.861 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.053     ; 3.045      ;
; -2.860 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[28] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.060     ; 2.989      ;
; -2.856 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.053     ; 2.992      ;
; -2.848 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.053     ; 3.032      ;
; -2.838 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.060     ; 2.967      ;
; -2.830 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.060     ; 2.959      ;
; -2.820 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.059     ; 2.950      ;
; -2.815 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.053     ; 2.951      ;
; -2.805 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.052     ; 2.942      ;
; -2.803 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[34] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.060     ; 2.932      ;
; -2.803 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.049     ; 2.943      ;
; -2.796 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.049     ; 2.936      ;
; -2.793 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.053     ; 2.929      ;
; -2.787 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.052     ; 2.924      ;
; -2.787 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.060     ; 2.916      ;
; -2.787 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[29] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.059     ; 2.917      ;
; -2.777 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[29] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.058     ; 2.908      ;
; -2.775 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.060     ; 2.904      ;
; -2.772 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.053     ; 2.908      ;
; -2.772 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[28] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.060     ; 2.901      ;
; -2.770 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.052     ; 2.955      ;
; -2.769 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.059     ; 2.899      ;
; -2.762 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[28] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.059     ; 2.892      ;
; -2.758 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.046     ; 2.949      ;
; -2.758 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.046     ; 2.949      ;
; -2.757 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[38] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.061     ; 2.885      ;
; -2.748 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[37] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.060     ; 2.877      ;
; -2.746 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.049     ; 2.886      ;
; -2.744 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[29] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.059     ; 2.874      ;
; -2.740 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.046     ; 2.931      ;
; -2.739 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.046     ; 2.930      ;
; -2.737 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.053     ; 2.921      ;
; -2.732 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.048     ; 2.873      ;
; -2.731 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.059     ; 2.861      ;
; -2.730 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[39] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.059     ; 2.860      ;
; -2.729 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[28] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.060     ; 2.858      ;
; -2.728 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.060     ; 2.857      ;
; -2.726 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.046     ; 2.917      ;
; -2.724 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.060     ; 2.853      ;
; -2.723 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.058     ; 2.854      ;
; -2.722 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.053     ; 2.906      ;
; -2.721 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.053     ; 2.905      ;
; -2.718 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.059     ; 2.848      ;
; -2.715 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[34] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.060     ; 2.844      ;
; -2.714 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.058     ; 2.845      ;
; -2.712 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.059     ; 2.842      ;
; -2.709 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.053     ; 2.845      ;
; -2.708 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.053     ; 2.892      ;
; -2.705 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[34] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.059     ; 2.835      ;
; -2.703 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.052     ; 2.840      ;
; -2.697 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.059     ; 2.827      ;
; -2.697 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.046     ; 2.888      ;
; -2.681 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.042     ; 2.828      ;
; -2.681 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[29] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.059     ; 2.811      ;
; -2.675 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[29] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.058     ; 2.806      ;
; -2.674 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.042     ; 2.821      ;
; -2.672 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[34] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.060     ; 2.801      ;
; -2.671 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.053     ; 2.855      ;
; -2.670 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.053     ; 2.854      ;
; -2.669 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[38] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.061     ; 2.797      ;
; -2.666 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[28] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.060     ; 2.795      ;
; -2.663 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.049     ; 2.803      ;
; -2.663 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.050     ; 2.802      ;
; -2.663 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.050     ; 2.802      ;
; -2.660 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.060     ; 2.789      ;
; -2.660 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[37] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.060     ; 2.789      ;
; -2.660 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[28] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.059     ; 2.790      ;
; -2.659 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[38] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.060     ; 2.788      ;
; -2.657 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.053     ; 2.841      ;
; -2.657 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[33] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.059     ; 2.787      ;
; -2.656 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.046     ; 2.847      ;
; -2.656 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.049     ; 2.796      ;
; -2.656 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.046     ; 2.847      ;
; -2.655 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.046     ; 2.846      ;
; -2.655 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[27] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.059     ; 2.785      ;
; -2.650 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[37] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.059     ; 2.780      ;
; -2.648 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.045     ; 2.840      ;
; -2.648 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[38] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.061     ; 2.776      ;
; -2.644 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.059     ; 2.774      ;
; -2.643 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.059     ; 2.773      ;
; -2.643 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_addr[17]                                                                                                 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.060     ; 2.772      ;
; -2.642 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.046     ; 2.833      ;
; -2.642 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[39] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.059     ; 2.772      ;
; -2.640 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[35] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.060     ; 2.769      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+--------+----------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                              ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.949 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[1]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.098     ; 1.088      ;
; -0.949 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[14]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.098     ; 1.088      ;
; -0.949 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[15]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.098     ; 1.088      ;
; -0.949 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[12]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.098     ; 1.088      ;
; -0.944 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[7]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.096     ; 1.085      ;
; -0.944 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[6]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.096     ; 1.085      ;
; -0.944 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[4]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.096     ; 1.085      ;
; -0.944 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[3]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.096     ; 1.085      ;
; -0.944 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[8]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.096     ; 1.085      ;
; -0.933 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[21]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.093     ; 1.077      ;
; -0.933 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[5]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.093     ; 1.077      ;
; -0.933 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[20]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.093     ; 1.077      ;
; -0.933 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[4]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.093     ; 1.077      ;
; -0.933 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[19]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.093     ; 1.077      ;
; -0.933 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[3]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.093     ; 1.077      ;
; -0.933 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[18]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.093     ; 1.077      ;
; -0.933 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[17]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.093     ; 1.077      ;
; -0.933 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[1]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.093     ; 1.077      ;
; -0.928 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[5]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.096     ; 1.069      ;
; -0.928 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[17]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.096     ; 1.069      ;
; -0.928 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[16]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.096     ; 1.069      ;
; -0.928 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[21]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.096     ; 1.069      ;
; -0.928 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[1]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.096     ; 1.069      ;
; -0.926 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[31]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.096     ; 1.067      ;
; -0.926 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[15]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.096     ; 1.067      ;
; -0.926 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[11]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.096     ; 1.067      ;
; -0.926 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[23]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.096     ; 1.067      ;
; -0.926 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[22]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.096     ; 1.067      ;
; -0.926 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[6]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.096     ; 1.067      ;
; -0.925 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[2]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.093     ; 1.069      ;
; -0.925 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[20]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.093     ; 1.069      ;
; -0.925 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[18]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.093     ; 1.069      ;
; -0.925 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[19]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.093     ; 1.069      ;
; -0.917 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[13]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.097     ; 1.057      ;
; -0.917 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[29]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.097     ; 1.057      ;
; -0.917 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[27]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.097     ; 1.057      ;
; -0.917 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[26]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.097     ; 1.057      ;
; -0.917 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[25]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.097     ; 1.057      ;
; -0.917 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[9]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.097     ; 1.057      ;
; -0.917 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[8]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.097     ; 1.057      ;
; -0.917 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[24]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.097     ; 1.057      ;
; -0.917 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[16]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.097     ; 1.057      ;
; -0.917 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[0]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.097     ; 1.057      ;
; -0.916 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[13]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.098     ; 1.055      ;
; -0.916 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[10]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.098     ; 1.055      ;
; -0.916 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[11]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.098     ; 1.055      ;
; -0.916 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[9]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.098     ; 1.055      ;
; -0.916 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[2]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.098     ; 1.055      ;
; -0.916 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[0]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.098     ; 1.055      ;
; -0.916 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[3]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.098     ; 1.055      ;
; -0.835 ; wb32_avalon16:wb32_avalon16|rdata[14]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[14] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.094     ; 0.978      ;
; -0.823 ; wb32_avalon16:wb32_avalon16|rdata[11]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[11] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.094     ; 0.966      ;
; -0.817 ; wb32_avalon16:wb32_avalon16|rdata[9]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.094     ; 0.960      ;
; -0.813 ; wb32_avalon16:wb32_avalon16|rdata[9]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.094     ; 0.956      ;
; -0.805 ; wb32_avalon16:wb32_avalon16|rdata[1]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.088     ; 0.954      ;
; -0.780 ; wb32_avalon16:wb32_avalon16|rdata[18]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[18] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.103     ; 0.914      ;
; -0.769 ; wb32_avalon16:wb32_avalon16|rdata[28]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[28] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.085     ; 0.921      ;
; -0.762 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_ack_o                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.096     ; 0.903      ;
; -0.748 ; wb32_avalon16:wb32_avalon16|rdata[3]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.098     ; 0.887      ;
; -0.748 ; wb32_avalon16:wb32_avalon16|rdata[15]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.099     ; 0.886      ;
; -0.747 ; wb32_avalon16:wb32_avalon16|rdata[24]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.085     ; 0.899      ;
; -0.747 ; wb32_avalon16:wb32_avalon16|rdata[5]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.098     ; 0.886      ;
; -0.745 ; wb32_avalon16:wb32_avalon16|rdata[19]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[19] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.085     ; 0.897      ;
; -0.741 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[12]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.094     ; 0.884      ;
; -0.741 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[28]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.094     ; 0.884      ;
; -0.741 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[30]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.094     ; 0.884      ;
; -0.741 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[14]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.094     ; 0.884      ;
; -0.741 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[10]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.094     ; 0.884      ;
; -0.741 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[7]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.094     ; 0.884      ;
; -0.741 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[2]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.094     ; 0.884      ;
; -0.741 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.094     ; 0.884      ;
; -0.741 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_we_r                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.094     ; 0.884      ;
; -0.741 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.094     ; 0.884      ;
; -0.736 ; wb32_avalon16:wb32_avalon16|rdata[12]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.094     ; 0.879      ;
; -0.736 ; wb32_avalon16:wb32_avalon16|rdata[4]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[4]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.099     ; 0.874      ;
; -0.735 ; wb32_avalon16:wb32_avalon16|rdata[2]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[2]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.099     ; 0.873      ;
; -0.732 ; wb32_avalon16:wb32_avalon16|rdata[13]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[13] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.093     ; 0.876      ;
; -0.732 ; wb32_avalon16:wb32_avalon16|rdata[0]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.099     ; 0.870      ;
; -0.730 ; wb32_avalon16:wb32_avalon16|rdata[6]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.099     ; 0.868      ;
; -0.716 ; wb32_avalon16:wb32_avalon16|rdata[11]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[11] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.094     ; 0.859      ;
; -0.680 ; wb32_avalon16:wb32_avalon16|rdata[26]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[26] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.087     ; 0.830      ;
; -0.673 ; wb32_avalon16:wb32_avalon16|rdata[27]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[27] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.087     ; 0.823      ;
; -0.672 ; wb32_avalon16:wb32_avalon16|rdata[24]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[24] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.087     ; 0.822      ;
; -0.667 ; wb32_avalon16:wb32_avalon16|rdata[29]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[29] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.087     ; 0.817      ;
; -0.667 ; wb32_avalon16:wb32_avalon16|rdata[27]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[27] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.087     ; 0.817      ;
; -0.666 ; wb32_avalon16:wb32_avalon16|rdata[8]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.095     ; 0.808      ;
; -0.665 ; wb32_avalon16:wb32_avalon16|rdata[30]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[30] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.087     ; 0.815      ;
; -0.661 ; wb32_avalon16:wb32_avalon16|rdata[10]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[10] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.100     ; 0.798      ;
; -0.660 ; wb32_avalon16:wb32_avalon16|rdata[18]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[18] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.098     ; 0.799      ;
; -0.660 ; wb32_avalon16:wb32_avalon16|rdata[28]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[28] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.087     ; 0.810      ;
; -0.657 ; wb32_avalon16:wb32_avalon16|rdata[15]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[15] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.100     ; 0.794      ;
; -0.656 ; wb32_avalon16:wb32_avalon16|rdata[6]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.100     ; 0.793      ;
; -0.652 ; wb32_avalon16:wb32_avalon16|rdata[4]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[4]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.100     ; 0.789      ;
; -0.651 ; wb32_avalon16:wb32_avalon16|rdata[17]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[17] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.100     ; 0.788      ;
; -0.647 ; wb32_avalon16:wb32_avalon16|rdata[2]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[2]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.099     ; 0.785      ;
; -0.645 ; wb32_avalon16:wb32_avalon16|rdata[12]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.093     ; 0.789      ;
; -0.644 ; wb32_avalon16:wb32_avalon16|rdata[31]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.086     ; 0.795      ;
; -0.643 ; wb32_avalon16:wb32_avalon16|rdata[13]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[13] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.094     ; 0.786      ;
; -0.642 ; wb32_avalon16:wb32_avalon16|rdata[7]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.100     ; 0.779      ;
; -0.637 ; wb32_avalon16:wb32_avalon16|rdata[0]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[0]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.099     ; 0.775      ;
+--------+----------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                 ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 16.354 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.085     ; 8.548      ;
; 16.359 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[29]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.085     ; 8.543      ;
; 16.360 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[6]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.085     ; 8.542      ;
; 16.367 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[27]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.085     ; 8.535      ;
; 16.432 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[15] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.085     ; 8.470      ;
; 16.443 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[27] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.085     ; 8.459      ;
; 16.445 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[5]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.085     ; 8.457      ;
; 16.448 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[28]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.085     ; 8.454      ;
; 16.454 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.085     ; 8.448      ;
; 16.478 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[3]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.085     ; 8.424      ;
; 16.479 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.085     ; 8.423      ;
; 16.481 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[17]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.081     ; 8.425      ;
; 16.482 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[25] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.089     ; 8.416      ;
; 16.487 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[26]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.088     ; 8.412      ;
; 16.489 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[25]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.089     ; 8.409      ;
; 16.492 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[18] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.089     ; 8.406      ;
; 16.494 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.088     ; 8.405      ;
; 16.495 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.081     ; 8.411      ;
; 16.502 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[9]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.088     ; 8.397      ;
; 16.504 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[26] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.088     ; 8.395      ;
; 16.505 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[8]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.081     ; 8.401      ;
; 16.506 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[21] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.081     ; 8.400      ;
; 16.507 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[8]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.081     ; 8.399      ;
; 16.526 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.081     ; 8.380      ;
; 16.536 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[14] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.089     ; 8.362      ;
; 16.537 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[28] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.085     ; 8.365      ;
; 16.537 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[15]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.085     ; 8.365      ;
; 16.538 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[29] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.085     ; 8.364      ;
; 16.542 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[31]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.089     ; 8.356      ;
; 16.550 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[14]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.089     ; 8.348      ;
; 16.571 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[11]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.088     ; 8.328      ;
; 16.573 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[17] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.081     ; 8.333      ;
; 16.574 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[16] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.088     ; 8.325      ;
; 16.577 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[16]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.088     ; 8.322      ;
; 16.578 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.088     ; 8.321      ;
; 16.583 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[11] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.088     ; 8.316      ;
; 16.586 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[10]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.088     ; 8.313      ;
; 16.626 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[31] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.089     ; 8.272      ;
; 16.641 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[24]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.089     ; 8.257      ;
; 16.643 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[24] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.089     ; 8.255      ;
; 16.644 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[21]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.081     ; 8.262      ;
; 16.645 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[12]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.081     ; 8.261      ;
; 16.645 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[20] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.081     ; 8.261      ;
; 16.647 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[22] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.089     ; 8.251      ;
; 16.648 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[22]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.089     ; 8.250      ;
; 16.662 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[20]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.081     ; 8.244      ;
; 16.666 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[23]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.081     ; 8.240      ;
; 16.682 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.087     ; 8.218      ;
; 16.687 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[29]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.087     ; 8.213      ;
; 16.688 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[6]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.087     ; 8.212      ;
; 16.695 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[27]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.087     ; 8.205      ;
; 16.695 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[4]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.085     ; 8.207      ;
; 16.697 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[4]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.085     ; 8.205      ;
; 16.698 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[2]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.085     ; 8.204      ;
; 16.700 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.085     ; 8.202      ;
; 16.700 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[7]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.085     ; 8.202      ;
; 16.702 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[13]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.087     ; 8.198      ;
; 16.702 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.085     ; 8.200      ;
; 16.721 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.084     ; 8.182      ;
; 16.726 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[29]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.084     ; 8.177      ;
; 16.727 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[6]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.084     ; 8.176      ;
; 16.734 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[27]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.084     ; 8.169      ;
; 16.757 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[18]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.088     ; 8.142      ;
; 16.760 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[15] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.087     ; 8.140      ;
; 16.771 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[27] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.087     ; 8.129      ;
; 16.773 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[5]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.087     ; 8.127      ;
; 16.776 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[28]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.087     ; 8.124      ;
; 16.782 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.087     ; 8.118      ;
; 16.786 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|excepttype_o[0]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.089     ; 8.112      ;
; 16.799 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[15] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.084     ; 8.104      ;
; 16.806 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[3]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.087     ; 8.094      ;
; 16.807 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.087     ; 8.093      ;
; 16.809 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[17]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 8.095      ;
; 16.810 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[27] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.084     ; 8.093      ;
; 16.810 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[25] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.091     ; 8.086      ;
; 16.812 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[5]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.084     ; 8.091      ;
; 16.815 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[28]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.084     ; 8.088      ;
; 16.815 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[26]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.090     ; 8.082      ;
; 16.817 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[25]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.091     ; 8.079      ;
; 16.820 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[18] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.091     ; 8.076      ;
; 16.821 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.084     ; 8.082      ;
; 16.822 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.090     ; 8.075      ;
; 16.823 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 8.081      ;
; 16.830 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[9]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.090     ; 8.067      ;
; 16.832 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[26] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.090     ; 8.065      ;
; 16.833 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[8]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 8.071      ;
; 16.834 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[21] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 8.070      ;
; 16.835 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[8]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 8.069      ;
; 16.845 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[3]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.084     ; 8.058      ;
; 16.846 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.084     ; 8.057      ;
; 16.848 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[17]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.080     ; 8.059      ;
; 16.849 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[25] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.088     ; 8.050      ;
; 16.854 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[26]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.087     ; 8.046      ;
; 16.854 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 8.050      ;
; 16.855 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[13] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.087     ; 8.045      ;
; 16.856 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[25]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.088     ; 8.043      ;
; 16.857 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[30]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.087     ; 8.043      ;
; 16.859 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[18] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.088     ; 8.040      ;
; 16.859 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[30] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.087     ; 8.041      ;
; 16.859 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[19] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.087     ; 8.041      ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[3]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[3]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[0]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[0]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[1]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[1]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; config_string_and_timer:config_string_and_timer0|software_int                                           ; config_string_and_timer:config_string_and_timer0|software_int                                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle                                                  ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_we                                                      ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_we                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_ack                                                     ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_ack                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.202 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.321      ;
; 0.202 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.321      ;
; 0.202 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.321      ;
; 0.202 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.321      ;
; 0.203 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.322      ;
; 0.205 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.207 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.212 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.331      ;
; 0.253 ; rom_wishbone:rom_wishbone0|request_delay                                                                ; rom_wishbone:rom_wishbone0|ram_ack_delay[0]                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.372      ;
; 0.254 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|m0_cyc_r                                             ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|next                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.373      ;
; 0.254 ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[2]                                       ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[0]                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.373      ;
; 0.254 ; rom_wishbone:rom_wishbone0|ram_ack_delay[1]                                                             ; rom_wishbone:rom_wishbone0|ram_ack_delay[2]                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.373      ;
; 0.255 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|m1_cyc_r                                             ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|next                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.374      ;
; 0.255 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|m1_cyc_r                                             ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|next                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.374      ;
; 0.256 ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[1]                                       ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[2]                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.375      ;
; 0.256 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|m1_cyc_r                                            ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|next                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.375      ;
; 0.268 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[8]                                                  ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[7]                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.387      ;
; 0.268 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[6]                                                  ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[5]                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.387      ;
; 0.269 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[3]                                                  ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[2]                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.388      ;
; 0.269 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[2]                                                  ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[1]                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.388      ;
; 0.270 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[4]                                                  ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[3]                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.389      ;
; 0.271 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[5]                                                  ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[4]                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.390      ;
; 0.278 ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|conf1[3]                                                   ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|pri_out[1]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.396      ;
; 0.281 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.400      ;
; 0.295 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq                                                   ; wishbone_uart_lite:wishbone_uart_lite0|state.StateOk                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.303 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.422      ;
; 0.303 ; rom_wishbone:rom_wishbone0|ram_ack_delay[2]                                                             ; rom_wishbone:rom_wishbone0|ram_ack_delay[0]                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.422      ;
; 0.305 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.306 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                          ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[8]                  ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[8]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|csr:csr0|mstatus_vm[27]                          ; openriscv:openriscv0|csr:csr0|mstatus_vm[27]                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|csr:csr0|mstatus_sie[1]                          ; openriscv:openriscv0|csr:csr0|mstatus_sie[1]                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[11]                 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[11]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|is_in_delayslot_o                   ; openriscv:openriscv0|id_ex:id_ex0|is_in_delayslot_o              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[3]                  ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[3]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|csr:csr0|mstatus_mpie[7]                         ; openriscv:openriscv0|csr:csr0|mstatus_mpie[7]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|csr:csr0|mstatus_mie[3]                          ; openriscv:openriscv0|csr:csr0|mstatus_mie[3]                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[18]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[18]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[16]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[16]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[19]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[19]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[21]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[21]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[23]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[23]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[22]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[22]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[20]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[20]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[26]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[26]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[27]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[27]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[24]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[24]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[25]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[25]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[2]               ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[2]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[1]               ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[1]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[3]               ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[3]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[0]               ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[0]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[13]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[13]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[15]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[15]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[1]                  ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[1]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[2]                  ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[2]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[10]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[10]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|csr:csr0|mucounteren_tm[1]                       ; openriscv:openriscv0|csr:csr0|mucounteren_tm[1]                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[9]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[9]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_wreg                             ; openriscv:openriscv0|id_ex:id_ex0|ex_wreg                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[2]                        ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[2]                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[12]                 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[12]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|csr:csr0|mscounteren_tm[1]                       ; openriscv:openriscv0|csr:csr0|mscounteren_tm[1]                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[1]                        ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[1]                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[4]                         ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[4]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[5]                         ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[5]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[2]                         ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[2]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[1]                         ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[1]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[31]                 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[31]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_csr_reg_data[31]              ; openriscv:openriscv0|ex_mem:ex_mem0|mem_csr_reg_data[31]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[13]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[13]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[3]                         ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[3]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[0]                  ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[0]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[6]                         ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[6]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[5]                  ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[5]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[7]                         ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[7]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[3]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[3]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[0]                        ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[0]                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[8]               ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[8]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|if_id:if_id0|id_not_stall                        ; openriscv:openriscv0|if_id:if_id0|id_not_stall                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[11]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[11]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[8]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[8]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[21]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[21]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[15]                 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[15]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[7]                  ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[7]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit                       ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[31]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[31]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[30]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[30]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[28]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[28]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[29]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[29]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[6]               ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[6]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[7]               ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[7]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[4]               ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[4]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[5]               ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[5]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[9]               ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[9]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[11]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[11]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[6]                 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[6]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[4]                 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[4]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[0]                         ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[0]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|req_cnt[0]      ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|req_cnt[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|req_cnt[0]      ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|req_cnt[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; openriscv:openriscv0|ex_mem:ex_mem0|div_started_o                     ; openriscv:openriscv0|ex_mem:ex_mem0|div_started_o                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|wishbone_ack_id ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_ack_id ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.396      ;
; 0.197 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[2]                  ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[2]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[0]                  ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[0]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[12]                 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[26]                 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[26]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[25]                 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[25]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[14]                 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[28]                 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[28]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[24]                 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[24]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[13]                 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[13]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[15]                 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[15]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[29]                 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[29]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.320      ;
; 0.205 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[6]                   ; openriscv:openriscv0|csr:csr0|mbadaddr[6]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[23]                  ; openriscv:openriscv0|csr:csr0|sbadaddr[23]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[27]                  ; openriscv:openriscv0|csr:csr0|sbadaddr[27]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[30]                  ; openriscv:openriscv0|csr:csr0|sbadaddr[30]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[29]                  ; openriscv:openriscv0|csr:csr0|sbadaddr[29]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[8]                   ; openriscv:openriscv0|csr:csr0|mbadaddr[8]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.326      ;
; 0.208 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[3]               ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[3]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[5]                   ; openriscv:openriscv0|csr:csr0|mbadaddr[5]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[19]              ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[19]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[31]              ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[31]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.328      ;
; 0.209 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[23]              ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[23]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.329      ;
; 0.211 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[18]              ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[18]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.331      ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb32_avalon16:wb32_avalon16|cnt[4]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[4]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb32_avalon16:wb32_avalon16|cnt[0]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[0]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb32_avalon16:wb32_avalon16|avalon_sdram_write_n_o                                                                                                                               ; wb32_avalon16:wb32_avalon16|avalon_sdram_write_n_o                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb32_avalon16:wb32_avalon16|cnt[2]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[2]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb32_avalon16:wb32_avalon16|cnt[1]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[1]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb32_avalon16:wb32_avalon16|cnt[3]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[3]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb32_avalon16:wb32_avalon16|state.state_idle                                                                                                                                     ; wb32_avalon16:wb32_avalon16|state.state_idle                                                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb32_avalon16:wb32_avalon16|state.state_write_wait_hi                                                                                                                            ; wb32_avalon16:wb32_avalon16|state.state_write_wait_hi                                                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                                                                                                                            ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                                                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb32_avalon16:wb32_avalon16|state.state_read_wait_hi                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_wait_hi                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb32_avalon16:wb32_avalon16|state.state_read_wait_lo                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_wait_lo                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                            ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.317      ;
; 0.205 ; wb32_avalon16:wb32_avalon16|state.state_read_wait_lo                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_byte_hi                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[21]                                                                                                                           ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[39] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[7]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[25] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[11]                                                                                                                           ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[29] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[6]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[24] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[5]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[23] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[3]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[21] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[2]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[20] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[4]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[22] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.327      ;
; 0.214 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.334      ;
; 0.216 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.336      ;
; 0.226 ; wb32_avalon16:wb32_avalon16|state.state_write_wait_lo                                                                                                                            ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[7]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.346      ;
; 0.227 ; wb32_avalon16:wb32_avalon16|state.state_write_wait_lo                                                                                                                            ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[10]                                                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.347      ;
; 0.237 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.357      ;
; 0.237 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.357      ;
; 0.237 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.357      ;
; 0.237 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.357      ;
; 0.237 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.357      ;
; 0.237 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.357      ;
; 0.238 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.358      ;
; 0.245 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.364      ;
; 0.251 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.371      ;
; 0.253 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[25] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_addr[7]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[22] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_addr[4]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[17] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_dqm[1]                                                                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.372      ;
; 0.255 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[16] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0]                                                                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[21] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_addr[3]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.375      ;
; 0.258 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.377      ;
; 0.258 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[8]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[8]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.378      ;
; 0.259 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.378      ;
; 0.262 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[17] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_dqm[1]                                                                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.383      ;
; 0.262 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[0]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[0]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.382      ;
; 0.263 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.383      ;
; 0.266 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                            ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.386      ;
; 0.269 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.388      ;
; 0.270 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[16] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0]                                                                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_valid                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.390      ;
; 0.272 ; wb32_avalon16:wb32_avalon16|state.state_read_byte_hi                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_wait_hi                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.393      ;
; 0.276 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.396      ;
; 0.277 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[9]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[27] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.397      ;
; 0.279 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[15]                                                                                                                           ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[33] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[14]                                                                                                                           ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[8]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[26] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.400      ;
; 0.281 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.400      ;
; 0.283 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_addr[8]                                                                                                  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.403      ;
; 0.288 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[6]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[6]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 0.485      ;
; 0.288 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[19] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_addr[1]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.409      ;
; 0.288 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.407      ;
; 0.290 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[14]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[14]                                                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 0.488      ;
; 0.293 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[9]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[9]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 0.490      ;
; 0.294 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[13]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[13]                                                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 0.492      ;
; 0.296 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[1]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[1]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 0.494      ;
; 0.296 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[5]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[5]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 0.494      ;
; 0.297 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[4]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[4]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 0.495      ;
; 0.298 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[3]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[3]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 0.496      ;
; 0.305 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                                                         ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -1.417 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.048     ; 1.606      ;
; -1.417 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.048     ; 1.606      ;
; -1.417 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.048     ; 1.606      ;
; -1.417 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.048     ; 1.606      ;
; -1.417 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.048     ; 1.606      ;
; -1.417 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.048     ; 1.606      ;
; -1.209 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[14]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.103     ; 1.293      ;
; -1.206 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[5]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.093     ; 1.300      ;
; -1.206 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[7]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.093     ; 1.300      ;
; -1.205 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[13]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.104     ; 1.288      ;
; -1.205 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[15]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.104     ; 1.288      ;
; -1.202 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[12]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.103     ; 1.286      ;
; -1.202 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[10]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.103     ; 1.286      ;
; -1.198 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[9]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.104     ; 1.281      ;
; -1.177 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.049     ; 1.365      ;
; -1.177 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[11]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.105     ; 1.259      ;
; -1.177 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[8]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.105     ; 1.259      ;
; -1.168 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.036     ; 1.369      ;
; -1.168 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.036     ; 1.369      ;
; -1.168 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.036     ; 1.369      ;
; -1.168 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.036     ; 1.369      ;
; -1.166 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.035     ; 1.368      ;
; -1.166 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.035     ; 1.368      ;
; -1.166 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.035     ; 1.368      ;
; -1.166 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.035     ; 1.368      ;
; -1.166 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.035     ; 1.368      ;
; -1.166 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.035     ; 1.368      ;
; -1.166 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.035     ; 1.368      ;
; -1.166 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.035     ; 1.368      ;
; -1.166 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.035     ; 1.368      ;
; -1.164 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.057     ; 1.296      ;
; -1.161 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.047     ; 1.303      ;
; -1.161 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.047     ; 1.303      ;
; -1.160 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.058     ; 1.291      ;
; -1.160 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.058     ; 1.291      ;
; -1.157 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.057     ; 1.289      ;
; -1.157 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.057     ; 1.289      ;
; -1.153 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.058     ; 1.284      ;
; -1.132 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.059     ; 1.262      ;
; -1.132 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.059     ; 1.262      ;
; -1.128 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[4]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.095     ; 1.220      ;
; -1.128 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.095     ; 1.220      ;
; -1.112 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.045     ; 1.304      ;
; -1.112 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.045     ; 1.304      ;
; -1.112 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.045     ; 1.304      ;
; -1.112 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.045     ; 1.304      ;
; -1.112 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.045     ; 1.304      ;
; -1.094 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[3]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.094     ; 1.187      ;
; -1.094 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.094     ; 1.187      ;
; -1.085 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.035     ; 1.287      ;
; -1.085 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.045     ; 1.277      ;
; -1.085 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.045     ; 1.277      ;
; -1.085 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.045     ; 1.277      ;
; -1.085 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.035     ; 1.287      ;
; -1.085 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.045     ; 1.277      ;
; -1.085 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.045     ; 1.277      ;
; -1.085 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_valid                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.045     ; 1.277      ;
; -1.085 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.041     ; 1.281      ;
; -1.085 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.035     ; 1.287      ;
; -1.085 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.045     ; 1.277      ;
; -1.085 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.045     ; 1.277      ;
; -1.085 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.035     ; 1.287      ;
; -1.085 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.035     ; 1.287      ;
; -1.085 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.035     ; 1.287      ;
; -1.083 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.049     ; 1.223      ;
; -1.083 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.049     ; 1.223      ;
; -1.075 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.056     ; 1.197      ;
; -1.074 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.045     ; 1.266      ;
; -1.074 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.045     ; 1.266      ;
; -1.074 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.045     ; 1.266      ;
; -1.074 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.045     ; 1.266      ;
; -1.074 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.045     ; 1.266      ;
; -1.074 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.045     ; 1.266      ;
; -1.072 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.046     ; 1.204      ;
; -1.072 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.046     ; 1.204      ;
; -1.071 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.057     ; 1.192      ;
; -1.071 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.057     ; 1.192      ;
; -1.068 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.056     ; 1.190      ;
; -1.068 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.056     ; 1.190      ;
; -1.065 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.045     ; 1.257      ;
; -1.065 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.045     ; 1.257      ;
; -1.065 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.045     ; 1.257      ;
; -1.065 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.045     ; 1.257      ;
; -1.064 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.057     ; 1.185      ;
; -1.057 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.042     ; 1.252      ;
; -1.057 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.042     ; 1.252      ;
; -1.057 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.042     ; 1.252      ;
; -1.057 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.042     ; 1.252      ;
; -1.057 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.042     ; 1.252      ;
; -1.057 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.042     ; 1.252      ;
; -1.049 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.048     ; 1.190      ;
; -1.049 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.048     ; 1.190      ;
; -1.043 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.058     ; 1.163      ;
; -1.043 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.058     ; 1.163      ;
; -0.994 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.048     ; 1.124      ;
; -0.994 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.048     ; 1.124      ;
; -0.967 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.095     ; 1.059      ;
; -0.967 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[6]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.095     ; 1.059      ;
; -0.960 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.047     ; 1.091      ;
; -0.960 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.250        ; -0.047     ; 1.091      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                                                         ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.728 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.849      ;
; 0.728 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.849      ;
; 0.728 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.849      ;
; 0.728 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.849      ;
; 0.728 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.849      ;
; 0.728 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.849      ;
; 0.728 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.849      ;
; 0.738 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.029      ; 0.851      ;
; 0.738 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.029      ; 0.851      ;
; 0.738 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.029      ; 0.851      ;
; 0.738 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.029      ; 0.851      ;
; 0.738 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.029      ; 0.851      ;
; 0.738 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.029      ; 0.851      ;
; 0.738 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.029      ; 0.851      ;
; 0.738 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.029      ; 0.851      ;
; 0.745 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 0.859      ;
; 0.745 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 0.859      ;
; 0.745 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 0.859      ;
; 0.745 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 0.859      ;
; 0.745 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 0.859      ;
; 0.745 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 0.859      ;
; 0.745 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 0.859      ;
; 0.745 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 0.859      ;
; 0.745 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 0.859      ;
; 0.745 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 0.859      ;
; 0.791 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.012      ; 0.866      ;
; 0.791 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.012      ; 0.866      ;
; 0.858 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 0.972      ;
; 0.858 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 0.972      ;
; 0.858 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 0.972      ;
; 0.858 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 0.972      ;
; 0.858 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 0.972      ;
; 0.863 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 0.977      ;
; 0.863 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 0.977      ;
; 0.863 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 0.977      ;
; 0.863 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 0.977      ;
; 0.863 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 0.977      ;
; 0.863 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 0.977      ;
; 0.863 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 0.977      ;
; 0.863 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 0.977      ;
; 0.895 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.014      ; 0.972      ;
; 0.895 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.014      ; 0.972      ;
; 0.896 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.011      ; 0.963      ;
; 0.896 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.011      ; 0.963      ;
; 0.919 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.013      ; 0.995      ;
; 0.919 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.013      ; 0.995      ;
; 0.937 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.022      ; 1.022      ;
; 0.937 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.022      ; 1.022      ;
; 0.952 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.023      ; 1.038      ;
; 0.954 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.025      ; 1.042      ;
; 0.954 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.025      ; 1.042      ;
; 0.955 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 1.086      ;
; 0.955 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 1.086      ;
; 0.955 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 1.086      ;
; 0.955 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 1.086      ;
; 0.958 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.024      ; 1.045      ;
; 0.958 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.024      ; 1.045      ;
; 0.959 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 1.073      ;
; 0.959 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 1.073      ;
; 0.959 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 1.073      ;
; 0.959 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 1.073      ;
; 0.959 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 1.073      ;
; 0.959 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 1.073      ;
; 0.961 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.025      ; 1.049      ;
; 0.962 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[6]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.037     ; 0.952      ;
; 0.962 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.037     ; 0.952      ;
; 0.963 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 1.094      ;
; 0.963 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 1.094      ;
; 0.963 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 1.094      ;
; 0.963 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 1.094      ;
; 0.963 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 1.094      ;
; 0.963 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 1.094      ;
; 0.967 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 1.098      ;
; 0.967 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 1.098      ;
; 0.967 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 1.098      ;
; 0.967 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 1.098      ;
; 0.967 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 1.098      ;
; 0.967 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 1.098      ;
; 0.967 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 1.098      ;
; 0.967 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_valid                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 1.098      ;
; 0.980 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.101      ;
; 0.980 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.101      ;
; 0.980 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.101      ;
; 0.980 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.101      ;
; 0.980 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.101      ;
; 0.980 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.101      ;
; 0.982 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 1.113      ;
; 0.982 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 1.113      ;
; 0.982 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 1.113      ;
; 0.982 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 1.113      ;
; 0.982 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 1.113      ;
; 0.985 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.031      ; 1.100      ;
; 0.993 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.014      ; 1.070      ;
; 0.993 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.014      ; 1.070      ;
; 1.000 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.013      ; 1.069      ;
; 1.000 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.013      ; 1.069      ;
; 1.024 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.012      ; 1.092      ;
; 1.024 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.012      ; 1.092      ;
; 1.029 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.156      ;
; 1.042 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.021      ; 1.119      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                       ;
+------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                      ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                           ; -7.205    ; 0.187 ; -3.204   ; 0.728   ; -4.194              ;
;  clk_50                                                    ; N/A       ; N/A   ; N/A      ; N/A     ; -3.000              ;
;  ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; -2.417    ; 0.187 ; N/A      ; N/A     ; 12.152              ;
;  ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 5.596     ; 0.187 ; N/A      ; N/A     ; 24.478              ;
;  ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -7.205    ; 0.187 ; -3.204   ; 0.728   ; -2.237              ;
;  ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] ; N/A       ; N/A   ; N/A      ; N/A     ; -4.194              ;
; Design-wide TNS                                            ; -1853.117 ; 0.0   ; -366.127 ; 0.0     ; -945.343            ;
;  clk_50                                                    ; N/A       ; N/A   ; N/A      ; N/A     ; -3.000              ;
;  ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; -258.445  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -1594.672 ; 0.000 ; -366.127 ; 0.000   ; -938.098            ;
;  ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] ; N/A       ; N/A   ; N/A      ; N/A     ; -4.261              ;
+------------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sdr_clk_o      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_cs_n_o     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_cke_o      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_ras_n_o    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_cas_n_o    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_we_n_o     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dqm_o[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dqm_o[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_ba_o[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_ba_o[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uart_txd_o     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_rxd_i              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdr_clk_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_cs_n_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; sdr_cke_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ras_n_o    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_cas_n_o    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_we_n_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dqm_o[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dqm_o[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ba_o[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ba_o[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; uart_txd_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; led[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; led[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; led[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; led[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.36 V              ; -0.0133 V           ; 0.215 V                              ; 0.046 V                              ; 5.28e-10 s                  ; 5.48e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.36 V             ; -0.0133 V          ; 0.215 V                             ; 0.046 V                             ; 5.28e-10 s                 ; 5.48e-10 s                 ; Yes                       ; Yes                       ;
; led[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.33 V              ; -0.00386 V          ; 0.159 V                              ; 0.063 V                              ; 3.32e-09 s                  ; 3.1e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.33 V             ; -0.00386 V         ; 0.159 V                             ; 0.063 V                             ; 3.32e-09 s                 ; 3.1e-09 s                  ; Yes                       ; Yes                       ;
; led[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; led[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; led[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.51e-09 V                   ; 2.37 V              ; -0.0161 V           ; 0.162 V                              ; 0.02 V                               ; 4.95e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.51e-09 V                  ; 2.37 V             ; -0.0161 V          ; 0.162 V                             ; 0.02 V                              ; 4.95e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.83e-09 V                   ; 2.35 V              ; -0.00181 V          ; 0.151 V                              ; 0.007 V                              ; 6.94e-10 s                  ; 8.74e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.83e-09 V                  ; 2.35 V             ; -0.00181 V         ; 0.151 V                             ; 0.007 V                             ; 6.94e-10 s                 ; 8.74e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdr_clk_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_cs_n_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; sdr_cke_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ras_n_o    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_cas_n_o    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_we_n_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dqm_o[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dqm_o[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ba_o[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ba_o[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; sdr_addr_o[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; uart_txd_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; led[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; led[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; led[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; led[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00607 V          ; 0.064 V                              ; 0.017 V                              ; 6.9e-10 s                   ; 6.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00607 V         ; 0.064 V                             ; 0.017 V                             ; 6.9e-10 s                  ; 6.78e-10 s                 ; Yes                       ; Yes                       ;
; led[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00196 V          ; 0.092 V                              ; 0.052 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00196 V         ; 0.092 V                             ; 0.052 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; led[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; led[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; led[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; sdr_dq_io[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.34 V              ; -0.008 V            ; 0.104 V                              ; 0.015 V                              ; 6.53e-10 s                  ; 5.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.34 V             ; -0.008 V           ; 0.104 V                             ; 0.015 V                             ; 6.53e-10 s                 ; 5.55e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.0032 V           ; 0.057 V                              ; 0.016 V                              ; 8.65e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.0032 V          ; 0.057 V                             ; 0.016 V                             ; 8.65e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdr_clk_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_cs_n_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; sdr_cke_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ras_n_o    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_cas_n_o    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_we_n_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dqm_o[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dqm_o[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ba_o[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ba_o[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; sdr_addr_o[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; uart_txd_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; led[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; led[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; led[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; led[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0107 V           ; 0.241 V                              ; 0.161 V                              ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0107 V          ; 0.241 V                             ; 0.161 V                             ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; led[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; led[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; led[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; sdr_dq_io[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-08 V                   ; 2.71 V              ; -0.0718 V           ; 0.277 V                              ; 0.167 V                              ; 3.12e-10 s                  ; 3.02e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-08 V                  ; 2.71 V             ; -0.0718 V          ; 0.277 V                             ; 0.167 V                             ; 3.12e-10 s                 ; 3.02e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0198 V           ; 0.2 V                                ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0198 V          ; 0.2 V                               ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                       ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 110057       ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 408805858    ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 133          ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 400349       ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; > 2147483647 ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 209          ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 11374        ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                        ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 110057       ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 408805858    ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 133          ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 400349       ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; > 2147483647 ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 209          ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 11374        ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 142      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                 ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 142      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 5031  ; 5031 ;
; Unconstrained Output Ports      ; 46    ; 46   ;
; Unconstrained Output Port Paths ; 62    ; 62   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                            ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+
; Target                                                    ; Clock                                                     ; Type      ; Status      ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+
; clk_50                                                    ; clk_50                                                    ; Base      ; Constrained ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] ; Generated ; Constrained ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; rst_n         ; Partially constrained                                                                ;
; sdr_dq_io[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; led[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_ba_o[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_ba_o[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_cas_n_o    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_clk_o      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_cs_n_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dqm_o[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dqm_o[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_ras_n_o    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_we_n_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_txd_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; rst_n         ; Partially constrained                                                                ;
; sdr_dq_io[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; led[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_ba_o[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_ba_o[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_cas_n_o    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_clk_o      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_cs_n_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dqm_o[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dqm_o[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_ras_n_o    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_we_n_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_txd_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Wed Feb 26 12:03:44 2020
Info: Command: quartus_sta wishbone_cycy10_soc -c wishbone_cycy10_soc
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'SDC1.sdc'
Warning (332174): Ignored filter at SDC1.sdc(1): PIN_E1 could not be matched with a port or pin or register or keeper or net or combinational node or node File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/SDC1.sdc Line: 1
Warning (332174): Ignored filter at SDC1.sdc(1): get_pins could not be matched with a port or pin or register or keeper or net or combinational node or node File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/SDC1.sdc Line: 1
Warning (332049): Ignored create_clock at SDC1.sdc(1): Argument <targets> is not an object ID File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/SDC1.sdc Line: 1
    Info (332050): create_clock -period 83.33 -name clk {get_pins PIN_E1} File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/SDC1.sdc Line: 1
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {ip_pll_sdram0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -duty_cycle 50.00 -name {ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]} {ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {ip_pll_sdram0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]} {ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {ip_pll_sdram0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]} {ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {ip_pll_sdram0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -phase -67.50 -duty_cycle 50.00 -name {ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3]} {ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'f:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/altera_reset_controller.sdc'
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_50 clk_50
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] with master clock period: 1.000 found on PLL node: ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] with master clock period: 1.000 found on PLL node: ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] with master clock period: 1.000 found on PLL node: ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] with master clock period: 1.000 found on PLL node: ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] does not match the master clock period requirement: 20.000
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.205
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.205           -1594.672 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -2.417            -258.445 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.596               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.453               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.454               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is -3.204
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.204            -366.127 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 1.747
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.747               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -4.194
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.194              -4.245 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -3.000              -3.000 clk_50 
    Info (332119):    -2.237            -938.098 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    12.152               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    24.478               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] with master clock period: 1.000 found on PLL node: ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] with master clock period: 1.000 found on PLL node: ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] with master clock period: 1.000 found on PLL node: ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] with master clock period: 1.000 found on PLL node: ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] does not match the master clock period requirement: 20.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.798
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.798           -1490.571 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -2.254            -238.961 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.210               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.402               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.402               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is -3.009
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.009            -341.191 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 1.556
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.556               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -4.194
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.194              -4.261 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -3.000              -3.000 clk_50 
    Info (332119):    -2.237            -930.918 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    12.157               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    24.497               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] with master clock period: 1.000 found on PLL node: ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] with master clock period: 1.000 found on PLL node: ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] with master clock period: 1.000 found on PLL node: ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] with master clock period: 1.000 found on PLL node: ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] does not match the master clock period requirement: 20.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.109
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.109            -649.536 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -0.949             -96.809 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.354               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.187               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is -1.417
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.417            -148.453 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 0.728
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.728               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -3.750
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.750              -3.750 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -3.000              -3.000 clk_50 
    Info (332119):    -1.750            -732.561 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    12.219               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    24.757               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 4884 megabytes
    Info: Processing ended: Wed Feb 26 12:03:57 2020
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:14


