// Seed: 1891853902
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  assign module_1.id_17 = 0;
  output wire id_1;
  struct packed {
    logic id_4;
    logic id_5;
  } id_6 = id_2;
endmodule
module module_1 #(
    parameter id_19 = 32'd43,
    parameter id_26 = 32'd95
) (
    input supply1 id_0,
    output wor id_1,
    input uwire id_2,
    input tri0 id_3,
    input supply1 id_4#(
        ._id_26(1'b0),
        .id_27 (1)
    ),
    output tri1 id_5,
    output supply0 id_6,
    output supply0 id_7,
    input supply0 id_8,
    output tri0 id_9,
    output tri0 id_10,
    input tri0 id_11,
    output wand id_12,
    output uwire id_13,
    input wor id_14,
    output uwire id_15,
    output supply0 id_16,
    input uwire id_17,
    output wor id_18,
    input tri0 _id_19,
    input tri1 id_20,
    input wor id_21,
    input tri1 id_22,
    input supply0 id_23,
    output supply0 id_24
);
  always_comb return -1;
  logic [7:0][id_26 : id_19] id_28;
  module_0 modCall_1 (
      id_28,
      id_28,
      id_28
  );
endmodule
