-- VHDL for IBM SMS ALD page 18.14.05.1
-- Title: OP MODIFIER SET CHECK
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/13/2020 9:38:26 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_18_14_05_1_OP_MODIFIER_SET_CHECK is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_2ND_TRIGGER_CHECK:	 in STD_LOGIC;
		PS_SET_OP_MOD_REG:	 in STD_LOGIC;
		MS_PROGRAM_RESET_3:	 in STD_LOGIC;
		PS_ERROR_SAMPLE:	 in STD_LOGIC;
		MS_1401_MODE:	 in STD_LOGIC;
		MS_1ST_TRIGGER_CHECK:	 in STD_LOGIC;
		MS_CHECK_OP_MOD_SET:	 in STD_LOGIC;
		MS_OP_MOD_REG_SET_ERROR:	 out STD_LOGIC;
		LAMP_15A1F20:	 out STD_LOGIC);
end ALD_18_14_05_1_OP_MODIFIER_SET_CHECK;

architecture behavioral of ALD_18_14_05_1_OP_MODIFIER_SET_CHECK is 

	signal OUT_5A_F: STD_LOGIC;
	signal OUT_5B_D: STD_LOGIC;
	signal OUT_3B_E: STD_LOGIC;
	signal OUT_3B_H: STD_LOGIC;
	signal OUT_5C_D: STD_LOGIC;
	signal OUT_2C_NoPin: STD_LOGIC;
	signal OUT_1D_F: STD_LOGIC;
	signal OUT_5E_R: STD_LOGIC;
	signal OUT_3E_C: STD_LOGIC;
	signal OUT_3E_D: STD_LOGIC;
	signal OUT_2E_NoPin: STD_LOGIC;
	signal OUT_1E_C: STD_LOGIC;
	signal OUT_5F_B: STD_LOGIC;
	signal OUT_2G_K: STD_LOGIC;
	signal OUT_DOT_1D: STD_LOGIC;
	signal OUT_DOT_4B: STD_LOGIC;
	signal OUT_DOT_4E: STD_LOGIC;

begin

	OUT_5A_F <= NOT MS_2ND_TRIGGER_CHECK;
	OUT_5B_D <= NOT OUT_5C_D;

	SMS_DEZ_3B: entity SMS_DEZ
	    port map (
		FPGA_CLK => FPGA_CLK,
		GATEOFF => OUT_3B_H,	-- Pin F
		ACSET => OUT_DOT_4B,	-- Pin G
		DCRESET => MS_PROGRAM_RESET_3,	-- Pin B
		GATEON => OUT_3B_E,	-- Pin A
		OUTOFF => OUT_3B_E,
		OUTON => OUT_3B_H,
		DCRFORCE => OPEN );

	OUT_5C_D <= NOT(PS_SET_OP_MOD_REG );
	OUT_2C_NoPin <= NOT(OUT_3B_E AND OUT_3E_C );
	OUT_1D_F <= NOT(OUT_2C_NoPin AND OUT_2E_NoPin AND PS_ERROR_SAMPLE );
	OUT_5E_R <= NOT MS_1ST_TRIGGER_CHECK;

	SMS_DEZ_3E: entity SMS_DEZ
	    port map (
		FPGA_CLK => FPGA_CLK,
		GATEOFF => OUT_3E_D,	-- Pin L
		ACSET => OUT_DOT_4E,	-- Pin R
		DCRESET => MS_PROGRAM_RESET_3,	-- Pin P
		GATEON => OUT_3E_C,	-- Pin Q
		OUTOFF => OUT_3E_C,
		OUTON => OUT_3E_D,
		DCRFORCE => OPEN,
		DCSET => OPEN,
		DCSFORCE => OPEN );

	OUT_2E_NoPin <= NOT(OUT_3B_H AND OUT_3E_D );
	OUT_1E_C <= NOT(MS_1401_MODE );
	OUT_5F_B <= NOT MS_CHECK_OP_MOD_SET;
	OUT_2G_K <= NOT OUT_DOT_1D;
	LAMP_15A1F20 <= OUT_2G_K;
	OUT_DOT_1D <= OUT_1D_F OR OUT_1E_C;
	OUT_DOT_4B <= OUT_5A_F OR OUT_5B_D;
	OUT_DOT_4E <= OUT_5E_R OR OUT_5F_B;

	MS_OP_MOD_REG_SET_ERROR <= OUT_DOT_1D;


end;
