INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ee_class/ESE518/SwashiSpin/src/soc/rtl/lib/baudx16_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudx16_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/tmp/dc_dispatcher.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dc_dispatcher
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ee_class/ESE518/SwashiSpin/src/soc/rtl/lib/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ee_class/ESE518/SwashiSpin/src/soc/rtl/lib/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ee_class/ESE518/SwashiSpin/src/soc/rtl/lib/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ee_class/ESE518/SwashiSpin/src/soc/rtl/design/uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/tmp/uart_api_dc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_api_dc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ee_class/uart_api/uart_api.srcs/sim_1/new/uart_api_dc_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_api_dc_tb
