<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Verilog</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part413.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part415.htm">Next &gt;</a></p><h3 style="padding-top: 11pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark536">&zwnj;</a>Verilog</h3><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:22.1816pt" cellspacing="0"><tr style="height:11pt"><td style="width:121pt"><p class="s35" style="padding-left: 2pt;text-indent: 0pt;line-height: 9pt;text-align: left;">.wrclk_polarity</p></td><td style="width:77pt"><p class="s35" style="padding-right: 2pt;text-indent: 0pt;line-height: 9pt;text-align: right;">( <span style=" color: #036;">&quot;rise&quot;</span>),</p></td></tr><tr style="height:11pt"><td style="width:121pt"><p class="s35" style="padding-left: 2pt;text-indent: 0pt;line-height: 9pt;text-align: left;">.rdclk_polarity</p></td><td style="width:77pt"><p class="s35" style="padding-right: 2pt;text-indent: 0pt;line-height: 9pt;text-align: right;">( <span style=" color: #036;">&quot;rise&quot;</span>),</p></td></tr><tr style="height:11pt"><td style="width:121pt"><p class="s35" style="padding-left: 2pt;text-indent: 0pt;line-height: 9pt;text-align: left;">.wren_polarity</p></td><td style="width:77pt"><p class="s35" style="padding-right: 2pt;text-indent: 0pt;line-height: 9pt;text-align: right;">(   <span style=" color: #090;">1</span>),</p></td></tr><tr style="height:11pt"><td style="width:121pt"><p class="s35" style="padding-left: 2pt;text-indent: 0pt;line-height: 9pt;text-align: left;">.outreg_enable</p></td><td style="width:77pt"><p class="s35" style="padding-right: 2pt;text-indent: 0pt;line-height: 9pt;text-align: right;">(   <span style=" color: #090;">1</span>),</p></td></tr><tr style="height:11pt"><td style="width:121pt"><p class="s35" style="padding-left: 2pt;text-indent: 0pt;line-height: 9pt;text-align: left;">.outreg_sr_asssertion</p></td><td style="width:77pt"><p class="s35" style="padding-right: 2pt;text-indent: 0pt;line-height: 9pt;text-align: right;">(<span style=" color: #036;">&quot;clocked&quot;</span>),</p></td></tr><tr style="height:11pt"><td style="width:121pt"><p class="s35" style="padding-left: 2pt;text-indent: 0pt;line-height: 9pt;text-align: left;">.mem_init_file</p></td><td style="width:77pt"><p class="s35" style="padding-right: 2pt;text-indent: 0pt;line-height: 9pt;text-align: right;">(   <span style=" color: #036;">&quot;&quot;</span>),</p></td></tr><tr style="height:11pt"><td style="width:121pt"><p class="s35" style="padding-left: 2pt;text-indent: 0pt;line-height: 8pt;text-align: left;">.initd_0</p></td><td style="width:77pt"><p class="s35" style="padding-right: 2pt;text-indent: 0pt;line-height: 8pt;text-align: right;">(   <span style=" color: #090;">0</span>),</p></td></tr></table><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="673" height="411" alt="image" src="Image_524.png"/></span></p><p style="text-indent: 0pt;line-height: 120%;text-align: left;">-- VHDL Component template <span class="s33">for </span>ACX_LRAM2K_SDP component ACX_LRAM2K_SDP is</p><p style="text-indent: 0pt;text-align: left;">generic (</p><p style="text-indent: 0pt;line-height: 120%;text-align: left;">-- VHDL Component template <span class="s33">for </span>ACX_LRAM2K_SDP component ACX_LRAM2K_SDP is</p><p style="text-indent: 0pt;text-align: left;">generic (</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;line-height: 120%;text-align: left;">-- VHDL Component template <span class="s33">for </span>ACX_LRAM2K_SDP component ACX_LRAM2K_SDP is</p><p style="text-indent: 0pt;text-align: left;">generic (</p><p style="text-indent: 0pt;line-height: 120%;text-align: left;">clear_enable initd_0</p><p style="text-indent: 0pt;text-align: left;">&lt;...&gt;</p><p style="padding-top: 1pt;text-indent: 0pt;line-height: 120%;text-align: left;">initd_31 mem_init_file outreg_enable outreg_sr_assertion rdclk_polarity read_width wrclk_polarity</p><p style="text-indent: 0pt;text-align: left;">write_width</p><p style="text-indent: 0pt;line-height: 120%;text-align: left;">clear_enable initd_0</p><p style="text-indent: 0pt;text-align: left;">&lt;...&gt;</p><p style="padding-top: 1pt;text-indent: 0pt;line-height: 120%;text-align: left;">initd_31 mem_init_file outreg_enable outreg_sr_assertion rdclk_polarity read_width wrclk_polarity</p><p style="text-indent: 0pt;text-align: left;">write_width</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;line-height: 120%;text-align: left;">clear_enable initd_0</p><p style="text-indent: 0pt;text-align: left;">&lt;...&gt;</p><p style="padding-top: 1pt;text-indent: 0pt;line-height: 120%;text-align: left;">initd_31 mem_init_file outreg_enable outreg_sr_assertion rdclk_polarity read_width wrclk_polarity</p><p style="text-indent: 0pt;text-align: left;">write_width</p><p style="text-indent: 0pt;text-align: left;">: integer := <span style=" color: #090;">0</span>;</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: std_logic_vector( <span style=" color: #090;">143 </span>downto <span style=" color: #090;">0 </span>) := X<span style=" color: #036;">&quot;x&quot;</span>;</p><p style="text-indent: 0pt;text-align: left;">: integer := <span style=" color: #090;">0</span>;</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: std_logic_vector( <span style=" color: #090;">143 </span>downto <span style=" color: #090;">0 </span>) := X<span style=" color: #036;">&quot;x&quot;</span>;</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;">: integer := <span style=" color: #090;">0</span>;</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: std_logic_vector( <span style=" color: #090;">143 </span>downto <span style=" color: #090;">0 </span>) := X<span style=" color: #036;">&quot;x&quot;</span>;</p><p style="text-indent: 0pt;text-align: left;">: std_logic_vector( <span style=" color: #090;">143 </span>downto <span style=" color: #090;">0 </span>) := X<span style=" color: #036;">&quot;x&quot;</span>;</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: string := <span style=" color: #036;">&quot;&quot;</span>;</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: integer := <span style=" color: #090;">0</span>;</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: string := <span style=" color: #036;">&quot;clocked&quot;</span>;</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: string := <span style=" color: #036;">&quot;rise&quot;</span>;</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: integer := <span style=" color: #090;">72</span>;</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: string := <span style=" color: #036;">&quot;rise&quot;</span>;</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: integer := <span style=" color: #090;">72</span></p><p style="text-indent: 0pt;text-align: left;">: std_logic_vector( <span style=" color: #090;">143 </span>downto <span style=" color: #090;">0 </span>) := X<span style=" color: #036;">&quot;x&quot;</span>;</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: string := <span style=" color: #036;">&quot;&quot;</span>;</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: integer := <span style=" color: #090;">0</span>;</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: string := <span style=" color: #036;">&quot;clocked&quot;</span>;</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: string := <span style=" color: #036;">&quot;rise&quot;</span>;</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: integer := <span style=" color: #090;">72</span>;</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: string := <span style=" color: #036;">&quot;rise&quot;</span>;</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: integer := <span style=" color: #090;">72</span></p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;">: std_logic_vector( <span style=" color: #090;">143 </span>downto <span style=" color: #090;">0 </span>) := X<span style=" color: #036;">&quot;x&quot;</span>;</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: string := <span style=" color: #036;">&quot;&quot;</span>;</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: integer := <span style=" color: #090;">0</span>;</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: string := <span style=" color: #036;">&quot;clocked&quot;</span>;</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: string := <span style=" color: #036;">&quot;rise&quot;</span>;</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: integer := <span style=" color: #090;">72</span>;</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: string := <span style=" color: #036;">&quot;rise&quot;</span>;</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: integer := <span style=" color: #090;">72</span></p><p style="text-indent: 0pt;text-align: left;">);</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">port (</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;line-height: 120%;text-align: left;">rdaddr outreg_ce outreg_rstn rdclk</p><p style="padding-left: 19pt;text-indent: 0pt;line-height: 120%;text-align: left;">dout wraddr din wren wrclk</p><p style="text-indent: 0pt;text-align: left;">);</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">end component ACX_LRAM2K_SDP</p><p style="text-indent: 0pt;text-align: left;">);</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">port (</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;line-height: 120%;text-align: left;">rdaddr outreg_ce outreg_rstn rdclk</p><p style="padding-left: 19pt;text-indent: 0pt;line-height: 120%;text-align: left;">dout wraddr din wren wrclk</p><p style="text-indent: 0pt;text-align: left;">);</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">end component ACX_LRAM2K_SDP</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;">);</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">port (</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;line-height: 120%;text-align: left;">rdaddr outreg_ce outreg_rstn rdclk</p><p style="padding-left: 19pt;text-indent: 0pt;line-height: 120%;text-align: left;">dout wraddr din wren wrclk</p><p style="text-indent: 0pt;text-align: left;">);</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">end component ACX_LRAM2K_SDP</p><p style="text-indent: 0pt;text-align: left;">: in</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: in</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: in</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: in</p><p style="text-indent: 0pt;text-align: left;">: in</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: in</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: in</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: in</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;">: in</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: in</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: in</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: in</p><p style="text-indent: 0pt;line-height: 120%;text-align: left;">std_logic_vector( <span style=" color: #090;">5 </span>downto <span style=" color: #090;">0 </span>); std_logic;</p><p style="text-indent: 0pt;text-align: left;">std_logic;</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">std_logic;</p><p style="text-indent: 0pt;line-height: 120%;text-align: left;">std_logic_vector( <span style=" color: #090;">5 </span>downto <span style=" color: #090;">0 </span>); std_logic;</p><p style="text-indent: 0pt;text-align: left;">std_logic;</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">std_logic;</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;line-height: 120%;text-align: left;">std_logic_vector( <span style=" color: #090;">5 </span>downto <span style=" color: #090;">0 </span>); std_logic;</p><p style="text-indent: 0pt;text-align: left;">std_logic;</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">std_logic;</p><p style="text-indent: 0pt;text-align: left;">: out std_logic_vector( <span style=" color: #090;">143 </span>downto <span style=" color: #090;">0 </span>);</p><p style="text-indent: 0pt;text-align: left;">: out std_logic_vector( <span style=" color: #090;">143 </span>downto <span style=" color: #090;">0 </span>);</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;">: out std_logic_vector( <span style=" color: #090;">143 </span>downto <span style=" color: #090;">0 </span>);</p><p style="text-indent: 0pt;text-align: left;">: in</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: in</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: in</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: in</p><p style="text-indent: 0pt;text-align: left;">: in</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: in</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: in</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: in</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;">: in</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: in</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: in</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: in</p><p style="text-indent: 0pt;text-align: left;">std_logic_vector( <span style=" color: #090;">5 </span>downto <span style=" color: #090;">0 </span>);</p><p style="padding-top: 1pt;text-indent: 0pt;line-height: 120%;text-align: left;">std_logic_vector( <span style=" color: #090;">143 </span>downto <span style=" color: #090;">0 </span>); std_logic;</p><p style="text-indent: 0pt;text-align: left;">std_logic</p><p style="text-indent: 0pt;text-align: left;">std_logic_vector( <span style=" color: #090;">5 </span>downto <span style=" color: #090;">0 </span>);</p><p style="padding-top: 1pt;text-indent: 0pt;line-height: 120%;text-align: left;">std_logic_vector( <span style=" color: #090;">143 </span>downto <span style=" color: #090;">0 </span>); std_logic;</p><p style="text-indent: 0pt;text-align: left;">std_logic</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;">std_logic_vector( <span style=" color: #090;">5 </span>downto <span style=" color: #090;">0 </span>);</p><p style="padding-top: 1pt;text-indent: 0pt;line-height: 120%;text-align: left;">std_logic_vector( <span style=" color: #090;">143 </span>downto <span style=" color: #090;">0 </span>); std_logic;</p><p style="text-indent: 0pt;text-align: left;">std_logic</p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part413.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part415.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
