
<!DOCTYPE html>
<html>

<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<title>T (Lemmas)</title>
<meta name="description" content="Documentation of Coq module $NAME" />
<link  rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex/dist/katex.min.css">
<script src="https://cdn.jsdelivr.net/npm/markdown-it/dist/markdown-it.min.js"></script>
<script src="https://cdn.jsdelivr.net/npm/katex/dist/katex.min.js"></script>
<script src="https://cdn.jsdelivr.net/npm/markdown-it-texmath/texmath.min.js"></script>
<script src="https://cdn.jsdelivr.net/npm/darkmode-js@1.5.7/lib/darkmode-js.min.js"></script>
<link href="rocqnavi.css" rel="stylesheet" type="text/css" />
<script src="https://cdnjs.cloudflare.com/ajax/libs/jquery/3.3.1/jquery.min.js"></script>
<script type="text/javascript" src="rocqnavi.js"> </script>
</head>

<body onload="init()">

  <main>
    <div class="sidebar">
      <h2>Files</h2>
      <li><details id="Verilog"><summary>Verilog</summary>
          <ul>
          <li><a href="Verilog.Algo.html">Algo</a></li>
<li><a href="Verilog.Equiv.html">Equiv</a></li>
<li><a href="Verilog.Expr.html">Expr</a></li>
<li><a href="Verilog.ExprPath.html">ExprPath</a></li>
<li><a href="Verilog.Extr.html">Extr</a></li>
<li><a href="Verilog.Path.html">Path</a></li>
<li><a href="Verilog.Spec.html">Spec</a></li>
<li><a href="Verilog.TaggedExpr.html">TaggedExpr</a></li>
<li><a href="Verilog.TaggedExprPath.html">TaggedExprPath</a></li>
<li><a href="Verilog.TypeSystem.html">TypeSystem</a></li>
<li><a href="Verilog.Utils.html">Utils</a></li>
          </ul>
          </details>
          </li>
    </div>

  <div class="coq">

    <div class="content">
      <p><a href="./index.html">Top</a></p>
      <h1>T (Lemmas)</h1>
<table><tbody>
<tr><td>Files</td>
<td><a href="index_file_A.html">A</a></td><td>B</td><td>C</td><td>D</td><td><a href="index_file_E.html">E</a></td><td>F</td><td>G</td><td>H</td><td>I</td><td>J</td><td>K</td><td>L</td><td>M</td><td>N</td><td>O</td><td><a href="index_file_P.html">P</a></td><td>Q</td><td>R</td><td><a href="index_file_S.html">S</a></td><td><a href="index_file_T.html">T</a></td><td><a href="index_file_U.html">U</a></td><td>V</td><td>W</td><td>X</td><td>Y</td><td>Z</td><td>_</td></tr>
<tr><td>Definitions</td>
<td><a href="index_def_A.html">A</a></td><td>B</td><td>C</td><td>D</td><td><a href="index_def_E.html">E</a></td><td>F</td><td>G</td><td>H</td><td>I</td><td>J</td><td>K</td><td>L</td><td>M</td><td>N</td><td>O</td><td><a href="index_def_P.html">P</a></td><td>Q</td><td>R</td><td><a href="index_def_S.html">S</a></td><td><a href="index_def_T.html">T</a></td><td><a href="index_def_U.html">U</a></td><td>V</td><td>W</td><td>X</td><td>Y</td><td>Z</td><td>_</td></tr>
<tr><td>Lemmas</td>
<td><a href="index_prf_A.html">A</a></td><td>B</td><td>C</td><td>D</td><td><a href="index_prf_E.html">E</a></td><td>F</td><td>G</td><td>H</td><td>I</td><td>J</td><td>K</td><td>L</td><td>M</td><td>N</td><td>O</td><td><a href="index_prf_P.html">P</a></td><td>Q</td><td>R</td><td><a href="index_prf_S.html">S</a></td><td><a href="index_prf_T.html">T</a></td><td><a href="index_prf_U.html">U</a></td><td>V</td><td>W</td><td>X</td><td>Y</td><td>Z</td><td>_</td></tr>
<tr><td>Abbreviations</td>
<td>A</td><td>B</td><td>C</td><td>D</td><td>E</td><td>F</td><td>G</td><td>H</td><td>I</td><td>J</td><td>K</td><td>L</td><td>M</td><td>N</td><td>O</td><td>P</td><td>Q</td><td>R</td><td>S</td><td>T</td><td>U</td><td>V</td><td>W</td><td>X</td><td>Y</td><td>Z</td><td>_</td></tr>
<tr><td>Global Index</td>
<td><a href="index_global_A.html">A</a></td><td>B</td><td>C</td><td>D</td><td><a href="index_global_E.html">E</a></td><td>F</td><td>G</td><td>H</td><td>I</td><td>J</td><td>K</td><td><a href="index_global_L.html">L</a></td><td>M</td><td>N</td><td>O</td><td><a href="index_global_P.html">P</a></td><td>Q</td><td>R</td><td><a href="index_global_S.html">S</a></td><td><a href="index_global_T.html">T</a></td><td><a href="index_global_U.html">U</a></td><td>V</td><td>W</td><td>X</td><td>Y</td><td>Z</td><td>_</td></tr>
<tr><td><a href="index_notations.html">Notations</a></td></tr></tbody></table><h2>T (Lemmas)</h2><a href="Verilog.TaggedExpr.html#TaggedExpr.HCons">TaggedExpr.HCons</a> [prf, in Verilog.TaggedExpr]<br><a href="Verilog.TaggedExpr.html#TaggedExpr.HNil">TaggedExpr.HNil</a> [prf, in Verilog.TaggedExpr]<br><a href="Verilog.TaggedExprPath.html#TaggedExprPath.IsTypedPath_chunk">TaggedExprPath.IsTypedPath_chunk</a> [prf, in Verilog.TaggedExprPath]<br><a href="Verilog.TaggedExprPath.html#TaggedExprPath.IsTypedPath_dec">TaggedExprPath.IsTypedPath_dec</a> [prf, in Verilog.TaggedExprPath]<br><a href="Verilog.TaggedExprPath.html#TaggedExprPath.IsTypedPath_is_sub_typed_expr">TaggedExprPath.IsTypedPath_is_sub_typed_expr</a> [prf, in Verilog.TaggedExprPath]<br><a href="Verilog.TaggedExprPath.html#TaggedExprPath.IsTypedPath_sub_typed_expr_iff">TaggedExprPath.IsTypedPath_sub_typed_expr_iff</a> [prf, in Verilog.TaggedExprPath]<br><a href="Verilog.TaggedExprPath.html#TaggedExprPath.sub_typed_expr_chunk">TaggedExprPath.sub_typed_expr_chunk</a> [prf, in Verilog.TaggedExprPath]<br><a href="Verilog.TaggedExprPath.html#TaggedExprPath.sub_typed_expr_nil">TaggedExprPath.sub_typed_expr_nil</a> [prf, in Verilog.TaggedExprPath]<br><a href="Verilog.TaggedExprPath.html#TaggedExprPath.sub_typed_expr_valid">TaggedExprPath.sub_typed_expr_valid</a> [prf, in Verilog.TaggedExprPath]<br><a href="Verilog.TypeSystem.html#TypeSystem.always_check">TypeSystem.always_check</a> [prf, in Verilog.TypeSystem]<br><a href="Verilog.TypeSystem.html#TypeSystem.always_synth">TypeSystem.always_synth</a> [prf, in Verilog.TypeSystem]<br><a href="Verilog.TypeSystem.html#TypeSystem.check_can_grow">TypeSystem.check_can_grow</a> [prf, in Verilog.TypeSystem]<br><a href="Verilog.TypeSystem.html#TypeSystem.check_f_path">TypeSystem.check_f_path</a> [prf, in Verilog.TypeSystem]<br><a href="Verilog.TypeSystem.html#TypeSystem.check_grow_synth_and_synth_inj">TypeSystem.check_grow_synth_and_synth_inj</a> [prf, in Verilog.TypeSystem]<br><a href="Verilog.TypeSystem.html#TypeSystem.check_inj_f">TypeSystem.check_inj_f</a> [prf, in Verilog.TypeSystem]<br><a href="Verilog.TypeSystem.html#TypeSystem.check_order_f">TypeSystem.check_order_f</a> [prf, in Verilog.TypeSystem]<br><a href="Verilog.TypeSystem.html#TypeSystem.check_root">TypeSystem.check_root</a> [prf, in Verilog.TypeSystem]<br><a href="Verilog.TypeSystem.html#TypeSystem.check_sub_expr">TypeSystem.check_sub_expr</a> [prf, in Verilog.TypeSystem]<br><a href="Verilog.TypeSystem.html#TypeSystem.concat_synth_inj_f">TypeSystem.concat_synth_inj_f</a> [prf, in Verilog.TypeSystem]<br><a href="Verilog.TypeSystem.html#TypeSystem.concat_synth_inj_t">TypeSystem.concat_synth_inj_t</a> [prf, in Verilog.TypeSystem]<br><a href="Verilog.TypeSystem.html#TypeSystem.concat_synth_order_f">TypeSystem.concat_synth_order_f</a> [prf, in Verilog.TypeSystem]<br><a href="Verilog.TypeSystem.html#TypeSystem.f_sub_exp">TypeSystem.f_sub_exp</a> [prf, in Verilog.TypeSystem]<br><a href="Verilog.TypeSystem.html#TypeSystem.func_on_path">TypeSystem.func_on_path</a> [prf, in Verilog.TypeSystem]<br><a href="Verilog.TypeSystem.html#TypeSystem.synth_can_check">TypeSystem.synth_can_check</a> [prf, in Verilog.TypeSystem]<br><a href="Verilog.TypeSystem.html#TypeSystem.synth_check">TypeSystem.synth_check</a> [prf, in Verilog.TypeSystem]<br><a href="Verilog.TypeSystem.html#TypeSystem.synth_check_inj_f">TypeSystem.synth_check_inj_f</a> [prf, in Verilog.TypeSystem]<br><a href="Verilog.TypeSystem.html#TypeSystem.synth_check_order">TypeSystem.synth_check_order</a> [prf, in Verilog.TypeSystem]<br><a href="Verilog.TypeSystem.html#TypeSystem.synth_check_order_f">TypeSystem.synth_check_order_f</a> [prf, in Verilog.TypeSystem]<br><a href="Verilog.TypeSystem.html#TypeSystem.synth_f_path">TypeSystem.synth_f_path</a> [prf, in Verilog.TypeSystem]<br><a href="Verilog.TypeSystem.html#TypeSystem.synth_inj">TypeSystem.synth_inj</a> [prf, in Verilog.TypeSystem]<br><a href="Verilog.TypeSystem.html#TypeSystem.synth_inj_f">TypeSystem.synth_inj_f</a> [prf, in Verilog.TypeSystem]<br><a href="Verilog.TypeSystem.html#TypeSystem.synth_minimal_check">TypeSystem.synth_minimal_check</a> [prf, in Verilog.TypeSystem]<br><a href="Verilog.TypeSystem.html#TypeSystem.synth_root">TypeSystem.synth_root</a> [prf, in Verilog.TypeSystem]<br><a href="Verilog.TypeSystem.html#TypeSystem.synth_sub_expr">TypeSystem.synth_sub_expr</a> [prf, in Verilog.TypeSystem]
      <div class="footer"><hr/>Generated by <a href="https://github.com/affeldt-aist/rocqnavi/">rocqnavi</a></div>
    </div>
  </div>
    </main>
</body>
</html>
