#Clock signal
Net "clk" LOC=V10 | IOSTANDARD=LVCMOS33;

# 7 segment display
Net "seg<0>" LOC = T17 | IOSTANDARD = LVCMOS33; #Bank = 1, pin name = IO_L51P_M1DQ12, Sch name = CA
Net "seg<1>" LOC = T18 | IOSTANDARD = LVCMOS33; #Bank = 1, pin name = IO_L51N_M1DQ13, Sch name = CB
Net "seg<2>" LOC = U17 | IOSTANDARD = LVCMOS33; #Bank = 1, pin name = IO_L52P_M1DQ14, Sch name = CC
Net "seg<3>" LOC = U18 | IOSTANDARD = LVCMOS33; #Bank = 1, pin name = IO_L52N_M1DQ15, Sch name = CD
Net "seg<4>" LOC = M14 | IOSTANDARD = LVCMOS33; #Bank = 1, pin name = IO_L53P, Sch name = CE
Net "seg<5>" LOC = N14 | IOSTANDARD = LVCMOS33; #Bank = 1, pin name = IO_L53N_VREF, Sch name = CF
Net "seg<6>" LOC = L14 | IOSTANDARD = LVCMOS33; #Bank = 1, pin name = IO_L61P, Sch name = CG
Net "dp" LOC = M13 | IOSTANDARD = LVCMOS33; #Bank = 1, pin name = IO_L61N, Sch name = DP

Net "an<0>" LOC = N16 | IOSTANDARD = LVCMOS33; #Bank = 1, pin name = IO_L50N_M1UDQSN, Sch name = AN0
Net "an<1>" LOC = N15 | IOSTANDARD = LVCMOS33; #Bank = 1, pin name = IO_L50P_M1UDQS, Sch name = AN1
Net "an<2>" LOC = P18 | IOSTANDARD = LVCMOS33; #Bank = 1, pin name = IO_L49N_M1DQ11, Sch name = AN2
Net "an<3>" LOC = P17 | IOSTANDARD = LVCMOS33; #Bank = 1, pin name = IO_L49P_M1DQ10, Sch name = AN3

# Switches
Net "sw<0>" LOC = T10 | IOSTANDARD = LVCMOS33; #Bank = 2, pin name = IO_L29N_GCLK2, Sch name = SW0
Net "sw<1>" LOC = T9 | IOSTANDARD = LVCMOS33; #Bank = 2, pin name = IO_L32P_GCLK29, Sch name = SW1
Net "sw<2>" LOC = V9 | IOSTANDARD = LVCMOS33; #Bank = 2, pin name = IO_L32N_GCLK28, Sch name = SW2
Net "sw<3>" LOC = M8 | IOSTANDARD = LVCMOS33; #Bank = 2, pin name = IO_L40P, Sch name = SW3
Net "sw<4>" LOC = N8 | IOSTANDARD = LVCMOS33; #Bank = 2, pin name = IO_L40N, Sch name = SW4

Net "chooseDemo" LOC = T5 | IOSTANDARD = LVCMOS33; 
Net "switchShape" LOC = B8 | IOSTANDARD = LVCMOS33;  


## 12 pin connectors
## JA
Net "JA<0>" LOC = T12 | IOSTANDARD = LVCMOS33; #Bank = 2, pin name = IO_L19P, Sch name = JA1
Net "JA<1>" LOC = V12 | IOSTANDARD = LVCMOS33; #Bank = 2, pin name = IO_L19N, Sch name = JA2  
Net "JA<2>" LOC = N10 | IOSTANDARD = LVCMOS33; #Bank = 2, pin name = IO_L20P, Sch name = JA3
Net "JA<3>" LOC = P11 | IOSTANDARD = LVCMOS33; #Bank = 2, pin name = IO_L20N, Sch name = JA4
##	JB
Net "JB<0>"	LOC = K2 | IOSTANDARD = LVCMOS33; #SS		
Net "JB<1>"	LOC = K1 | IOSTANDARD = LVCMOS33; #SDO
Net "JB<2>"	LOC = L4 | IOSTANDARD = LVCMOS33; #SDI
Net "JB<3>"	LOC = L3 | IOSTANDARD = LVCMOS33; #SCLK

## VGA Connections
Net "hsync" LOC = N6 | IOSTANDARD = LVCMOS33;
Net "vsync" LOC = P7 | IOSTANDARD = LVCMOS33;
Net "blue[0]" LOC = R7 | IOSTANDARD = LVCMOS33;
Net "blue[1]" LOC = T7 | IOSTANDARD = LVCMOS33;
Net "green[0]" LOC = P8 | IOSTANDARD = LVCMOS33;
Net "green[1]" LOC = T6 | IOSTANDARD = LVCMOS33;
Net "green[2]" LOC = V6 | IOSTANDARD = LVCMOS33;
Net "red[0]" LOC = U7 | IOSTANDARD = LVCMOS33;
Net "red[1]" LOC = V7 | IOSTANDARD = LVCMOS33;
Net "red[2]" LOC = N7 | IOSTANDARD = LVCMOS33;