

================================================================
== Vivado HLS Report for 'maxpool_P1_1'
================================================================
* Date:           Thu Mar 19 11:36:36 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_cnn3_Accuracy
* Solution:       solution_data3208
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.171|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1611|  1611|  1611|  1611|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |- OFM_ROW_COL  |  1609|  1609|        14|          4|          1|   400|    yes   |
        +---------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    558|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    203|    -|
|Register         |        0|      -|     451|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     451|    857|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln203_71_fu_562_p2    |     +    |      0|  0|   8|           8|           8|
    |add_ln203_72_fu_571_p2    |     +    |      0|  0|   8|           8|           8|
    |add_ln203_73_fu_589_p2    |     +    |      0|  0|   8|          10|          10|
    |add_ln203_74_fu_385_p2    |     +    |      0|  0|  15|           9|           9|
    |add_ln203_75_fu_410_p2    |     +    |      0|  0|  12|          12|          12|
    |add_ln203_76_fu_432_p2    |     +    |      0|  0|  15|           9|           9|
    |add_ln203_77_fu_457_p2    |     +    |      0|  0|  12|          12|          12|
    |add_ln203_78_fu_467_p2    |     +    |      0|  0|  12|          12|          12|
    |add_ln203_79_fu_478_p2    |     +    |      0|  0|  12|          12|          12|
    |add_ln203_80_fu_494_p2    |     +    |      0|  0|  12|          12|          12|
    |add_ln203_81_fu_505_p2    |     +    |      0|  0|  12|          12|          12|
    |add_ln203_82_fu_610_p2    |     +    |      0|  0|   8|          10|          10|
    |add_ln203_fu_298_p2       |     +    |      0|  0|  15|           9|           9|
    |add_ln37_fu_240_p2        |     +    |      0|  0|  15|           9|           1|
    |add_ln38_1_fu_356_p2      |     +    |      0|  0|  15|           6|           1|
    |c_fu_537_p2               |     +    |      0|  0|  13|           4|           2|
    |ofm_fu_246_p2             |     +    |      0|  0|  15|           5|           1|
    |r_fu_324_p2               |     +    |      0|  0|  13|           4|           2|
    |icmp_ln1494_28_fu_595_p2  |   icmp   |      0|  0|  18|          31|          31|
    |icmp_ln1494_29_fu_620_p2  |   icmp   |      0|  0|  18|          31|          31|
    |icmp_ln1494_fu_525_p2     |   icmp   |      0|  0|  18|          31|          31|
    |icmp_ln37_fu_234_p2       |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln38_fu_252_p2       |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln39_fu_312_p2       |   icmp   |      0|  0|   9|           4|           4|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    |or_ln44_1_fu_228_p2       |    or    |      0|  0|   4|           4|           1|
    |or_ln44_2_fu_318_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln44_3_fu_416_p2       |    or    |      0|  0|   4|           4|           1|
    |or_ln44_fu_484_p2         |    or    |      0|  0|   4|           4|           1|
    |select_ln38_fu_542_p3     |  select  |      0|  0|   6|           1|           1|
    |select_ln44_1_fu_362_p3   |  select  |      0|  0|   4|           1|           1|
    |select_ln44_2_fu_266_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln44_3_fu_304_p3   |  select  |      0|  0|   3|           1|           1|
    |select_ln44_4_fu_369_p3   |  select  |      0|  0|   4|           1|           1|
    |select_ln44_fu_258_p3     |  select  |      0|  0|   4|           1|           1|
    |select_ln45_1_fu_601_p3   |  select  |      0|  0|  64|           1|          64|
    |select_ln45_2_fu_626_p3   |  select  |      0|  0|  64|           1|          64|
    |select_ln45_fu_531_p3     |  select  |      0|  0|  64|           1|          64|
    |select_ln50_1_fu_340_p3   |  select  |      0|  0|   3|           1|           3|
    |select_ln50_2_fu_348_p3   |  select  |      0|  0|   4|           1|           4|
    |select_ln50_3_fu_421_p3   |  select  |      0|  0|   4|           1|           4|
    |select_ln50_fu_375_p3     |  select  |      0|  0|   4|           1|           4|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 558|         303|         476|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  38|          7|    1|          7|
    |ap_done                                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_205_p4               |   9|          2|    4|          8|
    |ap_phi_mux_indvar_flatten23_phi_fu_161_p4  |   9|          2|    9|         18|
    |ap_phi_mux_indvar_flatten_phi_fu_183_p4    |   9|          2|    6|         12|
    |ap_phi_mux_ofm_0_phi_fu_172_p4             |   9|          2|    5|         10|
    |ap_phi_mux_r_0_phi_fu_194_p4               |   9|          2|    4|          8|
    |c_0_reg_201                                |   9|          2|    4|          8|
    |in_V_address0                              |  27|          5|   11|         55|
    |in_V_address1                              |  21|          4|   11|         44|
    |indvar_flatten23_reg_157                   |   9|          2|    9|         18|
    |indvar_flatten_reg_179                     |   9|          2|    6|         12|
    |ofm_0_reg_168                              |   9|          2|    5|         10|
    |r_0_reg_190                                |   9|          2|    4|          8|
    |reg_213                                    |   9|          2|   31|         62|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 203|         42|  112|        284|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln203_79_reg_712                 |  12|   0|   12|          0|
    |add_ln203_81_reg_727                 |  11|   0|   12|          1|
    |add_ln203_82_reg_774                 |  10|   0|   10|          0|
    |add_ln203_reg_664                    |   8|   0|    9|          1|
    |add_ln37_reg_645                     |   9|   0|    9|          0|
    |add_ln38_1_reg_692                   |   6|   0|    6|          0|
    |ap_CS_fsm                            |   6|   0|    6|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |c_0_reg_201                          |   4|   0|    4|          0|
    |c_reg_758                            |   4|   0|    4|          0|
    |icmp_ln37_reg_641                    |   1|   0|    1|          0|
    |icmp_ln38_reg_650                    |   1|   0|    1|          0|
    |indvar_flatten23_reg_157             |   9|   0|    9|          0|
    |indvar_flatten_reg_179               |   6|   0|    6|          0|
    |ofm_0_reg_168                        |   5|   0|    5|          0|
    |or_ln44_1_reg_636                    |   3|   0|    4|          1|
    |or_ln44_2_reg_670                    |   1|   0|    1|          0|
    |r_0_reg_190                          |   4|   0|    4|          0|
    |r_reg_676                            |   4|   0|    4|          0|
    |reg_213                              |  31|   0|   31|          0|
    |select_ln38_reg_763                  |   6|   0|    6|          0|
    |select_ln44_2_reg_657                |   5|   0|    5|          0|
    |select_ln45_1_reg_768                |  12|   0|   64|         52|
    |select_ln45_1_reg_768_pp0_iter2_reg  |  12|   0|   64|         52|
    |select_ln45_2_reg_794                |  12|   0|   64|         52|
    |select_ln45_reg_747                  |  12|   0|   64|         52|
    |select_ln50_1_reg_681                |   3|   0|    3|          0|
    |select_ln50_2_reg_686                |   4|   0|    4|          0|
    |select_ln50_reg_697                  |   4|   0|    4|          0|
    |tmp_21_reg_732                       |   3|   0|    3|          0|
    |zext_ln203_101_reg_717               |  11|   0|   64|         53|
    |zext_ln203_102_reg_784               |  11|   0|   64|         53|
    |zext_ln203_98_reg_702                |  12|   0|   64|         52|
    |zext_ln203_99_reg_737                |  12|   0|   64|         52|
    |add_ln203_81_reg_727                 |  64|  32|   12|          1|
    |add_ln203_82_reg_774                 |  64|  32|   10|          0|
    |icmp_ln37_reg_641                    |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 451|  96|  703|        422|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | maxpool_P1.1 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | maxpool_P1.1 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | maxpool_P1.1 | return value |
|ap_done         | out |    1| ap_ctrl_hs | maxpool_P1.1 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | maxpool_P1.1 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | maxpool_P1.1 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | maxpool_P1.1 | return value |
|in_V_address0   | out |   11|  ap_memory |     in_V     |     array    |
|in_V_ce0        | out |    1|  ap_memory |     in_V     |     array    |
|in_V_q0         |  in |   31|  ap_memory |     in_V     |     array    |
|in_V_address1   | out |   11|  ap_memory |     in_V     |     array    |
|in_V_ce1        | out |    1|  ap_memory |     in_V     |     array    |
|in_V_q1         |  in |   31|  ap_memory |     in_V     |     array    |
|out_V_address0  | out |    9|  ap_memory |     out_V    |     array    |
|out_V_ce0       | out |    1|  ap_memory |     out_V    |     array    |
|out_V_we0       | out |    1|  ap_memory |     out_V    |     array    |
|out_V_d0        | out |   31|  ap_memory |     out_V    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

