dpm_thermal	,	V_276
DPM_EVENT_SRC_MASK	,	V_254
rv6xx_dpm_force_performance_level	,	F_232
sclks	,	V_96
a_d	,	V_213
LC_HW_VOLTAGE_IF_CONTROL	,	F_9
R600_PM_NUMBER_OF_VOLTAGE_LEVELS	,	V_150
RV6XX_DEFAULT_VCLK_FREQ	,	V_292
radeon_ps	,	V_2
radeon_atom_get_clock_dividers	,	F_18
rv6xx_get_master_voltage_mask	,	F_128
a_n	,	V_212
R600_SPLLSTEPTIME_DFLT	,	V_50
VBI_TIMER_COUNT	,	F_139
r600_set_ctxcgtt3d_rsdc	,	F_122
rv6xx_invalidate_intermediate_steps	,	F_183
RAMCFG	,	V_158
r600_power_level_set_watermark_id	,	F_152
unscaled_count	,	V_91
req_dividers	,	V_141
MEDIUM_BACKBIAS_VALUE	,	V_152
radeon_mode_info	,	V_315
final_vco	,	V_68
initial_voltage	,	V_237
rv6xx_set_uvd_clock_after_set_eng_clock	,	F_192
RREG32_PCIE	,	F_15
rv6xx_program_memory_timing_parameters	,	F_81
rv6xx_program_voltage_stepping_entry	,	F_70
fb_div_scale	,	V_55
ATOM_PPLIB_R600_FLAGS_PCIEGEN2	,	V_116
r600_wait_for_power_level	,	F_198
LEVEL0_MPLL_DIV_EN	,	V_80
usEngineClockLow	,	V_302
bios	,	V_327
r600_set_mpll_reset_time	,	F_94
arb_refresh_rate	,	V_163
rv6xx_clear_vc	,	F_107
R600_FCT_DFLT	,	V_186
RREG32	,	F_80
ASIC_INTERNAL_ENGINE_SS	,	V_133
mclk_ss	,	V_144
reference_freq	,	V_47
_ATOM_PPLIB_NONCLOCK_INFO	,	V_284
R600_MPLLLOCKTIME_DFLT	,	V_167
rv6xx_parse_power_table	,	F_214
rv6xx_calculate_stepping_parameters	,	F_145
rv6xx_program_voltage_timing_parameters	,	F_123
requested_state	,	V_354
r600_wait_for_power_level_unequal	,	F_203
r600_stop_dpm	,	F_201
h	,	V_207
current_state	,	V_263
i	,	V_14
irq	,	V_273
j	,	V_319
r600_dpm_print_cap_info	,	F_224
l	,	V_210
m	,	V_349
COMPUTE_MEMORY_PLL_PARAM	,	V_137
r	,	V_211
rv6xx_enable_pll_sleep_in_l1	,	F_14
R600_RMP_DFLT	,	V_221
new_ps	,	V_198
GENERAL_PWRMGT	,	V_77
r600_start_dpm	,	F_195
ATOM_PP_PLATFORM_CAP_STEPVDDC	,	V_279
radeon_atom_set_voltage	,	F_132
R600_AH_DFLT	,	V_217
LEVEL0_MPLL_FB_DIV	,	F_49
r600_set_bsp	,	F_97
ASIC_IS_DCE3	,	F_187
rv6xx_program_voltage_stepping_parameters_lowest_entry	,	F_77
rv6xx_calculate_spread_spectrum_clk_v	,	F_61
R600_ENDINGVCOSTEPPCT_DFLT	,	V_67
r600_select_td	,	F_104
usStateArrayOffset	,	V_332
rv6xx_enable_pcie_gen2_support	,	F_7
R600_SSTU_DFLT	,	V_183
old_ps	,	V_232
rv6xx_enable_bif_dynamic_pcie_gen2	,	F_8
rv6xx_program_power_level_medium	,	F_155
R600_POWER_LEVEL_LOW	,	V_97
P_PLL_PWRDN_IN_L1L23	,	V_30
rv6xx_calculate_spread_spectrum_clk_s	,	F_62
dynamic_ss	,	V_269
vco_freq	,	V_124
ret	,	V_36
r600_set_fctu	,	F_115
"\t\tpower level 0    sclk: %u mclk: %u vddc: %u\n"	,	L_2
PCIE_LC_CNTL	,	V_24
r600_set_sst	,	F_113
spll	,	V_46
LC_PMI_TO_L1_DIS	,	V_27
spll_ref_div	,	V_51
THERMAL_PROTECTION_DIS	,	V_256
rv6xx_calculate_memory_clock_stepping_parameters	,	F_58
ref_clock	,	V_120
r600_power_level_set_voltage_index	,	F_149
LC_L0S_INACTIVITY_MASK	,	V_25
rv6xx_enable_dynamic_backbias_control	,	F_166
MPLL_FREQ_LEVEL_0	,	V_79
spll_step_count	,	V_49
high_sclk_index	,	V_104
radeon_atom_get_voltage_step	,	F_168
r600_engine_clock_entry_enable_pulse_skipping	,	F_22
sources	,	V_244
voltage_step	,	V_241
medium	,	V_100
rv6xx_generate_single_step	,	F_33
ucNonClockStateIndex	,	V_336
R600_TPU_DFLT	,	V_181
BACKBIAS_DPM_CNTL	,	V_226
CG_SPLL_SPREAD_SPECTRUM_LOW	,	V_71
rv6xx_program_tpp	,	F_108
divider	,	V_81
rate	,	V_134
LC_L1_INACTIVITY_MASK	,	V_26
rv6xx_next_post_div_step	,	F_30
le32_to_cpu	,	F_208
DISP1_GAP_MCHG_MASK	,	V_228
rv6xx_set_uvd_clock_before_set_eng_clock	,	F_190
vclk	,	V_264
class	,	V_288
R600_TD_DFLT	,	V_179
DCE3_LVTMA_DATA_SYNCHRONIZATION	,	V_260
CLKV_MASK	,	V_74
pcie_gen2	,	V_115
P_PLL_PDNB	,	V_32
vco_frequency	,	V_43
RADEON_DPM_EVENT_SRC_EXTERNAL	,	V_251
vddci	,	V_311
atom_context	,	V_326
RREG32_PCIE_PORT	,	F_4
CURRENT_PROFILE_INDEX_SHIFT	,	V_353
radeon_atom_get_voltage_gpio_settings	,	F_71
DYN_SPREAD_SPECTRUM_EN	,	V_78
DISP2_GAP_MCHG_MASK	,	V_229
family	,	V_308
ucClockStateIndices	,	V_339
r600_is_uvd_state	,	F_210
ENOMEM	,	V_331
r600_voltage_control_deactivate_static_control	,	F_133
ATOM_PP_PLATFORM_CAP_TURNOFFPLL_ASPML1	,	V_283
ps_priv	,	V_5
hw	,	V_95
rv6xx_program_mclk_stepping_parameters_lowest_entry	,	F_76
rv6xx_force_pcie_gen1	,	F_3
tmp	,	V_13
R600_ASI_DFLT	,	V_170
calculate_memory_refresh_rate	,	F_79
ATOM_PP_PLATFORM_CAP_ASPM_L0s	,	V_281
r600_set_at	,	F_99
rv6xx_reached_stepping_target	,	F_31
index	,	V_69
R600_BACKBIASRESPONSETIME_DFLT	,	V_344
rv6xx_enable_l0s	,	F_10
enable_post_div	,	V_40
rv6xx_program_voltage_stepping_parameters_except_lowest_entry	,	F_73
radeon_atom_set_engine_dram_timings	,	F_82
r600_power_level_set_mem_clock_index	,	F_150
VOLT_PWRMGT_EN	,	V_236
fb_div	,	V_122
target_voltage	,	V_238
r600_engine_clock_entry_set_reference_divider	,	F_25
clk_s	,	V_70
r600_set_vddc3d_oorsdc	,	F_120
SQM_RATIO	,	V_165
step_index	,	V_44
ATOM_PPLIB_R600_FLAGS_BACKBIASENABLE	,	V_114
NOOFROWS_MASK	,	V_159
LOW_BACKBIAS_VALUE	,	V_154
clk_v	,	V_73
R600_TPC_DFLT	,	V_182
rv6xx_enable_spread_spectrum	,	F_185
R600_CTXCGTT3DRSDC_DFLT	,	V_191
RADEON_DPM_FORCED_LEVEL_LOW	,	V_357
r600_set_sstu	,	F_112
LC_OTHER_SIDE_EVER_SENT_GEN2	,	V_20
fb_divider	,	V_48
rv6xx_program_power_level_high	,	F_157
rv6xx_dpm_get_mclk	,	F_231
rv6xx_dpm_fini	,	F_229
crev	,	V_325
post_div	,	V_42
CG_MPLL_SPREAD_SPECTRUM	,	V_76
l_f	,	V_205
rv6xx_enable_thermal_protection	,	F_179
USE_DISPLAY_GAP	,	V_204
safe_voltage	,	V_234
rv6xx_set_engine_spread_spectrum_clk_v	,	F_38
u16	,	T_3
l_r	,	V_215
BACKBIAS_VALUE	,	V_227
rv6xx_set_engine_spread_spectrum_clk_s	,	F_35
ATOM_PP_PLATFORM_CAP_BACKBIAS	,	V_268
dpm	,	V_11
R600_FCTU_DFLT	,	V_185
r600_set_fct	,	F_116
usVDDC	,	V_306
RADEON_DPM_AUTO_THROTTLE_SRC_EXTERNAL	,	V_250
radeon_atombios_get_asic_ss_info	,	F_64
rv6xx_scale_count_given_unit	,	F_20
R600_DISPLAY_WATERMARK_LOW	,	V_223
increasing_vco	,	V_57
engine_clock	,	V_155
lp	,	V_174
r600_dtc	,	V_178
tmp_mask	,	V_196
LC_HW_VOLTAGE_IF_CONTROL_MASK	,	V_23
high_mclk_index	,	V_108
requested_ps	,	V_277
LEVEL0_MPLL_REF_DIV_MASK	,	V_84
WREG32_PCIE_PORT	,	F_5
high	,	V_62
u32	,	T_1
rv6xx_enable_backbias	,	F_158
rv6xx_convert_clock_to_stepping	,	F_17
ulCapsAndSettings	,	V_287
LEVEL0_MPLL_FB_DIV_MASK	,	V_83
R600_VDDC3DOORPHC_DFLT	,	V_188
current_ps	,	V_278
backbias_response_time	,	V_194
rv6xx_compute_count_for_delay	,	F_56
level	,	V_129
mclk	,	V_107
radeon_irq_set	,	F_200
WREG32_P	,	F_36
rv6xx_program_mclk_stepping_entry	,	F_66
rv6xx_generate_stepping_table	,	F_184
r600_power_level	,	V_128
boot_ps	,	V_266
rv6xx_memory_clock_entry_set_post_divider	,	F_46
rv6xx_program_vddc3d_parameters	,	F_117
entry	,	V_136
unit	,	V_90
r600_enable_thermal_protection	,	F_180
rv6xx_memory_clock_entry_enable_post_divider	,	F_45
R600_PM_NUMBER_OF_MCLKS	,	V_139
low_sclk_index	,	V_102
R600_PM_NUMBER_OF_ACTIVITY_LEVELS	,	V_216
rv6xx_dpm_print_power_state	,	F_222
step_size	,	V_58
SPLL_CNTL_MODE	,	V_88
rv6xx_dpm_set_power_state	,	F_202
r600_power_level_set_pcie_gen2	,	F_153
r600_power_level_set_enter_index	,	F_142
want_thermal_protection	,	V_245
radeon_atom_ss	,	V_130
dividers	,	V_38
rv6xx_generate_low_step	,	F_182
R600_POWER_LEVEL_CTXSW	,	V_106
rv6xx_enable_l1	,	F_12
r600_dynamicpm_enabled	,	F_194
rv6xx_parse_pplib_non_clock_info	,	F_207
rv6xx_program_vc	,	F_105
rv6xx_enable_engine_spread_spectrum	,	F_40
fb_divider_scale	,	V_121
new_state	,	V_199
r600_dpm_print_ps_status	,	F_226
int_thermal_type	,	V_275
SET_VOLTAGE_TYPE_ASIC_VDDC	,	V_149
rv6xx_set_safe_backbias	,	F_163
rv6xx_get_ps	,	F_1
rv6xx_program_tp	,	F_102
default_mclk	,	V_313
rv6xx_set_safe_pcie_gen2	,	F_164
power_info	,	V_320
CLKS_MASK	,	V_72
rv6xx_set_memory_spread_spectrum_clk_s	,	F_41
rv6xx_program_power_level_low_to_lowest_state	,	F_154
P_PLL_BUF_PDNB	,	V_31
rv6xx_set_memory_spread_spectrum_clk_v	,	F_42
rv6xx_sclk_stepping	,	V_34
LC_INITIATE_LINK_SPEED_CHANGE	,	V_17
rv6xx_get_pi	,	F_2
u64	,	T_4
rps	,	V_3
low_vddc_index	,	V_119
pi	,	V_9
high_clock	,	V_164
SW_GPIO_INDEX	,	F_161
pl	,	V_300
pm	,	V_10
RADEON_DPM_AUTO_THROTTLE_SRC_THERMAL	,	V_248
rv6xx_dpm_disable	,	F_197
ps	,	V_4
BRT	,	F_53
radeon_atom_round_to_true_voltage	,	F_169
LC_L1_INACTIVITY	,	F_13
msleep	,	F_170
dpm_event_src	,	V_247
r600_engine_clock_entry_enable	,	F_21
R600_POWER_LEVEL_MEDIUM	,	V_99
dram_rows	,	V_156
dclk	,	V_265
ASIC_INTERNAL_MEMORY_SS	,	V_145
start_index	,	V_63
dram_refresh_rate	,	V_157
rv6xx_dpm_init	,	F_219
state	,	V_94
current_voltage	,	V_239
sqm_ratio	,	V_162
requested_memory_clock	,	V_140
NOOFROWS_SHIFT	,	V_160
rv6xx_enable_dynamic_spread_spectrum	,	F_44
DISP1_GAP	,	F_135
ref_freq	,	V_125
default_sclk	,	V_314
radeon_dpm_forced_level	,	V_355
radeon_aspm	,	V_280
"\tuvd    vclk: %d dclk: %d\n"	,	L_1
TARGET_AND_CURRENT_PROFILE_INDEX	,	V_351
CG_THERMAL_CTRL	,	V_253
CHIP_RV610	,	V_309
GFP_KERNEL	,	V_330
bsp	,	V_171
rp	,	V_173
ucEngineClockHigh	,	V_303
LC_ASPM_TO_L1_DIS	,	V_28
cur	,	V_56
rt	,	V_85
bsu	,	V_172
VBI_TIMER_UNIT	,	F_140
ss_rate	,	V_126
rv6xx_program_engine_spread_spectrum	,	F_63
r600_voltage_control_program_voltages	,	F_72
atom_parse_data_header	,	F_216
medium_mclk_index	,	V_109
ref_div	,	V_123
frev	,	V_324
h_f	,	V_206
sclk_ss	,	V_132
mpll	,	V_143
signed_voltage_step	,	V_242
seq_printf	,	F_228
backbias	,	V_112
DISP2_GAP_MCHG	,	F_138
rdev	,	V_8
r600_vid_rt_set_ssu	,	F_127
h_r	,	V_214
LVTMA_DATA_SYNCHRONIZATION	,	V_262
R600_RLP_DFLT	,	V_219
le16_to_cpu	,	F_209
radeon_atombios_get_default_voltages	,	F_213
rv6xx_program_sclk_spread_spectrum_parameters_except_lowest_entry	,	F_65
rv6xx_set_sw_voltage_to_low	,	F_162
ss	,	V_131
u8	,	T_2
rv6xx_enable_static_voltage_control	,	F_131
pplib_power_state	,	V_317
LEVEL0_MPLL_REF_DIV	,	F_51
seq_file	,	V_348
LC_L0S_INACTIVITY	,	F_11
usClassification	,	V_289
voltage_response_time	,	V_193
master_mask	,	V_195
power_state	,	V_318
r600_get_platform_caps	,	F_220
R600_PM_DISPLAY_GAP_IGNORE	,	V_201
LC_OTHER_SIDE_SUPPORTS_GEN2	,	V_21
rv6xx_program_git	,	F_100
r600_engine_clock_entry_set_post_divider	,	F_24
rv6xx_memory_clock_entry_set_feedback_divider	,	F_48
R600_SPLLSTEPUNIT_DFLT	,	V_52
r600_utc	,	V_177
R600_VOLTAGERESPONSETIME_DFLT	,	V_343
rv6xx_dpm_enable	,	F_193
v1	,	V_335
LC_GEN2_EN	,	V_16
r600_set_vddc3d_oorphc	,	F_119
SW_GPIO_INDEX_MASK	,	V_235
delay_us	,	V_93
rv6xx_program_power_level_medium_for_transition	,	F_156
radeon_device	,	V_7
rv6xx_generate_transition_stepping	,	F_181
source	,	V_258
PowerPlayInfo	,	V_322
"power level %d    sclk: %u mclk: %u vddc: %u\n"	,	L_7
rv6xx_setup_asic	,	F_204
rv6xx_program_mpll_timing_parameters	,	F_92
low_mclk_index	,	V_110
rv6xx_dpm_display_configuration_changed	,	F_206
LVTMA_PFREQCHG	,	V_261
priv	,	V_12
active_auto_throttle_sources	,	V_259
usClockInfoArrayOffset	,	V_340
count_per_unit	,	V_92
rv6xx_calculate_voltage_stepping_parameters	,	F_59
tmp_set_pins	,	V_197
"\t\tpower level 2    sclk: %u mclk: %u vddc: %u\n"	,	L_4
rv6xx_program_power_level_low	,	F_148
rv6xx_next_vco_step	,	F_28
rv6xx_program_backbias_stepping_parameters_except_lowest_entry	,	F_74
rv6xx_reset_lvtm_data_sync	,	F_186
COMPUTE_ENGINE_PLL_PARAM	,	V_39
mode_info	,	V_316
RADEON_DPM_EVENT_SRC_DIGIAL_OR_EXTERNAL	,	V_252
non_clock_info	,	V_285
rv6xx_enable_memory_spread_spectrum	,	F_43
ss_percent	,	V_127
class2	,	V_290
hi_len	,	V_54
rv6xx_generate_steps	,	F_32
idx	,	V_338
PCIE_LC_SPEED_CNTL	,	V_15
rv6xx_program_sstp	,	F_111
next	,	V_59
MC_SEQ_RESERVE_M	,	V_161
installed	,	V_274
BRT_MASK	,	V_87
WREG32	,	F_87
rv6xx_enable_engine_feedback_and_reference_sync	,	F_54
pplib_clock_info	,	V_297
printk	,	F_225
R600_POWER_LEVEL_HIGH	,	V_101
mpll_ref_div	,	V_168
clock_info	,	V_298
LC_CURRENT_DATA_RATE	,	V_19
caps	,	V_286
r600_set_tc	,	F_103
r600_power_level_set_eng_clock_index	,	F_151
kzalloc	,	F_217
rv6xx_program_mclk_spread_spectrum_parameters	,	F_69
rv6xx_invalidate_intermediate_steps_range	,	F_34
R600_REFERENCEDIVIDER_DFLT	,	V_345
r600_dpm_print_class_info	,	F_223
pplib	,	V_328
POWERMODE1	,	F_89
BACKBIAS_PAD_EN	,	V_225
POWERMODE0	,	F_88
POWERMODE3	,	F_91
mask	,	V_147
POWERMODE2	,	F_90
R600_LMP_DFLT	,	V_218
r600_set_git	,	F_101
R600_VRU_DFLT	,	V_192
R600_VRC_DFLT	,	V_180
target	,	V_60
voltage	,	V_146
r600_set_vddc3d_oorsu	,	F_118
rv6xx_program_fcp	,	F_114
rv6xx_program_backbias_stepping_parameters_lowest_entry	,	F_78
step	,	V_35
high_vddc_index	,	V_117
ucMemoryClockHigh	,	V_305
CHIP_RV630	,	V_310
R600_MPLLRESETTIME_DFLT	,	V_169
rv6xx_step_voltage_if_decreasing	,	F_172
r600_enable_acpi_pm	,	F_205
ATOM_PPLIB_CLASSIFICATION_BOOT	,	V_294
rv6xx_enable_auto_throttle_source	,	F_178
num_ps	,	V_342
rv6xx_dpm_get_sclk	,	F_230
ucNonClockSize	,	V_337
rv6xx_program_stepping_parameters_except_lowest_entry	,	F_146
rv6xx_enable_medium	,	F_175
atom_clock_dividers	,	V_37
radeon_dpm_auto_throttle_src	,	V_257
gfx_clock_gating	,	V_272
radeon_dpm_event_src	,	V_246
R600_GICST_DFLT	,	V_175
CURRENT_PROFILE_INDEX_MASK	,	V_352
enable	,	V_22
r600_set_tpc	,	F_110
current_index	,	V_350
RADEON_DPM_EVENT_SRC_DIGITAL	,	V_249
platform_caps	,	V_267
rv6xx_program_stepping_parameters_lowest_entry	,	F_147
rv6xx_ps	,	V_1
r600_engine_clock_entry_enable_post_divider	,	F_23
SSEN	,	V_75
r600	,	V_301
rv6xx_enable_display_gap	,	F_134
tiny	,	V_66
r600_engine_clock_entry_set_feedback_divider	,	F_26
rv6xx_pl	,	V_299
old_state	,	V_233
r600_set_tpu	,	F_109
P_ALLOW_PRX_FRONTEND_SHUTOFF	,	V_33
THERMAL_TYPE_NONE	,	V_347
R600_PM_DISPLAY_GAP_VBLANK	,	V_231
usec_timeout	,	V_18
kfree	,	F_218
post_divider	,	V_41
CG_DISPLAY_GAP_CNTL	,	V_202
flags	,	V_113
rv6xx_program_sclk_spread_spectrum_parameters_lowest_entry	,	F_75
rv6xx_set_sw_voltage_to_safe	,	F_160
mclks	,	V_105
d_l	,	V_208
RV6XX_DEFAULT_DCLK_FREQ	,	V_293
rv6xx_enable_dynamic_pcie_gen2	,	F_188
GetIndexIntoMasterTable	,	F_215
R600_VCOSTEPPCT_DFLT	,	V_65
low	,	V_61
medium_vddc_index	,	V_118
r600_set_ctxcgtt3d_rphc	,	F_121
d_r	,	V_209
rv6xx_enable_high	,	F_173
r600_set_vrc	,	F_106
thermal_protection	,	V_255
rv6xx_program_at	,	F_98
rv6xx_vid_response_set_brt	,	F_52
usMemoryClockLow	,	V_304
r600_power_level_enable	,	F_174
radeon_atom_is_voltage_gpio	,	F_221
R600_SST_DFLT	,	V_184
WREG32_PCIE	,	F_16
set_pins	,	V_148
DPM_EVENT_SRC	,	F_177
usNonClockInfoArrayOffset	,	V_334
"invalid dpm profile %d\n"	,	L_5
R600_PM_DISPLAY_GAP_VBLANK_OR_WM	,	V_200
ATOM_PP_PLATFORM_CAP_ASPM_L1	,	V_282
rv6xx_calculate_vco_frequency	,	F_60
EINVAL	,	V_138
r600_enable_dynamic_pcie_gen2	,	F_189
rv6xx_program_display_gap	,	F_159
r600_vid_rt_set_vru	,	F_124
restricted_levels	,	V_243
VID_UPPER_GPIO_CNTL	,	V_151
udelay	,	F_6
r600_vid_rt_set_vrt	,	F_125
rv6xx_program_power_level_enter_state	,	F_141
CHIP_RV670	,	V_346
STATE1	,	F_84
STATE2	,	F_85
STATE3	,	F_86
r600_set_mpll_lock_time	,	F_93
CLKV	,	F_39
ARB_RFSH_RATE	,	V_166
uvd_ps	,	V_296
CLKS	,	F_37
rv6xx_program_bsp	,	F_95
PCIE_P_CNTL	,	V_29
rv6xx_memory_clock_entry_set_reference_divider	,	F_50
LEVEL0_MPLL_POST_DIV_MASK	,	V_82
percentage	,	V_135
vddc	,	V_111
R600_DISPLAY_WATERMARK_HIGH	,	V_224
r600_gfx_clockgating_enable	,	F_196
R600_PM_NUMBER_OF_TC	,	V_176
rv6xx_parse_pplib_clock_info	,	F_211
rv6xx_program_engine_speed_parameters	,	F_126
ulFlags	,	V_307
R600_VDDC3DOORSU_DFLT	,	V_187
LEVEL0_MPLL_POST_DIV	,	F_47
R600_LHP_DFLT	,	V_220
ucStateEntrySize	,	V_333
rv6xx_power_info	,	V_6
rv6xx_output_stepping	,	F_19
end_index	,	V_64
new_active_crtcs	,	V_230
rv6xx_calculate_ap	,	F_144
VID_RT	,	V_86
DATA	,	V_321
usClassification2	,	V_291
vco_freq_temp	,	V_142
rv6xx_step_sw_voltage	,	F_167
SPLL_DIV_SYNC	,	V_89
DISP2_GAP	,	F_136
forced_level	,	V_358
STATE0	,	F_83
rv6xx_set_dpm_event_sources	,	F_176
"uvd    vclk: %d dclk: %d\n"	,	L_6
rv6xx_program_voltage_gpio_pins	,	F_129
R600_CTXCGTT3DRPHC_DFLT	,	V_190
rv6xx_dpm_debugfs_print_current_performance_level	,	F_227
true_target_voltage	,	V_240
r600_is_internal_thermal_sensor	,	F_199
lo_len	,	V_53
rv6xx_calculate_t	,	F_143
ucNumStates	,	V_329
ATOM_PPLIB_CLASSIFICATION_UVDSTATE	,	V_295
r600_calculate_u_and_p	,	F_96
rv6xx_step_voltage_if_increasing	,	F_171
medium_sclk_index	,	V_103
mvdd	,	V_312
MCLK_PWRMGT_CNTL	,	V_203
radeon_atom_get_max_vddc	,	F_212
ref_clk	,	V_45
rv6xx_find_memory_clock_with_highest_vco	,	F_68
R600_VDDC3DOORSDC_DFLT	,	V_189
ucClockInfoSize	,	V_341
"\t\tpower level 1    sclk: %u mclk: %u vddc: %u\n"	,	L_3
rv6xx_enable_dynamic_voltage_control	,	F_165
display_gap	,	V_270
RADEON_DPM_FORCED_LEVEL_HIGH	,	V_356
rv6xx_program_mclk_stepping_parameters_except_lowest_entry	,	F_67
data_offset	,	V_323
HIGH_BACKBIAS_VALUE	,	V_153
rv6xx_can_step_post_div	,	F_29
r600_voltage_control_enable_pins	,	F_130
rv6xx_calculate_engine_speed_stepping_parameters	,	F_57
voltage_control	,	V_222
rv6xx_clocks_per_unit	,	F_55
sclk	,	V_98
radeon_set_uvd_clocks	,	F_191
DISP1_GAP_MCHG	,	F_137
dynamic_pcie_gen2	,	V_271
r600_engine_clock_entry_set_step_time	,	F_27
