#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Oct 31 18:46:47 2023
# Process ID: 21524
# Current directory: C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/lab3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30808 C:\Users\ryana\CPE333\cpe333\lab3_basic_pipeline\lab3\lab3.xpr
# Log file: C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/lab3/vivado.log
# Journal file: C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/lab3\vivado.jou
# Running On: LAPTOP-I3MDA0LJ, OS: Windows, CPU Frequency: 1996 MHz, CPU Physical cores: 8, Host memory: 16497 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/lab3/lab3.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/lab3/lab3.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1221.098 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/lab3/lab3.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/lab3/lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/lab3/lab3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'MEM_DIN2' [C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'D1' [C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:202]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Pipeline_reg_fetch_decode
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.Pipeline_reg_decode_execute
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_reg_execute_memory
Compiling module xil_defaultlib.Pipeline_reg_memory_writeback
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.test_pipeline
ERROR: [XSIM 43-3254] File C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/test_pipeline.sv, line 49. Could not find hier sig handle for expression expression : my_otter.OTTER_MEMORY.
ERROR: [XSIM 43-4542] Design has hierarchical references, for which we have limited support in mixed language scenarios. You may try to compile using the "-dup_entity_as_module" option for the xelab command.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/lab3/lab3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/lab3/lab3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1221.098 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/lab3/lab3.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/lab3/lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/lab3/lab3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'MEM_DIN2' [C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'D1' [C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:202]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Pipeline_reg_fetch_decode
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.Pipeline_reg_decode_execute
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_reg_execute_memory
Compiling module xil_defaultlib.Pipeline_reg_memory_writeback
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.test_pipeline
ERROR: [XSIM 43-3254] File C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/test_pipeline.sv, line 49. Could not find hier sig handle for expression expression : my_otter.OTTER_MEMORY.
ERROR: [XSIM 43-4542] Design has hierarchical references, for which we have limited support in mixed language scenarios. You may try to compile using the "-dup_entity_as_module" option for the xelab command.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/lab3/lab3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/lab3/lab3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property is_enabled true [get_files  C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu_pipeline_template_v2.sv]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/lab3/lab3.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/lab3/lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu_pipeline_template_v2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/lab3/lab3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <OTTER_ALU> not found while processing module instance <ALU> [C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu_pipeline_template_v2.sv:126]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/lab3/lab3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/lab3/lab3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
add_files -norecurse {C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Pipeline_reg_execute_memory.sv C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Pipeline_reg_memory_writeback.sv C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/reg_file.sv C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/register_nb.sv C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Decoder.sv C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/alu.sv C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/mux_2t1_nb.sv C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Pipeline_reg_decode_execute.sv C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/branch_gen.sv C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/control_unit_dcdr_v_1_05.sv C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/immed_gen.sv C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_memory.sv C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/pipeline_reg_fetch_decode.sv C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/control_unit_fsm_v_1_07.sv C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Branch_cond_gen.sv C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/mux_4t1_nb.sv}
WARNING: [filemgmt 56-12] File 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Pipeline_reg_execute_memory.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Pipeline_reg_memory_writeback.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/reg_file.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/register_nb.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Decoder.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/alu.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/mux_2t1_nb.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Pipeline_reg_decode_execute.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/immed_gen.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_memory.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/pipeline_reg_fetch_decode.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Branch_cond_gen.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/mux_4t1_nb.sv' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/register_nb.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/mux_2t1_nb.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_memory.sv] -no_script -reset -force -quiet
remove_files  {C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/register_nb.sv C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/mux_2t1_nb.sv C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_memory.sv}
add_files -norecurse C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/alu.sv
WARNING: [filemgmt 56-12] File 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/alu.sv' cannot be added to the project because it already exists in the project, skipping this file
close_project
open_project C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/basic_pipeline/basic_pipeline.xpr
INFO: [Project 1-313] Project file moved from '/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/basic_pipeline' since last save.
INFO: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/basic_pipeline/basic_pipeline.gen/sources_1', nor could it be found using path 'C:/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/basic_pipeline/basic_pipeline.gen/sources_1'.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimCompileState
Scanning sources...
Finished scanning sources
INFO: [Project 1-1877] Auto incremental dir location 'C:/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/basic_pipeline/basic_pipeline.srcs/utils_1/imports/synth_1' of run 'synth_1' is not writable, setting it to default location 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/basic_pipeline/basic_pipeline.srcs/utils_1/imports/synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/basic_pipeline/basic_pipeline.srcs/utils_1/imports/synth_1' of run 'synth_1' is not writable, setting it to default location 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/basic_pipeline/basic_pipeline.srcs/utils_1/imports/synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/basic_pipeline/basic_pipeline.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/basic_pipeline/basic_pipeline.srcs/utils_1/imports/impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/basic_pipeline/basic_pipeline.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/basic_pipeline/basic_pipeline.srcs/utils_1/imports/impl_1'.
WARNING: [Project 1-231] Project 'basic_pipeline.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
update_compile_order -fileset sources_1
save_project_as project_1 C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/project_1 -force
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/project_1/project_1.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Pipeline_reg_decode_execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_decode_execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Pipeline_reg_execute_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_execute_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Pipeline_reg_memory_writeback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_memory_writeback
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/mux_2t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/mux_4t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
WARNING: [VRFC 10-2938] 'PC_target_addr_E' is already implicitly declared on line 43 [C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:146]
WARNING: [VRFC 10-2938] 'memWrite_M' is already implicitly declared on line 59 [C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:214]
WARNING: [VRFC 10-2938] 'rd_M' is already implicitly declared on line 62 [C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:217]
WARNING: [VRFC 10-2938] 'ALU_result_M' is already implicitly declared on line 61 [C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:218]
WARNING: [VRFC 10-2938] 'memRead_data_M' is already implicitly declared on line 68 [C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:221]
WARNING: [VRFC 10-2938] 'regWrite_W' is already implicitly declared on line 122 [C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:249]
WARNING: [VRFC 10-2938] 'rd_W' is already implicitly declared on line 125 [C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:251]
WARNING: [VRFC 10-2938] 'rf_write_data_W' is already implicitly declared on line 120 [C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:252]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/pipeline_reg_fetch_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_fetch_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/register_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/test_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'MEM_DIN2' [C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'D1' [C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:202]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Pipeline_reg_fetch_decode
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.Pipeline_reg_decode_execute
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_reg_execute_memory
Compiling module xil_defaultlib.Pipeline_reg_memory_writeback
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.test_pipeline
ERROR: [XSIM 43-3254] File C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/test_pipeline.sv, line 49. Could not find hier sig handle for expression expression : my_otter.OTTER_MEMORY.
ERROR: [XSIM 43-4542] Design has hierarchical references, for which we have limited support in mixed language scenarios. You may try to compile using the "-dup_entity_as_module" option for the xelab command.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1221.098 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Oct 31 18:56:09 2023] Launched synth_1...
Run output will be captured here: C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/project_1/project_1.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/project_1/project_1.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'MEM_DIN2' [C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'D1' [C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:202]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Pipeline_reg_fetch_decode
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.Pipeline_reg_decode_execute
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_reg_execute_memory
Compiling module xil_defaultlib.Pipeline_reg_memory_writeback
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.test_pipeline
ERROR: [XSIM 43-3254] File C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/test_pipeline.sv, line 49. Could not find hier sig handle for expression expression : my_otter.OTTER_MEMORY.
ERROR: [XSIM 43-4542] Design has hierarchical references, for which we have limited support in mixed language scenarios. You may try to compile using the "-dup_entity_as_module" option for the xelab command.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/project_1/project_1.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'MEM_DIN2' [C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'D1' [C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:202]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Pipeline_reg_fetch_decode
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.Pipeline_reg_decode_execute
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_reg_execute_memory
Compiling module xil_defaultlib.Pipeline_reg_memory_writeback
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.test_pipeline
ERROR: [XSIM 43-3254] File C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/test_pipeline.sv, line 49. Could not find hier sig handle for expression expression : my_otter.OTTER_MEMORY.
ERROR: [XSIM 43-4542] Design has hierarchical references, for which we have limited support in mixed language scenarios. You may try to compile using the "-dup_entity_as_module" option for the xelab command.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/project_1/project_1.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'MEM_DIN2' [C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'D1' [C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:202]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Pipeline_reg_fetch_decode
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.Pipeline_reg_decode_execute
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_reg_execute_memory
Compiling module xil_defaultlib.Pipeline_reg_memory_writeback
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.test_pipeline
ERROR: [XSIM 43-3254] File C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/test_pipeline.sv, line 49. Could not find hier sig handle for expression expression : my_otter.OTTER_MEMORY.
ERROR: [XSIM 43-4542] Design has hierarchical references, for which we have limited support in mixed language scenarios. You may try to compile using the "-dup_entity_as_module" option for the xelab command.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
open_project C:/Users/ryana/CPE333/cpe333-main/cpe333-main/Lab0_1_performance/lab3/lab3.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/ryana/CPE333/cpe333-main/cpe333-main/Lab0_1_performance/lab3/lab3.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/control_unit.sv'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333-main/cpe333-main/Lab0_1_performance/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ryana/CPE333/cpe333-main/cpe333-main/Lab0_1_performance/lab3/lab3.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333-main/cpe333-main/Lab0_1_performance/lab3/lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Pipeline_reg_decode_execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_decode_execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Pipeline_reg_execute_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_execute_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Pipeline_reg_memory_writeback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_memory_writeback
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/mux_2t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/mux_4t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
WARNING: [VRFC 10-2938] 'PC_target_addr_E' is already implicitly declared on line 43 [C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:146]
WARNING: [VRFC 10-2938] 'memWrite_M' is already implicitly declared on line 59 [C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:214]
WARNING: [VRFC 10-2938] 'rd_M' is already implicitly declared on line 62 [C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:217]
WARNING: [VRFC 10-2938] 'ALU_result_M' is already implicitly declared on line 61 [C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:218]
WARNING: [VRFC 10-2938] 'memRead_data_M' is already implicitly declared on line 68 [C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:221]
WARNING: [VRFC 10-2938] 'regWrite_W' is already implicitly declared on line 122 [C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:249]
WARNING: [VRFC 10-2938] 'rd_W' is already implicitly declared on line 125 [C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:251]
WARNING: [VRFC 10-2938] 'rf_write_data_W' is already implicitly declared on line 120 [C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:252]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/pipeline_reg_fetch_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_fetch_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/register_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/test_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryana/CPE333/cpe333-main/cpe333-main/Lab0_1_performance/lab3/lab3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'MEM_DIN2' [C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'D1' [C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:202]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Pipeline_reg_fetch_decode
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.Pipeline_reg_decode_execute
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_reg_execute_memory
Compiling module xil_defaultlib.Pipeline_reg_memory_writeback
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.test_pipeline
ERROR: [XSIM 43-3254] File C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/OtterPipelineFiles/test_pipeline.sv, line 49. Could not find hier sig handle for expression expression : my_otter.OTTER_MEMORY.
ERROR: [XSIM 43-4542] Design has hierarchical references, for which we have limited support in mixed language scenarios. You may try to compile using the "-dup_entity_as_module" option for the xelab command.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ryana/CPE333/cpe333-main/cpe333-main/Lab0_1_performance/lab3/lab3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ryana/CPE333/cpe333-main/cpe333-main/Lab0_1_performance/lab3/lab3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1221.098 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 31 19:01:30 2023...
