<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><link rel="stylesheet" type="text/css" href="insn.css" /><meta name="generator" content="iform.xsl" /><title>B -- AArch32</title></head><body><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h2 class="instruction-section">B</h2><p id="desc">
      <p class="aml">Branch causes a branch to a target address.</p>
    </p>
    <p class="desc">
      It has encodings from the following instruction sets:
       A32 (
      <a href="#a1">A1</a>
      )
       and 
       T32 (
      <a href="#t1">T1</a>
      , 
      <a href="#t2">T2</a>
      , 
      <a href="#t3">T3</a>
       and 
      <a href="#t4">T4</a>
      )
      .
    </p>
    <h3 class="classheading"><a name="a1" id="a1"></a>A1</h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td colspan="4" class="lr">!= 1111</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr">0</td><td colspan="24" class="lr">imm24</td></tr><tr class="secondrow"><td colspan="4" class="droppedname">cond</td><td colspan="3"></td><td></td><td colspan="24"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">A1</h4><p class="asm-code"><a name="B_A1" id="B_A1"></a>B{<a href="#c_1" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#label_4" title="The label of instruction that is to be branched to">&lt;label&gt;</a></p></div><p class="pseudocode">imm32 = <a href="shared_pseudocode.html#impl-shared.SignExtend.2" title="function: bits(N) SignExtend(bits(M) x, integer N)">SignExtend</a>(imm24:'00', 32);</p>
    <h3 class="classheading"><a name="t1" id="t1"></a>T1</h3><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td class="r">1</td><td colspan="4" class="lr">!= 111x</td><td colspan="8" class="lr">imm8</td></tr><tr class="secondrow"><td colspan="4"></td><td colspan="4" class="droppedname">cond</td><td colspan="8"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">T1</h4><p class="asm-code"><a name="B_T1" id="B_T1"></a>B<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#label" title="The label of instruction that is to be branched to">&lt;label&gt;</a>
        //
      
        (Not permitted in IT block)
      </p></div><p class="pseudocode">if cond == '1110' then SEE "UDF";
if cond == '1111' then SEE "SVC";
imm32 = <a href="shared_pseudocode.html#impl-shared.SignExtend.2" title="function: bits(N) SignExtend(bits(M) x, integer N)">SignExtend</a>(imm8:'0', 32);
if <a href="shared_pseudocode.html#impl-aarch32.InITBlock.0" title="function: boolean InITBlock()">InITBlock</a>() then UNPREDICTABLE;</p>
    <h3 class="classheading"><a name="t2" id="t2"></a>T2</h3><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td colspan="11" class="lr">imm11</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">T2</h4><p class="asm-code"><a name="B_T2" id="B_T2"></a>B{<a href="#c_1" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#label_1" title="The label of instruction that is to be branched to">&lt;label&gt;</a>
        //
      
        (Outside or last in IT block)
      </p></div><p class="pseudocode">imm32 = <a href="shared_pseudocode.html#impl-shared.SignExtend.2" title="function: bits(N) SignExtend(bits(M) x, integer N)">SignExtend</a>(imm11:'0', 32);
if <a href="shared_pseudocode.html#impl-aarch32.InITBlock.0" title="function: boolean InITBlock()">InITBlock</a>() &amp;&amp; !<a href="shared_pseudocode.html#impl-aarch32.LastInITBlock.0" title="function: boolean LastInITBlock()">LastInITBlock</a>() then UNPREDICTABLE;</p>
    <h3 class="classheading"><a name="t3" id="t3"></a>T3</h3><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">S</td><td colspan="4" class="lr">!= 111x</td><td colspan="6" class="lr">imm6</td><td class="l">1</td><td class="r">0</td><td class="lr">J1</td><td class="lr">0</td><td class="lr">J2</td><td colspan="11" class="lr">imm11</td></tr><tr class="secondrow"><td colspan="5"></td><td></td><td colspan="4" class="droppedname">cond</td><td colspan="6"></td><td colspan="2"></td><td></td><td></td><td></td><td colspan="11"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">T3</h4><p class="asm-code"><a name="B_T3" id="B_T3"></a>B<a href="#c_2" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>.W <a href="#label_2" title="The label of instruction that is to be branched to">&lt;label&gt;</a>
        //
      
        (Not permitted in IT block, and &lt;label&gt; can be represented in T1)
      </p><p class="asm-code"><a name="B_T3" id="B_T3"></a>B<a href="#c_2" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#label_2" title="The label of instruction that is to be branched to">&lt;label&gt;</a>
        //
      
        (Not permitted in IT block)
      </p></div><p class="pseudocode">if cond&lt;3:1&gt; == '111' then SEE "Related encodings";
imm32 = <a href="shared_pseudocode.html#impl-shared.SignExtend.2" title="function: bits(N) SignExtend(bits(M) x, integer N)">SignExtend</a>(S:J2:J1:imm6:imm11:'0', 32);
if <a href="shared_pseudocode.html#impl-aarch32.InITBlock.0" title="function: boolean InITBlock()">InITBlock</a>() then UNPREDICTABLE;</p>
    <h3 class="classheading"><a name="t4" id="t4"></a>T4</h3><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">S</td><td colspan="10" class="lr">imm10</td><td class="l">1</td><td class="r">0</td><td class="lr">J1</td><td class="lr">1</td><td class="lr">J2</td><td colspan="11" class="lr">imm11</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">T4</h4><p class="asm-code"><a name="B_T4" id="B_T4"></a>B{<a href="#c_1" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}.W <a href="#label_3" title="The label of instruction that is to be branched to">&lt;label&gt;</a>
        //
      
        (&lt;label&gt; can be represented in T2)
      </p><p class="asm-code"><a name="B_T4" id="B_T4"></a>B{<a href="#c_1" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#label_3" title="The label of instruction that is to be branched to">&lt;label&gt;</a></p></div><p class="pseudocode">I1 = NOT(J1 EOR S);  I2 = NOT(J2 EOR S);  imm32 = <a href="shared_pseudocode.html#impl-shared.SignExtend.2" title="function: bits(N) SignExtend(bits(M) x, integer N)">SignExtend</a>(S:I1:I2:imm10:imm11:'0', 32);
if <a href="shared_pseudocode.html#impl-aarch32.InITBlock.0" title="function: boolean InITBlock()">InITBlock</a>() &amp;&amp; !<a href="shared_pseudocode.html#impl-aarch32.LastInITBlock.0" title="function: boolean LastInITBlock()">LastInITBlock</a>() then UNPREDICTABLE;</p>
  <p class="encoding-notes">
      <p class="aml">For more information about the <span class="arm-defined-word">constrained unpredictable</span> behavior, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Architectural Constraints on UNPREDICTABLE behaviors</a>.</p>
      <p class="aml">Related encodings: <a class="armarm-xref" title="Reference to Armv8 ARM section">Branches and miscellaneous control</a>.</p>
    </p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;c&gt;</td><td><a name="c_1" id="c_1"></a>
        
          <p class="aml">For encoding A1, T2 and T4: see <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p>
        
      </td></tr><tr><td></td><td><a name="c" id="c"></a>
        
          
          
        
        
          <p class="aml">For encoding T1: see <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>. Must not be AL or omitted.</p>
        
      </td></tr><tr><td></td><td><a name="c_2" id="c_2"></a>
        
          
          
        
        
          <p class="aml">For encoding T3: see <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>. &lt;c&gt; must not be AL or omitted.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;q&gt;</td><td><a name="q" id="q"></a>
        
          <p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;label&gt;</td><td><a name="label_4" id="label_4"></a>
        
          
          
        
        
          <p class="aml">For encoding A1: the label of the instruction that is to be branched to. The assembler calculates the required value of the offset from the PC value of the <span class="asm-code">B</span> instruction to this label, then selects an encoding that sets imm32 to that offset.</p>
          <p class="aml">Permitted offsets are multiples of 4 in the range –33554432 to 33554428.</p>
        
      </td></tr><tr><td></td><td><a name="label" id="label"></a>
        
          
          
        
        
          <p class="aml">For encoding T1: the label of the instruction that is to be branched to. The assembler calculates the required value of the offset from the PC value of the <span class="asm-code">B</span> instruction to this label, then selects an encoding that sets imm32 to that offset. Permitted offsets are even numbers in the range –256 to 254.</p>
        
      </td></tr><tr><td></td><td><a name="label_1" id="label_1"></a>
        
          
          
        
        
          <p class="aml">For encoding T2: the label of the instruction that is to be branched to. The assembler calculates the required value of the offset from the PC value of the <span class="asm-code">B</span> instruction to this label, then selects an encoding that sets imm32 to that offset. Permitted offsets are even numbers in the range –2048 to 2046.</p>
        
      </td></tr><tr><td></td><td><a name="label_2" id="label_2"></a>
        
          
          
        
        
          <p class="aml">For encoding T3: the label of the instruction that is to be branched to. The assembler calculates the required value of the offset from the PC value of the <span class="asm-code">B</span> instruction to this label, then selects an encoding that sets imm32 to that offset.</p>
          <p class="aml">Permitted offsets are even numbers in the range –1048576 to 1048574.</p>
        
      </td></tr><tr><td></td><td><a name="label_3" id="label_3"></a>
        
          
          
        
        
          <p class="aml">For encoding T4: the label of the instruction that is to be branched to. The assembler calculates the required value of the offset from the PC value of the <span class="asm-code">B</span> instruction to this label, then selects an encoding that sets imm32 to that offset.</p>
          <p class="aml">Permitted offsets are even numbers in the range –16777216 to 16777214.</p>
        
      </td></tr></table></div><p class="syntax-notes"></p>
    <div class="ps" psname="commonps"><a name="commonps" id="commonps"></a><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">if <a href="shared_pseudocode.html#impl-aarch32.ConditionPassed.0" title="function: boolean ConditionPassed()">ConditionPassed</a>() then
    EncodingSpecificOperations();
    <a href="shared_pseudocode.html#impl-aarch32.BranchWritePC.2" title="function: BranchWritePC(bits(32) address, BranchType branch_type)">BranchWritePC</a>(PC + imm32, <a href="shared_pseudocode.html#BranchType_DIR" title="enumeration BranchType {&#13; BranchType_DIRCALL, BranchType_INDCALL, BranchType_ERET, BranchType_DBGEXIT, BranchType_RET, BranchType_DIR, BranchType_INDIR, BranchType_EXCEPTION, BranchType_RESET, BranchType_UNKNOWN}">BranchType_DIR</a>);</p>
    </div>
  <hr /><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v00_88, pseudocode v85-xml-00bet9_rc1_1
      ; Build timestamp: 2018-12-12T12:33
    </p><p class="copyconf">
      Copyright © 2010-2018 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
