Instructions:
        	Registers are numbered from 0 to 31.
        	rd gives the destination register in an instruction that uses it.
        	result field gives the output after the EXECUTE unit executes the given instruction.
        	Format of register file printing is <reg_name>: <reg_val_base10>

Register File before cycle 0:
		R0:  0  		R1:  0  		R2:  0  		R3:  0  		R4:  0  
		R5:  0  		R6:  0  		R7:  0  		R8:  0  		R9:  0  
		R10: 0  		R11: 0  		R12: 0  		R13: 0  		R14: 0  
		R15: 0  		R16: 0  		R17: 0  		R18: 0  		R19: 0  
		R20: 0  		R21: 0  		R22: 0  		R23: 0  		R24: 0  
		R25: 0  		R26: 0  		R27: 0  		R28: 0  		R29: 0  
		R30: 0  		R31: 0  

-------------------------------------------------------------------------------
Cycle 0
-------------------------------------------------------------------------------
FETCH:     Inst 0: 00000000001000010000000110010011
DECODE:    -
EXECUTE:   -
MEMORY:    -
WRITEBACK: -

Is CPU stalled during this cycle? False
-------------------------------------------------------------------------------
Register File after cycle 0:
		R0:  0  		R1:  0  		R2:  0  		R3:  0  		R4:  0  
		R5:  0  		R6:  0  		R7:  0  		R8:  0  		R9:  0  
		R10: 0  		R11: 0  		R12: 0  		R13: 0  		R14: 0  
		R15: 0  		R16: 0  		R17: 0  		R18: 0  		R19: 0  
		R20: 0  		R21: 0  		R22: 0  		R23: 0  		R24: 0  
		R25: 0  		R26: 0  		R27: 0  		R28: 0  		R29: 0  
		R30: 0  		R31: 0  

-------------------------------------------------------------------------------
Cycle 1
-------------------------------------------------------------------------------
FETCH:     Inst 1: 00000000010100001000000010010011
DECODE:    Inst 0: ADDI    rd: R3    R2: 0    imm: 2    
EXECUTE:   -
MEMORY:    -
WRITEBACK: -

Is CPU stalled during this cycle? False
-------------------------------------------------------------------------------
Register File after cycle 1:
		R0:  0  		R1:  0  		R2:  0  		R3:  0  		R4:  0  
		R5:  0  		R6:  0  		R7:  0  		R8:  0  		R9:  0  
		R10: 0  		R11: 0  		R12: 0  		R13: 0  		R14: 0  
		R15: 0  		R16: 0  		R17: 0  		R18: 0  		R19: 0  
		R20: 0  		R21: 0  		R22: 0  		R23: 0  		R24: 0  
		R25: 0  		R26: 0  		R27: 0  		R28: 0  		R29: 0  
		R30: 0  		R31: 0  

-------------------------------------------------------------------------------
Cycle 2
-------------------------------------------------------------------------------
FETCH:     -
DECODE:    Inst 1: ADDI    rd: R1    R1: 0    imm: 5    
EXECUTE:   Inst 0: ADDI    rd: R3    R2: 0    imm: 2    result: 2    
MEMORY:    -
WRITEBACK: -

Is CPU stalled during this cycle? False
-------------------------------------------------------------------------------
Register File after cycle 2:
		R0:  0  		R1:  0  		R2:  0  		R3:  0  		R4:  0  
		R5:  0  		R6:  0  		R7:  0  		R8:  0  		R9:  0  
		R10: 0  		R11: 0  		R12: 0  		R13: 0  		R14: 0  
		R15: 0  		R16: 0  		R17: 0  		R18: 0  		R19: 0  
		R20: 0  		R21: 0  		R22: 0  		R23: 0  		R24: 0  
		R25: 0  		R26: 0  		R27: 0  		R28: 0  		R29: 0  
		R30: 0  		R31: 0  
