// Seed: 1720307744
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  output wire id_24;
  inout wire id_23;
  input wire id_22;
  output wire id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  integer id_25;
  assign id_16 = 1'b0;
  assign id_8  = -1 ? 1'b0 : id_10;
  wire id_26;
  always id_19 <= #1 -1;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_4,
      id_17,
      id_8,
      id_20
  );
  id_27(
      .id_0(1),
      .id_1(1),
      .id_2(1),
      .id_3(id_16),
      .id_4(""),
      .id_5(1),
      .id_6(id_20),
      .id_7(1'h0),
      .id_8(),
      .id_9(-1 ? 1 : -1),
      .id_10('d0),
      .id_11(-1),
      .id_12(1 & id_12),
      .id_13(-1'd0)
  );
  for (id_28 = 1'd0 || id_5; 1'd0; id_19 = id_7) begin : LABEL_0
    tri1 id_29, id_30, id_31 = id_25;
  end
  parameter id_32 = -1;
  assign id_3 = id_10;
  wand id_33 = id_25;
  assign id_16 = id_2;
  tri0 id_34 = id_10, id_35;
  assign id_24 = id_17;
  always id_1 = id_35 == -1;
  wire id_36, id_37;
  assign id_25 = -1;
endmodule
