// Seed: 1191782497
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  generate
    if (1) begin : id_5
      for (id_6 = id_3; 1; id_5 = 1) begin : id_7
        assign id_6 = id_6;
      end
    end else begin
      always @(posedge id_4) begin
        if (id_3) $display(1, 1, 1, 1'b0 == 1, 1, id_3);
      end
      assign id_1 = (1'h0);
    end
  endgenerate
  wire id_8;
  always @(posedge id_3) begin
    wait (1);
  end
endmodule
module module_1 (
    output wor   id_0,
    output uwire id_1
);
  wire id_3;
  module_0(
      id_3, id_3, id_3, id_3
  );
  not (id_0, id_3);
  uwire id_4 = 1'b0;
endmodule
