#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed May 14 17:10:34 2025
# Process ID: 2008
# Current directory: C:/Users/dell/Desktop/PFA_PROJET_FINAL/ip_fir
# Command line: vivado.exe -mode batch -source ProjectGeneration.tcl -notrace
# Log file: C:/Users/dell/Desktop/PFA_PROJET_FINAL/ip_fir/vivado.log
# Journal file: C:/Users/dell/Desktop/PFA_PROJET_FINAL/ip_fir\vivado.jou
#-----------------------------------------------------------
source ProjectGeneration.tcl -notrace
WARNING: [Coretcl 2-176] No IPs found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'matlab_fir_c_addsub_v12_0_i0' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'matlab_fir_c_addsub_v12_0_i0' to 'matlab_fir_c_addsub_v12_0_i0' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'B_Value' from '000000000000000000000000000000000' to '0' has been ignored for IP 'matlab_fir_c_addsub_v12_0_i0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_Sense' from 'Active_High' to 'Active_Low' has been ignored for IP 'matlab_fir_c_addsub_v12_0_i0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_CE_Priority' from 'CE_Overrides_Bypass' to 'Bypass_Overrides_CE' has been ignored for IP 'matlab_fir_c_addsub_v12_0_i0'
WARNING: [IP_Flow 19-4832] The IP name 'matlab_fir_mult_gen_v12_0_i0' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'matlab_fir_mult_gen_v12_0_i0' to 'matlab_fir_mult_gen_v12_0_i0' is not allowed and is ignored.
IP Repository Located at : D:/Xilinx/Vivado/2020.1/data/ip
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
Adding File c:/Users/dell/Desktop/PFA_PROJET_FINAL/ip_fir/ip_catalog/matlab_fir.srcs/sources_1/ip/matlab_fir_c_addsub_v12_0_i0/matlab_fir_c_addsub_v12_0_i0.xci
Adding File c:/Users/dell/Desktop/PFA_PROJET_FINAL/ip_fir/ip_catalog/matlab_fir.srcs/sources_1/ip/matlab_fir_mult_gen_v12_0_i0/matlab_fir_mult_gen_v12_0_i0.xci
Adding File C:/Users/dell/Desktop/PFA_PROJET_FINAL/ip_fir/sysgen/matlab_fir.xdc
WARNING: [IP_Flow 19-1971] File named "hdl/conv_pkg.v" already exists in file group "xilinx_vhdlsynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/conv_pkg.v" already exists in file group "xilinx_vhdlbehavioralsimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/synth_reg.v" already exists in file group "xilinx_vhdlsynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/synth_reg.v" already exists in file group "xilinx_vhdlbehavioralsimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/synth_reg_w_init.v" already exists in file group "xilinx_vhdlsynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/synth_reg_w_init.v" already exists in file group "xilinx_vhdlbehavioralsimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/convert_type.v" already exists in file group "xilinx_vhdlsynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/convert_type.v" already exists in file group "xilinx_vhdlbehavioralsimulation", cannot add it again.
INFO: [IP_Flow 19-5107] Inferred bus interface 'matlab_fir_in_s_axi' of definition 'xilinx.com:interface:aximm:1.0' (from TCL Argument).
INFO: [IP_Flow 19-5107] Inferred bus interface 'matlab_fir_out_s_axi' of definition 'xilinx.com:interface:aximm:1.0' (from TCL Argument).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from TCL Argument).
INFO: [IP_Flow 19-5107] Inferred bus interface 'matlab_fir_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from TCL Argument).
INFO: [IP_Flow 19-4728] Bus Interface 'matlab_fir_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'matlab_fir_in_s_axi'.
CRITICAL WARNING: [IP_Flow 19-625] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': One or more verilogSource files found added to the pure language VHDL file group: hdl/matlab_fir_in_axi_lite_interface_verilog.v,...
CRITICAL WARNING: [IP_Flow 19-625] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': One or more verilogSource files found added to the pure language VHDL file group: hdl/matlab_fir_in_axi_lite_interface_verilog.v,...
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dell/Desktop/PFA_PROJET_FINAL/ip_fir/ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/dell/Desktop/PFA_PROJET_FINAL/ip_fir/ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/dell/Desktop/PFA_PROJET_FINAL/ip_fir/ip_catalog'.)
0
Wrote  : <C:\Users\dell\Desktop\PFA_PROJET_FINAL\ip_fir\ip_catalog\matlab_fir.srcs\sources_1\bd\matlab_fir_bd\matlab_fir_bd.bd> 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-1753] The name 'processing_system_1_axi_periph' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'rst_processing_system_1_50M' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/matlab_fir_1/matlab_fir_in_s_axi/reg0' is being assigned into address space '/processing_system_1/Data' at <0x43C0_0000 [ 64K ]>.
Slave segment '/matlab_fir_1/matlab_fir_out_s_axi/reg0' is being assigned into address space '/processing_system_1/Data' at <0x43C1_0000 [ 64K ]>.
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Wrote  : <C:\Users\dell\Desktop\PFA_PROJET_FINAL\ip_fir\ip_catalog\matlab_fir.srcs\sources_1\bd\matlab_fir_bd\matlab_fir_bd.bd> 
INFO: [Common 17-206] Exiting Vivado at Wed May 14 17:11:03 2025...
