5 18 101 6 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (casex1.4.vcd) 2 -o (casex1.4.cdd) 2 -v (casex1.4.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 casex1.4.v 1 28 1
2 1 1 5 a000a 3 100c 0 0 1 1 a
2 2 29 5 a000a 7 100a 1 0 1 18 0 1 0 0 0 0
2 3 0 7 40007 1 21004 0 0 1 16 0 0
2 4 1 6 90009 4 100e 0 0 1 1 a
2 5 2e 7 0 3 114e 3 4 1 18 0 1 1 1 0 0
2 6 0 8 40007 1 21008 0 0 1 16 1 0
2 7 2e 8 0 1 120a 6 4 1 18 0 1 0 1 0 0
2 8 0 9 40007 0 21010 0 0 1 16 0 1
2 9 2e 9 0 0 1022 8 4 1 18 0 1 0 0 0 0
2 10 0 10 40007 0 21010 0 0 1 16 1 1
2 11 2e 10 0 0 1022 10 4 1 18 0 1 0 0 0 0
2 12 0 10 100013 0 21010 0 0 1 16 0 0
2 13 1 10 c000c 0 1410 0 0 1 1 b
2 14 37 10 c0013 0 32 12 13
2 15 0 9 100013 0 21010 0 0 1 16 1 0
2 16 1 9 c000c 0 1410 0 0 1 1 b
2 17 37 9 c0013 0 32 15 16
2 18 0 8 100013 1 21004 0 0 1 16 0 0
2 19 1 8 c000c 0 1410 0 0 1 1 b
2 20 37 8 c0013 1 16 18 19
2 21 0 7 100013 1 21008 0 0 1 16 1 0
2 22 1 7 c000c 0 1410 0 0 1 1 b
2 23 37 7 c0013 2 1a 21 22
1 a 1 3 70004 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 3 1070007 1 0 0 0 1 17 0 1 0 1 1 0
4 2 5 10 1 5 0 2
4 5 7 0 0 23 7 2
4 23 7 12 6 2 2 2
4 7 8 0 0 20 9 2
4 20 8 12 6 2 2 2
4 9 9 0 0 17 11 2
4 17 9 12 6 2 2 2
4 11 10 0 4 14 2 2
4 14 10 12 6 2 2 2
3 1 main.$u0 "main.$u0" 0 casex1.4.v 0 26 1
