{
    "name": "rsd",
    "folder": "rsd",
    "sim_files": [],
    "files": [
        "Processor/Src/BasicTypes.sv",
        "Processor/Src/ControllerIF.sv",
        "Processor/Src/MicroArchConf.sv",
        "Processor/Src/Cache/CacheFlushManagerIF.sv",
        "Processor/Src/Cache/CacheSystemIF.sv",
        "Processor/Src/Cache/CacheSystemTypes.sv",
        "Processor/Src/Cache/DCacheIF.sv",
        "Processor/Src/Debug/DebugIF.sv",
        "Processor/Src/Debug/DebugTypes.sv",
        "Processor/Src/Debug/PerformanceCounterIF.sv",
        "Processor/Src/Decoder/MicroOp.sv",
        "Processor/Src/Decoder/OpFormat.sv",
        "Processor/Src/FetchUnit/FetchUnitTypes.sv",
        "Processor/Src/FloatingPointUnit/FPDivSqrtUnitIF.sv",
        "Processor/Src/FloatingPointUnit/FPUTypes.sv",
        "Processor/Src/IO/IO_UnitIF.sv",
        "Processor/Src/IO/IO_UnitTypes.sv",
        "Processor/Src/LoadStoreUnit/LoadStoreUnitIF.sv",
        "Processor/Src/LoadStoreUnit/LoadStoreUnitTypes.sv",
        "Processor/Src/Memory/Axi4LiteControlMemoryIF.sv",
        "Processor/Src/Memory/Axi4LiteControlRegisterIF.sv",
        "Processor/Src/Memory/Axi4MemoryIF.sv",
        "Processor/Src/Memory/MemoryMapTypes.sv",
        "Processor/Src/Memory/MemoryTypes.sv",
        "Processor/Src/MulDivUnit/MulDivUnitIF.sv",
        "Processor/Src/Pipeline/CommitStageIF.sv",
        "Processor/Src/Pipeline/DecodeStageIF.sv",
        "Processor/Src/Pipeline/DispatchStageIF.sv",
        "Processor/Src/Pipeline/PipelineTypes.sv",
        "Processor/Src/Pipeline/PreDecodeStageIF.sv",
        "Processor/Src/Pipeline/RenameStageIF.sv",
        "Processor/Src/Pipeline/ScheduleStageIF.sv",
        "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerExecutionStageIF.sv",
        "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerIssueStageIF.sv",
        "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterReadStageIF.sv",
        "Processor/Src/Pipeline/FPBackEnd/FPExecutionStageIF.sv",
        "Processor/Src/Pipeline/FPBackEnd/FPIssueStageIF.sv",
        "Processor/Src/Pipeline/FPBackEnd/FPRegisterReadStageIF.sv",
        "Processor/Src/Pipeline/FetchStage/FetchStageIF.sv",
        "Processor/Src/Pipeline/FetchStage/NextPCStageIF.sv",
        "Processor/Src/Pipeline/IntegerBackEnd/IntegerExecutionStageIF.sv",
        "Processor/Src/Pipeline/IntegerBackEnd/IntegerIssueStageIF.sv",
        "Processor/Src/Pipeline/IntegerBackEnd/IntegerRegisterReadStageIF.sv",
        "Processor/Src/Pipeline/MemoryBackEnd/MemoryAccessStageIF.sv",
        "Processor/Src/Pipeline/MemoryBackEnd/MemoryExecutionStageIF.sv",
        "Processor/Src/Pipeline/MemoryBackEnd/MemoryIssueStageIF.sv",
        "Processor/Src/Pipeline/MemoryBackEnd/MemoryRegisterReadStageIF.sv",
        "Processor/Src/Pipeline/MemoryBackEnd/MemoryTagAccessStageIF.sv",
        "Processor/Src/Privileged/CSR_UnitIF.sv",
        "Processor/Src/Privileged/CSR_UnitTypes.sv",
        "Processor/Src/Recovery/RecoveryManager.sv",
        "Processor/Src/Recovery/RecoveryManagerIF.sv",
        "Processor/Src/RegisterFile/BypassNetworkIF.sv",
        "Processor/Src/RegisterFile/BypassTypes.sv",
        "Processor/Src/RegisterFile/RegisterFileIF.sv",
        "Processor/Src/RenameLogic/ActiveListIF.sv",
        "Processor/Src/RenameLogic/ActiveListIndexTypes.sv",
        "Processor/Src/RenameLogic/RenameLogicIF.sv",
        "Processor/Src/RenameLogic/RenameLogicTypes.sv",
        "Processor/Src/Scheduler/SchedulerIF.sv",
        "Processor/Src/Scheduler/SchedulerTypes.sv",
        "Processor/Src/Scheduler/WakeupSelectIF.sv",
        "Processor/Src/SysDeps/Verilator/VerilatorHelper.sv"
    ],
    "include_dirs": [
        "Processor/Src"
    ],
    "repository": "https://github.com/rsd-devel/rsd",
    "top_module": "RecoveryManager",
    "extra_flags": [],
    "language_version": "1800-2017",
    "march": "rv32i",
    "two_memory": false,
    "is_simulable": true
}