
GPT5p2r4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017b9c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  08017d6c  08017d6c  00018d6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017e1c  08017e1c  0001c000  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08017e1c  08017e1c  00018e1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08017e24  08017e24  0001c000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08017e24  08017e24  00018e24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08017e28  08017e28  00018e28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000b4  20012000  08017e2c  00019000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  200120b4  08017ee0  000190b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20012154  08017f80  00019154  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .RamData      00002000  20010000  20010000  0001a000  2**5
                  CONTENTS, ALLOC, LOAD, DATA
 12 .bss          00009b24  200121f4  08018020  000191f4  2**2
                  ALLOC
 13 ._user_heap_stack 00000600  20000000  20000000  0001a000  2**0
                  ALLOC
 14 .ARM.attributes 00000030  00000000  00000000  0001c000  2**0
                  CONTENTS, READONLY
 15 .debug_info   00043218  00000000  00000000  0001c030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00008e4b  00000000  00000000  0005f248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00003730  00000000  00000000  00068098  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00002aa7  00000000  00000000  0006b7c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  000376b9  00000000  00000000  0006e26f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   00045d30  00000000  00000000  000a5928  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    0012dabf  00000000  00000000  000eb658  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  00219117  2**0
                  CONTENTS, READONLY
 23 .debug_frame  0000edd0  00000000  00000000  0021915c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 00000091  00000000  00000000  00227f2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200121f4 	.word	0x200121f4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08017d54 	.word	0x08017d54

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200121f8 	.word	0x200121f8
 800020c:	08017d54 	.word	0x08017d54

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000220:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000224:	f000 b988 	b.w	8000538 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	468e      	mov	lr, r1
 8000248:	4604      	mov	r4, r0
 800024a:	4688      	mov	r8, r1
 800024c:	2b00      	cmp	r3, #0
 800024e:	d14a      	bne.n	80002e6 <__udivmoddi4+0xa6>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d962      	bls.n	800031c <__udivmoddi4+0xdc>
 8000256:	fab2 f682 	clz	r6, r2
 800025a:	b14e      	cbz	r6, 8000270 <__udivmoddi4+0x30>
 800025c:	f1c6 0320 	rsb	r3, r6, #32
 8000260:	fa01 f806 	lsl.w	r8, r1, r6
 8000264:	fa20 f303 	lsr.w	r3, r0, r3
 8000268:	40b7      	lsls	r7, r6
 800026a:	ea43 0808 	orr.w	r8, r3, r8
 800026e:	40b4      	lsls	r4, r6
 8000270:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000274:	fa1f fc87 	uxth.w	ip, r7
 8000278:	fbb8 f1fe 	udiv	r1, r8, lr
 800027c:	0c23      	lsrs	r3, r4, #16
 800027e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000282:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000286:	fb01 f20c 	mul.w	r2, r1, ip
 800028a:	429a      	cmp	r2, r3
 800028c:	d909      	bls.n	80002a2 <__udivmoddi4+0x62>
 800028e:	18fb      	adds	r3, r7, r3
 8000290:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000294:	f080 80ea 	bcs.w	800046c <__udivmoddi4+0x22c>
 8000298:	429a      	cmp	r2, r3
 800029a:	f240 80e7 	bls.w	800046c <__udivmoddi4+0x22c>
 800029e:	3902      	subs	r1, #2
 80002a0:	443b      	add	r3, r7
 80002a2:	1a9a      	subs	r2, r3, r2
 80002a4:	b2a3      	uxth	r3, r4
 80002a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002b6:	459c      	cmp	ip, r3
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0x8e>
 80002ba:	18fb      	adds	r3, r7, r3
 80002bc:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002c0:	f080 80d6 	bcs.w	8000470 <__udivmoddi4+0x230>
 80002c4:	459c      	cmp	ip, r3
 80002c6:	f240 80d3 	bls.w	8000470 <__udivmoddi4+0x230>
 80002ca:	443b      	add	r3, r7
 80002cc:	3802      	subs	r0, #2
 80002ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002d2:	eba3 030c 	sub.w	r3, r3, ip
 80002d6:	2100      	movs	r1, #0
 80002d8:	b11d      	cbz	r5, 80002e2 <__udivmoddi4+0xa2>
 80002da:	40f3      	lsrs	r3, r6
 80002dc:	2200      	movs	r2, #0
 80002de:	e9c5 3200 	strd	r3, r2, [r5]
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d905      	bls.n	80002f6 <__udivmoddi4+0xb6>
 80002ea:	b10d      	cbz	r5, 80002f0 <__udivmoddi4+0xb0>
 80002ec:	e9c5 0100 	strd	r0, r1, [r5]
 80002f0:	2100      	movs	r1, #0
 80002f2:	4608      	mov	r0, r1
 80002f4:	e7f5      	b.n	80002e2 <__udivmoddi4+0xa2>
 80002f6:	fab3 f183 	clz	r1, r3
 80002fa:	2900      	cmp	r1, #0
 80002fc:	d146      	bne.n	800038c <__udivmoddi4+0x14c>
 80002fe:	4573      	cmp	r3, lr
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xc8>
 8000302:	4282      	cmp	r2, r0
 8000304:	f200 8105 	bhi.w	8000512 <__udivmoddi4+0x2d2>
 8000308:	1a84      	subs	r4, r0, r2
 800030a:	eb6e 0203 	sbc.w	r2, lr, r3
 800030e:	2001      	movs	r0, #1
 8000310:	4690      	mov	r8, r2
 8000312:	2d00      	cmp	r5, #0
 8000314:	d0e5      	beq.n	80002e2 <__udivmoddi4+0xa2>
 8000316:	e9c5 4800 	strd	r4, r8, [r5]
 800031a:	e7e2      	b.n	80002e2 <__udivmoddi4+0xa2>
 800031c:	2a00      	cmp	r2, #0
 800031e:	f000 8090 	beq.w	8000442 <__udivmoddi4+0x202>
 8000322:	fab2 f682 	clz	r6, r2
 8000326:	2e00      	cmp	r6, #0
 8000328:	f040 80a4 	bne.w	8000474 <__udivmoddi4+0x234>
 800032c:	1a8a      	subs	r2, r1, r2
 800032e:	0c03      	lsrs	r3, r0, #16
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	b280      	uxth	r0, r0
 8000336:	b2bc      	uxth	r4, r7
 8000338:	2101      	movs	r1, #1
 800033a:	fbb2 fcfe 	udiv	ip, r2, lr
 800033e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000342:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000346:	fb04 f20c 	mul.w	r2, r4, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d907      	bls.n	800035e <__udivmoddi4+0x11e>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x11c>
 8000356:	429a      	cmp	r2, r3
 8000358:	f200 80e0 	bhi.w	800051c <__udivmoddi4+0x2dc>
 800035c:	46c4      	mov	ip, r8
 800035e:	1a9b      	subs	r3, r3, r2
 8000360:	fbb3 f2fe 	udiv	r2, r3, lr
 8000364:	fb0e 3312 	mls	r3, lr, r2, r3
 8000368:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800036c:	fb02 f404 	mul.w	r4, r2, r4
 8000370:	429c      	cmp	r4, r3
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x144>
 8000374:	18fb      	adds	r3, r7, r3
 8000376:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x142>
 800037c:	429c      	cmp	r4, r3
 800037e:	f200 80ca 	bhi.w	8000516 <__udivmoddi4+0x2d6>
 8000382:	4602      	mov	r2, r0
 8000384:	1b1b      	subs	r3, r3, r4
 8000386:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800038a:	e7a5      	b.n	80002d8 <__udivmoddi4+0x98>
 800038c:	f1c1 0620 	rsb	r6, r1, #32
 8000390:	408b      	lsls	r3, r1
 8000392:	fa22 f706 	lsr.w	r7, r2, r6
 8000396:	431f      	orrs	r7, r3
 8000398:	fa0e f401 	lsl.w	r4, lr, r1
 800039c:	fa20 f306 	lsr.w	r3, r0, r6
 80003a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003a8:	4323      	orrs	r3, r4
 80003aa:	fa00 f801 	lsl.w	r8, r0, r1
 80003ae:	fa1f fc87 	uxth.w	ip, r7
 80003b2:	fbbe f0f9 	udiv	r0, lr, r9
 80003b6:	0c1c      	lsrs	r4, r3, #16
 80003b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003c4:	45a6      	cmp	lr, r4
 80003c6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ca:	d909      	bls.n	80003e0 <__udivmoddi4+0x1a0>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003d2:	f080 809c 	bcs.w	800050e <__udivmoddi4+0x2ce>
 80003d6:	45a6      	cmp	lr, r4
 80003d8:	f240 8099 	bls.w	800050e <__udivmoddi4+0x2ce>
 80003dc:	3802      	subs	r0, #2
 80003de:	443c      	add	r4, r7
 80003e0:	eba4 040e 	sub.w	r4, r4, lr
 80003e4:	fa1f fe83 	uxth.w	lr, r3
 80003e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ec:	fb09 4413 	mls	r4, r9, r3, r4
 80003f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1ce>
 80003fc:	193c      	adds	r4, r7, r4
 80003fe:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000402:	f080 8082 	bcs.w	800050a <__udivmoddi4+0x2ca>
 8000406:	45a4      	cmp	ip, r4
 8000408:	d97f      	bls.n	800050a <__udivmoddi4+0x2ca>
 800040a:	3b02      	subs	r3, #2
 800040c:	443c      	add	r4, r7
 800040e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000412:	eba4 040c 	sub.w	r4, r4, ip
 8000416:	fba0 ec02 	umull	lr, ip, r0, r2
 800041a:	4564      	cmp	r4, ip
 800041c:	4673      	mov	r3, lr
 800041e:	46e1      	mov	r9, ip
 8000420:	d362      	bcc.n	80004e8 <__udivmoddi4+0x2a8>
 8000422:	d05f      	beq.n	80004e4 <__udivmoddi4+0x2a4>
 8000424:	b15d      	cbz	r5, 800043e <__udivmoddi4+0x1fe>
 8000426:	ebb8 0203 	subs.w	r2, r8, r3
 800042a:	eb64 0409 	sbc.w	r4, r4, r9
 800042e:	fa04 f606 	lsl.w	r6, r4, r6
 8000432:	fa22 f301 	lsr.w	r3, r2, r1
 8000436:	431e      	orrs	r6, r3
 8000438:	40cc      	lsrs	r4, r1
 800043a:	e9c5 6400 	strd	r6, r4, [r5]
 800043e:	2100      	movs	r1, #0
 8000440:	e74f      	b.n	80002e2 <__udivmoddi4+0xa2>
 8000442:	fbb1 fcf2 	udiv	ip, r1, r2
 8000446:	0c01      	lsrs	r1, r0, #16
 8000448:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800044c:	b280      	uxth	r0, r0
 800044e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000452:	463b      	mov	r3, r7
 8000454:	4638      	mov	r0, r7
 8000456:	463c      	mov	r4, r7
 8000458:	46b8      	mov	r8, r7
 800045a:	46be      	mov	lr, r7
 800045c:	2620      	movs	r6, #32
 800045e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000462:	eba2 0208 	sub.w	r2, r2, r8
 8000466:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800046a:	e766      	b.n	800033a <__udivmoddi4+0xfa>
 800046c:	4601      	mov	r1, r0
 800046e:	e718      	b.n	80002a2 <__udivmoddi4+0x62>
 8000470:	4610      	mov	r0, r2
 8000472:	e72c      	b.n	80002ce <__udivmoddi4+0x8e>
 8000474:	f1c6 0220 	rsb	r2, r6, #32
 8000478:	fa2e f302 	lsr.w	r3, lr, r2
 800047c:	40b7      	lsls	r7, r6
 800047e:	40b1      	lsls	r1, r6
 8000480:	fa20 f202 	lsr.w	r2, r0, r2
 8000484:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000488:	430a      	orrs	r2, r1
 800048a:	fbb3 f8fe 	udiv	r8, r3, lr
 800048e:	b2bc      	uxth	r4, r7
 8000490:	fb0e 3318 	mls	r3, lr, r8, r3
 8000494:	0c11      	lsrs	r1, r2, #16
 8000496:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049a:	fb08 f904 	mul.w	r9, r8, r4
 800049e:	40b0      	lsls	r0, r6
 80004a0:	4589      	cmp	r9, r1
 80004a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004a6:	b280      	uxth	r0, r0
 80004a8:	d93e      	bls.n	8000528 <__udivmoddi4+0x2e8>
 80004aa:	1879      	adds	r1, r7, r1
 80004ac:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80004b0:	d201      	bcs.n	80004b6 <__udivmoddi4+0x276>
 80004b2:	4589      	cmp	r9, r1
 80004b4:	d81f      	bhi.n	80004f6 <__udivmoddi4+0x2b6>
 80004b6:	eba1 0109 	sub.w	r1, r1, r9
 80004ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80004be:	fb09 f804 	mul.w	r8, r9, r4
 80004c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004c6:	b292      	uxth	r2, r2
 80004c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d229      	bcs.n	8000524 <__udivmoddi4+0x2e4>
 80004d0:	18ba      	adds	r2, r7, r2
 80004d2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004d6:	d2c4      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004d8:	4542      	cmp	r2, r8
 80004da:	d2c2      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004dc:	f1a9 0102 	sub.w	r1, r9, #2
 80004e0:	443a      	add	r2, r7
 80004e2:	e7be      	b.n	8000462 <__udivmoddi4+0x222>
 80004e4:	45f0      	cmp	r8, lr
 80004e6:	d29d      	bcs.n	8000424 <__udivmoddi4+0x1e4>
 80004e8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f0:	3801      	subs	r0, #1
 80004f2:	46e1      	mov	r9, ip
 80004f4:	e796      	b.n	8000424 <__udivmoddi4+0x1e4>
 80004f6:	eba7 0909 	sub.w	r9, r7, r9
 80004fa:	4449      	add	r1, r9
 80004fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000500:	fbb1 f9fe 	udiv	r9, r1, lr
 8000504:	fb09 f804 	mul.w	r8, r9, r4
 8000508:	e7db      	b.n	80004c2 <__udivmoddi4+0x282>
 800050a:	4673      	mov	r3, lr
 800050c:	e77f      	b.n	800040e <__udivmoddi4+0x1ce>
 800050e:	4650      	mov	r0, sl
 8000510:	e766      	b.n	80003e0 <__udivmoddi4+0x1a0>
 8000512:	4608      	mov	r0, r1
 8000514:	e6fd      	b.n	8000312 <__udivmoddi4+0xd2>
 8000516:	443b      	add	r3, r7
 8000518:	3a02      	subs	r2, #2
 800051a:	e733      	b.n	8000384 <__udivmoddi4+0x144>
 800051c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000520:	443b      	add	r3, r7
 8000522:	e71c      	b.n	800035e <__udivmoddi4+0x11e>
 8000524:	4649      	mov	r1, r9
 8000526:	e79c      	b.n	8000462 <__udivmoddi4+0x222>
 8000528:	eba1 0109 	sub.w	r1, r1, r9
 800052c:	46c4      	mov	ip, r8
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fb09 f804 	mul.w	r8, r9, r4
 8000536:	e7c4      	b.n	80004c2 <__udivmoddi4+0x282>

08000538 <__aeabi_idiv0>:
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop

0800053c <vApplicationIdleHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 800053c:	b480      	push	{r7}
 800053e:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 8000540:	bf00      	nop
 8000542:	46bd      	mov	sp, r7
 8000544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000548:	4770      	bx	lr

0800054a <vApplicationStackOverflowHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 800054a:	b480      	push	{r7}
 800054c:	b083      	sub	sp, #12
 800054e:	af00      	add	r7, sp, #0
 8000550:	6078      	str	r0, [r7, #4]
 8000552:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8000554:	bf00      	nop
 8000556:	370c      	adds	r7, #12
 8000558:	46bd      	mov	sp, r7
 800055a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055e:	4770      	bx	lr

08000560 <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 8000560:	b480      	push	{r7}
 8000562:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 8000564:	bf00      	nop
 8000566:	46bd      	mov	sp, r7
 8000568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056c:	4770      	bx	lr
	...

08000570 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000570:	b480      	push	{r7}
 8000572:	b085      	sub	sp, #20
 8000574:	af00      	add	r7, sp, #0
 8000576:	60f8      	str	r0, [r7, #12]
 8000578:	60b9      	str	r1, [r7, #8]
 800057a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	4a07      	ldr	r2, [pc, #28]	@ (800059c <vApplicationGetIdleTaskMemory+0x2c>)
 8000580:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000582:	68bb      	ldr	r3, [r7, #8]
 8000584:	4a06      	ldr	r2, [pc, #24]	@ (80005a0 <vApplicationGetIdleTaskMemory+0x30>)
 8000586:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800058e:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000590:	bf00      	nop
 8000592:	3714      	adds	r7, #20
 8000594:	46bd      	mov	sp, r7
 8000596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059a:	4770      	bx	lr
 800059c:	20012210 	.word	0x20012210
 80005a0:	20012268 	.word	0x20012268

080005a4 <SCB_CleanDCache_by_Addr>:
  \details Cleans D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 80005a4:	b480      	push	{r7}
 80005a6:	b087      	sub	sp, #28
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
 80005ac:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 80005ae:	683b      	ldr	r3, [r7, #0]
 80005b0:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t) addr;
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 80005b6:	2320      	movs	r3, #32
 80005b8:	60fb      	str	r3, [r7, #12]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80005ba:	f3bf 8f4f 	dsb	sy
}
 80005be:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 80005c0:	e00b      	b.n	80005da <SCB_CleanDCache_by_Addr+0x36>
      SCB->DCCMVAC = op_addr;
 80005c2:	4a0d      	ldr	r2, [pc, #52]	@ (80005f8 <SCB_CleanDCache_by_Addr+0x54>)
 80005c4:	693b      	ldr	r3, [r7, #16]
 80005c6:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
      op_addr += (uint32_t)linesize;
 80005ca:	68fb      	ldr	r3, [r7, #12]
 80005cc:	693a      	ldr	r2, [r7, #16]
 80005ce:	4413      	add	r3, r2
 80005d0:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 80005d2:	697a      	ldr	r2, [r7, #20]
 80005d4:	68fb      	ldr	r3, [r7, #12]
 80005d6:	1ad3      	subs	r3, r2, r3
 80005d8:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 80005da:	697b      	ldr	r3, [r7, #20]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	dcf0      	bgt.n	80005c2 <SCB_CleanDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 80005e0:	f3bf 8f4f 	dsb	sy
}
 80005e4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80005e6:	f3bf 8f6f 	isb	sy
}
 80005ea:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 80005ec:	bf00      	nop
 80005ee:	371c      	adds	r7, #28
 80005f0:	46bd      	mov	sp, r7
 80005f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f6:	4770      	bx	lr
 80005f8:	e000ed00 	.word	0xe000ed00

080005fc <main>:
  * @retval int
  */
//marker

int main(void)
{
 80005fc:	b5b0      	push	{r4, r5, r7, lr}
 80005fe:	b08a      	sub	sp, #40	@ 0x28
 8000600:	af02      	add	r7, sp, #8

	  /* USER CODE BEGIN 1 */
	  //SCB_DisableDCache(); // <--- Add this.
	  User_MPU_Config(); // <--- Comment this out for this test.
 8000602:	f001 fa93 	bl	8001b2c <User_MPU_Config>
  //MPU_Config();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000606:	f004 fecf 	bl	80053a8 <HAL_Init>
  /* USER CODE Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800060a:	f000 f891 	bl	8000730 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800060e:	f000 f901 	bl	8000814 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000612:	f001 f89b 	bl	800174c <MX_GPIO_Init>
  MX_DMA_Init();
 8000616:	f001 f823 	bl	8001660 <MX_DMA_Init>
  MX_ADC3_Init();
 800061a:	f000 f92d 	bl	8000878 <MX_ADC3_Init>
  MX_CRC_Init();
 800061e:	f000 f97d 	bl	800091c <MX_CRC_Init>
  MX_DCMI_Init();
 8000622:	f000 f99d 	bl	8000960 <MX_DCMI_Init>
  MX_DMA2D_Init();
 8000626:	f000 f9cf 	bl	80009c8 <MX_DMA2D_Init>
  MX_ETH_Init();
 800062a:	f000 f9ff 	bl	8000a2c <MX_ETH_Init>
  MX_FMC_Init();
 800062e:	f001 f83d 	bl	80016ac <MX_FMC_Init>
  MX_I2C1_Init();
 8000632:	f000 fa49 	bl	8000ac8 <MX_I2C1_Init>
  MX_I2C3_Init();
 8000636:	f000 fa87 	bl	8000b48 <MX_I2C3_Init>
  MX_LTDC_Init();
 800063a:	f000 fac5 	bl	8000bc8 <MX_LTDC_Init>
  MX_QUADSPI_Init();
 800063e:	f000 fb45 	bl	8000ccc <MX_QUADSPI_Init>
  MX_RTC_Init();
 8000642:	f000 fb6f 	bl	8000d24 <MX_RTC_Init>
  MX_SAI2_Init();
 8000646:	f000 fc11 	bl	8000e6c <MX_SAI2_Init>
  MX_SDMMC1_SD_Init();
 800064a:	f000 fc6f 	bl	8000f2c <MX_SDMMC1_SD_Init>
  MX_SPDIFRX_Init();
 800064e:	f000 fc8d 	bl	8000f6c <MX_SPDIFRX_Init>
  MX_SPI2_Init();
 8000652:	f000 fcbb 	bl	8000fcc <MX_SPI2_Init>
  MX_TIM1_Init();
 8000656:	f000 fcf7 	bl	8001048 <MX_TIM1_Init>
  MX_TIM2_Init();
 800065a:	f000 fda1 	bl	80011a0 <MX_TIM2_Init>
  MX_TIM3_Init();
 800065e:	f000 fe15 	bl	800128c <MX_TIM3_Init>
  MX_TIM5_Init();
 8000662:	f000 fe8b 	bl	800137c <MX_TIM5_Init>
  MX_TIM8_Init();
 8000666:	f000 ff01 	bl	800146c <MX_TIM8_Init>
  MX_TIM12_Init();
 800066a:	f000 ff53 	bl	8001514 <MX_TIM12_Init>
  MX_USART1_UART_Init();
 800066e:	f000 ff97 	bl	80015a0 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 8000672:	f000 ffc5 	bl	8001600 <MX_USART6_UART_Init>
  MX_FATFS_Init();
 8000676:	f011 ff13 	bl	80124a0 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */

  // Initialize for simultaneous microphone input and headphone output
  if (BSP_AUDIO_IN_OUT_Init(INPUT_DEVICE_DIGITAL_MICROPHONE_2,
 800067a:	2302      	movs	r3, #2
 800067c:	9300      	str	r3, [sp, #0]
 800067e:	2310      	movs	r3, #16
 8000680:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8000684:	2102      	movs	r1, #2
 8000686:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800068a:	f004 fc5b 	bl	8004f44 <BSP_AUDIO_IN_OUT_Init>
 800068e:	4603      	mov	r3, r0
 8000690:	2b00      	cmp	r3, #0
 8000692:	d001      	beq.n	8000698 <main+0x9c>
                            OUTPUT_DEVICE_HEADPHONE,
                            SAI_AUDIO_FREQUENCY_16K,
                            DEFAULT_AUDIO_IN_BIT_RESOLUTION,
                            DEFAULT_AUDIO_IN_CHANNEL_NBR) != AUDIO_OK)
  {
    Error_Handler();
 8000694:	f001 faae 	bl	8001bf4 <Error_Handler>
  }

  // **FIX THE SLOT BUG**: Reconfigure Block A to use slots 0&2 for headphones
  extern SAI_HandleTypeDef haudio_out_sai;  // Declare external handle
  __HAL_SAI_DISABLE(&haudio_out_sai);       // Disable to modify
 8000698:	4b20      	ldr	r3, [pc, #128]	@ (800071c <main+0x120>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	681a      	ldr	r2, [r3, #0]
 800069e:	4b1f      	ldr	r3, [pc, #124]	@ (800071c <main+0x120>)
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80006a6:	601a      	str	r2, [r3, #0]
  haudio_out_sai.SlotInit.SlotActive = CODEC_AUDIOFRAME_SLOT_02;  // Slots 0&2 for DAC
 80006a8:	4b1c      	ldr	r3, [pc, #112]	@ (800071c <main+0x120>)
 80006aa:	2205      	movs	r2, #5
 80006ac:	661a      	str	r2, [r3, #96]	@ 0x60
  HAL_SAI_Init(&haudio_out_sai);            // Reinitialize
 80006ae:	481b      	ldr	r0, [pc, #108]	@ (800071c <main+0x120>)
 80006b0:	f00c fad4 	bl	800cc5c <HAL_SAI_Init>
  __HAL_SAI_ENABLE(&haudio_out_sai);        // Re-enable
 80006b4:	4b19      	ldr	r3, [pc, #100]	@ (800071c <main+0x120>)
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	681a      	ldr	r2, [r3, #0]
 80006ba:	4b18      	ldr	r3, [pc, #96]	@ (800071c <main+0x120>)
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80006c2:	601a      	str	r2, [r3, #0]

  // Set output volume (0-100)
  BSP_AUDIO_OUT_SetVolume(80);
 80006c4:	2050      	movs	r0, #80	@ 0x50
 80006c6:	f004 faad 	bl	8004c24 <BSP_AUDIO_OUT_SetVolume>

  // Start playback (starts clock generation)
  if (BSP_AUDIO_OUT_Play((uint16_t*)TxBuffer, AUDIO_BUFFER_SIZE * 2) != AUDIO_OK)
 80006ca:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80006ce:	4814      	ldr	r0, [pc, #80]	@ (8000720 <main+0x124>)
 80006d0:	f004 fa7e 	bl	8004bd0 <BSP_AUDIO_OUT_Play>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d001      	beq.n	80006de <main+0xe2>
  {
    Error_Handler();
 80006da:	f001 fa8b 	bl	8001bf4 <Error_Handler>
  }

  // Start recording
  if (BSP_AUDIO_IN_Record((uint16_t*)RxBuffer, AUDIO_BUFFER_SIZE) != AUDIO_OK)
 80006de:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80006e2:	4810      	ldr	r0, [pc, #64]	@ (8000724 <main+0x128>)
 80006e4:	f004 fca8 	bl	8005038 <BSP_AUDIO_IN_Record>
 80006e8:	4603      	mov	r3, r0
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d001      	beq.n	80006f2 <main+0xf6>
  {
    Error_Handler();
 80006ee:	f001 fa81 	bl	8001bf4 <Error_Handler>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 4096);
 80006f2:	4b0d      	ldr	r3, [pc, #52]	@ (8000728 <main+0x12c>)
 80006f4:	1d3c      	adds	r4, r7, #4
 80006f6:	461d      	mov	r5, r3
 80006f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006fc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000700:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000704:	1d3b      	adds	r3, r7, #4
 8000706:	2100      	movs	r1, #0
 8000708:	4618      	mov	r0, r3
 800070a:	f014 fb8f 	bl	8014e2c <osThreadCreate>
 800070e:	4603      	mov	r3, r0
 8000710:	4a06      	ldr	r2, [pc, #24]	@ (800072c <main+0x130>)
 8000712:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000714:	f014 fb67 	bl	8014de6 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000718:	bf00      	nop
 800071a:	e7fd      	b.n	8000718 <main+0x11c>
 800071c:	200130d8 	.word	0x200130d8
 8000720:	20011000 	.word	0x20011000
 8000724:	20010000 	.word	0x20010000
 8000728:	08017d78 	.word	0x08017d78
 800072c:	20013010 	.word	0x20013010

08000730 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b094      	sub	sp, #80	@ 0x50
 8000734:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000736:	f107 0320 	add.w	r3, r7, #32
 800073a:	2230      	movs	r2, #48	@ 0x30
 800073c:	2100      	movs	r1, #0
 800073e:	4618      	mov	r0, r3
 8000740:	f017 fa6c 	bl	8017c1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000744:	f107 030c 	add.w	r3, r7, #12
 8000748:	2200      	movs	r2, #0
 800074a:	601a      	str	r2, [r3, #0]
 800074c:	605a      	str	r2, [r3, #4]
 800074e:	609a      	str	r2, [r3, #8]
 8000750:	60da      	str	r2, [r3, #12]
 8000752:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000754:	f00a fa62 	bl	800ac1c <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000758:	4b2c      	ldr	r3, [pc, #176]	@ (800080c <SystemClock_Config+0xdc>)
 800075a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800075c:	4a2b      	ldr	r2, [pc, #172]	@ (800080c <SystemClock_Config+0xdc>)
 800075e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000762:	6413      	str	r3, [r2, #64]	@ 0x40
 8000764:	4b29      	ldr	r3, [pc, #164]	@ (800080c <SystemClock_Config+0xdc>)
 8000766:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000768:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800076c:	60bb      	str	r3, [r7, #8]
 800076e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000770:	4b27      	ldr	r3, [pc, #156]	@ (8000810 <SystemClock_Config+0xe0>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	4a26      	ldr	r2, [pc, #152]	@ (8000810 <SystemClock_Config+0xe0>)
 8000776:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800077a:	6013      	str	r3, [r2, #0]
 800077c:	4b24      	ldr	r3, [pc, #144]	@ (8000810 <SystemClock_Config+0xe0>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000784:	607b      	str	r3, [r7, #4]
 8000786:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000788:	2309      	movs	r3, #9
 800078a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800078c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000790:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000792:	2301      	movs	r3, #1
 8000794:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000796:	2302      	movs	r3, #2
 8000798:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800079a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800079e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80007a0:	2319      	movs	r3, #25
 80007a2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 400;
 80007a4:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80007a8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007aa:	2302      	movs	r3, #2
 80007ac:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 80007ae:	2309      	movs	r3, #9
 80007b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007b2:	f107 0320 	add.w	r3, r7, #32
 80007b6:	4618      	mov	r0, r3
 80007b8:	f00a fb52 	bl	800ae60 <HAL_RCC_OscConfig>
 80007bc:	4603      	mov	r3, r0
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d001      	beq.n	80007c6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80007c2:	f001 fa17 	bl	8001bf4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80007c6:	f00a fa39 	bl	800ac3c <HAL_PWREx_EnableOverDrive>
 80007ca:	4603      	mov	r3, r0
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d001      	beq.n	80007d4 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 80007d0:	f001 fa10 	bl	8001bf4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007d4:	230f      	movs	r3, #15
 80007d6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007d8:	2302      	movs	r3, #2
 80007da:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007dc:	2300      	movs	r3, #0
 80007de:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80007e0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80007e4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007e6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007ea:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 80007ec:	f107 030c 	add.w	r3, r7, #12
 80007f0:	2106      	movs	r1, #6
 80007f2:	4618      	mov	r0, r3
 80007f4:	f00a fdd8 	bl	800b3a8 <HAL_RCC_ClockConfig>
 80007f8:	4603      	mov	r3, r0
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d001      	beq.n	8000802 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80007fe:	f001 f9f9 	bl	8001bf4 <Error_Handler>
  }
}
 8000802:	bf00      	nop
 8000804:	3750      	adds	r7, #80	@ 0x50
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	40023800 	.word	0x40023800
 8000810:	40007000 	.word	0x40007000

08000814 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b0a2      	sub	sp, #136	@ 0x88
 8000818:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800081a:	1d3b      	adds	r3, r7, #4
 800081c:	2284      	movs	r2, #132	@ 0x84
 800081e:	2100      	movs	r1, #0
 8000820:	4618      	mov	r0, r3
 8000822:	f017 f9fb 	bl	8017c1c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_SAI2
 8000826:	4b13      	ldr	r3, [pc, #76]	@ (8000874 <PeriphCommonClock_Config+0x60>)
 8000828:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 800082a:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800082e:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 8000830:	2305      	movs	r3, #5
 8000832:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8000834:	2302      	movs	r3, #2
 8000836:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 8000838:	2303      	movs	r3, #3
 800083a:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 800083c:	2301      	movs	r3, #1
 800083e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8000840:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000844:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI;
 8000846:	2300      	movs	r3, #0
 8000848:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 800084a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800084e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 8000852:	2300      	movs	r3, #0
 8000854:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000858:	1d3b      	adds	r3, r7, #4
 800085a:	4618      	mov	r0, r3
 800085c:	f00a ffbc 	bl	800b7d8 <HAL_RCCEx_PeriphCLKConfig>
 8000860:	4603      	mov	r3, r0
 8000862:	2b00      	cmp	r3, #0
 8000864:	d001      	beq.n	800086a <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 8000866:	f001 f9c5 	bl	8001bf4 <Error_Handler>
  }
}
 800086a:	bf00      	nop
 800086c:	3788      	adds	r7, #136	@ 0x88
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	00b00008 	.word	0x00b00008

08000878 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b084      	sub	sp, #16
 800087c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800087e:	463b      	mov	r3, r7
 8000880:	2200      	movs	r2, #0
 8000882:	601a      	str	r2, [r3, #0]
 8000884:	605a      	str	r2, [r3, #4]
 8000886:	609a      	str	r2, [r3, #8]
 8000888:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 800088a:	4b21      	ldr	r3, [pc, #132]	@ (8000910 <MX_ADC3_Init+0x98>)
 800088c:	4a21      	ldr	r2, [pc, #132]	@ (8000914 <MX_ADC3_Init+0x9c>)
 800088e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000890:	4b1f      	ldr	r3, [pc, #124]	@ (8000910 <MX_ADC3_Init+0x98>)
 8000892:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000896:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000898:	4b1d      	ldr	r3, [pc, #116]	@ (8000910 <MX_ADC3_Init+0x98>)
 800089a:	2200      	movs	r2, #0
 800089c:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800089e:	4b1c      	ldr	r3, [pc, #112]	@ (8000910 <MX_ADC3_Init+0x98>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80008a4:	4b1a      	ldr	r3, [pc, #104]	@ (8000910 <MX_ADC3_Init+0x98>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80008aa:	4b19      	ldr	r3, [pc, #100]	@ (8000910 <MX_ADC3_Init+0x98>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80008b2:	4b17      	ldr	r3, [pc, #92]	@ (8000910 <MX_ADC3_Init+0x98>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80008b8:	4b15      	ldr	r3, [pc, #84]	@ (8000910 <MX_ADC3_Init+0x98>)
 80008ba:	4a17      	ldr	r2, [pc, #92]	@ (8000918 <MX_ADC3_Init+0xa0>)
 80008bc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008be:	4b14      	ldr	r3, [pc, #80]	@ (8000910 <MX_ADC3_Init+0x98>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 80008c4:	4b12      	ldr	r3, [pc, #72]	@ (8000910 <MX_ADC3_Init+0x98>)
 80008c6:	2201      	movs	r2, #1
 80008c8:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80008ca:	4b11      	ldr	r3, [pc, #68]	@ (8000910 <MX_ADC3_Init+0x98>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80008d2:	4b0f      	ldr	r3, [pc, #60]	@ (8000910 <MX_ADC3_Init+0x98>)
 80008d4:	2201      	movs	r2, #1
 80008d6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80008d8:	480d      	ldr	r0, [pc, #52]	@ (8000910 <MX_ADC3_Init+0x98>)
 80008da:	f004 fdb7 	bl	800544c <HAL_ADC_Init>
 80008de:	4603      	mov	r3, r0
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d001      	beq.n	80008e8 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 80008e4:	f001 f986 	bl	8001bf4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80008e8:	2304      	movs	r3, #4
 80008ea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80008ec:	2301      	movs	r3, #1
 80008ee:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80008f0:	2300      	movs	r3, #0
 80008f2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80008f4:	463b      	mov	r3, r7
 80008f6:	4619      	mov	r1, r3
 80008f8:	4805      	ldr	r0, [pc, #20]	@ (8000910 <MX_ADC3_Init+0x98>)
 80008fa:	f004 fdeb 	bl	80054d4 <HAL_ADC_ConfigChannel>
 80008fe:	4603      	mov	r3, r0
 8000900:	2b00      	cmp	r3, #0
 8000902:	d001      	beq.n	8000908 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8000904:	f001 f976 	bl	8001bf4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000908:	bf00      	nop
 800090a:	3710      	adds	r7, #16
 800090c:	46bd      	mov	sp, r7
 800090e:	bd80      	pop	{r7, pc}
 8000910:	200126a0 	.word	0x200126a0
 8000914:	40012200 	.word	0x40012200
 8000918:	0f000001 	.word	0x0f000001

0800091c <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000920:	4b0d      	ldr	r3, [pc, #52]	@ (8000958 <MX_CRC_Init+0x3c>)
 8000922:	4a0e      	ldr	r2, [pc, #56]	@ (800095c <MX_CRC_Init+0x40>)
 8000924:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000926:	4b0c      	ldr	r3, [pc, #48]	@ (8000958 <MX_CRC_Init+0x3c>)
 8000928:	2200      	movs	r2, #0
 800092a:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 800092c:	4b0a      	ldr	r3, [pc, #40]	@ (8000958 <MX_CRC_Init+0x3c>)
 800092e:	2200      	movs	r2, #0
 8000930:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000932:	4b09      	ldr	r3, [pc, #36]	@ (8000958 <MX_CRC_Init+0x3c>)
 8000934:	2200      	movs	r2, #0
 8000936:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000938:	4b07      	ldr	r3, [pc, #28]	@ (8000958 <MX_CRC_Init+0x3c>)
 800093a:	2200      	movs	r2, #0
 800093c:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800093e:	4b06      	ldr	r3, [pc, #24]	@ (8000958 <MX_CRC_Init+0x3c>)
 8000940:	2201      	movs	r2, #1
 8000942:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000944:	4804      	ldr	r0, [pc, #16]	@ (8000958 <MX_CRC_Init+0x3c>)
 8000946:	f005 f973 	bl	8005c30 <HAL_CRC_Init>
 800094a:	4603      	mov	r3, r0
 800094c:	2b00      	cmp	r3, #0
 800094e:	d001      	beq.n	8000954 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000950:	f001 f950 	bl	8001bf4 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000954:	bf00      	nop
 8000956:	bd80      	pop	{r7, pc}
 8000958:	200126e8 	.word	0x200126e8
 800095c:	40023000 	.word	0x40023000

08000960 <MX_DCMI_Init>:
  * @brief DCMI Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMI_Init(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 8000964:	4b16      	ldr	r3, [pc, #88]	@ (80009c0 <MX_DCMI_Init+0x60>)
 8000966:	4a17      	ldr	r2, [pc, #92]	@ (80009c4 <MX_DCMI_Init+0x64>)
 8000968:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 800096a:	4b15      	ldr	r3, [pc, #84]	@ (80009c0 <MX_DCMI_Init+0x60>)
 800096c:	2200      	movs	r2, #0
 800096e:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 8000970:	4b13      	ldr	r3, [pc, #76]	@ (80009c0 <MX_DCMI_Init+0x60>)
 8000972:	2200      	movs	r2, #0
 8000974:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 8000976:	4b12      	ldr	r3, [pc, #72]	@ (80009c0 <MX_DCMI_Init+0x60>)
 8000978:	2200      	movs	r2, #0
 800097a:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 800097c:	4b10      	ldr	r3, [pc, #64]	@ (80009c0 <MX_DCMI_Init+0x60>)
 800097e:	2200      	movs	r2, #0
 8000980:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 8000982:	4b0f      	ldr	r3, [pc, #60]	@ (80009c0 <MX_DCMI_Init+0x60>)
 8000984:	2200      	movs	r2, #0
 8000986:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8000988:	4b0d      	ldr	r3, [pc, #52]	@ (80009c0 <MX_DCMI_Init+0x60>)
 800098a:	2200      	movs	r2, #0
 800098c:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 800098e:	4b0c      	ldr	r3, [pc, #48]	@ (80009c0 <MX_DCMI_Init+0x60>)
 8000990:	2200      	movs	r2, #0
 8000992:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 8000994:	4b0a      	ldr	r3, [pc, #40]	@ (80009c0 <MX_DCMI_Init+0x60>)
 8000996:	2200      	movs	r2, #0
 8000998:	625a      	str	r2, [r3, #36]	@ 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 800099a:	4b09      	ldr	r3, [pc, #36]	@ (80009c0 <MX_DCMI_Init+0x60>)
 800099c:	2200      	movs	r2, #0
 800099e:	629a      	str	r2, [r3, #40]	@ 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 80009a0:	4b07      	ldr	r3, [pc, #28]	@ (80009c0 <MX_DCMI_Init+0x60>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 80009a6:	4b06      	ldr	r3, [pc, #24]	@ (80009c0 <MX_DCMI_Init+0x60>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 80009ac:	4804      	ldr	r0, [pc, #16]	@ (80009c0 <MX_DCMI_Init+0x60>)
 80009ae:	f005 fa31 	bl	8005e14 <HAL_DCMI_Init>
 80009b2:	4603      	mov	r3, r0
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d001      	beq.n	80009bc <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 80009b8:	f001 f91c 	bl	8001bf4 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 80009bc:	bf00      	nop
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	2001270c 	.word	0x2001270c
 80009c4:	50050000 	.word	0x50050000

080009c8 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 80009cc:	4b15      	ldr	r3, [pc, #84]	@ (8000a24 <MX_DMA2D_Init+0x5c>)
 80009ce:	4a16      	ldr	r2, [pc, #88]	@ (8000a28 <MX_DMA2D_Init+0x60>)
 80009d0:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 80009d2:	4b14      	ldr	r3, [pc, #80]	@ (8000a24 <MX_DMA2D_Init+0x5c>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 80009d8:	4b12      	ldr	r3, [pc, #72]	@ (8000a24 <MX_DMA2D_Init+0x5c>)
 80009da:	2200      	movs	r2, #0
 80009dc:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 80009de:	4b11      	ldr	r3, [pc, #68]	@ (8000a24 <MX_DMA2D_Init+0x5c>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 80009e4:	4b0f      	ldr	r3, [pc, #60]	@ (8000a24 <MX_DMA2D_Init+0x5c>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 80009ea:	4b0e      	ldr	r3, [pc, #56]	@ (8000a24 <MX_DMA2D_Init+0x5c>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 80009f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000a24 <MX_DMA2D_Init+0x5c>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 80009f6:	4b0b      	ldr	r3, [pc, #44]	@ (8000a24 <MX_DMA2D_Init+0x5c>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 80009fc:	4809      	ldr	r0, [pc, #36]	@ (8000a24 <MX_DMA2D_Init+0x5c>)
 80009fe:	f005 fe65 	bl	80066cc <HAL_DMA2D_Init>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d001      	beq.n	8000a0c <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8000a08:	f001 f8f4 	bl	8001bf4 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8000a0c:	2101      	movs	r1, #1
 8000a0e:	4805      	ldr	r0, [pc, #20]	@ (8000a24 <MX_DMA2D_Init+0x5c>)
 8000a10:	f005 ffb6 	bl	8006980 <HAL_DMA2D_ConfigLayer>
 8000a14:	4603      	mov	r3, r0
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d001      	beq.n	8000a1e <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8000a1a:	f001 f8eb 	bl	8001bf4 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8000a1e:	bf00      	nop
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	2001275c 	.word	0x2001275c
 8000a28:	4002b000 	.word	0x4002b000

08000a2c <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000a30:	4b1f      	ldr	r3, [pc, #124]	@ (8000ab0 <MX_ETH_Init+0x84>)
 8000a32:	4a20      	ldr	r2, [pc, #128]	@ (8000ab4 <MX_ETH_Init+0x88>)
 8000a34:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000a36:	4b20      	ldr	r3, [pc, #128]	@ (8000ab8 <MX_ETH_Init+0x8c>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000a3c:	4b1e      	ldr	r3, [pc, #120]	@ (8000ab8 <MX_ETH_Init+0x8c>)
 8000a3e:	2280      	movs	r2, #128	@ 0x80
 8000a40:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000a42:	4b1d      	ldr	r3, [pc, #116]	@ (8000ab8 <MX_ETH_Init+0x8c>)
 8000a44:	22e1      	movs	r2, #225	@ 0xe1
 8000a46:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000a48:	4b1b      	ldr	r3, [pc, #108]	@ (8000ab8 <MX_ETH_Init+0x8c>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000a4e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ab8 <MX_ETH_Init+0x8c>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000a54:	4b18      	ldr	r3, [pc, #96]	@ (8000ab8 <MX_ETH_Init+0x8c>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000a5a:	4b15      	ldr	r3, [pc, #84]	@ (8000ab0 <MX_ETH_Init+0x84>)
 8000a5c:	4a16      	ldr	r2, [pc, #88]	@ (8000ab8 <MX_ETH_Init+0x8c>)
 8000a5e:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000a60:	4b13      	ldr	r3, [pc, #76]	@ (8000ab0 <MX_ETH_Init+0x84>)
 8000a62:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000a66:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000a68:	4b11      	ldr	r3, [pc, #68]	@ (8000ab0 <MX_ETH_Init+0x84>)
 8000a6a:	4a14      	ldr	r2, [pc, #80]	@ (8000abc <MX_ETH_Init+0x90>)
 8000a6c:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000a6e:	4b10      	ldr	r3, [pc, #64]	@ (8000ab0 <MX_ETH_Init+0x84>)
 8000a70:	4a13      	ldr	r2, [pc, #76]	@ (8000ac0 <MX_ETH_Init+0x94>)
 8000a72:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000a74:	4b0e      	ldr	r3, [pc, #56]	@ (8000ab0 <MX_ETH_Init+0x84>)
 8000a76:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8000a7a:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000a7c:	480c      	ldr	r0, [pc, #48]	@ (8000ab0 <MX_ETH_Init+0x84>)
 8000a7e:	f006 f811 	bl	8006aa4 <HAL_ETH_Init>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d001      	beq.n	8000a8c <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000a88:	f001 f8b4 	bl	8001bf4 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000a8c:	2238      	movs	r2, #56	@ 0x38
 8000a8e:	2100      	movs	r1, #0
 8000a90:	480c      	ldr	r0, [pc, #48]	@ (8000ac4 <MX_ETH_Init+0x98>)
 8000a92:	f017 f8c3 	bl	8017c1c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000a96:	4b0b      	ldr	r3, [pc, #44]	@ (8000ac4 <MX_ETH_Init+0x98>)
 8000a98:	2221      	movs	r2, #33	@ 0x21
 8000a9a:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000a9c:	4b09      	ldr	r3, [pc, #36]	@ (8000ac4 <MX_ETH_Init+0x98>)
 8000a9e:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8000aa2:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000aa4:	4b07      	ldr	r3, [pc, #28]	@ (8000ac4 <MX_ETH_Init+0x98>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000aaa:	bf00      	nop
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	bf00      	nop
 8000ab0:	2001279c 	.word	0x2001279c
 8000ab4:	40028000 	.word	0x40028000
 8000ab8:	20013018 	.word	0x20013018
 8000abc:	20012154 	.word	0x20012154
 8000ac0:	200120b4 	.word	0x200120b4
 8000ac4:	20012668 	.word	0x20012668

08000ac8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000acc:	4b1b      	ldr	r3, [pc, #108]	@ (8000b3c <MX_I2C1_Init+0x74>)
 8000ace:	4a1c      	ldr	r2, [pc, #112]	@ (8000b40 <MX_I2C1_Init+0x78>)
 8000ad0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 8000ad2:	4b1a      	ldr	r3, [pc, #104]	@ (8000b3c <MX_I2C1_Init+0x74>)
 8000ad4:	4a1b      	ldr	r2, [pc, #108]	@ (8000b44 <MX_I2C1_Init+0x7c>)
 8000ad6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000ad8:	4b18      	ldr	r3, [pc, #96]	@ (8000b3c <MX_I2C1_Init+0x74>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ade:	4b17      	ldr	r3, [pc, #92]	@ (8000b3c <MX_I2C1_Init+0x74>)
 8000ae0:	2201      	movs	r2, #1
 8000ae2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ae4:	4b15      	ldr	r3, [pc, #84]	@ (8000b3c <MX_I2C1_Init+0x74>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000aea:	4b14      	ldr	r3, [pc, #80]	@ (8000b3c <MX_I2C1_Init+0x74>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000af0:	4b12      	ldr	r3, [pc, #72]	@ (8000b3c <MX_I2C1_Init+0x74>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000af6:	4b11      	ldr	r3, [pc, #68]	@ (8000b3c <MX_I2C1_Init+0x74>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000afc:	4b0f      	ldr	r3, [pc, #60]	@ (8000b3c <MX_I2C1_Init+0x74>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b02:	480e      	ldr	r0, [pc, #56]	@ (8000b3c <MX_I2C1_Init+0x74>)
 8000b04:	f008 ff16 	bl	8009934 <HAL_I2C_Init>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d001      	beq.n	8000b12 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000b0e:	f001 f871 	bl	8001bf4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000b12:	2100      	movs	r1, #0
 8000b14:	4809      	ldr	r0, [pc, #36]	@ (8000b3c <MX_I2C1_Init+0x74>)
 8000b16:	f009 fcd7 	bl	800a4c8 <HAL_I2CEx_ConfigAnalogFilter>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d001      	beq.n	8000b24 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000b20:	f001 f868 	bl	8001bf4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000b24:	2100      	movs	r1, #0
 8000b26:	4805      	ldr	r0, [pc, #20]	@ (8000b3c <MX_I2C1_Init+0x74>)
 8000b28:	f009 fd19 	bl	800a55e <HAL_I2CEx_ConfigDigitalFilter>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d001      	beq.n	8000b36 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000b32:	f001 f85f 	bl	8001bf4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b36:	bf00      	nop
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	bf00      	nop
 8000b3c:	2001284c 	.word	0x2001284c
 8000b40:	40005400 	.word	0x40005400
 8000b44:	00c0eaff 	.word	0x00c0eaff

08000b48 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000b4c:	4b1b      	ldr	r3, [pc, #108]	@ (8000bbc <MX_I2C3_Init+0x74>)
 8000b4e:	4a1c      	ldr	r2, [pc, #112]	@ (8000bc0 <MX_I2C3_Init+0x78>)
 8000b50:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00C0EAFF;
 8000b52:	4b1a      	ldr	r3, [pc, #104]	@ (8000bbc <MX_I2C3_Init+0x74>)
 8000b54:	4a1b      	ldr	r2, [pc, #108]	@ (8000bc4 <MX_I2C3_Init+0x7c>)
 8000b56:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8000b58:	4b18      	ldr	r3, [pc, #96]	@ (8000bbc <MX_I2C3_Init+0x74>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b5e:	4b17      	ldr	r3, [pc, #92]	@ (8000bbc <MX_I2C3_Init+0x74>)
 8000b60:	2201      	movs	r2, #1
 8000b62:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b64:	4b15      	ldr	r3, [pc, #84]	@ (8000bbc <MX_I2C3_Init+0x74>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8000b6a:	4b14      	ldr	r3, [pc, #80]	@ (8000bbc <MX_I2C3_Init+0x74>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000b70:	4b12      	ldr	r3, [pc, #72]	@ (8000bbc <MX_I2C3_Init+0x74>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b76:	4b11      	ldr	r3, [pc, #68]	@ (8000bbc <MX_I2C3_Init+0x74>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b7c:	4b0f      	ldr	r3, [pc, #60]	@ (8000bbc <MX_I2C3_Init+0x74>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000b82:	480e      	ldr	r0, [pc, #56]	@ (8000bbc <MX_I2C3_Init+0x74>)
 8000b84:	f008 fed6 	bl	8009934 <HAL_I2C_Init>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d001      	beq.n	8000b92 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8000b8e:	f001 f831 	bl	8001bf4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000b92:	2100      	movs	r1, #0
 8000b94:	4809      	ldr	r0, [pc, #36]	@ (8000bbc <MX_I2C3_Init+0x74>)
 8000b96:	f009 fc97 	bl	800a4c8 <HAL_I2CEx_ConfigAnalogFilter>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d001      	beq.n	8000ba4 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8000ba0:	f001 f828 	bl	8001bf4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000ba4:	2100      	movs	r1, #0
 8000ba6:	4805      	ldr	r0, [pc, #20]	@ (8000bbc <MX_I2C3_Init+0x74>)
 8000ba8:	f009 fcd9 	bl	800a55e <HAL_I2CEx_ConfigDigitalFilter>
 8000bac:	4603      	mov	r3, r0
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d001      	beq.n	8000bb6 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8000bb2:	f001 f81f 	bl	8001bf4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000bb6:	bf00      	nop
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	200128a0 	.word	0x200128a0
 8000bc0:	40005c00 	.word	0x40005c00
 8000bc4:	00c0eaff 	.word	0x00c0eaff

08000bc8 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b08e      	sub	sp, #56	@ 0x38
 8000bcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8000bce:	1d3b      	adds	r3, r7, #4
 8000bd0:	2234      	movs	r2, #52	@ 0x34
 8000bd2:	2100      	movs	r1, #0
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f017 f821 	bl	8017c1c <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8000bda:	4b3a      	ldr	r3, [pc, #232]	@ (8000cc4 <MX_LTDC_Init+0xfc>)
 8000bdc:	4a3a      	ldr	r2, [pc, #232]	@ (8000cc8 <MX_LTDC_Init+0x100>)
 8000bde:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000be0:	4b38      	ldr	r3, [pc, #224]	@ (8000cc4 <MX_LTDC_Init+0xfc>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000be6:	4b37      	ldr	r3, [pc, #220]	@ (8000cc4 <MX_LTDC_Init+0xfc>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000bec:	4b35      	ldr	r3, [pc, #212]	@ (8000cc4 <MX_LTDC_Init+0xfc>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000bf2:	4b34      	ldr	r3, [pc, #208]	@ (8000cc4 <MX_LTDC_Init+0xfc>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 40;
 8000bf8:	4b32      	ldr	r3, [pc, #200]	@ (8000cc4 <MX_LTDC_Init+0xfc>)
 8000bfa:	2228      	movs	r2, #40	@ 0x28
 8000bfc:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 8000bfe:	4b31      	ldr	r3, [pc, #196]	@ (8000cc4 <MX_LTDC_Init+0xfc>)
 8000c00:	2209      	movs	r2, #9
 8000c02:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 53;
 8000c04:	4b2f      	ldr	r3, [pc, #188]	@ (8000cc4 <MX_LTDC_Init+0xfc>)
 8000c06:	2235      	movs	r2, #53	@ 0x35
 8000c08:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 8000c0a:	4b2e      	ldr	r3, [pc, #184]	@ (8000cc4 <MX_LTDC_Init+0xfc>)
 8000c0c:	220b      	movs	r2, #11
 8000c0e:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 8000c10:	4b2c      	ldr	r3, [pc, #176]	@ (8000cc4 <MX_LTDC_Init+0xfc>)
 8000c12:	f240 2215 	movw	r2, #533	@ 0x215
 8000c16:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 8000c18:	4b2a      	ldr	r3, [pc, #168]	@ (8000cc4 <MX_LTDC_Init+0xfc>)
 8000c1a:	f240 121b 	movw	r2, #283	@ 0x11b
 8000c1e:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 565;
 8000c20:	4b28      	ldr	r3, [pc, #160]	@ (8000cc4 <MX_LTDC_Init+0xfc>)
 8000c22:	f240 2235 	movw	r2, #565	@ 0x235
 8000c26:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 285;
 8000c28:	4b26      	ldr	r3, [pc, #152]	@ (8000cc4 <MX_LTDC_Init+0xfc>)
 8000c2a:	f240 121d 	movw	r2, #285	@ 0x11d
 8000c2e:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8000c30:	4b24      	ldr	r3, [pc, #144]	@ (8000cc4 <MX_LTDC_Init+0xfc>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8000c38:	4b22      	ldr	r3, [pc, #136]	@ (8000cc4 <MX_LTDC_Init+0xfc>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8000c40:	4b20      	ldr	r3, [pc, #128]	@ (8000cc4 <MX_LTDC_Init+0xfc>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000c48:	481e      	ldr	r0, [pc, #120]	@ (8000cc4 <MX_LTDC_Init+0xfc>)
 8000c4a:	f009 fcd4 	bl	800a5f6 <HAL_LTDC_Init>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d001      	beq.n	8000c58 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8000c54:	f000 ffce 	bl	8001bf4 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 8000c5c:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000c60:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8000c62:	2300      	movs	r3, #0
 8000c64:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 8000c66:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000c6a:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8000c6c:	2302      	movs	r3, #2
 8000c6e:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8000c70:	23ff      	movs	r3, #255	@ 0xff
 8000c72:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8000c74:	2300      	movs	r3, #0
 8000c76:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8000c78:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000c7c:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8000c7e:	2307      	movs	r3, #7
 8000c80:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xC0000000;
 8000c82:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8000c86:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 480;
 8000c88:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000c8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 272;
 8000c8e:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000c92:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8000c94:	2300      	movs	r3, #0
 8000c96:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8000ca6:	1d3b      	adds	r3, r7, #4
 8000ca8:	2200      	movs	r2, #0
 8000caa:	4619      	mov	r1, r3
 8000cac:	4805      	ldr	r0, [pc, #20]	@ (8000cc4 <MX_LTDC_Init+0xfc>)
 8000cae:	f009 fe01 	bl	800a8b4 <HAL_LTDC_ConfigLayer>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d001      	beq.n	8000cbc <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 8000cb8:	f000 ff9c 	bl	8001bf4 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8000cbc:	bf00      	nop
 8000cbe:	3738      	adds	r7, #56	@ 0x38
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd80      	pop	{r7, pc}
 8000cc4:	200128f4 	.word	0x200128f4
 8000cc8:	40016800 	.word	0x40016800

08000ccc <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000cd0:	4b12      	ldr	r3, [pc, #72]	@ (8000d1c <MX_QUADSPI_Init+0x50>)
 8000cd2:	4a13      	ldr	r2, [pc, #76]	@ (8000d20 <MX_QUADSPI_Init+0x54>)
 8000cd4:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 8000cd6:	4b11      	ldr	r3, [pc, #68]	@ (8000d1c <MX_QUADSPI_Init+0x50>)
 8000cd8:	2201      	movs	r2, #1
 8000cda:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8000cdc:	4b0f      	ldr	r3, [pc, #60]	@ (8000d1c <MX_QUADSPI_Init+0x50>)
 8000cde:	2204      	movs	r2, #4
 8000ce0:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000ce2:	4b0e      	ldr	r3, [pc, #56]	@ (8000d1c <MX_QUADSPI_Init+0x50>)
 8000ce4:	2210      	movs	r2, #16
 8000ce6:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 24;
 8000ce8:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <MX_QUADSPI_Init+0x50>)
 8000cea:	2218      	movs	r2, #24
 8000cec:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 8000cee:	4b0b      	ldr	r3, [pc, #44]	@ (8000d1c <MX_QUADSPI_Init+0x50>)
 8000cf0:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000cf4:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000cf6:	4b09      	ldr	r3, [pc, #36]	@ (8000d1c <MX_QUADSPI_Init+0x50>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000cfc:	4b07      	ldr	r3, [pc, #28]	@ (8000d1c <MX_QUADSPI_Init+0x50>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000d02:	4b06      	ldr	r3, [pc, #24]	@ (8000d1c <MX_QUADSPI_Init+0x50>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000d08:	4804      	ldr	r0, [pc, #16]	@ (8000d1c <MX_QUADSPI_Init+0x50>)
 8000d0a:	f009 ffe7 	bl	800acdc <HAL_QSPI_Init>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d001      	beq.n	8000d18 <MX_QUADSPI_Init+0x4c>
  {
    Error_Handler();
 8000d14:	f000 ff6e 	bl	8001bf4 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000d18:	bf00      	nop
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	2001299c 	.word	0x2001299c
 8000d20:	a0001000 	.word	0xa0001000

08000d24 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b090      	sub	sp, #64	@ 0x40
 8000d28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000d2a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000d2e:	2200      	movs	r2, #0
 8000d30:	601a      	str	r2, [r3, #0]
 8000d32:	605a      	str	r2, [r3, #4]
 8000d34:	609a      	str	r2, [r3, #8]
 8000d36:	60da      	str	r2, [r3, #12]
 8000d38:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8000d3e:	463b      	mov	r3, r7
 8000d40:	2228      	movs	r2, #40	@ 0x28
 8000d42:	2100      	movs	r1, #0
 8000d44:	4618      	mov	r0, r3
 8000d46:	f016 ff69 	bl	8017c1c <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000d4a:	4b46      	ldr	r3, [pc, #280]	@ (8000e64 <MX_RTC_Init+0x140>)
 8000d4c:	4a46      	ldr	r2, [pc, #280]	@ (8000e68 <MX_RTC_Init+0x144>)
 8000d4e:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000d50:	4b44      	ldr	r3, [pc, #272]	@ (8000e64 <MX_RTC_Init+0x140>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000d56:	4b43      	ldr	r3, [pc, #268]	@ (8000e64 <MX_RTC_Init+0x140>)
 8000d58:	227f      	movs	r2, #127	@ 0x7f
 8000d5a:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000d5c:	4b41      	ldr	r3, [pc, #260]	@ (8000e64 <MX_RTC_Init+0x140>)
 8000d5e:	22ff      	movs	r2, #255	@ 0xff
 8000d60:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000d62:	4b40      	ldr	r3, [pc, #256]	@ (8000e64 <MX_RTC_Init+0x140>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000d68:	4b3e      	ldr	r3, [pc, #248]	@ (8000e64 <MX_RTC_Init+0x140>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000d6e:	4b3d      	ldr	r3, [pc, #244]	@ (8000e64 <MX_RTC_Init+0x140>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000d74:	483b      	ldr	r0, [pc, #236]	@ (8000e64 <MX_RTC_Init+0x140>)
 8000d76:	f00b fb6b 	bl	800c450 <HAL_RTC_Init>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d001      	beq.n	8000d84 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8000d80:	f000 ff38 	bl	8001bf4 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000d84:	2300      	movs	r3, #0
 8000d86:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  sTime.Minutes = 0x0;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  sTime.Seconds = 0x0;
 8000d90:	2300      	movs	r3, #0
 8000d92:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000d96:	2300      	movs	r3, #0
 8000d98:	63bb      	str	r3, [r7, #56]	@ 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000d9e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000da2:	2201      	movs	r2, #1
 8000da4:	4619      	mov	r1, r3
 8000da6:	482f      	ldr	r0, [pc, #188]	@ (8000e64 <MX_RTC_Init+0x140>)
 8000da8:	f00b fbd4 	bl	800c554 <HAL_RTC_SetTime>
 8000dac:	4603      	mov	r3, r0
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d001      	beq.n	8000db6 <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8000db2:	f000 ff1f 	bl	8001bf4 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000db6:	2301      	movs	r3, #1
 8000db8:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8000dbc:	2301      	movs	r3, #1
 8000dbe:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sDate.Date = 0x1;
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sDate.Year = 0x0;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000dce:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000dd2:	2201      	movs	r2, #1
 8000dd4:	4619      	mov	r1, r3
 8000dd6:	4823      	ldr	r0, [pc, #140]	@ (8000e64 <MX_RTC_Init+0x140>)
 8000dd8:	f00b fc56 	bl	800c688 <HAL_RTC_SetDate>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d001      	beq.n	8000de6 <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8000de2:	f000 ff07 	bl	8001bf4 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8000de6:	2300      	movs	r3, #0
 8000de8:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8000dea:	2300      	movs	r3, #0
 8000dec:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000dee:	2300      	movs	r3, #0
 8000df0:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000df2:	2300      	movs	r3, #0
 8000df4:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000df6:	2300      	movs	r3, #0
 8000df8:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000e02:	2300      	movs	r3, #0
 8000e04:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000e06:	2300      	movs	r3, #0
 8000e08:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8000e0a:	2301      	movs	r3, #1
 8000e0c:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8000e10:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e14:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000e16:	463b      	mov	r3, r7
 8000e18:	2201      	movs	r2, #1
 8000e1a:	4619      	mov	r1, r3
 8000e1c:	4811      	ldr	r0, [pc, #68]	@ (8000e64 <MX_RTC_Init+0x140>)
 8000e1e:	f00b fcb7 	bl	800c790 <HAL_RTC_SetAlarm>
 8000e22:	4603      	mov	r3, r0
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d001      	beq.n	8000e2c <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8000e28:	f000 fee4 	bl	8001bf4 <Error_Handler>
  }

  /** Enable the Alarm B
  */
  sAlarm.Alarm = RTC_ALARM_B;
 8000e2c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e30:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000e32:	463b      	mov	r3, r7
 8000e34:	2201      	movs	r2, #1
 8000e36:	4619      	mov	r1, r3
 8000e38:	480a      	ldr	r0, [pc, #40]	@ (8000e64 <MX_RTC_Init+0x140>)
 8000e3a:	f00b fca9 	bl	800c790 <HAL_RTC_SetAlarm>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d001      	beq.n	8000e48 <MX_RTC_Init+0x124>
  {
    Error_Handler();
 8000e44:	f000 fed6 	bl	8001bf4 <Error_Handler>
  }

  /** Enable the TimeStamp
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 8000e48:	2202      	movs	r2, #2
 8000e4a:	2100      	movs	r1, #0
 8000e4c:	4805      	ldr	r0, [pc, #20]	@ (8000e64 <MX_RTC_Init+0x140>)
 8000e4e:	f00b fe69 	bl	800cb24 <HAL_RTCEx_SetTimeStamp>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d001      	beq.n	8000e5c <MX_RTC_Init+0x138>
  {
    Error_Handler();
 8000e58:	f000 fecc 	bl	8001bf4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000e5c:	bf00      	nop
 8000e5e:	3740      	adds	r7, #64	@ 0x40
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}
 8000e64:	200129e8 	.word	0x200129e8
 8000e68:	40002800 	.word	0x40002800

08000e6c <MX_SAI2_Init>:
  * @brief SAI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI2_Init(void)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	af00      	add	r7, sp, #0
  /* USER CODE END SAI2_Init 0 */

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */
  hsai_BlockA2.Instance = SAI2_Block_A;
 8000e70:	4b2a      	ldr	r3, [pc, #168]	@ (8000f1c <MX_SAI2_Init+0xb0>)
 8000e72:	4a2b      	ldr	r2, [pc, #172]	@ (8000f20 <MX_SAI2_Init+0xb4>)
 8000e74:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8000e76:	4b29      	ldr	r3, [pc, #164]	@ (8000f1c <MX_SAI2_Init+0xb0>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8000e7c:	4b27      	ldr	r3, [pc, #156]	@ (8000f1c <MX_SAI2_Init+0xb0>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000e82:	4b26      	ldr	r3, [pc, #152]	@ (8000f1c <MX_SAI2_Init+0xb0>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000e88:	4b24      	ldr	r3, [pc, #144]	@ (8000f1c <MX_SAI2_Init+0xb0>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000e8e:	4b23      	ldr	r3, [pc, #140]	@ (8000f1c <MX_SAI2_Init+0xb0>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_16K;
 8000e94:	4b21      	ldr	r3, [pc, #132]	@ (8000f1c <MX_SAI2_Init+0xb0>)
 8000e96:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8000e9a:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000e9c:	4b1f      	ldr	r3, [pc, #124]	@ (8000f1c <MX_SAI2_Init+0xb0>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000ea2:	4b1e      	ldr	r3, [pc, #120]	@ (8000f1c <MX_SAI2_Init+0xb0>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000ea8:	4b1c      	ldr	r3, [pc, #112]	@ (8000f1c <MX_SAI2_Init+0xb0>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000eae:	4b1b      	ldr	r3, [pc, #108]	@ (8000f1c <MX_SAI2_Init+0xb0>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000eb4:	2302      	movs	r3, #2
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	2100      	movs	r1, #0
 8000eba:	4818      	ldr	r0, [pc, #96]	@ (8000f1c <MX_SAI2_Init+0xb0>)
 8000ebc:	f00b fe9a 	bl	800cbf4 <HAL_SAI_InitProtocol>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d001      	beq.n	8000eca <MX_SAI2_Init+0x5e>
  {
    Error_Handler();
 8000ec6:	f000 fe95 	bl	8001bf4 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 8000eca:	4b16      	ldr	r3, [pc, #88]	@ (8000f24 <MX_SAI2_Init+0xb8>)
 8000ecc:	4a16      	ldr	r2, [pc, #88]	@ (8000f28 <MX_SAI2_Init+0xbc>)
 8000ece:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8000ed0:	4b14      	ldr	r3, [pc, #80]	@ (8000f24 <MX_SAI2_Init+0xb8>)
 8000ed2:	2203      	movs	r2, #3
 8000ed4:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8000ed6:	4b13      	ldr	r3, [pc, #76]	@ (8000f24 <MX_SAI2_Init+0xb8>)
 8000ed8:	2201      	movs	r2, #1
 8000eda:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000edc:	4b11      	ldr	r3, [pc, #68]	@ (8000f24 <MX_SAI2_Init+0xb8>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000ee2:	4b10      	ldr	r3, [pc, #64]	@ (8000f24 <MX_SAI2_Init+0xb8>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000ee8:	4b0e      	ldr	r3, [pc, #56]	@ (8000f24 <MX_SAI2_Init+0xb8>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000eee:	4b0d      	ldr	r3, [pc, #52]	@ (8000f24 <MX_SAI2_Init+0xb8>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000ef4:	4b0b      	ldr	r3, [pc, #44]	@ (8000f24 <MX_SAI2_Init+0xb8>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000efa:	4b0a      	ldr	r3, [pc, #40]	@ (8000f24 <MX_SAI2_Init+0xb8>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000f00:	2302      	movs	r3, #2
 8000f02:	2200      	movs	r2, #0
 8000f04:	2100      	movs	r1, #0
 8000f06:	4807      	ldr	r0, [pc, #28]	@ (8000f24 <MX_SAI2_Init+0xb8>)
 8000f08:	f00b fe74 	bl	800cbf4 <HAL_SAI_InitProtocol>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d001      	beq.n	8000f16 <MX_SAI2_Init+0xaa>
  {
    Error_Handler();
 8000f12:	f000 fe6f 	bl	8001bf4 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8000f16:	bf00      	nop
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	20012a08 	.word	0x20012a08
 8000f20:	40015c04 	.word	0x40015c04
 8000f24:	20012a8c 	.word	0x20012a8c
 8000f28:	40015c24 	.word	0x40015c24

08000f2c <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8000f30:	4b0c      	ldr	r3, [pc, #48]	@ (8000f64 <MX_SDMMC1_SD_Init+0x38>)
 8000f32:	4a0d      	ldr	r2, [pc, #52]	@ (8000f68 <MX_SDMMC1_SD_Init+0x3c>)
 8000f34:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8000f36:	4b0b      	ldr	r3, [pc, #44]	@ (8000f64 <MX_SDMMC1_SD_Init+0x38>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8000f3c:	4b09      	ldr	r3, [pc, #36]	@ (8000f64 <MX_SDMMC1_SD_Init+0x38>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8000f42:	4b08      	ldr	r3, [pc, #32]	@ (8000f64 <MX_SDMMC1_SD_Init+0x38>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 8000f48:	4b06      	ldr	r3, [pc, #24]	@ (8000f64 <MX_SDMMC1_SD_Init+0x38>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8000f4e:	4b05      	ldr	r3, [pc, #20]	@ (8000f64 <MX_SDMMC1_SD_Init+0x38>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 8000f54:	4b03      	ldr	r3, [pc, #12]	@ (8000f64 <MX_SDMMC1_SD_Init+0x38>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8000f5a:	bf00      	nop
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f62:	4770      	bx	lr
 8000f64:	20012bd0 	.word	0x20012bd0
 8000f68:	40012c00 	.word	0x40012c00

08000f6c <MX_SPDIFRX_Init>:
  * @brief SPDIFRX Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPDIFRX_Init(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0
  /* USER CODE END SPDIFRX_Init 0 */

  /* USER CODE BEGIN SPDIFRX_Init 1 */

  /* USER CODE END SPDIFRX_Init 1 */
  hspdif.Instance = SPDIFRX;
 8000f70:	4b15      	ldr	r3, [pc, #84]	@ (8000fc8 <MX_SPDIFRX_Init+0x5c>)
 8000f72:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8000f76:	601a      	str	r2, [r3, #0]
  hspdif.Init.InputSelection = SPDIFRX_INPUT_IN0;
 8000f78:	4b13      	ldr	r3, [pc, #76]	@ (8000fc8 <MX_SPDIFRX_Init+0x5c>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	605a      	str	r2, [r3, #4]
  hspdif.Init.Retries = SPDIFRX_MAXRETRIES_NONE;
 8000f7e:	4b12      	ldr	r3, [pc, #72]	@ (8000fc8 <MX_SPDIFRX_Init+0x5c>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	609a      	str	r2, [r3, #8]
  hspdif.Init.WaitForActivity = SPDIFRX_WAITFORACTIVITY_OFF;
 8000f84:	4b10      	ldr	r3, [pc, #64]	@ (8000fc8 <MX_SPDIFRX_Init+0x5c>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	60da      	str	r2, [r3, #12]
  hspdif.Init.ChannelSelection = SPDIFRX_CHANNEL_A;
 8000f8a:	4b0f      	ldr	r3, [pc, #60]	@ (8000fc8 <MX_SPDIFRX_Init+0x5c>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	611a      	str	r2, [r3, #16]
  hspdif.Init.DataFormat = SPDIFRX_DATAFORMAT_LSB;
 8000f90:	4b0d      	ldr	r3, [pc, #52]	@ (8000fc8 <MX_SPDIFRX_Init+0x5c>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	615a      	str	r2, [r3, #20]
  hspdif.Init.StereoMode = SPDIFRX_STEREOMODE_DISABLE;
 8000f96:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc8 <MX_SPDIFRX_Init+0x5c>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	619a      	str	r2, [r3, #24]
  hspdif.Init.PreambleTypeMask = SPDIFRX_PREAMBLETYPEMASK_OFF;
 8000f9c:	4b0a      	ldr	r3, [pc, #40]	@ (8000fc8 <MX_SPDIFRX_Init+0x5c>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	61da      	str	r2, [r3, #28]
  hspdif.Init.ChannelStatusMask = SPDIFRX_CHANNELSTATUS_OFF;
 8000fa2:	4b09      	ldr	r3, [pc, #36]	@ (8000fc8 <MX_SPDIFRX_Init+0x5c>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	621a      	str	r2, [r3, #32]
  hspdif.Init.ValidityBitMask = SPDIFRX_VALIDITYMASK_OFF;
 8000fa8:	4b07      	ldr	r3, [pc, #28]	@ (8000fc8 <MX_SPDIFRX_Init+0x5c>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	625a      	str	r2, [r3, #36]	@ 0x24
  hspdif.Init.ParityErrorMask = SPDIFRX_PARITYERRORMASK_OFF;
 8000fae:	4b06      	ldr	r3, [pc, #24]	@ (8000fc8 <MX_SPDIFRX_Init+0x5c>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_SPDIFRX_Init(&hspdif) != HAL_OK)
 8000fb4:	4804      	ldr	r0, [pc, #16]	@ (8000fc8 <MX_SPDIFRX_Init+0x5c>)
 8000fb6:	f00d fc6b 	bl	800e890 <HAL_SPDIFRX_Init>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d001      	beq.n	8000fc4 <MX_SPDIFRX_Init+0x58>
  {
    Error_Handler();
 8000fc0:	f000 fe18 	bl	8001bf4 <Error_Handler>
  }
  /* USER CODE BEGIN SPDIFRX_Init 2 */

  /* USER CODE END SPDIFRX_Init 2 */

}
 8000fc4:	bf00      	nop
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	20012c54 	.word	0x20012c54

08000fcc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000fd0:	4b1b      	ldr	r3, [pc, #108]	@ (8001040 <MX_SPI2_Init+0x74>)
 8000fd2:	4a1c      	ldr	r2, [pc, #112]	@ (8001044 <MX_SPI2_Init+0x78>)
 8000fd4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000fd6:	4b1a      	ldr	r3, [pc, #104]	@ (8001040 <MX_SPI2_Init+0x74>)
 8000fd8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000fdc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000fde:	4b18      	ldr	r3, [pc, #96]	@ (8001040 <MX_SPI2_Init+0x74>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8000fe4:	4b16      	ldr	r3, [pc, #88]	@ (8001040 <MX_SPI2_Init+0x74>)
 8000fe6:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000fea:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000fec:	4b14      	ldr	r3, [pc, #80]	@ (8001040 <MX_SPI2_Init+0x74>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ff2:	4b13      	ldr	r3, [pc, #76]	@ (8001040 <MX_SPI2_Init+0x74>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000ff8:	4b11      	ldr	r3, [pc, #68]	@ (8001040 <MX_SPI2_Init+0x74>)
 8000ffa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ffe:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001000:	4b0f      	ldr	r3, [pc, #60]	@ (8001040 <MX_SPI2_Init+0x74>)
 8001002:	2200      	movs	r2, #0
 8001004:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001006:	4b0e      	ldr	r3, [pc, #56]	@ (8001040 <MX_SPI2_Init+0x74>)
 8001008:	2200      	movs	r2, #0
 800100a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800100c:	4b0c      	ldr	r3, [pc, #48]	@ (8001040 <MX_SPI2_Init+0x74>)
 800100e:	2200      	movs	r2, #0
 8001010:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001012:	4b0b      	ldr	r3, [pc, #44]	@ (8001040 <MX_SPI2_Init+0x74>)
 8001014:	2200      	movs	r2, #0
 8001016:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001018:	4b09      	ldr	r3, [pc, #36]	@ (8001040 <MX_SPI2_Init+0x74>)
 800101a:	2207      	movs	r2, #7
 800101c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800101e:	4b08      	ldr	r3, [pc, #32]	@ (8001040 <MX_SPI2_Init+0x74>)
 8001020:	2200      	movs	r2, #0
 8001022:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001024:	4b06      	ldr	r3, [pc, #24]	@ (8001040 <MX_SPI2_Init+0x74>)
 8001026:	2208      	movs	r2, #8
 8001028:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800102a:	4805      	ldr	r0, [pc, #20]	@ (8001040 <MX_SPI2_Init+0x74>)
 800102c:	f00d fc8c 	bl	800e948 <HAL_SPI_Init>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d001      	beq.n	800103a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001036:	f000 fddd 	bl	8001bf4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800103a:	bf00      	nop
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	20012ca0 	.word	0x20012ca0
 8001044:	40003800 	.word	0x40003800

08001048 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b09a      	sub	sp, #104	@ 0x68
 800104c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800104e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001052:	2200      	movs	r2, #0
 8001054:	601a      	str	r2, [r3, #0]
 8001056:	605a      	str	r2, [r3, #4]
 8001058:	609a      	str	r2, [r3, #8]
 800105a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800105c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001060:	2200      	movs	r2, #0
 8001062:	601a      	str	r2, [r3, #0]
 8001064:	605a      	str	r2, [r3, #4]
 8001066:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001068:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800106c:	2200      	movs	r2, #0
 800106e:	601a      	str	r2, [r3, #0]
 8001070:	605a      	str	r2, [r3, #4]
 8001072:	609a      	str	r2, [r3, #8]
 8001074:	60da      	str	r2, [r3, #12]
 8001076:	611a      	str	r2, [r3, #16]
 8001078:	615a      	str	r2, [r3, #20]
 800107a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800107c:	1d3b      	adds	r3, r7, #4
 800107e:	222c      	movs	r2, #44	@ 0x2c
 8001080:	2100      	movs	r1, #0
 8001082:	4618      	mov	r0, r3
 8001084:	f016 fdca 	bl	8017c1c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001088:	4b43      	ldr	r3, [pc, #268]	@ (8001198 <MX_TIM1_Init+0x150>)
 800108a:	4a44      	ldr	r2, [pc, #272]	@ (800119c <MX_TIM1_Init+0x154>)
 800108c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800108e:	4b42      	ldr	r3, [pc, #264]	@ (8001198 <MX_TIM1_Init+0x150>)
 8001090:	2200      	movs	r2, #0
 8001092:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001094:	4b40      	ldr	r3, [pc, #256]	@ (8001198 <MX_TIM1_Init+0x150>)
 8001096:	2200      	movs	r2, #0
 8001098:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800109a:	4b3f      	ldr	r3, [pc, #252]	@ (8001198 <MX_TIM1_Init+0x150>)
 800109c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80010a0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010a2:	4b3d      	ldr	r3, [pc, #244]	@ (8001198 <MX_TIM1_Init+0x150>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80010a8:	4b3b      	ldr	r3, [pc, #236]	@ (8001198 <MX_TIM1_Init+0x150>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010ae:	4b3a      	ldr	r3, [pc, #232]	@ (8001198 <MX_TIM1_Init+0x150>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80010b4:	4838      	ldr	r0, [pc, #224]	@ (8001198 <MX_TIM1_Init+0x150>)
 80010b6:	f00d fcf2 	bl	800ea9e <HAL_TIM_Base_Init>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80010c0:	f000 fd98 	bl	8001bf4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010c8:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80010ca:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80010ce:	4619      	mov	r1, r3
 80010d0:	4831      	ldr	r0, [pc, #196]	@ (8001198 <MX_TIM1_Init+0x150>)
 80010d2:	f00e f825 	bl	800f120 <HAL_TIM_ConfigClockSource>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d001      	beq.n	80010e0 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80010dc:	f000 fd8a 	bl	8001bf4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80010e0:	482d      	ldr	r0, [pc, #180]	@ (8001198 <MX_TIM1_Init+0x150>)
 80010e2:	f00d fdab 	bl	800ec3c <HAL_TIM_PWM_Init>
 80010e6:	4603      	mov	r3, r0
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d001      	beq.n	80010f0 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80010ec:	f000 fd82 	bl	8001bf4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010f0:	2300      	movs	r3, #0
 80010f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80010f4:	2300      	movs	r3, #0
 80010f6:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010f8:	2300      	movs	r3, #0
 80010fa:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80010fc:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001100:	4619      	mov	r1, r3
 8001102:	4825      	ldr	r0, [pc, #148]	@ (8001198 <MX_TIM1_Init+0x150>)
 8001104:	f00e fc9c 	bl	800fa40 <HAL_TIMEx_MasterConfigSynchronization>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	d001      	beq.n	8001112 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800110e:	f000 fd71 	bl	8001bf4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001112:	2360      	movs	r3, #96	@ 0x60
 8001114:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8001116:	2300      	movs	r3, #0
 8001118:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800111a:	2300      	movs	r3, #0
 800111c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800111e:	2300      	movs	r3, #0
 8001120:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001122:	2300      	movs	r3, #0
 8001124:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001126:	2300      	movs	r3, #0
 8001128:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800112a:	2300      	movs	r3, #0
 800112c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800112e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001132:	2200      	movs	r2, #0
 8001134:	4619      	mov	r1, r3
 8001136:	4818      	ldr	r0, [pc, #96]	@ (8001198 <MX_TIM1_Init+0x150>)
 8001138:	f00d fede 	bl	800eef8 <HAL_TIM_PWM_ConfigChannel>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8001142:	f000 fd57 	bl	8001bf4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001146:	2300      	movs	r3, #0
 8001148:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800114a:	2300      	movs	r3, #0
 800114c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800114e:	2300      	movs	r3, #0
 8001150:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001152:	2300      	movs	r3, #0
 8001154:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001156:	2300      	movs	r3, #0
 8001158:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800115a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800115e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001160:	2300      	movs	r3, #0
 8001162:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001164:	2300      	movs	r3, #0
 8001166:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001168:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800116c:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800116e:	2300      	movs	r3, #0
 8001170:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001172:	2300      	movs	r3, #0
 8001174:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001176:	1d3b      	adds	r3, r7, #4
 8001178:	4619      	mov	r1, r3
 800117a:	4807      	ldr	r0, [pc, #28]	@ (8001198 <MX_TIM1_Init+0x150>)
 800117c:	f00e fcee 	bl	800fb5c <HAL_TIMEx_ConfigBreakDeadTime>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8001186:	f000 fd35 	bl	8001bf4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800118a:	4803      	ldr	r0, [pc, #12]	@ (8001198 <MX_TIM1_Init+0x150>)
 800118c:	f001 fb76 	bl	800287c <HAL_TIM_MspPostInit>

}
 8001190:	bf00      	nop
 8001192:	3768      	adds	r7, #104	@ 0x68
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	20012d04 	.word	0x20012d04
 800119c:	40010000 	.word	0x40010000

080011a0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b08e      	sub	sp, #56	@ 0x38
 80011a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011a6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011aa:	2200      	movs	r2, #0
 80011ac:	601a      	str	r2, [r3, #0]
 80011ae:	605a      	str	r2, [r3, #4]
 80011b0:	609a      	str	r2, [r3, #8]
 80011b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011b4:	f107 031c 	add.w	r3, r7, #28
 80011b8:	2200      	movs	r2, #0
 80011ba:	601a      	str	r2, [r3, #0]
 80011bc:	605a      	str	r2, [r3, #4]
 80011be:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011c0:	463b      	mov	r3, r7
 80011c2:	2200      	movs	r2, #0
 80011c4:	601a      	str	r2, [r3, #0]
 80011c6:	605a      	str	r2, [r3, #4]
 80011c8:	609a      	str	r2, [r3, #8]
 80011ca:	60da      	str	r2, [r3, #12]
 80011cc:	611a      	str	r2, [r3, #16]
 80011ce:	615a      	str	r2, [r3, #20]
 80011d0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80011d2:	4b2d      	ldr	r3, [pc, #180]	@ (8001288 <MX_TIM2_Init+0xe8>)
 80011d4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80011d8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80011da:	4b2b      	ldr	r3, [pc, #172]	@ (8001288 <MX_TIM2_Init+0xe8>)
 80011dc:	2200      	movs	r2, #0
 80011de:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011e0:	4b29      	ldr	r3, [pc, #164]	@ (8001288 <MX_TIM2_Init+0xe8>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80011e6:	4b28      	ldr	r3, [pc, #160]	@ (8001288 <MX_TIM2_Init+0xe8>)
 80011e8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80011ec:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011ee:	4b26      	ldr	r3, [pc, #152]	@ (8001288 <MX_TIM2_Init+0xe8>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011f4:	4b24      	ldr	r3, [pc, #144]	@ (8001288 <MX_TIM2_Init+0xe8>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80011fa:	4823      	ldr	r0, [pc, #140]	@ (8001288 <MX_TIM2_Init+0xe8>)
 80011fc:	f00d fc4f 	bl	800ea9e <HAL_TIM_Base_Init>
 8001200:	4603      	mov	r3, r0
 8001202:	2b00      	cmp	r3, #0
 8001204:	d001      	beq.n	800120a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001206:	f000 fcf5 	bl	8001bf4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800120a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800120e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001210:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001214:	4619      	mov	r1, r3
 8001216:	481c      	ldr	r0, [pc, #112]	@ (8001288 <MX_TIM2_Init+0xe8>)
 8001218:	f00d ff82 	bl	800f120 <HAL_TIM_ConfigClockSource>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d001      	beq.n	8001226 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001222:	f000 fce7 	bl	8001bf4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001226:	4818      	ldr	r0, [pc, #96]	@ (8001288 <MX_TIM2_Init+0xe8>)
 8001228:	f00d fd08 	bl	800ec3c <HAL_TIM_PWM_Init>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d001      	beq.n	8001236 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001232:	f000 fcdf 	bl	8001bf4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001236:	2300      	movs	r3, #0
 8001238:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800123a:	2300      	movs	r3, #0
 800123c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800123e:	f107 031c 	add.w	r3, r7, #28
 8001242:	4619      	mov	r1, r3
 8001244:	4810      	ldr	r0, [pc, #64]	@ (8001288 <MX_TIM2_Init+0xe8>)
 8001246:	f00e fbfb 	bl	800fa40 <HAL_TIMEx_MasterConfigSynchronization>
 800124a:	4603      	mov	r3, r0
 800124c:	2b00      	cmp	r3, #0
 800124e:	d001      	beq.n	8001254 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001250:	f000 fcd0 	bl	8001bf4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001254:	2360      	movs	r3, #96	@ 0x60
 8001256:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001258:	2300      	movs	r3, #0
 800125a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800125c:	2300      	movs	r3, #0
 800125e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001260:	2300      	movs	r3, #0
 8001262:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001264:	463b      	mov	r3, r7
 8001266:	2200      	movs	r2, #0
 8001268:	4619      	mov	r1, r3
 800126a:	4807      	ldr	r0, [pc, #28]	@ (8001288 <MX_TIM2_Init+0xe8>)
 800126c:	f00d fe44 	bl	800eef8 <HAL_TIM_PWM_ConfigChannel>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d001      	beq.n	800127a <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001276:	f000 fcbd 	bl	8001bf4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800127a:	4803      	ldr	r0, [pc, #12]	@ (8001288 <MX_TIM2_Init+0xe8>)
 800127c:	f001 fafe 	bl	800287c <HAL_TIM_MspPostInit>

}
 8001280:	bf00      	nop
 8001282:	3738      	adds	r7, #56	@ 0x38
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	20012d50 	.word	0x20012d50

0800128c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b08e      	sub	sp, #56	@ 0x38
 8001290:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001292:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001296:	2200      	movs	r2, #0
 8001298:	601a      	str	r2, [r3, #0]
 800129a:	605a      	str	r2, [r3, #4]
 800129c:	609a      	str	r2, [r3, #8]
 800129e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012a0:	f107 031c 	add.w	r3, r7, #28
 80012a4:	2200      	movs	r2, #0
 80012a6:	601a      	str	r2, [r3, #0]
 80012a8:	605a      	str	r2, [r3, #4]
 80012aa:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012ac:	463b      	mov	r3, r7
 80012ae:	2200      	movs	r2, #0
 80012b0:	601a      	str	r2, [r3, #0]
 80012b2:	605a      	str	r2, [r3, #4]
 80012b4:	609a      	str	r2, [r3, #8]
 80012b6:	60da      	str	r2, [r3, #12]
 80012b8:	611a      	str	r2, [r3, #16]
 80012ba:	615a      	str	r2, [r3, #20]
 80012bc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80012be:	4b2d      	ldr	r3, [pc, #180]	@ (8001374 <MX_TIM3_Init+0xe8>)
 80012c0:	4a2d      	ldr	r2, [pc, #180]	@ (8001378 <MX_TIM3_Init+0xec>)
 80012c2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80012c4:	4b2b      	ldr	r3, [pc, #172]	@ (8001374 <MX_TIM3_Init+0xe8>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012ca:	4b2a      	ldr	r3, [pc, #168]	@ (8001374 <MX_TIM3_Init+0xe8>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80012d0:	4b28      	ldr	r3, [pc, #160]	@ (8001374 <MX_TIM3_Init+0xe8>)
 80012d2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80012d6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012d8:	4b26      	ldr	r3, [pc, #152]	@ (8001374 <MX_TIM3_Init+0xe8>)
 80012da:	2200      	movs	r2, #0
 80012dc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012de:	4b25      	ldr	r3, [pc, #148]	@ (8001374 <MX_TIM3_Init+0xe8>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80012e4:	4823      	ldr	r0, [pc, #140]	@ (8001374 <MX_TIM3_Init+0xe8>)
 80012e6:	f00d fbda 	bl	800ea9e <HAL_TIM_Base_Init>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d001      	beq.n	80012f4 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80012f0:	f000 fc80 	bl	8001bf4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80012fa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80012fe:	4619      	mov	r1, r3
 8001300:	481c      	ldr	r0, [pc, #112]	@ (8001374 <MX_TIM3_Init+0xe8>)
 8001302:	f00d ff0d 	bl	800f120 <HAL_TIM_ConfigClockSource>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d001      	beq.n	8001310 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 800130c:	f000 fc72 	bl	8001bf4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001310:	4818      	ldr	r0, [pc, #96]	@ (8001374 <MX_TIM3_Init+0xe8>)
 8001312:	f00d fc93 	bl	800ec3c <HAL_TIM_PWM_Init>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 800131c:	f000 fc6a 	bl	8001bf4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001320:	2300      	movs	r3, #0
 8001322:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001324:	2300      	movs	r3, #0
 8001326:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001328:	f107 031c 	add.w	r3, r7, #28
 800132c:	4619      	mov	r1, r3
 800132e:	4811      	ldr	r0, [pc, #68]	@ (8001374 <MX_TIM3_Init+0xe8>)
 8001330:	f00e fb86 	bl	800fa40 <HAL_TIMEx_MasterConfigSynchronization>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800133a:	f000 fc5b 	bl	8001bf4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800133e:	2360      	movs	r3, #96	@ 0x60
 8001340:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001342:	2300      	movs	r3, #0
 8001344:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001346:	2300      	movs	r3, #0
 8001348:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800134a:	2300      	movs	r3, #0
 800134c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800134e:	463b      	mov	r3, r7
 8001350:	2200      	movs	r2, #0
 8001352:	4619      	mov	r1, r3
 8001354:	4807      	ldr	r0, [pc, #28]	@ (8001374 <MX_TIM3_Init+0xe8>)
 8001356:	f00d fdcf 	bl	800eef8 <HAL_TIM_PWM_ConfigChannel>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001360:	f000 fc48 	bl	8001bf4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001364:	4803      	ldr	r0, [pc, #12]	@ (8001374 <MX_TIM3_Init+0xe8>)
 8001366:	f001 fa89 	bl	800287c <HAL_TIM_MspPostInit>

}
 800136a:	bf00      	nop
 800136c:	3738      	adds	r7, #56	@ 0x38
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	20012d9c 	.word	0x20012d9c
 8001378:	40000400 	.word	0x40000400

0800137c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b08e      	sub	sp, #56	@ 0x38
 8001380:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001382:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001386:	2200      	movs	r2, #0
 8001388:	601a      	str	r2, [r3, #0]
 800138a:	605a      	str	r2, [r3, #4]
 800138c:	609a      	str	r2, [r3, #8]
 800138e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001390:	f107 031c 	add.w	r3, r7, #28
 8001394:	2200      	movs	r2, #0
 8001396:	601a      	str	r2, [r3, #0]
 8001398:	605a      	str	r2, [r3, #4]
 800139a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800139c:	463b      	mov	r3, r7
 800139e:	2200      	movs	r2, #0
 80013a0:	601a      	str	r2, [r3, #0]
 80013a2:	605a      	str	r2, [r3, #4]
 80013a4:	609a      	str	r2, [r3, #8]
 80013a6:	60da      	str	r2, [r3, #12]
 80013a8:	611a      	str	r2, [r3, #16]
 80013aa:	615a      	str	r2, [r3, #20]
 80013ac:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80013ae:	4b2d      	ldr	r3, [pc, #180]	@ (8001464 <MX_TIM5_Init+0xe8>)
 80013b0:	4a2d      	ldr	r2, [pc, #180]	@ (8001468 <MX_TIM5_Init+0xec>)
 80013b2:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80013b4:	4b2b      	ldr	r3, [pc, #172]	@ (8001464 <MX_TIM5_Init+0xe8>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013ba:	4b2a      	ldr	r3, [pc, #168]	@ (8001464 <MX_TIM5_Init+0xe8>)
 80013bc:	2200      	movs	r2, #0
 80013be:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80013c0:	4b28      	ldr	r3, [pc, #160]	@ (8001464 <MX_TIM5_Init+0xe8>)
 80013c2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80013c6:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013c8:	4b26      	ldr	r3, [pc, #152]	@ (8001464 <MX_TIM5_Init+0xe8>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013ce:	4b25      	ldr	r3, [pc, #148]	@ (8001464 <MX_TIM5_Init+0xe8>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80013d4:	4823      	ldr	r0, [pc, #140]	@ (8001464 <MX_TIM5_Init+0xe8>)
 80013d6:	f00d fb62 	bl	800ea9e <HAL_TIM_Base_Init>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d001      	beq.n	80013e4 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 80013e0:	f000 fc08 	bl	8001bf4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80013ea:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80013ee:	4619      	mov	r1, r3
 80013f0:	481c      	ldr	r0, [pc, #112]	@ (8001464 <MX_TIM5_Init+0xe8>)
 80013f2:	f00d fe95 	bl	800f120 <HAL_TIM_ConfigClockSource>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d001      	beq.n	8001400 <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 80013fc:	f000 fbfa 	bl	8001bf4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001400:	4818      	ldr	r0, [pc, #96]	@ (8001464 <MX_TIM5_Init+0xe8>)
 8001402:	f00d fc1b 	bl	800ec3c <HAL_TIM_PWM_Init>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d001      	beq.n	8001410 <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 800140c:	f000 fbf2 	bl	8001bf4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001410:	2300      	movs	r3, #0
 8001412:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001414:	2300      	movs	r3, #0
 8001416:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001418:	f107 031c 	add.w	r3, r7, #28
 800141c:	4619      	mov	r1, r3
 800141e:	4811      	ldr	r0, [pc, #68]	@ (8001464 <MX_TIM5_Init+0xe8>)
 8001420:	f00e fb0e 	bl	800fa40 <HAL_TIMEx_MasterConfigSynchronization>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d001      	beq.n	800142e <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 800142a:	f000 fbe3 	bl	8001bf4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800142e:	2360      	movs	r3, #96	@ 0x60
 8001430:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001432:	2300      	movs	r3, #0
 8001434:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001436:	2300      	movs	r3, #0
 8001438:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800143a:	2300      	movs	r3, #0
 800143c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800143e:	463b      	mov	r3, r7
 8001440:	220c      	movs	r2, #12
 8001442:	4619      	mov	r1, r3
 8001444:	4807      	ldr	r0, [pc, #28]	@ (8001464 <MX_TIM5_Init+0xe8>)
 8001446:	f00d fd57 	bl	800eef8 <HAL_TIM_PWM_ConfigChannel>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d001      	beq.n	8001454 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 8001450:	f000 fbd0 	bl	8001bf4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001454:	4803      	ldr	r0, [pc, #12]	@ (8001464 <MX_TIM5_Init+0xe8>)
 8001456:	f001 fa11 	bl	800287c <HAL_TIM_MspPostInit>

}
 800145a:	bf00      	nop
 800145c:	3738      	adds	r7, #56	@ 0x38
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	20012de8 	.word	0x20012de8
 8001468:	40000c00 	.word	0x40000c00

0800146c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b088      	sub	sp, #32
 8001470:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001472:	f107 0310 	add.w	r3, r7, #16
 8001476:	2200      	movs	r2, #0
 8001478:	601a      	str	r2, [r3, #0]
 800147a:	605a      	str	r2, [r3, #4]
 800147c:	609a      	str	r2, [r3, #8]
 800147e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001480:	1d3b      	adds	r3, r7, #4
 8001482:	2200      	movs	r2, #0
 8001484:	601a      	str	r2, [r3, #0]
 8001486:	605a      	str	r2, [r3, #4]
 8001488:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800148a:	4b20      	ldr	r3, [pc, #128]	@ (800150c <MX_TIM8_Init+0xa0>)
 800148c:	4a20      	ldr	r2, [pc, #128]	@ (8001510 <MX_TIM8_Init+0xa4>)
 800148e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001490:	4b1e      	ldr	r3, [pc, #120]	@ (800150c <MX_TIM8_Init+0xa0>)
 8001492:	2200      	movs	r2, #0
 8001494:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001496:	4b1d      	ldr	r3, [pc, #116]	@ (800150c <MX_TIM8_Init+0xa0>)
 8001498:	2200      	movs	r2, #0
 800149a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 800149c:	4b1b      	ldr	r3, [pc, #108]	@ (800150c <MX_TIM8_Init+0xa0>)
 800149e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80014a2:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014a4:	4b19      	ldr	r3, [pc, #100]	@ (800150c <MX_TIM8_Init+0xa0>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80014aa:	4b18      	ldr	r3, [pc, #96]	@ (800150c <MX_TIM8_Init+0xa0>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014b0:	4b16      	ldr	r3, [pc, #88]	@ (800150c <MX_TIM8_Init+0xa0>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80014b6:	4815      	ldr	r0, [pc, #84]	@ (800150c <MX_TIM8_Init+0xa0>)
 80014b8:	f00d faf1 	bl	800ea9e <HAL_TIM_Base_Init>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d001      	beq.n	80014c6 <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 80014c2:	f000 fb97 	bl	8001bf4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014c6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014ca:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80014cc:	f107 0310 	add.w	r3, r7, #16
 80014d0:	4619      	mov	r1, r3
 80014d2:	480e      	ldr	r0, [pc, #56]	@ (800150c <MX_TIM8_Init+0xa0>)
 80014d4:	f00d fe24 	bl	800f120 <HAL_TIM_ConfigClockSource>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 80014de:	f000 fb89 	bl	8001bf4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014e2:	2300      	movs	r3, #0
 80014e4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80014e6:	2300      	movs	r3, #0
 80014e8:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014ea:	2300      	movs	r3, #0
 80014ec:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80014ee:	1d3b      	adds	r3, r7, #4
 80014f0:	4619      	mov	r1, r3
 80014f2:	4806      	ldr	r0, [pc, #24]	@ (800150c <MX_TIM8_Init+0xa0>)
 80014f4:	f00e faa4 	bl	800fa40 <HAL_TIMEx_MasterConfigSynchronization>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d001      	beq.n	8001502 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 80014fe:	f000 fb79 	bl	8001bf4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001502:	bf00      	nop
 8001504:	3720      	adds	r7, #32
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	20012e34 	.word	0x20012e34
 8001510:	40010400 	.word	0x40010400

08001514 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b088      	sub	sp, #32
 8001518:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800151a:	1d3b      	adds	r3, r7, #4
 800151c:	2200      	movs	r2, #0
 800151e:	601a      	str	r2, [r3, #0]
 8001520:	605a      	str	r2, [r3, #4]
 8001522:	609a      	str	r2, [r3, #8]
 8001524:	60da      	str	r2, [r3, #12]
 8001526:	611a      	str	r2, [r3, #16]
 8001528:	615a      	str	r2, [r3, #20]
 800152a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 800152c:	4b1a      	ldr	r3, [pc, #104]	@ (8001598 <MX_TIM12_Init+0x84>)
 800152e:	4a1b      	ldr	r2, [pc, #108]	@ (800159c <MX_TIM12_Init+0x88>)
 8001530:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 8001532:	4b19      	ldr	r3, [pc, #100]	@ (8001598 <MX_TIM12_Init+0x84>)
 8001534:	2200      	movs	r2, #0
 8001536:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001538:	4b17      	ldr	r3, [pc, #92]	@ (8001598 <MX_TIM12_Init+0x84>)
 800153a:	2200      	movs	r2, #0
 800153c:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 800153e:	4b16      	ldr	r3, [pc, #88]	@ (8001598 <MX_TIM12_Init+0x84>)
 8001540:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001544:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001546:	4b14      	ldr	r3, [pc, #80]	@ (8001598 <MX_TIM12_Init+0x84>)
 8001548:	2200      	movs	r2, #0
 800154a:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800154c:	4b12      	ldr	r3, [pc, #72]	@ (8001598 <MX_TIM12_Init+0x84>)
 800154e:	2200      	movs	r2, #0
 8001550:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8001552:	4811      	ldr	r0, [pc, #68]	@ (8001598 <MX_TIM12_Init+0x84>)
 8001554:	f00d fb72 	bl	800ec3c <HAL_TIM_PWM_Init>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 800155e:	f000 fb49 	bl	8001bf4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001562:	2360      	movs	r3, #96	@ 0x60
 8001564:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001566:	2300      	movs	r3, #0
 8001568:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800156a:	2300      	movs	r3, #0
 800156c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800156e:	2300      	movs	r3, #0
 8001570:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001572:	1d3b      	adds	r3, r7, #4
 8001574:	2200      	movs	r2, #0
 8001576:	4619      	mov	r1, r3
 8001578:	4807      	ldr	r0, [pc, #28]	@ (8001598 <MX_TIM12_Init+0x84>)
 800157a:	f00d fcbd 	bl	800eef8 <HAL_TIM_PWM_ConfigChannel>
 800157e:	4603      	mov	r3, r0
 8001580:	2b00      	cmp	r3, #0
 8001582:	d001      	beq.n	8001588 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 8001584:	f000 fb36 	bl	8001bf4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8001588:	4803      	ldr	r0, [pc, #12]	@ (8001598 <MX_TIM12_Init+0x84>)
 800158a:	f001 f977 	bl	800287c <HAL_TIM_MspPostInit>

}
 800158e:	bf00      	nop
 8001590:	3720      	adds	r7, #32
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	20012e80 	.word	0x20012e80
 800159c:	40001800 	.word	0x40001800

080015a0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80015a4:	4b14      	ldr	r3, [pc, #80]	@ (80015f8 <MX_USART1_UART_Init+0x58>)
 80015a6:	4a15      	ldr	r2, [pc, #84]	@ (80015fc <MX_USART1_UART_Init+0x5c>)
 80015a8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80015aa:	4b13      	ldr	r3, [pc, #76]	@ (80015f8 <MX_USART1_UART_Init+0x58>)
 80015ac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80015b0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80015b2:	4b11      	ldr	r3, [pc, #68]	@ (80015f8 <MX_USART1_UART_Init+0x58>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80015b8:	4b0f      	ldr	r3, [pc, #60]	@ (80015f8 <MX_USART1_UART_Init+0x58>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80015be:	4b0e      	ldr	r3, [pc, #56]	@ (80015f8 <MX_USART1_UART_Init+0x58>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80015c4:	4b0c      	ldr	r3, [pc, #48]	@ (80015f8 <MX_USART1_UART_Init+0x58>)
 80015c6:	220c      	movs	r2, #12
 80015c8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015ca:	4b0b      	ldr	r3, [pc, #44]	@ (80015f8 <MX_USART1_UART_Init+0x58>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80015d0:	4b09      	ldr	r3, [pc, #36]	@ (80015f8 <MX_USART1_UART_Init+0x58>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015d6:	4b08      	ldr	r3, [pc, #32]	@ (80015f8 <MX_USART1_UART_Init+0x58>)
 80015d8:	2200      	movs	r2, #0
 80015da:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015dc:	4b06      	ldr	r3, [pc, #24]	@ (80015f8 <MX_USART1_UART_Init+0x58>)
 80015de:	2200      	movs	r2, #0
 80015e0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80015e2:	4805      	ldr	r0, [pc, #20]	@ (80015f8 <MX_USART1_UART_Init+0x58>)
 80015e4:	f00e fb56 	bl	800fc94 <HAL_UART_Init>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d001      	beq.n	80015f2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80015ee:	f000 fb01 	bl	8001bf4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80015f2:	bf00      	nop
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	20012ecc 	.word	0x20012ecc
 80015fc:	40011000 	.word	0x40011000

08001600 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001604:	4b14      	ldr	r3, [pc, #80]	@ (8001658 <MX_USART6_UART_Init+0x58>)
 8001606:	4a15      	ldr	r2, [pc, #84]	@ (800165c <MX_USART6_UART_Init+0x5c>)
 8001608:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800160a:	4b13      	ldr	r3, [pc, #76]	@ (8001658 <MX_USART6_UART_Init+0x58>)
 800160c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001610:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001612:	4b11      	ldr	r3, [pc, #68]	@ (8001658 <MX_USART6_UART_Init+0x58>)
 8001614:	2200      	movs	r2, #0
 8001616:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001618:	4b0f      	ldr	r3, [pc, #60]	@ (8001658 <MX_USART6_UART_Init+0x58>)
 800161a:	2200      	movs	r2, #0
 800161c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800161e:	4b0e      	ldr	r3, [pc, #56]	@ (8001658 <MX_USART6_UART_Init+0x58>)
 8001620:	2200      	movs	r2, #0
 8001622:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001624:	4b0c      	ldr	r3, [pc, #48]	@ (8001658 <MX_USART6_UART_Init+0x58>)
 8001626:	220c      	movs	r2, #12
 8001628:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800162a:	4b0b      	ldr	r3, [pc, #44]	@ (8001658 <MX_USART6_UART_Init+0x58>)
 800162c:	2200      	movs	r2, #0
 800162e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001630:	4b09      	ldr	r3, [pc, #36]	@ (8001658 <MX_USART6_UART_Init+0x58>)
 8001632:	2200      	movs	r2, #0
 8001634:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001636:	4b08      	ldr	r3, [pc, #32]	@ (8001658 <MX_USART6_UART_Init+0x58>)
 8001638:	2200      	movs	r2, #0
 800163a:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800163c:	4b06      	ldr	r3, [pc, #24]	@ (8001658 <MX_USART6_UART_Init+0x58>)
 800163e:	2200      	movs	r2, #0
 8001640:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001642:	4805      	ldr	r0, [pc, #20]	@ (8001658 <MX_USART6_UART_Init+0x58>)
 8001644:	f00e fb26 	bl	800fc94 <HAL_UART_Init>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d001      	beq.n	8001652 <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 800164e:	f000 fad1 	bl	8001bf4 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001652:	bf00      	nop
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	20012f54 	.word	0x20012f54
 800165c:	40011400 	.word	0x40011400

08001660 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001666:	4b10      	ldr	r3, [pc, #64]	@ (80016a8 <MX_DMA_Init+0x48>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800166a:	4a0f      	ldr	r2, [pc, #60]	@ (80016a8 <MX_DMA_Init+0x48>)
 800166c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001670:	6313      	str	r3, [r2, #48]	@ 0x30
 8001672:	4b0d      	ldr	r3, [pc, #52]	@ (80016a8 <MX_DMA_Init+0x48>)
 8001674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001676:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800167a:	607b      	str	r3, [r7, #4]
 800167c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 5, 0);
 800167e:	2200      	movs	r2, #0
 8001680:	2105      	movs	r1, #5
 8001682:	203c      	movs	r0, #60	@ 0x3c
 8001684:	f004 fa32 	bl	8005aec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8001688:	203c      	movs	r0, #60	@ 0x3c
 800168a:	f004 fa4b 	bl	8005b24 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 800168e:	2200      	movs	r2, #0
 8001690:	2105      	movs	r1, #5
 8001692:	2045      	movs	r0, #69	@ 0x45
 8001694:	f004 fa2a 	bl	8005aec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001698:	2045      	movs	r0, #69	@ 0x45
 800169a:	f004 fa43 	bl	8005b24 <HAL_NVIC_EnableIRQ>

}
 800169e:	bf00      	nop
 80016a0:	3708      	adds	r7, #8
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	40023800 	.word	0x40023800

080016ac <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b088      	sub	sp, #32
 80016b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 80016b2:	1d3b      	adds	r3, r7, #4
 80016b4:	2200      	movs	r2, #0
 80016b6:	601a      	str	r2, [r3, #0]
 80016b8:	605a      	str	r2, [r3, #4]
 80016ba:	609a      	str	r2, [r3, #8]
 80016bc:	60da      	str	r2, [r3, #12]
 80016be:	611a      	str	r2, [r3, #16]
 80016c0:	615a      	str	r2, [r3, #20]
 80016c2:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 80016c4:	4b1f      	ldr	r3, [pc, #124]	@ (8001744 <MX_FMC_Init+0x98>)
 80016c6:	4a20      	ldr	r2, [pc, #128]	@ (8001748 <MX_FMC_Init+0x9c>)
 80016c8:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 80016ca:	4b1e      	ldr	r3, [pc, #120]	@ (8001744 <MX_FMC_Init+0x98>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80016d0:	4b1c      	ldr	r3, [pc, #112]	@ (8001744 <MX_FMC_Init+0x98>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 80016d6:	4b1b      	ldr	r3, [pc, #108]	@ (8001744 <MX_FMC_Init+0x98>)
 80016d8:	2204      	movs	r2, #4
 80016da:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 80016dc:	4b19      	ldr	r3, [pc, #100]	@ (8001744 <MX_FMC_Init+0x98>)
 80016de:	2210      	movs	r2, #16
 80016e0:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80016e2:	4b18      	ldr	r3, [pc, #96]	@ (8001744 <MX_FMC_Init+0x98>)
 80016e4:	2240      	movs	r2, #64	@ 0x40
 80016e6:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 80016e8:	4b16      	ldr	r3, [pc, #88]	@ (8001744 <MX_FMC_Init+0x98>)
 80016ea:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80016ee:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80016f0:	4b14      	ldr	r3, [pc, #80]	@ (8001744 <MX_FMC_Init+0x98>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 80016f6:	4b13      	ldr	r3, [pc, #76]	@ (8001744 <MX_FMC_Init+0x98>)
 80016f8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80016fc:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 80016fe:	4b11      	ldr	r3, [pc, #68]	@ (8001744 <MX_FMC_Init+0x98>)
 8001700:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001704:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8001706:	4b0f      	ldr	r3, [pc, #60]	@ (8001744 <MX_FMC_Init+0x98>)
 8001708:	2200      	movs	r2, #0
 800170a:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 800170c:	2302      	movs	r3, #2
 800170e:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8001710:	2307      	movs	r3, #7
 8001712:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8001714:	2304      	movs	r3, #4
 8001716:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8001718:	2307      	movs	r3, #7
 800171a:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 800171c:	2303      	movs	r3, #3
 800171e:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8001720:	2302      	movs	r3, #2
 8001722:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8001724:	2302      	movs	r3, #2
 8001726:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8001728:	1d3b      	adds	r3, r7, #4
 800172a:	4619      	mov	r1, r3
 800172c:	4805      	ldr	r0, [pc, #20]	@ (8001744 <MX_FMC_Init+0x98>)
 800172e:	f00d f87a 	bl	800e826 <HAL_SDRAM_Init>
 8001732:	4603      	mov	r3, r0
 8001734:	2b00      	cmp	r3, #0
 8001736:	d001      	beq.n	800173c <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8001738:	f000 fa5c 	bl	8001bf4 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 800173c:	bf00      	nop
 800173e:	3720      	adds	r7, #32
 8001740:	46bd      	mov	sp, r7
 8001742:	bd80      	pop	{r7, pc}
 8001744:	20012fdc 	.word	0x20012fdc
 8001748:	a0000140 	.word	0xa0000140

0800174c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b090      	sub	sp, #64	@ 0x40
 8001750:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001752:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001756:	2200      	movs	r2, #0
 8001758:	601a      	str	r2, [r3, #0]
 800175a:	605a      	str	r2, [r3, #4]
 800175c:	609a      	str	r2, [r3, #8]
 800175e:	60da      	str	r2, [r3, #12]
 8001760:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001762:	4bb0      	ldr	r3, [pc, #704]	@ (8001a24 <MX_GPIO_Init+0x2d8>)
 8001764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001766:	4aaf      	ldr	r2, [pc, #700]	@ (8001a24 <MX_GPIO_Init+0x2d8>)
 8001768:	f043 0310 	orr.w	r3, r3, #16
 800176c:	6313      	str	r3, [r2, #48]	@ 0x30
 800176e:	4bad      	ldr	r3, [pc, #692]	@ (8001a24 <MX_GPIO_Init+0x2d8>)
 8001770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001772:	f003 0310 	and.w	r3, r3, #16
 8001776:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001778:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800177a:	4baa      	ldr	r3, [pc, #680]	@ (8001a24 <MX_GPIO_Init+0x2d8>)
 800177c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800177e:	4aa9      	ldr	r2, [pc, #676]	@ (8001a24 <MX_GPIO_Init+0x2d8>)
 8001780:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001784:	6313      	str	r3, [r2, #48]	@ 0x30
 8001786:	4ba7      	ldr	r3, [pc, #668]	@ (8001a24 <MX_GPIO_Init+0x2d8>)
 8001788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800178a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800178e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001792:	4ba4      	ldr	r3, [pc, #656]	@ (8001a24 <MX_GPIO_Init+0x2d8>)
 8001794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001796:	4aa3      	ldr	r2, [pc, #652]	@ (8001a24 <MX_GPIO_Init+0x2d8>)
 8001798:	f043 0302 	orr.w	r3, r3, #2
 800179c:	6313      	str	r3, [r2, #48]	@ 0x30
 800179e:	4ba1      	ldr	r3, [pc, #644]	@ (8001a24 <MX_GPIO_Init+0x2d8>)
 80017a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017a2:	f003 0302 	and.w	r3, r3, #2
 80017a6:	623b      	str	r3, [r7, #32]
 80017a8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017aa:	4b9e      	ldr	r3, [pc, #632]	@ (8001a24 <MX_GPIO_Init+0x2d8>)
 80017ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ae:	4a9d      	ldr	r2, [pc, #628]	@ (8001a24 <MX_GPIO_Init+0x2d8>)
 80017b0:	f043 0308 	orr.w	r3, r3, #8
 80017b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80017b6:	4b9b      	ldr	r3, [pc, #620]	@ (8001a24 <MX_GPIO_Init+0x2d8>)
 80017b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ba:	f003 0308 	and.w	r3, r3, #8
 80017be:	61fb      	str	r3, [r7, #28]
 80017c0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017c2:	4b98      	ldr	r3, [pc, #608]	@ (8001a24 <MX_GPIO_Init+0x2d8>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017c6:	4a97      	ldr	r2, [pc, #604]	@ (8001a24 <MX_GPIO_Init+0x2d8>)
 80017c8:	f043 0304 	orr.w	r3, r3, #4
 80017cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80017ce:	4b95      	ldr	r3, [pc, #596]	@ (8001a24 <MX_GPIO_Init+0x2d8>)
 80017d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d2:	f003 0304 	and.w	r3, r3, #4
 80017d6:	61bb      	str	r3, [r7, #24]
 80017d8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017da:	4b92      	ldr	r3, [pc, #584]	@ (8001a24 <MX_GPIO_Init+0x2d8>)
 80017dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017de:	4a91      	ldr	r2, [pc, #580]	@ (8001a24 <MX_GPIO_Init+0x2d8>)
 80017e0:	f043 0301 	orr.w	r3, r3, #1
 80017e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80017e6:	4b8f      	ldr	r3, [pc, #572]	@ (8001a24 <MX_GPIO_Init+0x2d8>)
 80017e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ea:	f003 0301 	and.w	r3, r3, #1
 80017ee:	617b      	str	r3, [r7, #20]
 80017f0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 80017f2:	4b8c      	ldr	r3, [pc, #560]	@ (8001a24 <MX_GPIO_Init+0x2d8>)
 80017f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017f6:	4a8b      	ldr	r2, [pc, #556]	@ (8001a24 <MX_GPIO_Init+0x2d8>)
 80017f8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80017fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80017fe:	4b89      	ldr	r3, [pc, #548]	@ (8001a24 <MX_GPIO_Init+0x2d8>)
 8001800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001802:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001806:	613b      	str	r3, [r7, #16]
 8001808:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800180a:	4b86      	ldr	r3, [pc, #536]	@ (8001a24 <MX_GPIO_Init+0x2d8>)
 800180c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800180e:	4a85      	ldr	r2, [pc, #532]	@ (8001a24 <MX_GPIO_Init+0x2d8>)
 8001810:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001814:	6313      	str	r3, [r2, #48]	@ 0x30
 8001816:	4b83      	ldr	r3, [pc, #524]	@ (8001a24 <MX_GPIO_Init+0x2d8>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800181a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800181e:	60fb      	str	r3, [r7, #12]
 8001820:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8001822:	4b80      	ldr	r3, [pc, #512]	@ (8001a24 <MX_GPIO_Init+0x2d8>)
 8001824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001826:	4a7f      	ldr	r2, [pc, #508]	@ (8001a24 <MX_GPIO_Init+0x2d8>)
 8001828:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800182c:	6313      	str	r3, [r2, #48]	@ 0x30
 800182e:	4b7d      	ldr	r3, [pc, #500]	@ (8001a24 <MX_GPIO_Init+0x2d8>)
 8001830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001832:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001836:	60bb      	str	r3, [r7, #8]
 8001838:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800183a:	4b7a      	ldr	r3, [pc, #488]	@ (8001a24 <MX_GPIO_Init+0x2d8>)
 800183c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800183e:	4a79      	ldr	r2, [pc, #484]	@ (8001a24 <MX_GPIO_Init+0x2d8>)
 8001840:	f043 0320 	orr.w	r3, r3, #32
 8001844:	6313      	str	r3, [r2, #48]	@ 0x30
 8001846:	4b77      	ldr	r3, [pc, #476]	@ (8001a24 <MX_GPIO_Init+0x2d8>)
 8001848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800184a:	f003 0320 	and.w	r3, r3, #32
 800184e:	607b      	str	r3, [r7, #4]
 8001850:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001852:	4b74      	ldr	r3, [pc, #464]	@ (8001a24 <MX_GPIO_Init+0x2d8>)
 8001854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001856:	4a73      	ldr	r2, [pc, #460]	@ (8001a24 <MX_GPIO_Init+0x2d8>)
 8001858:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800185c:	6313      	str	r3, [r2, #48]	@ 0x30
 800185e:	4b71      	ldr	r3, [pc, #452]	@ (8001a24 <MX_GPIO_Init+0x2d8>)
 8001860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001862:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001866:	603b      	str	r3, [r7, #0]
 8001868:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800186a:	2201      	movs	r2, #1
 800186c:	2120      	movs	r1, #32
 800186e:	486e      	ldr	r0, [pc, #440]	@ (8001a28 <MX_GPIO_Init+0x2dc>)
 8001870:	f005 ff36 	bl	80076e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin, GPIO_PIN_RESET);
 8001874:	2200      	movs	r2, #0
 8001876:	210c      	movs	r1, #12
 8001878:	486c      	ldr	r0, [pc, #432]	@ (8001a2c <MX_GPIO_Init+0x2e0>)
 800187a:	f005 ff31 	bl	80076e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 800187e:	2201      	movs	r2, #1
 8001880:	2108      	movs	r1, #8
 8001882:	486b      	ldr	r0, [pc, #428]	@ (8001a30 <MX_GPIO_Init+0x2e4>)
 8001884:	f005 ff2c 	bl	80076e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 8001888:	2201      	movs	r2, #1
 800188a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800188e:	4867      	ldr	r0, [pc, #412]	@ (8001a2c <MX_GPIO_Init+0x2e0>)
 8001890:	f005 ff26 	bl	80076e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 8001894:	2200      	movs	r2, #0
 8001896:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800189a:	4866      	ldr	r0, [pc, #408]	@ (8001a34 <MX_GPIO_Init+0x2e8>)
 800189c:	f005 ff20 	bl	80076e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 80018a0:	2200      	movs	r2, #0
 80018a2:	21c8      	movs	r1, #200	@ 0xc8
 80018a4:	4864      	ldr	r0, [pc, #400]	@ (8001a38 <MX_GPIO_Init+0x2ec>)
 80018a6:	f005 ff1b 	bl	80076e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 80018aa:	2308      	movs	r3, #8
 80018ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018ae:	2300      	movs	r3, #0
 80018b0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b2:	2300      	movs	r3, #0
 80018b4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80018b6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80018ba:	4619      	mov	r1, r3
 80018bc:	485f      	ldr	r0, [pc, #380]	@ (8001a3c <MX_GPIO_Init+0x2f0>)
 80018be:	f005 fc3f 	bl	8007140 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin
                           ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 80018c2:	f643 4323 	movw	r3, #15395	@ 0x3c23
 80018c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018c8:	2302      	movs	r3, #2
 80018ca:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018cc:	2300      	movs	r3, #0
 80018ce:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018d0:	2303      	movs	r3, #3
 80018d2:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80018d4:	230a      	movs	r3, #10
 80018d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018d8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80018dc:	4619      	mov	r1, r3
 80018de:	4858      	ldr	r0, [pc, #352]	@ (8001a40 <MX_GPIO_Init+0x2f4>)
 80018e0:	f005 fc2e 	bl	8007140 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 80018e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018ea:	2300      	movs	r3, #0
 80018ec:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ee:	2300      	movs	r3, #0
 80018f0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 80018f2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80018f6:	4619      	mov	r1, r3
 80018f8:	4852      	ldr	r0, [pc, #328]	@ (8001a44 <MX_GPIO_Init+0x2f8>)
 80018fa:	f005 fc21 	bl	8007140 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 80018fe:	2340      	movs	r3, #64	@ 0x40
 8001900:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001902:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001906:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001908:	2300      	movs	r3, #0
 800190a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 800190c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001910:	4619      	mov	r1, r3
 8001912:	4845      	ldr	r0, [pc, #276]	@ (8001a28 <MX_GPIO_Init+0x2dc>)
 8001914:	f005 fc14 	bl	8007140 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001918:	2320      	movs	r3, #32
 800191a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800191c:	2301      	movs	r3, #1
 800191e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001920:	2300      	movs	r3, #0
 8001922:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001924:	2300      	movs	r3, #0
 8001926:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001928:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800192c:	4619      	mov	r1, r3
 800192e:	483e      	ldr	r0, [pc, #248]	@ (8001a28 <MX_GPIO_Init+0x2dc>)
 8001930:	f005 fc06 	bl	8007140 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin LCD_DISP_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|LCD_DISP_Pin;
 8001934:	f241 030c 	movw	r3, #4108	@ 0x100c
 8001938:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800193a:	2301      	movs	r3, #1
 800193c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193e:	2300      	movs	r3, #0
 8001940:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001942:	2300      	movs	r3, #0
 8001944:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001946:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800194a:	4619      	mov	r1, r3
 800194c:	4837      	ldr	r0, [pc, #220]	@ (8001a2c <MX_GPIO_Init+0x2e0>)
 800194e:	f005 fbf7 	bl	8007140 <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8001952:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001956:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001958:	2300      	movs	r3, #0
 800195a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195c:	2300      	movs	r3, #0
 800195e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8001960:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001964:	4619      	mov	r1, r3
 8001966:	4838      	ldr	r0, [pc, #224]	@ (8001a48 <MX_GPIO_Init+0x2fc>)
 8001968:	f005 fbea 	bl	8007140 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 800196c:	2308      	movs	r3, #8
 800196e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001970:	2301      	movs	r3, #1
 8001972:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001974:	2300      	movs	r3, #0
 8001976:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001978:	2300      	movs	r3, #0
 800197a:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 800197c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001980:	4619      	mov	r1, r3
 8001982:	482b      	ldr	r0, [pc, #172]	@ (8001a30 <MX_GPIO_Init+0x2e4>)
 8001984:	f005 fbdc 	bl	8007140 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001988:	2310      	movs	r3, #16
 800198a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800198c:	2300      	movs	r3, #0
 800198e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001990:	2300      	movs	r3, #0
 8001992:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001994:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001998:	4619      	mov	r1, r3
 800199a:	4823      	ldr	r0, [pc, #140]	@ (8001a28 <MX_GPIO_Init+0x2dc>)
 800199c:	f005 fbd0 	bl	8007140 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 80019a0:	f248 0304 	movw	r3, #32772	@ 0x8004
 80019a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019a6:	2300      	movs	r3, #0
 80019a8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019aa:	2300      	movs	r3, #0
 80019ac:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80019ae:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019b2:	4619      	mov	r1, r3
 80019b4:	481f      	ldr	r0, [pc, #124]	@ (8001a34 <MX_GPIO_Init+0x2e8>)
 80019b6:	f005 fbc3 	bl	8007140 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_PWR_EN_Pin */
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 80019ba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80019be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019c0:	2301      	movs	r3, #1
 80019c2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c4:	2300      	movs	r3, #0
 80019c6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019c8:	2300      	movs	r3, #0
 80019ca:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 80019cc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019d0:	4619      	mov	r1, r3
 80019d2:	4818      	ldr	r0, [pc, #96]	@ (8001a34 <MX_GPIO_Init+0x2e8>)
 80019d4:	f005 fbb4 	bl	8007140 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 80019d8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80019dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80019de:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80019e2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e4:	2300      	movs	r3, #0
 80019e6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 80019e8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019ec:	4619      	mov	r1, r3
 80019ee:	480f      	ldr	r0, [pc, #60]	@ (8001a2c <MX_GPIO_Init+0x2e0>)
 80019f0:	f005 fba6 	bl	8007140 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 80019f4:	2310      	movs	r3, #16
 80019f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019f8:	2302      	movs	r3, #2
 80019fa:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fc:	2300      	movs	r3, #0
 80019fe:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a00:	2303      	movs	r3, #3
 8001a02:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001a04:	230a      	movs	r3, #10
 8001a06:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8001a08:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	4809      	ldr	r0, [pc, #36]	@ (8001a34 <MX_GPIO_Init+0x2e8>)
 8001a10:	f005 fb96 	bl	8007140 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 8001a14:	23c8      	movs	r3, #200	@ 0xc8
 8001a16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8001a20:	e014      	b.n	8001a4c <MX_GPIO_Init+0x300>
 8001a22:	bf00      	nop
 8001a24:	40023800 	.word	0x40023800
 8001a28:	40020c00 	.word	0x40020c00
 8001a2c:	40022000 	.word	0x40022000
 8001a30:	40022800 	.word	0x40022800
 8001a34:	40021c00 	.word	0x40021c00
 8001a38:	40021800 	.word	0x40021800
 8001a3c:	40021000 	.word	0x40021000
 8001a40:	40020400 	.word	0x40020400
 8001a44:	40022400 	.word	0x40022400
 8001a48:	40020800 	.word	0x40020800
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001a50:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a54:	4619      	mov	r1, r3
 8001a56:	4819      	ldr	r0, [pc, #100]	@ (8001abc <MX_GPIO_Init+0x370>)
 8001a58:	f005 fb72 	bl	8007140 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8001a5c:	2305      	movs	r3, #5
 8001a5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a60:	2302      	movs	r3, #2
 8001a62:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a64:	2300      	movs	r3, #0
 8001a66:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a68:	2303      	movs	r3, #3
 8001a6a:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001a6c:	230a      	movs	r3, #10
 8001a6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a70:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a74:	4619      	mov	r1, r3
 8001a76:	4812      	ldr	r0, [pc, #72]	@ (8001ac0 <MX_GPIO_Init+0x374>)
 8001a78:	f005 fb62 	bl	8007140 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_RXER_Pin */
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 8001a7c:	2304      	movs	r3, #4
 8001a7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a80:	2300      	movs	r3, #0
 8001a82:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a84:	2300      	movs	r3, #0
 8001a86:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 8001a88:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a8c:	4619      	mov	r1, r3
 8001a8e:	480b      	ldr	r0, [pc, #44]	@ (8001abc <MX_GPIO_Init+0x370>)
 8001a90:	f005 fb56 	bl	8007140 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8001a94:	2328      	movs	r3, #40	@ 0x28
 8001a96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a98:	2302      	movs	r3, #2
 8001a9a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aa0:	2303      	movs	r3, #3
 8001aa2:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001aa4:	230a      	movs	r3, #10
 8001aa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aa8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001aac:	4619      	mov	r1, r3
 8001aae:	4805      	ldr	r0, [pc, #20]	@ (8001ac4 <MX_GPIO_Init+0x378>)
 8001ab0:	f005 fb46 	bl	8007140 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001ab4:	bf00      	nop
 8001ab6:	3740      	adds	r7, #64	@ 0x40
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	40021800 	.word	0x40021800
 8001ac0:	40020800 	.word	0x40020800
 8001ac4:	40020000 	.word	0x40020000

08001ac8 <BSP_AUDIO_IN_TransferComplete_CallBack>:

/* USER CODE BEGIN 4 */
void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b082      	sub	sp, #8
 8001acc:	af00      	add	r7, sp, #0
    // 1. Increment Debug Counter
    RxCallbackCount++;
 8001ace:	4b10      	ldr	r3, [pc, #64]	@ (8001b10 <BSP_AUDIO_IN_TransferComplete_CallBack+0x48>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	3301      	adds	r3, #1
 8001ad4:	4a0e      	ldr	r2, [pc, #56]	@ (8001b10 <BSP_AUDIO_IN_TransferComplete_CallBack+0x48>)
 8001ad6:	6013      	str	r3, [r2, #0]

    // 2. Copy Input Buffer to Output Buffer (Loopback)
    // We iterate through the buffer and copy values.
    // Note: You can add simple processing here (volume, filtering) if you want.
    for (int i = 0; i < AUDIO_BUFFER_SIZE; i++)
 8001ad8:	2300      	movs	r3, #0
 8001ada:	607b      	str	r3, [r7, #4]
 8001adc:	e00a      	b.n	8001af4 <BSP_AUDIO_IN_TransferComplete_CallBack+0x2c>
    {
        TxBuffer[i] = RxBuffer[i];
 8001ade:	4a0d      	ldr	r2, [pc, #52]	@ (8001b14 <BSP_AUDIO_IN_TransferComplete_CallBack+0x4c>)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 8001ae6:	4a0c      	ldr	r2, [pc, #48]	@ (8001b18 <BSP_AUDIO_IN_TransferComplete_CallBack+0x50>)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < AUDIO_BUFFER_SIZE; i++)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	3301      	adds	r3, #1
 8001af2:	607b      	str	r3, [r7, #4]
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001afa:	dbf0      	blt.n	8001ade <BSP_AUDIO_IN_TransferComplete_CallBack+0x16>

    // Note: BSP_AUDIO_OUT_Play is circular, so it automatically picks up
    // the new data in TxBuffer for the next transmission cycle.
    // ADD THIS LINE TEMPORARILY:
    // Force Flush Data Cache for TxBuffer from CPU -> RAM so DMA sees it.
    SCB_CleanDCache_by_Addr((uint32_t*)TxBuffer, AUDIO_BUFFER_SIZE * 2);
 8001afc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001b00:	4805      	ldr	r0, [pc, #20]	@ (8001b18 <BSP_AUDIO_IN_TransferComplete_CallBack+0x50>)
 8001b02:	f7fe fd4f 	bl	80005a4 <SCB_CleanDCache_by_Addr>
}
 8001b06:	bf00      	nop
 8001b08:	3708      	adds	r7, #8
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	20013014 	.word	0x20013014
 8001b14:	20010000 	.word	0x20010000
 8001b18:	20011000 	.word	0x20011000

08001b1c <BSP_AUDIO_OUT_TransferComplete_CallBack>:

// You might also need this callback if the Play function triggers it
void BSP_AUDIO_OUT_TransferComplete_CallBack(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
  // Usually nothing needed here for simple loopback,
  // but defining it prevents linker warnings if it's referenced.
}
 8001b20:	bf00      	nop
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr
	...

08001b2c <User_MPU_Config>:
/* USER CODE END 4 */

void User_MPU_Config(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b084      	sub	sp, #16
 8001b30:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001b32:	463b      	mov	r3, r7
 8001b34:	2200      	movs	r2, #0
 8001b36:	601a      	str	r2, [r3, #0]
 8001b38:	605a      	str	r2, [r3, #4]
 8001b3a:	609a      	str	r2, [r3, #8]
 8001b3c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001b3e:	f003 ffff 	bl	8005b40 <HAL_MPU_Disable>

  /* Region 0: Background Map - Allow FULL ACCESS by default */
  /* This prevents MemManage faults when accessing peripherals (like FMC/SDRAM) */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001b42:	2301      	movs	r3, #1
 8001b44:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001b46:	2300      	movs	r3, #0
 8001b48:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001b4e:	231f      	movs	r3, #31
 8001b50:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001b52:	2387      	movs	r3, #135	@ 0x87
 8001b54:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001b56:	2300      	movs	r3, #0
 8001b58:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS; // <--- CHANGED FROM NO_ACCESS
 8001b5a:	2303      	movs	r3, #3
 8001b5c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001b62:	2301      	movs	r3, #1
 8001b64:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001b66:	2300      	movs	r3, #0
 8001b68:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	73fb      	strb	r3, [r7, #15]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001b6e:	463b      	mov	r3, r7
 8001b70:	4618      	mov	r0, r3
 8001b72:	f004 f81d 	bl	8005bb0 <HAL_MPU_ConfigRegion>

  /* Region 1: SRAM1 (0x20010000) - 32KB - Normal, Non-Cacheable */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001b76:	2301      	movs	r3, #1
 8001b78:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x20010000;
 8001b7e:	4b0e      	ldr	r3, [pc, #56]	@ (8001bb8 <User_MPU_Config+0x8c>)
 8001b80:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32KB;
 8001b82:	230e      	movs	r3, #14
 8001b84:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x00;
 8001b86:	2300      	movs	r3, #0
 8001b88:	727b      	strb	r3, [r7, #9]

  // TEX=1, C=0, B=0 => Normal Memory, Non-Cacheable
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8001b8e:	2303      	movs	r3, #3
 8001b90:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8001b92:	2300      	movs	r3, #0
 8001b94:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001b96:	2301      	movs	r3, #1
 8001b98:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	73fb      	strb	r3, [r7, #15]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001ba2:	463b      	mov	r3, r7
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f004 f803 	bl	8005bb0 <HAL_MPU_ConfigRegion>

  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001baa:	2004      	movs	r0, #4
 8001bac:	f003 ffe0 	bl	8005b70 <HAL_MPU_Enable>
}
 8001bb0:	bf00      	nop
 8001bb2:	3710      	adds	r7, #16
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}
 8001bb8:	20010000 	.word	0x20010000

08001bbc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b082      	sub	sp, #8
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST */
  MX_USB_HOST_Init();
 8001bc4:	f015 fc86 	bl	80174d4 <MX_USB_HOST_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001bc8:	2001      	movs	r0, #1
 8001bca:	f013 f97b 	bl	8014ec4 <osDelay>
 8001bce:	e7fb      	b.n	8001bc8 <StartDefaultTask+0xc>

08001bd0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b082      	sub	sp, #8
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a04      	ldr	r2, [pc, #16]	@ (8001bf0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d101      	bne.n	8001be6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001be2:	f003 fbef 	bl	80053c4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001be6:	bf00      	nop
 8001be8:	3708      	adds	r7, #8
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	40001000 	.word	0x40001000

08001bf4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001bf8:	b672      	cpsid	i
}
 8001bfa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bfc:	bf00      	nop
 8001bfe:	e7fd      	b.n	8001bfc <Error_Handler+0x8>

08001c00 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001c06:	4b11      	ldr	r3, [pc, #68]	@ (8001c4c <HAL_MspInit+0x4c>)
 8001c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c0a:	4a10      	ldr	r2, [pc, #64]	@ (8001c4c <HAL_MspInit+0x4c>)
 8001c0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c10:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c12:	4b0e      	ldr	r3, [pc, #56]	@ (8001c4c <HAL_MspInit+0x4c>)
 8001c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c1a:	607b      	str	r3, [r7, #4]
 8001c1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c1e:	4b0b      	ldr	r3, [pc, #44]	@ (8001c4c <HAL_MspInit+0x4c>)
 8001c20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c22:	4a0a      	ldr	r2, [pc, #40]	@ (8001c4c <HAL_MspInit+0x4c>)
 8001c24:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c28:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c2a:	4b08      	ldr	r3, [pc, #32]	@ (8001c4c <HAL_MspInit+0x4c>)
 8001c2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c32:	603b      	str	r3, [r7, #0]
 8001c34:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001c36:	2200      	movs	r2, #0
 8001c38:	210f      	movs	r1, #15
 8001c3a:	f06f 0001 	mvn.w	r0, #1
 8001c3e:	f003 ff55 	bl	8005aec <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c42:	bf00      	nop
 8001c44:	3708      	adds	r7, #8
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	40023800 	.word	0x40023800

08001c50 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b08a      	sub	sp, #40	@ 0x28
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c58:	f107 0314 	add.w	r3, r7, #20
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	601a      	str	r2, [r3, #0]
 8001c60:	605a      	str	r2, [r3, #4]
 8001c62:	609a      	str	r2, [r3, #8]
 8001c64:	60da      	str	r2, [r3, #12]
 8001c66:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC3)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a21      	ldr	r2, [pc, #132]	@ (8001cf4 <HAL_ADC_MspInit+0xa4>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d13c      	bne.n	8001cec <HAL_ADC_MspInit+0x9c>
  {
    /* USER CODE BEGIN ADC3_MspInit 0 */

    /* USER CODE END ADC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8001c72:	4b21      	ldr	r3, [pc, #132]	@ (8001cf8 <HAL_ADC_MspInit+0xa8>)
 8001c74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c76:	4a20      	ldr	r2, [pc, #128]	@ (8001cf8 <HAL_ADC_MspInit+0xa8>)
 8001c78:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c7e:	4b1e      	ldr	r3, [pc, #120]	@ (8001cf8 <HAL_ADC_MspInit+0xa8>)
 8001c80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c86:	613b      	str	r3, [r7, #16]
 8001c88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001c8a:	4b1b      	ldr	r3, [pc, #108]	@ (8001cf8 <HAL_ADC_MspInit+0xa8>)
 8001c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c8e:	4a1a      	ldr	r2, [pc, #104]	@ (8001cf8 <HAL_ADC_MspInit+0xa8>)
 8001c90:	f043 0320 	orr.w	r3, r3, #32
 8001c94:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c96:	4b18      	ldr	r3, [pc, #96]	@ (8001cf8 <HAL_ADC_MspInit+0xa8>)
 8001c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c9a:	f003 0320 	and.w	r3, r3, #32
 8001c9e:	60fb      	str	r3, [r7, #12]
 8001ca0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ca2:	4b15      	ldr	r3, [pc, #84]	@ (8001cf8 <HAL_ADC_MspInit+0xa8>)
 8001ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ca6:	4a14      	ldr	r2, [pc, #80]	@ (8001cf8 <HAL_ADC_MspInit+0xa8>)
 8001ca8:	f043 0301 	orr.w	r3, r3, #1
 8001cac:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cae:	4b12      	ldr	r3, [pc, #72]	@ (8001cf8 <HAL_ADC_MspInit+0xa8>)
 8001cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cb2:	f003 0301 	and.w	r3, r3, #1
 8001cb6:	60bb      	str	r3, [r7, #8]
 8001cb8:	68bb      	ldr	r3, [r7, #8]
    PF10     ------> ADC3_IN8
    PF9     ------> ADC3_IN7
    PF8     ------> ADC3_IN6
    PA0/WKUP     ------> ADC3_IN0
    */
    GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 8001cba:	f44f 63f8 	mov.w	r3, #1984	@ 0x7c0
 8001cbe:	617b      	str	r3, [r7, #20]
                          |ARDUINO_A3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cc0:	2303      	movs	r3, #3
 8001cc2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001cc8:	f107 0314 	add.w	r3, r7, #20
 8001ccc:	4619      	mov	r1, r3
 8001cce:	480b      	ldr	r0, [pc, #44]	@ (8001cfc <HAL_ADC_MspInit+0xac>)
 8001cd0:	f005 fa36 	bl	8007140 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cd8:	2303      	movs	r3, #3
 8001cda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 8001ce0:	f107 0314 	add.w	r3, r7, #20
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	4806      	ldr	r0, [pc, #24]	@ (8001d00 <HAL_ADC_MspInit+0xb0>)
 8001ce8:	f005 fa2a 	bl	8007140 <HAL_GPIO_Init>

    /* USER CODE END ADC3_MspInit 1 */

  }

}
 8001cec:	bf00      	nop
 8001cee:	3728      	adds	r7, #40	@ 0x28
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	40012200 	.word	0x40012200
 8001cf8:	40023800 	.word	0x40023800
 8001cfc:	40021400 	.word	0x40021400
 8001d00:	40020000 	.word	0x40020000

08001d04 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b085      	sub	sp, #20
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a0a      	ldr	r2, [pc, #40]	@ (8001d3c <HAL_CRC_MspInit+0x38>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d10b      	bne.n	8001d2e <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001d16:	4b0a      	ldr	r3, [pc, #40]	@ (8001d40 <HAL_CRC_MspInit+0x3c>)
 8001d18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d1a:	4a09      	ldr	r2, [pc, #36]	@ (8001d40 <HAL_CRC_MspInit+0x3c>)
 8001d1c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001d20:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d22:	4b07      	ldr	r3, [pc, #28]	@ (8001d40 <HAL_CRC_MspInit+0x3c>)
 8001d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d26:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d2a:	60fb      	str	r3, [r7, #12]
 8001d2c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8001d2e:	bf00      	nop
 8001d30:	3714      	adds	r7, #20
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr
 8001d3a:	bf00      	nop
 8001d3c:	40023000 	.word	0x40023000
 8001d40:	40023800 	.word	0x40023800

08001d44 <HAL_DCMI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdcmi: DCMI handle pointer
  * @retval None
  */
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b08e      	sub	sp, #56	@ 0x38
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d50:	2200      	movs	r2, #0
 8001d52:	601a      	str	r2, [r3, #0]
 8001d54:	605a      	str	r2, [r3, #4]
 8001d56:	609a      	str	r2, [r3, #8]
 8001d58:	60da      	str	r2, [r3, #12]
 8001d5a:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a50      	ldr	r2, [pc, #320]	@ (8001ea4 <HAL_DCMI_MspInit+0x160>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	f040 809a 	bne.w	8001e9c <HAL_DCMI_MspInit+0x158>
  {
    /* USER CODE BEGIN DCMI_MspInit 0 */

    /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8001d68:	4b4f      	ldr	r3, [pc, #316]	@ (8001ea8 <HAL_DCMI_MspInit+0x164>)
 8001d6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d6c:	4a4e      	ldr	r2, [pc, #312]	@ (8001ea8 <HAL_DCMI_MspInit+0x164>)
 8001d6e:	f043 0301 	orr.w	r3, r3, #1
 8001d72:	6353      	str	r3, [r2, #52]	@ 0x34
 8001d74:	4b4c      	ldr	r3, [pc, #304]	@ (8001ea8 <HAL_DCMI_MspInit+0x164>)
 8001d76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d78:	f003 0301 	and.w	r3, r3, #1
 8001d7c:	623b      	str	r3, [r7, #32]
 8001d7e:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d80:	4b49      	ldr	r3, [pc, #292]	@ (8001ea8 <HAL_DCMI_MspInit+0x164>)
 8001d82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d84:	4a48      	ldr	r2, [pc, #288]	@ (8001ea8 <HAL_DCMI_MspInit+0x164>)
 8001d86:	f043 0310 	orr.w	r3, r3, #16
 8001d8a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d8c:	4b46      	ldr	r3, [pc, #280]	@ (8001ea8 <HAL_DCMI_MspInit+0x164>)
 8001d8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d90:	f003 0310 	and.w	r3, r3, #16
 8001d94:	61fb      	str	r3, [r7, #28]
 8001d96:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d98:	4b43      	ldr	r3, [pc, #268]	@ (8001ea8 <HAL_DCMI_MspInit+0x164>)
 8001d9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d9c:	4a42      	ldr	r2, [pc, #264]	@ (8001ea8 <HAL_DCMI_MspInit+0x164>)
 8001d9e:	f043 0308 	orr.w	r3, r3, #8
 8001da2:	6313      	str	r3, [r2, #48]	@ 0x30
 8001da4:	4b40      	ldr	r3, [pc, #256]	@ (8001ea8 <HAL_DCMI_MspInit+0x164>)
 8001da6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001da8:	f003 0308 	and.w	r3, r3, #8
 8001dac:	61bb      	str	r3, [r7, #24]
 8001dae:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001db0:	4b3d      	ldr	r3, [pc, #244]	@ (8001ea8 <HAL_DCMI_MspInit+0x164>)
 8001db2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001db4:	4a3c      	ldr	r2, [pc, #240]	@ (8001ea8 <HAL_DCMI_MspInit+0x164>)
 8001db6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001dba:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dbc:	4b3a      	ldr	r3, [pc, #232]	@ (8001ea8 <HAL_DCMI_MspInit+0x164>)
 8001dbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001dc4:	617b      	str	r3, [r7, #20]
 8001dc6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001dc8:	4b37      	ldr	r3, [pc, #220]	@ (8001ea8 <HAL_DCMI_MspInit+0x164>)
 8001dca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dcc:	4a36      	ldr	r2, [pc, #216]	@ (8001ea8 <HAL_DCMI_MspInit+0x164>)
 8001dce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001dd2:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dd4:	4b34      	ldr	r3, [pc, #208]	@ (8001ea8 <HAL_DCMI_MspInit+0x164>)
 8001dd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dd8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ddc:	613b      	str	r3, [r7, #16]
 8001dde:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001de0:	4b31      	ldr	r3, [pc, #196]	@ (8001ea8 <HAL_DCMI_MspInit+0x164>)
 8001de2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001de4:	4a30      	ldr	r2, [pc, #192]	@ (8001ea8 <HAL_DCMI_MspInit+0x164>)
 8001de6:	f043 0301 	orr.w	r3, r3, #1
 8001dea:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dec:	4b2e      	ldr	r3, [pc, #184]	@ (8001ea8 <HAL_DCMI_MspInit+0x164>)
 8001dee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001df0:	f003 0301 	and.w	r3, r3, #1
 8001df4:	60fb      	str	r3, [r7, #12]
 8001df6:	68fb      	ldr	r3, [r7, #12]
    PH9     ------> DCMI_D0
    PH11     ------> DCMI_D2
    PA6     ------> DCMI_PIXCLK
    PH10     ------> DCMI_D1
    */
    GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 8001df8:	2360      	movs	r3, #96	@ 0x60
 8001dfa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dfc:	2302      	movs	r3, #2
 8001dfe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e00:	2300      	movs	r3, #0
 8001e02:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e04:	2300      	movs	r3, #0
 8001e06:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001e08:	230d      	movs	r3, #13
 8001e0a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e0c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e10:	4619      	mov	r1, r3
 8001e12:	4826      	ldr	r0, [pc, #152]	@ (8001eac <HAL_DCMI_MspInit+0x168>)
 8001e14:	f005 f994 	bl	8007140 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D5_Pin;
 8001e18:	2308      	movs	r3, #8
 8001e1a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e1c:	2302      	movs	r3, #2
 8001e1e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e20:	2300      	movs	r3, #0
 8001e22:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e24:	2300      	movs	r3, #0
 8001e26:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001e28:	230d      	movs	r3, #13
 8001e2a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 8001e2c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e30:	4619      	mov	r1, r3
 8001e32:	481f      	ldr	r0, [pc, #124]	@ (8001eb0 <HAL_DCMI_MspInit+0x16c>)
 8001e34:	f005 f984 	bl	8007140 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 8001e38:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001e3c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e3e:	2302      	movs	r3, #2
 8001e40:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e42:	2300      	movs	r3, #0
 8001e44:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e46:	2300      	movs	r3, #0
 8001e48:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001e4a:	230d      	movs	r3, #13
 8001e4c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8001e4e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e52:	4619      	mov	r1, r3
 8001e54:	4817      	ldr	r0, [pc, #92]	@ (8001eb4 <HAL_DCMI_MspInit+0x170>)
 8001e56:	f005 f973 	bl	8007140 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 8001e5a:	f44f 43bc 	mov.w	r3, #24064	@ 0x5e00
 8001e5e:	627b      	str	r3, [r7, #36]	@ 0x24
                          |DCMI_D1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e60:	2302      	movs	r3, #2
 8001e62:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e64:	2300      	movs	r3, #0
 8001e66:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001e6c:	230d      	movs	r3, #13
 8001e6e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001e70:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e74:	4619      	mov	r1, r3
 8001e76:	4810      	ldr	r0, [pc, #64]	@ (8001eb8 <HAL_DCMI_MspInit+0x174>)
 8001e78:	f005 f962 	bl	8007140 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 8001e7c:	2350      	movs	r3, #80	@ 0x50
 8001e7e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e80:	2302      	movs	r3, #2
 8001e82:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e84:	2300      	movs	r3, #0
 8001e86:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001e8c:	230d      	movs	r3, #13
 8001e8e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e90:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e94:	4619      	mov	r1, r3
 8001e96:	4809      	ldr	r0, [pc, #36]	@ (8001ebc <HAL_DCMI_MspInit+0x178>)
 8001e98:	f005 f952 	bl	8007140 <HAL_GPIO_Init>

    /* USER CODE END DCMI_MspInit 1 */

  }

}
 8001e9c:	bf00      	nop
 8001e9e:	3738      	adds	r7, #56	@ 0x38
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	50050000 	.word	0x50050000
 8001ea8:	40023800 	.word	0x40023800
 8001eac:	40021000 	.word	0x40021000
 8001eb0:	40020c00 	.word	0x40020c00
 8001eb4:	40021800 	.word	0x40021800
 8001eb8:	40021c00 	.word	0x40021c00
 8001ebc:	40020000 	.word	0x40020000

08001ec0 <HAL_DMA2D_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdma2d: DMA2D handle pointer
  * @retval None
  */
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b084      	sub	sp, #16
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4a0d      	ldr	r2, [pc, #52]	@ (8001f04 <HAL_DMA2D_MspInit+0x44>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d113      	bne.n	8001efa <HAL_DMA2D_MspInit+0x3a>
  {
    /* USER CODE BEGIN DMA2D_MspInit 0 */

    /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8001ed2:	4b0d      	ldr	r3, [pc, #52]	@ (8001f08 <HAL_DMA2D_MspInit+0x48>)
 8001ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ed6:	4a0c      	ldr	r2, [pc, #48]	@ (8001f08 <HAL_DMA2D_MspInit+0x48>)
 8001ed8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001edc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ede:	4b0a      	ldr	r3, [pc, #40]	@ (8001f08 <HAL_DMA2D_MspInit+0x48>)
 8001ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001ee6:	60fb      	str	r3, [r7, #12]
 8001ee8:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8001eea:	2200      	movs	r2, #0
 8001eec:	2105      	movs	r1, #5
 8001eee:	205a      	movs	r0, #90	@ 0x5a
 8001ef0:	f003 fdfc 	bl	8005aec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8001ef4:	205a      	movs	r0, #90	@ 0x5a
 8001ef6:	f003 fe15 	bl	8005b24 <HAL_NVIC_EnableIRQ>

    /* USER CODE END DMA2D_MspInit 1 */

  }

}
 8001efa:	bf00      	nop
 8001efc:	3710      	adds	r7, #16
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}
 8001f02:	bf00      	nop
 8001f04:	4002b000 	.word	0x4002b000
 8001f08:	40023800 	.word	0x40023800

08001f0c <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b08e      	sub	sp, #56	@ 0x38
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f18:	2200      	movs	r2, #0
 8001f1a:	601a      	str	r2, [r3, #0]
 8001f1c:	605a      	str	r2, [r3, #4]
 8001f1e:	609a      	str	r2, [r3, #8]
 8001f20:	60da      	str	r2, [r3, #12]
 8001f22:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a3f      	ldr	r2, [pc, #252]	@ (8002028 <HAL_ETH_MspInit+0x11c>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d178      	bne.n	8002020 <HAL_ETH_MspInit+0x114>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001f2e:	4b3f      	ldr	r3, [pc, #252]	@ (800202c <HAL_ETH_MspInit+0x120>)
 8001f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f32:	4a3e      	ldr	r2, [pc, #248]	@ (800202c <HAL_ETH_MspInit+0x120>)
 8001f34:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001f38:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f3a:	4b3c      	ldr	r3, [pc, #240]	@ (800202c <HAL_ETH_MspInit+0x120>)
 8001f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f42:	623b      	str	r3, [r7, #32]
 8001f44:	6a3b      	ldr	r3, [r7, #32]
 8001f46:	4b39      	ldr	r3, [pc, #228]	@ (800202c <HAL_ETH_MspInit+0x120>)
 8001f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f4a:	4a38      	ldr	r2, [pc, #224]	@ (800202c <HAL_ETH_MspInit+0x120>)
 8001f4c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001f50:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f52:	4b36      	ldr	r3, [pc, #216]	@ (800202c <HAL_ETH_MspInit+0x120>)
 8001f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f56:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001f5a:	61fb      	str	r3, [r7, #28]
 8001f5c:	69fb      	ldr	r3, [r7, #28]
 8001f5e:	4b33      	ldr	r3, [pc, #204]	@ (800202c <HAL_ETH_MspInit+0x120>)
 8001f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f62:	4a32      	ldr	r2, [pc, #200]	@ (800202c <HAL_ETH_MspInit+0x120>)
 8001f64:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001f68:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f6a:	4b30      	ldr	r3, [pc, #192]	@ (800202c <HAL_ETH_MspInit+0x120>)
 8001f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f6e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001f72:	61bb      	str	r3, [r7, #24]
 8001f74:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001f76:	4b2d      	ldr	r3, [pc, #180]	@ (800202c <HAL_ETH_MspInit+0x120>)
 8001f78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f7a:	4a2c      	ldr	r2, [pc, #176]	@ (800202c <HAL_ETH_MspInit+0x120>)
 8001f7c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001f80:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f82:	4b2a      	ldr	r3, [pc, #168]	@ (800202c <HAL_ETH_MspInit+0x120>)
 8001f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f8a:	617b      	str	r3, [r7, #20]
 8001f8c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f8e:	4b27      	ldr	r3, [pc, #156]	@ (800202c <HAL_ETH_MspInit+0x120>)
 8001f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f92:	4a26      	ldr	r2, [pc, #152]	@ (800202c <HAL_ETH_MspInit+0x120>)
 8001f94:	f043 0304 	orr.w	r3, r3, #4
 8001f98:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f9a:	4b24      	ldr	r3, [pc, #144]	@ (800202c <HAL_ETH_MspInit+0x120>)
 8001f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f9e:	f003 0304 	and.w	r3, r3, #4
 8001fa2:	613b      	str	r3, [r7, #16]
 8001fa4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fa6:	4b21      	ldr	r3, [pc, #132]	@ (800202c <HAL_ETH_MspInit+0x120>)
 8001fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001faa:	4a20      	ldr	r2, [pc, #128]	@ (800202c <HAL_ETH_MspInit+0x120>)
 8001fac:	f043 0301 	orr.w	r3, r3, #1
 8001fb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fb2:	4b1e      	ldr	r3, [pc, #120]	@ (800202c <HAL_ETH_MspInit+0x120>)
 8001fb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fb6:	f003 0301 	and.w	r3, r3, #1
 8001fba:	60fb      	str	r3, [r7, #12]
 8001fbc:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ETH_RXD0
    PA2     ------> ETH_MDIO
    PC5     ------> ETH_RXD1
    PA7     ------> ETH_CRS_DV
    */
    GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 8001fbe:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
 8001fc2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fc4:	2302      	movs	r3, #2
 8001fc6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fcc:	2302      	movs	r3, #2
 8001fce:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001fd0:	230b      	movs	r3, #11
 8001fd2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001fd4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fd8:	4619      	mov	r1, r3
 8001fda:	4815      	ldr	r0, [pc, #84]	@ (8002030 <HAL_ETH_MspInit+0x124>)
 8001fdc:	f005 f8b0 	bl	8007140 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001fe0:	2332      	movs	r3, #50	@ 0x32
 8001fe2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fe4:	2302      	movs	r3, #2
 8001fe6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fec:	2302      	movs	r3, #2
 8001fee:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001ff0:	230b      	movs	r3, #11
 8001ff2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ff4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	480e      	ldr	r0, [pc, #56]	@ (8002034 <HAL_ETH_MspInit+0x128>)
 8001ffc:	f005 f8a0 	bl	8007140 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8002000:	2386      	movs	r3, #134	@ 0x86
 8002002:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002004:	2302      	movs	r3, #2
 8002006:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002008:	2300      	movs	r3, #0
 800200a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800200c:	2302      	movs	r3, #2
 800200e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002010:	230b      	movs	r3, #11
 8002012:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002014:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002018:	4619      	mov	r1, r3
 800201a:	4807      	ldr	r0, [pc, #28]	@ (8002038 <HAL_ETH_MspInit+0x12c>)
 800201c:	f005 f890 	bl	8007140 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 8002020:	bf00      	nop
 8002022:	3738      	adds	r7, #56	@ 0x38
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}
 8002028:	40028000 	.word	0x40028000
 800202c:	40023800 	.word	0x40023800
 8002030:	40021800 	.word	0x40021800
 8002034:	40020800 	.word	0x40020800
 8002038:	40020000 	.word	0x40020000

0800203c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b0ac      	sub	sp, #176	@ 0xb0
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002044:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002048:	2200      	movs	r2, #0
 800204a:	601a      	str	r2, [r3, #0]
 800204c:	605a      	str	r2, [r3, #4]
 800204e:	609a      	str	r2, [r3, #8]
 8002050:	60da      	str	r2, [r3, #12]
 8002052:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002054:	f107 0318 	add.w	r3, r7, #24
 8002058:	2284      	movs	r2, #132	@ 0x84
 800205a:	2100      	movs	r1, #0
 800205c:	4618      	mov	r0, r3
 800205e:	f015 fddd 	bl	8017c1c <memset>
  if(hi2c->Instance==I2C1)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4a44      	ldr	r2, [pc, #272]	@ (8002178 <HAL_I2C_MspInit+0x13c>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d13d      	bne.n	80020e8 <HAL_I2C_MspInit+0xac>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800206c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002070:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002072:	2300      	movs	r3, #0
 8002074:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002076:	f107 0318 	add.w	r3, r7, #24
 800207a:	4618      	mov	r0, r3
 800207c:	f009 fbac 	bl	800b7d8 <HAL_RCCEx_PeriphCLKConfig>
 8002080:	4603      	mov	r3, r0
 8002082:	2b00      	cmp	r3, #0
 8002084:	d001      	beq.n	800208a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8002086:	f7ff fdb5 	bl	8001bf4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800208a:	4b3c      	ldr	r3, [pc, #240]	@ (800217c <HAL_I2C_MspInit+0x140>)
 800208c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800208e:	4a3b      	ldr	r2, [pc, #236]	@ (800217c <HAL_I2C_MspInit+0x140>)
 8002090:	f043 0302 	orr.w	r3, r3, #2
 8002094:	6313      	str	r3, [r2, #48]	@ 0x30
 8002096:	4b39      	ldr	r3, [pc, #228]	@ (800217c <HAL_I2C_MspInit+0x140>)
 8002098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800209a:	f003 0302 	and.w	r3, r3, #2
 800209e:	617b      	str	r3, [r7, #20]
 80020a0:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 80020a2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80020a6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020aa:	2312      	movs	r3, #18
 80020ac:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020b0:	2301      	movs	r3, #1
 80020b2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020b6:	2300      	movs	r3, #0
 80020b8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80020bc:	2304      	movs	r3, #4
 80020be:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020c2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80020c6:	4619      	mov	r1, r3
 80020c8:	482d      	ldr	r0, [pc, #180]	@ (8002180 <HAL_I2C_MspInit+0x144>)
 80020ca:	f005 f839 	bl	8007140 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80020ce:	4b2b      	ldr	r3, [pc, #172]	@ (800217c <HAL_I2C_MspInit+0x140>)
 80020d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d2:	4a2a      	ldr	r2, [pc, #168]	@ (800217c <HAL_I2C_MspInit+0x140>)
 80020d4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80020d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80020da:	4b28      	ldr	r3, [pc, #160]	@ (800217c <HAL_I2C_MspInit+0x140>)
 80020dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020de:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020e2:	613b      	str	r3, [r7, #16]
 80020e4:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 80020e6:	e042      	b.n	800216e <HAL_I2C_MspInit+0x132>
  else if(hi2c->Instance==I2C3)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4a25      	ldr	r2, [pc, #148]	@ (8002184 <HAL_I2C_MspInit+0x148>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d13d      	bne.n	800216e <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 80020f2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80020f6:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 80020f8:	2300      	movs	r3, #0
 80020fa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80020fe:	f107 0318 	add.w	r3, r7, #24
 8002102:	4618      	mov	r0, r3
 8002104:	f009 fb68 	bl	800b7d8 <HAL_RCCEx_PeriphCLKConfig>
 8002108:	4603      	mov	r3, r0
 800210a:	2b00      	cmp	r3, #0
 800210c:	d001      	beq.n	8002112 <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 800210e:	f7ff fd71 	bl	8001bf4 <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8002112:	4b1a      	ldr	r3, [pc, #104]	@ (800217c <HAL_I2C_MspInit+0x140>)
 8002114:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002116:	4a19      	ldr	r2, [pc, #100]	@ (800217c <HAL_I2C_MspInit+0x140>)
 8002118:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800211c:	6313      	str	r3, [r2, #48]	@ 0x30
 800211e:	4b17      	ldr	r3, [pc, #92]	@ (800217c <HAL_I2C_MspInit+0x140>)
 8002120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002122:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002126:	60fb      	str	r3, [r7, #12]
 8002128:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 800212a:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800212e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002132:	2312      	movs	r3, #18
 8002134:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002138:	2301      	movs	r3, #1
 800213a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800213e:	2303      	movs	r3, #3
 8002140:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002144:	2304      	movs	r3, #4
 8002146:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800214a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800214e:	4619      	mov	r1, r3
 8002150:	480d      	ldr	r0, [pc, #52]	@ (8002188 <HAL_I2C_MspInit+0x14c>)
 8002152:	f004 fff5 	bl	8007140 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002156:	4b09      	ldr	r3, [pc, #36]	@ (800217c <HAL_I2C_MspInit+0x140>)
 8002158:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800215a:	4a08      	ldr	r2, [pc, #32]	@ (800217c <HAL_I2C_MspInit+0x140>)
 800215c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002160:	6413      	str	r3, [r2, #64]	@ 0x40
 8002162:	4b06      	ldr	r3, [pc, #24]	@ (800217c <HAL_I2C_MspInit+0x140>)
 8002164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002166:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800216a:	60bb      	str	r3, [r7, #8]
 800216c:	68bb      	ldr	r3, [r7, #8]
}
 800216e:	bf00      	nop
 8002170:	37b0      	adds	r7, #176	@ 0xb0
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	40005400 	.word	0x40005400
 800217c:	40023800 	.word	0x40023800
 8002180:	40020400 	.word	0x40020400
 8002184:	40005c00 	.word	0x40005c00
 8002188:	40021c00 	.word	0x40021c00

0800218c <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b082      	sub	sp, #8
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a15      	ldr	r2, [pc, #84]	@ (80021f0 <HAL_I2C_MspDeInit+0x64>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d110      	bne.n	80021c0 <HAL_I2C_MspDeInit+0x34>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800219e:	4b15      	ldr	r3, [pc, #84]	@ (80021f4 <HAL_I2C_MspDeInit+0x68>)
 80021a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021a2:	4a14      	ldr	r2, [pc, #80]	@ (80021f4 <HAL_I2C_MspDeInit+0x68>)
 80021a4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80021a8:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(ARDUINO_SCL_D15_GPIO_Port, ARDUINO_SCL_D15_Pin);
 80021aa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80021ae:	4812      	ldr	r0, [pc, #72]	@ (80021f8 <HAL_I2C_MspDeInit+0x6c>)
 80021b0:	f005 f972 	bl	8007498 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(ARDUINO_SDA_D14_GPIO_Port, ARDUINO_SDA_D14_Pin);
 80021b4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80021b8:	480f      	ldr	r0, [pc, #60]	@ (80021f8 <HAL_I2C_MspDeInit+0x6c>)
 80021ba:	f005 f96d 	bl	8007498 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C3_MspDeInit 1 */

    /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 80021be:	e013      	b.n	80021e8 <HAL_I2C_MspDeInit+0x5c>
  else if(hi2c->Instance==I2C3)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a0d      	ldr	r2, [pc, #52]	@ (80021fc <HAL_I2C_MspDeInit+0x70>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d10e      	bne.n	80021e8 <HAL_I2C_MspDeInit+0x5c>
    __HAL_RCC_I2C3_CLK_DISABLE();
 80021ca:	4b0a      	ldr	r3, [pc, #40]	@ (80021f4 <HAL_I2C_MspDeInit+0x68>)
 80021cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ce:	4a09      	ldr	r2, [pc, #36]	@ (80021f4 <HAL_I2C_MspDeInit+0x68>)
 80021d0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80021d4:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(LCD_SCL_GPIO_Port, LCD_SCL_Pin);
 80021d6:	2180      	movs	r1, #128	@ 0x80
 80021d8:	4809      	ldr	r0, [pc, #36]	@ (8002200 <HAL_I2C_MspDeInit+0x74>)
 80021da:	f005 f95d 	bl	8007498 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(LCD_SDA_GPIO_Port, LCD_SDA_Pin);
 80021de:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80021e2:	4807      	ldr	r0, [pc, #28]	@ (8002200 <HAL_I2C_MspDeInit+0x74>)
 80021e4:	f005 f958 	bl	8007498 <HAL_GPIO_DeInit>
}
 80021e8:	bf00      	nop
 80021ea:	3708      	adds	r7, #8
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}
 80021f0:	40005400 	.word	0x40005400
 80021f4:	40023800 	.word	0x40023800
 80021f8:	40020400 	.word	0x40020400
 80021fc:	40005c00 	.word	0x40005c00
 8002200:	40021c00 	.word	0x40021c00

08002204 <HAL_LTDC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hltdc: LTDC handle pointer
  * @retval None
  */
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b08e      	sub	sp, #56	@ 0x38
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800220c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002210:	2200      	movs	r2, #0
 8002212:	601a      	str	r2, [r3, #0]
 8002214:	605a      	str	r2, [r3, #4]
 8002216:	609a      	str	r2, [r3, #8]
 8002218:	60da      	str	r2, [r3, #12]
 800221a:	611a      	str	r2, [r3, #16]
  if(hltdc->Instance==LTDC)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a55      	ldr	r2, [pc, #340]	@ (8002378 <HAL_LTDC_MspInit+0x174>)
 8002222:	4293      	cmp	r3, r2
 8002224:	f040 80a3 	bne.w	800236e <HAL_LTDC_MspInit+0x16a>
  {
    /* USER CODE BEGIN LTDC_MspInit 0 */

    /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8002228:	4b54      	ldr	r3, [pc, #336]	@ (800237c <HAL_LTDC_MspInit+0x178>)
 800222a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800222c:	4a53      	ldr	r2, [pc, #332]	@ (800237c <HAL_LTDC_MspInit+0x178>)
 800222e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002232:	6453      	str	r3, [r2, #68]	@ 0x44
 8002234:	4b51      	ldr	r3, [pc, #324]	@ (800237c <HAL_LTDC_MspInit+0x178>)
 8002236:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002238:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800223c:	623b      	str	r3, [r7, #32]
 800223e:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002240:	4b4e      	ldr	r3, [pc, #312]	@ (800237c <HAL_LTDC_MspInit+0x178>)
 8002242:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002244:	4a4d      	ldr	r2, [pc, #308]	@ (800237c <HAL_LTDC_MspInit+0x178>)
 8002246:	f043 0310 	orr.w	r3, r3, #16
 800224a:	6313      	str	r3, [r2, #48]	@ 0x30
 800224c:	4b4b      	ldr	r3, [pc, #300]	@ (800237c <HAL_LTDC_MspInit+0x178>)
 800224e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002250:	f003 0310 	and.w	r3, r3, #16
 8002254:	61fb      	str	r3, [r7, #28]
 8002256:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8002258:	4b48      	ldr	r3, [pc, #288]	@ (800237c <HAL_LTDC_MspInit+0x178>)
 800225a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800225c:	4a47      	ldr	r2, [pc, #284]	@ (800237c <HAL_LTDC_MspInit+0x178>)
 800225e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002262:	6313      	str	r3, [r2, #48]	@ 0x30
 8002264:	4b45      	ldr	r3, [pc, #276]	@ (800237c <HAL_LTDC_MspInit+0x178>)
 8002266:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002268:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800226c:	61bb      	str	r3, [r7, #24]
 800226e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 8002270:	4b42      	ldr	r3, [pc, #264]	@ (800237c <HAL_LTDC_MspInit+0x178>)
 8002272:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002274:	4a41      	ldr	r2, [pc, #260]	@ (800237c <HAL_LTDC_MspInit+0x178>)
 8002276:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800227a:	6313      	str	r3, [r2, #48]	@ 0x30
 800227c:	4b3f      	ldr	r3, [pc, #252]	@ (800237c <HAL_LTDC_MspInit+0x178>)
 800227e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002280:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002284:	617b      	str	r3, [r7, #20]
 8002286:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002288:	4b3c      	ldr	r3, [pc, #240]	@ (800237c <HAL_LTDC_MspInit+0x178>)
 800228a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800228c:	4a3b      	ldr	r2, [pc, #236]	@ (800237c <HAL_LTDC_MspInit+0x178>)
 800228e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002292:	6313      	str	r3, [r2, #48]	@ 0x30
 8002294:	4b39      	ldr	r3, [pc, #228]	@ (800237c <HAL_LTDC_MspInit+0x178>)
 8002296:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002298:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800229c:	613b      	str	r3, [r7, #16]
 800229e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80022a0:	4b36      	ldr	r3, [pc, #216]	@ (800237c <HAL_LTDC_MspInit+0x178>)
 80022a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022a4:	4a35      	ldr	r2, [pc, #212]	@ (800237c <HAL_LTDC_MspInit+0x178>)
 80022a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022aa:	6313      	str	r3, [r2, #48]	@ 0x30
 80022ac:	4b33      	ldr	r3, [pc, #204]	@ (800237c <HAL_LTDC_MspInit+0x178>)
 80022ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022b4:	60fb      	str	r3, [r7, #12]
 80022b6:	68fb      	ldr	r3, [r7, #12]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 80022b8:	2310      	movs	r3, #16
 80022ba:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022bc:	2302      	movs	r3, #2
 80022be:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c0:	2300      	movs	r3, #0
 80022c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022c4:	2300      	movs	r3, #0
 80022c6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80022c8:	230e      	movs	r3, #14
 80022ca:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 80022cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022d0:	4619      	mov	r1, r3
 80022d2:	482b      	ldr	r0, [pc, #172]	@ (8002380 <HAL_LTDC_MspInit+0x17c>)
 80022d4:	f004 ff34 	bl	8007140 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 80022d8:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 80022dc:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022de:	2302      	movs	r3, #2
 80022e0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e2:	2300      	movs	r3, #0
 80022e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022e6:	2300      	movs	r3, #0
 80022e8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80022ea:	230e      	movs	r3, #14
 80022ec:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 80022ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022f2:	4619      	mov	r1, r3
 80022f4:	4823      	ldr	r0, [pc, #140]	@ (8002384 <HAL_LTDC_MspInit+0x180>)
 80022f6:	f004 ff23 	bl	8007140 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 80022fa:	23f7      	movs	r3, #247	@ 0xf7
 80022fc:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022fe:	2302      	movs	r3, #2
 8002300:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002302:	2300      	movs	r3, #0
 8002304:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002306:	2300      	movs	r3, #0
 8002308:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800230a:	230e      	movs	r3, #14
 800230c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 800230e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002312:	4619      	mov	r1, r3
 8002314:	481c      	ldr	r0, [pc, #112]	@ (8002388 <HAL_LTDC_MspInit+0x184>)
 8002316:	f004 ff13 	bl	8007140 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 800231a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800231e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002320:	2302      	movs	r3, #2
 8002322:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002324:	2300      	movs	r3, #0
 8002326:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002328:	2300      	movs	r3, #0
 800232a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 800232c:	2309      	movs	r3, #9
 800232e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 8002330:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002334:	4619      	mov	r1, r3
 8002336:	4815      	ldr	r0, [pc, #84]	@ (800238c <HAL_LTDC_MspInit+0x188>)
 8002338:	f004 ff02 	bl	8007140 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 800233c:	f44f 4346 	mov.w	r3, #50688	@ 0xc600
 8002340:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002342:	2302      	movs	r3, #2
 8002344:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002346:	2300      	movs	r3, #0
 8002348:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800234a:	2300      	movs	r3, #0
 800234c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800234e:	230e      	movs	r3, #14
 8002350:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002352:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002356:	4619      	mov	r1, r3
 8002358:	480d      	ldr	r0, [pc, #52]	@ (8002390 <HAL_LTDC_MspInit+0x18c>)
 800235a:	f004 fef1 	bl	8007140 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 800235e:	2200      	movs	r2, #0
 8002360:	2105      	movs	r1, #5
 8002362:	2058      	movs	r0, #88	@ 0x58
 8002364:	f003 fbc2 	bl	8005aec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8002368:	2058      	movs	r0, #88	@ 0x58
 800236a:	f003 fbdb 	bl	8005b24 <HAL_NVIC_EnableIRQ>

    /* USER CODE END LTDC_MspInit 1 */

  }

}
 800236e:	bf00      	nop
 8002370:	3738      	adds	r7, #56	@ 0x38
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	40016800 	.word	0x40016800
 800237c:	40023800 	.word	0x40023800
 8002380:	40021000 	.word	0x40021000
 8002384:	40022400 	.word	0x40022400
 8002388:	40022800 	.word	0x40022800
 800238c:	40021800 	.word	0x40021800
 8002390:	40022000 	.word	0x40022000

08002394 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b08c      	sub	sp, #48	@ 0x30
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800239c:	f107 031c 	add.w	r3, r7, #28
 80023a0:	2200      	movs	r2, #0
 80023a2:	601a      	str	r2, [r3, #0]
 80023a4:	605a      	str	r2, [r3, #4]
 80023a6:	609a      	str	r2, [r3, #8]
 80023a8:	60da      	str	r2, [r3, #12]
 80023aa:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4a3b      	ldr	r2, [pc, #236]	@ (80024a0 <HAL_QSPI_MspInit+0x10c>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d170      	bne.n	8002498 <HAL_QSPI_MspInit+0x104>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80023b6:	4b3b      	ldr	r3, [pc, #236]	@ (80024a4 <HAL_QSPI_MspInit+0x110>)
 80023b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023ba:	4a3a      	ldr	r2, [pc, #232]	@ (80024a4 <HAL_QSPI_MspInit+0x110>)
 80023bc:	f043 0302 	orr.w	r3, r3, #2
 80023c0:	6393      	str	r3, [r2, #56]	@ 0x38
 80023c2:	4b38      	ldr	r3, [pc, #224]	@ (80024a4 <HAL_QSPI_MspInit+0x110>)
 80023c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023c6:	f003 0302 	and.w	r3, r3, #2
 80023ca:	61bb      	str	r3, [r7, #24]
 80023cc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80023ce:	4b35      	ldr	r3, [pc, #212]	@ (80024a4 <HAL_QSPI_MspInit+0x110>)
 80023d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023d2:	4a34      	ldr	r2, [pc, #208]	@ (80024a4 <HAL_QSPI_MspInit+0x110>)
 80023d4:	f043 0310 	orr.w	r3, r3, #16
 80023d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80023da:	4b32      	ldr	r3, [pc, #200]	@ (80024a4 <HAL_QSPI_MspInit+0x110>)
 80023dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023de:	f003 0310 	and.w	r3, r3, #16
 80023e2:	617b      	str	r3, [r7, #20]
 80023e4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023e6:	4b2f      	ldr	r3, [pc, #188]	@ (80024a4 <HAL_QSPI_MspInit+0x110>)
 80023e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ea:	4a2e      	ldr	r2, [pc, #184]	@ (80024a4 <HAL_QSPI_MspInit+0x110>)
 80023ec:	f043 0302 	orr.w	r3, r3, #2
 80023f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80023f2:	4b2c      	ldr	r3, [pc, #176]	@ (80024a4 <HAL_QSPI_MspInit+0x110>)
 80023f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023f6:	f003 0302 	and.w	r3, r3, #2
 80023fa:	613b      	str	r3, [r7, #16]
 80023fc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80023fe:	4b29      	ldr	r3, [pc, #164]	@ (80024a4 <HAL_QSPI_MspInit+0x110>)
 8002400:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002402:	4a28      	ldr	r2, [pc, #160]	@ (80024a4 <HAL_QSPI_MspInit+0x110>)
 8002404:	f043 0308 	orr.w	r3, r3, #8
 8002408:	6313      	str	r3, [r2, #48]	@ 0x30
 800240a:	4b26      	ldr	r3, [pc, #152]	@ (80024a4 <HAL_QSPI_MspInit+0x110>)
 800240c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800240e:	f003 0308 	and.w	r3, r3, #8
 8002412:	60fb      	str	r3, [r7, #12]
 8002414:	68fb      	ldr	r3, [r7, #12]
    PB2     ------> QUADSPI_CLK
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PD11     ------> QUADSPI_BK1_IO0
    */
    GPIO_InitStruct.Pin = QSPI_D2_Pin;
 8002416:	2304      	movs	r3, #4
 8002418:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800241a:	2302      	movs	r3, #2
 800241c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800241e:	2300      	movs	r3, #0
 8002420:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002422:	2303      	movs	r3, #3
 8002424:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002426:	2309      	movs	r3, #9
 8002428:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 800242a:	f107 031c 	add.w	r3, r7, #28
 800242e:	4619      	mov	r1, r3
 8002430:	481d      	ldr	r0, [pc, #116]	@ (80024a8 <HAL_QSPI_MspInit+0x114>)
 8002432:	f004 fe85 	bl	8007140 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 8002436:	2340      	movs	r3, #64	@ 0x40
 8002438:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800243a:	2302      	movs	r3, #2
 800243c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800243e:	2300      	movs	r3, #0
 8002440:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002442:	2303      	movs	r3, #3
 8002444:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002446:	230a      	movs	r3, #10
 8002448:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 800244a:	f107 031c 	add.w	r3, r7, #28
 800244e:	4619      	mov	r1, r3
 8002450:	4816      	ldr	r0, [pc, #88]	@ (80024ac <HAL_QSPI_MspInit+0x118>)
 8002452:	f004 fe75 	bl	8007140 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002456:	2304      	movs	r3, #4
 8002458:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800245a:	2302      	movs	r3, #2
 800245c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800245e:	2300      	movs	r3, #0
 8002460:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002462:	2303      	movs	r3, #3
 8002464:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002466:	2309      	movs	r3, #9
 8002468:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800246a:	f107 031c 	add.w	r3, r7, #28
 800246e:	4619      	mov	r1, r3
 8002470:	480e      	ldr	r0, [pc, #56]	@ (80024ac <HAL_QSPI_MspInit+0x118>)
 8002472:	f004 fe65 	bl	8007140 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 8002476:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 800247a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800247c:	2302      	movs	r3, #2
 800247e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002480:	2300      	movs	r3, #0
 8002482:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002484:	2303      	movs	r3, #3
 8002486:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002488:	2309      	movs	r3, #9
 800248a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800248c:	f107 031c 	add.w	r3, r7, #28
 8002490:	4619      	mov	r1, r3
 8002492:	4807      	ldr	r0, [pc, #28]	@ (80024b0 <HAL_QSPI_MspInit+0x11c>)
 8002494:	f004 fe54 	bl	8007140 <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 8002498:	bf00      	nop
 800249a:	3730      	adds	r7, #48	@ 0x30
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}
 80024a0:	a0001000 	.word	0xa0001000
 80024a4:	40023800 	.word	0x40023800
 80024a8:	40021000 	.word	0x40021000
 80024ac:	40020400 	.word	0x40020400
 80024b0:	40020c00 	.word	0x40020c00

080024b4 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b0a4      	sub	sp, #144	@ 0x90
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80024bc:	f107 030c 	add.w	r3, r7, #12
 80024c0:	2284      	movs	r2, #132	@ 0x84
 80024c2:	2100      	movs	r1, #0
 80024c4:	4618      	mov	r0, r3
 80024c6:	f015 fba9 	bl	8017c1c <memset>
  if(hrtc->Instance==RTC)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4a0e      	ldr	r2, [pc, #56]	@ (8002508 <HAL_RTC_MspInit+0x54>)
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d114      	bne.n	80024fe <HAL_RTC_MspInit+0x4a>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80024d4:	2320      	movs	r3, #32
 80024d6:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80024d8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80024dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80024de:	f107 030c 	add.w	r3, r7, #12
 80024e2:	4618      	mov	r0, r3
 80024e4:	f009 f978 	bl	800b7d8 <HAL_RCCEx_PeriphCLKConfig>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d001      	beq.n	80024f2 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 80024ee:	f7ff fb81 	bl	8001bf4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80024f2:	4b06      	ldr	r3, [pc, #24]	@ (800250c <HAL_RTC_MspInit+0x58>)
 80024f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024f6:	4a05      	ldr	r2, [pc, #20]	@ (800250c <HAL_RTC_MspInit+0x58>)
 80024f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80024fc:	6713      	str	r3, [r2, #112]	@ 0x70

    /* USER CODE END RTC_MspInit 1 */

  }

}
 80024fe:	bf00      	nop
 8002500:	3790      	adds	r7, #144	@ 0x90
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}
 8002506:	bf00      	nop
 8002508:	40002800 	.word	0x40002800
 800250c:	40023800 	.word	0x40023800

08002510 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b08a      	sub	sp, #40	@ 0x28
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002518:	f107 0314 	add.w	r3, r7, #20
 800251c:	2200      	movs	r2, #0
 800251e:	601a      	str	r2, [r3, #0]
 8002520:	605a      	str	r2, [r3, #4]
 8002522:	609a      	str	r2, [r3, #8]
 8002524:	60da      	str	r2, [r3, #12]
 8002526:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a25      	ldr	r2, [pc, #148]	@ (80025c4 <HAL_SD_MspInit+0xb4>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d144      	bne.n	80025bc <HAL_SD_MspInit+0xac>
  {
    /* USER CODE BEGIN SDMMC1_MspInit 0 */

    /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8002532:	4b25      	ldr	r3, [pc, #148]	@ (80025c8 <HAL_SD_MspInit+0xb8>)
 8002534:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002536:	4a24      	ldr	r2, [pc, #144]	@ (80025c8 <HAL_SD_MspInit+0xb8>)
 8002538:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800253c:	6453      	str	r3, [r2, #68]	@ 0x44
 800253e:	4b22      	ldr	r3, [pc, #136]	@ (80025c8 <HAL_SD_MspInit+0xb8>)
 8002540:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002542:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002546:	613b      	str	r3, [r7, #16]
 8002548:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800254a:	4b1f      	ldr	r3, [pc, #124]	@ (80025c8 <HAL_SD_MspInit+0xb8>)
 800254c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800254e:	4a1e      	ldr	r2, [pc, #120]	@ (80025c8 <HAL_SD_MspInit+0xb8>)
 8002550:	f043 0304 	orr.w	r3, r3, #4
 8002554:	6313      	str	r3, [r2, #48]	@ 0x30
 8002556:	4b1c      	ldr	r3, [pc, #112]	@ (80025c8 <HAL_SD_MspInit+0xb8>)
 8002558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800255a:	f003 0304 	and.w	r3, r3, #4
 800255e:	60fb      	str	r3, [r7, #12]
 8002560:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002562:	4b19      	ldr	r3, [pc, #100]	@ (80025c8 <HAL_SD_MspInit+0xb8>)
 8002564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002566:	4a18      	ldr	r2, [pc, #96]	@ (80025c8 <HAL_SD_MspInit+0xb8>)
 8002568:	f043 0308 	orr.w	r3, r3, #8
 800256c:	6313      	str	r3, [r2, #48]	@ 0x30
 800256e:	4b16      	ldr	r3, [pc, #88]	@ (80025c8 <HAL_SD_MspInit+0xb8>)
 8002570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002572:	f003 0308 	and.w	r3, r3, #8
 8002576:	60bb      	str	r3, [r7, #8]
 8002578:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PD2     ------> SDMMC1_CMD
    PC9     ------> SDMMC1_D1
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 800257a:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 800257e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002580:	2302      	movs	r3, #2
 8002582:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002584:	2300      	movs	r3, #0
 8002586:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002588:	2303      	movs	r3, #3
 800258a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800258c:	230c      	movs	r3, #12
 800258e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002590:	f107 0314 	add.w	r3, r7, #20
 8002594:	4619      	mov	r1, r3
 8002596:	480d      	ldr	r0, [pc, #52]	@ (80025cc <HAL_SD_MspInit+0xbc>)
 8002598:	f004 fdd2 	bl	8007140 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 800259c:	2304      	movs	r3, #4
 800259e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025a0:	2302      	movs	r3, #2
 80025a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025a4:	2300      	movs	r3, #0
 80025a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025a8:	2303      	movs	r3, #3
 80025aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80025ac:	230c      	movs	r3, #12
 80025ae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 80025b0:	f107 0314 	add.w	r3, r7, #20
 80025b4:	4619      	mov	r1, r3
 80025b6:	4806      	ldr	r0, [pc, #24]	@ (80025d0 <HAL_SD_MspInit+0xc0>)
 80025b8:	f004 fdc2 	bl	8007140 <HAL_GPIO_Init>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 80025bc:	bf00      	nop
 80025be:	3728      	adds	r7, #40	@ 0x28
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}
 80025c4:	40012c00 	.word	0x40012c00
 80025c8:	40023800 	.word	0x40023800
 80025cc:	40020800 	.word	0x40020800
 80025d0:	40020c00 	.word	0x40020c00

080025d4 <HAL_SPDIFRX_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspdifrx: SPDIFRX handle pointer
  * @retval None
  */
void HAL_SPDIFRX_MspInit(SPDIFRX_HandleTypeDef* hspdifrx)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b0aa      	sub	sp, #168	@ 0xa8
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025dc:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80025e0:	2200      	movs	r2, #0
 80025e2:	601a      	str	r2, [r3, #0]
 80025e4:	605a      	str	r2, [r3, #4]
 80025e6:	609a      	str	r2, [r3, #8]
 80025e8:	60da      	str	r2, [r3, #12]
 80025ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80025ec:	f107 0310 	add.w	r3, r7, #16
 80025f0:	2284      	movs	r2, #132	@ 0x84
 80025f2:	2100      	movs	r1, #0
 80025f4:	4618      	mov	r0, r3
 80025f6:	f015 fb11 	bl	8017c1c <memset>
  if(hspdifrx->Instance==SPDIFRX)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f1b3 2f40 	cmp.w	r3, #1073758208	@ 0x40004000
 8002602:	d143      	bne.n	800268c <HAL_SPDIFRX_MspInit+0xb8>

    /* USER CODE END SPDIFRX_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPDIFRX;
 8002604:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002608:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 100;
 800260a:	2364      	movs	r3, #100	@ 0x64
 800260c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLP_DIV2;
 800260e:	2302      	movs	r3, #2
 8002610:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8002612:	2302      	movs	r3, #2
 8002614:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 8002616:	2302      	movs	r3, #2
 8002618:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2SDivQ = 1;
 800261a:	2301      	movs	r3, #1
 800261c:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800261e:	f107 0310 	add.w	r3, r7, #16
 8002622:	4618      	mov	r0, r3
 8002624:	f009 f8d8 	bl	800b7d8 <HAL_RCCEx_PeriphCLKConfig>
 8002628:	4603      	mov	r3, r0
 800262a:	2b00      	cmp	r3, #0
 800262c:	d001      	beq.n	8002632 <HAL_SPDIFRX_MspInit+0x5e>
    {
      Error_Handler();
 800262e:	f7ff fae1 	bl	8001bf4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPDIFRX_CLK_ENABLE();
 8002632:	4b18      	ldr	r3, [pc, #96]	@ (8002694 <HAL_SPDIFRX_MspInit+0xc0>)
 8002634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002636:	4a17      	ldr	r2, [pc, #92]	@ (8002694 <HAL_SPDIFRX_MspInit+0xc0>)
 8002638:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800263c:	6413      	str	r3, [r2, #64]	@ 0x40
 800263e:	4b15      	ldr	r3, [pc, #84]	@ (8002694 <HAL_SPDIFRX_MspInit+0xc0>)
 8002640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002642:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002646:	60fb      	str	r3, [r7, #12]
 8002648:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800264a:	4b12      	ldr	r3, [pc, #72]	@ (8002694 <HAL_SPDIFRX_MspInit+0xc0>)
 800264c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800264e:	4a11      	ldr	r2, [pc, #68]	@ (8002694 <HAL_SPDIFRX_MspInit+0xc0>)
 8002650:	f043 0308 	orr.w	r3, r3, #8
 8002654:	6313      	str	r3, [r2, #48]	@ 0x30
 8002656:	4b0f      	ldr	r3, [pc, #60]	@ (8002694 <HAL_SPDIFRX_MspInit+0xc0>)
 8002658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800265a:	f003 0308 	and.w	r3, r3, #8
 800265e:	60bb      	str	r3, [r7, #8]
 8002660:	68bb      	ldr	r3, [r7, #8]
    /**SPDIFRX GPIO Configuration
    PD7     ------> SPDIFRX_IN0
    */
    GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 8002662:	2380      	movs	r3, #128	@ 0x80
 8002664:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002668:	2302      	movs	r3, #2
 800266a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800266e:	2300      	movs	r3, #0
 8002670:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002674:	2300      	movs	r3, #0
 8002676:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 800267a:	2308      	movs	r3, #8
 800267c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 8002680:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002684:	4619      	mov	r1, r3
 8002686:	4804      	ldr	r0, [pc, #16]	@ (8002698 <HAL_SPDIFRX_MspInit+0xc4>)
 8002688:	f004 fd5a 	bl	8007140 <HAL_GPIO_Init>

    /* USER CODE END SPDIFRX_MspInit 1 */

  }

}
 800268c:	bf00      	nop
 800268e:	37a8      	adds	r7, #168	@ 0xa8
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}
 8002694:	40023800 	.word	0x40023800
 8002698:	40020c00 	.word	0x40020c00

0800269c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b08a      	sub	sp, #40	@ 0x28
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026a4:	f107 0314 	add.w	r3, r7, #20
 80026a8:	2200      	movs	r2, #0
 80026aa:	601a      	str	r2, [r3, #0]
 80026ac:	605a      	str	r2, [r3, #4]
 80026ae:	609a      	str	r2, [r3, #8]
 80026b0:	60da      	str	r2, [r3, #12]
 80026b2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a25      	ldr	r2, [pc, #148]	@ (8002750 <HAL_SPI_MspInit+0xb4>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d144      	bne.n	8002748 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80026be:	4b25      	ldr	r3, [pc, #148]	@ (8002754 <HAL_SPI_MspInit+0xb8>)
 80026c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026c2:	4a24      	ldr	r2, [pc, #144]	@ (8002754 <HAL_SPI_MspInit+0xb8>)
 80026c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80026c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80026ca:	4b22      	ldr	r3, [pc, #136]	@ (8002754 <HAL_SPI_MspInit+0xb8>)
 80026cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026d2:	613b      	str	r3, [r7, #16]
 80026d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 80026d6:	4b1f      	ldr	r3, [pc, #124]	@ (8002754 <HAL_SPI_MspInit+0xb8>)
 80026d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026da:	4a1e      	ldr	r2, [pc, #120]	@ (8002754 <HAL_SPI_MspInit+0xb8>)
 80026dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80026e2:	4b1c      	ldr	r3, [pc, #112]	@ (8002754 <HAL_SPI_MspInit+0xb8>)
 80026e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026ea:	60fb      	str	r3, [r7, #12]
 80026ec:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026ee:	4b19      	ldr	r3, [pc, #100]	@ (8002754 <HAL_SPI_MspInit+0xb8>)
 80026f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026f2:	4a18      	ldr	r2, [pc, #96]	@ (8002754 <HAL_SPI_MspInit+0xb8>)
 80026f4:	f043 0302 	orr.w	r3, r3, #2
 80026f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80026fa:	4b16      	ldr	r3, [pc, #88]	@ (8002754 <HAL_SPI_MspInit+0xb8>)
 80026fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026fe:	f003 0302 	and.w	r3, r3, #2
 8002702:	60bb      	str	r3, [r7, #8]
 8002704:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PI1     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = ARDUINO_SCK_D13_Pin;
 8002706:	2302      	movs	r3, #2
 8002708:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800270a:	2302      	movs	r3, #2
 800270c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800270e:	2300      	movs	r3, #0
 8002710:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002712:	2300      	movs	r3, #0
 8002714:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002716:	2305      	movs	r3, #5
 8002718:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 800271a:	f107 0314 	add.w	r3, r7, #20
 800271e:	4619      	mov	r1, r3
 8002720:	480d      	ldr	r0, [pc, #52]	@ (8002758 <HAL_SPI_MspInit+0xbc>)
 8002722:	f004 fd0d 	bl	8007140 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 8002726:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800272a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800272c:	2302      	movs	r3, #2
 800272e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002730:	2300      	movs	r3, #0
 8002732:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002734:	2300      	movs	r3, #0
 8002736:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002738:	2305      	movs	r3, #5
 800273a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800273c:	f107 0314 	add.w	r3, r7, #20
 8002740:	4619      	mov	r1, r3
 8002742:	4806      	ldr	r0, [pc, #24]	@ (800275c <HAL_SPI_MspInit+0xc0>)
 8002744:	f004 fcfc 	bl	8007140 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8002748:	bf00      	nop
 800274a:	3728      	adds	r7, #40	@ 0x28
 800274c:	46bd      	mov	sp, r7
 800274e:	bd80      	pop	{r7, pc}
 8002750:	40003800 	.word	0x40003800
 8002754:	40023800 	.word	0x40023800
 8002758:	40022000 	.word	0x40022000
 800275c:	40020400 	.word	0x40020400

08002760 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002760:	b480      	push	{r7}
 8002762:	b089      	sub	sp, #36	@ 0x24
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a2e      	ldr	r2, [pc, #184]	@ (8002828 <HAL_TIM_Base_MspInit+0xc8>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d10c      	bne.n	800278c <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002772:	4b2e      	ldr	r3, [pc, #184]	@ (800282c <HAL_TIM_Base_MspInit+0xcc>)
 8002774:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002776:	4a2d      	ldr	r2, [pc, #180]	@ (800282c <HAL_TIM_Base_MspInit+0xcc>)
 8002778:	f043 0301 	orr.w	r3, r3, #1
 800277c:	6453      	str	r3, [r2, #68]	@ 0x44
 800277e:	4b2b      	ldr	r3, [pc, #172]	@ (800282c <HAL_TIM_Base_MspInit+0xcc>)
 8002780:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002782:	f003 0301 	and.w	r3, r3, #1
 8002786:	61fb      	str	r3, [r7, #28]
 8002788:	69fb      	ldr	r3, [r7, #28]
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 800278a:	e046      	b.n	800281a <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM2)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002794:	d10c      	bne.n	80027b0 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002796:	4b25      	ldr	r3, [pc, #148]	@ (800282c <HAL_TIM_Base_MspInit+0xcc>)
 8002798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800279a:	4a24      	ldr	r2, [pc, #144]	@ (800282c <HAL_TIM_Base_MspInit+0xcc>)
 800279c:	f043 0301 	orr.w	r3, r3, #1
 80027a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80027a2:	4b22      	ldr	r3, [pc, #136]	@ (800282c <HAL_TIM_Base_MspInit+0xcc>)
 80027a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027a6:	f003 0301 	and.w	r3, r3, #1
 80027aa:	61bb      	str	r3, [r7, #24]
 80027ac:	69bb      	ldr	r3, [r7, #24]
}
 80027ae:	e034      	b.n	800281a <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM3)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a1e      	ldr	r2, [pc, #120]	@ (8002830 <HAL_TIM_Base_MspInit+0xd0>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d10c      	bne.n	80027d4 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80027ba:	4b1c      	ldr	r3, [pc, #112]	@ (800282c <HAL_TIM_Base_MspInit+0xcc>)
 80027bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027be:	4a1b      	ldr	r2, [pc, #108]	@ (800282c <HAL_TIM_Base_MspInit+0xcc>)
 80027c0:	f043 0302 	orr.w	r3, r3, #2
 80027c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80027c6:	4b19      	ldr	r3, [pc, #100]	@ (800282c <HAL_TIM_Base_MspInit+0xcc>)
 80027c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ca:	f003 0302 	and.w	r3, r3, #2
 80027ce:	617b      	str	r3, [r7, #20]
 80027d0:	697b      	ldr	r3, [r7, #20]
}
 80027d2:	e022      	b.n	800281a <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM5)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4a16      	ldr	r2, [pc, #88]	@ (8002834 <HAL_TIM_Base_MspInit+0xd4>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d10c      	bne.n	80027f8 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80027de:	4b13      	ldr	r3, [pc, #76]	@ (800282c <HAL_TIM_Base_MspInit+0xcc>)
 80027e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027e2:	4a12      	ldr	r2, [pc, #72]	@ (800282c <HAL_TIM_Base_MspInit+0xcc>)
 80027e4:	f043 0308 	orr.w	r3, r3, #8
 80027e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80027ea:	4b10      	ldr	r3, [pc, #64]	@ (800282c <HAL_TIM_Base_MspInit+0xcc>)
 80027ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ee:	f003 0308 	and.w	r3, r3, #8
 80027f2:	613b      	str	r3, [r7, #16]
 80027f4:	693b      	ldr	r3, [r7, #16]
}
 80027f6:	e010      	b.n	800281a <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM8)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4a0e      	ldr	r2, [pc, #56]	@ (8002838 <HAL_TIM_Base_MspInit+0xd8>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d10b      	bne.n	800281a <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002802:	4b0a      	ldr	r3, [pc, #40]	@ (800282c <HAL_TIM_Base_MspInit+0xcc>)
 8002804:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002806:	4a09      	ldr	r2, [pc, #36]	@ (800282c <HAL_TIM_Base_MspInit+0xcc>)
 8002808:	f043 0302 	orr.w	r3, r3, #2
 800280c:	6453      	str	r3, [r2, #68]	@ 0x44
 800280e:	4b07      	ldr	r3, [pc, #28]	@ (800282c <HAL_TIM_Base_MspInit+0xcc>)
 8002810:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002812:	f003 0302 	and.w	r3, r3, #2
 8002816:	60fb      	str	r3, [r7, #12]
 8002818:	68fb      	ldr	r3, [r7, #12]
}
 800281a:	bf00      	nop
 800281c:	3724      	adds	r7, #36	@ 0x24
 800281e:	46bd      	mov	sp, r7
 8002820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002824:	4770      	bx	lr
 8002826:	bf00      	nop
 8002828:	40010000 	.word	0x40010000
 800282c:	40023800 	.word	0x40023800
 8002830:	40000400 	.word	0x40000400
 8002834:	40000c00 	.word	0x40000c00
 8002838:	40010400 	.word	0x40010400

0800283c <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800283c:	b480      	push	{r7}
 800283e:	b085      	sub	sp, #20
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM12)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a0a      	ldr	r2, [pc, #40]	@ (8002874 <HAL_TIM_PWM_MspInit+0x38>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d10b      	bne.n	8002866 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM12_MspInit 0 */

    /* USER CODE END TIM12_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 800284e:	4b0a      	ldr	r3, [pc, #40]	@ (8002878 <HAL_TIM_PWM_MspInit+0x3c>)
 8002850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002852:	4a09      	ldr	r2, [pc, #36]	@ (8002878 <HAL_TIM_PWM_MspInit+0x3c>)
 8002854:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002858:	6413      	str	r3, [r2, #64]	@ 0x40
 800285a:	4b07      	ldr	r3, [pc, #28]	@ (8002878 <HAL_TIM_PWM_MspInit+0x3c>)
 800285c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800285e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002862:	60fb      	str	r3, [r7, #12]
 8002864:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM12_MspInit 1 */

  }

}
 8002866:	bf00      	nop
 8002868:	3714      	adds	r7, #20
 800286a:	46bd      	mov	sp, r7
 800286c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002870:	4770      	bx	lr
 8002872:	bf00      	nop
 8002874:	40001800 	.word	0x40001800
 8002878:	40023800 	.word	0x40023800

0800287c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b08c      	sub	sp, #48	@ 0x30
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002884:	f107 031c 	add.w	r3, r7, #28
 8002888:	2200      	movs	r2, #0
 800288a:	601a      	str	r2, [r3, #0]
 800288c:	605a      	str	r2, [r3, #4]
 800288e:	609a      	str	r2, [r3, #8]
 8002890:	60da      	str	r2, [r3, #12]
 8002892:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a56      	ldr	r2, [pc, #344]	@ (80029f4 <HAL_TIM_MspPostInit+0x178>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d11d      	bne.n	80028da <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800289e:	4b56      	ldr	r3, [pc, #344]	@ (80029f8 <HAL_TIM_MspPostInit+0x17c>)
 80028a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a2:	4a55      	ldr	r2, [pc, #340]	@ (80029f8 <HAL_TIM_MspPostInit+0x17c>)
 80028a4:	f043 0301 	orr.w	r3, r3, #1
 80028a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80028aa:	4b53      	ldr	r3, [pc, #332]	@ (80029f8 <HAL_TIM_MspPostInit+0x17c>)
 80028ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ae:	f003 0301 	and.w	r3, r3, #1
 80028b2:	61bb      	str	r3, [r7, #24]
 80028b4:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 80028b6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80028ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028bc:	2302      	movs	r3, #2
 80028be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c0:	2300      	movs	r3, #0
 80028c2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028c4:	2300      	movs	r3, #0
 80028c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80028c8:	2301      	movs	r3, #1
 80028ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 80028cc:	f107 031c 	add.w	r3, r7, #28
 80028d0:	4619      	mov	r1, r3
 80028d2:	484a      	ldr	r0, [pc, #296]	@ (80029fc <HAL_TIM_MspPostInit+0x180>)
 80028d4:	f004 fc34 	bl	8007140 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM12_MspPostInit 1 */

    /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 80028d8:	e087      	b.n	80029ea <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM2)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028e2:	d11d      	bne.n	8002920 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028e4:	4b44      	ldr	r3, [pc, #272]	@ (80029f8 <HAL_TIM_MspPostInit+0x17c>)
 80028e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028e8:	4a43      	ldr	r2, [pc, #268]	@ (80029f8 <HAL_TIM_MspPostInit+0x17c>)
 80028ea:	f043 0301 	orr.w	r3, r3, #1
 80028ee:	6313      	str	r3, [r2, #48]	@ 0x30
 80028f0:	4b41      	ldr	r3, [pc, #260]	@ (80029f8 <HAL_TIM_MspPostInit+0x17c>)
 80028f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028f4:	f003 0301 	and.w	r3, r3, #1
 80028f8:	617b      	str	r3, [r7, #20]
 80028fa:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 80028fc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002900:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002902:	2302      	movs	r3, #2
 8002904:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002906:	2300      	movs	r3, #0
 8002908:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800290a:	2300      	movs	r3, #0
 800290c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800290e:	2301      	movs	r3, #1
 8002910:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 8002912:	f107 031c 	add.w	r3, r7, #28
 8002916:	4619      	mov	r1, r3
 8002918:	4838      	ldr	r0, [pc, #224]	@ (80029fc <HAL_TIM_MspPostInit+0x180>)
 800291a:	f004 fc11 	bl	8007140 <HAL_GPIO_Init>
}
 800291e:	e064      	b.n	80029ea <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM3)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a36      	ldr	r2, [pc, #216]	@ (8002a00 <HAL_TIM_MspPostInit+0x184>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d11c      	bne.n	8002964 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800292a:	4b33      	ldr	r3, [pc, #204]	@ (80029f8 <HAL_TIM_MspPostInit+0x17c>)
 800292c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800292e:	4a32      	ldr	r2, [pc, #200]	@ (80029f8 <HAL_TIM_MspPostInit+0x17c>)
 8002930:	f043 0302 	orr.w	r3, r3, #2
 8002934:	6313      	str	r3, [r2, #48]	@ 0x30
 8002936:	4b30      	ldr	r3, [pc, #192]	@ (80029f8 <HAL_TIM_MspPostInit+0x17c>)
 8002938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800293a:	f003 0302 	and.w	r3, r3, #2
 800293e:	613b      	str	r3, [r7, #16]
 8002940:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 8002942:	2310      	movs	r3, #16
 8002944:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002946:	2302      	movs	r3, #2
 8002948:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800294a:	2300      	movs	r3, #0
 800294c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800294e:	2300      	movs	r3, #0
 8002950:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002952:	2302      	movs	r3, #2
 8002954:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 8002956:	f107 031c 	add.w	r3, r7, #28
 800295a:	4619      	mov	r1, r3
 800295c:	4829      	ldr	r0, [pc, #164]	@ (8002a04 <HAL_TIM_MspPostInit+0x188>)
 800295e:	f004 fbef 	bl	8007140 <HAL_GPIO_Init>
}
 8002962:	e042      	b.n	80029ea <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM5)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a27      	ldr	r2, [pc, #156]	@ (8002a08 <HAL_TIM_MspPostInit+0x18c>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d11c      	bne.n	80029a8 <HAL_TIM_MspPostInit+0x12c>
    __HAL_RCC_GPIOI_CLK_ENABLE();
 800296e:	4b22      	ldr	r3, [pc, #136]	@ (80029f8 <HAL_TIM_MspPostInit+0x17c>)
 8002970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002972:	4a21      	ldr	r2, [pc, #132]	@ (80029f8 <HAL_TIM_MspPostInit+0x17c>)
 8002974:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002978:	6313      	str	r3, [r2, #48]	@ 0x30
 800297a:	4b1f      	ldr	r3, [pc, #124]	@ (80029f8 <HAL_TIM_MspPostInit+0x17c>)
 800297c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800297e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002982:	60fb      	str	r3, [r7, #12]
 8002984:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 8002986:	2301      	movs	r3, #1
 8002988:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800298a:	2302      	movs	r3, #2
 800298c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800298e:	2300      	movs	r3, #0
 8002990:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002992:	2300      	movs	r3, #0
 8002994:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002996:	2302      	movs	r3, #2
 8002998:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 800299a:	f107 031c 	add.w	r3, r7, #28
 800299e:	4619      	mov	r1, r3
 80029a0:	481a      	ldr	r0, [pc, #104]	@ (8002a0c <HAL_TIM_MspPostInit+0x190>)
 80029a2:	f004 fbcd 	bl	8007140 <HAL_GPIO_Init>
}
 80029a6:	e020      	b.n	80029ea <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM12)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a18      	ldr	r2, [pc, #96]	@ (8002a10 <HAL_TIM_MspPostInit+0x194>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d11b      	bne.n	80029ea <HAL_TIM_MspPostInit+0x16e>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80029b2:	4b11      	ldr	r3, [pc, #68]	@ (80029f8 <HAL_TIM_MspPostInit+0x17c>)
 80029b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029b6:	4a10      	ldr	r2, [pc, #64]	@ (80029f8 <HAL_TIM_MspPostInit+0x17c>)
 80029b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80029bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80029be:	4b0e      	ldr	r3, [pc, #56]	@ (80029f8 <HAL_TIM_MspPostInit+0x17c>)
 80029c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029c6:	60bb      	str	r3, [r7, #8]
 80029c8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 80029ca:	2340      	movs	r3, #64	@ 0x40
 80029cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ce:	2302      	movs	r3, #2
 80029d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029d2:	2300      	movs	r3, #0
 80029d4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029d6:	2300      	movs	r3, #0
 80029d8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80029da:	2309      	movs	r3, #9
 80029dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 80029de:	f107 031c 	add.w	r3, r7, #28
 80029e2:	4619      	mov	r1, r3
 80029e4:	480b      	ldr	r0, [pc, #44]	@ (8002a14 <HAL_TIM_MspPostInit+0x198>)
 80029e6:	f004 fbab 	bl	8007140 <HAL_GPIO_Init>
}
 80029ea:	bf00      	nop
 80029ec:	3730      	adds	r7, #48	@ 0x30
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}
 80029f2:	bf00      	nop
 80029f4:	40010000 	.word	0x40010000
 80029f8:	40023800 	.word	0x40023800
 80029fc:	40020000 	.word	0x40020000
 8002a00:	40000400 	.word	0x40000400
 8002a04:	40020400 	.word	0x40020400
 8002a08:	40000c00 	.word	0x40000c00
 8002a0c:	40022000 	.word	0x40022000
 8002a10:	40001800 	.word	0x40001800
 8002a14:	40021c00 	.word	0x40021c00

08002a18 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b0ae      	sub	sp, #184	@ 0xb8
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a20:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002a24:	2200      	movs	r2, #0
 8002a26:	601a      	str	r2, [r3, #0]
 8002a28:	605a      	str	r2, [r3, #4]
 8002a2a:	609a      	str	r2, [r3, #8]
 8002a2c:	60da      	str	r2, [r3, #12]
 8002a2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002a30:	f107 0320 	add.w	r3, r7, #32
 8002a34:	2284      	movs	r2, #132	@ 0x84
 8002a36:	2100      	movs	r1, #0
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f015 f8ef 	bl	8017c1c <memset>
  if(huart->Instance==USART1)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a53      	ldr	r2, [pc, #332]	@ (8002b90 <HAL_UART_MspInit+0x178>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d15d      	bne.n	8002b04 <HAL_UART_MspInit+0xec>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002a48:	2340      	movs	r3, #64	@ 0x40
 8002a4a:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002a50:	f107 0320 	add.w	r3, r7, #32
 8002a54:	4618      	mov	r0, r3
 8002a56:	f008 febf 	bl	800b7d8 <HAL_RCCEx_PeriphCLKConfig>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d001      	beq.n	8002a64 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002a60:	f7ff f8c8 	bl	8001bf4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002a64:	4b4b      	ldr	r3, [pc, #300]	@ (8002b94 <HAL_UART_MspInit+0x17c>)
 8002a66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a68:	4a4a      	ldr	r2, [pc, #296]	@ (8002b94 <HAL_UART_MspInit+0x17c>)
 8002a6a:	f043 0310 	orr.w	r3, r3, #16
 8002a6e:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a70:	4b48      	ldr	r3, [pc, #288]	@ (8002b94 <HAL_UART_MspInit+0x17c>)
 8002a72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a74:	f003 0310 	and.w	r3, r3, #16
 8002a78:	61fb      	str	r3, [r7, #28]
 8002a7a:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a7c:	4b45      	ldr	r3, [pc, #276]	@ (8002b94 <HAL_UART_MspInit+0x17c>)
 8002a7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a80:	4a44      	ldr	r2, [pc, #272]	@ (8002b94 <HAL_UART_MspInit+0x17c>)
 8002a82:	f043 0302 	orr.w	r3, r3, #2
 8002a86:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a88:	4b42      	ldr	r3, [pc, #264]	@ (8002b94 <HAL_UART_MspInit+0x17c>)
 8002a8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a8c:	f003 0302 	and.w	r3, r3, #2
 8002a90:	61bb      	str	r3, [r7, #24]
 8002a92:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a94:	4b3f      	ldr	r3, [pc, #252]	@ (8002b94 <HAL_UART_MspInit+0x17c>)
 8002a96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a98:	4a3e      	ldr	r2, [pc, #248]	@ (8002b94 <HAL_UART_MspInit+0x17c>)
 8002a9a:	f043 0301 	orr.w	r3, r3, #1
 8002a9e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002aa0:	4b3c      	ldr	r3, [pc, #240]	@ (8002b94 <HAL_UART_MspInit+0x17c>)
 8002aa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aa4:	f003 0301 	and.w	r3, r3, #1
 8002aa8:	617b      	str	r3, [r7, #20]
 8002aaa:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8002aac:	2380      	movs	r3, #128	@ 0x80
 8002aae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ab2:	2302      	movs	r3, #2
 8002ab4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002ac4:	2307      	movs	r3, #7
 8002ac6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8002aca:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002ace:	4619      	mov	r1, r3
 8002ad0:	4831      	ldr	r0, [pc, #196]	@ (8002b98 <HAL_UART_MspInit+0x180>)
 8002ad2:	f004 fb35 	bl	8007140 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8002ad6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002ada:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ade:	2302      	movs	r3, #2
 8002ae0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002aea:	2300      	movs	r3, #0
 8002aec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002af0:	2307      	movs	r3, #7
 8002af2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8002af6:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002afa:	4619      	mov	r1, r3
 8002afc:	4827      	ldr	r0, [pc, #156]	@ (8002b9c <HAL_UART_MspInit+0x184>)
 8002afe:	f004 fb1f 	bl	8007140 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8002b02:	e040      	b.n	8002b86 <HAL_UART_MspInit+0x16e>
  else if(huart->Instance==USART6)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a25      	ldr	r2, [pc, #148]	@ (8002ba0 <HAL_UART_MspInit+0x188>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d13b      	bne.n	8002b86 <HAL_UART_MspInit+0x16e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8002b0e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002b12:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8002b14:	2300      	movs	r3, #0
 8002b16:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b18:	f107 0320 	add.w	r3, r7, #32
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f008 fe5b 	bl	800b7d8 <HAL_RCCEx_PeriphCLKConfig>
 8002b22:	4603      	mov	r3, r0
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d001      	beq.n	8002b2c <HAL_UART_MspInit+0x114>
      Error_Handler();
 8002b28:	f7ff f864 	bl	8001bf4 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002b2c:	4b19      	ldr	r3, [pc, #100]	@ (8002b94 <HAL_UART_MspInit+0x17c>)
 8002b2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b30:	4a18      	ldr	r2, [pc, #96]	@ (8002b94 <HAL_UART_MspInit+0x17c>)
 8002b32:	f043 0320 	orr.w	r3, r3, #32
 8002b36:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b38:	4b16      	ldr	r3, [pc, #88]	@ (8002b94 <HAL_UART_MspInit+0x17c>)
 8002b3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b3c:	f003 0320 	and.w	r3, r3, #32
 8002b40:	613b      	str	r3, [r7, #16]
 8002b42:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b44:	4b13      	ldr	r3, [pc, #76]	@ (8002b94 <HAL_UART_MspInit+0x17c>)
 8002b46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b48:	4a12      	ldr	r2, [pc, #72]	@ (8002b94 <HAL_UART_MspInit+0x17c>)
 8002b4a:	f043 0304 	orr.w	r3, r3, #4
 8002b4e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b50:	4b10      	ldr	r3, [pc, #64]	@ (8002b94 <HAL_UART_MspInit+0x17c>)
 8002b52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b54:	f003 0304 	and.w	r3, r3, #4
 8002b58:	60fb      	str	r3, [r7, #12]
 8002b5a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8002b5c:	23c0      	movs	r3, #192	@ 0xc0
 8002b5e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b62:	2302      	movs	r3, #2
 8002b64:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b6e:	2303      	movs	r3, #3
 8002b70:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002b74:	2308      	movs	r3, #8
 8002b76:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b7a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002b7e:	4619      	mov	r1, r3
 8002b80:	4808      	ldr	r0, [pc, #32]	@ (8002ba4 <HAL_UART_MspInit+0x18c>)
 8002b82:	f004 fadd 	bl	8007140 <HAL_GPIO_Init>
}
 8002b86:	bf00      	nop
 8002b88:	37b8      	adds	r7, #184	@ 0xb8
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd80      	pop	{r7, pc}
 8002b8e:	bf00      	nop
 8002b90:	40011000 	.word	0x40011000
 8002b94:	40023800 	.word	0x40023800
 8002b98:	40020400 	.word	0x40020400
 8002b9c:	40020000 	.word	0x40020000
 8002ba0:	40011400 	.word	0x40011400
 8002ba4:	40020800 	.word	0x40020800

08002ba8 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b086      	sub	sp, #24
 8002bac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8002bae:	1d3b      	adds	r3, r7, #4
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	601a      	str	r2, [r3, #0]
 8002bb4:	605a      	str	r2, [r3, #4]
 8002bb6:	609a      	str	r2, [r3, #8]
 8002bb8:	60da      	str	r2, [r3, #12]
 8002bba:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8002bbc:	4b3a      	ldr	r3, [pc, #232]	@ (8002ca8 <HAL_FMC_MspInit+0x100>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d16d      	bne.n	8002ca0 <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 8002bc4:	4b38      	ldr	r3, [pc, #224]	@ (8002ca8 <HAL_FMC_MspInit+0x100>)
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8002bca:	4b38      	ldr	r3, [pc, #224]	@ (8002cac <HAL_FMC_MspInit+0x104>)
 8002bcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bce:	4a37      	ldr	r2, [pc, #220]	@ (8002cac <HAL_FMC_MspInit+0x104>)
 8002bd0:	f043 0301 	orr.w	r3, r3, #1
 8002bd4:	6393      	str	r3, [r2, #56]	@ 0x38
 8002bd6:	4b35      	ldr	r3, [pc, #212]	@ (8002cac <HAL_FMC_MspInit+0x104>)
 8002bd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bda:	f003 0301 	and.w	r3, r3, #1
 8002bde:	603b      	str	r3, [r7, #0]
 8002be0:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 8002be2:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8002be6:	607b      	str	r3, [r7, #4]
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002be8:	2302      	movs	r3, #2
 8002bea:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bec:	2300      	movs	r3, #0
 8002bee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bf0:	2303      	movs	r3, #3
 8002bf2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002bf4:	230c      	movs	r3, #12
 8002bf6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002bf8:	1d3b      	adds	r3, r7, #4
 8002bfa:	4619      	mov	r1, r3
 8002bfc:	482c      	ldr	r0, [pc, #176]	@ (8002cb0 <HAL_FMC_MspInit+0x108>)
 8002bfe:	f004 fa9f 	bl	8007140 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 8002c02:	f248 1333 	movw	r3, #33075	@ 0x8133
 8002c06:	607b      	str	r3, [r7, #4]
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c08:	2302      	movs	r3, #2
 8002c0a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c10:	2303      	movs	r3, #3
 8002c12:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002c14:	230c      	movs	r3, #12
 8002c16:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002c18:	1d3b      	adds	r3, r7, #4
 8002c1a:	4619      	mov	r1, r3
 8002c1c:	4825      	ldr	r0, [pc, #148]	@ (8002cb4 <HAL_FMC_MspInit+0x10c>)
 8002c1e:	f004 fa8f 	bl	8007140 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 8002c22:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8002c26:	607b      	str	r3, [r7, #4]
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c28:	2302      	movs	r3, #2
 8002c2a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c30:	2303      	movs	r3, #3
 8002c32:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002c34:	230c      	movs	r3, #12
 8002c36:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c38:	1d3b      	adds	r3, r7, #4
 8002c3a:	4619      	mov	r1, r3
 8002c3c:	481e      	ldr	r0, [pc, #120]	@ (8002cb8 <HAL_FMC_MspInit+0x110>)
 8002c3e:	f004 fa7f 	bl	8007140 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 8002c42:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8002c46:	607b      	str	r3, [r7, #4]
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c48:	2302      	movs	r3, #2
 8002c4a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c50:	2303      	movs	r3, #3
 8002c52:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002c54:	230c      	movs	r3, #12
 8002c56:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002c58:	1d3b      	adds	r3, r7, #4
 8002c5a:	4619      	mov	r1, r3
 8002c5c:	4817      	ldr	r0, [pc, #92]	@ (8002cbc <HAL_FMC_MspInit+0x114>)
 8002c5e:	f004 fa6f 	bl	8007140 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8002c62:	2328      	movs	r3, #40	@ 0x28
 8002c64:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c66:	2302      	movs	r3, #2
 8002c68:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c6e:	2303      	movs	r3, #3
 8002c70:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002c72:	230c      	movs	r3, #12
 8002c74:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002c76:	1d3b      	adds	r3, r7, #4
 8002c78:	4619      	mov	r1, r3
 8002c7a:	4811      	ldr	r0, [pc, #68]	@ (8002cc0 <HAL_FMC_MspInit+0x118>)
 8002c7c:	f004 fa60 	bl	8007140 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8002c80:	2308      	movs	r3, #8
 8002c82:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c84:	2302      	movs	r3, #2
 8002c86:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c8c:	2303      	movs	r3, #3
 8002c8e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002c90:	230c      	movs	r3, #12
 8002c92:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8002c94:	1d3b      	adds	r3, r7, #4
 8002c96:	4619      	mov	r1, r3
 8002c98:	480a      	ldr	r0, [pc, #40]	@ (8002cc4 <HAL_FMC_MspInit+0x11c>)
 8002c9a:	f004 fa51 	bl	8007140 <HAL_GPIO_Init>
 8002c9e:	e000      	b.n	8002ca2 <HAL_FMC_MspInit+0xfa>
    return;
 8002ca0:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8002ca2:	3718      	adds	r7, #24
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd80      	pop	{r7, pc}
 8002ca8:	20013020 	.word	0x20013020
 8002cac:	40023800 	.word	0x40023800
 8002cb0:	40021000 	.word	0x40021000
 8002cb4:	40021800 	.word	0x40021800
 8002cb8:	40020c00 	.word	0x40020c00
 8002cbc:	40021400 	.word	0x40021400
 8002cc0:	40021c00 	.word	0x40021c00
 8002cc4:	40020800 	.word	0x40020800

08002cc8 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b082      	sub	sp, #8
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8002cd0:	f7ff ff6a 	bl	8002ba8 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8002cd4:	bf00      	nop
 8002cd6:	3708      	adds	r7, #8
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}

08002cdc <HAL_SAI_MspInit>:
extern DMA_HandleTypeDef hdma_sai2_b;

static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b08a      	sub	sp, #40	@ 0x28
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a62      	ldr	r2, [pc, #392]	@ (8002e74 <HAL_SAI_MspInit+0x198>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d15c      	bne.n	8002da8 <HAL_SAI_MspInit+0xcc>
    {
    /* Peripheral clock enable */
    if (SAI2_client == 0)
 8002cee:	4b62      	ldr	r3, [pc, #392]	@ (8002e78 <HAL_SAI_MspInit+0x19c>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d10b      	bne.n	8002d0e <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8002cf6:	4b61      	ldr	r3, [pc, #388]	@ (8002e7c <HAL_SAI_MspInit+0x1a0>)
 8002cf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cfa:	4a60      	ldr	r2, [pc, #384]	@ (8002e7c <HAL_SAI_MspInit+0x1a0>)
 8002cfc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002d00:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d02:	4b5e      	ldr	r3, [pc, #376]	@ (8002e7c <HAL_SAI_MspInit+0x1a0>)
 8002d04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d06:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002d0a:	613b      	str	r3, [r7, #16]
 8002d0c:	693b      	ldr	r3, [r7, #16]
    }
    SAI2_client ++;
 8002d0e:	4b5a      	ldr	r3, [pc, #360]	@ (8002e78 <HAL_SAI_MspInit+0x19c>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	3301      	adds	r3, #1
 8002d14:	4a58      	ldr	r2, [pc, #352]	@ (8002e78 <HAL_SAI_MspInit+0x19c>)
 8002d16:	6013      	str	r3, [r2, #0]
    PI4     ------> SAI2_MCLK_A
    PI5     ------> SAI2_SCK_A
    PI7     ------> SAI2_FS_A
    PI6     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 8002d18:	23f0      	movs	r3, #240	@ 0xf0
 8002d1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d1c:	2302      	movs	r3, #2
 8002d1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d20:	2300      	movs	r3, #0
 8002d22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d24:	2300      	movs	r3, #0
 8002d26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8002d28:	230a      	movs	r3, #10
 8002d2a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002d2c:	f107 0314 	add.w	r3, r7, #20
 8002d30:	4619      	mov	r1, r3
 8002d32:	4853      	ldr	r0, [pc, #332]	@ (8002e80 <HAL_SAI_MspInit+0x1a4>)
 8002d34:	f004 fa04 	bl	8007140 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA2_Stream4;
 8002d38:	4b52      	ldr	r3, [pc, #328]	@ (8002e84 <HAL_SAI_MspInit+0x1a8>)
 8002d3a:	4a53      	ldr	r2, [pc, #332]	@ (8002e88 <HAL_SAI_MspInit+0x1ac>)
 8002d3c:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Channel = DMA_CHANNEL_3;
 8002d3e:	4b51      	ldr	r3, [pc, #324]	@ (8002e84 <HAL_SAI_MspInit+0x1a8>)
 8002d40:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8002d44:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002d46:	4b4f      	ldr	r3, [pc, #316]	@ (8002e84 <HAL_SAI_MspInit+0x1a8>)
 8002d48:	2240      	movs	r2, #64	@ 0x40
 8002d4a:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d4c:	4b4d      	ldr	r3, [pc, #308]	@ (8002e84 <HAL_SAI_MspInit+0x1a8>)
 8002d4e:	2200      	movs	r2, #0
 8002d50:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 8002d52:	4b4c      	ldr	r3, [pc, #304]	@ (8002e84 <HAL_SAI_MspInit+0x1a8>)
 8002d54:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002d58:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002d5a:	4b4a      	ldr	r3, [pc, #296]	@ (8002e84 <HAL_SAI_MspInit+0x1a8>)
 8002d5c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002d60:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002d62:	4b48      	ldr	r3, [pc, #288]	@ (8002e84 <HAL_SAI_MspInit+0x1a8>)
 8002d64:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002d68:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 8002d6a:	4b46      	ldr	r3, [pc, #280]	@ (8002e84 <HAL_SAI_MspInit+0x1a8>)
 8002d6c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002d70:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_HIGH;
 8002d72:	4b44      	ldr	r3, [pc, #272]	@ (8002e84 <HAL_SAI_MspInit+0x1a8>)
 8002d74:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002d78:	621a      	str	r2, [r3, #32]
    hdma_sai2_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002d7a:	4b42      	ldr	r3, [pc, #264]	@ (8002e84 <HAL_SAI_MspInit+0x1a8>)
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 8002d80:	4840      	ldr	r0, [pc, #256]	@ (8002e84 <HAL_SAI_MspInit+0x1a8>)
 8002d82:	f003 f8c1 	bl	8005f08 <HAL_DMA_Init>
 8002d86:	4603      	mov	r3, r0
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d001      	beq.n	8002d90 <HAL_SAI_MspInit+0xb4>
    {
      Error_Handler();
 8002d8c:	f7fe ff32 	bl	8001bf4 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_a);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	4a3c      	ldr	r2, [pc, #240]	@ (8002e84 <HAL_SAI_MspInit+0x1a8>)
 8002d94:	671a      	str	r2, [r3, #112]	@ 0x70
 8002d96:	4a3b      	ldr	r2, [pc, #236]	@ (8002e84 <HAL_SAI_MspInit+0x1a8>)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6393      	str	r3, [r2, #56]	@ 0x38

    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_a);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	4a39      	ldr	r2, [pc, #228]	@ (8002e84 <HAL_SAI_MspInit+0x1a8>)
 8002da0:	66da      	str	r2, [r3, #108]	@ 0x6c
 8002da2:	4a38      	ldr	r2, [pc, #224]	@ (8002e84 <HAL_SAI_MspInit+0x1a8>)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6393      	str	r3, [r2, #56]	@ 0x38

    }
    if(hsai->Instance==SAI2_Block_B)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a37      	ldr	r2, [pc, #220]	@ (8002e8c <HAL_SAI_MspInit+0x1b0>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d15c      	bne.n	8002e6c <HAL_SAI_MspInit+0x190>
    {
      /* Peripheral clock enable */
      if (SAI2_client == 0)
 8002db2:	4b31      	ldr	r3, [pc, #196]	@ (8002e78 <HAL_SAI_MspInit+0x19c>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d10b      	bne.n	8002dd2 <HAL_SAI_MspInit+0xf6>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8002dba:	4b30      	ldr	r3, [pc, #192]	@ (8002e7c <HAL_SAI_MspInit+0x1a0>)
 8002dbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dbe:	4a2f      	ldr	r2, [pc, #188]	@ (8002e7c <HAL_SAI_MspInit+0x1a0>)
 8002dc0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002dc4:	6453      	str	r3, [r2, #68]	@ 0x44
 8002dc6:	4b2d      	ldr	r3, [pc, #180]	@ (8002e7c <HAL_SAI_MspInit+0x1a0>)
 8002dc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002dce:	60fb      	str	r3, [r7, #12]
 8002dd0:	68fb      	ldr	r3, [r7, #12]
      }
    SAI2_client ++;
 8002dd2:	4b29      	ldr	r3, [pc, #164]	@ (8002e78 <HAL_SAI_MspInit+0x19c>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	3301      	adds	r3, #1
 8002dd8:	4a27      	ldr	r2, [pc, #156]	@ (8002e78 <HAL_SAI_MspInit+0x19c>)
 8002dda:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PG10     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 8002ddc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002de0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002de2:	2302      	movs	r3, #2
 8002de4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002de6:	2300      	movs	r3, #0
 8002de8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dea:	2300      	movs	r3, #0
 8002dec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8002dee:	230a      	movs	r3, #10
 8002df0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 8002df2:	f107 0314 	add.w	r3, r7, #20
 8002df6:	4619      	mov	r1, r3
 8002df8:	4825      	ldr	r0, [pc, #148]	@ (8002e90 <HAL_SAI_MspInit+0x1b4>)
 8002dfa:	f004 f9a1 	bl	8007140 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA2_Stream6;
 8002dfe:	4b25      	ldr	r3, [pc, #148]	@ (8002e94 <HAL_SAI_MspInit+0x1b8>)
 8002e00:	4a25      	ldr	r2, [pc, #148]	@ (8002e98 <HAL_SAI_MspInit+0x1bc>)
 8002e02:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Channel = DMA_CHANNEL_3;
 8002e04:	4b23      	ldr	r3, [pc, #140]	@ (8002e94 <HAL_SAI_MspInit+0x1b8>)
 8002e06:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8002e0a:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002e0c:	4b21      	ldr	r3, [pc, #132]	@ (8002e94 <HAL_SAI_MspInit+0x1b8>)
 8002e0e:	2200      	movs	r2, #0
 8002e10:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e12:	4b20      	ldr	r3, [pc, #128]	@ (8002e94 <HAL_SAI_MspInit+0x1b8>)
 8002e14:	2200      	movs	r2, #0
 8002e16:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 8002e18:	4b1e      	ldr	r3, [pc, #120]	@ (8002e94 <HAL_SAI_MspInit+0x1b8>)
 8002e1a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002e1e:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002e20:	4b1c      	ldr	r3, [pc, #112]	@ (8002e94 <HAL_SAI_MspInit+0x1b8>)
 8002e22:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002e26:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002e28:	4b1a      	ldr	r3, [pc, #104]	@ (8002e94 <HAL_SAI_MspInit+0x1b8>)
 8002e2a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002e2e:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 8002e30:	4b18      	ldr	r3, [pc, #96]	@ (8002e94 <HAL_SAI_MspInit+0x1b8>)
 8002e32:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002e36:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_LOW;
 8002e38:	4b16      	ldr	r3, [pc, #88]	@ (8002e94 <HAL_SAI_MspInit+0x1b8>)
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	621a      	str	r2, [r3, #32]
    hdma_sai2_b.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002e3e:	4b15      	ldr	r3, [pc, #84]	@ (8002e94 <HAL_SAI_MspInit+0x1b8>)
 8002e40:	2200      	movs	r2, #0
 8002e42:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 8002e44:	4813      	ldr	r0, [pc, #76]	@ (8002e94 <HAL_SAI_MspInit+0x1b8>)
 8002e46:	f003 f85f 	bl	8005f08 <HAL_DMA_Init>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d001      	beq.n	8002e54 <HAL_SAI_MspInit+0x178>
    {
      Error_Handler();
 8002e50:	f7fe fed0 	bl	8001bf4 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_b);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	4a0f      	ldr	r2, [pc, #60]	@ (8002e94 <HAL_SAI_MspInit+0x1b8>)
 8002e58:	671a      	str	r2, [r3, #112]	@ 0x70
 8002e5a:	4a0e      	ldr	r2, [pc, #56]	@ (8002e94 <HAL_SAI_MspInit+0x1b8>)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_b);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	4a0c      	ldr	r2, [pc, #48]	@ (8002e94 <HAL_SAI_MspInit+0x1b8>)
 8002e64:	66da      	str	r2, [r3, #108]	@ 0x6c
 8002e66:	4a0b      	ldr	r2, [pc, #44]	@ (8002e94 <HAL_SAI_MspInit+0x1b8>)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 8002e6c:	bf00      	nop
 8002e6e:	3728      	adds	r7, #40	@ 0x28
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bd80      	pop	{r7, pc}
 8002e74:	40015c04 	.word	0x40015c04
 8002e78:	20013024 	.word	0x20013024
 8002e7c:	40023800 	.word	0x40023800
 8002e80:	40022000 	.word	0x40022000
 8002e84:	20012b10 	.word	0x20012b10
 8002e88:	40026470 	.word	0x40026470
 8002e8c:	40015c24 	.word	0x40015c24
 8002e90:	40021800 	.word	0x40021800
 8002e94:	20012b70 	.word	0x20012b70
 8002e98:	400264a0 	.word	0x400264a0

08002e9c <HAL_SAI_MspDeInit>:

void HAL_SAI_MspDeInit(SAI_HandleTypeDef* hsai)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b082      	sub	sp, #8
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a23      	ldr	r2, [pc, #140]	@ (8002f38 <HAL_SAI_MspDeInit+0x9c>)
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d11c      	bne.n	8002ee8 <HAL_SAI_MspDeInit+0x4c>
    {
    SAI2_client --;
 8002eae:	4b23      	ldr	r3, [pc, #140]	@ (8002f3c <HAL_SAI_MspDeInit+0xa0>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	3b01      	subs	r3, #1
 8002eb4:	4a21      	ldr	r2, [pc, #132]	@ (8002f3c <HAL_SAI_MspDeInit+0xa0>)
 8002eb6:	6013      	str	r3, [r2, #0]
    if (SAI2_client == 0)
 8002eb8:	4b20      	ldr	r3, [pc, #128]	@ (8002f3c <HAL_SAI_MspDeInit+0xa0>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d105      	bne.n	8002ecc <HAL_SAI_MspDeInit+0x30>
      {
      /* Peripheral clock disable */
       __HAL_RCC_SAI2_CLK_DISABLE();
 8002ec0:	4b1f      	ldr	r3, [pc, #124]	@ (8002f40 <HAL_SAI_MspDeInit+0xa4>)
 8002ec2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ec4:	4a1e      	ldr	r2, [pc, #120]	@ (8002f40 <HAL_SAI_MspDeInit+0xa4>)
 8002ec6:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002eca:	6453      	str	r3, [r2, #68]	@ 0x44
    PI4     ------> SAI2_MCLK_A
    PI5     ------> SAI2_SCK_A
    PI7     ------> SAI2_FS_A
    PI6     ------> SAI2_SD_A
    */
    HAL_GPIO_DeInit(GPIOI, SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin);
 8002ecc:	21f0      	movs	r1, #240	@ 0xf0
 8002ece:	481d      	ldr	r0, [pc, #116]	@ (8002f44 <HAL_SAI_MspDeInit+0xa8>)
 8002ed0:	f004 fae2 	bl	8007498 <HAL_GPIO_DeInit>

    /* SAI2 DMA Deinit */
    HAL_DMA_DeInit(hsai->hdmarx);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ed8:	4618      	mov	r0, r3
 8002eda:	f003 f8c3 	bl	8006064 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hsai->hdmatx);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f003 f8be 	bl	8006064 <HAL_DMA_DeInit>
    }
    if(hsai->Instance==SAI2_Block_B)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a16      	ldr	r2, [pc, #88]	@ (8002f48 <HAL_SAI_MspDeInit+0xac>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d11d      	bne.n	8002f2e <HAL_SAI_MspDeInit+0x92>
    {
    SAI2_client --;
 8002ef2:	4b12      	ldr	r3, [pc, #72]	@ (8002f3c <HAL_SAI_MspDeInit+0xa0>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	3b01      	subs	r3, #1
 8002ef8:	4a10      	ldr	r2, [pc, #64]	@ (8002f3c <HAL_SAI_MspDeInit+0xa0>)
 8002efa:	6013      	str	r3, [r2, #0]
      if (SAI2_client == 0)
 8002efc:	4b0f      	ldr	r3, [pc, #60]	@ (8002f3c <HAL_SAI_MspDeInit+0xa0>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d105      	bne.n	8002f10 <HAL_SAI_MspDeInit+0x74>
      {
      /* Peripheral clock disable */
      __HAL_RCC_SAI2_CLK_DISABLE();
 8002f04:	4b0e      	ldr	r3, [pc, #56]	@ (8002f40 <HAL_SAI_MspDeInit+0xa4>)
 8002f06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f08:	4a0d      	ldr	r2, [pc, #52]	@ (8002f40 <HAL_SAI_MspDeInit+0xa4>)
 8002f0a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002f0e:	6453      	str	r3, [r2, #68]	@ 0x44
      }

    /**SAI2_B_Block_B GPIO Configuration
    PG10     ------> SAI2_SD_B
    */
    HAL_GPIO_DeInit(SAI2_SDB_GPIO_Port, SAI2_SDB_Pin);
 8002f10:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002f14:	480d      	ldr	r0, [pc, #52]	@ (8002f4c <HAL_SAI_MspDeInit+0xb0>)
 8002f16:	f004 fabf 	bl	8007498 <HAL_GPIO_DeInit>

    /* SAI2 DMA Deinit */
    HAL_DMA_DeInit(hsai->hdmarx);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f003 f8a0 	bl	8006064 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hsai->hdmatx);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f003 f89b 	bl	8006064 <HAL_DMA_DeInit>
    }
}
 8002f2e:	bf00      	nop
 8002f30:	3708      	adds	r7, #8
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}
 8002f36:	bf00      	nop
 8002f38:	40015c04 	.word	0x40015c04
 8002f3c:	20013024 	.word	0x20013024
 8002f40:	40023800 	.word	0x40023800
 8002f44:	40022000 	.word	0x40022000
 8002f48:	40015c24 	.word	0x40015c24
 8002f4c:	40021800 	.word	0x40021800

08002f50 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b08e      	sub	sp, #56	@ 0x38
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002f60:	4b33      	ldr	r3, [pc, #204]	@ (8003030 <HAL_InitTick+0xe0>)
 8002f62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f64:	4a32      	ldr	r2, [pc, #200]	@ (8003030 <HAL_InitTick+0xe0>)
 8002f66:	f043 0310 	orr.w	r3, r3, #16
 8002f6a:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f6c:	4b30      	ldr	r3, [pc, #192]	@ (8003030 <HAL_InitTick+0xe0>)
 8002f6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f70:	f003 0310 	and.w	r3, r3, #16
 8002f74:	60fb      	str	r3, [r7, #12]
 8002f76:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002f78:	f107 0210 	add.w	r2, r7, #16
 8002f7c:	f107 0314 	add.w	r3, r7, #20
 8002f80:	4611      	mov	r1, r2
 8002f82:	4618      	mov	r0, r3
 8002f84:	f008 fbf6 	bl	800b774 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002f88:	6a3b      	ldr	r3, [r7, #32]
 8002f8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002f8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d103      	bne.n	8002f9a <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002f92:	f008 fbc7 	bl	800b724 <HAL_RCC_GetPCLK1Freq>
 8002f96:	6378      	str	r0, [r7, #52]	@ 0x34
 8002f98:	e004      	b.n	8002fa4 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002f9a:	f008 fbc3 	bl	800b724 <HAL_RCC_GetPCLK1Freq>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	005b      	lsls	r3, r3, #1
 8002fa2:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002fa4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002fa6:	4a23      	ldr	r2, [pc, #140]	@ (8003034 <HAL_InitTick+0xe4>)
 8002fa8:	fba2 2303 	umull	r2, r3, r2, r3
 8002fac:	0c9b      	lsrs	r3, r3, #18
 8002fae:	3b01      	subs	r3, #1
 8002fb0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002fb2:	4b21      	ldr	r3, [pc, #132]	@ (8003038 <HAL_InitTick+0xe8>)
 8002fb4:	4a21      	ldr	r2, [pc, #132]	@ (800303c <HAL_InitTick+0xec>)
 8002fb6:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002fb8:	4b1f      	ldr	r3, [pc, #124]	@ (8003038 <HAL_InitTick+0xe8>)
 8002fba:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002fbe:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002fc0:	4a1d      	ldr	r2, [pc, #116]	@ (8003038 <HAL_InitTick+0xe8>)
 8002fc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fc4:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002fc6:	4b1c      	ldr	r3, [pc, #112]	@ (8003038 <HAL_InitTick+0xe8>)
 8002fc8:	2200      	movs	r2, #0
 8002fca:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fcc:	4b1a      	ldr	r3, [pc, #104]	@ (8003038 <HAL_InitTick+0xe8>)
 8002fce:	2200      	movs	r2, #0
 8002fd0:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fd2:	4b19      	ldr	r3, [pc, #100]	@ (8003038 <HAL_InitTick+0xe8>)
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8002fd8:	4817      	ldr	r0, [pc, #92]	@ (8003038 <HAL_InitTick+0xe8>)
 8002fda:	f00b fd60 	bl	800ea9e <HAL_TIM_Base_Init>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002fe4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d11b      	bne.n	8003024 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002fec:	4812      	ldr	r0, [pc, #72]	@ (8003038 <HAL_InitTick+0xe8>)
 8002fee:	f00b fdad 	bl	800eb4c <HAL_TIM_Base_Start_IT>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8002ff8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d111      	bne.n	8003024 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003000:	2036      	movs	r0, #54	@ 0x36
 8003002:	f002 fd8f 	bl	8005b24 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2b0f      	cmp	r3, #15
 800300a:	d808      	bhi.n	800301e <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800300c:	2200      	movs	r2, #0
 800300e:	6879      	ldr	r1, [r7, #4]
 8003010:	2036      	movs	r0, #54	@ 0x36
 8003012:	f002 fd6b 	bl	8005aec <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003016:	4a0a      	ldr	r2, [pc, #40]	@ (8003040 <HAL_InitTick+0xf0>)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6013      	str	r3, [r2, #0]
 800301c:	e002      	b.n	8003024 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 800301e:	2301      	movs	r3, #1
 8003020:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8003024:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8003028:	4618      	mov	r0, r3
 800302a:	3738      	adds	r7, #56	@ 0x38
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}
 8003030:	40023800 	.word	0x40023800
 8003034:	431bde83 	.word	0x431bde83
 8003038:	20013028 	.word	0x20013028
 800303c:	40001000 	.word	0x40001000
 8003040:	20012038 	.word	0x20012038

08003044 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003044:	b480      	push	{r7}
 8003046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003048:	bf00      	nop
 800304a:	e7fd      	b.n	8003048 <NMI_Handler+0x4>

0800304c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800304c:	b480      	push	{r7}
 800304e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003050:	bf00      	nop
 8003052:	e7fd      	b.n	8003050 <HardFault_Handler+0x4>

08003054 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003054:	b480      	push	{r7}
 8003056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003058:	bf00      	nop
 800305a:	e7fd      	b.n	8003058 <MemManage_Handler+0x4>

0800305c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800305c:	b480      	push	{r7}
 800305e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003060:	bf00      	nop
 8003062:	e7fd      	b.n	8003060 <BusFault_Handler+0x4>

08003064 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003064:	b480      	push	{r7}
 8003066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003068:	bf00      	nop
 800306a:	e7fd      	b.n	8003068 <UsageFault_Handler+0x4>

0800306c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800306c:	b480      	push	{r7}
 800306e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003070:	bf00      	nop
 8003072:	46bd      	mov	sp, r7
 8003074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003078:	4770      	bx	lr
	...

0800307c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003080:	4802      	ldr	r0, [pc, #8]	@ (800308c <TIM6_DAC_IRQHandler+0x10>)
 8003082:	f00b fe32 	bl	800ecea <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003086:	bf00      	nop
 8003088:	bd80      	pop	{r7, pc}
 800308a:	bf00      	nop
 800308c:	20013028 	.word	0x20013028

08003090 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 8003094:	4802      	ldr	r0, [pc, #8]	@ (80030a0 <DMA2_Stream4_IRQHandler+0x10>)
 8003096:	f003 f8a3 	bl	80061e0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 800309a:	bf00      	nop
 800309c:	bd80      	pop	{r7, pc}
 800309e:	bf00      	nop
 80030a0:	20012b10 	.word	0x20012b10

080030a4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80030a8:	4802      	ldr	r0, [pc, #8]	@ (80030b4 <OTG_FS_IRQHandler+0x10>)
 80030aa:	f004 fdef 	bl	8007c8c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80030ae:	bf00      	nop
 80030b0:	bd80      	pop	{r7, pc}
 80030b2:	bf00      	nop
 80030b4:	2001b7f0 	.word	0x2001b7f0

080030b8 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 80030bc:	4802      	ldr	r0, [pc, #8]	@ (80030c8 <DMA2_Stream6_IRQHandler+0x10>)
 80030be:	f003 f88f 	bl	80061e0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80030c2:	bf00      	nop
 80030c4:	bd80      	pop	{r7, pc}
 80030c6:	bf00      	nop
 80030c8:	20012b70 	.word	0x20012b70

080030cc <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 80030d0:	4802      	ldr	r0, [pc, #8]	@ (80030dc <LTDC_IRQHandler+0x10>)
 80030d2:	f007 fb2d 	bl	800a730 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 80030d6:	bf00      	nop
 80030d8:	bd80      	pop	{r7, pc}
 80030da:	bf00      	nop
 80030dc:	200128f4 	.word	0x200128f4

080030e0 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 80030e4:	4802      	ldr	r0, [pc, #8]	@ (80030f0 <DMA2D_IRQHandler+0x10>)
 80030e6:	f003 fb3b 	bl	8006760 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 80030ea:	bf00      	nop
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	bf00      	nop
 80030f0:	2001275c 	.word	0x2001275c

080030f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b086      	sub	sp, #24
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80030fc:	4a14      	ldr	r2, [pc, #80]	@ (8003150 <_sbrk+0x5c>)
 80030fe:	4b15      	ldr	r3, [pc, #84]	@ (8003154 <_sbrk+0x60>)
 8003100:	1ad3      	subs	r3, r2, r3
 8003102:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003108:	4b13      	ldr	r3, [pc, #76]	@ (8003158 <_sbrk+0x64>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d102      	bne.n	8003116 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003110:	4b11      	ldr	r3, [pc, #68]	@ (8003158 <_sbrk+0x64>)
 8003112:	4a12      	ldr	r2, [pc, #72]	@ (800315c <_sbrk+0x68>)
 8003114:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003116:	4b10      	ldr	r3, [pc, #64]	@ (8003158 <_sbrk+0x64>)
 8003118:	681a      	ldr	r2, [r3, #0]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	4413      	add	r3, r2
 800311e:	693a      	ldr	r2, [r7, #16]
 8003120:	429a      	cmp	r2, r3
 8003122:	d207      	bcs.n	8003134 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003124:	f014 fd92 	bl	8017c4c <__errno>
 8003128:	4603      	mov	r3, r0
 800312a:	220c      	movs	r2, #12
 800312c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800312e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003132:	e009      	b.n	8003148 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003134:	4b08      	ldr	r3, [pc, #32]	@ (8003158 <_sbrk+0x64>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800313a:	4b07      	ldr	r3, [pc, #28]	@ (8003158 <_sbrk+0x64>)
 800313c:	681a      	ldr	r2, [r3, #0]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	4413      	add	r3, r2
 8003142:	4a05      	ldr	r2, [pc, #20]	@ (8003158 <_sbrk+0x64>)
 8003144:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003146:	68fb      	ldr	r3, [r7, #12]
}
 8003148:	4618      	mov	r0, r3
 800314a:	3718      	adds	r7, #24
 800314c:	46bd      	mov	sp, r7
 800314e:	bd80      	pop	{r7, pc}
 8003150:	20010000 	.word	0x20010000
 8003154:	00000400 	.word	0x00000400
 8003158:	20013074 	.word	0x20013074
 800315c:	20000000 	.word	0x20000000

08003160 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003160:	b480      	push	{r7}
 8003162:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003164:	4b06      	ldr	r3, [pc, #24]	@ (8003180 <SystemInit+0x20>)
 8003166:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800316a:	4a05      	ldr	r2, [pc, #20]	@ (8003180 <SystemInit+0x20>)
 800316c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003170:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003174:	bf00      	nop
 8003176:	46bd      	mov	sp, r7
 8003178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317c:	4770      	bx	lr
 800317e:	bf00      	nop
 8003180:	e000ed00 	.word	0xe000ed00

08003184 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003184:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80031bc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003188:	f7ff ffea 	bl	8003160 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800318c:	480c      	ldr	r0, [pc, #48]	@ (80031c0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800318e:	490d      	ldr	r1, [pc, #52]	@ (80031c4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003190:	4a0d      	ldr	r2, [pc, #52]	@ (80031c8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003192:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003194:	e002      	b.n	800319c <LoopCopyDataInit>

08003196 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003196:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003198:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800319a:	3304      	adds	r3, #4

0800319c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800319c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800319e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80031a0:	d3f9      	bcc.n	8003196 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80031a2:	4a0a      	ldr	r2, [pc, #40]	@ (80031cc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80031a4:	4c0a      	ldr	r4, [pc, #40]	@ (80031d0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80031a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80031a8:	e001      	b.n	80031ae <LoopFillZerobss>

080031aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80031aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80031ac:	3204      	adds	r2, #4

080031ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80031ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80031b0:	d3fb      	bcc.n	80031aa <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80031b2:	f014 fd51 	bl	8017c58 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80031b6:	f7fd fa21 	bl	80005fc <main>
  bx  lr    
 80031ba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80031bc:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80031c0:	20012000 	.word	0x20012000
  ldr r1, =_edata
 80031c4:	200120b4 	.word	0x200120b4
  ldr r2, =_sidata
 80031c8:	08017e2c 	.word	0x08017e2c
  ldr r2, =_sbss
 80031cc:	200121f4 	.word	0x200121f4
  ldr r4, =_ebss
 80031d0:	2001bd18 	.word	0x2001bd18

080031d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80031d4:	e7fe      	b.n	80031d4 <ADC_IRQHandler>
	...

080031d8 <wm8994_Init>:
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param AudioFreq: Audio Frequency 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Init(uint16_t DeviceAddr, uint16_t OutputInputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b088      	sub	sp, #32
 80031dc:	af00      	add	r7, sp, #0
 80031de:	607b      	str	r3, [r7, #4]
 80031e0:	4603      	mov	r3, r0
 80031e2:	81fb      	strh	r3, [r7, #14]
 80031e4:	460b      	mov	r3, r1
 80031e6:	81bb      	strh	r3, [r7, #12]
 80031e8:	4613      	mov	r3, r2
 80031ea:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 80031ec:	2300      	movs	r3, #0
 80031ee:	61fb      	str	r3, [r7, #28]
  uint16_t output_device = OutputInputDevice & 0xFF;
 80031f0:	89bb      	ldrh	r3, [r7, #12]
 80031f2:	b2db      	uxtb	r3, r3
 80031f4:	833b      	strh	r3, [r7, #24]
  uint16_t input_device = OutputInputDevice & 0xFF00;
 80031f6:	89bb      	ldrh	r3, [r7, #12]
 80031f8:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80031fc:	82fb      	strh	r3, [r7, #22]
  uint16_t power_mgnt_reg_1 = 0;
 80031fe:	2300      	movs	r3, #0
 8003200:	837b      	strh	r3, [r7, #26]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();
 8003202:	f001 fc71 	bl	8004ae8 <AUDIO_IO_Init>
  /* wm8994 Errata Work-Arounds */
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0003);
 8003206:	89fb      	ldrh	r3, [r7, #14]
 8003208:	b2db      	uxtb	r3, r3
 800320a:	2203      	movs	r2, #3
 800320c:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8003210:	4618      	mov	r0, r3
 8003212:	f001 fafb 	bl	800480c <CODEC_IO_Write>
 8003216:	4603      	mov	r3, r0
 8003218:	461a      	mov	r2, r3
 800321a:	69fb      	ldr	r3, [r7, #28]
 800321c:	4413      	add	r3, r2
 800321e:	61fb      	str	r3, [r7, #28]
  counter += CODEC_IO_Write(DeviceAddr, 0x817, 0x0000);
 8003220:	89fb      	ldrh	r3, [r7, #14]
 8003222:	b2db      	uxtb	r3, r3
 8003224:	2200      	movs	r2, #0
 8003226:	f640 0117 	movw	r1, #2071	@ 0x817
 800322a:	4618      	mov	r0, r3
 800322c:	f001 faee 	bl	800480c <CODEC_IO_Write>
 8003230:	4603      	mov	r3, r0
 8003232:	461a      	mov	r2, r3
 8003234:	69fb      	ldr	r3, [r7, #28]
 8003236:	4413      	add	r3, r2
 8003238:	61fb      	str	r3, [r7, #28]
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0000);
 800323a:	89fb      	ldrh	r3, [r7, #14]
 800323c:	b2db      	uxtb	r3, r3
 800323e:	2200      	movs	r2, #0
 8003240:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8003244:	4618      	mov	r0, r3
 8003246:	f001 fae1 	bl	800480c <CODEC_IO_Write>
 800324a:	4603      	mov	r3, r0
 800324c:	461a      	mov	r2, r3
 800324e:	69fb      	ldr	r3, [r7, #28]
 8003250:	4413      	add	r3, r2
 8003252:	61fb      	str	r3, [r7, #28]

  /* Enable VMID soft start (fast), Start-up Bias Current Enabled */
  counter += CODEC_IO_Write(DeviceAddr, 0x39, 0x006C);
 8003254:	89fb      	ldrh	r3, [r7, #14]
 8003256:	b2db      	uxtb	r3, r3
 8003258:	226c      	movs	r2, #108	@ 0x6c
 800325a:	2139      	movs	r1, #57	@ 0x39
 800325c:	4618      	mov	r0, r3
 800325e:	f001 fad5 	bl	800480c <CODEC_IO_Write>
 8003262:	4603      	mov	r3, r0
 8003264:	461a      	mov	r2, r3
 8003266:	69fb      	ldr	r3, [r7, #28]
 8003268:	4413      	add	r3, r2
 800326a:	61fb      	str	r3, [r7, #28]

    /* Enable bias generator, Enable VMID */
  if (input_device > 0)
 800326c:	8afb      	ldrh	r3, [r7, #22]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d00c      	beq.n	800328c <wm8994_Init+0xb4>
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0013);
 8003272:	89fb      	ldrh	r3, [r7, #14]
 8003274:	b2db      	uxtb	r3, r3
 8003276:	2213      	movs	r2, #19
 8003278:	2101      	movs	r1, #1
 800327a:	4618      	mov	r0, r3
 800327c:	f001 fac6 	bl	800480c <CODEC_IO_Write>
 8003280:	4603      	mov	r3, r0
 8003282:	461a      	mov	r2, r3
 8003284:	69fb      	ldr	r3, [r7, #28]
 8003286:	4413      	add	r3, r2
 8003288:	61fb      	str	r3, [r7, #28]
 800328a:	e00b      	b.n	80032a4 <wm8994_Init+0xcc>
  }
  else
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0003);
 800328c:	89fb      	ldrh	r3, [r7, #14]
 800328e:	b2db      	uxtb	r3, r3
 8003290:	2203      	movs	r2, #3
 8003292:	2101      	movs	r1, #1
 8003294:	4618      	mov	r0, r3
 8003296:	f001 fab9 	bl	800480c <CODEC_IO_Write>
 800329a:	4603      	mov	r3, r0
 800329c:	461a      	mov	r2, r3
 800329e:	69fb      	ldr	r3, [r7, #28]
 80032a0:	4413      	add	r3, r2
 80032a2:	61fb      	str	r3, [r7, #28]
  }

  /* Add Delay */
  AUDIO_IO_Delay(50);
 80032a4:	2032      	movs	r0, #50	@ 0x32
 80032a6:	f001 fc87 	bl	8004bb8 <AUDIO_IO_Delay>

  /* Path Configurations for output */
  if (output_device > 0)
 80032aa:	8b3b      	ldrh	r3, [r7, #24]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	f000 815f 	beq.w	8003570 <wm8994_Init+0x398>
  {
    outputEnabled = 1;
 80032b2:	4bae      	ldr	r3, [pc, #696]	@ (800356c <wm8994_Init+0x394>)
 80032b4:	2201      	movs	r2, #1
 80032b6:	601a      	str	r2, [r3, #0]

    switch (output_device)
 80032b8:	8b3b      	ldrh	r3, [r7, #24]
 80032ba:	2b03      	cmp	r3, #3
 80032bc:	f000 808c 	beq.w	80033d8 <wm8994_Init+0x200>
 80032c0:	2b03      	cmp	r3, #3
 80032c2:	f300 8111 	bgt.w	80034e8 <wm8994_Init+0x310>
 80032c6:	2b01      	cmp	r3, #1
 80032c8:	d002      	beq.n	80032d0 <wm8994_Init+0xf8>
 80032ca:	2b02      	cmp	r3, #2
 80032cc:	d042      	beq.n	8003354 <wm8994_Init+0x17c>
 80032ce:	e10b      	b.n	80034e8 <wm8994_Init+0x310>
    {
    case OUTPUT_DEVICE_SPEAKER:
      /* Enable DAC1 (Left), Enable DAC1 (Right),
      Disable DAC2 (Left), Disable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0C0C);
 80032d0:	89fb      	ldrh	r3, [r7, #14]
 80032d2:	b2db      	uxtb	r3, r3
 80032d4:	f640 420c 	movw	r2, #3084	@ 0xc0c
 80032d8:	2105      	movs	r1, #5
 80032da:	4618      	mov	r0, r3
 80032dc:	f001 fa96 	bl	800480c <CODEC_IO_Write>
 80032e0:	4603      	mov	r3, r0
 80032e2:	461a      	mov	r2, r3
 80032e4:	69fb      	ldr	r3, [r7, #28]
 80032e6:	4413      	add	r3, r2
 80032e8:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0000);
 80032ea:	89fb      	ldrh	r3, [r7, #14]
 80032ec:	b2db      	uxtb	r3, r3
 80032ee:	2200      	movs	r2, #0
 80032f0:	f240 6101 	movw	r1, #1537	@ 0x601
 80032f4:	4618      	mov	r0, r3
 80032f6:	f001 fa89 	bl	800480c <CODEC_IO_Write>
 80032fa:	4603      	mov	r3, r0
 80032fc:	461a      	mov	r2, r3
 80032fe:	69fb      	ldr	r3, [r7, #28]
 8003300:	4413      	add	r3, r2
 8003302:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0000);
 8003304:	89fb      	ldrh	r3, [r7, #14]
 8003306:	b2db      	uxtb	r3, r3
 8003308:	2200      	movs	r2, #0
 800330a:	f240 6102 	movw	r1, #1538	@ 0x602
 800330e:	4618      	mov	r0, r3
 8003310:	f001 fa7c 	bl	800480c <CODEC_IO_Write>
 8003314:	4603      	mov	r3, r0
 8003316:	461a      	mov	r2, r3
 8003318:	69fb      	ldr	r3, [r7, #28]
 800331a:	4413      	add	r3, r2
 800331c:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 800331e:	89fb      	ldrh	r3, [r7, #14]
 8003320:	b2db      	uxtb	r3, r3
 8003322:	2202      	movs	r2, #2
 8003324:	f240 6104 	movw	r1, #1540	@ 0x604
 8003328:	4618      	mov	r0, r3
 800332a:	f001 fa6f 	bl	800480c <CODEC_IO_Write>
 800332e:	4603      	mov	r3, r0
 8003330:	461a      	mov	r2, r3
 8003332:	69fb      	ldr	r3, [r7, #28]
 8003334:	4413      	add	r3, r2
 8003336:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 8003338:	89fb      	ldrh	r3, [r7, #14]
 800333a:	b2db      	uxtb	r3, r3
 800333c:	2202      	movs	r2, #2
 800333e:	f240 6105 	movw	r1, #1541	@ 0x605
 8003342:	4618      	mov	r0, r3
 8003344:	f001 fa62 	bl	800480c <CODEC_IO_Write>
 8003348:	4603      	mov	r3, r0
 800334a:	461a      	mov	r2, r3
 800334c:	69fb      	ldr	r3, [r7, #28]
 800334e:	4413      	add	r3, r2
 8003350:	61fb      	str	r3, [r7, #28]
      break;
 8003352:	e110      	b.n	8003576 <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_HEADPHONE:
      /* Disable DAC1 (Left), Disable DAC1 (Right),
      Enable DAC2 (Left), Enable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8003354:	89fb      	ldrh	r3, [r7, #14]
 8003356:	b2db      	uxtb	r3, r3
 8003358:	f240 3203 	movw	r2, #771	@ 0x303
 800335c:	2105      	movs	r1, #5
 800335e:	4618      	mov	r0, r3
 8003360:	f001 fa54 	bl	800480c <CODEC_IO_Write>
 8003364:	4603      	mov	r3, r0
 8003366:	461a      	mov	r2, r3
 8003368:	69fb      	ldr	r3, [r7, #28]
 800336a:	4413      	add	r3, r2
 800336c:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 800336e:	89fb      	ldrh	r3, [r7, #14]
 8003370:	b2db      	uxtb	r3, r3
 8003372:	2201      	movs	r2, #1
 8003374:	f240 6101 	movw	r1, #1537	@ 0x601
 8003378:	4618      	mov	r0, r3
 800337a:	f001 fa47 	bl	800480c <CODEC_IO_Write>
 800337e:	4603      	mov	r3, r0
 8003380:	461a      	mov	r2, r3
 8003382:	69fb      	ldr	r3, [r7, #28]
 8003384:	4413      	add	r3, r2
 8003386:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8003388:	89fb      	ldrh	r3, [r7, #14]
 800338a:	b2db      	uxtb	r3, r3
 800338c:	2201      	movs	r2, #1
 800338e:	f240 6102 	movw	r1, #1538	@ 0x602
 8003392:	4618      	mov	r0, r3
 8003394:	f001 fa3a 	bl	800480c <CODEC_IO_Write>
 8003398:	4603      	mov	r3, r0
 800339a:	461a      	mov	r2, r3
 800339c:	69fb      	ldr	r3, [r7, #28]
 800339e:	4413      	add	r3, r2
 80033a0:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 80033a2:	89fb      	ldrh	r3, [r7, #14]
 80033a4:	b2db      	uxtb	r3, r3
 80033a6:	2200      	movs	r2, #0
 80033a8:	f240 6104 	movw	r1, #1540	@ 0x604
 80033ac:	4618      	mov	r0, r3
 80033ae:	f001 fa2d 	bl	800480c <CODEC_IO_Write>
 80033b2:	4603      	mov	r3, r0
 80033b4:	461a      	mov	r2, r3
 80033b6:	69fb      	ldr	r3, [r7, #28]
 80033b8:	4413      	add	r3, r2
 80033ba:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 80033bc:	89fb      	ldrh	r3, [r7, #14]
 80033be:	b2db      	uxtb	r3, r3
 80033c0:	2200      	movs	r2, #0
 80033c2:	f240 6105 	movw	r1, #1541	@ 0x605
 80033c6:	4618      	mov	r0, r3
 80033c8:	f001 fa20 	bl	800480c <CODEC_IO_Write>
 80033cc:	4603      	mov	r3, r0
 80033ce:	461a      	mov	r2, r3
 80033d0:	69fb      	ldr	r3, [r7, #28]
 80033d2:	4413      	add	r3, r2
 80033d4:	61fb      	str	r3, [r7, #28]
      break;
 80033d6:	e0ce      	b.n	8003576 <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_BOTH:
      if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 80033d8:	8afb      	ldrh	r3, [r7, #22]
 80033da:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80033de:	d141      	bne.n	8003464 <wm8994_Init+0x28c>
      {
        /* Enable DAC1 (Left), Enable DAC1 (Right),
        also Enable DAC2 (Left), Enable DAC2 (Right)*/
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 80033e0:	89fb      	ldrh	r3, [r7, #14]
 80033e2:	b2db      	uxtb	r3, r3
 80033e4:	f640 720f 	movw	r2, #3855	@ 0xf0f
 80033e8:	2105      	movs	r1, #5
 80033ea:	4618      	mov	r0, r3
 80033ec:	f001 fa0e 	bl	800480c <CODEC_IO_Write>
 80033f0:	4603      	mov	r3, r0
 80033f2:	461a      	mov	r2, r3
 80033f4:	69fb      	ldr	r3, [r7, #28]
 80033f6:	4413      	add	r3, r2
 80033f8:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path
        Enable the AIF1 Timeslot 1 (Left) to DAC 1 (Left) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0003);
 80033fa:	89fb      	ldrh	r3, [r7, #14]
 80033fc:	b2db      	uxtb	r3, r3
 80033fe:	2203      	movs	r2, #3
 8003400:	f240 6101 	movw	r1, #1537	@ 0x601
 8003404:	4618      	mov	r0, r3
 8003406:	f001 fa01 	bl	800480c <CODEC_IO_Write>
 800340a:	4603      	mov	r3, r0
 800340c:	461a      	mov	r2, r3
 800340e:	69fb      	ldr	r3, [r7, #28]
 8003410:	4413      	add	r3, r2
 8003412:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path
        Enable the AIF1 Timeslot 1 (Right) to DAC 1 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0003);
 8003414:	89fb      	ldrh	r3, [r7, #14]
 8003416:	b2db      	uxtb	r3, r3
 8003418:	2203      	movs	r2, #3
 800341a:	f240 6102 	movw	r1, #1538	@ 0x602
 800341e:	4618      	mov	r0, r3
 8003420:	f001 f9f4 	bl	800480c <CODEC_IO_Write>
 8003424:	4603      	mov	r3, r0
 8003426:	461a      	mov	r2, r3
 8003428:	69fb      	ldr	r3, [r7, #28]
 800342a:	4413      	add	r3, r2
 800342c:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Left) to DAC 2 (Left) mixer path
        Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path  */
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0003);
 800342e:	89fb      	ldrh	r3, [r7, #14]
 8003430:	b2db      	uxtb	r3, r3
 8003432:	2203      	movs	r2, #3
 8003434:	f240 6104 	movw	r1, #1540	@ 0x604
 8003438:	4618      	mov	r0, r3
 800343a:	f001 f9e7 	bl	800480c <CODEC_IO_Write>
 800343e:	4603      	mov	r3, r0
 8003440:	461a      	mov	r2, r3
 8003442:	69fb      	ldr	r3, [r7, #28]
 8003444:	4413      	add	r3, r2
 8003446:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Right) to DAC 2 (Right) mixer path
        Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0003);
 8003448:	89fb      	ldrh	r3, [r7, #14]
 800344a:	b2db      	uxtb	r3, r3
 800344c:	2203      	movs	r2, #3
 800344e:	f240 6105 	movw	r1, #1541	@ 0x605
 8003452:	4618      	mov	r0, r3
 8003454:	f001 f9da 	bl	800480c <CODEC_IO_Write>
 8003458:	4603      	mov	r3, r0
 800345a:	461a      	mov	r2, r3
 800345c:	69fb      	ldr	r3, [r7, #28]
 800345e:	4413      	add	r3, r2
 8003460:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
        
        /* Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);      
      }
      break;
 8003462:	e088      	b.n	8003576 <wm8994_Init+0x39e>
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 8003464:	89fb      	ldrh	r3, [r7, #14]
 8003466:	b2db      	uxtb	r3, r3
 8003468:	f640 720f 	movw	r2, #3855	@ 0xf0f
 800346c:	2105      	movs	r1, #5
 800346e:	4618      	mov	r0, r3
 8003470:	f001 f9cc 	bl	800480c <CODEC_IO_Write>
 8003474:	4603      	mov	r3, r0
 8003476:	461a      	mov	r2, r3
 8003478:	69fb      	ldr	r3, [r7, #28]
 800347a:	4413      	add	r3, r2
 800347c:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 800347e:	89fb      	ldrh	r3, [r7, #14]
 8003480:	b2db      	uxtb	r3, r3
 8003482:	2201      	movs	r2, #1
 8003484:	f240 6101 	movw	r1, #1537	@ 0x601
 8003488:	4618      	mov	r0, r3
 800348a:	f001 f9bf 	bl	800480c <CODEC_IO_Write>
 800348e:	4603      	mov	r3, r0
 8003490:	461a      	mov	r2, r3
 8003492:	69fb      	ldr	r3, [r7, #28]
 8003494:	4413      	add	r3, r2
 8003496:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8003498:	89fb      	ldrh	r3, [r7, #14]
 800349a:	b2db      	uxtb	r3, r3
 800349c:	2201      	movs	r2, #1
 800349e:	f240 6102 	movw	r1, #1538	@ 0x602
 80034a2:	4618      	mov	r0, r3
 80034a4:	f001 f9b2 	bl	800480c <CODEC_IO_Write>
 80034a8:	4603      	mov	r3, r0
 80034aa:	461a      	mov	r2, r3
 80034ac:	69fb      	ldr	r3, [r7, #28]
 80034ae:	4413      	add	r3, r2
 80034b0:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 80034b2:	89fb      	ldrh	r3, [r7, #14]
 80034b4:	b2db      	uxtb	r3, r3
 80034b6:	2202      	movs	r2, #2
 80034b8:	f240 6104 	movw	r1, #1540	@ 0x604
 80034bc:	4618      	mov	r0, r3
 80034be:	f001 f9a5 	bl	800480c <CODEC_IO_Write>
 80034c2:	4603      	mov	r3, r0
 80034c4:	461a      	mov	r2, r3
 80034c6:	69fb      	ldr	r3, [r7, #28]
 80034c8:	4413      	add	r3, r2
 80034ca:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);      
 80034cc:	89fb      	ldrh	r3, [r7, #14]
 80034ce:	b2db      	uxtb	r3, r3
 80034d0:	2202      	movs	r2, #2
 80034d2:	f240 6105 	movw	r1, #1541	@ 0x605
 80034d6:	4618      	mov	r0, r3
 80034d8:	f001 f998 	bl	800480c <CODEC_IO_Write>
 80034dc:	4603      	mov	r3, r0
 80034de:	461a      	mov	r2, r3
 80034e0:	69fb      	ldr	r3, [r7, #28]
 80034e2:	4413      	add	r3, r2
 80034e4:	61fb      	str	r3, [r7, #28]
      break;
 80034e6:	e046      	b.n	8003576 <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_AUTO :
    default:
      /* Disable DAC1 (Left), Disable DAC1 (Right),
      Enable DAC2 (Left), Enable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 80034e8:	89fb      	ldrh	r3, [r7, #14]
 80034ea:	b2db      	uxtb	r3, r3
 80034ec:	f240 3203 	movw	r2, #771	@ 0x303
 80034f0:	2105      	movs	r1, #5
 80034f2:	4618      	mov	r0, r3
 80034f4:	f001 f98a 	bl	800480c <CODEC_IO_Write>
 80034f8:	4603      	mov	r3, r0
 80034fa:	461a      	mov	r2, r3
 80034fc:	69fb      	ldr	r3, [r7, #28]
 80034fe:	4413      	add	r3, r2
 8003500:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8003502:	89fb      	ldrh	r3, [r7, #14]
 8003504:	b2db      	uxtb	r3, r3
 8003506:	2201      	movs	r2, #1
 8003508:	f240 6101 	movw	r1, #1537	@ 0x601
 800350c:	4618      	mov	r0, r3
 800350e:	f001 f97d 	bl	800480c <CODEC_IO_Write>
 8003512:	4603      	mov	r3, r0
 8003514:	461a      	mov	r2, r3
 8003516:	69fb      	ldr	r3, [r7, #28]
 8003518:	4413      	add	r3, r2
 800351a:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 800351c:	89fb      	ldrh	r3, [r7, #14]
 800351e:	b2db      	uxtb	r3, r3
 8003520:	2201      	movs	r2, #1
 8003522:	f240 6102 	movw	r1, #1538	@ 0x602
 8003526:	4618      	mov	r0, r3
 8003528:	f001 f970 	bl	800480c <CODEC_IO_Write>
 800352c:	4603      	mov	r3, r0
 800352e:	461a      	mov	r2, r3
 8003530:	69fb      	ldr	r3, [r7, #28]
 8003532:	4413      	add	r3, r2
 8003534:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 8003536:	89fb      	ldrh	r3, [r7, #14]
 8003538:	b2db      	uxtb	r3, r3
 800353a:	2200      	movs	r2, #0
 800353c:	f240 6104 	movw	r1, #1540	@ 0x604
 8003540:	4618      	mov	r0, r3
 8003542:	f001 f963 	bl	800480c <CODEC_IO_Write>
 8003546:	4603      	mov	r3, r0
 8003548:	461a      	mov	r2, r3
 800354a:	69fb      	ldr	r3, [r7, #28]
 800354c:	4413      	add	r3, r2
 800354e:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8003550:	89fb      	ldrh	r3, [r7, #14]
 8003552:	b2db      	uxtb	r3, r3
 8003554:	2200      	movs	r2, #0
 8003556:	f240 6105 	movw	r1, #1541	@ 0x605
 800355a:	4618      	mov	r0, r3
 800355c:	f001 f956 	bl	800480c <CODEC_IO_Write>
 8003560:	4603      	mov	r3, r0
 8003562:	461a      	mov	r2, r3
 8003564:	69fb      	ldr	r3, [r7, #28]
 8003566:	4413      	add	r3, r2
 8003568:	61fb      	str	r3, [r7, #28]
      break;
 800356a:	e004      	b.n	8003576 <wm8994_Init+0x39e>
 800356c:	20013078 	.word	0x20013078
    }
  }
  else
  {
    outputEnabled = 0;
 8003570:	4b99      	ldr	r3, [pc, #612]	@ (80037d8 <wm8994_Init+0x600>)
 8003572:	2200      	movs	r2, #0
 8003574:	601a      	str	r2, [r3, #0]
  }

  /* Path Configurations for input */
  if (input_device > 0)
 8003576:	8afb      	ldrh	r3, [r7, #22]
 8003578:	2b00      	cmp	r3, #0
 800357a:	f000 81ab 	beq.w	80038d4 <wm8994_Init+0x6fc>
  {
    inputEnabled = 1;
 800357e:	4b97      	ldr	r3, [pc, #604]	@ (80037dc <wm8994_Init+0x604>)
 8003580:	2201      	movs	r2, #1
 8003582:	601a      	str	r2, [r3, #0]
    switch (input_device)
 8003584:	8afb      	ldrh	r3, [r7, #22]
 8003586:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800358a:	f000 8129 	beq.w	80037e0 <wm8994_Init+0x608>
 800358e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003592:	f300 819b 	bgt.w	80038cc <wm8994_Init+0x6f4>
 8003596:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800359a:	d05a      	beq.n	8003652 <wm8994_Init+0x47a>
 800359c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80035a0:	f300 8194 	bgt.w	80038cc <wm8994_Init+0x6f4>
 80035a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035a8:	f000 80c6 	beq.w	8003738 <wm8994_Init+0x560>
 80035ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035b0:	f040 818c 	bne.w	80038cc <wm8994_Init+0x6f4>
    {
    case INPUT_DEVICE_DIGITAL_MICROPHONE_2 :
      /* Enable AIF1ADC2 (Left), Enable AIF1ADC2 (Right)
       * Enable DMICDAT2 (Left), Enable DMICDAT2 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0C30);
 80035b4:	89fb      	ldrh	r3, [r7, #14]
 80035b6:	b2db      	uxtb	r3, r3
 80035b8:	f44f 6243 	mov.w	r2, #3120	@ 0xc30
 80035bc:	2104      	movs	r1, #4
 80035be:	4618      	mov	r0, r3
 80035c0:	f001 f924 	bl	800480c <CODEC_IO_Write>
 80035c4:	4603      	mov	r3, r0
 80035c6:	461a      	mov	r2, r3
 80035c8:	69fb      	ldr	r3, [r7, #28]
 80035ca:	4413      	add	r3, r2
 80035cc:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 80035ce:	89fb      	ldrh	r3, [r7, #14]
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	22db      	movs	r2, #219	@ 0xdb
 80035d4:	f44f 618a 	mov.w	r1, #1104	@ 0x450
 80035d8:	4618      	mov	r0, r3
 80035da:	f001 f917 	bl	800480c <CODEC_IO_Write>
 80035de:	4603      	mov	r3, r0
 80035e0:	461a      	mov	r2, r3
 80035e2:	69fb      	ldr	r3, [r7, #28]
 80035e4:	4413      	add	r3, r2
 80035e6:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, IN2L, IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6000);
 80035e8:	89fb      	ldrh	r3, [r7, #14]
 80035ea:	b2db      	uxtb	r3, r3
 80035ec:	f44f 42c0 	mov.w	r2, #24576	@ 0x6000
 80035f0:	2102      	movs	r1, #2
 80035f2:	4618      	mov	r0, r3
 80035f4:	f001 f90a 	bl	800480c <CODEC_IO_Write>
 80035f8:	4603      	mov	r3, r0
 80035fa:	461a      	mov	r2, r3
 80035fc:	69fb      	ldr	r3, [r7, #28]
 80035fe:	4413      	add	r3, r2
 8003600:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 8003602:	89fb      	ldrh	r3, [r7, #14]
 8003604:	b2db      	uxtb	r3, r3
 8003606:	2202      	movs	r2, #2
 8003608:	f44f 61c1 	mov.w	r1, #1544	@ 0x608
 800360c:	4618      	mov	r0, r3
 800360e:	f001 f8fd 	bl	800480c <CODEC_IO_Write>
 8003612:	4603      	mov	r3, r0
 8003614:	461a      	mov	r2, r3
 8003616:	69fb      	ldr	r3, [r7, #28]
 8003618:	4413      	add	r3, r2
 800361a:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 800361c:	89fb      	ldrh	r3, [r7, #14]
 800361e:	b2db      	uxtb	r3, r3
 8003620:	2202      	movs	r2, #2
 8003622:	f240 6109 	movw	r1, #1545	@ 0x609
 8003626:	4618      	mov	r0, r3
 8003628:	f001 f8f0 	bl	800480c <CODEC_IO_Write>
 800362c:	4603      	mov	r3, r0
 800362e:	461a      	mov	r2, r3
 8003630:	69fb      	ldr	r3, [r7, #28]
 8003632:	4413      	add	r3, r2
 8003634:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC2 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000E);
 8003636:	89fb      	ldrh	r3, [r7, #14]
 8003638:	b2db      	uxtb	r3, r3
 800363a:	220e      	movs	r2, #14
 800363c:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8003640:	4618      	mov	r0, r3
 8003642:	f001 f8e3 	bl	800480c <CODEC_IO_Write>
 8003646:	4603      	mov	r3, r0
 8003648:	461a      	mov	r2, r3
 800364a:	69fb      	ldr	r3, [r7, #28]
 800364c:	4413      	add	r3, r2
 800364e:	61fb      	str	r3, [r7, #28]
      break;
 8003650:	e143      	b.n	80038da <wm8994_Init+0x702>

    case INPUT_DEVICE_INPUT_LINE_1 :
      /* IN1LN_TO_IN1L, IN1LP_TO_VMID, IN1RN_TO_IN1R, IN1RP_TO_VMID */
      counter += CODEC_IO_Write(DeviceAddr, 0x28, 0x0011);
 8003652:	89fb      	ldrh	r3, [r7, #14]
 8003654:	b2db      	uxtb	r3, r3
 8003656:	2211      	movs	r2, #17
 8003658:	2128      	movs	r1, #40	@ 0x28
 800365a:	4618      	mov	r0, r3
 800365c:	f001 f8d6 	bl	800480c <CODEC_IO_Write>
 8003660:	4603      	mov	r3, r0
 8003662:	461a      	mov	r2, r3
 8003664:	69fb      	ldr	r3, [r7, #28]
 8003666:	4413      	add	r3, r2
 8003668:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1L_TO_MIXINL and +30dB on IN1L PGA output */
      counter += CODEC_IO_Write(DeviceAddr, 0x29, 0x0035);
 800366a:	89fb      	ldrh	r3, [r7, #14]
 800366c:	b2db      	uxtb	r3, r3
 800366e:	2235      	movs	r2, #53	@ 0x35
 8003670:	2129      	movs	r1, #41	@ 0x29
 8003672:	4618      	mov	r0, r3
 8003674:	f001 f8ca 	bl	800480c <CODEC_IO_Write>
 8003678:	4603      	mov	r3, r0
 800367a:	461a      	mov	r2, r3
 800367c:	69fb      	ldr	r3, [r7, #28]
 800367e:	4413      	add	r3, r2
 8003680:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1R_TO_MIXINL, Gain = +30dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x2A, 0x0035);
 8003682:	89fb      	ldrh	r3, [r7, #14]
 8003684:	b2db      	uxtb	r3, r3
 8003686:	2235      	movs	r2, #53	@ 0x35
 8003688:	212a      	movs	r1, #42	@ 0x2a
 800368a:	4618      	mov	r0, r3
 800368c:	f001 f8be 	bl	800480c <CODEC_IO_Write>
 8003690:	4603      	mov	r3, r0
 8003692:	461a      	mov	r2, r3
 8003694:	69fb      	ldr	r3, [r7, #28]
 8003696:	4413      	add	r3, r2
 8003698:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0303);
 800369a:	89fb      	ldrh	r3, [r7, #14]
 800369c:	b2db      	uxtb	r3, r3
 800369e:	f240 3203 	movw	r2, #771	@ 0x303
 80036a2:	2104      	movs	r1, #4
 80036a4:	4618      	mov	r0, r3
 80036a6:	f001 f8b1 	bl	800480c <CODEC_IO_Write>
 80036aa:	4603      	mov	r3, r0
 80036ac:	461a      	mov	r2, r3
 80036ae:	69fb      	ldr	r3, [r7, #28]
 80036b0:	4413      	add	r3, r2
 80036b2:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC1 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 80036b4:	89fb      	ldrh	r3, [r7, #14]
 80036b6:	b2db      	uxtb	r3, r3
 80036b8:	22db      	movs	r2, #219	@ 0xdb
 80036ba:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 80036be:	4618      	mov	r0, r3
 80036c0:	f001 f8a4 	bl	800480c <CODEC_IO_Write>
 80036c4:	4603      	mov	r3, r0
 80036c6:	461a      	mov	r2, r3
 80036c8:	69fb      	ldr	r3, [r7, #28]
 80036ca:	4413      	add	r3, r2
 80036cc:	61fb      	str	r3, [r7, #28]

      /* Enable IN1L and IN1R, Disable IN2L and IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 80036ce:	89fb      	ldrh	r3, [r7, #14]
 80036d0:	b2db      	uxtb	r3, r3
 80036d2:	f246 3250 	movw	r2, #25424	@ 0x6350
 80036d6:	2102      	movs	r1, #2
 80036d8:	4618      	mov	r0, r3
 80036da:	f001 f897 	bl	800480c <CODEC_IO_Write>
 80036de:	4603      	mov	r3, r0
 80036e0:	461a      	mov	r2, r3
 80036e2:	69fb      	ldr	r3, [r7, #28]
 80036e4:	4413      	add	r3, r2
 80036e6:	61fb      	str	r3, [r7, #28]

      /* Enable the ADCL(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 80036e8:	89fb      	ldrh	r3, [r7, #14]
 80036ea:	b2db      	uxtb	r3, r3
 80036ec:	2202      	movs	r2, #2
 80036ee:	f240 6106 	movw	r1, #1542	@ 0x606
 80036f2:	4618      	mov	r0, r3
 80036f4:	f001 f88a 	bl	800480c <CODEC_IO_Write>
 80036f8:	4603      	mov	r3, r0
 80036fa:	461a      	mov	r2, r3
 80036fc:	69fb      	ldr	r3, [r7, #28]
 80036fe:	4413      	add	r3, r2
 8003700:	61fb      	str	r3, [r7, #28]

      /* Enable the ADCR(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 8003702:	89fb      	ldrh	r3, [r7, #14]
 8003704:	b2db      	uxtb	r3, r3
 8003706:	2202      	movs	r2, #2
 8003708:	f240 6107 	movw	r1, #1543	@ 0x607
 800370c:	4618      	mov	r0, r3
 800370e:	f001 f87d 	bl	800480c <CODEC_IO_Write>
 8003712:	4603      	mov	r3, r0
 8003714:	461a      	mov	r2, r3
 8003716:	69fb      	ldr	r3, [r7, #28]
 8003718:	4413      	add	r3, r2
 800371a:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 800371c:	89fb      	ldrh	r3, [r7, #14]
 800371e:	b2db      	uxtb	r3, r3
 8003720:	220d      	movs	r2, #13
 8003722:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8003726:	4618      	mov	r0, r3
 8003728:	f001 f870 	bl	800480c <CODEC_IO_Write>
 800372c:	4603      	mov	r3, r0
 800372e:	461a      	mov	r2, r3
 8003730:	69fb      	ldr	r3, [r7, #28]
 8003732:	4413      	add	r3, r2
 8003734:	61fb      	str	r3, [r7, #28]
      break;
 8003736:	e0d0      	b.n	80038da <wm8994_Init+0x702>

    case INPUT_DEVICE_DIGITAL_MICROPHONE_1 :
      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x030C);
 8003738:	89fb      	ldrh	r3, [r7, #14]
 800373a:	b2db      	uxtb	r3, r3
 800373c:	f44f 7243 	mov.w	r2, #780	@ 0x30c
 8003740:	2104      	movs	r1, #4
 8003742:	4618      	mov	r0, r3
 8003744:	f001 f862 	bl	800480c <CODEC_IO_Write>
 8003748:	4603      	mov	r3, r0
 800374a:	461a      	mov	r2, r3
 800374c:	69fb      	ldr	r3, [r7, #28]
 800374e:	4413      	add	r3, r2
 8003750:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 8003752:	89fb      	ldrh	r3, [r7, #14]
 8003754:	b2db      	uxtb	r3, r3
 8003756:	22db      	movs	r2, #219	@ 0xdb
 8003758:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 800375c:	4618      	mov	r0, r3
 800375e:	f001 f855 	bl	800480c <CODEC_IO_Write>
 8003762:	4603      	mov	r3, r0
 8003764:	461a      	mov	r2, r3
 8003766:	69fb      	ldr	r3, [r7, #28]
 8003768:	4413      	add	r3, r2
 800376a:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, IN2L, IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 800376c:	89fb      	ldrh	r3, [r7, #14]
 800376e:	b2db      	uxtb	r3, r3
 8003770:	f246 3250 	movw	r2, #25424	@ 0x6350
 8003774:	2102      	movs	r1, #2
 8003776:	4618      	mov	r0, r3
 8003778:	f001 f848 	bl	800480c <CODEC_IO_Write>
 800377c:	4603      	mov	r3, r0
 800377e:	461a      	mov	r2, r3
 8003780:	69fb      	ldr	r3, [r7, #28]
 8003782:	4413      	add	r3, r2
 8003784:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 8003786:	89fb      	ldrh	r3, [r7, #14]
 8003788:	b2db      	uxtb	r3, r3
 800378a:	2202      	movs	r2, #2
 800378c:	f240 6106 	movw	r1, #1542	@ 0x606
 8003790:	4618      	mov	r0, r3
 8003792:	f001 f83b 	bl	800480c <CODEC_IO_Write>
 8003796:	4603      	mov	r3, r0
 8003798:	461a      	mov	r2, r3
 800379a:	69fb      	ldr	r3, [r7, #28]
 800379c:	4413      	add	r3, r2
 800379e:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 80037a0:	89fb      	ldrh	r3, [r7, #14]
 80037a2:	b2db      	uxtb	r3, r3
 80037a4:	2202      	movs	r2, #2
 80037a6:	f240 6107 	movw	r1, #1543	@ 0x607
 80037aa:	4618      	mov	r0, r3
 80037ac:	f001 f82e 	bl	800480c <CODEC_IO_Write>
 80037b0:	4603      	mov	r3, r0
 80037b2:	461a      	mov	r2, r3
 80037b4:	69fb      	ldr	r3, [r7, #28]
 80037b6:	4413      	add	r3, r2
 80037b8:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 80037ba:	89fb      	ldrh	r3, [r7, #14]
 80037bc:	b2db      	uxtb	r3, r3
 80037be:	220d      	movs	r2, #13
 80037c0:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 80037c4:	4618      	mov	r0, r3
 80037c6:	f001 f821 	bl	800480c <CODEC_IO_Write>
 80037ca:	4603      	mov	r3, r0
 80037cc:	461a      	mov	r2, r3
 80037ce:	69fb      	ldr	r3, [r7, #28]
 80037d0:	4413      	add	r3, r2
 80037d2:	61fb      	str	r3, [r7, #28]
      break; 
 80037d4:	e081      	b.n	80038da <wm8994_Init+0x702>
 80037d6:	bf00      	nop
 80037d8:	20013078 	.word	0x20013078
 80037dc:	2001307c 	.word	0x2001307c
    case INPUT_DEVICE_DIGITAL_MIC1_MIC2 :
      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0F3C);
 80037e0:	89fb      	ldrh	r3, [r7, #14]
 80037e2:	b2db      	uxtb	r3, r3
 80037e4:	f640 723c 	movw	r2, #3900	@ 0xf3c
 80037e8:	2104      	movs	r1, #4
 80037ea:	4618      	mov	r0, r3
 80037ec:	f001 f80e 	bl	800480c <CODEC_IO_Write>
 80037f0:	4603      	mov	r3, r0
 80037f2:	461a      	mov	r2, r3
 80037f4:	69fb      	ldr	r3, [r7, #28]
 80037f6:	4413      	add	r3, r2
 80037f8:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 80037fa:	89fb      	ldrh	r3, [r7, #14]
 80037fc:	b2db      	uxtb	r3, r3
 80037fe:	22db      	movs	r2, #219	@ 0xdb
 8003800:	f44f 618a 	mov.w	r1, #1104	@ 0x450
 8003804:	4618      	mov	r0, r3
 8003806:	f001 f801 	bl	800480c <CODEC_IO_Write>
 800380a:	4603      	mov	r3, r0
 800380c:	461a      	mov	r2, r3
 800380e:	69fb      	ldr	r3, [r7, #28]
 8003810:	4413      	add	r3, r2
 8003812:	61fb      	str	r3, [r7, #28]
      
      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 8003814:	89fb      	ldrh	r3, [r7, #14]
 8003816:	b2db      	uxtb	r3, r3
 8003818:	22db      	movs	r2, #219	@ 0xdb
 800381a:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 800381e:	4618      	mov	r0, r3
 8003820:	f000 fff4 	bl	800480c <CODEC_IO_Write>
 8003824:	4603      	mov	r3, r0
 8003826:	461a      	mov	r2, r3
 8003828:	69fb      	ldr	r3, [r7, #28]
 800382a:	4413      	add	r3, r2
 800382c:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, Enable IN2L, IN2R, Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x63A0);
 800382e:	89fb      	ldrh	r3, [r7, #14]
 8003830:	b2db      	uxtb	r3, r3
 8003832:	f246 32a0 	movw	r2, #25504	@ 0x63a0
 8003836:	2102      	movs	r1, #2
 8003838:	4618      	mov	r0, r3
 800383a:	f000 ffe7 	bl	800480c <CODEC_IO_Write>
 800383e:	4603      	mov	r3, r0
 8003840:	461a      	mov	r2, r3
 8003842:	69fb      	ldr	r3, [r7, #28]
 8003844:	4413      	add	r3, r2
 8003846:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 8003848:	89fb      	ldrh	r3, [r7, #14]
 800384a:	b2db      	uxtb	r3, r3
 800384c:	2202      	movs	r2, #2
 800384e:	f240 6106 	movw	r1, #1542	@ 0x606
 8003852:	4618      	mov	r0, r3
 8003854:	f000 ffda 	bl	800480c <CODEC_IO_Write>
 8003858:	4603      	mov	r3, r0
 800385a:	461a      	mov	r2, r3
 800385c:	69fb      	ldr	r3, [r7, #28]
 800385e:	4413      	add	r3, r2
 8003860:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 8003862:	89fb      	ldrh	r3, [r7, #14]
 8003864:	b2db      	uxtb	r3, r3
 8003866:	2202      	movs	r2, #2
 8003868:	f240 6107 	movw	r1, #1543	@ 0x607
 800386c:	4618      	mov	r0, r3
 800386e:	f000 ffcd 	bl	800480c <CODEC_IO_Write>
 8003872:	4603      	mov	r3, r0
 8003874:	461a      	mov	r2, r3
 8003876:	69fb      	ldr	r3, [r7, #28]
 8003878:	4413      	add	r3, r2
 800387a:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 800387c:	89fb      	ldrh	r3, [r7, #14]
 800387e:	b2db      	uxtb	r3, r3
 8003880:	2202      	movs	r2, #2
 8003882:	f44f 61c1 	mov.w	r1, #1544	@ 0x608
 8003886:	4618      	mov	r0, r3
 8003888:	f000 ffc0 	bl	800480c <CODEC_IO_Write>
 800388c:	4603      	mov	r3, r0
 800388e:	461a      	mov	r2, r3
 8003890:	69fb      	ldr	r3, [r7, #28]
 8003892:	4413      	add	r3, r2
 8003894:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 8003896:	89fb      	ldrh	r3, [r7, #14]
 8003898:	b2db      	uxtb	r3, r3
 800389a:	2202      	movs	r2, #2
 800389c:	f240 6109 	movw	r1, #1545	@ 0x609
 80038a0:	4618      	mov	r0, r3
 80038a2:	f000 ffb3 	bl	800480c <CODEC_IO_Write>
 80038a6:	4603      	mov	r3, r0
 80038a8:	461a      	mov	r2, r3
 80038aa:	69fb      	ldr	r3, [r7, #28]
 80038ac:	4413      	add	r3, r2
 80038ae:	61fb      	str	r3, [r7, #28]
      
      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 80038b0:	89fb      	ldrh	r3, [r7, #14]
 80038b2:	b2db      	uxtb	r3, r3
 80038b4:	220d      	movs	r2, #13
 80038b6:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 80038ba:	4618      	mov	r0, r3
 80038bc:	f000 ffa6 	bl	800480c <CODEC_IO_Write>
 80038c0:	4603      	mov	r3, r0
 80038c2:	461a      	mov	r2, r3
 80038c4:	69fb      	ldr	r3, [r7, #28]
 80038c6:	4413      	add	r3, r2
 80038c8:	61fb      	str	r3, [r7, #28]
      break;    
 80038ca:	e006      	b.n	80038da <wm8994_Init+0x702>
    case INPUT_DEVICE_INPUT_LINE_2 :
    default:
      /* Actually, no other input devices supported */
      counter++;
 80038cc:	69fb      	ldr	r3, [r7, #28]
 80038ce:	3301      	adds	r3, #1
 80038d0:	61fb      	str	r3, [r7, #28]
      break;
 80038d2:	e002      	b.n	80038da <wm8994_Init+0x702>
    }
  }
  else
  {
    inputEnabled = 0;
 80038d4:	4ba4      	ldr	r3, [pc, #656]	@ (8003b68 <wm8994_Init+0x990>)
 80038d6:	2200      	movs	r2, #0
 80038d8:	601a      	str	r2, [r3, #0]
  }
  
  /*  Clock Configurations */
  switch (AudioFreq)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	4aa3      	ldr	r2, [pc, #652]	@ (8003b6c <wm8994_Init+0x994>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d079      	beq.n	80039d6 <wm8994_Init+0x7fe>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	4aa1      	ldr	r2, [pc, #644]	@ (8003b6c <wm8994_Init+0x994>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	f200 80ad 	bhi.w	8003a46 <wm8994_Init+0x86e>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d061      	beq.n	80039ba <wm8994_Init+0x7e2>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 80038fc:	4293      	cmp	r3, r2
 80038fe:	f200 80a2 	bhi.w	8003a46 <wm8994_Init+0x86e>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8003908:	4293      	cmp	r3, r2
 800390a:	f000 808e 	beq.w	8003a2a <wm8994_Init+0x852>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8003914:	4293      	cmp	r3, r2
 8003916:	f200 8096 	bhi.w	8003a46 <wm8994_Init+0x86e>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8003920:	d03d      	beq.n	800399e <wm8994_Init+0x7c6>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8003928:	f200 808d 	bhi.w	8003a46 <wm8994_Init+0x86e>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	f245 6222 	movw	r2, #22050	@ 0x5622
 8003932:	4293      	cmp	r3, r2
 8003934:	d06b      	beq.n	8003a0e <wm8994_Init+0x836>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	f245 6222 	movw	r2, #22050	@ 0x5622
 800393c:	4293      	cmp	r3, r2
 800393e:	f200 8082 	bhi.w	8003a46 <wm8994_Init+0x86e>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8003948:	d01b      	beq.n	8003982 <wm8994_Init+0x7aa>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8003950:	d879      	bhi.n	8003a46 <wm8994_Init+0x86e>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8003958:	d005      	beq.n	8003966 <wm8994_Init+0x78e>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	f642 3211 	movw	r2, #11025	@ 0x2b11
 8003960:	4293      	cmp	r3, r2
 8003962:	d046      	beq.n	80039f2 <wm8994_Init+0x81a>
 8003964:	e06f      	b.n	8003a46 <wm8994_Init+0x86e>
  {
  case  AUDIO_FREQUENCY_8K:
    /* AIF1 Sample Rate = 8 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0003);
 8003966:	89fb      	ldrh	r3, [r7, #14]
 8003968:	b2db      	uxtb	r3, r3
 800396a:	2203      	movs	r2, #3
 800396c:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003970:	4618      	mov	r0, r3
 8003972:	f000 ff4b 	bl	800480c <CODEC_IO_Write>
 8003976:	4603      	mov	r3, r0
 8003978:	461a      	mov	r2, r3
 800397a:	69fb      	ldr	r3, [r7, #28]
 800397c:	4413      	add	r3, r2
 800397e:	61fb      	str	r3, [r7, #28]
    break;
 8003980:	e06f      	b.n	8003a62 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_16K:
    /* AIF1 Sample Rate = 16 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0033);
 8003982:	89fb      	ldrh	r3, [r7, #14]
 8003984:	b2db      	uxtb	r3, r3
 8003986:	2233      	movs	r2, #51	@ 0x33
 8003988:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800398c:	4618      	mov	r0, r3
 800398e:	f000 ff3d 	bl	800480c <CODEC_IO_Write>
 8003992:	4603      	mov	r3, r0
 8003994:	461a      	mov	r2, r3
 8003996:	69fb      	ldr	r3, [r7, #28]
 8003998:	4413      	add	r3, r2
 800399a:	61fb      	str	r3, [r7, #28]
    break;
 800399c:	e061      	b.n	8003a62 <wm8994_Init+0x88a>

  case  AUDIO_FREQUENCY_32K:
    /* AIF1 Sample Rate = 32 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0063);
 800399e:	89fb      	ldrh	r3, [r7, #14]
 80039a0:	b2db      	uxtb	r3, r3
 80039a2:	2263      	movs	r2, #99	@ 0x63
 80039a4:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80039a8:	4618      	mov	r0, r3
 80039aa:	f000 ff2f 	bl	800480c <CODEC_IO_Write>
 80039ae:	4603      	mov	r3, r0
 80039b0:	461a      	mov	r2, r3
 80039b2:	69fb      	ldr	r3, [r7, #28]
 80039b4:	4413      	add	r3, r2
 80039b6:	61fb      	str	r3, [r7, #28]
    break;
 80039b8:	e053      	b.n	8003a62 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_48K:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 80039ba:	89fb      	ldrh	r3, [r7, #14]
 80039bc:	b2db      	uxtb	r3, r3
 80039be:	2283      	movs	r2, #131	@ 0x83
 80039c0:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80039c4:	4618      	mov	r0, r3
 80039c6:	f000 ff21 	bl	800480c <CODEC_IO_Write>
 80039ca:	4603      	mov	r3, r0
 80039cc:	461a      	mov	r2, r3
 80039ce:	69fb      	ldr	r3, [r7, #28]
 80039d0:	4413      	add	r3, r2
 80039d2:	61fb      	str	r3, [r7, #28]
    break;
 80039d4:	e045      	b.n	8003a62 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_96K:
    /* AIF1 Sample Rate = 96 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x00A3);
 80039d6:	89fb      	ldrh	r3, [r7, #14]
 80039d8:	b2db      	uxtb	r3, r3
 80039da:	22a3      	movs	r2, #163	@ 0xa3
 80039dc:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80039e0:	4618      	mov	r0, r3
 80039e2:	f000 ff13 	bl	800480c <CODEC_IO_Write>
 80039e6:	4603      	mov	r3, r0
 80039e8:	461a      	mov	r2, r3
 80039ea:	69fb      	ldr	r3, [r7, #28]
 80039ec:	4413      	add	r3, r2
 80039ee:	61fb      	str	r3, [r7, #28]
    break;
 80039f0:	e037      	b.n	8003a62 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_11K:
    /* AIF1 Sample Rate = 11.025 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0013);
 80039f2:	89fb      	ldrh	r3, [r7, #14]
 80039f4:	b2db      	uxtb	r3, r3
 80039f6:	2213      	movs	r2, #19
 80039f8:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80039fc:	4618      	mov	r0, r3
 80039fe:	f000 ff05 	bl	800480c <CODEC_IO_Write>
 8003a02:	4603      	mov	r3, r0
 8003a04:	461a      	mov	r2, r3
 8003a06:	69fb      	ldr	r3, [r7, #28]
 8003a08:	4413      	add	r3, r2
 8003a0a:	61fb      	str	r3, [r7, #28]
    break;
 8003a0c:	e029      	b.n	8003a62 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_22K:
    /* AIF1 Sample Rate = 22.050 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0043);
 8003a0e:	89fb      	ldrh	r3, [r7, #14]
 8003a10:	b2db      	uxtb	r3, r3
 8003a12:	2243      	movs	r2, #67	@ 0x43
 8003a14:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003a18:	4618      	mov	r0, r3
 8003a1a:	f000 fef7 	bl	800480c <CODEC_IO_Write>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	461a      	mov	r2, r3
 8003a22:	69fb      	ldr	r3, [r7, #28]
 8003a24:	4413      	add	r3, r2
 8003a26:	61fb      	str	r3, [r7, #28]
    break;
 8003a28:	e01b      	b.n	8003a62 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_44K:
    /* AIF1 Sample Rate = 44.1 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0073);
 8003a2a:	89fb      	ldrh	r3, [r7, #14]
 8003a2c:	b2db      	uxtb	r3, r3
 8003a2e:	2273      	movs	r2, #115	@ 0x73
 8003a30:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003a34:	4618      	mov	r0, r3
 8003a36:	f000 fee9 	bl	800480c <CODEC_IO_Write>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	461a      	mov	r2, r3
 8003a3e:	69fb      	ldr	r3, [r7, #28]
 8003a40:	4413      	add	r3, r2
 8003a42:	61fb      	str	r3, [r7, #28]
    break; 
 8003a44:	e00d      	b.n	8003a62 <wm8994_Init+0x88a>
    
  default:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8003a46:	89fb      	ldrh	r3, [r7, #14]
 8003a48:	b2db      	uxtb	r3, r3
 8003a4a:	2283      	movs	r2, #131	@ 0x83
 8003a4c:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003a50:	4618      	mov	r0, r3
 8003a52:	f000 fedb 	bl	800480c <CODEC_IO_Write>
 8003a56:	4603      	mov	r3, r0
 8003a58:	461a      	mov	r2, r3
 8003a5a:	69fb      	ldr	r3, [r7, #28]
 8003a5c:	4413      	add	r3, r2
 8003a5e:	61fb      	str	r3, [r7, #28]
    break; 
 8003a60:	bf00      	nop
  }

  if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8003a62:	8afb      	ldrh	r3, [r7, #22]
 8003a64:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003a68:	d10e      	bne.n	8003a88 <wm8994_Init+0x8b0>
  {
  /* AIF1 Word Length = 16-bits, AIF1 Format = DSP mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4018);    
 8003a6a:	89fb      	ldrh	r3, [r7, #14]
 8003a6c:	b2db      	uxtb	r3, r3
 8003a6e:	f244 0218 	movw	r2, #16408	@ 0x4018
 8003a72:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8003a76:	4618      	mov	r0, r3
 8003a78:	f000 fec8 	bl	800480c <CODEC_IO_Write>
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	461a      	mov	r2, r3
 8003a80:	69fb      	ldr	r3, [r7, #28]
 8003a82:	4413      	add	r3, r2
 8003a84:	61fb      	str	r3, [r7, #28]
 8003a86:	e00d      	b.n	8003aa4 <wm8994_Init+0x8cc>
  }
  else
  {
  /* AIF1 Word Length = 16-bits, AIF1 Format = I2S (Default Register Value) */
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4010);
 8003a88:	89fb      	ldrh	r3, [r7, #14]
 8003a8a:	b2db      	uxtb	r3, r3
 8003a8c:	f244 0210 	movw	r2, #16400	@ 0x4010
 8003a90:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8003a94:	4618      	mov	r0, r3
 8003a96:	f000 feb9 	bl	800480c <CODEC_IO_Write>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	461a      	mov	r2, r3
 8003a9e:	69fb      	ldr	r3, [r7, #28]
 8003aa0:	4413      	add	r3, r2
 8003aa2:	61fb      	str	r3, [r7, #28]
  }
  
  /* slave mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x302, 0x0000);
 8003aa4:	89fb      	ldrh	r3, [r7, #14]
 8003aa6:	b2db      	uxtb	r3, r3
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	f240 3102 	movw	r1, #770	@ 0x302
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f000 feac 	bl	800480c <CODEC_IO_Write>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	461a      	mov	r2, r3
 8003ab8:	69fb      	ldr	r3, [r7, #28]
 8003aba:	4413      	add	r3, r2
 8003abc:	61fb      	str	r3, [r7, #28]
  
  /* Enable the DSP processing clock for AIF1, Enable the core clock */
  counter += CODEC_IO_Write(DeviceAddr, 0x208, 0x000A);
 8003abe:	89fb      	ldrh	r3, [r7, #14]
 8003ac0:	b2db      	uxtb	r3, r3
 8003ac2:	220a      	movs	r2, #10
 8003ac4:	f44f 7102 	mov.w	r1, #520	@ 0x208
 8003ac8:	4618      	mov	r0, r3
 8003aca:	f000 fe9f 	bl	800480c <CODEC_IO_Write>
 8003ace:	4603      	mov	r3, r0
 8003ad0:	461a      	mov	r2, r3
 8003ad2:	69fb      	ldr	r3, [r7, #28]
 8003ad4:	4413      	add	r3, r2
 8003ad6:	61fb      	str	r3, [r7, #28]
  
  /* Enable AIF1 Clock, AIF1 Clock Source = MCLK1 pin */
  counter += CODEC_IO_Write(DeviceAddr, 0x200, 0x0001);
 8003ad8:	89fb      	ldrh	r3, [r7, #14]
 8003ada:	b2db      	uxtb	r3, r3
 8003adc:	2201      	movs	r2, #1
 8003ade:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f000 fe92 	bl	800480c <CODEC_IO_Write>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	461a      	mov	r2, r3
 8003aec:	69fb      	ldr	r3, [r7, #28]
 8003aee:	4413      	add	r3, r2
 8003af0:	61fb      	str	r3, [r7, #28]

  if (output_device > 0)  /* Audio output selected */
 8003af2:	8b3b      	ldrh	r3, [r7, #24]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	f000 817b 	beq.w	8003df0 <wm8994_Init+0xc18>
  {
    if (output_device == OUTPUT_DEVICE_HEADPHONE)
 8003afa:	8b3b      	ldrh	r3, [r7, #24]
 8003afc:	2b02      	cmp	r3, #2
 8003afe:	d157      	bne.n	8003bb0 <wm8994_Init+0x9d8>
    {      
      /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
      counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0100);
 8003b00:	89fb      	ldrh	r3, [r7, #14]
 8003b02:	b2db      	uxtb	r3, r3
 8003b04:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003b08:	212d      	movs	r1, #45	@ 0x2d
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	f000 fe7e 	bl	800480c <CODEC_IO_Write>
 8003b10:	4603      	mov	r3, r0
 8003b12:	461a      	mov	r2, r3
 8003b14:	69fb      	ldr	r3, [r7, #28]
 8003b16:	4413      	add	r3, r2
 8003b18:	61fb      	str	r3, [r7, #28]
      
      /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
      counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0100);    
 8003b1a:	89fb      	ldrh	r3, [r7, #14]
 8003b1c:	b2db      	uxtb	r3, r3
 8003b1e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003b22:	212e      	movs	r1, #46	@ 0x2e
 8003b24:	4618      	mov	r0, r3
 8003b26:	f000 fe71 	bl	800480c <CODEC_IO_Write>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	461a      	mov	r2, r3
 8003b2e:	69fb      	ldr	r3, [r7, #28]
 8003b30:	4413      	add	r3, r2
 8003b32:	61fb      	str	r3, [r7, #28]
            
      /* Startup sequence for Headphone */
      if(ColdStartup)
 8003b34:	4b0e      	ldr	r3, [pc, #56]	@ (8003b70 <wm8994_Init+0x998>)
 8003b36:	781b      	ldrb	r3, [r3, #0]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d01b      	beq.n	8003b74 <wm8994_Init+0x99c>
      {
        counter += CODEC_IO_Write(DeviceAddr,0x110,0x8100);
 8003b3c:	89fb      	ldrh	r3, [r7, #14]
 8003b3e:	b2db      	uxtb	r3, r3
 8003b40:	f44f 4201 	mov.w	r2, #33024	@ 0x8100
 8003b44:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8003b48:	4618      	mov	r0, r3
 8003b4a:	f000 fe5f 	bl	800480c <CODEC_IO_Write>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	461a      	mov	r2, r3
 8003b52:	69fb      	ldr	r3, [r7, #28]
 8003b54:	4413      	add	r3, r2
 8003b56:	61fb      	str	r3, [r7, #28]
        
        ColdStartup=0;
 8003b58:	4b05      	ldr	r3, [pc, #20]	@ (8003b70 <wm8994_Init+0x998>)
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	701a      	strb	r2, [r3, #0]
        /* Add Delay */
        AUDIO_IO_Delay(300);
 8003b5e:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8003b62:	f001 f829 	bl	8004bb8 <AUDIO_IO_Delay>
 8003b66:	e016      	b.n	8003b96 <wm8994_Init+0x9be>
 8003b68:	2001307c 	.word	0x2001307c
 8003b6c:	00017700 	.word	0x00017700
 8003b70:	20012034 	.word	0x20012034
      }
      else /* Headphone Warm Start-Up */
      { 
        counter += CODEC_IO_Write(DeviceAddr,0x110,0x8108);
 8003b74:	89fb      	ldrh	r3, [r7, #14]
 8003b76:	b2db      	uxtb	r3, r3
 8003b78:	f248 1208 	movw	r2, #33032	@ 0x8108
 8003b7c:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8003b80:	4618      	mov	r0, r3
 8003b82:	f000 fe43 	bl	800480c <CODEC_IO_Write>
 8003b86:	4603      	mov	r3, r0
 8003b88:	461a      	mov	r2, r3
 8003b8a:	69fb      	ldr	r3, [r7, #28]
 8003b8c:	4413      	add	r3, r2
 8003b8e:	61fb      	str	r3, [r7, #28]
        /* Add Delay */
        AUDIO_IO_Delay(50);
 8003b90:	2032      	movs	r0, #50	@ 0x32
 8003b92:	f001 f811 	bl	8004bb8 <AUDIO_IO_Delay>
      }

      /* Soft un-Mute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0000);
 8003b96:	89fb      	ldrh	r3, [r7, #14]
 8003b98:	b2db      	uxtb	r3, r3
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	f000 fe33 	bl	800480c <CODEC_IO_Write>
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	461a      	mov	r2, r3
 8003baa:	69fb      	ldr	r3, [r7, #28]
 8003bac:	4413      	add	r3, r2
 8003bae:	61fb      	str	r3, [r7, #28]
    }
    /* Analog Output Configuration */

    /* Enable SPKRVOL PGA, Enable SPKMIXR, Enable SPKLVOL PGA, Enable SPKMIXL */
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0300);
 8003bb0:	89fb      	ldrh	r3, [r7, #14]
 8003bb2:	b2db      	uxtb	r3, r3
 8003bb4:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8003bb8:	2103      	movs	r1, #3
 8003bba:	4618      	mov	r0, r3
 8003bbc:	f000 fe26 	bl	800480c <CODEC_IO_Write>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	461a      	mov	r2, r3
 8003bc4:	69fb      	ldr	r3, [r7, #28]
 8003bc6:	4413      	add	r3, r2
 8003bc8:	61fb      	str	r3, [r7, #28]

    /* Left Speaker Mixer Volume = 0dB */
    counter += CODEC_IO_Write(DeviceAddr, 0x22, 0x0000);
 8003bca:	89fb      	ldrh	r3, [r7, #14]
 8003bcc:	b2db      	uxtb	r3, r3
 8003bce:	2200      	movs	r2, #0
 8003bd0:	2122      	movs	r1, #34	@ 0x22
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	f000 fe1a 	bl	800480c <CODEC_IO_Write>
 8003bd8:	4603      	mov	r3, r0
 8003bda:	461a      	mov	r2, r3
 8003bdc:	69fb      	ldr	r3, [r7, #28]
 8003bde:	4413      	add	r3, r2
 8003be0:	61fb      	str	r3, [r7, #28]

    /* Speaker output mode = Class D, Right Speaker Mixer Volume = 0dB ((0x23, 0x0100) = class AB)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x23, 0x0000);
 8003be2:	89fb      	ldrh	r3, [r7, #14]
 8003be4:	b2db      	uxtb	r3, r3
 8003be6:	2200      	movs	r2, #0
 8003be8:	2123      	movs	r1, #35	@ 0x23
 8003bea:	4618      	mov	r0, r3
 8003bec:	f000 fe0e 	bl	800480c <CODEC_IO_Write>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	461a      	mov	r2, r3
 8003bf4:	69fb      	ldr	r3, [r7, #28]
 8003bf6:	4413      	add	r3, r2
 8003bf8:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC2 (Left) to Left Speaker Mixer (SPKMIXL) path,
    Unmute DAC2 (Right) to Right Speaker Mixer (SPKMIXR) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x36, 0x0300);
 8003bfa:	89fb      	ldrh	r3, [r7, #14]
 8003bfc:	b2db      	uxtb	r3, r3
 8003bfe:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8003c02:	2136      	movs	r1, #54	@ 0x36
 8003c04:	4618      	mov	r0, r3
 8003c06:	f000 fe01 	bl	800480c <CODEC_IO_Write>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	461a      	mov	r2, r3
 8003c0e:	69fb      	ldr	r3, [r7, #28]
 8003c10:	4413      	add	r3, r2
 8003c12:	61fb      	str	r3, [r7, #28]

    /* Enable bias generator, Enable VMID, Enable SPKOUTL, Enable SPKOUTR */
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x3003);
 8003c14:	89fb      	ldrh	r3, [r7, #14]
 8003c16:	b2db      	uxtb	r3, r3
 8003c18:	f243 0203 	movw	r2, #12291	@ 0x3003
 8003c1c:	2101      	movs	r1, #1
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f000 fdf4 	bl	800480c <CODEC_IO_Write>
 8003c24:	4603      	mov	r3, r0
 8003c26:	461a      	mov	r2, r3
 8003c28:	69fb      	ldr	r3, [r7, #28]
 8003c2a:	4413      	add	r3, r2
 8003c2c:	61fb      	str	r3, [r7, #28]

    /* Headphone/Speaker Enable */

    if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8003c2e:	8afb      	ldrh	r3, [r7, #22]
 8003c30:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c34:	d10d      	bne.n	8003c52 <wm8994_Init+0xa7a>
    {
    /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslots 0 and 1 */
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0205);
 8003c36:	89fb      	ldrh	r3, [r7, #14]
 8003c38:	b2db      	uxtb	r3, r3
 8003c3a:	f240 2205 	movw	r2, #517	@ 0x205
 8003c3e:	2151      	movs	r1, #81	@ 0x51
 8003c40:	4618      	mov	r0, r3
 8003c42:	f000 fde3 	bl	800480c <CODEC_IO_Write>
 8003c46:	4603      	mov	r3, r0
 8003c48:	461a      	mov	r2, r3
 8003c4a:	69fb      	ldr	r3, [r7, #28]
 8003c4c:	4413      	add	r3, r2
 8003c4e:	61fb      	str	r3, [r7, #28]
 8003c50:	e00b      	b.n	8003c6a <wm8994_Init+0xa92>
    }
    else
    {
    /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslot 0 */
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0005);      
 8003c52:	89fb      	ldrh	r3, [r7, #14]
 8003c54:	b2db      	uxtb	r3, r3
 8003c56:	2205      	movs	r2, #5
 8003c58:	2151      	movs	r1, #81	@ 0x51
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f000 fdd6 	bl	800480c <CODEC_IO_Write>
 8003c60:	4603      	mov	r3, r0
 8003c62:	461a      	mov	r2, r3
 8003c64:	69fb      	ldr	r3, [r7, #28]
 8003c66:	4413      	add	r3, r2
 8003c68:	61fb      	str	r3, [r7, #28]
    }

    /* Enable bias generator, Enable VMID, Enable HPOUT1 (Left) and Enable HPOUT1 (Right) input stages */
    /* idem for Speaker */
    power_mgnt_reg_1 |= 0x0303 | 0x3003;
 8003c6a:	8b7b      	ldrh	r3, [r7, #26]
 8003c6c:	f443 534c 	orr.w	r3, r3, #13056	@ 0x3300
 8003c70:	f043 0303 	orr.w	r3, r3, #3
 8003c74:	837b      	strh	r3, [r7, #26]
    counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8003c76:	89fb      	ldrh	r3, [r7, #14]
 8003c78:	b2db      	uxtb	r3, r3
 8003c7a:	8b7a      	ldrh	r2, [r7, #26]
 8003c7c:	2101      	movs	r1, #1
 8003c7e:	4618      	mov	r0, r3
 8003c80:	f000 fdc4 	bl	800480c <CODEC_IO_Write>
 8003c84:	4603      	mov	r3, r0
 8003c86:	461a      	mov	r2, r3
 8003c88:	69fb      	ldr	r3, [r7, #28]
 8003c8a:	4413      	add	r3, r2
 8003c8c:	61fb      	str	r3, [r7, #28]

    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate stages */
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x0022);
 8003c8e:	89fb      	ldrh	r3, [r7, #14]
 8003c90:	b2db      	uxtb	r3, r3
 8003c92:	2222      	movs	r2, #34	@ 0x22
 8003c94:	2160      	movs	r1, #96	@ 0x60
 8003c96:	4618      	mov	r0, r3
 8003c98:	f000 fdb8 	bl	800480c <CODEC_IO_Write>
 8003c9c:	4603      	mov	r3, r0
 8003c9e:	461a      	mov	r2, r3
 8003ca0:	69fb      	ldr	r3, [r7, #28]
 8003ca2:	4413      	add	r3, r2
 8003ca4:	61fb      	str	r3, [r7, #28]

    /* Enable Charge Pump */
    counter += CODEC_IO_Write(DeviceAddr, 0x4C, 0x9F25);
 8003ca6:	89fb      	ldrh	r3, [r7, #14]
 8003ca8:	b2db      	uxtb	r3, r3
 8003caa:	f649 7225 	movw	r2, #40741	@ 0x9f25
 8003cae:	214c      	movs	r1, #76	@ 0x4c
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f000 fdab 	bl	800480c <CODEC_IO_Write>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	461a      	mov	r2, r3
 8003cba:	69fb      	ldr	r3, [r7, #28]
 8003cbc:	4413      	add	r3, r2
 8003cbe:	61fb      	str	r3, [r7, #28]

    /* Add Delay */
    AUDIO_IO_Delay(15);
 8003cc0:	200f      	movs	r0, #15
 8003cc2:	f000 ff79 	bl	8004bb8 <AUDIO_IO_Delay>

    /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0001);
 8003cc6:	89fb      	ldrh	r3, [r7, #14]
 8003cc8:	b2db      	uxtb	r3, r3
 8003cca:	2201      	movs	r2, #1
 8003ccc:	212d      	movs	r1, #45	@ 0x2d
 8003cce:	4618      	mov	r0, r3
 8003cd0:	f000 fd9c 	bl	800480c <CODEC_IO_Write>
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	461a      	mov	r2, r3
 8003cd8:	69fb      	ldr	r3, [r7, #28]
 8003cda:	4413      	add	r3, r2
 8003cdc:	61fb      	str	r3, [r7, #28]

    /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0001);
 8003cde:	89fb      	ldrh	r3, [r7, #14]
 8003ce0:	b2db      	uxtb	r3, r3
 8003ce2:	2201      	movs	r2, #1
 8003ce4:	212e      	movs	r1, #46	@ 0x2e
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	f000 fd90 	bl	800480c <CODEC_IO_Write>
 8003cec:	4603      	mov	r3, r0
 8003cee:	461a      	mov	r2, r3
 8003cf0:	69fb      	ldr	r3, [r7, #28]
 8003cf2:	4413      	add	r3, r2
 8003cf4:	61fb      	str	r3, [r7, #28]

    /* Enable Left Output Mixer (MIXOUTL), Enable Right Output Mixer (MIXOUTR) */
    /* idem for SPKOUTL and SPKOUTR */
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0030 | 0x0300);
 8003cf6:	89fb      	ldrh	r3, [r7, #14]
 8003cf8:	b2db      	uxtb	r3, r3
 8003cfa:	f44f 724c 	mov.w	r2, #816	@ 0x330
 8003cfe:	2103      	movs	r1, #3
 8003d00:	4618      	mov	r0, r3
 8003d02:	f000 fd83 	bl	800480c <CODEC_IO_Write>
 8003d06:	4603      	mov	r3, r0
 8003d08:	461a      	mov	r2, r3
 8003d0a:	69fb      	ldr	r3, [r7, #28]
 8003d0c:	4413      	add	r3, r2
 8003d0e:	61fb      	str	r3, [r7, #28]

    /* Enable DC Servo and trigger start-up mode on left and right channels */
    counter += CODEC_IO_Write(DeviceAddr, 0x54, 0x0033);
 8003d10:	89fb      	ldrh	r3, [r7, #14]
 8003d12:	b2db      	uxtb	r3, r3
 8003d14:	2233      	movs	r2, #51	@ 0x33
 8003d16:	2154      	movs	r1, #84	@ 0x54
 8003d18:	4618      	mov	r0, r3
 8003d1a:	f000 fd77 	bl	800480c <CODEC_IO_Write>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	461a      	mov	r2, r3
 8003d22:	69fb      	ldr	r3, [r7, #28]
 8003d24:	4413      	add	r3, r2
 8003d26:	61fb      	str	r3, [r7, #28]

    /* Add Delay */
    AUDIO_IO_Delay(257);
 8003d28:	f240 1001 	movw	r0, #257	@ 0x101
 8003d2c:	f000 ff44 	bl	8004bb8 <AUDIO_IO_Delay>

    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate and output stages. Remove clamps */
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x00EE);
 8003d30:	89fb      	ldrh	r3, [r7, #14]
 8003d32:	b2db      	uxtb	r3, r3
 8003d34:	22ee      	movs	r2, #238	@ 0xee
 8003d36:	2160      	movs	r1, #96	@ 0x60
 8003d38:	4618      	mov	r0, r3
 8003d3a:	f000 fd67 	bl	800480c <CODEC_IO_Write>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	461a      	mov	r2, r3
 8003d42:	69fb      	ldr	r3, [r7, #28]
 8003d44:	4413      	add	r3, r2
 8003d46:	61fb      	str	r3, [r7, #28]

    /* Unmutes */

    /* Unmute DAC 1 (Left) */
    counter += CODEC_IO_Write(DeviceAddr, 0x610, 0x00C0);
 8003d48:	89fb      	ldrh	r3, [r7, #14]
 8003d4a:	b2db      	uxtb	r3, r3
 8003d4c:	22c0      	movs	r2, #192	@ 0xc0
 8003d4e:	f44f 61c2 	mov.w	r1, #1552	@ 0x610
 8003d52:	4618      	mov	r0, r3
 8003d54:	f000 fd5a 	bl	800480c <CODEC_IO_Write>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	461a      	mov	r2, r3
 8003d5c:	69fb      	ldr	r3, [r7, #28]
 8003d5e:	4413      	add	r3, r2
 8003d60:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 1 (Right) */
    counter += CODEC_IO_Write(DeviceAddr, 0x611, 0x00C0);
 8003d62:	89fb      	ldrh	r3, [r7, #14]
 8003d64:	b2db      	uxtb	r3, r3
 8003d66:	22c0      	movs	r2, #192	@ 0xc0
 8003d68:	f240 6111 	movw	r1, #1553	@ 0x611
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	f000 fd4d 	bl	800480c <CODEC_IO_Write>
 8003d72:	4603      	mov	r3, r0
 8003d74:	461a      	mov	r2, r3
 8003d76:	69fb      	ldr	r3, [r7, #28]
 8003d78:	4413      	add	r3, r2
 8003d7a:	61fb      	str	r3, [r7, #28]

    /* Unmute the AIF1 Timeslot 0 DAC path */
    counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0010);
 8003d7c:	89fb      	ldrh	r3, [r7, #14]
 8003d7e:	b2db      	uxtb	r3, r3
 8003d80:	2210      	movs	r2, #16
 8003d82:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8003d86:	4618      	mov	r0, r3
 8003d88:	f000 fd40 	bl	800480c <CODEC_IO_Write>
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	461a      	mov	r2, r3
 8003d90:	69fb      	ldr	r3, [r7, #28]
 8003d92:	4413      	add	r3, r2
 8003d94:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 2 (Left) */
    counter += CODEC_IO_Write(DeviceAddr, 0x612, 0x00C0);
 8003d96:	89fb      	ldrh	r3, [r7, #14]
 8003d98:	b2db      	uxtb	r3, r3
 8003d9a:	22c0      	movs	r2, #192	@ 0xc0
 8003d9c:	f240 6112 	movw	r1, #1554	@ 0x612
 8003da0:	4618      	mov	r0, r3
 8003da2:	f000 fd33 	bl	800480c <CODEC_IO_Write>
 8003da6:	4603      	mov	r3, r0
 8003da8:	461a      	mov	r2, r3
 8003daa:	69fb      	ldr	r3, [r7, #28]
 8003dac:	4413      	add	r3, r2
 8003dae:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 2 (Right) */
    counter += CODEC_IO_Write(DeviceAddr, 0x613, 0x00C0);
 8003db0:	89fb      	ldrh	r3, [r7, #14]
 8003db2:	b2db      	uxtb	r3, r3
 8003db4:	22c0      	movs	r2, #192	@ 0xc0
 8003db6:	f240 6113 	movw	r1, #1555	@ 0x613
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f000 fd26 	bl	800480c <CODEC_IO_Write>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	461a      	mov	r2, r3
 8003dc4:	69fb      	ldr	r3, [r7, #28]
 8003dc6:	4413      	add	r3, r2
 8003dc8:	61fb      	str	r3, [r7, #28]

    /* Unmute the AIF1 Timeslot 1 DAC2 path */
    counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0010);
 8003dca:	89fb      	ldrh	r3, [r7, #14]
 8003dcc:	b2db      	uxtb	r3, r3
 8003dce:	2210      	movs	r2, #16
 8003dd0:	f240 4122 	movw	r1, #1058	@ 0x422
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	f000 fd19 	bl	800480c <CODEC_IO_Write>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	461a      	mov	r2, r3
 8003dde:	69fb      	ldr	r3, [r7, #28]
 8003de0:	4413      	add	r3, r2
 8003de2:	61fb      	str	r3, [r7, #28]
    
    /* Volume Control */
    wm8994_SetVolume(DeviceAddr, Volume);
 8003de4:	7afa      	ldrb	r2, [r7, #11]
 8003de6:	89fb      	ldrh	r3, [r7, #14]
 8003de8:	4611      	mov	r1, r2
 8003dea:	4618      	mov	r0, r3
 8003dec:	f000 f984 	bl	80040f8 <wm8994_SetVolume>
  }

  if (input_device > 0) /* Audio input selected */
 8003df0:	8afb      	ldrh	r3, [r7, #22]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	f000 80a6 	beq.w	8003f44 <wm8994_Init+0xd6c>
  {
    if ((input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_1) || (input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_2))
 8003df8:	8afb      	ldrh	r3, [r7, #22]
 8003dfa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003dfe:	d003      	beq.n	8003e08 <wm8994_Init+0xc30>
 8003e00:	8afb      	ldrh	r3, [r7, #22]
 8003e02:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e06:	d12b      	bne.n	8003e60 <wm8994_Init+0xc88>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      power_mgnt_reg_1 |= 0x0013;
 8003e08:	8b7b      	ldrh	r3, [r7, #26]
 8003e0a:	f043 0313 	orr.w	r3, r3, #19
 8003e0e:	837b      	strh	r3, [r7, #26]
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8003e10:	89fb      	ldrh	r3, [r7, #14]
 8003e12:	b2db      	uxtb	r3, r3
 8003e14:	8b7a      	ldrh	r2, [r7, #26]
 8003e16:	2101      	movs	r1, #1
 8003e18:	4618      	mov	r0, r3
 8003e1a:	f000 fcf7 	bl	800480c <CODEC_IO_Write>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	461a      	mov	r2, r3
 8003e22:	69fb      	ldr	r3, [r7, #28]
 8003e24:	4413      	add	r3, r2
 8003e26:	61fb      	str	r3, [r7, #28]

      /* ADC oversample enable */
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 8003e28:	89fb      	ldrh	r3, [r7, #14]
 8003e2a:	b2db      	uxtb	r3, r3
 8003e2c:	2202      	movs	r2, #2
 8003e2e:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 8003e32:	4618      	mov	r0, r3
 8003e34:	f000 fcea 	bl	800480c <CODEC_IO_Write>
 8003e38:	4603      	mov	r3, r0
 8003e3a:	461a      	mov	r2, r3
 8003e3c:	69fb      	ldr	r3, [r7, #28]
 8003e3e:	4413      	add	r3, r2
 8003e40:	61fb      	str	r3, [r7, #28]

      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x3800);
 8003e42:	89fb      	ldrh	r3, [r7, #14]
 8003e44:	b2db      	uxtb	r3, r3
 8003e46:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8003e4a:	f240 4111 	movw	r1, #1041	@ 0x411
 8003e4e:	4618      	mov	r0, r3
 8003e50:	f000 fcdc 	bl	800480c <CODEC_IO_Write>
 8003e54:	4603      	mov	r3, r0
 8003e56:	461a      	mov	r2, r3
 8003e58:	69fb      	ldr	r3, [r7, #28]
 8003e5a:	4413      	add	r3, r2
 8003e5c:	61fb      	str	r3, [r7, #28]
 8003e5e:	e06b      	b.n	8003f38 <wm8994_Init+0xd60>
    }
    else if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8003e60:	8afb      	ldrh	r3, [r7, #22]
 8003e62:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e66:	d139      	bne.n	8003edc <wm8994_Init+0xd04>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      power_mgnt_reg_1 |= 0x0013;
 8003e68:	8b7b      	ldrh	r3, [r7, #26]
 8003e6a:	f043 0313 	orr.w	r3, r3, #19
 8003e6e:	837b      	strh	r3, [r7, #26]
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8003e70:	89fb      	ldrh	r3, [r7, #14]
 8003e72:	b2db      	uxtb	r3, r3
 8003e74:	8b7a      	ldrh	r2, [r7, #26]
 8003e76:	2101      	movs	r1, #1
 8003e78:	4618      	mov	r0, r3
 8003e7a:	f000 fcc7 	bl	800480c <CODEC_IO_Write>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	461a      	mov	r2, r3
 8003e82:	69fb      	ldr	r3, [r7, #28]
 8003e84:	4413      	add	r3, r2
 8003e86:	61fb      	str	r3, [r7, #28]

      /* ADC oversample enable */
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 8003e88:	89fb      	ldrh	r3, [r7, #14]
 8003e8a:	b2db      	uxtb	r3, r3
 8003e8c:	2202      	movs	r2, #2
 8003e8e:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 8003e92:	4618      	mov	r0, r3
 8003e94:	f000 fcba 	bl	800480c <CODEC_IO_Write>
 8003e98:	4603      	mov	r3, r0
 8003e9a:	461a      	mov	r2, r3
 8003e9c:	69fb      	ldr	r3, [r7, #28]
 8003e9e:	4413      	add	r3, r2
 8003ea0:	61fb      	str	r3, [r7, #28]
    
      /* AIF ADC1 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 8003ea2:	89fb      	ldrh	r3, [r7, #14]
 8003ea4:	b2db      	uxtb	r3, r3
 8003ea6:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8003eaa:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 8003eae:	4618      	mov	r0, r3
 8003eb0:	f000 fcac 	bl	800480c <CODEC_IO_Write>
 8003eb4:	4603      	mov	r3, r0
 8003eb6:	461a      	mov	r2, r3
 8003eb8:	69fb      	ldr	r3, [r7, #28]
 8003eba:	4413      	add	r3, r2
 8003ebc:	61fb      	str	r3, [r7, #28]
      
      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x1800);      
 8003ebe:	89fb      	ldrh	r3, [r7, #14]
 8003ec0:	b2db      	uxtb	r3, r3
 8003ec2:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8003ec6:	f240 4111 	movw	r1, #1041	@ 0x411
 8003eca:	4618      	mov	r0, r3
 8003ecc:	f000 fc9e 	bl	800480c <CODEC_IO_Write>
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	461a      	mov	r2, r3
 8003ed4:	69fb      	ldr	r3, [r7, #28]
 8003ed6:	4413      	add	r3, r2
 8003ed8:	61fb      	str	r3, [r7, #28]
 8003eda:	e02d      	b.n	8003f38 <wm8994_Init+0xd60>
    }    
    else if ((input_device == INPUT_DEVICE_INPUT_LINE_1) || (input_device == INPUT_DEVICE_INPUT_LINE_2))
 8003edc:	8afb      	ldrh	r3, [r7, #22]
 8003ede:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003ee2:	d003      	beq.n	8003eec <wm8994_Init+0xd14>
 8003ee4:	8afb      	ldrh	r3, [r7, #22]
 8003ee6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003eea:	d125      	bne.n	8003f38 <wm8994_Init+0xd60>
    {

      /* Disable mute on IN1L, IN1L Volume = +0dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x18, 0x000B);
 8003eec:	89fb      	ldrh	r3, [r7, #14]
 8003eee:	b2db      	uxtb	r3, r3
 8003ef0:	220b      	movs	r2, #11
 8003ef2:	2118      	movs	r1, #24
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f000 fc89 	bl	800480c <CODEC_IO_Write>
 8003efa:	4603      	mov	r3, r0
 8003efc:	461a      	mov	r2, r3
 8003efe:	69fb      	ldr	r3, [r7, #28]
 8003f00:	4413      	add	r3, r2
 8003f02:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1R, IN1R Volume = +0dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x1A, 0x000B);
 8003f04:	89fb      	ldrh	r3, [r7, #14]
 8003f06:	b2db      	uxtb	r3, r3
 8003f08:	220b      	movs	r2, #11
 8003f0a:	211a      	movs	r1, #26
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	f000 fc7d 	bl	800480c <CODEC_IO_Write>
 8003f12:	4603      	mov	r3, r0
 8003f14:	461a      	mov	r2, r3
 8003f16:	69fb      	ldr	r3, [r7, #28]
 8003f18:	4413      	add	r3, r2
 8003f1a:	61fb      	str	r3, [r7, #28]

      /* AIF ADC1 HPF enable, HPF cut = hifi mode fc=4Hz at fs=48kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 8003f1c:	89fb      	ldrh	r3, [r7, #14]
 8003f1e:	b2db      	uxtb	r3, r3
 8003f20:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8003f24:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 8003f28:	4618      	mov	r0, r3
 8003f2a:	f000 fc6f 	bl	800480c <CODEC_IO_Write>
 8003f2e:	4603      	mov	r3, r0
 8003f30:	461a      	mov	r2, r3
 8003f32:	69fb      	ldr	r3, [r7, #28]
 8003f34:	4413      	add	r3, r2
 8003f36:	61fb      	str	r3, [r7, #28]
    }
    /* Volume Control */
    wm8994_SetVolume(DeviceAddr, Volume);
 8003f38:	7afa      	ldrb	r2, [r7, #11]
 8003f3a:	89fb      	ldrh	r3, [r7, #14]
 8003f3c:	4611      	mov	r1, r2
 8003f3e:	4618      	mov	r0, r3
 8003f40:	f000 f8da 	bl	80040f8 <wm8994_SetVolume>
  }
  /* Return communication control value */
  return counter;  
 8003f44:	69fb      	ldr	r3, [r7, #28]
}
 8003f46:	4618      	mov	r0, r3
 8003f48:	3720      	adds	r7, #32
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bd80      	pop	{r7, pc}
 8003f4e:	bf00      	nop

08003f50 <wm8994_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void wm8994_DeInit(void)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8003f54:	f000 fdd2 	bl	8004afc <AUDIO_IO_DeInit>
}
 8003f58:	bf00      	nop
 8003f5a:	bd80      	pop	{r7, pc}

08003f5c <wm8994_ReadID>:
  * @brief  Get the WM8994 ID.
  * @param DeviceAddr: Device address on communication Bus.
  * @retval The WM8994 ID 
  */
uint32_t wm8994_ReadID(uint16_t DeviceAddr)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b082      	sub	sp, #8
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	4603      	mov	r3, r0
 8003f64:	80fb      	strh	r3, [r7, #6]
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();
 8003f66:	f000 fdbf 	bl	8004ae8 <AUDIO_IO_Init>

  return ((uint32_t)AUDIO_IO_Read(DeviceAddr, WM8994_CHIPID_ADDR));
 8003f6a:	88fb      	ldrh	r3, [r7, #6]
 8003f6c:	b2db      	uxtb	r3, r3
 8003f6e:	2100      	movs	r1, #0
 8003f70:	4618      	mov	r0, r3
 8003f72:	f000 fdf5 	bl	8004b60 <AUDIO_IO_Read>
 8003f76:	4603      	mov	r3, r0
}
 8003f78:	4618      	mov	r0, r3
 8003f7a:	3708      	adds	r7, #8
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	bd80      	pop	{r7, pc}

08003f80 <wm8994_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b084      	sub	sp, #16
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	4603      	mov	r3, r0
 8003f88:	6039      	str	r1, [r7, #0]
 8003f8a:	80fb      	strh	r3, [r7, #6]
 8003f8c:	4613      	mov	r3, r2
 8003f8e:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8003f90:	2300      	movs	r3, #0
 8003f92:	60fb      	str	r3, [r7, #12]
 
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8003f94:	88fb      	ldrh	r3, [r7, #6]
 8003f96:	2100      	movs	r1, #0
 8003f98:	4618      	mov	r0, r3
 8003f9a:	f000 f9d1 	bl	8004340 <wm8994_SetMute>
 8003f9e:	4602      	mov	r2, r0
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	4413      	add	r3, r2
 8003fa4:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
}
 8003fa8:	4618      	mov	r0, r3
 8003faa:	3710      	adds	r7, #16
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd80      	pop	{r7, pc}

08003fb0 <wm8994_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Pause(uint16_t DeviceAddr)
{  
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b084      	sub	sp, #16
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8003fba:	2300      	movs	r3, #0
 8003fbc:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8003fbe:	88fb      	ldrh	r3, [r7, #6]
 8003fc0:	2101      	movs	r1, #1
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	f000 f9bc 	bl	8004340 <wm8994_SetMute>
 8003fc8:	4602      	mov	r2, r0
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	4413      	add	r3, r2
 8003fce:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x01);
 8003fd0:	88fb      	ldrh	r3, [r7, #6]
 8003fd2:	b2db      	uxtb	r3, r3
 8003fd4:	2201      	movs	r2, #1
 8003fd6:	2102      	movs	r1, #2
 8003fd8:	4618      	mov	r0, r3
 8003fda:	f000 fc17 	bl	800480c <CODEC_IO_Write>
 8003fde:	4603      	mov	r3, r0
 8003fe0:	461a      	mov	r2, r3
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	4413      	add	r3, r2
 8003fe6:	60fb      	str	r3, [r7, #12]
 
  return counter;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
}
 8003fea:	4618      	mov	r0, r3
 8003fec:	3710      	adds	r7, #16
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bd80      	pop	{r7, pc}

08003ff2 <wm8994_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Resume(uint16_t DeviceAddr)
{
 8003ff2:	b580      	push	{r7, lr}
 8003ff4:	b084      	sub	sp, #16
 8003ff6:	af00      	add	r7, sp, #0
 8003ff8:	4603      	mov	r3, r0
 8003ffa:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	60fb      	str	r3, [r7, #12]
 
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8004000:	88fb      	ldrh	r3, [r7, #6]
 8004002:	2100      	movs	r1, #0
 8004004:	4618      	mov	r0, r3
 8004006:	f000 f99b 	bl	8004340 <wm8994_SetMute>
 800400a:	4602      	mov	r2, r0
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	4413      	add	r3, r2
 8004010:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8004012:	68fb      	ldr	r3, [r7, #12]
}
 8004014:	4618      	mov	r0, r3
 8004016:	3710      	adds	r7, #16
 8004018:	46bd      	mov	sp, r7
 800401a:	bd80      	pop	{r7, pc}

0800401c <wm8994_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b084      	sub	sp, #16
 8004020:	af00      	add	r7, sp, #0
 8004022:	4603      	mov	r3, r0
 8004024:	6039      	str	r1, [r7, #0]
 8004026:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8004028:	2300      	movs	r3, #0
 800402a:	60fb      	str	r3, [r7, #12]

  if (outputEnabled != 0)
 800402c:	4b31      	ldr	r3, [pc, #196]	@ (80040f4 <wm8994_Stop+0xd8>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d05a      	beq.n	80040ea <wm8994_Stop+0xce>
  {
    /* Mute the output first */
    counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8004034:	88fb      	ldrh	r3, [r7, #6]
 8004036:	2101      	movs	r1, #1
 8004038:	4618      	mov	r0, r3
 800403a:	f000 f981 	bl	8004340 <wm8994_SetMute>
 800403e:	4602      	mov	r2, r0
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	4413      	add	r3, r2
 8004044:	60fb      	str	r3, [r7, #12]

    if (CodecPdwnMode == CODEC_PDWN_SW)
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	2b02      	cmp	r3, #2
 800404a:	d04e      	beq.n	80040ea <wm8994_Stop+0xce>
      /* Only output mute required*/
    }
    else /* CODEC_PDWN_HW */
    {
      /* Mute the AIF1 Timeslot 0 DAC1 path */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0200);
 800404c:	88fb      	ldrh	r3, [r7, #6]
 800404e:	b2db      	uxtb	r3, r3
 8004050:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004054:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8004058:	4618      	mov	r0, r3
 800405a:	f000 fbd7 	bl	800480c <CODEC_IO_Write>
 800405e:	4603      	mov	r3, r0
 8004060:	461a      	mov	r2, r3
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	4413      	add	r3, r2
 8004066:	60fb      	str	r3, [r7, #12]

      /* Mute the AIF1 Timeslot 1 DAC2 path */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0200);
 8004068:	88fb      	ldrh	r3, [r7, #6]
 800406a:	b2db      	uxtb	r3, r3
 800406c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004070:	f240 4122 	movw	r1, #1058	@ 0x422
 8004074:	4618      	mov	r0, r3
 8004076:	f000 fbc9 	bl	800480c <CODEC_IO_Write>
 800407a:	4603      	mov	r3, r0
 800407c:	461a      	mov	r2, r3
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	4413      	add	r3, r2
 8004082:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1L_TO_HPOUT1L */
      counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0000);
 8004084:	88fb      	ldrh	r3, [r7, #6]
 8004086:	b2db      	uxtb	r3, r3
 8004088:	2200      	movs	r2, #0
 800408a:	212d      	movs	r1, #45	@ 0x2d
 800408c:	4618      	mov	r0, r3
 800408e:	f000 fbbd 	bl	800480c <CODEC_IO_Write>
 8004092:	4603      	mov	r3, r0
 8004094:	461a      	mov	r2, r3
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	4413      	add	r3, r2
 800409a:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1R_TO_HPOUT1R */
      counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0000);
 800409c:	88fb      	ldrh	r3, [r7, #6]
 800409e:	b2db      	uxtb	r3, r3
 80040a0:	2200      	movs	r2, #0
 80040a2:	212e      	movs	r1, #46	@ 0x2e
 80040a4:	4618      	mov	r0, r3
 80040a6:	f000 fbb1 	bl	800480c <CODEC_IO_Write>
 80040aa:	4603      	mov	r3, r0
 80040ac:	461a      	mov	r2, r3
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	4413      	add	r3, r2
 80040b2:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1 and DAC2 */
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0000);
 80040b4:	88fb      	ldrh	r3, [r7, #6]
 80040b6:	b2db      	uxtb	r3, r3
 80040b8:	2200      	movs	r2, #0
 80040ba:	2105      	movs	r1, #5
 80040bc:	4618      	mov	r0, r3
 80040be:	f000 fba5 	bl	800480c <CODEC_IO_Write>
 80040c2:	4603      	mov	r3, r0
 80040c4:	461a      	mov	r2, r3
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	4413      	add	r3, r2
 80040ca:	60fb      	str	r3, [r7, #12]

      /* Reset Codec by writing in 0x0000 address register */
      counter += CODEC_IO_Write(DeviceAddr, 0x0000, 0x0000);
 80040cc:	88fb      	ldrh	r3, [r7, #6]
 80040ce:	b2db      	uxtb	r3, r3
 80040d0:	2200      	movs	r2, #0
 80040d2:	2100      	movs	r1, #0
 80040d4:	4618      	mov	r0, r3
 80040d6:	f000 fb99 	bl	800480c <CODEC_IO_Write>
 80040da:	4603      	mov	r3, r0
 80040dc:	461a      	mov	r2, r3
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	4413      	add	r3, r2
 80040e2:	60fb      	str	r3, [r7, #12]

      outputEnabled = 0;
 80040e4:	4b03      	ldr	r3, [pc, #12]	@ (80040f4 <wm8994_Stop+0xd8>)
 80040e6:	2200      	movs	r2, #0
 80040e8:	601a      	str	r2, [r3, #0]
    }
  }
  return counter;
 80040ea:	68fb      	ldr	r3, [r7, #12]
}
 80040ec:	4618      	mov	r0, r3
 80040ee:	3710      	adds	r7, #16
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bd80      	pop	{r7, pc}
 80040f4:	20013078 	.word	0x20013078

080040f8 <wm8994_SetVolume>:
  * @param Volume: a byte value from 0 to 255 (refer to codec registers 
  *         description for more details).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b084      	sub	sp, #16
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	4603      	mov	r3, r0
 8004100:	460a      	mov	r2, r1
 8004102:	80fb      	strh	r3, [r7, #6]
 8004104:	4613      	mov	r3, r2
 8004106:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 8004108:	2300      	movs	r3, #0
 800410a:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 800410c:	797b      	ldrb	r3, [r7, #5]
 800410e:	2b64      	cmp	r3, #100	@ 0x64
 8004110:	d80b      	bhi.n	800412a <wm8994_SetVolume+0x32>
 8004112:	797a      	ldrb	r2, [r7, #5]
 8004114:	4613      	mov	r3, r2
 8004116:	019b      	lsls	r3, r3, #6
 8004118:	1a9b      	subs	r3, r3, r2
 800411a:	4a86      	ldr	r2, [pc, #536]	@ (8004334 <wm8994_SetVolume+0x23c>)
 800411c:	fb82 1203 	smull	r1, r2, r2, r3
 8004120:	1152      	asrs	r2, r2, #5
 8004122:	17db      	asrs	r3, r3, #31
 8004124:	1ad3      	subs	r3, r2, r3
 8004126:	b2db      	uxtb	r3, r3
 8004128:	e000      	b.n	800412c <wm8994_SetVolume+0x34>
 800412a:	2364      	movs	r3, #100	@ 0x64
 800412c:	72fb      	strb	r3, [r7, #11]

  /* Output volume */
  if (outputEnabled != 0)
 800412e:	4b82      	ldr	r3, [pc, #520]	@ (8004338 <wm8994_SetVolume+0x240>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	2b00      	cmp	r3, #0
 8004134:	f000 809b 	beq.w	800426e <wm8994_SetVolume+0x176>
  {
    if(convertedvol > 0x3E)
 8004138:	7afb      	ldrb	r3, [r7, #11]
 800413a:	2b3e      	cmp	r3, #62	@ 0x3e
 800413c:	d93d      	bls.n	80041ba <wm8994_SetVolume+0xc2>
    {
      /* Unmute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 800413e:	88fb      	ldrh	r3, [r7, #6]
 8004140:	2100      	movs	r1, #0
 8004142:	4618      	mov	r0, r3
 8004144:	f000 f8fc 	bl	8004340 <wm8994_SetMute>
 8004148:	4602      	mov	r2, r0
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	4413      	add	r3, r2
 800414e:	60fb      	str	r3, [r7, #12]

      /* Left Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, 0x3F | 0x140);
 8004150:	88fb      	ldrh	r3, [r7, #6]
 8004152:	b2db      	uxtb	r3, r3
 8004154:	f240 127f 	movw	r2, #383	@ 0x17f
 8004158:	211c      	movs	r1, #28
 800415a:	4618      	mov	r0, r3
 800415c:	f000 fb56 	bl	800480c <CODEC_IO_Write>
 8004160:	4603      	mov	r3, r0
 8004162:	461a      	mov	r2, r3
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	4413      	add	r3, r2
 8004168:	60fb      	str	r3, [r7, #12]

      /* Right Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, 0x3F | 0x140);
 800416a:	88fb      	ldrh	r3, [r7, #6]
 800416c:	b2db      	uxtb	r3, r3
 800416e:	f240 127f 	movw	r2, #383	@ 0x17f
 8004172:	211d      	movs	r1, #29
 8004174:	4618      	mov	r0, r3
 8004176:	f000 fb49 	bl	800480c <CODEC_IO_Write>
 800417a:	4603      	mov	r3, r0
 800417c:	461a      	mov	r2, r3
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	4413      	add	r3, r2
 8004182:	60fb      	str	r3, [r7, #12]

      /* Left Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x26, 0x3F | 0x140);
 8004184:	88fb      	ldrh	r3, [r7, #6]
 8004186:	b2db      	uxtb	r3, r3
 8004188:	f240 127f 	movw	r2, #383	@ 0x17f
 800418c:	2126      	movs	r1, #38	@ 0x26
 800418e:	4618      	mov	r0, r3
 8004190:	f000 fb3c 	bl	800480c <CODEC_IO_Write>
 8004194:	4603      	mov	r3, r0
 8004196:	461a      	mov	r2, r3
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	4413      	add	r3, r2
 800419c:	60fb      	str	r3, [r7, #12]

      /* Right Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x27, 0x3F | 0x140);
 800419e:	88fb      	ldrh	r3, [r7, #6]
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	f240 127f 	movw	r2, #383	@ 0x17f
 80041a6:	2127      	movs	r1, #39	@ 0x27
 80041a8:	4618      	mov	r0, r3
 80041aa:	f000 fb2f 	bl	800480c <CODEC_IO_Write>
 80041ae:	4603      	mov	r3, r0
 80041b0:	461a      	mov	r2, r3
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	4413      	add	r3, r2
 80041b6:	60fb      	str	r3, [r7, #12]
 80041b8:	e059      	b.n	800426e <wm8994_SetVolume+0x176>
    }
    else if (Volume == 0)
 80041ba:	797b      	ldrb	r3, [r7, #5]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d109      	bne.n	80041d4 <wm8994_SetVolume+0xdc>
    {
      /* Mute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 80041c0:	88fb      	ldrh	r3, [r7, #6]
 80041c2:	2101      	movs	r1, #1
 80041c4:	4618      	mov	r0, r3
 80041c6:	f000 f8bb 	bl	8004340 <wm8994_SetMute>
 80041ca:	4602      	mov	r2, r0
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	4413      	add	r3, r2
 80041d0:	60fb      	str	r3, [r7, #12]
 80041d2:	e04c      	b.n	800426e <wm8994_SetVolume+0x176>
    }
    else
    {
      /* Unmute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 80041d4:	88fb      	ldrh	r3, [r7, #6]
 80041d6:	2100      	movs	r1, #0
 80041d8:	4618      	mov	r0, r3
 80041da:	f000 f8b1 	bl	8004340 <wm8994_SetMute>
 80041de:	4602      	mov	r2, r0
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	4413      	add	r3, r2
 80041e4:	60fb      	str	r3, [r7, #12]

      /* Left Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, convertedvol | 0x140);
 80041e6:	88fb      	ldrh	r3, [r7, #6]
 80041e8:	b2d8      	uxtb	r0, r3
 80041ea:	7afb      	ldrb	r3, [r7, #11]
 80041ec:	b21b      	sxth	r3, r3
 80041ee:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 80041f2:	b21b      	sxth	r3, r3
 80041f4:	b29b      	uxth	r3, r3
 80041f6:	461a      	mov	r2, r3
 80041f8:	211c      	movs	r1, #28
 80041fa:	f000 fb07 	bl	800480c <CODEC_IO_Write>
 80041fe:	4603      	mov	r3, r0
 8004200:	461a      	mov	r2, r3
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	4413      	add	r3, r2
 8004206:	60fb      	str	r3, [r7, #12]

      /* Right Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, convertedvol | 0x140);
 8004208:	88fb      	ldrh	r3, [r7, #6]
 800420a:	b2d8      	uxtb	r0, r3
 800420c:	7afb      	ldrb	r3, [r7, #11]
 800420e:	b21b      	sxth	r3, r3
 8004210:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8004214:	b21b      	sxth	r3, r3
 8004216:	b29b      	uxth	r3, r3
 8004218:	461a      	mov	r2, r3
 800421a:	211d      	movs	r1, #29
 800421c:	f000 faf6 	bl	800480c <CODEC_IO_Write>
 8004220:	4603      	mov	r3, r0
 8004222:	461a      	mov	r2, r3
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	4413      	add	r3, r2
 8004228:	60fb      	str	r3, [r7, #12]

      /* Left Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x26, convertedvol | 0x140);
 800422a:	88fb      	ldrh	r3, [r7, #6]
 800422c:	b2d8      	uxtb	r0, r3
 800422e:	7afb      	ldrb	r3, [r7, #11]
 8004230:	b21b      	sxth	r3, r3
 8004232:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8004236:	b21b      	sxth	r3, r3
 8004238:	b29b      	uxth	r3, r3
 800423a:	461a      	mov	r2, r3
 800423c:	2126      	movs	r1, #38	@ 0x26
 800423e:	f000 fae5 	bl	800480c <CODEC_IO_Write>
 8004242:	4603      	mov	r3, r0
 8004244:	461a      	mov	r2, r3
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	4413      	add	r3, r2
 800424a:	60fb      	str	r3, [r7, #12]

      /* Right Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x27, convertedvol | 0x140);
 800424c:	88fb      	ldrh	r3, [r7, #6]
 800424e:	b2d8      	uxtb	r0, r3
 8004250:	7afb      	ldrb	r3, [r7, #11]
 8004252:	b21b      	sxth	r3, r3
 8004254:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8004258:	b21b      	sxth	r3, r3
 800425a:	b29b      	uxth	r3, r3
 800425c:	461a      	mov	r2, r3
 800425e:	2127      	movs	r1, #39	@ 0x27
 8004260:	f000 fad4 	bl	800480c <CODEC_IO_Write>
 8004264:	4603      	mov	r3, r0
 8004266:	461a      	mov	r2, r3
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	4413      	add	r3, r2
 800426c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Input volume */
  if (inputEnabled != 0)
 800426e:	4b33      	ldr	r3, [pc, #204]	@ (800433c <wm8994_SetVolume+0x244>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d059      	beq.n	800432a <wm8994_SetVolume+0x232>
  {
    convertedvol = VOLUME_IN_CONVERT(Volume);
 8004276:	797b      	ldrb	r3, [r7, #5]
 8004278:	2b63      	cmp	r3, #99	@ 0x63
 800427a:	d80c      	bhi.n	8004296 <wm8994_SetVolume+0x19e>
 800427c:	797a      	ldrb	r2, [r7, #5]
 800427e:	4613      	mov	r3, r2
 8004280:	011b      	lsls	r3, r3, #4
 8004282:	1a9b      	subs	r3, r3, r2
 8004284:	011b      	lsls	r3, r3, #4
 8004286:	4a2b      	ldr	r2, [pc, #172]	@ (8004334 <wm8994_SetVolume+0x23c>)
 8004288:	fb82 1203 	smull	r1, r2, r2, r3
 800428c:	1152      	asrs	r2, r2, #5
 800428e:	17db      	asrs	r3, r3, #31
 8004290:	1ad3      	subs	r3, r2, r3
 8004292:	b2db      	uxtb	r3, r3
 8004294:	e000      	b.n	8004298 <wm8994_SetVolume+0x1a0>
 8004296:	23ef      	movs	r3, #239	@ 0xef
 8004298:	72fb      	strb	r3, [r7, #11]

    /* Left AIF1 ADC1 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x400, convertedvol | 0x100);
 800429a:	88fb      	ldrh	r3, [r7, #6]
 800429c:	b2d8      	uxtb	r0, r3
 800429e:	7afb      	ldrb	r3, [r7, #11]
 80042a0:	b21b      	sxth	r3, r3
 80042a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042a6:	b21b      	sxth	r3, r3
 80042a8:	b29b      	uxth	r3, r3
 80042aa:	461a      	mov	r2, r3
 80042ac:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80042b0:	f000 faac 	bl	800480c <CODEC_IO_Write>
 80042b4:	4603      	mov	r3, r0
 80042b6:	461a      	mov	r2, r3
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	4413      	add	r3, r2
 80042bc:	60fb      	str	r3, [r7, #12]

    /* Right AIF1 ADC1 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x401, convertedvol | 0x100);
 80042be:	88fb      	ldrh	r3, [r7, #6]
 80042c0:	b2d8      	uxtb	r0, r3
 80042c2:	7afb      	ldrb	r3, [r7, #11]
 80042c4:	b21b      	sxth	r3, r3
 80042c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042ca:	b21b      	sxth	r3, r3
 80042cc:	b29b      	uxth	r3, r3
 80042ce:	461a      	mov	r2, r3
 80042d0:	f240 4101 	movw	r1, #1025	@ 0x401
 80042d4:	f000 fa9a 	bl	800480c <CODEC_IO_Write>
 80042d8:	4603      	mov	r3, r0
 80042da:	461a      	mov	r2, r3
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	4413      	add	r3, r2
 80042e0:	60fb      	str	r3, [r7, #12]

    /* Left AIF1 ADC2 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x404, convertedvol | 0x100);
 80042e2:	88fb      	ldrh	r3, [r7, #6]
 80042e4:	b2d8      	uxtb	r0, r3
 80042e6:	7afb      	ldrb	r3, [r7, #11]
 80042e8:	b21b      	sxth	r3, r3
 80042ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042ee:	b21b      	sxth	r3, r3
 80042f0:	b29b      	uxth	r3, r3
 80042f2:	461a      	mov	r2, r3
 80042f4:	f240 4104 	movw	r1, #1028	@ 0x404
 80042f8:	f000 fa88 	bl	800480c <CODEC_IO_Write>
 80042fc:	4603      	mov	r3, r0
 80042fe:	461a      	mov	r2, r3
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	4413      	add	r3, r2
 8004304:	60fb      	str	r3, [r7, #12]

    /* Right AIF1 ADC2 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x405, convertedvol | 0x100);
 8004306:	88fb      	ldrh	r3, [r7, #6]
 8004308:	b2d8      	uxtb	r0, r3
 800430a:	7afb      	ldrb	r3, [r7, #11]
 800430c:	b21b      	sxth	r3, r3
 800430e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004312:	b21b      	sxth	r3, r3
 8004314:	b29b      	uxth	r3, r3
 8004316:	461a      	mov	r2, r3
 8004318:	f240 4105 	movw	r1, #1029	@ 0x405
 800431c:	f000 fa76 	bl	800480c <CODEC_IO_Write>
 8004320:	4603      	mov	r3, r0
 8004322:	461a      	mov	r2, r3
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	4413      	add	r3, r2
 8004328:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 800432a:	68fb      	ldr	r3, [r7, #12]
}
 800432c:	4618      	mov	r0, r3
 800432e:	3710      	adds	r7, #16
 8004330:	46bd      	mov	sp, r7
 8004332:	bd80      	pop	{r7, pc}
 8004334:	51eb851f 	.word	0x51eb851f
 8004338:	20013078 	.word	0x20013078
 800433c:	2001307c 	.word	0x2001307c

08004340 <wm8994_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b084      	sub	sp, #16
 8004344:	af00      	add	r7, sp, #0
 8004346:	4603      	mov	r3, r0
 8004348:	6039      	str	r1, [r7, #0]
 800434a:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800434c:	2300      	movs	r3, #0
 800434e:	60fb      	str	r3, [r7, #12]
  
  if (outputEnabled != 0)
 8004350:	4b21      	ldr	r3, [pc, #132]	@ (80043d8 <wm8994_SetMute+0x98>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d039      	beq.n	80043cc <wm8994_SetMute+0x8c>
  {
    /* Set the Mute mode */
    if(Cmd == AUDIO_MUTE_ON)
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	2b01      	cmp	r3, #1
 800435c:	d11c      	bne.n	8004398 <wm8994_SetMute+0x58>
    {
      /* Soft Mute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0200);
 800435e:	88fb      	ldrh	r3, [r7, #6]
 8004360:	b2db      	uxtb	r3, r3
 8004362:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004366:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 800436a:	4618      	mov	r0, r3
 800436c:	f000 fa4e 	bl	800480c <CODEC_IO_Write>
 8004370:	4603      	mov	r3, r0
 8004372:	461a      	mov	r2, r3
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	4413      	add	r3, r2
 8004378:	60fb      	str	r3, [r7, #12]

      /* Soft Mute the AIF1 Timeslot 1 DAC2 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0200);
 800437a:	88fb      	ldrh	r3, [r7, #6]
 800437c:	b2db      	uxtb	r3, r3
 800437e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004382:	f240 4122 	movw	r1, #1058	@ 0x422
 8004386:	4618      	mov	r0, r3
 8004388:	f000 fa40 	bl	800480c <CODEC_IO_Write>
 800438c:	4603      	mov	r3, r0
 800438e:	461a      	mov	r2, r3
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	4413      	add	r3, r2
 8004394:	60fb      	str	r3, [r7, #12]
 8004396:	e019      	b.n	80043cc <wm8994_SetMute+0x8c>
    }
    else /* AUDIO_MUTE_OFF Disable the Mute */
    {
      /* Unmute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0010);
 8004398:	88fb      	ldrh	r3, [r7, #6]
 800439a:	b2db      	uxtb	r3, r3
 800439c:	2210      	movs	r2, #16
 800439e:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 80043a2:	4618      	mov	r0, r3
 80043a4:	f000 fa32 	bl	800480c <CODEC_IO_Write>
 80043a8:	4603      	mov	r3, r0
 80043aa:	461a      	mov	r2, r3
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	4413      	add	r3, r2
 80043b0:	60fb      	str	r3, [r7, #12]

      /* Unmute the AIF1 Timeslot 1 DAC2 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0010);
 80043b2:	88fb      	ldrh	r3, [r7, #6]
 80043b4:	b2db      	uxtb	r3, r3
 80043b6:	2210      	movs	r2, #16
 80043b8:	f240 4122 	movw	r1, #1058	@ 0x422
 80043bc:	4618      	mov	r0, r3
 80043be:	f000 fa25 	bl	800480c <CODEC_IO_Write>
 80043c2:	4603      	mov	r3, r0
 80043c4:	461a      	mov	r2, r3
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	4413      	add	r3, r2
 80043ca:	60fb      	str	r3, [r7, #12]
    }
  }
  return counter;
 80043cc:	68fb      	ldr	r3, [r7, #12]
}
 80043ce:	4618      	mov	r0, r3
 80043d0:	3710      	adds	r7, #16
 80043d2:	46bd      	mov	sp, r7
 80043d4:	bd80      	pop	{r7, pc}
 80043d6:	bf00      	nop
 80043d8:	20013078 	.word	0x20013078

080043dc <wm8994_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b084      	sub	sp, #16
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	4603      	mov	r3, r0
 80043e4:	460a      	mov	r2, r1
 80043e6:	80fb      	strh	r3, [r7, #6]
 80043e8:	4613      	mov	r3, r2
 80043ea:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 80043ec:	2300      	movs	r3, #0
 80043ee:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 80043f0:	797b      	ldrb	r3, [r7, #5]
 80043f2:	2b03      	cmp	r3, #3
 80043f4:	f000 808c 	beq.w	8004510 <wm8994_SetOutputMode+0x134>
 80043f8:	2b03      	cmp	r3, #3
 80043fa:	f300 80cb 	bgt.w	8004594 <wm8994_SetOutputMode+0x1b8>
 80043fe:	2b01      	cmp	r3, #1
 8004400:	d002      	beq.n	8004408 <wm8994_SetOutputMode+0x2c>
 8004402:	2b02      	cmp	r3, #2
 8004404:	d042      	beq.n	800448c <wm8994_SetOutputMode+0xb0>
 8004406:	e0c5      	b.n	8004594 <wm8994_SetOutputMode+0x1b8>
  {
  case OUTPUT_DEVICE_SPEAKER:
    /* Enable DAC1 (Left), Enable DAC1 (Right), 
    Disable DAC2 (Left), Disable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0C0C);
 8004408:	88fb      	ldrh	r3, [r7, #6]
 800440a:	b2db      	uxtb	r3, r3
 800440c:	f640 420c 	movw	r2, #3084	@ 0xc0c
 8004410:	2105      	movs	r1, #5
 8004412:	4618      	mov	r0, r3
 8004414:	f000 f9fa 	bl	800480c <CODEC_IO_Write>
 8004418:	4603      	mov	r3, r0
 800441a:	461a      	mov	r2, r3
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	4413      	add	r3, r2
 8004420:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0000);
 8004422:	88fb      	ldrh	r3, [r7, #6]
 8004424:	b2db      	uxtb	r3, r3
 8004426:	2200      	movs	r2, #0
 8004428:	f240 6101 	movw	r1, #1537	@ 0x601
 800442c:	4618      	mov	r0, r3
 800442e:	f000 f9ed 	bl	800480c <CODEC_IO_Write>
 8004432:	4603      	mov	r3, r0
 8004434:	461a      	mov	r2, r3
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	4413      	add	r3, r2
 800443a:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0000);
 800443c:	88fb      	ldrh	r3, [r7, #6]
 800443e:	b2db      	uxtb	r3, r3
 8004440:	2200      	movs	r2, #0
 8004442:	f240 6102 	movw	r1, #1538	@ 0x602
 8004446:	4618      	mov	r0, r3
 8004448:	f000 f9e0 	bl	800480c <CODEC_IO_Write>
 800444c:	4603      	mov	r3, r0
 800444e:	461a      	mov	r2, r3
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	4413      	add	r3, r2
 8004454:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 8004456:	88fb      	ldrh	r3, [r7, #6]
 8004458:	b2db      	uxtb	r3, r3
 800445a:	2202      	movs	r2, #2
 800445c:	f240 6104 	movw	r1, #1540	@ 0x604
 8004460:	4618      	mov	r0, r3
 8004462:	f000 f9d3 	bl	800480c <CODEC_IO_Write>
 8004466:	4603      	mov	r3, r0
 8004468:	461a      	mov	r2, r3
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	4413      	add	r3, r2
 800446e:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 8004470:	88fb      	ldrh	r3, [r7, #6]
 8004472:	b2db      	uxtb	r3, r3
 8004474:	2202      	movs	r2, #2
 8004476:	f240 6105 	movw	r1, #1541	@ 0x605
 800447a:	4618      	mov	r0, r3
 800447c:	f000 f9c6 	bl	800480c <CODEC_IO_Write>
 8004480:	4603      	mov	r3, r0
 8004482:	461a      	mov	r2, r3
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	4413      	add	r3, r2
 8004488:	60fb      	str	r3, [r7, #12]
    break;
 800448a:	e0c5      	b.n	8004618 <wm8994_SetOutputMode+0x23c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    /* Disable DAC1 (Left), Disable DAC1 (Right), 
    Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 800448c:	88fb      	ldrh	r3, [r7, #6]
 800448e:	b2db      	uxtb	r3, r3
 8004490:	f240 3203 	movw	r2, #771	@ 0x303
 8004494:	2105      	movs	r1, #5
 8004496:	4618      	mov	r0, r3
 8004498:	f000 f9b8 	bl	800480c <CODEC_IO_Write>
 800449c:	4603      	mov	r3, r0
 800449e:	461a      	mov	r2, r3
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	4413      	add	r3, r2
 80044a4:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 80044a6:	88fb      	ldrh	r3, [r7, #6]
 80044a8:	b2db      	uxtb	r3, r3
 80044aa:	2201      	movs	r2, #1
 80044ac:	f240 6101 	movw	r1, #1537	@ 0x601
 80044b0:	4618      	mov	r0, r3
 80044b2:	f000 f9ab 	bl	800480c <CODEC_IO_Write>
 80044b6:	4603      	mov	r3, r0
 80044b8:	461a      	mov	r2, r3
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	4413      	add	r3, r2
 80044be:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 80044c0:	88fb      	ldrh	r3, [r7, #6]
 80044c2:	b2db      	uxtb	r3, r3
 80044c4:	2201      	movs	r2, #1
 80044c6:	f240 6102 	movw	r1, #1538	@ 0x602
 80044ca:	4618      	mov	r0, r3
 80044cc:	f000 f99e 	bl	800480c <CODEC_IO_Write>
 80044d0:	4603      	mov	r3, r0
 80044d2:	461a      	mov	r2, r3
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	4413      	add	r3, r2
 80044d8:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 80044da:	88fb      	ldrh	r3, [r7, #6]
 80044dc:	b2db      	uxtb	r3, r3
 80044de:	2200      	movs	r2, #0
 80044e0:	f240 6104 	movw	r1, #1540	@ 0x604
 80044e4:	4618      	mov	r0, r3
 80044e6:	f000 f991 	bl	800480c <CODEC_IO_Write>
 80044ea:	4603      	mov	r3, r0
 80044ec:	461a      	mov	r2, r3
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	4413      	add	r3, r2
 80044f2:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 80044f4:	88fb      	ldrh	r3, [r7, #6]
 80044f6:	b2db      	uxtb	r3, r3
 80044f8:	2200      	movs	r2, #0
 80044fa:	f240 6105 	movw	r1, #1541	@ 0x605
 80044fe:	4618      	mov	r0, r3
 8004500:	f000 f984 	bl	800480c <CODEC_IO_Write>
 8004504:	4603      	mov	r3, r0
 8004506:	461a      	mov	r2, r3
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	4413      	add	r3, r2
 800450c:	60fb      	str	r3, [r7, #12]
    break;
 800450e:	e083      	b.n	8004618 <wm8994_SetOutputMode+0x23c>
    
  case OUTPUT_DEVICE_BOTH:
    /* Enable DAC1 (Left), Enable DAC1 (Right), 
    also Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 8004510:	88fb      	ldrh	r3, [r7, #6]
 8004512:	b2db      	uxtb	r3, r3
 8004514:	f640 720f 	movw	r2, #3855	@ 0xf0f
 8004518:	2105      	movs	r1, #5
 800451a:	4618      	mov	r0, r3
 800451c:	f000 f976 	bl	800480c <CODEC_IO_Write>
 8004520:	4603      	mov	r3, r0
 8004522:	461a      	mov	r2, r3
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	4413      	add	r3, r2
 8004528:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 800452a:	88fb      	ldrh	r3, [r7, #6]
 800452c:	b2db      	uxtb	r3, r3
 800452e:	2201      	movs	r2, #1
 8004530:	f240 6101 	movw	r1, #1537	@ 0x601
 8004534:	4618      	mov	r0, r3
 8004536:	f000 f969 	bl	800480c <CODEC_IO_Write>
 800453a:	4603      	mov	r3, r0
 800453c:	461a      	mov	r2, r3
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	4413      	add	r3, r2
 8004542:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8004544:	88fb      	ldrh	r3, [r7, #6]
 8004546:	b2db      	uxtb	r3, r3
 8004548:	2201      	movs	r2, #1
 800454a:	f240 6102 	movw	r1, #1538	@ 0x602
 800454e:	4618      	mov	r0, r3
 8004550:	f000 f95c 	bl	800480c <CODEC_IO_Write>
 8004554:	4603      	mov	r3, r0
 8004556:	461a      	mov	r2, r3
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	4413      	add	r3, r2
 800455c:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 800455e:	88fb      	ldrh	r3, [r7, #6]
 8004560:	b2db      	uxtb	r3, r3
 8004562:	2202      	movs	r2, #2
 8004564:	f240 6104 	movw	r1, #1540	@ 0x604
 8004568:	4618      	mov	r0, r3
 800456a:	f000 f94f 	bl	800480c <CODEC_IO_Write>
 800456e:	4603      	mov	r3, r0
 8004570:	461a      	mov	r2, r3
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	4413      	add	r3, r2
 8004576:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 8004578:	88fb      	ldrh	r3, [r7, #6]
 800457a:	b2db      	uxtb	r3, r3
 800457c:	2202      	movs	r2, #2
 800457e:	f240 6105 	movw	r1, #1541	@ 0x605
 8004582:	4618      	mov	r0, r3
 8004584:	f000 f942 	bl	800480c <CODEC_IO_Write>
 8004588:	4603      	mov	r3, r0
 800458a:	461a      	mov	r2, r3
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	4413      	add	r3, r2
 8004590:	60fb      	str	r3, [r7, #12]
    break;
 8004592:	e041      	b.n	8004618 <wm8994_SetOutputMode+0x23c>
    
  default:
    /* Disable DAC1 (Left), Disable DAC1 (Right), 
    Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8004594:	88fb      	ldrh	r3, [r7, #6]
 8004596:	b2db      	uxtb	r3, r3
 8004598:	f240 3203 	movw	r2, #771	@ 0x303
 800459c:	2105      	movs	r1, #5
 800459e:	4618      	mov	r0, r3
 80045a0:	f000 f934 	bl	800480c <CODEC_IO_Write>
 80045a4:	4603      	mov	r3, r0
 80045a6:	461a      	mov	r2, r3
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	4413      	add	r3, r2
 80045ac:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 80045ae:	88fb      	ldrh	r3, [r7, #6]
 80045b0:	b2db      	uxtb	r3, r3
 80045b2:	2201      	movs	r2, #1
 80045b4:	f240 6101 	movw	r1, #1537	@ 0x601
 80045b8:	4618      	mov	r0, r3
 80045ba:	f000 f927 	bl	800480c <CODEC_IO_Write>
 80045be:	4603      	mov	r3, r0
 80045c0:	461a      	mov	r2, r3
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	4413      	add	r3, r2
 80045c6:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 80045c8:	88fb      	ldrh	r3, [r7, #6]
 80045ca:	b2db      	uxtb	r3, r3
 80045cc:	2201      	movs	r2, #1
 80045ce:	f240 6102 	movw	r1, #1538	@ 0x602
 80045d2:	4618      	mov	r0, r3
 80045d4:	f000 f91a 	bl	800480c <CODEC_IO_Write>
 80045d8:	4603      	mov	r3, r0
 80045da:	461a      	mov	r2, r3
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	4413      	add	r3, r2
 80045e0:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 80045e2:	88fb      	ldrh	r3, [r7, #6]
 80045e4:	b2db      	uxtb	r3, r3
 80045e6:	2200      	movs	r2, #0
 80045e8:	f240 6104 	movw	r1, #1540	@ 0x604
 80045ec:	4618      	mov	r0, r3
 80045ee:	f000 f90d 	bl	800480c <CODEC_IO_Write>
 80045f2:	4603      	mov	r3, r0
 80045f4:	461a      	mov	r2, r3
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	4413      	add	r3, r2
 80045fa:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 80045fc:	88fb      	ldrh	r3, [r7, #6]
 80045fe:	b2db      	uxtb	r3, r3
 8004600:	2200      	movs	r2, #0
 8004602:	f240 6105 	movw	r1, #1541	@ 0x605
 8004606:	4618      	mov	r0, r3
 8004608:	f000 f900 	bl	800480c <CODEC_IO_Write>
 800460c:	4603      	mov	r3, r0
 800460e:	461a      	mov	r2, r3
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	4413      	add	r3, r2
 8004614:	60fb      	str	r3, [r7, #12]
    break;    
 8004616:	bf00      	nop
  }  
  return counter;
 8004618:	68fb      	ldr	r3, [r7, #12]
}
 800461a:	4618      	mov	r0, r3
 800461c:	3710      	adds	r7, #16
 800461e:	46bd      	mov	sp, r7
 8004620:	bd80      	pop	{r7, pc}
	...

08004624 <wm8994_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b084      	sub	sp, #16
 8004628:	af00      	add	r7, sp, #0
 800462a:	4603      	mov	r3, r0
 800462c:	6039      	str	r1, [r7, #0]
 800462e:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8004630:	2300      	movs	r3, #0
 8004632:	60fb      	str	r3, [r7, #12]
 
  /*  Clock Configurations */
  switch (AudioFreq)
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	4a64      	ldr	r2, [pc, #400]	@ (80047c8 <wm8994_SetFrequency+0x1a4>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d079      	beq.n	8004730 <wm8994_SetFrequency+0x10c>
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	4a62      	ldr	r2, [pc, #392]	@ (80047c8 <wm8994_SetFrequency+0x1a4>)
 8004640:	4293      	cmp	r3, r2
 8004642:	f200 80ad 	bhi.w	80047a0 <wm8994_SetFrequency+0x17c>
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 800464c:	4293      	cmp	r3, r2
 800464e:	d061      	beq.n	8004714 <wm8994_SetFrequency+0xf0>
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8004656:	4293      	cmp	r3, r2
 8004658:	f200 80a2 	bhi.w	80047a0 <wm8994_SetFrequency+0x17c>
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8004662:	4293      	cmp	r3, r2
 8004664:	f000 808e 	beq.w	8004784 <wm8994_SetFrequency+0x160>
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	f64a 4244 	movw	r2, #44100	@ 0xac44
 800466e:	4293      	cmp	r3, r2
 8004670:	f200 8096 	bhi.w	80047a0 <wm8994_SetFrequency+0x17c>
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 800467a:	d03d      	beq.n	80046f8 <wm8994_SetFrequency+0xd4>
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8004682:	f200 808d 	bhi.w	80047a0 <wm8994_SetFrequency+0x17c>
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	f245 6222 	movw	r2, #22050	@ 0x5622
 800468c:	4293      	cmp	r3, r2
 800468e:	d06b      	beq.n	8004768 <wm8994_SetFrequency+0x144>
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	f245 6222 	movw	r2, #22050	@ 0x5622
 8004696:	4293      	cmp	r3, r2
 8004698:	f200 8082 	bhi.w	80047a0 <wm8994_SetFrequency+0x17c>
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 80046a2:	d01b      	beq.n	80046dc <wm8994_SetFrequency+0xb8>
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 80046aa:	d879      	bhi.n	80047a0 <wm8994_SetFrequency+0x17c>
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 80046b2:	d005      	beq.n	80046c0 <wm8994_SetFrequency+0x9c>
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	f642 3211 	movw	r2, #11025	@ 0x2b11
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d046      	beq.n	800474c <wm8994_SetFrequency+0x128>
 80046be:	e06f      	b.n	80047a0 <wm8994_SetFrequency+0x17c>
  {
  case  AUDIO_FREQUENCY_8K:
    /* AIF1 Sample Rate = 8 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0003);
 80046c0:	88fb      	ldrh	r3, [r7, #6]
 80046c2:	b2db      	uxtb	r3, r3
 80046c4:	2203      	movs	r2, #3
 80046c6:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80046ca:	4618      	mov	r0, r3
 80046cc:	f000 f89e 	bl	800480c <CODEC_IO_Write>
 80046d0:	4603      	mov	r3, r0
 80046d2:	461a      	mov	r2, r3
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	4413      	add	r3, r2
 80046d8:	60fb      	str	r3, [r7, #12]
    break;
 80046da:	e06f      	b.n	80047bc <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_16K:
    /* AIF1 Sample Rate = 16 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0033);
 80046dc:	88fb      	ldrh	r3, [r7, #6]
 80046de:	b2db      	uxtb	r3, r3
 80046e0:	2233      	movs	r2, #51	@ 0x33
 80046e2:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80046e6:	4618      	mov	r0, r3
 80046e8:	f000 f890 	bl	800480c <CODEC_IO_Write>
 80046ec:	4603      	mov	r3, r0
 80046ee:	461a      	mov	r2, r3
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	4413      	add	r3, r2
 80046f4:	60fb      	str	r3, [r7, #12]
    break;
 80046f6:	e061      	b.n	80047bc <wm8994_SetFrequency+0x198>

  case  AUDIO_FREQUENCY_32K:
    /* AIF1 Sample Rate = 32 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0063);
 80046f8:	88fb      	ldrh	r3, [r7, #6]
 80046fa:	b2db      	uxtb	r3, r3
 80046fc:	2263      	movs	r2, #99	@ 0x63
 80046fe:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004702:	4618      	mov	r0, r3
 8004704:	f000 f882 	bl	800480c <CODEC_IO_Write>
 8004708:	4603      	mov	r3, r0
 800470a:	461a      	mov	r2, r3
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	4413      	add	r3, r2
 8004710:	60fb      	str	r3, [r7, #12]
    break;
 8004712:	e053      	b.n	80047bc <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_48K:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8004714:	88fb      	ldrh	r3, [r7, #6]
 8004716:	b2db      	uxtb	r3, r3
 8004718:	2283      	movs	r2, #131	@ 0x83
 800471a:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800471e:	4618      	mov	r0, r3
 8004720:	f000 f874 	bl	800480c <CODEC_IO_Write>
 8004724:	4603      	mov	r3, r0
 8004726:	461a      	mov	r2, r3
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	4413      	add	r3, r2
 800472c:	60fb      	str	r3, [r7, #12]
    break;
 800472e:	e045      	b.n	80047bc <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_96K:
    /* AIF1 Sample Rate = 96 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x00A3);
 8004730:	88fb      	ldrh	r3, [r7, #6]
 8004732:	b2db      	uxtb	r3, r3
 8004734:	22a3      	movs	r2, #163	@ 0xa3
 8004736:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800473a:	4618      	mov	r0, r3
 800473c:	f000 f866 	bl	800480c <CODEC_IO_Write>
 8004740:	4603      	mov	r3, r0
 8004742:	461a      	mov	r2, r3
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	4413      	add	r3, r2
 8004748:	60fb      	str	r3, [r7, #12]
    break;
 800474a:	e037      	b.n	80047bc <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_11K:
    /* AIF1 Sample Rate = 11.025 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0013);
 800474c:	88fb      	ldrh	r3, [r7, #6]
 800474e:	b2db      	uxtb	r3, r3
 8004750:	2213      	movs	r2, #19
 8004752:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004756:	4618      	mov	r0, r3
 8004758:	f000 f858 	bl	800480c <CODEC_IO_Write>
 800475c:	4603      	mov	r3, r0
 800475e:	461a      	mov	r2, r3
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	4413      	add	r3, r2
 8004764:	60fb      	str	r3, [r7, #12]
    break;
 8004766:	e029      	b.n	80047bc <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_22K:
    /* AIF1 Sample Rate = 22.050 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0043);
 8004768:	88fb      	ldrh	r3, [r7, #6]
 800476a:	b2db      	uxtb	r3, r3
 800476c:	2243      	movs	r2, #67	@ 0x43
 800476e:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004772:	4618      	mov	r0, r3
 8004774:	f000 f84a 	bl	800480c <CODEC_IO_Write>
 8004778:	4603      	mov	r3, r0
 800477a:	461a      	mov	r2, r3
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	4413      	add	r3, r2
 8004780:	60fb      	str	r3, [r7, #12]
    break;
 8004782:	e01b      	b.n	80047bc <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_44K:
    /* AIF1 Sample Rate = 44.1 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0073);
 8004784:	88fb      	ldrh	r3, [r7, #6]
 8004786:	b2db      	uxtb	r3, r3
 8004788:	2273      	movs	r2, #115	@ 0x73
 800478a:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800478e:	4618      	mov	r0, r3
 8004790:	f000 f83c 	bl	800480c <CODEC_IO_Write>
 8004794:	4603      	mov	r3, r0
 8004796:	461a      	mov	r2, r3
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	4413      	add	r3, r2
 800479c:	60fb      	str	r3, [r7, #12]
    break; 
 800479e:	e00d      	b.n	80047bc <wm8994_SetFrequency+0x198>
    
  default:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 80047a0:	88fb      	ldrh	r3, [r7, #6]
 80047a2:	b2db      	uxtb	r3, r3
 80047a4:	2283      	movs	r2, #131	@ 0x83
 80047a6:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80047aa:	4618      	mov	r0, r3
 80047ac:	f000 f82e 	bl	800480c <CODEC_IO_Write>
 80047b0:	4603      	mov	r3, r0
 80047b2:	461a      	mov	r2, r3
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	4413      	add	r3, r2
 80047b8:	60fb      	str	r3, [r7, #12]
    break; 
 80047ba:	bf00      	nop
  }
  return counter;
 80047bc:	68fb      	ldr	r3, [r7, #12]
}
 80047be:	4618      	mov	r0, r3
 80047c0:	3710      	adds	r7, #16
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}
 80047c6:	bf00      	nop
 80047c8:	00017700 	.word	0x00017700

080047cc <wm8994_Reset>:
  * @brief Resets wm8994 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Reset(uint16_t DeviceAddr)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b084      	sub	sp, #16
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	4603      	mov	r3, r0
 80047d4:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80047d6:	2300      	movs	r3, #0
 80047d8:	60fb      	str	r3, [r7, #12]
  
  /* Reset Codec by writing in 0x0000 address register */
  counter = CODEC_IO_Write(DeviceAddr, 0x0000, 0x0000);
 80047da:	88fb      	ldrh	r3, [r7, #6]
 80047dc:	b2db      	uxtb	r3, r3
 80047de:	2200      	movs	r2, #0
 80047e0:	2100      	movs	r1, #0
 80047e2:	4618      	mov	r0, r3
 80047e4:	f000 f812 	bl	800480c <CODEC_IO_Write>
 80047e8:	4603      	mov	r3, r0
 80047ea:	60fb      	str	r3, [r7, #12]
  outputEnabled = 0;
 80047ec:	4b05      	ldr	r3, [pc, #20]	@ (8004804 <wm8994_Reset+0x38>)
 80047ee:	2200      	movs	r2, #0
 80047f0:	601a      	str	r2, [r3, #0]
  inputEnabled=0;
 80047f2:	4b05      	ldr	r3, [pc, #20]	@ (8004808 <wm8994_Reset+0x3c>)
 80047f4:	2200      	movs	r2, #0
 80047f6:	601a      	str	r2, [r3, #0]

  return counter;
 80047f8:	68fb      	ldr	r3, [r7, #12]
}
 80047fa:	4618      	mov	r0, r3
 80047fc:	3710      	adds	r7, #16
 80047fe:	46bd      	mov	sp, r7
 8004800:	bd80      	pop	{r7, pc}
 8004802:	bf00      	nop
 8004804:	20013078 	.word	0x20013078
 8004808:	2001307c 	.word	0x2001307c

0800480c <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint16_t Reg, uint16_t Value)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b084      	sub	sp, #16
 8004810:	af00      	add	r7, sp, #0
 8004812:	4603      	mov	r3, r0
 8004814:	71fb      	strb	r3, [r7, #7]
 8004816:	460b      	mov	r3, r1
 8004818:	80bb      	strh	r3, [r7, #4]
 800481a:	4613      	mov	r3, r2
 800481c:	807b      	strh	r3, [r7, #2]
  uint32_t result = 0;
 800481e:	2300      	movs	r3, #0
 8004820:	60fb      	str	r3, [r7, #12]
  
 AUDIO_IO_Write(Addr, Reg, Value);
 8004822:	887a      	ldrh	r2, [r7, #2]
 8004824:	88b9      	ldrh	r1, [r7, #4]
 8004826:	79fb      	ldrb	r3, [r7, #7]
 8004828:	4618      	mov	r0, r3
 800482a:	f000 f96f 	bl	8004b0c <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	b2db      	uxtb	r3, r3
}
 8004832:	4618      	mov	r0, r3
 8004834:	3710      	adds	r7, #16
 8004836:	46bd      	mov	sp, r7
 8004838:	bd80      	pop	{r7, pc}
	...

0800483c <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b08c      	sub	sp, #48	@ 0x30
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	4a51      	ldr	r2, [pc, #324]	@ (800498c <I2Cx_MspInit+0x150>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d14d      	bne.n	80048e8 <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 800484c:	4b50      	ldr	r3, [pc, #320]	@ (8004990 <I2Cx_MspInit+0x154>)
 800484e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004850:	4a4f      	ldr	r2, [pc, #316]	@ (8004990 <I2Cx_MspInit+0x154>)
 8004852:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004856:	6313      	str	r3, [r2, #48]	@ 0x30
 8004858:	4b4d      	ldr	r3, [pc, #308]	@ (8004990 <I2Cx_MspInit+0x154>)
 800485a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800485c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004860:	61bb      	str	r3, [r7, #24]
 8004862:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 8004864:	2380      	movs	r3, #128	@ 0x80
 8004866:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8004868:	2312      	movs	r3, #18
 800486a:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 800486c:	2300      	movs	r3, #0
 800486e:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8004870:	2302      	movs	r3, #2
 8004872:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 8004874:	2304      	movs	r3, #4
 8004876:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8004878:	f107 031c 	add.w	r3, r7, #28
 800487c:	4619      	mov	r1, r3
 800487e:	4845      	ldr	r0, [pc, #276]	@ (8004994 <I2Cx_MspInit+0x158>)
 8004880:	f002 fc5e 	bl	8007140 <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 8004884:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004888:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800488a:	f107 031c 	add.w	r3, r7, #28
 800488e:	4619      	mov	r1, r3
 8004890:	4840      	ldr	r0, [pc, #256]	@ (8004994 <I2Cx_MspInit+0x158>)
 8004892:	f002 fc55 	bl	8007140 <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 8004896:	4b3e      	ldr	r3, [pc, #248]	@ (8004990 <I2Cx_MspInit+0x154>)
 8004898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800489a:	4a3d      	ldr	r2, [pc, #244]	@ (8004990 <I2Cx_MspInit+0x154>)
 800489c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80048a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80048a2:	4b3b      	ldr	r3, [pc, #236]	@ (8004990 <I2Cx_MspInit+0x154>)
 80048a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048a6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80048aa:	617b      	str	r3, [r7, #20]
 80048ac:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 80048ae:	4b38      	ldr	r3, [pc, #224]	@ (8004990 <I2Cx_MspInit+0x154>)
 80048b0:	6a1b      	ldr	r3, [r3, #32]
 80048b2:	4a37      	ldr	r2, [pc, #220]	@ (8004990 <I2Cx_MspInit+0x154>)
 80048b4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80048b8:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 80048ba:	4b35      	ldr	r3, [pc, #212]	@ (8004990 <I2Cx_MspInit+0x154>)
 80048bc:	6a1b      	ldr	r3, [r3, #32]
 80048be:	4a34      	ldr	r2, [pc, #208]	@ (8004990 <I2Cx_MspInit+0x154>)
 80048c0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80048c4:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 80048c6:	2200      	movs	r2, #0
 80048c8:	210f      	movs	r1, #15
 80048ca:	2048      	movs	r0, #72	@ 0x48
 80048cc:	f001 f90e 	bl	8005aec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 80048d0:	2048      	movs	r0, #72	@ 0x48
 80048d2:	f001 f927 	bl	8005b24 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 80048d6:	2200      	movs	r2, #0
 80048d8:	210f      	movs	r1, #15
 80048da:	2049      	movs	r0, #73	@ 0x49
 80048dc:	f001 f906 	bl	8005aec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 80048e0:	2049      	movs	r0, #73	@ 0x49
 80048e2:	f001 f91f 	bl	8005b24 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 80048e6:	e04d      	b.n	8004984 <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80048e8:	4b29      	ldr	r3, [pc, #164]	@ (8004990 <I2Cx_MspInit+0x154>)
 80048ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048ec:	4a28      	ldr	r2, [pc, #160]	@ (8004990 <I2Cx_MspInit+0x154>)
 80048ee:	f043 0302 	orr.w	r3, r3, #2
 80048f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80048f4:	4b26      	ldr	r3, [pc, #152]	@ (8004990 <I2Cx_MspInit+0x154>)
 80048f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048f8:	f003 0302 	and.w	r3, r3, #2
 80048fc:	613b      	str	r3, [r7, #16]
 80048fe:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 8004900:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004904:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8004906:	2312      	movs	r3, #18
 8004908:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 800490a:	2300      	movs	r3, #0
 800490c:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 800490e:	2302      	movs	r3, #2
 8004910:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 8004912:	2304      	movs	r3, #4
 8004914:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8004916:	f107 031c 	add.w	r3, r7, #28
 800491a:	4619      	mov	r1, r3
 800491c:	481e      	ldr	r0, [pc, #120]	@ (8004998 <I2Cx_MspInit+0x15c>)
 800491e:	f002 fc0f 	bl	8007140 <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 8004922:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004926:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8004928:	f107 031c 	add.w	r3, r7, #28
 800492c:	4619      	mov	r1, r3
 800492e:	481a      	ldr	r0, [pc, #104]	@ (8004998 <I2Cx_MspInit+0x15c>)
 8004930:	f002 fc06 	bl	8007140 <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 8004934:	4b16      	ldr	r3, [pc, #88]	@ (8004990 <I2Cx_MspInit+0x154>)
 8004936:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004938:	4a15      	ldr	r2, [pc, #84]	@ (8004990 <I2Cx_MspInit+0x154>)
 800493a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800493e:	6413      	str	r3, [r2, #64]	@ 0x40
 8004940:	4b13      	ldr	r3, [pc, #76]	@ (8004990 <I2Cx_MspInit+0x154>)
 8004942:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004944:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004948:	60fb      	str	r3, [r7, #12]
 800494a:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 800494c:	4b10      	ldr	r3, [pc, #64]	@ (8004990 <I2Cx_MspInit+0x154>)
 800494e:	6a1b      	ldr	r3, [r3, #32]
 8004950:	4a0f      	ldr	r2, [pc, #60]	@ (8004990 <I2Cx_MspInit+0x154>)
 8004952:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004956:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 8004958:	4b0d      	ldr	r3, [pc, #52]	@ (8004990 <I2Cx_MspInit+0x154>)
 800495a:	6a1b      	ldr	r3, [r3, #32]
 800495c:	4a0c      	ldr	r2, [pc, #48]	@ (8004990 <I2Cx_MspInit+0x154>)
 800495e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004962:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 8004964:	2200      	movs	r2, #0
 8004966:	210f      	movs	r1, #15
 8004968:	201f      	movs	r0, #31
 800496a:	f001 f8bf 	bl	8005aec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 800496e:	201f      	movs	r0, #31
 8004970:	f001 f8d8 	bl	8005b24 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 8004974:	2200      	movs	r2, #0
 8004976:	210f      	movs	r1, #15
 8004978:	2020      	movs	r0, #32
 800497a:	f001 f8b7 	bl	8005aec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 800497e:	2020      	movs	r0, #32
 8004980:	f001 f8d0 	bl	8005b24 <HAL_NVIC_EnableIRQ>
}
 8004984:	bf00      	nop
 8004986:	3730      	adds	r7, #48	@ 0x30
 8004988:	46bd      	mov	sp, r7
 800498a:	bd80      	pop	{r7, pc}
 800498c:	20013080 	.word	0x20013080
 8004990:	40023800 	.word	0x40023800
 8004994:	40021c00 	.word	0x40021c00
 8004998:	40020400 	.word	0x40020400

0800499c <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b082      	sub	sp, #8
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 80049a4:	6878      	ldr	r0, [r7, #4]
 80049a6:	f005 fabf 	bl	8009f28 <HAL_I2C_GetState>
 80049aa:	4603      	mov	r3, r0
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d125      	bne.n	80049fc <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	4a14      	ldr	r2, [pc, #80]	@ (8004a04 <I2Cx_Init+0x68>)
 80049b4:	4293      	cmp	r3, r2
 80049b6:	d103      	bne.n	80049c0 <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	4a13      	ldr	r2, [pc, #76]	@ (8004a08 <I2Cx_Init+0x6c>)
 80049bc:	601a      	str	r2, [r3, #0]
 80049be:	e002      	b.n	80049c6 <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	4a12      	ldr	r2, [pc, #72]	@ (8004a0c <I2Cx_Init+0x70>)
 80049c4:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	4a11      	ldr	r2, [pc, #68]	@ (8004a10 <I2Cx_Init+0x74>)
 80049ca:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2200      	movs	r2, #0
 80049d0:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2201      	movs	r2, #1
 80049d6:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2200      	movs	r2, #0
 80049dc:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2200      	movs	r2, #0
 80049e2:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2200      	movs	r2, #0
 80049e8:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2200      	movs	r2, #0
 80049ee:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 80049f0:	6878      	ldr	r0, [r7, #4]
 80049f2:	f7ff ff23 	bl	800483c <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 80049f6:	6878      	ldr	r0, [r7, #4]
 80049f8:	f004 ff9c 	bl	8009934 <HAL_I2C_Init>
  }
}
 80049fc:	bf00      	nop
 80049fe:	3708      	adds	r7, #8
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bd80      	pop	{r7, pc}
 8004a04:	20013080 	.word	0x20013080
 8004a08:	40005c00 	.word	0x40005c00
 8004a0c:	40005400 	.word	0x40005400
 8004a10:	40912732 	.word	0x40912732

08004a14 <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b08a      	sub	sp, #40	@ 0x28
 8004a18:	af04      	add	r7, sp, #16
 8004a1a:	60f8      	str	r0, [r7, #12]
 8004a1c:	4608      	mov	r0, r1
 8004a1e:	4611      	mov	r1, r2
 8004a20:	461a      	mov	r2, r3
 8004a22:	4603      	mov	r3, r0
 8004a24:	72fb      	strb	r3, [r7, #11]
 8004a26:	460b      	mov	r3, r1
 8004a28:	813b      	strh	r3, [r7, #8]
 8004a2a:	4613      	mov	r3, r2
 8004a2c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8004a2e:	2300      	movs	r3, #0
 8004a30:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8004a32:	7afb      	ldrb	r3, [r7, #11]
 8004a34:	b299      	uxth	r1, r3
 8004a36:	88f8      	ldrh	r0, [r7, #6]
 8004a38:	893a      	ldrh	r2, [r7, #8]
 8004a3a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004a3e:	9302      	str	r3, [sp, #8]
 8004a40:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004a42:	9301      	str	r3, [sp, #4]
 8004a44:	6a3b      	ldr	r3, [r7, #32]
 8004a46:	9300      	str	r3, [sp, #0]
 8004a48:	4603      	mov	r3, r0
 8004a4a:	68f8      	ldr	r0, [r7, #12]
 8004a4c:	f005 f952 	bl	8009cf4 <HAL_I2C_Mem_Read>
 8004a50:	4603      	mov	r3, r0
 8004a52:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8004a54:	7dfb      	ldrb	r3, [r7, #23]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d004      	beq.n	8004a64 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8004a5a:	7afb      	ldrb	r3, [r7, #11]
 8004a5c:	4619      	mov	r1, r3
 8004a5e:	68f8      	ldr	r0, [r7, #12]
 8004a60:	f000 f832 	bl	8004ac8 <I2Cx_Error>
  }
  return status;    
 8004a64:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a66:	4618      	mov	r0, r3
 8004a68:	3718      	adds	r7, #24
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bd80      	pop	{r7, pc}

08004a6e <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 8004a6e:	b580      	push	{r7, lr}
 8004a70:	b08a      	sub	sp, #40	@ 0x28
 8004a72:	af04      	add	r7, sp, #16
 8004a74:	60f8      	str	r0, [r7, #12]
 8004a76:	4608      	mov	r0, r1
 8004a78:	4611      	mov	r1, r2
 8004a7a:	461a      	mov	r2, r3
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	72fb      	strb	r3, [r7, #11]
 8004a80:	460b      	mov	r3, r1
 8004a82:	813b      	strh	r3, [r7, #8]
 8004a84:	4613      	mov	r3, r2
 8004a86:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8004a88:	2300      	movs	r3, #0
 8004a8a:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8004a8c:	7afb      	ldrb	r3, [r7, #11]
 8004a8e:	b299      	uxth	r1, r3
 8004a90:	88f8      	ldrh	r0, [r7, #6]
 8004a92:	893a      	ldrh	r2, [r7, #8]
 8004a94:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004a98:	9302      	str	r3, [sp, #8]
 8004a9a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004a9c:	9301      	str	r3, [sp, #4]
 8004a9e:	6a3b      	ldr	r3, [r7, #32]
 8004aa0:	9300      	str	r3, [sp, #0]
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	68f8      	ldr	r0, [r7, #12]
 8004aa6:	f005 f811 	bl	8009acc <HAL_I2C_Mem_Write>
 8004aaa:	4603      	mov	r3, r0
 8004aac:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8004aae:	7dfb      	ldrb	r3, [r7, #23]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d004      	beq.n	8004abe <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8004ab4:	7afb      	ldrb	r3, [r7, #11]
 8004ab6:	4619      	mov	r1, r3
 8004ab8:	68f8      	ldr	r0, [r7, #12]
 8004aba:	f000 f805 	bl	8004ac8 <I2Cx_Error>
  }
  return status;
 8004abe:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	3718      	adds	r7, #24
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bd80      	pop	{r7, pc}

08004ac8 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b082      	sub	sp, #8
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
 8004ad0:	460b      	mov	r3, r1
 8004ad2:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8004ad4:	6878      	ldr	r0, [r7, #4]
 8004ad6:	f004 ffc9 	bl	8009a6c <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8004ada:	6878      	ldr	r0, [r7, #4]
 8004adc:	f7ff ff5e 	bl	800499c <I2Cx_Init>
}
 8004ae0:	bf00      	nop
 8004ae2:	3708      	adds	r7, #8
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	bd80      	pop	{r7, pc}

08004ae8 <AUDIO_IO_Init>:
/**
  * @brief  Initializes Audio low level.
  * @retval None
  */
void AUDIO_IO_Init(void) 
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 8004aec:	4802      	ldr	r0, [pc, #8]	@ (8004af8 <AUDIO_IO_Init+0x10>)
 8004aee:	f7ff ff55 	bl	800499c <I2Cx_Init>
}
 8004af2:	bf00      	nop
 8004af4:	bd80      	pop	{r7, pc}
 8004af6:	bf00      	nop
 8004af8:	20013080 	.word	0x20013080

08004afc <AUDIO_IO_DeInit>:
/**
  * @brief  Deinitializes Audio low level.
  * @retval None
  */
void AUDIO_IO_DeInit(void)
{
 8004afc:	b480      	push	{r7}
 8004afe:	af00      	add	r7, sp, #0
}
 8004b00:	bf00      	nop
 8004b02:	46bd      	mov	sp, r7
 8004b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b08:	4770      	bx	lr
	...

08004b0c <AUDIO_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
void AUDIO_IO_Write(uint8_t Addr, uint16_t Reg, uint16_t Value)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b086      	sub	sp, #24
 8004b10:	af02      	add	r7, sp, #8
 8004b12:	4603      	mov	r3, r0
 8004b14:	71fb      	strb	r3, [r7, #7]
 8004b16:	460b      	mov	r3, r1
 8004b18:	80bb      	strh	r3, [r7, #4]
 8004b1a:	4613      	mov	r3, r2
 8004b1c:	807b      	strh	r3, [r7, #2]
  uint16_t tmp = Value;
 8004b1e:	887b      	ldrh	r3, [r7, #2]
 8004b20:	81fb      	strh	r3, [r7, #14]
  
  Value = ((uint16_t)(tmp >> 8) & 0x00FF);
 8004b22:	89fb      	ldrh	r3, [r7, #14]
 8004b24:	0a1b      	lsrs	r3, r3, #8
 8004b26:	b29b      	uxth	r3, r3
 8004b28:	807b      	strh	r3, [r7, #2]
  
  Value |= ((uint16_t)(tmp << 8)& 0xFF00);
 8004b2a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004b2e:	021b      	lsls	r3, r3, #8
 8004b30:	b21a      	sxth	r2, r3
 8004b32:	887b      	ldrh	r3, [r7, #2]
 8004b34:	b21b      	sxth	r3, r3
 8004b36:	4313      	orrs	r3, r2
 8004b38:	b21b      	sxth	r3, r3
 8004b3a:	b29b      	uxth	r3, r3
 8004b3c:	807b      	strh	r3, [r7, #2]
  
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_16BIT,(uint8_t*)&Value, 2);
 8004b3e:	88ba      	ldrh	r2, [r7, #4]
 8004b40:	79f9      	ldrb	r1, [r7, #7]
 8004b42:	2302      	movs	r3, #2
 8004b44:	9301      	str	r3, [sp, #4]
 8004b46:	1cbb      	adds	r3, r7, #2
 8004b48:	9300      	str	r3, [sp, #0]
 8004b4a:	2302      	movs	r3, #2
 8004b4c:	4803      	ldr	r0, [pc, #12]	@ (8004b5c <AUDIO_IO_Write+0x50>)
 8004b4e:	f7ff ff8e 	bl	8004a6e <I2Cx_WriteMultiple>
}
 8004b52:	bf00      	nop
 8004b54:	3710      	adds	r7, #16
 8004b56:	46bd      	mov	sp, r7
 8004b58:	bd80      	pop	{r7, pc}
 8004b5a:	bf00      	nop
 8004b5c:	20013080 	.word	0x20013080

08004b60 <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint16_t AUDIO_IO_Read(uint8_t Addr, uint16_t Reg)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b086      	sub	sp, #24
 8004b64:	af02      	add	r7, sp, #8
 8004b66:	4603      	mov	r3, r0
 8004b68:	460a      	mov	r2, r1
 8004b6a:	71fb      	strb	r3, [r7, #7]
 8004b6c:	4613      	mov	r3, r2
 8004b6e:	80bb      	strh	r3, [r7, #4]
  uint16_t read_value = 0, tmp = 0;
 8004b70:	2300      	movs	r3, #0
 8004b72:	81bb      	strh	r3, [r7, #12]
 8004b74:	2300      	movs	r3, #0
 8004b76:	81fb      	strh	r3, [r7, #14]
  
  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_16BIT, (uint8_t*)&read_value, 2);
 8004b78:	88ba      	ldrh	r2, [r7, #4]
 8004b7a:	79f9      	ldrb	r1, [r7, #7]
 8004b7c:	2302      	movs	r3, #2
 8004b7e:	9301      	str	r3, [sp, #4]
 8004b80:	f107 030c 	add.w	r3, r7, #12
 8004b84:	9300      	str	r3, [sp, #0]
 8004b86:	2302      	movs	r3, #2
 8004b88:	480a      	ldr	r0, [pc, #40]	@ (8004bb4 <AUDIO_IO_Read+0x54>)
 8004b8a:	f7ff ff43 	bl	8004a14 <I2Cx_ReadMultiple>
  
  tmp = ((uint16_t)(read_value >> 8) & 0x00FF);
 8004b8e:	89bb      	ldrh	r3, [r7, #12]
 8004b90:	0a1b      	lsrs	r3, r3, #8
 8004b92:	81fb      	strh	r3, [r7, #14]
  
  tmp |= ((uint16_t)(read_value << 8)& 0xFF00);
 8004b94:	89bb      	ldrh	r3, [r7, #12]
 8004b96:	b21b      	sxth	r3, r3
 8004b98:	021b      	lsls	r3, r3, #8
 8004b9a:	b21a      	sxth	r2, r3
 8004b9c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	b21b      	sxth	r3, r3
 8004ba4:	81fb      	strh	r3, [r7, #14]
  
  read_value = tmp;
 8004ba6:	89fb      	ldrh	r3, [r7, #14]
 8004ba8:	81bb      	strh	r3, [r7, #12]
  
  return read_value;
 8004baa:	89bb      	ldrh	r3, [r7, #12]
}
 8004bac:	4618      	mov	r0, r3
 8004bae:	3710      	adds	r7, #16
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	bd80      	pop	{r7, pc}
 8004bb4:	20013080 	.word	0x20013080

08004bb8 <AUDIO_IO_Delay>:
  * @brief  AUDIO Codec delay 
  * @param  Delay: Delay in ms
  * @retval None
  */
void AUDIO_IO_Delay(uint32_t Delay)
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b082      	sub	sp, #8
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8004bc0:	6878      	ldr	r0, [r7, #4]
 8004bc2:	f000 fc1f 	bl	8005404 <HAL_Delay>
}
 8004bc6:	bf00      	nop
 8004bc8:	3708      	adds	r7, #8
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	bd80      	pop	{r7, pc}
	...

08004bd0 <BSP_AUDIO_OUT_Play>:
  * @param  Size: Number of audio data in BYTES unit.
  *         In memory, first element is for left channel, second element is for right channel
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b082      	sub	sp, #8
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
 8004bd8:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(audio_drv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 8004bda:	4b10      	ldr	r3, [pc, #64]	@ (8004c1c <BSP_AUDIO_OUT_Play+0x4c>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	68db      	ldr	r3, [r3, #12]
 8004be0:	683a      	ldr	r2, [r7, #0]
 8004be2:	b292      	uxth	r2, r2
 8004be4:	6879      	ldr	r1, [r7, #4]
 8004be6:	2034      	movs	r0, #52	@ 0x34
 8004be8:	4798      	blx	r3
 8004bea:	4603      	mov	r3, r0
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d001      	beq.n	8004bf4 <BSP_AUDIO_OUT_Play+0x24>
  {  
    return AUDIO_ERROR;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	e00f      	b.n	8004c14 <BSP_AUDIO_OUT_Play+0x44>
  }
  else
  {
    /* Update the Media layer and enable it for play */  
    HAL_SAI_Transmit_DMA(&haudio_out_sai, (uint8_t*) pBuffer, DMA_MAX(Size / AUDIODATA_SIZE));
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004bfa:	d203      	bcs.n	8004c04 <BSP_AUDIO_OUT_Play+0x34>
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	085b      	lsrs	r3, r3, #1
 8004c00:	b29b      	uxth	r3, r3
 8004c02:	e001      	b.n	8004c08 <BSP_AUDIO_OUT_Play+0x38>
 8004c04:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004c08:	461a      	mov	r2, r3
 8004c0a:	6879      	ldr	r1, [r7, #4]
 8004c0c:	4804      	ldr	r0, [pc, #16]	@ (8004c20 <BSP_AUDIO_OUT_Play+0x50>)
 8004c0e:	f008 f9d9 	bl	800cfc4 <HAL_SAI_Transmit_DMA>
    
    return AUDIO_OK;
 8004c12:	2300      	movs	r3, #0
  }
}
 8004c14:	4618      	mov	r0, r3
 8004c16:	3708      	adds	r7, #8
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	bd80      	pop	{r7, pc}
 8004c1c:	200130d4 	.word	0x200130d4
 8004c20:	200130d8 	.word	0x200130d8

08004c24 <BSP_AUDIO_OUT_SetVolume>:
  * @param  Volume: Volume level to be set in percentage from 0% to 100% (0 for 
  *         Mute and 100 for Max volume level).
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_SetVolume(uint8_t Volume)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b082      	sub	sp, #8
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	4603      	mov	r3, r0
 8004c2c:	71fb      	strb	r3, [r7, #7]
  /* Call the codec volume control function with converted volume value */
  if(audio_drv->SetVolume(AUDIO_I2C_ADDRESS, Volume) != 0)
 8004c2e:	4b08      	ldr	r3, [pc, #32]	@ (8004c50 <BSP_AUDIO_OUT_SetVolume+0x2c>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	6a1b      	ldr	r3, [r3, #32]
 8004c34:	79fa      	ldrb	r2, [r7, #7]
 8004c36:	4611      	mov	r1, r2
 8004c38:	2034      	movs	r0, #52	@ 0x34
 8004c3a:	4798      	blx	r3
 8004c3c:	4603      	mov	r3, r0
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d001      	beq.n	8004c46 <BSP_AUDIO_OUT_SetVolume+0x22>
  {
    return AUDIO_ERROR;
 8004c42:	2301      	movs	r3, #1
 8004c44:	e000      	b.n	8004c48 <BSP_AUDIO_OUT_SetVolume+0x24>
  }
  else
  {
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8004c46:	2300      	movs	r3, #0
  }
}
 8004c48:	4618      	mov	r0, r3
 8004c4a:	3708      	adds	r7, #8
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	bd80      	pop	{r7, pc}
 8004c50:	200130d4 	.word	0x200130d4

08004c54 <HAL_SAI_TxCpltCallback>:
  * @brief  Tx Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b082      	sub	sp, #8
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
  /* Manage the remaining file size and new address offset: This function 
     should be coded by user (its prototype is already declared in stm32746g_discovery_audio.h) */
  BSP_AUDIO_OUT_TransferComplete_CallBack();
 8004c5c:	f7fc ff5e 	bl	8001b1c <BSP_AUDIO_OUT_TransferComplete_CallBack>
}
 8004c60:	bf00      	nop
 8004c62:	3708      	adds	r7, #8
 8004c64:	46bd      	mov	sp, r7
 8004c66:	bd80      	pop	{r7, pc}

08004c68 <HAL_SAI_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b082      	sub	sp, #8
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  /* Manage the remaining file size and new address offset: This function 
     should be coded by user (its prototype is already declared in stm32746g_discovery_audio.h) */
  BSP_AUDIO_OUT_HalfTransfer_CallBack();
 8004c70:	f000 f82a 	bl	8004cc8 <BSP_AUDIO_OUT_HalfTransfer_CallBack>
}
 8004c74:	bf00      	nop
 8004c76:	3708      	adds	r7, #8
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	bd80      	pop	{r7, pc}

08004c7c <HAL_SAI_ErrorCallback>:
  * @brief  SAI error callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b084      	sub	sp, #16
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
  HAL_SAI_StateTypeDef audio_out_state;
  HAL_SAI_StateTypeDef audio_in_state;

  audio_out_state = HAL_SAI_GetState(&haudio_out_sai);
 8004c84:	480e      	ldr	r0, [pc, #56]	@ (8004cc0 <HAL_SAI_ErrorCallback+0x44>)
 8004c86:	f008 fadb 	bl	800d240 <HAL_SAI_GetState>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	73fb      	strb	r3, [r7, #15]
  audio_in_state = HAL_SAI_GetState(&haudio_in_sai);
 8004c8e:	480d      	ldr	r0, [pc, #52]	@ (8004cc4 <HAL_SAI_ErrorCallback+0x48>)
 8004c90:	f008 fad6 	bl	800d240 <HAL_SAI_GetState>
 8004c94:	4603      	mov	r3, r0
 8004c96:	73bb      	strb	r3, [r7, #14]

  /* Determines if it is an audio out or audio in error */
  if ((audio_out_state == HAL_SAI_STATE_BUSY) || (audio_out_state == HAL_SAI_STATE_BUSY_TX))
 8004c98:	7bfb      	ldrb	r3, [r7, #15]
 8004c9a:	2b02      	cmp	r3, #2
 8004c9c:	d002      	beq.n	8004ca4 <HAL_SAI_ErrorCallback+0x28>
 8004c9e:	7bfb      	ldrb	r3, [r7, #15]
 8004ca0:	2b12      	cmp	r3, #18
 8004ca2:	d101      	bne.n	8004ca8 <HAL_SAI_ErrorCallback+0x2c>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 8004ca4:	f000 f817 	bl	8004cd6 <BSP_AUDIO_OUT_Error_CallBack>
  }

  if ((audio_in_state == HAL_SAI_STATE_BUSY) || (audio_in_state == HAL_SAI_STATE_BUSY_RX))
 8004ca8:	7bbb      	ldrb	r3, [r7, #14]
 8004caa:	2b02      	cmp	r3, #2
 8004cac:	d002      	beq.n	8004cb4 <HAL_SAI_ErrorCallback+0x38>
 8004cae:	7bbb      	ldrb	r3, [r7, #14]
 8004cb0:	2b22      	cmp	r3, #34	@ 0x22
 8004cb2:	d101      	bne.n	8004cb8 <HAL_SAI_ErrorCallback+0x3c>
  {
    BSP_AUDIO_IN_Error_CallBack();
 8004cb4:	f000 f9f3 	bl	800509e <BSP_AUDIO_IN_Error_CallBack>
  }
}
 8004cb8:	bf00      	nop
 8004cba:	3710      	adds	r7, #16
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	bd80      	pop	{r7, pc}
 8004cc0:	200130d8 	.word	0x200130d8
 8004cc4:	2001315c 	.word	0x2001315c

08004cc8 <BSP_AUDIO_OUT_HalfTransfer_CallBack>:
/**
  * @brief  Manages the DMA Half Transfer complete event.
  * @retval None
  */
__weak void BSP_AUDIO_OUT_HalfTransfer_CallBack(void)
{ 
 8004cc8:	b480      	push	{r7}
 8004cca:	af00      	add	r7, sp, #0
}
 8004ccc:	bf00      	nop
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd4:	4770      	bx	lr

08004cd6 <BSP_AUDIO_OUT_Error_CallBack>:
/**
  * @brief  Manages the DMA FIFO error event.
  * @retval None
  */
__weak void BSP_AUDIO_OUT_Error_CallBack(void)
{
 8004cd6:	b480      	push	{r7}
 8004cd8:	af00      	add	r7, sp, #0
}
 8004cda:	bf00      	nop
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce2:	4770      	bx	lr

08004ce4 <BSP_AUDIO_OUT_MspInit>:
  * @param  hsai: SAI handle
  * @param  Params
  * @retval None
  */
__weak void BSP_AUDIO_OUT_MspInit(SAI_HandleTypeDef *hsai, void *Params)
{ 
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b08c      	sub	sp, #48	@ 0x30
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
 8004cec:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_sai_tx;
  GPIO_InitTypeDef  gpio_init_structure;  

  /* Enable SAI clock */
  AUDIO_OUT_SAIx_CLK_ENABLE();
 8004cee:	4b63      	ldr	r3, [pc, #396]	@ (8004e7c <BSP_AUDIO_OUT_MspInit+0x198>)
 8004cf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cf2:	4a62      	ldr	r2, [pc, #392]	@ (8004e7c <BSP_AUDIO_OUT_MspInit+0x198>)
 8004cf4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004cf8:	6453      	str	r3, [r2, #68]	@ 0x44
 8004cfa:	4b60      	ldr	r3, [pc, #384]	@ (8004e7c <BSP_AUDIO_OUT_MspInit+0x198>)
 8004cfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cfe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004d02:	61bb      	str	r3, [r7, #24]
 8004d04:	69bb      	ldr	r3, [r7, #24]
  
  /* Enable GPIO clock */
  AUDIO_OUT_SAIx_MCLK_ENABLE();
 8004d06:	4b5d      	ldr	r3, [pc, #372]	@ (8004e7c <BSP_AUDIO_OUT_MspInit+0x198>)
 8004d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d0a:	4a5c      	ldr	r2, [pc, #368]	@ (8004e7c <BSP_AUDIO_OUT_MspInit+0x198>)
 8004d0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d10:	6313      	str	r3, [r2, #48]	@ 0x30
 8004d12:	4b5a      	ldr	r3, [pc, #360]	@ (8004e7c <BSP_AUDIO_OUT_MspInit+0x198>)
 8004d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d1a:	617b      	str	r3, [r7, #20]
 8004d1c:	697b      	ldr	r3, [r7, #20]
  AUDIO_OUT_SAIx_SCK_SD_ENABLE();
 8004d1e:	4b57      	ldr	r3, [pc, #348]	@ (8004e7c <BSP_AUDIO_OUT_MspInit+0x198>)
 8004d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d22:	4a56      	ldr	r2, [pc, #344]	@ (8004e7c <BSP_AUDIO_OUT_MspInit+0x198>)
 8004d24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d28:	6313      	str	r3, [r2, #48]	@ 0x30
 8004d2a:	4b54      	ldr	r3, [pc, #336]	@ (8004e7c <BSP_AUDIO_OUT_MspInit+0x198>)
 8004d2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d32:	613b      	str	r3, [r7, #16]
 8004d34:	693b      	ldr	r3, [r7, #16]
  AUDIO_OUT_SAIx_FS_ENABLE();
 8004d36:	4b51      	ldr	r3, [pc, #324]	@ (8004e7c <BSP_AUDIO_OUT_MspInit+0x198>)
 8004d38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d3a:	4a50      	ldr	r2, [pc, #320]	@ (8004e7c <BSP_AUDIO_OUT_MspInit+0x198>)
 8004d3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d40:	6313      	str	r3, [r2, #48]	@ 0x30
 8004d42:	4b4e      	ldr	r3, [pc, #312]	@ (8004e7c <BSP_AUDIO_OUT_MspInit+0x198>)
 8004d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d4a:	60fb      	str	r3, [r7, #12]
 8004d4c:	68fb      	ldr	r3, [r7, #12]
  /* CODEC_SAI pins configuration: FS, SCK, MCK and SD pins ------------------*/
  gpio_init_structure.Pin = AUDIO_OUT_SAIx_FS_PIN;
 8004d4e:	2380      	movs	r3, #128	@ 0x80
 8004d50:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8004d52:	2302      	movs	r3, #2
 8004d54:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8004d56:	2300      	movs	r3, #0
 8004d58:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8004d5a:	2303      	movs	r3, #3
 8004d5c:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 8004d5e:	230a      	movs	r3, #10
 8004d60:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_FS_GPIO_PORT, &gpio_init_structure);
 8004d62:	f107 031c 	add.w	r3, r7, #28
 8004d66:	4619      	mov	r1, r3
 8004d68:	4845      	ldr	r0, [pc, #276]	@ (8004e80 <BSP_AUDIO_OUT_MspInit+0x19c>)
 8004d6a:	f002 f9e9 	bl	8007140 <HAL_GPIO_Init>

  gpio_init_structure.Pin = AUDIO_OUT_SAIx_SCK_PIN;
 8004d6e:	2320      	movs	r3, #32
 8004d70:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8004d72:	2302      	movs	r3, #2
 8004d74:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8004d76:	2300      	movs	r3, #0
 8004d78:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8004d7a:	2303      	movs	r3, #3
 8004d7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_SCK_AF;
 8004d7e:	230a      	movs	r3, #10
 8004d80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_SCK_SD_GPIO_PORT, &gpio_init_structure);
 8004d82:	f107 031c 	add.w	r3, r7, #28
 8004d86:	4619      	mov	r1, r3
 8004d88:	483d      	ldr	r0, [pc, #244]	@ (8004e80 <BSP_AUDIO_OUT_MspInit+0x19c>)
 8004d8a:	f002 f9d9 	bl	8007140 <HAL_GPIO_Init>

  gpio_init_structure.Pin =  AUDIO_OUT_SAIx_SD_PIN;
 8004d8e:	2340      	movs	r3, #64	@ 0x40
 8004d90:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8004d92:	2302      	movs	r3, #2
 8004d94:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8004d96:	2300      	movs	r3, #0
 8004d98:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8004d9a:	2303      	movs	r3, #3
 8004d9c:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 8004d9e:	230a      	movs	r3, #10
 8004da0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_SCK_SD_GPIO_PORT, &gpio_init_structure);
 8004da2:	f107 031c 	add.w	r3, r7, #28
 8004da6:	4619      	mov	r1, r3
 8004da8:	4835      	ldr	r0, [pc, #212]	@ (8004e80 <BSP_AUDIO_OUT_MspInit+0x19c>)
 8004daa:	f002 f9c9 	bl	8007140 <HAL_GPIO_Init>

  gpio_init_structure.Pin = AUDIO_OUT_SAIx_MCLK_PIN;
 8004dae:	2310      	movs	r3, #16
 8004db0:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8004db2:	2302      	movs	r3, #2
 8004db4:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8004db6:	2300      	movs	r3, #0
 8004db8:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8004dba:	2303      	movs	r3, #3
 8004dbc:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 8004dbe:	230a      	movs	r3, #10
 8004dc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_MCLK_GPIO_PORT, &gpio_init_structure);
 8004dc2:	f107 031c 	add.w	r3, r7, #28
 8004dc6:	4619      	mov	r1, r3
 8004dc8:	482d      	ldr	r0, [pc, #180]	@ (8004e80 <BSP_AUDIO_OUT_MspInit+0x19c>)
 8004dca:	f002 f9b9 	bl	8007140 <HAL_GPIO_Init>

  /* Enable the DMA clock */
  AUDIO_OUT_SAIx_DMAx_CLK_ENABLE();
 8004dce:	4b2b      	ldr	r3, [pc, #172]	@ (8004e7c <BSP_AUDIO_OUT_MspInit+0x198>)
 8004dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dd2:	4a2a      	ldr	r2, [pc, #168]	@ (8004e7c <BSP_AUDIO_OUT_MspInit+0x198>)
 8004dd4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004dd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8004dda:	4b28      	ldr	r3, [pc, #160]	@ (8004e7c <BSP_AUDIO_OUT_MspInit+0x198>)
 8004ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dde:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004de2:	60bb      	str	r3, [r7, #8]
 8004de4:	68bb      	ldr	r3, [r7, #8]
    
  if(hsai->Instance == AUDIO_OUT_SAIx)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4a26      	ldr	r2, [pc, #152]	@ (8004e84 <BSP_AUDIO_OUT_MspInit+0x1a0>)
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d138      	bne.n	8004e62 <BSP_AUDIO_OUT_MspInit+0x17e>
  {
    /* Configure the hdma_saiTx handle parameters */   
    hdma_sai_tx.Init.Channel             = AUDIO_OUT_SAIx_DMAx_CHANNEL;
 8004df0:	4b25      	ldr	r3, [pc, #148]	@ (8004e88 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004df2:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8004df6:	605a      	str	r2, [r3, #4]
    hdma_sai_tx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8004df8:	4b23      	ldr	r3, [pc, #140]	@ (8004e88 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004dfa:	2240      	movs	r2, #64	@ 0x40
 8004dfc:	609a      	str	r2, [r3, #8]
    hdma_sai_tx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8004dfe:	4b22      	ldr	r3, [pc, #136]	@ (8004e88 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004e00:	2200      	movs	r2, #0
 8004e02:	60da      	str	r2, [r3, #12]
    hdma_sai_tx.Init.MemInc              = DMA_MINC_ENABLE;
 8004e04:	4b20      	ldr	r3, [pc, #128]	@ (8004e88 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004e06:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004e0a:	611a      	str	r2, [r3, #16]
    hdma_sai_tx.Init.PeriphDataAlignment = AUDIO_OUT_SAIx_DMAx_PERIPH_DATA_SIZE;
 8004e0c:	4b1e      	ldr	r3, [pc, #120]	@ (8004e88 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004e0e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004e12:	615a      	str	r2, [r3, #20]
    hdma_sai_tx.Init.MemDataAlignment    = AUDIO_OUT_SAIx_DMAx_MEM_DATA_SIZE;
 8004e14:	4b1c      	ldr	r3, [pc, #112]	@ (8004e88 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004e16:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004e1a:	619a      	str	r2, [r3, #24]
    hdma_sai_tx.Init.Mode                = DMA_CIRCULAR;
 8004e1c:	4b1a      	ldr	r3, [pc, #104]	@ (8004e88 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004e1e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004e22:	61da      	str	r2, [r3, #28]
    hdma_sai_tx.Init.Priority            = DMA_PRIORITY_HIGH;
 8004e24:	4b18      	ldr	r3, [pc, #96]	@ (8004e88 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004e26:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004e2a:	621a      	str	r2, [r3, #32]
    hdma_sai_tx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 8004e2c:	4b16      	ldr	r3, [pc, #88]	@ (8004e88 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004e2e:	2204      	movs	r2, #4
 8004e30:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai_tx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8004e32:	4b15      	ldr	r3, [pc, #84]	@ (8004e88 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004e34:	2203      	movs	r2, #3
 8004e36:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai_tx.Init.MemBurst            = DMA_MBURST_SINGLE;
 8004e38:	4b13      	ldr	r3, [pc, #76]	@ (8004e88 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai_tx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8004e3e:	4b12      	ldr	r3, [pc, #72]	@ (8004e88 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004e40:	2200      	movs	r2, #0
 8004e42:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_sai_tx.Instance = AUDIO_OUT_SAIx_DMAx_STREAM;
 8004e44:	4b10      	ldr	r3, [pc, #64]	@ (8004e88 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004e46:	4a11      	ldr	r2, [pc, #68]	@ (8004e8c <BSP_AUDIO_OUT_MspInit+0x1a8>)
 8004e48:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmatx, hdma_sai_tx);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	4a0e      	ldr	r2, [pc, #56]	@ (8004e88 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004e4e:	66da      	str	r2, [r3, #108]	@ 0x6c
 8004e50:	4a0d      	ldr	r2, [pc, #52]	@ (8004e88 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_sai_tx);
 8004e56:	480c      	ldr	r0, [pc, #48]	@ (8004e88 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004e58:	f001 f904 	bl	8006064 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_sai_tx);      
 8004e5c:	480a      	ldr	r0, [pc, #40]	@ (8004e88 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004e5e:	f001 f853 	bl	8005f08 <HAL_DMA_Init>
  }
  
  /* SAI DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_OUT_SAIx_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 8004e62:	2200      	movs	r2, #0
 8004e64:	210e      	movs	r1, #14
 8004e66:	203c      	movs	r0, #60	@ 0x3c
 8004e68:	f000 fe40 	bl	8005aec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_OUT_SAIx_DMAx_IRQ); 
 8004e6c:	203c      	movs	r0, #60	@ 0x3c
 8004e6e:	f000 fe59 	bl	8005b24 <HAL_NVIC_EnableIRQ>
}
 8004e72:	bf00      	nop
 8004e74:	3730      	adds	r7, #48	@ 0x30
 8004e76:	46bd      	mov	sp, r7
 8004e78:	bd80      	pop	{r7, pc}
 8004e7a:	bf00      	nop
 8004e7c:	40023800 	.word	0x40023800
 8004e80:	40022000 	.word	0x40022000
 8004e84:	40015c04 	.word	0x40015c04
 8004e88:	200131e0 	.word	0x200131e0
 8004e8c:	40026470 	.word	0x40026470

08004e90 <BSP_AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @retval None
  */
__weak void BSP_AUDIO_OUT_ClockConfig(SAI_HandleTypeDef *hsai, uint32_t AudioFreq, void *Params)
{ 
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b0a6      	sub	sp, #152	@ 0x98
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	60f8      	str	r0, [r7, #12]
 8004e98:	60b9      	str	r1, [r7, #8]
 8004e9a:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rcc_ex_clk_init_struct;

  HAL_RCCEx_GetPeriphCLKConfig(&rcc_ex_clk_init_struct);
 8004e9c:	f107 0314 	add.w	r3, r7, #20
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	f007 f889 	bl	800bfb8 <HAL_RCCEx_GetPeriphCLKConfig>
  
  /* Set the PLL configuration according to the audio frequency */
  if((AudioFreq == AUDIO_FREQUENCY_11K) || (AudioFreq == AUDIO_FREQUENCY_22K) || (AudioFreq == AUDIO_FREQUENCY_44K))
 8004ea6:	68bb      	ldr	r3, [r7, #8]
 8004ea8:	f642 3211 	movw	r2, #11025	@ 0x2b11
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d009      	beq.n	8004ec4 <BSP_AUDIO_OUT_ClockConfig+0x34>
 8004eb0:	68bb      	ldr	r3, [r7, #8]
 8004eb2:	f245 6222 	movw	r2, #22050	@ 0x5622
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d004      	beq.n	8004ec4 <BSP_AUDIO_OUT_ClockConfig+0x34>
 8004eba:	68bb      	ldr	r3, [r7, #8]
 8004ebc:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d112      	bne.n	8004eea <BSP_AUDIO_OUT_ClockConfig+0x5a>
  {
    /* Configure PLLI2S prescalers */
    /* PLLI2S_VCO: VCO_429M
    I2S_CLK(first level) = PLLI2S_VCO/PLLI2SQ = 429/2 = 214.5 Mhz
    I2S_CLK_x = I2S_CLK(first level)/PLLI2SDIVQ = 214.5/19 = 11.289 Mhz */
    rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8004ec4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8004ec8:	617b      	str	r3, [r7, #20]
    rcc_ex_clk_init_struct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLI2S;
 8004eca:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004ece:	657b      	str	r3, [r7, #84]	@ 0x54
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SN = 429;
 8004ed0:	f240 13ad 	movw	r3, #429	@ 0x1ad
 8004ed4:	61bb      	str	r3, [r7, #24]
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SQ = 2;
 8004ed6:	2302      	movs	r3, #2
 8004ed8:	623b      	str	r3, [r7, #32]
    rcc_ex_clk_init_struct.PLLI2SDivQ = 19;
 8004eda:	2313      	movs	r3, #19
 8004edc:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct);
 8004ede:	f107 0314 	add.w	r3, r7, #20
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f006 fc78 	bl	800b7d8 <HAL_RCCEx_PeriphCLKConfig>
 8004ee8:	e012      	b.n	8004f10 <BSP_AUDIO_OUT_ClockConfig+0x80>
  {
    /* I2S clock config
    PLLI2S_VCO: VCO_344M
    I2S_CLK(first level) = PLLI2S_VCO/PLLI2SQ = 344/7 = 49.142 Mhz
    I2S_CLK_x = I2S_CLK(first level)/PLLI2SDIVQ = 49.142/1 = 49.142 Mhz */
    rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8004eea:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8004eee:	617b      	str	r3, [r7, #20]
    rcc_ex_clk_init_struct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLI2S;
 8004ef0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004ef4:	657b      	str	r3, [r7, #84]	@ 0x54
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SN = 344;
 8004ef6:	f44f 73ac 	mov.w	r3, #344	@ 0x158
 8004efa:	61bb      	str	r3, [r7, #24]
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SQ = 7;
 8004efc:	2307      	movs	r3, #7
 8004efe:	623b      	str	r3, [r7, #32]
    rcc_ex_clk_init_struct.PLLI2SDivQ = 1;
 8004f00:	2301      	movs	r3, #1
 8004f02:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct);
 8004f04:	f107 0314 	add.w	r3, r7, #20
 8004f08:	4618      	mov	r0, r3
 8004f0a:	f006 fc65 	bl	800b7d8 <HAL_RCCEx_PeriphCLKConfig>
  }
}
 8004f0e:	bf00      	nop
 8004f10:	bf00      	nop
 8004f12:	3798      	adds	r7, #152	@ 0x98
 8004f14:	46bd      	mov	sp, r7
 8004f16:	bd80      	pop	{r7, pc}

08004f18 <SAIx_Out_DeInit>:
/**
  * @brief  Deinitializes the output Audio Codec audio interface (SAI).
  * @retval None
  */
static void SAIx_Out_DeInit(void)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	af00      	add	r7, sp, #0
  /* Initialize the haudio_out_sai Instance parameter */
  haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 8004f1c:	4b07      	ldr	r3, [pc, #28]	@ (8004f3c <SAIx_Out_DeInit+0x24>)
 8004f1e:	4a08      	ldr	r2, [pc, #32]	@ (8004f40 <SAIx_Out_DeInit+0x28>)
 8004f20:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  __HAL_SAI_DISABLE(&haudio_out_sai);
 8004f22:	4b06      	ldr	r3, [pc, #24]	@ (8004f3c <SAIx_Out_DeInit+0x24>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	681a      	ldr	r2, [r3, #0]
 8004f28:	4b04      	ldr	r3, [pc, #16]	@ (8004f3c <SAIx_Out_DeInit+0x24>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004f30:	601a      	str	r2, [r3, #0]

  HAL_SAI_DeInit(&haudio_out_sai);
 8004f32:	4802      	ldr	r0, [pc, #8]	@ (8004f3c <SAIx_Out_DeInit+0x24>)
 8004f34:	f008 f810 	bl	800cf58 <HAL_SAI_DeInit>
}
 8004f38:	bf00      	nop
 8004f3a:	bd80      	pop	{r7, pc}
 8004f3c:	200130d8 	.word	0x200130d8
 8004f40:	40015c04 	.word	0x40015c04

08004f44 <BSP_AUDIO_IN_OUT_Init>:
  * @param  BitRes: Audio frequency to be configured.
  * @param  ChnlNbr: Channel number.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_OUT_Init(uint16_t InputDevice, uint16_t OutputDevice, uint32_t AudioFreq, uint32_t BitRes, uint32_t ChnlNbr)
{
 8004f44:	b590      	push	{r4, r7, lr}
 8004f46:	b089      	sub	sp, #36	@ 0x24
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	60ba      	str	r2, [r7, #8]
 8004f4c:	607b      	str	r3, [r7, #4]
 8004f4e:	4603      	mov	r3, r0
 8004f50:	81fb      	strh	r3, [r7, #14]
 8004f52:	460b      	mov	r3, r1
 8004f54:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = AUDIO_ERROR;
 8004f56:	2301      	movs	r3, #1
 8004f58:	77fb      	strb	r3, [r7, #31]
  uint32_t deviceid = 0x00;
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	617b      	str	r3, [r7, #20]
  uint32_t slot_active;

  if (InputDevice != INPUT_DEVICE_DIGITAL_MICROPHONE_2)  /* Only MICROPHONE_2 input supported */
 8004f5e:	89fb      	ldrh	r3, [r7, #14]
 8004f60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f64:	d002      	beq.n	8004f6c <BSP_AUDIO_IN_OUT_Init+0x28>
  {
    ret = AUDIO_ERROR;
 8004f66:	2301      	movs	r3, #1
 8004f68:	77fb      	strb	r3, [r7, #31]
 8004f6a:	e054      	b.n	8005016 <BSP_AUDIO_IN_OUT_Init+0xd2>
  }
  else
  {
    /* Disable SAI */
    SAIx_In_DeInit();
 8004f6c:	f000 fa06 	bl	800537c <SAIx_In_DeInit>
    SAIx_Out_DeInit();
 8004f70:	f7ff ffd2 	bl	8004f18 <SAIx_Out_DeInit>

    /* PLL clock is set depending on the AudioFreq (44.1khz vs 48khz groups) */
    BSP_AUDIO_OUT_ClockConfig(&haudio_in_sai, AudioFreq, NULL); /* Clock config is shared between AUDIO IN and OUT */
 8004f74:	2200      	movs	r2, #0
 8004f76:	68b9      	ldr	r1, [r7, #8]
 8004f78:	4829      	ldr	r0, [pc, #164]	@ (8005020 <BSP_AUDIO_IN_OUT_Init+0xdc>)
 8004f7a:	f7ff ff89 	bl	8004e90 <BSP_AUDIO_OUT_ClockConfig>

    /* SAI data transfer preparation:
    Prepare the Media to be used for the audio transfer from SAI peripheral to memory */
    haudio_in_sai.Instance = AUDIO_IN_SAIx;
 8004f7e:	4b28      	ldr	r3, [pc, #160]	@ (8005020 <BSP_AUDIO_IN_OUT_Init+0xdc>)
 8004f80:	4a28      	ldr	r2, [pc, #160]	@ (8005024 <BSP_AUDIO_IN_OUT_Init+0xe0>)
 8004f82:	601a      	str	r2, [r3, #0]
    if(HAL_SAI_GetState(&haudio_in_sai) == HAL_SAI_STATE_RESET)
 8004f84:	4826      	ldr	r0, [pc, #152]	@ (8005020 <BSP_AUDIO_IN_OUT_Init+0xdc>)
 8004f86:	f008 f95b 	bl	800d240 <HAL_SAI_GetState>
 8004f8a:	4603      	mov	r3, r0
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d103      	bne.n	8004f98 <BSP_AUDIO_IN_OUT_Init+0x54>
    {
      /* Init the SAI MSP: this __weak function can be redefined by the application*/
      BSP_AUDIO_IN_MspInit(&haudio_in_sai, NULL);
 8004f90:	2100      	movs	r1, #0
 8004f92:	4823      	ldr	r0, [pc, #140]	@ (8005020 <BSP_AUDIO_IN_OUT_Init+0xdc>)
 8004f94:	f000 f88a 	bl	80050ac <BSP_AUDIO_IN_MspInit>
    }

    /* SAI data transfer preparation:
    Prepare the Media to be used for the audio transfer from memory to SAI peripheral */
    haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 8004f98:	4b23      	ldr	r3, [pc, #140]	@ (8005028 <BSP_AUDIO_IN_OUT_Init+0xe4>)
 8004f9a:	4a24      	ldr	r2, [pc, #144]	@ (800502c <BSP_AUDIO_IN_OUT_Init+0xe8>)
 8004f9c:	601a      	str	r2, [r3, #0]
    if(HAL_SAI_GetState(&haudio_out_sai) == HAL_SAI_STATE_RESET)
 8004f9e:	4822      	ldr	r0, [pc, #136]	@ (8005028 <BSP_AUDIO_IN_OUT_Init+0xe4>)
 8004fa0:	f008 f94e 	bl	800d240 <HAL_SAI_GetState>
 8004fa4:	4603      	mov	r3, r0
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d103      	bne.n	8004fb2 <BSP_AUDIO_IN_OUT_Init+0x6e>
    {
      /* Init the SAI MSP: this __weak function can be redefined by the application*/
      BSP_AUDIO_OUT_MspInit(&haudio_out_sai, NULL);
 8004faa:	2100      	movs	r1, #0
 8004fac:	481e      	ldr	r0, [pc, #120]	@ (8005028 <BSP_AUDIO_IN_OUT_Init+0xe4>)
 8004fae:	f7ff fe99 	bl	8004ce4 <BSP_AUDIO_OUT_MspInit>

    /* Configure SAI in master mode :
     *   - SAI2_block_A in master TX mode
     *   - SAI2_block_B in slave RX mode synchronous from SAI2_block_A
     */
    if (InputDevice == INPUT_DEVICE_DIGITAL_MICROPHONE_2)
 8004fb2:	89fb      	ldrh	r3, [r7, #14]
 8004fb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004fb8:	d102      	bne.n	8004fc0 <BSP_AUDIO_IN_OUT_Init+0x7c>
    {
      slot_active = CODEC_AUDIOFRAME_SLOT_13;
 8004fba:	230a      	movs	r3, #10
 8004fbc:	61bb      	str	r3, [r7, #24]
 8004fbe:	e001      	b.n	8004fc4 <BSP_AUDIO_IN_OUT_Init+0x80>
    }
    else
    {
      slot_active = CODEC_AUDIOFRAME_SLOT_02;
 8004fc0:	2305      	movs	r3, #5
 8004fc2:	61bb      	str	r3, [r7, #24]
    }
    SAIx_In_Init(SAI_MODEMASTER_TX, slot_active, AudioFreq);
 8004fc4:	68ba      	ldr	r2, [r7, #8]
 8004fc6:	69b9      	ldr	r1, [r7, #24]
 8004fc8:	2000      	movs	r0, #0
 8004fca:	f000 f921 	bl	8005210 <SAIx_In_Init>

    /* wm8994 codec initialization */
    deviceid = wm8994_drv.ReadID(AUDIO_I2C_ADDRESS);
 8004fce:	4b18      	ldr	r3, [pc, #96]	@ (8005030 <BSP_AUDIO_IN_OUT_Init+0xec>)
 8004fd0:	689b      	ldr	r3, [r3, #8]
 8004fd2:	2034      	movs	r0, #52	@ 0x34
 8004fd4:	4798      	blx	r3
 8004fd6:	6178      	str	r0, [r7, #20]

    if((deviceid) == WM8994_ID)
 8004fd8:	697b      	ldr	r3, [r7, #20]
 8004fda:	f648 1294 	movw	r2, #35220	@ 0x8994
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d109      	bne.n	8004ff6 <BSP_AUDIO_IN_OUT_Init+0xb2>
    {
      /* Reset the Codec Registers */
      wm8994_drv.Reset(AUDIO_I2C_ADDRESS);
 8004fe2:	4b13      	ldr	r3, [pc, #76]	@ (8005030 <BSP_AUDIO_IN_OUT_Init+0xec>)
 8004fe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fe6:	2034      	movs	r0, #52	@ 0x34
 8004fe8:	4798      	blx	r3
      /* Initialize the audio driver structure */
      audio_drv = &wm8994_drv;
 8004fea:	4b12      	ldr	r3, [pc, #72]	@ (8005034 <BSP_AUDIO_IN_OUT_Init+0xf0>)
 8004fec:	4a10      	ldr	r2, [pc, #64]	@ (8005030 <BSP_AUDIO_IN_OUT_Init+0xec>)
 8004fee:	601a      	str	r2, [r3, #0]
      ret = AUDIO_OK;
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	77fb      	strb	r3, [r7, #31]
 8004ff4:	e001      	b.n	8004ffa <BSP_AUDIO_IN_OUT_Init+0xb6>
    }
    else
    {
      ret = AUDIO_ERROR;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	77fb      	strb	r3, [r7, #31]
    }

    if(ret == AUDIO_OK)
 8004ffa:	7ffb      	ldrb	r3, [r7, #31]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d10a      	bne.n	8005016 <BSP_AUDIO_IN_OUT_Init+0xd2>
    {
      /* Initialize the codec internal registers */
      audio_drv->Init(AUDIO_I2C_ADDRESS, InputDevice | OutputDevice, 100, AudioFreq);
 8005000:	4b0c      	ldr	r3, [pc, #48]	@ (8005034 <BSP_AUDIO_IN_OUT_Init+0xf0>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	681c      	ldr	r4, [r3, #0]
 8005006:	89fa      	ldrh	r2, [r7, #14]
 8005008:	89bb      	ldrh	r3, [r7, #12]
 800500a:	4313      	orrs	r3, r2
 800500c:	b299      	uxth	r1, r3
 800500e:	68bb      	ldr	r3, [r7, #8]
 8005010:	2264      	movs	r2, #100	@ 0x64
 8005012:	2034      	movs	r0, #52	@ 0x34
 8005014:	47a0      	blx	r4
    }
  }
  return ret;
 8005016:	7ffb      	ldrb	r3, [r7, #31]
}
 8005018:	4618      	mov	r0, r3
 800501a:	3724      	adds	r7, #36	@ 0x24
 800501c:	46bd      	mov	sp, r7
 800501e:	bd90      	pop	{r4, r7, pc}
 8005020:	2001315c 	.word	0x2001315c
 8005024:	40015c24 	.word	0x40015c24
 8005028:	200130d8 	.word	0x200130d8
 800502c:	40015c04 	.word	0x40015c04
 8005030:	20012004 	.word	0x20012004
 8005034:	200130d4 	.word	0x200130d4

08005038 <BSP_AUDIO_IN_Record>:
  * @param  size: size of the recorded buffer in number of elements (typically number of half-words)
  *               Be careful that it is not the same unit than BSP_AUDIO_OUT_Play function
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t  BSP_AUDIO_IN_Record(uint16_t* pbuf, uint32_t size)
{
 8005038:	b580      	push	{r7, lr}
 800503a:	b084      	sub	sp, #16
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
 8005040:	6039      	str	r1, [r7, #0]
  uint32_t ret = AUDIO_ERROR;
 8005042:	2301      	movs	r3, #1
 8005044:	60fb      	str	r3, [r7, #12]
  
  /* Start the process receive DMA */
  HAL_SAI_Receive_DMA(&haudio_in_sai, (uint8_t*)pbuf, size);
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	b29b      	uxth	r3, r3
 800504a:	461a      	mov	r2, r3
 800504c:	6879      	ldr	r1, [r7, #4]
 800504e:	4805      	ldr	r0, [pc, #20]	@ (8005064 <BSP_AUDIO_IN_Record+0x2c>)
 8005050:	f008 f868 	bl	800d124 <HAL_SAI_Receive_DMA>
  
  /* Return AUDIO_OK when all operations are correctly done */
  ret = AUDIO_OK;
 8005054:	2300      	movs	r3, #0
 8005056:	60fb      	str	r3, [r7, #12]
  
  return ret;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	b2db      	uxtb	r3, r3
}
 800505c:	4618      	mov	r0, r3
 800505e:	3710      	adds	r7, #16
 8005060:	46bd      	mov	sp, r7
 8005062:	bd80      	pop	{r7, pc}
 8005064:	2001315c 	.word	0x2001315c

08005068 <HAL_SAI_RxCpltCallback>:
  * @brief  Rx Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b082      	sub	sp, #8
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 8005070:	f7fc fd2a 	bl	8001ac8 <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 8005074:	bf00      	nop
 8005076:	3708      	adds	r7, #8
 8005078:	46bd      	mov	sp, r7
 800507a:	bd80      	pop	{r7, pc}

0800507c <HAL_SAI_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b082      	sub	sp, #8
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
  /* Manage the remaining file size and new address offset: This function 
     should be coded by user (its prototype is already declared in stm32746g_discovery_audio.h) */
  BSP_AUDIO_IN_HalfTransfer_CallBack();
 8005084:	f000 f804 	bl	8005090 <BSP_AUDIO_IN_HalfTransfer_CallBack>
}
 8005088:	bf00      	nop
 800508a:	3708      	adds	r7, #8
 800508c:	46bd      	mov	sp, r7
 800508e:	bd80      	pop	{r7, pc}

08005090 <BSP_AUDIO_IN_HalfTransfer_CallBack>:
/**
  * @brief  Manages the DMA Half Transfer complete event.
  * @retval None
  */
__weak void BSP_AUDIO_IN_HalfTransfer_CallBack(void)
{ 
 8005090:	b480      	push	{r7}
 8005092:	af00      	add	r7, sp, #0
  /* This function should be implemented by the user application.
     It is called into this driver when the current buffer is filled
     to prepare the next buffer pointer and its size. */
}
 8005094:	bf00      	nop
 8005096:	46bd      	mov	sp, r7
 8005098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509c:	4770      	bx	lr

0800509e <BSP_AUDIO_IN_Error_CallBack>:
/**
  * @brief  Audio IN Error callback function.
  * @retval None
  */
__weak void BSP_AUDIO_IN_Error_CallBack(void)
{   
 800509e:	b480      	push	{r7}
 80050a0:	af00      	add	r7, sp, #0
  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
}
 80050a2:	bf00      	nop
 80050a4:	46bd      	mov	sp, r7
 80050a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050aa:	4770      	bx	lr

080050ac <BSP_AUDIO_IN_MspInit>:
  * @param  hsai: SAI handle
  * @param  Params
  * @retval None
  */
__weak void BSP_AUDIO_IN_MspInit(SAI_HandleTypeDef *hsai, void *Params)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b08c      	sub	sp, #48	@ 0x30
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
 80050b4:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_sai_rx;
  GPIO_InitTypeDef  gpio_init_structure;  

  /* Enable SAI clock */
  AUDIO_IN_SAIx_CLK_ENABLE();
 80050b6:	4b50      	ldr	r3, [pc, #320]	@ (80051f8 <BSP_AUDIO_IN_MspInit+0x14c>)
 80050b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050ba:	4a4f      	ldr	r2, [pc, #316]	@ (80051f8 <BSP_AUDIO_IN_MspInit+0x14c>)
 80050bc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80050c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80050c2:	4b4d      	ldr	r3, [pc, #308]	@ (80051f8 <BSP_AUDIO_IN_MspInit+0x14c>)
 80050c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050c6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80050ca:	61bb      	str	r3, [r7, #24]
 80050cc:	69bb      	ldr	r3, [r7, #24]
  
  /* Enable SD GPIO clock */
  AUDIO_IN_SAIx_SD_ENABLE();
 80050ce:	4b4a      	ldr	r3, [pc, #296]	@ (80051f8 <BSP_AUDIO_IN_MspInit+0x14c>)
 80050d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050d2:	4a49      	ldr	r2, [pc, #292]	@ (80051f8 <BSP_AUDIO_IN_MspInit+0x14c>)
 80050d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80050d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80050da:	4b47      	ldr	r3, [pc, #284]	@ (80051f8 <BSP_AUDIO_IN_MspInit+0x14c>)
 80050dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050e2:	617b      	str	r3, [r7, #20]
 80050e4:	697b      	ldr	r3, [r7, #20]
  /* CODEC_SAI pin configuration: SD pin */
  gpio_init_structure.Pin = AUDIO_IN_SAIx_SD_PIN;
 80050e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80050ea:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80050ec:	2302      	movs	r3, #2
 80050ee:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 80050f0:	2300      	movs	r3, #0
 80050f2:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80050f4:	2302      	movs	r3, #2
 80050f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_IN_SAIx_SD_AF;
 80050f8:	230a      	movs	r3, #10
 80050fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_IN_SAIx_SD_GPIO_PORT, &gpio_init_structure);
 80050fc:	f107 031c 	add.w	r3, r7, #28
 8005100:	4619      	mov	r1, r3
 8005102:	483e      	ldr	r0, [pc, #248]	@ (80051fc <BSP_AUDIO_IN_MspInit+0x150>)
 8005104:	f002 f81c 	bl	8007140 <HAL_GPIO_Init>

  /* Enable Audio INT GPIO clock */
  AUDIO_IN_INT_GPIO_ENABLE();
 8005108:	4b3b      	ldr	r3, [pc, #236]	@ (80051f8 <BSP_AUDIO_IN_MspInit+0x14c>)
 800510a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800510c:	4a3a      	ldr	r2, [pc, #232]	@ (80051f8 <BSP_AUDIO_IN_MspInit+0x14c>)
 800510e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005112:	6313      	str	r3, [r2, #48]	@ 0x30
 8005114:	4b38      	ldr	r3, [pc, #224]	@ (80051f8 <BSP_AUDIO_IN_MspInit+0x14c>)
 8005116:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005118:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800511c:	613b      	str	r3, [r7, #16]
 800511e:	693b      	ldr	r3, [r7, #16]
  /* Audio INT pin configuration: input */
  gpio_init_structure.Pin = AUDIO_IN_INT_GPIO_PIN;
 8005120:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005124:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8005126:	2300      	movs	r3, #0
 8005128:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 800512a:	2300      	movs	r3, #0
 800512c:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 800512e:	2302      	movs	r3, #2
 8005130:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(AUDIO_IN_INT_GPIO_PORT, &gpio_init_structure);
 8005132:	f107 031c 	add.w	r3, r7, #28
 8005136:	4619      	mov	r1, r3
 8005138:	4831      	ldr	r0, [pc, #196]	@ (8005200 <BSP_AUDIO_IN_MspInit+0x154>)
 800513a:	f002 f801 	bl	8007140 <HAL_GPIO_Init>

  /* Enable the DMA clock */
  AUDIO_IN_SAIx_DMAx_CLK_ENABLE();
 800513e:	4b2e      	ldr	r3, [pc, #184]	@ (80051f8 <BSP_AUDIO_IN_MspInit+0x14c>)
 8005140:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005142:	4a2d      	ldr	r2, [pc, #180]	@ (80051f8 <BSP_AUDIO_IN_MspInit+0x14c>)
 8005144:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005148:	6313      	str	r3, [r2, #48]	@ 0x30
 800514a:	4b2b      	ldr	r3, [pc, #172]	@ (80051f8 <BSP_AUDIO_IN_MspInit+0x14c>)
 800514c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800514e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005152:	60fb      	str	r3, [r7, #12]
 8005154:	68fb      	ldr	r3, [r7, #12]
    
  if(hsai->Instance == AUDIO_IN_SAIx)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4a2a      	ldr	r2, [pc, #168]	@ (8005204 <BSP_AUDIO_IN_MspInit+0x158>)
 800515c:	4293      	cmp	r3, r2
 800515e:	d137      	bne.n	80051d0 <BSP_AUDIO_IN_MspInit+0x124>
  {
    /* Configure the hdma_sai_rx handle parameters */
    hdma_sai_rx.Init.Channel             = AUDIO_IN_SAIx_DMAx_CHANNEL;
 8005160:	4b29      	ldr	r3, [pc, #164]	@ (8005208 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005162:	2200      	movs	r2, #0
 8005164:	605a      	str	r2, [r3, #4]
    hdma_sai_rx.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 8005166:	4b28      	ldr	r3, [pc, #160]	@ (8005208 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005168:	2200      	movs	r2, #0
 800516a:	609a      	str	r2, [r3, #8]
    hdma_sai_rx.Init.PeriphInc           = DMA_PINC_DISABLE;
 800516c:	4b26      	ldr	r3, [pc, #152]	@ (8005208 <BSP_AUDIO_IN_MspInit+0x15c>)
 800516e:	2200      	movs	r2, #0
 8005170:	60da      	str	r2, [r3, #12]
    hdma_sai_rx.Init.MemInc              = DMA_MINC_ENABLE;
 8005172:	4b25      	ldr	r3, [pc, #148]	@ (8005208 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005174:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005178:	611a      	str	r2, [r3, #16]
    hdma_sai_rx.Init.PeriphDataAlignment = AUDIO_IN_SAIx_DMAx_PERIPH_DATA_SIZE;
 800517a:	4b23      	ldr	r3, [pc, #140]	@ (8005208 <BSP_AUDIO_IN_MspInit+0x15c>)
 800517c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005180:	615a      	str	r2, [r3, #20]
    hdma_sai_rx.Init.MemDataAlignment    = AUDIO_IN_SAIx_DMAx_MEM_DATA_SIZE;
 8005182:	4b21      	ldr	r3, [pc, #132]	@ (8005208 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005184:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005188:	619a      	str	r2, [r3, #24]
    hdma_sai_rx.Init.Mode                = DMA_CIRCULAR;
 800518a:	4b1f      	ldr	r3, [pc, #124]	@ (8005208 <BSP_AUDIO_IN_MspInit+0x15c>)
 800518c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005190:	61da      	str	r2, [r3, #28]
    hdma_sai_rx.Init.Priority            = DMA_PRIORITY_HIGH;
 8005192:	4b1d      	ldr	r3, [pc, #116]	@ (8005208 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005194:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005198:	621a      	str	r2, [r3, #32]
    hdma_sai_rx.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 800519a:	4b1b      	ldr	r3, [pc, #108]	@ (8005208 <BSP_AUDIO_IN_MspInit+0x15c>)
 800519c:	2200      	movs	r2, #0
 800519e:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai_rx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80051a0:	4b19      	ldr	r3, [pc, #100]	@ (8005208 <BSP_AUDIO_IN_MspInit+0x15c>)
 80051a2:	2203      	movs	r2, #3
 80051a4:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai_rx.Init.MemBurst            = DMA_MBURST_SINGLE;
 80051a6:	4b18      	ldr	r3, [pc, #96]	@ (8005208 <BSP_AUDIO_IN_MspInit+0x15c>)
 80051a8:	2200      	movs	r2, #0
 80051aa:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai_rx.Init.PeriphBurst         = DMA_MBURST_SINGLE;
 80051ac:	4b16      	ldr	r3, [pc, #88]	@ (8005208 <BSP_AUDIO_IN_MspInit+0x15c>)
 80051ae:	2200      	movs	r2, #0
 80051b0:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_sai_rx.Instance = AUDIO_IN_SAIx_DMAx_STREAM;
 80051b2:	4b15      	ldr	r3, [pc, #84]	@ (8005208 <BSP_AUDIO_IN_MspInit+0x15c>)
 80051b4:	4a15      	ldr	r2, [pc, #84]	@ (800520c <BSP_AUDIO_IN_MspInit+0x160>)
 80051b6:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmarx, hdma_sai_rx);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	4a13      	ldr	r2, [pc, #76]	@ (8005208 <BSP_AUDIO_IN_MspInit+0x15c>)
 80051bc:	671a      	str	r2, [r3, #112]	@ 0x70
 80051be:	4a12      	ldr	r2, [pc, #72]	@ (8005208 <BSP_AUDIO_IN_MspInit+0x15c>)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_sai_rx);
 80051c4:	4810      	ldr	r0, [pc, #64]	@ (8005208 <BSP_AUDIO_IN_MspInit+0x15c>)
 80051c6:	f000 ff4d 	bl	8006064 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_sai_rx);
 80051ca:	480f      	ldr	r0, [pc, #60]	@ (8005208 <BSP_AUDIO_IN_MspInit+0x15c>)
 80051cc:	f000 fe9c 	bl	8005f08 <HAL_DMA_Init>
  }
  
  /* SAI DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_IN_SAIx_DMAx_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 80051d0:	2200      	movs	r2, #0
 80051d2:	210f      	movs	r1, #15
 80051d4:	2046      	movs	r0, #70	@ 0x46
 80051d6:	f000 fc89 	bl	8005aec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_IN_SAIx_DMAx_IRQ);
 80051da:	2046      	movs	r0, #70	@ 0x46
 80051dc:	f000 fca2 	bl	8005b24 <HAL_NVIC_EnableIRQ>

  /* Audio INT IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_IN_INT_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 80051e0:	2200      	movs	r2, #0
 80051e2:	210f      	movs	r1, #15
 80051e4:	2028      	movs	r0, #40	@ 0x28
 80051e6:	f000 fc81 	bl	8005aec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_IN_INT_IRQ);
 80051ea:	2028      	movs	r0, #40	@ 0x28
 80051ec:	f000 fc9a 	bl	8005b24 <HAL_NVIC_EnableIRQ>
}
 80051f0:	bf00      	nop
 80051f2:	3730      	adds	r7, #48	@ 0x30
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bd80      	pop	{r7, pc}
 80051f8:	40023800 	.word	0x40023800
 80051fc:	40021800 	.word	0x40021800
 8005200:	40021c00 	.word	0x40021c00
 8005204:	40015c24 	.word	0x40015c24
 8005208:	20013240 	.word	0x20013240
 800520c:	400264b8 	.word	0x400264b8

08005210 <SAIx_In_Init>:
  * @param  SlotActive: CODEC_AUDIOFRAME_SLOT_02 or CODEC_AUDIOFRAME_SLOT_13
  * @param  AudioFreq: Audio frequency to be configured for the SAI peripheral.
  * @retval None
  */
static void SAIx_In_Init(uint32_t SaiOutMode, uint32_t SlotActive, uint32_t AudioFreq)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b084      	sub	sp, #16
 8005214:	af00      	add	r7, sp, #0
 8005216:	60f8      	str	r0, [r7, #12]
 8005218:	60b9      	str	r1, [r7, #8]
 800521a:	607a      	str	r2, [r7, #4]
  /* Initialize SAI2 block A in MASTER RX */
  /* Initialize the haudio_out_sai Instance parameter */
  haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 800521c:	4b53      	ldr	r3, [pc, #332]	@ (800536c <SAIx_In_Init+0x15c>)
 800521e:	4a54      	ldr	r2, [pc, #336]	@ (8005370 <SAIx_In_Init+0x160>)
 8005220:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&haudio_out_sai);
 8005222:	4b52      	ldr	r3, [pc, #328]	@ (800536c <SAIx_In_Init+0x15c>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	681a      	ldr	r2, [r3, #0]
 8005228:	4b50      	ldr	r3, [pc, #320]	@ (800536c <SAIx_In_Init+0x15c>)
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005230:	601a      	str	r2, [r3, #0]

  /* Configure SAI_Block_x
  LSBFirst: Disabled
  DataSize: 16 */
  haudio_out_sai.Init.AudioFrequency = AudioFreq;
 8005232:	4a4e      	ldr	r2, [pc, #312]	@ (800536c <SAIx_In_Init+0x15c>)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	61d3      	str	r3, [r2, #28]
  haudio_out_sai.Init.AudioMode = SaiOutMode;
 8005238:	4a4c      	ldr	r2, [pc, #304]	@ (800536c <SAIx_In_Init+0x15c>)
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	6053      	str	r3, [r2, #4]
  haudio_out_sai.Init.NoDivider = SAI_MASTERDIVIDER_ENABLED;
 800523e:	4b4b      	ldr	r3, [pc, #300]	@ (800536c <SAIx_In_Init+0x15c>)
 8005240:	2200      	movs	r2, #0
 8005242:	615a      	str	r2, [r3, #20]
  haudio_out_sai.Init.Protocol = SAI_FREE_PROTOCOL;
 8005244:	4b49      	ldr	r3, [pc, #292]	@ (800536c <SAIx_In_Init+0x15c>)
 8005246:	2200      	movs	r2, #0
 8005248:	631a      	str	r2, [r3, #48]	@ 0x30
  haudio_out_sai.Init.DataSize = SAI_DATASIZE_16;
 800524a:	4b48      	ldr	r3, [pc, #288]	@ (800536c <SAIx_In_Init+0x15c>)
 800524c:	2280      	movs	r2, #128	@ 0x80
 800524e:	635a      	str	r2, [r3, #52]	@ 0x34
  haudio_out_sai.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8005250:	4b46      	ldr	r3, [pc, #280]	@ (800536c <SAIx_In_Init+0x15c>)
 8005252:	2200      	movs	r2, #0
 8005254:	639a      	str	r2, [r3, #56]	@ 0x38
  haudio_out_sai.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 8005256:	4b45      	ldr	r3, [pc, #276]	@ (800536c <SAIx_In_Init+0x15c>)
 8005258:	2201      	movs	r2, #1
 800525a:	63da      	str	r2, [r3, #60]	@ 0x3c
  haudio_out_sai.Init.Synchro = SAI_ASYNCHRONOUS;
 800525c:	4b43      	ldr	r3, [pc, #268]	@ (800536c <SAIx_In_Init+0x15c>)
 800525e:	2200      	movs	r2, #0
 8005260:	609a      	str	r2, [r3, #8]
  haudio_out_sai.Init.OutputDrive = SAI_OUTPUTDRIVE_ENABLED;
 8005262:	4b42      	ldr	r3, [pc, #264]	@ (800536c <SAIx_In_Init+0x15c>)
 8005264:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005268:	611a      	str	r2, [r3, #16]
  haudio_out_sai.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 800526a:	4b40      	ldr	r3, [pc, #256]	@ (800536c <SAIx_In_Init+0x15c>)
 800526c:	2201      	movs	r2, #1
 800526e:	619a      	str	r2, [r3, #24]
  Frame Length: 64
  Frame active Length: 32
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */
  haudio_out_sai.FrameInit.FrameLength = 64;
 8005270:	4b3e      	ldr	r3, [pc, #248]	@ (800536c <SAIx_In_Init+0x15c>)
 8005272:	2240      	movs	r2, #64	@ 0x40
 8005274:	641a      	str	r2, [r3, #64]	@ 0x40
  haudio_out_sai.FrameInit.ActiveFrameLength = 32;
 8005276:	4b3d      	ldr	r3, [pc, #244]	@ (800536c <SAIx_In_Init+0x15c>)
 8005278:	2220      	movs	r2, #32
 800527a:	645a      	str	r2, [r3, #68]	@ 0x44
  haudio_out_sai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 800527c:	4b3b      	ldr	r3, [pc, #236]	@ (800536c <SAIx_In_Init+0x15c>)
 800527e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005282:	649a      	str	r2, [r3, #72]	@ 0x48
  haudio_out_sai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8005284:	4b39      	ldr	r3, [pc, #228]	@ (800536c <SAIx_In_Init+0x15c>)
 8005286:	2200      	movs	r2, #0
 8005288:	64da      	str	r2, [r3, #76]	@ 0x4c
  haudio_out_sai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 800528a:	4b38      	ldr	r3, [pc, #224]	@ (800536c <SAIx_In_Init+0x15c>)
 800528c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005290:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Configure SAI Block_x Slot
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 4
  Slot Active: All slot actives */
  haudio_out_sai.SlotInit.FirstBitOffset = 0;
 8005292:	4b36      	ldr	r3, [pc, #216]	@ (800536c <SAIx_In_Init+0x15c>)
 8005294:	2200      	movs	r2, #0
 8005296:	655a      	str	r2, [r3, #84]	@ 0x54
  haudio_out_sai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8005298:	4b34      	ldr	r3, [pc, #208]	@ (800536c <SAIx_In_Init+0x15c>)
 800529a:	2200      	movs	r2, #0
 800529c:	659a      	str	r2, [r3, #88]	@ 0x58
  haudio_out_sai.SlotInit.SlotNumber = 4;
 800529e:	4b33      	ldr	r3, [pc, #204]	@ (800536c <SAIx_In_Init+0x15c>)
 80052a0:	2204      	movs	r2, #4
 80052a2:	65da      	str	r2, [r3, #92]	@ 0x5c
  haudio_out_sai.SlotInit.SlotActive = SlotActive;
 80052a4:	4a31      	ldr	r2, [pc, #196]	@ (800536c <SAIx_In_Init+0x15c>)
 80052a6:	68bb      	ldr	r3, [r7, #8]
 80052a8:	6613      	str	r3, [r2, #96]	@ 0x60

  HAL_SAI_Init(&haudio_out_sai);
 80052aa:	4830      	ldr	r0, [pc, #192]	@ (800536c <SAIx_In_Init+0x15c>)
 80052ac:	f007 fcd6 	bl	800cc5c <HAL_SAI_Init>

  /* Initialize SAI2 block B in SLAVE RX synchronous from SAI2 block A */
  /* Initialize the haudio_in_sai Instance parameter */
  haudio_in_sai.Instance = AUDIO_IN_SAIx;
 80052b0:	4b30      	ldr	r3, [pc, #192]	@ (8005374 <SAIx_In_Init+0x164>)
 80052b2:	4a31      	ldr	r2, [pc, #196]	@ (8005378 <SAIx_In_Init+0x168>)
 80052b4:	601a      	str	r2, [r3, #0]
  
  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&haudio_in_sai);
 80052b6:	4b2f      	ldr	r3, [pc, #188]	@ (8005374 <SAIx_In_Init+0x164>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	681a      	ldr	r2, [r3, #0]
 80052bc:	4b2d      	ldr	r3, [pc, #180]	@ (8005374 <SAIx_In_Init+0x164>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80052c4:	601a      	str	r2, [r3, #0]
  
  /* Configure SAI_Block_x
  LSBFirst: Disabled
  DataSize: 16 */
  haudio_in_sai.Init.AudioFrequency = AudioFreq;
 80052c6:	4a2b      	ldr	r2, [pc, #172]	@ (8005374 <SAIx_In_Init+0x164>)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	61d3      	str	r3, [r2, #28]
  haudio_in_sai.Init.AudioMode = SAI_MODESLAVE_RX;
 80052cc:	4b29      	ldr	r3, [pc, #164]	@ (8005374 <SAIx_In_Init+0x164>)
 80052ce:	2203      	movs	r2, #3
 80052d0:	605a      	str	r2, [r3, #4]
  haudio_in_sai.Init.NoDivider = SAI_MASTERDIVIDER_ENABLED;
 80052d2:	4b28      	ldr	r3, [pc, #160]	@ (8005374 <SAIx_In_Init+0x164>)
 80052d4:	2200      	movs	r2, #0
 80052d6:	615a      	str	r2, [r3, #20]
  haudio_in_sai.Init.Protocol = SAI_FREE_PROTOCOL;
 80052d8:	4b26      	ldr	r3, [pc, #152]	@ (8005374 <SAIx_In_Init+0x164>)
 80052da:	2200      	movs	r2, #0
 80052dc:	631a      	str	r2, [r3, #48]	@ 0x30
  haudio_in_sai.Init.DataSize = SAI_DATASIZE_16;
 80052de:	4b25      	ldr	r3, [pc, #148]	@ (8005374 <SAIx_In_Init+0x164>)
 80052e0:	2280      	movs	r2, #128	@ 0x80
 80052e2:	635a      	str	r2, [r3, #52]	@ 0x34
  haudio_in_sai.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80052e4:	4b23      	ldr	r3, [pc, #140]	@ (8005374 <SAIx_In_Init+0x164>)
 80052e6:	2200      	movs	r2, #0
 80052e8:	639a      	str	r2, [r3, #56]	@ 0x38
  haudio_in_sai.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 80052ea:	4b22      	ldr	r3, [pc, #136]	@ (8005374 <SAIx_In_Init+0x164>)
 80052ec:	2201      	movs	r2, #1
 80052ee:	63da      	str	r2, [r3, #60]	@ 0x3c
  haudio_in_sai.Init.Synchro = SAI_SYNCHRONOUS;
 80052f0:	4b20      	ldr	r3, [pc, #128]	@ (8005374 <SAIx_In_Init+0x164>)
 80052f2:	2201      	movs	r2, #1
 80052f4:	609a      	str	r2, [r3, #8]
  haudio_in_sai.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLED;
 80052f6:	4b1f      	ldr	r3, [pc, #124]	@ (8005374 <SAIx_In_Init+0x164>)
 80052f8:	2200      	movs	r2, #0
 80052fa:	611a      	str	r2, [r3, #16]
  haudio_in_sai.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 80052fc:	4b1d      	ldr	r3, [pc, #116]	@ (8005374 <SAIx_In_Init+0x164>)
 80052fe:	2201      	movs	r2, #1
 8005300:	619a      	str	r2, [r3, #24]
  Frame Length: 64
  Frame active Length: 32
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */
  haudio_in_sai.FrameInit.FrameLength = 64;
 8005302:	4b1c      	ldr	r3, [pc, #112]	@ (8005374 <SAIx_In_Init+0x164>)
 8005304:	2240      	movs	r2, #64	@ 0x40
 8005306:	641a      	str	r2, [r3, #64]	@ 0x40
  haudio_in_sai.FrameInit.ActiveFrameLength = 32;
 8005308:	4b1a      	ldr	r3, [pc, #104]	@ (8005374 <SAIx_In_Init+0x164>)
 800530a:	2220      	movs	r2, #32
 800530c:	645a      	str	r2, [r3, #68]	@ 0x44
  haudio_in_sai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 800530e:	4b19      	ldr	r3, [pc, #100]	@ (8005374 <SAIx_In_Init+0x164>)
 8005310:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005314:	649a      	str	r2, [r3, #72]	@ 0x48
  haudio_in_sai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8005316:	4b17      	ldr	r3, [pc, #92]	@ (8005374 <SAIx_In_Init+0x164>)
 8005318:	2200      	movs	r2, #0
 800531a:	64da      	str	r2, [r3, #76]	@ 0x4c
  haudio_in_sai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 800531c:	4b15      	ldr	r3, [pc, #84]	@ (8005374 <SAIx_In_Init+0x164>)
 800531e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005322:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Configure SAI Block_x Slot
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 4
  Slot Active: All slot active */
  haudio_in_sai.SlotInit.FirstBitOffset = 0;
 8005324:	4b13      	ldr	r3, [pc, #76]	@ (8005374 <SAIx_In_Init+0x164>)
 8005326:	2200      	movs	r2, #0
 8005328:	655a      	str	r2, [r3, #84]	@ 0x54
  haudio_in_sai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 800532a:	4b12      	ldr	r3, [pc, #72]	@ (8005374 <SAIx_In_Init+0x164>)
 800532c:	2200      	movs	r2, #0
 800532e:	659a      	str	r2, [r3, #88]	@ 0x58
  haudio_in_sai.SlotInit.SlotNumber = 4;
 8005330:	4b10      	ldr	r3, [pc, #64]	@ (8005374 <SAIx_In_Init+0x164>)
 8005332:	2204      	movs	r2, #4
 8005334:	65da      	str	r2, [r3, #92]	@ 0x5c
  haudio_in_sai.SlotInit.SlotActive = SlotActive;
 8005336:	4a0f      	ldr	r2, [pc, #60]	@ (8005374 <SAIx_In_Init+0x164>)
 8005338:	68bb      	ldr	r3, [r7, #8]
 800533a:	6613      	str	r3, [r2, #96]	@ 0x60

  HAL_SAI_Init(&haudio_in_sai);
 800533c:	480d      	ldr	r0, [pc, #52]	@ (8005374 <SAIx_In_Init+0x164>)
 800533e:	f007 fc8d 	bl	800cc5c <HAL_SAI_Init>

  /* Enable SAI peripheral to generate MCLK */
  __HAL_SAI_ENABLE(&haudio_out_sai);
 8005342:	4b0a      	ldr	r3, [pc, #40]	@ (800536c <SAIx_In_Init+0x15c>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	681a      	ldr	r2, [r3, #0]
 8005348:	4b08      	ldr	r3, [pc, #32]	@ (800536c <SAIx_In_Init+0x15c>)
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005350:	601a      	str	r2, [r3, #0]

  /* Enable SAI peripheral */
  __HAL_SAI_ENABLE(&haudio_in_sai);
 8005352:	4b08      	ldr	r3, [pc, #32]	@ (8005374 <SAIx_In_Init+0x164>)
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	681a      	ldr	r2, [r3, #0]
 8005358:	4b06      	ldr	r3, [pc, #24]	@ (8005374 <SAIx_In_Init+0x164>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005360:	601a      	str	r2, [r3, #0]
}
 8005362:	bf00      	nop
 8005364:	3710      	adds	r7, #16
 8005366:	46bd      	mov	sp, r7
 8005368:	bd80      	pop	{r7, pc}
 800536a:	bf00      	nop
 800536c:	200130d8 	.word	0x200130d8
 8005370:	40015c04 	.word	0x40015c04
 8005374:	2001315c 	.word	0x2001315c
 8005378:	40015c24 	.word	0x40015c24

0800537c <SAIx_In_DeInit>:
/**
  * @brief  Deinitializes the output Audio Codec audio interface (SAI).
  * @retval None
  */
static void SAIx_In_DeInit(void)
{
 800537c:	b580      	push	{r7, lr}
 800537e:	af00      	add	r7, sp, #0
  /* Initialize the haudio_in_sai Instance parameter */
  haudio_in_sai.Instance = AUDIO_IN_SAIx;
 8005380:	4b07      	ldr	r3, [pc, #28]	@ (80053a0 <SAIx_In_DeInit+0x24>)
 8005382:	4a08      	ldr	r2, [pc, #32]	@ (80053a4 <SAIx_In_DeInit+0x28>)
 8005384:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  __HAL_SAI_DISABLE(&haudio_in_sai);
 8005386:	4b06      	ldr	r3, [pc, #24]	@ (80053a0 <SAIx_In_DeInit+0x24>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	681a      	ldr	r2, [r3, #0]
 800538c:	4b04      	ldr	r3, [pc, #16]	@ (80053a0 <SAIx_In_DeInit+0x24>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005394:	601a      	str	r2, [r3, #0]

  HAL_SAI_DeInit(&haudio_in_sai);
 8005396:	4802      	ldr	r0, [pc, #8]	@ (80053a0 <SAIx_In_DeInit+0x24>)
 8005398:	f007 fdde 	bl	800cf58 <HAL_SAI_DeInit>
}
 800539c:	bf00      	nop
 800539e:	bd80      	pop	{r7, pc}
 80053a0:	2001315c 	.word	0x2001315c
 80053a4:	40015c24 	.word	0x40015c24

080053a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80053ac:	2003      	movs	r0, #3
 80053ae:	f000 fb92 	bl	8005ad6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80053b2:	2000      	movs	r0, #0
 80053b4:	f7fd fdcc 	bl	8002f50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80053b8:	f7fc fc22 	bl	8001c00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80053bc:	2300      	movs	r3, #0
}
 80053be:	4618      	mov	r0, r3
 80053c0:	bd80      	pop	{r7, pc}
	...

080053c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80053c4:	b480      	push	{r7}
 80053c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80053c8:	4b06      	ldr	r3, [pc, #24]	@ (80053e4 <HAL_IncTick+0x20>)
 80053ca:	781b      	ldrb	r3, [r3, #0]
 80053cc:	461a      	mov	r2, r3
 80053ce:	4b06      	ldr	r3, [pc, #24]	@ (80053e8 <HAL_IncTick+0x24>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4413      	add	r3, r2
 80053d4:	4a04      	ldr	r2, [pc, #16]	@ (80053e8 <HAL_IncTick+0x24>)
 80053d6:	6013      	str	r3, [r2, #0]
}
 80053d8:	bf00      	nop
 80053da:	46bd      	mov	sp, r7
 80053dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e0:	4770      	bx	lr
 80053e2:	bf00      	nop
 80053e4:	2001203c 	.word	0x2001203c
 80053e8:	200132a0 	.word	0x200132a0

080053ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80053ec:	b480      	push	{r7}
 80053ee:	af00      	add	r7, sp, #0
  return uwTick;
 80053f0:	4b03      	ldr	r3, [pc, #12]	@ (8005400 <HAL_GetTick+0x14>)
 80053f2:	681b      	ldr	r3, [r3, #0]
}
 80053f4:	4618      	mov	r0, r3
 80053f6:	46bd      	mov	sp, r7
 80053f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fc:	4770      	bx	lr
 80053fe:	bf00      	nop
 8005400:	200132a0 	.word	0x200132a0

08005404 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b084      	sub	sp, #16
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800540c:	f7ff ffee 	bl	80053ec <HAL_GetTick>
 8005410:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800541c:	d005      	beq.n	800542a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800541e:	4b0a      	ldr	r3, [pc, #40]	@ (8005448 <HAL_Delay+0x44>)
 8005420:	781b      	ldrb	r3, [r3, #0]
 8005422:	461a      	mov	r2, r3
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	4413      	add	r3, r2
 8005428:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800542a:	bf00      	nop
 800542c:	f7ff ffde 	bl	80053ec <HAL_GetTick>
 8005430:	4602      	mov	r2, r0
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	1ad3      	subs	r3, r2, r3
 8005436:	68fa      	ldr	r2, [r7, #12]
 8005438:	429a      	cmp	r2, r3
 800543a:	d8f7      	bhi.n	800542c <HAL_Delay+0x28>
  {
  }
}
 800543c:	bf00      	nop
 800543e:	bf00      	nop
 8005440:	3710      	adds	r7, #16
 8005442:	46bd      	mov	sp, r7
 8005444:	bd80      	pop	{r7, pc}
 8005446:	bf00      	nop
 8005448:	2001203c 	.word	0x2001203c

0800544c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800544c:	b580      	push	{r7, lr}
 800544e:	b084      	sub	sp, #16
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005454:	2300      	movs	r3, #0
 8005456:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d101      	bne.n	8005462 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800545e:	2301      	movs	r3, #1
 8005460:	e031      	b.n	80054c6 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005466:	2b00      	cmp	r3, #0
 8005468:	d109      	bne.n	800547e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800546a:	6878      	ldr	r0, [r7, #4]
 800546c:	f7fc fbf0 	bl	8001c50 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2200      	movs	r2, #0
 8005474:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2200      	movs	r2, #0
 800547a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005482:	f003 0310 	and.w	r3, r3, #16
 8005486:	2b00      	cmp	r3, #0
 8005488:	d116      	bne.n	80054b8 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800548e:	4b10      	ldr	r3, [pc, #64]	@ (80054d0 <HAL_ADC_Init+0x84>)
 8005490:	4013      	ands	r3, r2
 8005492:	f043 0202 	orr.w	r2, r3, #2
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800549a:	6878      	ldr	r0, [r7, #4]
 800549c:	f000 f974 	bl	8005788 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2200      	movs	r2, #0
 80054a4:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054aa:	f023 0303 	bic.w	r3, r3, #3
 80054ae:	f043 0201 	orr.w	r2, r3, #1
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	641a      	str	r2, [r3, #64]	@ 0x40
 80054b6:	e001      	b.n	80054bc <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80054b8:	2301      	movs	r3, #1
 80054ba:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2200      	movs	r2, #0
 80054c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80054c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80054c6:	4618      	mov	r0, r3
 80054c8:	3710      	adds	r7, #16
 80054ca:	46bd      	mov	sp, r7
 80054cc:	bd80      	pop	{r7, pc}
 80054ce:	bf00      	nop
 80054d0:	ffffeefd 	.word	0xffffeefd

080054d4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80054d4:	b480      	push	{r7}
 80054d6:	b085      	sub	sp, #20
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
 80054dc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80054de:	2300      	movs	r3, #0
 80054e0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80054e8:	2b01      	cmp	r3, #1
 80054ea:	d101      	bne.n	80054f0 <HAL_ADC_ConfigChannel+0x1c>
 80054ec:	2302      	movs	r3, #2
 80054ee:	e13a      	b.n	8005766 <HAL_ADC_ConfigChannel+0x292>
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2201      	movs	r2, #1
 80054f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	2b09      	cmp	r3, #9
 80054fe:	d93a      	bls.n	8005576 <HAL_ADC_ConfigChannel+0xa2>
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005508:	d035      	beq.n	8005576 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	68d9      	ldr	r1, [r3, #12]
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	b29b      	uxth	r3, r3
 8005516:	461a      	mov	r2, r3
 8005518:	4613      	mov	r3, r2
 800551a:	005b      	lsls	r3, r3, #1
 800551c:	4413      	add	r3, r2
 800551e:	3b1e      	subs	r3, #30
 8005520:	2207      	movs	r2, #7
 8005522:	fa02 f303 	lsl.w	r3, r2, r3
 8005526:	43da      	mvns	r2, r3
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	400a      	ands	r2, r1
 800552e:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005530:	683b      	ldr	r3, [r7, #0]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	4a8f      	ldr	r2, [pc, #572]	@ (8005774 <HAL_ADC_ConfigChannel+0x2a0>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d10a      	bne.n	8005550 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	68d9      	ldr	r1, [r3, #12]
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	689b      	ldr	r3, [r3, #8]
 8005544:	061a      	lsls	r2, r3, #24
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	430a      	orrs	r2, r1
 800554c:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800554e:	e039      	b.n	80055c4 <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	68d9      	ldr	r1, [r3, #12]
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	689a      	ldr	r2, [r3, #8]
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	b29b      	uxth	r3, r3
 8005560:	4618      	mov	r0, r3
 8005562:	4603      	mov	r3, r0
 8005564:	005b      	lsls	r3, r3, #1
 8005566:	4403      	add	r3, r0
 8005568:	3b1e      	subs	r3, #30
 800556a:	409a      	lsls	r2, r3
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	430a      	orrs	r2, r1
 8005572:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005574:	e026      	b.n	80055c4 <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	6919      	ldr	r1, [r3, #16]
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	b29b      	uxth	r3, r3
 8005582:	461a      	mov	r2, r3
 8005584:	4613      	mov	r3, r2
 8005586:	005b      	lsls	r3, r3, #1
 8005588:	4413      	add	r3, r2
 800558a:	f003 031f 	and.w	r3, r3, #31
 800558e:	2207      	movs	r2, #7
 8005590:	fa02 f303 	lsl.w	r3, r2, r3
 8005594:	43da      	mvns	r2, r3
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	400a      	ands	r2, r1
 800559c:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	6919      	ldr	r1, [r3, #16]
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	689a      	ldr	r2, [r3, #8]
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	b29b      	uxth	r3, r3
 80055ae:	4618      	mov	r0, r3
 80055b0:	4603      	mov	r3, r0
 80055b2:	005b      	lsls	r3, r3, #1
 80055b4:	4403      	add	r3, r0
 80055b6:	f003 031f 	and.w	r3, r3, #31
 80055ba:	409a      	lsls	r2, r3
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	430a      	orrs	r2, r1
 80055c2:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80055c4:	683b      	ldr	r3, [r7, #0]
 80055c6:	685b      	ldr	r3, [r3, #4]
 80055c8:	2b06      	cmp	r3, #6
 80055ca:	d824      	bhi.n	8005616 <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	685a      	ldr	r2, [r3, #4]
 80055d6:	4613      	mov	r3, r2
 80055d8:	009b      	lsls	r3, r3, #2
 80055da:	4413      	add	r3, r2
 80055dc:	3b05      	subs	r3, #5
 80055de:	221f      	movs	r2, #31
 80055e0:	fa02 f303 	lsl.w	r3, r2, r3
 80055e4:	43da      	mvns	r2, r3
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	400a      	ands	r2, r1
 80055ec:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	b29b      	uxth	r3, r3
 80055fa:	4618      	mov	r0, r3
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	685a      	ldr	r2, [r3, #4]
 8005600:	4613      	mov	r3, r2
 8005602:	009b      	lsls	r3, r3, #2
 8005604:	4413      	add	r3, r2
 8005606:	3b05      	subs	r3, #5
 8005608:	fa00 f203 	lsl.w	r2, r0, r3
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	430a      	orrs	r2, r1
 8005612:	635a      	str	r2, [r3, #52]	@ 0x34
 8005614:	e04c      	b.n	80056b0 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	685b      	ldr	r3, [r3, #4]
 800561a:	2b0c      	cmp	r3, #12
 800561c:	d824      	bhi.n	8005668 <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	685a      	ldr	r2, [r3, #4]
 8005628:	4613      	mov	r3, r2
 800562a:	009b      	lsls	r3, r3, #2
 800562c:	4413      	add	r3, r2
 800562e:	3b23      	subs	r3, #35	@ 0x23
 8005630:	221f      	movs	r2, #31
 8005632:	fa02 f303 	lsl.w	r3, r2, r3
 8005636:	43da      	mvns	r2, r3
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	400a      	ands	r2, r1
 800563e:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	b29b      	uxth	r3, r3
 800564c:	4618      	mov	r0, r3
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	685a      	ldr	r2, [r3, #4]
 8005652:	4613      	mov	r3, r2
 8005654:	009b      	lsls	r3, r3, #2
 8005656:	4413      	add	r3, r2
 8005658:	3b23      	subs	r3, #35	@ 0x23
 800565a:	fa00 f203 	lsl.w	r2, r0, r3
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	430a      	orrs	r2, r1
 8005664:	631a      	str	r2, [r3, #48]	@ 0x30
 8005666:	e023      	b.n	80056b0 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	685a      	ldr	r2, [r3, #4]
 8005672:	4613      	mov	r3, r2
 8005674:	009b      	lsls	r3, r3, #2
 8005676:	4413      	add	r3, r2
 8005678:	3b41      	subs	r3, #65	@ 0x41
 800567a:	221f      	movs	r2, #31
 800567c:	fa02 f303 	lsl.w	r3, r2, r3
 8005680:	43da      	mvns	r2, r3
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	400a      	ands	r2, r1
 8005688:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	b29b      	uxth	r3, r3
 8005696:	4618      	mov	r0, r3
 8005698:	683b      	ldr	r3, [r7, #0]
 800569a:	685a      	ldr	r2, [r3, #4]
 800569c:	4613      	mov	r3, r2
 800569e:	009b      	lsls	r3, r3, #2
 80056a0:	4413      	add	r3, r2
 80056a2:	3b41      	subs	r3, #65	@ 0x41
 80056a4:	fa00 f203 	lsl.w	r2, r0, r3
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	430a      	orrs	r2, r1
 80056ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a30      	ldr	r2, [pc, #192]	@ (8005778 <HAL_ADC_ConfigChannel+0x2a4>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d10a      	bne.n	80056d0 <HAL_ADC_ConfigChannel+0x1fc>
 80056ba:	683b      	ldr	r3, [r7, #0]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80056c2:	d105      	bne.n	80056d0 <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 80056c4:	4b2d      	ldr	r3, [pc, #180]	@ (800577c <HAL_ADC_ConfigChannel+0x2a8>)
 80056c6:	685b      	ldr	r3, [r3, #4]
 80056c8:	4a2c      	ldr	r2, [pc, #176]	@ (800577c <HAL_ADC_ConfigChannel+0x2a8>)
 80056ca:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80056ce:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	4a28      	ldr	r2, [pc, #160]	@ (8005778 <HAL_ADC_ConfigChannel+0x2a4>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d10f      	bne.n	80056fa <HAL_ADC_ConfigChannel+0x226>
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	2b12      	cmp	r3, #18
 80056e0:	d10b      	bne.n	80056fa <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 80056e2:	4b26      	ldr	r3, [pc, #152]	@ (800577c <HAL_ADC_ConfigChannel+0x2a8>)
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	4a25      	ldr	r2, [pc, #148]	@ (800577c <HAL_ADC_ConfigChannel+0x2a8>)
 80056e8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80056ec:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80056ee:	4b23      	ldr	r3, [pc, #140]	@ (800577c <HAL_ADC_ConfigChannel+0x2a8>)
 80056f0:	685b      	ldr	r3, [r3, #4]
 80056f2:	4a22      	ldr	r2, [pc, #136]	@ (800577c <HAL_ADC_ConfigChannel+0x2a8>)
 80056f4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80056f8:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4a1e      	ldr	r2, [pc, #120]	@ (8005778 <HAL_ADC_ConfigChannel+0x2a4>)
 8005700:	4293      	cmp	r3, r2
 8005702:	d12b      	bne.n	800575c <HAL_ADC_ConfigChannel+0x288>
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	4a1a      	ldr	r2, [pc, #104]	@ (8005774 <HAL_ADC_ConfigChannel+0x2a0>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d003      	beq.n	8005716 <HAL_ADC_ConfigChannel+0x242>
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	2b11      	cmp	r3, #17
 8005714:	d122      	bne.n	800575c <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8005716:	4b19      	ldr	r3, [pc, #100]	@ (800577c <HAL_ADC_ConfigChannel+0x2a8>)
 8005718:	685b      	ldr	r3, [r3, #4]
 800571a:	4a18      	ldr	r2, [pc, #96]	@ (800577c <HAL_ADC_ConfigChannel+0x2a8>)
 800571c:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8005720:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8005722:	4b16      	ldr	r3, [pc, #88]	@ (800577c <HAL_ADC_ConfigChannel+0x2a8>)
 8005724:	685b      	ldr	r3, [r3, #4]
 8005726:	4a15      	ldr	r2, [pc, #84]	@ (800577c <HAL_ADC_ConfigChannel+0x2a8>)
 8005728:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800572c:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	4a10      	ldr	r2, [pc, #64]	@ (8005774 <HAL_ADC_ConfigChannel+0x2a0>)
 8005734:	4293      	cmp	r3, r2
 8005736:	d111      	bne.n	800575c <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8005738:	4b11      	ldr	r3, [pc, #68]	@ (8005780 <HAL_ADC_ConfigChannel+0x2ac>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	4a11      	ldr	r2, [pc, #68]	@ (8005784 <HAL_ADC_ConfigChannel+0x2b0>)
 800573e:	fba2 2303 	umull	r2, r3, r2, r3
 8005742:	0c9a      	lsrs	r2, r3, #18
 8005744:	4613      	mov	r3, r2
 8005746:	009b      	lsls	r3, r3, #2
 8005748:	4413      	add	r3, r2
 800574a:	005b      	lsls	r3, r3, #1
 800574c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800574e:	e002      	b.n	8005756 <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	3b01      	subs	r3, #1
 8005754:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d1f9      	bne.n	8005750 <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2200      	movs	r2, #0
 8005760:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005764:	2300      	movs	r3, #0
}
 8005766:	4618      	mov	r0, r3
 8005768:	3714      	adds	r7, #20
 800576a:	46bd      	mov	sp, r7
 800576c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005770:	4770      	bx	lr
 8005772:	bf00      	nop
 8005774:	10000012 	.word	0x10000012
 8005778:	40012000 	.word	0x40012000
 800577c:	40012300 	.word	0x40012300
 8005780:	20012000 	.word	0x20012000
 8005784:	431bde83 	.word	0x431bde83

08005788 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005788:	b480      	push	{r7}
 800578a:	b083      	sub	sp, #12
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8005790:	4b78      	ldr	r3, [pc, #480]	@ (8005974 <ADC_Init+0x1ec>)
 8005792:	685b      	ldr	r3, [r3, #4]
 8005794:	4a77      	ldr	r2, [pc, #476]	@ (8005974 <ADC_Init+0x1ec>)
 8005796:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800579a:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 800579c:	4b75      	ldr	r3, [pc, #468]	@ (8005974 <ADC_Init+0x1ec>)
 800579e:	685a      	ldr	r2, [r3, #4]
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	685b      	ldr	r3, [r3, #4]
 80057a4:	4973      	ldr	r1, [pc, #460]	@ (8005974 <ADC_Init+0x1ec>)
 80057a6:	4313      	orrs	r3, r2
 80057a8:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	685a      	ldr	r2, [r3, #4]
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80057b8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	6859      	ldr	r1, [r3, #4]
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	691b      	ldr	r3, [r3, #16]
 80057c4:	021a      	lsls	r2, r3, #8
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	430a      	orrs	r2, r1
 80057cc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	685a      	ldr	r2, [r3, #4]
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80057dc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	6859      	ldr	r1, [r3, #4]
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	689a      	ldr	r2, [r3, #8]
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	430a      	orrs	r2, r1
 80057ee:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	689a      	ldr	r2, [r3, #8]
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80057fe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	6899      	ldr	r1, [r3, #8]
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	68da      	ldr	r2, [r3, #12]
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	430a      	orrs	r2, r1
 8005810:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005816:	4a58      	ldr	r2, [pc, #352]	@ (8005978 <ADC_Init+0x1f0>)
 8005818:	4293      	cmp	r3, r2
 800581a:	d022      	beq.n	8005862 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	689a      	ldr	r2, [r3, #8]
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800582a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	6899      	ldr	r1, [r3, #8]
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	430a      	orrs	r2, r1
 800583c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	689a      	ldr	r2, [r3, #8]
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800584c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	6899      	ldr	r1, [r3, #8]
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	430a      	orrs	r2, r1
 800585e:	609a      	str	r2, [r3, #8]
 8005860:	e00f      	b.n	8005882 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	689a      	ldr	r2, [r3, #8]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005870:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	689a      	ldr	r2, [r3, #8]
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005880:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	689a      	ldr	r2, [r3, #8]
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f022 0202 	bic.w	r2, r2, #2
 8005890:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	6899      	ldr	r1, [r3, #8]
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	699b      	ldr	r3, [r3, #24]
 800589c:	005a      	lsls	r2, r3, #1
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	430a      	orrs	r2, r1
 80058a4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d01b      	beq.n	80058e8 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	685a      	ldr	r2, [r3, #4]
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80058be:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	685a      	ldr	r2, [r3, #4]
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80058ce:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	6859      	ldr	r1, [r3, #4]
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058da:	3b01      	subs	r3, #1
 80058dc:	035a      	lsls	r2, r3, #13
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	430a      	orrs	r2, r1
 80058e4:	605a      	str	r2, [r3, #4]
 80058e6:	e007      	b.n	80058f8 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	685a      	ldr	r2, [r3, #4]
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80058f6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8005906:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	69db      	ldr	r3, [r3, #28]
 8005912:	3b01      	subs	r3, #1
 8005914:	051a      	lsls	r2, r3, #20
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	430a      	orrs	r2, r1
 800591c:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	689a      	ldr	r2, [r3, #8]
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800592c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	6899      	ldr	r1, [r3, #8]
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800593a:	025a      	lsls	r2, r3, #9
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	430a      	orrs	r2, r1
 8005942:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	689a      	ldr	r2, [r3, #8]
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005952:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	6899      	ldr	r1, [r3, #8]
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	695b      	ldr	r3, [r3, #20]
 800595e:	029a      	lsls	r2, r3, #10
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	430a      	orrs	r2, r1
 8005966:	609a      	str	r2, [r3, #8]
}
 8005968:	bf00      	nop
 800596a:	370c      	adds	r7, #12
 800596c:	46bd      	mov	sp, r7
 800596e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005972:	4770      	bx	lr
 8005974:	40012300 	.word	0x40012300
 8005978:	0f000001 	.word	0x0f000001

0800597c <__NVIC_SetPriorityGrouping>:
{
 800597c:	b480      	push	{r7}
 800597e:	b085      	sub	sp, #20
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	f003 0307 	and.w	r3, r3, #7
 800598a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800598c:	4b0b      	ldr	r3, [pc, #44]	@ (80059bc <__NVIC_SetPriorityGrouping+0x40>)
 800598e:	68db      	ldr	r3, [r3, #12]
 8005990:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005992:	68ba      	ldr	r2, [r7, #8]
 8005994:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005998:	4013      	ands	r3, r2
 800599a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80059a0:	68bb      	ldr	r3, [r7, #8]
 80059a2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80059a4:	4b06      	ldr	r3, [pc, #24]	@ (80059c0 <__NVIC_SetPriorityGrouping+0x44>)
 80059a6:	4313      	orrs	r3, r2
 80059a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80059aa:	4a04      	ldr	r2, [pc, #16]	@ (80059bc <__NVIC_SetPriorityGrouping+0x40>)
 80059ac:	68bb      	ldr	r3, [r7, #8]
 80059ae:	60d3      	str	r3, [r2, #12]
}
 80059b0:	bf00      	nop
 80059b2:	3714      	adds	r7, #20
 80059b4:	46bd      	mov	sp, r7
 80059b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ba:	4770      	bx	lr
 80059bc:	e000ed00 	.word	0xe000ed00
 80059c0:	05fa0000 	.word	0x05fa0000

080059c4 <__NVIC_GetPriorityGrouping>:
{
 80059c4:	b480      	push	{r7}
 80059c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80059c8:	4b04      	ldr	r3, [pc, #16]	@ (80059dc <__NVIC_GetPriorityGrouping+0x18>)
 80059ca:	68db      	ldr	r3, [r3, #12]
 80059cc:	0a1b      	lsrs	r3, r3, #8
 80059ce:	f003 0307 	and.w	r3, r3, #7
}
 80059d2:	4618      	mov	r0, r3
 80059d4:	46bd      	mov	sp, r7
 80059d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059da:	4770      	bx	lr
 80059dc:	e000ed00 	.word	0xe000ed00

080059e0 <__NVIC_EnableIRQ>:
{
 80059e0:	b480      	push	{r7}
 80059e2:	b083      	sub	sp, #12
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	4603      	mov	r3, r0
 80059e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80059ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	db0b      	blt.n	8005a0a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80059f2:	79fb      	ldrb	r3, [r7, #7]
 80059f4:	f003 021f 	and.w	r2, r3, #31
 80059f8:	4907      	ldr	r1, [pc, #28]	@ (8005a18 <__NVIC_EnableIRQ+0x38>)
 80059fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059fe:	095b      	lsrs	r3, r3, #5
 8005a00:	2001      	movs	r0, #1
 8005a02:	fa00 f202 	lsl.w	r2, r0, r2
 8005a06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005a0a:	bf00      	nop
 8005a0c:	370c      	adds	r7, #12
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a14:	4770      	bx	lr
 8005a16:	bf00      	nop
 8005a18:	e000e100 	.word	0xe000e100

08005a1c <__NVIC_SetPriority>:
{
 8005a1c:	b480      	push	{r7}
 8005a1e:	b083      	sub	sp, #12
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	4603      	mov	r3, r0
 8005a24:	6039      	str	r1, [r7, #0]
 8005a26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005a28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	db0a      	blt.n	8005a46 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	b2da      	uxtb	r2, r3
 8005a34:	490c      	ldr	r1, [pc, #48]	@ (8005a68 <__NVIC_SetPriority+0x4c>)
 8005a36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a3a:	0112      	lsls	r2, r2, #4
 8005a3c:	b2d2      	uxtb	r2, r2
 8005a3e:	440b      	add	r3, r1
 8005a40:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005a44:	e00a      	b.n	8005a5c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	b2da      	uxtb	r2, r3
 8005a4a:	4908      	ldr	r1, [pc, #32]	@ (8005a6c <__NVIC_SetPriority+0x50>)
 8005a4c:	79fb      	ldrb	r3, [r7, #7]
 8005a4e:	f003 030f 	and.w	r3, r3, #15
 8005a52:	3b04      	subs	r3, #4
 8005a54:	0112      	lsls	r2, r2, #4
 8005a56:	b2d2      	uxtb	r2, r2
 8005a58:	440b      	add	r3, r1
 8005a5a:	761a      	strb	r2, [r3, #24]
}
 8005a5c:	bf00      	nop
 8005a5e:	370c      	adds	r7, #12
 8005a60:	46bd      	mov	sp, r7
 8005a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a66:	4770      	bx	lr
 8005a68:	e000e100 	.word	0xe000e100
 8005a6c:	e000ed00 	.word	0xe000ed00

08005a70 <NVIC_EncodePriority>:
{
 8005a70:	b480      	push	{r7}
 8005a72:	b089      	sub	sp, #36	@ 0x24
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	60f8      	str	r0, [r7, #12]
 8005a78:	60b9      	str	r1, [r7, #8]
 8005a7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	f003 0307 	and.w	r3, r3, #7
 8005a82:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005a84:	69fb      	ldr	r3, [r7, #28]
 8005a86:	f1c3 0307 	rsb	r3, r3, #7
 8005a8a:	2b04      	cmp	r3, #4
 8005a8c:	bf28      	it	cs
 8005a8e:	2304      	movcs	r3, #4
 8005a90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005a92:	69fb      	ldr	r3, [r7, #28]
 8005a94:	3304      	adds	r3, #4
 8005a96:	2b06      	cmp	r3, #6
 8005a98:	d902      	bls.n	8005aa0 <NVIC_EncodePriority+0x30>
 8005a9a:	69fb      	ldr	r3, [r7, #28]
 8005a9c:	3b03      	subs	r3, #3
 8005a9e:	e000      	b.n	8005aa2 <NVIC_EncodePriority+0x32>
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005aa4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005aa8:	69bb      	ldr	r3, [r7, #24]
 8005aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8005aae:	43da      	mvns	r2, r3
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	401a      	ands	r2, r3
 8005ab4:	697b      	ldr	r3, [r7, #20]
 8005ab6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005ab8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8005abc:	697b      	ldr	r3, [r7, #20]
 8005abe:	fa01 f303 	lsl.w	r3, r1, r3
 8005ac2:	43d9      	mvns	r1, r3
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005ac8:	4313      	orrs	r3, r2
}
 8005aca:	4618      	mov	r0, r3
 8005acc:	3724      	adds	r7, #36	@ 0x24
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad4:	4770      	bx	lr

08005ad6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005ad6:	b580      	push	{r7, lr}
 8005ad8:	b082      	sub	sp, #8
 8005ada:	af00      	add	r7, sp, #0
 8005adc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005ade:	6878      	ldr	r0, [r7, #4]
 8005ae0:	f7ff ff4c 	bl	800597c <__NVIC_SetPriorityGrouping>
}
 8005ae4:	bf00      	nop
 8005ae6:	3708      	adds	r7, #8
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	bd80      	pop	{r7, pc}

08005aec <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b086      	sub	sp, #24
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	4603      	mov	r3, r0
 8005af4:	60b9      	str	r1, [r7, #8]
 8005af6:	607a      	str	r2, [r7, #4]
 8005af8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005afa:	2300      	movs	r3, #0
 8005afc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005afe:	f7ff ff61 	bl	80059c4 <__NVIC_GetPriorityGrouping>
 8005b02:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005b04:	687a      	ldr	r2, [r7, #4]
 8005b06:	68b9      	ldr	r1, [r7, #8]
 8005b08:	6978      	ldr	r0, [r7, #20]
 8005b0a:	f7ff ffb1 	bl	8005a70 <NVIC_EncodePriority>
 8005b0e:	4602      	mov	r2, r0
 8005b10:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005b14:	4611      	mov	r1, r2
 8005b16:	4618      	mov	r0, r3
 8005b18:	f7ff ff80 	bl	8005a1c <__NVIC_SetPriority>
}
 8005b1c:	bf00      	nop
 8005b1e:	3718      	adds	r7, #24
 8005b20:	46bd      	mov	sp, r7
 8005b22:	bd80      	pop	{r7, pc}

08005b24 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b082      	sub	sp, #8
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	4603      	mov	r3, r0
 8005b2c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b32:	4618      	mov	r0, r3
 8005b34:	f7ff ff54 	bl	80059e0 <__NVIC_EnableIRQ>
}
 8005b38:	bf00      	nop
 8005b3a:	3708      	adds	r7, #8
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	bd80      	pop	{r7, pc}

08005b40 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8005b40:	b480      	push	{r7}
 8005b42:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8005b44:	f3bf 8f5f 	dmb	sy
}
 8005b48:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8005b4a:	4b07      	ldr	r3, [pc, #28]	@ (8005b68 <HAL_MPU_Disable+0x28>)
 8005b4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b4e:	4a06      	ldr	r2, [pc, #24]	@ (8005b68 <HAL_MPU_Disable+0x28>)
 8005b50:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b54:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8005b56:	4b05      	ldr	r3, [pc, #20]	@ (8005b6c <HAL_MPU_Disable+0x2c>)
 8005b58:	2200      	movs	r2, #0
 8005b5a:	605a      	str	r2, [r3, #4]
}
 8005b5c:	bf00      	nop
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b64:	4770      	bx	lr
 8005b66:	bf00      	nop
 8005b68:	e000ed00 	.word	0xe000ed00
 8005b6c:	e000ed90 	.word	0xe000ed90

08005b70 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8005b70:	b480      	push	{r7}
 8005b72:	b083      	sub	sp, #12
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8005b78:	4a0b      	ldr	r2, [pc, #44]	@ (8005ba8 <HAL_MPU_Enable+0x38>)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	f043 0301 	orr.w	r3, r3, #1
 8005b80:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8005b82:	4b0a      	ldr	r3, [pc, #40]	@ (8005bac <HAL_MPU_Enable+0x3c>)
 8005b84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b86:	4a09      	ldr	r2, [pc, #36]	@ (8005bac <HAL_MPU_Enable+0x3c>)
 8005b88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b8c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8005b8e:	f3bf 8f4f 	dsb	sy
}
 8005b92:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005b94:	f3bf 8f6f 	isb	sy
}
 8005b98:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8005b9a:	bf00      	nop
 8005b9c:	370c      	adds	r7, #12
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba4:	4770      	bx	lr
 8005ba6:	bf00      	nop
 8005ba8:	e000ed90 	.word	0xe000ed90
 8005bac:	e000ed00 	.word	0xe000ed00

08005bb0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8005bb0:	b480      	push	{r7}
 8005bb2:	b083      	sub	sp, #12
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	785a      	ldrb	r2, [r3, #1]
 8005bbc:	4b1b      	ldr	r3, [pc, #108]	@ (8005c2c <HAL_MPU_ConfigRegion+0x7c>)
 8005bbe:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8005bc0:	4b1a      	ldr	r3, [pc, #104]	@ (8005c2c <HAL_MPU_ConfigRegion+0x7c>)
 8005bc2:	691b      	ldr	r3, [r3, #16]
 8005bc4:	4a19      	ldr	r2, [pc, #100]	@ (8005c2c <HAL_MPU_ConfigRegion+0x7c>)
 8005bc6:	f023 0301 	bic.w	r3, r3, #1
 8005bca:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8005bcc:	4a17      	ldr	r2, [pc, #92]	@ (8005c2c <HAL_MPU_ConfigRegion+0x7c>)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	685b      	ldr	r3, [r3, #4]
 8005bd2:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	7b1b      	ldrb	r3, [r3, #12]
 8005bd8:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	7adb      	ldrb	r3, [r3, #11]
 8005bde:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005be0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	7a9b      	ldrb	r3, [r3, #10]
 8005be6:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8005be8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	7b5b      	ldrb	r3, [r3, #13]
 8005bee:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8005bf0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	7b9b      	ldrb	r3, [r3, #14]
 8005bf6:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8005bf8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	7bdb      	ldrb	r3, [r3, #15]
 8005bfe:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8005c00:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	7a5b      	ldrb	r3, [r3, #9]
 8005c06:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8005c08:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	7a1b      	ldrb	r3, [r3, #8]
 8005c0e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8005c10:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8005c12:	687a      	ldr	r2, [r7, #4]
 8005c14:	7812      	ldrb	r2, [r2, #0]
 8005c16:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005c18:	4a04      	ldr	r2, [pc, #16]	@ (8005c2c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8005c1a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005c1c:	6113      	str	r3, [r2, #16]
}
 8005c1e:	bf00      	nop
 8005c20:	370c      	adds	r7, #12
 8005c22:	46bd      	mov	sp, r7
 8005c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c28:	4770      	bx	lr
 8005c2a:	bf00      	nop
 8005c2c:	e000ed90 	.word	0xe000ed90

08005c30 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b082      	sub	sp, #8
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d101      	bne.n	8005c42 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8005c3e:	2301      	movs	r3, #1
 8005c40:	e054      	b.n	8005cec <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	7f5b      	ldrb	r3, [r3, #29]
 8005c46:	b2db      	uxtb	r3, r3
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d105      	bne.n	8005c58 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2200      	movs	r2, #0
 8005c50:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8005c52:	6878      	ldr	r0, [r7, #4]
 8005c54:	f7fc f856 	bl	8001d04 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2202      	movs	r2, #2
 8005c5c:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	791b      	ldrb	r3, [r3, #4]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d10c      	bne.n	8005c80 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	4a22      	ldr	r2, [pc, #136]	@ (8005cf4 <HAL_CRC_Init+0xc4>)
 8005c6c:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	689a      	ldr	r2, [r3, #8]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f022 0218 	bic.w	r2, r2, #24
 8005c7c:	609a      	str	r2, [r3, #8]
 8005c7e:	e00c      	b.n	8005c9a <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	6899      	ldr	r1, [r3, #8]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	68db      	ldr	r3, [r3, #12]
 8005c88:	461a      	mov	r2, r3
 8005c8a:	6878      	ldr	r0, [r7, #4]
 8005c8c:	f000 f834 	bl	8005cf8 <HAL_CRCEx_Polynomial_Set>
 8005c90:	4603      	mov	r3, r0
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d001      	beq.n	8005c9a <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8005c96:	2301      	movs	r3, #1
 8005c98:	e028      	b.n	8005cec <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	795b      	ldrb	r3, [r3, #5]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d105      	bne.n	8005cae <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005caa:	611a      	str	r2, [r3, #16]
 8005cac:	e004      	b.n	8005cb8 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	687a      	ldr	r2, [r7, #4]
 8005cb4:	6912      	ldr	r2, [r2, #16]
 8005cb6:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	689b      	ldr	r3, [r3, #8]
 8005cbe:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	695a      	ldr	r2, [r3, #20]
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	430a      	orrs	r2, r1
 8005ccc:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	689b      	ldr	r3, [r3, #8]
 8005cd4:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	699a      	ldr	r2, [r3, #24]
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	430a      	orrs	r2, r1
 8005ce2:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2201      	movs	r2, #1
 8005ce8:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8005cea:	2300      	movs	r3, #0
}
 8005cec:	4618      	mov	r0, r3
 8005cee:	3708      	adds	r7, #8
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	bd80      	pop	{r7, pc}
 8005cf4:	04c11db7 	.word	0x04c11db7

08005cf8 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8005cf8:	b480      	push	{r7}
 8005cfa:	b087      	sub	sp, #28
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	60f8      	str	r0, [r7, #12]
 8005d00:	60b9      	str	r1, [r7, #8]
 8005d02:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d04:	2300      	movs	r3, #0
 8005d06:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8005d08:	231f      	movs	r3, #31
 8005d0a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	f003 0301 	and.w	r3, r3, #1
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d102      	bne.n	8005d1c <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8005d16:	2301      	movs	r3, #1
 8005d18:	75fb      	strb	r3, [r7, #23]
 8005d1a:	e063      	b.n	8005de4 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8005d1c:	bf00      	nop
 8005d1e:	693b      	ldr	r3, [r7, #16]
 8005d20:	1e5a      	subs	r2, r3, #1
 8005d22:	613a      	str	r2, [r7, #16]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d009      	beq.n	8005d3c <HAL_CRCEx_Polynomial_Set+0x44>
 8005d28:	693b      	ldr	r3, [r7, #16]
 8005d2a:	f003 031f 	and.w	r3, r3, #31
 8005d2e:	68ba      	ldr	r2, [r7, #8]
 8005d30:	fa22 f303 	lsr.w	r3, r2, r3
 8005d34:	f003 0301 	and.w	r3, r3, #1
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d0f0      	beq.n	8005d1e <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2b18      	cmp	r3, #24
 8005d40:	d846      	bhi.n	8005dd0 <HAL_CRCEx_Polynomial_Set+0xd8>
 8005d42:	a201      	add	r2, pc, #4	@ (adr r2, 8005d48 <HAL_CRCEx_Polynomial_Set+0x50>)
 8005d44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d48:	08005dd7 	.word	0x08005dd7
 8005d4c:	08005dd1 	.word	0x08005dd1
 8005d50:	08005dd1 	.word	0x08005dd1
 8005d54:	08005dd1 	.word	0x08005dd1
 8005d58:	08005dd1 	.word	0x08005dd1
 8005d5c:	08005dd1 	.word	0x08005dd1
 8005d60:	08005dd1 	.word	0x08005dd1
 8005d64:	08005dd1 	.word	0x08005dd1
 8005d68:	08005dc5 	.word	0x08005dc5
 8005d6c:	08005dd1 	.word	0x08005dd1
 8005d70:	08005dd1 	.word	0x08005dd1
 8005d74:	08005dd1 	.word	0x08005dd1
 8005d78:	08005dd1 	.word	0x08005dd1
 8005d7c:	08005dd1 	.word	0x08005dd1
 8005d80:	08005dd1 	.word	0x08005dd1
 8005d84:	08005dd1 	.word	0x08005dd1
 8005d88:	08005db9 	.word	0x08005db9
 8005d8c:	08005dd1 	.word	0x08005dd1
 8005d90:	08005dd1 	.word	0x08005dd1
 8005d94:	08005dd1 	.word	0x08005dd1
 8005d98:	08005dd1 	.word	0x08005dd1
 8005d9c:	08005dd1 	.word	0x08005dd1
 8005da0:	08005dd1 	.word	0x08005dd1
 8005da4:	08005dd1 	.word	0x08005dd1
 8005da8:	08005dad 	.word	0x08005dad
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8005dac:	693b      	ldr	r3, [r7, #16]
 8005dae:	2b06      	cmp	r3, #6
 8005db0:	d913      	bls.n	8005dda <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8005db2:	2301      	movs	r3, #1
 8005db4:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8005db6:	e010      	b.n	8005dda <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8005db8:	693b      	ldr	r3, [r7, #16]
 8005dba:	2b07      	cmp	r3, #7
 8005dbc:	d90f      	bls.n	8005dde <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8005dbe:	2301      	movs	r3, #1
 8005dc0:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8005dc2:	e00c      	b.n	8005dde <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8005dc4:	693b      	ldr	r3, [r7, #16]
 8005dc6:	2b0f      	cmp	r3, #15
 8005dc8:	d90b      	bls.n	8005de2 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8005dca:	2301      	movs	r3, #1
 8005dcc:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8005dce:	e008      	b.n	8005de2 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	75fb      	strb	r3, [r7, #23]
        break;
 8005dd4:	e006      	b.n	8005de4 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8005dd6:	bf00      	nop
 8005dd8:	e004      	b.n	8005de4 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8005dda:	bf00      	nop
 8005ddc:	e002      	b.n	8005de4 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8005dde:	bf00      	nop
 8005de0:	e000      	b.n	8005de4 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8005de2:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8005de4:	7dfb      	ldrb	r3, [r7, #23]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d10d      	bne.n	8005e06 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	68ba      	ldr	r2, [r7, #8]
 8005df0:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	689b      	ldr	r3, [r3, #8]
 8005df8:	f023 0118 	bic.w	r1, r3, #24
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	687a      	ldr	r2, [r7, #4]
 8005e02:	430a      	orrs	r2, r1
 8005e04:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8005e06:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e08:	4618      	mov	r0, r3
 8005e0a:	371c      	adds	r7, #28
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e12:	4770      	bx	lr

08005e14 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	b082      	sub	sp, #8
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if (hdcmi == NULL)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d101      	bne.n	8005e26 <HAL_DCMI_Init+0x12>
  {
    return HAL_ERROR;
 8005e22:	2301      	movs	r3, #1
 8005e24:	e069      	b.n	8005efa <HAL_DCMI_Init+0xe6>
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif

  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005e2c:	b2db      	uxtb	r3, r3
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d102      	bne.n	8005e38 <HAL_DCMI_Init+0x24>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 8005e32:	6878      	ldr	r0, [r7, #4]
 8005e34:	f7fb ff86 	bl	8001d44 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2202      	movs	r2, #2
 8005e3c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

#ifdef DCMI_CR_BSM
  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	699b      	ldr	r3, [r3, #24]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d002      	beq.n	8005e4e <HAL_DCMI_Init+0x3a>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
    is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	625a      	str	r2, [r3, #36]	@ 0x24
  }
#endif
  /* Configures the HS, VS, DE and PC polarity */
#ifdef DCMI_CR_BSM
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	6819      	ldr	r1, [r3, #0]
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681a      	ldr	r2, [r3, #0]
 8005e58:	4b2a      	ldr	r3, [pc, #168]	@ (8005f04 <HAL_DCMI_Init+0xf0>)
 8005e5a:	400b      	ands	r3, r1
 8005e5c:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  | \
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS | \
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	6819      	ldr	r1, [r3, #0]
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	685a      	ldr	r2, [r3, #4]
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	695b      	ldr	r3, [r3, #20]
 8005e6c:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8005e72:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	691b      	ldr	r3, [r3, #16]
 8005e78:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	689b      	ldr	r3, [r3, #8]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8005e7e:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	699b      	ldr	r3, [r3, #24]
 8005e84:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6a1b      	ldr	r3, [r3, #32]
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8005e8a:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e90:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8005e96:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e9c:	431a      	orrs	r2, r3
                                    hdcmi->Init.LineSelectStart);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8005ea2:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	430a      	orrs	r2, r1
 8005eaa:	601a      	str	r2, [r3, #0]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
                                    hdcmi->Init.JPEGMode);
#endif

  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	685b      	ldr	r3, [r3, #4]
 8005eb0:	2b10      	cmp	r3, #16
 8005eb2:	d112      	bne.n	8005eda <HAL_DCMI_Init+0xc6>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	7f1b      	ldrb	r3, [r3, #28]
 8005eb8:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	7f5b      	ldrb	r3, [r3, #29]
 8005ebe:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8005ec0:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	7f9b      	ldrb	r3, [r3, #30]
 8005ec6:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8005ec8:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	7fdb      	ldrb	r3, [r3, #31]
 8005ed0:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8005ed6:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8005ed8:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	68da      	ldr	r2, [r3, #12]
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f042 021e 	orr.w	r2, r2, #30
 8005ee8:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2200      	movs	r2, #0
 8005eee:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2201      	movs	r2, #1
 8005ef4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8005ef8:	2300      	movs	r3, #0
}
 8005efa:	4618      	mov	r0, r3
 8005efc:	3708      	adds	r7, #8
 8005efe:	46bd      	mov	sp, r7
 8005f00:	bd80      	pop	{r7, pc}
 8005f02:	bf00      	nop
 8005f04:	ffe0f007 	.word	0xffe0f007

08005f08 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b086      	sub	sp, #24
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005f10:	2300      	movs	r3, #0
 8005f12:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005f14:	f7ff fa6a 	bl	80053ec <HAL_GetTick>
 8005f18:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d101      	bne.n	8005f24 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005f20:	2301      	movs	r3, #1
 8005f22:	e099      	b.n	8006058 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2202      	movs	r2, #2
 8005f28:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2200      	movs	r2, #0
 8005f30:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	681a      	ldr	r2, [r3, #0]
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f022 0201 	bic.w	r2, r2, #1
 8005f42:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005f44:	e00f      	b.n	8005f66 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005f46:	f7ff fa51 	bl	80053ec <HAL_GetTick>
 8005f4a:	4602      	mov	r2, r0
 8005f4c:	693b      	ldr	r3, [r7, #16]
 8005f4e:	1ad3      	subs	r3, r2, r3
 8005f50:	2b05      	cmp	r3, #5
 8005f52:	d908      	bls.n	8005f66 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2220      	movs	r2, #32
 8005f58:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2203      	movs	r2, #3
 8005f5e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8005f62:	2303      	movs	r3, #3
 8005f64:	e078      	b.n	8006058 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f003 0301 	and.w	r3, r3, #1
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d1e8      	bne.n	8005f46 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005f7c:	697a      	ldr	r2, [r7, #20]
 8005f7e:	4b38      	ldr	r3, [pc, #224]	@ (8006060 <HAL_DMA_Init+0x158>)
 8005f80:	4013      	ands	r3, r2
 8005f82:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	685a      	ldr	r2, [r3, #4]
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	689b      	ldr	r3, [r3, #8]
 8005f8c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005f92:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	691b      	ldr	r3, [r3, #16]
 8005f98:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f9e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	699b      	ldr	r3, [r3, #24]
 8005fa4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005faa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	6a1b      	ldr	r3, [r3, #32]
 8005fb0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005fb2:	697a      	ldr	r2, [r7, #20]
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fbc:	2b04      	cmp	r3, #4
 8005fbe:	d107      	bne.n	8005fd0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	697a      	ldr	r2, [r7, #20]
 8005fcc:	4313      	orrs	r3, r2
 8005fce:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	697a      	ldr	r2, [r7, #20]
 8005fd6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	695b      	ldr	r3, [r3, #20]
 8005fde:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005fe0:	697b      	ldr	r3, [r7, #20]
 8005fe2:	f023 0307 	bic.w	r3, r3, #7
 8005fe6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fec:	697a      	ldr	r2, [r7, #20]
 8005fee:	4313      	orrs	r3, r2
 8005ff0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ff6:	2b04      	cmp	r3, #4
 8005ff8:	d117      	bne.n	800602a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ffe:	697a      	ldr	r2, [r7, #20]
 8006000:	4313      	orrs	r3, r2
 8006002:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006008:	2b00      	cmp	r3, #0
 800600a:	d00e      	beq.n	800602a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800600c:	6878      	ldr	r0, [r7, #4]
 800600e:	f000 fae1 	bl	80065d4 <DMA_CheckFifoParam>
 8006012:	4603      	mov	r3, r0
 8006014:	2b00      	cmp	r3, #0
 8006016:	d008      	beq.n	800602a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2240      	movs	r2, #64	@ 0x40
 800601c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2200      	movs	r2, #0
 8006022:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8006026:	2301      	movs	r3, #1
 8006028:	e016      	b.n	8006058 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	697a      	ldr	r2, [r7, #20]
 8006030:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006032:	6878      	ldr	r0, [r7, #4]
 8006034:	f000 fa98 	bl	8006568 <DMA_CalcBaseAndBitshift>
 8006038:	4603      	mov	r3, r0
 800603a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006040:	223f      	movs	r2, #63	@ 0x3f
 8006042:	409a      	lsls	r2, r3
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2200      	movs	r2, #0
 800604c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2201      	movs	r2, #1
 8006052:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8006056:	2300      	movs	r3, #0
}
 8006058:	4618      	mov	r0, r3
 800605a:	3718      	adds	r7, #24
 800605c:	46bd      	mov	sp, r7
 800605e:	bd80      	pop	{r7, pc}
 8006060:	f010803f 	.word	0xf010803f

08006064 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b084      	sub	sp, #16
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2b00      	cmp	r3, #0
 8006070:	d101      	bne.n	8006076 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8006072:	2301      	movs	r3, #1
 8006074:	e050      	b.n	8006118 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800607c:	b2db      	uxtb	r3, r3
 800607e:	2b02      	cmp	r3, #2
 8006080:	d101      	bne.n	8006086 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8006082:	2302      	movs	r3, #2
 8006084:	e048      	b.n	8006118 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	681a      	ldr	r2, [r3, #0]
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f022 0201 	bic.w	r2, r2, #1
 8006094:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	2200      	movs	r2, #0
 800609c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	2200      	movs	r2, #0
 80060a4:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	2200      	movs	r2, #0
 80060ac:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	2200      	movs	r2, #0
 80060b4:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	2200      	movs	r2, #0
 80060bc:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	2221      	movs	r2, #33	@ 0x21
 80060c4:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80060c6:	6878      	ldr	r0, [r7, #4]
 80060c8:	f000 fa4e 	bl	8006568 <DMA_CalcBaseAndBitshift>
 80060cc:	4603      	mov	r3, r0
 80060ce:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060d4:	223f      	movs	r2, #63	@ 0x3f
 80060d6:	409a      	lsls	r2, r3
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2200      	movs	r2, #0
 80060e0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2200      	movs	r2, #0
 80060e6:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2200      	movs	r2, #0
 80060ec:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	2200      	movs	r2, #0
 80060f2:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2200      	movs	r2, #0
 80060f8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;  
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2200      	movs	r2, #0
 80060fe:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2200      	movs	r2, #0
 8006104:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2200      	movs	r2, #0
 800610a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	2200      	movs	r2, #0
 8006112:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006116:	2300      	movs	r3, #0
}
 8006118:	4618      	mov	r0, r3
 800611a:	3710      	adds	r7, #16
 800611c:	46bd      	mov	sp, r7
 800611e:	bd80      	pop	{r7, pc}

08006120 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b086      	sub	sp, #24
 8006124:	af00      	add	r7, sp, #0
 8006126:	60f8      	str	r0, [r7, #12]
 8006128:	60b9      	str	r1, [r7, #8]
 800612a:	607a      	str	r2, [r7, #4]
 800612c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800612e:	2300      	movs	r3, #0
 8006130:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006136:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800613e:	2b01      	cmp	r3, #1
 8006140:	d101      	bne.n	8006146 <HAL_DMA_Start_IT+0x26>
 8006142:	2302      	movs	r3, #2
 8006144:	e048      	b.n	80061d8 <HAL_DMA_Start_IT+0xb8>
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	2201      	movs	r2, #1
 800614a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006154:	b2db      	uxtb	r3, r3
 8006156:	2b01      	cmp	r3, #1
 8006158:	d137      	bne.n	80061ca <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	2202      	movs	r2, #2
 800615e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	2200      	movs	r2, #0
 8006166:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	687a      	ldr	r2, [r7, #4]
 800616c:	68b9      	ldr	r1, [r7, #8]
 800616e:	68f8      	ldr	r0, [r7, #12]
 8006170:	f000 f9cc 	bl	800650c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006178:	223f      	movs	r2, #63	@ 0x3f
 800617a:	409a      	lsls	r2, r3
 800617c:	693b      	ldr	r3, [r7, #16]
 800617e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	681a      	ldr	r2, [r3, #0]
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f042 0216 	orr.w	r2, r2, #22
 800618e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	695a      	ldr	r2, [r3, #20]
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800619e:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d007      	beq.n	80061b8 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	681a      	ldr	r2, [r3, #0]
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f042 0208 	orr.w	r2, r2, #8
 80061b6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	681a      	ldr	r2, [r3, #0]
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f042 0201 	orr.w	r2, r2, #1
 80061c6:	601a      	str	r2, [r3, #0]
 80061c8:	e005      	b.n	80061d6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	2200      	movs	r2, #0
 80061ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80061d2:	2302      	movs	r3, #2
 80061d4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80061d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80061d8:	4618      	mov	r0, r3
 80061da:	3718      	adds	r7, #24
 80061dc:	46bd      	mov	sp, r7
 80061de:	bd80      	pop	{r7, pc}

080061e0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b086      	sub	sp, #24
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 80061e8:	2300      	movs	r3, #0
 80061ea:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 80061ec:	4b8e      	ldr	r3, [pc, #568]	@ (8006428 <HAL_DMA_IRQHandler+0x248>)
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	4a8e      	ldr	r2, [pc, #568]	@ (800642c <HAL_DMA_IRQHandler+0x24c>)
 80061f2:	fba2 2303 	umull	r2, r3, r2, r3
 80061f6:	0a9b      	lsrs	r3, r3, #10
 80061f8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061fe:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006200:	693b      	ldr	r3, [r7, #16]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800620a:	2208      	movs	r2, #8
 800620c:	409a      	lsls	r2, r3
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	4013      	ands	r3, r2
 8006212:	2b00      	cmp	r3, #0
 8006214:	d01a      	beq.n	800624c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f003 0304 	and.w	r3, r3, #4
 8006220:	2b00      	cmp	r3, #0
 8006222:	d013      	beq.n	800624c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	681a      	ldr	r2, [r3, #0]
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f022 0204 	bic.w	r2, r2, #4
 8006232:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006238:	2208      	movs	r2, #8
 800623a:	409a      	lsls	r2, r3
 800623c:	693b      	ldr	r3, [r7, #16]
 800623e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006244:	f043 0201 	orr.w	r2, r3, #1
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006250:	2201      	movs	r2, #1
 8006252:	409a      	lsls	r2, r3
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	4013      	ands	r3, r2
 8006258:	2b00      	cmp	r3, #0
 800625a:	d012      	beq.n	8006282 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	695b      	ldr	r3, [r3, #20]
 8006262:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006266:	2b00      	cmp	r3, #0
 8006268:	d00b      	beq.n	8006282 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800626e:	2201      	movs	r2, #1
 8006270:	409a      	lsls	r2, r3
 8006272:	693b      	ldr	r3, [r7, #16]
 8006274:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800627a:	f043 0202 	orr.w	r2, r3, #2
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006286:	2204      	movs	r2, #4
 8006288:	409a      	lsls	r2, r3
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	4013      	ands	r3, r2
 800628e:	2b00      	cmp	r3, #0
 8006290:	d012      	beq.n	80062b8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f003 0302 	and.w	r3, r3, #2
 800629c:	2b00      	cmp	r3, #0
 800629e:	d00b      	beq.n	80062b8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80062a4:	2204      	movs	r2, #4
 80062a6:	409a      	lsls	r2, r3
 80062a8:	693b      	ldr	r3, [r7, #16]
 80062aa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062b0:	f043 0204 	orr.w	r2, r3, #4
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80062bc:	2210      	movs	r2, #16
 80062be:	409a      	lsls	r2, r3
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	4013      	ands	r3, r2
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d043      	beq.n	8006350 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f003 0308 	and.w	r3, r3, #8
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d03c      	beq.n	8006350 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80062da:	2210      	movs	r2, #16
 80062dc:	409a      	lsls	r2, r3
 80062de:	693b      	ldr	r3, [r7, #16]
 80062e0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d018      	beq.n	8006322 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d108      	bne.n	8006310 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006302:	2b00      	cmp	r3, #0
 8006304:	d024      	beq.n	8006350 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800630a:	6878      	ldr	r0, [r7, #4]
 800630c:	4798      	blx	r3
 800630e:	e01f      	b.n	8006350 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006314:	2b00      	cmp	r3, #0
 8006316:	d01b      	beq.n	8006350 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800631c:	6878      	ldr	r0, [r7, #4]
 800631e:	4798      	blx	r3
 8006320:	e016      	b.n	8006350 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800632c:	2b00      	cmp	r3, #0
 800632e:	d107      	bne.n	8006340 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	681a      	ldr	r2, [r3, #0]
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f022 0208 	bic.w	r2, r2, #8
 800633e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006344:	2b00      	cmp	r3, #0
 8006346:	d003      	beq.n	8006350 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800634c:	6878      	ldr	r0, [r7, #4]
 800634e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006354:	2220      	movs	r2, #32
 8006356:	409a      	lsls	r2, r3
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	4013      	ands	r3, r2
 800635c:	2b00      	cmp	r3, #0
 800635e:	f000 808f 	beq.w	8006480 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f003 0310 	and.w	r3, r3, #16
 800636c:	2b00      	cmp	r3, #0
 800636e:	f000 8087 	beq.w	8006480 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006376:	2220      	movs	r2, #32
 8006378:	409a      	lsls	r2, r3
 800637a:	693b      	ldr	r3, [r7, #16]
 800637c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006384:	b2db      	uxtb	r3, r3
 8006386:	2b05      	cmp	r3, #5
 8006388:	d136      	bne.n	80063f8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	681a      	ldr	r2, [r3, #0]
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f022 0216 	bic.w	r2, r2, #22
 8006398:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	695a      	ldr	r2, [r3, #20]
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80063a8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d103      	bne.n	80063ba <HAL_DMA_IRQHandler+0x1da>
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d007      	beq.n	80063ca <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	681a      	ldr	r2, [r3, #0]
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f022 0208 	bic.w	r2, r2, #8
 80063c8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063ce:	223f      	movs	r2, #63	@ 0x3f
 80063d0:	409a      	lsls	r2, r3
 80063d2:	693b      	ldr	r3, [r7, #16]
 80063d4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2201      	movs	r2, #1
 80063da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2200      	movs	r2, #0
 80063e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d07e      	beq.n	80064ec <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063f2:	6878      	ldr	r0, [r7, #4]
 80063f4:	4798      	blx	r3
        }
        return;
 80063f6:	e079      	b.n	80064ec <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006402:	2b00      	cmp	r3, #0
 8006404:	d01d      	beq.n	8006442 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006410:	2b00      	cmp	r3, #0
 8006412:	d10d      	bne.n	8006430 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006418:	2b00      	cmp	r3, #0
 800641a:	d031      	beq.n	8006480 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006420:	6878      	ldr	r0, [r7, #4]
 8006422:	4798      	blx	r3
 8006424:	e02c      	b.n	8006480 <HAL_DMA_IRQHandler+0x2a0>
 8006426:	bf00      	nop
 8006428:	20012000 	.word	0x20012000
 800642c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006434:	2b00      	cmp	r3, #0
 8006436:	d023      	beq.n	8006480 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800643c:	6878      	ldr	r0, [r7, #4]
 800643e:	4798      	blx	r3
 8006440:	e01e      	b.n	8006480 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800644c:	2b00      	cmp	r3, #0
 800644e:	d10f      	bne.n	8006470 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	681a      	ldr	r2, [r3, #0]
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f022 0210 	bic.w	r2, r2, #16
 800645e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2201      	movs	r2, #1
 8006464:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2200      	movs	r2, #0
 800646c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006474:	2b00      	cmp	r3, #0
 8006476:	d003      	beq.n	8006480 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800647c:	6878      	ldr	r0, [r7, #4]
 800647e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006484:	2b00      	cmp	r3, #0
 8006486:	d032      	beq.n	80064ee <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800648c:	f003 0301 	and.w	r3, r3, #1
 8006490:	2b00      	cmp	r3, #0
 8006492:	d022      	beq.n	80064da <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2205      	movs	r2, #5
 8006498:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	681a      	ldr	r2, [r3, #0]
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f022 0201 	bic.w	r2, r2, #1
 80064aa:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80064ac:	68bb      	ldr	r3, [r7, #8]
 80064ae:	3301      	adds	r3, #1
 80064b0:	60bb      	str	r3, [r7, #8]
 80064b2:	697a      	ldr	r2, [r7, #20]
 80064b4:	429a      	cmp	r2, r3
 80064b6:	d307      	bcc.n	80064c8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f003 0301 	and.w	r3, r3, #1
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d1f2      	bne.n	80064ac <HAL_DMA_IRQHandler+0x2cc>
 80064c6:	e000      	b.n	80064ca <HAL_DMA_IRQHandler+0x2ea>
          break;
 80064c8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2201      	movs	r2, #1
 80064ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2200      	movs	r2, #0
 80064d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d005      	beq.n	80064ee <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80064e6:	6878      	ldr	r0, [r7, #4]
 80064e8:	4798      	blx	r3
 80064ea:	e000      	b.n	80064ee <HAL_DMA_IRQHandler+0x30e>
        return;
 80064ec:	bf00      	nop
    }
  }
}
 80064ee:	3718      	adds	r7, #24
 80064f0:	46bd      	mov	sp, r7
 80064f2:	bd80      	pop	{r7, pc}

080064f4 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80064f4:	b480      	push	{r7}
 80064f6:	b083      	sub	sp, #12
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8006500:	4618      	mov	r0, r3
 8006502:	370c      	adds	r7, #12
 8006504:	46bd      	mov	sp, r7
 8006506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650a:	4770      	bx	lr

0800650c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800650c:	b480      	push	{r7}
 800650e:	b085      	sub	sp, #20
 8006510:	af00      	add	r7, sp, #0
 8006512:	60f8      	str	r0, [r7, #12]
 8006514:	60b9      	str	r1, [r7, #8]
 8006516:	607a      	str	r2, [r7, #4]
 8006518:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	681a      	ldr	r2, [r3, #0]
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006528:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	683a      	ldr	r2, [r7, #0]
 8006530:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	689b      	ldr	r3, [r3, #8]
 8006536:	2b40      	cmp	r3, #64	@ 0x40
 8006538:	d108      	bne.n	800654c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	687a      	ldr	r2, [r7, #4]
 8006540:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	68ba      	ldr	r2, [r7, #8]
 8006548:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800654a:	e007      	b.n	800655c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	68ba      	ldr	r2, [r7, #8]
 8006552:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	687a      	ldr	r2, [r7, #4]
 800655a:	60da      	str	r2, [r3, #12]
}
 800655c:	bf00      	nop
 800655e:	3714      	adds	r7, #20
 8006560:	46bd      	mov	sp, r7
 8006562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006566:	4770      	bx	lr

08006568 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006568:	b480      	push	{r7}
 800656a:	b085      	sub	sp, #20
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	b2db      	uxtb	r3, r3
 8006576:	3b10      	subs	r3, #16
 8006578:	4a13      	ldr	r2, [pc, #76]	@ (80065c8 <DMA_CalcBaseAndBitshift+0x60>)
 800657a:	fba2 2303 	umull	r2, r3, r2, r3
 800657e:	091b      	lsrs	r3, r3, #4
 8006580:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006582:	4a12      	ldr	r2, [pc, #72]	@ (80065cc <DMA_CalcBaseAndBitshift+0x64>)
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	4413      	add	r3, r2
 8006588:	781b      	ldrb	r3, [r3, #0]
 800658a:	461a      	mov	r2, r3
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	2b03      	cmp	r3, #3
 8006594:	d908      	bls.n	80065a8 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	461a      	mov	r2, r3
 800659c:	4b0c      	ldr	r3, [pc, #48]	@ (80065d0 <DMA_CalcBaseAndBitshift+0x68>)
 800659e:	4013      	ands	r3, r2
 80065a0:	1d1a      	adds	r2, r3, #4
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	659a      	str	r2, [r3, #88]	@ 0x58
 80065a6:	e006      	b.n	80065b6 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	461a      	mov	r2, r3
 80065ae:	4b08      	ldr	r3, [pc, #32]	@ (80065d0 <DMA_CalcBaseAndBitshift+0x68>)
 80065b0:	4013      	ands	r3, r2
 80065b2:	687a      	ldr	r2, [r7, #4]
 80065b4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80065ba:	4618      	mov	r0, r3
 80065bc:	3714      	adds	r7, #20
 80065be:	46bd      	mov	sp, r7
 80065c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c4:	4770      	bx	lr
 80065c6:	bf00      	nop
 80065c8:	aaaaaaab 	.word	0xaaaaaaab
 80065cc:	08017e00 	.word	0x08017e00
 80065d0:	fffffc00 	.word	0xfffffc00

080065d4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80065d4:	b480      	push	{r7}
 80065d6:	b085      	sub	sp, #20
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80065dc:	2300      	movs	r3, #0
 80065de:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065e4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	699b      	ldr	r3, [r3, #24]
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d11f      	bne.n	800662e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80065ee:	68bb      	ldr	r3, [r7, #8]
 80065f0:	2b03      	cmp	r3, #3
 80065f2:	d856      	bhi.n	80066a2 <DMA_CheckFifoParam+0xce>
 80065f4:	a201      	add	r2, pc, #4	@ (adr r2, 80065fc <DMA_CheckFifoParam+0x28>)
 80065f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065fa:	bf00      	nop
 80065fc:	0800660d 	.word	0x0800660d
 8006600:	0800661f 	.word	0x0800661f
 8006604:	0800660d 	.word	0x0800660d
 8006608:	080066a3 	.word	0x080066a3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006610:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006614:	2b00      	cmp	r3, #0
 8006616:	d046      	beq.n	80066a6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006618:	2301      	movs	r3, #1
 800661a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800661c:	e043      	b.n	80066a6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006622:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006626:	d140      	bne.n	80066aa <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006628:	2301      	movs	r3, #1
 800662a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800662c:	e03d      	b.n	80066aa <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	699b      	ldr	r3, [r3, #24]
 8006632:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006636:	d121      	bne.n	800667c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006638:	68bb      	ldr	r3, [r7, #8]
 800663a:	2b03      	cmp	r3, #3
 800663c:	d837      	bhi.n	80066ae <DMA_CheckFifoParam+0xda>
 800663e:	a201      	add	r2, pc, #4	@ (adr r2, 8006644 <DMA_CheckFifoParam+0x70>)
 8006640:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006644:	08006655 	.word	0x08006655
 8006648:	0800665b 	.word	0x0800665b
 800664c:	08006655 	.word	0x08006655
 8006650:	0800666d 	.word	0x0800666d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006654:	2301      	movs	r3, #1
 8006656:	73fb      	strb	r3, [r7, #15]
      break;
 8006658:	e030      	b.n	80066bc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800665e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006662:	2b00      	cmp	r3, #0
 8006664:	d025      	beq.n	80066b2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006666:	2301      	movs	r3, #1
 8006668:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800666a:	e022      	b.n	80066b2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006670:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006674:	d11f      	bne.n	80066b6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006676:	2301      	movs	r3, #1
 8006678:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800667a:	e01c      	b.n	80066b6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800667c:	68bb      	ldr	r3, [r7, #8]
 800667e:	2b02      	cmp	r3, #2
 8006680:	d903      	bls.n	800668a <DMA_CheckFifoParam+0xb6>
 8006682:	68bb      	ldr	r3, [r7, #8]
 8006684:	2b03      	cmp	r3, #3
 8006686:	d003      	beq.n	8006690 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006688:	e018      	b.n	80066bc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800668a:	2301      	movs	r3, #1
 800668c:	73fb      	strb	r3, [r7, #15]
      break;
 800668e:	e015      	b.n	80066bc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006694:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006698:	2b00      	cmp	r3, #0
 800669a:	d00e      	beq.n	80066ba <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800669c:	2301      	movs	r3, #1
 800669e:	73fb      	strb	r3, [r7, #15]
      break;
 80066a0:	e00b      	b.n	80066ba <DMA_CheckFifoParam+0xe6>
      break;
 80066a2:	bf00      	nop
 80066a4:	e00a      	b.n	80066bc <DMA_CheckFifoParam+0xe8>
      break;
 80066a6:	bf00      	nop
 80066a8:	e008      	b.n	80066bc <DMA_CheckFifoParam+0xe8>
      break;
 80066aa:	bf00      	nop
 80066ac:	e006      	b.n	80066bc <DMA_CheckFifoParam+0xe8>
      break;
 80066ae:	bf00      	nop
 80066b0:	e004      	b.n	80066bc <DMA_CheckFifoParam+0xe8>
      break;
 80066b2:	bf00      	nop
 80066b4:	e002      	b.n	80066bc <DMA_CheckFifoParam+0xe8>
      break;   
 80066b6:	bf00      	nop
 80066b8:	e000      	b.n	80066bc <DMA_CheckFifoParam+0xe8>
      break;
 80066ba:	bf00      	nop
    }
  } 
  
  return status; 
 80066bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80066be:	4618      	mov	r0, r3
 80066c0:	3714      	adds	r7, #20
 80066c2:	46bd      	mov	sp, r7
 80066c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c8:	4770      	bx	lr
 80066ca:	bf00      	nop

080066cc <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b082      	sub	sp, #8
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d101      	bne.n	80066de <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 80066da:	2301      	movs	r3, #1
 80066dc:	e039      	b.n	8006752 <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80066e4:	b2db      	uxtb	r3, r3
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d106      	bne.n	80066f8 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2200      	movs	r2, #0
 80066ee:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 80066f2:	6878      	ldr	r0, [r7, #4]
 80066f4:	f7fb fbe4 	bl	8001ec0 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2202      	movs	r2, #2
 80066fc:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	685a      	ldr	r2, [r3, #4]
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	430a      	orrs	r2, r1
 8006714:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800671c:	f023 0107 	bic.w	r1, r3, #7
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	689a      	ldr	r2, [r3, #8]
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	430a      	orrs	r2, r1
 800672a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006732:	4b0a      	ldr	r3, [pc, #40]	@ (800675c <HAL_DMA2D_Init+0x90>)
 8006734:	4013      	ands	r3, r2
 8006736:	687a      	ldr	r2, [r7, #4]
 8006738:	68d1      	ldr	r1, [r2, #12]
 800673a:	687a      	ldr	r2, [r7, #4]
 800673c:	6812      	ldr	r2, [r2, #0]
 800673e:	430b      	orrs	r3, r1
 8006740:	6413      	str	r3, [r2, #64]	@ 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2200      	movs	r2, #0
 8006746:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2201      	movs	r2, #1
 800674c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 8006750:	2300      	movs	r3, #0
}
 8006752:	4618      	mov	r0, r3
 8006754:	3708      	adds	r7, #8
 8006756:	46bd      	mov	sp, r7
 8006758:	bd80      	pop	{r7, pc}
 800675a:	bf00      	nop
 800675c:	ffffc000 	.word	0xffffc000

08006760 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8006760:	b580      	push	{r7, lr}
 8006762:	b084      	sub	sp, #16
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	685b      	ldr	r3, [r3, #4]
 800676e:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	f003 0301 	and.w	r3, r3, #1
 800677e:	2b00      	cmp	r3, #0
 8006780:	d026      	beq.n	80067d0 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 8006782:	68bb      	ldr	r3, [r7, #8]
 8006784:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006788:	2b00      	cmp	r3, #0
 800678a:	d021      	beq.n	80067d0 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	681a      	ldr	r2, [r3, #0]
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800679a:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067a0:	f043 0201 	orr.w	r2, r3, #1
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	2201      	movs	r2, #1
 80067ae:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2204      	movs	r2, #4
 80067b4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2200      	movs	r2, #0
 80067bc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	695b      	ldr	r3, [r3, #20]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d003      	beq.n	80067d0 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	695b      	ldr	r3, [r3, #20]
 80067cc:	6878      	ldr	r0, [r7, #4]
 80067ce:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	f003 0320 	and.w	r3, r3, #32
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d026      	beq.n	8006828 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 80067da:	68bb      	ldr	r3, [r7, #8]
 80067dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d021      	beq.n	8006828 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	681a      	ldr	r2, [r3, #0]
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80067f2:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	2220      	movs	r2, #32
 80067fa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006800:	f043 0202 	orr.w	r2, r3, #2
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	2204      	movs	r2, #4
 800680c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2200      	movs	r2, #0
 8006814:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	695b      	ldr	r3, [r3, #20]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d003      	beq.n	8006828 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	695b      	ldr	r3, [r3, #20]
 8006824:	6878      	ldr	r0, [r7, #4]
 8006826:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	f003 0308 	and.w	r3, r3, #8
 800682e:	2b00      	cmp	r3, #0
 8006830:	d026      	beq.n	8006880 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8006832:	68bb      	ldr	r3, [r7, #8]
 8006834:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006838:	2b00      	cmp	r3, #0
 800683a:	d021      	beq.n	8006880 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	681a      	ldr	r2, [r3, #0]
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800684a:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	2208      	movs	r2, #8
 8006852:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006858:	f043 0204 	orr.w	r2, r3, #4
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2204      	movs	r2, #4
 8006864:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2200      	movs	r2, #0
 800686c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	695b      	ldr	r3, [r3, #20]
 8006874:	2b00      	cmp	r3, #0
 8006876:	d003      	beq.n	8006880 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	695b      	ldr	r3, [r3, #20]
 800687c:	6878      	ldr	r0, [r7, #4]
 800687e:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	f003 0304 	and.w	r3, r3, #4
 8006886:	2b00      	cmp	r3, #0
 8006888:	d013      	beq.n	80068b2 <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 800688a:	68bb      	ldr	r3, [r7, #8]
 800688c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006890:	2b00      	cmp	r3, #0
 8006892:	d00e      	beq.n	80068b2 <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	681a      	ldr	r2, [r3, #0]
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80068a2:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	2204      	movs	r2, #4
 80068aa:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 80068ac:	6878      	ldr	r0, [r7, #4]
 80068ae:	f000 f853 	bl	8006958 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	f003 0302 	and.w	r3, r3, #2
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d024      	beq.n	8006906 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 80068bc:	68bb      	ldr	r3, [r7, #8]
 80068be:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d01f      	beq.n	8006906 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	681a      	ldr	r2, [r3, #0]
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80068d4:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	2202      	movs	r2, #2
 80068dc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	2201      	movs	r2, #1
 80068ea:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	2200      	movs	r2, #0
 80068f2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferCpltCallback != NULL)
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	691b      	ldr	r3, [r3, #16]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d003      	beq.n	8006906 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	691b      	ldr	r3, [r3, #16]
 8006902:	6878      	ldr	r0, [r7, #4]
 8006904:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	f003 0310 	and.w	r3, r3, #16
 800690c:	2b00      	cmp	r3, #0
 800690e:	d01f      	beq.n	8006950 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8006910:	68bb      	ldr	r3, [r7, #8]
 8006912:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006916:	2b00      	cmp	r3, #0
 8006918:	d01a      	beq.n	8006950 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	681a      	ldr	r2, [r3, #0]
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006928:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	2210      	movs	r2, #16
 8006930:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2201      	movs	r2, #1
 800693e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2200      	movs	r2, #0
 8006946:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 800694a:	6878      	ldr	r0, [r7, #4]
 800694c:	f000 f80e 	bl	800696c <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8006950:	bf00      	nop
 8006952:	3710      	adds	r7, #16
 8006954:	46bd      	mov	sp, r7
 8006956:	bd80      	pop	{r7, pc}

08006958 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8006958:	b480      	push	{r7}
 800695a:	b083      	sub	sp, #12
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8006960:	bf00      	nop
 8006962:	370c      	adds	r7, #12
 8006964:	46bd      	mov	sp, r7
 8006966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696a:	4770      	bx	lr

0800696c <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 800696c:	b480      	push	{r7}
 800696e:	b083      	sub	sp, #12
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8006974:	bf00      	nop
 8006976:	370c      	adds	r7, #12
 8006978:	46bd      	mov	sp, r7
 800697a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697e:	4770      	bx	lr

08006980 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8006980:	b480      	push	{r7}
 8006982:	b087      	sub	sp, #28
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
 8006988:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	685b      	ldr	r3, [r3, #4]
 800698e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006998:	2b01      	cmp	r3, #1
 800699a:	d101      	bne.n	80069a0 <HAL_DMA2D_ConfigLayer+0x20>
 800699c:	2302      	movs	r3, #2
 800699e:	e079      	b.n	8006a94 <HAL_DMA2D_ConfigLayer+0x114>
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2201      	movs	r2, #1
 80069a4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2202      	movs	r2, #2
 80069ac:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 80069b0:	683b      	ldr	r3, [r7, #0]
 80069b2:	011b      	lsls	r3, r3, #4
 80069b4:	3318      	adds	r3, #24
 80069b6:	687a      	ldr	r2, [r7, #4]
 80069b8:	4413      	add	r3, r2
 80069ba:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 80069bc:	693b      	ldr	r3, [r7, #16]
 80069be:	685a      	ldr	r2, [r3, #4]
 80069c0:	693b      	ldr	r3, [r7, #16]
 80069c2:	689b      	ldr	r3, [r3, #8]
 80069c4:	041b      	lsls	r3, r3, #16
 80069c6:	4313      	orrs	r3, r2
 80069c8:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 80069ca:	4b35      	ldr	r3, [pc, #212]	@ (8006aa0 <HAL_DMA2D_ConfigLayer+0x120>)
 80069cc:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80069ce:	693b      	ldr	r3, [r7, #16]
 80069d0:	685b      	ldr	r3, [r3, #4]
 80069d2:	2b0a      	cmp	r3, #10
 80069d4:	d003      	beq.n	80069de <HAL_DMA2D_ConfigLayer+0x5e>
 80069d6:	693b      	ldr	r3, [r7, #16]
 80069d8:	685b      	ldr	r3, [r3, #4]
 80069da:	2b09      	cmp	r3, #9
 80069dc:	d107      	bne.n	80069ee <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 80069de:	693b      	ldr	r3, [r7, #16]
 80069e0:	68db      	ldr	r3, [r3, #12]
 80069e2:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80069e6:	697a      	ldr	r2, [r7, #20]
 80069e8:	4313      	orrs	r3, r2
 80069ea:	617b      	str	r3, [r7, #20]
 80069ec:	e005      	b.n	80069fa <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 80069ee:	693b      	ldr	r3, [r7, #16]
 80069f0:	68db      	ldr	r3, [r3, #12]
 80069f2:	061b      	lsls	r3, r3, #24
 80069f4:	697a      	ldr	r2, [r7, #20]
 80069f6:	4313      	orrs	r3, r2
 80069f8:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 80069fa:	683b      	ldr	r3, [r7, #0]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d120      	bne.n	8006a42 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	43db      	mvns	r3, r3
 8006a0a:	ea02 0103 	and.w	r1, r2, r3
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	697a      	ldr	r2, [r7, #20]
 8006a14:	430a      	orrs	r2, r1
 8006a16:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	693a      	ldr	r2, [r7, #16]
 8006a1e:	6812      	ldr	r2, [r2, #0]
 8006a20:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8006a22:	693b      	ldr	r3, [r7, #16]
 8006a24:	685b      	ldr	r3, [r3, #4]
 8006a26:	2b0a      	cmp	r3, #10
 8006a28:	d003      	beq.n	8006a32 <HAL_DMA2D_ConfigLayer+0xb2>
 8006a2a:	693b      	ldr	r3, [r7, #16]
 8006a2c:	685b      	ldr	r3, [r3, #4]
 8006a2e:	2b09      	cmp	r3, #9
 8006a30:	d127      	bne.n	8006a82 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8006a32:	693b      	ldr	r3, [r7, #16]
 8006a34:	68da      	ldr	r2, [r3, #12]
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8006a3e:	629a      	str	r2, [r3, #40]	@ 0x28
 8006a40:	e01f      	b.n	8006a82 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	69da      	ldr	r2, [r3, #28]
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	43db      	mvns	r3, r3
 8006a4c:	ea02 0103 	and.w	r1, r2, r3
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	697a      	ldr	r2, [r7, #20]
 8006a56:	430a      	orrs	r2, r1
 8006a58:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	693a      	ldr	r2, [r7, #16]
 8006a60:	6812      	ldr	r2, [r2, #0]
 8006a62:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8006a64:	693b      	ldr	r3, [r7, #16]
 8006a66:	685b      	ldr	r3, [r3, #4]
 8006a68:	2b0a      	cmp	r3, #10
 8006a6a:	d003      	beq.n	8006a74 <HAL_DMA2D_ConfigLayer+0xf4>
 8006a6c:	693b      	ldr	r3, [r7, #16]
 8006a6e:	685b      	ldr	r3, [r3, #4]
 8006a70:	2b09      	cmp	r3, #9
 8006a72:	d106      	bne.n	8006a82 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8006a74:	693b      	ldr	r3, [r7, #16]
 8006a76:	68da      	ldr	r2, [r3, #12]
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8006a80:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2201      	movs	r2, #1
 8006a86:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8006a92:	2300      	movs	r3, #0
}
 8006a94:	4618      	mov	r0, r3
 8006a96:	371c      	adds	r7, #28
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9e:	4770      	bx	lr
 8006aa0:	ff03000f 	.word	0xff03000f

08006aa4 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	b084      	sub	sp, #16
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d101      	bne.n	8006ab6 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	e086      	b.n	8006bc4 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d106      	bne.n	8006ace <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2220      	movs	r2, #32
 8006ac4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8006ac8:	6878      	ldr	r0, [r7, #4]
 8006aca:	f7fb fa1f 	bl	8001f0c <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006ace:	4b3f      	ldr	r3, [pc, #252]	@ (8006bcc <HAL_ETH_Init+0x128>)
 8006ad0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ad2:	4a3e      	ldr	r2, [pc, #248]	@ (8006bcc <HAL_ETH_Init+0x128>)
 8006ad4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006ad8:	6453      	str	r3, [r2, #68]	@ 0x44
 8006ada:	4b3c      	ldr	r3, [pc, #240]	@ (8006bcc <HAL_ETH_Init+0x128>)
 8006adc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ade:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006ae2:	60bb      	str	r3, [r7, #8]
 8006ae4:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8006ae6:	4b3a      	ldr	r3, [pc, #232]	@ (8006bd0 <HAL_ETH_Init+0x12c>)
 8006ae8:	685b      	ldr	r3, [r3, #4]
 8006aea:	4a39      	ldr	r2, [pc, #228]	@ (8006bd0 <HAL_ETH_Init+0x12c>)
 8006aec:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006af0:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8006af2:	4b37      	ldr	r3, [pc, #220]	@ (8006bd0 <HAL_ETH_Init+0x12c>)
 8006af4:	685a      	ldr	r2, [r3, #4]
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	689b      	ldr	r3, [r3, #8]
 8006afa:	4935      	ldr	r1, [pc, #212]	@ (8006bd0 <HAL_ETH_Init+0x12c>)
 8006afc:	4313      	orrs	r3, r2
 8006afe:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8006b00:	4b33      	ldr	r3, [pc, #204]	@ (8006bd0 <HAL_ETH_Init+0x12c>)
 8006b02:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	687a      	ldr	r2, [r7, #4]
 8006b10:	6812      	ldr	r2, [r2, #0]
 8006b12:	f043 0301 	orr.w	r3, r3, #1
 8006b16:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006b1a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006b1c:	f7fe fc66 	bl	80053ec <HAL_GetTick>
 8006b20:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8006b22:	e011      	b.n	8006b48 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8006b24:	f7fe fc62 	bl	80053ec <HAL_GetTick>
 8006b28:	4602      	mov	r2, r0
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	1ad3      	subs	r3, r2, r3
 8006b2e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8006b32:	d909      	bls.n	8006b48 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2204      	movs	r2, #4
 8006b38:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	22e0      	movs	r2, #224	@ 0xe0
 8006b40:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8006b44:	2301      	movs	r3, #1
 8006b46:	e03d      	b.n	8006bc4 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f003 0301 	and.w	r3, r3, #1
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d1e4      	bne.n	8006b24 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8006b5a:	6878      	ldr	r0, [r7, #4]
 8006b5c:	f000 f97a 	bl	8006e54 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8006b60:	6878      	ldr	r0, [r7, #4]
 8006b62:	f000 fa25 	bl	8006fb0 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8006b66:	6878      	ldr	r0, [r7, #4]
 8006b68:	f000 fa7b 	bl	8007062 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	685b      	ldr	r3, [r3, #4]
 8006b70:	461a      	mov	r2, r3
 8006b72:	2100      	movs	r1, #0
 8006b74:	6878      	ldr	r0, [r7, #4]
 8006b76:	f000 f9e3 	bl	8006f40 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8006b88:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681a      	ldr	r2, [r3, #0]
 8006b96:	4b0f      	ldr	r3, [pc, #60]	@ (8006bd4 <HAL_ETH_Init+0x130>)
 8006b98:	430b      	orrs	r3, r1
 8006b9a:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8006bae:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2210      	movs	r2, #16
 8006bbe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006bc2:	2300      	movs	r3, #0
}
 8006bc4:	4618      	mov	r0, r3
 8006bc6:	3710      	adds	r7, #16
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	bd80      	pop	{r7, pc}
 8006bcc:	40023800 	.word	0x40023800
 8006bd0:	40013800 	.word	0x40013800
 8006bd4:	00020060 	.word	0x00020060

08006bd8 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8006bd8:	b580      	push	{r7, lr}
 8006bda:	b084      	sub	sp, #16
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	6078      	str	r0, [r7, #4]
 8006be0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8006bea:	68fa      	ldr	r2, [r7, #12]
 8006bec:	4b53      	ldr	r3, [pc, #332]	@ (8006d3c <ETH_SetMACConfig+0x164>)
 8006bee:	4013      	ands	r3, r2
 8006bf0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	7b9b      	ldrb	r3, [r3, #14]
 8006bf6:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8006bf8:	683a      	ldr	r2, [r7, #0]
 8006bfa:	7c12      	ldrb	r2, [r2, #16]
 8006bfc:	2a00      	cmp	r2, #0
 8006bfe:	d102      	bne.n	8006c06 <ETH_SetMACConfig+0x2e>
 8006c00:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8006c04:	e000      	b.n	8006c08 <ETH_SetMACConfig+0x30>
 8006c06:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8006c08:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8006c0a:	683a      	ldr	r2, [r7, #0]
 8006c0c:	7c52      	ldrb	r2, [r2, #17]
 8006c0e:	2a00      	cmp	r2, #0
 8006c10:	d102      	bne.n	8006c18 <ETH_SetMACConfig+0x40>
 8006c12:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8006c16:	e000      	b.n	8006c1a <ETH_SetMACConfig+0x42>
 8006c18:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8006c1a:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8006c20:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	7fdb      	ldrb	r3, [r3, #31]
 8006c26:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8006c28:	431a      	orrs	r2, r3
                        macconf->Speed |
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8006c2e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8006c30:	683a      	ldr	r2, [r7, #0]
 8006c32:	7f92      	ldrb	r2, [r2, #30]
 8006c34:	2a00      	cmp	r2, #0
 8006c36:	d102      	bne.n	8006c3e <ETH_SetMACConfig+0x66>
 8006c38:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006c3c:	e000      	b.n	8006c40 <ETH_SetMACConfig+0x68>
 8006c3e:	2200      	movs	r2, #0
                        macconf->Speed |
 8006c40:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	7f1b      	ldrb	r3, [r3, #28]
 8006c46:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8006c48:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8006c4a:	683b      	ldr	r3, [r7, #0]
 8006c4c:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8006c4e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	791b      	ldrb	r3, [r3, #4]
 8006c54:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8006c56:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8006c58:	683a      	ldr	r2, [r7, #0]
 8006c5a:	f892 2020 	ldrb.w	r2, [r2, #32]
 8006c5e:	2a00      	cmp	r2, #0
 8006c60:	d102      	bne.n	8006c68 <ETH_SetMACConfig+0x90>
 8006c62:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006c66:	e000      	b.n	8006c6a <ETH_SetMACConfig+0x92>
 8006c68:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8006c6a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	7bdb      	ldrb	r3, [r3, #15]
 8006c70:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8006c72:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8006c78:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8006c7a:	683b      	ldr	r3, [r7, #0]
 8006c7c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006c80:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8006c82:	4313      	orrs	r3, r2
 8006c84:	68fa      	ldr	r2, [r7, #12]
 8006c86:	4313      	orrs	r3, r2
 8006c88:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	68fa      	ldr	r2, [r7, #12]
 8006c90:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8006c9a:	2001      	movs	r0, #1
 8006c9c:	f7fe fbb2 	bl	8005404 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	68fa      	ldr	r2, [r7, #12]
 8006ca6:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	699b      	ldr	r3, [r3, #24]
 8006cae:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8006cb0:	68fa      	ldr	r2, [r7, #12]
 8006cb2:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8006cb6:	4013      	ands	r3, r2
 8006cb8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8006cba:	683b      	ldr	r3, [r7, #0]
 8006cbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006cbe:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8006cc0:	683a      	ldr	r2, [r7, #0]
 8006cc2:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8006cc6:	2a00      	cmp	r2, #0
 8006cc8:	d101      	bne.n	8006cce <ETH_SetMACConfig+0xf6>
 8006cca:	2280      	movs	r2, #128	@ 0x80
 8006ccc:	e000      	b.n	8006cd0 <ETH_SetMACConfig+0xf8>
 8006cce:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8006cd0:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8006cd6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8006cd8:	683a      	ldr	r2, [r7, #0]
 8006cda:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8006cde:	2a01      	cmp	r2, #1
 8006ce0:	d101      	bne.n	8006ce6 <ETH_SetMACConfig+0x10e>
 8006ce2:	2208      	movs	r2, #8
 8006ce4:	e000      	b.n	8006ce8 <ETH_SetMACConfig+0x110>
 8006ce6:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8006ce8:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8006cea:	683a      	ldr	r2, [r7, #0]
 8006cec:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8006cf0:	2a01      	cmp	r2, #1
 8006cf2:	d101      	bne.n	8006cf8 <ETH_SetMACConfig+0x120>
 8006cf4:	2204      	movs	r2, #4
 8006cf6:	e000      	b.n	8006cfa <ETH_SetMACConfig+0x122>
 8006cf8:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8006cfa:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8006cfc:	683a      	ldr	r2, [r7, #0]
 8006cfe:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8006d02:	2a01      	cmp	r2, #1
 8006d04:	d101      	bne.n	8006d0a <ETH_SetMACConfig+0x132>
 8006d06:	2202      	movs	r2, #2
 8006d08:	e000      	b.n	8006d0c <ETH_SetMACConfig+0x134>
 8006d0a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8006d0c:	4313      	orrs	r3, r2
 8006d0e:	68fa      	ldr	r2, [r7, #12]
 8006d10:	4313      	orrs	r3, r2
 8006d12:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	68fa      	ldr	r2, [r7, #12]
 8006d1a:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	699b      	ldr	r3, [r3, #24]
 8006d22:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8006d24:	2001      	movs	r0, #1
 8006d26:	f7fe fb6d 	bl	8005404 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	68fa      	ldr	r2, [r7, #12]
 8006d30:	619a      	str	r2, [r3, #24]
}
 8006d32:	bf00      	nop
 8006d34:	3710      	adds	r7, #16
 8006d36:	46bd      	mov	sp, r7
 8006d38:	bd80      	pop	{r7, pc}
 8006d3a:	bf00      	nop
 8006d3c:	fd20810f 	.word	0xfd20810f

08006d40 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b084      	sub	sp, #16
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
 8006d48:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006d52:	699b      	ldr	r3, [r3, #24]
 8006d54:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8006d56:	68fa      	ldr	r2, [r7, #12]
 8006d58:	4b3d      	ldr	r3, [pc, #244]	@ (8006e50 <ETH_SetDMAConfig+0x110>)
 8006d5a:	4013      	ands	r3, r2
 8006d5c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	7b1b      	ldrb	r3, [r3, #12]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d102      	bne.n	8006d6c <ETH_SetDMAConfig+0x2c>
 8006d66:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8006d6a:	e000      	b.n	8006d6e <ETH_SetDMAConfig+0x2e>
 8006d6c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	7b5b      	ldrb	r3, [r3, #13]
 8006d72:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8006d74:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8006d76:	683a      	ldr	r2, [r7, #0]
 8006d78:	7f52      	ldrb	r2, [r2, #29]
 8006d7a:	2a00      	cmp	r2, #0
 8006d7c:	d102      	bne.n	8006d84 <ETH_SetDMAConfig+0x44>
 8006d7e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006d82:	e000      	b.n	8006d86 <ETH_SetDMAConfig+0x46>
 8006d84:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8006d86:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	7b9b      	ldrb	r3, [r3, #14]
 8006d8c:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8006d8e:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8006d90:	683b      	ldr	r3, [r7, #0]
 8006d92:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8006d94:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8006d96:	683b      	ldr	r3, [r7, #0]
 8006d98:	7f1b      	ldrb	r3, [r3, #28]
 8006d9a:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8006d9c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	7f9b      	ldrb	r3, [r3, #30]
 8006da2:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8006da4:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8006da6:	683b      	ldr	r3, [r7, #0]
 8006da8:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8006daa:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006db2:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8006db4:	4313      	orrs	r3, r2
 8006db6:	68fa      	ldr	r2, [r7, #12]
 8006db8:	4313      	orrs	r3, r2
 8006dba:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006dc4:	461a      	mov	r2, r3
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006dd2:	699b      	ldr	r3, [r3, #24]
 8006dd4:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8006dd6:	2001      	movs	r0, #1
 8006dd8:	f7fe fb14 	bl	8005404 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006de4:	461a      	mov	r2, r3
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8006dea:	683b      	ldr	r3, [r7, #0]
 8006dec:	791b      	ldrb	r3, [r3, #4]
 8006dee:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8006df4:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8006df6:	683b      	ldr	r3, [r7, #0]
 8006df8:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8006dfa:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8006dfc:	683b      	ldr	r3, [r7, #0]
 8006dfe:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8006e00:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006e08:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8006e0a:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8006e0c:	683b      	ldr	r3, [r7, #0]
 8006e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e10:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8006e12:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8006e14:	683b      	ldr	r3, [r7, #0]
 8006e16:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8006e18:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8006e1a:	687a      	ldr	r2, [r7, #4]
 8006e1c:	6812      	ldr	r2, [r2, #0]
 8006e1e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006e22:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006e26:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8006e34:	2001      	movs	r0, #1
 8006e36:	f7fe fae5 	bl	8005404 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006e42:	461a      	mov	r2, r3
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	6013      	str	r3, [r2, #0]
}
 8006e48:	bf00      	nop
 8006e4a:	3710      	adds	r7, #16
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	bd80      	pop	{r7, pc}
 8006e50:	f8de3f23 	.word	0xf8de3f23

08006e54 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b0a6      	sub	sp, #152	@ 0x98
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8006e5c:	2301      	movs	r3, #1
 8006e5e:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8006e62:	2301      	movs	r3, #1
 8006e64:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8006e68:	2300      	movs	r3, #0
 8006e6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8006e72:	2301      	movs	r3, #1
 8006e74:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8006e78:	2300      	movs	r3, #0
 8006e7a:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8006e7e:	2301      	movs	r3, #1
 8006e80:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8006e84:	2301      	movs	r3, #1
 8006e86:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8006e90:	2300      	movs	r3, #0
 8006e92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8006e96:	2300      	movs	r3, #0
 8006e98:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8006eaa:	2300      	movs	r3, #0
 8006eac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8006ebc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8006ec0:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8006ec2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006ec6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8006ec8:	2300      	movs	r3, #0
 8006eca:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8006ece:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8006ed2:	4619      	mov	r1, r3
 8006ed4:	6878      	ldr	r0, [r7, #4]
 8006ed6:	f7ff fe7f 	bl	8006bd8 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8006eda:	2301      	movs	r3, #1
 8006edc:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8006ede:	2301      	movs	r3, #1
 8006ee0:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8006ee8:	2301      	movs	r3, #1
 8006eea:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8006eec:	2300      	movs	r3, #0
 8006eee:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8006ef6:	2300      	movs	r3, #0
 8006ef8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8006efc:	2300      	movs	r3, #0
 8006efe:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8006f00:	2301      	movs	r3, #1
 8006f02:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8006f06:	2301      	movs	r3, #1
 8006f08:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8006f0a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006f0e:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8006f10:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8006f14:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8006f16:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006f1a:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8006f1c:	2301      	movs	r3, #1
 8006f1e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8006f22:	2300      	movs	r3, #0
 8006f24:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8006f26:	2300      	movs	r3, #0
 8006f28:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8006f2a:	f107 0308 	add.w	r3, r7, #8
 8006f2e:	4619      	mov	r1, r3
 8006f30:	6878      	ldr	r0, [r7, #4]
 8006f32:	f7ff ff05 	bl	8006d40 <ETH_SetDMAConfig>
}
 8006f36:	bf00      	nop
 8006f38:	3798      	adds	r7, #152	@ 0x98
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	bd80      	pop	{r7, pc}
	...

08006f40 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8006f40:	b480      	push	{r7}
 8006f42:	b087      	sub	sp, #28
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	60f8      	str	r0, [r7, #12]
 8006f48:	60b9      	str	r1, [r7, #8]
 8006f4a:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	3305      	adds	r3, #5
 8006f50:	781b      	ldrb	r3, [r3, #0]
 8006f52:	021b      	lsls	r3, r3, #8
 8006f54:	687a      	ldr	r2, [r7, #4]
 8006f56:	3204      	adds	r2, #4
 8006f58:	7812      	ldrb	r2, [r2, #0]
 8006f5a:	4313      	orrs	r3, r2
 8006f5c:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8006f5e:	68ba      	ldr	r2, [r7, #8]
 8006f60:	4b11      	ldr	r3, [pc, #68]	@ (8006fa8 <ETH_MACAddressConfig+0x68>)
 8006f62:	4413      	add	r3, r2
 8006f64:	461a      	mov	r2, r3
 8006f66:	697b      	ldr	r3, [r7, #20]
 8006f68:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	3303      	adds	r3, #3
 8006f6e:	781b      	ldrb	r3, [r3, #0]
 8006f70:	061a      	lsls	r2, r3, #24
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	3302      	adds	r3, #2
 8006f76:	781b      	ldrb	r3, [r3, #0]
 8006f78:	041b      	lsls	r3, r3, #16
 8006f7a:	431a      	orrs	r2, r3
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	3301      	adds	r3, #1
 8006f80:	781b      	ldrb	r3, [r3, #0]
 8006f82:	021b      	lsls	r3, r3, #8
 8006f84:	4313      	orrs	r3, r2
 8006f86:	687a      	ldr	r2, [r7, #4]
 8006f88:	7812      	ldrb	r2, [r2, #0]
 8006f8a:	4313      	orrs	r3, r2
 8006f8c:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8006f8e:	68ba      	ldr	r2, [r7, #8]
 8006f90:	4b06      	ldr	r3, [pc, #24]	@ (8006fac <ETH_MACAddressConfig+0x6c>)
 8006f92:	4413      	add	r3, r2
 8006f94:	461a      	mov	r2, r3
 8006f96:	697b      	ldr	r3, [r7, #20]
 8006f98:	6013      	str	r3, [r2, #0]
}
 8006f9a:	bf00      	nop
 8006f9c:	371c      	adds	r7, #28
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa4:	4770      	bx	lr
 8006fa6:	bf00      	nop
 8006fa8:	40028040 	.word	0x40028040
 8006fac:	40028044 	.word	0x40028044

08006fb0 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8006fb0:	b480      	push	{r7}
 8006fb2:	b085      	sub	sp, #20
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8006fb8:	2300      	movs	r3, #0
 8006fba:	60fb      	str	r3, [r7, #12]
 8006fbc:	e03e      	b.n	800703c <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	68d9      	ldr	r1, [r3, #12]
 8006fc2:	68fa      	ldr	r2, [r7, #12]
 8006fc4:	4613      	mov	r3, r2
 8006fc6:	009b      	lsls	r3, r3, #2
 8006fc8:	4413      	add	r3, r2
 8006fca:	00db      	lsls	r3, r3, #3
 8006fcc:	440b      	add	r3, r1
 8006fce:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8006fd0:	68bb      	ldr	r3, [r7, #8]
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8006fd6:	68bb      	ldr	r3, [r7, #8]
 8006fd8:	2200      	movs	r2, #0
 8006fda:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8006fdc:	68bb      	ldr	r3, [r7, #8]
 8006fde:	2200      	movs	r2, #0
 8006fe0:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8006fe2:	68bb      	ldr	r3, [r7, #8]
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8006fe8:	68b9      	ldr	r1, [r7, #8]
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	68fa      	ldr	r2, [r7, #12]
 8006fee:	3206      	adds	r2, #6
 8006ff0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8006ff4:	68bb      	ldr	r3, [r7, #8]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006ffc:	68bb      	ldr	r3, [r7, #8]
 8006ffe:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	2b02      	cmp	r3, #2
 8007004:	d80c      	bhi.n	8007020 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	68d9      	ldr	r1, [r3, #12]
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	1c5a      	adds	r2, r3, #1
 800700e:	4613      	mov	r3, r2
 8007010:	009b      	lsls	r3, r3, #2
 8007012:	4413      	add	r3, r2
 8007014:	00db      	lsls	r3, r3, #3
 8007016:	440b      	add	r3, r1
 8007018:	461a      	mov	r2, r3
 800701a:	68bb      	ldr	r3, [r7, #8]
 800701c:	60da      	str	r2, [r3, #12]
 800701e:	e004      	b.n	800702a <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	68db      	ldr	r3, [r3, #12]
 8007024:	461a      	mov	r2, r3
 8007026:	68bb      	ldr	r3, [r7, #8]
 8007028:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 800702a:	68bb      	ldr	r3, [r7, #8]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8007032:	68bb      	ldr	r3, [r7, #8]
 8007034:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	3301      	adds	r3, #1
 800703a:	60fb      	str	r3, [r7, #12]
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	2b03      	cmp	r3, #3
 8007040:	d9bd      	bls.n	8006fbe <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	2200      	movs	r2, #0
 8007046:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	68da      	ldr	r2, [r3, #12]
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007054:	611a      	str	r2, [r3, #16]
}
 8007056:	bf00      	nop
 8007058:	3714      	adds	r7, #20
 800705a:	46bd      	mov	sp, r7
 800705c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007060:	4770      	bx	lr

08007062 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8007062:	b480      	push	{r7}
 8007064:	b085      	sub	sp, #20
 8007066:	af00      	add	r7, sp, #0
 8007068:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800706a:	2300      	movs	r3, #0
 800706c:	60fb      	str	r3, [r7, #12]
 800706e:	e048      	b.n	8007102 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	6919      	ldr	r1, [r3, #16]
 8007074:	68fa      	ldr	r2, [r7, #12]
 8007076:	4613      	mov	r3, r2
 8007078:	009b      	lsls	r3, r3, #2
 800707a:	4413      	add	r3, r2
 800707c:	00db      	lsls	r3, r3, #3
 800707e:	440b      	add	r3, r1
 8007080:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8007082:	68bb      	ldr	r3, [r7, #8]
 8007084:	2200      	movs	r2, #0
 8007086:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8007088:	68bb      	ldr	r3, [r7, #8]
 800708a:	2200      	movs	r2, #0
 800708c:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 800708e:	68bb      	ldr	r3, [r7, #8]
 8007090:	2200      	movs	r2, #0
 8007092:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8007094:	68bb      	ldr	r3, [r7, #8]
 8007096:	2200      	movs	r2, #0
 8007098:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 800709a:	68bb      	ldr	r3, [r7, #8]
 800709c:	2200      	movs	r2, #0
 800709e:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 80070a0:	68bb      	ldr	r3, [r7, #8]
 80070a2:	2200      	movs	r2, #0
 80070a4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80070a6:	68bb      	ldr	r3, [r7, #8]
 80070a8:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80070ac:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	695b      	ldr	r3, [r3, #20]
 80070b2:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80070b6:	68bb      	ldr	r3, [r7, #8]
 80070b8:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80070ba:	68bb      	ldr	r3, [r7, #8]
 80070bc:	685b      	ldr	r3, [r3, #4]
 80070be:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80070c2:	68bb      	ldr	r3, [r7, #8]
 80070c4:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80070c6:	68b9      	ldr	r1, [r7, #8]
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	68fa      	ldr	r2, [r7, #12]
 80070cc:	3212      	adds	r2, #18
 80070ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	2b02      	cmp	r3, #2
 80070d6:	d80c      	bhi.n	80070f2 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	6919      	ldr	r1, [r3, #16]
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	1c5a      	adds	r2, r3, #1
 80070e0:	4613      	mov	r3, r2
 80070e2:	009b      	lsls	r3, r3, #2
 80070e4:	4413      	add	r3, r2
 80070e6:	00db      	lsls	r3, r3, #3
 80070e8:	440b      	add	r3, r1
 80070ea:	461a      	mov	r2, r3
 80070ec:	68bb      	ldr	r3, [r7, #8]
 80070ee:	60da      	str	r2, [r3, #12]
 80070f0:	e004      	b.n	80070fc <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	691b      	ldr	r3, [r3, #16]
 80070f6:	461a      	mov	r2, r3
 80070f8:	68bb      	ldr	r3, [r7, #8]
 80070fa:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	3301      	adds	r3, #1
 8007100:	60fb      	str	r3, [r7, #12]
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	2b03      	cmp	r3, #3
 8007106:	d9b3      	bls.n	8007070 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2200      	movs	r2, #0
 800710c:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	2200      	movs	r2, #0
 8007112:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2200      	movs	r2, #0
 8007118:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	2200      	movs	r2, #0
 800711e:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2200      	movs	r2, #0
 8007124:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	691a      	ldr	r2, [r3, #16]
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007132:	60da      	str	r2, [r3, #12]
}
 8007134:	bf00      	nop
 8007136:	3714      	adds	r7, #20
 8007138:	46bd      	mov	sp, r7
 800713a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713e:	4770      	bx	lr

08007140 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007140:	b480      	push	{r7}
 8007142:	b089      	sub	sp, #36	@ 0x24
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
 8007148:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800714a:	2300      	movs	r3, #0
 800714c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800714e:	2300      	movs	r3, #0
 8007150:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8007152:	2300      	movs	r3, #0
 8007154:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8007156:	2300      	movs	r3, #0
 8007158:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800715a:	2300      	movs	r3, #0
 800715c:	61fb      	str	r3, [r7, #28]
 800715e:	e175      	b.n	800744c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8007160:	2201      	movs	r2, #1
 8007162:	69fb      	ldr	r3, [r7, #28]
 8007164:	fa02 f303 	lsl.w	r3, r2, r3
 8007168:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800716a:	683b      	ldr	r3, [r7, #0]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	697a      	ldr	r2, [r7, #20]
 8007170:	4013      	ands	r3, r2
 8007172:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8007174:	693a      	ldr	r2, [r7, #16]
 8007176:	697b      	ldr	r3, [r7, #20]
 8007178:	429a      	cmp	r2, r3
 800717a:	f040 8164 	bne.w	8007446 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800717e:	683b      	ldr	r3, [r7, #0]
 8007180:	685b      	ldr	r3, [r3, #4]
 8007182:	f003 0303 	and.w	r3, r3, #3
 8007186:	2b01      	cmp	r3, #1
 8007188:	d005      	beq.n	8007196 <HAL_GPIO_Init+0x56>
 800718a:	683b      	ldr	r3, [r7, #0]
 800718c:	685b      	ldr	r3, [r3, #4]
 800718e:	f003 0303 	and.w	r3, r3, #3
 8007192:	2b02      	cmp	r3, #2
 8007194:	d130      	bne.n	80071f8 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	689b      	ldr	r3, [r3, #8]
 800719a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800719c:	69fb      	ldr	r3, [r7, #28]
 800719e:	005b      	lsls	r3, r3, #1
 80071a0:	2203      	movs	r2, #3
 80071a2:	fa02 f303 	lsl.w	r3, r2, r3
 80071a6:	43db      	mvns	r3, r3
 80071a8:	69ba      	ldr	r2, [r7, #24]
 80071aa:	4013      	ands	r3, r2
 80071ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80071ae:	683b      	ldr	r3, [r7, #0]
 80071b0:	68da      	ldr	r2, [r3, #12]
 80071b2:	69fb      	ldr	r3, [r7, #28]
 80071b4:	005b      	lsls	r3, r3, #1
 80071b6:	fa02 f303 	lsl.w	r3, r2, r3
 80071ba:	69ba      	ldr	r2, [r7, #24]
 80071bc:	4313      	orrs	r3, r2
 80071be:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	69ba      	ldr	r2, [r7, #24]
 80071c4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	685b      	ldr	r3, [r3, #4]
 80071ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80071cc:	2201      	movs	r2, #1
 80071ce:	69fb      	ldr	r3, [r7, #28]
 80071d0:	fa02 f303 	lsl.w	r3, r2, r3
 80071d4:	43db      	mvns	r3, r3
 80071d6:	69ba      	ldr	r2, [r7, #24]
 80071d8:	4013      	ands	r3, r2
 80071da:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80071dc:	683b      	ldr	r3, [r7, #0]
 80071de:	685b      	ldr	r3, [r3, #4]
 80071e0:	091b      	lsrs	r3, r3, #4
 80071e2:	f003 0201 	and.w	r2, r3, #1
 80071e6:	69fb      	ldr	r3, [r7, #28]
 80071e8:	fa02 f303 	lsl.w	r3, r2, r3
 80071ec:	69ba      	ldr	r2, [r7, #24]
 80071ee:	4313      	orrs	r3, r2
 80071f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	69ba      	ldr	r2, [r7, #24]
 80071f6:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80071f8:	683b      	ldr	r3, [r7, #0]
 80071fa:	685b      	ldr	r3, [r3, #4]
 80071fc:	f003 0303 	and.w	r3, r3, #3
 8007200:	2b03      	cmp	r3, #3
 8007202:	d017      	beq.n	8007234 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	68db      	ldr	r3, [r3, #12]
 8007208:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800720a:	69fb      	ldr	r3, [r7, #28]
 800720c:	005b      	lsls	r3, r3, #1
 800720e:	2203      	movs	r2, #3
 8007210:	fa02 f303 	lsl.w	r3, r2, r3
 8007214:	43db      	mvns	r3, r3
 8007216:	69ba      	ldr	r2, [r7, #24]
 8007218:	4013      	ands	r3, r2
 800721a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800721c:	683b      	ldr	r3, [r7, #0]
 800721e:	689a      	ldr	r2, [r3, #8]
 8007220:	69fb      	ldr	r3, [r7, #28]
 8007222:	005b      	lsls	r3, r3, #1
 8007224:	fa02 f303 	lsl.w	r3, r2, r3
 8007228:	69ba      	ldr	r2, [r7, #24]
 800722a:	4313      	orrs	r3, r2
 800722c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	69ba      	ldr	r2, [r7, #24]
 8007232:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007234:	683b      	ldr	r3, [r7, #0]
 8007236:	685b      	ldr	r3, [r3, #4]
 8007238:	f003 0303 	and.w	r3, r3, #3
 800723c:	2b02      	cmp	r3, #2
 800723e:	d123      	bne.n	8007288 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8007240:	69fb      	ldr	r3, [r7, #28]
 8007242:	08da      	lsrs	r2, r3, #3
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	3208      	adds	r2, #8
 8007248:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800724c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800724e:	69fb      	ldr	r3, [r7, #28]
 8007250:	f003 0307 	and.w	r3, r3, #7
 8007254:	009b      	lsls	r3, r3, #2
 8007256:	220f      	movs	r2, #15
 8007258:	fa02 f303 	lsl.w	r3, r2, r3
 800725c:	43db      	mvns	r3, r3
 800725e:	69ba      	ldr	r2, [r7, #24]
 8007260:	4013      	ands	r3, r2
 8007262:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	691a      	ldr	r2, [r3, #16]
 8007268:	69fb      	ldr	r3, [r7, #28]
 800726a:	f003 0307 	and.w	r3, r3, #7
 800726e:	009b      	lsls	r3, r3, #2
 8007270:	fa02 f303 	lsl.w	r3, r2, r3
 8007274:	69ba      	ldr	r2, [r7, #24]
 8007276:	4313      	orrs	r3, r2
 8007278:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800727a:	69fb      	ldr	r3, [r7, #28]
 800727c:	08da      	lsrs	r2, r3, #3
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	3208      	adds	r2, #8
 8007282:	69b9      	ldr	r1, [r7, #24]
 8007284:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800728e:	69fb      	ldr	r3, [r7, #28]
 8007290:	005b      	lsls	r3, r3, #1
 8007292:	2203      	movs	r2, #3
 8007294:	fa02 f303 	lsl.w	r3, r2, r3
 8007298:	43db      	mvns	r3, r3
 800729a:	69ba      	ldr	r2, [r7, #24]
 800729c:	4013      	ands	r3, r2
 800729e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	685b      	ldr	r3, [r3, #4]
 80072a4:	f003 0203 	and.w	r2, r3, #3
 80072a8:	69fb      	ldr	r3, [r7, #28]
 80072aa:	005b      	lsls	r3, r3, #1
 80072ac:	fa02 f303 	lsl.w	r3, r2, r3
 80072b0:	69ba      	ldr	r2, [r7, #24]
 80072b2:	4313      	orrs	r3, r2
 80072b4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	69ba      	ldr	r2, [r7, #24]
 80072ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80072bc:	683b      	ldr	r3, [r7, #0]
 80072be:	685b      	ldr	r3, [r3, #4]
 80072c0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	f000 80be 	beq.w	8007446 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80072ca:	4b66      	ldr	r3, [pc, #408]	@ (8007464 <HAL_GPIO_Init+0x324>)
 80072cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072ce:	4a65      	ldr	r2, [pc, #404]	@ (8007464 <HAL_GPIO_Init+0x324>)
 80072d0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80072d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80072d6:	4b63      	ldr	r3, [pc, #396]	@ (8007464 <HAL_GPIO_Init+0x324>)
 80072d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80072de:	60fb      	str	r3, [r7, #12]
 80072e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80072e2:	4a61      	ldr	r2, [pc, #388]	@ (8007468 <HAL_GPIO_Init+0x328>)
 80072e4:	69fb      	ldr	r3, [r7, #28]
 80072e6:	089b      	lsrs	r3, r3, #2
 80072e8:	3302      	adds	r3, #2
 80072ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80072ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80072f0:	69fb      	ldr	r3, [r7, #28]
 80072f2:	f003 0303 	and.w	r3, r3, #3
 80072f6:	009b      	lsls	r3, r3, #2
 80072f8:	220f      	movs	r2, #15
 80072fa:	fa02 f303 	lsl.w	r3, r2, r3
 80072fe:	43db      	mvns	r3, r3
 8007300:	69ba      	ldr	r2, [r7, #24]
 8007302:	4013      	ands	r3, r2
 8007304:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	4a58      	ldr	r2, [pc, #352]	@ (800746c <HAL_GPIO_Init+0x32c>)
 800730a:	4293      	cmp	r3, r2
 800730c:	d037      	beq.n	800737e <HAL_GPIO_Init+0x23e>
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	4a57      	ldr	r2, [pc, #348]	@ (8007470 <HAL_GPIO_Init+0x330>)
 8007312:	4293      	cmp	r3, r2
 8007314:	d031      	beq.n	800737a <HAL_GPIO_Init+0x23a>
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	4a56      	ldr	r2, [pc, #344]	@ (8007474 <HAL_GPIO_Init+0x334>)
 800731a:	4293      	cmp	r3, r2
 800731c:	d02b      	beq.n	8007376 <HAL_GPIO_Init+0x236>
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	4a55      	ldr	r2, [pc, #340]	@ (8007478 <HAL_GPIO_Init+0x338>)
 8007322:	4293      	cmp	r3, r2
 8007324:	d025      	beq.n	8007372 <HAL_GPIO_Init+0x232>
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	4a54      	ldr	r2, [pc, #336]	@ (800747c <HAL_GPIO_Init+0x33c>)
 800732a:	4293      	cmp	r3, r2
 800732c:	d01f      	beq.n	800736e <HAL_GPIO_Init+0x22e>
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	4a53      	ldr	r2, [pc, #332]	@ (8007480 <HAL_GPIO_Init+0x340>)
 8007332:	4293      	cmp	r3, r2
 8007334:	d019      	beq.n	800736a <HAL_GPIO_Init+0x22a>
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	4a52      	ldr	r2, [pc, #328]	@ (8007484 <HAL_GPIO_Init+0x344>)
 800733a:	4293      	cmp	r3, r2
 800733c:	d013      	beq.n	8007366 <HAL_GPIO_Init+0x226>
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	4a51      	ldr	r2, [pc, #324]	@ (8007488 <HAL_GPIO_Init+0x348>)
 8007342:	4293      	cmp	r3, r2
 8007344:	d00d      	beq.n	8007362 <HAL_GPIO_Init+0x222>
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	4a50      	ldr	r2, [pc, #320]	@ (800748c <HAL_GPIO_Init+0x34c>)
 800734a:	4293      	cmp	r3, r2
 800734c:	d007      	beq.n	800735e <HAL_GPIO_Init+0x21e>
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	4a4f      	ldr	r2, [pc, #316]	@ (8007490 <HAL_GPIO_Init+0x350>)
 8007352:	4293      	cmp	r3, r2
 8007354:	d101      	bne.n	800735a <HAL_GPIO_Init+0x21a>
 8007356:	2309      	movs	r3, #9
 8007358:	e012      	b.n	8007380 <HAL_GPIO_Init+0x240>
 800735a:	230a      	movs	r3, #10
 800735c:	e010      	b.n	8007380 <HAL_GPIO_Init+0x240>
 800735e:	2308      	movs	r3, #8
 8007360:	e00e      	b.n	8007380 <HAL_GPIO_Init+0x240>
 8007362:	2307      	movs	r3, #7
 8007364:	e00c      	b.n	8007380 <HAL_GPIO_Init+0x240>
 8007366:	2306      	movs	r3, #6
 8007368:	e00a      	b.n	8007380 <HAL_GPIO_Init+0x240>
 800736a:	2305      	movs	r3, #5
 800736c:	e008      	b.n	8007380 <HAL_GPIO_Init+0x240>
 800736e:	2304      	movs	r3, #4
 8007370:	e006      	b.n	8007380 <HAL_GPIO_Init+0x240>
 8007372:	2303      	movs	r3, #3
 8007374:	e004      	b.n	8007380 <HAL_GPIO_Init+0x240>
 8007376:	2302      	movs	r3, #2
 8007378:	e002      	b.n	8007380 <HAL_GPIO_Init+0x240>
 800737a:	2301      	movs	r3, #1
 800737c:	e000      	b.n	8007380 <HAL_GPIO_Init+0x240>
 800737e:	2300      	movs	r3, #0
 8007380:	69fa      	ldr	r2, [r7, #28]
 8007382:	f002 0203 	and.w	r2, r2, #3
 8007386:	0092      	lsls	r2, r2, #2
 8007388:	4093      	lsls	r3, r2
 800738a:	69ba      	ldr	r2, [r7, #24]
 800738c:	4313      	orrs	r3, r2
 800738e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8007390:	4935      	ldr	r1, [pc, #212]	@ (8007468 <HAL_GPIO_Init+0x328>)
 8007392:	69fb      	ldr	r3, [r7, #28]
 8007394:	089b      	lsrs	r3, r3, #2
 8007396:	3302      	adds	r3, #2
 8007398:	69ba      	ldr	r2, [r7, #24]
 800739a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800739e:	4b3d      	ldr	r3, [pc, #244]	@ (8007494 <HAL_GPIO_Init+0x354>)
 80073a0:	689b      	ldr	r3, [r3, #8]
 80073a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80073a4:	693b      	ldr	r3, [r7, #16]
 80073a6:	43db      	mvns	r3, r3
 80073a8:	69ba      	ldr	r2, [r7, #24]
 80073aa:	4013      	ands	r3, r2
 80073ac:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	685b      	ldr	r3, [r3, #4]
 80073b2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d003      	beq.n	80073c2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80073ba:	69ba      	ldr	r2, [r7, #24]
 80073bc:	693b      	ldr	r3, [r7, #16]
 80073be:	4313      	orrs	r3, r2
 80073c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80073c2:	4a34      	ldr	r2, [pc, #208]	@ (8007494 <HAL_GPIO_Init+0x354>)
 80073c4:	69bb      	ldr	r3, [r7, #24]
 80073c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80073c8:	4b32      	ldr	r3, [pc, #200]	@ (8007494 <HAL_GPIO_Init+0x354>)
 80073ca:	68db      	ldr	r3, [r3, #12]
 80073cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80073ce:	693b      	ldr	r3, [r7, #16]
 80073d0:	43db      	mvns	r3, r3
 80073d2:	69ba      	ldr	r2, [r7, #24]
 80073d4:	4013      	ands	r3, r2
 80073d6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80073d8:	683b      	ldr	r3, [r7, #0]
 80073da:	685b      	ldr	r3, [r3, #4]
 80073dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d003      	beq.n	80073ec <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80073e4:	69ba      	ldr	r2, [r7, #24]
 80073e6:	693b      	ldr	r3, [r7, #16]
 80073e8:	4313      	orrs	r3, r2
 80073ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80073ec:	4a29      	ldr	r2, [pc, #164]	@ (8007494 <HAL_GPIO_Init+0x354>)
 80073ee:	69bb      	ldr	r3, [r7, #24]
 80073f0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80073f2:	4b28      	ldr	r3, [pc, #160]	@ (8007494 <HAL_GPIO_Init+0x354>)
 80073f4:	685b      	ldr	r3, [r3, #4]
 80073f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80073f8:	693b      	ldr	r3, [r7, #16]
 80073fa:	43db      	mvns	r3, r3
 80073fc:	69ba      	ldr	r2, [r7, #24]
 80073fe:	4013      	ands	r3, r2
 8007400:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8007402:	683b      	ldr	r3, [r7, #0]
 8007404:	685b      	ldr	r3, [r3, #4]
 8007406:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800740a:	2b00      	cmp	r3, #0
 800740c:	d003      	beq.n	8007416 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800740e:	69ba      	ldr	r2, [r7, #24]
 8007410:	693b      	ldr	r3, [r7, #16]
 8007412:	4313      	orrs	r3, r2
 8007414:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007416:	4a1f      	ldr	r2, [pc, #124]	@ (8007494 <HAL_GPIO_Init+0x354>)
 8007418:	69bb      	ldr	r3, [r7, #24]
 800741a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800741c:	4b1d      	ldr	r3, [pc, #116]	@ (8007494 <HAL_GPIO_Init+0x354>)
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007422:	693b      	ldr	r3, [r7, #16]
 8007424:	43db      	mvns	r3, r3
 8007426:	69ba      	ldr	r2, [r7, #24]
 8007428:	4013      	ands	r3, r2
 800742a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800742c:	683b      	ldr	r3, [r7, #0]
 800742e:	685b      	ldr	r3, [r3, #4]
 8007430:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007434:	2b00      	cmp	r3, #0
 8007436:	d003      	beq.n	8007440 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8007438:	69ba      	ldr	r2, [r7, #24]
 800743a:	693b      	ldr	r3, [r7, #16]
 800743c:	4313      	orrs	r3, r2
 800743e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007440:	4a14      	ldr	r2, [pc, #80]	@ (8007494 <HAL_GPIO_Init+0x354>)
 8007442:	69bb      	ldr	r3, [r7, #24]
 8007444:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8007446:	69fb      	ldr	r3, [r7, #28]
 8007448:	3301      	adds	r3, #1
 800744a:	61fb      	str	r3, [r7, #28]
 800744c:	69fb      	ldr	r3, [r7, #28]
 800744e:	2b0f      	cmp	r3, #15
 8007450:	f67f ae86 	bls.w	8007160 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8007454:	bf00      	nop
 8007456:	bf00      	nop
 8007458:	3724      	adds	r7, #36	@ 0x24
 800745a:	46bd      	mov	sp, r7
 800745c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007460:	4770      	bx	lr
 8007462:	bf00      	nop
 8007464:	40023800 	.word	0x40023800
 8007468:	40013800 	.word	0x40013800
 800746c:	40020000 	.word	0x40020000
 8007470:	40020400 	.word	0x40020400
 8007474:	40020800 	.word	0x40020800
 8007478:	40020c00 	.word	0x40020c00
 800747c:	40021000 	.word	0x40021000
 8007480:	40021400 	.word	0x40021400
 8007484:	40021800 	.word	0x40021800
 8007488:	40021c00 	.word	0x40021c00
 800748c:	40022000 	.word	0x40022000
 8007490:	40022400 	.word	0x40022400
 8007494:	40013c00 	.word	0x40013c00

08007498 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8007498:	b480      	push	{r7}
 800749a:	b087      	sub	sp, #28
 800749c:	af00      	add	r7, sp, #0
 800749e:	6078      	str	r0, [r7, #4]
 80074a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 80074a2:	2300      	movs	r3, #0
 80074a4:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 80074a6:	2300      	movs	r3, #0
 80074a8:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 80074aa:	2300      	movs	r3, #0
 80074ac:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80074ae:	2300      	movs	r3, #0
 80074b0:	617b      	str	r3, [r7, #20]
 80074b2:	e0d9      	b.n	8007668 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80074b4:	2201      	movs	r2, #1
 80074b6:	697b      	ldr	r3, [r7, #20]
 80074b8:	fa02 f303 	lsl.w	r3, r2, r3
 80074bc:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80074be:	683a      	ldr	r2, [r7, #0]
 80074c0:	693b      	ldr	r3, [r7, #16]
 80074c2:	4013      	ands	r3, r2
 80074c4:	60fb      	str	r3, [r7, #12]

    if (iocurrent == ioposition)
 80074c6:	68fa      	ldr	r2, [r7, #12]
 80074c8:	693b      	ldr	r3, [r7, #16]
 80074ca:	429a      	cmp	r2, r3
 80074cc:	f040 80c9 	bne.w	8007662 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 80074d0:	4a6b      	ldr	r2, [pc, #428]	@ (8007680 <HAL_GPIO_DeInit+0x1e8>)
 80074d2:	697b      	ldr	r3, [r7, #20]
 80074d4:	089b      	lsrs	r3, r3, #2
 80074d6:	3302      	adds	r3, #2
 80074d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80074dc:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 80074de:	697b      	ldr	r3, [r7, #20]
 80074e0:	f003 0303 	and.w	r3, r3, #3
 80074e4:	009b      	lsls	r3, r3, #2
 80074e6:	220f      	movs	r2, #15
 80074e8:	fa02 f303 	lsl.w	r3, r2, r3
 80074ec:	68ba      	ldr	r2, [r7, #8]
 80074ee:	4013      	ands	r3, r2
 80074f0:	60bb      	str	r3, [r7, #8]
      if (tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	4a63      	ldr	r2, [pc, #396]	@ (8007684 <HAL_GPIO_DeInit+0x1ec>)
 80074f6:	4293      	cmp	r3, r2
 80074f8:	d037      	beq.n	800756a <HAL_GPIO_DeInit+0xd2>
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	4a62      	ldr	r2, [pc, #392]	@ (8007688 <HAL_GPIO_DeInit+0x1f0>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d031      	beq.n	8007566 <HAL_GPIO_DeInit+0xce>
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	4a61      	ldr	r2, [pc, #388]	@ (800768c <HAL_GPIO_DeInit+0x1f4>)
 8007506:	4293      	cmp	r3, r2
 8007508:	d02b      	beq.n	8007562 <HAL_GPIO_DeInit+0xca>
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	4a60      	ldr	r2, [pc, #384]	@ (8007690 <HAL_GPIO_DeInit+0x1f8>)
 800750e:	4293      	cmp	r3, r2
 8007510:	d025      	beq.n	800755e <HAL_GPIO_DeInit+0xc6>
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	4a5f      	ldr	r2, [pc, #380]	@ (8007694 <HAL_GPIO_DeInit+0x1fc>)
 8007516:	4293      	cmp	r3, r2
 8007518:	d01f      	beq.n	800755a <HAL_GPIO_DeInit+0xc2>
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	4a5e      	ldr	r2, [pc, #376]	@ (8007698 <HAL_GPIO_DeInit+0x200>)
 800751e:	4293      	cmp	r3, r2
 8007520:	d019      	beq.n	8007556 <HAL_GPIO_DeInit+0xbe>
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	4a5d      	ldr	r2, [pc, #372]	@ (800769c <HAL_GPIO_DeInit+0x204>)
 8007526:	4293      	cmp	r3, r2
 8007528:	d013      	beq.n	8007552 <HAL_GPIO_DeInit+0xba>
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	4a5c      	ldr	r2, [pc, #368]	@ (80076a0 <HAL_GPIO_DeInit+0x208>)
 800752e:	4293      	cmp	r3, r2
 8007530:	d00d      	beq.n	800754e <HAL_GPIO_DeInit+0xb6>
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	4a5b      	ldr	r2, [pc, #364]	@ (80076a4 <HAL_GPIO_DeInit+0x20c>)
 8007536:	4293      	cmp	r3, r2
 8007538:	d007      	beq.n	800754a <HAL_GPIO_DeInit+0xb2>
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	4a5a      	ldr	r2, [pc, #360]	@ (80076a8 <HAL_GPIO_DeInit+0x210>)
 800753e:	4293      	cmp	r3, r2
 8007540:	d101      	bne.n	8007546 <HAL_GPIO_DeInit+0xae>
 8007542:	2309      	movs	r3, #9
 8007544:	e012      	b.n	800756c <HAL_GPIO_DeInit+0xd4>
 8007546:	230a      	movs	r3, #10
 8007548:	e010      	b.n	800756c <HAL_GPIO_DeInit+0xd4>
 800754a:	2308      	movs	r3, #8
 800754c:	e00e      	b.n	800756c <HAL_GPIO_DeInit+0xd4>
 800754e:	2307      	movs	r3, #7
 8007550:	e00c      	b.n	800756c <HAL_GPIO_DeInit+0xd4>
 8007552:	2306      	movs	r3, #6
 8007554:	e00a      	b.n	800756c <HAL_GPIO_DeInit+0xd4>
 8007556:	2305      	movs	r3, #5
 8007558:	e008      	b.n	800756c <HAL_GPIO_DeInit+0xd4>
 800755a:	2304      	movs	r3, #4
 800755c:	e006      	b.n	800756c <HAL_GPIO_DeInit+0xd4>
 800755e:	2303      	movs	r3, #3
 8007560:	e004      	b.n	800756c <HAL_GPIO_DeInit+0xd4>
 8007562:	2302      	movs	r3, #2
 8007564:	e002      	b.n	800756c <HAL_GPIO_DeInit+0xd4>
 8007566:	2301      	movs	r3, #1
 8007568:	e000      	b.n	800756c <HAL_GPIO_DeInit+0xd4>
 800756a:	2300      	movs	r3, #0
 800756c:	697a      	ldr	r2, [r7, #20]
 800756e:	f002 0203 	and.w	r2, r2, #3
 8007572:	0092      	lsls	r2, r2, #2
 8007574:	4093      	lsls	r3, r2
 8007576:	68ba      	ldr	r2, [r7, #8]
 8007578:	429a      	cmp	r2, r3
 800757a:	d132      	bne.n	80075e2 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800757c:	4b4b      	ldr	r3, [pc, #300]	@ (80076ac <HAL_GPIO_DeInit+0x214>)
 800757e:	681a      	ldr	r2, [r3, #0]
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	43db      	mvns	r3, r3
 8007584:	4949      	ldr	r1, [pc, #292]	@ (80076ac <HAL_GPIO_DeInit+0x214>)
 8007586:	4013      	ands	r3, r2
 8007588:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800758a:	4b48      	ldr	r3, [pc, #288]	@ (80076ac <HAL_GPIO_DeInit+0x214>)
 800758c:	685a      	ldr	r2, [r3, #4]
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	43db      	mvns	r3, r3
 8007592:	4946      	ldr	r1, [pc, #280]	@ (80076ac <HAL_GPIO_DeInit+0x214>)
 8007594:	4013      	ands	r3, r2
 8007596:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8007598:	4b44      	ldr	r3, [pc, #272]	@ (80076ac <HAL_GPIO_DeInit+0x214>)
 800759a:	68da      	ldr	r2, [r3, #12]
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	43db      	mvns	r3, r3
 80075a0:	4942      	ldr	r1, [pc, #264]	@ (80076ac <HAL_GPIO_DeInit+0x214>)
 80075a2:	4013      	ands	r3, r2
 80075a4:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80075a6:	4b41      	ldr	r3, [pc, #260]	@ (80076ac <HAL_GPIO_DeInit+0x214>)
 80075a8:	689a      	ldr	r2, [r3, #8]
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	43db      	mvns	r3, r3
 80075ae:	493f      	ldr	r1, [pc, #252]	@ (80076ac <HAL_GPIO_DeInit+0x214>)
 80075b0:	4013      	ands	r3, r2
 80075b2:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 80075b4:	697b      	ldr	r3, [r7, #20]
 80075b6:	f003 0303 	and.w	r3, r3, #3
 80075ba:	009b      	lsls	r3, r3, #2
 80075bc:	220f      	movs	r2, #15
 80075be:	fa02 f303 	lsl.w	r3, r2, r3
 80075c2:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 80075c4:	4a2e      	ldr	r2, [pc, #184]	@ (8007680 <HAL_GPIO_DeInit+0x1e8>)
 80075c6:	697b      	ldr	r3, [r7, #20]
 80075c8:	089b      	lsrs	r3, r3, #2
 80075ca:	3302      	adds	r3, #2
 80075cc:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80075d0:	68bb      	ldr	r3, [r7, #8]
 80075d2:	43da      	mvns	r2, r3
 80075d4:	482a      	ldr	r0, [pc, #168]	@ (8007680 <HAL_GPIO_DeInit+0x1e8>)
 80075d6:	697b      	ldr	r3, [r7, #20]
 80075d8:	089b      	lsrs	r3, r3, #2
 80075da:	400a      	ands	r2, r1
 80075dc:	3302      	adds	r3, #2
 80075de:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681a      	ldr	r2, [r3, #0]
 80075e6:	697b      	ldr	r3, [r7, #20]
 80075e8:	005b      	lsls	r3, r3, #1
 80075ea:	2103      	movs	r1, #3
 80075ec:	fa01 f303 	lsl.w	r3, r1, r3
 80075f0:	43db      	mvns	r3, r3
 80075f2:	401a      	ands	r2, r3
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80075f8:	697b      	ldr	r3, [r7, #20]
 80075fa:	08da      	lsrs	r2, r3, #3
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	3208      	adds	r2, #8
 8007600:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007604:	697b      	ldr	r3, [r7, #20]
 8007606:	f003 0307 	and.w	r3, r3, #7
 800760a:	009b      	lsls	r3, r3, #2
 800760c:	220f      	movs	r2, #15
 800760e:	fa02 f303 	lsl.w	r3, r2, r3
 8007612:	43db      	mvns	r3, r3
 8007614:	697a      	ldr	r2, [r7, #20]
 8007616:	08d2      	lsrs	r2, r2, #3
 8007618:	4019      	ands	r1, r3
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	3208      	adds	r2, #8
 800761e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	68da      	ldr	r2, [r3, #12]
 8007626:	697b      	ldr	r3, [r7, #20]
 8007628:	005b      	lsls	r3, r3, #1
 800762a:	2103      	movs	r1, #3
 800762c:	fa01 f303 	lsl.w	r3, r1, r3
 8007630:	43db      	mvns	r3, r3
 8007632:	401a      	ands	r2, r3
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	685a      	ldr	r2, [r3, #4]
 800763c:	2101      	movs	r1, #1
 800763e:	697b      	ldr	r3, [r7, #20]
 8007640:	fa01 f303 	lsl.w	r3, r1, r3
 8007644:	43db      	mvns	r3, r3
 8007646:	401a      	ands	r2, r3
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	689a      	ldr	r2, [r3, #8]
 8007650:	697b      	ldr	r3, [r7, #20]
 8007652:	005b      	lsls	r3, r3, #1
 8007654:	2103      	movs	r1, #3
 8007656:	fa01 f303 	lsl.w	r3, r1, r3
 800765a:	43db      	mvns	r3, r3
 800765c:	401a      	ands	r2, r3
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	609a      	str	r2, [r3, #8]
  for (position = 0; position < GPIO_NUMBER; position++)
 8007662:	697b      	ldr	r3, [r7, #20]
 8007664:	3301      	adds	r3, #1
 8007666:	617b      	str	r3, [r7, #20]
 8007668:	697b      	ldr	r3, [r7, #20]
 800766a:	2b0f      	cmp	r3, #15
 800766c:	f67f af22 	bls.w	80074b4 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8007670:	bf00      	nop
 8007672:	bf00      	nop
 8007674:	371c      	adds	r7, #28
 8007676:	46bd      	mov	sp, r7
 8007678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767c:	4770      	bx	lr
 800767e:	bf00      	nop
 8007680:	40013800 	.word	0x40013800
 8007684:	40020000 	.word	0x40020000
 8007688:	40020400 	.word	0x40020400
 800768c:	40020800 	.word	0x40020800
 8007690:	40020c00 	.word	0x40020c00
 8007694:	40021000 	.word	0x40021000
 8007698:	40021400 	.word	0x40021400
 800769c:	40021800 	.word	0x40021800
 80076a0:	40021c00 	.word	0x40021c00
 80076a4:	40022000 	.word	0x40022000
 80076a8:	40022400 	.word	0x40022400
 80076ac:	40013c00 	.word	0x40013c00

080076b0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80076b0:	b480      	push	{r7}
 80076b2:	b085      	sub	sp, #20
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]
 80076b8:	460b      	mov	r3, r1
 80076ba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	691a      	ldr	r2, [r3, #16]
 80076c0:	887b      	ldrh	r3, [r7, #2]
 80076c2:	4013      	ands	r3, r2
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d002      	beq.n	80076ce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80076c8:	2301      	movs	r3, #1
 80076ca:	73fb      	strb	r3, [r7, #15]
 80076cc:	e001      	b.n	80076d2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80076ce:	2300      	movs	r3, #0
 80076d0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80076d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80076d4:	4618      	mov	r0, r3
 80076d6:	3714      	adds	r7, #20
 80076d8:	46bd      	mov	sp, r7
 80076da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076de:	4770      	bx	lr

080076e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80076e0:	b480      	push	{r7}
 80076e2:	b083      	sub	sp, #12
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
 80076e8:	460b      	mov	r3, r1
 80076ea:	807b      	strh	r3, [r7, #2]
 80076ec:	4613      	mov	r3, r2
 80076ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80076f0:	787b      	ldrb	r3, [r7, #1]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d003      	beq.n	80076fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80076f6:	887a      	ldrh	r2, [r7, #2]
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80076fc:	e003      	b.n	8007706 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80076fe:	887b      	ldrh	r3, [r7, #2]
 8007700:	041a      	lsls	r2, r3, #16
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	619a      	str	r2, [r3, #24]
}
 8007706:	bf00      	nop
 8007708:	370c      	adds	r7, #12
 800770a:	46bd      	mov	sp, r7
 800770c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007710:	4770      	bx	lr

08007712 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8007712:	b580      	push	{r7, lr}
 8007714:	b086      	sub	sp, #24
 8007716:	af02      	add	r7, sp, #8
 8007718:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	2b00      	cmp	r3, #0
 800771e:	d101      	bne.n	8007724 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8007720:	2301      	movs	r3, #1
 8007722:	e059      	b.n	80077d8 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8007730:	b2db      	uxtb	r3, r3
 8007732:	2b00      	cmp	r3, #0
 8007734:	d106      	bne.n	8007744 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	2200      	movs	r2, #0
 800773a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 800773e:	6878      	ldr	r0, [r7, #4]
 8007740:	f00f ff1c 	bl	801757c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2203      	movs	r2, #3
 8007748:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007752:	d102      	bne.n	800775a <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2200      	movs	r2, #0
 8007758:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	4618      	mov	r0, r3
 8007760:	f009 fdab 	bl	80112ba <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	6818      	ldr	r0, [r3, #0]
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	7c1a      	ldrb	r2, [r3, #16]
 800776c:	f88d 2000 	strb.w	r2, [sp]
 8007770:	3304      	adds	r3, #4
 8007772:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007774:	f009 fd36 	bl	80111e4 <USB_CoreInit>
 8007778:	4603      	mov	r3, r0
 800777a:	2b00      	cmp	r3, #0
 800777c:	d005      	beq.n	800778a <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	2202      	movs	r2, #2
 8007782:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8007786:	2301      	movs	r3, #1
 8007788:	e026      	b.n	80077d8 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	2101      	movs	r1, #1
 8007790:	4618      	mov	r0, r3
 8007792:	f009 fda3 	bl	80112dc <USB_SetCurrentMode>
 8007796:	4603      	mov	r3, r0
 8007798:	2b00      	cmp	r3, #0
 800779a:	d005      	beq.n	80077a8 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	2202      	movs	r2, #2
 80077a0:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80077a4:	2301      	movs	r3, #1
 80077a6:	e017      	b.n	80077d8 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	6818      	ldr	r0, [r3, #0]
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	7c1a      	ldrb	r2, [r3, #16]
 80077b0:	f88d 2000 	strb.w	r2, [sp]
 80077b4:	3304      	adds	r3, #4
 80077b6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80077b8:	f009 ff4c 	bl	8011654 <USB_HostInit>
 80077bc:	4603      	mov	r3, r0
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d005      	beq.n	80077ce <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2202      	movs	r2, #2
 80077c6:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80077ca:	2301      	movs	r3, #1
 80077cc:	e004      	b.n	80077d8 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	2201      	movs	r2, #1
 80077d2:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 80077d6:	2300      	movs	r3, #0
}
 80077d8:	4618      	mov	r0, r3
 80077da:	3710      	adds	r7, #16
 80077dc:	46bd      	mov	sp, r7
 80077de:	bd80      	pop	{r7, pc}

080077e0 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80077e0:	b590      	push	{r4, r7, lr}
 80077e2:	b08b      	sub	sp, #44	@ 0x2c
 80077e4:	af04      	add	r7, sp, #16
 80077e6:	6078      	str	r0, [r7, #4]
 80077e8:	4608      	mov	r0, r1
 80077ea:	4611      	mov	r1, r2
 80077ec:	461a      	mov	r2, r3
 80077ee:	4603      	mov	r3, r0
 80077f0:	70fb      	strb	r3, [r7, #3]
 80077f2:	460b      	mov	r3, r1
 80077f4:	70bb      	strb	r3, [r7, #2]
 80077f6:	4613      	mov	r3, r2
 80077f8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 80077fa:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80077fc:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8007804:	2b01      	cmp	r3, #1
 8007806:	d101      	bne.n	800780c <HAL_HCD_HC_Init+0x2c>
 8007808:	2302      	movs	r3, #2
 800780a:	e09d      	b.n	8007948 <HAL_HCD_HC_Init+0x168>
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	2201      	movs	r2, #1
 8007810:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8007814:	78fa      	ldrb	r2, [r7, #3]
 8007816:	6879      	ldr	r1, [r7, #4]
 8007818:	4613      	mov	r3, r2
 800781a:	011b      	lsls	r3, r3, #4
 800781c:	1a9b      	subs	r3, r3, r2
 800781e:	009b      	lsls	r3, r3, #2
 8007820:	440b      	add	r3, r1
 8007822:	3319      	adds	r3, #25
 8007824:	2200      	movs	r2, #0
 8007826:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8007828:	78fa      	ldrb	r2, [r7, #3]
 800782a:	6879      	ldr	r1, [r7, #4]
 800782c:	4613      	mov	r3, r2
 800782e:	011b      	lsls	r3, r3, #4
 8007830:	1a9b      	subs	r3, r3, r2
 8007832:	009b      	lsls	r3, r3, #2
 8007834:	440b      	add	r3, r1
 8007836:	3314      	adds	r3, #20
 8007838:	787a      	ldrb	r2, [r7, #1]
 800783a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800783c:	78fa      	ldrb	r2, [r7, #3]
 800783e:	6879      	ldr	r1, [r7, #4]
 8007840:	4613      	mov	r3, r2
 8007842:	011b      	lsls	r3, r3, #4
 8007844:	1a9b      	subs	r3, r3, r2
 8007846:	009b      	lsls	r3, r3, #2
 8007848:	440b      	add	r3, r1
 800784a:	3315      	adds	r3, #21
 800784c:	78fa      	ldrb	r2, [r7, #3]
 800784e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8007850:	78fa      	ldrb	r2, [r7, #3]
 8007852:	6879      	ldr	r1, [r7, #4]
 8007854:	4613      	mov	r3, r2
 8007856:	011b      	lsls	r3, r3, #4
 8007858:	1a9b      	subs	r3, r3, r2
 800785a:	009b      	lsls	r3, r3, #2
 800785c:	440b      	add	r3, r1
 800785e:	3326      	adds	r3, #38	@ 0x26
 8007860:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8007864:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8007866:	78fa      	ldrb	r2, [r7, #3]
 8007868:	78bb      	ldrb	r3, [r7, #2]
 800786a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800786e:	b2d8      	uxtb	r0, r3
 8007870:	6879      	ldr	r1, [r7, #4]
 8007872:	4613      	mov	r3, r2
 8007874:	011b      	lsls	r3, r3, #4
 8007876:	1a9b      	subs	r3, r3, r2
 8007878:	009b      	lsls	r3, r3, #2
 800787a:	440b      	add	r3, r1
 800787c:	3316      	adds	r3, #22
 800787e:	4602      	mov	r2, r0
 8007880:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8007882:	78fb      	ldrb	r3, [r7, #3]
 8007884:	4619      	mov	r1, r3
 8007886:	6878      	ldr	r0, [r7, #4]
 8007888:	f000 fba4 	bl	8007fd4 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 800788c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007890:	2b00      	cmp	r3, #0
 8007892:	da0a      	bge.n	80078aa <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8007894:	78fa      	ldrb	r2, [r7, #3]
 8007896:	6879      	ldr	r1, [r7, #4]
 8007898:	4613      	mov	r3, r2
 800789a:	011b      	lsls	r3, r3, #4
 800789c:	1a9b      	subs	r3, r3, r2
 800789e:	009b      	lsls	r3, r3, #2
 80078a0:	440b      	add	r3, r1
 80078a2:	3317      	adds	r3, #23
 80078a4:	2201      	movs	r2, #1
 80078a6:	701a      	strb	r2, [r3, #0]
 80078a8:	e009      	b.n	80078be <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80078aa:	78fa      	ldrb	r2, [r7, #3]
 80078ac:	6879      	ldr	r1, [r7, #4]
 80078ae:	4613      	mov	r3, r2
 80078b0:	011b      	lsls	r3, r3, #4
 80078b2:	1a9b      	subs	r3, r3, r2
 80078b4:	009b      	lsls	r3, r3, #2
 80078b6:	440b      	add	r3, r1
 80078b8:	3317      	adds	r3, #23
 80078ba:	2200      	movs	r2, #0
 80078bc:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	4618      	mov	r0, r3
 80078c4:	f00a f81e 	bl	8011904 <USB_GetHostSpeed>
 80078c8:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 80078ca:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80078ce:	2b01      	cmp	r3, #1
 80078d0:	d10b      	bne.n	80078ea <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 80078d2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80078d6:	2b01      	cmp	r3, #1
 80078d8:	d107      	bne.n	80078ea <HAL_HCD_HC_Init+0x10a>
 80078da:	693b      	ldr	r3, [r7, #16]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d104      	bne.n	80078ea <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 80078e0:	697b      	ldr	r3, [r7, #20]
 80078e2:	2bbc      	cmp	r3, #188	@ 0xbc
 80078e4:	d901      	bls.n	80078ea <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 80078e6:	23bc      	movs	r3, #188	@ 0xbc
 80078e8:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 80078ea:	78fa      	ldrb	r2, [r7, #3]
 80078ec:	6879      	ldr	r1, [r7, #4]
 80078ee:	4613      	mov	r3, r2
 80078f0:	011b      	lsls	r3, r3, #4
 80078f2:	1a9b      	subs	r3, r3, r2
 80078f4:	009b      	lsls	r3, r3, #2
 80078f6:	440b      	add	r3, r1
 80078f8:	3318      	adds	r3, #24
 80078fa:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80078fe:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8007900:	78fa      	ldrb	r2, [r7, #3]
 8007902:	697b      	ldr	r3, [r7, #20]
 8007904:	b298      	uxth	r0, r3
 8007906:	6879      	ldr	r1, [r7, #4]
 8007908:	4613      	mov	r3, r2
 800790a:	011b      	lsls	r3, r3, #4
 800790c:	1a9b      	subs	r3, r3, r2
 800790e:	009b      	lsls	r3, r3, #2
 8007910:	440b      	add	r3, r1
 8007912:	3328      	adds	r3, #40	@ 0x28
 8007914:	4602      	mov	r2, r0
 8007916:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	6818      	ldr	r0, [r3, #0]
 800791c:	697b      	ldr	r3, [r7, #20]
 800791e:	b29b      	uxth	r3, r3
 8007920:	787c      	ldrb	r4, [r7, #1]
 8007922:	78ba      	ldrb	r2, [r7, #2]
 8007924:	78f9      	ldrb	r1, [r7, #3]
 8007926:	9302      	str	r3, [sp, #8]
 8007928:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800792c:	9301      	str	r3, [sp, #4]
 800792e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007932:	9300      	str	r3, [sp, #0]
 8007934:	4623      	mov	r3, r4
 8007936:	f00a f80d 	bl	8011954 <USB_HC_Init>
 800793a:	4603      	mov	r3, r0
 800793c:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	2200      	movs	r2, #0
 8007942:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8007946:	7bfb      	ldrb	r3, [r7, #15]
}
 8007948:	4618      	mov	r0, r3
 800794a:	371c      	adds	r7, #28
 800794c:	46bd      	mov	sp, r7
 800794e:	bd90      	pop	{r4, r7, pc}

08007950 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8007950:	b580      	push	{r7, lr}
 8007952:	b082      	sub	sp, #8
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
 8007958:	4608      	mov	r0, r1
 800795a:	4611      	mov	r1, r2
 800795c:	461a      	mov	r2, r3
 800795e:	4603      	mov	r3, r0
 8007960:	70fb      	strb	r3, [r7, #3]
 8007962:	460b      	mov	r3, r1
 8007964:	70bb      	strb	r3, [r7, #2]
 8007966:	4613      	mov	r3, r2
 8007968:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800796a:	78fa      	ldrb	r2, [r7, #3]
 800796c:	6879      	ldr	r1, [r7, #4]
 800796e:	4613      	mov	r3, r2
 8007970:	011b      	lsls	r3, r3, #4
 8007972:	1a9b      	subs	r3, r3, r2
 8007974:	009b      	lsls	r3, r3, #2
 8007976:	440b      	add	r3, r1
 8007978:	3317      	adds	r3, #23
 800797a:	78ba      	ldrb	r2, [r7, #2]
 800797c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 800797e:	78fa      	ldrb	r2, [r7, #3]
 8007980:	6879      	ldr	r1, [r7, #4]
 8007982:	4613      	mov	r3, r2
 8007984:	011b      	lsls	r3, r3, #4
 8007986:	1a9b      	subs	r3, r3, r2
 8007988:	009b      	lsls	r3, r3, #2
 800798a:	440b      	add	r3, r1
 800798c:	3326      	adds	r3, #38	@ 0x26
 800798e:	787a      	ldrb	r2, [r7, #1]
 8007990:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8007992:	7c3b      	ldrb	r3, [r7, #16]
 8007994:	2b00      	cmp	r3, #0
 8007996:	d114      	bne.n	80079c2 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8007998:	78fa      	ldrb	r2, [r7, #3]
 800799a:	6879      	ldr	r1, [r7, #4]
 800799c:	4613      	mov	r3, r2
 800799e:	011b      	lsls	r3, r3, #4
 80079a0:	1a9b      	subs	r3, r3, r2
 80079a2:	009b      	lsls	r3, r3, #2
 80079a4:	440b      	add	r3, r1
 80079a6:	332a      	adds	r3, #42	@ 0x2a
 80079a8:	2203      	movs	r2, #3
 80079aa:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80079ac:	78fa      	ldrb	r2, [r7, #3]
 80079ae:	6879      	ldr	r1, [r7, #4]
 80079b0:	4613      	mov	r3, r2
 80079b2:	011b      	lsls	r3, r3, #4
 80079b4:	1a9b      	subs	r3, r3, r2
 80079b6:	009b      	lsls	r3, r3, #2
 80079b8:	440b      	add	r3, r1
 80079ba:	3319      	adds	r3, #25
 80079bc:	7f3a      	ldrb	r2, [r7, #28]
 80079be:	701a      	strb	r2, [r3, #0]
 80079c0:	e009      	b.n	80079d6 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80079c2:	78fa      	ldrb	r2, [r7, #3]
 80079c4:	6879      	ldr	r1, [r7, #4]
 80079c6:	4613      	mov	r3, r2
 80079c8:	011b      	lsls	r3, r3, #4
 80079ca:	1a9b      	subs	r3, r3, r2
 80079cc:	009b      	lsls	r3, r3, #2
 80079ce:	440b      	add	r3, r1
 80079d0:	332a      	adds	r3, #42	@ 0x2a
 80079d2:	2202      	movs	r2, #2
 80079d4:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80079d6:	787b      	ldrb	r3, [r7, #1]
 80079d8:	2b03      	cmp	r3, #3
 80079da:	f200 8102 	bhi.w	8007be2 <HAL_HCD_HC_SubmitRequest+0x292>
 80079de:	a201      	add	r2, pc, #4	@ (adr r2, 80079e4 <HAL_HCD_HC_SubmitRequest+0x94>)
 80079e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079e4:	080079f5 	.word	0x080079f5
 80079e8:	08007bcd 	.word	0x08007bcd
 80079ec:	08007ab9 	.word	0x08007ab9
 80079f0:	08007b43 	.word	0x08007b43
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 80079f4:	7c3b      	ldrb	r3, [r7, #16]
 80079f6:	2b01      	cmp	r3, #1
 80079f8:	f040 80f5 	bne.w	8007be6 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 80079fc:	78bb      	ldrb	r3, [r7, #2]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d12d      	bne.n	8007a5e <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8007a02:	8b3b      	ldrh	r3, [r7, #24]
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d109      	bne.n	8007a1c <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8007a08:	78fa      	ldrb	r2, [r7, #3]
 8007a0a:	6879      	ldr	r1, [r7, #4]
 8007a0c:	4613      	mov	r3, r2
 8007a0e:	011b      	lsls	r3, r3, #4
 8007a10:	1a9b      	subs	r3, r3, r2
 8007a12:	009b      	lsls	r3, r3, #2
 8007a14:	440b      	add	r3, r1
 8007a16:	333d      	adds	r3, #61	@ 0x3d
 8007a18:	2201      	movs	r2, #1
 8007a1a:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8007a1c:	78fa      	ldrb	r2, [r7, #3]
 8007a1e:	6879      	ldr	r1, [r7, #4]
 8007a20:	4613      	mov	r3, r2
 8007a22:	011b      	lsls	r3, r3, #4
 8007a24:	1a9b      	subs	r3, r3, r2
 8007a26:	009b      	lsls	r3, r3, #2
 8007a28:	440b      	add	r3, r1
 8007a2a:	333d      	adds	r3, #61	@ 0x3d
 8007a2c:	781b      	ldrb	r3, [r3, #0]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d10a      	bne.n	8007a48 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007a32:	78fa      	ldrb	r2, [r7, #3]
 8007a34:	6879      	ldr	r1, [r7, #4]
 8007a36:	4613      	mov	r3, r2
 8007a38:	011b      	lsls	r3, r3, #4
 8007a3a:	1a9b      	subs	r3, r3, r2
 8007a3c:	009b      	lsls	r3, r3, #2
 8007a3e:	440b      	add	r3, r1
 8007a40:	332a      	adds	r3, #42	@ 0x2a
 8007a42:	2200      	movs	r2, #0
 8007a44:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8007a46:	e0ce      	b.n	8007be6 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007a48:	78fa      	ldrb	r2, [r7, #3]
 8007a4a:	6879      	ldr	r1, [r7, #4]
 8007a4c:	4613      	mov	r3, r2
 8007a4e:	011b      	lsls	r3, r3, #4
 8007a50:	1a9b      	subs	r3, r3, r2
 8007a52:	009b      	lsls	r3, r3, #2
 8007a54:	440b      	add	r3, r1
 8007a56:	332a      	adds	r3, #42	@ 0x2a
 8007a58:	2202      	movs	r2, #2
 8007a5a:	701a      	strb	r2, [r3, #0]
      break;
 8007a5c:	e0c3      	b.n	8007be6 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8007a5e:	78fa      	ldrb	r2, [r7, #3]
 8007a60:	6879      	ldr	r1, [r7, #4]
 8007a62:	4613      	mov	r3, r2
 8007a64:	011b      	lsls	r3, r3, #4
 8007a66:	1a9b      	subs	r3, r3, r2
 8007a68:	009b      	lsls	r3, r3, #2
 8007a6a:	440b      	add	r3, r1
 8007a6c:	331a      	adds	r3, #26
 8007a6e:	781b      	ldrb	r3, [r3, #0]
 8007a70:	2b01      	cmp	r3, #1
 8007a72:	f040 80b8 	bne.w	8007be6 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8007a76:	78fa      	ldrb	r2, [r7, #3]
 8007a78:	6879      	ldr	r1, [r7, #4]
 8007a7a:	4613      	mov	r3, r2
 8007a7c:	011b      	lsls	r3, r3, #4
 8007a7e:	1a9b      	subs	r3, r3, r2
 8007a80:	009b      	lsls	r3, r3, #2
 8007a82:	440b      	add	r3, r1
 8007a84:	333c      	adds	r3, #60	@ 0x3c
 8007a86:	781b      	ldrb	r3, [r3, #0]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d10a      	bne.n	8007aa2 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007a8c:	78fa      	ldrb	r2, [r7, #3]
 8007a8e:	6879      	ldr	r1, [r7, #4]
 8007a90:	4613      	mov	r3, r2
 8007a92:	011b      	lsls	r3, r3, #4
 8007a94:	1a9b      	subs	r3, r3, r2
 8007a96:	009b      	lsls	r3, r3, #2
 8007a98:	440b      	add	r3, r1
 8007a9a:	332a      	adds	r3, #42	@ 0x2a
 8007a9c:	2200      	movs	r2, #0
 8007a9e:	701a      	strb	r2, [r3, #0]
      break;
 8007aa0:	e0a1      	b.n	8007be6 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007aa2:	78fa      	ldrb	r2, [r7, #3]
 8007aa4:	6879      	ldr	r1, [r7, #4]
 8007aa6:	4613      	mov	r3, r2
 8007aa8:	011b      	lsls	r3, r3, #4
 8007aaa:	1a9b      	subs	r3, r3, r2
 8007aac:	009b      	lsls	r3, r3, #2
 8007aae:	440b      	add	r3, r1
 8007ab0:	332a      	adds	r3, #42	@ 0x2a
 8007ab2:	2202      	movs	r2, #2
 8007ab4:	701a      	strb	r2, [r3, #0]
      break;
 8007ab6:	e096      	b.n	8007be6 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8007ab8:	78bb      	ldrb	r3, [r7, #2]
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d120      	bne.n	8007b00 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8007abe:	78fa      	ldrb	r2, [r7, #3]
 8007ac0:	6879      	ldr	r1, [r7, #4]
 8007ac2:	4613      	mov	r3, r2
 8007ac4:	011b      	lsls	r3, r3, #4
 8007ac6:	1a9b      	subs	r3, r3, r2
 8007ac8:	009b      	lsls	r3, r3, #2
 8007aca:	440b      	add	r3, r1
 8007acc:	333d      	adds	r3, #61	@ 0x3d
 8007ace:	781b      	ldrb	r3, [r3, #0]
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d10a      	bne.n	8007aea <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007ad4:	78fa      	ldrb	r2, [r7, #3]
 8007ad6:	6879      	ldr	r1, [r7, #4]
 8007ad8:	4613      	mov	r3, r2
 8007ada:	011b      	lsls	r3, r3, #4
 8007adc:	1a9b      	subs	r3, r3, r2
 8007ade:	009b      	lsls	r3, r3, #2
 8007ae0:	440b      	add	r3, r1
 8007ae2:	332a      	adds	r3, #42	@ 0x2a
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8007ae8:	e07e      	b.n	8007be8 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007aea:	78fa      	ldrb	r2, [r7, #3]
 8007aec:	6879      	ldr	r1, [r7, #4]
 8007aee:	4613      	mov	r3, r2
 8007af0:	011b      	lsls	r3, r3, #4
 8007af2:	1a9b      	subs	r3, r3, r2
 8007af4:	009b      	lsls	r3, r3, #2
 8007af6:	440b      	add	r3, r1
 8007af8:	332a      	adds	r3, #42	@ 0x2a
 8007afa:	2202      	movs	r2, #2
 8007afc:	701a      	strb	r2, [r3, #0]
      break;
 8007afe:	e073      	b.n	8007be8 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8007b00:	78fa      	ldrb	r2, [r7, #3]
 8007b02:	6879      	ldr	r1, [r7, #4]
 8007b04:	4613      	mov	r3, r2
 8007b06:	011b      	lsls	r3, r3, #4
 8007b08:	1a9b      	subs	r3, r3, r2
 8007b0a:	009b      	lsls	r3, r3, #2
 8007b0c:	440b      	add	r3, r1
 8007b0e:	333c      	adds	r3, #60	@ 0x3c
 8007b10:	781b      	ldrb	r3, [r3, #0]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d10a      	bne.n	8007b2c <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007b16:	78fa      	ldrb	r2, [r7, #3]
 8007b18:	6879      	ldr	r1, [r7, #4]
 8007b1a:	4613      	mov	r3, r2
 8007b1c:	011b      	lsls	r3, r3, #4
 8007b1e:	1a9b      	subs	r3, r3, r2
 8007b20:	009b      	lsls	r3, r3, #2
 8007b22:	440b      	add	r3, r1
 8007b24:	332a      	adds	r3, #42	@ 0x2a
 8007b26:	2200      	movs	r2, #0
 8007b28:	701a      	strb	r2, [r3, #0]
      break;
 8007b2a:	e05d      	b.n	8007be8 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007b2c:	78fa      	ldrb	r2, [r7, #3]
 8007b2e:	6879      	ldr	r1, [r7, #4]
 8007b30:	4613      	mov	r3, r2
 8007b32:	011b      	lsls	r3, r3, #4
 8007b34:	1a9b      	subs	r3, r3, r2
 8007b36:	009b      	lsls	r3, r3, #2
 8007b38:	440b      	add	r3, r1
 8007b3a:	332a      	adds	r3, #42	@ 0x2a
 8007b3c:	2202      	movs	r2, #2
 8007b3e:	701a      	strb	r2, [r3, #0]
      break;
 8007b40:	e052      	b.n	8007be8 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8007b42:	78bb      	ldrb	r3, [r7, #2]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d120      	bne.n	8007b8a <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8007b48:	78fa      	ldrb	r2, [r7, #3]
 8007b4a:	6879      	ldr	r1, [r7, #4]
 8007b4c:	4613      	mov	r3, r2
 8007b4e:	011b      	lsls	r3, r3, #4
 8007b50:	1a9b      	subs	r3, r3, r2
 8007b52:	009b      	lsls	r3, r3, #2
 8007b54:	440b      	add	r3, r1
 8007b56:	333d      	adds	r3, #61	@ 0x3d
 8007b58:	781b      	ldrb	r3, [r3, #0]
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d10a      	bne.n	8007b74 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007b5e:	78fa      	ldrb	r2, [r7, #3]
 8007b60:	6879      	ldr	r1, [r7, #4]
 8007b62:	4613      	mov	r3, r2
 8007b64:	011b      	lsls	r3, r3, #4
 8007b66:	1a9b      	subs	r3, r3, r2
 8007b68:	009b      	lsls	r3, r3, #2
 8007b6a:	440b      	add	r3, r1
 8007b6c:	332a      	adds	r3, #42	@ 0x2a
 8007b6e:	2200      	movs	r2, #0
 8007b70:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8007b72:	e039      	b.n	8007be8 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007b74:	78fa      	ldrb	r2, [r7, #3]
 8007b76:	6879      	ldr	r1, [r7, #4]
 8007b78:	4613      	mov	r3, r2
 8007b7a:	011b      	lsls	r3, r3, #4
 8007b7c:	1a9b      	subs	r3, r3, r2
 8007b7e:	009b      	lsls	r3, r3, #2
 8007b80:	440b      	add	r3, r1
 8007b82:	332a      	adds	r3, #42	@ 0x2a
 8007b84:	2202      	movs	r2, #2
 8007b86:	701a      	strb	r2, [r3, #0]
      break;
 8007b88:	e02e      	b.n	8007be8 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8007b8a:	78fa      	ldrb	r2, [r7, #3]
 8007b8c:	6879      	ldr	r1, [r7, #4]
 8007b8e:	4613      	mov	r3, r2
 8007b90:	011b      	lsls	r3, r3, #4
 8007b92:	1a9b      	subs	r3, r3, r2
 8007b94:	009b      	lsls	r3, r3, #2
 8007b96:	440b      	add	r3, r1
 8007b98:	333c      	adds	r3, #60	@ 0x3c
 8007b9a:	781b      	ldrb	r3, [r3, #0]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d10a      	bne.n	8007bb6 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007ba0:	78fa      	ldrb	r2, [r7, #3]
 8007ba2:	6879      	ldr	r1, [r7, #4]
 8007ba4:	4613      	mov	r3, r2
 8007ba6:	011b      	lsls	r3, r3, #4
 8007ba8:	1a9b      	subs	r3, r3, r2
 8007baa:	009b      	lsls	r3, r3, #2
 8007bac:	440b      	add	r3, r1
 8007bae:	332a      	adds	r3, #42	@ 0x2a
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	701a      	strb	r2, [r3, #0]
      break;
 8007bb4:	e018      	b.n	8007be8 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007bb6:	78fa      	ldrb	r2, [r7, #3]
 8007bb8:	6879      	ldr	r1, [r7, #4]
 8007bba:	4613      	mov	r3, r2
 8007bbc:	011b      	lsls	r3, r3, #4
 8007bbe:	1a9b      	subs	r3, r3, r2
 8007bc0:	009b      	lsls	r3, r3, #2
 8007bc2:	440b      	add	r3, r1
 8007bc4:	332a      	adds	r3, #42	@ 0x2a
 8007bc6:	2202      	movs	r2, #2
 8007bc8:	701a      	strb	r2, [r3, #0]
      break;
 8007bca:	e00d      	b.n	8007be8 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007bcc:	78fa      	ldrb	r2, [r7, #3]
 8007bce:	6879      	ldr	r1, [r7, #4]
 8007bd0:	4613      	mov	r3, r2
 8007bd2:	011b      	lsls	r3, r3, #4
 8007bd4:	1a9b      	subs	r3, r3, r2
 8007bd6:	009b      	lsls	r3, r3, #2
 8007bd8:	440b      	add	r3, r1
 8007bda:	332a      	adds	r3, #42	@ 0x2a
 8007bdc:	2200      	movs	r2, #0
 8007bde:	701a      	strb	r2, [r3, #0]
      break;
 8007be0:	e002      	b.n	8007be8 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8007be2:	bf00      	nop
 8007be4:	e000      	b.n	8007be8 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8007be6:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8007be8:	78fa      	ldrb	r2, [r7, #3]
 8007bea:	6879      	ldr	r1, [r7, #4]
 8007bec:	4613      	mov	r3, r2
 8007bee:	011b      	lsls	r3, r3, #4
 8007bf0:	1a9b      	subs	r3, r3, r2
 8007bf2:	009b      	lsls	r3, r3, #2
 8007bf4:	440b      	add	r3, r1
 8007bf6:	332c      	adds	r3, #44	@ 0x2c
 8007bf8:	697a      	ldr	r2, [r7, #20]
 8007bfa:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8007bfc:	78fa      	ldrb	r2, [r7, #3]
 8007bfe:	8b39      	ldrh	r1, [r7, #24]
 8007c00:	6878      	ldr	r0, [r7, #4]
 8007c02:	4613      	mov	r3, r2
 8007c04:	011b      	lsls	r3, r3, #4
 8007c06:	1a9b      	subs	r3, r3, r2
 8007c08:	009b      	lsls	r3, r3, #2
 8007c0a:	4403      	add	r3, r0
 8007c0c:	3334      	adds	r3, #52	@ 0x34
 8007c0e:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8007c10:	78fa      	ldrb	r2, [r7, #3]
 8007c12:	6879      	ldr	r1, [r7, #4]
 8007c14:	4613      	mov	r3, r2
 8007c16:	011b      	lsls	r3, r3, #4
 8007c18:	1a9b      	subs	r3, r3, r2
 8007c1a:	009b      	lsls	r3, r3, #2
 8007c1c:	440b      	add	r3, r1
 8007c1e:	334c      	adds	r3, #76	@ 0x4c
 8007c20:	2200      	movs	r2, #0
 8007c22:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8007c24:	78fa      	ldrb	r2, [r7, #3]
 8007c26:	6879      	ldr	r1, [r7, #4]
 8007c28:	4613      	mov	r3, r2
 8007c2a:	011b      	lsls	r3, r3, #4
 8007c2c:	1a9b      	subs	r3, r3, r2
 8007c2e:	009b      	lsls	r3, r3, #2
 8007c30:	440b      	add	r3, r1
 8007c32:	3338      	adds	r3, #56	@ 0x38
 8007c34:	2200      	movs	r2, #0
 8007c36:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8007c38:	78fa      	ldrb	r2, [r7, #3]
 8007c3a:	6879      	ldr	r1, [r7, #4]
 8007c3c:	4613      	mov	r3, r2
 8007c3e:	011b      	lsls	r3, r3, #4
 8007c40:	1a9b      	subs	r3, r3, r2
 8007c42:	009b      	lsls	r3, r3, #2
 8007c44:	440b      	add	r3, r1
 8007c46:	3315      	adds	r3, #21
 8007c48:	78fa      	ldrb	r2, [r7, #3]
 8007c4a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8007c4c:	78fa      	ldrb	r2, [r7, #3]
 8007c4e:	6879      	ldr	r1, [r7, #4]
 8007c50:	4613      	mov	r3, r2
 8007c52:	011b      	lsls	r3, r3, #4
 8007c54:	1a9b      	subs	r3, r3, r2
 8007c56:	009b      	lsls	r3, r3, #2
 8007c58:	440b      	add	r3, r1
 8007c5a:	334d      	adds	r3, #77	@ 0x4d
 8007c5c:	2200      	movs	r2, #0
 8007c5e:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	6818      	ldr	r0, [r3, #0]
 8007c64:	78fa      	ldrb	r2, [r7, #3]
 8007c66:	4613      	mov	r3, r2
 8007c68:	011b      	lsls	r3, r3, #4
 8007c6a:	1a9b      	subs	r3, r3, r2
 8007c6c:	009b      	lsls	r3, r3, #2
 8007c6e:	3310      	adds	r3, #16
 8007c70:	687a      	ldr	r2, [r7, #4]
 8007c72:	4413      	add	r3, r2
 8007c74:	1d19      	adds	r1, r3, #4
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	799b      	ldrb	r3, [r3, #6]
 8007c7a:	461a      	mov	r2, r3
 8007c7c:	f009 ff96 	bl	8011bac <USB_HC_StartXfer>
 8007c80:	4603      	mov	r3, r0
}
 8007c82:	4618      	mov	r0, r3
 8007c84:	3708      	adds	r7, #8
 8007c86:	46bd      	mov	sp, r7
 8007c88:	bd80      	pop	{r7, pc}
 8007c8a:	bf00      	nop

08007c8c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8007c8c:	b580      	push	{r7, lr}
 8007c8e:	b086      	sub	sp, #24
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c9a:	693b      	ldr	r3, [r7, #16]
 8007c9c:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	f009 fc90 	bl	80115c8 <USB_GetMode>
 8007ca8:	4603      	mov	r3, r0
 8007caa:	2b01      	cmp	r3, #1
 8007cac:	f040 80fb 	bne.w	8007ea6 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	f009 fc53 	bl	8011560 <USB_ReadInterrupts>
 8007cba:	4603      	mov	r3, r0
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	f000 80f1 	beq.w	8007ea4 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	f009 fc4a 	bl	8011560 <USB_ReadInterrupts>
 8007ccc:	4603      	mov	r3, r0
 8007cce:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007cd2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007cd6:	d104      	bne.n	8007ce2 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8007ce0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	f009 fc3a 	bl	8011560 <USB_ReadInterrupts>
 8007cec:	4603      	mov	r3, r0
 8007cee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007cf2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007cf6:	d104      	bne.n	8007d02 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007d00:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	4618      	mov	r0, r3
 8007d08:	f009 fc2a 	bl	8011560 <USB_ReadInterrupts>
 8007d0c:	4603      	mov	r3, r0
 8007d0e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007d12:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007d16:	d104      	bne.n	8007d22 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8007d20:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	4618      	mov	r0, r3
 8007d28:	f009 fc1a 	bl	8011560 <USB_ReadInterrupts>
 8007d2c:	4603      	mov	r3, r0
 8007d2e:	f003 0302 	and.w	r3, r3, #2
 8007d32:	2b02      	cmp	r3, #2
 8007d34:	d103      	bne.n	8007d3e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	2202      	movs	r2, #2
 8007d3c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	4618      	mov	r0, r3
 8007d44:	f009 fc0c 	bl	8011560 <USB_ReadInterrupts>
 8007d48:	4603      	mov	r3, r0
 8007d4a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007d4e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007d52:	d120      	bne.n	8007d96 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8007d5c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	f003 0301 	and.w	r3, r3, #1
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d113      	bne.n	8007d96 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8007d6e:	2110      	movs	r1, #16
 8007d70:	6938      	ldr	r0, [r7, #16]
 8007d72:	f009 faff 	bl	8011374 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8007d76:	6938      	ldr	r0, [r7, #16]
 8007d78:	f009 fb2e 	bl	80113d8 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	7a5b      	ldrb	r3, [r3, #9]
 8007d80:	2b02      	cmp	r3, #2
 8007d82:	d105      	bne.n	8007d90 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	2101      	movs	r1, #1
 8007d8a:	4618      	mov	r0, r3
 8007d8c:	f009 fd1a 	bl	80117c4 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8007d90:	6878      	ldr	r0, [r7, #4]
 8007d92:	f00f fc65 	bl	8017660 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	f009 fbe0 	bl	8011560 <USB_ReadInterrupts>
 8007da0:	4603      	mov	r3, r0
 8007da2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007da6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007daa:	d102      	bne.n	8007db2 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8007dac:	6878      	ldr	r0, [r7, #4]
 8007dae:	f001 fd4d 	bl	800984c <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	4618      	mov	r0, r3
 8007db8:	f009 fbd2 	bl	8011560 <USB_ReadInterrupts>
 8007dbc:	4603      	mov	r3, r0
 8007dbe:	f003 0308 	and.w	r3, r3, #8
 8007dc2:	2b08      	cmp	r3, #8
 8007dc4:	d106      	bne.n	8007dd4 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8007dc6:	6878      	ldr	r0, [r7, #4]
 8007dc8:	f00f fc2e 	bl	8017628 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	2208      	movs	r2, #8
 8007dd2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	4618      	mov	r0, r3
 8007dda:	f009 fbc1 	bl	8011560 <USB_ReadInterrupts>
 8007dde:	4603      	mov	r3, r0
 8007de0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007de4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007de8:	d139      	bne.n	8007e5e <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	4618      	mov	r0, r3
 8007df0:	f00a f956 	bl	80120a0 <USB_HC_ReadInterrupt>
 8007df4:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8007df6:	2300      	movs	r3, #0
 8007df8:	617b      	str	r3, [r7, #20]
 8007dfa:	e025      	b.n	8007e48 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8007dfc:	697b      	ldr	r3, [r7, #20]
 8007dfe:	f003 030f 	and.w	r3, r3, #15
 8007e02:	68ba      	ldr	r2, [r7, #8]
 8007e04:	fa22 f303 	lsr.w	r3, r2, r3
 8007e08:	f003 0301 	and.w	r3, r3, #1
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d018      	beq.n	8007e42 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8007e10:	697b      	ldr	r3, [r7, #20]
 8007e12:	015a      	lsls	r2, r3, #5
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	4413      	add	r3, r2
 8007e18:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007e22:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007e26:	d106      	bne.n	8007e36 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8007e28:	697b      	ldr	r3, [r7, #20]
 8007e2a:	b2db      	uxtb	r3, r3
 8007e2c:	4619      	mov	r1, r3
 8007e2e:	6878      	ldr	r0, [r7, #4]
 8007e30:	f000 f905 	bl	800803e <HCD_HC_IN_IRQHandler>
 8007e34:	e005      	b.n	8007e42 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8007e36:	697b      	ldr	r3, [r7, #20]
 8007e38:	b2db      	uxtb	r3, r3
 8007e3a:	4619      	mov	r1, r3
 8007e3c:	6878      	ldr	r0, [r7, #4]
 8007e3e:	f000 ff67 	bl	8008d10 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8007e42:	697b      	ldr	r3, [r7, #20]
 8007e44:	3301      	adds	r3, #1
 8007e46:	617b      	str	r3, [r7, #20]
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	795b      	ldrb	r3, [r3, #5]
 8007e4c:	461a      	mov	r2, r3
 8007e4e:	697b      	ldr	r3, [r7, #20]
 8007e50:	4293      	cmp	r3, r2
 8007e52:	d3d3      	bcc.n	8007dfc <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8007e5c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	4618      	mov	r0, r3
 8007e64:	f009 fb7c 	bl	8011560 <USB_ReadInterrupts>
 8007e68:	4603      	mov	r3, r0
 8007e6a:	f003 0310 	and.w	r3, r3, #16
 8007e6e:	2b10      	cmp	r3, #16
 8007e70:	d101      	bne.n	8007e76 <HAL_HCD_IRQHandler+0x1ea>
 8007e72:	2301      	movs	r3, #1
 8007e74:	e000      	b.n	8007e78 <HAL_HCD_IRQHandler+0x1ec>
 8007e76:	2300      	movs	r3, #0
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d014      	beq.n	8007ea6 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	699a      	ldr	r2, [r3, #24]
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	f022 0210 	bic.w	r2, r2, #16
 8007e8a:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8007e8c:	6878      	ldr	r0, [r7, #4]
 8007e8e:	f001 fbfe 	bl	800968e <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	699a      	ldr	r2, [r3, #24]
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	f042 0210 	orr.w	r2, r2, #16
 8007ea0:	619a      	str	r2, [r3, #24]
 8007ea2:	e000      	b.n	8007ea6 <HAL_HCD_IRQHandler+0x21a>
      return;
 8007ea4:	bf00      	nop
    }
  }
}
 8007ea6:	3718      	adds	r7, #24
 8007ea8:	46bd      	mov	sp, r7
 8007eaa:	bd80      	pop	{r7, pc}

08007eac <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8007eac:	b580      	push	{r7, lr}
 8007eae:	b082      	sub	sp, #8
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8007eba:	2b01      	cmp	r3, #1
 8007ebc:	d101      	bne.n	8007ec2 <HAL_HCD_Start+0x16>
 8007ebe:	2302      	movs	r3, #2
 8007ec0:	e013      	b.n	8007eea <HAL_HCD_Start+0x3e>
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	2201      	movs	r2, #1
 8007ec6:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	2101      	movs	r1, #1
 8007ed0:	4618      	mov	r0, r3
 8007ed2:	f009 fcde 	bl	8011892 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	4618      	mov	r0, r3
 8007edc:	f009 f9dc 	bl	8011298 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8007ee8:	2300      	movs	r3, #0
}
 8007eea:	4618      	mov	r0, r3
 8007eec:	3708      	adds	r7, #8
 8007eee:	46bd      	mov	sp, r7
 8007ef0:	bd80      	pop	{r7, pc}

08007ef2 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8007ef2:	b580      	push	{r7, lr}
 8007ef4:	b082      	sub	sp, #8
 8007ef6:	af00      	add	r7, sp, #0
 8007ef8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8007f00:	2b01      	cmp	r3, #1
 8007f02:	d101      	bne.n	8007f08 <HAL_HCD_Stop+0x16>
 8007f04:	2302      	movs	r3, #2
 8007f06:	e00d      	b.n	8007f24 <HAL_HCD_Stop+0x32>
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	2201      	movs	r2, #1
 8007f0c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	4618      	mov	r0, r3
 8007f16:	f00a fa31 	bl	801237c <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	2200      	movs	r2, #0
 8007f1e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8007f22:	2300      	movs	r3, #0
}
 8007f24:	4618      	mov	r0, r3
 8007f26:	3708      	adds	r7, #8
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	bd80      	pop	{r7, pc}

08007f2c <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8007f2c:	b580      	push	{r7, lr}
 8007f2e:	b082      	sub	sp, #8
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	4618      	mov	r0, r3
 8007f3a:	f009 fc80 	bl	801183e <USB_ResetPort>
 8007f3e:	4603      	mov	r3, r0
}
 8007f40:	4618      	mov	r0, r3
 8007f42:	3708      	adds	r7, #8
 8007f44:	46bd      	mov	sp, r7
 8007f46:	bd80      	pop	{r7, pc}

08007f48 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8007f48:	b480      	push	{r7}
 8007f4a:	b083      	sub	sp, #12
 8007f4c:	af00      	add	r7, sp, #0
 8007f4e:	6078      	str	r0, [r7, #4]
 8007f50:	460b      	mov	r3, r1
 8007f52:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8007f54:	78fa      	ldrb	r2, [r7, #3]
 8007f56:	6879      	ldr	r1, [r7, #4]
 8007f58:	4613      	mov	r3, r2
 8007f5a:	011b      	lsls	r3, r3, #4
 8007f5c:	1a9b      	subs	r3, r3, r2
 8007f5e:	009b      	lsls	r3, r3, #2
 8007f60:	440b      	add	r3, r1
 8007f62:	334c      	adds	r3, #76	@ 0x4c
 8007f64:	781b      	ldrb	r3, [r3, #0]
}
 8007f66:	4618      	mov	r0, r3
 8007f68:	370c      	adds	r7, #12
 8007f6a:	46bd      	mov	sp, r7
 8007f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f70:	4770      	bx	lr

08007f72 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8007f72:	b480      	push	{r7}
 8007f74:	b083      	sub	sp, #12
 8007f76:	af00      	add	r7, sp, #0
 8007f78:	6078      	str	r0, [r7, #4]
 8007f7a:	460b      	mov	r3, r1
 8007f7c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8007f7e:	78fa      	ldrb	r2, [r7, #3]
 8007f80:	6879      	ldr	r1, [r7, #4]
 8007f82:	4613      	mov	r3, r2
 8007f84:	011b      	lsls	r3, r3, #4
 8007f86:	1a9b      	subs	r3, r3, r2
 8007f88:	009b      	lsls	r3, r3, #2
 8007f8a:	440b      	add	r3, r1
 8007f8c:	3338      	adds	r3, #56	@ 0x38
 8007f8e:	681b      	ldr	r3, [r3, #0]
}
 8007f90:	4618      	mov	r0, r3
 8007f92:	370c      	adds	r7, #12
 8007f94:	46bd      	mov	sp, r7
 8007f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9a:	4770      	bx	lr

08007f9c <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	b082      	sub	sp, #8
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	4618      	mov	r0, r3
 8007faa:	f009 fcc2 	bl	8011932 <USB_GetCurrentFrame>
 8007fae:	4603      	mov	r3, r0
}
 8007fb0:	4618      	mov	r0, r3
 8007fb2:	3708      	adds	r7, #8
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	bd80      	pop	{r7, pc}

08007fb8 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b082      	sub	sp, #8
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	f009 fc9d 	bl	8011904 <USB_GetHostSpeed>
 8007fca:	4603      	mov	r3, r0
}
 8007fcc:	4618      	mov	r0, r3
 8007fce:	3708      	adds	r7, #8
 8007fd0:	46bd      	mov	sp, r7
 8007fd2:	bd80      	pop	{r7, pc}

08007fd4 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8007fd4:	b480      	push	{r7}
 8007fd6:	b083      	sub	sp, #12
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
 8007fdc:	460b      	mov	r3, r1
 8007fde:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8007fe0:	78fa      	ldrb	r2, [r7, #3]
 8007fe2:	6879      	ldr	r1, [r7, #4]
 8007fe4:	4613      	mov	r3, r2
 8007fe6:	011b      	lsls	r3, r3, #4
 8007fe8:	1a9b      	subs	r3, r3, r2
 8007fea:	009b      	lsls	r3, r3, #2
 8007fec:	440b      	add	r3, r1
 8007fee:	331a      	adds	r3, #26
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8007ff4:	78fa      	ldrb	r2, [r7, #3]
 8007ff6:	6879      	ldr	r1, [r7, #4]
 8007ff8:	4613      	mov	r3, r2
 8007ffa:	011b      	lsls	r3, r3, #4
 8007ffc:	1a9b      	subs	r3, r3, r2
 8007ffe:	009b      	lsls	r3, r3, #2
 8008000:	440b      	add	r3, r1
 8008002:	331b      	adds	r3, #27
 8008004:	2200      	movs	r2, #0
 8008006:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8008008:	78fa      	ldrb	r2, [r7, #3]
 800800a:	6879      	ldr	r1, [r7, #4]
 800800c:	4613      	mov	r3, r2
 800800e:	011b      	lsls	r3, r3, #4
 8008010:	1a9b      	subs	r3, r3, r2
 8008012:	009b      	lsls	r3, r3, #2
 8008014:	440b      	add	r3, r1
 8008016:	3325      	adds	r3, #37	@ 0x25
 8008018:	2200      	movs	r2, #0
 800801a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 800801c:	78fa      	ldrb	r2, [r7, #3]
 800801e:	6879      	ldr	r1, [r7, #4]
 8008020:	4613      	mov	r3, r2
 8008022:	011b      	lsls	r3, r3, #4
 8008024:	1a9b      	subs	r3, r3, r2
 8008026:	009b      	lsls	r3, r3, #2
 8008028:	440b      	add	r3, r1
 800802a:	3324      	adds	r3, #36	@ 0x24
 800802c:	2200      	movs	r2, #0
 800802e:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8008030:	2300      	movs	r3, #0
}
 8008032:	4618      	mov	r0, r3
 8008034:	370c      	adds	r7, #12
 8008036:	46bd      	mov	sp, r7
 8008038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803c:	4770      	bx	lr

0800803e <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800803e:	b580      	push	{r7, lr}
 8008040:	b086      	sub	sp, #24
 8008042:	af00      	add	r7, sp, #0
 8008044:	6078      	str	r0, [r7, #4]
 8008046:	460b      	mov	r3, r1
 8008048:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008050:	697b      	ldr	r3, [r7, #20]
 8008052:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	78fa      	ldrb	r2, [r7, #3]
 800805a:	4611      	mov	r1, r2
 800805c:	4618      	mov	r0, r3
 800805e:	f009 fa92 	bl	8011586 <USB_ReadChInterrupts>
 8008062:	4603      	mov	r3, r0
 8008064:	f003 0304 	and.w	r3, r3, #4
 8008068:	2b04      	cmp	r3, #4
 800806a:	d11a      	bne.n	80080a2 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800806c:	78fb      	ldrb	r3, [r7, #3]
 800806e:	015a      	lsls	r2, r3, #5
 8008070:	693b      	ldr	r3, [r7, #16]
 8008072:	4413      	add	r3, r2
 8008074:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008078:	461a      	mov	r2, r3
 800807a:	2304      	movs	r3, #4
 800807c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800807e:	78fa      	ldrb	r2, [r7, #3]
 8008080:	6879      	ldr	r1, [r7, #4]
 8008082:	4613      	mov	r3, r2
 8008084:	011b      	lsls	r3, r3, #4
 8008086:	1a9b      	subs	r3, r3, r2
 8008088:	009b      	lsls	r3, r3, #2
 800808a:	440b      	add	r3, r1
 800808c:	334d      	adds	r3, #77	@ 0x4d
 800808e:	2207      	movs	r2, #7
 8008090:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	78fa      	ldrb	r2, [r7, #3]
 8008098:	4611      	mov	r1, r2
 800809a:	4618      	mov	r0, r3
 800809c:	f00a f811 	bl	80120c2 <USB_HC_Halt>
 80080a0:	e09e      	b.n	80081e0 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	78fa      	ldrb	r2, [r7, #3]
 80080a8:	4611      	mov	r1, r2
 80080aa:	4618      	mov	r0, r3
 80080ac:	f009 fa6b 	bl	8011586 <USB_ReadChInterrupts>
 80080b0:	4603      	mov	r3, r0
 80080b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80080b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80080ba:	d11b      	bne.n	80080f4 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 80080bc:	78fb      	ldrb	r3, [r7, #3]
 80080be:	015a      	lsls	r2, r3, #5
 80080c0:	693b      	ldr	r3, [r7, #16]
 80080c2:	4413      	add	r3, r2
 80080c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80080c8:	461a      	mov	r2, r3
 80080ca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80080ce:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 80080d0:	78fa      	ldrb	r2, [r7, #3]
 80080d2:	6879      	ldr	r1, [r7, #4]
 80080d4:	4613      	mov	r3, r2
 80080d6:	011b      	lsls	r3, r3, #4
 80080d8:	1a9b      	subs	r3, r3, r2
 80080da:	009b      	lsls	r3, r3, #2
 80080dc:	440b      	add	r3, r1
 80080de:	334d      	adds	r3, #77	@ 0x4d
 80080e0:	2208      	movs	r2, #8
 80080e2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	78fa      	ldrb	r2, [r7, #3]
 80080ea:	4611      	mov	r1, r2
 80080ec:	4618      	mov	r0, r3
 80080ee:	f009 ffe8 	bl	80120c2 <USB_HC_Halt>
 80080f2:	e075      	b.n	80081e0 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	78fa      	ldrb	r2, [r7, #3]
 80080fa:	4611      	mov	r1, r2
 80080fc:	4618      	mov	r0, r3
 80080fe:	f009 fa42 	bl	8011586 <USB_ReadChInterrupts>
 8008102:	4603      	mov	r3, r0
 8008104:	f003 0308 	and.w	r3, r3, #8
 8008108:	2b08      	cmp	r3, #8
 800810a:	d11a      	bne.n	8008142 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 800810c:	78fb      	ldrb	r3, [r7, #3]
 800810e:	015a      	lsls	r2, r3, #5
 8008110:	693b      	ldr	r3, [r7, #16]
 8008112:	4413      	add	r3, r2
 8008114:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008118:	461a      	mov	r2, r3
 800811a:	2308      	movs	r3, #8
 800811c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800811e:	78fa      	ldrb	r2, [r7, #3]
 8008120:	6879      	ldr	r1, [r7, #4]
 8008122:	4613      	mov	r3, r2
 8008124:	011b      	lsls	r3, r3, #4
 8008126:	1a9b      	subs	r3, r3, r2
 8008128:	009b      	lsls	r3, r3, #2
 800812a:	440b      	add	r3, r1
 800812c:	334d      	adds	r3, #77	@ 0x4d
 800812e:	2206      	movs	r2, #6
 8008130:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	78fa      	ldrb	r2, [r7, #3]
 8008138:	4611      	mov	r1, r2
 800813a:	4618      	mov	r0, r3
 800813c:	f009 ffc1 	bl	80120c2 <USB_HC_Halt>
 8008140:	e04e      	b.n	80081e0 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	78fa      	ldrb	r2, [r7, #3]
 8008148:	4611      	mov	r1, r2
 800814a:	4618      	mov	r0, r3
 800814c:	f009 fa1b 	bl	8011586 <USB_ReadChInterrupts>
 8008150:	4603      	mov	r3, r0
 8008152:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008156:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800815a:	d11b      	bne.n	8008194 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 800815c:	78fb      	ldrb	r3, [r7, #3]
 800815e:	015a      	lsls	r2, r3, #5
 8008160:	693b      	ldr	r3, [r7, #16]
 8008162:	4413      	add	r3, r2
 8008164:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008168:	461a      	mov	r2, r3
 800816a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800816e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8008170:	78fa      	ldrb	r2, [r7, #3]
 8008172:	6879      	ldr	r1, [r7, #4]
 8008174:	4613      	mov	r3, r2
 8008176:	011b      	lsls	r3, r3, #4
 8008178:	1a9b      	subs	r3, r3, r2
 800817a:	009b      	lsls	r3, r3, #2
 800817c:	440b      	add	r3, r1
 800817e:	334d      	adds	r3, #77	@ 0x4d
 8008180:	2209      	movs	r2, #9
 8008182:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	78fa      	ldrb	r2, [r7, #3]
 800818a:	4611      	mov	r1, r2
 800818c:	4618      	mov	r0, r3
 800818e:	f009 ff98 	bl	80120c2 <USB_HC_Halt>
 8008192:	e025      	b.n	80081e0 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	78fa      	ldrb	r2, [r7, #3]
 800819a:	4611      	mov	r1, r2
 800819c:	4618      	mov	r0, r3
 800819e:	f009 f9f2 	bl	8011586 <USB_ReadChInterrupts>
 80081a2:	4603      	mov	r3, r0
 80081a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081a8:	2b80      	cmp	r3, #128	@ 0x80
 80081aa:	d119      	bne.n	80081e0 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80081ac:	78fb      	ldrb	r3, [r7, #3]
 80081ae:	015a      	lsls	r2, r3, #5
 80081b0:	693b      	ldr	r3, [r7, #16]
 80081b2:	4413      	add	r3, r2
 80081b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80081b8:	461a      	mov	r2, r3
 80081ba:	2380      	movs	r3, #128	@ 0x80
 80081bc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80081be:	78fa      	ldrb	r2, [r7, #3]
 80081c0:	6879      	ldr	r1, [r7, #4]
 80081c2:	4613      	mov	r3, r2
 80081c4:	011b      	lsls	r3, r3, #4
 80081c6:	1a9b      	subs	r3, r3, r2
 80081c8:	009b      	lsls	r3, r3, #2
 80081ca:	440b      	add	r3, r1
 80081cc:	334d      	adds	r3, #77	@ 0x4d
 80081ce:	2207      	movs	r2, #7
 80081d0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	78fa      	ldrb	r2, [r7, #3]
 80081d8:	4611      	mov	r1, r2
 80081da:	4618      	mov	r0, r3
 80081dc:	f009 ff71 	bl	80120c2 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	78fa      	ldrb	r2, [r7, #3]
 80081e6:	4611      	mov	r1, r2
 80081e8:	4618      	mov	r0, r3
 80081ea:	f009 f9cc 	bl	8011586 <USB_ReadChInterrupts>
 80081ee:	4603      	mov	r3, r0
 80081f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80081f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80081f8:	d112      	bne.n	8008220 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	78fa      	ldrb	r2, [r7, #3]
 8008200:	4611      	mov	r1, r2
 8008202:	4618      	mov	r0, r3
 8008204:	f009 ff5d 	bl	80120c2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8008208:	78fb      	ldrb	r3, [r7, #3]
 800820a:	015a      	lsls	r2, r3, #5
 800820c:	693b      	ldr	r3, [r7, #16]
 800820e:	4413      	add	r3, r2
 8008210:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008214:	461a      	mov	r2, r3
 8008216:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800821a:	6093      	str	r3, [r2, #8]
 800821c:	f000 bd75 	b.w	8008d0a <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	78fa      	ldrb	r2, [r7, #3]
 8008226:	4611      	mov	r1, r2
 8008228:	4618      	mov	r0, r3
 800822a:	f009 f9ac 	bl	8011586 <USB_ReadChInterrupts>
 800822e:	4603      	mov	r3, r0
 8008230:	f003 0301 	and.w	r3, r3, #1
 8008234:	2b01      	cmp	r3, #1
 8008236:	f040 8128 	bne.w	800848a <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800823a:	78fb      	ldrb	r3, [r7, #3]
 800823c:	015a      	lsls	r2, r3, #5
 800823e:	693b      	ldr	r3, [r7, #16]
 8008240:	4413      	add	r3, r2
 8008242:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008246:	461a      	mov	r2, r3
 8008248:	2320      	movs	r3, #32
 800824a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 800824c:	78fa      	ldrb	r2, [r7, #3]
 800824e:	6879      	ldr	r1, [r7, #4]
 8008250:	4613      	mov	r3, r2
 8008252:	011b      	lsls	r3, r3, #4
 8008254:	1a9b      	subs	r3, r3, r2
 8008256:	009b      	lsls	r3, r3, #2
 8008258:	440b      	add	r3, r1
 800825a:	331b      	adds	r3, #27
 800825c:	781b      	ldrb	r3, [r3, #0]
 800825e:	2b01      	cmp	r3, #1
 8008260:	d119      	bne.n	8008296 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8008262:	78fa      	ldrb	r2, [r7, #3]
 8008264:	6879      	ldr	r1, [r7, #4]
 8008266:	4613      	mov	r3, r2
 8008268:	011b      	lsls	r3, r3, #4
 800826a:	1a9b      	subs	r3, r3, r2
 800826c:	009b      	lsls	r3, r3, #2
 800826e:	440b      	add	r3, r1
 8008270:	331b      	adds	r3, #27
 8008272:	2200      	movs	r2, #0
 8008274:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8008276:	78fb      	ldrb	r3, [r7, #3]
 8008278:	015a      	lsls	r2, r3, #5
 800827a:	693b      	ldr	r3, [r7, #16]
 800827c:	4413      	add	r3, r2
 800827e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008282:	685b      	ldr	r3, [r3, #4]
 8008284:	78fa      	ldrb	r2, [r7, #3]
 8008286:	0151      	lsls	r1, r2, #5
 8008288:	693a      	ldr	r2, [r7, #16]
 800828a:	440a      	add	r2, r1
 800828c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008290:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008294:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	799b      	ldrb	r3, [r3, #6]
 800829a:	2b00      	cmp	r3, #0
 800829c:	d01b      	beq.n	80082d6 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 800829e:	78fa      	ldrb	r2, [r7, #3]
 80082a0:	6879      	ldr	r1, [r7, #4]
 80082a2:	4613      	mov	r3, r2
 80082a4:	011b      	lsls	r3, r3, #4
 80082a6:	1a9b      	subs	r3, r3, r2
 80082a8:	009b      	lsls	r3, r3, #2
 80082aa:	440b      	add	r3, r1
 80082ac:	3330      	adds	r3, #48	@ 0x30
 80082ae:	6819      	ldr	r1, [r3, #0]
 80082b0:	78fb      	ldrb	r3, [r7, #3]
 80082b2:	015a      	lsls	r2, r3, #5
 80082b4:	693b      	ldr	r3, [r7, #16]
 80082b6:	4413      	add	r3, r2
 80082b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80082bc:	691b      	ldr	r3, [r3, #16]
 80082be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80082c2:	78fa      	ldrb	r2, [r7, #3]
 80082c4:	1ac9      	subs	r1, r1, r3
 80082c6:	6878      	ldr	r0, [r7, #4]
 80082c8:	4613      	mov	r3, r2
 80082ca:	011b      	lsls	r3, r3, #4
 80082cc:	1a9b      	subs	r3, r3, r2
 80082ce:	009b      	lsls	r3, r3, #2
 80082d0:	4403      	add	r3, r0
 80082d2:	3338      	adds	r3, #56	@ 0x38
 80082d4:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 80082d6:	78fa      	ldrb	r2, [r7, #3]
 80082d8:	6879      	ldr	r1, [r7, #4]
 80082da:	4613      	mov	r3, r2
 80082dc:	011b      	lsls	r3, r3, #4
 80082de:	1a9b      	subs	r3, r3, r2
 80082e0:	009b      	lsls	r3, r3, #2
 80082e2:	440b      	add	r3, r1
 80082e4:	334d      	adds	r3, #77	@ 0x4d
 80082e6:	2201      	movs	r2, #1
 80082e8:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 80082ea:	78fa      	ldrb	r2, [r7, #3]
 80082ec:	6879      	ldr	r1, [r7, #4]
 80082ee:	4613      	mov	r3, r2
 80082f0:	011b      	lsls	r3, r3, #4
 80082f2:	1a9b      	subs	r3, r3, r2
 80082f4:	009b      	lsls	r3, r3, #2
 80082f6:	440b      	add	r3, r1
 80082f8:	3344      	adds	r3, #68	@ 0x44
 80082fa:	2200      	movs	r2, #0
 80082fc:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80082fe:	78fb      	ldrb	r3, [r7, #3]
 8008300:	015a      	lsls	r2, r3, #5
 8008302:	693b      	ldr	r3, [r7, #16]
 8008304:	4413      	add	r3, r2
 8008306:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800830a:	461a      	mov	r2, r3
 800830c:	2301      	movs	r3, #1
 800830e:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008310:	78fa      	ldrb	r2, [r7, #3]
 8008312:	6879      	ldr	r1, [r7, #4]
 8008314:	4613      	mov	r3, r2
 8008316:	011b      	lsls	r3, r3, #4
 8008318:	1a9b      	subs	r3, r3, r2
 800831a:	009b      	lsls	r3, r3, #2
 800831c:	440b      	add	r3, r1
 800831e:	3326      	adds	r3, #38	@ 0x26
 8008320:	781b      	ldrb	r3, [r3, #0]
 8008322:	2b00      	cmp	r3, #0
 8008324:	d00a      	beq.n	800833c <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008326:	78fa      	ldrb	r2, [r7, #3]
 8008328:	6879      	ldr	r1, [r7, #4]
 800832a:	4613      	mov	r3, r2
 800832c:	011b      	lsls	r3, r3, #4
 800832e:	1a9b      	subs	r3, r3, r2
 8008330:	009b      	lsls	r3, r3, #2
 8008332:	440b      	add	r3, r1
 8008334:	3326      	adds	r3, #38	@ 0x26
 8008336:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008338:	2b02      	cmp	r3, #2
 800833a:	d110      	bne.n	800835e <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	78fa      	ldrb	r2, [r7, #3]
 8008342:	4611      	mov	r1, r2
 8008344:	4618      	mov	r0, r3
 8008346:	f009 febc 	bl	80120c2 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800834a:	78fb      	ldrb	r3, [r7, #3]
 800834c:	015a      	lsls	r2, r3, #5
 800834e:	693b      	ldr	r3, [r7, #16]
 8008350:	4413      	add	r3, r2
 8008352:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008356:	461a      	mov	r2, r3
 8008358:	2310      	movs	r3, #16
 800835a:	6093      	str	r3, [r2, #8]
 800835c:	e03d      	b.n	80083da <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800835e:	78fa      	ldrb	r2, [r7, #3]
 8008360:	6879      	ldr	r1, [r7, #4]
 8008362:	4613      	mov	r3, r2
 8008364:	011b      	lsls	r3, r3, #4
 8008366:	1a9b      	subs	r3, r3, r2
 8008368:	009b      	lsls	r3, r3, #2
 800836a:	440b      	add	r3, r1
 800836c:	3326      	adds	r3, #38	@ 0x26
 800836e:	781b      	ldrb	r3, [r3, #0]
 8008370:	2b03      	cmp	r3, #3
 8008372:	d00a      	beq.n	800838a <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8008374:	78fa      	ldrb	r2, [r7, #3]
 8008376:	6879      	ldr	r1, [r7, #4]
 8008378:	4613      	mov	r3, r2
 800837a:	011b      	lsls	r3, r3, #4
 800837c:	1a9b      	subs	r3, r3, r2
 800837e:	009b      	lsls	r3, r3, #2
 8008380:	440b      	add	r3, r1
 8008382:	3326      	adds	r3, #38	@ 0x26
 8008384:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8008386:	2b01      	cmp	r3, #1
 8008388:	d127      	bne.n	80083da <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800838a:	78fb      	ldrb	r3, [r7, #3]
 800838c:	015a      	lsls	r2, r3, #5
 800838e:	693b      	ldr	r3, [r7, #16]
 8008390:	4413      	add	r3, r2
 8008392:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	78fa      	ldrb	r2, [r7, #3]
 800839a:	0151      	lsls	r1, r2, #5
 800839c:	693a      	ldr	r2, [r7, #16]
 800839e:	440a      	add	r2, r1
 80083a0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80083a4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80083a8:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80083aa:	78fa      	ldrb	r2, [r7, #3]
 80083ac:	6879      	ldr	r1, [r7, #4]
 80083ae:	4613      	mov	r3, r2
 80083b0:	011b      	lsls	r3, r3, #4
 80083b2:	1a9b      	subs	r3, r3, r2
 80083b4:	009b      	lsls	r3, r3, #2
 80083b6:	440b      	add	r3, r1
 80083b8:	334c      	adds	r3, #76	@ 0x4c
 80083ba:	2201      	movs	r2, #1
 80083bc:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80083be:	78fa      	ldrb	r2, [r7, #3]
 80083c0:	6879      	ldr	r1, [r7, #4]
 80083c2:	4613      	mov	r3, r2
 80083c4:	011b      	lsls	r3, r3, #4
 80083c6:	1a9b      	subs	r3, r3, r2
 80083c8:	009b      	lsls	r3, r3, #2
 80083ca:	440b      	add	r3, r1
 80083cc:	334c      	adds	r3, #76	@ 0x4c
 80083ce:	781a      	ldrb	r2, [r3, #0]
 80083d0:	78fb      	ldrb	r3, [r7, #3]
 80083d2:	4619      	mov	r1, r3
 80083d4:	6878      	ldr	r0, [r7, #4]
 80083d6:	f00f f951 	bl	801767c <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	799b      	ldrb	r3, [r3, #6]
 80083de:	2b01      	cmp	r3, #1
 80083e0:	d13b      	bne.n	800845a <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 80083e2:	78fa      	ldrb	r2, [r7, #3]
 80083e4:	6879      	ldr	r1, [r7, #4]
 80083e6:	4613      	mov	r3, r2
 80083e8:	011b      	lsls	r3, r3, #4
 80083ea:	1a9b      	subs	r3, r3, r2
 80083ec:	009b      	lsls	r3, r3, #2
 80083ee:	440b      	add	r3, r1
 80083f0:	3338      	adds	r3, #56	@ 0x38
 80083f2:	6819      	ldr	r1, [r3, #0]
 80083f4:	78fa      	ldrb	r2, [r7, #3]
 80083f6:	6878      	ldr	r0, [r7, #4]
 80083f8:	4613      	mov	r3, r2
 80083fa:	011b      	lsls	r3, r3, #4
 80083fc:	1a9b      	subs	r3, r3, r2
 80083fe:	009b      	lsls	r3, r3, #2
 8008400:	4403      	add	r3, r0
 8008402:	3328      	adds	r3, #40	@ 0x28
 8008404:	881b      	ldrh	r3, [r3, #0]
 8008406:	440b      	add	r3, r1
 8008408:	1e59      	subs	r1, r3, #1
 800840a:	78fa      	ldrb	r2, [r7, #3]
 800840c:	6878      	ldr	r0, [r7, #4]
 800840e:	4613      	mov	r3, r2
 8008410:	011b      	lsls	r3, r3, #4
 8008412:	1a9b      	subs	r3, r3, r2
 8008414:	009b      	lsls	r3, r3, #2
 8008416:	4403      	add	r3, r0
 8008418:	3328      	adds	r3, #40	@ 0x28
 800841a:	881b      	ldrh	r3, [r3, #0]
 800841c:	fbb1 f3f3 	udiv	r3, r1, r3
 8008420:	f003 0301 	and.w	r3, r3, #1
 8008424:	2b00      	cmp	r3, #0
 8008426:	f000 8470 	beq.w	8008d0a <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 800842a:	78fa      	ldrb	r2, [r7, #3]
 800842c:	6879      	ldr	r1, [r7, #4]
 800842e:	4613      	mov	r3, r2
 8008430:	011b      	lsls	r3, r3, #4
 8008432:	1a9b      	subs	r3, r3, r2
 8008434:	009b      	lsls	r3, r3, #2
 8008436:	440b      	add	r3, r1
 8008438:	333c      	adds	r3, #60	@ 0x3c
 800843a:	781b      	ldrb	r3, [r3, #0]
 800843c:	78fa      	ldrb	r2, [r7, #3]
 800843e:	f083 0301 	eor.w	r3, r3, #1
 8008442:	b2d8      	uxtb	r0, r3
 8008444:	6879      	ldr	r1, [r7, #4]
 8008446:	4613      	mov	r3, r2
 8008448:	011b      	lsls	r3, r3, #4
 800844a:	1a9b      	subs	r3, r3, r2
 800844c:	009b      	lsls	r3, r3, #2
 800844e:	440b      	add	r3, r1
 8008450:	333c      	adds	r3, #60	@ 0x3c
 8008452:	4602      	mov	r2, r0
 8008454:	701a      	strb	r2, [r3, #0]
 8008456:	f000 bc58 	b.w	8008d0a <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 800845a:	78fa      	ldrb	r2, [r7, #3]
 800845c:	6879      	ldr	r1, [r7, #4]
 800845e:	4613      	mov	r3, r2
 8008460:	011b      	lsls	r3, r3, #4
 8008462:	1a9b      	subs	r3, r3, r2
 8008464:	009b      	lsls	r3, r3, #2
 8008466:	440b      	add	r3, r1
 8008468:	333c      	adds	r3, #60	@ 0x3c
 800846a:	781b      	ldrb	r3, [r3, #0]
 800846c:	78fa      	ldrb	r2, [r7, #3]
 800846e:	f083 0301 	eor.w	r3, r3, #1
 8008472:	b2d8      	uxtb	r0, r3
 8008474:	6879      	ldr	r1, [r7, #4]
 8008476:	4613      	mov	r3, r2
 8008478:	011b      	lsls	r3, r3, #4
 800847a:	1a9b      	subs	r3, r3, r2
 800847c:	009b      	lsls	r3, r3, #2
 800847e:	440b      	add	r3, r1
 8008480:	333c      	adds	r3, #60	@ 0x3c
 8008482:	4602      	mov	r2, r0
 8008484:	701a      	strb	r2, [r3, #0]
 8008486:	f000 bc40 	b.w	8008d0a <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	78fa      	ldrb	r2, [r7, #3]
 8008490:	4611      	mov	r1, r2
 8008492:	4618      	mov	r0, r3
 8008494:	f009 f877 	bl	8011586 <USB_ReadChInterrupts>
 8008498:	4603      	mov	r3, r0
 800849a:	f003 0320 	and.w	r3, r3, #32
 800849e:	2b20      	cmp	r3, #32
 80084a0:	d131      	bne.n	8008506 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80084a2:	78fb      	ldrb	r3, [r7, #3]
 80084a4:	015a      	lsls	r2, r3, #5
 80084a6:	693b      	ldr	r3, [r7, #16]
 80084a8:	4413      	add	r3, r2
 80084aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80084ae:	461a      	mov	r2, r3
 80084b0:	2320      	movs	r3, #32
 80084b2:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 80084b4:	78fa      	ldrb	r2, [r7, #3]
 80084b6:	6879      	ldr	r1, [r7, #4]
 80084b8:	4613      	mov	r3, r2
 80084ba:	011b      	lsls	r3, r3, #4
 80084bc:	1a9b      	subs	r3, r3, r2
 80084be:	009b      	lsls	r3, r3, #2
 80084c0:	440b      	add	r3, r1
 80084c2:	331a      	adds	r3, #26
 80084c4:	781b      	ldrb	r3, [r3, #0]
 80084c6:	2b01      	cmp	r3, #1
 80084c8:	f040 841f 	bne.w	8008d0a <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 80084cc:	78fa      	ldrb	r2, [r7, #3]
 80084ce:	6879      	ldr	r1, [r7, #4]
 80084d0:	4613      	mov	r3, r2
 80084d2:	011b      	lsls	r3, r3, #4
 80084d4:	1a9b      	subs	r3, r3, r2
 80084d6:	009b      	lsls	r3, r3, #2
 80084d8:	440b      	add	r3, r1
 80084da:	331b      	adds	r3, #27
 80084dc:	2201      	movs	r2, #1
 80084de:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80084e0:	78fa      	ldrb	r2, [r7, #3]
 80084e2:	6879      	ldr	r1, [r7, #4]
 80084e4:	4613      	mov	r3, r2
 80084e6:	011b      	lsls	r3, r3, #4
 80084e8:	1a9b      	subs	r3, r3, r2
 80084ea:	009b      	lsls	r3, r3, #2
 80084ec:	440b      	add	r3, r1
 80084ee:	334d      	adds	r3, #77	@ 0x4d
 80084f0:	2203      	movs	r2, #3
 80084f2:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	78fa      	ldrb	r2, [r7, #3]
 80084fa:	4611      	mov	r1, r2
 80084fc:	4618      	mov	r0, r3
 80084fe:	f009 fde0 	bl	80120c2 <USB_HC_Halt>
 8008502:	f000 bc02 	b.w	8008d0a <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	78fa      	ldrb	r2, [r7, #3]
 800850c:	4611      	mov	r1, r2
 800850e:	4618      	mov	r0, r3
 8008510:	f009 f839 	bl	8011586 <USB_ReadChInterrupts>
 8008514:	4603      	mov	r3, r0
 8008516:	f003 0302 	and.w	r3, r3, #2
 800851a:	2b02      	cmp	r3, #2
 800851c:	f040 8305 	bne.w	8008b2a <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8008520:	78fb      	ldrb	r3, [r7, #3]
 8008522:	015a      	lsls	r2, r3, #5
 8008524:	693b      	ldr	r3, [r7, #16]
 8008526:	4413      	add	r3, r2
 8008528:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800852c:	461a      	mov	r2, r3
 800852e:	2302      	movs	r3, #2
 8008530:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8008532:	78fa      	ldrb	r2, [r7, #3]
 8008534:	6879      	ldr	r1, [r7, #4]
 8008536:	4613      	mov	r3, r2
 8008538:	011b      	lsls	r3, r3, #4
 800853a:	1a9b      	subs	r3, r3, r2
 800853c:	009b      	lsls	r3, r3, #2
 800853e:	440b      	add	r3, r1
 8008540:	334d      	adds	r3, #77	@ 0x4d
 8008542:	781b      	ldrb	r3, [r3, #0]
 8008544:	2b01      	cmp	r3, #1
 8008546:	d114      	bne.n	8008572 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008548:	78fa      	ldrb	r2, [r7, #3]
 800854a:	6879      	ldr	r1, [r7, #4]
 800854c:	4613      	mov	r3, r2
 800854e:	011b      	lsls	r3, r3, #4
 8008550:	1a9b      	subs	r3, r3, r2
 8008552:	009b      	lsls	r3, r3, #2
 8008554:	440b      	add	r3, r1
 8008556:	334d      	adds	r3, #77	@ 0x4d
 8008558:	2202      	movs	r2, #2
 800855a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800855c:	78fa      	ldrb	r2, [r7, #3]
 800855e:	6879      	ldr	r1, [r7, #4]
 8008560:	4613      	mov	r3, r2
 8008562:	011b      	lsls	r3, r3, #4
 8008564:	1a9b      	subs	r3, r3, r2
 8008566:	009b      	lsls	r3, r3, #2
 8008568:	440b      	add	r3, r1
 800856a:	334c      	adds	r3, #76	@ 0x4c
 800856c:	2201      	movs	r2, #1
 800856e:	701a      	strb	r2, [r3, #0]
 8008570:	e2cc      	b.n	8008b0c <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8008572:	78fa      	ldrb	r2, [r7, #3]
 8008574:	6879      	ldr	r1, [r7, #4]
 8008576:	4613      	mov	r3, r2
 8008578:	011b      	lsls	r3, r3, #4
 800857a:	1a9b      	subs	r3, r3, r2
 800857c:	009b      	lsls	r3, r3, #2
 800857e:	440b      	add	r3, r1
 8008580:	334d      	adds	r3, #77	@ 0x4d
 8008582:	781b      	ldrb	r3, [r3, #0]
 8008584:	2b06      	cmp	r3, #6
 8008586:	d114      	bne.n	80085b2 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008588:	78fa      	ldrb	r2, [r7, #3]
 800858a:	6879      	ldr	r1, [r7, #4]
 800858c:	4613      	mov	r3, r2
 800858e:	011b      	lsls	r3, r3, #4
 8008590:	1a9b      	subs	r3, r3, r2
 8008592:	009b      	lsls	r3, r3, #2
 8008594:	440b      	add	r3, r1
 8008596:	334d      	adds	r3, #77	@ 0x4d
 8008598:	2202      	movs	r2, #2
 800859a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 800859c:	78fa      	ldrb	r2, [r7, #3]
 800859e:	6879      	ldr	r1, [r7, #4]
 80085a0:	4613      	mov	r3, r2
 80085a2:	011b      	lsls	r3, r3, #4
 80085a4:	1a9b      	subs	r3, r3, r2
 80085a6:	009b      	lsls	r3, r3, #2
 80085a8:	440b      	add	r3, r1
 80085aa:	334c      	adds	r3, #76	@ 0x4c
 80085ac:	2205      	movs	r2, #5
 80085ae:	701a      	strb	r2, [r3, #0]
 80085b0:	e2ac      	b.n	8008b0c <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80085b2:	78fa      	ldrb	r2, [r7, #3]
 80085b4:	6879      	ldr	r1, [r7, #4]
 80085b6:	4613      	mov	r3, r2
 80085b8:	011b      	lsls	r3, r3, #4
 80085ba:	1a9b      	subs	r3, r3, r2
 80085bc:	009b      	lsls	r3, r3, #2
 80085be:	440b      	add	r3, r1
 80085c0:	334d      	adds	r3, #77	@ 0x4d
 80085c2:	781b      	ldrb	r3, [r3, #0]
 80085c4:	2b07      	cmp	r3, #7
 80085c6:	d00b      	beq.n	80085e0 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80085c8:	78fa      	ldrb	r2, [r7, #3]
 80085ca:	6879      	ldr	r1, [r7, #4]
 80085cc:	4613      	mov	r3, r2
 80085ce:	011b      	lsls	r3, r3, #4
 80085d0:	1a9b      	subs	r3, r3, r2
 80085d2:	009b      	lsls	r3, r3, #2
 80085d4:	440b      	add	r3, r1
 80085d6:	334d      	adds	r3, #77	@ 0x4d
 80085d8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80085da:	2b09      	cmp	r3, #9
 80085dc:	f040 80a6 	bne.w	800872c <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80085e0:	78fa      	ldrb	r2, [r7, #3]
 80085e2:	6879      	ldr	r1, [r7, #4]
 80085e4:	4613      	mov	r3, r2
 80085e6:	011b      	lsls	r3, r3, #4
 80085e8:	1a9b      	subs	r3, r3, r2
 80085ea:	009b      	lsls	r3, r3, #2
 80085ec:	440b      	add	r3, r1
 80085ee:	334d      	adds	r3, #77	@ 0x4d
 80085f0:	2202      	movs	r2, #2
 80085f2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80085f4:	78fa      	ldrb	r2, [r7, #3]
 80085f6:	6879      	ldr	r1, [r7, #4]
 80085f8:	4613      	mov	r3, r2
 80085fa:	011b      	lsls	r3, r3, #4
 80085fc:	1a9b      	subs	r3, r3, r2
 80085fe:	009b      	lsls	r3, r3, #2
 8008600:	440b      	add	r3, r1
 8008602:	3344      	adds	r3, #68	@ 0x44
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	1c59      	adds	r1, r3, #1
 8008608:	6878      	ldr	r0, [r7, #4]
 800860a:	4613      	mov	r3, r2
 800860c:	011b      	lsls	r3, r3, #4
 800860e:	1a9b      	subs	r3, r3, r2
 8008610:	009b      	lsls	r3, r3, #2
 8008612:	4403      	add	r3, r0
 8008614:	3344      	adds	r3, #68	@ 0x44
 8008616:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008618:	78fa      	ldrb	r2, [r7, #3]
 800861a:	6879      	ldr	r1, [r7, #4]
 800861c:	4613      	mov	r3, r2
 800861e:	011b      	lsls	r3, r3, #4
 8008620:	1a9b      	subs	r3, r3, r2
 8008622:	009b      	lsls	r3, r3, #2
 8008624:	440b      	add	r3, r1
 8008626:	3344      	adds	r3, #68	@ 0x44
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	2b02      	cmp	r3, #2
 800862c:	d943      	bls.n	80086b6 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800862e:	78fa      	ldrb	r2, [r7, #3]
 8008630:	6879      	ldr	r1, [r7, #4]
 8008632:	4613      	mov	r3, r2
 8008634:	011b      	lsls	r3, r3, #4
 8008636:	1a9b      	subs	r3, r3, r2
 8008638:	009b      	lsls	r3, r3, #2
 800863a:	440b      	add	r3, r1
 800863c:	3344      	adds	r3, #68	@ 0x44
 800863e:	2200      	movs	r2, #0
 8008640:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8008642:	78fa      	ldrb	r2, [r7, #3]
 8008644:	6879      	ldr	r1, [r7, #4]
 8008646:	4613      	mov	r3, r2
 8008648:	011b      	lsls	r3, r3, #4
 800864a:	1a9b      	subs	r3, r3, r2
 800864c:	009b      	lsls	r3, r3, #2
 800864e:	440b      	add	r3, r1
 8008650:	331a      	adds	r3, #26
 8008652:	781b      	ldrb	r3, [r3, #0]
 8008654:	2b01      	cmp	r3, #1
 8008656:	d123      	bne.n	80086a0 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8008658:	78fa      	ldrb	r2, [r7, #3]
 800865a:	6879      	ldr	r1, [r7, #4]
 800865c:	4613      	mov	r3, r2
 800865e:	011b      	lsls	r3, r3, #4
 8008660:	1a9b      	subs	r3, r3, r2
 8008662:	009b      	lsls	r3, r3, #2
 8008664:	440b      	add	r3, r1
 8008666:	331b      	adds	r3, #27
 8008668:	2200      	movs	r2, #0
 800866a:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 800866c:	78fa      	ldrb	r2, [r7, #3]
 800866e:	6879      	ldr	r1, [r7, #4]
 8008670:	4613      	mov	r3, r2
 8008672:	011b      	lsls	r3, r3, #4
 8008674:	1a9b      	subs	r3, r3, r2
 8008676:	009b      	lsls	r3, r3, #2
 8008678:	440b      	add	r3, r1
 800867a:	331c      	adds	r3, #28
 800867c:	2200      	movs	r2, #0
 800867e:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8008680:	78fb      	ldrb	r3, [r7, #3]
 8008682:	015a      	lsls	r2, r3, #5
 8008684:	693b      	ldr	r3, [r7, #16]
 8008686:	4413      	add	r3, r2
 8008688:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800868c:	685b      	ldr	r3, [r3, #4]
 800868e:	78fa      	ldrb	r2, [r7, #3]
 8008690:	0151      	lsls	r1, r2, #5
 8008692:	693a      	ldr	r2, [r7, #16]
 8008694:	440a      	add	r2, r1
 8008696:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800869a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800869e:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 80086a0:	78fa      	ldrb	r2, [r7, #3]
 80086a2:	6879      	ldr	r1, [r7, #4]
 80086a4:	4613      	mov	r3, r2
 80086a6:	011b      	lsls	r3, r3, #4
 80086a8:	1a9b      	subs	r3, r3, r2
 80086aa:	009b      	lsls	r3, r3, #2
 80086ac:	440b      	add	r3, r1
 80086ae:	334c      	adds	r3, #76	@ 0x4c
 80086b0:	2204      	movs	r2, #4
 80086b2:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80086b4:	e229      	b.n	8008b0a <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80086b6:	78fa      	ldrb	r2, [r7, #3]
 80086b8:	6879      	ldr	r1, [r7, #4]
 80086ba:	4613      	mov	r3, r2
 80086bc:	011b      	lsls	r3, r3, #4
 80086be:	1a9b      	subs	r3, r3, r2
 80086c0:	009b      	lsls	r3, r3, #2
 80086c2:	440b      	add	r3, r1
 80086c4:	334c      	adds	r3, #76	@ 0x4c
 80086c6:	2202      	movs	r2, #2
 80086c8:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80086ca:	78fa      	ldrb	r2, [r7, #3]
 80086cc:	6879      	ldr	r1, [r7, #4]
 80086ce:	4613      	mov	r3, r2
 80086d0:	011b      	lsls	r3, r3, #4
 80086d2:	1a9b      	subs	r3, r3, r2
 80086d4:	009b      	lsls	r3, r3, #2
 80086d6:	440b      	add	r3, r1
 80086d8:	3326      	adds	r3, #38	@ 0x26
 80086da:	781b      	ldrb	r3, [r3, #0]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d00b      	beq.n	80086f8 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80086e0:	78fa      	ldrb	r2, [r7, #3]
 80086e2:	6879      	ldr	r1, [r7, #4]
 80086e4:	4613      	mov	r3, r2
 80086e6:	011b      	lsls	r3, r3, #4
 80086e8:	1a9b      	subs	r3, r3, r2
 80086ea:	009b      	lsls	r3, r3, #2
 80086ec:	440b      	add	r3, r1
 80086ee:	3326      	adds	r3, #38	@ 0x26
 80086f0:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80086f2:	2b02      	cmp	r3, #2
 80086f4:	f040 8209 	bne.w	8008b0a <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80086f8:	78fb      	ldrb	r3, [r7, #3]
 80086fa:	015a      	lsls	r2, r3, #5
 80086fc:	693b      	ldr	r3, [r7, #16]
 80086fe:	4413      	add	r3, r2
 8008700:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800870e:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008716:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8008718:	78fb      	ldrb	r3, [r7, #3]
 800871a:	015a      	lsls	r2, r3, #5
 800871c:	693b      	ldr	r3, [r7, #16]
 800871e:	4413      	add	r3, r2
 8008720:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008724:	461a      	mov	r2, r3
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800872a:	e1ee      	b.n	8008b0a <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 800872c:	78fa      	ldrb	r2, [r7, #3]
 800872e:	6879      	ldr	r1, [r7, #4]
 8008730:	4613      	mov	r3, r2
 8008732:	011b      	lsls	r3, r3, #4
 8008734:	1a9b      	subs	r3, r3, r2
 8008736:	009b      	lsls	r3, r3, #2
 8008738:	440b      	add	r3, r1
 800873a:	334d      	adds	r3, #77	@ 0x4d
 800873c:	781b      	ldrb	r3, [r3, #0]
 800873e:	2b05      	cmp	r3, #5
 8008740:	f040 80c8 	bne.w	80088d4 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008744:	78fa      	ldrb	r2, [r7, #3]
 8008746:	6879      	ldr	r1, [r7, #4]
 8008748:	4613      	mov	r3, r2
 800874a:	011b      	lsls	r3, r3, #4
 800874c:	1a9b      	subs	r3, r3, r2
 800874e:	009b      	lsls	r3, r3, #2
 8008750:	440b      	add	r3, r1
 8008752:	334d      	adds	r3, #77	@ 0x4d
 8008754:	2202      	movs	r2, #2
 8008756:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8008758:	78fa      	ldrb	r2, [r7, #3]
 800875a:	6879      	ldr	r1, [r7, #4]
 800875c:	4613      	mov	r3, r2
 800875e:	011b      	lsls	r3, r3, #4
 8008760:	1a9b      	subs	r3, r3, r2
 8008762:	009b      	lsls	r3, r3, #2
 8008764:	440b      	add	r3, r1
 8008766:	331b      	adds	r3, #27
 8008768:	781b      	ldrb	r3, [r3, #0]
 800876a:	2b01      	cmp	r3, #1
 800876c:	f040 81ce 	bne.w	8008b0c <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8008770:	78fa      	ldrb	r2, [r7, #3]
 8008772:	6879      	ldr	r1, [r7, #4]
 8008774:	4613      	mov	r3, r2
 8008776:	011b      	lsls	r3, r3, #4
 8008778:	1a9b      	subs	r3, r3, r2
 800877a:	009b      	lsls	r3, r3, #2
 800877c:	440b      	add	r3, r1
 800877e:	3326      	adds	r3, #38	@ 0x26
 8008780:	781b      	ldrb	r3, [r3, #0]
 8008782:	2b03      	cmp	r3, #3
 8008784:	d16b      	bne.n	800885e <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8008786:	78fa      	ldrb	r2, [r7, #3]
 8008788:	6879      	ldr	r1, [r7, #4]
 800878a:	4613      	mov	r3, r2
 800878c:	011b      	lsls	r3, r3, #4
 800878e:	1a9b      	subs	r3, r3, r2
 8008790:	009b      	lsls	r3, r3, #2
 8008792:	440b      	add	r3, r1
 8008794:	3348      	adds	r3, #72	@ 0x48
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	1c59      	adds	r1, r3, #1
 800879a:	6878      	ldr	r0, [r7, #4]
 800879c:	4613      	mov	r3, r2
 800879e:	011b      	lsls	r3, r3, #4
 80087a0:	1a9b      	subs	r3, r3, r2
 80087a2:	009b      	lsls	r3, r3, #2
 80087a4:	4403      	add	r3, r0
 80087a6:	3348      	adds	r3, #72	@ 0x48
 80087a8:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 80087aa:	78fa      	ldrb	r2, [r7, #3]
 80087ac:	6879      	ldr	r1, [r7, #4]
 80087ae:	4613      	mov	r3, r2
 80087b0:	011b      	lsls	r3, r3, #4
 80087b2:	1a9b      	subs	r3, r3, r2
 80087b4:	009b      	lsls	r3, r3, #2
 80087b6:	440b      	add	r3, r1
 80087b8:	3348      	adds	r3, #72	@ 0x48
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	2b02      	cmp	r3, #2
 80087be:	d943      	bls.n	8008848 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 80087c0:	78fa      	ldrb	r2, [r7, #3]
 80087c2:	6879      	ldr	r1, [r7, #4]
 80087c4:	4613      	mov	r3, r2
 80087c6:	011b      	lsls	r3, r3, #4
 80087c8:	1a9b      	subs	r3, r3, r2
 80087ca:	009b      	lsls	r3, r3, #2
 80087cc:	440b      	add	r3, r1
 80087ce:	3348      	adds	r3, #72	@ 0x48
 80087d0:	2200      	movs	r2, #0
 80087d2:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 80087d4:	78fa      	ldrb	r2, [r7, #3]
 80087d6:	6879      	ldr	r1, [r7, #4]
 80087d8:	4613      	mov	r3, r2
 80087da:	011b      	lsls	r3, r3, #4
 80087dc:	1a9b      	subs	r3, r3, r2
 80087de:	009b      	lsls	r3, r3, #2
 80087e0:	440b      	add	r3, r1
 80087e2:	331b      	adds	r3, #27
 80087e4:	2200      	movs	r2, #0
 80087e6:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 80087e8:	78fa      	ldrb	r2, [r7, #3]
 80087ea:	6879      	ldr	r1, [r7, #4]
 80087ec:	4613      	mov	r3, r2
 80087ee:	011b      	lsls	r3, r3, #4
 80087f0:	1a9b      	subs	r3, r3, r2
 80087f2:	009b      	lsls	r3, r3, #2
 80087f4:	440b      	add	r3, r1
 80087f6:	3344      	adds	r3, #68	@ 0x44
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	2b02      	cmp	r3, #2
 80087fc:	d809      	bhi.n	8008812 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 80087fe:	78fa      	ldrb	r2, [r7, #3]
 8008800:	6879      	ldr	r1, [r7, #4]
 8008802:	4613      	mov	r3, r2
 8008804:	011b      	lsls	r3, r3, #4
 8008806:	1a9b      	subs	r3, r3, r2
 8008808:	009b      	lsls	r3, r3, #2
 800880a:	440b      	add	r3, r1
 800880c:	331c      	adds	r3, #28
 800880e:	2201      	movs	r2, #1
 8008810:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8008812:	78fb      	ldrb	r3, [r7, #3]
 8008814:	015a      	lsls	r2, r3, #5
 8008816:	693b      	ldr	r3, [r7, #16]
 8008818:	4413      	add	r3, r2
 800881a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800881e:	685b      	ldr	r3, [r3, #4]
 8008820:	78fa      	ldrb	r2, [r7, #3]
 8008822:	0151      	lsls	r1, r2, #5
 8008824:	693a      	ldr	r2, [r7, #16]
 8008826:	440a      	add	r2, r1
 8008828:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800882c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008830:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8008832:	78fa      	ldrb	r2, [r7, #3]
 8008834:	6879      	ldr	r1, [r7, #4]
 8008836:	4613      	mov	r3, r2
 8008838:	011b      	lsls	r3, r3, #4
 800883a:	1a9b      	subs	r3, r3, r2
 800883c:	009b      	lsls	r3, r3, #2
 800883e:	440b      	add	r3, r1
 8008840:	334c      	adds	r3, #76	@ 0x4c
 8008842:	2204      	movs	r2, #4
 8008844:	701a      	strb	r2, [r3, #0]
 8008846:	e014      	b.n	8008872 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008848:	78fa      	ldrb	r2, [r7, #3]
 800884a:	6879      	ldr	r1, [r7, #4]
 800884c:	4613      	mov	r3, r2
 800884e:	011b      	lsls	r3, r3, #4
 8008850:	1a9b      	subs	r3, r3, r2
 8008852:	009b      	lsls	r3, r3, #2
 8008854:	440b      	add	r3, r1
 8008856:	334c      	adds	r3, #76	@ 0x4c
 8008858:	2202      	movs	r2, #2
 800885a:	701a      	strb	r2, [r3, #0]
 800885c:	e009      	b.n	8008872 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800885e:	78fa      	ldrb	r2, [r7, #3]
 8008860:	6879      	ldr	r1, [r7, #4]
 8008862:	4613      	mov	r3, r2
 8008864:	011b      	lsls	r3, r3, #4
 8008866:	1a9b      	subs	r3, r3, r2
 8008868:	009b      	lsls	r3, r3, #2
 800886a:	440b      	add	r3, r1
 800886c:	334c      	adds	r3, #76	@ 0x4c
 800886e:	2202      	movs	r2, #2
 8008870:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008872:	78fa      	ldrb	r2, [r7, #3]
 8008874:	6879      	ldr	r1, [r7, #4]
 8008876:	4613      	mov	r3, r2
 8008878:	011b      	lsls	r3, r3, #4
 800887a:	1a9b      	subs	r3, r3, r2
 800887c:	009b      	lsls	r3, r3, #2
 800887e:	440b      	add	r3, r1
 8008880:	3326      	adds	r3, #38	@ 0x26
 8008882:	781b      	ldrb	r3, [r3, #0]
 8008884:	2b00      	cmp	r3, #0
 8008886:	d00b      	beq.n	80088a0 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008888:	78fa      	ldrb	r2, [r7, #3]
 800888a:	6879      	ldr	r1, [r7, #4]
 800888c:	4613      	mov	r3, r2
 800888e:	011b      	lsls	r3, r3, #4
 8008890:	1a9b      	subs	r3, r3, r2
 8008892:	009b      	lsls	r3, r3, #2
 8008894:	440b      	add	r3, r1
 8008896:	3326      	adds	r3, #38	@ 0x26
 8008898:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800889a:	2b02      	cmp	r3, #2
 800889c:	f040 8136 	bne.w	8008b0c <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80088a0:	78fb      	ldrb	r3, [r7, #3]
 80088a2:	015a      	lsls	r2, r3, #5
 80088a4:	693b      	ldr	r3, [r7, #16]
 80088a6:	4413      	add	r3, r2
 80088a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80088b6:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80088be:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80088c0:	78fb      	ldrb	r3, [r7, #3]
 80088c2:	015a      	lsls	r2, r3, #5
 80088c4:	693b      	ldr	r3, [r7, #16]
 80088c6:	4413      	add	r3, r2
 80088c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80088cc:	461a      	mov	r2, r3
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	6013      	str	r3, [r2, #0]
 80088d2:	e11b      	b.n	8008b0c <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80088d4:	78fa      	ldrb	r2, [r7, #3]
 80088d6:	6879      	ldr	r1, [r7, #4]
 80088d8:	4613      	mov	r3, r2
 80088da:	011b      	lsls	r3, r3, #4
 80088dc:	1a9b      	subs	r3, r3, r2
 80088de:	009b      	lsls	r3, r3, #2
 80088e0:	440b      	add	r3, r1
 80088e2:	334d      	adds	r3, #77	@ 0x4d
 80088e4:	781b      	ldrb	r3, [r3, #0]
 80088e6:	2b03      	cmp	r3, #3
 80088e8:	f040 8081 	bne.w	80089ee <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80088ec:	78fa      	ldrb	r2, [r7, #3]
 80088ee:	6879      	ldr	r1, [r7, #4]
 80088f0:	4613      	mov	r3, r2
 80088f2:	011b      	lsls	r3, r3, #4
 80088f4:	1a9b      	subs	r3, r3, r2
 80088f6:	009b      	lsls	r3, r3, #2
 80088f8:	440b      	add	r3, r1
 80088fa:	334d      	adds	r3, #77	@ 0x4d
 80088fc:	2202      	movs	r2, #2
 80088fe:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8008900:	78fa      	ldrb	r2, [r7, #3]
 8008902:	6879      	ldr	r1, [r7, #4]
 8008904:	4613      	mov	r3, r2
 8008906:	011b      	lsls	r3, r3, #4
 8008908:	1a9b      	subs	r3, r3, r2
 800890a:	009b      	lsls	r3, r3, #2
 800890c:	440b      	add	r3, r1
 800890e:	331b      	adds	r3, #27
 8008910:	781b      	ldrb	r3, [r3, #0]
 8008912:	2b01      	cmp	r3, #1
 8008914:	f040 80fa 	bne.w	8008b0c <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008918:	78fa      	ldrb	r2, [r7, #3]
 800891a:	6879      	ldr	r1, [r7, #4]
 800891c:	4613      	mov	r3, r2
 800891e:	011b      	lsls	r3, r3, #4
 8008920:	1a9b      	subs	r3, r3, r2
 8008922:	009b      	lsls	r3, r3, #2
 8008924:	440b      	add	r3, r1
 8008926:	334c      	adds	r3, #76	@ 0x4c
 8008928:	2202      	movs	r2, #2
 800892a:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800892c:	78fb      	ldrb	r3, [r7, #3]
 800892e:	015a      	lsls	r2, r3, #5
 8008930:	693b      	ldr	r3, [r7, #16]
 8008932:	4413      	add	r3, r2
 8008934:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008938:	685b      	ldr	r3, [r3, #4]
 800893a:	78fa      	ldrb	r2, [r7, #3]
 800893c:	0151      	lsls	r1, r2, #5
 800893e:	693a      	ldr	r2, [r7, #16]
 8008940:	440a      	add	r2, r1
 8008942:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008946:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800894a:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800894c:	78fb      	ldrb	r3, [r7, #3]
 800894e:	015a      	lsls	r2, r3, #5
 8008950:	693b      	ldr	r3, [r7, #16]
 8008952:	4413      	add	r3, r2
 8008954:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008958:	68db      	ldr	r3, [r3, #12]
 800895a:	78fa      	ldrb	r2, [r7, #3]
 800895c:	0151      	lsls	r1, r2, #5
 800895e:	693a      	ldr	r2, [r7, #16]
 8008960:	440a      	add	r2, r1
 8008962:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008966:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800896a:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 800896c:	78fb      	ldrb	r3, [r7, #3]
 800896e:	015a      	lsls	r2, r3, #5
 8008970:	693b      	ldr	r3, [r7, #16]
 8008972:	4413      	add	r3, r2
 8008974:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008978:	68db      	ldr	r3, [r3, #12]
 800897a:	78fa      	ldrb	r2, [r7, #3]
 800897c:	0151      	lsls	r1, r2, #5
 800897e:	693a      	ldr	r2, [r7, #16]
 8008980:	440a      	add	r2, r1
 8008982:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008986:	f023 0320 	bic.w	r3, r3, #32
 800898a:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800898c:	78fa      	ldrb	r2, [r7, #3]
 800898e:	6879      	ldr	r1, [r7, #4]
 8008990:	4613      	mov	r3, r2
 8008992:	011b      	lsls	r3, r3, #4
 8008994:	1a9b      	subs	r3, r3, r2
 8008996:	009b      	lsls	r3, r3, #2
 8008998:	440b      	add	r3, r1
 800899a:	3326      	adds	r3, #38	@ 0x26
 800899c:	781b      	ldrb	r3, [r3, #0]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d00b      	beq.n	80089ba <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80089a2:	78fa      	ldrb	r2, [r7, #3]
 80089a4:	6879      	ldr	r1, [r7, #4]
 80089a6:	4613      	mov	r3, r2
 80089a8:	011b      	lsls	r3, r3, #4
 80089aa:	1a9b      	subs	r3, r3, r2
 80089ac:	009b      	lsls	r3, r3, #2
 80089ae:	440b      	add	r3, r1
 80089b0:	3326      	adds	r3, #38	@ 0x26
 80089b2:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80089b4:	2b02      	cmp	r3, #2
 80089b6:	f040 80a9 	bne.w	8008b0c <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80089ba:	78fb      	ldrb	r3, [r7, #3]
 80089bc:	015a      	lsls	r2, r3, #5
 80089be:	693b      	ldr	r3, [r7, #16]
 80089c0:	4413      	add	r3, r2
 80089c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80089d0:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80089d8:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80089da:	78fb      	ldrb	r3, [r7, #3]
 80089dc:	015a      	lsls	r2, r3, #5
 80089de:	693b      	ldr	r3, [r7, #16]
 80089e0:	4413      	add	r3, r2
 80089e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80089e6:	461a      	mov	r2, r3
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	6013      	str	r3, [r2, #0]
 80089ec:	e08e      	b.n	8008b0c <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80089ee:	78fa      	ldrb	r2, [r7, #3]
 80089f0:	6879      	ldr	r1, [r7, #4]
 80089f2:	4613      	mov	r3, r2
 80089f4:	011b      	lsls	r3, r3, #4
 80089f6:	1a9b      	subs	r3, r3, r2
 80089f8:	009b      	lsls	r3, r3, #2
 80089fa:	440b      	add	r3, r1
 80089fc:	334d      	adds	r3, #77	@ 0x4d
 80089fe:	781b      	ldrb	r3, [r3, #0]
 8008a00:	2b04      	cmp	r3, #4
 8008a02:	d143      	bne.n	8008a8c <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008a04:	78fa      	ldrb	r2, [r7, #3]
 8008a06:	6879      	ldr	r1, [r7, #4]
 8008a08:	4613      	mov	r3, r2
 8008a0a:	011b      	lsls	r3, r3, #4
 8008a0c:	1a9b      	subs	r3, r3, r2
 8008a0e:	009b      	lsls	r3, r3, #2
 8008a10:	440b      	add	r3, r1
 8008a12:	334d      	adds	r3, #77	@ 0x4d
 8008a14:	2202      	movs	r2, #2
 8008a16:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008a18:	78fa      	ldrb	r2, [r7, #3]
 8008a1a:	6879      	ldr	r1, [r7, #4]
 8008a1c:	4613      	mov	r3, r2
 8008a1e:	011b      	lsls	r3, r3, #4
 8008a20:	1a9b      	subs	r3, r3, r2
 8008a22:	009b      	lsls	r3, r3, #2
 8008a24:	440b      	add	r3, r1
 8008a26:	334c      	adds	r3, #76	@ 0x4c
 8008a28:	2202      	movs	r2, #2
 8008a2a:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008a2c:	78fa      	ldrb	r2, [r7, #3]
 8008a2e:	6879      	ldr	r1, [r7, #4]
 8008a30:	4613      	mov	r3, r2
 8008a32:	011b      	lsls	r3, r3, #4
 8008a34:	1a9b      	subs	r3, r3, r2
 8008a36:	009b      	lsls	r3, r3, #2
 8008a38:	440b      	add	r3, r1
 8008a3a:	3326      	adds	r3, #38	@ 0x26
 8008a3c:	781b      	ldrb	r3, [r3, #0]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d00a      	beq.n	8008a58 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008a42:	78fa      	ldrb	r2, [r7, #3]
 8008a44:	6879      	ldr	r1, [r7, #4]
 8008a46:	4613      	mov	r3, r2
 8008a48:	011b      	lsls	r3, r3, #4
 8008a4a:	1a9b      	subs	r3, r3, r2
 8008a4c:	009b      	lsls	r3, r3, #2
 8008a4e:	440b      	add	r3, r1
 8008a50:	3326      	adds	r3, #38	@ 0x26
 8008a52:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008a54:	2b02      	cmp	r3, #2
 8008a56:	d159      	bne.n	8008b0c <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8008a58:	78fb      	ldrb	r3, [r7, #3]
 8008a5a:	015a      	lsls	r2, r3, #5
 8008a5c:	693b      	ldr	r3, [r7, #16]
 8008a5e:	4413      	add	r3, r2
 8008a60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008a6e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008a76:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8008a78:	78fb      	ldrb	r3, [r7, #3]
 8008a7a:	015a      	lsls	r2, r3, #5
 8008a7c:	693b      	ldr	r3, [r7, #16]
 8008a7e:	4413      	add	r3, r2
 8008a80:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a84:	461a      	mov	r2, r3
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	6013      	str	r3, [r2, #0]
 8008a8a:	e03f      	b.n	8008b0c <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8008a8c:	78fa      	ldrb	r2, [r7, #3]
 8008a8e:	6879      	ldr	r1, [r7, #4]
 8008a90:	4613      	mov	r3, r2
 8008a92:	011b      	lsls	r3, r3, #4
 8008a94:	1a9b      	subs	r3, r3, r2
 8008a96:	009b      	lsls	r3, r3, #2
 8008a98:	440b      	add	r3, r1
 8008a9a:	334d      	adds	r3, #77	@ 0x4d
 8008a9c:	781b      	ldrb	r3, [r3, #0]
 8008a9e:	2b08      	cmp	r3, #8
 8008aa0:	d126      	bne.n	8008af0 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008aa2:	78fa      	ldrb	r2, [r7, #3]
 8008aa4:	6879      	ldr	r1, [r7, #4]
 8008aa6:	4613      	mov	r3, r2
 8008aa8:	011b      	lsls	r3, r3, #4
 8008aaa:	1a9b      	subs	r3, r3, r2
 8008aac:	009b      	lsls	r3, r3, #2
 8008aae:	440b      	add	r3, r1
 8008ab0:	334d      	adds	r3, #77	@ 0x4d
 8008ab2:	2202      	movs	r2, #2
 8008ab4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8008ab6:	78fa      	ldrb	r2, [r7, #3]
 8008ab8:	6879      	ldr	r1, [r7, #4]
 8008aba:	4613      	mov	r3, r2
 8008abc:	011b      	lsls	r3, r3, #4
 8008abe:	1a9b      	subs	r3, r3, r2
 8008ac0:	009b      	lsls	r3, r3, #2
 8008ac2:	440b      	add	r3, r1
 8008ac4:	3344      	adds	r3, #68	@ 0x44
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	1c59      	adds	r1, r3, #1
 8008aca:	6878      	ldr	r0, [r7, #4]
 8008acc:	4613      	mov	r3, r2
 8008ace:	011b      	lsls	r3, r3, #4
 8008ad0:	1a9b      	subs	r3, r3, r2
 8008ad2:	009b      	lsls	r3, r3, #2
 8008ad4:	4403      	add	r3, r0
 8008ad6:	3344      	adds	r3, #68	@ 0x44
 8008ad8:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8008ada:	78fa      	ldrb	r2, [r7, #3]
 8008adc:	6879      	ldr	r1, [r7, #4]
 8008ade:	4613      	mov	r3, r2
 8008ae0:	011b      	lsls	r3, r3, #4
 8008ae2:	1a9b      	subs	r3, r3, r2
 8008ae4:	009b      	lsls	r3, r3, #2
 8008ae6:	440b      	add	r3, r1
 8008ae8:	334c      	adds	r3, #76	@ 0x4c
 8008aea:	2204      	movs	r2, #4
 8008aec:	701a      	strb	r2, [r3, #0]
 8008aee:	e00d      	b.n	8008b0c <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8008af0:	78fa      	ldrb	r2, [r7, #3]
 8008af2:	6879      	ldr	r1, [r7, #4]
 8008af4:	4613      	mov	r3, r2
 8008af6:	011b      	lsls	r3, r3, #4
 8008af8:	1a9b      	subs	r3, r3, r2
 8008afa:	009b      	lsls	r3, r3, #2
 8008afc:	440b      	add	r3, r1
 8008afe:	334d      	adds	r3, #77	@ 0x4d
 8008b00:	781b      	ldrb	r3, [r3, #0]
 8008b02:	2b02      	cmp	r3, #2
 8008b04:	f000 8100 	beq.w	8008d08 <HCD_HC_IN_IRQHandler+0xcca>
 8008b08:	e000      	b.n	8008b0c <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008b0a:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8008b0c:	78fa      	ldrb	r2, [r7, #3]
 8008b0e:	6879      	ldr	r1, [r7, #4]
 8008b10:	4613      	mov	r3, r2
 8008b12:	011b      	lsls	r3, r3, #4
 8008b14:	1a9b      	subs	r3, r3, r2
 8008b16:	009b      	lsls	r3, r3, #2
 8008b18:	440b      	add	r3, r1
 8008b1a:	334c      	adds	r3, #76	@ 0x4c
 8008b1c:	781a      	ldrb	r2, [r3, #0]
 8008b1e:	78fb      	ldrb	r3, [r7, #3]
 8008b20:	4619      	mov	r1, r3
 8008b22:	6878      	ldr	r0, [r7, #4]
 8008b24:	f00e fdaa 	bl	801767c <HAL_HCD_HC_NotifyURBChange_Callback>
 8008b28:	e0ef      	b.n	8008d0a <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	78fa      	ldrb	r2, [r7, #3]
 8008b30:	4611      	mov	r1, r2
 8008b32:	4618      	mov	r0, r3
 8008b34:	f008 fd27 	bl	8011586 <USB_ReadChInterrupts>
 8008b38:	4603      	mov	r3, r0
 8008b3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b3e:	2b40      	cmp	r3, #64	@ 0x40
 8008b40:	d12f      	bne.n	8008ba2 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8008b42:	78fb      	ldrb	r3, [r7, #3]
 8008b44:	015a      	lsls	r2, r3, #5
 8008b46:	693b      	ldr	r3, [r7, #16]
 8008b48:	4413      	add	r3, r2
 8008b4a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b4e:	461a      	mov	r2, r3
 8008b50:	2340      	movs	r3, #64	@ 0x40
 8008b52:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8008b54:	78fa      	ldrb	r2, [r7, #3]
 8008b56:	6879      	ldr	r1, [r7, #4]
 8008b58:	4613      	mov	r3, r2
 8008b5a:	011b      	lsls	r3, r3, #4
 8008b5c:	1a9b      	subs	r3, r3, r2
 8008b5e:	009b      	lsls	r3, r3, #2
 8008b60:	440b      	add	r3, r1
 8008b62:	334d      	adds	r3, #77	@ 0x4d
 8008b64:	2205      	movs	r2, #5
 8008b66:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8008b68:	78fa      	ldrb	r2, [r7, #3]
 8008b6a:	6879      	ldr	r1, [r7, #4]
 8008b6c:	4613      	mov	r3, r2
 8008b6e:	011b      	lsls	r3, r3, #4
 8008b70:	1a9b      	subs	r3, r3, r2
 8008b72:	009b      	lsls	r3, r3, #2
 8008b74:	440b      	add	r3, r1
 8008b76:	331a      	adds	r3, #26
 8008b78:	781b      	ldrb	r3, [r3, #0]
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d109      	bne.n	8008b92 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8008b7e:	78fa      	ldrb	r2, [r7, #3]
 8008b80:	6879      	ldr	r1, [r7, #4]
 8008b82:	4613      	mov	r3, r2
 8008b84:	011b      	lsls	r3, r3, #4
 8008b86:	1a9b      	subs	r3, r3, r2
 8008b88:	009b      	lsls	r3, r3, #2
 8008b8a:	440b      	add	r3, r1
 8008b8c:	3344      	adds	r3, #68	@ 0x44
 8008b8e:	2200      	movs	r2, #0
 8008b90:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	78fa      	ldrb	r2, [r7, #3]
 8008b98:	4611      	mov	r1, r2
 8008b9a:	4618      	mov	r0, r3
 8008b9c:	f009 fa91 	bl	80120c2 <USB_HC_Halt>
 8008ba0:	e0b3      	b.n	8008d0a <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	78fa      	ldrb	r2, [r7, #3]
 8008ba8:	4611      	mov	r1, r2
 8008baa:	4618      	mov	r0, r3
 8008bac:	f008 fceb 	bl	8011586 <USB_ReadChInterrupts>
 8008bb0:	4603      	mov	r3, r0
 8008bb2:	f003 0310 	and.w	r3, r3, #16
 8008bb6:	2b10      	cmp	r3, #16
 8008bb8:	f040 80a7 	bne.w	8008d0a <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8008bbc:	78fa      	ldrb	r2, [r7, #3]
 8008bbe:	6879      	ldr	r1, [r7, #4]
 8008bc0:	4613      	mov	r3, r2
 8008bc2:	011b      	lsls	r3, r3, #4
 8008bc4:	1a9b      	subs	r3, r3, r2
 8008bc6:	009b      	lsls	r3, r3, #2
 8008bc8:	440b      	add	r3, r1
 8008bca:	3326      	adds	r3, #38	@ 0x26
 8008bcc:	781b      	ldrb	r3, [r3, #0]
 8008bce:	2b03      	cmp	r3, #3
 8008bd0:	d11b      	bne.n	8008c0a <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8008bd2:	78fa      	ldrb	r2, [r7, #3]
 8008bd4:	6879      	ldr	r1, [r7, #4]
 8008bd6:	4613      	mov	r3, r2
 8008bd8:	011b      	lsls	r3, r3, #4
 8008bda:	1a9b      	subs	r3, r3, r2
 8008bdc:	009b      	lsls	r3, r3, #2
 8008bde:	440b      	add	r3, r1
 8008be0:	3344      	adds	r3, #68	@ 0x44
 8008be2:	2200      	movs	r2, #0
 8008be4:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8008be6:	78fa      	ldrb	r2, [r7, #3]
 8008be8:	6879      	ldr	r1, [r7, #4]
 8008bea:	4613      	mov	r3, r2
 8008bec:	011b      	lsls	r3, r3, #4
 8008bee:	1a9b      	subs	r3, r3, r2
 8008bf0:	009b      	lsls	r3, r3, #2
 8008bf2:	440b      	add	r3, r1
 8008bf4:	334d      	adds	r3, #77	@ 0x4d
 8008bf6:	2204      	movs	r2, #4
 8008bf8:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	78fa      	ldrb	r2, [r7, #3]
 8008c00:	4611      	mov	r1, r2
 8008c02:	4618      	mov	r0, r3
 8008c04:	f009 fa5d 	bl	80120c2 <USB_HC_Halt>
 8008c08:	e03f      	b.n	8008c8a <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008c0a:	78fa      	ldrb	r2, [r7, #3]
 8008c0c:	6879      	ldr	r1, [r7, #4]
 8008c0e:	4613      	mov	r3, r2
 8008c10:	011b      	lsls	r3, r3, #4
 8008c12:	1a9b      	subs	r3, r3, r2
 8008c14:	009b      	lsls	r3, r3, #2
 8008c16:	440b      	add	r3, r1
 8008c18:	3326      	adds	r3, #38	@ 0x26
 8008c1a:	781b      	ldrb	r3, [r3, #0]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d00a      	beq.n	8008c36 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008c20:	78fa      	ldrb	r2, [r7, #3]
 8008c22:	6879      	ldr	r1, [r7, #4]
 8008c24:	4613      	mov	r3, r2
 8008c26:	011b      	lsls	r3, r3, #4
 8008c28:	1a9b      	subs	r3, r3, r2
 8008c2a:	009b      	lsls	r3, r3, #2
 8008c2c:	440b      	add	r3, r1
 8008c2e:	3326      	adds	r3, #38	@ 0x26
 8008c30:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008c32:	2b02      	cmp	r3, #2
 8008c34:	d129      	bne.n	8008c8a <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8008c36:	78fa      	ldrb	r2, [r7, #3]
 8008c38:	6879      	ldr	r1, [r7, #4]
 8008c3a:	4613      	mov	r3, r2
 8008c3c:	011b      	lsls	r3, r3, #4
 8008c3e:	1a9b      	subs	r3, r3, r2
 8008c40:	009b      	lsls	r3, r3, #2
 8008c42:	440b      	add	r3, r1
 8008c44:	3344      	adds	r3, #68	@ 0x44
 8008c46:	2200      	movs	r2, #0
 8008c48:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	799b      	ldrb	r3, [r3, #6]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d00a      	beq.n	8008c68 <HCD_HC_IN_IRQHandler+0xc2a>
 8008c52:	78fa      	ldrb	r2, [r7, #3]
 8008c54:	6879      	ldr	r1, [r7, #4]
 8008c56:	4613      	mov	r3, r2
 8008c58:	011b      	lsls	r3, r3, #4
 8008c5a:	1a9b      	subs	r3, r3, r2
 8008c5c:	009b      	lsls	r3, r3, #2
 8008c5e:	440b      	add	r3, r1
 8008c60:	331b      	adds	r3, #27
 8008c62:	781b      	ldrb	r3, [r3, #0]
 8008c64:	2b01      	cmp	r3, #1
 8008c66:	d110      	bne.n	8008c8a <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8008c68:	78fa      	ldrb	r2, [r7, #3]
 8008c6a:	6879      	ldr	r1, [r7, #4]
 8008c6c:	4613      	mov	r3, r2
 8008c6e:	011b      	lsls	r3, r3, #4
 8008c70:	1a9b      	subs	r3, r3, r2
 8008c72:	009b      	lsls	r3, r3, #2
 8008c74:	440b      	add	r3, r1
 8008c76:	334d      	adds	r3, #77	@ 0x4d
 8008c78:	2204      	movs	r2, #4
 8008c7a:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	78fa      	ldrb	r2, [r7, #3]
 8008c82:	4611      	mov	r1, r2
 8008c84:	4618      	mov	r0, r3
 8008c86:	f009 fa1c 	bl	80120c2 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8008c8a:	78fa      	ldrb	r2, [r7, #3]
 8008c8c:	6879      	ldr	r1, [r7, #4]
 8008c8e:	4613      	mov	r3, r2
 8008c90:	011b      	lsls	r3, r3, #4
 8008c92:	1a9b      	subs	r3, r3, r2
 8008c94:	009b      	lsls	r3, r3, #2
 8008c96:	440b      	add	r3, r1
 8008c98:	331b      	adds	r3, #27
 8008c9a:	781b      	ldrb	r3, [r3, #0]
 8008c9c:	2b01      	cmp	r3, #1
 8008c9e:	d129      	bne.n	8008cf4 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8008ca0:	78fa      	ldrb	r2, [r7, #3]
 8008ca2:	6879      	ldr	r1, [r7, #4]
 8008ca4:	4613      	mov	r3, r2
 8008ca6:	011b      	lsls	r3, r3, #4
 8008ca8:	1a9b      	subs	r3, r3, r2
 8008caa:	009b      	lsls	r3, r3, #2
 8008cac:	440b      	add	r3, r1
 8008cae:	331b      	adds	r3, #27
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8008cb4:	78fb      	ldrb	r3, [r7, #3]
 8008cb6:	015a      	lsls	r2, r3, #5
 8008cb8:	693b      	ldr	r3, [r7, #16]
 8008cba:	4413      	add	r3, r2
 8008cbc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008cc0:	685b      	ldr	r3, [r3, #4]
 8008cc2:	78fa      	ldrb	r2, [r7, #3]
 8008cc4:	0151      	lsls	r1, r2, #5
 8008cc6:	693a      	ldr	r2, [r7, #16]
 8008cc8:	440a      	add	r2, r1
 8008cca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008cce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008cd2:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8008cd4:	78fb      	ldrb	r3, [r7, #3]
 8008cd6:	015a      	lsls	r2, r3, #5
 8008cd8:	693b      	ldr	r3, [r7, #16]
 8008cda:	4413      	add	r3, r2
 8008cdc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ce0:	68db      	ldr	r3, [r3, #12]
 8008ce2:	78fa      	ldrb	r2, [r7, #3]
 8008ce4:	0151      	lsls	r1, r2, #5
 8008ce6:	693a      	ldr	r2, [r7, #16]
 8008ce8:	440a      	add	r2, r1
 8008cea:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008cee:	f043 0320 	orr.w	r3, r3, #32
 8008cf2:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8008cf4:	78fb      	ldrb	r3, [r7, #3]
 8008cf6:	015a      	lsls	r2, r3, #5
 8008cf8:	693b      	ldr	r3, [r7, #16]
 8008cfa:	4413      	add	r3, r2
 8008cfc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d00:	461a      	mov	r2, r3
 8008d02:	2310      	movs	r3, #16
 8008d04:	6093      	str	r3, [r2, #8]
 8008d06:	e000      	b.n	8008d0a <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8008d08:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8008d0a:	3718      	adds	r7, #24
 8008d0c:	46bd      	mov	sp, r7
 8008d0e:	bd80      	pop	{r7, pc}

08008d10 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8008d10:	b580      	push	{r7, lr}
 8008d12:	b086      	sub	sp, #24
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	6078      	str	r0, [r7, #4]
 8008d18:	460b      	mov	r3, r1
 8008d1a:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d22:	697b      	ldr	r3, [r7, #20]
 8008d24:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	78fa      	ldrb	r2, [r7, #3]
 8008d2c:	4611      	mov	r1, r2
 8008d2e:	4618      	mov	r0, r3
 8008d30:	f008 fc29 	bl	8011586 <USB_ReadChInterrupts>
 8008d34:	4603      	mov	r3, r0
 8008d36:	f003 0304 	and.w	r3, r3, #4
 8008d3a:	2b04      	cmp	r3, #4
 8008d3c:	d11b      	bne.n	8008d76 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8008d3e:	78fb      	ldrb	r3, [r7, #3]
 8008d40:	015a      	lsls	r2, r3, #5
 8008d42:	693b      	ldr	r3, [r7, #16]
 8008d44:	4413      	add	r3, r2
 8008d46:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d4a:	461a      	mov	r2, r3
 8008d4c:	2304      	movs	r3, #4
 8008d4e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8008d50:	78fa      	ldrb	r2, [r7, #3]
 8008d52:	6879      	ldr	r1, [r7, #4]
 8008d54:	4613      	mov	r3, r2
 8008d56:	011b      	lsls	r3, r3, #4
 8008d58:	1a9b      	subs	r3, r3, r2
 8008d5a:	009b      	lsls	r3, r3, #2
 8008d5c:	440b      	add	r3, r1
 8008d5e:	334d      	adds	r3, #77	@ 0x4d
 8008d60:	2207      	movs	r2, #7
 8008d62:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	78fa      	ldrb	r2, [r7, #3]
 8008d6a:	4611      	mov	r1, r2
 8008d6c:	4618      	mov	r0, r3
 8008d6e:	f009 f9a8 	bl	80120c2 <USB_HC_Halt>
 8008d72:	f000 bc89 	b.w	8009688 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	78fa      	ldrb	r2, [r7, #3]
 8008d7c:	4611      	mov	r1, r2
 8008d7e:	4618      	mov	r0, r3
 8008d80:	f008 fc01 	bl	8011586 <USB_ReadChInterrupts>
 8008d84:	4603      	mov	r3, r0
 8008d86:	f003 0320 	and.w	r3, r3, #32
 8008d8a:	2b20      	cmp	r3, #32
 8008d8c:	f040 8082 	bne.w	8008e94 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8008d90:	78fb      	ldrb	r3, [r7, #3]
 8008d92:	015a      	lsls	r2, r3, #5
 8008d94:	693b      	ldr	r3, [r7, #16]
 8008d96:	4413      	add	r3, r2
 8008d98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d9c:	461a      	mov	r2, r3
 8008d9e:	2320      	movs	r3, #32
 8008da0:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8008da2:	78fa      	ldrb	r2, [r7, #3]
 8008da4:	6879      	ldr	r1, [r7, #4]
 8008da6:	4613      	mov	r3, r2
 8008da8:	011b      	lsls	r3, r3, #4
 8008daa:	1a9b      	subs	r3, r3, r2
 8008dac:	009b      	lsls	r3, r3, #2
 8008dae:	440b      	add	r3, r1
 8008db0:	3319      	adds	r3, #25
 8008db2:	781b      	ldrb	r3, [r3, #0]
 8008db4:	2b01      	cmp	r3, #1
 8008db6:	d124      	bne.n	8008e02 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8008db8:	78fa      	ldrb	r2, [r7, #3]
 8008dba:	6879      	ldr	r1, [r7, #4]
 8008dbc:	4613      	mov	r3, r2
 8008dbe:	011b      	lsls	r3, r3, #4
 8008dc0:	1a9b      	subs	r3, r3, r2
 8008dc2:	009b      	lsls	r3, r3, #2
 8008dc4:	440b      	add	r3, r1
 8008dc6:	3319      	adds	r3, #25
 8008dc8:	2200      	movs	r2, #0
 8008dca:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008dcc:	78fa      	ldrb	r2, [r7, #3]
 8008dce:	6879      	ldr	r1, [r7, #4]
 8008dd0:	4613      	mov	r3, r2
 8008dd2:	011b      	lsls	r3, r3, #4
 8008dd4:	1a9b      	subs	r3, r3, r2
 8008dd6:	009b      	lsls	r3, r3, #2
 8008dd8:	440b      	add	r3, r1
 8008dda:	334c      	adds	r3, #76	@ 0x4c
 8008ddc:	2202      	movs	r2, #2
 8008dde:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8008de0:	78fa      	ldrb	r2, [r7, #3]
 8008de2:	6879      	ldr	r1, [r7, #4]
 8008de4:	4613      	mov	r3, r2
 8008de6:	011b      	lsls	r3, r3, #4
 8008de8:	1a9b      	subs	r3, r3, r2
 8008dea:	009b      	lsls	r3, r3, #2
 8008dec:	440b      	add	r3, r1
 8008dee:	334d      	adds	r3, #77	@ 0x4d
 8008df0:	2203      	movs	r2, #3
 8008df2:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	78fa      	ldrb	r2, [r7, #3]
 8008dfa:	4611      	mov	r1, r2
 8008dfc:	4618      	mov	r0, r3
 8008dfe:	f009 f960 	bl	80120c2 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8008e02:	78fa      	ldrb	r2, [r7, #3]
 8008e04:	6879      	ldr	r1, [r7, #4]
 8008e06:	4613      	mov	r3, r2
 8008e08:	011b      	lsls	r3, r3, #4
 8008e0a:	1a9b      	subs	r3, r3, r2
 8008e0c:	009b      	lsls	r3, r3, #2
 8008e0e:	440b      	add	r3, r1
 8008e10:	331a      	adds	r3, #26
 8008e12:	781b      	ldrb	r3, [r3, #0]
 8008e14:	2b01      	cmp	r3, #1
 8008e16:	f040 8437 	bne.w	8009688 <HCD_HC_OUT_IRQHandler+0x978>
 8008e1a:	78fa      	ldrb	r2, [r7, #3]
 8008e1c:	6879      	ldr	r1, [r7, #4]
 8008e1e:	4613      	mov	r3, r2
 8008e20:	011b      	lsls	r3, r3, #4
 8008e22:	1a9b      	subs	r3, r3, r2
 8008e24:	009b      	lsls	r3, r3, #2
 8008e26:	440b      	add	r3, r1
 8008e28:	331b      	adds	r3, #27
 8008e2a:	781b      	ldrb	r3, [r3, #0]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	f040 842b 	bne.w	8009688 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8008e32:	78fa      	ldrb	r2, [r7, #3]
 8008e34:	6879      	ldr	r1, [r7, #4]
 8008e36:	4613      	mov	r3, r2
 8008e38:	011b      	lsls	r3, r3, #4
 8008e3a:	1a9b      	subs	r3, r3, r2
 8008e3c:	009b      	lsls	r3, r3, #2
 8008e3e:	440b      	add	r3, r1
 8008e40:	3326      	adds	r3, #38	@ 0x26
 8008e42:	781b      	ldrb	r3, [r3, #0]
 8008e44:	2b01      	cmp	r3, #1
 8008e46:	d009      	beq.n	8008e5c <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8008e48:	78fa      	ldrb	r2, [r7, #3]
 8008e4a:	6879      	ldr	r1, [r7, #4]
 8008e4c:	4613      	mov	r3, r2
 8008e4e:	011b      	lsls	r3, r3, #4
 8008e50:	1a9b      	subs	r3, r3, r2
 8008e52:	009b      	lsls	r3, r3, #2
 8008e54:	440b      	add	r3, r1
 8008e56:	331b      	adds	r3, #27
 8008e58:	2201      	movs	r2, #1
 8008e5a:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8008e5c:	78fa      	ldrb	r2, [r7, #3]
 8008e5e:	6879      	ldr	r1, [r7, #4]
 8008e60:	4613      	mov	r3, r2
 8008e62:	011b      	lsls	r3, r3, #4
 8008e64:	1a9b      	subs	r3, r3, r2
 8008e66:	009b      	lsls	r3, r3, #2
 8008e68:	440b      	add	r3, r1
 8008e6a:	334d      	adds	r3, #77	@ 0x4d
 8008e6c:	2203      	movs	r2, #3
 8008e6e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	78fa      	ldrb	r2, [r7, #3]
 8008e76:	4611      	mov	r1, r2
 8008e78:	4618      	mov	r0, r3
 8008e7a:	f009 f922 	bl	80120c2 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8008e7e:	78fa      	ldrb	r2, [r7, #3]
 8008e80:	6879      	ldr	r1, [r7, #4]
 8008e82:	4613      	mov	r3, r2
 8008e84:	011b      	lsls	r3, r3, #4
 8008e86:	1a9b      	subs	r3, r3, r2
 8008e88:	009b      	lsls	r3, r3, #2
 8008e8a:	440b      	add	r3, r1
 8008e8c:	3344      	adds	r3, #68	@ 0x44
 8008e8e:	2200      	movs	r2, #0
 8008e90:	601a      	str	r2, [r3, #0]
 8008e92:	e3f9      	b.n	8009688 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	78fa      	ldrb	r2, [r7, #3]
 8008e9a:	4611      	mov	r1, r2
 8008e9c:	4618      	mov	r0, r3
 8008e9e:	f008 fb72 	bl	8011586 <USB_ReadChInterrupts>
 8008ea2:	4603      	mov	r3, r0
 8008ea4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008ea8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008eac:	d111      	bne.n	8008ed2 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8008eae:	78fb      	ldrb	r3, [r7, #3]
 8008eb0:	015a      	lsls	r2, r3, #5
 8008eb2:	693b      	ldr	r3, [r7, #16]
 8008eb4:	4413      	add	r3, r2
 8008eb6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008eba:	461a      	mov	r2, r3
 8008ebc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008ec0:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	78fa      	ldrb	r2, [r7, #3]
 8008ec8:	4611      	mov	r1, r2
 8008eca:	4618      	mov	r0, r3
 8008ecc:	f009 f8f9 	bl	80120c2 <USB_HC_Halt>
 8008ed0:	e3da      	b.n	8009688 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	78fa      	ldrb	r2, [r7, #3]
 8008ed8:	4611      	mov	r1, r2
 8008eda:	4618      	mov	r0, r3
 8008edc:	f008 fb53 	bl	8011586 <USB_ReadChInterrupts>
 8008ee0:	4603      	mov	r3, r0
 8008ee2:	f003 0301 	and.w	r3, r3, #1
 8008ee6:	2b01      	cmp	r3, #1
 8008ee8:	d168      	bne.n	8008fbc <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8008eea:	78fa      	ldrb	r2, [r7, #3]
 8008eec:	6879      	ldr	r1, [r7, #4]
 8008eee:	4613      	mov	r3, r2
 8008ef0:	011b      	lsls	r3, r3, #4
 8008ef2:	1a9b      	subs	r3, r3, r2
 8008ef4:	009b      	lsls	r3, r3, #2
 8008ef6:	440b      	add	r3, r1
 8008ef8:	3344      	adds	r3, #68	@ 0x44
 8008efa:	2200      	movs	r2, #0
 8008efc:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	78fa      	ldrb	r2, [r7, #3]
 8008f04:	4611      	mov	r1, r2
 8008f06:	4618      	mov	r0, r3
 8008f08:	f008 fb3d 	bl	8011586 <USB_ReadChInterrupts>
 8008f0c:	4603      	mov	r3, r0
 8008f0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f12:	2b40      	cmp	r3, #64	@ 0x40
 8008f14:	d112      	bne.n	8008f3c <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8008f16:	78fa      	ldrb	r2, [r7, #3]
 8008f18:	6879      	ldr	r1, [r7, #4]
 8008f1a:	4613      	mov	r3, r2
 8008f1c:	011b      	lsls	r3, r3, #4
 8008f1e:	1a9b      	subs	r3, r3, r2
 8008f20:	009b      	lsls	r3, r3, #2
 8008f22:	440b      	add	r3, r1
 8008f24:	3319      	adds	r3, #25
 8008f26:	2201      	movs	r2, #1
 8008f28:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8008f2a:	78fb      	ldrb	r3, [r7, #3]
 8008f2c:	015a      	lsls	r2, r3, #5
 8008f2e:	693b      	ldr	r3, [r7, #16]
 8008f30:	4413      	add	r3, r2
 8008f32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f36:	461a      	mov	r2, r3
 8008f38:	2340      	movs	r3, #64	@ 0x40
 8008f3a:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8008f3c:	78fa      	ldrb	r2, [r7, #3]
 8008f3e:	6879      	ldr	r1, [r7, #4]
 8008f40:	4613      	mov	r3, r2
 8008f42:	011b      	lsls	r3, r3, #4
 8008f44:	1a9b      	subs	r3, r3, r2
 8008f46:	009b      	lsls	r3, r3, #2
 8008f48:	440b      	add	r3, r1
 8008f4a:	331b      	adds	r3, #27
 8008f4c:	781b      	ldrb	r3, [r3, #0]
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d019      	beq.n	8008f86 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8008f52:	78fa      	ldrb	r2, [r7, #3]
 8008f54:	6879      	ldr	r1, [r7, #4]
 8008f56:	4613      	mov	r3, r2
 8008f58:	011b      	lsls	r3, r3, #4
 8008f5a:	1a9b      	subs	r3, r3, r2
 8008f5c:	009b      	lsls	r3, r3, #2
 8008f5e:	440b      	add	r3, r1
 8008f60:	331b      	adds	r3, #27
 8008f62:	2200      	movs	r2, #0
 8008f64:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8008f66:	78fb      	ldrb	r3, [r7, #3]
 8008f68:	015a      	lsls	r2, r3, #5
 8008f6a:	693b      	ldr	r3, [r7, #16]
 8008f6c:	4413      	add	r3, r2
 8008f6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f72:	685b      	ldr	r3, [r3, #4]
 8008f74:	78fa      	ldrb	r2, [r7, #3]
 8008f76:	0151      	lsls	r1, r2, #5
 8008f78:	693a      	ldr	r2, [r7, #16]
 8008f7a:	440a      	add	r2, r1
 8008f7c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008f80:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008f84:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8008f86:	78fb      	ldrb	r3, [r7, #3]
 8008f88:	015a      	lsls	r2, r3, #5
 8008f8a:	693b      	ldr	r3, [r7, #16]
 8008f8c:	4413      	add	r3, r2
 8008f8e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f92:	461a      	mov	r2, r3
 8008f94:	2301      	movs	r3, #1
 8008f96:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8008f98:	78fa      	ldrb	r2, [r7, #3]
 8008f9a:	6879      	ldr	r1, [r7, #4]
 8008f9c:	4613      	mov	r3, r2
 8008f9e:	011b      	lsls	r3, r3, #4
 8008fa0:	1a9b      	subs	r3, r3, r2
 8008fa2:	009b      	lsls	r3, r3, #2
 8008fa4:	440b      	add	r3, r1
 8008fa6:	334d      	adds	r3, #77	@ 0x4d
 8008fa8:	2201      	movs	r2, #1
 8008faa:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	78fa      	ldrb	r2, [r7, #3]
 8008fb2:	4611      	mov	r1, r2
 8008fb4:	4618      	mov	r0, r3
 8008fb6:	f009 f884 	bl	80120c2 <USB_HC_Halt>
 8008fba:	e365      	b.n	8009688 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	78fa      	ldrb	r2, [r7, #3]
 8008fc2:	4611      	mov	r1, r2
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	f008 fade 	bl	8011586 <USB_ReadChInterrupts>
 8008fca:	4603      	mov	r3, r0
 8008fcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008fd0:	2b40      	cmp	r3, #64	@ 0x40
 8008fd2:	d139      	bne.n	8009048 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8008fd4:	78fa      	ldrb	r2, [r7, #3]
 8008fd6:	6879      	ldr	r1, [r7, #4]
 8008fd8:	4613      	mov	r3, r2
 8008fda:	011b      	lsls	r3, r3, #4
 8008fdc:	1a9b      	subs	r3, r3, r2
 8008fde:	009b      	lsls	r3, r3, #2
 8008fe0:	440b      	add	r3, r1
 8008fe2:	334d      	adds	r3, #77	@ 0x4d
 8008fe4:	2205      	movs	r2, #5
 8008fe6:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8008fe8:	78fa      	ldrb	r2, [r7, #3]
 8008fea:	6879      	ldr	r1, [r7, #4]
 8008fec:	4613      	mov	r3, r2
 8008fee:	011b      	lsls	r3, r3, #4
 8008ff0:	1a9b      	subs	r3, r3, r2
 8008ff2:	009b      	lsls	r3, r3, #2
 8008ff4:	440b      	add	r3, r1
 8008ff6:	331a      	adds	r3, #26
 8008ff8:	781b      	ldrb	r3, [r3, #0]
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d109      	bne.n	8009012 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8008ffe:	78fa      	ldrb	r2, [r7, #3]
 8009000:	6879      	ldr	r1, [r7, #4]
 8009002:	4613      	mov	r3, r2
 8009004:	011b      	lsls	r3, r3, #4
 8009006:	1a9b      	subs	r3, r3, r2
 8009008:	009b      	lsls	r3, r3, #2
 800900a:	440b      	add	r3, r1
 800900c:	3319      	adds	r3, #25
 800900e:	2201      	movs	r2, #1
 8009010:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8009012:	78fa      	ldrb	r2, [r7, #3]
 8009014:	6879      	ldr	r1, [r7, #4]
 8009016:	4613      	mov	r3, r2
 8009018:	011b      	lsls	r3, r3, #4
 800901a:	1a9b      	subs	r3, r3, r2
 800901c:	009b      	lsls	r3, r3, #2
 800901e:	440b      	add	r3, r1
 8009020:	3344      	adds	r3, #68	@ 0x44
 8009022:	2200      	movs	r2, #0
 8009024:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	78fa      	ldrb	r2, [r7, #3]
 800902c:	4611      	mov	r1, r2
 800902e:	4618      	mov	r0, r3
 8009030:	f009 f847 	bl	80120c2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8009034:	78fb      	ldrb	r3, [r7, #3]
 8009036:	015a      	lsls	r2, r3, #5
 8009038:	693b      	ldr	r3, [r7, #16]
 800903a:	4413      	add	r3, r2
 800903c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009040:	461a      	mov	r2, r3
 8009042:	2340      	movs	r3, #64	@ 0x40
 8009044:	6093      	str	r3, [r2, #8]
 8009046:	e31f      	b.n	8009688 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	78fa      	ldrb	r2, [r7, #3]
 800904e:	4611      	mov	r1, r2
 8009050:	4618      	mov	r0, r3
 8009052:	f008 fa98 	bl	8011586 <USB_ReadChInterrupts>
 8009056:	4603      	mov	r3, r0
 8009058:	f003 0308 	and.w	r3, r3, #8
 800905c:	2b08      	cmp	r3, #8
 800905e:	d11a      	bne.n	8009096 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8009060:	78fb      	ldrb	r3, [r7, #3]
 8009062:	015a      	lsls	r2, r3, #5
 8009064:	693b      	ldr	r3, [r7, #16]
 8009066:	4413      	add	r3, r2
 8009068:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800906c:	461a      	mov	r2, r3
 800906e:	2308      	movs	r3, #8
 8009070:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8009072:	78fa      	ldrb	r2, [r7, #3]
 8009074:	6879      	ldr	r1, [r7, #4]
 8009076:	4613      	mov	r3, r2
 8009078:	011b      	lsls	r3, r3, #4
 800907a:	1a9b      	subs	r3, r3, r2
 800907c:	009b      	lsls	r3, r3, #2
 800907e:	440b      	add	r3, r1
 8009080:	334d      	adds	r3, #77	@ 0x4d
 8009082:	2206      	movs	r2, #6
 8009084:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	78fa      	ldrb	r2, [r7, #3]
 800908c:	4611      	mov	r1, r2
 800908e:	4618      	mov	r0, r3
 8009090:	f009 f817 	bl	80120c2 <USB_HC_Halt>
 8009094:	e2f8      	b.n	8009688 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	78fa      	ldrb	r2, [r7, #3]
 800909c:	4611      	mov	r1, r2
 800909e:	4618      	mov	r0, r3
 80090a0:	f008 fa71 	bl	8011586 <USB_ReadChInterrupts>
 80090a4:	4603      	mov	r3, r0
 80090a6:	f003 0310 	and.w	r3, r3, #16
 80090aa:	2b10      	cmp	r3, #16
 80090ac:	d144      	bne.n	8009138 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80090ae:	78fa      	ldrb	r2, [r7, #3]
 80090b0:	6879      	ldr	r1, [r7, #4]
 80090b2:	4613      	mov	r3, r2
 80090b4:	011b      	lsls	r3, r3, #4
 80090b6:	1a9b      	subs	r3, r3, r2
 80090b8:	009b      	lsls	r3, r3, #2
 80090ba:	440b      	add	r3, r1
 80090bc:	3344      	adds	r3, #68	@ 0x44
 80090be:	2200      	movs	r2, #0
 80090c0:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 80090c2:	78fa      	ldrb	r2, [r7, #3]
 80090c4:	6879      	ldr	r1, [r7, #4]
 80090c6:	4613      	mov	r3, r2
 80090c8:	011b      	lsls	r3, r3, #4
 80090ca:	1a9b      	subs	r3, r3, r2
 80090cc:	009b      	lsls	r3, r3, #2
 80090ce:	440b      	add	r3, r1
 80090d0:	334d      	adds	r3, #77	@ 0x4d
 80090d2:	2204      	movs	r2, #4
 80090d4:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 80090d6:	78fa      	ldrb	r2, [r7, #3]
 80090d8:	6879      	ldr	r1, [r7, #4]
 80090da:	4613      	mov	r3, r2
 80090dc:	011b      	lsls	r3, r3, #4
 80090de:	1a9b      	subs	r3, r3, r2
 80090e0:	009b      	lsls	r3, r3, #2
 80090e2:	440b      	add	r3, r1
 80090e4:	3319      	adds	r3, #25
 80090e6:	781b      	ldrb	r3, [r3, #0]
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d114      	bne.n	8009116 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 80090ec:	78fa      	ldrb	r2, [r7, #3]
 80090ee:	6879      	ldr	r1, [r7, #4]
 80090f0:	4613      	mov	r3, r2
 80090f2:	011b      	lsls	r3, r3, #4
 80090f4:	1a9b      	subs	r3, r3, r2
 80090f6:	009b      	lsls	r3, r3, #2
 80090f8:	440b      	add	r3, r1
 80090fa:	3318      	adds	r3, #24
 80090fc:	781b      	ldrb	r3, [r3, #0]
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d109      	bne.n	8009116 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8009102:	78fa      	ldrb	r2, [r7, #3]
 8009104:	6879      	ldr	r1, [r7, #4]
 8009106:	4613      	mov	r3, r2
 8009108:	011b      	lsls	r3, r3, #4
 800910a:	1a9b      	subs	r3, r3, r2
 800910c:	009b      	lsls	r3, r3, #2
 800910e:	440b      	add	r3, r1
 8009110:	3319      	adds	r3, #25
 8009112:	2201      	movs	r2, #1
 8009114:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	78fa      	ldrb	r2, [r7, #3]
 800911c:	4611      	mov	r1, r2
 800911e:	4618      	mov	r0, r3
 8009120:	f008 ffcf 	bl	80120c2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8009124:	78fb      	ldrb	r3, [r7, #3]
 8009126:	015a      	lsls	r2, r3, #5
 8009128:	693b      	ldr	r3, [r7, #16]
 800912a:	4413      	add	r3, r2
 800912c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009130:	461a      	mov	r2, r3
 8009132:	2310      	movs	r3, #16
 8009134:	6093      	str	r3, [r2, #8]
 8009136:	e2a7      	b.n	8009688 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	78fa      	ldrb	r2, [r7, #3]
 800913e:	4611      	mov	r1, r2
 8009140:	4618      	mov	r0, r3
 8009142:	f008 fa20 	bl	8011586 <USB_ReadChInterrupts>
 8009146:	4603      	mov	r3, r0
 8009148:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800914c:	2b80      	cmp	r3, #128	@ 0x80
 800914e:	f040 8083 	bne.w	8009258 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	799b      	ldrb	r3, [r3, #6]
 8009156:	2b00      	cmp	r3, #0
 8009158:	d111      	bne.n	800917e <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 800915a:	78fa      	ldrb	r2, [r7, #3]
 800915c:	6879      	ldr	r1, [r7, #4]
 800915e:	4613      	mov	r3, r2
 8009160:	011b      	lsls	r3, r3, #4
 8009162:	1a9b      	subs	r3, r3, r2
 8009164:	009b      	lsls	r3, r3, #2
 8009166:	440b      	add	r3, r1
 8009168:	334d      	adds	r3, #77	@ 0x4d
 800916a:	2207      	movs	r2, #7
 800916c:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	78fa      	ldrb	r2, [r7, #3]
 8009174:	4611      	mov	r1, r2
 8009176:	4618      	mov	r0, r3
 8009178:	f008 ffa3 	bl	80120c2 <USB_HC_Halt>
 800917c:	e062      	b.n	8009244 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 800917e:	78fa      	ldrb	r2, [r7, #3]
 8009180:	6879      	ldr	r1, [r7, #4]
 8009182:	4613      	mov	r3, r2
 8009184:	011b      	lsls	r3, r3, #4
 8009186:	1a9b      	subs	r3, r3, r2
 8009188:	009b      	lsls	r3, r3, #2
 800918a:	440b      	add	r3, r1
 800918c:	3344      	adds	r3, #68	@ 0x44
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	1c59      	adds	r1, r3, #1
 8009192:	6878      	ldr	r0, [r7, #4]
 8009194:	4613      	mov	r3, r2
 8009196:	011b      	lsls	r3, r3, #4
 8009198:	1a9b      	subs	r3, r3, r2
 800919a:	009b      	lsls	r3, r3, #2
 800919c:	4403      	add	r3, r0
 800919e:	3344      	adds	r3, #68	@ 0x44
 80091a0:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80091a2:	78fa      	ldrb	r2, [r7, #3]
 80091a4:	6879      	ldr	r1, [r7, #4]
 80091a6:	4613      	mov	r3, r2
 80091a8:	011b      	lsls	r3, r3, #4
 80091aa:	1a9b      	subs	r3, r3, r2
 80091ac:	009b      	lsls	r3, r3, #2
 80091ae:	440b      	add	r3, r1
 80091b0:	3344      	adds	r3, #68	@ 0x44
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	2b02      	cmp	r3, #2
 80091b6:	d922      	bls.n	80091fe <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80091b8:	78fa      	ldrb	r2, [r7, #3]
 80091ba:	6879      	ldr	r1, [r7, #4]
 80091bc:	4613      	mov	r3, r2
 80091be:	011b      	lsls	r3, r3, #4
 80091c0:	1a9b      	subs	r3, r3, r2
 80091c2:	009b      	lsls	r3, r3, #2
 80091c4:	440b      	add	r3, r1
 80091c6:	3344      	adds	r3, #68	@ 0x44
 80091c8:	2200      	movs	r2, #0
 80091ca:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80091cc:	78fa      	ldrb	r2, [r7, #3]
 80091ce:	6879      	ldr	r1, [r7, #4]
 80091d0:	4613      	mov	r3, r2
 80091d2:	011b      	lsls	r3, r3, #4
 80091d4:	1a9b      	subs	r3, r3, r2
 80091d6:	009b      	lsls	r3, r3, #2
 80091d8:	440b      	add	r3, r1
 80091da:	334c      	adds	r3, #76	@ 0x4c
 80091dc:	2204      	movs	r2, #4
 80091de:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80091e0:	78fa      	ldrb	r2, [r7, #3]
 80091e2:	6879      	ldr	r1, [r7, #4]
 80091e4:	4613      	mov	r3, r2
 80091e6:	011b      	lsls	r3, r3, #4
 80091e8:	1a9b      	subs	r3, r3, r2
 80091ea:	009b      	lsls	r3, r3, #2
 80091ec:	440b      	add	r3, r1
 80091ee:	334c      	adds	r3, #76	@ 0x4c
 80091f0:	781a      	ldrb	r2, [r3, #0]
 80091f2:	78fb      	ldrb	r3, [r7, #3]
 80091f4:	4619      	mov	r1, r3
 80091f6:	6878      	ldr	r0, [r7, #4]
 80091f8:	f00e fa40 	bl	801767c <HAL_HCD_HC_NotifyURBChange_Callback>
 80091fc:	e022      	b.n	8009244 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80091fe:	78fa      	ldrb	r2, [r7, #3]
 8009200:	6879      	ldr	r1, [r7, #4]
 8009202:	4613      	mov	r3, r2
 8009204:	011b      	lsls	r3, r3, #4
 8009206:	1a9b      	subs	r3, r3, r2
 8009208:	009b      	lsls	r3, r3, #2
 800920a:	440b      	add	r3, r1
 800920c:	334c      	adds	r3, #76	@ 0x4c
 800920e:	2202      	movs	r2, #2
 8009210:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8009212:	78fb      	ldrb	r3, [r7, #3]
 8009214:	015a      	lsls	r2, r3, #5
 8009216:	693b      	ldr	r3, [r7, #16]
 8009218:	4413      	add	r3, r2
 800921a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009228:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009230:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8009232:	78fb      	ldrb	r3, [r7, #3]
 8009234:	015a      	lsls	r2, r3, #5
 8009236:	693b      	ldr	r3, [r7, #16]
 8009238:	4413      	add	r3, r2
 800923a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800923e:	461a      	mov	r2, r3
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8009244:	78fb      	ldrb	r3, [r7, #3]
 8009246:	015a      	lsls	r2, r3, #5
 8009248:	693b      	ldr	r3, [r7, #16]
 800924a:	4413      	add	r3, r2
 800924c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009250:	461a      	mov	r2, r3
 8009252:	2380      	movs	r3, #128	@ 0x80
 8009254:	6093      	str	r3, [r2, #8]
 8009256:	e217      	b.n	8009688 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	78fa      	ldrb	r2, [r7, #3]
 800925e:	4611      	mov	r1, r2
 8009260:	4618      	mov	r0, r3
 8009262:	f008 f990 	bl	8011586 <USB_ReadChInterrupts>
 8009266:	4603      	mov	r3, r0
 8009268:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800926c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009270:	d11b      	bne.n	80092aa <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8009272:	78fa      	ldrb	r2, [r7, #3]
 8009274:	6879      	ldr	r1, [r7, #4]
 8009276:	4613      	mov	r3, r2
 8009278:	011b      	lsls	r3, r3, #4
 800927a:	1a9b      	subs	r3, r3, r2
 800927c:	009b      	lsls	r3, r3, #2
 800927e:	440b      	add	r3, r1
 8009280:	334d      	adds	r3, #77	@ 0x4d
 8009282:	2209      	movs	r2, #9
 8009284:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	78fa      	ldrb	r2, [r7, #3]
 800928c:	4611      	mov	r1, r2
 800928e:	4618      	mov	r0, r3
 8009290:	f008 ff17 	bl	80120c2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8009294:	78fb      	ldrb	r3, [r7, #3]
 8009296:	015a      	lsls	r2, r3, #5
 8009298:	693b      	ldr	r3, [r7, #16]
 800929a:	4413      	add	r3, r2
 800929c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80092a0:	461a      	mov	r2, r3
 80092a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80092a6:	6093      	str	r3, [r2, #8]
 80092a8:	e1ee      	b.n	8009688 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	78fa      	ldrb	r2, [r7, #3]
 80092b0:	4611      	mov	r1, r2
 80092b2:	4618      	mov	r0, r3
 80092b4:	f008 f967 	bl	8011586 <USB_ReadChInterrupts>
 80092b8:	4603      	mov	r3, r0
 80092ba:	f003 0302 	and.w	r3, r3, #2
 80092be:	2b02      	cmp	r3, #2
 80092c0:	f040 81df 	bne.w	8009682 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80092c4:	78fb      	ldrb	r3, [r7, #3]
 80092c6:	015a      	lsls	r2, r3, #5
 80092c8:	693b      	ldr	r3, [r7, #16]
 80092ca:	4413      	add	r3, r2
 80092cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80092d0:	461a      	mov	r2, r3
 80092d2:	2302      	movs	r3, #2
 80092d4:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80092d6:	78fa      	ldrb	r2, [r7, #3]
 80092d8:	6879      	ldr	r1, [r7, #4]
 80092da:	4613      	mov	r3, r2
 80092dc:	011b      	lsls	r3, r3, #4
 80092de:	1a9b      	subs	r3, r3, r2
 80092e0:	009b      	lsls	r3, r3, #2
 80092e2:	440b      	add	r3, r1
 80092e4:	334d      	adds	r3, #77	@ 0x4d
 80092e6:	781b      	ldrb	r3, [r3, #0]
 80092e8:	2b01      	cmp	r3, #1
 80092ea:	f040 8093 	bne.w	8009414 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80092ee:	78fa      	ldrb	r2, [r7, #3]
 80092f0:	6879      	ldr	r1, [r7, #4]
 80092f2:	4613      	mov	r3, r2
 80092f4:	011b      	lsls	r3, r3, #4
 80092f6:	1a9b      	subs	r3, r3, r2
 80092f8:	009b      	lsls	r3, r3, #2
 80092fa:	440b      	add	r3, r1
 80092fc:	334d      	adds	r3, #77	@ 0x4d
 80092fe:	2202      	movs	r2, #2
 8009300:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8009302:	78fa      	ldrb	r2, [r7, #3]
 8009304:	6879      	ldr	r1, [r7, #4]
 8009306:	4613      	mov	r3, r2
 8009308:	011b      	lsls	r3, r3, #4
 800930a:	1a9b      	subs	r3, r3, r2
 800930c:	009b      	lsls	r3, r3, #2
 800930e:	440b      	add	r3, r1
 8009310:	334c      	adds	r3, #76	@ 0x4c
 8009312:	2201      	movs	r2, #1
 8009314:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8009316:	78fa      	ldrb	r2, [r7, #3]
 8009318:	6879      	ldr	r1, [r7, #4]
 800931a:	4613      	mov	r3, r2
 800931c:	011b      	lsls	r3, r3, #4
 800931e:	1a9b      	subs	r3, r3, r2
 8009320:	009b      	lsls	r3, r3, #2
 8009322:	440b      	add	r3, r1
 8009324:	3326      	adds	r3, #38	@ 0x26
 8009326:	781b      	ldrb	r3, [r3, #0]
 8009328:	2b02      	cmp	r3, #2
 800932a:	d00b      	beq.n	8009344 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 800932c:	78fa      	ldrb	r2, [r7, #3]
 800932e:	6879      	ldr	r1, [r7, #4]
 8009330:	4613      	mov	r3, r2
 8009332:	011b      	lsls	r3, r3, #4
 8009334:	1a9b      	subs	r3, r3, r2
 8009336:	009b      	lsls	r3, r3, #2
 8009338:	440b      	add	r3, r1
 800933a:	3326      	adds	r3, #38	@ 0x26
 800933c:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800933e:	2b03      	cmp	r3, #3
 8009340:	f040 8190 	bne.w	8009664 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	799b      	ldrb	r3, [r3, #6]
 8009348:	2b00      	cmp	r3, #0
 800934a:	d115      	bne.n	8009378 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 800934c:	78fa      	ldrb	r2, [r7, #3]
 800934e:	6879      	ldr	r1, [r7, #4]
 8009350:	4613      	mov	r3, r2
 8009352:	011b      	lsls	r3, r3, #4
 8009354:	1a9b      	subs	r3, r3, r2
 8009356:	009b      	lsls	r3, r3, #2
 8009358:	440b      	add	r3, r1
 800935a:	333d      	adds	r3, #61	@ 0x3d
 800935c:	781b      	ldrb	r3, [r3, #0]
 800935e:	78fa      	ldrb	r2, [r7, #3]
 8009360:	f083 0301 	eor.w	r3, r3, #1
 8009364:	b2d8      	uxtb	r0, r3
 8009366:	6879      	ldr	r1, [r7, #4]
 8009368:	4613      	mov	r3, r2
 800936a:	011b      	lsls	r3, r3, #4
 800936c:	1a9b      	subs	r3, r3, r2
 800936e:	009b      	lsls	r3, r3, #2
 8009370:	440b      	add	r3, r1
 8009372:	333d      	adds	r3, #61	@ 0x3d
 8009374:	4602      	mov	r2, r0
 8009376:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	799b      	ldrb	r3, [r3, #6]
 800937c:	2b01      	cmp	r3, #1
 800937e:	f040 8171 	bne.w	8009664 <HCD_HC_OUT_IRQHandler+0x954>
 8009382:	78fa      	ldrb	r2, [r7, #3]
 8009384:	6879      	ldr	r1, [r7, #4]
 8009386:	4613      	mov	r3, r2
 8009388:	011b      	lsls	r3, r3, #4
 800938a:	1a9b      	subs	r3, r3, r2
 800938c:	009b      	lsls	r3, r3, #2
 800938e:	440b      	add	r3, r1
 8009390:	3334      	adds	r3, #52	@ 0x34
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	2b00      	cmp	r3, #0
 8009396:	f000 8165 	beq.w	8009664 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 800939a:	78fa      	ldrb	r2, [r7, #3]
 800939c:	6879      	ldr	r1, [r7, #4]
 800939e:	4613      	mov	r3, r2
 80093a0:	011b      	lsls	r3, r3, #4
 80093a2:	1a9b      	subs	r3, r3, r2
 80093a4:	009b      	lsls	r3, r3, #2
 80093a6:	440b      	add	r3, r1
 80093a8:	3334      	adds	r3, #52	@ 0x34
 80093aa:	6819      	ldr	r1, [r3, #0]
 80093ac:	78fa      	ldrb	r2, [r7, #3]
 80093ae:	6878      	ldr	r0, [r7, #4]
 80093b0:	4613      	mov	r3, r2
 80093b2:	011b      	lsls	r3, r3, #4
 80093b4:	1a9b      	subs	r3, r3, r2
 80093b6:	009b      	lsls	r3, r3, #2
 80093b8:	4403      	add	r3, r0
 80093ba:	3328      	adds	r3, #40	@ 0x28
 80093bc:	881b      	ldrh	r3, [r3, #0]
 80093be:	440b      	add	r3, r1
 80093c0:	1e59      	subs	r1, r3, #1
 80093c2:	78fa      	ldrb	r2, [r7, #3]
 80093c4:	6878      	ldr	r0, [r7, #4]
 80093c6:	4613      	mov	r3, r2
 80093c8:	011b      	lsls	r3, r3, #4
 80093ca:	1a9b      	subs	r3, r3, r2
 80093cc:	009b      	lsls	r3, r3, #2
 80093ce:	4403      	add	r3, r0
 80093d0:	3328      	adds	r3, #40	@ 0x28
 80093d2:	881b      	ldrh	r3, [r3, #0]
 80093d4:	fbb1 f3f3 	udiv	r3, r1, r3
 80093d8:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 80093da:	68bb      	ldr	r3, [r7, #8]
 80093dc:	f003 0301 	and.w	r3, r3, #1
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	f000 813f 	beq.w	8009664 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 80093e6:	78fa      	ldrb	r2, [r7, #3]
 80093e8:	6879      	ldr	r1, [r7, #4]
 80093ea:	4613      	mov	r3, r2
 80093ec:	011b      	lsls	r3, r3, #4
 80093ee:	1a9b      	subs	r3, r3, r2
 80093f0:	009b      	lsls	r3, r3, #2
 80093f2:	440b      	add	r3, r1
 80093f4:	333d      	adds	r3, #61	@ 0x3d
 80093f6:	781b      	ldrb	r3, [r3, #0]
 80093f8:	78fa      	ldrb	r2, [r7, #3]
 80093fa:	f083 0301 	eor.w	r3, r3, #1
 80093fe:	b2d8      	uxtb	r0, r3
 8009400:	6879      	ldr	r1, [r7, #4]
 8009402:	4613      	mov	r3, r2
 8009404:	011b      	lsls	r3, r3, #4
 8009406:	1a9b      	subs	r3, r3, r2
 8009408:	009b      	lsls	r3, r3, #2
 800940a:	440b      	add	r3, r1
 800940c:	333d      	adds	r3, #61	@ 0x3d
 800940e:	4602      	mov	r2, r0
 8009410:	701a      	strb	r2, [r3, #0]
 8009412:	e127      	b.n	8009664 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8009414:	78fa      	ldrb	r2, [r7, #3]
 8009416:	6879      	ldr	r1, [r7, #4]
 8009418:	4613      	mov	r3, r2
 800941a:	011b      	lsls	r3, r3, #4
 800941c:	1a9b      	subs	r3, r3, r2
 800941e:	009b      	lsls	r3, r3, #2
 8009420:	440b      	add	r3, r1
 8009422:	334d      	adds	r3, #77	@ 0x4d
 8009424:	781b      	ldrb	r3, [r3, #0]
 8009426:	2b03      	cmp	r3, #3
 8009428:	d120      	bne.n	800946c <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800942a:	78fa      	ldrb	r2, [r7, #3]
 800942c:	6879      	ldr	r1, [r7, #4]
 800942e:	4613      	mov	r3, r2
 8009430:	011b      	lsls	r3, r3, #4
 8009432:	1a9b      	subs	r3, r3, r2
 8009434:	009b      	lsls	r3, r3, #2
 8009436:	440b      	add	r3, r1
 8009438:	334d      	adds	r3, #77	@ 0x4d
 800943a:	2202      	movs	r2, #2
 800943c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800943e:	78fa      	ldrb	r2, [r7, #3]
 8009440:	6879      	ldr	r1, [r7, #4]
 8009442:	4613      	mov	r3, r2
 8009444:	011b      	lsls	r3, r3, #4
 8009446:	1a9b      	subs	r3, r3, r2
 8009448:	009b      	lsls	r3, r3, #2
 800944a:	440b      	add	r3, r1
 800944c:	331b      	adds	r3, #27
 800944e:	781b      	ldrb	r3, [r3, #0]
 8009450:	2b01      	cmp	r3, #1
 8009452:	f040 8107 	bne.w	8009664 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009456:	78fa      	ldrb	r2, [r7, #3]
 8009458:	6879      	ldr	r1, [r7, #4]
 800945a:	4613      	mov	r3, r2
 800945c:	011b      	lsls	r3, r3, #4
 800945e:	1a9b      	subs	r3, r3, r2
 8009460:	009b      	lsls	r3, r3, #2
 8009462:	440b      	add	r3, r1
 8009464:	334c      	adds	r3, #76	@ 0x4c
 8009466:	2202      	movs	r2, #2
 8009468:	701a      	strb	r2, [r3, #0]
 800946a:	e0fb      	b.n	8009664 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 800946c:	78fa      	ldrb	r2, [r7, #3]
 800946e:	6879      	ldr	r1, [r7, #4]
 8009470:	4613      	mov	r3, r2
 8009472:	011b      	lsls	r3, r3, #4
 8009474:	1a9b      	subs	r3, r3, r2
 8009476:	009b      	lsls	r3, r3, #2
 8009478:	440b      	add	r3, r1
 800947a:	334d      	adds	r3, #77	@ 0x4d
 800947c:	781b      	ldrb	r3, [r3, #0]
 800947e:	2b04      	cmp	r3, #4
 8009480:	d13a      	bne.n	80094f8 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009482:	78fa      	ldrb	r2, [r7, #3]
 8009484:	6879      	ldr	r1, [r7, #4]
 8009486:	4613      	mov	r3, r2
 8009488:	011b      	lsls	r3, r3, #4
 800948a:	1a9b      	subs	r3, r3, r2
 800948c:	009b      	lsls	r3, r3, #2
 800948e:	440b      	add	r3, r1
 8009490:	334d      	adds	r3, #77	@ 0x4d
 8009492:	2202      	movs	r2, #2
 8009494:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009496:	78fa      	ldrb	r2, [r7, #3]
 8009498:	6879      	ldr	r1, [r7, #4]
 800949a:	4613      	mov	r3, r2
 800949c:	011b      	lsls	r3, r3, #4
 800949e:	1a9b      	subs	r3, r3, r2
 80094a0:	009b      	lsls	r3, r3, #2
 80094a2:	440b      	add	r3, r1
 80094a4:	334c      	adds	r3, #76	@ 0x4c
 80094a6:	2202      	movs	r2, #2
 80094a8:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80094aa:	78fa      	ldrb	r2, [r7, #3]
 80094ac:	6879      	ldr	r1, [r7, #4]
 80094ae:	4613      	mov	r3, r2
 80094b0:	011b      	lsls	r3, r3, #4
 80094b2:	1a9b      	subs	r3, r3, r2
 80094b4:	009b      	lsls	r3, r3, #2
 80094b6:	440b      	add	r3, r1
 80094b8:	331b      	adds	r3, #27
 80094ba:	781b      	ldrb	r3, [r3, #0]
 80094bc:	2b01      	cmp	r3, #1
 80094be:	f040 80d1 	bne.w	8009664 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 80094c2:	78fa      	ldrb	r2, [r7, #3]
 80094c4:	6879      	ldr	r1, [r7, #4]
 80094c6:	4613      	mov	r3, r2
 80094c8:	011b      	lsls	r3, r3, #4
 80094ca:	1a9b      	subs	r3, r3, r2
 80094cc:	009b      	lsls	r3, r3, #2
 80094ce:	440b      	add	r3, r1
 80094d0:	331b      	adds	r3, #27
 80094d2:	2200      	movs	r2, #0
 80094d4:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80094d6:	78fb      	ldrb	r3, [r7, #3]
 80094d8:	015a      	lsls	r2, r3, #5
 80094da:	693b      	ldr	r3, [r7, #16]
 80094dc:	4413      	add	r3, r2
 80094de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80094e2:	685b      	ldr	r3, [r3, #4]
 80094e4:	78fa      	ldrb	r2, [r7, #3]
 80094e6:	0151      	lsls	r1, r2, #5
 80094e8:	693a      	ldr	r2, [r7, #16]
 80094ea:	440a      	add	r2, r1
 80094ec:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80094f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80094f4:	6053      	str	r3, [r2, #4]
 80094f6:	e0b5      	b.n	8009664 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80094f8:	78fa      	ldrb	r2, [r7, #3]
 80094fa:	6879      	ldr	r1, [r7, #4]
 80094fc:	4613      	mov	r3, r2
 80094fe:	011b      	lsls	r3, r3, #4
 8009500:	1a9b      	subs	r3, r3, r2
 8009502:	009b      	lsls	r3, r3, #2
 8009504:	440b      	add	r3, r1
 8009506:	334d      	adds	r3, #77	@ 0x4d
 8009508:	781b      	ldrb	r3, [r3, #0]
 800950a:	2b05      	cmp	r3, #5
 800950c:	d114      	bne.n	8009538 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800950e:	78fa      	ldrb	r2, [r7, #3]
 8009510:	6879      	ldr	r1, [r7, #4]
 8009512:	4613      	mov	r3, r2
 8009514:	011b      	lsls	r3, r3, #4
 8009516:	1a9b      	subs	r3, r3, r2
 8009518:	009b      	lsls	r3, r3, #2
 800951a:	440b      	add	r3, r1
 800951c:	334d      	adds	r3, #77	@ 0x4d
 800951e:	2202      	movs	r2, #2
 8009520:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8009522:	78fa      	ldrb	r2, [r7, #3]
 8009524:	6879      	ldr	r1, [r7, #4]
 8009526:	4613      	mov	r3, r2
 8009528:	011b      	lsls	r3, r3, #4
 800952a:	1a9b      	subs	r3, r3, r2
 800952c:	009b      	lsls	r3, r3, #2
 800952e:	440b      	add	r3, r1
 8009530:	334c      	adds	r3, #76	@ 0x4c
 8009532:	2202      	movs	r2, #2
 8009534:	701a      	strb	r2, [r3, #0]
 8009536:	e095      	b.n	8009664 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8009538:	78fa      	ldrb	r2, [r7, #3]
 800953a:	6879      	ldr	r1, [r7, #4]
 800953c:	4613      	mov	r3, r2
 800953e:	011b      	lsls	r3, r3, #4
 8009540:	1a9b      	subs	r3, r3, r2
 8009542:	009b      	lsls	r3, r3, #2
 8009544:	440b      	add	r3, r1
 8009546:	334d      	adds	r3, #77	@ 0x4d
 8009548:	781b      	ldrb	r3, [r3, #0]
 800954a:	2b06      	cmp	r3, #6
 800954c:	d114      	bne.n	8009578 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800954e:	78fa      	ldrb	r2, [r7, #3]
 8009550:	6879      	ldr	r1, [r7, #4]
 8009552:	4613      	mov	r3, r2
 8009554:	011b      	lsls	r3, r3, #4
 8009556:	1a9b      	subs	r3, r3, r2
 8009558:	009b      	lsls	r3, r3, #2
 800955a:	440b      	add	r3, r1
 800955c:	334d      	adds	r3, #77	@ 0x4d
 800955e:	2202      	movs	r2, #2
 8009560:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8009562:	78fa      	ldrb	r2, [r7, #3]
 8009564:	6879      	ldr	r1, [r7, #4]
 8009566:	4613      	mov	r3, r2
 8009568:	011b      	lsls	r3, r3, #4
 800956a:	1a9b      	subs	r3, r3, r2
 800956c:	009b      	lsls	r3, r3, #2
 800956e:	440b      	add	r3, r1
 8009570:	334c      	adds	r3, #76	@ 0x4c
 8009572:	2205      	movs	r2, #5
 8009574:	701a      	strb	r2, [r3, #0]
 8009576:	e075      	b.n	8009664 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8009578:	78fa      	ldrb	r2, [r7, #3]
 800957a:	6879      	ldr	r1, [r7, #4]
 800957c:	4613      	mov	r3, r2
 800957e:	011b      	lsls	r3, r3, #4
 8009580:	1a9b      	subs	r3, r3, r2
 8009582:	009b      	lsls	r3, r3, #2
 8009584:	440b      	add	r3, r1
 8009586:	334d      	adds	r3, #77	@ 0x4d
 8009588:	781b      	ldrb	r3, [r3, #0]
 800958a:	2b07      	cmp	r3, #7
 800958c:	d00a      	beq.n	80095a4 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 800958e:	78fa      	ldrb	r2, [r7, #3]
 8009590:	6879      	ldr	r1, [r7, #4]
 8009592:	4613      	mov	r3, r2
 8009594:	011b      	lsls	r3, r3, #4
 8009596:	1a9b      	subs	r3, r3, r2
 8009598:	009b      	lsls	r3, r3, #2
 800959a:	440b      	add	r3, r1
 800959c:	334d      	adds	r3, #77	@ 0x4d
 800959e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80095a0:	2b09      	cmp	r3, #9
 80095a2:	d170      	bne.n	8009686 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80095a4:	78fa      	ldrb	r2, [r7, #3]
 80095a6:	6879      	ldr	r1, [r7, #4]
 80095a8:	4613      	mov	r3, r2
 80095aa:	011b      	lsls	r3, r3, #4
 80095ac:	1a9b      	subs	r3, r3, r2
 80095ae:	009b      	lsls	r3, r3, #2
 80095b0:	440b      	add	r3, r1
 80095b2:	334d      	adds	r3, #77	@ 0x4d
 80095b4:	2202      	movs	r2, #2
 80095b6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80095b8:	78fa      	ldrb	r2, [r7, #3]
 80095ba:	6879      	ldr	r1, [r7, #4]
 80095bc:	4613      	mov	r3, r2
 80095be:	011b      	lsls	r3, r3, #4
 80095c0:	1a9b      	subs	r3, r3, r2
 80095c2:	009b      	lsls	r3, r3, #2
 80095c4:	440b      	add	r3, r1
 80095c6:	3344      	adds	r3, #68	@ 0x44
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	1c59      	adds	r1, r3, #1
 80095cc:	6878      	ldr	r0, [r7, #4]
 80095ce:	4613      	mov	r3, r2
 80095d0:	011b      	lsls	r3, r3, #4
 80095d2:	1a9b      	subs	r3, r3, r2
 80095d4:	009b      	lsls	r3, r3, #2
 80095d6:	4403      	add	r3, r0
 80095d8:	3344      	adds	r3, #68	@ 0x44
 80095da:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80095dc:	78fa      	ldrb	r2, [r7, #3]
 80095de:	6879      	ldr	r1, [r7, #4]
 80095e0:	4613      	mov	r3, r2
 80095e2:	011b      	lsls	r3, r3, #4
 80095e4:	1a9b      	subs	r3, r3, r2
 80095e6:	009b      	lsls	r3, r3, #2
 80095e8:	440b      	add	r3, r1
 80095ea:	3344      	adds	r3, #68	@ 0x44
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	2b02      	cmp	r3, #2
 80095f0:	d914      	bls.n	800961c <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80095f2:	78fa      	ldrb	r2, [r7, #3]
 80095f4:	6879      	ldr	r1, [r7, #4]
 80095f6:	4613      	mov	r3, r2
 80095f8:	011b      	lsls	r3, r3, #4
 80095fa:	1a9b      	subs	r3, r3, r2
 80095fc:	009b      	lsls	r3, r3, #2
 80095fe:	440b      	add	r3, r1
 8009600:	3344      	adds	r3, #68	@ 0x44
 8009602:	2200      	movs	r2, #0
 8009604:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8009606:	78fa      	ldrb	r2, [r7, #3]
 8009608:	6879      	ldr	r1, [r7, #4]
 800960a:	4613      	mov	r3, r2
 800960c:	011b      	lsls	r3, r3, #4
 800960e:	1a9b      	subs	r3, r3, r2
 8009610:	009b      	lsls	r3, r3, #2
 8009612:	440b      	add	r3, r1
 8009614:	334c      	adds	r3, #76	@ 0x4c
 8009616:	2204      	movs	r2, #4
 8009618:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800961a:	e022      	b.n	8009662 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800961c:	78fa      	ldrb	r2, [r7, #3]
 800961e:	6879      	ldr	r1, [r7, #4]
 8009620:	4613      	mov	r3, r2
 8009622:	011b      	lsls	r3, r3, #4
 8009624:	1a9b      	subs	r3, r3, r2
 8009626:	009b      	lsls	r3, r3, #2
 8009628:	440b      	add	r3, r1
 800962a:	334c      	adds	r3, #76	@ 0x4c
 800962c:	2202      	movs	r2, #2
 800962e:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8009630:	78fb      	ldrb	r3, [r7, #3]
 8009632:	015a      	lsls	r2, r3, #5
 8009634:	693b      	ldr	r3, [r7, #16]
 8009636:	4413      	add	r3, r2
 8009638:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009646:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800964e:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8009650:	78fb      	ldrb	r3, [r7, #3]
 8009652:	015a      	lsls	r2, r3, #5
 8009654:	693b      	ldr	r3, [r7, #16]
 8009656:	4413      	add	r3, r2
 8009658:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800965c:	461a      	mov	r2, r3
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8009662:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8009664:	78fa      	ldrb	r2, [r7, #3]
 8009666:	6879      	ldr	r1, [r7, #4]
 8009668:	4613      	mov	r3, r2
 800966a:	011b      	lsls	r3, r3, #4
 800966c:	1a9b      	subs	r3, r3, r2
 800966e:	009b      	lsls	r3, r3, #2
 8009670:	440b      	add	r3, r1
 8009672:	334c      	adds	r3, #76	@ 0x4c
 8009674:	781a      	ldrb	r2, [r3, #0]
 8009676:	78fb      	ldrb	r3, [r7, #3]
 8009678:	4619      	mov	r1, r3
 800967a:	6878      	ldr	r0, [r7, #4]
 800967c:	f00d fffe 	bl	801767c <HAL_HCD_HC_NotifyURBChange_Callback>
 8009680:	e002      	b.n	8009688 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8009682:	bf00      	nop
 8009684:	e000      	b.n	8009688 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8009686:	bf00      	nop
  }
}
 8009688:	3718      	adds	r7, #24
 800968a:	46bd      	mov	sp, r7
 800968c:	bd80      	pop	{r7, pc}

0800968e <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800968e:	b580      	push	{r7, lr}
 8009690:	b08a      	sub	sp, #40	@ 0x28
 8009692:	af00      	add	r7, sp, #0
 8009694:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 800969c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800969e:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	6a1b      	ldr	r3, [r3, #32]
 80096a6:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80096a8:	69fb      	ldr	r3, [r7, #28]
 80096aa:	f003 030f 	and.w	r3, r3, #15
 80096ae:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80096b0:	69fb      	ldr	r3, [r7, #28]
 80096b2:	0c5b      	lsrs	r3, r3, #17
 80096b4:	f003 030f 	and.w	r3, r3, #15
 80096b8:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80096ba:	69fb      	ldr	r3, [r7, #28]
 80096bc:	091b      	lsrs	r3, r3, #4
 80096be:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80096c2:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80096c4:	697b      	ldr	r3, [r7, #20]
 80096c6:	2b02      	cmp	r3, #2
 80096c8:	d004      	beq.n	80096d4 <HCD_RXQLVL_IRQHandler+0x46>
 80096ca:	697b      	ldr	r3, [r7, #20]
 80096cc:	2b05      	cmp	r3, #5
 80096ce:	f000 80b6 	beq.w	800983e <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80096d2:	e0b7      	b.n	8009844 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 80096d4:	693b      	ldr	r3, [r7, #16]
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	f000 80b3 	beq.w	8009842 <HCD_RXQLVL_IRQHandler+0x1b4>
 80096dc:	6879      	ldr	r1, [r7, #4]
 80096de:	69ba      	ldr	r2, [r7, #24]
 80096e0:	4613      	mov	r3, r2
 80096e2:	011b      	lsls	r3, r3, #4
 80096e4:	1a9b      	subs	r3, r3, r2
 80096e6:	009b      	lsls	r3, r3, #2
 80096e8:	440b      	add	r3, r1
 80096ea:	332c      	adds	r3, #44	@ 0x2c
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	f000 80a7 	beq.w	8009842 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 80096f4:	6879      	ldr	r1, [r7, #4]
 80096f6:	69ba      	ldr	r2, [r7, #24]
 80096f8:	4613      	mov	r3, r2
 80096fa:	011b      	lsls	r3, r3, #4
 80096fc:	1a9b      	subs	r3, r3, r2
 80096fe:	009b      	lsls	r3, r3, #2
 8009700:	440b      	add	r3, r1
 8009702:	3338      	adds	r3, #56	@ 0x38
 8009704:	681a      	ldr	r2, [r3, #0]
 8009706:	693b      	ldr	r3, [r7, #16]
 8009708:	18d1      	adds	r1, r2, r3
 800970a:	6878      	ldr	r0, [r7, #4]
 800970c:	69ba      	ldr	r2, [r7, #24]
 800970e:	4613      	mov	r3, r2
 8009710:	011b      	lsls	r3, r3, #4
 8009712:	1a9b      	subs	r3, r3, r2
 8009714:	009b      	lsls	r3, r3, #2
 8009716:	4403      	add	r3, r0
 8009718:	3334      	adds	r3, #52	@ 0x34
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	4299      	cmp	r1, r3
 800971e:	f200 8083 	bhi.w	8009828 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	6818      	ldr	r0, [r3, #0]
 8009726:	6879      	ldr	r1, [r7, #4]
 8009728:	69ba      	ldr	r2, [r7, #24]
 800972a:	4613      	mov	r3, r2
 800972c:	011b      	lsls	r3, r3, #4
 800972e:	1a9b      	subs	r3, r3, r2
 8009730:	009b      	lsls	r3, r3, #2
 8009732:	440b      	add	r3, r1
 8009734:	332c      	adds	r3, #44	@ 0x2c
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	693a      	ldr	r2, [r7, #16]
 800973a:	b292      	uxth	r2, r2
 800973c:	4619      	mov	r1, r3
 800973e:	f007 feb7 	bl	80114b0 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8009742:	6879      	ldr	r1, [r7, #4]
 8009744:	69ba      	ldr	r2, [r7, #24]
 8009746:	4613      	mov	r3, r2
 8009748:	011b      	lsls	r3, r3, #4
 800974a:	1a9b      	subs	r3, r3, r2
 800974c:	009b      	lsls	r3, r3, #2
 800974e:	440b      	add	r3, r1
 8009750:	332c      	adds	r3, #44	@ 0x2c
 8009752:	681a      	ldr	r2, [r3, #0]
 8009754:	693b      	ldr	r3, [r7, #16]
 8009756:	18d1      	adds	r1, r2, r3
 8009758:	6878      	ldr	r0, [r7, #4]
 800975a:	69ba      	ldr	r2, [r7, #24]
 800975c:	4613      	mov	r3, r2
 800975e:	011b      	lsls	r3, r3, #4
 8009760:	1a9b      	subs	r3, r3, r2
 8009762:	009b      	lsls	r3, r3, #2
 8009764:	4403      	add	r3, r0
 8009766:	332c      	adds	r3, #44	@ 0x2c
 8009768:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 800976a:	6879      	ldr	r1, [r7, #4]
 800976c:	69ba      	ldr	r2, [r7, #24]
 800976e:	4613      	mov	r3, r2
 8009770:	011b      	lsls	r3, r3, #4
 8009772:	1a9b      	subs	r3, r3, r2
 8009774:	009b      	lsls	r3, r3, #2
 8009776:	440b      	add	r3, r1
 8009778:	3338      	adds	r3, #56	@ 0x38
 800977a:	681a      	ldr	r2, [r3, #0]
 800977c:	693b      	ldr	r3, [r7, #16]
 800977e:	18d1      	adds	r1, r2, r3
 8009780:	6878      	ldr	r0, [r7, #4]
 8009782:	69ba      	ldr	r2, [r7, #24]
 8009784:	4613      	mov	r3, r2
 8009786:	011b      	lsls	r3, r3, #4
 8009788:	1a9b      	subs	r3, r3, r2
 800978a:	009b      	lsls	r3, r3, #2
 800978c:	4403      	add	r3, r0
 800978e:	3338      	adds	r3, #56	@ 0x38
 8009790:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8009792:	69bb      	ldr	r3, [r7, #24]
 8009794:	015a      	lsls	r2, r3, #5
 8009796:	6a3b      	ldr	r3, [r7, #32]
 8009798:	4413      	add	r3, r2
 800979a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800979e:	691b      	ldr	r3, [r3, #16]
 80097a0:	0cdb      	lsrs	r3, r3, #19
 80097a2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80097a6:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80097a8:	6879      	ldr	r1, [r7, #4]
 80097aa:	69ba      	ldr	r2, [r7, #24]
 80097ac:	4613      	mov	r3, r2
 80097ae:	011b      	lsls	r3, r3, #4
 80097b0:	1a9b      	subs	r3, r3, r2
 80097b2:	009b      	lsls	r3, r3, #2
 80097b4:	440b      	add	r3, r1
 80097b6:	3328      	adds	r3, #40	@ 0x28
 80097b8:	881b      	ldrh	r3, [r3, #0]
 80097ba:	461a      	mov	r2, r3
 80097bc:	693b      	ldr	r3, [r7, #16]
 80097be:	4293      	cmp	r3, r2
 80097c0:	d13f      	bne.n	8009842 <HCD_RXQLVL_IRQHandler+0x1b4>
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d03c      	beq.n	8009842 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 80097c8:	69bb      	ldr	r3, [r7, #24]
 80097ca:	015a      	lsls	r2, r3, #5
 80097cc:	6a3b      	ldr	r3, [r7, #32]
 80097ce:	4413      	add	r3, r2
 80097d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80097d8:	68bb      	ldr	r3, [r7, #8]
 80097da:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80097de:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80097e0:	68bb      	ldr	r3, [r7, #8]
 80097e2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80097e6:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 80097e8:	69bb      	ldr	r3, [r7, #24]
 80097ea:	015a      	lsls	r2, r3, #5
 80097ec:	6a3b      	ldr	r3, [r7, #32]
 80097ee:	4413      	add	r3, r2
 80097f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80097f4:	461a      	mov	r2, r3
 80097f6:	68bb      	ldr	r3, [r7, #8]
 80097f8:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 80097fa:	6879      	ldr	r1, [r7, #4]
 80097fc:	69ba      	ldr	r2, [r7, #24]
 80097fe:	4613      	mov	r3, r2
 8009800:	011b      	lsls	r3, r3, #4
 8009802:	1a9b      	subs	r3, r3, r2
 8009804:	009b      	lsls	r3, r3, #2
 8009806:	440b      	add	r3, r1
 8009808:	333c      	adds	r3, #60	@ 0x3c
 800980a:	781b      	ldrb	r3, [r3, #0]
 800980c:	f083 0301 	eor.w	r3, r3, #1
 8009810:	b2d8      	uxtb	r0, r3
 8009812:	6879      	ldr	r1, [r7, #4]
 8009814:	69ba      	ldr	r2, [r7, #24]
 8009816:	4613      	mov	r3, r2
 8009818:	011b      	lsls	r3, r3, #4
 800981a:	1a9b      	subs	r3, r3, r2
 800981c:	009b      	lsls	r3, r3, #2
 800981e:	440b      	add	r3, r1
 8009820:	333c      	adds	r3, #60	@ 0x3c
 8009822:	4602      	mov	r2, r0
 8009824:	701a      	strb	r2, [r3, #0]
      break;
 8009826:	e00c      	b.n	8009842 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8009828:	6879      	ldr	r1, [r7, #4]
 800982a:	69ba      	ldr	r2, [r7, #24]
 800982c:	4613      	mov	r3, r2
 800982e:	011b      	lsls	r3, r3, #4
 8009830:	1a9b      	subs	r3, r3, r2
 8009832:	009b      	lsls	r3, r3, #2
 8009834:	440b      	add	r3, r1
 8009836:	334c      	adds	r3, #76	@ 0x4c
 8009838:	2204      	movs	r2, #4
 800983a:	701a      	strb	r2, [r3, #0]
      break;
 800983c:	e001      	b.n	8009842 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 800983e:	bf00      	nop
 8009840:	e000      	b.n	8009844 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8009842:	bf00      	nop
  }
}
 8009844:	bf00      	nop
 8009846:	3728      	adds	r7, #40	@ 0x28
 8009848:	46bd      	mov	sp, r7
 800984a:	bd80      	pop	{r7, pc}

0800984c <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800984c:	b580      	push	{r7, lr}
 800984e:	b086      	sub	sp, #24
 8009850:	af00      	add	r7, sp, #0
 8009852:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800985a:	697b      	ldr	r3, [r7, #20]
 800985c:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800985e:	693b      	ldr	r3, [r7, #16]
 8009860:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8009868:	693b      	ldr	r3, [r7, #16]
 800986a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8009872:	68bb      	ldr	r3, [r7, #8]
 8009874:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8009878:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	f003 0302 	and.w	r3, r3, #2
 8009880:	2b02      	cmp	r3, #2
 8009882:	d10b      	bne.n	800989c <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	f003 0301 	and.w	r3, r3, #1
 800988a:	2b01      	cmp	r3, #1
 800988c:	d102      	bne.n	8009894 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800988e:	6878      	ldr	r0, [r7, #4]
 8009890:	f00d fed8 	bl	8017644 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8009894:	68bb      	ldr	r3, [r7, #8]
 8009896:	f043 0302 	orr.w	r3, r3, #2
 800989a:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	f003 0308 	and.w	r3, r3, #8
 80098a2:	2b08      	cmp	r3, #8
 80098a4:	d132      	bne.n	800990c <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80098a6:	68bb      	ldr	r3, [r7, #8]
 80098a8:	f043 0308 	orr.w	r3, r3, #8
 80098ac:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	f003 0304 	and.w	r3, r3, #4
 80098b4:	2b04      	cmp	r3, #4
 80098b6:	d126      	bne.n	8009906 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	7a5b      	ldrb	r3, [r3, #9]
 80098bc:	2b02      	cmp	r3, #2
 80098be:	d113      	bne.n	80098e8 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 80098c6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80098ca:	d106      	bne.n	80098da <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	2102      	movs	r1, #2
 80098d2:	4618      	mov	r0, r3
 80098d4:	f007 ff76 	bl	80117c4 <USB_InitFSLSPClkSel>
 80098d8:	e011      	b.n	80098fe <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	2101      	movs	r1, #1
 80098e0:	4618      	mov	r0, r3
 80098e2:	f007 ff6f 	bl	80117c4 <USB_InitFSLSPClkSel>
 80098e6:	e00a      	b.n	80098fe <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	79db      	ldrb	r3, [r3, #7]
 80098ec:	2b01      	cmp	r3, #1
 80098ee:	d106      	bne.n	80098fe <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 80098f0:	693b      	ldr	r3, [r7, #16]
 80098f2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80098f6:	461a      	mov	r2, r3
 80098f8:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80098fc:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80098fe:	6878      	ldr	r0, [r7, #4]
 8009900:	f00d fece 	bl	80176a0 <HAL_HCD_PortEnabled_Callback>
 8009904:	e002      	b.n	800990c <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8009906:	6878      	ldr	r0, [r7, #4]
 8009908:	f00d fed8 	bl	80176bc <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	f003 0320 	and.w	r3, r3, #32
 8009912:	2b20      	cmp	r3, #32
 8009914:	d103      	bne.n	800991e <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8009916:	68bb      	ldr	r3, [r7, #8]
 8009918:	f043 0320 	orr.w	r3, r3, #32
 800991c:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800991e:	693b      	ldr	r3, [r7, #16]
 8009920:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009924:	461a      	mov	r2, r3
 8009926:	68bb      	ldr	r3, [r7, #8]
 8009928:	6013      	str	r3, [r2, #0]
}
 800992a:	bf00      	nop
 800992c:	3718      	adds	r7, #24
 800992e:	46bd      	mov	sp, r7
 8009930:	bd80      	pop	{r7, pc}
	...

08009934 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009934:	b580      	push	{r7, lr}
 8009936:	b082      	sub	sp, #8
 8009938:	af00      	add	r7, sp, #0
 800993a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	2b00      	cmp	r3, #0
 8009940:	d101      	bne.n	8009946 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8009942:	2301      	movs	r3, #1
 8009944:	e08b      	b.n	8009a5e <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800994c:	b2db      	uxtb	r3, r3
 800994e:	2b00      	cmp	r3, #0
 8009950:	d106      	bne.n	8009960 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	2200      	movs	r2, #0
 8009956:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800995a:	6878      	ldr	r0, [r7, #4]
 800995c:	f7f8 fb6e 	bl	800203c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	2224      	movs	r2, #36	@ 0x24
 8009964:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	681a      	ldr	r2, [r3, #0]
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	f022 0201 	bic.w	r2, r2, #1
 8009976:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	685a      	ldr	r2, [r3, #4]
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8009984:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	689a      	ldr	r2, [r3, #8]
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009994:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	68db      	ldr	r3, [r3, #12]
 800999a:	2b01      	cmp	r3, #1
 800999c:	d107      	bne.n	80099ae <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	689a      	ldr	r2, [r3, #8]
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80099aa:	609a      	str	r2, [r3, #8]
 80099ac:	e006      	b.n	80099bc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	689a      	ldr	r2, [r3, #8]
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80099ba:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	68db      	ldr	r3, [r3, #12]
 80099c0:	2b02      	cmp	r3, #2
 80099c2:	d108      	bne.n	80099d6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	685a      	ldr	r2, [r3, #4]
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80099d2:	605a      	str	r2, [r3, #4]
 80099d4:	e007      	b.n	80099e6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	685a      	ldr	r2, [r3, #4]
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80099e4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	6859      	ldr	r1, [r3, #4]
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681a      	ldr	r2, [r3, #0]
 80099f0:	4b1d      	ldr	r3, [pc, #116]	@ (8009a68 <HAL_I2C_Init+0x134>)
 80099f2:	430b      	orrs	r3, r1
 80099f4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	68da      	ldr	r2, [r3, #12]
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009a04:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	691a      	ldr	r2, [r3, #16]
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	695b      	ldr	r3, [r3, #20]
 8009a0e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	699b      	ldr	r3, [r3, #24]
 8009a16:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	430a      	orrs	r2, r1
 8009a1e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	69d9      	ldr	r1, [r3, #28]
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	6a1a      	ldr	r2, [r3, #32]
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	430a      	orrs	r2, r1
 8009a2e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	681a      	ldr	r2, [r3, #0]
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	f042 0201 	orr.w	r2, r2, #1
 8009a3e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	2200      	movs	r2, #0
 8009a44:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	2220      	movs	r2, #32
 8009a4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	2200      	movs	r2, #0
 8009a52:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	2200      	movs	r2, #0
 8009a58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8009a5c:	2300      	movs	r3, #0
}
 8009a5e:	4618      	mov	r0, r3
 8009a60:	3708      	adds	r7, #8
 8009a62:	46bd      	mov	sp, r7
 8009a64:	bd80      	pop	{r7, pc}
 8009a66:	bf00      	nop
 8009a68:	02008000 	.word	0x02008000

08009a6c <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8009a6c:	b580      	push	{r7, lr}
 8009a6e:	b082      	sub	sp, #8
 8009a70:	af00      	add	r7, sp, #0
 8009a72:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d101      	bne.n	8009a7e <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8009a7a:	2301      	movs	r3, #1
 8009a7c:	e021      	b.n	8009ac2 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	2224      	movs	r2, #36	@ 0x24
 8009a82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	681a      	ldr	r2, [r3, #0]
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	f022 0201 	bic.w	r2, r2, #1
 8009a94:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8009a96:	6878      	ldr	r0, [r7, #4]
 8009a98:	f7f8 fb78 	bl	800218c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	2200      	movs	r2, #0
 8009aa0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	2200      	movs	r2, #0
 8009aa6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	2200      	movs	r2, #0
 8009aae:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	2200      	movs	r2, #0
 8009ab4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	2200      	movs	r2, #0
 8009abc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009ac0:	2300      	movs	r3, #0
}
 8009ac2:	4618      	mov	r0, r3
 8009ac4:	3708      	adds	r7, #8
 8009ac6:	46bd      	mov	sp, r7
 8009ac8:	bd80      	pop	{r7, pc}
	...

08009acc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009acc:	b580      	push	{r7, lr}
 8009ace:	b088      	sub	sp, #32
 8009ad0:	af02      	add	r7, sp, #8
 8009ad2:	60f8      	str	r0, [r7, #12]
 8009ad4:	4608      	mov	r0, r1
 8009ad6:	4611      	mov	r1, r2
 8009ad8:	461a      	mov	r2, r3
 8009ada:	4603      	mov	r3, r0
 8009adc:	817b      	strh	r3, [r7, #10]
 8009ade:	460b      	mov	r3, r1
 8009ae0:	813b      	strh	r3, [r7, #8]
 8009ae2:	4613      	mov	r3, r2
 8009ae4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009aec:	b2db      	uxtb	r3, r3
 8009aee:	2b20      	cmp	r3, #32
 8009af0:	f040 80f9 	bne.w	8009ce6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009af4:	6a3b      	ldr	r3, [r7, #32]
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d002      	beq.n	8009b00 <HAL_I2C_Mem_Write+0x34>
 8009afa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d105      	bne.n	8009b0c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009b06:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8009b08:	2301      	movs	r3, #1
 8009b0a:	e0ed      	b.n	8009ce8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009b12:	2b01      	cmp	r3, #1
 8009b14:	d101      	bne.n	8009b1a <HAL_I2C_Mem_Write+0x4e>
 8009b16:	2302      	movs	r3, #2
 8009b18:	e0e6      	b.n	8009ce8 <HAL_I2C_Mem_Write+0x21c>
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	2201      	movs	r2, #1
 8009b1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009b22:	f7fb fc63 	bl	80053ec <HAL_GetTick>
 8009b26:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009b28:	697b      	ldr	r3, [r7, #20]
 8009b2a:	9300      	str	r3, [sp, #0]
 8009b2c:	2319      	movs	r3, #25
 8009b2e:	2201      	movs	r2, #1
 8009b30:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009b34:	68f8      	ldr	r0, [r7, #12]
 8009b36:	f000 fad1 	bl	800a0dc <I2C_WaitOnFlagUntilTimeout>
 8009b3a:	4603      	mov	r3, r0
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d001      	beq.n	8009b44 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8009b40:	2301      	movs	r3, #1
 8009b42:	e0d1      	b.n	8009ce8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	2221      	movs	r2, #33	@ 0x21
 8009b48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	2240      	movs	r2, #64	@ 0x40
 8009b50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	2200      	movs	r2, #0
 8009b58:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	6a3a      	ldr	r2, [r7, #32]
 8009b5e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009b64:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	2200      	movs	r2, #0
 8009b6a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009b6c:	88f8      	ldrh	r0, [r7, #6]
 8009b6e:	893a      	ldrh	r2, [r7, #8]
 8009b70:	8979      	ldrh	r1, [r7, #10]
 8009b72:	697b      	ldr	r3, [r7, #20]
 8009b74:	9301      	str	r3, [sp, #4]
 8009b76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b78:	9300      	str	r3, [sp, #0]
 8009b7a:	4603      	mov	r3, r0
 8009b7c:	68f8      	ldr	r0, [r7, #12]
 8009b7e:	f000 f9e1 	bl	8009f44 <I2C_RequestMemoryWrite>
 8009b82:	4603      	mov	r3, r0
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d005      	beq.n	8009b94 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	2200      	movs	r2, #0
 8009b8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8009b90:	2301      	movs	r3, #1
 8009b92:	e0a9      	b.n	8009ce8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009b98:	b29b      	uxth	r3, r3
 8009b9a:	2bff      	cmp	r3, #255	@ 0xff
 8009b9c:	d90e      	bls.n	8009bbc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	22ff      	movs	r2, #255	@ 0xff
 8009ba2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009ba8:	b2da      	uxtb	r2, r3
 8009baa:	8979      	ldrh	r1, [r7, #10]
 8009bac:	2300      	movs	r3, #0
 8009bae:	9300      	str	r3, [sp, #0]
 8009bb0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009bb4:	68f8      	ldr	r0, [r7, #12]
 8009bb6:	f000 fc55 	bl	800a464 <I2C_TransferConfig>
 8009bba:	e00f      	b.n	8009bdc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009bc0:	b29a      	uxth	r2, r3
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009bca:	b2da      	uxtb	r2, r3
 8009bcc:	8979      	ldrh	r1, [r7, #10]
 8009bce:	2300      	movs	r3, #0
 8009bd0:	9300      	str	r3, [sp, #0]
 8009bd2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009bd6:	68f8      	ldr	r0, [r7, #12]
 8009bd8:	f000 fc44 	bl	800a464 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009bdc:	697a      	ldr	r2, [r7, #20]
 8009bde:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009be0:	68f8      	ldr	r0, [r7, #12]
 8009be2:	f000 fad4 	bl	800a18e <I2C_WaitOnTXISFlagUntilTimeout>
 8009be6:	4603      	mov	r3, r0
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d001      	beq.n	8009bf0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8009bec:	2301      	movs	r3, #1
 8009bee:	e07b      	b.n	8009ce8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009bf4:	781a      	ldrb	r2, [r3, #0]
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c00:	1c5a      	adds	r2, r3, #1
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c0a:	b29b      	uxth	r3, r3
 8009c0c:	3b01      	subs	r3, #1
 8009c0e:	b29a      	uxth	r2, r3
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c18:	3b01      	subs	r3, #1
 8009c1a:	b29a      	uxth	r2, r3
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c24:	b29b      	uxth	r3, r3
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d034      	beq.n	8009c94 <HAL_I2C_Mem_Write+0x1c8>
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d130      	bne.n	8009c94 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009c32:	697b      	ldr	r3, [r7, #20]
 8009c34:	9300      	str	r3, [sp, #0]
 8009c36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c38:	2200      	movs	r2, #0
 8009c3a:	2180      	movs	r1, #128	@ 0x80
 8009c3c:	68f8      	ldr	r0, [r7, #12]
 8009c3e:	f000 fa4d 	bl	800a0dc <I2C_WaitOnFlagUntilTimeout>
 8009c42:	4603      	mov	r3, r0
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d001      	beq.n	8009c4c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8009c48:	2301      	movs	r3, #1
 8009c4a:	e04d      	b.n	8009ce8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c50:	b29b      	uxth	r3, r3
 8009c52:	2bff      	cmp	r3, #255	@ 0xff
 8009c54:	d90e      	bls.n	8009c74 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	22ff      	movs	r2, #255	@ 0xff
 8009c5a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c60:	b2da      	uxtb	r2, r3
 8009c62:	8979      	ldrh	r1, [r7, #10]
 8009c64:	2300      	movs	r3, #0
 8009c66:	9300      	str	r3, [sp, #0]
 8009c68:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009c6c:	68f8      	ldr	r0, [r7, #12]
 8009c6e:	f000 fbf9 	bl	800a464 <I2C_TransferConfig>
 8009c72:	e00f      	b.n	8009c94 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c78:	b29a      	uxth	r2, r3
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c82:	b2da      	uxtb	r2, r3
 8009c84:	8979      	ldrh	r1, [r7, #10]
 8009c86:	2300      	movs	r3, #0
 8009c88:	9300      	str	r3, [sp, #0]
 8009c8a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009c8e:	68f8      	ldr	r0, [r7, #12]
 8009c90:	f000 fbe8 	bl	800a464 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c98:	b29b      	uxth	r3, r3
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d19e      	bne.n	8009bdc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009c9e:	697a      	ldr	r2, [r7, #20]
 8009ca0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009ca2:	68f8      	ldr	r0, [r7, #12]
 8009ca4:	f000 faba 	bl	800a21c <I2C_WaitOnSTOPFlagUntilTimeout>
 8009ca8:	4603      	mov	r3, r0
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d001      	beq.n	8009cb2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8009cae:	2301      	movs	r3, #1
 8009cb0:	e01a      	b.n	8009ce8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	2220      	movs	r2, #32
 8009cb8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	6859      	ldr	r1, [r3, #4]
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	681a      	ldr	r2, [r3, #0]
 8009cc4:	4b0a      	ldr	r3, [pc, #40]	@ (8009cf0 <HAL_I2C_Mem_Write+0x224>)
 8009cc6:	400b      	ands	r3, r1
 8009cc8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	2220      	movs	r2, #32
 8009cce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	2200      	movs	r2, #0
 8009cd6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	2200      	movs	r2, #0
 8009cde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009ce2:	2300      	movs	r3, #0
 8009ce4:	e000      	b.n	8009ce8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8009ce6:	2302      	movs	r3, #2
  }
}
 8009ce8:	4618      	mov	r0, r3
 8009cea:	3718      	adds	r7, #24
 8009cec:	46bd      	mov	sp, r7
 8009cee:	bd80      	pop	{r7, pc}
 8009cf0:	fe00e800 	.word	0xfe00e800

08009cf4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009cf4:	b580      	push	{r7, lr}
 8009cf6:	b088      	sub	sp, #32
 8009cf8:	af02      	add	r7, sp, #8
 8009cfa:	60f8      	str	r0, [r7, #12]
 8009cfc:	4608      	mov	r0, r1
 8009cfe:	4611      	mov	r1, r2
 8009d00:	461a      	mov	r2, r3
 8009d02:	4603      	mov	r3, r0
 8009d04:	817b      	strh	r3, [r7, #10]
 8009d06:	460b      	mov	r3, r1
 8009d08:	813b      	strh	r3, [r7, #8]
 8009d0a:	4613      	mov	r3, r2
 8009d0c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009d14:	b2db      	uxtb	r3, r3
 8009d16:	2b20      	cmp	r3, #32
 8009d18:	f040 80fd 	bne.w	8009f16 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8009d1c:	6a3b      	ldr	r3, [r7, #32]
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d002      	beq.n	8009d28 <HAL_I2C_Mem_Read+0x34>
 8009d22:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d105      	bne.n	8009d34 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009d2e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8009d30:	2301      	movs	r3, #1
 8009d32:	e0f1      	b.n	8009f18 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009d3a:	2b01      	cmp	r3, #1
 8009d3c:	d101      	bne.n	8009d42 <HAL_I2C_Mem_Read+0x4e>
 8009d3e:	2302      	movs	r3, #2
 8009d40:	e0ea      	b.n	8009f18 <HAL_I2C_Mem_Read+0x224>
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	2201      	movs	r2, #1
 8009d46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009d4a:	f7fb fb4f 	bl	80053ec <HAL_GetTick>
 8009d4e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009d50:	697b      	ldr	r3, [r7, #20]
 8009d52:	9300      	str	r3, [sp, #0]
 8009d54:	2319      	movs	r3, #25
 8009d56:	2201      	movs	r2, #1
 8009d58:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009d5c:	68f8      	ldr	r0, [r7, #12]
 8009d5e:	f000 f9bd 	bl	800a0dc <I2C_WaitOnFlagUntilTimeout>
 8009d62:	4603      	mov	r3, r0
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d001      	beq.n	8009d6c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8009d68:	2301      	movs	r3, #1
 8009d6a:	e0d5      	b.n	8009f18 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	2222      	movs	r2, #34	@ 0x22
 8009d70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	2240      	movs	r2, #64	@ 0x40
 8009d78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	2200      	movs	r2, #0
 8009d80:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	6a3a      	ldr	r2, [r7, #32]
 8009d86:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009d8c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	2200      	movs	r2, #0
 8009d92:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009d94:	88f8      	ldrh	r0, [r7, #6]
 8009d96:	893a      	ldrh	r2, [r7, #8]
 8009d98:	8979      	ldrh	r1, [r7, #10]
 8009d9a:	697b      	ldr	r3, [r7, #20]
 8009d9c:	9301      	str	r3, [sp, #4]
 8009d9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009da0:	9300      	str	r3, [sp, #0]
 8009da2:	4603      	mov	r3, r0
 8009da4:	68f8      	ldr	r0, [r7, #12]
 8009da6:	f000 f921 	bl	8009fec <I2C_RequestMemoryRead>
 8009daa:	4603      	mov	r3, r0
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d005      	beq.n	8009dbc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	2200      	movs	r2, #0
 8009db4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8009db8:	2301      	movs	r3, #1
 8009dba:	e0ad      	b.n	8009f18 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009dc0:	b29b      	uxth	r3, r3
 8009dc2:	2bff      	cmp	r3, #255	@ 0xff
 8009dc4:	d90e      	bls.n	8009de4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	2201      	movs	r2, #1
 8009dca:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009dd0:	b2da      	uxtb	r2, r3
 8009dd2:	8979      	ldrh	r1, [r7, #10]
 8009dd4:	4b52      	ldr	r3, [pc, #328]	@ (8009f20 <HAL_I2C_Mem_Read+0x22c>)
 8009dd6:	9300      	str	r3, [sp, #0]
 8009dd8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009ddc:	68f8      	ldr	r0, [r7, #12]
 8009dde:	f000 fb41 	bl	800a464 <I2C_TransferConfig>
 8009de2:	e00f      	b.n	8009e04 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009de8:	b29a      	uxth	r2, r3
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009df2:	b2da      	uxtb	r2, r3
 8009df4:	8979      	ldrh	r1, [r7, #10]
 8009df6:	4b4a      	ldr	r3, [pc, #296]	@ (8009f20 <HAL_I2C_Mem_Read+0x22c>)
 8009df8:	9300      	str	r3, [sp, #0]
 8009dfa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009dfe:	68f8      	ldr	r0, [r7, #12]
 8009e00:	f000 fb30 	bl	800a464 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8009e04:	697b      	ldr	r3, [r7, #20]
 8009e06:	9300      	str	r3, [sp, #0]
 8009e08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e0a:	2200      	movs	r2, #0
 8009e0c:	2104      	movs	r1, #4
 8009e0e:	68f8      	ldr	r0, [r7, #12]
 8009e10:	f000 f964 	bl	800a0dc <I2C_WaitOnFlagUntilTimeout>
 8009e14:	4603      	mov	r3, r0
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d001      	beq.n	8009e1e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8009e1a:	2301      	movs	r3, #1
 8009e1c:	e07c      	b.n	8009f18 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e28:	b2d2      	uxtb	r2, r2
 8009e2a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e30:	1c5a      	adds	r2, r3, #1
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e3a:	3b01      	subs	r3, #1
 8009e3c:	b29a      	uxth	r2, r3
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e46:	b29b      	uxth	r3, r3
 8009e48:	3b01      	subs	r3, #1
 8009e4a:	b29a      	uxth	r2, r3
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e54:	b29b      	uxth	r3, r3
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d034      	beq.n	8009ec4 <HAL_I2C_Mem_Read+0x1d0>
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d130      	bne.n	8009ec4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009e62:	697b      	ldr	r3, [r7, #20]
 8009e64:	9300      	str	r3, [sp, #0]
 8009e66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e68:	2200      	movs	r2, #0
 8009e6a:	2180      	movs	r1, #128	@ 0x80
 8009e6c:	68f8      	ldr	r0, [r7, #12]
 8009e6e:	f000 f935 	bl	800a0dc <I2C_WaitOnFlagUntilTimeout>
 8009e72:	4603      	mov	r3, r0
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d001      	beq.n	8009e7c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8009e78:	2301      	movs	r3, #1
 8009e7a:	e04d      	b.n	8009f18 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e80:	b29b      	uxth	r3, r3
 8009e82:	2bff      	cmp	r3, #255	@ 0xff
 8009e84:	d90e      	bls.n	8009ea4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	2201      	movs	r2, #1
 8009e8a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e90:	b2da      	uxtb	r2, r3
 8009e92:	8979      	ldrh	r1, [r7, #10]
 8009e94:	2300      	movs	r3, #0
 8009e96:	9300      	str	r3, [sp, #0]
 8009e98:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009e9c:	68f8      	ldr	r0, [r7, #12]
 8009e9e:	f000 fae1 	bl	800a464 <I2C_TransferConfig>
 8009ea2:	e00f      	b.n	8009ec4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009ea8:	b29a      	uxth	r2, r3
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009eb2:	b2da      	uxtb	r2, r3
 8009eb4:	8979      	ldrh	r1, [r7, #10]
 8009eb6:	2300      	movs	r3, #0
 8009eb8:	9300      	str	r3, [sp, #0]
 8009eba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009ebe:	68f8      	ldr	r0, [r7, #12]
 8009ec0:	f000 fad0 	bl	800a464 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009ec8:	b29b      	uxth	r3, r3
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d19a      	bne.n	8009e04 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009ece:	697a      	ldr	r2, [r7, #20]
 8009ed0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009ed2:	68f8      	ldr	r0, [r7, #12]
 8009ed4:	f000 f9a2 	bl	800a21c <I2C_WaitOnSTOPFlagUntilTimeout>
 8009ed8:	4603      	mov	r3, r0
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d001      	beq.n	8009ee2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8009ede:	2301      	movs	r3, #1
 8009ee0:	e01a      	b.n	8009f18 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	2220      	movs	r2, #32
 8009ee8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	6859      	ldr	r1, [r3, #4]
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	681a      	ldr	r2, [r3, #0]
 8009ef4:	4b0b      	ldr	r3, [pc, #44]	@ (8009f24 <HAL_I2C_Mem_Read+0x230>)
 8009ef6:	400b      	ands	r3, r1
 8009ef8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	2220      	movs	r2, #32
 8009efe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	2200      	movs	r2, #0
 8009f06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	2200      	movs	r2, #0
 8009f0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009f12:	2300      	movs	r3, #0
 8009f14:	e000      	b.n	8009f18 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8009f16:	2302      	movs	r3, #2
  }
}
 8009f18:	4618      	mov	r0, r3
 8009f1a:	3718      	adds	r7, #24
 8009f1c:	46bd      	mov	sp, r7
 8009f1e:	bd80      	pop	{r7, pc}
 8009f20:	80002400 	.word	0x80002400
 8009f24:	fe00e800 	.word	0xfe00e800

08009f28 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 8009f28:	b480      	push	{r7}
 8009f2a:	b083      	sub	sp, #12
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009f36:	b2db      	uxtb	r3, r3
}
 8009f38:	4618      	mov	r0, r3
 8009f3a:	370c      	adds	r7, #12
 8009f3c:	46bd      	mov	sp, r7
 8009f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f42:	4770      	bx	lr

08009f44 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8009f44:	b580      	push	{r7, lr}
 8009f46:	b086      	sub	sp, #24
 8009f48:	af02      	add	r7, sp, #8
 8009f4a:	60f8      	str	r0, [r7, #12]
 8009f4c:	4608      	mov	r0, r1
 8009f4e:	4611      	mov	r1, r2
 8009f50:	461a      	mov	r2, r3
 8009f52:	4603      	mov	r3, r0
 8009f54:	817b      	strh	r3, [r7, #10]
 8009f56:	460b      	mov	r3, r1
 8009f58:	813b      	strh	r3, [r7, #8]
 8009f5a:	4613      	mov	r3, r2
 8009f5c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8009f5e:	88fb      	ldrh	r3, [r7, #6]
 8009f60:	b2da      	uxtb	r2, r3
 8009f62:	8979      	ldrh	r1, [r7, #10]
 8009f64:	4b20      	ldr	r3, [pc, #128]	@ (8009fe8 <I2C_RequestMemoryWrite+0xa4>)
 8009f66:	9300      	str	r3, [sp, #0]
 8009f68:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009f6c:	68f8      	ldr	r0, [r7, #12]
 8009f6e:	f000 fa79 	bl	800a464 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009f72:	69fa      	ldr	r2, [r7, #28]
 8009f74:	69b9      	ldr	r1, [r7, #24]
 8009f76:	68f8      	ldr	r0, [r7, #12]
 8009f78:	f000 f909 	bl	800a18e <I2C_WaitOnTXISFlagUntilTimeout>
 8009f7c:	4603      	mov	r3, r0
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d001      	beq.n	8009f86 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8009f82:	2301      	movs	r3, #1
 8009f84:	e02c      	b.n	8009fe0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009f86:	88fb      	ldrh	r3, [r7, #6]
 8009f88:	2b01      	cmp	r3, #1
 8009f8a:	d105      	bne.n	8009f98 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009f8c:	893b      	ldrh	r3, [r7, #8]
 8009f8e:	b2da      	uxtb	r2, r3
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	629a      	str	r2, [r3, #40]	@ 0x28
 8009f96:	e015      	b.n	8009fc4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009f98:	893b      	ldrh	r3, [r7, #8]
 8009f9a:	0a1b      	lsrs	r3, r3, #8
 8009f9c:	b29b      	uxth	r3, r3
 8009f9e:	b2da      	uxtb	r2, r3
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009fa6:	69fa      	ldr	r2, [r7, #28]
 8009fa8:	69b9      	ldr	r1, [r7, #24]
 8009faa:	68f8      	ldr	r0, [r7, #12]
 8009fac:	f000 f8ef 	bl	800a18e <I2C_WaitOnTXISFlagUntilTimeout>
 8009fb0:	4603      	mov	r3, r0
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d001      	beq.n	8009fba <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8009fb6:	2301      	movs	r3, #1
 8009fb8:	e012      	b.n	8009fe0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009fba:	893b      	ldrh	r3, [r7, #8]
 8009fbc:	b2da      	uxtb	r2, r3
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8009fc4:	69fb      	ldr	r3, [r7, #28]
 8009fc6:	9300      	str	r3, [sp, #0]
 8009fc8:	69bb      	ldr	r3, [r7, #24]
 8009fca:	2200      	movs	r2, #0
 8009fcc:	2180      	movs	r1, #128	@ 0x80
 8009fce:	68f8      	ldr	r0, [r7, #12]
 8009fd0:	f000 f884 	bl	800a0dc <I2C_WaitOnFlagUntilTimeout>
 8009fd4:	4603      	mov	r3, r0
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d001      	beq.n	8009fde <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8009fda:	2301      	movs	r3, #1
 8009fdc:	e000      	b.n	8009fe0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8009fde:	2300      	movs	r3, #0
}
 8009fe0:	4618      	mov	r0, r3
 8009fe2:	3710      	adds	r7, #16
 8009fe4:	46bd      	mov	sp, r7
 8009fe6:	bd80      	pop	{r7, pc}
 8009fe8:	80002000 	.word	0x80002000

08009fec <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8009fec:	b580      	push	{r7, lr}
 8009fee:	b086      	sub	sp, #24
 8009ff0:	af02      	add	r7, sp, #8
 8009ff2:	60f8      	str	r0, [r7, #12]
 8009ff4:	4608      	mov	r0, r1
 8009ff6:	4611      	mov	r1, r2
 8009ff8:	461a      	mov	r2, r3
 8009ffa:	4603      	mov	r3, r0
 8009ffc:	817b      	strh	r3, [r7, #10]
 8009ffe:	460b      	mov	r3, r1
 800a000:	813b      	strh	r3, [r7, #8]
 800a002:	4613      	mov	r3, r2
 800a004:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800a006:	88fb      	ldrh	r3, [r7, #6]
 800a008:	b2da      	uxtb	r2, r3
 800a00a:	8979      	ldrh	r1, [r7, #10]
 800a00c:	4b20      	ldr	r3, [pc, #128]	@ (800a090 <I2C_RequestMemoryRead+0xa4>)
 800a00e:	9300      	str	r3, [sp, #0]
 800a010:	2300      	movs	r3, #0
 800a012:	68f8      	ldr	r0, [r7, #12]
 800a014:	f000 fa26 	bl	800a464 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a018:	69fa      	ldr	r2, [r7, #28]
 800a01a:	69b9      	ldr	r1, [r7, #24]
 800a01c:	68f8      	ldr	r0, [r7, #12]
 800a01e:	f000 f8b6 	bl	800a18e <I2C_WaitOnTXISFlagUntilTimeout>
 800a022:	4603      	mov	r3, r0
 800a024:	2b00      	cmp	r3, #0
 800a026:	d001      	beq.n	800a02c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800a028:	2301      	movs	r3, #1
 800a02a:	e02c      	b.n	800a086 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800a02c:	88fb      	ldrh	r3, [r7, #6]
 800a02e:	2b01      	cmp	r3, #1
 800a030:	d105      	bne.n	800a03e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a032:	893b      	ldrh	r3, [r7, #8]
 800a034:	b2da      	uxtb	r2, r3
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	629a      	str	r2, [r3, #40]	@ 0x28
 800a03c:	e015      	b.n	800a06a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800a03e:	893b      	ldrh	r3, [r7, #8]
 800a040:	0a1b      	lsrs	r3, r3, #8
 800a042:	b29b      	uxth	r3, r3
 800a044:	b2da      	uxtb	r2, r3
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a04c:	69fa      	ldr	r2, [r7, #28]
 800a04e:	69b9      	ldr	r1, [r7, #24]
 800a050:	68f8      	ldr	r0, [r7, #12]
 800a052:	f000 f89c 	bl	800a18e <I2C_WaitOnTXISFlagUntilTimeout>
 800a056:	4603      	mov	r3, r0
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d001      	beq.n	800a060 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800a05c:	2301      	movs	r3, #1
 800a05e:	e012      	b.n	800a086 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a060:	893b      	ldrh	r3, [r7, #8]
 800a062:	b2da      	uxtb	r2, r3
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800a06a:	69fb      	ldr	r3, [r7, #28]
 800a06c:	9300      	str	r3, [sp, #0]
 800a06e:	69bb      	ldr	r3, [r7, #24]
 800a070:	2200      	movs	r2, #0
 800a072:	2140      	movs	r1, #64	@ 0x40
 800a074:	68f8      	ldr	r0, [r7, #12]
 800a076:	f000 f831 	bl	800a0dc <I2C_WaitOnFlagUntilTimeout>
 800a07a:	4603      	mov	r3, r0
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d001      	beq.n	800a084 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800a080:	2301      	movs	r3, #1
 800a082:	e000      	b.n	800a086 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800a084:	2300      	movs	r3, #0
}
 800a086:	4618      	mov	r0, r3
 800a088:	3710      	adds	r7, #16
 800a08a:	46bd      	mov	sp, r7
 800a08c:	bd80      	pop	{r7, pc}
 800a08e:	bf00      	nop
 800a090:	80002000 	.word	0x80002000

0800a094 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800a094:	b480      	push	{r7}
 800a096:	b083      	sub	sp, #12
 800a098:	af00      	add	r7, sp, #0
 800a09a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	699b      	ldr	r3, [r3, #24]
 800a0a2:	f003 0302 	and.w	r3, r3, #2
 800a0a6:	2b02      	cmp	r3, #2
 800a0a8:	d103      	bne.n	800a0b2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	2200      	movs	r2, #0
 800a0b0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	699b      	ldr	r3, [r3, #24]
 800a0b8:	f003 0301 	and.w	r3, r3, #1
 800a0bc:	2b01      	cmp	r3, #1
 800a0be:	d007      	beq.n	800a0d0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	699a      	ldr	r2, [r3, #24]
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	f042 0201 	orr.w	r2, r2, #1
 800a0ce:	619a      	str	r2, [r3, #24]
  }
}
 800a0d0:	bf00      	nop
 800a0d2:	370c      	adds	r7, #12
 800a0d4:	46bd      	mov	sp, r7
 800a0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0da:	4770      	bx	lr

0800a0dc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800a0dc:	b580      	push	{r7, lr}
 800a0de:	b084      	sub	sp, #16
 800a0e0:	af00      	add	r7, sp, #0
 800a0e2:	60f8      	str	r0, [r7, #12]
 800a0e4:	60b9      	str	r1, [r7, #8]
 800a0e6:	603b      	str	r3, [r7, #0]
 800a0e8:	4613      	mov	r3, r2
 800a0ea:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a0ec:	e03b      	b.n	800a166 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a0ee:	69ba      	ldr	r2, [r7, #24]
 800a0f0:	6839      	ldr	r1, [r7, #0]
 800a0f2:	68f8      	ldr	r0, [r7, #12]
 800a0f4:	f000 f8d6 	bl	800a2a4 <I2C_IsErrorOccurred>
 800a0f8:	4603      	mov	r3, r0
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d001      	beq.n	800a102 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800a0fe:	2301      	movs	r3, #1
 800a100:	e041      	b.n	800a186 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a102:	683b      	ldr	r3, [r7, #0]
 800a104:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a108:	d02d      	beq.n	800a166 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a10a:	f7fb f96f 	bl	80053ec <HAL_GetTick>
 800a10e:	4602      	mov	r2, r0
 800a110:	69bb      	ldr	r3, [r7, #24]
 800a112:	1ad3      	subs	r3, r2, r3
 800a114:	683a      	ldr	r2, [r7, #0]
 800a116:	429a      	cmp	r2, r3
 800a118:	d302      	bcc.n	800a120 <I2C_WaitOnFlagUntilTimeout+0x44>
 800a11a:	683b      	ldr	r3, [r7, #0]
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d122      	bne.n	800a166 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	699a      	ldr	r2, [r3, #24]
 800a126:	68bb      	ldr	r3, [r7, #8]
 800a128:	4013      	ands	r3, r2
 800a12a:	68ba      	ldr	r2, [r7, #8]
 800a12c:	429a      	cmp	r2, r3
 800a12e:	bf0c      	ite	eq
 800a130:	2301      	moveq	r3, #1
 800a132:	2300      	movne	r3, #0
 800a134:	b2db      	uxtb	r3, r3
 800a136:	461a      	mov	r2, r3
 800a138:	79fb      	ldrb	r3, [r7, #7]
 800a13a:	429a      	cmp	r2, r3
 800a13c:	d113      	bne.n	800a166 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a142:	f043 0220 	orr.w	r2, r3, #32
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	2220      	movs	r2, #32
 800a14e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	2200      	movs	r2, #0
 800a156:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	2200      	movs	r2, #0
 800a15e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800a162:	2301      	movs	r3, #1
 800a164:	e00f      	b.n	800a186 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	699a      	ldr	r2, [r3, #24]
 800a16c:	68bb      	ldr	r3, [r7, #8]
 800a16e:	4013      	ands	r3, r2
 800a170:	68ba      	ldr	r2, [r7, #8]
 800a172:	429a      	cmp	r2, r3
 800a174:	bf0c      	ite	eq
 800a176:	2301      	moveq	r3, #1
 800a178:	2300      	movne	r3, #0
 800a17a:	b2db      	uxtb	r3, r3
 800a17c:	461a      	mov	r2, r3
 800a17e:	79fb      	ldrb	r3, [r7, #7]
 800a180:	429a      	cmp	r2, r3
 800a182:	d0b4      	beq.n	800a0ee <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a184:	2300      	movs	r3, #0
}
 800a186:	4618      	mov	r0, r3
 800a188:	3710      	adds	r7, #16
 800a18a:	46bd      	mov	sp, r7
 800a18c:	bd80      	pop	{r7, pc}

0800a18e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800a18e:	b580      	push	{r7, lr}
 800a190:	b084      	sub	sp, #16
 800a192:	af00      	add	r7, sp, #0
 800a194:	60f8      	str	r0, [r7, #12]
 800a196:	60b9      	str	r1, [r7, #8]
 800a198:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a19a:	e033      	b.n	800a204 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a19c:	687a      	ldr	r2, [r7, #4]
 800a19e:	68b9      	ldr	r1, [r7, #8]
 800a1a0:	68f8      	ldr	r0, [r7, #12]
 800a1a2:	f000 f87f 	bl	800a2a4 <I2C_IsErrorOccurred>
 800a1a6:	4603      	mov	r3, r0
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d001      	beq.n	800a1b0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800a1ac:	2301      	movs	r3, #1
 800a1ae:	e031      	b.n	800a214 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a1b0:	68bb      	ldr	r3, [r7, #8]
 800a1b2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a1b6:	d025      	beq.n	800a204 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a1b8:	f7fb f918 	bl	80053ec <HAL_GetTick>
 800a1bc:	4602      	mov	r2, r0
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	1ad3      	subs	r3, r2, r3
 800a1c2:	68ba      	ldr	r2, [r7, #8]
 800a1c4:	429a      	cmp	r2, r3
 800a1c6:	d302      	bcc.n	800a1ce <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800a1c8:	68bb      	ldr	r3, [r7, #8]
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d11a      	bne.n	800a204 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	699b      	ldr	r3, [r3, #24]
 800a1d4:	f003 0302 	and.w	r3, r3, #2
 800a1d8:	2b02      	cmp	r3, #2
 800a1da:	d013      	beq.n	800a204 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a1e0:	f043 0220 	orr.w	r2, r3, #32
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	2220      	movs	r2, #32
 800a1ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	2200      	movs	r2, #0
 800a1fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800a200:	2301      	movs	r3, #1
 800a202:	e007      	b.n	800a214 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	699b      	ldr	r3, [r3, #24]
 800a20a:	f003 0302 	and.w	r3, r3, #2
 800a20e:	2b02      	cmp	r3, #2
 800a210:	d1c4      	bne.n	800a19c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800a212:	2300      	movs	r3, #0
}
 800a214:	4618      	mov	r0, r3
 800a216:	3710      	adds	r7, #16
 800a218:	46bd      	mov	sp, r7
 800a21a:	bd80      	pop	{r7, pc}

0800a21c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800a21c:	b580      	push	{r7, lr}
 800a21e:	b084      	sub	sp, #16
 800a220:	af00      	add	r7, sp, #0
 800a222:	60f8      	str	r0, [r7, #12]
 800a224:	60b9      	str	r1, [r7, #8]
 800a226:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a228:	e02f      	b.n	800a28a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a22a:	687a      	ldr	r2, [r7, #4]
 800a22c:	68b9      	ldr	r1, [r7, #8]
 800a22e:	68f8      	ldr	r0, [r7, #12]
 800a230:	f000 f838 	bl	800a2a4 <I2C_IsErrorOccurred>
 800a234:	4603      	mov	r3, r0
 800a236:	2b00      	cmp	r3, #0
 800a238:	d001      	beq.n	800a23e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800a23a:	2301      	movs	r3, #1
 800a23c:	e02d      	b.n	800a29a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a23e:	f7fb f8d5 	bl	80053ec <HAL_GetTick>
 800a242:	4602      	mov	r2, r0
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	1ad3      	subs	r3, r2, r3
 800a248:	68ba      	ldr	r2, [r7, #8]
 800a24a:	429a      	cmp	r2, r3
 800a24c:	d302      	bcc.n	800a254 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800a24e:	68bb      	ldr	r3, [r7, #8]
 800a250:	2b00      	cmp	r3, #0
 800a252:	d11a      	bne.n	800a28a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	699b      	ldr	r3, [r3, #24]
 800a25a:	f003 0320 	and.w	r3, r3, #32
 800a25e:	2b20      	cmp	r3, #32
 800a260:	d013      	beq.n	800a28a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a266:	f043 0220 	orr.w	r2, r3, #32
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	2220      	movs	r2, #32
 800a272:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	2200      	movs	r2, #0
 800a27a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	2200      	movs	r2, #0
 800a282:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800a286:	2301      	movs	r3, #1
 800a288:	e007      	b.n	800a29a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	699b      	ldr	r3, [r3, #24]
 800a290:	f003 0320 	and.w	r3, r3, #32
 800a294:	2b20      	cmp	r3, #32
 800a296:	d1c8      	bne.n	800a22a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a298:	2300      	movs	r3, #0
}
 800a29a:	4618      	mov	r0, r3
 800a29c:	3710      	adds	r7, #16
 800a29e:	46bd      	mov	sp, r7
 800a2a0:	bd80      	pop	{r7, pc}
	...

0800a2a4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a2a4:	b580      	push	{r7, lr}
 800a2a6:	b08a      	sub	sp, #40	@ 0x28
 800a2a8:	af00      	add	r7, sp, #0
 800a2aa:	60f8      	str	r0, [r7, #12]
 800a2ac:	60b9      	str	r1, [r7, #8]
 800a2ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a2b0:	2300      	movs	r3, #0
 800a2b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	699b      	ldr	r3, [r3, #24]
 800a2bc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800a2be:	2300      	movs	r3, #0
 800a2c0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800a2c6:	69bb      	ldr	r3, [r7, #24]
 800a2c8:	f003 0310 	and.w	r3, r3, #16
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d068      	beq.n	800a3a2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	2210      	movs	r2, #16
 800a2d6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a2d8:	e049      	b.n	800a36e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800a2da:	68bb      	ldr	r3, [r7, #8]
 800a2dc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a2e0:	d045      	beq.n	800a36e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800a2e2:	f7fb f883 	bl	80053ec <HAL_GetTick>
 800a2e6:	4602      	mov	r2, r0
 800a2e8:	69fb      	ldr	r3, [r7, #28]
 800a2ea:	1ad3      	subs	r3, r2, r3
 800a2ec:	68ba      	ldr	r2, [r7, #8]
 800a2ee:	429a      	cmp	r2, r3
 800a2f0:	d302      	bcc.n	800a2f8 <I2C_IsErrorOccurred+0x54>
 800a2f2:	68bb      	ldr	r3, [r7, #8]
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d13a      	bne.n	800a36e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	685b      	ldr	r3, [r3, #4]
 800a2fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a302:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a30a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	699b      	ldr	r3, [r3, #24]
 800a312:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a316:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a31a:	d121      	bne.n	800a360 <I2C_IsErrorOccurred+0xbc>
 800a31c:	697b      	ldr	r3, [r7, #20]
 800a31e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a322:	d01d      	beq.n	800a360 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800a324:	7cfb      	ldrb	r3, [r7, #19]
 800a326:	2b20      	cmp	r3, #32
 800a328:	d01a      	beq.n	800a360 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	685a      	ldr	r2, [r3, #4]
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a338:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800a33a:	f7fb f857 	bl	80053ec <HAL_GetTick>
 800a33e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a340:	e00e      	b.n	800a360 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800a342:	f7fb f853 	bl	80053ec <HAL_GetTick>
 800a346:	4602      	mov	r2, r0
 800a348:	69fb      	ldr	r3, [r7, #28]
 800a34a:	1ad3      	subs	r3, r2, r3
 800a34c:	2b19      	cmp	r3, #25
 800a34e:	d907      	bls.n	800a360 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800a350:	6a3b      	ldr	r3, [r7, #32]
 800a352:	f043 0320 	orr.w	r3, r3, #32
 800a356:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800a358:	2301      	movs	r3, #1
 800a35a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800a35e:	e006      	b.n	800a36e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	699b      	ldr	r3, [r3, #24]
 800a366:	f003 0320 	and.w	r3, r3, #32
 800a36a:	2b20      	cmp	r3, #32
 800a36c:	d1e9      	bne.n	800a342 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	699b      	ldr	r3, [r3, #24]
 800a374:	f003 0320 	and.w	r3, r3, #32
 800a378:	2b20      	cmp	r3, #32
 800a37a:	d003      	beq.n	800a384 <I2C_IsErrorOccurred+0xe0>
 800a37c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a380:	2b00      	cmp	r3, #0
 800a382:	d0aa      	beq.n	800a2da <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800a384:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d103      	bne.n	800a394 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	2220      	movs	r2, #32
 800a392:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800a394:	6a3b      	ldr	r3, [r7, #32]
 800a396:	f043 0304 	orr.w	r3, r3, #4
 800a39a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800a39c:	2301      	movs	r3, #1
 800a39e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	699b      	ldr	r3, [r3, #24]
 800a3a8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800a3aa:	69bb      	ldr	r3, [r7, #24]
 800a3ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d00b      	beq.n	800a3cc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800a3b4:	6a3b      	ldr	r3, [r7, #32]
 800a3b6:	f043 0301 	orr.w	r3, r3, #1
 800a3ba:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a3c4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a3c6:	2301      	movs	r3, #1
 800a3c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800a3cc:	69bb      	ldr	r3, [r7, #24]
 800a3ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d00b      	beq.n	800a3ee <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800a3d6:	6a3b      	ldr	r3, [r7, #32]
 800a3d8:	f043 0308 	orr.w	r3, r3, #8
 800a3dc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800a3e6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a3e8:	2301      	movs	r3, #1
 800a3ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800a3ee:	69bb      	ldr	r3, [r7, #24]
 800a3f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d00b      	beq.n	800a410 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800a3f8:	6a3b      	ldr	r3, [r7, #32]
 800a3fa:	f043 0302 	orr.w	r3, r3, #2
 800a3fe:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a408:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a40a:	2301      	movs	r3, #1
 800a40c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800a410:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a414:	2b00      	cmp	r3, #0
 800a416:	d01c      	beq.n	800a452 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800a418:	68f8      	ldr	r0, [r7, #12]
 800a41a:	f7ff fe3b 	bl	800a094 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	6859      	ldr	r1, [r3, #4]
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	681a      	ldr	r2, [r3, #0]
 800a428:	4b0d      	ldr	r3, [pc, #52]	@ (800a460 <I2C_IsErrorOccurred+0x1bc>)
 800a42a:	400b      	ands	r3, r1
 800a42c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a432:	6a3b      	ldr	r3, [r7, #32]
 800a434:	431a      	orrs	r2, r3
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	2220      	movs	r2, #32
 800a43e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	2200      	movs	r2, #0
 800a446:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	2200      	movs	r2, #0
 800a44e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800a452:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800a456:	4618      	mov	r0, r3
 800a458:	3728      	adds	r7, #40	@ 0x28
 800a45a:	46bd      	mov	sp, r7
 800a45c:	bd80      	pop	{r7, pc}
 800a45e:	bf00      	nop
 800a460:	fe00e800 	.word	0xfe00e800

0800a464 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800a464:	b480      	push	{r7}
 800a466:	b087      	sub	sp, #28
 800a468:	af00      	add	r7, sp, #0
 800a46a:	60f8      	str	r0, [r7, #12]
 800a46c:	607b      	str	r3, [r7, #4]
 800a46e:	460b      	mov	r3, r1
 800a470:	817b      	strh	r3, [r7, #10]
 800a472:	4613      	mov	r3, r2
 800a474:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a476:	897b      	ldrh	r3, [r7, #10]
 800a478:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a47c:	7a7b      	ldrb	r3, [r7, #9]
 800a47e:	041b      	lsls	r3, r3, #16
 800a480:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a484:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a48a:	6a3b      	ldr	r3, [r7, #32]
 800a48c:	4313      	orrs	r3, r2
 800a48e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a492:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	685a      	ldr	r2, [r3, #4]
 800a49a:	6a3b      	ldr	r3, [r7, #32]
 800a49c:	0d5b      	lsrs	r3, r3, #21
 800a49e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800a4a2:	4b08      	ldr	r3, [pc, #32]	@ (800a4c4 <I2C_TransferConfig+0x60>)
 800a4a4:	430b      	orrs	r3, r1
 800a4a6:	43db      	mvns	r3, r3
 800a4a8:	ea02 0103 	and.w	r1, r2, r3
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	697a      	ldr	r2, [r7, #20]
 800a4b2:	430a      	orrs	r2, r1
 800a4b4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800a4b6:	bf00      	nop
 800a4b8:	371c      	adds	r7, #28
 800a4ba:	46bd      	mov	sp, r7
 800a4bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4c0:	4770      	bx	lr
 800a4c2:	bf00      	nop
 800a4c4:	03ff63ff 	.word	0x03ff63ff

0800a4c8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a4c8:	b480      	push	{r7}
 800a4ca:	b083      	sub	sp, #12
 800a4cc:	af00      	add	r7, sp, #0
 800a4ce:	6078      	str	r0, [r7, #4]
 800a4d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a4d8:	b2db      	uxtb	r3, r3
 800a4da:	2b20      	cmp	r3, #32
 800a4dc:	d138      	bne.n	800a550 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a4e4:	2b01      	cmp	r3, #1
 800a4e6:	d101      	bne.n	800a4ec <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800a4e8:	2302      	movs	r3, #2
 800a4ea:	e032      	b.n	800a552 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	2201      	movs	r2, #1
 800a4f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	2224      	movs	r2, #36	@ 0x24
 800a4f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	681a      	ldr	r2, [r3, #0]
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	f022 0201 	bic.w	r2, r2, #1
 800a50a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	681a      	ldr	r2, [r3, #0]
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a51a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	6819      	ldr	r1, [r3, #0]
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	683a      	ldr	r2, [r7, #0]
 800a528:	430a      	orrs	r2, r1
 800a52a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	681a      	ldr	r2, [r3, #0]
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	f042 0201 	orr.w	r2, r2, #1
 800a53a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	2220      	movs	r2, #32
 800a540:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	2200      	movs	r2, #0
 800a548:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a54c:	2300      	movs	r3, #0
 800a54e:	e000      	b.n	800a552 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a550:	2302      	movs	r3, #2
  }
}
 800a552:	4618      	mov	r0, r3
 800a554:	370c      	adds	r7, #12
 800a556:	46bd      	mov	sp, r7
 800a558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a55c:	4770      	bx	lr

0800a55e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a55e:	b480      	push	{r7}
 800a560:	b085      	sub	sp, #20
 800a562:	af00      	add	r7, sp, #0
 800a564:	6078      	str	r0, [r7, #4]
 800a566:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a56e:	b2db      	uxtb	r3, r3
 800a570:	2b20      	cmp	r3, #32
 800a572:	d139      	bne.n	800a5e8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a57a:	2b01      	cmp	r3, #1
 800a57c:	d101      	bne.n	800a582 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800a57e:	2302      	movs	r3, #2
 800a580:	e033      	b.n	800a5ea <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	2201      	movs	r2, #1
 800a586:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	2224      	movs	r2, #36	@ 0x24
 800a58e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	681a      	ldr	r2, [r3, #0]
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	f022 0201 	bic.w	r2, r2, #1
 800a5a0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800a5b0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a5b2:	683b      	ldr	r3, [r7, #0]
 800a5b4:	021b      	lsls	r3, r3, #8
 800a5b6:	68fa      	ldr	r2, [r7, #12]
 800a5b8:	4313      	orrs	r3, r2
 800a5ba:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	68fa      	ldr	r2, [r7, #12]
 800a5c2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	681a      	ldr	r2, [r3, #0]
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	f042 0201 	orr.w	r2, r2, #1
 800a5d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	2220      	movs	r2, #32
 800a5d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	2200      	movs	r2, #0
 800a5e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a5e4:	2300      	movs	r3, #0
 800a5e6:	e000      	b.n	800a5ea <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800a5e8:	2302      	movs	r3, #2
  }
}
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	3714      	adds	r7, #20
 800a5ee:	46bd      	mov	sp, r7
 800a5f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5f4:	4770      	bx	lr

0800a5f6 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 800a5f6:	b580      	push	{r7, lr}
 800a5f8:	b084      	sub	sp, #16
 800a5fa:	af00      	add	r7, sp, #0
 800a5fc:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	2b00      	cmp	r3, #0
 800a602:	d101      	bne.n	800a608 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800a604:	2301      	movs	r3, #1
 800a606:	e08f      	b.n	800a728 <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 800a60e:	b2db      	uxtb	r3, r3
 800a610:	2b00      	cmp	r3, #0
 800a612:	d106      	bne.n	800a622 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	2200      	movs	r2, #0
 800a618:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 800a61c:	6878      	ldr	r0, [r7, #4]
 800a61e:	f7f7 fdf1 	bl	8002204 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	2202      	movs	r2, #2
 800a626:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	699a      	ldr	r2, [r3, #24]
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 800a638:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	6999      	ldr	r1, [r3, #24]
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	685a      	ldr	r2, [r3, #4]
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	689b      	ldr	r3, [r3, #8]
 800a648:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800a64e:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	691b      	ldr	r3, [r3, #16]
 800a654:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	430a      	orrs	r2, r1
 800a65c:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	695b      	ldr	r3, [r3, #20]
 800a662:	041b      	lsls	r3, r3, #16
 800a664:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	6999      	ldr	r1, [r3, #24]
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	68fa      	ldr	r2, [r7, #12]
 800a670:	430a      	orrs	r2, r1
 800a672:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	69db      	ldr	r3, [r3, #28]
 800a678:	041b      	lsls	r3, r3, #16
 800a67a:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	6a19      	ldr	r1, [r3, #32]
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	68fa      	ldr	r2, [r7, #12]
 800a686:	430a      	orrs	r2, r1
 800a688:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a68e:	041b      	lsls	r3, r3, #16
 800a690:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	68fa      	ldr	r2, [r7, #12]
 800a69c:	430a      	orrs	r2, r1
 800a69e:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6a4:	041b      	lsls	r3, r3, #16
 800a6a6:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	68fa      	ldr	r2, [r7, #12]
 800a6b2:	430a      	orrs	r2, r1
 800a6b4:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800a6bc:	021b      	lsls	r3, r3, #8
 800a6be:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800a6c6:	041b      	lsls	r3, r3, #16
 800a6c8:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 800a6d8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800a6e0:	68ba      	ldr	r2, [r7, #8]
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	4313      	orrs	r3, r2
 800a6e6:	687a      	ldr	r2, [r7, #4]
 800a6e8:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 800a6ec:	431a      	orrs	r2, r3
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	430a      	orrs	r2, r1
 800a6f4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	f042 0206 	orr.w	r2, r2, #6
 800a704:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	699a      	ldr	r2, [r3, #24]
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	f042 0201 	orr.w	r2, r2, #1
 800a714:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	2200      	movs	r2, #0
 800a71a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	2201      	movs	r2, #1
 800a722:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 800a726:	2300      	movs	r3, #0
}
 800a728:	4618      	mov	r0, r3
 800a72a:	3710      	adds	r7, #16
 800a72c:	46bd      	mov	sp, r7
 800a72e:	bd80      	pop	{r7, pc}

0800a730 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 800a730:	b580      	push	{r7, lr}
 800a732:	b084      	sub	sp, #16
 800a734:	af00      	add	r7, sp, #0
 800a736:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a73e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a746:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	f003 0304 	and.w	r3, r3, #4
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d023      	beq.n	800a79a <HAL_LTDC_IRQHandler+0x6a>
 800a752:	68bb      	ldr	r3, [r7, #8]
 800a754:	f003 0304 	and.w	r3, r3, #4
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d01e      	beq.n	800a79a <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	f022 0204 	bic.w	r2, r2, #4
 800a76a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	2204      	movs	r2, #4
 800a772:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a77a:	f043 0201 	orr.w	r2, r3, #1
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	2204      	movs	r2, #4
 800a788:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	2200      	movs	r2, #0
 800a790:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800a794:	6878      	ldr	r0, [r7, #4]
 800a796:	f000 f86f 	bl	800a878 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	f003 0302 	and.w	r3, r3, #2
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	d023      	beq.n	800a7ec <HAL_LTDC_IRQHandler+0xbc>
 800a7a4:	68bb      	ldr	r3, [r7, #8]
 800a7a6:	f003 0302 	and.w	r3, r3, #2
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d01e      	beq.n	800a7ec <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	f022 0202 	bic.w	r2, r2, #2
 800a7bc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	2202      	movs	r2, #2
 800a7c4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a7cc:	f043 0202 	orr.w	r2, r3, #2
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	2204      	movs	r2, #4
 800a7da:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	2200      	movs	r2, #0
 800a7e2:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800a7e6:	6878      	ldr	r0, [r7, #4]
 800a7e8:	f000 f846 	bl	800a878 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	f003 0301 	and.w	r3, r3, #1
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d01b      	beq.n	800a82e <HAL_LTDC_IRQHandler+0xfe>
 800a7f6:	68bb      	ldr	r3, [r7, #8]
 800a7f8:	f003 0301 	and.w	r3, r3, #1
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d016      	beq.n	800a82e <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	f022 0201 	bic.w	r2, r2, #1
 800a80e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	2201      	movs	r2, #1
 800a816:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	2201      	movs	r2, #1
 800a81c:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	2200      	movs	r2, #0
 800a824:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 800a828:	6878      	ldr	r0, [r7, #4]
 800a82a:	f000 f82f 	bl	800a88c <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	f003 0308 	and.w	r3, r3, #8
 800a834:	2b00      	cmp	r3, #0
 800a836:	d01b      	beq.n	800a870 <HAL_LTDC_IRQHandler+0x140>
 800a838:	68bb      	ldr	r3, [r7, #8]
 800a83a:	f003 0308 	and.w	r3, r3, #8
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d016      	beq.n	800a870 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	f022 0208 	bic.w	r2, r2, #8
 800a850:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	2208      	movs	r2, #8
 800a858:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	2201      	movs	r2, #1
 800a85e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	2200      	movs	r2, #0
 800a866:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 800a86a:	6878      	ldr	r0, [r7, #4]
 800a86c:	f000 f818 	bl	800a8a0 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 800a870:	bf00      	nop
 800a872:	3710      	adds	r7, #16
 800a874:	46bd      	mov	sp, r7
 800a876:	bd80      	pop	{r7, pc}

0800a878 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 800a878:	b480      	push	{r7}
 800a87a:	b083      	sub	sp, #12
 800a87c:	af00      	add	r7, sp, #0
 800a87e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 800a880:	bf00      	nop
 800a882:	370c      	adds	r7, #12
 800a884:	46bd      	mov	sp, r7
 800a886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a88a:	4770      	bx	lr

0800a88c <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800a88c:	b480      	push	{r7}
 800a88e:	b083      	sub	sp, #12
 800a890:	af00      	add	r7, sp, #0
 800a892:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 800a894:	bf00      	nop
 800a896:	370c      	adds	r7, #12
 800a898:	46bd      	mov	sp, r7
 800a89a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a89e:	4770      	bx	lr

0800a8a0 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800a8a0:	b480      	push	{r7}
 800a8a2:	b083      	sub	sp, #12
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 800a8a8:	bf00      	nop
 800a8aa:	370c      	adds	r7, #12
 800a8ac:	46bd      	mov	sp, r7
 800a8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b2:	4770      	bx	lr

0800a8b4 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800a8b4:	b5b0      	push	{r4, r5, r7, lr}
 800a8b6:	b084      	sub	sp, #16
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	60f8      	str	r0, [r7, #12]
 800a8bc:	60b9      	str	r1, [r7, #8]
 800a8be:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800a8c6:	2b01      	cmp	r3, #1
 800a8c8:	d101      	bne.n	800a8ce <HAL_LTDC_ConfigLayer+0x1a>
 800a8ca:	2302      	movs	r3, #2
 800a8cc:	e02c      	b.n	800a928 <HAL_LTDC_ConfigLayer+0x74>
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	2201      	movs	r2, #1
 800a8d2:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	2202      	movs	r2, #2
 800a8da:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800a8de:	68fa      	ldr	r2, [r7, #12]
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	2134      	movs	r1, #52	@ 0x34
 800a8e4:	fb01 f303 	mul.w	r3, r1, r3
 800a8e8:	4413      	add	r3, r2
 800a8ea:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800a8ee:	68bb      	ldr	r3, [r7, #8]
 800a8f0:	4614      	mov	r4, r2
 800a8f2:	461d      	mov	r5, r3
 800a8f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a8f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a8f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a8fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a8fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a8fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a900:	682b      	ldr	r3, [r5, #0]
 800a902:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800a904:	687a      	ldr	r2, [r7, #4]
 800a906:	68b9      	ldr	r1, [r7, #8]
 800a908:	68f8      	ldr	r0, [r7, #12]
 800a90a:	f000 f811 	bl	800a930 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	2201      	movs	r2, #1
 800a914:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	2201      	movs	r2, #1
 800a91a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	2200      	movs	r2, #0
 800a922:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 800a926:	2300      	movs	r3, #0
}
 800a928:	4618      	mov	r0, r3
 800a92a:	3710      	adds	r7, #16
 800a92c:	46bd      	mov	sp, r7
 800a92e:	bdb0      	pop	{r4, r5, r7, pc}

0800a930 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800a930:	b480      	push	{r7}
 800a932:	b089      	sub	sp, #36	@ 0x24
 800a934:	af00      	add	r7, sp, #0
 800a936:	60f8      	str	r0, [r7, #12]
 800a938:	60b9      	str	r1, [r7, #8]
 800a93a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 800a93c:	68bb      	ldr	r3, [r7, #8]
 800a93e:	685a      	ldr	r2, [r3, #4]
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	68db      	ldr	r3, [r3, #12]
 800a946:	0c1b      	lsrs	r3, r3, #16
 800a948:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a94c:	4413      	add	r3, r2
 800a94e:	041b      	lsls	r3, r3, #16
 800a950:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	461a      	mov	r2, r3
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	01db      	lsls	r3, r3, #7
 800a95c:	4413      	add	r3, r2
 800a95e:	3384      	adds	r3, #132	@ 0x84
 800a960:	685b      	ldr	r3, [r3, #4]
 800a962:	68fa      	ldr	r2, [r7, #12]
 800a964:	6812      	ldr	r2, [r2, #0]
 800a966:	4611      	mov	r1, r2
 800a968:	687a      	ldr	r2, [r7, #4]
 800a96a:	01d2      	lsls	r2, r2, #7
 800a96c:	440a      	add	r2, r1
 800a96e:	3284      	adds	r2, #132	@ 0x84
 800a970:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800a974:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800a976:	68bb      	ldr	r3, [r7, #8]
 800a978:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	68db      	ldr	r3, [r3, #12]
 800a980:	0c1b      	lsrs	r3, r3, #16
 800a982:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800a986:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800a988:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	4619      	mov	r1, r3
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	01db      	lsls	r3, r3, #7
 800a994:	440b      	add	r3, r1
 800a996:	3384      	adds	r3, #132	@ 0x84
 800a998:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800a99a:	69fb      	ldr	r3, [r7, #28]
 800a99c:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800a99e:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 800a9a0:	68bb      	ldr	r3, [r7, #8]
 800a9a2:	68da      	ldr	r2, [r3, #12]
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	68db      	ldr	r3, [r3, #12]
 800a9aa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a9ae:	4413      	add	r3, r2
 800a9b0:	041b      	lsls	r3, r3, #16
 800a9b2:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	461a      	mov	r2, r3
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	01db      	lsls	r3, r3, #7
 800a9be:	4413      	add	r3, r2
 800a9c0:	3384      	adds	r3, #132	@ 0x84
 800a9c2:	689b      	ldr	r3, [r3, #8]
 800a9c4:	68fa      	ldr	r2, [r7, #12]
 800a9c6:	6812      	ldr	r2, [r2, #0]
 800a9c8:	4611      	mov	r1, r2
 800a9ca:	687a      	ldr	r2, [r7, #4]
 800a9cc:	01d2      	lsls	r2, r2, #7
 800a9ce:	440a      	add	r2, r1
 800a9d0:	3284      	adds	r2, #132	@ 0x84
 800a9d2:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800a9d6:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 800a9d8:	68bb      	ldr	r3, [r7, #8]
 800a9da:	689a      	ldr	r2, [r3, #8]
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	68db      	ldr	r3, [r3, #12]
 800a9e2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a9e6:	4413      	add	r3, r2
 800a9e8:	1c5a      	adds	r2, r3, #1
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	4619      	mov	r1, r3
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	01db      	lsls	r3, r3, #7
 800a9f4:	440b      	add	r3, r1
 800a9f6:	3384      	adds	r3, #132	@ 0x84
 800a9f8:	4619      	mov	r1, r3
 800a9fa:	69fb      	ldr	r3, [r7, #28]
 800a9fc:	4313      	orrs	r3, r2
 800a9fe:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	461a      	mov	r2, r3
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	01db      	lsls	r3, r3, #7
 800aa0a:	4413      	add	r3, r2
 800aa0c:	3384      	adds	r3, #132	@ 0x84
 800aa0e:	691b      	ldr	r3, [r3, #16]
 800aa10:	68fa      	ldr	r2, [r7, #12]
 800aa12:	6812      	ldr	r2, [r2, #0]
 800aa14:	4611      	mov	r1, r2
 800aa16:	687a      	ldr	r2, [r7, #4]
 800aa18:	01d2      	lsls	r2, r2, #7
 800aa1a:	440a      	add	r2, r1
 800aa1c:	3284      	adds	r2, #132	@ 0x84
 800aa1e:	f023 0307 	bic.w	r3, r3, #7
 800aa22:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	461a      	mov	r2, r3
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	01db      	lsls	r3, r3, #7
 800aa2e:	4413      	add	r3, r2
 800aa30:	3384      	adds	r3, #132	@ 0x84
 800aa32:	461a      	mov	r2, r3
 800aa34:	68bb      	ldr	r3, [r7, #8]
 800aa36:	691b      	ldr	r3, [r3, #16]
 800aa38:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800aa3a:	68bb      	ldr	r3, [r7, #8]
 800aa3c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800aa40:	021b      	lsls	r3, r3, #8
 800aa42:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 800aa44:	68bb      	ldr	r3, [r7, #8]
 800aa46:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800aa4a:	041b      	lsls	r3, r3, #16
 800aa4c:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800aa4e:	68bb      	ldr	r3, [r7, #8]
 800aa50:	699b      	ldr	r3, [r3, #24]
 800aa52:	061b      	lsls	r3, r3, #24
 800aa54:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 800aa56:	68bb      	ldr	r3, [r7, #8]
 800aa58:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800aa5c:	461a      	mov	r2, r3
 800aa5e:	69fb      	ldr	r3, [r7, #28]
 800aa60:	431a      	orrs	r2, r3
 800aa62:	69bb      	ldr	r3, [r7, #24]
 800aa64:	431a      	orrs	r2, r3
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	4619      	mov	r1, r3
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	01db      	lsls	r3, r3, #7
 800aa70:	440b      	add	r3, r1
 800aa72:	3384      	adds	r3, #132	@ 0x84
 800aa74:	4619      	mov	r1, r3
 800aa76:	697b      	ldr	r3, [r7, #20]
 800aa78:	4313      	orrs	r3, r2
 800aa7a:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	461a      	mov	r2, r3
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	01db      	lsls	r3, r3, #7
 800aa86:	4413      	add	r3, r2
 800aa88:	3384      	adds	r3, #132	@ 0x84
 800aa8a:	695b      	ldr	r3, [r3, #20]
 800aa8c:	68fa      	ldr	r2, [r7, #12]
 800aa8e:	6812      	ldr	r2, [r2, #0]
 800aa90:	4611      	mov	r1, r2
 800aa92:	687a      	ldr	r2, [r7, #4]
 800aa94:	01d2      	lsls	r2, r2, #7
 800aa96:	440a      	add	r2, r1
 800aa98:	3284      	adds	r2, #132	@ 0x84
 800aa9a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800aa9e:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	461a      	mov	r2, r3
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	01db      	lsls	r3, r3, #7
 800aaaa:	4413      	add	r3, r2
 800aaac:	3384      	adds	r3, #132	@ 0x84
 800aaae:	461a      	mov	r2, r3
 800aab0:	68bb      	ldr	r3, [r7, #8]
 800aab2:	695b      	ldr	r3, [r3, #20]
 800aab4:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	461a      	mov	r2, r3
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	01db      	lsls	r3, r3, #7
 800aac0:	4413      	add	r3, r2
 800aac2:	3384      	adds	r3, #132	@ 0x84
 800aac4:	69da      	ldr	r2, [r3, #28]
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	4619      	mov	r1, r3
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	01db      	lsls	r3, r3, #7
 800aad0:	440b      	add	r3, r1
 800aad2:	3384      	adds	r3, #132	@ 0x84
 800aad4:	4619      	mov	r1, r3
 800aad6:	4b4f      	ldr	r3, [pc, #316]	@ (800ac14 <LTDC_SetConfig+0x2e4>)
 800aad8:	4013      	ands	r3, r2
 800aada:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800aadc:	68bb      	ldr	r3, [r7, #8]
 800aade:	69da      	ldr	r2, [r3, #28]
 800aae0:	68bb      	ldr	r3, [r7, #8]
 800aae2:	6a1b      	ldr	r3, [r3, #32]
 800aae4:	68f9      	ldr	r1, [r7, #12]
 800aae6:	6809      	ldr	r1, [r1, #0]
 800aae8:	4608      	mov	r0, r1
 800aaea:	6879      	ldr	r1, [r7, #4]
 800aaec:	01c9      	lsls	r1, r1, #7
 800aaee:	4401      	add	r1, r0
 800aaf0:	3184      	adds	r1, #132	@ 0x84
 800aaf2:	4313      	orrs	r3, r2
 800aaf4:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	461a      	mov	r2, r3
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	01db      	lsls	r3, r3, #7
 800ab00:	4413      	add	r3, r2
 800ab02:	3384      	adds	r3, #132	@ 0x84
 800ab04:	461a      	mov	r2, r3
 800ab06:	68bb      	ldr	r3, [r7, #8]
 800ab08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab0a:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800ab0c:	68bb      	ldr	r3, [r7, #8]
 800ab0e:	691b      	ldr	r3, [r3, #16]
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d102      	bne.n	800ab1a <LTDC_SetConfig+0x1ea>
  {
    tmp = 4U;
 800ab14:	2304      	movs	r3, #4
 800ab16:	61fb      	str	r3, [r7, #28]
 800ab18:	e01b      	b.n	800ab52 <LTDC_SetConfig+0x222>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800ab1a:	68bb      	ldr	r3, [r7, #8]
 800ab1c:	691b      	ldr	r3, [r3, #16]
 800ab1e:	2b01      	cmp	r3, #1
 800ab20:	d102      	bne.n	800ab28 <LTDC_SetConfig+0x1f8>
  {
    tmp = 3U;
 800ab22:	2303      	movs	r3, #3
 800ab24:	61fb      	str	r3, [r7, #28]
 800ab26:	e014      	b.n	800ab52 <LTDC_SetConfig+0x222>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800ab28:	68bb      	ldr	r3, [r7, #8]
 800ab2a:	691b      	ldr	r3, [r3, #16]
 800ab2c:	2b04      	cmp	r3, #4
 800ab2e:	d00b      	beq.n	800ab48 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800ab30:	68bb      	ldr	r3, [r7, #8]
 800ab32:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800ab34:	2b02      	cmp	r3, #2
 800ab36:	d007      	beq.n	800ab48 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800ab38:	68bb      	ldr	r3, [r7, #8]
 800ab3a:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800ab3c:	2b03      	cmp	r3, #3
 800ab3e:	d003      	beq.n	800ab48 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800ab40:	68bb      	ldr	r3, [r7, #8]
 800ab42:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800ab44:	2b07      	cmp	r3, #7
 800ab46:	d102      	bne.n	800ab4e <LTDC_SetConfig+0x21e>
  {
    tmp = 2U;
 800ab48:	2302      	movs	r3, #2
 800ab4a:	61fb      	str	r3, [r7, #28]
 800ab4c:	e001      	b.n	800ab52 <LTDC_SetConfig+0x222>
  }
  else
  {
    tmp = 1U;
 800ab4e:	2301      	movs	r3, #1
 800ab50:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	461a      	mov	r2, r3
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	01db      	lsls	r3, r3, #7
 800ab5c:	4413      	add	r3, r2
 800ab5e:	3384      	adds	r3, #132	@ 0x84
 800ab60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab62:	68fa      	ldr	r2, [r7, #12]
 800ab64:	6812      	ldr	r2, [r2, #0]
 800ab66:	4611      	mov	r1, r2
 800ab68:	687a      	ldr	r2, [r7, #4]
 800ab6a:	01d2      	lsls	r2, r2, #7
 800ab6c:	440a      	add	r2, r1
 800ab6e:	3284      	adds	r2, #132	@ 0x84
 800ab70:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 800ab74:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800ab76:	68bb      	ldr	r3, [r7, #8]
 800ab78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab7a:	69fa      	ldr	r2, [r7, #28]
 800ab7c:	fb02 f303 	mul.w	r3, r2, r3
 800ab80:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800ab82:	68bb      	ldr	r3, [r7, #8]
 800ab84:	6859      	ldr	r1, [r3, #4]
 800ab86:	68bb      	ldr	r3, [r7, #8]
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	1acb      	subs	r3, r1, r3
 800ab8c:	69f9      	ldr	r1, [r7, #28]
 800ab8e:	fb01 f303 	mul.w	r3, r1, r3
 800ab92:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800ab94:	68f9      	ldr	r1, [r7, #12]
 800ab96:	6809      	ldr	r1, [r1, #0]
 800ab98:	4608      	mov	r0, r1
 800ab9a:	6879      	ldr	r1, [r7, #4]
 800ab9c:	01c9      	lsls	r1, r1, #7
 800ab9e:	4401      	add	r1, r0
 800aba0:	3184      	adds	r1, #132	@ 0x84
 800aba2:	4313      	orrs	r3, r2
 800aba4:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	461a      	mov	r2, r3
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	01db      	lsls	r3, r3, #7
 800abb0:	4413      	add	r3, r2
 800abb2:	3384      	adds	r3, #132	@ 0x84
 800abb4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	4619      	mov	r1, r3
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	01db      	lsls	r3, r3, #7
 800abc0:	440b      	add	r3, r1
 800abc2:	3384      	adds	r3, #132	@ 0x84
 800abc4:	4619      	mov	r1, r3
 800abc6:	4b14      	ldr	r3, [pc, #80]	@ (800ac18 <LTDC_SetConfig+0x2e8>)
 800abc8:	4013      	ands	r3, r2
 800abca:	630b      	str	r3, [r1, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	461a      	mov	r2, r3
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	01db      	lsls	r3, r3, #7
 800abd6:	4413      	add	r3, r2
 800abd8:	3384      	adds	r3, #132	@ 0x84
 800abda:	461a      	mov	r2, r3
 800abdc:	68bb      	ldr	r3, [r7, #8]
 800abde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abe0:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	461a      	mov	r2, r3
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	01db      	lsls	r3, r3, #7
 800abec:	4413      	add	r3, r2
 800abee:	3384      	adds	r3, #132	@ 0x84
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	68fa      	ldr	r2, [r7, #12]
 800abf4:	6812      	ldr	r2, [r2, #0]
 800abf6:	4611      	mov	r1, r2
 800abf8:	687a      	ldr	r2, [r7, #4]
 800abfa:	01d2      	lsls	r2, r2, #7
 800abfc:	440a      	add	r2, r1
 800abfe:	3284      	adds	r2, #132	@ 0x84
 800ac00:	f043 0301 	orr.w	r3, r3, #1
 800ac04:	6013      	str	r3, [r2, #0]
}
 800ac06:	bf00      	nop
 800ac08:	3724      	adds	r7, #36	@ 0x24
 800ac0a:	46bd      	mov	sp, r7
 800ac0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac10:	4770      	bx	lr
 800ac12:	bf00      	nop
 800ac14:	fffff8f8 	.word	0xfffff8f8
 800ac18:	fffff800 	.word	0xfffff800

0800ac1c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800ac1c:	b480      	push	{r7}
 800ac1e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800ac20:	4b05      	ldr	r3, [pc, #20]	@ (800ac38 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	4a04      	ldr	r2, [pc, #16]	@ (800ac38 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800ac26:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ac2a:	6013      	str	r3, [r2, #0]
}
 800ac2c:	bf00      	nop
 800ac2e:	46bd      	mov	sp, r7
 800ac30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac34:	4770      	bx	lr
 800ac36:	bf00      	nop
 800ac38:	40007000 	.word	0x40007000

0800ac3c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800ac3c:	b580      	push	{r7, lr}
 800ac3e:	b082      	sub	sp, #8
 800ac40:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800ac42:	2300      	movs	r3, #0
 800ac44:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800ac46:	4b23      	ldr	r3, [pc, #140]	@ (800acd4 <HAL_PWREx_EnableOverDrive+0x98>)
 800ac48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac4a:	4a22      	ldr	r2, [pc, #136]	@ (800acd4 <HAL_PWREx_EnableOverDrive+0x98>)
 800ac4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ac50:	6413      	str	r3, [r2, #64]	@ 0x40
 800ac52:	4b20      	ldr	r3, [pc, #128]	@ (800acd4 <HAL_PWREx_EnableOverDrive+0x98>)
 800ac54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ac5a:	603b      	str	r3, [r7, #0]
 800ac5c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800ac5e:	4b1e      	ldr	r3, [pc, #120]	@ (800acd8 <HAL_PWREx_EnableOverDrive+0x9c>)
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	4a1d      	ldr	r2, [pc, #116]	@ (800acd8 <HAL_PWREx_EnableOverDrive+0x9c>)
 800ac64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ac68:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800ac6a:	f7fa fbbf 	bl	80053ec <HAL_GetTick>
 800ac6e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800ac70:	e009      	b.n	800ac86 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800ac72:	f7fa fbbb 	bl	80053ec <HAL_GetTick>
 800ac76:	4602      	mov	r2, r0
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	1ad3      	subs	r3, r2, r3
 800ac7c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ac80:	d901      	bls.n	800ac86 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800ac82:	2303      	movs	r3, #3
 800ac84:	e022      	b.n	800accc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800ac86:	4b14      	ldr	r3, [pc, #80]	@ (800acd8 <HAL_PWREx_EnableOverDrive+0x9c>)
 800ac88:	685b      	ldr	r3, [r3, #4]
 800ac8a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ac8e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ac92:	d1ee      	bne.n	800ac72 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800ac94:	4b10      	ldr	r3, [pc, #64]	@ (800acd8 <HAL_PWREx_EnableOverDrive+0x9c>)
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	4a0f      	ldr	r2, [pc, #60]	@ (800acd8 <HAL_PWREx_EnableOverDrive+0x9c>)
 800ac9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ac9e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800aca0:	f7fa fba4 	bl	80053ec <HAL_GetTick>
 800aca4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800aca6:	e009      	b.n	800acbc <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800aca8:	f7fa fba0 	bl	80053ec <HAL_GetTick>
 800acac:	4602      	mov	r2, r0
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	1ad3      	subs	r3, r2, r3
 800acb2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800acb6:	d901      	bls.n	800acbc <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800acb8:	2303      	movs	r3, #3
 800acba:	e007      	b.n	800accc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800acbc:	4b06      	ldr	r3, [pc, #24]	@ (800acd8 <HAL_PWREx_EnableOverDrive+0x9c>)
 800acbe:	685b      	ldr	r3, [r3, #4]
 800acc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800acc4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800acc8:	d1ee      	bne.n	800aca8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800acca:	2300      	movs	r3, #0
}
 800accc:	4618      	mov	r0, r3
 800acce:	3708      	adds	r7, #8
 800acd0:	46bd      	mov	sp, r7
 800acd2:	bd80      	pop	{r7, pc}
 800acd4:	40023800 	.word	0x40023800
 800acd8:	40007000 	.word	0x40007000

0800acdc <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 800acdc:	b580      	push	{r7, lr}
 800acde:	b086      	sub	sp, #24
 800ace0:	af02      	add	r7, sp, #8
 800ace2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800ace4:	f7fa fb82 	bl	80053ec <HAL_GetTick>
 800ace8:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	2b00      	cmp	r3, #0
 800acee:	d101      	bne.n	800acf4 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 800acf0:	2301      	movs	r3, #1
 800acf2:	e067      	b.n	800adc4 <HAL_QSPI_Init+0xe8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800acfa:	b2db      	uxtb	r3, r3
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d10b      	bne.n	800ad18 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	2200      	movs	r2, #0
 800ad04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 800ad08:	6878      	ldr	r0, [r7, #4]
 800ad0a:	f7f7 fb43 	bl	8002394 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800ad0e:	f241 3188 	movw	r1, #5000	@ 0x1388
 800ad12:	6878      	ldr	r0, [r7, #4]
 800ad14:	f000 f85e 	bl	800add4 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	689b      	ldr	r3, [r3, #8]
 800ad26:	3b01      	subs	r3, #1
 800ad28:	021a      	lsls	r2, r3, #8
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	430a      	orrs	r2, r1
 800ad30:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ad36:	9300      	str	r3, [sp, #0]
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	2200      	movs	r2, #0
 800ad3c:	2120      	movs	r1, #32
 800ad3e:	6878      	ldr	r0, [r7, #4]
 800ad40:	f000 f856 	bl	800adf0 <QSPI_WaitFlagStateUntilTimeout>
 800ad44:	4603      	mov	r3, r0
 800ad46:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 800ad48:	7afb      	ldrb	r3, [r7, #11]
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d135      	bne.n	800adba <HAL_QSPI_Init+0xde>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	681a      	ldr	r2, [r3, #0]
 800ad54:	4b1d      	ldr	r3, [pc, #116]	@ (800adcc <HAL_QSPI_Init+0xf0>)
 800ad56:	4013      	ands	r3, r2
 800ad58:	687a      	ldr	r2, [r7, #4]
 800ad5a:	6852      	ldr	r2, [r2, #4]
 800ad5c:	0611      	lsls	r1, r2, #24
 800ad5e:	687a      	ldr	r2, [r7, #4]
 800ad60:	68d2      	ldr	r2, [r2, #12]
 800ad62:	4311      	orrs	r1, r2
 800ad64:	687a      	ldr	r2, [r7, #4]
 800ad66:	69d2      	ldr	r2, [r2, #28]
 800ad68:	4311      	orrs	r1, r2
 800ad6a:	687a      	ldr	r2, [r7, #4]
 800ad6c:	6a12      	ldr	r2, [r2, #32]
 800ad6e:	4311      	orrs	r1, r2
 800ad70:	687a      	ldr	r2, [r7, #4]
 800ad72:	6812      	ldr	r2, [r2, #0]
 800ad74:	430b      	orrs	r3, r1
 800ad76:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	685a      	ldr	r2, [r3, #4]
 800ad7e:	4b14      	ldr	r3, [pc, #80]	@ (800add0 <HAL_QSPI_Init+0xf4>)
 800ad80:	4013      	ands	r3, r2
 800ad82:	687a      	ldr	r2, [r7, #4]
 800ad84:	6912      	ldr	r2, [r2, #16]
 800ad86:	0411      	lsls	r1, r2, #16
 800ad88:	687a      	ldr	r2, [r7, #4]
 800ad8a:	6952      	ldr	r2, [r2, #20]
 800ad8c:	4311      	orrs	r1, r2
 800ad8e:	687a      	ldr	r2, [r7, #4]
 800ad90:	6992      	ldr	r2, [r2, #24]
 800ad92:	4311      	orrs	r1, r2
 800ad94:	687a      	ldr	r2, [r7, #4]
 800ad96:	6812      	ldr	r2, [r2, #0]
 800ad98:	430b      	orrs	r3, r1
 800ad9a:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	681a      	ldr	r2, [r3, #0]
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	f042 0201 	orr.w	r2, r2, #1
 800adaa:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	2200      	movs	r2, #0
 800adb0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	2201      	movs	r2, #1
 800adb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	2200      	movs	r2, #0
 800adbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 800adc2:	7afb      	ldrb	r3, [r7, #11]
}
 800adc4:	4618      	mov	r0, r3
 800adc6:	3710      	adds	r7, #16
 800adc8:	46bd      	mov	sp, r7
 800adca:	bd80      	pop	{r7, pc}
 800adcc:	00ffff2f 	.word	0x00ffff2f
 800add0:	ffe0f8fe 	.word	0xffe0f8fe

0800add4 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800add4:	b480      	push	{r7}
 800add6:	b083      	sub	sp, #12
 800add8:	af00      	add	r7, sp, #0
 800adda:	6078      	str	r0, [r7, #4]
 800addc:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	683a      	ldr	r2, [r7, #0]
 800ade2:	649a      	str	r2, [r3, #72]	@ 0x48
}
 800ade4:	bf00      	nop
 800ade6:	370c      	adds	r7, #12
 800ade8:	46bd      	mov	sp, r7
 800adea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adee:	4770      	bx	lr

0800adf0 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800adf0:	b580      	push	{r7, lr}
 800adf2:	b084      	sub	sp, #16
 800adf4:	af00      	add	r7, sp, #0
 800adf6:	60f8      	str	r0, [r7, #12]
 800adf8:	60b9      	str	r1, [r7, #8]
 800adfa:	603b      	str	r3, [r7, #0]
 800adfc:	4613      	mov	r3, r2
 800adfe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800ae00:	e01a      	b.n	800ae38 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ae02:	69bb      	ldr	r3, [r7, #24]
 800ae04:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ae08:	d016      	beq.n	800ae38 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ae0a:	f7fa faef 	bl	80053ec <HAL_GetTick>
 800ae0e:	4602      	mov	r2, r0
 800ae10:	683b      	ldr	r3, [r7, #0]
 800ae12:	1ad3      	subs	r3, r2, r3
 800ae14:	69ba      	ldr	r2, [r7, #24]
 800ae16:	429a      	cmp	r2, r3
 800ae18:	d302      	bcc.n	800ae20 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800ae1a:	69bb      	ldr	r3, [r7, #24]
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d10b      	bne.n	800ae38 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800ae20:	68fb      	ldr	r3, [r7, #12]
 800ae22:	2204      	movs	r2, #4
 800ae24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae2c:	f043 0201 	orr.w	r2, r3, #1
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 800ae34:	2301      	movs	r3, #1
 800ae36:	e00e      	b.n	800ae56 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	689a      	ldr	r2, [r3, #8]
 800ae3e:	68bb      	ldr	r3, [r7, #8]
 800ae40:	4013      	ands	r3, r2
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	bf14      	ite	ne
 800ae46:	2301      	movne	r3, #1
 800ae48:	2300      	moveq	r3, #0
 800ae4a:	b2db      	uxtb	r3, r3
 800ae4c:	461a      	mov	r2, r3
 800ae4e:	79fb      	ldrb	r3, [r7, #7]
 800ae50:	429a      	cmp	r2, r3
 800ae52:	d1d6      	bne.n	800ae02 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800ae54:	2300      	movs	r3, #0
}
 800ae56:	4618      	mov	r0, r3
 800ae58:	3710      	adds	r7, #16
 800ae5a:	46bd      	mov	sp, r7
 800ae5c:	bd80      	pop	{r7, pc}
	...

0800ae60 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800ae60:	b580      	push	{r7, lr}
 800ae62:	b086      	sub	sp, #24
 800ae64:	af00      	add	r7, sp, #0
 800ae66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800ae68:	2300      	movs	r3, #0
 800ae6a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d101      	bne.n	800ae76 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800ae72:	2301      	movs	r3, #1
 800ae74:	e291      	b.n	800b39a <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	f003 0301 	and.w	r3, r3, #1
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	f000 8087 	beq.w	800af92 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800ae84:	4b96      	ldr	r3, [pc, #600]	@ (800b0e0 <HAL_RCC_OscConfig+0x280>)
 800ae86:	689b      	ldr	r3, [r3, #8]
 800ae88:	f003 030c 	and.w	r3, r3, #12
 800ae8c:	2b04      	cmp	r3, #4
 800ae8e:	d00c      	beq.n	800aeaa <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800ae90:	4b93      	ldr	r3, [pc, #588]	@ (800b0e0 <HAL_RCC_OscConfig+0x280>)
 800ae92:	689b      	ldr	r3, [r3, #8]
 800ae94:	f003 030c 	and.w	r3, r3, #12
 800ae98:	2b08      	cmp	r3, #8
 800ae9a:	d112      	bne.n	800aec2 <HAL_RCC_OscConfig+0x62>
 800ae9c:	4b90      	ldr	r3, [pc, #576]	@ (800b0e0 <HAL_RCC_OscConfig+0x280>)
 800ae9e:	685b      	ldr	r3, [r3, #4]
 800aea0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800aea4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800aea8:	d10b      	bne.n	800aec2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800aeaa:	4b8d      	ldr	r3, [pc, #564]	@ (800b0e0 <HAL_RCC_OscConfig+0x280>)
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d06c      	beq.n	800af90 <HAL_RCC_OscConfig+0x130>
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	685b      	ldr	r3, [r3, #4]
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d168      	bne.n	800af90 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800aebe:	2301      	movs	r3, #1
 800aec0:	e26b      	b.n	800b39a <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	685b      	ldr	r3, [r3, #4]
 800aec6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aeca:	d106      	bne.n	800aeda <HAL_RCC_OscConfig+0x7a>
 800aecc:	4b84      	ldr	r3, [pc, #528]	@ (800b0e0 <HAL_RCC_OscConfig+0x280>)
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	4a83      	ldr	r2, [pc, #524]	@ (800b0e0 <HAL_RCC_OscConfig+0x280>)
 800aed2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800aed6:	6013      	str	r3, [r2, #0]
 800aed8:	e02e      	b.n	800af38 <HAL_RCC_OscConfig+0xd8>
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	685b      	ldr	r3, [r3, #4]
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d10c      	bne.n	800aefc <HAL_RCC_OscConfig+0x9c>
 800aee2:	4b7f      	ldr	r3, [pc, #508]	@ (800b0e0 <HAL_RCC_OscConfig+0x280>)
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	4a7e      	ldr	r2, [pc, #504]	@ (800b0e0 <HAL_RCC_OscConfig+0x280>)
 800aee8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800aeec:	6013      	str	r3, [r2, #0]
 800aeee:	4b7c      	ldr	r3, [pc, #496]	@ (800b0e0 <HAL_RCC_OscConfig+0x280>)
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	4a7b      	ldr	r2, [pc, #492]	@ (800b0e0 <HAL_RCC_OscConfig+0x280>)
 800aef4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800aef8:	6013      	str	r3, [r2, #0]
 800aefa:	e01d      	b.n	800af38 <HAL_RCC_OscConfig+0xd8>
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	685b      	ldr	r3, [r3, #4]
 800af00:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800af04:	d10c      	bne.n	800af20 <HAL_RCC_OscConfig+0xc0>
 800af06:	4b76      	ldr	r3, [pc, #472]	@ (800b0e0 <HAL_RCC_OscConfig+0x280>)
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	4a75      	ldr	r2, [pc, #468]	@ (800b0e0 <HAL_RCC_OscConfig+0x280>)
 800af0c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800af10:	6013      	str	r3, [r2, #0]
 800af12:	4b73      	ldr	r3, [pc, #460]	@ (800b0e0 <HAL_RCC_OscConfig+0x280>)
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	4a72      	ldr	r2, [pc, #456]	@ (800b0e0 <HAL_RCC_OscConfig+0x280>)
 800af18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800af1c:	6013      	str	r3, [r2, #0]
 800af1e:	e00b      	b.n	800af38 <HAL_RCC_OscConfig+0xd8>
 800af20:	4b6f      	ldr	r3, [pc, #444]	@ (800b0e0 <HAL_RCC_OscConfig+0x280>)
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	4a6e      	ldr	r2, [pc, #440]	@ (800b0e0 <HAL_RCC_OscConfig+0x280>)
 800af26:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800af2a:	6013      	str	r3, [r2, #0]
 800af2c:	4b6c      	ldr	r3, [pc, #432]	@ (800b0e0 <HAL_RCC_OscConfig+0x280>)
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	4a6b      	ldr	r2, [pc, #428]	@ (800b0e0 <HAL_RCC_OscConfig+0x280>)
 800af32:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800af36:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	685b      	ldr	r3, [r3, #4]
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d013      	beq.n	800af68 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af40:	f7fa fa54 	bl	80053ec <HAL_GetTick>
 800af44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800af46:	e008      	b.n	800af5a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800af48:	f7fa fa50 	bl	80053ec <HAL_GetTick>
 800af4c:	4602      	mov	r2, r0
 800af4e:	693b      	ldr	r3, [r7, #16]
 800af50:	1ad3      	subs	r3, r2, r3
 800af52:	2b64      	cmp	r3, #100	@ 0x64
 800af54:	d901      	bls.n	800af5a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800af56:	2303      	movs	r3, #3
 800af58:	e21f      	b.n	800b39a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800af5a:	4b61      	ldr	r3, [pc, #388]	@ (800b0e0 <HAL_RCC_OscConfig+0x280>)
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800af62:	2b00      	cmp	r3, #0
 800af64:	d0f0      	beq.n	800af48 <HAL_RCC_OscConfig+0xe8>
 800af66:	e014      	b.n	800af92 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af68:	f7fa fa40 	bl	80053ec <HAL_GetTick>
 800af6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800af6e:	e008      	b.n	800af82 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800af70:	f7fa fa3c 	bl	80053ec <HAL_GetTick>
 800af74:	4602      	mov	r2, r0
 800af76:	693b      	ldr	r3, [r7, #16]
 800af78:	1ad3      	subs	r3, r2, r3
 800af7a:	2b64      	cmp	r3, #100	@ 0x64
 800af7c:	d901      	bls.n	800af82 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800af7e:	2303      	movs	r3, #3
 800af80:	e20b      	b.n	800b39a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800af82:	4b57      	ldr	r3, [pc, #348]	@ (800b0e0 <HAL_RCC_OscConfig+0x280>)
 800af84:	681b      	ldr	r3, [r3, #0]
 800af86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d1f0      	bne.n	800af70 <HAL_RCC_OscConfig+0x110>
 800af8e:	e000      	b.n	800af92 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800af90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	f003 0302 	and.w	r3, r3, #2
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d069      	beq.n	800b072 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800af9e:	4b50      	ldr	r3, [pc, #320]	@ (800b0e0 <HAL_RCC_OscConfig+0x280>)
 800afa0:	689b      	ldr	r3, [r3, #8]
 800afa2:	f003 030c 	and.w	r3, r3, #12
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d00b      	beq.n	800afc2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800afaa:	4b4d      	ldr	r3, [pc, #308]	@ (800b0e0 <HAL_RCC_OscConfig+0x280>)
 800afac:	689b      	ldr	r3, [r3, #8]
 800afae:	f003 030c 	and.w	r3, r3, #12
 800afb2:	2b08      	cmp	r3, #8
 800afb4:	d11c      	bne.n	800aff0 <HAL_RCC_OscConfig+0x190>
 800afb6:	4b4a      	ldr	r3, [pc, #296]	@ (800b0e0 <HAL_RCC_OscConfig+0x280>)
 800afb8:	685b      	ldr	r3, [r3, #4]
 800afba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d116      	bne.n	800aff0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800afc2:	4b47      	ldr	r3, [pc, #284]	@ (800b0e0 <HAL_RCC_OscConfig+0x280>)
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	f003 0302 	and.w	r3, r3, #2
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d005      	beq.n	800afda <HAL_RCC_OscConfig+0x17a>
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	68db      	ldr	r3, [r3, #12]
 800afd2:	2b01      	cmp	r3, #1
 800afd4:	d001      	beq.n	800afda <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800afd6:	2301      	movs	r3, #1
 800afd8:	e1df      	b.n	800b39a <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800afda:	4b41      	ldr	r3, [pc, #260]	@ (800b0e0 <HAL_RCC_OscConfig+0x280>)
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	691b      	ldr	r3, [r3, #16]
 800afe6:	00db      	lsls	r3, r3, #3
 800afe8:	493d      	ldr	r1, [pc, #244]	@ (800b0e0 <HAL_RCC_OscConfig+0x280>)
 800afea:	4313      	orrs	r3, r2
 800afec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800afee:	e040      	b.n	800b072 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	68db      	ldr	r3, [r3, #12]
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d023      	beq.n	800b040 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800aff8:	4b39      	ldr	r3, [pc, #228]	@ (800b0e0 <HAL_RCC_OscConfig+0x280>)
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	4a38      	ldr	r2, [pc, #224]	@ (800b0e0 <HAL_RCC_OscConfig+0x280>)
 800affe:	f043 0301 	orr.w	r3, r3, #1
 800b002:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b004:	f7fa f9f2 	bl	80053ec <HAL_GetTick>
 800b008:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b00a:	e008      	b.n	800b01e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b00c:	f7fa f9ee 	bl	80053ec <HAL_GetTick>
 800b010:	4602      	mov	r2, r0
 800b012:	693b      	ldr	r3, [r7, #16]
 800b014:	1ad3      	subs	r3, r2, r3
 800b016:	2b02      	cmp	r3, #2
 800b018:	d901      	bls.n	800b01e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800b01a:	2303      	movs	r3, #3
 800b01c:	e1bd      	b.n	800b39a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b01e:	4b30      	ldr	r3, [pc, #192]	@ (800b0e0 <HAL_RCC_OscConfig+0x280>)
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	f003 0302 	and.w	r3, r3, #2
 800b026:	2b00      	cmp	r3, #0
 800b028:	d0f0      	beq.n	800b00c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b02a:	4b2d      	ldr	r3, [pc, #180]	@ (800b0e0 <HAL_RCC_OscConfig+0x280>)
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	691b      	ldr	r3, [r3, #16]
 800b036:	00db      	lsls	r3, r3, #3
 800b038:	4929      	ldr	r1, [pc, #164]	@ (800b0e0 <HAL_RCC_OscConfig+0x280>)
 800b03a:	4313      	orrs	r3, r2
 800b03c:	600b      	str	r3, [r1, #0]
 800b03e:	e018      	b.n	800b072 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b040:	4b27      	ldr	r3, [pc, #156]	@ (800b0e0 <HAL_RCC_OscConfig+0x280>)
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	4a26      	ldr	r2, [pc, #152]	@ (800b0e0 <HAL_RCC_OscConfig+0x280>)
 800b046:	f023 0301 	bic.w	r3, r3, #1
 800b04a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b04c:	f7fa f9ce 	bl	80053ec <HAL_GetTick>
 800b050:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b052:	e008      	b.n	800b066 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b054:	f7fa f9ca 	bl	80053ec <HAL_GetTick>
 800b058:	4602      	mov	r2, r0
 800b05a:	693b      	ldr	r3, [r7, #16]
 800b05c:	1ad3      	subs	r3, r2, r3
 800b05e:	2b02      	cmp	r3, #2
 800b060:	d901      	bls.n	800b066 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800b062:	2303      	movs	r3, #3
 800b064:	e199      	b.n	800b39a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b066:	4b1e      	ldr	r3, [pc, #120]	@ (800b0e0 <HAL_RCC_OscConfig+0x280>)
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	f003 0302 	and.w	r3, r3, #2
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d1f0      	bne.n	800b054 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	f003 0308 	and.w	r3, r3, #8
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d038      	beq.n	800b0f0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	695b      	ldr	r3, [r3, #20]
 800b082:	2b00      	cmp	r3, #0
 800b084:	d019      	beq.n	800b0ba <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b086:	4b16      	ldr	r3, [pc, #88]	@ (800b0e0 <HAL_RCC_OscConfig+0x280>)
 800b088:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b08a:	4a15      	ldr	r2, [pc, #84]	@ (800b0e0 <HAL_RCC_OscConfig+0x280>)
 800b08c:	f043 0301 	orr.w	r3, r3, #1
 800b090:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b092:	f7fa f9ab 	bl	80053ec <HAL_GetTick>
 800b096:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b098:	e008      	b.n	800b0ac <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b09a:	f7fa f9a7 	bl	80053ec <HAL_GetTick>
 800b09e:	4602      	mov	r2, r0
 800b0a0:	693b      	ldr	r3, [r7, #16]
 800b0a2:	1ad3      	subs	r3, r2, r3
 800b0a4:	2b02      	cmp	r3, #2
 800b0a6:	d901      	bls.n	800b0ac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800b0a8:	2303      	movs	r3, #3
 800b0aa:	e176      	b.n	800b39a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b0ac:	4b0c      	ldr	r3, [pc, #48]	@ (800b0e0 <HAL_RCC_OscConfig+0x280>)
 800b0ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b0b0:	f003 0302 	and.w	r3, r3, #2
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d0f0      	beq.n	800b09a <HAL_RCC_OscConfig+0x23a>
 800b0b8:	e01a      	b.n	800b0f0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b0ba:	4b09      	ldr	r3, [pc, #36]	@ (800b0e0 <HAL_RCC_OscConfig+0x280>)
 800b0bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b0be:	4a08      	ldr	r2, [pc, #32]	@ (800b0e0 <HAL_RCC_OscConfig+0x280>)
 800b0c0:	f023 0301 	bic.w	r3, r3, #1
 800b0c4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b0c6:	f7fa f991 	bl	80053ec <HAL_GetTick>
 800b0ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b0cc:	e00a      	b.n	800b0e4 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b0ce:	f7fa f98d 	bl	80053ec <HAL_GetTick>
 800b0d2:	4602      	mov	r2, r0
 800b0d4:	693b      	ldr	r3, [r7, #16]
 800b0d6:	1ad3      	subs	r3, r2, r3
 800b0d8:	2b02      	cmp	r3, #2
 800b0da:	d903      	bls.n	800b0e4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800b0dc:	2303      	movs	r3, #3
 800b0de:	e15c      	b.n	800b39a <HAL_RCC_OscConfig+0x53a>
 800b0e0:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b0e4:	4b91      	ldr	r3, [pc, #580]	@ (800b32c <HAL_RCC_OscConfig+0x4cc>)
 800b0e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b0e8:	f003 0302 	and.w	r3, r3, #2
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d1ee      	bne.n	800b0ce <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	f003 0304 	and.w	r3, r3, #4
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	f000 80a4 	beq.w	800b246 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b0fe:	4b8b      	ldr	r3, [pc, #556]	@ (800b32c <HAL_RCC_OscConfig+0x4cc>)
 800b100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b102:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b106:	2b00      	cmp	r3, #0
 800b108:	d10d      	bne.n	800b126 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800b10a:	4b88      	ldr	r3, [pc, #544]	@ (800b32c <HAL_RCC_OscConfig+0x4cc>)
 800b10c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b10e:	4a87      	ldr	r2, [pc, #540]	@ (800b32c <HAL_RCC_OscConfig+0x4cc>)
 800b110:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b114:	6413      	str	r3, [r2, #64]	@ 0x40
 800b116:	4b85      	ldr	r3, [pc, #532]	@ (800b32c <HAL_RCC_OscConfig+0x4cc>)
 800b118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b11a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b11e:	60bb      	str	r3, [r7, #8]
 800b120:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b122:	2301      	movs	r3, #1
 800b124:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b126:	4b82      	ldr	r3, [pc, #520]	@ (800b330 <HAL_RCC_OscConfig+0x4d0>)
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d118      	bne.n	800b164 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800b132:	4b7f      	ldr	r3, [pc, #508]	@ (800b330 <HAL_RCC_OscConfig+0x4d0>)
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	4a7e      	ldr	r2, [pc, #504]	@ (800b330 <HAL_RCC_OscConfig+0x4d0>)
 800b138:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b13c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b13e:	f7fa f955 	bl	80053ec <HAL_GetTick>
 800b142:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b144:	e008      	b.n	800b158 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b146:	f7fa f951 	bl	80053ec <HAL_GetTick>
 800b14a:	4602      	mov	r2, r0
 800b14c:	693b      	ldr	r3, [r7, #16]
 800b14e:	1ad3      	subs	r3, r2, r3
 800b150:	2b64      	cmp	r3, #100	@ 0x64
 800b152:	d901      	bls.n	800b158 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800b154:	2303      	movs	r3, #3
 800b156:	e120      	b.n	800b39a <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b158:	4b75      	ldr	r3, [pc, #468]	@ (800b330 <HAL_RCC_OscConfig+0x4d0>)
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b160:	2b00      	cmp	r3, #0
 800b162:	d0f0      	beq.n	800b146 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	689b      	ldr	r3, [r3, #8]
 800b168:	2b01      	cmp	r3, #1
 800b16a:	d106      	bne.n	800b17a <HAL_RCC_OscConfig+0x31a>
 800b16c:	4b6f      	ldr	r3, [pc, #444]	@ (800b32c <HAL_RCC_OscConfig+0x4cc>)
 800b16e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b170:	4a6e      	ldr	r2, [pc, #440]	@ (800b32c <HAL_RCC_OscConfig+0x4cc>)
 800b172:	f043 0301 	orr.w	r3, r3, #1
 800b176:	6713      	str	r3, [r2, #112]	@ 0x70
 800b178:	e02d      	b.n	800b1d6 <HAL_RCC_OscConfig+0x376>
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	689b      	ldr	r3, [r3, #8]
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d10c      	bne.n	800b19c <HAL_RCC_OscConfig+0x33c>
 800b182:	4b6a      	ldr	r3, [pc, #424]	@ (800b32c <HAL_RCC_OscConfig+0x4cc>)
 800b184:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b186:	4a69      	ldr	r2, [pc, #420]	@ (800b32c <HAL_RCC_OscConfig+0x4cc>)
 800b188:	f023 0301 	bic.w	r3, r3, #1
 800b18c:	6713      	str	r3, [r2, #112]	@ 0x70
 800b18e:	4b67      	ldr	r3, [pc, #412]	@ (800b32c <HAL_RCC_OscConfig+0x4cc>)
 800b190:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b192:	4a66      	ldr	r2, [pc, #408]	@ (800b32c <HAL_RCC_OscConfig+0x4cc>)
 800b194:	f023 0304 	bic.w	r3, r3, #4
 800b198:	6713      	str	r3, [r2, #112]	@ 0x70
 800b19a:	e01c      	b.n	800b1d6 <HAL_RCC_OscConfig+0x376>
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	689b      	ldr	r3, [r3, #8]
 800b1a0:	2b05      	cmp	r3, #5
 800b1a2:	d10c      	bne.n	800b1be <HAL_RCC_OscConfig+0x35e>
 800b1a4:	4b61      	ldr	r3, [pc, #388]	@ (800b32c <HAL_RCC_OscConfig+0x4cc>)
 800b1a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b1a8:	4a60      	ldr	r2, [pc, #384]	@ (800b32c <HAL_RCC_OscConfig+0x4cc>)
 800b1aa:	f043 0304 	orr.w	r3, r3, #4
 800b1ae:	6713      	str	r3, [r2, #112]	@ 0x70
 800b1b0:	4b5e      	ldr	r3, [pc, #376]	@ (800b32c <HAL_RCC_OscConfig+0x4cc>)
 800b1b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b1b4:	4a5d      	ldr	r2, [pc, #372]	@ (800b32c <HAL_RCC_OscConfig+0x4cc>)
 800b1b6:	f043 0301 	orr.w	r3, r3, #1
 800b1ba:	6713      	str	r3, [r2, #112]	@ 0x70
 800b1bc:	e00b      	b.n	800b1d6 <HAL_RCC_OscConfig+0x376>
 800b1be:	4b5b      	ldr	r3, [pc, #364]	@ (800b32c <HAL_RCC_OscConfig+0x4cc>)
 800b1c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b1c2:	4a5a      	ldr	r2, [pc, #360]	@ (800b32c <HAL_RCC_OscConfig+0x4cc>)
 800b1c4:	f023 0301 	bic.w	r3, r3, #1
 800b1c8:	6713      	str	r3, [r2, #112]	@ 0x70
 800b1ca:	4b58      	ldr	r3, [pc, #352]	@ (800b32c <HAL_RCC_OscConfig+0x4cc>)
 800b1cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b1ce:	4a57      	ldr	r2, [pc, #348]	@ (800b32c <HAL_RCC_OscConfig+0x4cc>)
 800b1d0:	f023 0304 	bic.w	r3, r3, #4
 800b1d4:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	689b      	ldr	r3, [r3, #8]
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	d015      	beq.n	800b20a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b1de:	f7fa f905 	bl	80053ec <HAL_GetTick>
 800b1e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b1e4:	e00a      	b.n	800b1fc <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b1e6:	f7fa f901 	bl	80053ec <HAL_GetTick>
 800b1ea:	4602      	mov	r2, r0
 800b1ec:	693b      	ldr	r3, [r7, #16]
 800b1ee:	1ad3      	subs	r3, r2, r3
 800b1f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b1f4:	4293      	cmp	r3, r2
 800b1f6:	d901      	bls.n	800b1fc <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800b1f8:	2303      	movs	r3, #3
 800b1fa:	e0ce      	b.n	800b39a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b1fc:	4b4b      	ldr	r3, [pc, #300]	@ (800b32c <HAL_RCC_OscConfig+0x4cc>)
 800b1fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b200:	f003 0302 	and.w	r3, r3, #2
 800b204:	2b00      	cmp	r3, #0
 800b206:	d0ee      	beq.n	800b1e6 <HAL_RCC_OscConfig+0x386>
 800b208:	e014      	b.n	800b234 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b20a:	f7fa f8ef 	bl	80053ec <HAL_GetTick>
 800b20e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b210:	e00a      	b.n	800b228 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b212:	f7fa f8eb 	bl	80053ec <HAL_GetTick>
 800b216:	4602      	mov	r2, r0
 800b218:	693b      	ldr	r3, [r7, #16]
 800b21a:	1ad3      	subs	r3, r2, r3
 800b21c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b220:	4293      	cmp	r3, r2
 800b222:	d901      	bls.n	800b228 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800b224:	2303      	movs	r3, #3
 800b226:	e0b8      	b.n	800b39a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b228:	4b40      	ldr	r3, [pc, #256]	@ (800b32c <HAL_RCC_OscConfig+0x4cc>)
 800b22a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b22c:	f003 0302 	and.w	r3, r3, #2
 800b230:	2b00      	cmp	r3, #0
 800b232:	d1ee      	bne.n	800b212 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800b234:	7dfb      	ldrb	r3, [r7, #23]
 800b236:	2b01      	cmp	r3, #1
 800b238:	d105      	bne.n	800b246 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b23a:	4b3c      	ldr	r3, [pc, #240]	@ (800b32c <HAL_RCC_OscConfig+0x4cc>)
 800b23c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b23e:	4a3b      	ldr	r2, [pc, #236]	@ (800b32c <HAL_RCC_OscConfig+0x4cc>)
 800b240:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b244:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	699b      	ldr	r3, [r3, #24]
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	f000 80a4 	beq.w	800b398 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800b250:	4b36      	ldr	r3, [pc, #216]	@ (800b32c <HAL_RCC_OscConfig+0x4cc>)
 800b252:	689b      	ldr	r3, [r3, #8]
 800b254:	f003 030c 	and.w	r3, r3, #12
 800b258:	2b08      	cmp	r3, #8
 800b25a:	d06b      	beq.n	800b334 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	699b      	ldr	r3, [r3, #24]
 800b260:	2b02      	cmp	r3, #2
 800b262:	d149      	bne.n	800b2f8 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b264:	4b31      	ldr	r3, [pc, #196]	@ (800b32c <HAL_RCC_OscConfig+0x4cc>)
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	4a30      	ldr	r2, [pc, #192]	@ (800b32c <HAL_RCC_OscConfig+0x4cc>)
 800b26a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b26e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b270:	f7fa f8bc 	bl	80053ec <HAL_GetTick>
 800b274:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b276:	e008      	b.n	800b28a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b278:	f7fa f8b8 	bl	80053ec <HAL_GetTick>
 800b27c:	4602      	mov	r2, r0
 800b27e:	693b      	ldr	r3, [r7, #16]
 800b280:	1ad3      	subs	r3, r2, r3
 800b282:	2b02      	cmp	r3, #2
 800b284:	d901      	bls.n	800b28a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800b286:	2303      	movs	r3, #3
 800b288:	e087      	b.n	800b39a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b28a:	4b28      	ldr	r3, [pc, #160]	@ (800b32c <HAL_RCC_OscConfig+0x4cc>)
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b292:	2b00      	cmp	r3, #0
 800b294:	d1f0      	bne.n	800b278 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	69da      	ldr	r2, [r3, #28]
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	6a1b      	ldr	r3, [r3, #32]
 800b29e:	431a      	orrs	r2, r3
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b2a4:	019b      	lsls	r3, r3, #6
 800b2a6:	431a      	orrs	r2, r3
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2ac:	085b      	lsrs	r3, r3, #1
 800b2ae:	3b01      	subs	r3, #1
 800b2b0:	041b      	lsls	r3, r3, #16
 800b2b2:	431a      	orrs	r2, r3
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2b8:	061b      	lsls	r3, r3, #24
 800b2ba:	4313      	orrs	r3, r2
 800b2bc:	4a1b      	ldr	r2, [pc, #108]	@ (800b32c <HAL_RCC_OscConfig+0x4cc>)
 800b2be:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b2c2:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b2c4:	4b19      	ldr	r3, [pc, #100]	@ (800b32c <HAL_RCC_OscConfig+0x4cc>)
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	4a18      	ldr	r2, [pc, #96]	@ (800b32c <HAL_RCC_OscConfig+0x4cc>)
 800b2ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b2ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b2d0:	f7fa f88c 	bl	80053ec <HAL_GetTick>
 800b2d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b2d6:	e008      	b.n	800b2ea <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b2d8:	f7fa f888 	bl	80053ec <HAL_GetTick>
 800b2dc:	4602      	mov	r2, r0
 800b2de:	693b      	ldr	r3, [r7, #16]
 800b2e0:	1ad3      	subs	r3, r2, r3
 800b2e2:	2b02      	cmp	r3, #2
 800b2e4:	d901      	bls.n	800b2ea <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800b2e6:	2303      	movs	r3, #3
 800b2e8:	e057      	b.n	800b39a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b2ea:	4b10      	ldr	r3, [pc, #64]	@ (800b32c <HAL_RCC_OscConfig+0x4cc>)
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d0f0      	beq.n	800b2d8 <HAL_RCC_OscConfig+0x478>
 800b2f6:	e04f      	b.n	800b398 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b2f8:	4b0c      	ldr	r3, [pc, #48]	@ (800b32c <HAL_RCC_OscConfig+0x4cc>)
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	4a0b      	ldr	r2, [pc, #44]	@ (800b32c <HAL_RCC_OscConfig+0x4cc>)
 800b2fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b302:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b304:	f7fa f872 	bl	80053ec <HAL_GetTick>
 800b308:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b30a:	e008      	b.n	800b31e <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b30c:	f7fa f86e 	bl	80053ec <HAL_GetTick>
 800b310:	4602      	mov	r2, r0
 800b312:	693b      	ldr	r3, [r7, #16]
 800b314:	1ad3      	subs	r3, r2, r3
 800b316:	2b02      	cmp	r3, #2
 800b318:	d901      	bls.n	800b31e <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800b31a:	2303      	movs	r3, #3
 800b31c:	e03d      	b.n	800b39a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b31e:	4b03      	ldr	r3, [pc, #12]	@ (800b32c <HAL_RCC_OscConfig+0x4cc>)
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b326:	2b00      	cmp	r3, #0
 800b328:	d1f0      	bne.n	800b30c <HAL_RCC_OscConfig+0x4ac>
 800b32a:	e035      	b.n	800b398 <HAL_RCC_OscConfig+0x538>
 800b32c:	40023800 	.word	0x40023800
 800b330:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800b334:	4b1b      	ldr	r3, [pc, #108]	@ (800b3a4 <HAL_RCC_OscConfig+0x544>)
 800b336:	685b      	ldr	r3, [r3, #4]
 800b338:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	699b      	ldr	r3, [r3, #24]
 800b33e:	2b01      	cmp	r3, #1
 800b340:	d028      	beq.n	800b394 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b34c:	429a      	cmp	r2, r3
 800b34e:	d121      	bne.n	800b394 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b35a:	429a      	cmp	r2, r3
 800b35c:	d11a      	bne.n	800b394 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b35e:	68fa      	ldr	r2, [r7, #12]
 800b360:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800b364:	4013      	ands	r3, r2
 800b366:	687a      	ldr	r2, [r7, #4]
 800b368:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800b36a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800b36c:	4293      	cmp	r3, r2
 800b36e:	d111      	bne.n	800b394 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b37a:	085b      	lsrs	r3, r3, #1
 800b37c:	3b01      	subs	r3, #1
 800b37e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b380:	429a      	cmp	r2, r3
 800b382:	d107      	bne.n	800b394 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b38e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800b390:	429a      	cmp	r2, r3
 800b392:	d001      	beq.n	800b398 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800b394:	2301      	movs	r3, #1
 800b396:	e000      	b.n	800b39a <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800b398:	2300      	movs	r3, #0
}
 800b39a:	4618      	mov	r0, r3
 800b39c:	3718      	adds	r7, #24
 800b39e:	46bd      	mov	sp, r7
 800b3a0:	bd80      	pop	{r7, pc}
 800b3a2:	bf00      	nop
 800b3a4:	40023800 	.word	0x40023800

0800b3a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b3a8:	b580      	push	{r7, lr}
 800b3aa:	b084      	sub	sp, #16
 800b3ac:	af00      	add	r7, sp, #0
 800b3ae:	6078      	str	r0, [r7, #4]
 800b3b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800b3b2:	2300      	movs	r3, #0
 800b3b4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	d101      	bne.n	800b3c0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800b3bc:	2301      	movs	r3, #1
 800b3be:	e0d0      	b.n	800b562 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b3c0:	4b6a      	ldr	r3, [pc, #424]	@ (800b56c <HAL_RCC_ClockConfig+0x1c4>)
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	f003 030f 	and.w	r3, r3, #15
 800b3c8:	683a      	ldr	r2, [r7, #0]
 800b3ca:	429a      	cmp	r2, r3
 800b3cc:	d910      	bls.n	800b3f0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b3ce:	4b67      	ldr	r3, [pc, #412]	@ (800b56c <HAL_RCC_ClockConfig+0x1c4>)
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	f023 020f 	bic.w	r2, r3, #15
 800b3d6:	4965      	ldr	r1, [pc, #404]	@ (800b56c <HAL_RCC_ClockConfig+0x1c4>)
 800b3d8:	683b      	ldr	r3, [r7, #0]
 800b3da:	4313      	orrs	r3, r2
 800b3dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b3de:	4b63      	ldr	r3, [pc, #396]	@ (800b56c <HAL_RCC_ClockConfig+0x1c4>)
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	f003 030f 	and.w	r3, r3, #15
 800b3e6:	683a      	ldr	r2, [r7, #0]
 800b3e8:	429a      	cmp	r2, r3
 800b3ea:	d001      	beq.n	800b3f0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800b3ec:	2301      	movs	r3, #1
 800b3ee:	e0b8      	b.n	800b562 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	f003 0302 	and.w	r3, r3, #2
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d020      	beq.n	800b43e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	f003 0304 	and.w	r3, r3, #4
 800b404:	2b00      	cmp	r3, #0
 800b406:	d005      	beq.n	800b414 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b408:	4b59      	ldr	r3, [pc, #356]	@ (800b570 <HAL_RCC_ClockConfig+0x1c8>)
 800b40a:	689b      	ldr	r3, [r3, #8]
 800b40c:	4a58      	ldr	r2, [pc, #352]	@ (800b570 <HAL_RCC_ClockConfig+0x1c8>)
 800b40e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800b412:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	f003 0308 	and.w	r3, r3, #8
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d005      	beq.n	800b42c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800b420:	4b53      	ldr	r3, [pc, #332]	@ (800b570 <HAL_RCC_ClockConfig+0x1c8>)
 800b422:	689b      	ldr	r3, [r3, #8]
 800b424:	4a52      	ldr	r2, [pc, #328]	@ (800b570 <HAL_RCC_ClockConfig+0x1c8>)
 800b426:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800b42a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b42c:	4b50      	ldr	r3, [pc, #320]	@ (800b570 <HAL_RCC_ClockConfig+0x1c8>)
 800b42e:	689b      	ldr	r3, [r3, #8]
 800b430:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	689b      	ldr	r3, [r3, #8]
 800b438:	494d      	ldr	r1, [pc, #308]	@ (800b570 <HAL_RCC_ClockConfig+0x1c8>)
 800b43a:	4313      	orrs	r3, r2
 800b43c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	f003 0301 	and.w	r3, r3, #1
 800b446:	2b00      	cmp	r3, #0
 800b448:	d040      	beq.n	800b4cc <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	685b      	ldr	r3, [r3, #4]
 800b44e:	2b01      	cmp	r3, #1
 800b450:	d107      	bne.n	800b462 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b452:	4b47      	ldr	r3, [pc, #284]	@ (800b570 <HAL_RCC_ClockConfig+0x1c8>)
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d115      	bne.n	800b48a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800b45e:	2301      	movs	r3, #1
 800b460:	e07f      	b.n	800b562 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	685b      	ldr	r3, [r3, #4]
 800b466:	2b02      	cmp	r3, #2
 800b468:	d107      	bne.n	800b47a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b46a:	4b41      	ldr	r3, [pc, #260]	@ (800b570 <HAL_RCC_ClockConfig+0x1c8>)
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b472:	2b00      	cmp	r3, #0
 800b474:	d109      	bne.n	800b48a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800b476:	2301      	movs	r3, #1
 800b478:	e073      	b.n	800b562 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b47a:	4b3d      	ldr	r3, [pc, #244]	@ (800b570 <HAL_RCC_ClockConfig+0x1c8>)
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	f003 0302 	and.w	r3, r3, #2
 800b482:	2b00      	cmp	r3, #0
 800b484:	d101      	bne.n	800b48a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800b486:	2301      	movs	r3, #1
 800b488:	e06b      	b.n	800b562 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800b48a:	4b39      	ldr	r3, [pc, #228]	@ (800b570 <HAL_RCC_ClockConfig+0x1c8>)
 800b48c:	689b      	ldr	r3, [r3, #8]
 800b48e:	f023 0203 	bic.w	r2, r3, #3
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	685b      	ldr	r3, [r3, #4]
 800b496:	4936      	ldr	r1, [pc, #216]	@ (800b570 <HAL_RCC_ClockConfig+0x1c8>)
 800b498:	4313      	orrs	r3, r2
 800b49a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b49c:	f7f9 ffa6 	bl	80053ec <HAL_GetTick>
 800b4a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b4a2:	e00a      	b.n	800b4ba <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b4a4:	f7f9 ffa2 	bl	80053ec <HAL_GetTick>
 800b4a8:	4602      	mov	r2, r0
 800b4aa:	68fb      	ldr	r3, [r7, #12]
 800b4ac:	1ad3      	subs	r3, r2, r3
 800b4ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b4b2:	4293      	cmp	r3, r2
 800b4b4:	d901      	bls.n	800b4ba <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800b4b6:	2303      	movs	r3, #3
 800b4b8:	e053      	b.n	800b562 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b4ba:	4b2d      	ldr	r3, [pc, #180]	@ (800b570 <HAL_RCC_ClockConfig+0x1c8>)
 800b4bc:	689b      	ldr	r3, [r3, #8]
 800b4be:	f003 020c 	and.w	r2, r3, #12
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	685b      	ldr	r3, [r3, #4]
 800b4c6:	009b      	lsls	r3, r3, #2
 800b4c8:	429a      	cmp	r2, r3
 800b4ca:	d1eb      	bne.n	800b4a4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b4cc:	4b27      	ldr	r3, [pc, #156]	@ (800b56c <HAL_RCC_ClockConfig+0x1c4>)
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	f003 030f 	and.w	r3, r3, #15
 800b4d4:	683a      	ldr	r2, [r7, #0]
 800b4d6:	429a      	cmp	r2, r3
 800b4d8:	d210      	bcs.n	800b4fc <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b4da:	4b24      	ldr	r3, [pc, #144]	@ (800b56c <HAL_RCC_ClockConfig+0x1c4>)
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	f023 020f 	bic.w	r2, r3, #15
 800b4e2:	4922      	ldr	r1, [pc, #136]	@ (800b56c <HAL_RCC_ClockConfig+0x1c4>)
 800b4e4:	683b      	ldr	r3, [r7, #0]
 800b4e6:	4313      	orrs	r3, r2
 800b4e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b4ea:	4b20      	ldr	r3, [pc, #128]	@ (800b56c <HAL_RCC_ClockConfig+0x1c4>)
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	f003 030f 	and.w	r3, r3, #15
 800b4f2:	683a      	ldr	r2, [r7, #0]
 800b4f4:	429a      	cmp	r2, r3
 800b4f6:	d001      	beq.n	800b4fc <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800b4f8:	2301      	movs	r3, #1
 800b4fa:	e032      	b.n	800b562 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	f003 0304 	and.w	r3, r3, #4
 800b504:	2b00      	cmp	r3, #0
 800b506:	d008      	beq.n	800b51a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b508:	4b19      	ldr	r3, [pc, #100]	@ (800b570 <HAL_RCC_ClockConfig+0x1c8>)
 800b50a:	689b      	ldr	r3, [r3, #8]
 800b50c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	68db      	ldr	r3, [r3, #12]
 800b514:	4916      	ldr	r1, [pc, #88]	@ (800b570 <HAL_RCC_ClockConfig+0x1c8>)
 800b516:	4313      	orrs	r3, r2
 800b518:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	681b      	ldr	r3, [r3, #0]
 800b51e:	f003 0308 	and.w	r3, r3, #8
 800b522:	2b00      	cmp	r3, #0
 800b524:	d009      	beq.n	800b53a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800b526:	4b12      	ldr	r3, [pc, #72]	@ (800b570 <HAL_RCC_ClockConfig+0x1c8>)
 800b528:	689b      	ldr	r3, [r3, #8]
 800b52a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	691b      	ldr	r3, [r3, #16]
 800b532:	00db      	lsls	r3, r3, #3
 800b534:	490e      	ldr	r1, [pc, #56]	@ (800b570 <HAL_RCC_ClockConfig+0x1c8>)
 800b536:	4313      	orrs	r3, r2
 800b538:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800b53a:	f000 f821 	bl	800b580 <HAL_RCC_GetSysClockFreq>
 800b53e:	4602      	mov	r2, r0
 800b540:	4b0b      	ldr	r3, [pc, #44]	@ (800b570 <HAL_RCC_ClockConfig+0x1c8>)
 800b542:	689b      	ldr	r3, [r3, #8]
 800b544:	091b      	lsrs	r3, r3, #4
 800b546:	f003 030f 	and.w	r3, r3, #15
 800b54a:	490a      	ldr	r1, [pc, #40]	@ (800b574 <HAL_RCC_ClockConfig+0x1cc>)
 800b54c:	5ccb      	ldrb	r3, [r1, r3]
 800b54e:	fa22 f303 	lsr.w	r3, r2, r3
 800b552:	4a09      	ldr	r2, [pc, #36]	@ (800b578 <HAL_RCC_ClockConfig+0x1d0>)
 800b554:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800b556:	4b09      	ldr	r3, [pc, #36]	@ (800b57c <HAL_RCC_ClockConfig+0x1d4>)
 800b558:	681b      	ldr	r3, [r3, #0]
 800b55a:	4618      	mov	r0, r3
 800b55c:	f7f7 fcf8 	bl	8002f50 <HAL_InitTick>

  return HAL_OK;
 800b560:	2300      	movs	r3, #0
}
 800b562:	4618      	mov	r0, r3
 800b564:	3710      	adds	r7, #16
 800b566:	46bd      	mov	sp, r7
 800b568:	bd80      	pop	{r7, pc}
 800b56a:	bf00      	nop
 800b56c:	40023c00 	.word	0x40023c00
 800b570:	40023800 	.word	0x40023800
 800b574:	08017de8 	.word	0x08017de8
 800b578:	20012000 	.word	0x20012000
 800b57c:	20012038 	.word	0x20012038

0800b580 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b580:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b584:	b090      	sub	sp, #64	@ 0x40
 800b586:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800b588:	2300      	movs	r3, #0
 800b58a:	637b      	str	r3, [r7, #52]	@ 0x34
 800b58c:	2300      	movs	r3, #0
 800b58e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b590:	2300      	movs	r3, #0
 800b592:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 800b594:	2300      	movs	r3, #0
 800b596:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b598:	4b59      	ldr	r3, [pc, #356]	@ (800b700 <HAL_RCC_GetSysClockFreq+0x180>)
 800b59a:	689b      	ldr	r3, [r3, #8]
 800b59c:	f003 030c 	and.w	r3, r3, #12
 800b5a0:	2b08      	cmp	r3, #8
 800b5a2:	d00d      	beq.n	800b5c0 <HAL_RCC_GetSysClockFreq+0x40>
 800b5a4:	2b08      	cmp	r3, #8
 800b5a6:	f200 80a1 	bhi.w	800b6ec <HAL_RCC_GetSysClockFreq+0x16c>
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d002      	beq.n	800b5b4 <HAL_RCC_GetSysClockFreq+0x34>
 800b5ae:	2b04      	cmp	r3, #4
 800b5b0:	d003      	beq.n	800b5ba <HAL_RCC_GetSysClockFreq+0x3a>
 800b5b2:	e09b      	b.n	800b6ec <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800b5b4:	4b53      	ldr	r3, [pc, #332]	@ (800b704 <HAL_RCC_GetSysClockFreq+0x184>)
 800b5b6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b5b8:	e09b      	b.n	800b6f2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800b5ba:	4b53      	ldr	r3, [pc, #332]	@ (800b708 <HAL_RCC_GetSysClockFreq+0x188>)
 800b5bc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b5be:	e098      	b.n	800b6f2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800b5c0:	4b4f      	ldr	r3, [pc, #316]	@ (800b700 <HAL_RCC_GetSysClockFreq+0x180>)
 800b5c2:	685b      	ldr	r3, [r3, #4]
 800b5c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b5c8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800b5ca:	4b4d      	ldr	r3, [pc, #308]	@ (800b700 <HAL_RCC_GetSysClockFreq+0x180>)
 800b5cc:	685b      	ldr	r3, [r3, #4]
 800b5ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d028      	beq.n	800b628 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b5d6:	4b4a      	ldr	r3, [pc, #296]	@ (800b700 <HAL_RCC_GetSysClockFreq+0x180>)
 800b5d8:	685b      	ldr	r3, [r3, #4]
 800b5da:	099b      	lsrs	r3, r3, #6
 800b5dc:	2200      	movs	r2, #0
 800b5de:	623b      	str	r3, [r7, #32]
 800b5e0:	627a      	str	r2, [r7, #36]	@ 0x24
 800b5e2:	6a3b      	ldr	r3, [r7, #32]
 800b5e4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800b5e8:	2100      	movs	r1, #0
 800b5ea:	4b47      	ldr	r3, [pc, #284]	@ (800b708 <HAL_RCC_GetSysClockFreq+0x188>)
 800b5ec:	fb03 f201 	mul.w	r2, r3, r1
 800b5f0:	2300      	movs	r3, #0
 800b5f2:	fb00 f303 	mul.w	r3, r0, r3
 800b5f6:	4413      	add	r3, r2
 800b5f8:	4a43      	ldr	r2, [pc, #268]	@ (800b708 <HAL_RCC_GetSysClockFreq+0x188>)
 800b5fa:	fba0 1202 	umull	r1, r2, r0, r2
 800b5fe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b600:	460a      	mov	r2, r1
 800b602:	62ba      	str	r2, [r7, #40]	@ 0x28
 800b604:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b606:	4413      	add	r3, r2
 800b608:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b60a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b60c:	2200      	movs	r2, #0
 800b60e:	61bb      	str	r3, [r7, #24]
 800b610:	61fa      	str	r2, [r7, #28]
 800b612:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b616:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800b61a:	f7f4 fdf9 	bl	8000210 <__aeabi_uldivmod>
 800b61e:	4602      	mov	r2, r0
 800b620:	460b      	mov	r3, r1
 800b622:	4613      	mov	r3, r2
 800b624:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b626:	e053      	b.n	800b6d0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b628:	4b35      	ldr	r3, [pc, #212]	@ (800b700 <HAL_RCC_GetSysClockFreq+0x180>)
 800b62a:	685b      	ldr	r3, [r3, #4]
 800b62c:	099b      	lsrs	r3, r3, #6
 800b62e:	2200      	movs	r2, #0
 800b630:	613b      	str	r3, [r7, #16]
 800b632:	617a      	str	r2, [r7, #20]
 800b634:	693b      	ldr	r3, [r7, #16]
 800b636:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800b63a:	f04f 0b00 	mov.w	fp, #0
 800b63e:	4652      	mov	r2, sl
 800b640:	465b      	mov	r3, fp
 800b642:	f04f 0000 	mov.w	r0, #0
 800b646:	f04f 0100 	mov.w	r1, #0
 800b64a:	0159      	lsls	r1, r3, #5
 800b64c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800b650:	0150      	lsls	r0, r2, #5
 800b652:	4602      	mov	r2, r0
 800b654:	460b      	mov	r3, r1
 800b656:	ebb2 080a 	subs.w	r8, r2, sl
 800b65a:	eb63 090b 	sbc.w	r9, r3, fp
 800b65e:	f04f 0200 	mov.w	r2, #0
 800b662:	f04f 0300 	mov.w	r3, #0
 800b666:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800b66a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800b66e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800b672:	ebb2 0408 	subs.w	r4, r2, r8
 800b676:	eb63 0509 	sbc.w	r5, r3, r9
 800b67a:	f04f 0200 	mov.w	r2, #0
 800b67e:	f04f 0300 	mov.w	r3, #0
 800b682:	00eb      	lsls	r3, r5, #3
 800b684:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b688:	00e2      	lsls	r2, r4, #3
 800b68a:	4614      	mov	r4, r2
 800b68c:	461d      	mov	r5, r3
 800b68e:	eb14 030a 	adds.w	r3, r4, sl
 800b692:	603b      	str	r3, [r7, #0]
 800b694:	eb45 030b 	adc.w	r3, r5, fp
 800b698:	607b      	str	r3, [r7, #4]
 800b69a:	f04f 0200 	mov.w	r2, #0
 800b69e:	f04f 0300 	mov.w	r3, #0
 800b6a2:	e9d7 4500 	ldrd	r4, r5, [r7]
 800b6a6:	4629      	mov	r1, r5
 800b6a8:	028b      	lsls	r3, r1, #10
 800b6aa:	4621      	mov	r1, r4
 800b6ac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800b6b0:	4621      	mov	r1, r4
 800b6b2:	028a      	lsls	r2, r1, #10
 800b6b4:	4610      	mov	r0, r2
 800b6b6:	4619      	mov	r1, r3
 800b6b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b6ba:	2200      	movs	r2, #0
 800b6bc:	60bb      	str	r3, [r7, #8]
 800b6be:	60fa      	str	r2, [r7, #12]
 800b6c0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b6c4:	f7f4 fda4 	bl	8000210 <__aeabi_uldivmod>
 800b6c8:	4602      	mov	r2, r0
 800b6ca:	460b      	mov	r3, r1
 800b6cc:	4613      	mov	r3, r2
 800b6ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800b6d0:	4b0b      	ldr	r3, [pc, #44]	@ (800b700 <HAL_RCC_GetSysClockFreq+0x180>)
 800b6d2:	685b      	ldr	r3, [r3, #4]
 800b6d4:	0c1b      	lsrs	r3, r3, #16
 800b6d6:	f003 0303 	and.w	r3, r3, #3
 800b6da:	3301      	adds	r3, #1
 800b6dc:	005b      	lsls	r3, r3, #1
 800b6de:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800b6e0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b6e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6e4:	fbb2 f3f3 	udiv	r3, r2, r3
 800b6e8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b6ea:	e002      	b.n	800b6f2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800b6ec:	4b05      	ldr	r3, [pc, #20]	@ (800b704 <HAL_RCC_GetSysClockFreq+0x184>)
 800b6ee:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b6f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 800b6f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800b6f4:	4618      	mov	r0, r3
 800b6f6:	3740      	adds	r7, #64	@ 0x40
 800b6f8:	46bd      	mov	sp, r7
 800b6fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b6fe:	bf00      	nop
 800b700:	40023800 	.word	0x40023800
 800b704:	00f42400 	.word	0x00f42400
 800b708:	017d7840 	.word	0x017d7840

0800b70c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b70c:	b480      	push	{r7}
 800b70e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b710:	4b03      	ldr	r3, [pc, #12]	@ (800b720 <HAL_RCC_GetHCLKFreq+0x14>)
 800b712:	681b      	ldr	r3, [r3, #0]
}
 800b714:	4618      	mov	r0, r3
 800b716:	46bd      	mov	sp, r7
 800b718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b71c:	4770      	bx	lr
 800b71e:	bf00      	nop
 800b720:	20012000 	.word	0x20012000

0800b724 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b724:	b580      	push	{r7, lr}
 800b726:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800b728:	f7ff fff0 	bl	800b70c <HAL_RCC_GetHCLKFreq>
 800b72c:	4602      	mov	r2, r0
 800b72e:	4b05      	ldr	r3, [pc, #20]	@ (800b744 <HAL_RCC_GetPCLK1Freq+0x20>)
 800b730:	689b      	ldr	r3, [r3, #8]
 800b732:	0a9b      	lsrs	r3, r3, #10
 800b734:	f003 0307 	and.w	r3, r3, #7
 800b738:	4903      	ldr	r1, [pc, #12]	@ (800b748 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b73a:	5ccb      	ldrb	r3, [r1, r3]
 800b73c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b740:	4618      	mov	r0, r3
 800b742:	bd80      	pop	{r7, pc}
 800b744:	40023800 	.word	0x40023800
 800b748:	08017df8 	.word	0x08017df8

0800b74c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b74c:	b580      	push	{r7, lr}
 800b74e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800b750:	f7ff ffdc 	bl	800b70c <HAL_RCC_GetHCLKFreq>
 800b754:	4602      	mov	r2, r0
 800b756:	4b05      	ldr	r3, [pc, #20]	@ (800b76c <HAL_RCC_GetPCLK2Freq+0x20>)
 800b758:	689b      	ldr	r3, [r3, #8]
 800b75a:	0b5b      	lsrs	r3, r3, #13
 800b75c:	f003 0307 	and.w	r3, r3, #7
 800b760:	4903      	ldr	r1, [pc, #12]	@ (800b770 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b762:	5ccb      	ldrb	r3, [r1, r3]
 800b764:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b768:	4618      	mov	r0, r3
 800b76a:	bd80      	pop	{r7, pc}
 800b76c:	40023800 	.word	0x40023800
 800b770:	08017df8 	.word	0x08017df8

0800b774 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800b774:	b480      	push	{r7}
 800b776:	b083      	sub	sp, #12
 800b778:	af00      	add	r7, sp, #0
 800b77a:	6078      	str	r0, [r7, #4]
 800b77c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	220f      	movs	r2, #15
 800b782:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800b784:	4b12      	ldr	r3, [pc, #72]	@ (800b7d0 <HAL_RCC_GetClockConfig+0x5c>)
 800b786:	689b      	ldr	r3, [r3, #8]
 800b788:	f003 0203 	and.w	r2, r3, #3
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800b790:	4b0f      	ldr	r3, [pc, #60]	@ (800b7d0 <HAL_RCC_GetClockConfig+0x5c>)
 800b792:	689b      	ldr	r3, [r3, #8]
 800b794:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800b79c:	4b0c      	ldr	r3, [pc, #48]	@ (800b7d0 <HAL_RCC_GetClockConfig+0x5c>)
 800b79e:	689b      	ldr	r3, [r3, #8]
 800b7a0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800b7a8:	4b09      	ldr	r3, [pc, #36]	@ (800b7d0 <HAL_RCC_GetClockConfig+0x5c>)
 800b7aa:	689b      	ldr	r3, [r3, #8]
 800b7ac:	08db      	lsrs	r3, r3, #3
 800b7ae:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800b7b6:	4b07      	ldr	r3, [pc, #28]	@ (800b7d4 <HAL_RCC_GetClockConfig+0x60>)
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	f003 020f 	and.w	r2, r3, #15
 800b7be:	683b      	ldr	r3, [r7, #0]
 800b7c0:	601a      	str	r2, [r3, #0]
}
 800b7c2:	bf00      	nop
 800b7c4:	370c      	adds	r7, #12
 800b7c6:	46bd      	mov	sp, r7
 800b7c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7cc:	4770      	bx	lr
 800b7ce:	bf00      	nop
 800b7d0:	40023800 	.word	0x40023800
 800b7d4:	40023c00 	.word	0x40023c00

0800b7d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b7d8:	b580      	push	{r7, lr}
 800b7da:	b088      	sub	sp, #32
 800b7dc:	af00      	add	r7, sp, #0
 800b7de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800b7e0:	2300      	movs	r3, #0
 800b7e2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800b7e4:	2300      	movs	r3, #0
 800b7e6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800b7e8:	2300      	movs	r3, #0
 800b7ea:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800b7ec:	2300      	movs	r3, #0
 800b7ee:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800b7f0:	2300      	movs	r3, #0
 800b7f2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	681b      	ldr	r3, [r3, #0]
 800b7f8:	f003 0301 	and.w	r3, r3, #1
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d012      	beq.n	800b826 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800b800:	4b69      	ldr	r3, [pc, #420]	@ (800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b802:	689b      	ldr	r3, [r3, #8]
 800b804:	4a68      	ldr	r2, [pc, #416]	@ (800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b806:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800b80a:	6093      	str	r3, [r2, #8]
 800b80c:	4b66      	ldr	r3, [pc, #408]	@ (800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b80e:	689a      	ldr	r2, [r3, #8]
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b814:	4964      	ldr	r1, [pc, #400]	@ (800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b816:	4313      	orrs	r3, r2
 800b818:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d101      	bne.n	800b826 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800b822:	2301      	movs	r3, #1
 800b824:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d017      	beq.n	800b862 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b832:	4b5d      	ldr	r3, [pc, #372]	@ (800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b834:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b838:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b840:	4959      	ldr	r1, [pc, #356]	@ (800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b842:	4313      	orrs	r3, r2
 800b844:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b84c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b850:	d101      	bne.n	800b856 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800b852:	2301      	movs	r3, #1
 800b854:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	d101      	bne.n	800b862 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800b85e:	2301      	movs	r3, #1
 800b860:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d017      	beq.n	800b89e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800b86e:	4b4e      	ldr	r3, [pc, #312]	@ (800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b870:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b874:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b87c:	494a      	ldr	r1, [pc, #296]	@ (800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b87e:	4313      	orrs	r3, r2
 800b880:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b888:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b88c:	d101      	bne.n	800b892 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800b88e:	2301      	movs	r3, #1
 800b890:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b896:	2b00      	cmp	r3, #0
 800b898:	d101      	bne.n	800b89e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800b89a:	2301      	movs	r3, #1
 800b89c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d001      	beq.n	800b8ae <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800b8aa:	2301      	movs	r3, #1
 800b8ac:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	f003 0320 	and.w	r3, r3, #32
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	f000 808b 	beq.w	800b9d2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800b8bc:	4b3a      	ldr	r3, [pc, #232]	@ (800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b8be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b8c0:	4a39      	ldr	r2, [pc, #228]	@ (800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b8c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b8c6:	6413      	str	r3, [r2, #64]	@ 0x40
 800b8c8:	4b37      	ldr	r3, [pc, #220]	@ (800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b8ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b8cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b8d0:	60bb      	str	r3, [r7, #8]
 800b8d2:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800b8d4:	4b35      	ldr	r3, [pc, #212]	@ (800b9ac <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	4a34      	ldr	r2, [pc, #208]	@ (800b9ac <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800b8da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b8de:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b8e0:	f7f9 fd84 	bl	80053ec <HAL_GetTick>
 800b8e4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800b8e6:	e008      	b.n	800b8fa <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b8e8:	f7f9 fd80 	bl	80053ec <HAL_GetTick>
 800b8ec:	4602      	mov	r2, r0
 800b8ee:	697b      	ldr	r3, [r7, #20]
 800b8f0:	1ad3      	subs	r3, r2, r3
 800b8f2:	2b64      	cmp	r3, #100	@ 0x64
 800b8f4:	d901      	bls.n	800b8fa <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800b8f6:	2303      	movs	r3, #3
 800b8f8:	e357      	b.n	800bfaa <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800b8fa:	4b2c      	ldr	r3, [pc, #176]	@ (800b9ac <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b902:	2b00      	cmp	r3, #0
 800b904:	d0f0      	beq.n	800b8e8 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800b906:	4b28      	ldr	r3, [pc, #160]	@ (800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b908:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b90a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b90e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800b910:	693b      	ldr	r3, [r7, #16]
 800b912:	2b00      	cmp	r3, #0
 800b914:	d035      	beq.n	800b982 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b91a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b91e:	693a      	ldr	r2, [r7, #16]
 800b920:	429a      	cmp	r2, r3
 800b922:	d02e      	beq.n	800b982 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800b924:	4b20      	ldr	r3, [pc, #128]	@ (800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b926:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b928:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b92c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800b92e:	4b1e      	ldr	r3, [pc, #120]	@ (800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b930:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b932:	4a1d      	ldr	r2, [pc, #116]	@ (800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b934:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b938:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800b93a:	4b1b      	ldr	r3, [pc, #108]	@ (800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b93c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b93e:	4a1a      	ldr	r2, [pc, #104]	@ (800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b940:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b944:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800b946:	4a18      	ldr	r2, [pc, #96]	@ (800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b948:	693b      	ldr	r3, [r7, #16]
 800b94a:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800b94c:	4b16      	ldr	r3, [pc, #88]	@ (800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b94e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b950:	f003 0301 	and.w	r3, r3, #1
 800b954:	2b01      	cmp	r3, #1
 800b956:	d114      	bne.n	800b982 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b958:	f7f9 fd48 	bl	80053ec <HAL_GetTick>
 800b95c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b95e:	e00a      	b.n	800b976 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b960:	f7f9 fd44 	bl	80053ec <HAL_GetTick>
 800b964:	4602      	mov	r2, r0
 800b966:	697b      	ldr	r3, [r7, #20]
 800b968:	1ad3      	subs	r3, r2, r3
 800b96a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b96e:	4293      	cmp	r3, r2
 800b970:	d901      	bls.n	800b976 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800b972:	2303      	movs	r3, #3
 800b974:	e319      	b.n	800bfaa <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b976:	4b0c      	ldr	r3, [pc, #48]	@ (800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b978:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b97a:	f003 0302 	and.w	r3, r3, #2
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d0ee      	beq.n	800b960 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b986:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b98a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b98e:	d111      	bne.n	800b9b4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800b990:	4b05      	ldr	r3, [pc, #20]	@ (800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b992:	689b      	ldr	r3, [r3, #8]
 800b994:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800b99c:	4b04      	ldr	r3, [pc, #16]	@ (800b9b0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800b99e:	400b      	ands	r3, r1
 800b9a0:	4901      	ldr	r1, [pc, #4]	@ (800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b9a2:	4313      	orrs	r3, r2
 800b9a4:	608b      	str	r3, [r1, #8]
 800b9a6:	e00b      	b.n	800b9c0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800b9a8:	40023800 	.word	0x40023800
 800b9ac:	40007000 	.word	0x40007000
 800b9b0:	0ffffcff 	.word	0x0ffffcff
 800b9b4:	4baa      	ldr	r3, [pc, #680]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b9b6:	689b      	ldr	r3, [r3, #8]
 800b9b8:	4aa9      	ldr	r2, [pc, #676]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b9ba:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800b9be:	6093      	str	r3, [r2, #8]
 800b9c0:	4ba7      	ldr	r3, [pc, #668]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b9c2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b9c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b9cc:	49a4      	ldr	r1, [pc, #656]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b9ce:	4313      	orrs	r3, r2
 800b9d0:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	f003 0310 	and.w	r3, r3, #16
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d010      	beq.n	800ba00 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800b9de:	4ba0      	ldr	r3, [pc, #640]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b9e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b9e4:	4a9e      	ldr	r2, [pc, #632]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b9e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b9ea:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800b9ee:	4b9c      	ldr	r3, [pc, #624]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b9f0:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b9f8:	4999      	ldr	r1, [pc, #612]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b9fa:	4313      	orrs	r3, r2
 800b9fc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d00a      	beq.n	800ba22 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800ba0c:	4b94      	ldr	r3, [pc, #592]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800ba0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba12:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ba1a:	4991      	ldr	r1, [pc, #580]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800ba1c:	4313      	orrs	r3, r2
 800ba1e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d00a      	beq.n	800ba44 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800ba2e:	4b8c      	ldr	r3, [pc, #560]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800ba30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba34:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ba3c:	4988      	ldr	r1, [pc, #544]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800ba3e:	4313      	orrs	r3, r2
 800ba40:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d00a      	beq.n	800ba66 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800ba50:	4b83      	ldr	r3, [pc, #524]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800ba52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba56:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ba5e:	4980      	ldr	r1, [pc, #512]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800ba60:	4313      	orrs	r3, r2
 800ba62:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d00a      	beq.n	800ba88 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800ba72:	4b7b      	ldr	r3, [pc, #492]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800ba74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba78:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ba80:	4977      	ldr	r1, [pc, #476]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800ba82:	4313      	orrs	r3, r2
 800ba84:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	d00a      	beq.n	800baaa <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800ba94:	4b72      	ldr	r3, [pc, #456]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800ba96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba9a:	f023 0203 	bic.w	r2, r3, #3
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800baa2:	496f      	ldr	r1, [pc, #444]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800baa4:	4313      	orrs	r3, r2
 800baa6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	681b      	ldr	r3, [r3, #0]
 800baae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d00a      	beq.n	800bacc <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800bab6:	4b6a      	ldr	r3, [pc, #424]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bab8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800babc:	f023 020c 	bic.w	r2, r3, #12
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bac4:	4966      	ldr	r1, [pc, #408]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bac6:	4313      	orrs	r3, r2
 800bac8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d00a      	beq.n	800baee <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800bad8:	4b61      	ldr	r3, [pc, #388]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bada:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bade:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bae6:	495e      	ldr	r1, [pc, #376]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bae8:	4313      	orrs	r3, r2
 800baea:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d00a      	beq.n	800bb10 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800bafa:	4b59      	ldr	r3, [pc, #356]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bafc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bb00:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bb08:	4955      	ldr	r1, [pc, #340]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bb0a:	4313      	orrs	r3, r2
 800bb0c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	d00a      	beq.n	800bb32 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800bb1c:	4b50      	ldr	r3, [pc, #320]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bb1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bb22:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bb2a:	494d      	ldr	r1, [pc, #308]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bb2c:	4313      	orrs	r3, r2
 800bb2e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d00a      	beq.n	800bb54 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800bb3e:	4b48      	ldr	r3, [pc, #288]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bb40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bb44:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bb4c:	4944      	ldr	r1, [pc, #272]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bb4e:	4313      	orrs	r3, r2
 800bb50:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d00a      	beq.n	800bb76 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800bb60:	4b3f      	ldr	r3, [pc, #252]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bb62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bb66:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bb6e:	493c      	ldr	r1, [pc, #240]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bb70:	4313      	orrs	r3, r2
 800bb72:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d00a      	beq.n	800bb98 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800bb82:	4b37      	ldr	r3, [pc, #220]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bb84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bb88:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bb90:	4933      	ldr	r1, [pc, #204]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bb92:	4313      	orrs	r3, r2
 800bb94:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d00a      	beq.n	800bbba <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800bba4:	4b2e      	ldr	r3, [pc, #184]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bba6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bbaa:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bbb2:	492b      	ldr	r1, [pc, #172]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bbb4:	4313      	orrs	r3, r2
 800bbb6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	681b      	ldr	r3, [r3, #0]
 800bbbe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	d011      	beq.n	800bbea <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800bbc6:	4b26      	ldr	r3, [pc, #152]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bbc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bbcc:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bbd4:	4922      	ldr	r1, [pc, #136]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bbd6:	4313      	orrs	r3, r2
 800bbd8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bbe0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bbe4:	d101      	bne.n	800bbea <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800bbe6:	2301      	movs	r3, #1
 800bbe8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	681b      	ldr	r3, [r3, #0]
 800bbee:	f003 0308 	and.w	r3, r3, #8
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	d001      	beq.n	800bbfa <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800bbf6:	2301      	movs	r3, #1
 800bbf8:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	681b      	ldr	r3, [r3, #0]
 800bbfe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d00a      	beq.n	800bc1c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800bc06:	4b16      	ldr	r3, [pc, #88]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bc0c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bc14:	4912      	ldr	r1, [pc, #72]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc16:	4313      	orrs	r3, r2
 800bc18:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d00b      	beq.n	800bc40 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800bc28:	4b0d      	ldr	r3, [pc, #52]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bc2e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bc38:	4909      	ldr	r1, [pc, #36]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc3a:	4313      	orrs	r3, r2
 800bc3c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800bc40:	69fb      	ldr	r3, [r7, #28]
 800bc42:	2b01      	cmp	r3, #1
 800bc44:	d006      	beq.n	800bc54 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	681b      	ldr	r3, [r3, #0]
 800bc4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	f000 80d9 	beq.w	800be06 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800bc54:	4b02      	ldr	r3, [pc, #8]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	4a01      	ldr	r2, [pc, #4]	@ (800bc60 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc5a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800bc5e:	e001      	b.n	800bc64 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800bc60:	40023800 	.word	0x40023800
 800bc64:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bc66:	f7f9 fbc1 	bl	80053ec <HAL_GetTick>
 800bc6a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800bc6c:	e008      	b.n	800bc80 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800bc6e:	f7f9 fbbd 	bl	80053ec <HAL_GetTick>
 800bc72:	4602      	mov	r2, r0
 800bc74:	697b      	ldr	r3, [r7, #20]
 800bc76:	1ad3      	subs	r3, r2, r3
 800bc78:	2b64      	cmp	r3, #100	@ 0x64
 800bc7a:	d901      	bls.n	800bc80 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800bc7c:	2303      	movs	r3, #3
 800bc7e:	e194      	b.n	800bfaa <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800bc80:	4b6c      	ldr	r3, [pc, #432]	@ (800be34 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	d1f0      	bne.n	800bc6e <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	f003 0301 	and.w	r3, r3, #1
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	d021      	beq.n	800bcdc <HAL_RCCEx_PeriphCLKConfig+0x504>
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d11d      	bne.n	800bcdc <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800bca0:	4b64      	ldr	r3, [pc, #400]	@ (800be34 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bca2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bca6:	0c1b      	lsrs	r3, r3, #16
 800bca8:	f003 0303 	and.w	r3, r3, #3
 800bcac:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800bcae:	4b61      	ldr	r3, [pc, #388]	@ (800be34 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bcb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bcb4:	0e1b      	lsrs	r3, r3, #24
 800bcb6:	f003 030f 	and.w	r3, r3, #15
 800bcba:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	685b      	ldr	r3, [r3, #4]
 800bcc0:	019a      	lsls	r2, r3, #6
 800bcc2:	693b      	ldr	r3, [r7, #16]
 800bcc4:	041b      	lsls	r3, r3, #16
 800bcc6:	431a      	orrs	r2, r3
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	061b      	lsls	r3, r3, #24
 800bccc:	431a      	orrs	r2, r3
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	689b      	ldr	r3, [r3, #8]
 800bcd2:	071b      	lsls	r3, r3, #28
 800bcd4:	4957      	ldr	r1, [pc, #348]	@ (800be34 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bcd6:	4313      	orrs	r3, r2
 800bcd8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	d004      	beq.n	800bcf2 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bcec:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bcf0:	d00a      	beq.n	800bd08 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	681b      	ldr	r3, [r3, #0]
 800bcf6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	d02e      	beq.n	800bd5c <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bd02:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800bd06:	d129      	bne.n	800bd5c <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800bd08:	4b4a      	ldr	r3, [pc, #296]	@ (800be34 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bd0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bd0e:	0c1b      	lsrs	r3, r3, #16
 800bd10:	f003 0303 	and.w	r3, r3, #3
 800bd14:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800bd16:	4b47      	ldr	r3, [pc, #284]	@ (800be34 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bd18:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bd1c:	0f1b      	lsrs	r3, r3, #28
 800bd1e:	f003 0307 	and.w	r3, r3, #7
 800bd22:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	685b      	ldr	r3, [r3, #4]
 800bd28:	019a      	lsls	r2, r3, #6
 800bd2a:	693b      	ldr	r3, [r7, #16]
 800bd2c:	041b      	lsls	r3, r3, #16
 800bd2e:	431a      	orrs	r2, r3
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	68db      	ldr	r3, [r3, #12]
 800bd34:	061b      	lsls	r3, r3, #24
 800bd36:	431a      	orrs	r2, r3
 800bd38:	68fb      	ldr	r3, [r7, #12]
 800bd3a:	071b      	lsls	r3, r3, #28
 800bd3c:	493d      	ldr	r1, [pc, #244]	@ (800be34 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bd3e:	4313      	orrs	r3, r2
 800bd40:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800bd44:	4b3b      	ldr	r3, [pc, #236]	@ (800be34 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bd46:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bd4a:	f023 021f 	bic.w	r2, r3, #31
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd52:	3b01      	subs	r3, #1
 800bd54:	4937      	ldr	r1, [pc, #220]	@ (800be34 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bd56:	4313      	orrs	r3, r2
 800bd58:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d01d      	beq.n	800bda4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800bd68:	4b32      	ldr	r3, [pc, #200]	@ (800be34 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bd6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bd6e:	0e1b      	lsrs	r3, r3, #24
 800bd70:	f003 030f 	and.w	r3, r3, #15
 800bd74:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800bd76:	4b2f      	ldr	r3, [pc, #188]	@ (800be34 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bd78:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bd7c:	0f1b      	lsrs	r3, r3, #28
 800bd7e:	f003 0307 	and.w	r3, r3, #7
 800bd82:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	685b      	ldr	r3, [r3, #4]
 800bd88:	019a      	lsls	r2, r3, #6
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	691b      	ldr	r3, [r3, #16]
 800bd8e:	041b      	lsls	r3, r3, #16
 800bd90:	431a      	orrs	r2, r3
 800bd92:	693b      	ldr	r3, [r7, #16]
 800bd94:	061b      	lsls	r3, r3, #24
 800bd96:	431a      	orrs	r2, r3
 800bd98:	68fb      	ldr	r3, [r7, #12]
 800bd9a:	071b      	lsls	r3, r3, #28
 800bd9c:	4925      	ldr	r1, [pc, #148]	@ (800be34 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bd9e:	4313      	orrs	r3, r2
 800bda0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d011      	beq.n	800bdd4 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	685b      	ldr	r3, [r3, #4]
 800bdb4:	019a      	lsls	r2, r3, #6
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	691b      	ldr	r3, [r3, #16]
 800bdba:	041b      	lsls	r3, r3, #16
 800bdbc:	431a      	orrs	r2, r3
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	68db      	ldr	r3, [r3, #12]
 800bdc2:	061b      	lsls	r3, r3, #24
 800bdc4:	431a      	orrs	r2, r3
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	689b      	ldr	r3, [r3, #8]
 800bdca:	071b      	lsls	r3, r3, #28
 800bdcc:	4919      	ldr	r1, [pc, #100]	@ (800be34 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bdce:	4313      	orrs	r3, r2
 800bdd0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800bdd4:	4b17      	ldr	r3, [pc, #92]	@ (800be34 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	4a16      	ldr	r2, [pc, #88]	@ (800be34 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bdda:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800bdde:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bde0:	f7f9 fb04 	bl	80053ec <HAL_GetTick>
 800bde4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800bde6:	e008      	b.n	800bdfa <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800bde8:	f7f9 fb00 	bl	80053ec <HAL_GetTick>
 800bdec:	4602      	mov	r2, r0
 800bdee:	697b      	ldr	r3, [r7, #20]
 800bdf0:	1ad3      	subs	r3, r2, r3
 800bdf2:	2b64      	cmp	r3, #100	@ 0x64
 800bdf4:	d901      	bls.n	800bdfa <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800bdf6:	2303      	movs	r3, #3
 800bdf8:	e0d7      	b.n	800bfaa <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800bdfa:	4b0e      	ldr	r3, [pc, #56]	@ (800be34 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800be02:	2b00      	cmp	r3, #0
 800be04:	d0f0      	beq.n	800bde8 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800be06:	69bb      	ldr	r3, [r7, #24]
 800be08:	2b01      	cmp	r3, #1
 800be0a:	f040 80cd 	bne.w	800bfa8 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800be0e:	4b09      	ldr	r3, [pc, #36]	@ (800be34 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	4a08      	ldr	r2, [pc, #32]	@ (800be34 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800be14:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800be18:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800be1a:	f7f9 fae7 	bl	80053ec <HAL_GetTick>
 800be1e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800be20:	e00a      	b.n	800be38 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800be22:	f7f9 fae3 	bl	80053ec <HAL_GetTick>
 800be26:	4602      	mov	r2, r0
 800be28:	697b      	ldr	r3, [r7, #20]
 800be2a:	1ad3      	subs	r3, r2, r3
 800be2c:	2b64      	cmp	r3, #100	@ 0x64
 800be2e:	d903      	bls.n	800be38 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800be30:	2303      	movs	r3, #3
 800be32:	e0ba      	b.n	800bfaa <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800be34:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800be38:	4b5e      	ldr	r3, [pc, #376]	@ (800bfb4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800be40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800be44:	d0ed      	beq.n	800be22 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d003      	beq.n	800be5a <HAL_RCCEx_PeriphCLKConfig+0x682>
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800be56:	2b00      	cmp	r3, #0
 800be58:	d009      	beq.n	800be6e <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800be62:	2b00      	cmp	r3, #0
 800be64:	d02e      	beq.n	800bec4 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	d12a      	bne.n	800bec4 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800be6e:	4b51      	ldr	r3, [pc, #324]	@ (800bfb4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800be70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800be74:	0c1b      	lsrs	r3, r3, #16
 800be76:	f003 0303 	and.w	r3, r3, #3
 800be7a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800be7c:	4b4d      	ldr	r3, [pc, #308]	@ (800bfb4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800be7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800be82:	0f1b      	lsrs	r3, r3, #28
 800be84:	f003 0307 	and.w	r3, r3, #7
 800be88:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	695b      	ldr	r3, [r3, #20]
 800be8e:	019a      	lsls	r2, r3, #6
 800be90:	693b      	ldr	r3, [r7, #16]
 800be92:	041b      	lsls	r3, r3, #16
 800be94:	431a      	orrs	r2, r3
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	699b      	ldr	r3, [r3, #24]
 800be9a:	061b      	lsls	r3, r3, #24
 800be9c:	431a      	orrs	r2, r3
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	071b      	lsls	r3, r3, #28
 800bea2:	4944      	ldr	r1, [pc, #272]	@ (800bfb4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bea4:	4313      	orrs	r3, r2
 800bea6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800beaa:	4b42      	ldr	r3, [pc, #264]	@ (800bfb4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800beac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800beb0:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800beb8:	3b01      	subs	r3, #1
 800beba:	021b      	lsls	r3, r3, #8
 800bebc:	493d      	ldr	r1, [pc, #244]	@ (800bfb4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bebe:	4313      	orrs	r3, r2
 800bec0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	681b      	ldr	r3, [r3, #0]
 800bec8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800becc:	2b00      	cmp	r3, #0
 800bece:	d022      	beq.n	800bf16 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bed4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bed8:	d11d      	bne.n	800bf16 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800beda:	4b36      	ldr	r3, [pc, #216]	@ (800bfb4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bedc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bee0:	0e1b      	lsrs	r3, r3, #24
 800bee2:	f003 030f 	and.w	r3, r3, #15
 800bee6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800bee8:	4b32      	ldr	r3, [pc, #200]	@ (800bfb4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800beea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800beee:	0f1b      	lsrs	r3, r3, #28
 800bef0:	f003 0307 	and.w	r3, r3, #7
 800bef4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	695b      	ldr	r3, [r3, #20]
 800befa:	019a      	lsls	r2, r3, #6
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	6a1b      	ldr	r3, [r3, #32]
 800bf00:	041b      	lsls	r3, r3, #16
 800bf02:	431a      	orrs	r2, r3
 800bf04:	693b      	ldr	r3, [r7, #16]
 800bf06:	061b      	lsls	r3, r3, #24
 800bf08:	431a      	orrs	r2, r3
 800bf0a:	68fb      	ldr	r3, [r7, #12]
 800bf0c:	071b      	lsls	r3, r3, #28
 800bf0e:	4929      	ldr	r1, [pc, #164]	@ (800bfb4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bf10:	4313      	orrs	r3, r2
 800bf12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	681b      	ldr	r3, [r3, #0]
 800bf1a:	f003 0308 	and.w	r3, r3, #8
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d028      	beq.n	800bf74 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800bf22:	4b24      	ldr	r3, [pc, #144]	@ (800bfb4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bf24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bf28:	0e1b      	lsrs	r3, r3, #24
 800bf2a:	f003 030f 	and.w	r3, r3, #15
 800bf2e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800bf30:	4b20      	ldr	r3, [pc, #128]	@ (800bfb4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bf32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bf36:	0c1b      	lsrs	r3, r3, #16
 800bf38:	f003 0303 	and.w	r3, r3, #3
 800bf3c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	695b      	ldr	r3, [r3, #20]
 800bf42:	019a      	lsls	r2, r3, #6
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	041b      	lsls	r3, r3, #16
 800bf48:	431a      	orrs	r2, r3
 800bf4a:	693b      	ldr	r3, [r7, #16]
 800bf4c:	061b      	lsls	r3, r3, #24
 800bf4e:	431a      	orrs	r2, r3
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	69db      	ldr	r3, [r3, #28]
 800bf54:	071b      	lsls	r3, r3, #28
 800bf56:	4917      	ldr	r1, [pc, #92]	@ (800bfb4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bf58:	4313      	orrs	r3, r2
 800bf5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800bf5e:	4b15      	ldr	r3, [pc, #84]	@ (800bfb4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bf60:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bf64:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf6c:	4911      	ldr	r1, [pc, #68]	@ (800bfb4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bf6e:	4313      	orrs	r3, r2
 800bf70:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800bf74:	4b0f      	ldr	r3, [pc, #60]	@ (800bfb4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	4a0e      	ldr	r2, [pc, #56]	@ (800bfb4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bf7a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bf7e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bf80:	f7f9 fa34 	bl	80053ec <HAL_GetTick>
 800bf84:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800bf86:	e008      	b.n	800bf9a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800bf88:	f7f9 fa30 	bl	80053ec <HAL_GetTick>
 800bf8c:	4602      	mov	r2, r0
 800bf8e:	697b      	ldr	r3, [r7, #20]
 800bf90:	1ad3      	subs	r3, r2, r3
 800bf92:	2b64      	cmp	r3, #100	@ 0x64
 800bf94:	d901      	bls.n	800bf9a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800bf96:	2303      	movs	r3, #3
 800bf98:	e007      	b.n	800bfaa <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800bf9a:	4b06      	ldr	r3, [pc, #24]	@ (800bfb4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bfa2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bfa6:	d1ef      	bne.n	800bf88 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 800bfa8:	2300      	movs	r3, #0
}
 800bfaa:	4618      	mov	r0, r3
 800bfac:	3720      	adds	r7, #32
 800bfae:	46bd      	mov	sp, r7
 800bfb0:	bd80      	pop	{r7, pc}
 800bfb2:	bf00      	nop
 800bfb4:	40023800 	.word	0x40023800

0800bfb8 <HAL_RCCEx_GetPeriphCLKConfig>:
  *         RCC configuration registers.
  * @param  PeriphClkInit pointer to the configured RCC_PeriphCLKInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800bfb8:	b480      	push	{r7}
 800bfba:	b085      	sub	sp, #20
 800bfbc:	af00      	add	r7, sp, #0
 800bfbe:	6078      	str	r0, [r7, #4]
  uint32_t tempreg = 0;
 800bfc0:	2300      	movs	r3, #0
 800bfc2:	60fb      	str	r3, [r7, #12]
                                        RCC_PERIPHCLK_USART6   | RCC_PERIPHCLK_UART7    |\
                                        RCC_PERIPHCLK_UART8    | RCC_PERIPHCLK_SDMMC1   |\
                                        RCC_PERIPHCLK_CLK48    | RCC_PERIPHCLK_SDMMC2   |\
                                        RCC_PERIPHCLK_DFSDM1   | RCC_PERIPHCLK_DFSDM1_AUDIO;
#else
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S      | RCC_PERIPHCLK_LPTIM1   |\
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	4a80      	ldr	r2, [pc, #512]	@ (800c1c8 <HAL_RCCEx_GetPeriphCLKConfig+0x210>)
 800bfc8:	601a      	str	r2, [r3, #0]
                                        RCC_PERIPHCLK_UART8    | RCC_PERIPHCLK_SDMMC1   |\
                                        RCC_PERIPHCLK_CLK48;
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /* Get the PLLI2S Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 800bfca:	4b80      	ldr	r3, [pc, #512]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800bfcc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bfd0:	099b      	lsrs	r3, r3, #6
 800bfd2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SP = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800bfda:	4b7c      	ldr	r3, [pc, #496]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800bfdc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bfe0:	0c1b      	lsrs	r3, r3, #16
 800bfe2:	f003 0203 	and.w	r2, r3, #3
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	611a      	str	r2, [r3, #16]
  PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800bfea:	4b78      	ldr	r3, [pc, #480]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800bfec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bff0:	0e1b      	lsrs	r3, r3, #24
 800bff2:	f003 020f 	and.w	r2, r3, #15
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	60da      	str	r2, [r3, #12]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800bffa:	4b74      	ldr	r3, [pc, #464]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800bffc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c000:	0f1b      	lsrs	r3, r3, #28
 800c002:	f003 0207 	and.w	r2, r3, #7
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	609a      	str	r2, [r3, #8]

  /* Get the PLLSAI Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLSAI.PLLSAIN = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> RCC_PLLSAICFGR_PLLSAIN_Pos);
 800c00a:	4b70      	ldr	r3, [pc, #448]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c00c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c010:	099b      	lsrs	r3, r3, #6
 800c012:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	615a      	str	r2, [r3, #20]
  PeriphClkInit->PLLSAI.PLLSAIP = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800c01a:	4b6c      	ldr	r3, [pc, #432]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c01c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c020:	0c1b      	lsrs	r3, r3, #16
 800c022:	f003 0203 	and.w	r2, r3, #3
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	621a      	str	r2, [r3, #32]
  PeriphClkInit->PLLSAI.PLLSAIQ = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800c02a:	4b68      	ldr	r3, [pc, #416]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c02c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c030:	0e1b      	lsrs	r3, r3, #24
 800c032:	f003 020f 	and.w	r2, r3, #15
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	619a      	str	r2, [r3, #24]
  PeriphClkInit->PLLSAI.PLLSAIR = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800c03a:	4b64      	ldr	r3, [pc, #400]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c03c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c040:	0f1b      	lsrs	r3, r3, #28
 800c042:	f003 0207 	and.w	r2, r3, #7
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	61da      	str	r2, [r3, #28]

  /* Get the PLLSAI/PLLI2S division factors -------------------------------------------*/
  PeriphClkInit->PLLI2SDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) >> RCC_DCKCFGR1_PLLI2SDIVQ_Pos);
 800c04a:	4b60      	ldr	r3, [pc, #384]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c04c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c050:	f003 021f 	and.w	r2, r3, #31
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	625a      	str	r2, [r3, #36]	@ 0x24
  PeriphClkInit->PLLSAIDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> RCC_DCKCFGR1_PLLSAIDIVQ_Pos);
 800c058:	4b5c      	ldr	r3, [pc, #368]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c05a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c05e:	0a1b      	lsrs	r3, r3, #8
 800c060:	f003 021f 	and.w	r2, r3, #31
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	629a      	str	r2, [r3, #40]	@ 0x28
  PeriphClkInit->PLLSAIDivR = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVR) >> RCC_DCKCFGR1_PLLSAIDIVR_Pos);
 800c068:	4b58      	ldr	r3, [pc, #352]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c06a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c06e:	0c1b      	lsrs	r3, r3, #16
 800c070:	f003 0203 	and.w	r2, r3, #3
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Get the SAI1 clock configuration ----------------------------------------------*/
  PeriphClkInit->Sai1ClockSelection = __HAL_RCC_GET_SAI1_SOURCE();
 800c078:	4b54      	ldr	r3, [pc, #336]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c07a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c07e:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Get the SAI2 clock configuration ----------------------------------------------*/
  PeriphClkInit->Sai2ClockSelection = __HAL_RCC_GET_SAI2_SOURCE();
 800c086:	4b51      	ldr	r3, [pc, #324]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c088:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c08c:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get the I2S clock configuration ------------------------------------------*/
  PeriphClkInit->I2sClockSelection = __HAL_RCC_GET_I2SCLKSOURCE();
 800c094:	4b4d      	ldr	r3, [pc, #308]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c096:	689b      	ldr	r3, [r3, #8]
 800c098:	f403 0200 	and.w	r2, r3, #8388608	@ 0x800000
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Get the I2C1 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c1ClockSelection = __HAL_RCC_GET_I2C1_SOURCE();
 800c0a0:	4b4a      	ldr	r3, [pc, #296]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c0a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c0a6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Get the I2C2 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c2ClockSelection = __HAL_RCC_GET_I2C2_SOURCE();
 800c0ae:	4b47      	ldr	r3, [pc, #284]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c0b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c0b4:	f403 2240 	and.w	r2, r3, #786432	@ 0xc0000
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Get the I2C3 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c3ClockSelection = __HAL_RCC_GET_I2C3_SOURCE();
 800c0bc:	4b43      	ldr	r3, [pc, #268]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c0be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c0c2:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Get the I2C4 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c4ClockSelection = __HAL_RCC_GET_I2C4_SOURCE();
 800c0ca:	4b40      	ldr	r3, [pc, #256]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c0cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c0d0:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Get the USART1 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart1ClockSelection = __HAL_RCC_GET_USART1_SOURCE();
 800c0d8:	4b3c      	ldr	r3, [pc, #240]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c0da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c0de:	f003 0203 	and.w	r2, r3, #3
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Get the USART2 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart2ClockSelection = __HAL_RCC_GET_USART2_SOURCE();
 800c0e6:	4b39      	ldr	r3, [pc, #228]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c0e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c0ec:	f003 020c 	and.w	r2, r3, #12
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Get the USART3 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart3ClockSelection = __HAL_RCC_GET_USART3_SOURCE();
 800c0f4:	4b35      	ldr	r3, [pc, #212]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c0f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c0fa:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the UART4 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart4ClockSelection = __HAL_RCC_GET_UART4_SOURCE();
 800c102:	4b32      	ldr	r3, [pc, #200]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c104:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c108:	f003 02c0 	and.w	r2, r3, #192	@ 0xc0
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Get the UART5 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart5ClockSelection = __HAL_RCC_GET_UART5_SOURCE();
 800c110:	4b2e      	ldr	r3, [pc, #184]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c112:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c116:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get the USART6 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart6ClockSelection = __HAL_RCC_GET_USART6_SOURCE();
 800c11e:	4b2b      	ldr	r3, [pc, #172]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c120:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c124:	f403 6240 	and.w	r2, r3, #3072	@ 0xc00
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Get the UART7 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart7ClockSelection = __HAL_RCC_GET_UART7_SOURCE();
 800c12c:	4b27      	ldr	r3, [pc, #156]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c12e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c132:	f403 5240 	and.w	r2, r3, #12288	@ 0x3000
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get the UART8 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart8ClockSelection = __HAL_RCC_GET_UART8_SOURCE();
 800c13a:	4b24      	ldr	r3, [pc, #144]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c13c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c140:	f403 4240 	and.w	r2, r3, #49152	@ 0xc000
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Get the LPTIM1 clock configuration ------------------------------------------*/
  PeriphClkInit->Lptim1ClockSelection = __HAL_RCC_GET_LPTIM1_SOURCE();
 800c148:	4b20      	ldr	r3, [pc, #128]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c14a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c14e:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Get the CEC clock configuration -----------------------------------------------*/
  PeriphClkInit->CecClockSelection = __HAL_RCC_GET_CEC_SOURCE();
 800c156:	4b1d      	ldr	r3, [pc, #116]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c158:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c15c:	f003 6280 	and.w	r2, r3, #67108864	@ 0x4000000
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Get the CK48 clock configuration -----------------------------------------------*/
  PeriphClkInit->Clk48ClockSelection = __HAL_RCC_GET_CLK48_SOURCE();
 800c164:	4b19      	ldr	r3, [pc, #100]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c166:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c16a:	f003 6200 	and.w	r2, r3, #134217728	@ 0x8000000
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Get the SDMMC1 clock configuration -----------------------------------------------*/
  PeriphClkInit->Sdmmc1ClockSelection = __HAL_RCC_GET_SDMMC1_SOURCE();
 800c172:	4b16      	ldr	r3, [pc, #88]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c174:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c178:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  /* Get the DFSDM AUDIO clock configuration -----------------------------------------------*/
  PeriphClkInit->Dfsdm1AudioClockSelection = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /* Get the RTC Clock configuration -----------------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 800c182:	4b12      	ldr	r3, [pc, #72]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c184:	689b      	ldr	r3, [r3, #8]
 800c186:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800c18a:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 800c18c:	4b0f      	ldr	r3, [pc, #60]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c18e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c190:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 800c194:	68fb      	ldr	r3, [r7, #12]
 800c196:	431a      	orrs	r2, r3
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Get the TIM Prescaler configuration --------------------------------------------*/
  if ((RCC->DCKCFGR1 & RCC_DCKCFGR1_TIMPRE) == RESET)
 800c19c:	4b0b      	ldr	r3, [pc, #44]	@ (800c1cc <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c19e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c1a2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	d103      	bne.n	800c1b2 <HAL_RCCEx_GetPeriphCLKConfig+0x1fa>
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	2200      	movs	r2, #0
 800c1ae:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
}
 800c1b0:	e003      	b.n	800c1ba <HAL_RCCEx_GetPeriphCLKConfig+0x202>
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800c1b8:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800c1ba:	bf00      	nop
 800c1bc:	3714      	adds	r7, #20
 800c1be:	46bd      	mov	sp, r7
 800c1c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1c4:	4770      	bx	lr
 800c1c6:	bf00      	nop
 800c1c8:	00fffff1 	.word	0x00fffff1
 800c1cc:	40023800 	.word	0x40023800

0800c1d0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
  *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800c1d0:	b480      	push	{r7}
 800c1d2:	b087      	sub	sp, #28
 800c1d4:	af00      	add	r7, sp, #0
 800c1d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 800c1d8:	2300      	movs	r3, #0
 800c1da:	60fb      	str	r3, [r7, #12]
  /* This variable is used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0;
 800c1dc:	2300      	movs	r3, #0
 800c1de:	617b      	str	r3, [r7, #20]
  /* This variable is used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0;
 800c1e0:	2300      	movs	r3, #0
 800c1e2:	613b      	str	r3, [r7, #16]
  /* This variable is used to store the SAI clock source */
  uint32_t saiclocksource = 0;
 800c1e4:	2300      	movs	r3, #0
 800c1e6:	60bb      	str	r3, [r7, #8]

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800c1ee:	f040 808d 	bne.w	800c30c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
  {
    saiclocksource = RCC->DCKCFGR1;
 800c1f2:	4b93      	ldr	r3, [pc, #588]	@ (800c440 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c1f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c1f8:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI1SEL;
 800c1fa:	68bb      	ldr	r3, [r7, #8]
 800c1fc:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800c200:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 800c202:	68bb      	ldr	r3, [r7, #8]
 800c204:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c208:	d07c      	beq.n	800c304 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 800c20a:	68bb      	ldr	r3, [r7, #8]
 800c20c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c210:	d87b      	bhi.n	800c30a <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
 800c212:	68bb      	ldr	r3, [r7, #8]
 800c214:	2b00      	cmp	r3, #0
 800c216:	d004      	beq.n	800c222 <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 800c218:	68bb      	ldr	r3, [r7, #8]
 800c21a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c21e:	d039      	beq.n	800c294 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 800c220:	e073      	b.n	800c30a <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800c222:	4b87      	ldr	r3, [pc, #540]	@ (800c440 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c224:	685b      	ldr	r3, [r3, #4]
 800c226:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	d108      	bne.n	800c240 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800c22e:	4b84      	ldr	r3, [pc, #528]	@ (800c440 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c230:	685b      	ldr	r3, [r3, #4]
 800c232:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c236:	4a83      	ldr	r2, [pc, #524]	@ (800c444 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800c238:	fbb2 f3f3 	udiv	r3, r2, r3
 800c23c:	613b      	str	r3, [r7, #16]
 800c23e:	e007      	b.n	800c250 <HAL_RCCEx_GetPeriphCLKFreq+0x80>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800c240:	4b7f      	ldr	r3, [pc, #508]	@ (800c440 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c242:	685b      	ldr	r3, [r3, #4]
 800c244:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c248:	4a7f      	ldr	r2, [pc, #508]	@ (800c448 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800c24a:	fbb2 f3f3 	udiv	r3, r2, r3
 800c24e:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 800c250:	4b7b      	ldr	r3, [pc, #492]	@ (800c440 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c252:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c256:	0e1b      	lsrs	r3, r3, #24
 800c258:	f003 030f 	and.w	r3, r3, #15
 800c25c:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 800c25e:	4b78      	ldr	r3, [pc, #480]	@ (800c440 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c260:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c264:	099b      	lsrs	r3, r3, #6
 800c266:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c26a:	693a      	ldr	r2, [r7, #16]
 800c26c:	fb03 f202 	mul.w	r2, r3, r2
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	fbb2 f3f3 	udiv	r3, r2, r3
 800c276:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 800c278:	4b71      	ldr	r3, [pc, #452]	@ (800c440 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c27a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c27e:	0a1b      	lsrs	r3, r3, #8
 800c280:	f003 031f 	and.w	r3, r3, #31
 800c284:	3301      	adds	r3, #1
 800c286:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800c288:	697a      	ldr	r2, [r7, #20]
 800c28a:	68fb      	ldr	r3, [r7, #12]
 800c28c:	fbb2 f3f3 	udiv	r3, r2, r3
 800c290:	617b      	str	r3, [r7, #20]
        break;
 800c292:	e03b      	b.n	800c30c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800c294:	4b6a      	ldr	r3, [pc, #424]	@ (800c440 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c296:	685b      	ldr	r3, [r3, #4]
 800c298:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	d108      	bne.n	800c2b2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800c2a0:	4b67      	ldr	r3, [pc, #412]	@ (800c440 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c2a2:	685b      	ldr	r3, [r3, #4]
 800c2a4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c2a8:	4a66      	ldr	r2, [pc, #408]	@ (800c444 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800c2aa:	fbb2 f3f3 	udiv	r3, r2, r3
 800c2ae:	613b      	str	r3, [r7, #16]
 800c2b0:	e007      	b.n	800c2c2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800c2b2:	4b63      	ldr	r3, [pc, #396]	@ (800c440 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c2b4:	685b      	ldr	r3, [r3, #4]
 800c2b6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c2ba:	4a63      	ldr	r2, [pc, #396]	@ (800c448 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800c2bc:	fbb2 f3f3 	udiv	r3, r2, r3
 800c2c0:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 800c2c2:	4b5f      	ldr	r3, [pc, #380]	@ (800c440 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c2c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c2c8:	0e1b      	lsrs	r3, r3, #24
 800c2ca:	f003 030f 	and.w	r3, r3, #15
 800c2ce:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 800c2d0:	4b5b      	ldr	r3, [pc, #364]	@ (800c440 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c2d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c2d6:	099b      	lsrs	r3, r3, #6
 800c2d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c2dc:	693a      	ldr	r2, [r7, #16]
 800c2de:	fb03 f202 	mul.w	r2, r3, r2
 800c2e2:	68fb      	ldr	r3, [r7, #12]
 800c2e4:	fbb2 f3f3 	udiv	r3, r2, r3
 800c2e8:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800c2ea:	4b55      	ldr	r3, [pc, #340]	@ (800c440 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c2ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c2f0:	f003 031f 	and.w	r3, r3, #31
 800c2f4:	3301      	adds	r3, #1
 800c2f6:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800c2f8:	697a      	ldr	r2, [r7, #20]
 800c2fa:	68fb      	ldr	r3, [r7, #12]
 800c2fc:	fbb2 f3f3 	udiv	r3, r2, r3
 800c300:	617b      	str	r3, [r7, #20]
        break;
 800c302:	e003      	b.n	800c30c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        frequency = EXTERNAL_CLOCK_VALUE;
 800c304:	4b51      	ldr	r3, [pc, #324]	@ (800c44c <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800c306:	617b      	str	r3, [r7, #20]
        break;
 800c308:	e000      	b.n	800c30c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        break;
 800c30a:	bf00      	nop
      }
    }
  }

  if (PeriphClk == RCC_PERIPHCLK_SAI2)
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c312:	f040 808d 	bne.w	800c430 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
  {
    saiclocksource = RCC->DCKCFGR1;
 800c316:	4b4a      	ldr	r3, [pc, #296]	@ (800c440 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c318:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c31c:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
 800c31e:	68bb      	ldr	r3, [r7, #8]
 800c320:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800c324:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 800c326:	68bb      	ldr	r3, [r7, #8]
 800c328:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c32c:	d07c      	beq.n	800c428 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 800c32e:	68bb      	ldr	r3, [r7, #8]
 800c330:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c334:	d87b      	bhi.n	800c42e <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
 800c336:	68bb      	ldr	r3, [r7, #8]
 800c338:	2b00      	cmp	r3, #0
 800c33a:	d004      	beq.n	800c346 <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 800c33c:	68bb      	ldr	r3, [r7, #8]
 800c33e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c342:	d039      	beq.n	800c3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 800c344:	e073      	b.n	800c42e <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800c346:	4b3e      	ldr	r3, [pc, #248]	@ (800c440 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c348:	685b      	ldr	r3, [r3, #4]
 800c34a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c34e:	2b00      	cmp	r3, #0
 800c350:	d108      	bne.n	800c364 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800c352:	4b3b      	ldr	r3, [pc, #236]	@ (800c440 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c354:	685b      	ldr	r3, [r3, #4]
 800c356:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c35a:	4a3a      	ldr	r2, [pc, #232]	@ (800c444 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800c35c:	fbb2 f3f3 	udiv	r3, r2, r3
 800c360:	613b      	str	r3, [r7, #16]
 800c362:	e007      	b.n	800c374 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800c364:	4b36      	ldr	r3, [pc, #216]	@ (800c440 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c366:	685b      	ldr	r3, [r3, #4]
 800c368:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c36c:	4a36      	ldr	r2, [pc, #216]	@ (800c448 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800c36e:	fbb2 f3f3 	udiv	r3, r2, r3
 800c372:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 800c374:	4b32      	ldr	r3, [pc, #200]	@ (800c440 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c376:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c37a:	0e1b      	lsrs	r3, r3, #24
 800c37c:	f003 030f 	and.w	r3, r3, #15
 800c380:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 800c382:	4b2f      	ldr	r3, [pc, #188]	@ (800c440 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c384:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c388:	099b      	lsrs	r3, r3, #6
 800c38a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c38e:	693a      	ldr	r2, [r7, #16]
 800c390:	fb03 f202 	mul.w	r2, r3, r2
 800c394:	68fb      	ldr	r3, [r7, #12]
 800c396:	fbb2 f3f3 	udiv	r3, r2, r3
 800c39a:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 800c39c:	4b28      	ldr	r3, [pc, #160]	@ (800c440 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c39e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c3a2:	0a1b      	lsrs	r3, r3, #8
 800c3a4:	f003 031f 	and.w	r3, r3, #31
 800c3a8:	3301      	adds	r3, #1
 800c3aa:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800c3ac:	697a      	ldr	r2, [r7, #20]
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	fbb2 f3f3 	udiv	r3, r2, r3
 800c3b4:	617b      	str	r3, [r7, #20]
        break;
 800c3b6:	e03b      	b.n	800c430 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800c3b8:	4b21      	ldr	r3, [pc, #132]	@ (800c440 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c3ba:	685b      	ldr	r3, [r3, #4]
 800c3bc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d108      	bne.n	800c3d6 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800c3c4:	4b1e      	ldr	r3, [pc, #120]	@ (800c440 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c3c6:	685b      	ldr	r3, [r3, #4]
 800c3c8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c3cc:	4a1d      	ldr	r2, [pc, #116]	@ (800c444 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800c3ce:	fbb2 f3f3 	udiv	r3, r2, r3
 800c3d2:	613b      	str	r3, [r7, #16]
 800c3d4:	e007      	b.n	800c3e6 <HAL_RCCEx_GetPeriphCLKFreq+0x216>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800c3d6:	4b1a      	ldr	r3, [pc, #104]	@ (800c440 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c3d8:	685b      	ldr	r3, [r3, #4]
 800c3da:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c3de:	4a1a      	ldr	r2, [pc, #104]	@ (800c448 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800c3e0:	fbb2 f3f3 	udiv	r3, r2, r3
 800c3e4:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 800c3e6:	4b16      	ldr	r3, [pc, #88]	@ (800c440 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c3e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c3ec:	0e1b      	lsrs	r3, r3, #24
 800c3ee:	f003 030f 	and.w	r3, r3, #15
 800c3f2:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 800c3f4:	4b12      	ldr	r3, [pc, #72]	@ (800c440 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c3f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c3fa:	099b      	lsrs	r3, r3, #6
 800c3fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c400:	693a      	ldr	r2, [r7, #16]
 800c402:	fb03 f202 	mul.w	r2, r3, r2
 800c406:	68fb      	ldr	r3, [r7, #12]
 800c408:	fbb2 f3f3 	udiv	r3, r2, r3
 800c40c:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800c40e:	4b0c      	ldr	r3, [pc, #48]	@ (800c440 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c410:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c414:	f003 031f 	and.w	r3, r3, #31
 800c418:	3301      	adds	r3, #1
 800c41a:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800c41c:	697a      	ldr	r2, [r7, #20]
 800c41e:	68fb      	ldr	r3, [r7, #12]
 800c420:	fbb2 f3f3 	udiv	r3, r2, r3
 800c424:	617b      	str	r3, [r7, #20]
        break;
 800c426:	e003      	b.n	800c430 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        frequency = EXTERNAL_CLOCK_VALUE;
 800c428:	4b08      	ldr	r3, [pc, #32]	@ (800c44c <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800c42a:	617b      	str	r3, [r7, #20]
        break;
 800c42c:	e000      	b.n	800c430 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        break;
 800c42e:	bf00      	nop
      }
    }
  }

  return frequency;
 800c430:	697b      	ldr	r3, [r7, #20]
}
 800c432:	4618      	mov	r0, r3
 800c434:	371c      	adds	r7, #28
 800c436:	46bd      	mov	sp, r7
 800c438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c43c:	4770      	bx	lr
 800c43e:	bf00      	nop
 800c440:	40023800 	.word	0x40023800
 800c444:	00f42400 	.word	0x00f42400
 800c448:	017d7840 	.word	0x017d7840
 800c44c:	00bb8000 	.word	0x00bb8000

0800c450 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800c450:	b580      	push	{r7, lr}
 800c452:	b084      	sub	sp, #16
 800c454:	af00      	add	r7, sp, #0
 800c456:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	d101      	bne.n	800c462 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800c45e:	2301      	movs	r3, #1
 800c460:	e071      	b.n	800c546 <HAL_RTC_Init+0xf6>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	7f5b      	ldrb	r3, [r3, #29]
 800c466:	b2db      	uxtb	r3, r3
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d105      	bne.n	800c478 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	2200      	movs	r2, #0
 800c470:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800c472:	6878      	ldr	r0, [r7, #4]
 800c474:	f7f6 f81e 	bl	80024b4 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	2202      	movs	r2, #2
 800c47c:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	68db      	ldr	r3, [r3, #12]
 800c484:	f003 0310 	and.w	r3, r3, #16
 800c488:	2b10      	cmp	r3, #16
 800c48a:	d053      	beq.n	800c534 <HAL_RTC_Init+0xe4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	681b      	ldr	r3, [r3, #0]
 800c490:	22ca      	movs	r2, #202	@ 0xca
 800c492:	625a      	str	r2, [r3, #36]	@ 0x24
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	681b      	ldr	r3, [r3, #0]
 800c498:	2253      	movs	r2, #83	@ 0x53
 800c49a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800c49c:	6878      	ldr	r0, [r7, #4]
 800c49e:	f000 fac7 	bl	800ca30 <RTC_EnterInitMode>
 800c4a2:	4603      	mov	r3, r0
 800c4a4:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800c4a6:	7bfb      	ldrb	r3, [r7, #15]
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	d12a      	bne.n	800c502 <HAL_RTC_Init+0xb2>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	681b      	ldr	r3, [r3, #0]
 800c4b0:	6899      	ldr	r1, [r3, #8]
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	681a      	ldr	r2, [r3, #0]
 800c4b6:	4b26      	ldr	r3, [pc, #152]	@ (800c550 <HAL_RTC_Init+0x100>)
 800c4b8:	400b      	ands	r3, r1
 800c4ba:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	681b      	ldr	r3, [r3, #0]
 800c4c0:	6899      	ldr	r1, [r3, #8]
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	685a      	ldr	r2, [r3, #4]
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	691b      	ldr	r3, [r3, #16]
 800c4ca:	431a      	orrs	r2, r3
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	695b      	ldr	r3, [r3, #20]
 800c4d0:	431a      	orrs	r2, r3
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	681b      	ldr	r3, [r3, #0]
 800c4d6:	430a      	orrs	r2, r1
 800c4d8:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	687a      	ldr	r2, [r7, #4]
 800c4e0:	68d2      	ldr	r2, [r2, #12]
 800c4e2:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	6919      	ldr	r1, [r3, #16]
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	689b      	ldr	r3, [r3, #8]
 800c4ee:	041a      	lsls	r2, r3, #16
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	681b      	ldr	r3, [r3, #0]
 800c4f4:	430a      	orrs	r2, r1
 800c4f6:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800c4f8:	6878      	ldr	r0, [r7, #4]
 800c4fa:	f000 fad0 	bl	800ca9e <RTC_ExitInitMode>
 800c4fe:	4603      	mov	r3, r0
 800c500:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800c502:	7bfb      	ldrb	r3, [r7, #15]
 800c504:	2b00      	cmp	r3, #0
 800c506:	d110      	bne.n	800c52a <HAL_RTC_Init+0xda>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	681b      	ldr	r3, [r3, #0]
 800c50c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	681b      	ldr	r3, [r3, #0]
 800c512:	f022 0208 	bic.w	r2, r2, #8
 800c516:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	699a      	ldr	r2, [r3, #24]
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	681b      	ldr	r3, [r3, #0]
 800c526:	430a      	orrs	r2, r1
 800c528:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	22ff      	movs	r2, #255	@ 0xff
 800c530:	625a      	str	r2, [r3, #36]	@ 0x24
 800c532:	e001      	b.n	800c538 <HAL_RTC_Init+0xe8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 800c534:	2300      	movs	r3, #0
 800c536:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800c538:	7bfb      	ldrb	r3, [r7, #15]
 800c53a:	2b00      	cmp	r3, #0
 800c53c:	d102      	bne.n	800c544 <HAL_RTC_Init+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	2201      	movs	r2, #1
 800c542:	775a      	strb	r2, [r3, #29]
  }

  return status;
 800c544:	7bfb      	ldrb	r3, [r7, #15]
}
 800c546:	4618      	mov	r0, r3
 800c548:	3710      	adds	r7, #16
 800c54a:	46bd      	mov	sp, r7
 800c54c:	bd80      	pop	{r7, pc}
 800c54e:	bf00      	nop
 800c550:	ff8fffbf 	.word	0xff8fffbf

0800c554 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800c554:	b590      	push	{r4, r7, lr}
 800c556:	b087      	sub	sp, #28
 800c558:	af00      	add	r7, sp, #0
 800c55a:	60f8      	str	r0, [r7, #12]
 800c55c:	60b9      	str	r1, [r7, #8]
 800c55e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800c560:	2300      	movs	r3, #0
 800c562:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	7f1b      	ldrb	r3, [r3, #28]
 800c568:	2b01      	cmp	r3, #1
 800c56a:	d101      	bne.n	800c570 <HAL_RTC_SetTime+0x1c>
 800c56c:	2302      	movs	r3, #2
 800c56e:	e085      	b.n	800c67c <HAL_RTC_SetTime+0x128>
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	2201      	movs	r2, #1
 800c574:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c576:	68fb      	ldr	r3, [r7, #12]
 800c578:	2202      	movs	r2, #2
 800c57a:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d126      	bne.n	800c5d0 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c582:	68fb      	ldr	r3, [r7, #12]
 800c584:	681b      	ldr	r3, [r3, #0]
 800c586:	689b      	ldr	r3, [r3, #8]
 800c588:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	d102      	bne.n	800c596 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800c590:	68bb      	ldr	r3, [r7, #8]
 800c592:	2200      	movs	r2, #0
 800c594:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c596:	68bb      	ldr	r3, [r7, #8]
 800c598:	781b      	ldrb	r3, [r3, #0]
 800c59a:	4618      	mov	r0, r3
 800c59c:	f000 faa4 	bl	800cae8 <RTC_ByteToBcd2>
 800c5a0:	4603      	mov	r3, r0
 800c5a2:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800c5a4:	68bb      	ldr	r3, [r7, #8]
 800c5a6:	785b      	ldrb	r3, [r3, #1]
 800c5a8:	4618      	mov	r0, r3
 800c5aa:	f000 fa9d 	bl	800cae8 <RTC_ByteToBcd2>
 800c5ae:	4603      	mov	r3, r0
 800c5b0:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c5b2:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800c5b4:	68bb      	ldr	r3, [r7, #8]
 800c5b6:	789b      	ldrb	r3, [r3, #2]
 800c5b8:	4618      	mov	r0, r3
 800c5ba:	f000 fa95 	bl	800cae8 <RTC_ByteToBcd2>
 800c5be:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800c5c0:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800c5c4:	68bb      	ldr	r3, [r7, #8]
 800c5c6:	78db      	ldrb	r3, [r3, #3]
 800c5c8:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c5ca:	4313      	orrs	r3, r2
 800c5cc:	617b      	str	r3, [r7, #20]
 800c5ce:	e018      	b.n	800c602 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c5d0:	68fb      	ldr	r3, [r7, #12]
 800c5d2:	681b      	ldr	r3, [r3, #0]
 800c5d4:	689b      	ldr	r3, [r3, #8]
 800c5d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	d102      	bne.n	800c5e4 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800c5de:	68bb      	ldr	r3, [r7, #8]
 800c5e0:	2200      	movs	r2, #0
 800c5e2:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800c5e4:	68bb      	ldr	r3, [r7, #8]
 800c5e6:	781b      	ldrb	r3, [r3, #0]
 800c5e8:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800c5ea:	68bb      	ldr	r3, [r7, #8]
 800c5ec:	785b      	ldrb	r3, [r3, #1]
 800c5ee:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800c5f0:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800c5f2:	68ba      	ldr	r2, [r7, #8]
 800c5f4:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800c5f6:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800c5f8:	68bb      	ldr	r3, [r7, #8]
 800c5fa:	78db      	ldrb	r3, [r3, #3]
 800c5fc:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800c5fe:	4313      	orrs	r3, r2
 800c600:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c602:	68fb      	ldr	r3, [r7, #12]
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	22ca      	movs	r2, #202	@ 0xca
 800c608:	625a      	str	r2, [r3, #36]	@ 0x24
 800c60a:	68fb      	ldr	r3, [r7, #12]
 800c60c:	681b      	ldr	r3, [r3, #0]
 800c60e:	2253      	movs	r2, #83	@ 0x53
 800c610:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800c612:	68f8      	ldr	r0, [r7, #12]
 800c614:	f000 fa0c 	bl	800ca30 <RTC_EnterInitMode>
 800c618:	4603      	mov	r3, r0
 800c61a:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800c61c:	7cfb      	ldrb	r3, [r7, #19]
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d11e      	bne.n	800c660 <HAL_RTC_SetTime+0x10c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800c622:	68fb      	ldr	r3, [r7, #12]
 800c624:	681a      	ldr	r2, [r3, #0]
 800c626:	6979      	ldr	r1, [r7, #20]
 800c628:	4b16      	ldr	r3, [pc, #88]	@ (800c684 <HAL_RTC_SetTime+0x130>)
 800c62a:	400b      	ands	r3, r1
 800c62c:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800c62e:	68fb      	ldr	r3, [r7, #12]
 800c630:	681b      	ldr	r3, [r3, #0]
 800c632:	689a      	ldr	r2, [r3, #8]
 800c634:	68fb      	ldr	r3, [r7, #12]
 800c636:	681b      	ldr	r3, [r3, #0]
 800c638:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800c63c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800c63e:	68fb      	ldr	r3, [r7, #12]
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	6899      	ldr	r1, [r3, #8]
 800c644:	68bb      	ldr	r3, [r7, #8]
 800c646:	68da      	ldr	r2, [r3, #12]
 800c648:	68bb      	ldr	r3, [r7, #8]
 800c64a:	691b      	ldr	r3, [r3, #16]
 800c64c:	431a      	orrs	r2, r3
 800c64e:	68fb      	ldr	r3, [r7, #12]
 800c650:	681b      	ldr	r3, [r3, #0]
 800c652:	430a      	orrs	r2, r1
 800c654:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800c656:	68f8      	ldr	r0, [r7, #12]
 800c658:	f000 fa21 	bl	800ca9e <RTC_ExitInitMode>
 800c65c:	4603      	mov	r3, r0
 800c65e:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800c660:	7cfb      	ldrb	r3, [r7, #19]
 800c662:	2b00      	cmp	r3, #0
 800c664:	d102      	bne.n	800c66c <HAL_RTC_SetTime+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800c666:	68fb      	ldr	r3, [r7, #12]
 800c668:	2201      	movs	r2, #1
 800c66a:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	681b      	ldr	r3, [r3, #0]
 800c670:	22ff      	movs	r2, #255	@ 0xff
 800c672:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c674:	68fb      	ldr	r3, [r7, #12]
 800c676:	2200      	movs	r2, #0
 800c678:	771a      	strb	r2, [r3, #28]

  return status;
 800c67a:	7cfb      	ldrb	r3, [r7, #19]
}
 800c67c:	4618      	mov	r0, r3
 800c67e:	371c      	adds	r7, #28
 800c680:	46bd      	mov	sp, r7
 800c682:	bd90      	pop	{r4, r7, pc}
 800c684:	007f7f7f 	.word	0x007f7f7f

0800c688 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800c688:	b590      	push	{r4, r7, lr}
 800c68a:	b087      	sub	sp, #28
 800c68c:	af00      	add	r7, sp, #0
 800c68e:	60f8      	str	r0, [r7, #12]
 800c690:	60b9      	str	r1, [r7, #8]
 800c692:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800c694:	2300      	movs	r3, #0
 800c696:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	7f1b      	ldrb	r3, [r3, #28]
 800c69c:	2b01      	cmp	r3, #1
 800c69e:	d101      	bne.n	800c6a4 <HAL_RTC_SetDate+0x1c>
 800c6a0:	2302      	movs	r3, #2
 800c6a2:	e06f      	b.n	800c784 <HAL_RTC_SetDate+0xfc>
 800c6a4:	68fb      	ldr	r3, [r7, #12]
 800c6a6:	2201      	movs	r2, #1
 800c6a8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	2202      	movs	r2, #2
 800c6ae:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	2b00      	cmp	r3, #0
 800c6b4:	d10e      	bne.n	800c6d4 <HAL_RTC_SetDate+0x4c>
 800c6b6:	68bb      	ldr	r3, [r7, #8]
 800c6b8:	785b      	ldrb	r3, [r3, #1]
 800c6ba:	f003 0310 	and.w	r3, r3, #16
 800c6be:	2b00      	cmp	r3, #0
 800c6c0:	d008      	beq.n	800c6d4 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800c6c2:	68bb      	ldr	r3, [r7, #8]
 800c6c4:	785b      	ldrb	r3, [r3, #1]
 800c6c6:	f023 0310 	bic.w	r3, r3, #16
 800c6ca:	b2db      	uxtb	r3, r3
 800c6cc:	330a      	adds	r3, #10
 800c6ce:	b2da      	uxtb	r2, r3
 800c6d0:	68bb      	ldr	r3, [r7, #8]
 800c6d2:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d11c      	bne.n	800c714 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800c6da:	68bb      	ldr	r3, [r7, #8]
 800c6dc:	78db      	ldrb	r3, [r3, #3]
 800c6de:	4618      	mov	r0, r3
 800c6e0:	f000 fa02 	bl	800cae8 <RTC_ByteToBcd2>
 800c6e4:	4603      	mov	r3, r0
 800c6e6:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800c6e8:	68bb      	ldr	r3, [r7, #8]
 800c6ea:	785b      	ldrb	r3, [r3, #1]
 800c6ec:	4618      	mov	r0, r3
 800c6ee:	f000 f9fb 	bl	800cae8 <RTC_ByteToBcd2>
 800c6f2:	4603      	mov	r3, r0
 800c6f4:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800c6f6:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800c6f8:	68bb      	ldr	r3, [r7, #8]
 800c6fa:	789b      	ldrb	r3, [r3, #2]
 800c6fc:	4618      	mov	r0, r3
 800c6fe:	f000 f9f3 	bl	800cae8 <RTC_ByteToBcd2>
 800c702:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800c704:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800c708:	68bb      	ldr	r3, [r7, #8]
 800c70a:	781b      	ldrb	r3, [r3, #0]
 800c70c:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800c70e:	4313      	orrs	r3, r2
 800c710:	617b      	str	r3, [r7, #20]
 800c712:	e00e      	b.n	800c732 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800c714:	68bb      	ldr	r3, [r7, #8]
 800c716:	78db      	ldrb	r3, [r3, #3]
 800c718:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800c71a:	68bb      	ldr	r3, [r7, #8]
 800c71c:	785b      	ldrb	r3, [r3, #1]
 800c71e:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800c720:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800c722:	68ba      	ldr	r2, [r7, #8]
 800c724:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800c726:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800c728:	68bb      	ldr	r3, [r7, #8]
 800c72a:	781b      	ldrb	r3, [r3, #0]
 800c72c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800c72e:	4313      	orrs	r3, r2
 800c730:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	681b      	ldr	r3, [r3, #0]
 800c736:	22ca      	movs	r2, #202	@ 0xca
 800c738:	625a      	str	r2, [r3, #36]	@ 0x24
 800c73a:	68fb      	ldr	r3, [r7, #12]
 800c73c:	681b      	ldr	r3, [r3, #0]
 800c73e:	2253      	movs	r2, #83	@ 0x53
 800c740:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800c742:	68f8      	ldr	r0, [r7, #12]
 800c744:	f000 f974 	bl	800ca30 <RTC_EnterInitMode>
 800c748:	4603      	mov	r3, r0
 800c74a:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800c74c:	7cfb      	ldrb	r3, [r7, #19]
 800c74e:	2b00      	cmp	r3, #0
 800c750:	d10a      	bne.n	800c768 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800c752:	68fb      	ldr	r3, [r7, #12]
 800c754:	681a      	ldr	r2, [r3, #0]
 800c756:	6979      	ldr	r1, [r7, #20]
 800c758:	4b0c      	ldr	r3, [pc, #48]	@ (800c78c <HAL_RTC_SetDate+0x104>)
 800c75a:	400b      	ands	r3, r1
 800c75c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800c75e:	68f8      	ldr	r0, [r7, #12]
 800c760:	f000 f99d 	bl	800ca9e <RTC_ExitInitMode>
 800c764:	4603      	mov	r3, r0
 800c766:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800c768:	7cfb      	ldrb	r3, [r7, #19]
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	d102      	bne.n	800c774 <HAL_RTC_SetDate+0xec>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800c76e:	68fb      	ldr	r3, [r7, #12]
 800c770:	2201      	movs	r2, #1
 800c772:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	681b      	ldr	r3, [r3, #0]
 800c778:	22ff      	movs	r2, #255	@ 0xff
 800c77a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c77c:	68fb      	ldr	r3, [r7, #12]
 800c77e:	2200      	movs	r2, #0
 800c780:	771a      	strb	r2, [r3, #28]

  return status;
 800c782:	7cfb      	ldrb	r3, [r7, #19]
}
 800c784:	4618      	mov	r0, r3
 800c786:	371c      	adds	r7, #28
 800c788:	46bd      	mov	sp, r7
 800c78a:	bd90      	pop	{r4, r7, pc}
 800c78c:	00ffff3f 	.word	0x00ffff3f

0800c790 <HAL_RTC_SetAlarm>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800c790:	b590      	push	{r4, r7, lr}
 800c792:	b089      	sub	sp, #36	@ 0x24
 800c794:	af00      	add	r7, sp, #0
 800c796:	60f8      	str	r0, [r7, #12]
 800c798:	60b9      	str	r1, [r7, #8]
 800c79a:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 800c79c:	2300      	movs	r3, #0
 800c79e:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U;
 800c7a0:	2300      	movs	r3, #0
 800c7a2:	61fb      	str	r3, [r7, #28]
  uint32_t subsecondtmpreg = 0U;
 800c7a4:	2300      	movs	r3, #0
 800c7a6:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	7f1b      	ldrb	r3, [r3, #28]
 800c7ac:	2b01      	cmp	r3, #1
 800c7ae:	d101      	bne.n	800c7b4 <HAL_RTC_SetAlarm+0x24>
 800c7b0:	2302      	movs	r3, #2
 800c7b2:	e113      	b.n	800c9dc <HAL_RTC_SetAlarm+0x24c>
 800c7b4:	68fb      	ldr	r3, [r7, #12]
 800c7b6:	2201      	movs	r2, #1
 800c7b8:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	2202      	movs	r2, #2
 800c7be:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	d137      	bne.n	800c836 <HAL_RTC_SetAlarm+0xa6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c7c6:	68fb      	ldr	r3, [r7, #12]
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	689b      	ldr	r3, [r3, #8]
 800c7cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d102      	bne.n	800c7da <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800c7d4:	68bb      	ldr	r3, [r7, #8]
 800c7d6:	2200      	movs	r2, #0
 800c7d8:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800c7da:	68bb      	ldr	r3, [r7, #8]
 800c7dc:	781b      	ldrb	r3, [r3, #0]
 800c7de:	4618      	mov	r0, r3
 800c7e0:	f000 f982 	bl	800cae8 <RTC_ByteToBcd2>
 800c7e4:	4603      	mov	r3, r0
 800c7e6:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800c7e8:	68bb      	ldr	r3, [r7, #8]
 800c7ea:	785b      	ldrb	r3, [r3, #1]
 800c7ec:	4618      	mov	r0, r3
 800c7ee:	f000 f97b 	bl	800cae8 <RTC_ByteToBcd2>
 800c7f2:	4603      	mov	r3, r0
 800c7f4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800c7f6:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800c7f8:	68bb      	ldr	r3, [r7, #8]
 800c7fa:	789b      	ldrb	r3, [r3, #2]
 800c7fc:	4618      	mov	r0, r3
 800c7fe:	f000 f973 	bl	800cae8 <RTC_ByteToBcd2>
 800c802:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800c804:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 800c808:	68bb      	ldr	r3, [r7, #8]
 800c80a:	78db      	ldrb	r3, [r3, #3]
 800c80c:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800c80e:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800c812:	68bb      	ldr	r3, [r7, #8]
 800c814:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c818:	4618      	mov	r0, r3
 800c81a:	f000 f965 	bl	800cae8 <RTC_ByteToBcd2>
 800c81e:	4603      	mov	r3, r0
 800c820:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 800c822:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 800c826:	68bb      	ldr	r3, [r7, #8]
 800c828:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800c82a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800c82c:	68bb      	ldr	r3, [r7, #8]
 800c82e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800c830:	4313      	orrs	r3, r2
 800c832:	61fb      	str	r3, [r7, #28]
 800c834:	e023      	b.n	800c87e <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c836:	68fb      	ldr	r3, [r7, #12]
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	689b      	ldr	r3, [r3, #8]
 800c83c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c840:	2b00      	cmp	r3, #0
 800c842:	d102      	bne.n	800c84a <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800c844:	68bb      	ldr	r3, [r7, #8]
 800c846:	2200      	movs	r2, #0
 800c848:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800c84a:	68bb      	ldr	r3, [r7, #8]
 800c84c:	781b      	ldrb	r3, [r3, #0]
 800c84e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800c850:	68bb      	ldr	r3, [r7, #8]
 800c852:	785b      	ldrb	r3, [r3, #1]
 800c854:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800c856:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800c858:	68ba      	ldr	r2, [r7, #8]
 800c85a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800c85c:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 800c85e:	68bb      	ldr	r3, [r7, #8]
 800c860:	78db      	ldrb	r3, [r3, #3]
 800c862:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800c864:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800c866:	68bb      	ldr	r3, [r7, #8]
 800c868:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c86c:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 800c86e:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 800c870:	68bb      	ldr	r3, [r7, #8]
 800c872:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800c874:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 800c876:	68bb      	ldr	r3, [r7, #8]
 800c878:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800c87a:	4313      	orrs	r3, r2
 800c87c:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800c87e:	68bb      	ldr	r3, [r7, #8]
 800c880:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 800c882:	68bb      	ldr	r3, [r7, #8]
 800c884:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800c886:	4313      	orrs	r3, r2
 800c888:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c88a:	68fb      	ldr	r3, [r7, #12]
 800c88c:	681b      	ldr	r3, [r3, #0]
 800c88e:	22ca      	movs	r2, #202	@ 0xca
 800c890:	625a      	str	r2, [r3, #36]	@ 0x24
 800c892:	68fb      	ldr	r3, [r7, #12]
 800c894:	681b      	ldr	r3, [r3, #0]
 800c896:	2253      	movs	r2, #83	@ 0x53
 800c898:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 800c89a:	68bb      	ldr	r3, [r7, #8]
 800c89c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c89e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c8a2:	d148      	bne.n	800c936 <HAL_RTC_SetAlarm+0x1a6>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800c8a4:	68fb      	ldr	r3, [r7, #12]
 800c8a6:	681b      	ldr	r3, [r3, #0]
 800c8a8:	689a      	ldr	r2, [r3, #8]
 800c8aa:	68fb      	ldr	r3, [r7, #12]
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800c8b2:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	681b      	ldr	r3, [r3, #0]
 800c8b8:	689a      	ldr	r2, [r3, #8]
 800c8ba:	68fb      	ldr	r3, [r7, #12]
 800c8bc:	681b      	ldr	r3, [r3, #0]
 800c8be:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c8c2:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800c8c4:	68fb      	ldr	r3, [r7, #12]
 800c8c6:	681b      	ldr	r3, [r3, #0]
 800c8c8:	68db      	ldr	r3, [r3, #12]
 800c8ca:	b2da      	uxtb	r2, r3
 800c8cc:	68fb      	ldr	r3, [r7, #12]
 800c8ce:	681b      	ldr	r3, [r3, #0]
 800c8d0:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 800c8d4:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800c8d6:	f7f8 fd89 	bl	80053ec <HAL_GetTick>
 800c8da:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800c8dc:	e013      	b.n	800c906 <HAL_RTC_SetAlarm+0x176>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800c8de:	f7f8 fd85 	bl	80053ec <HAL_GetTick>
 800c8e2:	4602      	mov	r2, r0
 800c8e4:	69bb      	ldr	r3, [r7, #24]
 800c8e6:	1ad3      	subs	r3, r2, r3
 800c8e8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c8ec:	d90b      	bls.n	800c906 <HAL_RTC_SetAlarm+0x176>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c8ee:	68fb      	ldr	r3, [r7, #12]
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	22ff      	movs	r2, #255	@ 0xff
 800c8f4:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c8f6:	68fb      	ldr	r3, [r7, #12]
 800c8f8:	2203      	movs	r2, #3
 800c8fa:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	2200      	movs	r2, #0
 800c900:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800c902:	2303      	movs	r3, #3
 800c904:	e06a      	b.n	800c9dc <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800c906:	68fb      	ldr	r3, [r7, #12]
 800c908:	681b      	ldr	r3, [r3, #0]
 800c90a:	68db      	ldr	r3, [r3, #12]
 800c90c:	f003 0301 	and.w	r3, r3, #1
 800c910:	2b00      	cmp	r3, #0
 800c912:	d0e4      	beq.n	800c8de <HAL_RTC_SetAlarm+0x14e>
      }
    }

    /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800c914:	68fb      	ldr	r3, [r7, #12]
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	69fa      	ldr	r2, [r7, #28]
 800c91a:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800c91c:	68fb      	ldr	r3, [r7, #12]
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	697a      	ldr	r2, [r7, #20]
 800c922:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800c924:	68fb      	ldr	r3, [r7, #12]
 800c926:	681b      	ldr	r3, [r3, #0]
 800c928:	689a      	ldr	r2, [r3, #8]
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c932:	609a      	str	r2, [r3, #8]
 800c934:	e047      	b.n	800c9c6 <HAL_RTC_SetAlarm+0x236>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800c936:	68fb      	ldr	r3, [r7, #12]
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	689a      	ldr	r2, [r3, #8]
 800c93c:	68fb      	ldr	r3, [r7, #12]
 800c93e:	681b      	ldr	r3, [r3, #0]
 800c940:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800c944:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 800c946:	68fb      	ldr	r3, [r7, #12]
 800c948:	681b      	ldr	r3, [r3, #0]
 800c94a:	689a      	ldr	r2, [r3, #8]
 800c94c:	68fb      	ldr	r3, [r7, #12]
 800c94e:	681b      	ldr	r3, [r3, #0]
 800c950:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c954:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800c956:	68fb      	ldr	r3, [r7, #12]
 800c958:	681b      	ldr	r3, [r3, #0]
 800c95a:	68db      	ldr	r3, [r3, #12]
 800c95c:	b2da      	uxtb	r2, r3
 800c95e:	68fb      	ldr	r3, [r7, #12]
 800c960:	681b      	ldr	r3, [r3, #0]
 800c962:	f462 7220 	orn	r2, r2, #640	@ 0x280
 800c966:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800c968:	f7f8 fd40 	bl	80053ec <HAL_GetTick>
 800c96c:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800c96e:	e013      	b.n	800c998 <HAL_RTC_SetAlarm+0x208>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800c970:	f7f8 fd3c 	bl	80053ec <HAL_GetTick>
 800c974:	4602      	mov	r2, r0
 800c976:	69bb      	ldr	r3, [r7, #24]
 800c978:	1ad3      	subs	r3, r2, r3
 800c97a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c97e:	d90b      	bls.n	800c998 <HAL_RTC_SetAlarm+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c980:	68fb      	ldr	r3, [r7, #12]
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	22ff      	movs	r2, #255	@ 0xff
 800c986:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c988:	68fb      	ldr	r3, [r7, #12]
 800c98a:	2203      	movs	r2, #3
 800c98c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800c98e:	68fb      	ldr	r3, [r7, #12]
 800c990:	2200      	movs	r2, #0
 800c992:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800c994:	2303      	movs	r3, #3
 800c996:	e021      	b.n	800c9dc <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800c998:	68fb      	ldr	r3, [r7, #12]
 800c99a:	681b      	ldr	r3, [r3, #0]
 800c99c:	68db      	ldr	r3, [r3, #12]
 800c99e:	f003 0302 	and.w	r3, r3, #2
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	d0e4      	beq.n	800c970 <HAL_RTC_SetAlarm+0x1e0>
      }
    }

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800c9a6:	68fb      	ldr	r3, [r7, #12]
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	69fa      	ldr	r2, [r7, #28]
 800c9ac:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800c9ae:	68fb      	ldr	r3, [r7, #12]
 800c9b0:	681b      	ldr	r3, [r3, #0]
 800c9b2:	697a      	ldr	r2, [r7, #20]
 800c9b4:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800c9b6:	68fb      	ldr	r3, [r7, #12]
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	689a      	ldr	r2, [r3, #8]
 800c9bc:	68fb      	ldr	r3, [r7, #12]
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c9c4:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c9c6:	68fb      	ldr	r3, [r7, #12]
 800c9c8:	681b      	ldr	r3, [r3, #0]
 800c9ca:	22ff      	movs	r2, #255	@ 0xff
 800c9cc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800c9ce:	68fb      	ldr	r3, [r7, #12]
 800c9d0:	2201      	movs	r2, #1
 800c9d2:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c9d4:	68fb      	ldr	r3, [r7, #12]
 800c9d6:	2200      	movs	r2, #0
 800c9d8:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800c9da:	2300      	movs	r3, #0
}
 800c9dc:	4618      	mov	r0, r3
 800c9de:	3724      	adds	r7, #36	@ 0x24
 800c9e0:	46bd      	mov	sp, r7
 800c9e2:	bd90      	pop	{r4, r7, pc}

0800c9e4 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800c9e4:	b580      	push	{r7, lr}
 800c9e6:	b084      	sub	sp, #16
 800c9e8:	af00      	add	r7, sp, #0
 800c9ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800c9ec:	2300      	movs	r3, #0
 800c9ee:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	681b      	ldr	r3, [r3, #0]
 800c9f4:	4a0d      	ldr	r2, [pc, #52]	@ (800ca2c <HAL_RTC_WaitForSynchro+0x48>)
 800c9f6:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800c9f8:	f7f8 fcf8 	bl	80053ec <HAL_GetTick>
 800c9fc:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800c9fe:	e009      	b.n	800ca14 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800ca00:	f7f8 fcf4 	bl	80053ec <HAL_GetTick>
 800ca04:	4602      	mov	r2, r0
 800ca06:	68fb      	ldr	r3, [r7, #12]
 800ca08:	1ad3      	subs	r3, r2, r3
 800ca0a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ca0e:	d901      	bls.n	800ca14 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800ca10:	2303      	movs	r3, #3
 800ca12:	e007      	b.n	800ca24 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	681b      	ldr	r3, [r3, #0]
 800ca18:	68db      	ldr	r3, [r3, #12]
 800ca1a:	f003 0320 	and.w	r3, r3, #32
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	d0ee      	beq.n	800ca00 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800ca22:	2300      	movs	r3, #0
}
 800ca24:	4618      	mov	r0, r3
 800ca26:	3710      	adds	r7, #16
 800ca28:	46bd      	mov	sp, r7
 800ca2a:	bd80      	pop	{r7, pc}
 800ca2c:	0001ff5f 	.word	0x0001ff5f

0800ca30 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800ca30:	b580      	push	{r7, lr}
 800ca32:	b084      	sub	sp, #16
 800ca34:	af00      	add	r7, sp, #0
 800ca36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800ca38:	2300      	movs	r3, #0
 800ca3a:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800ca3c:	2300      	movs	r3, #0
 800ca3e:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	681b      	ldr	r3, [r3, #0]
 800ca44:	68db      	ldr	r3, [r3, #12]
 800ca46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	d122      	bne.n	800ca94 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	681b      	ldr	r3, [r3, #0]
 800ca52:	68da      	ldr	r2, [r3, #12]
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800ca5c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800ca5e:	f7f8 fcc5 	bl	80053ec <HAL_GetTick>
 800ca62:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800ca64:	e00c      	b.n	800ca80 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800ca66:	f7f8 fcc1 	bl	80053ec <HAL_GetTick>
 800ca6a:	4602      	mov	r2, r0
 800ca6c:	68bb      	ldr	r3, [r7, #8]
 800ca6e:	1ad3      	subs	r3, r2, r3
 800ca70:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ca74:	d904      	bls.n	800ca80 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	2204      	movs	r2, #4
 800ca7a:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800ca7c:	2301      	movs	r3, #1
 800ca7e:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	681b      	ldr	r3, [r3, #0]
 800ca84:	68db      	ldr	r3, [r3, #12]
 800ca86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d102      	bne.n	800ca94 <RTC_EnterInitMode+0x64>
 800ca8e:	7bfb      	ldrb	r3, [r7, #15]
 800ca90:	2b01      	cmp	r3, #1
 800ca92:	d1e8      	bne.n	800ca66 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800ca94:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca96:	4618      	mov	r0, r3
 800ca98:	3710      	adds	r7, #16
 800ca9a:	46bd      	mov	sp, r7
 800ca9c:	bd80      	pop	{r7, pc}

0800ca9e <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800ca9e:	b580      	push	{r7, lr}
 800caa0:	b084      	sub	sp, #16
 800caa2:	af00      	add	r7, sp, #0
 800caa4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800caa6:	2300      	movs	r3, #0
 800caa8:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	681b      	ldr	r3, [r3, #0]
 800caae:	68da      	ldr	r2, [r3, #12]
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	681b      	ldr	r3, [r3, #0]
 800cab4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800cab8:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	681b      	ldr	r3, [r3, #0]
 800cabe:	689b      	ldr	r3, [r3, #8]
 800cac0:	f003 0320 	and.w	r3, r3, #32
 800cac4:	2b00      	cmp	r3, #0
 800cac6:	d10a      	bne.n	800cade <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800cac8:	6878      	ldr	r0, [r7, #4]
 800caca:	f7ff ff8b 	bl	800c9e4 <HAL_RTC_WaitForSynchro>
 800cace:	4603      	mov	r3, r0
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	d004      	beq.n	800cade <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	2204      	movs	r2, #4
 800cad8:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800cada:	2301      	movs	r3, #1
 800cadc:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800cade:	7bfb      	ldrb	r3, [r7, #15]
}
 800cae0:	4618      	mov	r0, r3
 800cae2:	3710      	adds	r7, #16
 800cae4:	46bd      	mov	sp, r7
 800cae6:	bd80      	pop	{r7, pc}

0800cae8 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800cae8:	b480      	push	{r7}
 800caea:	b085      	sub	sp, #20
 800caec:	af00      	add	r7, sp, #0
 800caee:	4603      	mov	r3, r0
 800caf0:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800caf2:	2300      	movs	r3, #0
 800caf4:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800caf6:	e005      	b.n	800cb04 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800caf8:	68fb      	ldr	r3, [r7, #12]
 800cafa:	3301      	adds	r3, #1
 800cafc:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800cafe:	79fb      	ldrb	r3, [r7, #7]
 800cb00:	3b0a      	subs	r3, #10
 800cb02:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 800cb04:	79fb      	ldrb	r3, [r7, #7]
 800cb06:	2b09      	cmp	r3, #9
 800cb08:	d8f6      	bhi.n	800caf8 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800cb0a:	68fb      	ldr	r3, [r7, #12]
 800cb0c:	b2db      	uxtb	r3, r3
 800cb0e:	011b      	lsls	r3, r3, #4
 800cb10:	b2da      	uxtb	r2, r3
 800cb12:	79fb      	ldrb	r3, [r7, #7]
 800cb14:	4313      	orrs	r3, r2
 800cb16:	b2db      	uxtb	r3, r3
}
 800cb18:	4618      	mov	r0, r3
 800cb1a:	3714      	adds	r7, #20
 800cb1c:	46bd      	mov	sp, r7
 800cb1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb22:	4770      	bx	lr

0800cb24 <HAL_RTCEx_SetTimeStamp>:
  *             @arg RTC_TIMESTAMPPIN_POS1: PI8 is selected as RTC Timestamp Pin.
  *             @arg RTC_TIMESTAMPPIN_POS2: PC1 is selected as RTC Timestamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t RTC_TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 800cb24:	b480      	push	{r7}
 800cb26:	b087      	sub	sp, #28
 800cb28:	af00      	add	r7, sp, #0
 800cb2a:	60f8      	str	r0, [r7, #12]
 800cb2c:	60b9      	str	r1, [r7, #8]
 800cb2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800cb30:	2300      	movs	r3, #0
 800cb32:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(RTC_TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	7f1b      	ldrb	r3, [r3, #28]
 800cb38:	2b01      	cmp	r3, #1
 800cb3a:	d101      	bne.n	800cb40 <HAL_RTCEx_SetTimeStamp+0x1c>
 800cb3c:	2302      	movs	r3, #2
 800cb3e:	e050      	b.n	800cbe2 <HAL_RTCEx_SetTimeStamp+0xbe>
 800cb40:	68fb      	ldr	r3, [r7, #12]
 800cb42:	2201      	movs	r2, #1
 800cb44:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800cb46:	68fb      	ldr	r3, [r7, #12]
 800cb48:	2202      	movs	r2, #2
 800cb4a:	775a      	strb	r2, [r3, #29]

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	681b      	ldr	r3, [r3, #0]
 800cb50:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800cb52:	68fb      	ldr	r3, [r7, #12]
 800cb54:	681b      	ldr	r3, [r3, #0]
 800cb56:	f022 0206 	bic.w	r2, r2, #6
 800cb5a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	681b      	ldr	r3, [r3, #0]
 800cb60:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800cb62:	68fb      	ldr	r3, [r7, #12]
 800cb64:	681b      	ldr	r3, [r3, #0]
 800cb66:	687a      	ldr	r2, [r7, #4]
 800cb68:	430a      	orrs	r2, r1
 800cb6a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 800cb6c:	68fb      	ldr	r3, [r7, #12]
 800cb6e:	681b      	ldr	r3, [r3, #0]
 800cb70:	689a      	ldr	r2, [r3, #8]
 800cb72:	4b1f      	ldr	r3, [pc, #124]	@ (800cbf0 <HAL_RTCEx_SetTimeStamp+0xcc>)
 800cb74:	4013      	ands	r3, r2
 800cb76:	617b      	str	r3, [r7, #20]

  /* Configure the Timestamp TSEDGE bit */
  tmpreg |= RTC_TimeStampEdge;
 800cb78:	697a      	ldr	r2, [r7, #20]
 800cb7a:	68bb      	ldr	r3, [r7, #8]
 800cb7c:	4313      	orrs	r3, r2
 800cb7e:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	22ca      	movs	r2, #202	@ 0xca
 800cb86:	625a      	str	r2, [r3, #36]	@ 0x24
 800cb88:	68fb      	ldr	r3, [r7, #12]
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	2253      	movs	r2, #83	@ 0x53
 800cb8e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Copy the desired configuration into the CR register */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 800cb90:	68fb      	ldr	r3, [r7, #12]
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	697a      	ldr	r2, [r7, #20]
 800cb96:	609a      	str	r2, [r3, #8]

  /* Clear RTC Timestamp flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSF);
 800cb98:	68fb      	ldr	r3, [r7, #12]
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	68db      	ldr	r3, [r3, #12]
 800cb9e:	b2da      	uxtb	r2, r3
 800cba0:	68fb      	ldr	r3, [r7, #12]
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	f462 6208 	orn	r2, r2, #2176	@ 0x880
 800cba8:	60da      	str	r2, [r3, #12]

  /* Clear RTC Timestamp overrun Flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSOVF);
 800cbaa:	68fb      	ldr	r3, [r7, #12]
 800cbac:	681b      	ldr	r3, [r3, #0]
 800cbae:	68db      	ldr	r3, [r3, #12]
 800cbb0:	b2da      	uxtb	r2, r3
 800cbb2:	68fb      	ldr	r3, [r7, #12]
 800cbb4:	681b      	ldr	r3, [r3, #0]
 800cbb6:	f462 5284 	orn	r2, r2, #4224	@ 0x1080
 800cbba:	60da      	str	r2, [r3, #12]

  /* Enable the Timestamp saving */
  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 800cbbc:	68fb      	ldr	r3, [r7, #12]
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	689a      	ldr	r2, [r3, #8]
 800cbc2:	68fb      	ldr	r3, [r7, #12]
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800cbca:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	681b      	ldr	r3, [r3, #0]
 800cbd0:	22ff      	movs	r2, #255	@ 0xff
 800cbd2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	2201      	movs	r2, #1
 800cbd8:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800cbda:	68fb      	ldr	r3, [r7, #12]
 800cbdc:	2200      	movs	r2, #0
 800cbde:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800cbe0:	2300      	movs	r3, #0
}
 800cbe2:	4618      	mov	r0, r3
 800cbe4:	371c      	adds	r7, #28
 800cbe6:	46bd      	mov	sp, r7
 800cbe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbec:	4770      	bx	lr
 800cbee:	bf00      	nop
 800cbf0:	fffff7f7 	.word	0xfffff7f7

0800cbf4 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800cbf4:	b580      	push	{r7, lr}
 800cbf6:	b086      	sub	sp, #24
 800cbf8:	af00      	add	r7, sp, #0
 800cbfa:	60f8      	str	r0, [r7, #12]
 800cbfc:	60b9      	str	r1, [r7, #8]
 800cbfe:	607a      	str	r2, [r7, #4]
 800cc00:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800cc02:	2300      	movs	r3, #0
 800cc04:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 800cc06:	68bb      	ldr	r3, [r7, #8]
 800cc08:	2b02      	cmp	r3, #2
 800cc0a:	d904      	bls.n	800cc16 <HAL_SAI_InitProtocol+0x22>
 800cc0c:	68bb      	ldr	r3, [r7, #8]
 800cc0e:	3b03      	subs	r3, #3
 800cc10:	2b01      	cmp	r3, #1
 800cc12:	d812      	bhi.n	800cc3a <HAL_SAI_InitProtocol+0x46>
 800cc14:	e008      	b.n	800cc28 <HAL_SAI_InitProtocol+0x34>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800cc16:	683b      	ldr	r3, [r7, #0]
 800cc18:	687a      	ldr	r2, [r7, #4]
 800cc1a:	68b9      	ldr	r1, [r7, #8]
 800cc1c:	68f8      	ldr	r0, [r7, #12]
 800cc1e:	f000 fb1d 	bl	800d25c <SAI_InitI2S>
 800cc22:	4603      	mov	r3, r0
 800cc24:	75fb      	strb	r3, [r7, #23]
      break;
 800cc26:	e00b      	b.n	800cc40 <HAL_SAI_InitProtocol+0x4c>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 800cc28:	683b      	ldr	r3, [r7, #0]
 800cc2a:	687a      	ldr	r2, [r7, #4]
 800cc2c:	68b9      	ldr	r1, [r7, #8]
 800cc2e:	68f8      	ldr	r0, [r7, #12]
 800cc30:	f000 fbc2 	bl	800d3b8 <SAI_InitPCM>
 800cc34:	4603      	mov	r3, r0
 800cc36:	75fb      	strb	r3, [r7, #23]
      break;
 800cc38:	e002      	b.n	800cc40 <HAL_SAI_InitProtocol+0x4c>
    default :
      status = HAL_ERROR;
 800cc3a:	2301      	movs	r3, #1
 800cc3c:	75fb      	strb	r3, [r7, #23]
      break;
 800cc3e:	bf00      	nop
  }

  if (status == HAL_OK)
 800cc40:	7dfb      	ldrb	r3, [r7, #23]
 800cc42:	2b00      	cmp	r3, #0
 800cc44:	d104      	bne.n	800cc50 <HAL_SAI_InitProtocol+0x5c>
  {
    status = HAL_SAI_Init(hsai);
 800cc46:	68f8      	ldr	r0, [r7, #12]
 800cc48:	f000 f808 	bl	800cc5c <HAL_SAI_Init>
 800cc4c:	4603      	mov	r3, r0
 800cc4e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800cc50:	7dfb      	ldrb	r3, [r7, #23]
}
 800cc52:	4618      	mov	r0, r3
 800cc54:	3718      	adds	r7, #24
 800cc56:	46bd      	mov	sp, r7
 800cc58:	bd80      	pop	{r7, pc}
	...

0800cc5c <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800cc5c:	b580      	push	{r7, lr}
 800cc5e:	b088      	sub	sp, #32
 800cc60:	af00      	add	r7, sp, #0
 800cc62:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 800cc64:	2300      	movs	r3, #0
 800cc66:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits = 0;
 800cc68:	2300      	movs	r3, #0
 800cc6a:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 800cc6c:	2300      	movs	r3, #0
 800cc6e:	617b      	str	r3, [r7, #20]

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	2b00      	cmp	r3, #0
 800cc74:	d101      	bne.n	800cc7a <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 800cc76:	2301      	movs	r3, #1
 800cc78:	e156      	b.n	800cf28 <HAL_SAI_Init+0x2cc>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  if (hsai->State == HAL_SAI_STATE_RESET)
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800cc80:	b2db      	uxtb	r3, r3
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d106      	bne.n	800cc94 <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	2200      	movs	r2, #0
 800cc8a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800cc8e:	6878      	ldr	r0, [r7, #4]
 800cc90:	f7f6 f824 	bl	8002cdc <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	2202      	movs	r2, #2
 800cc98:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 800cc9c:	6878      	ldr	r0, [r7, #4]
 800cc9e:	f000 fc41 	bl	800d524 <SAI_Disable>

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	68db      	ldr	r3, [r3, #12]
 800cca6:	2b02      	cmp	r3, #2
 800cca8:	d00c      	beq.n	800ccc4 <HAL_SAI_Init+0x68>
 800ccaa:	2b02      	cmp	r3, #2
 800ccac:	d80d      	bhi.n	800ccca <HAL_SAI_Init+0x6e>
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	d002      	beq.n	800ccb8 <HAL_SAI_Init+0x5c>
 800ccb2:	2b01      	cmp	r3, #1
 800ccb4:	d003      	beq.n	800ccbe <HAL_SAI_Init+0x62>
      break;
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
      break;
    default:
      break;
 800ccb6:	e008      	b.n	800ccca <HAL_SAI_Init+0x6e>
      tmpregisterGCR = 0;
 800ccb8:	2300      	movs	r3, #0
 800ccba:	61fb      	str	r3, [r7, #28]
      break;
 800ccbc:	e006      	b.n	800cccc <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800ccbe:	2310      	movs	r3, #16
 800ccc0:	61fb      	str	r3, [r7, #28]
      break;
 800ccc2:	e003      	b.n	800cccc <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800ccc4:	2320      	movs	r3, #32
 800ccc6:	61fb      	str	r3, [r7, #28]
      break;
 800ccc8:	e000      	b.n	800cccc <HAL_SAI_Init+0x70>
      break;
 800ccca:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	689b      	ldr	r3, [r3, #8]
 800ccd0:	2b03      	cmp	r3, #3
 800ccd2:	d81e      	bhi.n	800cd12 <HAL_SAI_Init+0xb6>
 800ccd4:	a201      	add	r2, pc, #4	@ (adr r2, 800ccdc <HAL_SAI_Init+0x80>)
 800ccd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ccda:	bf00      	nop
 800ccdc:	0800cced 	.word	0x0800cced
 800cce0:	0800ccf3 	.word	0x0800ccf3
 800cce4:	0800ccfb 	.word	0x0800ccfb
 800cce8:	0800cd03 	.word	0x0800cd03
  {
    case SAI_ASYNCHRONOUS :
    {
      syncen_bits = 0;
 800ccec:	2300      	movs	r3, #0
 800ccee:	617b      	str	r3, [r7, #20]
    }
    break;
 800ccf0:	e010      	b.n	800cd14 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
    {
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800ccf2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ccf6:	617b      	str	r3, [r7, #20]
    }
    break;
 800ccf8:	e00c      	b.n	800cd14 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800ccfa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ccfe:	617b      	str	r3, [r7, #20]
    }
    break;
 800cd00:	e008      	b.n	800cd14 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800cd02:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800cd06:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800cd08:	69fb      	ldr	r3, [r7, #28]
 800cd0a:	f043 0301 	orr.w	r3, r3, #1
 800cd0e:	61fb      	str	r3, [r7, #28]
    }
    break;
 800cd10:	e000      	b.n	800cd14 <HAL_SAI_Init+0xb8>
    default:
      break;
 800cd12:	bf00      	nop
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	681b      	ldr	r3, [r3, #0]
 800cd18:	4a85      	ldr	r2, [pc, #532]	@ (800cf30 <HAL_SAI_Init+0x2d4>)
 800cd1a:	4293      	cmp	r3, r2
 800cd1c:	d004      	beq.n	800cd28 <HAL_SAI_Init+0xcc>
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	681b      	ldr	r3, [r3, #0]
 800cd22:	4a84      	ldr	r2, [pc, #528]	@ (800cf34 <HAL_SAI_Init+0x2d8>)
 800cd24:	4293      	cmp	r3, r2
 800cd26:	d103      	bne.n	800cd30 <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 800cd28:	4a83      	ldr	r2, [pc, #524]	@ (800cf38 <HAL_SAI_Init+0x2dc>)
 800cd2a:	69fb      	ldr	r3, [r7, #28]
 800cd2c:	6013      	str	r3, [r2, #0]
 800cd2e:	e002      	b.n	800cd36 <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 800cd30:	4a82      	ldr	r2, [pc, #520]	@ (800cf3c <HAL_SAI_Init+0x2e0>)
 800cd32:	69fb      	ldr	r3, [r7, #28]
 800cd34:	6013      	str	r3, [r2, #0]
  }

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	69db      	ldr	r3, [r3, #28]
 800cd3a:	2b00      	cmp	r3, #0
 800cd3c:	d04c      	beq.n	800cdd8 <HAL_SAI_Init+0x17c>
  {
    uint32_t freq = 0;
 800cd3e:	2300      	movs	r3, #0
 800cd40:	613b      	str	r3, [r7, #16]
    uint32_t tmpval;

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	681b      	ldr	r3, [r3, #0]
 800cd46:	4a7a      	ldr	r2, [pc, #488]	@ (800cf30 <HAL_SAI_Init+0x2d4>)
 800cd48:	4293      	cmp	r3, r2
 800cd4a:	d004      	beq.n	800cd56 <HAL_SAI_Init+0xfa>
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	4a78      	ldr	r2, [pc, #480]	@ (800cf34 <HAL_SAI_Init+0x2d8>)
 800cd52:	4293      	cmp	r3, r2
 800cd54:	d104      	bne.n	800cd60 <HAL_SAI_Init+0x104>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800cd56:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800cd5a:	f7ff fa39 	bl	800c1d0 <HAL_RCCEx_GetPeriphCLKFreq>
 800cd5e:	6138      	str	r0, [r7, #16]
    }
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	681b      	ldr	r3, [r3, #0]
 800cd64:	4a76      	ldr	r2, [pc, #472]	@ (800cf40 <HAL_SAI_Init+0x2e4>)
 800cd66:	4293      	cmp	r3, r2
 800cd68:	d004      	beq.n	800cd74 <HAL_SAI_Init+0x118>
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	681b      	ldr	r3, [r3, #0]
 800cd6e:	4a75      	ldr	r2, [pc, #468]	@ (800cf44 <HAL_SAI_Init+0x2e8>)
 800cd70:	4293      	cmp	r3, r2
 800cd72:	d104      	bne.n	800cd7e <HAL_SAI_Init+0x122>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800cd74:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800cd78:	f7ff fa2a 	bl	800c1d0 <HAL_RCCEx_GetPeriphCLKFreq>
 800cd7c:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 800cd7e:	693a      	ldr	r2, [r7, #16]
 800cd80:	4613      	mov	r3, r2
 800cd82:	009b      	lsls	r3, r3, #2
 800cd84:	4413      	add	r3, r2
 800cd86:	005b      	lsls	r3, r3, #1
 800cd88:	461a      	mov	r2, r3
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	69db      	ldr	r3, [r3, #28]
 800cd8e:	025b      	lsls	r3, r3, #9
 800cd90:	fbb2 f3f3 	udiv	r3, r2, r3
 800cd94:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	4a6b      	ldr	r2, [pc, #428]	@ (800cf48 <HAL_SAI_Init+0x2ec>)
 800cd9a:	fba2 2303 	umull	r2, r3, r2, r3
 800cd9e:	08da      	lsrs	r2, r3, #3
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10) > 8)
 800cda4:	68f9      	ldr	r1, [r7, #12]
 800cda6:	4b68      	ldr	r3, [pc, #416]	@ (800cf48 <HAL_SAI_Init+0x2ec>)
 800cda8:	fba3 2301 	umull	r2, r3, r3, r1
 800cdac:	08da      	lsrs	r2, r3, #3
 800cdae:	4613      	mov	r3, r2
 800cdb0:	009b      	lsls	r3, r3, #2
 800cdb2:	4413      	add	r3, r2
 800cdb4:	005b      	lsls	r3, r3, #1
 800cdb6:	1aca      	subs	r2, r1, r3
 800cdb8:	2a08      	cmp	r2, #8
 800cdba:	d904      	bls.n	800cdc6 <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv += 1;
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	6a1b      	ldr	r3, [r3, #32]
 800cdc0:	1c5a      	adds	r2, r3, #1
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	621a      	str	r2, [r3, #32]
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cdca:	2b04      	cmp	r3, #4
 800cdcc:	d104      	bne.n	800cdd8 <HAL_SAI_Init+0x17c>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	6a1b      	ldr	r3, [r3, #32]
 800cdd2:	085a      	lsrs	r2, r3, #1
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	685b      	ldr	r3, [r3, #4]
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	d003      	beq.n	800cde8 <HAL_SAI_Init+0x18c>
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	685b      	ldr	r3, [r3, #4]
 800cde4:	2b02      	cmp	r3, #2
 800cde6:	d109      	bne.n	800cdfc <HAL_SAI_Init+0x1a0>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cdec:	2b01      	cmp	r3, #1
 800cdee:	d101      	bne.n	800cdf4 <HAL_SAI_Init+0x198>
 800cdf0:	2300      	movs	r3, #0
 800cdf2:	e001      	b.n	800cdf8 <HAL_SAI_Init+0x19c>
 800cdf4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800cdf8:	61bb      	str	r3, [r7, #24]
 800cdfa:	e008      	b.n	800ce0e <HAL_SAI_Init+0x1b2>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ce00:	2b01      	cmp	r3, #1
 800ce02:	d102      	bne.n	800ce0a <HAL_SAI_Init+0x1ae>
 800ce04:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ce08:	e000      	b.n	800ce0c <HAL_SAI_Init+0x1b0>
 800ce0a:	2300      	movs	r3, #0
 800ce0c:	61bb      	str	r3, [r7, #24]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	6819      	ldr	r1, [r3, #0]
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	681a      	ldr	r2, [r3, #0]
 800ce18:	4b4c      	ldr	r3, [pc, #304]	@ (800cf4c <HAL_SAI_Init+0x2f0>)
 800ce1a:	400b      	ands	r3, r1
 800ce1c:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	6819      	ldr	r1, [r3, #0]
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	685a      	ldr	r2, [r3, #4]
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ce2c:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800ce32:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ce38:	431a      	orrs	r2, r3
 800ce3a:	69bb      	ldr	r3, [r7, #24]
 800ce3c:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                               \
 800ce3e:	697b      	ldr	r3, [r7, #20]
 800ce40:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                               \
 800ce46:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	691b      	ldr	r3, [r3, #16]
 800ce4c:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800ce52:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	6a1b      	ldr	r3, [r3, #32]
 800ce58:	051b      	lsls	r3, r3, #20
 800ce5a:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	681b      	ldr	r3, [r3, #0]
 800ce60:	430a      	orrs	r2, r1
 800ce62:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	681b      	ldr	r3, [r3, #0]
 800ce68:	6859      	ldr	r1, [r3, #4]
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	681a      	ldr	r2, [r3, #0]
 800ce6e:	4b38      	ldr	r3, [pc, #224]	@ (800cf50 <HAL_SAI_Init+0x2f4>)
 800ce70:	400b      	ands	r3, r1
 800ce72:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	681b      	ldr	r3, [r3, #0]
 800ce78:	6859      	ldr	r1, [r3, #4]
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	699a      	ldr	r2, [r3, #24]
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ce82:	431a      	orrs	r2, r3
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce88:	431a      	orrs	r2, r3
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	430a      	orrs	r2, r1
 800ce90:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	681b      	ldr	r3, [r3, #0]
 800ce96:	6899      	ldr	r1, [r3, #8]
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	681a      	ldr	r2, [r3, #0]
 800ce9c:	4b2d      	ldr	r3, [pc, #180]	@ (800cf54 <HAL_SAI_Init+0x2f8>)
 800ce9e:	400b      	ands	r3, r1
 800cea0:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	6899      	ldr	r1, [r3, #8]
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ceac:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800ceb2:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 800ceb8:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 800cebe:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cec4:	3b01      	subs	r3, #1
 800cec6:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800cec8:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	681b      	ldr	r3, [r3, #0]
 800cece:	430a      	orrs	r2, r1
 800ced0:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	681b      	ldr	r3, [r3, #0]
 800ced6:	68d9      	ldr	r1, [r3, #12]
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	681a      	ldr	r2, [r3, #0]
 800cedc:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800cee0:	400b      	ands	r3, r1
 800cee2:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	681b      	ldr	r3, [r3, #0]
 800cee8:	68d9      	ldr	r1, [r3, #12]
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cef2:	431a      	orrs	r2, r3
                            | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cef8:	041b      	lsls	r3, r3, #16
 800cefa:	431a      	orrs	r2, r3
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cf00:	3b01      	subs	r3, #1
 800cf02:	021b      	lsls	r3, r3, #8
 800cf04:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	681b      	ldr	r3, [r3, #0]
 800cf0a:	430a      	orrs	r2, r1
 800cf0c:	60da      	str	r2, [r3, #12]

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800cf0e:	687b      	ldr	r3, [r7, #4]
 800cf10:	2200      	movs	r2, #0
 800cf12:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	2201      	movs	r2, #1
 800cf1a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	2200      	movs	r2, #0
 800cf22:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 800cf26:	2300      	movs	r3, #0
}
 800cf28:	4618      	mov	r0, r3
 800cf2a:	3720      	adds	r7, #32
 800cf2c:	46bd      	mov	sp, r7
 800cf2e:	bd80      	pop	{r7, pc}
 800cf30:	40015804 	.word	0x40015804
 800cf34:	40015824 	.word	0x40015824
 800cf38:	40015800 	.word	0x40015800
 800cf3c:	40015c00 	.word	0x40015c00
 800cf40:	40015c04 	.word	0x40015c04
 800cf44:	40015c24 	.word	0x40015c24
 800cf48:	cccccccd 	.word	0xcccccccd
 800cf4c:	ff05c010 	.word	0xff05c010
 800cf50:	ffff1ff0 	.word	0xffff1ff0
 800cf54:	fff88000 	.word	0xfff88000

0800cf58 <HAL_SAI_DeInit>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_DeInit(SAI_HandleTypeDef *hsai)
{
 800cf58:	b580      	push	{r7, lr}
 800cf5a:	b082      	sub	sp, #8
 800cf5c:	af00      	add	r7, sp, #0
 800cf5e:	6078      	str	r0, [r7, #4]
  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	2b00      	cmp	r3, #0
 800cf64:	d101      	bne.n	800cf6a <HAL_SAI_DeInit+0x12>
  {
    return HAL_ERROR;
 800cf66:	2301      	movs	r3, #1
 800cf68:	e027      	b.n	800cfba <HAL_SAI_DeInit+0x62>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	2202      	movs	r2, #2
 800cf6e:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	681b      	ldr	r3, [r3, #0]
 800cf76:	2200      	movs	r2, #0
 800cf78:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	681b      	ldr	r3, [r3, #0]
 800cf7e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800cf82:	619a      	str	r2, [r3, #24]

  /* Disable the SAI */
  SAI_Disable(hsai);
 800cf84:	6878      	ldr	r0, [r7, #4]
 800cf86:	f000 facd 	bl	800d524 <SAI_Disable>

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	681b      	ldr	r3, [r3, #0]
 800cf8e:	685a      	ldr	r2, [r3, #4]
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	681b      	ldr	r3, [r3, #0]
 800cf94:	f042 0208 	orr.w	r2, r2, #8
 800cf98:	605a      	str	r2, [r3, #4]
  {
    hsai->MspDeInitCallback = HAL_SAI_MspDeInit;
  }
  hsai->MspDeInitCallback(hsai);
#else
  HAL_SAI_MspDeInit(hsai);
 800cf9a:	6878      	ldr	r0, [r7, #4]
 800cf9c:	f7f5 ff7e 	bl	8002e9c <HAL_SAI_MspDeInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	2200      	movs	r2, #0
 800cfa4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_RESET;
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	2200      	movs	r2, #0
 800cfac:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	2200      	movs	r2, #0
 800cfb4:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 800cfb8:	2300      	movs	r3, #0
}
 800cfba:	4618      	mov	r0, r3
 800cfbc:	3708      	adds	r7, #8
 800cfbe:	46bd      	mov	sp, r7
 800cfc0:	bd80      	pop	{r7, pc}
	...

0800cfc4 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800cfc4:	b580      	push	{r7, lr}
 800cfc6:	b086      	sub	sp, #24
 800cfc8:	af00      	add	r7, sp, #0
 800cfca:	60f8      	str	r0, [r7, #12]
 800cfcc:	60b9      	str	r1, [r7, #8]
 800cfce:	4613      	mov	r3, r2
 800cfd0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 800cfd2:	f7f8 fa0b 	bl	80053ec <HAL_GetTick>
 800cfd6:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0))
 800cfd8:	68bb      	ldr	r3, [r7, #8]
 800cfda:	2b00      	cmp	r3, #0
 800cfdc:	d002      	beq.n	800cfe4 <HAL_SAI_Transmit_DMA+0x20>
 800cfde:	88fb      	ldrh	r3, [r7, #6]
 800cfe0:	2b00      	cmp	r3, #0
 800cfe2:	d101      	bne.n	800cfe8 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 800cfe4:	2301      	movs	r3, #1
 800cfe6:	e093      	b.n	800d110 <HAL_SAI_Transmit_DMA+0x14c>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800cfe8:	68fb      	ldr	r3, [r7, #12]
 800cfea:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800cfee:	b2db      	uxtb	r3, r3
 800cff0:	2b01      	cmp	r3, #1
 800cff2:	f040 808c 	bne.w	800d10e <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800cffc:	2b01      	cmp	r3, #1
 800cffe:	d101      	bne.n	800d004 <HAL_SAI_Transmit_DMA+0x40>
 800d000:	2302      	movs	r3, #2
 800d002:	e085      	b.n	800d110 <HAL_SAI_Transmit_DMA+0x14c>
 800d004:	68fb      	ldr	r3, [r7, #12]
 800d006:	2201      	movs	r2, #1
 800d008:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 800d00c:	68fb      	ldr	r3, [r7, #12]
 800d00e:	68ba      	ldr	r2, [r7, #8]
 800d010:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 800d012:	68fb      	ldr	r3, [r7, #12]
 800d014:	88fa      	ldrh	r2, [r7, #6]
 800d016:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 800d01a:	68fb      	ldr	r3, [r7, #12]
 800d01c:	88fa      	ldrh	r2, [r7, #6]
 800d01e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800d022:	68fb      	ldr	r3, [r7, #12]
 800d024:	2200      	movs	r2, #0
 800d026:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 800d02a:	68fb      	ldr	r3, [r7, #12]
 800d02c:	2212      	movs	r2, #18
 800d02e:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 800d032:	68fb      	ldr	r3, [r7, #12]
 800d034:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d036:	4a38      	ldr	r2, [pc, #224]	@ (800d118 <HAL_SAI_Transmit_DMA+0x154>)
 800d038:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 800d03a:	68fb      	ldr	r3, [r7, #12]
 800d03c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d03e:	4a37      	ldr	r2, [pc, #220]	@ (800d11c <HAL_SAI_Transmit_DMA+0x158>)
 800d040:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 800d042:	68fb      	ldr	r3, [r7, #12]
 800d044:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d046:	4a36      	ldr	r2, [pc, #216]	@ (800d120 <HAL_SAI_Transmit_DMA+0x15c>)
 800d048:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 800d04a:	68fb      	ldr	r3, [r7, #12]
 800d04c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d04e:	2200      	movs	r2, #0
 800d050:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 800d052:	68fb      	ldr	r3, [r7, #12]
 800d054:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 800d056:	68fb      	ldr	r3, [r7, #12]
 800d058:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d05a:	4619      	mov	r1, r3
 800d05c:	68fb      	ldr	r3, [r7, #12]
 800d05e:	681b      	ldr	r3, [r3, #0]
 800d060:	331c      	adds	r3, #28
 800d062:	461a      	mov	r2, r3
 800d064:	68fb      	ldr	r3, [r7, #12]
 800d066:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d06a:	f7f9 f859 	bl	8006120 <HAL_DMA_Start_IT>
 800d06e:	4603      	mov	r3, r0
 800d070:	2b00      	cmp	r3, #0
 800d072:	d005      	beq.n	800d080 <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 800d074:	68fb      	ldr	r3, [r7, #12]
 800d076:	2200      	movs	r2, #0
 800d078:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 800d07c:	2301      	movs	r3, #1
 800d07e:	e047      	b.n	800d110 <HAL_SAI_Transmit_DMA+0x14c>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800d080:	2100      	movs	r1, #0
 800d082:	68f8      	ldr	r0, [r7, #12]
 800d084:	f000 fa18 	bl	800d4b8 <SAI_InterruptFlag>
 800d088:	4601      	mov	r1, r0
 800d08a:	68fb      	ldr	r3, [r7, #12]
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	691a      	ldr	r2, [r3, #16]
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	681b      	ldr	r3, [r3, #0]
 800d094:	430a      	orrs	r2, r1
 800d096:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	681b      	ldr	r3, [r3, #0]
 800d09c:	681a      	ldr	r2, [r3, #0]
 800d09e:	68fb      	ldr	r3, [r7, #12]
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800d0a6:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800d0a8:	e015      	b.n	800d0d6 <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 800d0aa:	f7f8 f99f 	bl	80053ec <HAL_GetTick>
 800d0ae:	4602      	mov	r2, r0
 800d0b0:	697b      	ldr	r3, [r7, #20]
 800d0b2:	1ad3      	subs	r3, r2, r3
 800d0b4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d0b8:	d90d      	bls.n	800d0d6 <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800d0ba:	68fb      	ldr	r3, [r7, #12]
 800d0bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d0c0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d0c4:	68fb      	ldr	r3, [r7, #12]
 800d0c6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 800d0ca:	68fb      	ldr	r3, [r7, #12]
 800d0cc:	2200      	movs	r2, #0
 800d0ce:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800d0d2:	2303      	movs	r3, #3
 800d0d4:	e01c      	b.n	800d110 <HAL_SAI_Transmit_DMA+0x14c>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800d0d6:	68fb      	ldr	r3, [r7, #12]
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	695b      	ldr	r3, [r3, #20]
 800d0dc:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800d0e0:	2b00      	cmp	r3, #0
 800d0e2:	d0e2      	beq.n	800d0aa <HAL_SAI_Transmit_DMA+0xe6>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 800d0e4:	68fb      	ldr	r3, [r7, #12]
 800d0e6:	681b      	ldr	r3, [r3, #0]
 800d0e8:	681b      	ldr	r3, [r3, #0]
 800d0ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d0ee:	2b00      	cmp	r3, #0
 800d0f0:	d107      	bne.n	800d102 <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800d0f2:	68fb      	ldr	r3, [r7, #12]
 800d0f4:	681b      	ldr	r3, [r3, #0]
 800d0f6:	681a      	ldr	r2, [r3, #0]
 800d0f8:	68fb      	ldr	r3, [r7, #12]
 800d0fa:	681b      	ldr	r3, [r3, #0]
 800d0fc:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800d100:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800d102:	68fb      	ldr	r3, [r7, #12]
 800d104:	2200      	movs	r2, #0
 800d106:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800d10a:	2300      	movs	r3, #0
 800d10c:	e000      	b.n	800d110 <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 800d10e:	2302      	movs	r3, #2
  }
}
 800d110:	4618      	mov	r0, r3
 800d112:	3718      	adds	r7, #24
 800d114:	46bd      	mov	sp, r7
 800d116:	bd80      	pop	{r7, pc}
 800d118:	0800d5f5 	.word	0x0800d5f5
 800d11c:	0800d595 	.word	0x0800d595
 800d120:	0800d68d 	.word	0x0800d68d

0800d124 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800d124:	b580      	push	{r7, lr}
 800d126:	b084      	sub	sp, #16
 800d128:	af00      	add	r7, sp, #0
 800d12a:	60f8      	str	r0, [r7, #12]
 800d12c:	60b9      	str	r1, [r7, #8]
 800d12e:	4613      	mov	r3, r2
 800d130:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0))
 800d132:	68bb      	ldr	r3, [r7, #8]
 800d134:	2b00      	cmp	r3, #0
 800d136:	d002      	beq.n	800d13e <HAL_SAI_Receive_DMA+0x1a>
 800d138:	88fb      	ldrh	r3, [r7, #6]
 800d13a:	2b00      	cmp	r3, #0
 800d13c:	d101      	bne.n	800d142 <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 800d13e:	2301      	movs	r3, #1
 800d140:	e074      	b.n	800d22c <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800d142:	68fb      	ldr	r3, [r7, #12]
 800d144:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800d148:	b2db      	uxtb	r3, r3
 800d14a:	2b01      	cmp	r3, #1
 800d14c:	d16d      	bne.n	800d22a <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800d14e:	68fb      	ldr	r3, [r7, #12]
 800d150:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800d154:	2b01      	cmp	r3, #1
 800d156:	d101      	bne.n	800d15c <HAL_SAI_Receive_DMA+0x38>
 800d158:	2302      	movs	r3, #2
 800d15a:	e067      	b.n	800d22c <HAL_SAI_Receive_DMA+0x108>
 800d15c:	68fb      	ldr	r3, [r7, #12]
 800d15e:	2201      	movs	r2, #1
 800d160:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 800d164:	68fb      	ldr	r3, [r7, #12]
 800d166:	68ba      	ldr	r2, [r7, #8]
 800d168:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 800d16a:	68fb      	ldr	r3, [r7, #12]
 800d16c:	88fa      	ldrh	r2, [r7, #6]
 800d16e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 800d172:	68fb      	ldr	r3, [r7, #12]
 800d174:	88fa      	ldrh	r2, [r7, #6]
 800d176:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800d17a:	68fb      	ldr	r3, [r7, #12]
 800d17c:	2200      	movs	r2, #0
 800d17e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 800d182:	68fb      	ldr	r3, [r7, #12]
 800d184:	2222      	movs	r2, #34	@ 0x22
 800d186:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 800d18a:	68fb      	ldr	r3, [r7, #12]
 800d18c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d18e:	4a29      	ldr	r2, [pc, #164]	@ (800d234 <HAL_SAI_Receive_DMA+0x110>)
 800d190:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 800d192:	68fb      	ldr	r3, [r7, #12]
 800d194:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d196:	4a28      	ldr	r2, [pc, #160]	@ (800d238 <HAL_SAI_Receive_DMA+0x114>)
 800d198:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 800d19a:	68fb      	ldr	r3, [r7, #12]
 800d19c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d19e:	4a27      	ldr	r2, [pc, #156]	@ (800d23c <HAL_SAI_Receive_DMA+0x118>)
 800d1a0:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 800d1a2:	68fb      	ldr	r3, [r7, #12]
 800d1a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d1a6:	2200      	movs	r2, #0
 800d1a8:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 800d1aa:	68fb      	ldr	r3, [r7, #12]
 800d1ac:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800d1ae:	68fb      	ldr	r3, [r7, #12]
 800d1b0:	681b      	ldr	r3, [r3, #0]
 800d1b2:	331c      	adds	r3, #28
 800d1b4:	4619      	mov	r1, r3
 800d1b6:	68fb      	ldr	r3, [r7, #12]
 800d1b8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d1ba:	461a      	mov	r2, r3
 800d1bc:	68fb      	ldr	r3, [r7, #12]
 800d1be:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d1c2:	f7f8 ffad 	bl	8006120 <HAL_DMA_Start_IT>
 800d1c6:	4603      	mov	r3, r0
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	d005      	beq.n	800d1d8 <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 800d1cc:	68fb      	ldr	r3, [r7, #12]
 800d1ce:	2200      	movs	r2, #0
 800d1d0:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 800d1d4:	2301      	movs	r3, #1
 800d1d6:	e029      	b.n	800d22c <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800d1d8:	2100      	movs	r1, #0
 800d1da:	68f8      	ldr	r0, [r7, #12]
 800d1dc:	f000 f96c 	bl	800d4b8 <SAI_InterruptFlag>
 800d1e0:	4601      	mov	r1, r0
 800d1e2:	68fb      	ldr	r3, [r7, #12]
 800d1e4:	681b      	ldr	r3, [r3, #0]
 800d1e6:	691a      	ldr	r2, [r3, #16]
 800d1e8:	68fb      	ldr	r3, [r7, #12]
 800d1ea:	681b      	ldr	r3, [r3, #0]
 800d1ec:	430a      	orrs	r2, r1
 800d1ee:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800d1f0:	68fb      	ldr	r3, [r7, #12]
 800d1f2:	681b      	ldr	r3, [r3, #0]
 800d1f4:	681a      	ldr	r2, [r3, #0]
 800d1f6:	68fb      	ldr	r3, [r7, #12]
 800d1f8:	681b      	ldr	r3, [r3, #0]
 800d1fa:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800d1fe:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == RESET)
 800d200:	68fb      	ldr	r3, [r7, #12]
 800d202:	681b      	ldr	r3, [r3, #0]
 800d204:	681b      	ldr	r3, [r3, #0]
 800d206:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d20a:	2b00      	cmp	r3, #0
 800d20c:	d107      	bne.n	800d21e <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800d20e:	68fb      	ldr	r3, [r7, #12]
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	681a      	ldr	r2, [r3, #0]
 800d214:	68fb      	ldr	r3, [r7, #12]
 800d216:	681b      	ldr	r3, [r3, #0]
 800d218:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800d21c:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800d21e:	68fb      	ldr	r3, [r7, #12]
 800d220:	2200      	movs	r2, #0
 800d222:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800d226:	2300      	movs	r3, #0
 800d228:	e000      	b.n	800d22c <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 800d22a:	2302      	movs	r3, #2
  }
}
 800d22c:	4618      	mov	r0, r3
 800d22e:	3710      	adds	r7, #16
 800d230:	46bd      	mov	sp, r7
 800d232:	bd80      	pop	{r7, pc}
 800d234:	0800d671 	.word	0x0800d671
 800d238:	0800d611 	.word	0x0800d611
 800d23c:	0800d68d 	.word	0x0800d68d

0800d240 <HAL_SAI_GetState>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL state
  */
HAL_SAI_StateTypeDef HAL_SAI_GetState(const SAI_HandleTypeDef *hsai)
{
 800d240:	b480      	push	{r7}
 800d242:	b083      	sub	sp, #12
 800d244:	af00      	add	r7, sp, #0
 800d246:	6078      	str	r0, [r7, #4]
  return hsai->State;
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800d24e:	b2db      	uxtb	r3, r3
}
 800d250:	4618      	mov	r0, r3
 800d252:	370c      	adds	r7, #12
 800d254:	46bd      	mov	sp, r7
 800d256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d25a:	4770      	bx	lr

0800d25c <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *                    the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800d25c:	b480      	push	{r7}
 800d25e:	b085      	sub	sp, #20
 800d260:	af00      	add	r7, sp, #0
 800d262:	60f8      	str	r0, [r7, #12]
 800d264:	60b9      	str	r1, [r7, #8]
 800d266:	607a      	str	r2, [r7, #4]
 800d268:	603b      	str	r3, [r7, #0]
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800d26a:	68fb      	ldr	r3, [r7, #12]
 800d26c:	2200      	movs	r2, #0
 800d26e:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800d270:	68fb      	ldr	r3, [r7, #12]
 800d272:	2200      	movs	r2, #0
 800d274:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800d276:	68fb      	ldr	r3, [r7, #12]
 800d278:	685b      	ldr	r3, [r3, #4]
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	d003      	beq.n	800d286 <SAI_InitI2S+0x2a>
 800d27e:	68fb      	ldr	r3, [r7, #12]
 800d280:	685b      	ldr	r3, [r3, #4]
 800d282:	2b02      	cmp	r3, #2
 800d284:	d103      	bne.n	800d28e <SAI_InitI2S+0x32>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800d286:	68fb      	ldr	r3, [r7, #12]
 800d288:	2200      	movs	r2, #0
 800d28a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800d28c:	e002      	b.n	800d294 <SAI_InitI2S+0x38>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800d28e:	68fb      	ldr	r3, [r7, #12]
 800d290:	2201      	movs	r2, #1
 800d292:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 800d294:	68fb      	ldr	r3, [r7, #12]
 800d296:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800d29a:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800d29c:	68fb      	ldr	r3, [r7, #12]
 800d29e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d2a2:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 800d2a4:	68fb      	ldr	r3, [r7, #12]
 800d2a6:	2200      	movs	r2, #0
 800d2a8:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 800d2aa:	68fb      	ldr	r3, [r7, #12]
 800d2ac:	683a      	ldr	r2, [r7, #0]
 800d2ae:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1) != 0)
 800d2b0:	683b      	ldr	r3, [r7, #0]
 800d2b2:	f003 0301 	and.w	r3, r3, #1
 800d2b6:	2b00      	cmp	r3, #0
 800d2b8:	d001      	beq.n	800d2be <SAI_InitI2S+0x62>
  {
    return HAL_ERROR;
 800d2ba:	2301      	movs	r3, #1
 800d2bc:	e076      	b.n	800d3ac <SAI_InitI2S+0x150>
  }

  if (protocol == SAI_I2S_STANDARD)
 800d2be:	68bb      	ldr	r3, [r7, #8]
 800d2c0:	2b00      	cmp	r3, #0
 800d2c2:	d107      	bne.n	800d2d4 <SAI_InitI2S+0x78>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800d2c4:	68fb      	ldr	r3, [r7, #12]
 800d2c6:	2200      	movs	r2, #0
 800d2c8:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 800d2ca:	68fb      	ldr	r3, [r7, #12]
 800d2cc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800d2d0:	651a      	str	r2, [r3, #80]	@ 0x50
 800d2d2:	e006      	b.n	800d2e2 <SAI_InitI2S+0x86>
  }
  else
  {
    /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 800d2d4:	68fb      	ldr	r3, [r7, #12]
 800d2d6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800d2da:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 800d2dc:	68fb      	ldr	r3, [r7, #12]
 800d2de:	2200      	movs	r2, #0
 800d2e0:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	2b03      	cmp	r3, #3
 800d2e6:	d84f      	bhi.n	800d388 <SAI_InitI2S+0x12c>
 800d2e8:	a201      	add	r2, pc, #4	@ (adr r2, 800d2f0 <SAI_InitI2S+0x94>)
 800d2ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d2ee:	bf00      	nop
 800d2f0:	0800d301 	.word	0x0800d301
 800d2f4:	0800d323 	.word	0x0800d323
 800d2f8:	0800d345 	.word	0x0800d345
 800d2fc:	0800d367 	.word	0x0800d367
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800d300:	68fb      	ldr	r3, [r7, #12]
 800d302:	2280      	movs	r2, #128	@ 0x80
 800d304:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * (nbslot / 2);
 800d306:	683b      	ldr	r3, [r7, #0]
 800d308:	085b      	lsrs	r3, r3, #1
 800d30a:	015a      	lsls	r2, r3, #5
 800d30c:	68fb      	ldr	r3, [r7, #12]
 800d30e:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16 * (nbslot / 2);
 800d310:	683b      	ldr	r3, [r7, #0]
 800d312:	085b      	lsrs	r3, r3, #1
 800d314:	011a      	lsls	r2, r3, #4
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800d31a:	68fb      	ldr	r3, [r7, #12]
 800d31c:	2240      	movs	r2, #64	@ 0x40
 800d31e:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d320:	e034      	b.n	800d38c <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800d322:	68fb      	ldr	r3, [r7, #12]
 800d324:	2280      	movs	r2, #128	@ 0x80
 800d326:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64 * (nbslot / 2);
 800d328:	683b      	ldr	r3, [r7, #0]
 800d32a:	085b      	lsrs	r3, r3, #1
 800d32c:	019a      	lsls	r2, r3, #6
 800d32e:	68fb      	ldr	r3, [r7, #12]
 800d330:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32 * (nbslot / 2);
 800d332:	683b      	ldr	r3, [r7, #0]
 800d334:	085b      	lsrs	r3, r3, #1
 800d336:	015a      	lsls	r2, r3, #5
 800d338:	68fb      	ldr	r3, [r7, #12]
 800d33a:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800d33c:	68fb      	ldr	r3, [r7, #12]
 800d33e:	2280      	movs	r2, #128	@ 0x80
 800d340:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d342:	e023      	b.n	800d38c <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800d344:	68fb      	ldr	r3, [r7, #12]
 800d346:	22c0      	movs	r2, #192	@ 0xc0
 800d348:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64 * (nbslot / 2);
 800d34a:	683b      	ldr	r3, [r7, #0]
 800d34c:	085b      	lsrs	r3, r3, #1
 800d34e:	019a      	lsls	r2, r3, #6
 800d350:	68fb      	ldr	r3, [r7, #12]
 800d352:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32 * (nbslot / 2);
 800d354:	683b      	ldr	r3, [r7, #0]
 800d356:	085b      	lsrs	r3, r3, #1
 800d358:	015a      	lsls	r2, r3, #5
 800d35a:	68fb      	ldr	r3, [r7, #12]
 800d35c:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800d35e:	68fb      	ldr	r3, [r7, #12]
 800d360:	2280      	movs	r2, #128	@ 0x80
 800d362:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d364:	e012      	b.n	800d38c <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800d366:	68fb      	ldr	r3, [r7, #12]
 800d368:	22e0      	movs	r2, #224	@ 0xe0
 800d36a:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64 * (nbslot / 2);
 800d36c:	683b      	ldr	r3, [r7, #0]
 800d36e:	085b      	lsrs	r3, r3, #1
 800d370:	019a      	lsls	r2, r3, #6
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32 * (nbslot / 2);
 800d376:	683b      	ldr	r3, [r7, #0]
 800d378:	085b      	lsrs	r3, r3, #1
 800d37a:	015a      	lsls	r2, r3, #5
 800d37c:	68fb      	ldr	r3, [r7, #12]
 800d37e:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800d380:	68fb      	ldr	r3, [r7, #12]
 800d382:	2280      	movs	r2, #128	@ 0x80
 800d384:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d386:	e001      	b.n	800d38c <SAI_InitI2S+0x130>
    default :
      return HAL_ERROR;
 800d388:	2301      	movs	r3, #1
 800d38a:	e00f      	b.n	800d3ac <SAI_InitI2S+0x150>
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 800d38c:	68bb      	ldr	r3, [r7, #8]
 800d38e:	2b02      	cmp	r3, #2
 800d390:	d10b      	bne.n	800d3aa <SAI_InitI2S+0x14e>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	2b01      	cmp	r3, #1
 800d396:	d102      	bne.n	800d39e <SAI_InitI2S+0x142>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 800d398:	68fb      	ldr	r3, [r7, #12]
 800d39a:	2210      	movs	r2, #16
 800d39c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	2b02      	cmp	r3, #2
 800d3a2:	d102      	bne.n	800d3aa <SAI_InitI2S+0x14e>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 800d3a4:	68fb      	ldr	r3, [r7, #12]
 800d3a6:	2208      	movs	r2, #8
 800d3a8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return HAL_OK;
 800d3aa:	2300      	movs	r3, #0
}
 800d3ac:	4618      	mov	r0, r3
 800d3ae:	3714      	adds	r7, #20
 800d3b0:	46bd      	mov	sp, r7
 800d3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3b6:	4770      	bx	lr

0800d3b8 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800d3b8:	b480      	push	{r7}
 800d3ba:	b085      	sub	sp, #20
 800d3bc:	af00      	add	r7, sp, #0
 800d3be:	60f8      	str	r0, [r7, #12]
 800d3c0:	60b9      	str	r1, [r7, #8]
 800d3c2:	607a      	str	r2, [r7, #4]
 800d3c4:	603b      	str	r3, [r7, #0]
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800d3c6:	68fb      	ldr	r3, [r7, #12]
 800d3c8:	2200      	movs	r2, #0
 800d3ca:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800d3cc:	68fb      	ldr	r3, [r7, #12]
 800d3ce:	2200      	movs	r2, #0
 800d3d0:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800d3d2:	68fb      	ldr	r3, [r7, #12]
 800d3d4:	685b      	ldr	r3, [r3, #4]
 800d3d6:	2b00      	cmp	r3, #0
 800d3d8:	d003      	beq.n	800d3e2 <SAI_InitPCM+0x2a>
 800d3da:	68fb      	ldr	r3, [r7, #12]
 800d3dc:	685b      	ldr	r3, [r3, #4]
 800d3de:	2b02      	cmp	r3, #2
 800d3e0:	d103      	bne.n	800d3ea <SAI_InitPCM+0x32>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800d3e2:	68fb      	ldr	r3, [r7, #12]
 800d3e4:	2201      	movs	r2, #1
 800d3e6:	63da      	str	r2, [r3, #60]	@ 0x3c
 800d3e8:	e002      	b.n	800d3f0 <SAI_InitPCM+0x38>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800d3ea:	68fb      	ldr	r3, [r7, #12]
 800d3ec:	2200      	movs	r2, #0
 800d3ee:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 800d3f0:	68fb      	ldr	r3, [r7, #12]
 800d3f2:	2200      	movs	r2, #0
 800d3f4:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 800d3f6:	68fb      	ldr	r3, [r7, #12]
 800d3f8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800d3fc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 800d3fe:	68fb      	ldr	r3, [r7, #12]
 800d400:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800d404:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 800d406:	68fb      	ldr	r3, [r7, #12]
 800d408:	2200      	movs	r2, #0
 800d40a:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 800d40c:	68fb      	ldr	r3, [r7, #12]
 800d40e:	683a      	ldr	r2, [r7, #0]
 800d410:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800d412:	68fb      	ldr	r3, [r7, #12]
 800d414:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d418:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 800d41a:	68bb      	ldr	r3, [r7, #8]
 800d41c:	2b04      	cmp	r3, #4
 800d41e:	d103      	bne.n	800d428 <SAI_InitPCM+0x70>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 800d420:	68fb      	ldr	r3, [r7, #12]
 800d422:	2201      	movs	r2, #1
 800d424:	645a      	str	r2, [r3, #68]	@ 0x44
 800d426:	e002      	b.n	800d42e <SAI_InitPCM+0x76>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 800d428:	68fb      	ldr	r3, [r7, #12]
 800d42a:	220d      	movs	r2, #13
 800d42c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	2b03      	cmp	r3, #3
 800d432:	d837      	bhi.n	800d4a4 <SAI_InitPCM+0xec>
 800d434:	a201      	add	r2, pc, #4	@ (adr r2, 800d43c <SAI_InitPCM+0x84>)
 800d436:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d43a:	bf00      	nop
 800d43c:	0800d44d 	.word	0x0800d44d
 800d440:	0800d463 	.word	0x0800d463
 800d444:	0800d479 	.word	0x0800d479
 800d448:	0800d48f 	.word	0x0800d48f
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800d44c:	68fb      	ldr	r3, [r7, #12]
 800d44e:	2280      	movs	r2, #128	@ 0x80
 800d450:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16 * nbslot;
 800d452:	683b      	ldr	r3, [r7, #0]
 800d454:	011a      	lsls	r2, r3, #4
 800d456:	68fb      	ldr	r3, [r7, #12]
 800d458:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800d45a:	68fb      	ldr	r3, [r7, #12]
 800d45c:	2240      	movs	r2, #64	@ 0x40
 800d45e:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d460:	e022      	b.n	800d4a8 <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800d462:	68fb      	ldr	r3, [r7, #12]
 800d464:	2280      	movs	r2, #128	@ 0x80
 800d466:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * nbslot;
 800d468:	683b      	ldr	r3, [r7, #0]
 800d46a:	015a      	lsls	r2, r3, #5
 800d46c:	68fb      	ldr	r3, [r7, #12]
 800d46e:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800d470:	68fb      	ldr	r3, [r7, #12]
 800d472:	2280      	movs	r2, #128	@ 0x80
 800d474:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d476:	e017      	b.n	800d4a8 <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800d478:	68fb      	ldr	r3, [r7, #12]
 800d47a:	22c0      	movs	r2, #192	@ 0xc0
 800d47c:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * nbslot;
 800d47e:	683b      	ldr	r3, [r7, #0]
 800d480:	015a      	lsls	r2, r3, #5
 800d482:	68fb      	ldr	r3, [r7, #12]
 800d484:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800d486:	68fb      	ldr	r3, [r7, #12]
 800d488:	2280      	movs	r2, #128	@ 0x80
 800d48a:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d48c:	e00c      	b.n	800d4a8 <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800d48e:	68fb      	ldr	r3, [r7, #12]
 800d490:	22e0      	movs	r2, #224	@ 0xe0
 800d492:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * nbslot;
 800d494:	683b      	ldr	r3, [r7, #0]
 800d496:	015a      	lsls	r2, r3, #5
 800d498:	68fb      	ldr	r3, [r7, #12]
 800d49a:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800d49c:	68fb      	ldr	r3, [r7, #12]
 800d49e:	2280      	movs	r2, #128	@ 0x80
 800d4a0:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d4a2:	e001      	b.n	800d4a8 <SAI_InitPCM+0xf0>
    default :
      return HAL_ERROR;
 800d4a4:	2301      	movs	r3, #1
 800d4a6:	e000      	b.n	800d4aa <SAI_InitPCM+0xf2>
  }

  return HAL_OK;
 800d4a8:	2300      	movs	r3, #0
}
 800d4aa:	4618      	mov	r0, r3
 800d4ac:	3714      	adds	r7, #20
 800d4ae:	46bd      	mov	sp, r7
 800d4b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4b4:	4770      	bx	lr
 800d4b6:	bf00      	nop

0800d4b8 <SAI_InterruptFlag>:
  *                the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
 */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, uint32_t mode)
{
 800d4b8:	b480      	push	{r7}
 800d4ba:	b085      	sub	sp, #20
 800d4bc:	af00      	add	r7, sp, #0
 800d4be:	6078      	str	r0, [r7, #4]
 800d4c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 800d4c2:	2301      	movs	r3, #1
 800d4c4:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 800d4c6:	683b      	ldr	r3, [r7, #0]
 800d4c8:	2b01      	cmp	r3, #1
 800d4ca:	d103      	bne.n	800d4d4 <SAI_InterruptFlag+0x1c>
  {
    tmpIT |= SAI_IT_FREQ;
 800d4cc:	68fb      	ldr	r3, [r7, #12]
 800d4ce:	f043 0308 	orr.w	r3, r3, #8
 800d4d2:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d4d8:	2b08      	cmp	r3, #8
 800d4da:	d10b      	bne.n	800d4f4 <SAI_InterruptFlag+0x3c>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800d4e0:	2b03      	cmp	r3, #3
 800d4e2:	d003      	beq.n	800d4ec <SAI_InterruptFlag+0x34>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	685b      	ldr	r3, [r3, #4]
 800d4e8:	2b01      	cmp	r3, #1
 800d4ea:	d103      	bne.n	800d4f4 <SAI_InterruptFlag+0x3c>
  {
    tmpIT |= SAI_IT_CNRDY;
 800d4ec:	68fb      	ldr	r3, [r7, #12]
 800d4ee:	f043 0310 	orr.w	r3, r3, #16
 800d4f2:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	685b      	ldr	r3, [r3, #4]
 800d4f8:	2b03      	cmp	r3, #3
 800d4fa:	d003      	beq.n	800d504 <SAI_InterruptFlag+0x4c>
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	685b      	ldr	r3, [r3, #4]
 800d500:	2b02      	cmp	r3, #2
 800d502:	d104      	bne.n	800d50e <SAI_InterruptFlag+0x56>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800d504:	68fb      	ldr	r3, [r7, #12]
 800d506:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800d50a:	60fb      	str	r3, [r7, #12]
 800d50c:	e003      	b.n	800d516 <SAI_InterruptFlag+0x5e>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 800d50e:	68fb      	ldr	r3, [r7, #12]
 800d510:	f043 0304 	orr.w	r3, r3, #4
 800d514:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 800d516:	68fb      	ldr	r3, [r7, #12]
}
 800d518:	4618      	mov	r0, r3
 800d51a:	3714      	adds	r7, #20
 800d51c:	46bd      	mov	sp, r7
 800d51e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d522:	4770      	bx	lr

0800d524 <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800d524:	b480      	push	{r7}
 800d526:	b085      	sub	sp, #20
 800d528:	af00      	add	r7, sp, #0
 800d52a:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7 / 1000);
 800d52c:	4b17      	ldr	r3, [pc, #92]	@ (800d58c <SAI_Disable+0x68>)
 800d52e:	681b      	ldr	r3, [r3, #0]
 800d530:	4a17      	ldr	r2, [pc, #92]	@ (800d590 <SAI_Disable+0x6c>)
 800d532:	fba2 2303 	umull	r2, r3, r2, r3
 800d536:	0b1b      	lsrs	r3, r3, #12
 800d538:	009b      	lsls	r3, r3, #2
 800d53a:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800d53c:	2300      	movs	r3, #0
 800d53e:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	681b      	ldr	r3, [r3, #0]
 800d544:	681a      	ldr	r2, [r3, #0]
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	681b      	ldr	r3, [r3, #0]
 800d54a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800d54e:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0)
 800d550:	68fb      	ldr	r3, [r7, #12]
 800d552:	1e5a      	subs	r2, r3, #1
 800d554:	60fa      	str	r2, [r7, #12]
 800d556:	2b00      	cmp	r3, #0
 800d558:	d10a      	bne.n	800d570 <SAI_Disable+0x4c>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d560:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 800d56a:	2303      	movs	r3, #3
 800d56c:	72fb      	strb	r3, [r7, #11]
      break;
 800d56e:	e006      	b.n	800d57e <SAI_Disable+0x5a>
    }
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	681b      	ldr	r3, [r3, #0]
 800d574:	681b      	ldr	r3, [r3, #0]
 800d576:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d1e8      	bne.n	800d550 <SAI_Disable+0x2c>

  return status;
 800d57e:	7afb      	ldrb	r3, [r7, #11]
}
 800d580:	4618      	mov	r0, r3
 800d582:	3714      	adds	r7, #20
 800d584:	46bd      	mov	sp, r7
 800d586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d58a:	4770      	bx	lr
 800d58c:	20012000 	.word	0x20012000
 800d590:	95cbec1b 	.word	0x95cbec1b

0800d594 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 800d594:	b580      	push	{r7, lr}
 800d596:	b084      	sub	sp, #16
 800d598:	af00      	add	r7, sp, #0
 800d59a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d5a0:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	69db      	ldr	r3, [r3, #28]
 800d5a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d5aa:	d01c      	beq.n	800d5e6 <SAI_DMATxCplt+0x52>
  {
    hsai->XferCount = 0;
 800d5ac:	68fb      	ldr	r3, [r7, #12]
 800d5ae:	2200      	movs	r2, #0
 800d5b0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800d5b4:	68fb      	ldr	r3, [r7, #12]
 800d5b6:	681b      	ldr	r3, [r3, #0]
 800d5b8:	681a      	ldr	r2, [r3, #0]
 800d5ba:	68fb      	ldr	r3, [r7, #12]
 800d5bc:	681b      	ldr	r3, [r3, #0]
 800d5be:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800d5c2:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800d5c4:	2100      	movs	r1, #0
 800d5c6:	68f8      	ldr	r0, [r7, #12]
 800d5c8:	f7ff ff76 	bl	800d4b8 <SAI_InterruptFlag>
 800d5cc:	4603      	mov	r3, r0
 800d5ce:	43d9      	mvns	r1, r3
 800d5d0:	68fb      	ldr	r3, [r7, #12]
 800d5d2:	681b      	ldr	r3, [r3, #0]
 800d5d4:	691a      	ldr	r2, [r3, #16]
 800d5d6:	68fb      	ldr	r3, [r7, #12]
 800d5d8:	681b      	ldr	r3, [r3, #0]
 800d5da:	400a      	ands	r2, r1
 800d5dc:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800d5de:	68fb      	ldr	r3, [r7, #12]
 800d5e0:	2201      	movs	r2, #1
 800d5e2:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 800d5e6:	68f8      	ldr	r0, [r7, #12]
 800d5e8:	f7f7 fb34 	bl	8004c54 <HAL_SAI_TxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800d5ec:	bf00      	nop
 800d5ee:	3710      	adds	r7, #16
 800d5f0:	46bd      	mov	sp, r7
 800d5f2:	bd80      	pop	{r7, pc}

0800d5f4 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d5f4:	b580      	push	{r7, lr}
 800d5f6:	b084      	sub	sp, #16
 800d5f8:	af00      	add	r7, sp, #0
 800d5fa:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d600:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 800d602:	68f8      	ldr	r0, [r7, #12]
 800d604:	f7f7 fb30 	bl	8004c68 <HAL_SAI_TxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800d608:	bf00      	nop
 800d60a:	3710      	adds	r7, #16
 800d60c:	46bd      	mov	sp, r7
 800d60e:	bd80      	pop	{r7, pc}

0800d610 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800d610:	b580      	push	{r7, lr}
 800d612:	b084      	sub	sp, #16
 800d614:	af00      	add	r7, sp, #0
 800d616:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d61c:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800d61e:	687b      	ldr	r3, [r7, #4]
 800d620:	69db      	ldr	r3, [r3, #28]
 800d622:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d626:	d01c      	beq.n	800d662 <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800d628:	68fb      	ldr	r3, [r7, #12]
 800d62a:	681b      	ldr	r3, [r3, #0]
 800d62c:	681a      	ldr	r2, [r3, #0]
 800d62e:	68fb      	ldr	r3, [r7, #12]
 800d630:	681b      	ldr	r3, [r3, #0]
 800d632:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800d636:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 800d638:	68fb      	ldr	r3, [r7, #12]
 800d63a:	2200      	movs	r2, #0
 800d63c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800d640:	2100      	movs	r1, #0
 800d642:	68f8      	ldr	r0, [r7, #12]
 800d644:	f7ff ff38 	bl	800d4b8 <SAI_InterruptFlag>
 800d648:	4603      	mov	r3, r0
 800d64a:	43d9      	mvns	r1, r3
 800d64c:	68fb      	ldr	r3, [r7, #12]
 800d64e:	681b      	ldr	r3, [r3, #0]
 800d650:	691a      	ldr	r2, [r3, #16]
 800d652:	68fb      	ldr	r3, [r7, #12]
 800d654:	681b      	ldr	r3, [r3, #0]
 800d656:	400a      	ands	r2, r1
 800d658:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800d65a:	68fb      	ldr	r3, [r7, #12]
 800d65c:	2201      	movs	r2, #1
 800d65e:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 800d662:	68f8      	ldr	r0, [r7, #12]
 800d664:	f7f7 fd00 	bl	8005068 <HAL_SAI_RxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800d668:	bf00      	nop
 800d66a:	3710      	adds	r7, #16
 800d66c:	46bd      	mov	sp, r7
 800d66e:	bd80      	pop	{r7, pc}

0800d670 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d670:	b580      	push	{r7, lr}
 800d672:	b084      	sub	sp, #16
 800d674:	af00      	add	r7, sp, #0
 800d676:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d67c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 800d67e:	68f8      	ldr	r0, [r7, #12]
 800d680:	f7f7 fcfc 	bl	800507c <HAL_SAI_RxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800d684:	bf00      	nop
 800d686:	3710      	adds	r7, #16
 800d688:	46bd      	mov	sp, r7
 800d68a:	bd80      	pop	{r7, pc}

0800d68c <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 800d68c:	b580      	push	{r7, lr}
 800d68e:	b084      	sub	sp, #16
 800d690:	af00      	add	r7, sp, #0
 800d692:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d698:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800d69a:	68fb      	ldr	r3, [r7, #12]
 800d69c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d6a0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800d6a4:	68fb      	ldr	r3, [r7, #12]
 800d6a6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if ((hsai->hdmatx->ErrorCode == HAL_DMA_ERROR_TE) || (hsai->hdmarx->ErrorCode == HAL_DMA_ERROR_TE))
 800d6aa:	68fb      	ldr	r3, [r7, #12]
 800d6ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d6ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d6b0:	2b01      	cmp	r3, #1
 800d6b2:	d004      	beq.n	800d6be <SAI_DMAError+0x32>
 800d6b4:	68fb      	ldr	r3, [r7, #12]
 800d6b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d6b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d6ba:	2b01      	cmp	r3, #1
 800d6bc:	d112      	bne.n	800d6e4 <SAI_DMAError+0x58>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800d6be:	68fb      	ldr	r3, [r7, #12]
 800d6c0:	681b      	ldr	r3, [r3, #0]
 800d6c2:	681a      	ldr	r2, [r3, #0]
 800d6c4:	68fb      	ldr	r3, [r7, #12]
 800d6c6:	681b      	ldr	r3, [r3, #0]
 800d6c8:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800d6cc:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    SAI_Disable(hsai);
 800d6ce:	68f8      	ldr	r0, [r7, #12]
 800d6d0:	f7ff ff28 	bl	800d524 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	2201      	movs	r2, #1
 800d6d8:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 800d6dc:	68fb      	ldr	r3, [r7, #12]
 800d6de:	2200      	movs	r2, #0
 800d6e0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  }
  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 800d6e4:	68f8      	ldr	r0, [r7, #12]
 800d6e6:	f7f7 fac9 	bl	8004c7c <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800d6ea:	bf00      	nop
 800d6ec:	3710      	adds	r7, #16
 800d6ee:	46bd      	mov	sp, r7
 800d6f0:	bd80      	pop	{r7, pc}

0800d6f2 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800d6f2:	b580      	push	{r7, lr}
 800d6f4:	b082      	sub	sp, #8
 800d6f6:	af00      	add	r7, sp, #0
 800d6f8:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	2b00      	cmp	r3, #0
 800d6fe:	d101      	bne.n	800d704 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800d700:	2301      	movs	r3, #1
 800d702:	e022      	b.n	800d74a <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800d70a:	b2db      	uxtb	r3, r3
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	d105      	bne.n	800d71c <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	2200      	movs	r2, #0
 800d714:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800d716:	6878      	ldr	r0, [r7, #4]
 800d718:	f7f4 fefa 	bl	8002510 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	2203      	movs	r2, #3
 800d720:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800d724:	6878      	ldr	r0, [r7, #4]
 800d726:	f000 f815 	bl	800d754 <HAL_SD_InitCard>
 800d72a:	4603      	mov	r3, r0
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	d001      	beq.n	800d734 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800d730:	2301      	movs	r3, #1
 800d732:	e00a      	b.n	800d74a <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	2200      	movs	r2, #0
 800d738:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	2200      	movs	r2, #0
 800d73e:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	2201      	movs	r2, #1
 800d744:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800d748:	2300      	movs	r3, #0
}
 800d74a:	4618      	mov	r0, r3
 800d74c:	3708      	adds	r7, #8
 800d74e:	46bd      	mov	sp, r7
 800d750:	bd80      	pop	{r7, pc}
	...

0800d754 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800d754:	b5b0      	push	{r4, r5, r7, lr}
 800d756:	b08e      	sub	sp, #56	@ 0x38
 800d758:	af04      	add	r7, sp, #16
 800d75a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800d75c:	2300      	movs	r3, #0
 800d75e:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 800d760:	2300      	movs	r3, #0
 800d762:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800d764:	2300      	movs	r3, #0
 800d766:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800d768:	2300      	movs	r3, #0
 800d76a:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800d76c:	2300      	movs	r3, #0
 800d76e:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 800d770:	2376      	movs	r3, #118	@ 0x76
 800d772:	623b      	str	r3, [r7, #32]

  /* Initialize SDMMC peripheral interface with default configuration */
  SDMMC_Init(hsd->Instance, Init);
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	681d      	ldr	r5, [r3, #0]
 800d778:	466c      	mov	r4, sp
 800d77a:	f107 0318 	add.w	r3, r7, #24
 800d77e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d782:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d786:	f107 030c 	add.w	r3, r7, #12
 800d78a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800d78c:	4628      	mov	r0, r5
 800d78e:	f002 ffc3 	bl	8010718 <SDMMC_Init>

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	681b      	ldr	r3, [r3, #0]
 800d796:	685a      	ldr	r2, [r3, #4]
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	681b      	ldr	r3, [r3, #0]
 800d79c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800d7a0:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	681b      	ldr	r3, [r3, #0]
 800d7a6:	4618      	mov	r0, r3
 800d7a8:	f002 ffef 	bl	801078a <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	685a      	ldr	r2, [r3, #4]
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	681b      	ldr	r3, [r3, #0]
 800d7b6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800d7ba:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 800d7bc:	2002      	movs	r0, #2
 800d7be:	f7f7 fe21 	bl	8005404 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800d7c2:	6878      	ldr	r0, [r7, #4]
 800d7c4:	f000 fe10 	bl	800e3e8 <SD_PowerON>
 800d7c8:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800d7ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7cc:	2b00      	cmp	r3, #0
 800d7ce:	d00b      	beq.n	800d7e8 <HAL_SD_InitCard+0x94>
  {
    hsd->State = HAL_SD_STATE_READY;
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	2201      	movs	r2, #1
 800d7d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d7dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7de:	431a      	orrs	r2, r3
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800d7e4:	2301      	movs	r3, #1
 800d7e6:	e02e      	b.n	800d846 <HAL_SD_InitCard+0xf2>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800d7e8:	6878      	ldr	r0, [r7, #4]
 800d7ea:	f000 fd2f 	bl	800e24c <SD_InitCard>
 800d7ee:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800d7f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7f2:	2b00      	cmp	r3, #0
 800d7f4:	d00b      	beq.n	800d80e <HAL_SD_InitCard+0xba>
  {
    hsd->State = HAL_SD_STATE_READY;
 800d7f6:	687b      	ldr	r3, [r7, #4]
 800d7f8:	2201      	movs	r2, #1
 800d7fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d804:	431a      	orrs	r2, r3
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800d80a:	2301      	movs	r3, #1
 800d80c:	e01b      	b.n	800d846 <HAL_SD_InitCard+0xf2>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	681b      	ldr	r3, [r3, #0]
 800d812:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800d816:	4618      	mov	r0, r3
 800d818:	f003 f84a 	bl	80108b0 <SDMMC_CmdBlockLength>
 800d81c:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800d81e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d820:	2b00      	cmp	r3, #0
 800d822:	d00f      	beq.n	800d844 <HAL_SD_InitCard+0xf0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	681b      	ldr	r3, [r3, #0]
 800d828:	4a09      	ldr	r2, [pc, #36]	@ (800d850 <HAL_SD_InitCard+0xfc>)
 800d82a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d832:	431a      	orrs	r2, r3
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	2201      	movs	r2, #1
 800d83c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800d840:	2301      	movs	r3, #1
 800d842:	e000      	b.n	800d846 <HAL_SD_InitCard+0xf2>
  }

  return HAL_OK;
 800d844:	2300      	movs	r3, #0
}
 800d846:	4618      	mov	r0, r3
 800d848:	3728      	adds	r7, #40	@ 0x28
 800d84a:	46bd      	mov	sp, r7
 800d84c:	bdb0      	pop	{r4, r5, r7, pc}
 800d84e:	bf00      	nop
 800d850:	004005ff 	.word	0x004005ff

0800d854 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800d854:	b580      	push	{r7, lr}
 800d856:	b08c      	sub	sp, #48	@ 0x30
 800d858:	af00      	add	r7, sp, #0
 800d85a:	60f8      	str	r0, [r7, #12]
 800d85c:	60b9      	str	r1, [r7, #8]
 800d85e:	607a      	str	r2, [r7, #4]
 800d860:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800d866:	68bb      	ldr	r3, [r7, #8]
 800d868:	2b00      	cmp	r3, #0
 800d86a:	d107      	bne.n	800d87c <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800d86c:	68fb      	ldr	r3, [r7, #12]
 800d86e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d870:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800d874:	68fb      	ldr	r3, [r7, #12]
 800d876:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800d878:	2301      	movs	r3, #1
 800d87a:	e0c3      	b.n	800da04 <HAL_SD_ReadBlocks_DMA+0x1b0>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800d87c:	68fb      	ldr	r3, [r7, #12]
 800d87e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800d882:	b2db      	uxtb	r3, r3
 800d884:	2b01      	cmp	r3, #1
 800d886:	f040 80bc 	bne.w	800da02 <HAL_SD_ReadBlocks_DMA+0x1ae>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d88a:	68fb      	ldr	r3, [r7, #12]
 800d88c:	2200      	movs	r2, #0
 800d88e:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800d890:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d892:	683b      	ldr	r3, [r7, #0]
 800d894:	441a      	add	r2, r3
 800d896:	68fb      	ldr	r3, [r7, #12]
 800d898:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d89a:	429a      	cmp	r2, r3
 800d89c:	d907      	bls.n	800d8ae <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800d89e:	68fb      	ldr	r3, [r7, #12]
 800d8a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d8a2:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800d8a6:	68fb      	ldr	r3, [r7, #12]
 800d8a8:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800d8aa:	2301      	movs	r3, #1
 800d8ac:	e0aa      	b.n	800da04 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800d8ae:	68fb      	ldr	r3, [r7, #12]
 800d8b0:	2203      	movs	r2, #3
 800d8b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800d8b6:	68fb      	ldr	r3, [r7, #12]
 800d8b8:	681b      	ldr	r3, [r3, #0]
 800d8ba:	2200      	movs	r2, #0
 800d8bc:	62da      	str	r2, [r3, #44]	@ 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800d8be:	68fb      	ldr	r3, [r7, #12]
 800d8c0:	681b      	ldr	r3, [r3, #0]
 800d8c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d8c4:	68fb      	ldr	r3, [r7, #12]
 800d8c6:	681b      	ldr	r3, [r3, #0]
 800d8c8:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 800d8cc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800d8ce:	68fb      	ldr	r3, [r7, #12]
 800d8d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d8d2:	4a4e      	ldr	r2, [pc, #312]	@ (800da0c <HAL_SD_ReadBlocks_DMA+0x1b8>)
 800d8d4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800d8d6:	68fb      	ldr	r3, [r7, #12]
 800d8d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d8da:	4a4d      	ldr	r2, [pc, #308]	@ (800da10 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 800d8dc:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800d8de:	68fb      	ldr	r3, [r7, #12]
 800d8e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d8e2:	2200      	movs	r2, #0
 800d8e4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 800d8e6:	68fb      	ldr	r3, [r7, #12]
 800d8e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d8ea:	2200      	movs	r2, #0
 800d8ec:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 800d8ee:	68fb      	ldr	r3, [r7, #12]
 800d8f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d8f2:	681b      	ldr	r3, [r3, #0]
 800d8f4:	681b      	ldr	r3, [r3, #0]
 800d8f6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800d8fa:	68fb      	ldr	r3, [r7, #12]
 800d8fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d8fe:	689a      	ldr	r2, [r3, #8]
 800d900:	68fb      	ldr	r3, [r7, #12]
 800d902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d904:	681b      	ldr	r3, [r3, #0]
 800d906:	430a      	orrs	r2, r1
 800d908:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800d90a:	68fb      	ldr	r3, [r7, #12]
 800d90c:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800d90e:	68fb      	ldr	r3, [r7, #12]
 800d910:	681b      	ldr	r3, [r3, #0]
 800d912:	3380      	adds	r3, #128	@ 0x80
 800d914:	4619      	mov	r1, r3
 800d916:	68ba      	ldr	r2, [r7, #8]
 800d918:	683b      	ldr	r3, [r7, #0]
 800d91a:	025b      	lsls	r3, r3, #9
 800d91c:	089b      	lsrs	r3, r3, #2
 800d91e:	f7f8 fbff 	bl	8006120 <HAL_DMA_Start_IT>
 800d922:	4603      	mov	r3, r0
 800d924:	2b00      	cmp	r3, #0
 800d926:	d017      	beq.n	800d958 <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800d928:	68fb      	ldr	r3, [r7, #12]
 800d92a:	681b      	ldr	r3, [r3, #0]
 800d92c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d92e:	68fb      	ldr	r3, [r7, #12]
 800d930:	681b      	ldr	r3, [r3, #0]
 800d932:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 800d936:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d938:	68fb      	ldr	r3, [r7, #12]
 800d93a:	681b      	ldr	r3, [r3, #0]
 800d93c:	4a35      	ldr	r2, [pc, #212]	@ (800da14 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800d93e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800d940:	68fb      	ldr	r3, [r7, #12]
 800d942:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d944:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800d948:	68fb      	ldr	r3, [r7, #12]
 800d94a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d94c:	68fb      	ldr	r3, [r7, #12]
 800d94e:	2201      	movs	r2, #1
 800d950:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800d954:	2301      	movs	r3, #1
 800d956:	e055      	b.n	800da04 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800d958:	68fb      	ldr	r3, [r7, #12]
 800d95a:	681b      	ldr	r3, [r3, #0]
 800d95c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d95e:	68fb      	ldr	r3, [r7, #12]
 800d960:	681b      	ldr	r3, [r3, #0]
 800d962:	f042 0208 	orr.w	r2, r2, #8
 800d966:	62da      	str	r2, [r3, #44]	@ 0x2c

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800d968:	68fb      	ldr	r3, [r7, #12]
 800d96a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d96c:	2b01      	cmp	r3, #1
 800d96e:	d002      	beq.n	800d976 <HAL_SD_ReadBlocks_DMA+0x122>
      {
        add *= 512U;
 800d970:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d972:	025b      	lsls	r3, r3, #9
 800d974:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800d976:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d97a:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800d97c:	683b      	ldr	r3, [r7, #0]
 800d97e:	025b      	lsls	r3, r3, #9
 800d980:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800d982:	2390      	movs	r3, #144	@ 0x90
 800d984:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800d986:	2302      	movs	r3, #2
 800d988:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800d98a:	2300      	movs	r3, #0
 800d98c:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800d98e:	2301      	movs	r3, #1
 800d990:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800d992:	68fb      	ldr	r3, [r7, #12]
 800d994:	681b      	ldr	r3, [r3, #0]
 800d996:	f107 0210 	add.w	r2, r7, #16
 800d99a:	4611      	mov	r1, r2
 800d99c:	4618      	mov	r0, r3
 800d99e:	f002 ff5b 	bl	8010858 <SDMMC_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800d9a2:	683b      	ldr	r3, [r7, #0]
 800d9a4:	2b01      	cmp	r3, #1
 800d9a6:	d90a      	bls.n	800d9be <HAL_SD_ReadBlocks_DMA+0x16a>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800d9a8:	68fb      	ldr	r3, [r7, #12]
 800d9aa:	2282      	movs	r2, #130	@ 0x82
 800d9ac:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800d9ae:	68fb      	ldr	r3, [r7, #12]
 800d9b0:	681b      	ldr	r3, [r3, #0]
 800d9b2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d9b4:	4618      	mov	r0, r3
 800d9b6:	f002 ffbf 	bl	8010938 <SDMMC_CmdReadMultiBlock>
 800d9ba:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800d9bc:	e009      	b.n	800d9d2 <HAL_SD_ReadBlocks_DMA+0x17e>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800d9be:	68fb      	ldr	r3, [r7, #12]
 800d9c0:	2281      	movs	r2, #129	@ 0x81
 800d9c2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800d9c4:	68fb      	ldr	r3, [r7, #12]
 800d9c6:	681b      	ldr	r3, [r3, #0]
 800d9c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d9ca:	4618      	mov	r0, r3
 800d9cc:	f002 ff92 	bl	80108f4 <SDMMC_CmdReadSingleBlock>
 800d9d0:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800d9d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	d012      	beq.n	800d9fe <HAL_SD_ReadBlocks_DMA+0x1aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d9d8:	68fb      	ldr	r3, [r7, #12]
 800d9da:	681b      	ldr	r3, [r3, #0]
 800d9dc:	4a0d      	ldr	r2, [pc, #52]	@ (800da14 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800d9de:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 800d9e0:	68fb      	ldr	r3, [r7, #12]
 800d9e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d9e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9e6:	431a      	orrs	r2, r3
 800d9e8:	68fb      	ldr	r3, [r7, #12]
 800d9ea:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 800d9ec:	68fb      	ldr	r3, [r7, #12]
 800d9ee:	2201      	movs	r2, #1
 800d9f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800d9f4:	68fb      	ldr	r3, [r7, #12]
 800d9f6:	2200      	movs	r2, #0
 800d9f8:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 800d9fa:	2301      	movs	r3, #1
 800d9fc:	e002      	b.n	800da04 <HAL_SD_ReadBlocks_DMA+0x1b0>
      }

      return HAL_OK;
 800d9fe:	2300      	movs	r3, #0
 800da00:	e000      	b.n	800da04 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_BUSY;
 800da02:	2302      	movs	r3, #2
  }
}
 800da04:	4618      	mov	r0, r3
 800da06:	3730      	adds	r7, #48	@ 0x30
 800da08:	46bd      	mov	sp, r7
 800da0a:	bd80      	pop	{r7, pc}
 800da0c:	0800e137 	.word	0x0800e137
 800da10:	0800e1a9 	.word	0x0800e1a9
 800da14:	004005ff 	.word	0x004005ff

0800da18 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800da18:	b580      	push	{r7, lr}
 800da1a:	b08c      	sub	sp, #48	@ 0x30
 800da1c:	af00      	add	r7, sp, #0
 800da1e:	60f8      	str	r0, [r7, #12]
 800da20:	60b9      	str	r1, [r7, #8]
 800da22:	607a      	str	r2, [r7, #4]
 800da24:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800da2a:	68bb      	ldr	r3, [r7, #8]
 800da2c:	2b00      	cmp	r3, #0
 800da2e:	d107      	bne.n	800da40 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800da30:	68fb      	ldr	r3, [r7, #12]
 800da32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800da34:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800da38:	68fb      	ldr	r3, [r7, #12]
 800da3a:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800da3c:	2301      	movs	r3, #1
 800da3e:	e0c6      	b.n	800dbce <HAL_SD_WriteBlocks_DMA+0x1b6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800da40:	68fb      	ldr	r3, [r7, #12]
 800da42:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800da46:	b2db      	uxtb	r3, r3
 800da48:	2b01      	cmp	r3, #1
 800da4a:	f040 80bf 	bne.w	800dbcc <HAL_SD_WriteBlocks_DMA+0x1b4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800da4e:	68fb      	ldr	r3, [r7, #12]
 800da50:	2200      	movs	r2, #0
 800da52:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800da54:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800da56:	683b      	ldr	r3, [r7, #0]
 800da58:	441a      	add	r2, r3
 800da5a:	68fb      	ldr	r3, [r7, #12]
 800da5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800da5e:	429a      	cmp	r2, r3
 800da60:	d907      	bls.n	800da72 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800da62:	68fb      	ldr	r3, [r7, #12]
 800da64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800da66:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800da6a:	68fb      	ldr	r3, [r7, #12]
 800da6c:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800da6e:	2301      	movs	r3, #1
 800da70:	e0ad      	b.n	800dbce <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800da72:	68fb      	ldr	r3, [r7, #12]
 800da74:	2203      	movs	r2, #3
 800da76:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800da7a:	68fb      	ldr	r3, [r7, #12]
 800da7c:	681b      	ldr	r3, [r3, #0]
 800da7e:	2200      	movs	r2, #0
 800da80:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800da82:	68fb      	ldr	r3, [r7, #12]
 800da84:	681b      	ldr	r3, [r3, #0]
 800da86:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800da88:	68fb      	ldr	r3, [r7, #12]
 800da8a:	681b      	ldr	r3, [r3, #0]
 800da8c:	f042 021a 	orr.w	r2, r2, #26
 800da90:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800da92:	68fb      	ldr	r3, [r7, #12]
 800da94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800da96:	4a50      	ldr	r2, [pc, #320]	@ (800dbd8 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 800da98:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800da9a:	68fb      	ldr	r3, [r7, #12]
 800da9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800da9e:	4a4f      	ldr	r2, [pc, #316]	@ (800dbdc <HAL_SD_WriteBlocks_DMA+0x1c4>)
 800daa0:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800daa2:	68fb      	ldr	r3, [r7, #12]
 800daa4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800daa6:	2200      	movs	r2, #0
 800daa8:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800daaa:	68fb      	ldr	r3, [r7, #12]
 800daac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800daae:	2b01      	cmp	r3, #1
 800dab0:	d002      	beq.n	800dab8 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800dab2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dab4:	025b      	lsls	r3, r3, #9
 800dab6:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800dab8:	683b      	ldr	r3, [r7, #0]
 800daba:	2b01      	cmp	r3, #1
 800dabc:	d90a      	bls.n	800dad4 <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800dabe:	68fb      	ldr	r3, [r7, #12]
 800dac0:	22a0      	movs	r2, #160	@ 0xa0
 800dac2:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800dac4:	68fb      	ldr	r3, [r7, #12]
 800dac6:	681b      	ldr	r3, [r3, #0]
 800dac8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800daca:	4618      	mov	r0, r3
 800dacc:	f002 ff78 	bl	80109c0 <SDMMC_CmdWriteMultiBlock>
 800dad0:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800dad2:	e009      	b.n	800dae8 <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800dad4:	68fb      	ldr	r3, [r7, #12]
 800dad6:	2290      	movs	r2, #144	@ 0x90
 800dad8:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800dada:	68fb      	ldr	r3, [r7, #12]
 800dadc:	681b      	ldr	r3, [r3, #0]
 800dade:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800dae0:	4618      	mov	r0, r3
 800dae2:	f002 ff4b 	bl	801097c <SDMMC_CmdWriteSingleBlock>
 800dae6:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800dae8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800daea:	2b00      	cmp	r3, #0
 800daec:	d012      	beq.n	800db14 <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800daee:	68fb      	ldr	r3, [r7, #12]
 800daf0:	681b      	ldr	r3, [r3, #0]
 800daf2:	4a3b      	ldr	r2, [pc, #236]	@ (800dbe0 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800daf4:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800daf6:	68fb      	ldr	r3, [r7, #12]
 800daf8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800dafa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dafc:	431a      	orrs	r2, r3
 800dafe:	68fb      	ldr	r3, [r7, #12]
 800db00:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800db02:	68fb      	ldr	r3, [r7, #12]
 800db04:	2201      	movs	r2, #1
 800db06:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800db0a:	68fb      	ldr	r3, [r7, #12]
 800db0c:	2200      	movs	r2, #0
 800db0e:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800db10:	2301      	movs	r3, #1
 800db12:	e05c      	b.n	800dbce <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800db14:	68fb      	ldr	r3, [r7, #12]
 800db16:	681b      	ldr	r3, [r3, #0]
 800db18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800db1a:	68fb      	ldr	r3, [r7, #12]
 800db1c:	681b      	ldr	r3, [r3, #0]
 800db1e:	f042 0208 	orr.w	r2, r2, #8
 800db22:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 800db24:	68fb      	ldr	r3, [r7, #12]
 800db26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800db28:	2240      	movs	r2, #64	@ 0x40
 800db2a:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 800db2c:	68fb      	ldr	r3, [r7, #12]
 800db2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800db30:	681b      	ldr	r3, [r3, #0]
 800db32:	681b      	ldr	r3, [r3, #0]
 800db34:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800db38:	68fb      	ldr	r3, [r7, #12]
 800db3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800db3c:	689a      	ldr	r2, [r3, #8]
 800db3e:	68fb      	ldr	r3, [r7, #12]
 800db40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800db42:	681b      	ldr	r3, [r3, #0]
 800db44:	430a      	orrs	r2, r1
 800db46:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800db48:	68fb      	ldr	r3, [r7, #12]
 800db4a:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800db4c:	68b9      	ldr	r1, [r7, #8]
 800db4e:	68fb      	ldr	r3, [r7, #12]
 800db50:	681b      	ldr	r3, [r3, #0]
 800db52:	3380      	adds	r3, #128	@ 0x80
 800db54:	461a      	mov	r2, r3
 800db56:	683b      	ldr	r3, [r7, #0]
 800db58:	025b      	lsls	r3, r3, #9
 800db5a:	089b      	lsrs	r3, r3, #2
 800db5c:	f7f8 fae0 	bl	8006120 <HAL_DMA_Start_IT>
 800db60:	4603      	mov	r3, r0
 800db62:	2b00      	cmp	r3, #0
 800db64:	d01a      	beq.n	800db9c <HAL_SD_WriteBlocks_DMA+0x184>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800db66:	68fb      	ldr	r3, [r7, #12]
 800db68:	681b      	ldr	r3, [r3, #0]
 800db6a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800db6c:	68fb      	ldr	r3, [r7, #12]
 800db6e:	681b      	ldr	r3, [r3, #0]
 800db70:	f022 021a 	bic.w	r2, r2, #26
 800db74:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800db76:	68fb      	ldr	r3, [r7, #12]
 800db78:	681b      	ldr	r3, [r3, #0]
 800db7a:	4a19      	ldr	r2, [pc, #100]	@ (800dbe0 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800db7c:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800db7e:	68fb      	ldr	r3, [r7, #12]
 800db80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800db82:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800db86:	68fb      	ldr	r3, [r7, #12]
 800db88:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800db8a:	68fb      	ldr	r3, [r7, #12]
 800db8c:	2201      	movs	r2, #1
 800db8e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800db92:	68fb      	ldr	r3, [r7, #12]
 800db94:	2200      	movs	r2, #0
 800db96:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800db98:	2301      	movs	r3, #1
 800db9a:	e018      	b.n	800dbce <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800db9c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800dba0:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800dba2:	683b      	ldr	r3, [r7, #0]
 800dba4:	025b      	lsls	r3, r3, #9
 800dba6:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800dba8:	2390      	movs	r3, #144	@ 0x90
 800dbaa:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800dbac:	2300      	movs	r3, #0
 800dbae:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800dbb0:	2300      	movs	r3, #0
 800dbb2:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800dbb4:	2301      	movs	r3, #1
 800dbb6:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800dbb8:	68fb      	ldr	r3, [r7, #12]
 800dbba:	681b      	ldr	r3, [r3, #0]
 800dbbc:	f107 0210 	add.w	r2, r7, #16
 800dbc0:	4611      	mov	r1, r2
 800dbc2:	4618      	mov	r0, r3
 800dbc4:	f002 fe48 	bl	8010858 <SDMMC_ConfigData>

      return HAL_OK;
 800dbc8:	2300      	movs	r3, #0
 800dbca:	e000      	b.n	800dbce <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
  }
  else
  {
    return HAL_BUSY;
 800dbcc:	2302      	movs	r3, #2
  }
}
 800dbce:	4618      	mov	r0, r3
 800dbd0:	3730      	adds	r7, #48	@ 0x30
 800dbd2:	46bd      	mov	sp, r7
 800dbd4:	bd80      	pop	{r7, pc}
 800dbd6:	bf00      	nop
 800dbd8:	0800e10d 	.word	0x0800e10d
 800dbdc:	0800e1a9 	.word	0x0800e1a9
 800dbe0:	004005ff 	.word	0x004005ff

0800dbe4 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800dbe4:	b480      	push	{r7}
 800dbe6:	b083      	sub	sp, #12
 800dbe8:	af00      	add	r7, sp, #0
 800dbea:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800dbec:	bf00      	nop
 800dbee:	370c      	adds	r7, #12
 800dbf0:	46bd      	mov	sp, r7
 800dbf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbf6:	4770      	bx	lr

0800dbf8 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800dbf8:	b480      	push	{r7}
 800dbfa:	b083      	sub	sp, #12
 800dbfc:	af00      	add	r7, sp, #0
 800dbfe:	6078      	str	r0, [r7, #4]
 800dc00:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800dc06:	0f9b      	lsrs	r3, r3, #30
 800dc08:	b2da      	uxtb	r2, r3
 800dc0a:	683b      	ldr	r3, [r7, #0]
 800dc0c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800dc12:	0e9b      	lsrs	r3, r3, #26
 800dc14:	b2db      	uxtb	r3, r3
 800dc16:	f003 030f 	and.w	r3, r3, #15
 800dc1a:	b2da      	uxtb	r2, r3
 800dc1c:	683b      	ldr	r3, [r7, #0]
 800dc1e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800dc24:	0e1b      	lsrs	r3, r3, #24
 800dc26:	b2db      	uxtb	r3, r3
 800dc28:	f003 0303 	and.w	r3, r3, #3
 800dc2c:	b2da      	uxtb	r2, r3
 800dc2e:	683b      	ldr	r3, [r7, #0]
 800dc30:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800dc36:	0c1b      	lsrs	r3, r3, #16
 800dc38:	b2da      	uxtb	r2, r3
 800dc3a:	683b      	ldr	r3, [r7, #0]
 800dc3c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800dc42:	0a1b      	lsrs	r3, r3, #8
 800dc44:	b2da      	uxtb	r2, r3
 800dc46:	683b      	ldr	r3, [r7, #0]
 800dc48:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800dc4e:	b2da      	uxtb	r2, r3
 800dc50:	683b      	ldr	r3, [r7, #0]
 800dc52:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800dc58:	0d1b      	lsrs	r3, r3, #20
 800dc5a:	b29a      	uxth	r2, r3
 800dc5c:	683b      	ldr	r3, [r7, #0]
 800dc5e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800dc64:	0c1b      	lsrs	r3, r3, #16
 800dc66:	b2db      	uxtb	r3, r3
 800dc68:	f003 030f 	and.w	r3, r3, #15
 800dc6c:	b2da      	uxtb	r2, r3
 800dc6e:	683b      	ldr	r3, [r7, #0]
 800dc70:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800dc76:	0bdb      	lsrs	r3, r3, #15
 800dc78:	b2db      	uxtb	r3, r3
 800dc7a:	f003 0301 	and.w	r3, r3, #1
 800dc7e:	b2da      	uxtb	r2, r3
 800dc80:	683b      	ldr	r3, [r7, #0]
 800dc82:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800dc88:	0b9b      	lsrs	r3, r3, #14
 800dc8a:	b2db      	uxtb	r3, r3
 800dc8c:	f003 0301 	and.w	r3, r3, #1
 800dc90:	b2da      	uxtb	r2, r3
 800dc92:	683b      	ldr	r3, [r7, #0]
 800dc94:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800dc9a:	0b5b      	lsrs	r3, r3, #13
 800dc9c:	b2db      	uxtb	r3, r3
 800dc9e:	f003 0301 	and.w	r3, r3, #1
 800dca2:	b2da      	uxtb	r2, r3
 800dca4:	683b      	ldr	r3, [r7, #0]
 800dca6:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800dca8:	687b      	ldr	r3, [r7, #4]
 800dcaa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800dcac:	0b1b      	lsrs	r3, r3, #12
 800dcae:	b2db      	uxtb	r3, r3
 800dcb0:	f003 0301 	and.w	r3, r3, #1
 800dcb4:	b2da      	uxtb	r2, r3
 800dcb6:	683b      	ldr	r3, [r7, #0]
 800dcb8:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800dcba:	683b      	ldr	r3, [r7, #0]
 800dcbc:	2200      	movs	r2, #0
 800dcbe:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dcc4:	2b00      	cmp	r3, #0
 800dcc6:	d163      	bne.n	800dd90 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800dccc:	009a      	lsls	r2, r3, #2
 800dcce:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800dcd2:	4013      	ands	r3, r2
 800dcd4:	687a      	ldr	r2, [r7, #4]
 800dcd6:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800dcd8:	0f92      	lsrs	r2, r2, #30
 800dcda:	431a      	orrs	r2, r3
 800dcdc:	683b      	ldr	r3, [r7, #0]
 800dcde:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dce4:	0edb      	lsrs	r3, r3, #27
 800dce6:	b2db      	uxtb	r3, r3
 800dce8:	f003 0307 	and.w	r3, r3, #7
 800dcec:	b2da      	uxtb	r2, r3
 800dcee:	683b      	ldr	r3, [r7, #0]
 800dcf0:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dcf6:	0e1b      	lsrs	r3, r3, #24
 800dcf8:	b2db      	uxtb	r3, r3
 800dcfa:	f003 0307 	and.w	r3, r3, #7
 800dcfe:	b2da      	uxtb	r2, r3
 800dd00:	683b      	ldr	r3, [r7, #0]
 800dd02:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dd08:	0d5b      	lsrs	r3, r3, #21
 800dd0a:	b2db      	uxtb	r3, r3
 800dd0c:	f003 0307 	and.w	r3, r3, #7
 800dd10:	b2da      	uxtb	r2, r3
 800dd12:	683b      	ldr	r3, [r7, #0]
 800dd14:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dd1a:	0c9b      	lsrs	r3, r3, #18
 800dd1c:	b2db      	uxtb	r3, r3
 800dd1e:	f003 0307 	and.w	r3, r3, #7
 800dd22:	b2da      	uxtb	r2, r3
 800dd24:	683b      	ldr	r3, [r7, #0]
 800dd26:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dd2c:	0bdb      	lsrs	r3, r3, #15
 800dd2e:	b2db      	uxtb	r3, r3
 800dd30:	f003 0307 	and.w	r3, r3, #7
 800dd34:	b2da      	uxtb	r2, r3
 800dd36:	683b      	ldr	r3, [r7, #0]
 800dd38:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800dd3a:	683b      	ldr	r3, [r7, #0]
 800dd3c:	691b      	ldr	r3, [r3, #16]
 800dd3e:	1c5a      	adds	r2, r3, #1
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800dd44:	683b      	ldr	r3, [r7, #0]
 800dd46:	7e1b      	ldrb	r3, [r3, #24]
 800dd48:	b2db      	uxtb	r3, r3
 800dd4a:	f003 0307 	and.w	r3, r3, #7
 800dd4e:	3302      	adds	r3, #2
 800dd50:	2201      	movs	r2, #1
 800dd52:	fa02 f303 	lsl.w	r3, r2, r3
 800dd56:	687a      	ldr	r2, [r7, #4]
 800dd58:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800dd5a:	fb03 f202 	mul.w	r2, r3, r2
 800dd5e:	687b      	ldr	r3, [r7, #4]
 800dd60:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800dd62:	683b      	ldr	r3, [r7, #0]
 800dd64:	7a1b      	ldrb	r3, [r3, #8]
 800dd66:	b2db      	uxtb	r3, r3
 800dd68:	f003 030f 	and.w	r3, r3, #15
 800dd6c:	2201      	movs	r2, #1
 800dd6e:	409a      	lsls	r2, r3
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dd78:	687a      	ldr	r2, [r7, #4]
 800dd7a:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800dd7c:	0a52      	lsrs	r2, r2, #9
 800dd7e:	fb03 f202 	mul.w	r2, r3, r2
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800dd8c:	661a      	str	r2, [r3, #96]	@ 0x60
 800dd8e:	e031      	b.n	800ddf4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dd94:	2b01      	cmp	r3, #1
 800dd96:	d11d      	bne.n	800ddd4 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800dd9c:	041b      	lsls	r3, r3, #16
 800dd9e:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dda6:	0c1b      	lsrs	r3, r3, #16
 800dda8:	431a      	orrs	r2, r3
 800ddaa:	683b      	ldr	r3, [r7, #0]
 800ddac:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800ddae:	683b      	ldr	r3, [r7, #0]
 800ddb0:	691b      	ldr	r3, [r3, #16]
 800ddb2:	3301      	adds	r3, #1
 800ddb4:	029a      	lsls	r2, r3, #10
 800ddb6:	687b      	ldr	r3, [r7, #4]
 800ddb8:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ddc8:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800ddca:	687b      	ldr	r3, [r7, #4]
 800ddcc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	661a      	str	r2, [r3, #96]	@ 0x60
 800ddd2:	e00f      	b.n	800ddf4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	681b      	ldr	r3, [r3, #0]
 800ddd8:	4a58      	ldr	r2, [pc, #352]	@ (800df3c <HAL_SD_GetCardCSD+0x344>)
 800ddda:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dde0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	2201      	movs	r2, #1
 800ddec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800ddf0:	2301      	movs	r3, #1
 800ddf2:	e09d      	b.n	800df30 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ddf8:	0b9b      	lsrs	r3, r3, #14
 800ddfa:	b2db      	uxtb	r3, r3
 800ddfc:	f003 0301 	and.w	r3, r3, #1
 800de00:	b2da      	uxtb	r2, r3
 800de02:	683b      	ldr	r3, [r7, #0]
 800de04:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800de0a:	09db      	lsrs	r3, r3, #7
 800de0c:	b2db      	uxtb	r3, r3
 800de0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800de12:	b2da      	uxtb	r2, r3
 800de14:	683b      	ldr	r3, [r7, #0]
 800de16:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800de1c:	b2db      	uxtb	r3, r3
 800de1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800de22:	b2da      	uxtb	r2, r3
 800de24:	683b      	ldr	r3, [r7, #0]
 800de26:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800de28:	687b      	ldr	r3, [r7, #4]
 800de2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800de2c:	0fdb      	lsrs	r3, r3, #31
 800de2e:	b2da      	uxtb	r2, r3
 800de30:	683b      	ldr	r3, [r7, #0]
 800de32:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800de38:	0f5b      	lsrs	r3, r3, #29
 800de3a:	b2db      	uxtb	r3, r3
 800de3c:	f003 0303 	and.w	r3, r3, #3
 800de40:	b2da      	uxtb	r2, r3
 800de42:	683b      	ldr	r3, [r7, #0]
 800de44:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800de4a:	0e9b      	lsrs	r3, r3, #26
 800de4c:	b2db      	uxtb	r3, r3
 800de4e:	f003 0307 	and.w	r3, r3, #7
 800de52:	b2da      	uxtb	r2, r3
 800de54:	683b      	ldr	r3, [r7, #0]
 800de56:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800de58:	687b      	ldr	r3, [r7, #4]
 800de5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800de5c:	0d9b      	lsrs	r3, r3, #22
 800de5e:	b2db      	uxtb	r3, r3
 800de60:	f003 030f 	and.w	r3, r3, #15
 800de64:	b2da      	uxtb	r2, r3
 800de66:	683b      	ldr	r3, [r7, #0]
 800de68:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800de6e:	0d5b      	lsrs	r3, r3, #21
 800de70:	b2db      	uxtb	r3, r3
 800de72:	f003 0301 	and.w	r3, r3, #1
 800de76:	b2da      	uxtb	r2, r3
 800de78:	683b      	ldr	r3, [r7, #0]
 800de7a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800de7e:	683b      	ldr	r3, [r7, #0]
 800de80:	2200      	movs	r2, #0
 800de82:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800de8a:	0c1b      	lsrs	r3, r3, #16
 800de8c:	b2db      	uxtb	r3, r3
 800de8e:	f003 0301 	and.w	r3, r3, #1
 800de92:	b2da      	uxtb	r2, r3
 800de94:	683b      	ldr	r3, [r7, #0]
 800de96:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800de9a:	687b      	ldr	r3, [r7, #4]
 800de9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800de9e:	0bdb      	lsrs	r3, r3, #15
 800dea0:	b2db      	uxtb	r3, r3
 800dea2:	f003 0301 	and.w	r3, r3, #1
 800dea6:	b2da      	uxtb	r2, r3
 800dea8:	683b      	ldr	r3, [r7, #0]
 800deaa:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800deae:	687b      	ldr	r3, [r7, #4]
 800deb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800deb2:	0b9b      	lsrs	r3, r3, #14
 800deb4:	b2db      	uxtb	r3, r3
 800deb6:	f003 0301 	and.w	r3, r3, #1
 800deba:	b2da      	uxtb	r2, r3
 800debc:	683b      	ldr	r3, [r7, #0]
 800debe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dec6:	0b5b      	lsrs	r3, r3, #13
 800dec8:	b2db      	uxtb	r3, r3
 800deca:	f003 0301 	and.w	r3, r3, #1
 800dece:	b2da      	uxtb	r2, r3
 800ded0:	683b      	ldr	r3, [r7, #0]
 800ded2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800ded6:	687b      	ldr	r3, [r7, #4]
 800ded8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800deda:	0b1b      	lsrs	r3, r3, #12
 800dedc:	b2db      	uxtb	r3, r3
 800dede:	f003 0301 	and.w	r3, r3, #1
 800dee2:	b2da      	uxtb	r2, r3
 800dee4:	683b      	ldr	r3, [r7, #0]
 800dee6:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800deee:	0a9b      	lsrs	r3, r3, #10
 800def0:	b2db      	uxtb	r3, r3
 800def2:	f003 0303 	and.w	r3, r3, #3
 800def6:	b2da      	uxtb	r2, r3
 800def8:	683b      	ldr	r3, [r7, #0]
 800defa:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800df02:	0a1b      	lsrs	r3, r3, #8
 800df04:	b2db      	uxtb	r3, r3
 800df06:	f003 0303 	and.w	r3, r3, #3
 800df0a:	b2da      	uxtb	r2, r3
 800df0c:	683b      	ldr	r3, [r7, #0]
 800df0e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800df16:	085b      	lsrs	r3, r3, #1
 800df18:	b2db      	uxtb	r3, r3
 800df1a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800df1e:	b2da      	uxtb	r2, r3
 800df20:	683b      	ldr	r3, [r7, #0]
 800df22:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800df26:	683b      	ldr	r3, [r7, #0]
 800df28:	2201      	movs	r2, #1
 800df2a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800df2e:	2300      	movs	r3, #0
}
 800df30:	4618      	mov	r0, r3
 800df32:	370c      	adds	r7, #12
 800df34:	46bd      	mov	sp, r7
 800df36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df3a:	4770      	bx	lr
 800df3c:	004005ff 	.word	0x004005ff

0800df40 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800df40:	b480      	push	{r7}
 800df42:	b083      	sub	sp, #12
 800df44:	af00      	add	r7, sp, #0
 800df46:	6078      	str	r0, [r7, #4]
 800df48:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800df4a:	687b      	ldr	r3, [r7, #4]
 800df4c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800df4e:	683b      	ldr	r3, [r7, #0]
 800df50:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800df52:	687b      	ldr	r3, [r7, #4]
 800df54:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800df56:	683b      	ldr	r3, [r7, #0]
 800df58:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800df5e:	683b      	ldr	r3, [r7, #0]
 800df60:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800df66:	683b      	ldr	r3, [r7, #0]
 800df68:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800df6e:	683b      	ldr	r3, [r7, #0]
 800df70:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800df72:	687b      	ldr	r3, [r7, #4]
 800df74:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800df76:	683b      	ldr	r3, [r7, #0]
 800df78:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800df7e:	683b      	ldr	r3, [r7, #0]
 800df80:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800df86:	683b      	ldr	r3, [r7, #0]
 800df88:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800df8a:	2300      	movs	r3, #0
}
 800df8c:	4618      	mov	r0, r3
 800df8e:	370c      	adds	r7, #12
 800df90:	46bd      	mov	sp, r7
 800df92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df96:	4770      	bx	lr

0800df98 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800df98:	b5b0      	push	{r4, r5, r7, lr}
 800df9a:	b08e      	sub	sp, #56	@ 0x38
 800df9c:	af04      	add	r7, sp, #16
 800df9e:	6078      	str	r0, [r7, #4]
 800dfa0:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800dfa2:	2300      	movs	r3, #0
 800dfa4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	2203      	movs	r2, #3
 800dfac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dfb4:	2b03      	cmp	r3, #3
 800dfb6:	d02e      	beq.n	800e016 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 800dfb8:	683b      	ldr	r3, [r7, #0]
 800dfba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dfbe:	d106      	bne.n	800dfce <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dfc4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	639a      	str	r2, [r3, #56]	@ 0x38
 800dfcc:	e029      	b.n	800e022 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 800dfce:	683b      	ldr	r3, [r7, #0]
 800dfd0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800dfd4:	d10a      	bne.n	800dfec <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800dfd6:	6878      	ldr	r0, [r7, #4]
 800dfd8:	f000 fabc 	bl	800e554 <SD_WideBus_Enable>
 800dfdc:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800dfe2:	6a3b      	ldr	r3, [r7, #32]
 800dfe4:	431a      	orrs	r2, r3
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	639a      	str	r2, [r3, #56]	@ 0x38
 800dfea:	e01a      	b.n	800e022 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 800dfec:	683b      	ldr	r3, [r7, #0]
 800dfee:	2b00      	cmp	r3, #0
 800dff0:	d10a      	bne.n	800e008 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800dff2:	6878      	ldr	r0, [r7, #4]
 800dff4:	f000 faf9 	bl	800e5ea <SD_WideBus_Disable>
 800dff8:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800dffe:	6a3b      	ldr	r3, [r7, #32]
 800e000:	431a      	orrs	r2, r3
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	639a      	str	r2, [r3, #56]	@ 0x38
 800e006:	e00c      	b.n	800e022 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e00c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800e010:	687b      	ldr	r3, [r7, #4]
 800e012:	639a      	str	r2, [r3, #56]	@ 0x38
 800e014:	e005      	b.n	800e022 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e01a:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e026:	2b00      	cmp	r3, #0
 800e028:	d00b      	beq.n	800e042 <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e02a:	687b      	ldr	r3, [r7, #4]
 800e02c:	681b      	ldr	r3, [r3, #0]
 800e02e:	4a26      	ldr	r2, [pc, #152]	@ (800e0c8 <HAL_SD_ConfigWideBusOperation+0x130>)
 800e030:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	2201      	movs	r2, #1
 800e036:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800e03a:	2301      	movs	r3, #1
 800e03c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800e040:	e01f      	b.n	800e082 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	685b      	ldr	r3, [r3, #4]
 800e046:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	689b      	ldr	r3, [r3, #8]
 800e04c:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	68db      	ldr	r3, [r3, #12]
 800e052:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 800e054:	683b      	ldr	r3, [r7, #0]
 800e056:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800e058:	687b      	ldr	r3, [r7, #4]
 800e05a:	695b      	ldr	r3, [r3, #20]
 800e05c:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	699b      	ldr	r3, [r3, #24]
 800e062:	61fb      	str	r3, [r7, #28]
    (void)SDMMC_Init(hsd->Instance, Init);
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	681d      	ldr	r5, [r3, #0]
 800e068:	466c      	mov	r4, sp
 800e06a:	f107 0314 	add.w	r3, r7, #20
 800e06e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800e072:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800e076:	f107 0308 	add.w	r3, r7, #8
 800e07a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800e07c:	4628      	mov	r0, r5
 800e07e:	f002 fb4b 	bl	8010718 <SDMMC_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	681b      	ldr	r3, [r3, #0]
 800e086:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800e08a:	4618      	mov	r0, r3
 800e08c:	f002 fc10 	bl	80108b0 <SDMMC_CmdBlockLength>
 800e090:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e092:	6a3b      	ldr	r3, [r7, #32]
 800e094:	2b00      	cmp	r3, #0
 800e096:	d00c      	beq.n	800e0b2 <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	681b      	ldr	r3, [r3, #0]
 800e09c:	4a0a      	ldr	r2, [pc, #40]	@ (800e0c8 <HAL_SD_ConfigWideBusOperation+0x130>)
 800e09e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e0a4:	6a3b      	ldr	r3, [r7, #32]
 800e0a6:	431a      	orrs	r2, r3
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 800e0ac:	2301      	movs	r3, #1
 800e0ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800e0b2:	687b      	ldr	r3, [r7, #4]
 800e0b4:	2201      	movs	r2, #1
 800e0b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 800e0ba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800e0be:	4618      	mov	r0, r3
 800e0c0:	3728      	adds	r7, #40	@ 0x28
 800e0c2:	46bd      	mov	sp, r7
 800e0c4:	bdb0      	pop	{r4, r5, r7, pc}
 800e0c6:	bf00      	nop
 800e0c8:	004005ff 	.word	0x004005ff

0800e0cc <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800e0cc:	b580      	push	{r7, lr}
 800e0ce:	b086      	sub	sp, #24
 800e0d0:	af00      	add	r7, sp, #0
 800e0d2:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800e0d4:	2300      	movs	r3, #0
 800e0d6:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800e0d8:	f107 030c 	add.w	r3, r7, #12
 800e0dc:	4619      	mov	r1, r3
 800e0de:	6878      	ldr	r0, [r7, #4]
 800e0e0:	f000 fa10 	bl	800e504 <SD_SendStatus>
 800e0e4:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e0e6:	697b      	ldr	r3, [r7, #20]
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	d005      	beq.n	800e0f8 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e0f0:	697b      	ldr	r3, [r7, #20]
 800e0f2:	431a      	orrs	r2, r3
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800e0f8:	68fb      	ldr	r3, [r7, #12]
 800e0fa:	0a5b      	lsrs	r3, r3, #9
 800e0fc:	f003 030f 	and.w	r3, r3, #15
 800e100:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800e102:	693b      	ldr	r3, [r7, #16]
}
 800e104:	4618      	mov	r0, r3
 800e106:	3718      	adds	r7, #24
 800e108:	46bd      	mov	sp, r7
 800e10a:	bd80      	pop	{r7, pc}

0800e10c <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800e10c:	b480      	push	{r7}
 800e10e:	b085      	sub	sp, #20
 800e110:	af00      	add	r7, sp, #0
 800e112:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800e114:	687b      	ldr	r3, [r7, #4]
 800e116:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e118:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 800e11a:	68fb      	ldr	r3, [r7, #12]
 800e11c:	681b      	ldr	r3, [r3, #0]
 800e11e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e120:	68fb      	ldr	r3, [r7, #12]
 800e122:	681b      	ldr	r3, [r3, #0]
 800e124:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800e128:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800e12a:	bf00      	nop
 800e12c:	3714      	adds	r7, #20
 800e12e:	46bd      	mov	sp, r7
 800e130:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e134:	4770      	bx	lr

0800e136 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800e136:	b580      	push	{r7, lr}
 800e138:	b084      	sub	sp, #16
 800e13a:	af00      	add	r7, sp, #0
 800e13c:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800e13e:	687b      	ldr	r3, [r7, #4]
 800e140:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e142:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800e144:	68fb      	ldr	r3, [r7, #12]
 800e146:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e148:	2b82      	cmp	r3, #130	@ 0x82
 800e14a:	d111      	bne.n	800e170 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800e14c:	68fb      	ldr	r3, [r7, #12]
 800e14e:	681b      	ldr	r3, [r3, #0]
 800e150:	4618      	mov	r0, r3
 800e152:	f002 fc57 	bl	8010a04 <SDMMC_CmdStopTransfer>
 800e156:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e158:	68bb      	ldr	r3, [r7, #8]
 800e15a:	2b00      	cmp	r3, #0
 800e15c:	d008      	beq.n	800e170 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800e15e:	68fb      	ldr	r3, [r7, #12]
 800e160:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e162:	68bb      	ldr	r3, [r7, #8]
 800e164:	431a      	orrs	r2, r3
 800e166:	68fb      	ldr	r3, [r7, #12]
 800e168:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800e16a:	68f8      	ldr	r0, [r7, #12]
 800e16c:	f7ff fd3a 	bl	800dbe4 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 800e170:	68fb      	ldr	r3, [r7, #12]
 800e172:	681b      	ldr	r3, [r3, #0]
 800e174:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e176:	68fb      	ldr	r3, [r7, #12]
 800e178:	681b      	ldr	r3, [r3, #0]
 800e17a:	f022 0208 	bic.w	r2, r2, #8
 800e17e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800e180:	68fb      	ldr	r3, [r7, #12]
 800e182:	681b      	ldr	r3, [r3, #0]
 800e184:	f240 523a 	movw	r2, #1338	@ 0x53a
 800e188:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 800e18a:	68fb      	ldr	r3, [r7, #12]
 800e18c:	2201      	movs	r2, #1
 800e18e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800e192:	68fb      	ldr	r3, [r7, #12]
 800e194:	2200      	movs	r2, #0
 800e196:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800e198:	68f8      	ldr	r0, [r7, #12]
 800e19a:	f004 fa0b 	bl	80125b4 <HAL_SD_RxCpltCallback>
#endif
}
 800e19e:	bf00      	nop
 800e1a0:	3710      	adds	r7, #16
 800e1a2:	46bd      	mov	sp, r7
 800e1a4:	bd80      	pop	{r7, pc}
	...

0800e1a8 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800e1a8:	b580      	push	{r7, lr}
 800e1aa:	b086      	sub	sp, #24
 800e1ac:	af00      	add	r7, sp, #0
 800e1ae:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800e1b0:	687b      	ldr	r3, [r7, #4]
 800e1b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e1b4:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800e1b6:	6878      	ldr	r0, [r7, #4]
 800e1b8:	f7f8 f99c 	bl	80064f4 <HAL_DMA_GetError>
 800e1bc:	4603      	mov	r3, r0
 800e1be:	2b02      	cmp	r3, #2
 800e1c0:	d03e      	beq.n	800e240 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800e1c2:	697b      	ldr	r3, [r7, #20]
 800e1c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e1c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e1c8:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800e1ca:	697b      	ldr	r3, [r7, #20]
 800e1cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e1ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e1d0:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800e1d2:	693b      	ldr	r3, [r7, #16]
 800e1d4:	2b01      	cmp	r3, #1
 800e1d6:	d002      	beq.n	800e1de <SD_DMAError+0x36>
 800e1d8:	68fb      	ldr	r3, [r7, #12]
 800e1da:	2b01      	cmp	r3, #1
 800e1dc:	d12d      	bne.n	800e23a <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e1de:	697b      	ldr	r3, [r7, #20]
 800e1e0:	681b      	ldr	r3, [r3, #0]
 800e1e2:	4a19      	ldr	r2, [pc, #100]	@ (800e248 <SD_DMAError+0xa0>)
 800e1e4:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800e1e6:	697b      	ldr	r3, [r7, #20]
 800e1e8:	681b      	ldr	r3, [r3, #0]
 800e1ea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e1ec:	697b      	ldr	r3, [r7, #20]
 800e1ee:	681b      	ldr	r3, [r3, #0]
 800e1f0:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800e1f4:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800e1f6:	697b      	ldr	r3, [r7, #20]
 800e1f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e1fa:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800e1fe:	697b      	ldr	r3, [r7, #20]
 800e200:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800e202:	6978      	ldr	r0, [r7, #20]
 800e204:	f7ff ff62 	bl	800e0cc <HAL_SD_GetCardState>
 800e208:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800e20a:	68bb      	ldr	r3, [r7, #8]
 800e20c:	2b06      	cmp	r3, #6
 800e20e:	d002      	beq.n	800e216 <SD_DMAError+0x6e>
 800e210:	68bb      	ldr	r3, [r7, #8]
 800e212:	2b05      	cmp	r3, #5
 800e214:	d10a      	bne.n	800e22c <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800e216:	697b      	ldr	r3, [r7, #20]
 800e218:	681b      	ldr	r3, [r3, #0]
 800e21a:	4618      	mov	r0, r3
 800e21c:	f002 fbf2 	bl	8010a04 <SDMMC_CmdStopTransfer>
 800e220:	4602      	mov	r2, r0
 800e222:	697b      	ldr	r3, [r7, #20]
 800e224:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e226:	431a      	orrs	r2, r3
 800e228:	697b      	ldr	r3, [r7, #20]
 800e22a:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800e22c:	697b      	ldr	r3, [r7, #20]
 800e22e:	2201      	movs	r2, #1
 800e230:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800e234:	697b      	ldr	r3, [r7, #20]
 800e236:	2200      	movs	r2, #0
 800e238:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800e23a:	6978      	ldr	r0, [r7, #20]
 800e23c:	f7ff fcd2 	bl	800dbe4 <HAL_SD_ErrorCallback>
#endif
  }
}
 800e240:	bf00      	nop
 800e242:	3718      	adds	r7, #24
 800e244:	46bd      	mov	sp, r7
 800e246:	bd80      	pop	{r7, pc}
 800e248:	004005ff 	.word	0x004005ff

0800e24c <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800e24c:	b5b0      	push	{r4, r5, r7, lr}
 800e24e:	b094      	sub	sp, #80	@ 0x50
 800e250:	af04      	add	r7, sp, #16
 800e252:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800e254:	2301      	movs	r3, #1
 800e256:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	681b      	ldr	r3, [r3, #0]
 800e25c:	4618      	mov	r0, r3
 800e25e:	f002 faa2 	bl	80107a6 <SDMMC_GetPowerState>
 800e262:	4603      	mov	r3, r0
 800e264:	2b00      	cmp	r3, #0
 800e266:	d102      	bne.n	800e26e <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e268:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800e26c:	e0b8      	b.n	800e3e0 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800e26e:	687b      	ldr	r3, [r7, #4]
 800e270:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e272:	2b03      	cmp	r3, #3
 800e274:	d02f      	beq.n	800e2d6 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800e276:	687b      	ldr	r3, [r7, #4]
 800e278:	681b      	ldr	r3, [r3, #0]
 800e27a:	4618      	mov	r0, r3
 800e27c:	f002 fccd 	bl	8010c1a <SDMMC_CmdSendCID>
 800e280:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800e282:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e284:	2b00      	cmp	r3, #0
 800e286:	d001      	beq.n	800e28c <SD_InitCard+0x40>
    {
      return errorstate;
 800e288:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e28a:	e0a9      	b.n	800e3e0 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	681b      	ldr	r3, [r3, #0]
 800e290:	2100      	movs	r1, #0
 800e292:	4618      	mov	r0, r3
 800e294:	f002 facd 	bl	8010832 <SDMMC_GetResponse>
 800e298:	4602      	mov	r2, r0
 800e29a:	687b      	ldr	r3, [r7, #4]
 800e29c:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	681b      	ldr	r3, [r3, #0]
 800e2a2:	2104      	movs	r1, #4
 800e2a4:	4618      	mov	r0, r3
 800e2a6:	f002 fac4 	bl	8010832 <SDMMC_GetResponse>
 800e2aa:	4602      	mov	r2, r0
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800e2b0:	687b      	ldr	r3, [r7, #4]
 800e2b2:	681b      	ldr	r3, [r3, #0]
 800e2b4:	2108      	movs	r1, #8
 800e2b6:	4618      	mov	r0, r3
 800e2b8:	f002 fabb 	bl	8010832 <SDMMC_GetResponse>
 800e2bc:	4602      	mov	r2, r0
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	681b      	ldr	r3, [r3, #0]
 800e2c6:	210c      	movs	r1, #12
 800e2c8:	4618      	mov	r0, r3
 800e2ca:	f002 fab2 	bl	8010832 <SDMMC_GetResponse>
 800e2ce:	4602      	mov	r2, r0
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800e2d6:	687b      	ldr	r3, [r7, #4]
 800e2d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e2da:	2b03      	cmp	r3, #3
 800e2dc:	d00d      	beq.n	800e2fa <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	681b      	ldr	r3, [r3, #0]
 800e2e2:	f107 020e 	add.w	r2, r7, #14
 800e2e6:	4611      	mov	r1, r2
 800e2e8:	4618      	mov	r0, r3
 800e2ea:	f002 fcd3 	bl	8010c94 <SDMMC_CmdSetRelAdd>
 800e2ee:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800e2f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e2f2:	2b00      	cmp	r3, #0
 800e2f4:	d001      	beq.n	800e2fa <SD_InitCard+0xae>
    {
      return errorstate;
 800e2f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e2f8:	e072      	b.n	800e3e0 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e2fe:	2b03      	cmp	r3, #3
 800e300:	d036      	beq.n	800e370 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800e302:	89fb      	ldrh	r3, [r7, #14]
 800e304:	461a      	mov	r2, r3
 800e306:	687b      	ldr	r3, [r7, #4]
 800e308:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	681a      	ldr	r2, [r3, #0]
 800e30e:	687b      	ldr	r3, [r7, #4]
 800e310:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e312:	041b      	lsls	r3, r3, #16
 800e314:	4619      	mov	r1, r3
 800e316:	4610      	mov	r0, r2
 800e318:	f002 fc9d 	bl	8010c56 <SDMMC_CmdSendCSD>
 800e31c:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800e31e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e320:	2b00      	cmp	r3, #0
 800e322:	d001      	beq.n	800e328 <SD_InitCard+0xdc>
    {
      return errorstate;
 800e324:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e326:	e05b      	b.n	800e3e0 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	681b      	ldr	r3, [r3, #0]
 800e32c:	2100      	movs	r1, #0
 800e32e:	4618      	mov	r0, r3
 800e330:	f002 fa7f 	bl	8010832 <SDMMC_GetResponse>
 800e334:	4602      	mov	r2, r0
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	681b      	ldr	r3, [r3, #0]
 800e33e:	2104      	movs	r1, #4
 800e340:	4618      	mov	r0, r3
 800e342:	f002 fa76 	bl	8010832 <SDMMC_GetResponse>
 800e346:	4602      	mov	r2, r0
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	681b      	ldr	r3, [r3, #0]
 800e350:	2108      	movs	r1, #8
 800e352:	4618      	mov	r0, r3
 800e354:	f002 fa6d 	bl	8010832 <SDMMC_GetResponse>
 800e358:	4602      	mov	r2, r0
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	681b      	ldr	r3, [r3, #0]
 800e362:	210c      	movs	r1, #12
 800e364:	4618      	mov	r0, r3
 800e366:	f002 fa64 	bl	8010832 <SDMMC_GetResponse>
 800e36a:	4602      	mov	r2, r0
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	681b      	ldr	r3, [r3, #0]
 800e374:	2104      	movs	r1, #4
 800e376:	4618      	mov	r0, r3
 800e378:	f002 fa5b 	bl	8010832 <SDMMC_GetResponse>
 800e37c:	4603      	mov	r3, r0
 800e37e:	0d1a      	lsrs	r2, r3, #20
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800e384:	f107 0310 	add.w	r3, r7, #16
 800e388:	4619      	mov	r1, r3
 800e38a:	6878      	ldr	r0, [r7, #4]
 800e38c:	f7ff fc34 	bl	800dbf8 <HAL_SD_GetCardCSD>
 800e390:	4603      	mov	r3, r0
 800e392:	2b00      	cmp	r3, #0
 800e394:	d002      	beq.n	800e39c <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e396:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800e39a:	e021      	b.n	800e3e0 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	6819      	ldr	r1, [r3, #0]
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e3a4:	041b      	lsls	r3, r3, #16
 800e3a6:	2200      	movs	r2, #0
 800e3a8:	461c      	mov	r4, r3
 800e3aa:	4615      	mov	r5, r2
 800e3ac:	4622      	mov	r2, r4
 800e3ae:	462b      	mov	r3, r5
 800e3b0:	4608      	mov	r0, r1
 800e3b2:	f002 fb49 	bl	8010a48 <SDMMC_CmdSelDesel>
 800e3b6:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800e3b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e3ba:	2b00      	cmp	r3, #0
 800e3bc:	d001      	beq.n	800e3c2 <SD_InitCard+0x176>
  {
    return errorstate;
 800e3be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e3c0:	e00e      	b.n	800e3e0 <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 800e3c2:	687b      	ldr	r3, [r7, #4]
 800e3c4:	681d      	ldr	r5, [r3, #0]
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	466c      	mov	r4, sp
 800e3ca:	f103 0210 	add.w	r2, r3, #16
 800e3ce:	ca07      	ldmia	r2, {r0, r1, r2}
 800e3d0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800e3d4:	3304      	adds	r3, #4
 800e3d6:	cb0e      	ldmia	r3, {r1, r2, r3}
 800e3d8:	4628      	mov	r0, r5
 800e3da:	f002 f99d 	bl	8010718 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800e3de:	2300      	movs	r3, #0
}
 800e3e0:	4618      	mov	r0, r3
 800e3e2:	3740      	adds	r7, #64	@ 0x40
 800e3e4:	46bd      	mov	sp, r7
 800e3e6:	bdb0      	pop	{r4, r5, r7, pc}

0800e3e8 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800e3e8:	b580      	push	{r7, lr}
 800e3ea:	b086      	sub	sp, #24
 800e3ec:	af00      	add	r7, sp, #0
 800e3ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800e3f0:	2300      	movs	r3, #0
 800e3f2:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800e3f4:	2300      	movs	r3, #0
 800e3f6:	617b      	str	r3, [r7, #20]
 800e3f8:	2300      	movs	r3, #0
 800e3fa:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	681b      	ldr	r3, [r3, #0]
 800e400:	4618      	mov	r0, r3
 800e402:	f002 fb44 	bl	8010a8e <SDMMC_CmdGoIdleState>
 800e406:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e408:	68fb      	ldr	r3, [r7, #12]
 800e40a:	2b00      	cmp	r3, #0
 800e40c:	d001      	beq.n	800e412 <SD_PowerON+0x2a>
  {
    return errorstate;
 800e40e:	68fb      	ldr	r3, [r7, #12]
 800e410:	e072      	b.n	800e4f8 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	681b      	ldr	r3, [r3, #0]
 800e416:	4618      	mov	r0, r3
 800e418:	f002 fb57 	bl	8010aca <SDMMC_CmdOperCond>
 800e41c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e41e:	68fb      	ldr	r3, [r7, #12]
 800e420:	2b00      	cmp	r3, #0
 800e422:	d00d      	beq.n	800e440 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800e424:	687b      	ldr	r3, [r7, #4]
 800e426:	2200      	movs	r2, #0
 800e428:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800e42a:	687b      	ldr	r3, [r7, #4]
 800e42c:	681b      	ldr	r3, [r3, #0]
 800e42e:	4618      	mov	r0, r3
 800e430:	f002 fb2d 	bl	8010a8e <SDMMC_CmdGoIdleState>
 800e434:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e436:	68fb      	ldr	r3, [r7, #12]
 800e438:	2b00      	cmp	r3, #0
 800e43a:	d004      	beq.n	800e446 <SD_PowerON+0x5e>
    {
      return errorstate;
 800e43c:	68fb      	ldr	r3, [r7, #12]
 800e43e:	e05b      	b.n	800e4f8 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	2201      	movs	r2, #1
 800e444:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e44a:	2b01      	cmp	r3, #1
 800e44c:	d137      	bne.n	800e4be <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	681b      	ldr	r3, [r3, #0]
 800e452:	2100      	movs	r1, #0
 800e454:	4618      	mov	r0, r3
 800e456:	f002 fb57 	bl	8010b08 <SDMMC_CmdAppCommand>
 800e45a:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e45c:	68fb      	ldr	r3, [r7, #12]
 800e45e:	2b00      	cmp	r3, #0
 800e460:	d02d      	beq.n	800e4be <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e462:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800e466:	e047      	b.n	800e4f8 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800e468:	687b      	ldr	r3, [r7, #4]
 800e46a:	681b      	ldr	r3, [r3, #0]
 800e46c:	2100      	movs	r1, #0
 800e46e:	4618      	mov	r0, r3
 800e470:	f002 fb4a 	bl	8010b08 <SDMMC_CmdAppCommand>
 800e474:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e476:	68fb      	ldr	r3, [r7, #12]
 800e478:	2b00      	cmp	r3, #0
 800e47a:	d001      	beq.n	800e480 <SD_PowerON+0x98>
    {
      return errorstate;
 800e47c:	68fb      	ldr	r3, [r7, #12]
 800e47e:	e03b      	b.n	800e4f8 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800e480:	687b      	ldr	r3, [r7, #4]
 800e482:	681b      	ldr	r3, [r3, #0]
 800e484:	491e      	ldr	r1, [pc, #120]	@ (800e500 <SD_PowerON+0x118>)
 800e486:	4618      	mov	r0, r3
 800e488:	f002 fb60 	bl	8010b4c <SDMMC_CmdAppOperCommand>
 800e48c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e48e:	68fb      	ldr	r3, [r7, #12]
 800e490:	2b00      	cmp	r3, #0
 800e492:	d002      	beq.n	800e49a <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e494:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800e498:	e02e      	b.n	800e4f8 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e49a:	687b      	ldr	r3, [r7, #4]
 800e49c:	681b      	ldr	r3, [r3, #0]
 800e49e:	2100      	movs	r1, #0
 800e4a0:	4618      	mov	r0, r3
 800e4a2:	f002 f9c6 	bl	8010832 <SDMMC_GetResponse>
 800e4a6:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800e4a8:	697b      	ldr	r3, [r7, #20]
 800e4aa:	0fdb      	lsrs	r3, r3, #31
 800e4ac:	2b01      	cmp	r3, #1
 800e4ae:	d101      	bne.n	800e4b4 <SD_PowerON+0xcc>
 800e4b0:	2301      	movs	r3, #1
 800e4b2:	e000      	b.n	800e4b6 <SD_PowerON+0xce>
 800e4b4:	2300      	movs	r3, #0
 800e4b6:	613b      	str	r3, [r7, #16]

    count++;
 800e4b8:	68bb      	ldr	r3, [r7, #8]
 800e4ba:	3301      	adds	r3, #1
 800e4bc:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800e4be:	68bb      	ldr	r3, [r7, #8]
 800e4c0:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800e4c4:	4293      	cmp	r3, r2
 800e4c6:	d802      	bhi.n	800e4ce <SD_PowerON+0xe6>
 800e4c8:	693b      	ldr	r3, [r7, #16]
 800e4ca:	2b00      	cmp	r3, #0
 800e4cc:	d0cc      	beq.n	800e468 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800e4ce:	68bb      	ldr	r3, [r7, #8]
 800e4d0:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800e4d4:	4293      	cmp	r3, r2
 800e4d6:	d902      	bls.n	800e4de <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800e4d8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800e4dc:	e00c      	b.n	800e4f8 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800e4de:	697b      	ldr	r3, [r7, #20]
 800e4e0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800e4e4:	2b00      	cmp	r3, #0
 800e4e6:	d003      	beq.n	800e4f0 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800e4e8:	687b      	ldr	r3, [r7, #4]
 800e4ea:	2201      	movs	r2, #1
 800e4ec:	645a      	str	r2, [r3, #68]	@ 0x44
 800e4ee:	e002      	b.n	800e4f6 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800e4f0:	687b      	ldr	r3, [r7, #4]
 800e4f2:	2200      	movs	r2, #0
 800e4f4:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 800e4f6:	2300      	movs	r3, #0
}
 800e4f8:	4618      	mov	r0, r3
 800e4fa:	3718      	adds	r7, #24
 800e4fc:	46bd      	mov	sp, r7
 800e4fe:	bd80      	pop	{r7, pc}
 800e500:	c1100000 	.word	0xc1100000

0800e504 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800e504:	b580      	push	{r7, lr}
 800e506:	b084      	sub	sp, #16
 800e508:	af00      	add	r7, sp, #0
 800e50a:	6078      	str	r0, [r7, #4]
 800e50c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800e50e:	683b      	ldr	r3, [r7, #0]
 800e510:	2b00      	cmp	r3, #0
 800e512:	d102      	bne.n	800e51a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800e514:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800e518:	e018      	b.n	800e54c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e51a:	687b      	ldr	r3, [r7, #4]
 800e51c:	681a      	ldr	r2, [r3, #0]
 800e51e:	687b      	ldr	r3, [r7, #4]
 800e520:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e522:	041b      	lsls	r3, r3, #16
 800e524:	4619      	mov	r1, r3
 800e526:	4610      	mov	r0, r2
 800e528:	f002 fbd5 	bl	8010cd6 <SDMMC_CmdSendStatus>
 800e52c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e52e:	68fb      	ldr	r3, [r7, #12]
 800e530:	2b00      	cmp	r3, #0
 800e532:	d001      	beq.n	800e538 <SD_SendStatus+0x34>
  {
    return errorstate;
 800e534:	68fb      	ldr	r3, [r7, #12]
 800e536:	e009      	b.n	800e54c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	681b      	ldr	r3, [r3, #0]
 800e53c:	2100      	movs	r1, #0
 800e53e:	4618      	mov	r0, r3
 800e540:	f002 f977 	bl	8010832 <SDMMC_GetResponse>
 800e544:	4602      	mov	r2, r0
 800e546:	683b      	ldr	r3, [r7, #0]
 800e548:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800e54a:	2300      	movs	r3, #0
}
 800e54c:	4618      	mov	r0, r3
 800e54e:	3710      	adds	r7, #16
 800e550:	46bd      	mov	sp, r7
 800e552:	bd80      	pop	{r7, pc}

0800e554 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800e554:	b580      	push	{r7, lr}
 800e556:	b086      	sub	sp, #24
 800e558:	af00      	add	r7, sp, #0
 800e55a:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800e55c:	2300      	movs	r3, #0
 800e55e:	60fb      	str	r3, [r7, #12]
 800e560:	2300      	movs	r3, #0
 800e562:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800e564:	687b      	ldr	r3, [r7, #4]
 800e566:	681b      	ldr	r3, [r3, #0]
 800e568:	2100      	movs	r1, #0
 800e56a:	4618      	mov	r0, r3
 800e56c:	f002 f961 	bl	8010832 <SDMMC_GetResponse>
 800e570:	4603      	mov	r3, r0
 800e572:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e576:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e57a:	d102      	bne.n	800e582 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e57c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800e580:	e02f      	b.n	800e5e2 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800e582:	f107 030c 	add.w	r3, r7, #12
 800e586:	4619      	mov	r1, r3
 800e588:	6878      	ldr	r0, [r7, #4]
 800e58a:	f000 f879 	bl	800e680 <SD_FindSCR>
 800e58e:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e590:	697b      	ldr	r3, [r7, #20]
 800e592:	2b00      	cmp	r3, #0
 800e594:	d001      	beq.n	800e59a <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800e596:	697b      	ldr	r3, [r7, #20]
 800e598:	e023      	b.n	800e5e2 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800e59a:	693b      	ldr	r3, [r7, #16]
 800e59c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e5a0:	2b00      	cmp	r3, #0
 800e5a2:	d01c      	beq.n	800e5de <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e5a4:	687b      	ldr	r3, [r7, #4]
 800e5a6:	681a      	ldr	r2, [r3, #0]
 800e5a8:	687b      	ldr	r3, [r7, #4]
 800e5aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e5ac:	041b      	lsls	r3, r3, #16
 800e5ae:	4619      	mov	r1, r3
 800e5b0:	4610      	mov	r0, r2
 800e5b2:	f002 faa9 	bl	8010b08 <SDMMC_CmdAppCommand>
 800e5b6:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e5b8:	697b      	ldr	r3, [r7, #20]
 800e5ba:	2b00      	cmp	r3, #0
 800e5bc:	d001      	beq.n	800e5c2 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800e5be:	697b      	ldr	r3, [r7, #20]
 800e5c0:	e00f      	b.n	800e5e2 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800e5c2:	687b      	ldr	r3, [r7, #4]
 800e5c4:	681b      	ldr	r3, [r3, #0]
 800e5c6:	2102      	movs	r1, #2
 800e5c8:	4618      	mov	r0, r3
 800e5ca:	f002 fae3 	bl	8010b94 <SDMMC_CmdBusWidth>
 800e5ce:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e5d0:	697b      	ldr	r3, [r7, #20]
 800e5d2:	2b00      	cmp	r3, #0
 800e5d4:	d001      	beq.n	800e5da <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800e5d6:	697b      	ldr	r3, [r7, #20]
 800e5d8:	e003      	b.n	800e5e2 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800e5da:	2300      	movs	r3, #0
 800e5dc:	e001      	b.n	800e5e2 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e5de:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800e5e2:	4618      	mov	r0, r3
 800e5e4:	3718      	adds	r7, #24
 800e5e6:	46bd      	mov	sp, r7
 800e5e8:	bd80      	pop	{r7, pc}

0800e5ea <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800e5ea:	b580      	push	{r7, lr}
 800e5ec:	b086      	sub	sp, #24
 800e5ee:	af00      	add	r7, sp, #0
 800e5f0:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800e5f2:	2300      	movs	r3, #0
 800e5f4:	60fb      	str	r3, [r7, #12]
 800e5f6:	2300      	movs	r3, #0
 800e5f8:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800e5fa:	687b      	ldr	r3, [r7, #4]
 800e5fc:	681b      	ldr	r3, [r3, #0]
 800e5fe:	2100      	movs	r1, #0
 800e600:	4618      	mov	r0, r3
 800e602:	f002 f916 	bl	8010832 <SDMMC_GetResponse>
 800e606:	4603      	mov	r3, r0
 800e608:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e60c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e610:	d102      	bne.n	800e618 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e612:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800e616:	e02f      	b.n	800e678 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800e618:	f107 030c 	add.w	r3, r7, #12
 800e61c:	4619      	mov	r1, r3
 800e61e:	6878      	ldr	r0, [r7, #4]
 800e620:	f000 f82e 	bl	800e680 <SD_FindSCR>
 800e624:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e626:	697b      	ldr	r3, [r7, #20]
 800e628:	2b00      	cmp	r3, #0
 800e62a:	d001      	beq.n	800e630 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800e62c:	697b      	ldr	r3, [r7, #20]
 800e62e:	e023      	b.n	800e678 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800e630:	693b      	ldr	r3, [r7, #16]
 800e632:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e636:	2b00      	cmp	r3, #0
 800e638:	d01c      	beq.n	800e674 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e63a:	687b      	ldr	r3, [r7, #4]
 800e63c:	681a      	ldr	r2, [r3, #0]
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e642:	041b      	lsls	r3, r3, #16
 800e644:	4619      	mov	r1, r3
 800e646:	4610      	mov	r0, r2
 800e648:	f002 fa5e 	bl	8010b08 <SDMMC_CmdAppCommand>
 800e64c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e64e:	697b      	ldr	r3, [r7, #20]
 800e650:	2b00      	cmp	r3, #0
 800e652:	d001      	beq.n	800e658 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800e654:	697b      	ldr	r3, [r7, #20]
 800e656:	e00f      	b.n	800e678 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800e658:	687b      	ldr	r3, [r7, #4]
 800e65a:	681b      	ldr	r3, [r3, #0]
 800e65c:	2100      	movs	r1, #0
 800e65e:	4618      	mov	r0, r3
 800e660:	f002 fa98 	bl	8010b94 <SDMMC_CmdBusWidth>
 800e664:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e666:	697b      	ldr	r3, [r7, #20]
 800e668:	2b00      	cmp	r3, #0
 800e66a:	d001      	beq.n	800e670 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800e66c:	697b      	ldr	r3, [r7, #20]
 800e66e:	e003      	b.n	800e678 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800e670:	2300      	movs	r3, #0
 800e672:	e001      	b.n	800e678 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e674:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800e678:	4618      	mov	r0, r3
 800e67a:	3718      	adds	r7, #24
 800e67c:	46bd      	mov	sp, r7
 800e67e:	bd80      	pop	{r7, pc}

0800e680 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800e680:	b590      	push	{r4, r7, lr}
 800e682:	b08f      	sub	sp, #60	@ 0x3c
 800e684:	af00      	add	r7, sp, #0
 800e686:	6078      	str	r0, [r7, #4]
 800e688:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800e68a:	f7f6 feaf 	bl	80053ec <HAL_GetTick>
 800e68e:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800e690:	2300      	movs	r3, #0
 800e692:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800e694:	2300      	movs	r3, #0
 800e696:	60bb      	str	r3, [r7, #8]
 800e698:	2300      	movs	r3, #0
 800e69a:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800e69c:	683b      	ldr	r3, [r7, #0]
 800e69e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800e6a0:	687b      	ldr	r3, [r7, #4]
 800e6a2:	681b      	ldr	r3, [r3, #0]
 800e6a4:	2108      	movs	r1, #8
 800e6a6:	4618      	mov	r0, r3
 800e6a8:	f002 f902 	bl	80108b0 <SDMMC_CmdBlockLength>
 800e6ac:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e6ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6b0:	2b00      	cmp	r3, #0
 800e6b2:	d001      	beq.n	800e6b8 <SD_FindSCR+0x38>
  {
    return errorstate;
 800e6b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6b6:	e0b2      	b.n	800e81e <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	681a      	ldr	r2, [r3, #0]
 800e6bc:	687b      	ldr	r3, [r7, #4]
 800e6be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e6c0:	041b      	lsls	r3, r3, #16
 800e6c2:	4619      	mov	r1, r3
 800e6c4:	4610      	mov	r0, r2
 800e6c6:	f002 fa1f 	bl	8010b08 <SDMMC_CmdAppCommand>
 800e6ca:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e6cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6ce:	2b00      	cmp	r3, #0
 800e6d0:	d001      	beq.n	800e6d6 <SD_FindSCR+0x56>
  {
    return errorstate;
 800e6d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6d4:	e0a3      	b.n	800e81e <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e6d6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e6da:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800e6dc:	2308      	movs	r3, #8
 800e6de:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800e6e0:	2330      	movs	r3, #48	@ 0x30
 800e6e2:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800e6e4:	2302      	movs	r3, #2
 800e6e6:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800e6e8:	2300      	movs	r3, #0
 800e6ea:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800e6ec:	2301      	movs	r3, #1
 800e6ee:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	681b      	ldr	r3, [r3, #0]
 800e6f4:	f107 0210 	add.w	r2, r7, #16
 800e6f8:	4611      	mov	r1, r2
 800e6fa:	4618      	mov	r0, r3
 800e6fc:	f002 f8ac 	bl	8010858 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800e700:	687b      	ldr	r3, [r7, #4]
 800e702:	681b      	ldr	r3, [r3, #0]
 800e704:	4618      	mov	r0, r3
 800e706:	f002 fa67 	bl	8010bd8 <SDMMC_CmdSendSCR>
 800e70a:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e70c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e70e:	2b00      	cmp	r3, #0
 800e710:	d02a      	beq.n	800e768 <SD_FindSCR+0xe8>
  {
    return errorstate;
 800e712:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e714:	e083      	b.n	800e81e <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	681b      	ldr	r3, [r3, #0]
 800e71a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e71c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800e720:	2b00      	cmp	r3, #0
 800e722:	d00f      	beq.n	800e744 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 800e724:	687b      	ldr	r3, [r7, #4]
 800e726:	6819      	ldr	r1, [r3, #0]
 800e728:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e72a:	009b      	lsls	r3, r3, #2
 800e72c:	f107 0208 	add.w	r2, r7, #8
 800e730:	18d4      	adds	r4, r2, r3
 800e732:	4608      	mov	r0, r1
 800e734:	f002 f81c 	bl	8010770 <SDMMC_ReadFIFO>
 800e738:	4603      	mov	r3, r0
 800e73a:	6023      	str	r3, [r4, #0]
      index++;
 800e73c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e73e:	3301      	adds	r3, #1
 800e740:	637b      	str	r3, [r7, #52]	@ 0x34
 800e742:	e006      	b.n	800e752 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXACT))
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	681b      	ldr	r3, [r3, #0]
 800e748:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e74a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e74e:	2b00      	cmp	r3, #0
 800e750:	d012      	beq.n	800e778 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800e752:	f7f6 fe4b 	bl	80053ec <HAL_GetTick>
 800e756:	4602      	mov	r2, r0
 800e758:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e75a:	1ad3      	subs	r3, r2, r3
 800e75c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e760:	d102      	bne.n	800e768 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800e762:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e766:	e05a      	b.n	800e81e <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	681b      	ldr	r3, [r3, #0]
 800e76c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e76e:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 800e772:	2b00      	cmp	r3, #0
 800e774:	d0cf      	beq.n	800e716 <SD_FindSCR+0x96>
 800e776:	e000      	b.n	800e77a <SD_FindSCR+0xfa>
      break;
 800e778:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	681b      	ldr	r3, [r3, #0]
 800e77e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e780:	f003 0308 	and.w	r3, r3, #8
 800e784:	2b00      	cmp	r3, #0
 800e786:	d005      	beq.n	800e794 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800e788:	687b      	ldr	r3, [r7, #4]
 800e78a:	681b      	ldr	r3, [r3, #0]
 800e78c:	2208      	movs	r2, #8
 800e78e:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800e790:	2308      	movs	r3, #8
 800e792:	e044      	b.n	800e81e <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800e794:	687b      	ldr	r3, [r7, #4]
 800e796:	681b      	ldr	r3, [r3, #0]
 800e798:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e79a:	f003 0302 	and.w	r3, r3, #2
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d005      	beq.n	800e7ae <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800e7a2:	687b      	ldr	r3, [r7, #4]
 800e7a4:	681b      	ldr	r3, [r3, #0]
 800e7a6:	2202      	movs	r2, #2
 800e7a8:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800e7aa:	2302      	movs	r3, #2
 800e7ac:	e037      	b.n	800e81e <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	681b      	ldr	r3, [r3, #0]
 800e7b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e7b4:	f003 0320 	and.w	r3, r3, #32
 800e7b8:	2b00      	cmp	r3, #0
 800e7ba:	d005      	beq.n	800e7c8 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	681b      	ldr	r3, [r3, #0]
 800e7c0:	2220      	movs	r2, #32
 800e7c2:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800e7c4:	2320      	movs	r3, #32
 800e7c6:	e02a      	b.n	800e81e <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800e7c8:	687b      	ldr	r3, [r7, #4]
 800e7ca:	681b      	ldr	r3, [r3, #0]
 800e7cc:	f240 523a 	movw	r2, #1338	@ 0x53a
 800e7d0:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e7d2:	68fb      	ldr	r3, [r7, #12]
 800e7d4:	061a      	lsls	r2, r3, #24
 800e7d6:	68fb      	ldr	r3, [r7, #12]
 800e7d8:	021b      	lsls	r3, r3, #8
 800e7da:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800e7de:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e7e0:	68fb      	ldr	r3, [r7, #12]
 800e7e2:	0a1b      	lsrs	r3, r3, #8
 800e7e4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e7e8:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e7ea:	68fb      	ldr	r3, [r7, #12]
 800e7ec:	0e1b      	lsrs	r3, r3, #24
 800e7ee:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e7f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7f2:	601a      	str	r2, [r3, #0]
    scr++;
 800e7f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7f6:	3304      	adds	r3, #4
 800e7f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e7fa:	68bb      	ldr	r3, [r7, #8]
 800e7fc:	061a      	lsls	r2, r3, #24
 800e7fe:	68bb      	ldr	r3, [r7, #8]
 800e800:	021b      	lsls	r3, r3, #8
 800e802:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800e806:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800e808:	68bb      	ldr	r3, [r7, #8]
 800e80a:	0a1b      	lsrs	r3, r3, #8
 800e80c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e810:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800e812:	68bb      	ldr	r3, [r7, #8]
 800e814:	0e1b      	lsrs	r3, r3, #24
 800e816:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e818:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e81a:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800e81c:	2300      	movs	r3, #0
}
 800e81e:	4618      	mov	r0, r3
 800e820:	373c      	adds	r7, #60	@ 0x3c
 800e822:	46bd      	mov	sp, r7
 800e824:	bd90      	pop	{r4, r7, pc}

0800e826 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 800e826:	b580      	push	{r7, lr}
 800e828:	b082      	sub	sp, #8
 800e82a:	af00      	add	r7, sp, #0
 800e82c:	6078      	str	r0, [r7, #4]
 800e82e:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800e830:	687b      	ldr	r3, [r7, #4]
 800e832:	2b00      	cmp	r3, #0
 800e834:	d101      	bne.n	800e83a <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800e836:	2301      	movs	r3, #1
 800e838:	e025      	b.n	800e886 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800e83a:	687b      	ldr	r3, [r7, #4]
 800e83c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800e840:	b2db      	uxtb	r3, r3
 800e842:	2b00      	cmp	r3, #0
 800e844:	d106      	bne.n	800e854 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800e846:	687b      	ldr	r3, [r7, #4]
 800e848:	2200      	movs	r2, #0
 800e84a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800e84e:	6878      	ldr	r0, [r7, #4]
 800e850:	f7f4 fa3a 	bl	8002cc8 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	2202      	movs	r2, #2
 800e858:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	681a      	ldr	r2, [r3, #0]
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	3304      	adds	r3, #4
 800e864:	4619      	mov	r1, r3
 800e866:	4610      	mov	r0, r2
 800e868:	f001 fe90 	bl	801058c <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	6818      	ldr	r0, [r3, #0]
 800e870:	687b      	ldr	r3, [r7, #4]
 800e872:	685b      	ldr	r3, [r3, #4]
 800e874:	461a      	mov	r2, r3
 800e876:	6839      	ldr	r1, [r7, #0]
 800e878:	f001 fee4 	bl	8010644 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	2201      	movs	r2, #1
 800e880:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800e884:	2300      	movs	r3, #0
}
 800e886:	4618      	mov	r0, r3
 800e888:	3708      	adds	r7, #8
 800e88a:	46bd      	mov	sp, r7
 800e88c:	bd80      	pop	{r7, pc}
	...

0800e890 <HAL_SPDIFRX_Init>:
  *        in the SPDIFRX_InitTypeDef and create the associated handle.
  * @param hspdif SPDIFRX handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPDIFRX_Init(SPDIFRX_HandleTypeDef *hspdif)
{
 800e890:	b580      	push	{r7, lr}
 800e892:	b084      	sub	sp, #16
 800e894:	af00      	add	r7, sp, #0
 800e896:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Check the SPDIFRX handle allocation */
  if (hspdif == NULL)
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	2b00      	cmp	r3, #0
 800e89c:	d101      	bne.n	800e8a2 <HAL_SPDIFRX_Init+0x12>
  {
    return HAL_ERROR;
 800e89e:	2301      	movs	r3, #1
 800e8a0:	e04c      	b.n	800e93c <HAL_SPDIFRX_Init+0xac>

    /* Init the low level hardware */
    hspdif->MspInitCallback(hspdif);
  }
#else
  if (hspdif->State == HAL_SPDIFRX_STATE_RESET)
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e8a8:	b2db      	uxtb	r3, r3
 800e8aa:	2b00      	cmp	r3, #0
 800e8ac:	d106      	bne.n	800e8bc <HAL_SPDIFRX_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspdif->Lock = HAL_UNLOCKED;
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	2200      	movs	r2, #0
 800e8b2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SPDIFRX_MspInit(hspdif);
 800e8b6:	6878      	ldr	r0, [r7, #4]
 800e8b8:	f7f3 fe8c 	bl	80025d4 <HAL_SPDIFRX_MspInit>
  }
#endif /* USE_HAL_SPDIFRX_REGISTER_CALLBACKS */

  /* SPDIFRX peripheral state is BUSY */
  hspdif->State = HAL_SPDIFRX_STATE_BUSY;
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	2202      	movs	r2, #2
 800e8c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Disable SPDIFRX interface (IDLE State) */
  __HAL_SPDIFRX_IDLE(hspdif);
 800e8c4:	687b      	ldr	r3, [r7, #4]
 800e8c6:	681b      	ldr	r3, [r3, #0]
 800e8c8:	681a      	ldr	r2, [r3, #0]
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	681b      	ldr	r3, [r3, #0]
 800e8ce:	f022 0203 	bic.w	r2, r2, #3
 800e8d2:	601a      	str	r2, [r3, #0]

  /* Reset the old SPDIFRX CR configuration */
  tmpreg = hspdif->Instance->CR;
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	681b      	ldr	r3, [r3, #0]
 800e8d8:	681b      	ldr	r3, [r3, #0]
 800e8da:	60fb      	str	r3, [r7, #12]

  tmpreg &= ~(SPDIFRX_CR_RXSTEO  | SPDIFRX_CR_DRFMT  | SPDIFRX_CR_PMSK |
 800e8dc:	68fa      	ldr	r2, [r7, #12]
 800e8de:	4b19      	ldr	r3, [pc, #100]	@ (800e944 <HAL_SPDIFRX_Init+0xb4>)
 800e8e0:	4013      	ands	r3, r2
 800e8e2:	60fb      	str	r3, [r7, #12]
              SPDIFRX_CR_VMSK | SPDIFRX_CR_CUMSK | SPDIFRX_CR_PTMSK  |
              SPDIFRX_CR_CHSEL | SPDIFRX_CR_NBTR | SPDIFRX_CR_WFA |
              SPDIFRX_CR_INSEL);

  /* Sets the new configuration of the SPDIFRX peripheral */
  tmpreg |= (hspdif->Init.StereoMode |
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	699a      	ldr	r2, [r3, #24]
             hspdif->Init.InputSelection |
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	685b      	ldr	r3, [r3, #4]
  tmpreg |= (hspdif->Init.StereoMode |
 800e8ec:	431a      	orrs	r2, r3
             hspdif->Init.Retries |
 800e8ee:	687b      	ldr	r3, [r7, #4]
 800e8f0:	689b      	ldr	r3, [r3, #8]
             hspdif->Init.InputSelection |
 800e8f2:	431a      	orrs	r2, r3
             hspdif->Init.WaitForActivity |
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	68db      	ldr	r3, [r3, #12]
             hspdif->Init.Retries |
 800e8f8:	431a      	orrs	r2, r3
             hspdif->Init.ChannelSelection |
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	691b      	ldr	r3, [r3, #16]
             hspdif->Init.WaitForActivity |
 800e8fe:	431a      	orrs	r2, r3
             hspdif->Init.DataFormat |
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	695b      	ldr	r3, [r3, #20]
             hspdif->Init.ChannelSelection |
 800e904:	431a      	orrs	r2, r3
             hspdif->Init.PreambleTypeMask |
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	69db      	ldr	r3, [r3, #28]
             hspdif->Init.DataFormat |
 800e90a:	431a      	orrs	r2, r3
             hspdif->Init.ChannelStatusMask |
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	6a1b      	ldr	r3, [r3, #32]
             hspdif->Init.PreambleTypeMask |
 800e910:	431a      	orrs	r2, r3
             hspdif->Init.ValidityBitMask |
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
             hspdif->Init.ChannelStatusMask |
 800e916:	431a      	orrs	r2, r3
             hspdif->Init.ParityErrorMask
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
             hspdif->Init.ValidityBitMask |
 800e91c:	4313      	orrs	r3, r2
  tmpreg |= (hspdif->Init.StereoMode |
 800e91e:	68fa      	ldr	r2, [r7, #12]
 800e920:	4313      	orrs	r3, r2
 800e922:	60fb      	str	r3, [r7, #12]
            );


  hspdif->Instance->CR = tmpreg;
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	681b      	ldr	r3, [r3, #0]
 800e928:	68fa      	ldr	r2, [r7, #12]
 800e92a:	601a      	str	r2, [r3, #0]

  hspdif->ErrorCode = HAL_SPDIFRX_ERROR_NONE;
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	2200      	movs	r2, #0
 800e930:	649a      	str	r2, [r3, #72]	@ 0x48

  /* SPDIFRX peripheral state is READY*/
  hspdif->State = HAL_SPDIFRX_STATE_READY;
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	2201      	movs	r2, #1
 800e936:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  return HAL_OK;
 800e93a:	2300      	movs	r3, #0
}
 800e93c:	4618      	mov	r0, r3
 800e93e:	3710      	adds	r7, #16
 800e940:	46bd      	mov	sp, r7
 800e942:	bd80      	pop	{r7, pc}
 800e944:	fff88407 	.word	0xfff88407

0800e948 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800e948:	b580      	push	{r7, lr}
 800e94a:	b084      	sub	sp, #16
 800e94c:	af00      	add	r7, sp, #0
 800e94e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	2b00      	cmp	r3, #0
 800e954:	d101      	bne.n	800e95a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800e956:	2301      	movs	r3, #1
 800e958:	e09d      	b.n	800ea96 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e95e:	2b00      	cmp	r3, #0
 800e960:	d108      	bne.n	800e974 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	685b      	ldr	r3, [r3, #4]
 800e966:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e96a:	d009      	beq.n	800e980 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	2200      	movs	r2, #0
 800e970:	61da      	str	r2, [r3, #28]
 800e972:	e005      	b.n	800e980 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800e974:	687b      	ldr	r3, [r7, #4]
 800e976:	2200      	movs	r2, #0
 800e978:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	2200      	movs	r2, #0
 800e97e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e980:	687b      	ldr	r3, [r7, #4]
 800e982:	2200      	movs	r2, #0
 800e984:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800e986:	687b      	ldr	r3, [r7, #4]
 800e988:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e98c:	b2db      	uxtb	r3, r3
 800e98e:	2b00      	cmp	r3, #0
 800e990:	d106      	bne.n	800e9a0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	2200      	movs	r2, #0
 800e996:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800e99a:	6878      	ldr	r0, [r7, #4]
 800e99c:	f7f3 fe7e 	bl	800269c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	2202      	movs	r2, #2
 800e9a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	681b      	ldr	r3, [r3, #0]
 800e9ac:	681a      	ldr	r2, [r3, #0]
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	681b      	ldr	r3, [r3, #0]
 800e9b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e9b6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e9b8:	687b      	ldr	r3, [r7, #4]
 800e9ba:	68db      	ldr	r3, [r3, #12]
 800e9bc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e9c0:	d902      	bls.n	800e9c8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800e9c2:	2300      	movs	r3, #0
 800e9c4:	60fb      	str	r3, [r7, #12]
 800e9c6:	e002      	b.n	800e9ce <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800e9c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e9cc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800e9ce:	687b      	ldr	r3, [r7, #4]
 800e9d0:	68db      	ldr	r3, [r3, #12]
 800e9d2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800e9d6:	d007      	beq.n	800e9e8 <HAL_SPI_Init+0xa0>
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	68db      	ldr	r3, [r3, #12]
 800e9dc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e9e0:	d002      	beq.n	800e9e8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e9e2:	687b      	ldr	r3, [r7, #4]
 800e9e4:	2200      	movs	r2, #0
 800e9e6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	685b      	ldr	r3, [r3, #4]
 800e9ec:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	689b      	ldr	r3, [r3, #8]
 800e9f4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800e9f8:	431a      	orrs	r2, r3
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	691b      	ldr	r3, [r3, #16]
 800e9fe:	f003 0302 	and.w	r3, r3, #2
 800ea02:	431a      	orrs	r2, r3
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	695b      	ldr	r3, [r3, #20]
 800ea08:	f003 0301 	and.w	r3, r3, #1
 800ea0c:	431a      	orrs	r2, r3
 800ea0e:	687b      	ldr	r3, [r7, #4]
 800ea10:	699b      	ldr	r3, [r3, #24]
 800ea12:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ea16:	431a      	orrs	r2, r3
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	69db      	ldr	r3, [r3, #28]
 800ea1c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ea20:	431a      	orrs	r2, r3
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	6a1b      	ldr	r3, [r3, #32]
 800ea26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ea2a:	ea42 0103 	orr.w	r1, r2, r3
 800ea2e:	687b      	ldr	r3, [r7, #4]
 800ea30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ea32:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800ea36:	687b      	ldr	r3, [r7, #4]
 800ea38:	681b      	ldr	r3, [r3, #0]
 800ea3a:	430a      	orrs	r2, r1
 800ea3c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800ea3e:	687b      	ldr	r3, [r7, #4]
 800ea40:	699b      	ldr	r3, [r3, #24]
 800ea42:	0c1b      	lsrs	r3, r3, #16
 800ea44:	f003 0204 	and.w	r2, r3, #4
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ea4c:	f003 0310 	and.w	r3, r3, #16
 800ea50:	431a      	orrs	r2, r3
 800ea52:	687b      	ldr	r3, [r7, #4]
 800ea54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ea56:	f003 0308 	and.w	r3, r3, #8
 800ea5a:	431a      	orrs	r2, r3
 800ea5c:	687b      	ldr	r3, [r7, #4]
 800ea5e:	68db      	ldr	r3, [r3, #12]
 800ea60:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800ea64:	ea42 0103 	orr.w	r1, r2, r3
 800ea68:	68fb      	ldr	r3, [r7, #12]
 800ea6a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	681b      	ldr	r3, [r3, #0]
 800ea72:	430a      	orrs	r2, r1
 800ea74:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	681b      	ldr	r3, [r3, #0]
 800ea7a:	69da      	ldr	r2, [r3, #28]
 800ea7c:	687b      	ldr	r3, [r7, #4]
 800ea7e:	681b      	ldr	r3, [r3, #0]
 800ea80:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800ea84:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	2200      	movs	r2, #0
 800ea8a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800ea8c:	687b      	ldr	r3, [r7, #4]
 800ea8e:	2201      	movs	r2, #1
 800ea90:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800ea94:	2300      	movs	r3, #0
}
 800ea96:	4618      	mov	r0, r3
 800ea98:	3710      	adds	r7, #16
 800ea9a:	46bd      	mov	sp, r7
 800ea9c:	bd80      	pop	{r7, pc}

0800ea9e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ea9e:	b580      	push	{r7, lr}
 800eaa0:	b082      	sub	sp, #8
 800eaa2:	af00      	add	r7, sp, #0
 800eaa4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800eaa6:	687b      	ldr	r3, [r7, #4]
 800eaa8:	2b00      	cmp	r3, #0
 800eaaa:	d101      	bne.n	800eab0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800eaac:	2301      	movs	r3, #1
 800eaae:	e049      	b.n	800eb44 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800eab6:	b2db      	uxtb	r3, r3
 800eab8:	2b00      	cmp	r3, #0
 800eaba:	d106      	bne.n	800eaca <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800eabc:	687b      	ldr	r3, [r7, #4]
 800eabe:	2200      	movs	r2, #0
 800eac0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800eac4:	6878      	ldr	r0, [r7, #4]
 800eac6:	f7f3 fe4b 	bl	8002760 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800eaca:	687b      	ldr	r3, [r7, #4]
 800eacc:	2202      	movs	r2, #2
 800eace:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ead2:	687b      	ldr	r3, [r7, #4]
 800ead4:	681a      	ldr	r2, [r3, #0]
 800ead6:	687b      	ldr	r3, [r7, #4]
 800ead8:	3304      	adds	r3, #4
 800eada:	4619      	mov	r1, r3
 800eadc:	4610      	mov	r0, r2
 800eade:	f000 fc11 	bl	800f304 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800eae2:	687b      	ldr	r3, [r7, #4]
 800eae4:	2201      	movs	r2, #1
 800eae6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800eaea:	687b      	ldr	r3, [r7, #4]
 800eaec:	2201      	movs	r2, #1
 800eaee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	2201      	movs	r2, #1
 800eaf6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800eafa:	687b      	ldr	r3, [r7, #4]
 800eafc:	2201      	movs	r2, #1
 800eafe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800eb02:	687b      	ldr	r3, [r7, #4]
 800eb04:	2201      	movs	r2, #1
 800eb06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	2201      	movs	r2, #1
 800eb0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800eb12:	687b      	ldr	r3, [r7, #4]
 800eb14:	2201      	movs	r2, #1
 800eb16:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800eb1a:	687b      	ldr	r3, [r7, #4]
 800eb1c:	2201      	movs	r2, #1
 800eb1e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	2201      	movs	r2, #1
 800eb26:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800eb2a:	687b      	ldr	r3, [r7, #4]
 800eb2c:	2201      	movs	r2, #1
 800eb2e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800eb32:	687b      	ldr	r3, [r7, #4]
 800eb34:	2201      	movs	r2, #1
 800eb36:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	2201      	movs	r2, #1
 800eb3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800eb42:	2300      	movs	r3, #0
}
 800eb44:	4618      	mov	r0, r3
 800eb46:	3708      	adds	r7, #8
 800eb48:	46bd      	mov	sp, r7
 800eb4a:	bd80      	pop	{r7, pc}

0800eb4c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800eb4c:	b480      	push	{r7}
 800eb4e:	b085      	sub	sp, #20
 800eb50:	af00      	add	r7, sp, #0
 800eb52:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800eb54:	687b      	ldr	r3, [r7, #4]
 800eb56:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800eb5a:	b2db      	uxtb	r3, r3
 800eb5c:	2b01      	cmp	r3, #1
 800eb5e:	d001      	beq.n	800eb64 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800eb60:	2301      	movs	r3, #1
 800eb62:	e054      	b.n	800ec0e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	2202      	movs	r2, #2
 800eb68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	681b      	ldr	r3, [r3, #0]
 800eb70:	68da      	ldr	r2, [r3, #12]
 800eb72:	687b      	ldr	r3, [r7, #4]
 800eb74:	681b      	ldr	r3, [r3, #0]
 800eb76:	f042 0201 	orr.w	r2, r2, #1
 800eb7a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	681b      	ldr	r3, [r3, #0]
 800eb80:	4a26      	ldr	r2, [pc, #152]	@ (800ec1c <HAL_TIM_Base_Start_IT+0xd0>)
 800eb82:	4293      	cmp	r3, r2
 800eb84:	d022      	beq.n	800ebcc <HAL_TIM_Base_Start_IT+0x80>
 800eb86:	687b      	ldr	r3, [r7, #4]
 800eb88:	681b      	ldr	r3, [r3, #0]
 800eb8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800eb8e:	d01d      	beq.n	800ebcc <HAL_TIM_Base_Start_IT+0x80>
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	681b      	ldr	r3, [r3, #0]
 800eb94:	4a22      	ldr	r2, [pc, #136]	@ (800ec20 <HAL_TIM_Base_Start_IT+0xd4>)
 800eb96:	4293      	cmp	r3, r2
 800eb98:	d018      	beq.n	800ebcc <HAL_TIM_Base_Start_IT+0x80>
 800eb9a:	687b      	ldr	r3, [r7, #4]
 800eb9c:	681b      	ldr	r3, [r3, #0]
 800eb9e:	4a21      	ldr	r2, [pc, #132]	@ (800ec24 <HAL_TIM_Base_Start_IT+0xd8>)
 800eba0:	4293      	cmp	r3, r2
 800eba2:	d013      	beq.n	800ebcc <HAL_TIM_Base_Start_IT+0x80>
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	681b      	ldr	r3, [r3, #0]
 800eba8:	4a1f      	ldr	r2, [pc, #124]	@ (800ec28 <HAL_TIM_Base_Start_IT+0xdc>)
 800ebaa:	4293      	cmp	r3, r2
 800ebac:	d00e      	beq.n	800ebcc <HAL_TIM_Base_Start_IT+0x80>
 800ebae:	687b      	ldr	r3, [r7, #4]
 800ebb0:	681b      	ldr	r3, [r3, #0]
 800ebb2:	4a1e      	ldr	r2, [pc, #120]	@ (800ec2c <HAL_TIM_Base_Start_IT+0xe0>)
 800ebb4:	4293      	cmp	r3, r2
 800ebb6:	d009      	beq.n	800ebcc <HAL_TIM_Base_Start_IT+0x80>
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	681b      	ldr	r3, [r3, #0]
 800ebbc:	4a1c      	ldr	r2, [pc, #112]	@ (800ec30 <HAL_TIM_Base_Start_IT+0xe4>)
 800ebbe:	4293      	cmp	r3, r2
 800ebc0:	d004      	beq.n	800ebcc <HAL_TIM_Base_Start_IT+0x80>
 800ebc2:	687b      	ldr	r3, [r7, #4]
 800ebc4:	681b      	ldr	r3, [r3, #0]
 800ebc6:	4a1b      	ldr	r2, [pc, #108]	@ (800ec34 <HAL_TIM_Base_Start_IT+0xe8>)
 800ebc8:	4293      	cmp	r3, r2
 800ebca:	d115      	bne.n	800ebf8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ebcc:	687b      	ldr	r3, [r7, #4]
 800ebce:	681b      	ldr	r3, [r3, #0]
 800ebd0:	689a      	ldr	r2, [r3, #8]
 800ebd2:	4b19      	ldr	r3, [pc, #100]	@ (800ec38 <HAL_TIM_Base_Start_IT+0xec>)
 800ebd4:	4013      	ands	r3, r2
 800ebd6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ebd8:	68fb      	ldr	r3, [r7, #12]
 800ebda:	2b06      	cmp	r3, #6
 800ebdc:	d015      	beq.n	800ec0a <HAL_TIM_Base_Start_IT+0xbe>
 800ebde:	68fb      	ldr	r3, [r7, #12]
 800ebe0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ebe4:	d011      	beq.n	800ec0a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800ebe6:	687b      	ldr	r3, [r7, #4]
 800ebe8:	681b      	ldr	r3, [r3, #0]
 800ebea:	681a      	ldr	r2, [r3, #0]
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	681b      	ldr	r3, [r3, #0]
 800ebf0:	f042 0201 	orr.w	r2, r2, #1
 800ebf4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ebf6:	e008      	b.n	800ec0a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ebf8:	687b      	ldr	r3, [r7, #4]
 800ebfa:	681b      	ldr	r3, [r3, #0]
 800ebfc:	681a      	ldr	r2, [r3, #0]
 800ebfe:	687b      	ldr	r3, [r7, #4]
 800ec00:	681b      	ldr	r3, [r3, #0]
 800ec02:	f042 0201 	orr.w	r2, r2, #1
 800ec06:	601a      	str	r2, [r3, #0]
 800ec08:	e000      	b.n	800ec0c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ec0a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ec0c:	2300      	movs	r3, #0
}
 800ec0e:	4618      	mov	r0, r3
 800ec10:	3714      	adds	r7, #20
 800ec12:	46bd      	mov	sp, r7
 800ec14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec18:	4770      	bx	lr
 800ec1a:	bf00      	nop
 800ec1c:	40010000 	.word	0x40010000
 800ec20:	40000400 	.word	0x40000400
 800ec24:	40000800 	.word	0x40000800
 800ec28:	40000c00 	.word	0x40000c00
 800ec2c:	40010400 	.word	0x40010400
 800ec30:	40014000 	.word	0x40014000
 800ec34:	40001800 	.word	0x40001800
 800ec38:	00010007 	.word	0x00010007

0800ec3c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800ec3c:	b580      	push	{r7, lr}
 800ec3e:	b082      	sub	sp, #8
 800ec40:	af00      	add	r7, sp, #0
 800ec42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ec44:	687b      	ldr	r3, [r7, #4]
 800ec46:	2b00      	cmp	r3, #0
 800ec48:	d101      	bne.n	800ec4e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ec4a:	2301      	movs	r3, #1
 800ec4c:	e049      	b.n	800ece2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ec4e:	687b      	ldr	r3, [r7, #4]
 800ec50:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ec54:	b2db      	uxtb	r3, r3
 800ec56:	2b00      	cmp	r3, #0
 800ec58:	d106      	bne.n	800ec68 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ec5a:	687b      	ldr	r3, [r7, #4]
 800ec5c:	2200      	movs	r2, #0
 800ec5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800ec62:	6878      	ldr	r0, [r7, #4]
 800ec64:	f7f3 fdea 	bl	800283c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	2202      	movs	r2, #2
 800ec6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	681a      	ldr	r2, [r3, #0]
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	3304      	adds	r3, #4
 800ec78:	4619      	mov	r1, r3
 800ec7a:	4610      	mov	r0, r2
 800ec7c:	f000 fb42 	bl	800f304 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ec80:	687b      	ldr	r3, [r7, #4]
 800ec82:	2201      	movs	r2, #1
 800ec84:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ec88:	687b      	ldr	r3, [r7, #4]
 800ec8a:	2201      	movs	r2, #1
 800ec8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	2201      	movs	r2, #1
 800ec94:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ec98:	687b      	ldr	r3, [r7, #4]
 800ec9a:	2201      	movs	r2, #1
 800ec9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800eca0:	687b      	ldr	r3, [r7, #4]
 800eca2:	2201      	movs	r2, #1
 800eca4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800eca8:	687b      	ldr	r3, [r7, #4]
 800ecaa:	2201      	movs	r2, #1
 800ecac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ecb0:	687b      	ldr	r3, [r7, #4]
 800ecb2:	2201      	movs	r2, #1
 800ecb4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ecb8:	687b      	ldr	r3, [r7, #4]
 800ecba:	2201      	movs	r2, #1
 800ecbc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	2201      	movs	r2, #1
 800ecc4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ecc8:	687b      	ldr	r3, [r7, #4]
 800ecca:	2201      	movs	r2, #1
 800eccc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ecd0:	687b      	ldr	r3, [r7, #4]
 800ecd2:	2201      	movs	r2, #1
 800ecd4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ecd8:	687b      	ldr	r3, [r7, #4]
 800ecda:	2201      	movs	r2, #1
 800ecdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ece0:	2300      	movs	r3, #0
}
 800ece2:	4618      	mov	r0, r3
 800ece4:	3708      	adds	r7, #8
 800ece6:	46bd      	mov	sp, r7
 800ece8:	bd80      	pop	{r7, pc}

0800ecea <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ecea:	b580      	push	{r7, lr}
 800ecec:	b084      	sub	sp, #16
 800ecee:	af00      	add	r7, sp, #0
 800ecf0:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800ecf2:	687b      	ldr	r3, [r7, #4]
 800ecf4:	681b      	ldr	r3, [r3, #0]
 800ecf6:	68db      	ldr	r3, [r3, #12]
 800ecf8:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800ecfa:	687b      	ldr	r3, [r7, #4]
 800ecfc:	681b      	ldr	r3, [r3, #0]
 800ecfe:	691b      	ldr	r3, [r3, #16]
 800ed00:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800ed02:	68bb      	ldr	r3, [r7, #8]
 800ed04:	f003 0302 	and.w	r3, r3, #2
 800ed08:	2b00      	cmp	r3, #0
 800ed0a:	d020      	beq.n	800ed4e <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800ed0c:	68fb      	ldr	r3, [r7, #12]
 800ed0e:	f003 0302 	and.w	r3, r3, #2
 800ed12:	2b00      	cmp	r3, #0
 800ed14:	d01b      	beq.n	800ed4e <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800ed16:	687b      	ldr	r3, [r7, #4]
 800ed18:	681b      	ldr	r3, [r3, #0]
 800ed1a:	f06f 0202 	mvn.w	r2, #2
 800ed1e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	2201      	movs	r2, #1
 800ed24:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ed26:	687b      	ldr	r3, [r7, #4]
 800ed28:	681b      	ldr	r3, [r3, #0]
 800ed2a:	699b      	ldr	r3, [r3, #24]
 800ed2c:	f003 0303 	and.w	r3, r3, #3
 800ed30:	2b00      	cmp	r3, #0
 800ed32:	d003      	beq.n	800ed3c <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ed34:	6878      	ldr	r0, [r7, #4]
 800ed36:	f000 fac7 	bl	800f2c8 <HAL_TIM_IC_CaptureCallback>
 800ed3a:	e005      	b.n	800ed48 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ed3c:	6878      	ldr	r0, [r7, #4]
 800ed3e:	f000 fab9 	bl	800f2b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ed42:	6878      	ldr	r0, [r7, #4]
 800ed44:	f000 faca 	bl	800f2dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ed48:	687b      	ldr	r3, [r7, #4]
 800ed4a:	2200      	movs	r2, #0
 800ed4c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800ed4e:	68bb      	ldr	r3, [r7, #8]
 800ed50:	f003 0304 	and.w	r3, r3, #4
 800ed54:	2b00      	cmp	r3, #0
 800ed56:	d020      	beq.n	800ed9a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800ed58:	68fb      	ldr	r3, [r7, #12]
 800ed5a:	f003 0304 	and.w	r3, r3, #4
 800ed5e:	2b00      	cmp	r3, #0
 800ed60:	d01b      	beq.n	800ed9a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800ed62:	687b      	ldr	r3, [r7, #4]
 800ed64:	681b      	ldr	r3, [r3, #0]
 800ed66:	f06f 0204 	mvn.w	r2, #4
 800ed6a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ed6c:	687b      	ldr	r3, [r7, #4]
 800ed6e:	2202      	movs	r2, #2
 800ed70:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	681b      	ldr	r3, [r3, #0]
 800ed76:	699b      	ldr	r3, [r3, #24]
 800ed78:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ed7c:	2b00      	cmp	r3, #0
 800ed7e:	d003      	beq.n	800ed88 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ed80:	6878      	ldr	r0, [r7, #4]
 800ed82:	f000 faa1 	bl	800f2c8 <HAL_TIM_IC_CaptureCallback>
 800ed86:	e005      	b.n	800ed94 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ed88:	6878      	ldr	r0, [r7, #4]
 800ed8a:	f000 fa93 	bl	800f2b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ed8e:	6878      	ldr	r0, [r7, #4]
 800ed90:	f000 faa4 	bl	800f2dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ed94:	687b      	ldr	r3, [r7, #4]
 800ed96:	2200      	movs	r2, #0
 800ed98:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800ed9a:	68bb      	ldr	r3, [r7, #8]
 800ed9c:	f003 0308 	and.w	r3, r3, #8
 800eda0:	2b00      	cmp	r3, #0
 800eda2:	d020      	beq.n	800ede6 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800eda4:	68fb      	ldr	r3, [r7, #12]
 800eda6:	f003 0308 	and.w	r3, r3, #8
 800edaa:	2b00      	cmp	r3, #0
 800edac:	d01b      	beq.n	800ede6 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800edae:	687b      	ldr	r3, [r7, #4]
 800edb0:	681b      	ldr	r3, [r3, #0]
 800edb2:	f06f 0208 	mvn.w	r2, #8
 800edb6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	2204      	movs	r2, #4
 800edbc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800edbe:	687b      	ldr	r3, [r7, #4]
 800edc0:	681b      	ldr	r3, [r3, #0]
 800edc2:	69db      	ldr	r3, [r3, #28]
 800edc4:	f003 0303 	and.w	r3, r3, #3
 800edc8:	2b00      	cmp	r3, #0
 800edca:	d003      	beq.n	800edd4 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800edcc:	6878      	ldr	r0, [r7, #4]
 800edce:	f000 fa7b 	bl	800f2c8 <HAL_TIM_IC_CaptureCallback>
 800edd2:	e005      	b.n	800ede0 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800edd4:	6878      	ldr	r0, [r7, #4]
 800edd6:	f000 fa6d 	bl	800f2b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800edda:	6878      	ldr	r0, [r7, #4]
 800eddc:	f000 fa7e 	bl	800f2dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ede0:	687b      	ldr	r3, [r7, #4]
 800ede2:	2200      	movs	r2, #0
 800ede4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800ede6:	68bb      	ldr	r3, [r7, #8]
 800ede8:	f003 0310 	and.w	r3, r3, #16
 800edec:	2b00      	cmp	r3, #0
 800edee:	d020      	beq.n	800ee32 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800edf0:	68fb      	ldr	r3, [r7, #12]
 800edf2:	f003 0310 	and.w	r3, r3, #16
 800edf6:	2b00      	cmp	r3, #0
 800edf8:	d01b      	beq.n	800ee32 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800edfa:	687b      	ldr	r3, [r7, #4]
 800edfc:	681b      	ldr	r3, [r3, #0]
 800edfe:	f06f 0210 	mvn.w	r2, #16
 800ee02:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ee04:	687b      	ldr	r3, [r7, #4]
 800ee06:	2208      	movs	r2, #8
 800ee08:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ee0a:	687b      	ldr	r3, [r7, #4]
 800ee0c:	681b      	ldr	r3, [r3, #0]
 800ee0e:	69db      	ldr	r3, [r3, #28]
 800ee10:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ee14:	2b00      	cmp	r3, #0
 800ee16:	d003      	beq.n	800ee20 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ee18:	6878      	ldr	r0, [r7, #4]
 800ee1a:	f000 fa55 	bl	800f2c8 <HAL_TIM_IC_CaptureCallback>
 800ee1e:	e005      	b.n	800ee2c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ee20:	6878      	ldr	r0, [r7, #4]
 800ee22:	f000 fa47 	bl	800f2b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ee26:	6878      	ldr	r0, [r7, #4]
 800ee28:	f000 fa58 	bl	800f2dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ee2c:	687b      	ldr	r3, [r7, #4]
 800ee2e:	2200      	movs	r2, #0
 800ee30:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800ee32:	68bb      	ldr	r3, [r7, #8]
 800ee34:	f003 0301 	and.w	r3, r3, #1
 800ee38:	2b00      	cmp	r3, #0
 800ee3a:	d00c      	beq.n	800ee56 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800ee3c:	68fb      	ldr	r3, [r7, #12]
 800ee3e:	f003 0301 	and.w	r3, r3, #1
 800ee42:	2b00      	cmp	r3, #0
 800ee44:	d007      	beq.n	800ee56 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800ee46:	687b      	ldr	r3, [r7, #4]
 800ee48:	681b      	ldr	r3, [r3, #0]
 800ee4a:	f06f 0201 	mvn.w	r2, #1
 800ee4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ee50:	6878      	ldr	r0, [r7, #4]
 800ee52:	f7f2 febd 	bl	8001bd0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ee56:	68bb      	ldr	r3, [r7, #8]
 800ee58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ee5c:	2b00      	cmp	r3, #0
 800ee5e:	d104      	bne.n	800ee6a <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800ee60:	68bb      	ldr	r3, [r7, #8]
 800ee62:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ee66:	2b00      	cmp	r3, #0
 800ee68:	d00c      	beq.n	800ee84 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ee6a:	68fb      	ldr	r3, [r7, #12]
 800ee6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ee70:	2b00      	cmp	r3, #0
 800ee72:	d007      	beq.n	800ee84 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	681b      	ldr	r3, [r3, #0]
 800ee78:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800ee7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ee7e:	6878      	ldr	r0, [r7, #4]
 800ee80:	f000 fef4 	bl	800fc6c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800ee84:	68bb      	ldr	r3, [r7, #8]
 800ee86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ee8a:	2b00      	cmp	r3, #0
 800ee8c:	d00c      	beq.n	800eea8 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ee8e:	68fb      	ldr	r3, [r7, #12]
 800ee90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ee94:	2b00      	cmp	r3, #0
 800ee96:	d007      	beq.n	800eea8 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800ee98:	687b      	ldr	r3, [r7, #4]
 800ee9a:	681b      	ldr	r3, [r3, #0]
 800ee9c:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800eea0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800eea2:	6878      	ldr	r0, [r7, #4]
 800eea4:	f000 feec 	bl	800fc80 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800eea8:	68bb      	ldr	r3, [r7, #8]
 800eeaa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eeae:	2b00      	cmp	r3, #0
 800eeb0:	d00c      	beq.n	800eecc <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800eeb2:	68fb      	ldr	r3, [r7, #12]
 800eeb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eeb8:	2b00      	cmp	r3, #0
 800eeba:	d007      	beq.n	800eecc <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800eebc:	687b      	ldr	r3, [r7, #4]
 800eebe:	681b      	ldr	r3, [r3, #0]
 800eec0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800eec4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800eec6:	6878      	ldr	r0, [r7, #4]
 800eec8:	f000 fa12 	bl	800f2f0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800eecc:	68bb      	ldr	r3, [r7, #8]
 800eece:	f003 0320 	and.w	r3, r3, #32
 800eed2:	2b00      	cmp	r3, #0
 800eed4:	d00c      	beq.n	800eef0 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800eed6:	68fb      	ldr	r3, [r7, #12]
 800eed8:	f003 0320 	and.w	r3, r3, #32
 800eedc:	2b00      	cmp	r3, #0
 800eede:	d007      	beq.n	800eef0 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800eee0:	687b      	ldr	r3, [r7, #4]
 800eee2:	681b      	ldr	r3, [r3, #0]
 800eee4:	f06f 0220 	mvn.w	r2, #32
 800eee8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800eeea:	6878      	ldr	r0, [r7, #4]
 800eeec:	f000 feb4 	bl	800fc58 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800eef0:	bf00      	nop
 800eef2:	3710      	adds	r7, #16
 800eef4:	46bd      	mov	sp, r7
 800eef6:	bd80      	pop	{r7, pc}

0800eef8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800eef8:	b580      	push	{r7, lr}
 800eefa:	b086      	sub	sp, #24
 800eefc:	af00      	add	r7, sp, #0
 800eefe:	60f8      	str	r0, [r7, #12]
 800ef00:	60b9      	str	r1, [r7, #8]
 800ef02:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ef04:	2300      	movs	r3, #0
 800ef06:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800ef08:	68fb      	ldr	r3, [r7, #12]
 800ef0a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ef0e:	2b01      	cmp	r3, #1
 800ef10:	d101      	bne.n	800ef16 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800ef12:	2302      	movs	r3, #2
 800ef14:	e0ff      	b.n	800f116 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800ef16:	68fb      	ldr	r3, [r7, #12]
 800ef18:	2201      	movs	r2, #1
 800ef1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800ef1e:	687b      	ldr	r3, [r7, #4]
 800ef20:	2b14      	cmp	r3, #20
 800ef22:	f200 80f0 	bhi.w	800f106 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800ef26:	a201      	add	r2, pc, #4	@ (adr r2, 800ef2c <HAL_TIM_PWM_ConfigChannel+0x34>)
 800ef28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef2c:	0800ef81 	.word	0x0800ef81
 800ef30:	0800f107 	.word	0x0800f107
 800ef34:	0800f107 	.word	0x0800f107
 800ef38:	0800f107 	.word	0x0800f107
 800ef3c:	0800efc1 	.word	0x0800efc1
 800ef40:	0800f107 	.word	0x0800f107
 800ef44:	0800f107 	.word	0x0800f107
 800ef48:	0800f107 	.word	0x0800f107
 800ef4c:	0800f003 	.word	0x0800f003
 800ef50:	0800f107 	.word	0x0800f107
 800ef54:	0800f107 	.word	0x0800f107
 800ef58:	0800f107 	.word	0x0800f107
 800ef5c:	0800f043 	.word	0x0800f043
 800ef60:	0800f107 	.word	0x0800f107
 800ef64:	0800f107 	.word	0x0800f107
 800ef68:	0800f107 	.word	0x0800f107
 800ef6c:	0800f085 	.word	0x0800f085
 800ef70:	0800f107 	.word	0x0800f107
 800ef74:	0800f107 	.word	0x0800f107
 800ef78:	0800f107 	.word	0x0800f107
 800ef7c:	0800f0c5 	.word	0x0800f0c5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ef80:	68fb      	ldr	r3, [r7, #12]
 800ef82:	681b      	ldr	r3, [r3, #0]
 800ef84:	68b9      	ldr	r1, [r7, #8]
 800ef86:	4618      	mov	r0, r3
 800ef88:	f000 fa62 	bl	800f450 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ef8c:	68fb      	ldr	r3, [r7, #12]
 800ef8e:	681b      	ldr	r3, [r3, #0]
 800ef90:	699a      	ldr	r2, [r3, #24]
 800ef92:	68fb      	ldr	r3, [r7, #12]
 800ef94:	681b      	ldr	r3, [r3, #0]
 800ef96:	f042 0208 	orr.w	r2, r2, #8
 800ef9a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ef9c:	68fb      	ldr	r3, [r7, #12]
 800ef9e:	681b      	ldr	r3, [r3, #0]
 800efa0:	699a      	ldr	r2, [r3, #24]
 800efa2:	68fb      	ldr	r3, [r7, #12]
 800efa4:	681b      	ldr	r3, [r3, #0]
 800efa6:	f022 0204 	bic.w	r2, r2, #4
 800efaa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800efac:	68fb      	ldr	r3, [r7, #12]
 800efae:	681b      	ldr	r3, [r3, #0]
 800efb0:	6999      	ldr	r1, [r3, #24]
 800efb2:	68bb      	ldr	r3, [r7, #8]
 800efb4:	691a      	ldr	r2, [r3, #16]
 800efb6:	68fb      	ldr	r3, [r7, #12]
 800efb8:	681b      	ldr	r3, [r3, #0]
 800efba:	430a      	orrs	r2, r1
 800efbc:	619a      	str	r2, [r3, #24]
      break;
 800efbe:	e0a5      	b.n	800f10c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800efc0:	68fb      	ldr	r3, [r7, #12]
 800efc2:	681b      	ldr	r3, [r3, #0]
 800efc4:	68b9      	ldr	r1, [r7, #8]
 800efc6:	4618      	mov	r0, r3
 800efc8:	f000 fab4 	bl	800f534 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800efcc:	68fb      	ldr	r3, [r7, #12]
 800efce:	681b      	ldr	r3, [r3, #0]
 800efd0:	699a      	ldr	r2, [r3, #24]
 800efd2:	68fb      	ldr	r3, [r7, #12]
 800efd4:	681b      	ldr	r3, [r3, #0]
 800efd6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800efda:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800efdc:	68fb      	ldr	r3, [r7, #12]
 800efde:	681b      	ldr	r3, [r3, #0]
 800efe0:	699a      	ldr	r2, [r3, #24]
 800efe2:	68fb      	ldr	r3, [r7, #12]
 800efe4:	681b      	ldr	r3, [r3, #0]
 800efe6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800efea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800efec:	68fb      	ldr	r3, [r7, #12]
 800efee:	681b      	ldr	r3, [r3, #0]
 800eff0:	6999      	ldr	r1, [r3, #24]
 800eff2:	68bb      	ldr	r3, [r7, #8]
 800eff4:	691b      	ldr	r3, [r3, #16]
 800eff6:	021a      	lsls	r2, r3, #8
 800eff8:	68fb      	ldr	r3, [r7, #12]
 800effa:	681b      	ldr	r3, [r3, #0]
 800effc:	430a      	orrs	r2, r1
 800effe:	619a      	str	r2, [r3, #24]
      break;
 800f000:	e084      	b.n	800f10c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800f002:	68fb      	ldr	r3, [r7, #12]
 800f004:	681b      	ldr	r3, [r3, #0]
 800f006:	68b9      	ldr	r1, [r7, #8]
 800f008:	4618      	mov	r0, r3
 800f00a:	f000 fb0b 	bl	800f624 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800f00e:	68fb      	ldr	r3, [r7, #12]
 800f010:	681b      	ldr	r3, [r3, #0]
 800f012:	69da      	ldr	r2, [r3, #28]
 800f014:	68fb      	ldr	r3, [r7, #12]
 800f016:	681b      	ldr	r3, [r3, #0]
 800f018:	f042 0208 	orr.w	r2, r2, #8
 800f01c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800f01e:	68fb      	ldr	r3, [r7, #12]
 800f020:	681b      	ldr	r3, [r3, #0]
 800f022:	69da      	ldr	r2, [r3, #28]
 800f024:	68fb      	ldr	r3, [r7, #12]
 800f026:	681b      	ldr	r3, [r3, #0]
 800f028:	f022 0204 	bic.w	r2, r2, #4
 800f02c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800f02e:	68fb      	ldr	r3, [r7, #12]
 800f030:	681b      	ldr	r3, [r3, #0]
 800f032:	69d9      	ldr	r1, [r3, #28]
 800f034:	68bb      	ldr	r3, [r7, #8]
 800f036:	691a      	ldr	r2, [r3, #16]
 800f038:	68fb      	ldr	r3, [r7, #12]
 800f03a:	681b      	ldr	r3, [r3, #0]
 800f03c:	430a      	orrs	r2, r1
 800f03e:	61da      	str	r2, [r3, #28]
      break;
 800f040:	e064      	b.n	800f10c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800f042:	68fb      	ldr	r3, [r7, #12]
 800f044:	681b      	ldr	r3, [r3, #0]
 800f046:	68b9      	ldr	r1, [r7, #8]
 800f048:	4618      	mov	r0, r3
 800f04a:	f000 fb61 	bl	800f710 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800f04e:	68fb      	ldr	r3, [r7, #12]
 800f050:	681b      	ldr	r3, [r3, #0]
 800f052:	69da      	ldr	r2, [r3, #28]
 800f054:	68fb      	ldr	r3, [r7, #12]
 800f056:	681b      	ldr	r3, [r3, #0]
 800f058:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f05c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800f05e:	68fb      	ldr	r3, [r7, #12]
 800f060:	681b      	ldr	r3, [r3, #0]
 800f062:	69da      	ldr	r2, [r3, #28]
 800f064:	68fb      	ldr	r3, [r7, #12]
 800f066:	681b      	ldr	r3, [r3, #0]
 800f068:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f06c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800f06e:	68fb      	ldr	r3, [r7, #12]
 800f070:	681b      	ldr	r3, [r3, #0]
 800f072:	69d9      	ldr	r1, [r3, #28]
 800f074:	68bb      	ldr	r3, [r7, #8]
 800f076:	691b      	ldr	r3, [r3, #16]
 800f078:	021a      	lsls	r2, r3, #8
 800f07a:	68fb      	ldr	r3, [r7, #12]
 800f07c:	681b      	ldr	r3, [r3, #0]
 800f07e:	430a      	orrs	r2, r1
 800f080:	61da      	str	r2, [r3, #28]
      break;
 800f082:	e043      	b.n	800f10c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800f084:	68fb      	ldr	r3, [r7, #12]
 800f086:	681b      	ldr	r3, [r3, #0]
 800f088:	68b9      	ldr	r1, [r7, #8]
 800f08a:	4618      	mov	r0, r3
 800f08c:	f000 fb98 	bl	800f7c0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800f090:	68fb      	ldr	r3, [r7, #12]
 800f092:	681b      	ldr	r3, [r3, #0]
 800f094:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f096:	68fb      	ldr	r3, [r7, #12]
 800f098:	681b      	ldr	r3, [r3, #0]
 800f09a:	f042 0208 	orr.w	r2, r2, #8
 800f09e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800f0a0:	68fb      	ldr	r3, [r7, #12]
 800f0a2:	681b      	ldr	r3, [r3, #0]
 800f0a4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f0a6:	68fb      	ldr	r3, [r7, #12]
 800f0a8:	681b      	ldr	r3, [r3, #0]
 800f0aa:	f022 0204 	bic.w	r2, r2, #4
 800f0ae:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800f0b0:	68fb      	ldr	r3, [r7, #12]
 800f0b2:	681b      	ldr	r3, [r3, #0]
 800f0b4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800f0b6:	68bb      	ldr	r3, [r7, #8]
 800f0b8:	691a      	ldr	r2, [r3, #16]
 800f0ba:	68fb      	ldr	r3, [r7, #12]
 800f0bc:	681b      	ldr	r3, [r3, #0]
 800f0be:	430a      	orrs	r2, r1
 800f0c0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800f0c2:	e023      	b.n	800f10c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800f0c4:	68fb      	ldr	r3, [r7, #12]
 800f0c6:	681b      	ldr	r3, [r3, #0]
 800f0c8:	68b9      	ldr	r1, [r7, #8]
 800f0ca:	4618      	mov	r0, r3
 800f0cc:	f000 fbca 	bl	800f864 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800f0d0:	68fb      	ldr	r3, [r7, #12]
 800f0d2:	681b      	ldr	r3, [r3, #0]
 800f0d4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f0d6:	68fb      	ldr	r3, [r7, #12]
 800f0d8:	681b      	ldr	r3, [r3, #0]
 800f0da:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f0de:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800f0e0:	68fb      	ldr	r3, [r7, #12]
 800f0e2:	681b      	ldr	r3, [r3, #0]
 800f0e4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f0e6:	68fb      	ldr	r3, [r7, #12]
 800f0e8:	681b      	ldr	r3, [r3, #0]
 800f0ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f0ee:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800f0f0:	68fb      	ldr	r3, [r7, #12]
 800f0f2:	681b      	ldr	r3, [r3, #0]
 800f0f4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800f0f6:	68bb      	ldr	r3, [r7, #8]
 800f0f8:	691b      	ldr	r3, [r3, #16]
 800f0fa:	021a      	lsls	r2, r3, #8
 800f0fc:	68fb      	ldr	r3, [r7, #12]
 800f0fe:	681b      	ldr	r3, [r3, #0]
 800f100:	430a      	orrs	r2, r1
 800f102:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800f104:	e002      	b.n	800f10c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800f106:	2301      	movs	r3, #1
 800f108:	75fb      	strb	r3, [r7, #23]
      break;
 800f10a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800f10c:	68fb      	ldr	r3, [r7, #12]
 800f10e:	2200      	movs	r2, #0
 800f110:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f114:	7dfb      	ldrb	r3, [r7, #23]
}
 800f116:	4618      	mov	r0, r3
 800f118:	3718      	adds	r7, #24
 800f11a:	46bd      	mov	sp, r7
 800f11c:	bd80      	pop	{r7, pc}
 800f11e:	bf00      	nop

0800f120 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800f120:	b580      	push	{r7, lr}
 800f122:	b084      	sub	sp, #16
 800f124:	af00      	add	r7, sp, #0
 800f126:	6078      	str	r0, [r7, #4]
 800f128:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800f12a:	2300      	movs	r3, #0
 800f12c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f134:	2b01      	cmp	r3, #1
 800f136:	d101      	bne.n	800f13c <HAL_TIM_ConfigClockSource+0x1c>
 800f138:	2302      	movs	r3, #2
 800f13a:	e0b4      	b.n	800f2a6 <HAL_TIM_ConfigClockSource+0x186>
 800f13c:	687b      	ldr	r3, [r7, #4]
 800f13e:	2201      	movs	r2, #1
 800f140:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	2202      	movs	r2, #2
 800f148:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	681b      	ldr	r3, [r3, #0]
 800f150:	689b      	ldr	r3, [r3, #8]
 800f152:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800f154:	68ba      	ldr	r2, [r7, #8]
 800f156:	4b56      	ldr	r3, [pc, #344]	@ (800f2b0 <HAL_TIM_ConfigClockSource+0x190>)
 800f158:	4013      	ands	r3, r2
 800f15a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f15c:	68bb      	ldr	r3, [r7, #8]
 800f15e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f162:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800f164:	687b      	ldr	r3, [r7, #4]
 800f166:	681b      	ldr	r3, [r3, #0]
 800f168:	68ba      	ldr	r2, [r7, #8]
 800f16a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800f16c:	683b      	ldr	r3, [r7, #0]
 800f16e:	681b      	ldr	r3, [r3, #0]
 800f170:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f174:	d03e      	beq.n	800f1f4 <HAL_TIM_ConfigClockSource+0xd4>
 800f176:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f17a:	f200 8087 	bhi.w	800f28c <HAL_TIM_ConfigClockSource+0x16c>
 800f17e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f182:	f000 8086 	beq.w	800f292 <HAL_TIM_ConfigClockSource+0x172>
 800f186:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f18a:	d87f      	bhi.n	800f28c <HAL_TIM_ConfigClockSource+0x16c>
 800f18c:	2b70      	cmp	r3, #112	@ 0x70
 800f18e:	d01a      	beq.n	800f1c6 <HAL_TIM_ConfigClockSource+0xa6>
 800f190:	2b70      	cmp	r3, #112	@ 0x70
 800f192:	d87b      	bhi.n	800f28c <HAL_TIM_ConfigClockSource+0x16c>
 800f194:	2b60      	cmp	r3, #96	@ 0x60
 800f196:	d050      	beq.n	800f23a <HAL_TIM_ConfigClockSource+0x11a>
 800f198:	2b60      	cmp	r3, #96	@ 0x60
 800f19a:	d877      	bhi.n	800f28c <HAL_TIM_ConfigClockSource+0x16c>
 800f19c:	2b50      	cmp	r3, #80	@ 0x50
 800f19e:	d03c      	beq.n	800f21a <HAL_TIM_ConfigClockSource+0xfa>
 800f1a0:	2b50      	cmp	r3, #80	@ 0x50
 800f1a2:	d873      	bhi.n	800f28c <HAL_TIM_ConfigClockSource+0x16c>
 800f1a4:	2b40      	cmp	r3, #64	@ 0x40
 800f1a6:	d058      	beq.n	800f25a <HAL_TIM_ConfigClockSource+0x13a>
 800f1a8:	2b40      	cmp	r3, #64	@ 0x40
 800f1aa:	d86f      	bhi.n	800f28c <HAL_TIM_ConfigClockSource+0x16c>
 800f1ac:	2b30      	cmp	r3, #48	@ 0x30
 800f1ae:	d064      	beq.n	800f27a <HAL_TIM_ConfigClockSource+0x15a>
 800f1b0:	2b30      	cmp	r3, #48	@ 0x30
 800f1b2:	d86b      	bhi.n	800f28c <HAL_TIM_ConfigClockSource+0x16c>
 800f1b4:	2b20      	cmp	r3, #32
 800f1b6:	d060      	beq.n	800f27a <HAL_TIM_ConfigClockSource+0x15a>
 800f1b8:	2b20      	cmp	r3, #32
 800f1ba:	d867      	bhi.n	800f28c <HAL_TIM_ConfigClockSource+0x16c>
 800f1bc:	2b00      	cmp	r3, #0
 800f1be:	d05c      	beq.n	800f27a <HAL_TIM_ConfigClockSource+0x15a>
 800f1c0:	2b10      	cmp	r3, #16
 800f1c2:	d05a      	beq.n	800f27a <HAL_TIM_ConfigClockSource+0x15a>
 800f1c4:	e062      	b.n	800f28c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f1c6:	687b      	ldr	r3, [r7, #4]
 800f1c8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f1ca:	683b      	ldr	r3, [r7, #0]
 800f1cc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f1ce:	683b      	ldr	r3, [r7, #0]
 800f1d0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f1d2:	683b      	ldr	r3, [r7, #0]
 800f1d4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f1d6:	f000 fc13 	bl	800fa00 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800f1da:	687b      	ldr	r3, [r7, #4]
 800f1dc:	681b      	ldr	r3, [r3, #0]
 800f1de:	689b      	ldr	r3, [r3, #8]
 800f1e0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800f1e2:	68bb      	ldr	r3, [r7, #8]
 800f1e4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800f1e8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800f1ea:	687b      	ldr	r3, [r7, #4]
 800f1ec:	681b      	ldr	r3, [r3, #0]
 800f1ee:	68ba      	ldr	r2, [r7, #8]
 800f1f0:	609a      	str	r2, [r3, #8]
      break;
 800f1f2:	e04f      	b.n	800f294 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f1f8:	683b      	ldr	r3, [r7, #0]
 800f1fa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f1fc:	683b      	ldr	r3, [r7, #0]
 800f1fe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f200:	683b      	ldr	r3, [r7, #0]
 800f202:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f204:	f000 fbfc 	bl	800fa00 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800f208:	687b      	ldr	r3, [r7, #4]
 800f20a:	681b      	ldr	r3, [r3, #0]
 800f20c:	689a      	ldr	r2, [r3, #8]
 800f20e:	687b      	ldr	r3, [r7, #4]
 800f210:	681b      	ldr	r3, [r3, #0]
 800f212:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800f216:	609a      	str	r2, [r3, #8]
      break;
 800f218:	e03c      	b.n	800f294 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f21e:	683b      	ldr	r3, [r7, #0]
 800f220:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f222:	683b      	ldr	r3, [r7, #0]
 800f224:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f226:	461a      	mov	r2, r3
 800f228:	f000 fb70 	bl	800f90c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800f22c:	687b      	ldr	r3, [r7, #4]
 800f22e:	681b      	ldr	r3, [r3, #0]
 800f230:	2150      	movs	r1, #80	@ 0x50
 800f232:	4618      	mov	r0, r3
 800f234:	f000 fbc9 	bl	800f9ca <TIM_ITRx_SetConfig>
      break;
 800f238:	e02c      	b.n	800f294 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f23e:	683b      	ldr	r3, [r7, #0]
 800f240:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f242:	683b      	ldr	r3, [r7, #0]
 800f244:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800f246:	461a      	mov	r2, r3
 800f248:	f000 fb8f 	bl	800f96a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	681b      	ldr	r3, [r3, #0]
 800f250:	2160      	movs	r1, #96	@ 0x60
 800f252:	4618      	mov	r0, r3
 800f254:	f000 fbb9 	bl	800f9ca <TIM_ITRx_SetConfig>
      break;
 800f258:	e01c      	b.n	800f294 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f25a:	687b      	ldr	r3, [r7, #4]
 800f25c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f25e:	683b      	ldr	r3, [r7, #0]
 800f260:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f262:	683b      	ldr	r3, [r7, #0]
 800f264:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f266:	461a      	mov	r2, r3
 800f268:	f000 fb50 	bl	800f90c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800f26c:	687b      	ldr	r3, [r7, #4]
 800f26e:	681b      	ldr	r3, [r3, #0]
 800f270:	2140      	movs	r1, #64	@ 0x40
 800f272:	4618      	mov	r0, r3
 800f274:	f000 fba9 	bl	800f9ca <TIM_ITRx_SetConfig>
      break;
 800f278:	e00c      	b.n	800f294 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800f27a:	687b      	ldr	r3, [r7, #4]
 800f27c:	681a      	ldr	r2, [r3, #0]
 800f27e:	683b      	ldr	r3, [r7, #0]
 800f280:	681b      	ldr	r3, [r3, #0]
 800f282:	4619      	mov	r1, r3
 800f284:	4610      	mov	r0, r2
 800f286:	f000 fba0 	bl	800f9ca <TIM_ITRx_SetConfig>
      break;
 800f28a:	e003      	b.n	800f294 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800f28c:	2301      	movs	r3, #1
 800f28e:	73fb      	strb	r3, [r7, #15]
      break;
 800f290:	e000      	b.n	800f294 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800f292:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	2201      	movs	r2, #1
 800f298:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	2200      	movs	r2, #0
 800f2a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f2a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800f2a6:	4618      	mov	r0, r3
 800f2a8:	3710      	adds	r7, #16
 800f2aa:	46bd      	mov	sp, r7
 800f2ac:	bd80      	pop	{r7, pc}
 800f2ae:	bf00      	nop
 800f2b0:	fffeff88 	.word	0xfffeff88

0800f2b4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f2b4:	b480      	push	{r7}
 800f2b6:	b083      	sub	sp, #12
 800f2b8:	af00      	add	r7, sp, #0
 800f2ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800f2bc:	bf00      	nop
 800f2be:	370c      	adds	r7, #12
 800f2c0:	46bd      	mov	sp, r7
 800f2c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2c6:	4770      	bx	lr

0800f2c8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f2c8:	b480      	push	{r7}
 800f2ca:	b083      	sub	sp, #12
 800f2cc:	af00      	add	r7, sp, #0
 800f2ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f2d0:	bf00      	nop
 800f2d2:	370c      	adds	r7, #12
 800f2d4:	46bd      	mov	sp, r7
 800f2d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2da:	4770      	bx	lr

0800f2dc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f2dc:	b480      	push	{r7}
 800f2de:	b083      	sub	sp, #12
 800f2e0:	af00      	add	r7, sp, #0
 800f2e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f2e4:	bf00      	nop
 800f2e6:	370c      	adds	r7, #12
 800f2e8:	46bd      	mov	sp, r7
 800f2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2ee:	4770      	bx	lr

0800f2f0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f2f0:	b480      	push	{r7}
 800f2f2:	b083      	sub	sp, #12
 800f2f4:	af00      	add	r7, sp, #0
 800f2f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f2f8:	bf00      	nop
 800f2fa:	370c      	adds	r7, #12
 800f2fc:	46bd      	mov	sp, r7
 800f2fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f302:	4770      	bx	lr

0800f304 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800f304:	b480      	push	{r7}
 800f306:	b085      	sub	sp, #20
 800f308:	af00      	add	r7, sp, #0
 800f30a:	6078      	str	r0, [r7, #4]
 800f30c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f30e:	687b      	ldr	r3, [r7, #4]
 800f310:	681b      	ldr	r3, [r3, #0]
 800f312:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	4a43      	ldr	r2, [pc, #268]	@ (800f424 <TIM_Base_SetConfig+0x120>)
 800f318:	4293      	cmp	r3, r2
 800f31a:	d013      	beq.n	800f344 <TIM_Base_SetConfig+0x40>
 800f31c:	687b      	ldr	r3, [r7, #4]
 800f31e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f322:	d00f      	beq.n	800f344 <TIM_Base_SetConfig+0x40>
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	4a40      	ldr	r2, [pc, #256]	@ (800f428 <TIM_Base_SetConfig+0x124>)
 800f328:	4293      	cmp	r3, r2
 800f32a:	d00b      	beq.n	800f344 <TIM_Base_SetConfig+0x40>
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	4a3f      	ldr	r2, [pc, #252]	@ (800f42c <TIM_Base_SetConfig+0x128>)
 800f330:	4293      	cmp	r3, r2
 800f332:	d007      	beq.n	800f344 <TIM_Base_SetConfig+0x40>
 800f334:	687b      	ldr	r3, [r7, #4]
 800f336:	4a3e      	ldr	r2, [pc, #248]	@ (800f430 <TIM_Base_SetConfig+0x12c>)
 800f338:	4293      	cmp	r3, r2
 800f33a:	d003      	beq.n	800f344 <TIM_Base_SetConfig+0x40>
 800f33c:	687b      	ldr	r3, [r7, #4]
 800f33e:	4a3d      	ldr	r2, [pc, #244]	@ (800f434 <TIM_Base_SetConfig+0x130>)
 800f340:	4293      	cmp	r3, r2
 800f342:	d108      	bne.n	800f356 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f344:	68fb      	ldr	r3, [r7, #12]
 800f346:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f34a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f34c:	683b      	ldr	r3, [r7, #0]
 800f34e:	685b      	ldr	r3, [r3, #4]
 800f350:	68fa      	ldr	r2, [r7, #12]
 800f352:	4313      	orrs	r3, r2
 800f354:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f356:	687b      	ldr	r3, [r7, #4]
 800f358:	4a32      	ldr	r2, [pc, #200]	@ (800f424 <TIM_Base_SetConfig+0x120>)
 800f35a:	4293      	cmp	r3, r2
 800f35c:	d02b      	beq.n	800f3b6 <TIM_Base_SetConfig+0xb2>
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f364:	d027      	beq.n	800f3b6 <TIM_Base_SetConfig+0xb2>
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	4a2f      	ldr	r2, [pc, #188]	@ (800f428 <TIM_Base_SetConfig+0x124>)
 800f36a:	4293      	cmp	r3, r2
 800f36c:	d023      	beq.n	800f3b6 <TIM_Base_SetConfig+0xb2>
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	4a2e      	ldr	r2, [pc, #184]	@ (800f42c <TIM_Base_SetConfig+0x128>)
 800f372:	4293      	cmp	r3, r2
 800f374:	d01f      	beq.n	800f3b6 <TIM_Base_SetConfig+0xb2>
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	4a2d      	ldr	r2, [pc, #180]	@ (800f430 <TIM_Base_SetConfig+0x12c>)
 800f37a:	4293      	cmp	r3, r2
 800f37c:	d01b      	beq.n	800f3b6 <TIM_Base_SetConfig+0xb2>
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	4a2c      	ldr	r2, [pc, #176]	@ (800f434 <TIM_Base_SetConfig+0x130>)
 800f382:	4293      	cmp	r3, r2
 800f384:	d017      	beq.n	800f3b6 <TIM_Base_SetConfig+0xb2>
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	4a2b      	ldr	r2, [pc, #172]	@ (800f438 <TIM_Base_SetConfig+0x134>)
 800f38a:	4293      	cmp	r3, r2
 800f38c:	d013      	beq.n	800f3b6 <TIM_Base_SetConfig+0xb2>
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	4a2a      	ldr	r2, [pc, #168]	@ (800f43c <TIM_Base_SetConfig+0x138>)
 800f392:	4293      	cmp	r3, r2
 800f394:	d00f      	beq.n	800f3b6 <TIM_Base_SetConfig+0xb2>
 800f396:	687b      	ldr	r3, [r7, #4]
 800f398:	4a29      	ldr	r2, [pc, #164]	@ (800f440 <TIM_Base_SetConfig+0x13c>)
 800f39a:	4293      	cmp	r3, r2
 800f39c:	d00b      	beq.n	800f3b6 <TIM_Base_SetConfig+0xb2>
 800f39e:	687b      	ldr	r3, [r7, #4]
 800f3a0:	4a28      	ldr	r2, [pc, #160]	@ (800f444 <TIM_Base_SetConfig+0x140>)
 800f3a2:	4293      	cmp	r3, r2
 800f3a4:	d007      	beq.n	800f3b6 <TIM_Base_SetConfig+0xb2>
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	4a27      	ldr	r2, [pc, #156]	@ (800f448 <TIM_Base_SetConfig+0x144>)
 800f3aa:	4293      	cmp	r3, r2
 800f3ac:	d003      	beq.n	800f3b6 <TIM_Base_SetConfig+0xb2>
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	4a26      	ldr	r2, [pc, #152]	@ (800f44c <TIM_Base_SetConfig+0x148>)
 800f3b2:	4293      	cmp	r3, r2
 800f3b4:	d108      	bne.n	800f3c8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f3b6:	68fb      	ldr	r3, [r7, #12]
 800f3b8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f3bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f3be:	683b      	ldr	r3, [r7, #0]
 800f3c0:	68db      	ldr	r3, [r3, #12]
 800f3c2:	68fa      	ldr	r2, [r7, #12]
 800f3c4:	4313      	orrs	r3, r2
 800f3c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f3c8:	68fb      	ldr	r3, [r7, #12]
 800f3ca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800f3ce:	683b      	ldr	r3, [r7, #0]
 800f3d0:	695b      	ldr	r3, [r3, #20]
 800f3d2:	4313      	orrs	r3, r2
 800f3d4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f3d6:	683b      	ldr	r3, [r7, #0]
 800f3d8:	689a      	ldr	r2, [r3, #8]
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f3de:	683b      	ldr	r3, [r7, #0]
 800f3e0:	681a      	ldr	r2, [r3, #0]
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f3e6:	687b      	ldr	r3, [r7, #4]
 800f3e8:	4a0e      	ldr	r2, [pc, #56]	@ (800f424 <TIM_Base_SetConfig+0x120>)
 800f3ea:	4293      	cmp	r3, r2
 800f3ec:	d003      	beq.n	800f3f6 <TIM_Base_SetConfig+0xf2>
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	4a10      	ldr	r2, [pc, #64]	@ (800f434 <TIM_Base_SetConfig+0x130>)
 800f3f2:	4293      	cmp	r3, r2
 800f3f4:	d103      	bne.n	800f3fe <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f3f6:	683b      	ldr	r3, [r7, #0]
 800f3f8:	691a      	ldr	r2, [r3, #16]
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800f3fe:	687b      	ldr	r3, [r7, #4]
 800f400:	681b      	ldr	r3, [r3, #0]
 800f402:	f043 0204 	orr.w	r2, r3, #4
 800f406:	687b      	ldr	r3, [r7, #4]
 800f408:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f40a:	687b      	ldr	r3, [r7, #4]
 800f40c:	2201      	movs	r2, #1
 800f40e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800f410:	687b      	ldr	r3, [r7, #4]
 800f412:	68fa      	ldr	r2, [r7, #12]
 800f414:	601a      	str	r2, [r3, #0]
}
 800f416:	bf00      	nop
 800f418:	3714      	adds	r7, #20
 800f41a:	46bd      	mov	sp, r7
 800f41c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f420:	4770      	bx	lr
 800f422:	bf00      	nop
 800f424:	40010000 	.word	0x40010000
 800f428:	40000400 	.word	0x40000400
 800f42c:	40000800 	.word	0x40000800
 800f430:	40000c00 	.word	0x40000c00
 800f434:	40010400 	.word	0x40010400
 800f438:	40014000 	.word	0x40014000
 800f43c:	40014400 	.word	0x40014400
 800f440:	40014800 	.word	0x40014800
 800f444:	40001800 	.word	0x40001800
 800f448:	40001c00 	.word	0x40001c00
 800f44c:	40002000 	.word	0x40002000

0800f450 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f450:	b480      	push	{r7}
 800f452:	b087      	sub	sp, #28
 800f454:	af00      	add	r7, sp, #0
 800f456:	6078      	str	r0, [r7, #4]
 800f458:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	6a1b      	ldr	r3, [r3, #32]
 800f45e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f460:	687b      	ldr	r3, [r7, #4]
 800f462:	6a1b      	ldr	r3, [r3, #32]
 800f464:	f023 0201 	bic.w	r2, r3, #1
 800f468:	687b      	ldr	r3, [r7, #4]
 800f46a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	685b      	ldr	r3, [r3, #4]
 800f470:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f472:	687b      	ldr	r3, [r7, #4]
 800f474:	699b      	ldr	r3, [r3, #24]
 800f476:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800f478:	68fa      	ldr	r2, [r7, #12]
 800f47a:	4b2b      	ldr	r3, [pc, #172]	@ (800f528 <TIM_OC1_SetConfig+0xd8>)
 800f47c:	4013      	ands	r3, r2
 800f47e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800f480:	68fb      	ldr	r3, [r7, #12]
 800f482:	f023 0303 	bic.w	r3, r3, #3
 800f486:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f488:	683b      	ldr	r3, [r7, #0]
 800f48a:	681b      	ldr	r3, [r3, #0]
 800f48c:	68fa      	ldr	r2, [r7, #12]
 800f48e:	4313      	orrs	r3, r2
 800f490:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800f492:	697b      	ldr	r3, [r7, #20]
 800f494:	f023 0302 	bic.w	r3, r3, #2
 800f498:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800f49a:	683b      	ldr	r3, [r7, #0]
 800f49c:	689b      	ldr	r3, [r3, #8]
 800f49e:	697a      	ldr	r2, [r7, #20]
 800f4a0:	4313      	orrs	r3, r2
 800f4a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	4a21      	ldr	r2, [pc, #132]	@ (800f52c <TIM_OC1_SetConfig+0xdc>)
 800f4a8:	4293      	cmp	r3, r2
 800f4aa:	d003      	beq.n	800f4b4 <TIM_OC1_SetConfig+0x64>
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	4a20      	ldr	r2, [pc, #128]	@ (800f530 <TIM_OC1_SetConfig+0xe0>)
 800f4b0:	4293      	cmp	r3, r2
 800f4b2:	d10c      	bne.n	800f4ce <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800f4b4:	697b      	ldr	r3, [r7, #20]
 800f4b6:	f023 0308 	bic.w	r3, r3, #8
 800f4ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800f4bc:	683b      	ldr	r3, [r7, #0]
 800f4be:	68db      	ldr	r3, [r3, #12]
 800f4c0:	697a      	ldr	r2, [r7, #20]
 800f4c2:	4313      	orrs	r3, r2
 800f4c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800f4c6:	697b      	ldr	r3, [r7, #20]
 800f4c8:	f023 0304 	bic.w	r3, r3, #4
 800f4cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	4a16      	ldr	r2, [pc, #88]	@ (800f52c <TIM_OC1_SetConfig+0xdc>)
 800f4d2:	4293      	cmp	r3, r2
 800f4d4:	d003      	beq.n	800f4de <TIM_OC1_SetConfig+0x8e>
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	4a15      	ldr	r2, [pc, #84]	@ (800f530 <TIM_OC1_SetConfig+0xe0>)
 800f4da:	4293      	cmp	r3, r2
 800f4dc:	d111      	bne.n	800f502 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800f4de:	693b      	ldr	r3, [r7, #16]
 800f4e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f4e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800f4e6:	693b      	ldr	r3, [r7, #16]
 800f4e8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800f4ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800f4ee:	683b      	ldr	r3, [r7, #0]
 800f4f0:	695b      	ldr	r3, [r3, #20]
 800f4f2:	693a      	ldr	r2, [r7, #16]
 800f4f4:	4313      	orrs	r3, r2
 800f4f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800f4f8:	683b      	ldr	r3, [r7, #0]
 800f4fa:	699b      	ldr	r3, [r3, #24]
 800f4fc:	693a      	ldr	r2, [r7, #16]
 800f4fe:	4313      	orrs	r3, r2
 800f500:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f502:	687b      	ldr	r3, [r7, #4]
 800f504:	693a      	ldr	r2, [r7, #16]
 800f506:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	68fa      	ldr	r2, [r7, #12]
 800f50c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800f50e:	683b      	ldr	r3, [r7, #0]
 800f510:	685a      	ldr	r2, [r3, #4]
 800f512:	687b      	ldr	r3, [r7, #4]
 800f514:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	697a      	ldr	r2, [r7, #20]
 800f51a:	621a      	str	r2, [r3, #32]
}
 800f51c:	bf00      	nop
 800f51e:	371c      	adds	r7, #28
 800f520:	46bd      	mov	sp, r7
 800f522:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f526:	4770      	bx	lr
 800f528:	fffeff8f 	.word	0xfffeff8f
 800f52c:	40010000 	.word	0x40010000
 800f530:	40010400 	.word	0x40010400

0800f534 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f534:	b480      	push	{r7}
 800f536:	b087      	sub	sp, #28
 800f538:	af00      	add	r7, sp, #0
 800f53a:	6078      	str	r0, [r7, #4]
 800f53c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	6a1b      	ldr	r3, [r3, #32]
 800f542:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f544:	687b      	ldr	r3, [r7, #4]
 800f546:	6a1b      	ldr	r3, [r3, #32]
 800f548:	f023 0210 	bic.w	r2, r3, #16
 800f54c:	687b      	ldr	r3, [r7, #4]
 800f54e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f550:	687b      	ldr	r3, [r7, #4]
 800f552:	685b      	ldr	r3, [r3, #4]
 800f554:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f556:	687b      	ldr	r3, [r7, #4]
 800f558:	699b      	ldr	r3, [r3, #24]
 800f55a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800f55c:	68fa      	ldr	r2, [r7, #12]
 800f55e:	4b2e      	ldr	r3, [pc, #184]	@ (800f618 <TIM_OC2_SetConfig+0xe4>)
 800f560:	4013      	ands	r3, r2
 800f562:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800f564:	68fb      	ldr	r3, [r7, #12]
 800f566:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f56a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f56c:	683b      	ldr	r3, [r7, #0]
 800f56e:	681b      	ldr	r3, [r3, #0]
 800f570:	021b      	lsls	r3, r3, #8
 800f572:	68fa      	ldr	r2, [r7, #12]
 800f574:	4313      	orrs	r3, r2
 800f576:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800f578:	697b      	ldr	r3, [r7, #20]
 800f57a:	f023 0320 	bic.w	r3, r3, #32
 800f57e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800f580:	683b      	ldr	r3, [r7, #0]
 800f582:	689b      	ldr	r3, [r3, #8]
 800f584:	011b      	lsls	r3, r3, #4
 800f586:	697a      	ldr	r2, [r7, #20]
 800f588:	4313      	orrs	r3, r2
 800f58a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800f58c:	687b      	ldr	r3, [r7, #4]
 800f58e:	4a23      	ldr	r2, [pc, #140]	@ (800f61c <TIM_OC2_SetConfig+0xe8>)
 800f590:	4293      	cmp	r3, r2
 800f592:	d003      	beq.n	800f59c <TIM_OC2_SetConfig+0x68>
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	4a22      	ldr	r2, [pc, #136]	@ (800f620 <TIM_OC2_SetConfig+0xec>)
 800f598:	4293      	cmp	r3, r2
 800f59a:	d10d      	bne.n	800f5b8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800f59c:	697b      	ldr	r3, [r7, #20]
 800f59e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f5a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800f5a4:	683b      	ldr	r3, [r7, #0]
 800f5a6:	68db      	ldr	r3, [r3, #12]
 800f5a8:	011b      	lsls	r3, r3, #4
 800f5aa:	697a      	ldr	r2, [r7, #20]
 800f5ac:	4313      	orrs	r3, r2
 800f5ae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800f5b0:	697b      	ldr	r3, [r7, #20]
 800f5b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f5b6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f5b8:	687b      	ldr	r3, [r7, #4]
 800f5ba:	4a18      	ldr	r2, [pc, #96]	@ (800f61c <TIM_OC2_SetConfig+0xe8>)
 800f5bc:	4293      	cmp	r3, r2
 800f5be:	d003      	beq.n	800f5c8 <TIM_OC2_SetConfig+0x94>
 800f5c0:	687b      	ldr	r3, [r7, #4]
 800f5c2:	4a17      	ldr	r2, [pc, #92]	@ (800f620 <TIM_OC2_SetConfig+0xec>)
 800f5c4:	4293      	cmp	r3, r2
 800f5c6:	d113      	bne.n	800f5f0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800f5c8:	693b      	ldr	r3, [r7, #16]
 800f5ca:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800f5ce:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800f5d0:	693b      	ldr	r3, [r7, #16]
 800f5d2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f5d6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800f5d8:	683b      	ldr	r3, [r7, #0]
 800f5da:	695b      	ldr	r3, [r3, #20]
 800f5dc:	009b      	lsls	r3, r3, #2
 800f5de:	693a      	ldr	r2, [r7, #16]
 800f5e0:	4313      	orrs	r3, r2
 800f5e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800f5e4:	683b      	ldr	r3, [r7, #0]
 800f5e6:	699b      	ldr	r3, [r3, #24]
 800f5e8:	009b      	lsls	r3, r3, #2
 800f5ea:	693a      	ldr	r2, [r7, #16]
 800f5ec:	4313      	orrs	r3, r2
 800f5ee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	693a      	ldr	r2, [r7, #16]
 800f5f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f5f6:	687b      	ldr	r3, [r7, #4]
 800f5f8:	68fa      	ldr	r2, [r7, #12]
 800f5fa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800f5fc:	683b      	ldr	r3, [r7, #0]
 800f5fe:	685a      	ldr	r2, [r3, #4]
 800f600:	687b      	ldr	r3, [r7, #4]
 800f602:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f604:	687b      	ldr	r3, [r7, #4]
 800f606:	697a      	ldr	r2, [r7, #20]
 800f608:	621a      	str	r2, [r3, #32]
}
 800f60a:	bf00      	nop
 800f60c:	371c      	adds	r7, #28
 800f60e:	46bd      	mov	sp, r7
 800f610:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f614:	4770      	bx	lr
 800f616:	bf00      	nop
 800f618:	feff8fff 	.word	0xfeff8fff
 800f61c:	40010000 	.word	0x40010000
 800f620:	40010400 	.word	0x40010400

0800f624 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f624:	b480      	push	{r7}
 800f626:	b087      	sub	sp, #28
 800f628:	af00      	add	r7, sp, #0
 800f62a:	6078      	str	r0, [r7, #4]
 800f62c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f62e:	687b      	ldr	r3, [r7, #4]
 800f630:	6a1b      	ldr	r3, [r3, #32]
 800f632:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	6a1b      	ldr	r3, [r3, #32]
 800f638:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f640:	687b      	ldr	r3, [r7, #4]
 800f642:	685b      	ldr	r3, [r3, #4]
 800f644:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f646:	687b      	ldr	r3, [r7, #4]
 800f648:	69db      	ldr	r3, [r3, #28]
 800f64a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800f64c:	68fa      	ldr	r2, [r7, #12]
 800f64e:	4b2d      	ldr	r3, [pc, #180]	@ (800f704 <TIM_OC3_SetConfig+0xe0>)
 800f650:	4013      	ands	r3, r2
 800f652:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800f654:	68fb      	ldr	r3, [r7, #12]
 800f656:	f023 0303 	bic.w	r3, r3, #3
 800f65a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f65c:	683b      	ldr	r3, [r7, #0]
 800f65e:	681b      	ldr	r3, [r3, #0]
 800f660:	68fa      	ldr	r2, [r7, #12]
 800f662:	4313      	orrs	r3, r2
 800f664:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800f666:	697b      	ldr	r3, [r7, #20]
 800f668:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800f66c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800f66e:	683b      	ldr	r3, [r7, #0]
 800f670:	689b      	ldr	r3, [r3, #8]
 800f672:	021b      	lsls	r3, r3, #8
 800f674:	697a      	ldr	r2, [r7, #20]
 800f676:	4313      	orrs	r3, r2
 800f678:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800f67a:	687b      	ldr	r3, [r7, #4]
 800f67c:	4a22      	ldr	r2, [pc, #136]	@ (800f708 <TIM_OC3_SetConfig+0xe4>)
 800f67e:	4293      	cmp	r3, r2
 800f680:	d003      	beq.n	800f68a <TIM_OC3_SetConfig+0x66>
 800f682:	687b      	ldr	r3, [r7, #4]
 800f684:	4a21      	ldr	r2, [pc, #132]	@ (800f70c <TIM_OC3_SetConfig+0xe8>)
 800f686:	4293      	cmp	r3, r2
 800f688:	d10d      	bne.n	800f6a6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800f68a:	697b      	ldr	r3, [r7, #20]
 800f68c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f690:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800f692:	683b      	ldr	r3, [r7, #0]
 800f694:	68db      	ldr	r3, [r3, #12]
 800f696:	021b      	lsls	r3, r3, #8
 800f698:	697a      	ldr	r2, [r7, #20]
 800f69a:	4313      	orrs	r3, r2
 800f69c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800f69e:	697b      	ldr	r3, [r7, #20]
 800f6a0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800f6a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f6a6:	687b      	ldr	r3, [r7, #4]
 800f6a8:	4a17      	ldr	r2, [pc, #92]	@ (800f708 <TIM_OC3_SetConfig+0xe4>)
 800f6aa:	4293      	cmp	r3, r2
 800f6ac:	d003      	beq.n	800f6b6 <TIM_OC3_SetConfig+0x92>
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	4a16      	ldr	r2, [pc, #88]	@ (800f70c <TIM_OC3_SetConfig+0xe8>)
 800f6b2:	4293      	cmp	r3, r2
 800f6b4:	d113      	bne.n	800f6de <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800f6b6:	693b      	ldr	r3, [r7, #16]
 800f6b8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f6bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800f6be:	693b      	ldr	r3, [r7, #16]
 800f6c0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f6c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800f6c6:	683b      	ldr	r3, [r7, #0]
 800f6c8:	695b      	ldr	r3, [r3, #20]
 800f6ca:	011b      	lsls	r3, r3, #4
 800f6cc:	693a      	ldr	r2, [r7, #16]
 800f6ce:	4313      	orrs	r3, r2
 800f6d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800f6d2:	683b      	ldr	r3, [r7, #0]
 800f6d4:	699b      	ldr	r3, [r3, #24]
 800f6d6:	011b      	lsls	r3, r3, #4
 800f6d8:	693a      	ldr	r2, [r7, #16]
 800f6da:	4313      	orrs	r3, r2
 800f6dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	693a      	ldr	r2, [r7, #16]
 800f6e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f6e4:	687b      	ldr	r3, [r7, #4]
 800f6e6:	68fa      	ldr	r2, [r7, #12]
 800f6e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800f6ea:	683b      	ldr	r3, [r7, #0]
 800f6ec:	685a      	ldr	r2, [r3, #4]
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f6f2:	687b      	ldr	r3, [r7, #4]
 800f6f4:	697a      	ldr	r2, [r7, #20]
 800f6f6:	621a      	str	r2, [r3, #32]
}
 800f6f8:	bf00      	nop
 800f6fa:	371c      	adds	r7, #28
 800f6fc:	46bd      	mov	sp, r7
 800f6fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f702:	4770      	bx	lr
 800f704:	fffeff8f 	.word	0xfffeff8f
 800f708:	40010000 	.word	0x40010000
 800f70c:	40010400 	.word	0x40010400

0800f710 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f710:	b480      	push	{r7}
 800f712:	b087      	sub	sp, #28
 800f714:	af00      	add	r7, sp, #0
 800f716:	6078      	str	r0, [r7, #4]
 800f718:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f71a:	687b      	ldr	r3, [r7, #4]
 800f71c:	6a1b      	ldr	r3, [r3, #32]
 800f71e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f720:	687b      	ldr	r3, [r7, #4]
 800f722:	6a1b      	ldr	r3, [r3, #32]
 800f724:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800f728:	687b      	ldr	r3, [r7, #4]
 800f72a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f72c:	687b      	ldr	r3, [r7, #4]
 800f72e:	685b      	ldr	r3, [r3, #4]
 800f730:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f732:	687b      	ldr	r3, [r7, #4]
 800f734:	69db      	ldr	r3, [r3, #28]
 800f736:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800f738:	68fa      	ldr	r2, [r7, #12]
 800f73a:	4b1e      	ldr	r3, [pc, #120]	@ (800f7b4 <TIM_OC4_SetConfig+0xa4>)
 800f73c:	4013      	ands	r3, r2
 800f73e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800f740:	68fb      	ldr	r3, [r7, #12]
 800f742:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f746:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f748:	683b      	ldr	r3, [r7, #0]
 800f74a:	681b      	ldr	r3, [r3, #0]
 800f74c:	021b      	lsls	r3, r3, #8
 800f74e:	68fa      	ldr	r2, [r7, #12]
 800f750:	4313      	orrs	r3, r2
 800f752:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800f754:	693b      	ldr	r3, [r7, #16]
 800f756:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f75a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800f75c:	683b      	ldr	r3, [r7, #0]
 800f75e:	689b      	ldr	r3, [r3, #8]
 800f760:	031b      	lsls	r3, r3, #12
 800f762:	693a      	ldr	r2, [r7, #16]
 800f764:	4313      	orrs	r3, r2
 800f766:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	4a13      	ldr	r2, [pc, #76]	@ (800f7b8 <TIM_OC4_SetConfig+0xa8>)
 800f76c:	4293      	cmp	r3, r2
 800f76e:	d003      	beq.n	800f778 <TIM_OC4_SetConfig+0x68>
 800f770:	687b      	ldr	r3, [r7, #4]
 800f772:	4a12      	ldr	r2, [pc, #72]	@ (800f7bc <TIM_OC4_SetConfig+0xac>)
 800f774:	4293      	cmp	r3, r2
 800f776:	d109      	bne.n	800f78c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800f778:	697b      	ldr	r3, [r7, #20]
 800f77a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f77e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800f780:	683b      	ldr	r3, [r7, #0]
 800f782:	695b      	ldr	r3, [r3, #20]
 800f784:	019b      	lsls	r3, r3, #6
 800f786:	697a      	ldr	r2, [r7, #20]
 800f788:	4313      	orrs	r3, r2
 800f78a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	697a      	ldr	r2, [r7, #20]
 800f790:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f792:	687b      	ldr	r3, [r7, #4]
 800f794:	68fa      	ldr	r2, [r7, #12]
 800f796:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800f798:	683b      	ldr	r3, [r7, #0]
 800f79a:	685a      	ldr	r2, [r3, #4]
 800f79c:	687b      	ldr	r3, [r7, #4]
 800f79e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	693a      	ldr	r2, [r7, #16]
 800f7a4:	621a      	str	r2, [r3, #32]
}
 800f7a6:	bf00      	nop
 800f7a8:	371c      	adds	r7, #28
 800f7aa:	46bd      	mov	sp, r7
 800f7ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7b0:	4770      	bx	lr
 800f7b2:	bf00      	nop
 800f7b4:	feff8fff 	.word	0xfeff8fff
 800f7b8:	40010000 	.word	0x40010000
 800f7bc:	40010400 	.word	0x40010400

0800f7c0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f7c0:	b480      	push	{r7}
 800f7c2:	b087      	sub	sp, #28
 800f7c4:	af00      	add	r7, sp, #0
 800f7c6:	6078      	str	r0, [r7, #4]
 800f7c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f7ca:	687b      	ldr	r3, [r7, #4]
 800f7cc:	6a1b      	ldr	r3, [r3, #32]
 800f7ce:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800f7d0:	687b      	ldr	r3, [r7, #4]
 800f7d2:	6a1b      	ldr	r3, [r3, #32]
 800f7d4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800f7d8:	687b      	ldr	r3, [r7, #4]
 800f7da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f7dc:	687b      	ldr	r3, [r7, #4]
 800f7de:	685b      	ldr	r3, [r3, #4]
 800f7e0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f7e2:	687b      	ldr	r3, [r7, #4]
 800f7e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f7e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800f7e8:	68fa      	ldr	r2, [r7, #12]
 800f7ea:	4b1b      	ldr	r3, [pc, #108]	@ (800f858 <TIM_OC5_SetConfig+0x98>)
 800f7ec:	4013      	ands	r3, r2
 800f7ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f7f0:	683b      	ldr	r3, [r7, #0]
 800f7f2:	681b      	ldr	r3, [r3, #0]
 800f7f4:	68fa      	ldr	r2, [r7, #12]
 800f7f6:	4313      	orrs	r3, r2
 800f7f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800f7fa:	693b      	ldr	r3, [r7, #16]
 800f7fc:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800f800:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800f802:	683b      	ldr	r3, [r7, #0]
 800f804:	689b      	ldr	r3, [r3, #8]
 800f806:	041b      	lsls	r3, r3, #16
 800f808:	693a      	ldr	r2, [r7, #16]
 800f80a:	4313      	orrs	r3, r2
 800f80c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	4a12      	ldr	r2, [pc, #72]	@ (800f85c <TIM_OC5_SetConfig+0x9c>)
 800f812:	4293      	cmp	r3, r2
 800f814:	d003      	beq.n	800f81e <TIM_OC5_SetConfig+0x5e>
 800f816:	687b      	ldr	r3, [r7, #4]
 800f818:	4a11      	ldr	r2, [pc, #68]	@ (800f860 <TIM_OC5_SetConfig+0xa0>)
 800f81a:	4293      	cmp	r3, r2
 800f81c:	d109      	bne.n	800f832 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800f81e:	697b      	ldr	r3, [r7, #20]
 800f820:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f824:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800f826:	683b      	ldr	r3, [r7, #0]
 800f828:	695b      	ldr	r3, [r3, #20]
 800f82a:	021b      	lsls	r3, r3, #8
 800f82c:	697a      	ldr	r2, [r7, #20]
 800f82e:	4313      	orrs	r3, r2
 800f830:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f832:	687b      	ldr	r3, [r7, #4]
 800f834:	697a      	ldr	r2, [r7, #20]
 800f836:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	68fa      	ldr	r2, [r7, #12]
 800f83c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800f83e:	683b      	ldr	r3, [r7, #0]
 800f840:	685a      	ldr	r2, [r3, #4]
 800f842:	687b      	ldr	r3, [r7, #4]
 800f844:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	693a      	ldr	r2, [r7, #16]
 800f84a:	621a      	str	r2, [r3, #32]
}
 800f84c:	bf00      	nop
 800f84e:	371c      	adds	r7, #28
 800f850:	46bd      	mov	sp, r7
 800f852:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f856:	4770      	bx	lr
 800f858:	fffeff8f 	.word	0xfffeff8f
 800f85c:	40010000 	.word	0x40010000
 800f860:	40010400 	.word	0x40010400

0800f864 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f864:	b480      	push	{r7}
 800f866:	b087      	sub	sp, #28
 800f868:	af00      	add	r7, sp, #0
 800f86a:	6078      	str	r0, [r7, #4]
 800f86c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f86e:	687b      	ldr	r3, [r7, #4]
 800f870:	6a1b      	ldr	r3, [r3, #32]
 800f872:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800f874:	687b      	ldr	r3, [r7, #4]
 800f876:	6a1b      	ldr	r3, [r3, #32]
 800f878:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800f87c:	687b      	ldr	r3, [r7, #4]
 800f87e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f880:	687b      	ldr	r3, [r7, #4]
 800f882:	685b      	ldr	r3, [r3, #4]
 800f884:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f88a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800f88c:	68fa      	ldr	r2, [r7, #12]
 800f88e:	4b1c      	ldr	r3, [pc, #112]	@ (800f900 <TIM_OC6_SetConfig+0x9c>)
 800f890:	4013      	ands	r3, r2
 800f892:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f894:	683b      	ldr	r3, [r7, #0]
 800f896:	681b      	ldr	r3, [r3, #0]
 800f898:	021b      	lsls	r3, r3, #8
 800f89a:	68fa      	ldr	r2, [r7, #12]
 800f89c:	4313      	orrs	r3, r2
 800f89e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800f8a0:	693b      	ldr	r3, [r7, #16]
 800f8a2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800f8a6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800f8a8:	683b      	ldr	r3, [r7, #0]
 800f8aa:	689b      	ldr	r3, [r3, #8]
 800f8ac:	051b      	lsls	r3, r3, #20
 800f8ae:	693a      	ldr	r2, [r7, #16]
 800f8b0:	4313      	orrs	r3, r2
 800f8b2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f8b4:	687b      	ldr	r3, [r7, #4]
 800f8b6:	4a13      	ldr	r2, [pc, #76]	@ (800f904 <TIM_OC6_SetConfig+0xa0>)
 800f8b8:	4293      	cmp	r3, r2
 800f8ba:	d003      	beq.n	800f8c4 <TIM_OC6_SetConfig+0x60>
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	4a12      	ldr	r2, [pc, #72]	@ (800f908 <TIM_OC6_SetConfig+0xa4>)
 800f8c0:	4293      	cmp	r3, r2
 800f8c2:	d109      	bne.n	800f8d8 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800f8c4:	697b      	ldr	r3, [r7, #20]
 800f8c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800f8ca:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800f8cc:	683b      	ldr	r3, [r7, #0]
 800f8ce:	695b      	ldr	r3, [r3, #20]
 800f8d0:	029b      	lsls	r3, r3, #10
 800f8d2:	697a      	ldr	r2, [r7, #20]
 800f8d4:	4313      	orrs	r3, r2
 800f8d6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f8d8:	687b      	ldr	r3, [r7, #4]
 800f8da:	697a      	ldr	r2, [r7, #20]
 800f8dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f8de:	687b      	ldr	r3, [r7, #4]
 800f8e0:	68fa      	ldr	r2, [r7, #12]
 800f8e2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800f8e4:	683b      	ldr	r3, [r7, #0]
 800f8e6:	685a      	ldr	r2, [r3, #4]
 800f8e8:	687b      	ldr	r3, [r7, #4]
 800f8ea:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f8ec:	687b      	ldr	r3, [r7, #4]
 800f8ee:	693a      	ldr	r2, [r7, #16]
 800f8f0:	621a      	str	r2, [r3, #32]
}
 800f8f2:	bf00      	nop
 800f8f4:	371c      	adds	r7, #28
 800f8f6:	46bd      	mov	sp, r7
 800f8f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8fc:	4770      	bx	lr
 800f8fe:	bf00      	nop
 800f900:	feff8fff 	.word	0xfeff8fff
 800f904:	40010000 	.word	0x40010000
 800f908:	40010400 	.word	0x40010400

0800f90c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f90c:	b480      	push	{r7}
 800f90e:	b087      	sub	sp, #28
 800f910:	af00      	add	r7, sp, #0
 800f912:	60f8      	str	r0, [r7, #12]
 800f914:	60b9      	str	r1, [r7, #8]
 800f916:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800f918:	68fb      	ldr	r3, [r7, #12]
 800f91a:	6a1b      	ldr	r3, [r3, #32]
 800f91c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f91e:	68fb      	ldr	r3, [r7, #12]
 800f920:	6a1b      	ldr	r3, [r3, #32]
 800f922:	f023 0201 	bic.w	r2, r3, #1
 800f926:	68fb      	ldr	r3, [r7, #12]
 800f928:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f92a:	68fb      	ldr	r3, [r7, #12]
 800f92c:	699b      	ldr	r3, [r3, #24]
 800f92e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f930:	693b      	ldr	r3, [r7, #16]
 800f932:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800f936:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800f938:	687b      	ldr	r3, [r7, #4]
 800f93a:	011b      	lsls	r3, r3, #4
 800f93c:	693a      	ldr	r2, [r7, #16]
 800f93e:	4313      	orrs	r3, r2
 800f940:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800f942:	697b      	ldr	r3, [r7, #20]
 800f944:	f023 030a 	bic.w	r3, r3, #10
 800f948:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800f94a:	697a      	ldr	r2, [r7, #20]
 800f94c:	68bb      	ldr	r3, [r7, #8]
 800f94e:	4313      	orrs	r3, r2
 800f950:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800f952:	68fb      	ldr	r3, [r7, #12]
 800f954:	693a      	ldr	r2, [r7, #16]
 800f956:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f958:	68fb      	ldr	r3, [r7, #12]
 800f95a:	697a      	ldr	r2, [r7, #20]
 800f95c:	621a      	str	r2, [r3, #32]
}
 800f95e:	bf00      	nop
 800f960:	371c      	adds	r7, #28
 800f962:	46bd      	mov	sp, r7
 800f964:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f968:	4770      	bx	lr

0800f96a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f96a:	b480      	push	{r7}
 800f96c:	b087      	sub	sp, #28
 800f96e:	af00      	add	r7, sp, #0
 800f970:	60f8      	str	r0, [r7, #12]
 800f972:	60b9      	str	r1, [r7, #8]
 800f974:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800f976:	68fb      	ldr	r3, [r7, #12]
 800f978:	6a1b      	ldr	r3, [r3, #32]
 800f97a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f97c:	68fb      	ldr	r3, [r7, #12]
 800f97e:	6a1b      	ldr	r3, [r3, #32]
 800f980:	f023 0210 	bic.w	r2, r3, #16
 800f984:	68fb      	ldr	r3, [r7, #12]
 800f986:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f988:	68fb      	ldr	r3, [r7, #12]
 800f98a:	699b      	ldr	r3, [r3, #24]
 800f98c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800f98e:	693b      	ldr	r3, [r7, #16]
 800f990:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800f994:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800f996:	687b      	ldr	r3, [r7, #4]
 800f998:	031b      	lsls	r3, r3, #12
 800f99a:	693a      	ldr	r2, [r7, #16]
 800f99c:	4313      	orrs	r3, r2
 800f99e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800f9a0:	697b      	ldr	r3, [r7, #20]
 800f9a2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800f9a6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800f9a8:	68bb      	ldr	r3, [r7, #8]
 800f9aa:	011b      	lsls	r3, r3, #4
 800f9ac:	697a      	ldr	r2, [r7, #20]
 800f9ae:	4313      	orrs	r3, r2
 800f9b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800f9b2:	68fb      	ldr	r3, [r7, #12]
 800f9b4:	693a      	ldr	r2, [r7, #16]
 800f9b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f9b8:	68fb      	ldr	r3, [r7, #12]
 800f9ba:	697a      	ldr	r2, [r7, #20]
 800f9bc:	621a      	str	r2, [r3, #32]
}
 800f9be:	bf00      	nop
 800f9c0:	371c      	adds	r7, #28
 800f9c2:	46bd      	mov	sp, r7
 800f9c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9c8:	4770      	bx	lr

0800f9ca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800f9ca:	b480      	push	{r7}
 800f9cc:	b085      	sub	sp, #20
 800f9ce:	af00      	add	r7, sp, #0
 800f9d0:	6078      	str	r0, [r7, #4]
 800f9d2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800f9d4:	687b      	ldr	r3, [r7, #4]
 800f9d6:	689b      	ldr	r3, [r3, #8]
 800f9d8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800f9da:	68fb      	ldr	r3, [r7, #12]
 800f9dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f9e0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800f9e2:	683a      	ldr	r2, [r7, #0]
 800f9e4:	68fb      	ldr	r3, [r7, #12]
 800f9e6:	4313      	orrs	r3, r2
 800f9e8:	f043 0307 	orr.w	r3, r3, #7
 800f9ec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f9ee:	687b      	ldr	r3, [r7, #4]
 800f9f0:	68fa      	ldr	r2, [r7, #12]
 800f9f2:	609a      	str	r2, [r3, #8]
}
 800f9f4:	bf00      	nop
 800f9f6:	3714      	adds	r7, #20
 800f9f8:	46bd      	mov	sp, r7
 800f9fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9fe:	4770      	bx	lr

0800fa00 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800fa00:	b480      	push	{r7}
 800fa02:	b087      	sub	sp, #28
 800fa04:	af00      	add	r7, sp, #0
 800fa06:	60f8      	str	r0, [r7, #12]
 800fa08:	60b9      	str	r1, [r7, #8]
 800fa0a:	607a      	str	r2, [r7, #4]
 800fa0c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800fa0e:	68fb      	ldr	r3, [r7, #12]
 800fa10:	689b      	ldr	r3, [r3, #8]
 800fa12:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800fa14:	697b      	ldr	r3, [r7, #20]
 800fa16:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800fa1a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800fa1c:	683b      	ldr	r3, [r7, #0]
 800fa1e:	021a      	lsls	r2, r3, #8
 800fa20:	687b      	ldr	r3, [r7, #4]
 800fa22:	431a      	orrs	r2, r3
 800fa24:	68bb      	ldr	r3, [r7, #8]
 800fa26:	4313      	orrs	r3, r2
 800fa28:	697a      	ldr	r2, [r7, #20]
 800fa2a:	4313      	orrs	r3, r2
 800fa2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800fa2e:	68fb      	ldr	r3, [r7, #12]
 800fa30:	697a      	ldr	r2, [r7, #20]
 800fa32:	609a      	str	r2, [r3, #8]
}
 800fa34:	bf00      	nop
 800fa36:	371c      	adds	r7, #28
 800fa38:	46bd      	mov	sp, r7
 800fa3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa3e:	4770      	bx	lr

0800fa40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800fa40:	b480      	push	{r7}
 800fa42:	b085      	sub	sp, #20
 800fa44:	af00      	add	r7, sp, #0
 800fa46:	6078      	str	r0, [r7, #4]
 800fa48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800fa4a:	687b      	ldr	r3, [r7, #4]
 800fa4c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fa50:	2b01      	cmp	r3, #1
 800fa52:	d101      	bne.n	800fa58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800fa54:	2302      	movs	r3, #2
 800fa56:	e06d      	b.n	800fb34 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800fa58:	687b      	ldr	r3, [r7, #4]
 800fa5a:	2201      	movs	r2, #1
 800fa5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fa60:	687b      	ldr	r3, [r7, #4]
 800fa62:	2202      	movs	r2, #2
 800fa64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800fa68:	687b      	ldr	r3, [r7, #4]
 800fa6a:	681b      	ldr	r3, [r3, #0]
 800fa6c:	685b      	ldr	r3, [r3, #4]
 800fa6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800fa70:	687b      	ldr	r3, [r7, #4]
 800fa72:	681b      	ldr	r3, [r3, #0]
 800fa74:	689b      	ldr	r3, [r3, #8]
 800fa76:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800fa78:	687b      	ldr	r3, [r7, #4]
 800fa7a:	681b      	ldr	r3, [r3, #0]
 800fa7c:	4a30      	ldr	r2, [pc, #192]	@ (800fb40 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800fa7e:	4293      	cmp	r3, r2
 800fa80:	d004      	beq.n	800fa8c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800fa82:	687b      	ldr	r3, [r7, #4]
 800fa84:	681b      	ldr	r3, [r3, #0]
 800fa86:	4a2f      	ldr	r2, [pc, #188]	@ (800fb44 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800fa88:	4293      	cmp	r3, r2
 800fa8a:	d108      	bne.n	800fa9e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800fa8c:	68fb      	ldr	r3, [r7, #12]
 800fa8e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800fa92:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800fa94:	683b      	ldr	r3, [r7, #0]
 800fa96:	685b      	ldr	r3, [r3, #4]
 800fa98:	68fa      	ldr	r2, [r7, #12]
 800fa9a:	4313      	orrs	r3, r2
 800fa9c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800fa9e:	68fb      	ldr	r3, [r7, #12]
 800faa0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800faa4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800faa6:	683b      	ldr	r3, [r7, #0]
 800faa8:	681b      	ldr	r3, [r3, #0]
 800faaa:	68fa      	ldr	r2, [r7, #12]
 800faac:	4313      	orrs	r3, r2
 800faae:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	681b      	ldr	r3, [r3, #0]
 800fab4:	68fa      	ldr	r2, [r7, #12]
 800fab6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800fab8:	687b      	ldr	r3, [r7, #4]
 800faba:	681b      	ldr	r3, [r3, #0]
 800fabc:	4a20      	ldr	r2, [pc, #128]	@ (800fb40 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800fabe:	4293      	cmp	r3, r2
 800fac0:	d022      	beq.n	800fb08 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fac2:	687b      	ldr	r3, [r7, #4]
 800fac4:	681b      	ldr	r3, [r3, #0]
 800fac6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800faca:	d01d      	beq.n	800fb08 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800facc:	687b      	ldr	r3, [r7, #4]
 800face:	681b      	ldr	r3, [r3, #0]
 800fad0:	4a1d      	ldr	r2, [pc, #116]	@ (800fb48 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800fad2:	4293      	cmp	r3, r2
 800fad4:	d018      	beq.n	800fb08 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	681b      	ldr	r3, [r3, #0]
 800fada:	4a1c      	ldr	r2, [pc, #112]	@ (800fb4c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800fadc:	4293      	cmp	r3, r2
 800fade:	d013      	beq.n	800fb08 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	681b      	ldr	r3, [r3, #0]
 800fae4:	4a1a      	ldr	r2, [pc, #104]	@ (800fb50 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800fae6:	4293      	cmp	r3, r2
 800fae8:	d00e      	beq.n	800fb08 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800faea:	687b      	ldr	r3, [r7, #4]
 800faec:	681b      	ldr	r3, [r3, #0]
 800faee:	4a15      	ldr	r2, [pc, #84]	@ (800fb44 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800faf0:	4293      	cmp	r3, r2
 800faf2:	d009      	beq.n	800fb08 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800faf4:	687b      	ldr	r3, [r7, #4]
 800faf6:	681b      	ldr	r3, [r3, #0]
 800faf8:	4a16      	ldr	r2, [pc, #88]	@ (800fb54 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800fafa:	4293      	cmp	r3, r2
 800fafc:	d004      	beq.n	800fb08 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	681b      	ldr	r3, [r3, #0]
 800fb02:	4a15      	ldr	r2, [pc, #84]	@ (800fb58 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800fb04:	4293      	cmp	r3, r2
 800fb06:	d10c      	bne.n	800fb22 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800fb08:	68bb      	ldr	r3, [r7, #8]
 800fb0a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800fb0e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800fb10:	683b      	ldr	r3, [r7, #0]
 800fb12:	689b      	ldr	r3, [r3, #8]
 800fb14:	68ba      	ldr	r2, [r7, #8]
 800fb16:	4313      	orrs	r3, r2
 800fb18:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800fb1a:	687b      	ldr	r3, [r7, #4]
 800fb1c:	681b      	ldr	r3, [r3, #0]
 800fb1e:	68ba      	ldr	r2, [r7, #8]
 800fb20:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800fb22:	687b      	ldr	r3, [r7, #4]
 800fb24:	2201      	movs	r2, #1
 800fb26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800fb2a:	687b      	ldr	r3, [r7, #4]
 800fb2c:	2200      	movs	r2, #0
 800fb2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800fb32:	2300      	movs	r3, #0
}
 800fb34:	4618      	mov	r0, r3
 800fb36:	3714      	adds	r7, #20
 800fb38:	46bd      	mov	sp, r7
 800fb3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb3e:	4770      	bx	lr
 800fb40:	40010000 	.word	0x40010000
 800fb44:	40010400 	.word	0x40010400
 800fb48:	40000400 	.word	0x40000400
 800fb4c:	40000800 	.word	0x40000800
 800fb50:	40000c00 	.word	0x40000c00
 800fb54:	40014000 	.word	0x40014000
 800fb58:	40001800 	.word	0x40001800

0800fb5c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800fb5c:	b480      	push	{r7}
 800fb5e:	b085      	sub	sp, #20
 800fb60:	af00      	add	r7, sp, #0
 800fb62:	6078      	str	r0, [r7, #4]
 800fb64:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800fb66:	2300      	movs	r3, #0
 800fb68:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800fb6a:	687b      	ldr	r3, [r7, #4]
 800fb6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fb70:	2b01      	cmp	r3, #1
 800fb72:	d101      	bne.n	800fb78 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800fb74:	2302      	movs	r3, #2
 800fb76:	e065      	b.n	800fc44 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800fb78:	687b      	ldr	r3, [r7, #4]
 800fb7a:	2201      	movs	r2, #1
 800fb7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800fb80:	68fb      	ldr	r3, [r7, #12]
 800fb82:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800fb86:	683b      	ldr	r3, [r7, #0]
 800fb88:	68db      	ldr	r3, [r3, #12]
 800fb8a:	4313      	orrs	r3, r2
 800fb8c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800fb8e:	68fb      	ldr	r3, [r7, #12]
 800fb90:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800fb94:	683b      	ldr	r3, [r7, #0]
 800fb96:	689b      	ldr	r3, [r3, #8]
 800fb98:	4313      	orrs	r3, r2
 800fb9a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800fb9c:	68fb      	ldr	r3, [r7, #12]
 800fb9e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800fba2:	683b      	ldr	r3, [r7, #0]
 800fba4:	685b      	ldr	r3, [r3, #4]
 800fba6:	4313      	orrs	r3, r2
 800fba8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800fbaa:	68fb      	ldr	r3, [r7, #12]
 800fbac:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800fbb0:	683b      	ldr	r3, [r7, #0]
 800fbb2:	681b      	ldr	r3, [r3, #0]
 800fbb4:	4313      	orrs	r3, r2
 800fbb6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800fbb8:	68fb      	ldr	r3, [r7, #12]
 800fbba:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800fbbe:	683b      	ldr	r3, [r7, #0]
 800fbc0:	691b      	ldr	r3, [r3, #16]
 800fbc2:	4313      	orrs	r3, r2
 800fbc4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800fbc6:	68fb      	ldr	r3, [r7, #12]
 800fbc8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800fbcc:	683b      	ldr	r3, [r7, #0]
 800fbce:	695b      	ldr	r3, [r3, #20]
 800fbd0:	4313      	orrs	r3, r2
 800fbd2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800fbd4:	68fb      	ldr	r3, [r7, #12]
 800fbd6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800fbda:	683b      	ldr	r3, [r7, #0]
 800fbdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fbde:	4313      	orrs	r3, r2
 800fbe0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800fbe2:	68fb      	ldr	r3, [r7, #12]
 800fbe4:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800fbe8:	683b      	ldr	r3, [r7, #0]
 800fbea:	699b      	ldr	r3, [r3, #24]
 800fbec:	041b      	lsls	r3, r3, #16
 800fbee:	4313      	orrs	r3, r2
 800fbf0:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800fbf2:	687b      	ldr	r3, [r7, #4]
 800fbf4:	681b      	ldr	r3, [r3, #0]
 800fbf6:	4a16      	ldr	r2, [pc, #88]	@ (800fc50 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800fbf8:	4293      	cmp	r3, r2
 800fbfa:	d004      	beq.n	800fc06 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800fbfc:	687b      	ldr	r3, [r7, #4]
 800fbfe:	681b      	ldr	r3, [r3, #0]
 800fc00:	4a14      	ldr	r2, [pc, #80]	@ (800fc54 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800fc02:	4293      	cmp	r3, r2
 800fc04:	d115      	bne.n	800fc32 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800fc06:	68fb      	ldr	r3, [r7, #12]
 800fc08:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800fc0c:	683b      	ldr	r3, [r7, #0]
 800fc0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fc10:	051b      	lsls	r3, r3, #20
 800fc12:	4313      	orrs	r3, r2
 800fc14:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800fc16:	68fb      	ldr	r3, [r7, #12]
 800fc18:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800fc1c:	683b      	ldr	r3, [r7, #0]
 800fc1e:	69db      	ldr	r3, [r3, #28]
 800fc20:	4313      	orrs	r3, r2
 800fc22:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800fc24:	68fb      	ldr	r3, [r7, #12]
 800fc26:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800fc2a:	683b      	ldr	r3, [r7, #0]
 800fc2c:	6a1b      	ldr	r3, [r3, #32]
 800fc2e:	4313      	orrs	r3, r2
 800fc30:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800fc32:	687b      	ldr	r3, [r7, #4]
 800fc34:	681b      	ldr	r3, [r3, #0]
 800fc36:	68fa      	ldr	r2, [r7, #12]
 800fc38:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800fc3a:	687b      	ldr	r3, [r7, #4]
 800fc3c:	2200      	movs	r2, #0
 800fc3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800fc42:	2300      	movs	r3, #0
}
 800fc44:	4618      	mov	r0, r3
 800fc46:	3714      	adds	r7, #20
 800fc48:	46bd      	mov	sp, r7
 800fc4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc4e:	4770      	bx	lr
 800fc50:	40010000 	.word	0x40010000
 800fc54:	40010400 	.word	0x40010400

0800fc58 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800fc58:	b480      	push	{r7}
 800fc5a:	b083      	sub	sp, #12
 800fc5c:	af00      	add	r7, sp, #0
 800fc5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800fc60:	bf00      	nop
 800fc62:	370c      	adds	r7, #12
 800fc64:	46bd      	mov	sp, r7
 800fc66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc6a:	4770      	bx	lr

0800fc6c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800fc6c:	b480      	push	{r7}
 800fc6e:	b083      	sub	sp, #12
 800fc70:	af00      	add	r7, sp, #0
 800fc72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800fc74:	bf00      	nop
 800fc76:	370c      	adds	r7, #12
 800fc78:	46bd      	mov	sp, r7
 800fc7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc7e:	4770      	bx	lr

0800fc80 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800fc80:	b480      	push	{r7}
 800fc82:	b083      	sub	sp, #12
 800fc84:	af00      	add	r7, sp, #0
 800fc86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800fc88:	bf00      	nop
 800fc8a:	370c      	adds	r7, #12
 800fc8c:	46bd      	mov	sp, r7
 800fc8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc92:	4770      	bx	lr

0800fc94 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800fc94:	b580      	push	{r7, lr}
 800fc96:	b082      	sub	sp, #8
 800fc98:	af00      	add	r7, sp, #0
 800fc9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800fc9c:	687b      	ldr	r3, [r7, #4]
 800fc9e:	2b00      	cmp	r3, #0
 800fca0:	d101      	bne.n	800fca6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800fca2:	2301      	movs	r3, #1
 800fca4:	e040      	b.n	800fd28 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800fca6:	687b      	ldr	r3, [r7, #4]
 800fca8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fcaa:	2b00      	cmp	r3, #0
 800fcac:	d106      	bne.n	800fcbc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800fcae:	687b      	ldr	r3, [r7, #4]
 800fcb0:	2200      	movs	r2, #0
 800fcb2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800fcb6:	6878      	ldr	r0, [r7, #4]
 800fcb8:	f7f2 feae 	bl	8002a18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800fcbc:	687b      	ldr	r3, [r7, #4]
 800fcbe:	2224      	movs	r2, #36	@ 0x24
 800fcc0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800fcc2:	687b      	ldr	r3, [r7, #4]
 800fcc4:	681b      	ldr	r3, [r3, #0]
 800fcc6:	681a      	ldr	r2, [r3, #0]
 800fcc8:	687b      	ldr	r3, [r7, #4]
 800fcca:	681b      	ldr	r3, [r3, #0]
 800fccc:	f022 0201 	bic.w	r2, r2, #1
 800fcd0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800fcd2:	687b      	ldr	r3, [r7, #4]
 800fcd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fcd6:	2b00      	cmp	r3, #0
 800fcd8:	d002      	beq.n	800fce0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800fcda:	6878      	ldr	r0, [r7, #4]
 800fcdc:	f000 fa8c 	bl	80101f8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800fce0:	6878      	ldr	r0, [r7, #4]
 800fce2:	f000 f825 	bl	800fd30 <UART_SetConfig>
 800fce6:	4603      	mov	r3, r0
 800fce8:	2b01      	cmp	r3, #1
 800fcea:	d101      	bne.n	800fcf0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800fcec:	2301      	movs	r3, #1
 800fcee:	e01b      	b.n	800fd28 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800fcf0:	687b      	ldr	r3, [r7, #4]
 800fcf2:	681b      	ldr	r3, [r3, #0]
 800fcf4:	685a      	ldr	r2, [r3, #4]
 800fcf6:	687b      	ldr	r3, [r7, #4]
 800fcf8:	681b      	ldr	r3, [r3, #0]
 800fcfa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800fcfe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800fd00:	687b      	ldr	r3, [r7, #4]
 800fd02:	681b      	ldr	r3, [r3, #0]
 800fd04:	689a      	ldr	r2, [r3, #8]
 800fd06:	687b      	ldr	r3, [r7, #4]
 800fd08:	681b      	ldr	r3, [r3, #0]
 800fd0a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800fd0e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800fd10:	687b      	ldr	r3, [r7, #4]
 800fd12:	681b      	ldr	r3, [r3, #0]
 800fd14:	681a      	ldr	r2, [r3, #0]
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	681b      	ldr	r3, [r3, #0]
 800fd1a:	f042 0201 	orr.w	r2, r2, #1
 800fd1e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800fd20:	6878      	ldr	r0, [r7, #4]
 800fd22:	f000 fb0b 	bl	801033c <UART_CheckIdleState>
 800fd26:	4603      	mov	r3, r0
}
 800fd28:	4618      	mov	r0, r3
 800fd2a:	3708      	adds	r7, #8
 800fd2c:	46bd      	mov	sp, r7
 800fd2e:	bd80      	pop	{r7, pc}

0800fd30 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800fd30:	b580      	push	{r7, lr}
 800fd32:	b088      	sub	sp, #32
 800fd34:	af00      	add	r7, sp, #0
 800fd36:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800fd38:	2300      	movs	r3, #0
 800fd3a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800fd3c:	687b      	ldr	r3, [r7, #4]
 800fd3e:	689a      	ldr	r2, [r3, #8]
 800fd40:	687b      	ldr	r3, [r7, #4]
 800fd42:	691b      	ldr	r3, [r3, #16]
 800fd44:	431a      	orrs	r2, r3
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	695b      	ldr	r3, [r3, #20]
 800fd4a:	431a      	orrs	r2, r3
 800fd4c:	687b      	ldr	r3, [r7, #4]
 800fd4e:	69db      	ldr	r3, [r3, #28]
 800fd50:	4313      	orrs	r3, r2
 800fd52:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800fd54:	687b      	ldr	r3, [r7, #4]
 800fd56:	681b      	ldr	r3, [r3, #0]
 800fd58:	681a      	ldr	r2, [r3, #0]
 800fd5a:	4ba6      	ldr	r3, [pc, #664]	@ (800fff4 <UART_SetConfig+0x2c4>)
 800fd5c:	4013      	ands	r3, r2
 800fd5e:	687a      	ldr	r2, [r7, #4]
 800fd60:	6812      	ldr	r2, [r2, #0]
 800fd62:	6979      	ldr	r1, [r7, #20]
 800fd64:	430b      	orrs	r3, r1
 800fd66:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800fd68:	687b      	ldr	r3, [r7, #4]
 800fd6a:	681b      	ldr	r3, [r3, #0]
 800fd6c:	685b      	ldr	r3, [r3, #4]
 800fd6e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800fd72:	687b      	ldr	r3, [r7, #4]
 800fd74:	68da      	ldr	r2, [r3, #12]
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	681b      	ldr	r3, [r3, #0]
 800fd7a:	430a      	orrs	r2, r1
 800fd7c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800fd7e:	687b      	ldr	r3, [r7, #4]
 800fd80:	699b      	ldr	r3, [r3, #24]
 800fd82:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800fd84:	687b      	ldr	r3, [r7, #4]
 800fd86:	6a1b      	ldr	r3, [r3, #32]
 800fd88:	697a      	ldr	r2, [r7, #20]
 800fd8a:	4313      	orrs	r3, r2
 800fd8c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800fd8e:	687b      	ldr	r3, [r7, #4]
 800fd90:	681b      	ldr	r3, [r3, #0]
 800fd92:	689b      	ldr	r3, [r3, #8]
 800fd94:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	681b      	ldr	r3, [r3, #0]
 800fd9c:	697a      	ldr	r2, [r7, #20]
 800fd9e:	430a      	orrs	r2, r1
 800fda0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800fda2:	687b      	ldr	r3, [r7, #4]
 800fda4:	681b      	ldr	r3, [r3, #0]
 800fda6:	4a94      	ldr	r2, [pc, #592]	@ (800fff8 <UART_SetConfig+0x2c8>)
 800fda8:	4293      	cmp	r3, r2
 800fdaa:	d120      	bne.n	800fdee <UART_SetConfig+0xbe>
 800fdac:	4b93      	ldr	r3, [pc, #588]	@ (800fffc <UART_SetConfig+0x2cc>)
 800fdae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fdb2:	f003 0303 	and.w	r3, r3, #3
 800fdb6:	2b03      	cmp	r3, #3
 800fdb8:	d816      	bhi.n	800fde8 <UART_SetConfig+0xb8>
 800fdba:	a201      	add	r2, pc, #4	@ (adr r2, 800fdc0 <UART_SetConfig+0x90>)
 800fdbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fdc0:	0800fdd1 	.word	0x0800fdd1
 800fdc4:	0800fddd 	.word	0x0800fddd
 800fdc8:	0800fdd7 	.word	0x0800fdd7
 800fdcc:	0800fde3 	.word	0x0800fde3
 800fdd0:	2301      	movs	r3, #1
 800fdd2:	77fb      	strb	r3, [r7, #31]
 800fdd4:	e150      	b.n	8010078 <UART_SetConfig+0x348>
 800fdd6:	2302      	movs	r3, #2
 800fdd8:	77fb      	strb	r3, [r7, #31]
 800fdda:	e14d      	b.n	8010078 <UART_SetConfig+0x348>
 800fddc:	2304      	movs	r3, #4
 800fdde:	77fb      	strb	r3, [r7, #31]
 800fde0:	e14a      	b.n	8010078 <UART_SetConfig+0x348>
 800fde2:	2308      	movs	r3, #8
 800fde4:	77fb      	strb	r3, [r7, #31]
 800fde6:	e147      	b.n	8010078 <UART_SetConfig+0x348>
 800fde8:	2310      	movs	r3, #16
 800fdea:	77fb      	strb	r3, [r7, #31]
 800fdec:	e144      	b.n	8010078 <UART_SetConfig+0x348>
 800fdee:	687b      	ldr	r3, [r7, #4]
 800fdf0:	681b      	ldr	r3, [r3, #0]
 800fdf2:	4a83      	ldr	r2, [pc, #524]	@ (8010000 <UART_SetConfig+0x2d0>)
 800fdf4:	4293      	cmp	r3, r2
 800fdf6:	d132      	bne.n	800fe5e <UART_SetConfig+0x12e>
 800fdf8:	4b80      	ldr	r3, [pc, #512]	@ (800fffc <UART_SetConfig+0x2cc>)
 800fdfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fdfe:	f003 030c 	and.w	r3, r3, #12
 800fe02:	2b0c      	cmp	r3, #12
 800fe04:	d828      	bhi.n	800fe58 <UART_SetConfig+0x128>
 800fe06:	a201      	add	r2, pc, #4	@ (adr r2, 800fe0c <UART_SetConfig+0xdc>)
 800fe08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fe0c:	0800fe41 	.word	0x0800fe41
 800fe10:	0800fe59 	.word	0x0800fe59
 800fe14:	0800fe59 	.word	0x0800fe59
 800fe18:	0800fe59 	.word	0x0800fe59
 800fe1c:	0800fe4d 	.word	0x0800fe4d
 800fe20:	0800fe59 	.word	0x0800fe59
 800fe24:	0800fe59 	.word	0x0800fe59
 800fe28:	0800fe59 	.word	0x0800fe59
 800fe2c:	0800fe47 	.word	0x0800fe47
 800fe30:	0800fe59 	.word	0x0800fe59
 800fe34:	0800fe59 	.word	0x0800fe59
 800fe38:	0800fe59 	.word	0x0800fe59
 800fe3c:	0800fe53 	.word	0x0800fe53
 800fe40:	2300      	movs	r3, #0
 800fe42:	77fb      	strb	r3, [r7, #31]
 800fe44:	e118      	b.n	8010078 <UART_SetConfig+0x348>
 800fe46:	2302      	movs	r3, #2
 800fe48:	77fb      	strb	r3, [r7, #31]
 800fe4a:	e115      	b.n	8010078 <UART_SetConfig+0x348>
 800fe4c:	2304      	movs	r3, #4
 800fe4e:	77fb      	strb	r3, [r7, #31]
 800fe50:	e112      	b.n	8010078 <UART_SetConfig+0x348>
 800fe52:	2308      	movs	r3, #8
 800fe54:	77fb      	strb	r3, [r7, #31]
 800fe56:	e10f      	b.n	8010078 <UART_SetConfig+0x348>
 800fe58:	2310      	movs	r3, #16
 800fe5a:	77fb      	strb	r3, [r7, #31]
 800fe5c:	e10c      	b.n	8010078 <UART_SetConfig+0x348>
 800fe5e:	687b      	ldr	r3, [r7, #4]
 800fe60:	681b      	ldr	r3, [r3, #0]
 800fe62:	4a68      	ldr	r2, [pc, #416]	@ (8010004 <UART_SetConfig+0x2d4>)
 800fe64:	4293      	cmp	r3, r2
 800fe66:	d120      	bne.n	800feaa <UART_SetConfig+0x17a>
 800fe68:	4b64      	ldr	r3, [pc, #400]	@ (800fffc <UART_SetConfig+0x2cc>)
 800fe6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fe6e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800fe72:	2b30      	cmp	r3, #48	@ 0x30
 800fe74:	d013      	beq.n	800fe9e <UART_SetConfig+0x16e>
 800fe76:	2b30      	cmp	r3, #48	@ 0x30
 800fe78:	d814      	bhi.n	800fea4 <UART_SetConfig+0x174>
 800fe7a:	2b20      	cmp	r3, #32
 800fe7c:	d009      	beq.n	800fe92 <UART_SetConfig+0x162>
 800fe7e:	2b20      	cmp	r3, #32
 800fe80:	d810      	bhi.n	800fea4 <UART_SetConfig+0x174>
 800fe82:	2b00      	cmp	r3, #0
 800fe84:	d002      	beq.n	800fe8c <UART_SetConfig+0x15c>
 800fe86:	2b10      	cmp	r3, #16
 800fe88:	d006      	beq.n	800fe98 <UART_SetConfig+0x168>
 800fe8a:	e00b      	b.n	800fea4 <UART_SetConfig+0x174>
 800fe8c:	2300      	movs	r3, #0
 800fe8e:	77fb      	strb	r3, [r7, #31]
 800fe90:	e0f2      	b.n	8010078 <UART_SetConfig+0x348>
 800fe92:	2302      	movs	r3, #2
 800fe94:	77fb      	strb	r3, [r7, #31]
 800fe96:	e0ef      	b.n	8010078 <UART_SetConfig+0x348>
 800fe98:	2304      	movs	r3, #4
 800fe9a:	77fb      	strb	r3, [r7, #31]
 800fe9c:	e0ec      	b.n	8010078 <UART_SetConfig+0x348>
 800fe9e:	2308      	movs	r3, #8
 800fea0:	77fb      	strb	r3, [r7, #31]
 800fea2:	e0e9      	b.n	8010078 <UART_SetConfig+0x348>
 800fea4:	2310      	movs	r3, #16
 800fea6:	77fb      	strb	r3, [r7, #31]
 800fea8:	e0e6      	b.n	8010078 <UART_SetConfig+0x348>
 800feaa:	687b      	ldr	r3, [r7, #4]
 800feac:	681b      	ldr	r3, [r3, #0]
 800feae:	4a56      	ldr	r2, [pc, #344]	@ (8010008 <UART_SetConfig+0x2d8>)
 800feb0:	4293      	cmp	r3, r2
 800feb2:	d120      	bne.n	800fef6 <UART_SetConfig+0x1c6>
 800feb4:	4b51      	ldr	r3, [pc, #324]	@ (800fffc <UART_SetConfig+0x2cc>)
 800feb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800feba:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800febe:	2bc0      	cmp	r3, #192	@ 0xc0
 800fec0:	d013      	beq.n	800feea <UART_SetConfig+0x1ba>
 800fec2:	2bc0      	cmp	r3, #192	@ 0xc0
 800fec4:	d814      	bhi.n	800fef0 <UART_SetConfig+0x1c0>
 800fec6:	2b80      	cmp	r3, #128	@ 0x80
 800fec8:	d009      	beq.n	800fede <UART_SetConfig+0x1ae>
 800feca:	2b80      	cmp	r3, #128	@ 0x80
 800fecc:	d810      	bhi.n	800fef0 <UART_SetConfig+0x1c0>
 800fece:	2b00      	cmp	r3, #0
 800fed0:	d002      	beq.n	800fed8 <UART_SetConfig+0x1a8>
 800fed2:	2b40      	cmp	r3, #64	@ 0x40
 800fed4:	d006      	beq.n	800fee4 <UART_SetConfig+0x1b4>
 800fed6:	e00b      	b.n	800fef0 <UART_SetConfig+0x1c0>
 800fed8:	2300      	movs	r3, #0
 800feda:	77fb      	strb	r3, [r7, #31]
 800fedc:	e0cc      	b.n	8010078 <UART_SetConfig+0x348>
 800fede:	2302      	movs	r3, #2
 800fee0:	77fb      	strb	r3, [r7, #31]
 800fee2:	e0c9      	b.n	8010078 <UART_SetConfig+0x348>
 800fee4:	2304      	movs	r3, #4
 800fee6:	77fb      	strb	r3, [r7, #31]
 800fee8:	e0c6      	b.n	8010078 <UART_SetConfig+0x348>
 800feea:	2308      	movs	r3, #8
 800feec:	77fb      	strb	r3, [r7, #31]
 800feee:	e0c3      	b.n	8010078 <UART_SetConfig+0x348>
 800fef0:	2310      	movs	r3, #16
 800fef2:	77fb      	strb	r3, [r7, #31]
 800fef4:	e0c0      	b.n	8010078 <UART_SetConfig+0x348>
 800fef6:	687b      	ldr	r3, [r7, #4]
 800fef8:	681b      	ldr	r3, [r3, #0]
 800fefa:	4a44      	ldr	r2, [pc, #272]	@ (801000c <UART_SetConfig+0x2dc>)
 800fefc:	4293      	cmp	r3, r2
 800fefe:	d125      	bne.n	800ff4c <UART_SetConfig+0x21c>
 800ff00:	4b3e      	ldr	r3, [pc, #248]	@ (800fffc <UART_SetConfig+0x2cc>)
 800ff02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ff06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ff0a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ff0e:	d017      	beq.n	800ff40 <UART_SetConfig+0x210>
 800ff10:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ff14:	d817      	bhi.n	800ff46 <UART_SetConfig+0x216>
 800ff16:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ff1a:	d00b      	beq.n	800ff34 <UART_SetConfig+0x204>
 800ff1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ff20:	d811      	bhi.n	800ff46 <UART_SetConfig+0x216>
 800ff22:	2b00      	cmp	r3, #0
 800ff24:	d003      	beq.n	800ff2e <UART_SetConfig+0x1fe>
 800ff26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ff2a:	d006      	beq.n	800ff3a <UART_SetConfig+0x20a>
 800ff2c:	e00b      	b.n	800ff46 <UART_SetConfig+0x216>
 800ff2e:	2300      	movs	r3, #0
 800ff30:	77fb      	strb	r3, [r7, #31]
 800ff32:	e0a1      	b.n	8010078 <UART_SetConfig+0x348>
 800ff34:	2302      	movs	r3, #2
 800ff36:	77fb      	strb	r3, [r7, #31]
 800ff38:	e09e      	b.n	8010078 <UART_SetConfig+0x348>
 800ff3a:	2304      	movs	r3, #4
 800ff3c:	77fb      	strb	r3, [r7, #31]
 800ff3e:	e09b      	b.n	8010078 <UART_SetConfig+0x348>
 800ff40:	2308      	movs	r3, #8
 800ff42:	77fb      	strb	r3, [r7, #31]
 800ff44:	e098      	b.n	8010078 <UART_SetConfig+0x348>
 800ff46:	2310      	movs	r3, #16
 800ff48:	77fb      	strb	r3, [r7, #31]
 800ff4a:	e095      	b.n	8010078 <UART_SetConfig+0x348>
 800ff4c:	687b      	ldr	r3, [r7, #4]
 800ff4e:	681b      	ldr	r3, [r3, #0]
 800ff50:	4a2f      	ldr	r2, [pc, #188]	@ (8010010 <UART_SetConfig+0x2e0>)
 800ff52:	4293      	cmp	r3, r2
 800ff54:	d125      	bne.n	800ffa2 <UART_SetConfig+0x272>
 800ff56:	4b29      	ldr	r3, [pc, #164]	@ (800fffc <UART_SetConfig+0x2cc>)
 800ff58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ff5c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800ff60:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ff64:	d017      	beq.n	800ff96 <UART_SetConfig+0x266>
 800ff66:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ff6a:	d817      	bhi.n	800ff9c <UART_SetConfig+0x26c>
 800ff6c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ff70:	d00b      	beq.n	800ff8a <UART_SetConfig+0x25a>
 800ff72:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ff76:	d811      	bhi.n	800ff9c <UART_SetConfig+0x26c>
 800ff78:	2b00      	cmp	r3, #0
 800ff7a:	d003      	beq.n	800ff84 <UART_SetConfig+0x254>
 800ff7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ff80:	d006      	beq.n	800ff90 <UART_SetConfig+0x260>
 800ff82:	e00b      	b.n	800ff9c <UART_SetConfig+0x26c>
 800ff84:	2301      	movs	r3, #1
 800ff86:	77fb      	strb	r3, [r7, #31]
 800ff88:	e076      	b.n	8010078 <UART_SetConfig+0x348>
 800ff8a:	2302      	movs	r3, #2
 800ff8c:	77fb      	strb	r3, [r7, #31]
 800ff8e:	e073      	b.n	8010078 <UART_SetConfig+0x348>
 800ff90:	2304      	movs	r3, #4
 800ff92:	77fb      	strb	r3, [r7, #31]
 800ff94:	e070      	b.n	8010078 <UART_SetConfig+0x348>
 800ff96:	2308      	movs	r3, #8
 800ff98:	77fb      	strb	r3, [r7, #31]
 800ff9a:	e06d      	b.n	8010078 <UART_SetConfig+0x348>
 800ff9c:	2310      	movs	r3, #16
 800ff9e:	77fb      	strb	r3, [r7, #31]
 800ffa0:	e06a      	b.n	8010078 <UART_SetConfig+0x348>
 800ffa2:	687b      	ldr	r3, [r7, #4]
 800ffa4:	681b      	ldr	r3, [r3, #0]
 800ffa6:	4a1b      	ldr	r2, [pc, #108]	@ (8010014 <UART_SetConfig+0x2e4>)
 800ffa8:	4293      	cmp	r3, r2
 800ffaa:	d138      	bne.n	801001e <UART_SetConfig+0x2ee>
 800ffac:	4b13      	ldr	r3, [pc, #76]	@ (800fffc <UART_SetConfig+0x2cc>)
 800ffae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ffb2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800ffb6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ffba:	d017      	beq.n	800ffec <UART_SetConfig+0x2bc>
 800ffbc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ffc0:	d82a      	bhi.n	8010018 <UART_SetConfig+0x2e8>
 800ffc2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ffc6:	d00b      	beq.n	800ffe0 <UART_SetConfig+0x2b0>
 800ffc8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ffcc:	d824      	bhi.n	8010018 <UART_SetConfig+0x2e8>
 800ffce:	2b00      	cmp	r3, #0
 800ffd0:	d003      	beq.n	800ffda <UART_SetConfig+0x2aa>
 800ffd2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ffd6:	d006      	beq.n	800ffe6 <UART_SetConfig+0x2b6>
 800ffd8:	e01e      	b.n	8010018 <UART_SetConfig+0x2e8>
 800ffda:	2300      	movs	r3, #0
 800ffdc:	77fb      	strb	r3, [r7, #31]
 800ffde:	e04b      	b.n	8010078 <UART_SetConfig+0x348>
 800ffe0:	2302      	movs	r3, #2
 800ffe2:	77fb      	strb	r3, [r7, #31]
 800ffe4:	e048      	b.n	8010078 <UART_SetConfig+0x348>
 800ffe6:	2304      	movs	r3, #4
 800ffe8:	77fb      	strb	r3, [r7, #31]
 800ffea:	e045      	b.n	8010078 <UART_SetConfig+0x348>
 800ffec:	2308      	movs	r3, #8
 800ffee:	77fb      	strb	r3, [r7, #31]
 800fff0:	e042      	b.n	8010078 <UART_SetConfig+0x348>
 800fff2:	bf00      	nop
 800fff4:	efff69f3 	.word	0xefff69f3
 800fff8:	40011000 	.word	0x40011000
 800fffc:	40023800 	.word	0x40023800
 8010000:	40004400 	.word	0x40004400
 8010004:	40004800 	.word	0x40004800
 8010008:	40004c00 	.word	0x40004c00
 801000c:	40005000 	.word	0x40005000
 8010010:	40011400 	.word	0x40011400
 8010014:	40007800 	.word	0x40007800
 8010018:	2310      	movs	r3, #16
 801001a:	77fb      	strb	r3, [r7, #31]
 801001c:	e02c      	b.n	8010078 <UART_SetConfig+0x348>
 801001e:	687b      	ldr	r3, [r7, #4]
 8010020:	681b      	ldr	r3, [r3, #0]
 8010022:	4a72      	ldr	r2, [pc, #456]	@ (80101ec <UART_SetConfig+0x4bc>)
 8010024:	4293      	cmp	r3, r2
 8010026:	d125      	bne.n	8010074 <UART_SetConfig+0x344>
 8010028:	4b71      	ldr	r3, [pc, #452]	@ (80101f0 <UART_SetConfig+0x4c0>)
 801002a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801002e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8010032:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8010036:	d017      	beq.n	8010068 <UART_SetConfig+0x338>
 8010038:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 801003c:	d817      	bhi.n	801006e <UART_SetConfig+0x33e>
 801003e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010042:	d00b      	beq.n	801005c <UART_SetConfig+0x32c>
 8010044:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010048:	d811      	bhi.n	801006e <UART_SetConfig+0x33e>
 801004a:	2b00      	cmp	r3, #0
 801004c:	d003      	beq.n	8010056 <UART_SetConfig+0x326>
 801004e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010052:	d006      	beq.n	8010062 <UART_SetConfig+0x332>
 8010054:	e00b      	b.n	801006e <UART_SetConfig+0x33e>
 8010056:	2300      	movs	r3, #0
 8010058:	77fb      	strb	r3, [r7, #31]
 801005a:	e00d      	b.n	8010078 <UART_SetConfig+0x348>
 801005c:	2302      	movs	r3, #2
 801005e:	77fb      	strb	r3, [r7, #31]
 8010060:	e00a      	b.n	8010078 <UART_SetConfig+0x348>
 8010062:	2304      	movs	r3, #4
 8010064:	77fb      	strb	r3, [r7, #31]
 8010066:	e007      	b.n	8010078 <UART_SetConfig+0x348>
 8010068:	2308      	movs	r3, #8
 801006a:	77fb      	strb	r3, [r7, #31]
 801006c:	e004      	b.n	8010078 <UART_SetConfig+0x348>
 801006e:	2310      	movs	r3, #16
 8010070:	77fb      	strb	r3, [r7, #31]
 8010072:	e001      	b.n	8010078 <UART_SetConfig+0x348>
 8010074:	2310      	movs	r3, #16
 8010076:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	69db      	ldr	r3, [r3, #28]
 801007c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010080:	d15b      	bne.n	801013a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8010082:	7ffb      	ldrb	r3, [r7, #31]
 8010084:	2b08      	cmp	r3, #8
 8010086:	d828      	bhi.n	80100da <UART_SetConfig+0x3aa>
 8010088:	a201      	add	r2, pc, #4	@ (adr r2, 8010090 <UART_SetConfig+0x360>)
 801008a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801008e:	bf00      	nop
 8010090:	080100b5 	.word	0x080100b5
 8010094:	080100bd 	.word	0x080100bd
 8010098:	080100c5 	.word	0x080100c5
 801009c:	080100db 	.word	0x080100db
 80100a0:	080100cb 	.word	0x080100cb
 80100a4:	080100db 	.word	0x080100db
 80100a8:	080100db 	.word	0x080100db
 80100ac:	080100db 	.word	0x080100db
 80100b0:	080100d3 	.word	0x080100d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80100b4:	f7fb fb36 	bl	800b724 <HAL_RCC_GetPCLK1Freq>
 80100b8:	61b8      	str	r0, [r7, #24]
        break;
 80100ba:	e013      	b.n	80100e4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80100bc:	f7fb fb46 	bl	800b74c <HAL_RCC_GetPCLK2Freq>
 80100c0:	61b8      	str	r0, [r7, #24]
        break;
 80100c2:	e00f      	b.n	80100e4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80100c4:	4b4b      	ldr	r3, [pc, #300]	@ (80101f4 <UART_SetConfig+0x4c4>)
 80100c6:	61bb      	str	r3, [r7, #24]
        break;
 80100c8:	e00c      	b.n	80100e4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80100ca:	f7fb fa59 	bl	800b580 <HAL_RCC_GetSysClockFreq>
 80100ce:	61b8      	str	r0, [r7, #24]
        break;
 80100d0:	e008      	b.n	80100e4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80100d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80100d6:	61bb      	str	r3, [r7, #24]
        break;
 80100d8:	e004      	b.n	80100e4 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80100da:	2300      	movs	r3, #0
 80100dc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80100de:	2301      	movs	r3, #1
 80100e0:	77bb      	strb	r3, [r7, #30]
        break;
 80100e2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80100e4:	69bb      	ldr	r3, [r7, #24]
 80100e6:	2b00      	cmp	r3, #0
 80100e8:	d074      	beq.n	80101d4 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80100ea:	69bb      	ldr	r3, [r7, #24]
 80100ec:	005a      	lsls	r2, r3, #1
 80100ee:	687b      	ldr	r3, [r7, #4]
 80100f0:	685b      	ldr	r3, [r3, #4]
 80100f2:	085b      	lsrs	r3, r3, #1
 80100f4:	441a      	add	r2, r3
 80100f6:	687b      	ldr	r3, [r7, #4]
 80100f8:	685b      	ldr	r3, [r3, #4]
 80100fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80100fe:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010100:	693b      	ldr	r3, [r7, #16]
 8010102:	2b0f      	cmp	r3, #15
 8010104:	d916      	bls.n	8010134 <UART_SetConfig+0x404>
 8010106:	693b      	ldr	r3, [r7, #16]
 8010108:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801010c:	d212      	bcs.n	8010134 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 801010e:	693b      	ldr	r3, [r7, #16]
 8010110:	b29b      	uxth	r3, r3
 8010112:	f023 030f 	bic.w	r3, r3, #15
 8010116:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8010118:	693b      	ldr	r3, [r7, #16]
 801011a:	085b      	lsrs	r3, r3, #1
 801011c:	b29b      	uxth	r3, r3
 801011e:	f003 0307 	and.w	r3, r3, #7
 8010122:	b29a      	uxth	r2, r3
 8010124:	89fb      	ldrh	r3, [r7, #14]
 8010126:	4313      	orrs	r3, r2
 8010128:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 801012a:	687b      	ldr	r3, [r7, #4]
 801012c:	681b      	ldr	r3, [r3, #0]
 801012e:	89fa      	ldrh	r2, [r7, #14]
 8010130:	60da      	str	r2, [r3, #12]
 8010132:	e04f      	b.n	80101d4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8010134:	2301      	movs	r3, #1
 8010136:	77bb      	strb	r3, [r7, #30]
 8010138:	e04c      	b.n	80101d4 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 801013a:	7ffb      	ldrb	r3, [r7, #31]
 801013c:	2b08      	cmp	r3, #8
 801013e:	d828      	bhi.n	8010192 <UART_SetConfig+0x462>
 8010140:	a201      	add	r2, pc, #4	@ (adr r2, 8010148 <UART_SetConfig+0x418>)
 8010142:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010146:	bf00      	nop
 8010148:	0801016d 	.word	0x0801016d
 801014c:	08010175 	.word	0x08010175
 8010150:	0801017d 	.word	0x0801017d
 8010154:	08010193 	.word	0x08010193
 8010158:	08010183 	.word	0x08010183
 801015c:	08010193 	.word	0x08010193
 8010160:	08010193 	.word	0x08010193
 8010164:	08010193 	.word	0x08010193
 8010168:	0801018b 	.word	0x0801018b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801016c:	f7fb fada 	bl	800b724 <HAL_RCC_GetPCLK1Freq>
 8010170:	61b8      	str	r0, [r7, #24]
        break;
 8010172:	e013      	b.n	801019c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010174:	f7fb faea 	bl	800b74c <HAL_RCC_GetPCLK2Freq>
 8010178:	61b8      	str	r0, [r7, #24]
        break;
 801017a:	e00f      	b.n	801019c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 801017c:	4b1d      	ldr	r3, [pc, #116]	@ (80101f4 <UART_SetConfig+0x4c4>)
 801017e:	61bb      	str	r3, [r7, #24]
        break;
 8010180:	e00c      	b.n	801019c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010182:	f7fb f9fd 	bl	800b580 <HAL_RCC_GetSysClockFreq>
 8010186:	61b8      	str	r0, [r7, #24]
        break;
 8010188:	e008      	b.n	801019c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801018a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801018e:	61bb      	str	r3, [r7, #24]
        break;
 8010190:	e004      	b.n	801019c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8010192:	2300      	movs	r3, #0
 8010194:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8010196:	2301      	movs	r3, #1
 8010198:	77bb      	strb	r3, [r7, #30]
        break;
 801019a:	bf00      	nop
    }

    if (pclk != 0U)
 801019c:	69bb      	ldr	r3, [r7, #24]
 801019e:	2b00      	cmp	r3, #0
 80101a0:	d018      	beq.n	80101d4 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80101a2:	687b      	ldr	r3, [r7, #4]
 80101a4:	685b      	ldr	r3, [r3, #4]
 80101a6:	085a      	lsrs	r2, r3, #1
 80101a8:	69bb      	ldr	r3, [r7, #24]
 80101aa:	441a      	add	r2, r3
 80101ac:	687b      	ldr	r3, [r7, #4]
 80101ae:	685b      	ldr	r3, [r3, #4]
 80101b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80101b4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80101b6:	693b      	ldr	r3, [r7, #16]
 80101b8:	2b0f      	cmp	r3, #15
 80101ba:	d909      	bls.n	80101d0 <UART_SetConfig+0x4a0>
 80101bc:	693b      	ldr	r3, [r7, #16]
 80101be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80101c2:	d205      	bcs.n	80101d0 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80101c4:	693b      	ldr	r3, [r7, #16]
 80101c6:	b29a      	uxth	r2, r3
 80101c8:	687b      	ldr	r3, [r7, #4]
 80101ca:	681b      	ldr	r3, [r3, #0]
 80101cc:	60da      	str	r2, [r3, #12]
 80101ce:	e001      	b.n	80101d4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80101d0:	2301      	movs	r3, #1
 80101d2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80101d4:	687b      	ldr	r3, [r7, #4]
 80101d6:	2200      	movs	r2, #0
 80101d8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80101da:	687b      	ldr	r3, [r7, #4]
 80101dc:	2200      	movs	r2, #0
 80101de:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80101e0:	7fbb      	ldrb	r3, [r7, #30]
}
 80101e2:	4618      	mov	r0, r3
 80101e4:	3720      	adds	r7, #32
 80101e6:	46bd      	mov	sp, r7
 80101e8:	bd80      	pop	{r7, pc}
 80101ea:	bf00      	nop
 80101ec:	40007c00 	.word	0x40007c00
 80101f0:	40023800 	.word	0x40023800
 80101f4:	00f42400 	.word	0x00f42400

080101f8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80101f8:	b480      	push	{r7}
 80101fa:	b083      	sub	sp, #12
 80101fc:	af00      	add	r7, sp, #0
 80101fe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8010200:	687b      	ldr	r3, [r7, #4]
 8010202:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010204:	f003 0308 	and.w	r3, r3, #8
 8010208:	2b00      	cmp	r3, #0
 801020a:	d00a      	beq.n	8010222 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 801020c:	687b      	ldr	r3, [r7, #4]
 801020e:	681b      	ldr	r3, [r3, #0]
 8010210:	685b      	ldr	r3, [r3, #4]
 8010212:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8010216:	687b      	ldr	r3, [r7, #4]
 8010218:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801021a:	687b      	ldr	r3, [r7, #4]
 801021c:	681b      	ldr	r3, [r3, #0]
 801021e:	430a      	orrs	r2, r1
 8010220:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8010222:	687b      	ldr	r3, [r7, #4]
 8010224:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010226:	f003 0301 	and.w	r3, r3, #1
 801022a:	2b00      	cmp	r3, #0
 801022c:	d00a      	beq.n	8010244 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 801022e:	687b      	ldr	r3, [r7, #4]
 8010230:	681b      	ldr	r3, [r3, #0]
 8010232:	685b      	ldr	r3, [r3, #4]
 8010234:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8010238:	687b      	ldr	r3, [r7, #4]
 801023a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801023c:	687b      	ldr	r3, [r7, #4]
 801023e:	681b      	ldr	r3, [r3, #0]
 8010240:	430a      	orrs	r2, r1
 8010242:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8010244:	687b      	ldr	r3, [r7, #4]
 8010246:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010248:	f003 0302 	and.w	r3, r3, #2
 801024c:	2b00      	cmp	r3, #0
 801024e:	d00a      	beq.n	8010266 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8010250:	687b      	ldr	r3, [r7, #4]
 8010252:	681b      	ldr	r3, [r3, #0]
 8010254:	685b      	ldr	r3, [r3, #4]
 8010256:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 801025a:	687b      	ldr	r3, [r7, #4]
 801025c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801025e:	687b      	ldr	r3, [r7, #4]
 8010260:	681b      	ldr	r3, [r3, #0]
 8010262:	430a      	orrs	r2, r1
 8010264:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8010266:	687b      	ldr	r3, [r7, #4]
 8010268:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801026a:	f003 0304 	and.w	r3, r3, #4
 801026e:	2b00      	cmp	r3, #0
 8010270:	d00a      	beq.n	8010288 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	681b      	ldr	r3, [r3, #0]
 8010276:	685b      	ldr	r3, [r3, #4]
 8010278:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 801027c:	687b      	ldr	r3, [r7, #4]
 801027e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8010280:	687b      	ldr	r3, [r7, #4]
 8010282:	681b      	ldr	r3, [r3, #0]
 8010284:	430a      	orrs	r2, r1
 8010286:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8010288:	687b      	ldr	r3, [r7, #4]
 801028a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801028c:	f003 0310 	and.w	r3, r3, #16
 8010290:	2b00      	cmp	r3, #0
 8010292:	d00a      	beq.n	80102aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8010294:	687b      	ldr	r3, [r7, #4]
 8010296:	681b      	ldr	r3, [r3, #0]
 8010298:	689b      	ldr	r3, [r3, #8]
 801029a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 801029e:	687b      	ldr	r3, [r7, #4]
 80102a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80102a2:	687b      	ldr	r3, [r7, #4]
 80102a4:	681b      	ldr	r3, [r3, #0]
 80102a6:	430a      	orrs	r2, r1
 80102a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80102aa:	687b      	ldr	r3, [r7, #4]
 80102ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80102ae:	f003 0320 	and.w	r3, r3, #32
 80102b2:	2b00      	cmp	r3, #0
 80102b4:	d00a      	beq.n	80102cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80102b6:	687b      	ldr	r3, [r7, #4]
 80102b8:	681b      	ldr	r3, [r3, #0]
 80102ba:	689b      	ldr	r3, [r3, #8]
 80102bc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80102c4:	687b      	ldr	r3, [r7, #4]
 80102c6:	681b      	ldr	r3, [r3, #0]
 80102c8:	430a      	orrs	r2, r1
 80102ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80102cc:	687b      	ldr	r3, [r7, #4]
 80102ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80102d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80102d4:	2b00      	cmp	r3, #0
 80102d6:	d01a      	beq.n	801030e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	681b      	ldr	r3, [r3, #0]
 80102dc:	685b      	ldr	r3, [r3, #4]
 80102de:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80102e2:	687b      	ldr	r3, [r7, #4]
 80102e4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80102e6:	687b      	ldr	r3, [r7, #4]
 80102e8:	681b      	ldr	r3, [r3, #0]
 80102ea:	430a      	orrs	r2, r1
 80102ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80102ee:	687b      	ldr	r3, [r7, #4]
 80102f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80102f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80102f6:	d10a      	bne.n	801030e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80102f8:	687b      	ldr	r3, [r7, #4]
 80102fa:	681b      	ldr	r3, [r3, #0]
 80102fc:	685b      	ldr	r3, [r3, #4]
 80102fe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8010302:	687b      	ldr	r3, [r7, #4]
 8010304:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010306:	687b      	ldr	r3, [r7, #4]
 8010308:	681b      	ldr	r3, [r3, #0]
 801030a:	430a      	orrs	r2, r1
 801030c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801030e:	687b      	ldr	r3, [r7, #4]
 8010310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010312:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010316:	2b00      	cmp	r3, #0
 8010318:	d00a      	beq.n	8010330 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801031a:	687b      	ldr	r3, [r7, #4]
 801031c:	681b      	ldr	r3, [r3, #0]
 801031e:	685b      	ldr	r3, [r3, #4]
 8010320:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8010324:	687b      	ldr	r3, [r7, #4]
 8010326:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010328:	687b      	ldr	r3, [r7, #4]
 801032a:	681b      	ldr	r3, [r3, #0]
 801032c:	430a      	orrs	r2, r1
 801032e:	605a      	str	r2, [r3, #4]
  }
}
 8010330:	bf00      	nop
 8010332:	370c      	adds	r7, #12
 8010334:	46bd      	mov	sp, r7
 8010336:	f85d 7b04 	ldr.w	r7, [sp], #4
 801033a:	4770      	bx	lr

0801033c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 801033c:	b580      	push	{r7, lr}
 801033e:	b08c      	sub	sp, #48	@ 0x30
 8010340:	af02      	add	r7, sp, #8
 8010342:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010344:	687b      	ldr	r3, [r7, #4]
 8010346:	2200      	movs	r2, #0
 8010348:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 801034c:	f7f5 f84e 	bl	80053ec <HAL_GetTick>
 8010350:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8010352:	687b      	ldr	r3, [r7, #4]
 8010354:	681b      	ldr	r3, [r3, #0]
 8010356:	681b      	ldr	r3, [r3, #0]
 8010358:	f003 0308 	and.w	r3, r3, #8
 801035c:	2b08      	cmp	r3, #8
 801035e:	d12e      	bne.n	80103be <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010360:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010364:	9300      	str	r3, [sp, #0]
 8010366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010368:	2200      	movs	r2, #0
 801036a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 801036e:	6878      	ldr	r0, [r7, #4]
 8010370:	f000 f83b 	bl	80103ea <UART_WaitOnFlagUntilTimeout>
 8010374:	4603      	mov	r3, r0
 8010376:	2b00      	cmp	r3, #0
 8010378:	d021      	beq.n	80103be <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 801037a:	687b      	ldr	r3, [r7, #4]
 801037c:	681b      	ldr	r3, [r3, #0]
 801037e:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010380:	693b      	ldr	r3, [r7, #16]
 8010382:	e853 3f00 	ldrex	r3, [r3]
 8010386:	60fb      	str	r3, [r7, #12]
   return(result);
 8010388:	68fb      	ldr	r3, [r7, #12]
 801038a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801038e:	623b      	str	r3, [r7, #32]
 8010390:	687b      	ldr	r3, [r7, #4]
 8010392:	681b      	ldr	r3, [r3, #0]
 8010394:	461a      	mov	r2, r3
 8010396:	6a3b      	ldr	r3, [r7, #32]
 8010398:	61fb      	str	r3, [r7, #28]
 801039a:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801039c:	69b9      	ldr	r1, [r7, #24]
 801039e:	69fa      	ldr	r2, [r7, #28]
 80103a0:	e841 2300 	strex	r3, r2, [r1]
 80103a4:	617b      	str	r3, [r7, #20]
   return(result);
 80103a6:	697b      	ldr	r3, [r7, #20]
 80103a8:	2b00      	cmp	r3, #0
 80103aa:	d1e6      	bne.n	801037a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80103ac:	687b      	ldr	r3, [r7, #4]
 80103ae:	2220      	movs	r2, #32
 80103b0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80103b2:	687b      	ldr	r3, [r7, #4]
 80103b4:	2200      	movs	r2, #0
 80103b6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80103ba:	2303      	movs	r3, #3
 80103bc:	e011      	b.n	80103e2 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80103be:	687b      	ldr	r3, [r7, #4]
 80103c0:	2220      	movs	r2, #32
 80103c2:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80103c4:	687b      	ldr	r3, [r7, #4]
 80103c6:	2220      	movs	r2, #32
 80103c8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80103cc:	687b      	ldr	r3, [r7, #4]
 80103ce:	2200      	movs	r2, #0
 80103d0:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80103d2:	687b      	ldr	r3, [r7, #4]
 80103d4:	2200      	movs	r2, #0
 80103d6:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80103d8:	687b      	ldr	r3, [r7, #4]
 80103da:	2200      	movs	r2, #0
 80103dc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80103e0:	2300      	movs	r3, #0
}
 80103e2:	4618      	mov	r0, r3
 80103e4:	3728      	adds	r7, #40	@ 0x28
 80103e6:	46bd      	mov	sp, r7
 80103e8:	bd80      	pop	{r7, pc}

080103ea <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80103ea:	b580      	push	{r7, lr}
 80103ec:	b084      	sub	sp, #16
 80103ee:	af00      	add	r7, sp, #0
 80103f0:	60f8      	str	r0, [r7, #12]
 80103f2:	60b9      	str	r1, [r7, #8]
 80103f4:	603b      	str	r3, [r7, #0]
 80103f6:	4613      	mov	r3, r2
 80103f8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80103fa:	e04f      	b.n	801049c <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80103fc:	69bb      	ldr	r3, [r7, #24]
 80103fe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8010402:	d04b      	beq.n	801049c <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010404:	f7f4 fff2 	bl	80053ec <HAL_GetTick>
 8010408:	4602      	mov	r2, r0
 801040a:	683b      	ldr	r3, [r7, #0]
 801040c:	1ad3      	subs	r3, r2, r3
 801040e:	69ba      	ldr	r2, [r7, #24]
 8010410:	429a      	cmp	r2, r3
 8010412:	d302      	bcc.n	801041a <UART_WaitOnFlagUntilTimeout+0x30>
 8010414:	69bb      	ldr	r3, [r7, #24]
 8010416:	2b00      	cmp	r3, #0
 8010418:	d101      	bne.n	801041e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 801041a:	2303      	movs	r3, #3
 801041c:	e04e      	b.n	80104bc <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 801041e:	68fb      	ldr	r3, [r7, #12]
 8010420:	681b      	ldr	r3, [r3, #0]
 8010422:	681b      	ldr	r3, [r3, #0]
 8010424:	f003 0304 	and.w	r3, r3, #4
 8010428:	2b00      	cmp	r3, #0
 801042a:	d037      	beq.n	801049c <UART_WaitOnFlagUntilTimeout+0xb2>
 801042c:	68bb      	ldr	r3, [r7, #8]
 801042e:	2b80      	cmp	r3, #128	@ 0x80
 8010430:	d034      	beq.n	801049c <UART_WaitOnFlagUntilTimeout+0xb2>
 8010432:	68bb      	ldr	r3, [r7, #8]
 8010434:	2b40      	cmp	r3, #64	@ 0x40
 8010436:	d031      	beq.n	801049c <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8010438:	68fb      	ldr	r3, [r7, #12]
 801043a:	681b      	ldr	r3, [r3, #0]
 801043c:	69db      	ldr	r3, [r3, #28]
 801043e:	f003 0308 	and.w	r3, r3, #8
 8010442:	2b08      	cmp	r3, #8
 8010444:	d110      	bne.n	8010468 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010446:	68fb      	ldr	r3, [r7, #12]
 8010448:	681b      	ldr	r3, [r3, #0]
 801044a:	2208      	movs	r2, #8
 801044c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801044e:	68f8      	ldr	r0, [r7, #12]
 8010450:	f000 f838 	bl	80104c4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8010454:	68fb      	ldr	r3, [r7, #12]
 8010456:	2208      	movs	r2, #8
 8010458:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801045c:	68fb      	ldr	r3, [r7, #12]
 801045e:	2200      	movs	r2, #0
 8010460:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8010464:	2301      	movs	r3, #1
 8010466:	e029      	b.n	80104bc <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8010468:	68fb      	ldr	r3, [r7, #12]
 801046a:	681b      	ldr	r3, [r3, #0]
 801046c:	69db      	ldr	r3, [r3, #28]
 801046e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010472:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010476:	d111      	bne.n	801049c <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010478:	68fb      	ldr	r3, [r7, #12]
 801047a:	681b      	ldr	r3, [r3, #0]
 801047c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010480:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010482:	68f8      	ldr	r0, [r7, #12]
 8010484:	f000 f81e 	bl	80104c4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010488:	68fb      	ldr	r3, [r7, #12]
 801048a:	2220      	movs	r2, #32
 801048c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010490:	68fb      	ldr	r3, [r7, #12]
 8010492:	2200      	movs	r2, #0
 8010494:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8010498:	2303      	movs	r3, #3
 801049a:	e00f      	b.n	80104bc <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801049c:	68fb      	ldr	r3, [r7, #12]
 801049e:	681b      	ldr	r3, [r3, #0]
 80104a0:	69da      	ldr	r2, [r3, #28]
 80104a2:	68bb      	ldr	r3, [r7, #8]
 80104a4:	4013      	ands	r3, r2
 80104a6:	68ba      	ldr	r2, [r7, #8]
 80104a8:	429a      	cmp	r2, r3
 80104aa:	bf0c      	ite	eq
 80104ac:	2301      	moveq	r3, #1
 80104ae:	2300      	movne	r3, #0
 80104b0:	b2db      	uxtb	r3, r3
 80104b2:	461a      	mov	r2, r3
 80104b4:	79fb      	ldrb	r3, [r7, #7]
 80104b6:	429a      	cmp	r2, r3
 80104b8:	d0a0      	beq.n	80103fc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80104ba:	2300      	movs	r3, #0
}
 80104bc:	4618      	mov	r0, r3
 80104be:	3710      	adds	r7, #16
 80104c0:	46bd      	mov	sp, r7
 80104c2:	bd80      	pop	{r7, pc}

080104c4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80104c4:	b480      	push	{r7}
 80104c6:	b095      	sub	sp, #84	@ 0x54
 80104c8:	af00      	add	r7, sp, #0
 80104ca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80104cc:	687b      	ldr	r3, [r7, #4]
 80104ce:	681b      	ldr	r3, [r3, #0]
 80104d0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80104d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80104d4:	e853 3f00 	ldrex	r3, [r3]
 80104d8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80104da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80104e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80104e2:	687b      	ldr	r3, [r7, #4]
 80104e4:	681b      	ldr	r3, [r3, #0]
 80104e6:	461a      	mov	r2, r3
 80104e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80104ea:	643b      	str	r3, [r7, #64]	@ 0x40
 80104ec:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80104ee:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80104f0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80104f2:	e841 2300 	strex	r3, r2, [r1]
 80104f6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80104f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80104fa:	2b00      	cmp	r3, #0
 80104fc:	d1e6      	bne.n	80104cc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80104fe:	687b      	ldr	r3, [r7, #4]
 8010500:	681b      	ldr	r3, [r3, #0]
 8010502:	3308      	adds	r3, #8
 8010504:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010506:	6a3b      	ldr	r3, [r7, #32]
 8010508:	e853 3f00 	ldrex	r3, [r3]
 801050c:	61fb      	str	r3, [r7, #28]
   return(result);
 801050e:	69fb      	ldr	r3, [r7, #28]
 8010510:	f023 0301 	bic.w	r3, r3, #1
 8010514:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010516:	687b      	ldr	r3, [r7, #4]
 8010518:	681b      	ldr	r3, [r3, #0]
 801051a:	3308      	adds	r3, #8
 801051c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801051e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010520:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010522:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010524:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010526:	e841 2300 	strex	r3, r2, [r1]
 801052a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801052c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801052e:	2b00      	cmp	r3, #0
 8010530:	d1e5      	bne.n	80104fe <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010532:	687b      	ldr	r3, [r7, #4]
 8010534:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8010536:	2b01      	cmp	r3, #1
 8010538:	d118      	bne.n	801056c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801053a:	687b      	ldr	r3, [r7, #4]
 801053c:	681b      	ldr	r3, [r3, #0]
 801053e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010540:	68fb      	ldr	r3, [r7, #12]
 8010542:	e853 3f00 	ldrex	r3, [r3]
 8010546:	60bb      	str	r3, [r7, #8]
   return(result);
 8010548:	68bb      	ldr	r3, [r7, #8]
 801054a:	f023 0310 	bic.w	r3, r3, #16
 801054e:	647b      	str	r3, [r7, #68]	@ 0x44
 8010550:	687b      	ldr	r3, [r7, #4]
 8010552:	681b      	ldr	r3, [r3, #0]
 8010554:	461a      	mov	r2, r3
 8010556:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010558:	61bb      	str	r3, [r7, #24]
 801055a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801055c:	6979      	ldr	r1, [r7, #20]
 801055e:	69ba      	ldr	r2, [r7, #24]
 8010560:	e841 2300 	strex	r3, r2, [r1]
 8010564:	613b      	str	r3, [r7, #16]
   return(result);
 8010566:	693b      	ldr	r3, [r7, #16]
 8010568:	2b00      	cmp	r3, #0
 801056a:	d1e6      	bne.n	801053a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 801056c:	687b      	ldr	r3, [r7, #4]
 801056e:	2220      	movs	r2, #32
 8010570:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010574:	687b      	ldr	r3, [r7, #4]
 8010576:	2200      	movs	r2, #0
 8010578:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 801057a:	687b      	ldr	r3, [r7, #4]
 801057c:	2200      	movs	r2, #0
 801057e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8010580:	bf00      	nop
 8010582:	3754      	adds	r7, #84	@ 0x54
 8010584:	46bd      	mov	sp, r7
 8010586:	f85d 7b04 	ldr.w	r7, [sp], #4
 801058a:	4770      	bx	lr

0801058c <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 801058c:	b480      	push	{r7}
 801058e:	b083      	sub	sp, #12
 8010590:	af00      	add	r7, sp, #0
 8010592:	6078      	str	r0, [r7, #4]
 8010594:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8010596:	683b      	ldr	r3, [r7, #0]
 8010598:	681b      	ldr	r3, [r3, #0]
 801059a:	2b00      	cmp	r3, #0
 801059c:	d121      	bne.n	80105e2 <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 801059e:	687b      	ldr	r3, [r7, #4]
 80105a0:	681a      	ldr	r2, [r3, #0]
 80105a2:	4b27      	ldr	r3, [pc, #156]	@ (8010640 <FMC_SDRAM_Init+0xb4>)
 80105a4:	4013      	ands	r3, r2
 80105a6:	683a      	ldr	r2, [r7, #0]
 80105a8:	6851      	ldr	r1, [r2, #4]
 80105aa:	683a      	ldr	r2, [r7, #0]
 80105ac:	6892      	ldr	r2, [r2, #8]
 80105ae:	4311      	orrs	r1, r2
 80105b0:	683a      	ldr	r2, [r7, #0]
 80105b2:	68d2      	ldr	r2, [r2, #12]
 80105b4:	4311      	orrs	r1, r2
 80105b6:	683a      	ldr	r2, [r7, #0]
 80105b8:	6912      	ldr	r2, [r2, #16]
 80105ba:	4311      	orrs	r1, r2
 80105bc:	683a      	ldr	r2, [r7, #0]
 80105be:	6952      	ldr	r2, [r2, #20]
 80105c0:	4311      	orrs	r1, r2
 80105c2:	683a      	ldr	r2, [r7, #0]
 80105c4:	6992      	ldr	r2, [r2, #24]
 80105c6:	4311      	orrs	r1, r2
 80105c8:	683a      	ldr	r2, [r7, #0]
 80105ca:	69d2      	ldr	r2, [r2, #28]
 80105cc:	4311      	orrs	r1, r2
 80105ce:	683a      	ldr	r2, [r7, #0]
 80105d0:	6a12      	ldr	r2, [r2, #32]
 80105d2:	4311      	orrs	r1, r2
 80105d4:	683a      	ldr	r2, [r7, #0]
 80105d6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80105d8:	430a      	orrs	r2, r1
 80105da:	431a      	orrs	r2, r3
 80105dc:	687b      	ldr	r3, [r7, #4]
 80105de:	601a      	str	r2, [r3, #0]
 80105e0:	e026      	b.n	8010630 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80105e2:	687b      	ldr	r3, [r7, #4]
 80105e4:	681b      	ldr	r3, [r3, #0]
 80105e6:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80105ea:	683b      	ldr	r3, [r7, #0]
 80105ec:	69d9      	ldr	r1, [r3, #28]
 80105ee:	683b      	ldr	r3, [r7, #0]
 80105f0:	6a1b      	ldr	r3, [r3, #32]
 80105f2:	4319      	orrs	r1, r3
 80105f4:	683b      	ldr	r3, [r7, #0]
 80105f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80105f8:	430b      	orrs	r3, r1
 80105fa:	431a      	orrs	r2, r3
 80105fc:	687b      	ldr	r3, [r7, #4]
 80105fe:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8010600:	687b      	ldr	r3, [r7, #4]
 8010602:	685a      	ldr	r2, [r3, #4]
 8010604:	4b0e      	ldr	r3, [pc, #56]	@ (8010640 <FMC_SDRAM_Init+0xb4>)
 8010606:	4013      	ands	r3, r2
 8010608:	683a      	ldr	r2, [r7, #0]
 801060a:	6851      	ldr	r1, [r2, #4]
 801060c:	683a      	ldr	r2, [r7, #0]
 801060e:	6892      	ldr	r2, [r2, #8]
 8010610:	4311      	orrs	r1, r2
 8010612:	683a      	ldr	r2, [r7, #0]
 8010614:	68d2      	ldr	r2, [r2, #12]
 8010616:	4311      	orrs	r1, r2
 8010618:	683a      	ldr	r2, [r7, #0]
 801061a:	6912      	ldr	r2, [r2, #16]
 801061c:	4311      	orrs	r1, r2
 801061e:	683a      	ldr	r2, [r7, #0]
 8010620:	6952      	ldr	r2, [r2, #20]
 8010622:	4311      	orrs	r1, r2
 8010624:	683a      	ldr	r2, [r7, #0]
 8010626:	6992      	ldr	r2, [r2, #24]
 8010628:	430a      	orrs	r2, r1
 801062a:	431a      	orrs	r2, r3
 801062c:	687b      	ldr	r3, [r7, #4]
 801062e:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8010630:	2300      	movs	r3, #0
}
 8010632:	4618      	mov	r0, r3
 8010634:	370c      	adds	r7, #12
 8010636:	46bd      	mov	sp, r7
 8010638:	f85d 7b04 	ldr.w	r7, [sp], #4
 801063c:	4770      	bx	lr
 801063e:	bf00      	nop
 8010640:	ffff8000 	.word	0xffff8000

08010644 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8010644:	b480      	push	{r7}
 8010646:	b085      	sub	sp, #20
 8010648:	af00      	add	r7, sp, #0
 801064a:	60f8      	str	r0, [r7, #12]
 801064c:	60b9      	str	r1, [r7, #8]
 801064e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8010650:	687b      	ldr	r3, [r7, #4]
 8010652:	2b00      	cmp	r3, #0
 8010654:	d128      	bne.n	80106a8 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8010656:	68fb      	ldr	r3, [r7, #12]
 8010658:	689b      	ldr	r3, [r3, #8]
 801065a:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 801065e:	68bb      	ldr	r3, [r7, #8]
 8010660:	681b      	ldr	r3, [r3, #0]
 8010662:	1e59      	subs	r1, r3, #1
 8010664:	68bb      	ldr	r3, [r7, #8]
 8010666:	685b      	ldr	r3, [r3, #4]
 8010668:	3b01      	subs	r3, #1
 801066a:	011b      	lsls	r3, r3, #4
 801066c:	4319      	orrs	r1, r3
 801066e:	68bb      	ldr	r3, [r7, #8]
 8010670:	689b      	ldr	r3, [r3, #8]
 8010672:	3b01      	subs	r3, #1
 8010674:	021b      	lsls	r3, r3, #8
 8010676:	4319      	orrs	r1, r3
 8010678:	68bb      	ldr	r3, [r7, #8]
 801067a:	68db      	ldr	r3, [r3, #12]
 801067c:	3b01      	subs	r3, #1
 801067e:	031b      	lsls	r3, r3, #12
 8010680:	4319      	orrs	r1, r3
 8010682:	68bb      	ldr	r3, [r7, #8]
 8010684:	691b      	ldr	r3, [r3, #16]
 8010686:	3b01      	subs	r3, #1
 8010688:	041b      	lsls	r3, r3, #16
 801068a:	4319      	orrs	r1, r3
 801068c:	68bb      	ldr	r3, [r7, #8]
 801068e:	695b      	ldr	r3, [r3, #20]
 8010690:	3b01      	subs	r3, #1
 8010692:	051b      	lsls	r3, r3, #20
 8010694:	4319      	orrs	r1, r3
 8010696:	68bb      	ldr	r3, [r7, #8]
 8010698:	699b      	ldr	r3, [r3, #24]
 801069a:	3b01      	subs	r3, #1
 801069c:	061b      	lsls	r3, r3, #24
 801069e:	430b      	orrs	r3, r1
 80106a0:	431a      	orrs	r2, r3
 80106a2:	68fb      	ldr	r3, [r7, #12]
 80106a4:	609a      	str	r2, [r3, #8]
 80106a6:	e02d      	b.n	8010704 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80106a8:	68fb      	ldr	r3, [r7, #12]
 80106aa:	689a      	ldr	r2, [r3, #8]
 80106ac:	4b19      	ldr	r3, [pc, #100]	@ (8010714 <FMC_SDRAM_Timing_Init+0xd0>)
 80106ae:	4013      	ands	r3, r2
 80106b0:	68ba      	ldr	r2, [r7, #8]
 80106b2:	68d2      	ldr	r2, [r2, #12]
 80106b4:	3a01      	subs	r2, #1
 80106b6:	0311      	lsls	r1, r2, #12
 80106b8:	68ba      	ldr	r2, [r7, #8]
 80106ba:	6952      	ldr	r2, [r2, #20]
 80106bc:	3a01      	subs	r2, #1
 80106be:	0512      	lsls	r2, r2, #20
 80106c0:	430a      	orrs	r2, r1
 80106c2:	431a      	orrs	r2, r3
 80106c4:	68fb      	ldr	r3, [r7, #12]
 80106c6:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 80106c8:	68fb      	ldr	r3, [r7, #12]
 80106ca:	68db      	ldr	r3, [r3, #12]
 80106cc:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 80106d0:	68bb      	ldr	r3, [r7, #8]
 80106d2:	681b      	ldr	r3, [r3, #0]
 80106d4:	1e59      	subs	r1, r3, #1
 80106d6:	68bb      	ldr	r3, [r7, #8]
 80106d8:	685b      	ldr	r3, [r3, #4]
 80106da:	3b01      	subs	r3, #1
 80106dc:	011b      	lsls	r3, r3, #4
 80106de:	4319      	orrs	r1, r3
 80106e0:	68bb      	ldr	r3, [r7, #8]
 80106e2:	689b      	ldr	r3, [r3, #8]
 80106e4:	3b01      	subs	r3, #1
 80106e6:	021b      	lsls	r3, r3, #8
 80106e8:	4319      	orrs	r1, r3
 80106ea:	68bb      	ldr	r3, [r7, #8]
 80106ec:	691b      	ldr	r3, [r3, #16]
 80106ee:	3b01      	subs	r3, #1
 80106f0:	041b      	lsls	r3, r3, #16
 80106f2:	4319      	orrs	r1, r3
 80106f4:	68bb      	ldr	r3, [r7, #8]
 80106f6:	699b      	ldr	r3, [r3, #24]
 80106f8:	3b01      	subs	r3, #1
 80106fa:	061b      	lsls	r3, r3, #24
 80106fc:	430b      	orrs	r3, r1
 80106fe:	431a      	orrs	r2, r3
 8010700:	68fb      	ldr	r3, [r7, #12]
 8010702:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 8010704:	2300      	movs	r3, #0
}
 8010706:	4618      	mov	r0, r3
 8010708:	3714      	adds	r7, #20
 801070a:	46bd      	mov	sp, r7
 801070c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010710:	4770      	bx	lr
 8010712:	bf00      	nop
 8010714:	ff0f0fff 	.word	0xff0f0fff

08010718 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8010718:	b084      	sub	sp, #16
 801071a:	b480      	push	{r7}
 801071c:	b085      	sub	sp, #20
 801071e:	af00      	add	r7, sp, #0
 8010720:	6078      	str	r0, [r7, #4]
 8010722:	f107 001c 	add.w	r0, r7, #28
 8010726:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 801072a:	2300      	movs	r3, #0
 801072c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 801072e:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8010730:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8010732:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8010734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 8010736:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8010738:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 801073a:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 801073c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 801073e:	431a      	orrs	r2, r3
             Init.ClockDiv
 8010740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 8010742:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8010744:	68fa      	ldr	r2, [r7, #12]
 8010746:	4313      	orrs	r3, r2
 8010748:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 801074a:	687b      	ldr	r3, [r7, #4]
 801074c:	685a      	ldr	r2, [r3, #4]
 801074e:	4b07      	ldr	r3, [pc, #28]	@ (801076c <SDMMC_Init+0x54>)
 8010750:	4013      	ands	r3, r2
 8010752:	68fa      	ldr	r2, [r7, #12]
 8010754:	431a      	orrs	r2, r3
 8010756:	687b      	ldr	r3, [r7, #4]
 8010758:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 801075a:	2300      	movs	r3, #0
}
 801075c:	4618      	mov	r0, r3
 801075e:	3714      	adds	r7, #20
 8010760:	46bd      	mov	sp, r7
 8010762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010766:	b004      	add	sp, #16
 8010768:	4770      	bx	lr
 801076a:	bf00      	nop
 801076c:	ffff8100 	.word	0xffff8100

08010770 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 8010770:	b480      	push	{r7}
 8010772:	b083      	sub	sp, #12
 8010774:	af00      	add	r7, sp, #0
 8010776:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 8010778:	687b      	ldr	r3, [r7, #4]
 801077a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 801077e:	4618      	mov	r0, r3
 8010780:	370c      	adds	r7, #12
 8010782:	46bd      	mov	sp, r7
 8010784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010788:	4770      	bx	lr

0801078a <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 801078a:	b480      	push	{r7}
 801078c:	b083      	sub	sp, #12
 801078e:	af00      	add	r7, sp, #0
 8010790:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 8010792:	687b      	ldr	r3, [r7, #4]
 8010794:	2203      	movs	r2, #3
 8010796:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8010798:	2300      	movs	r3, #0
}
 801079a:	4618      	mov	r0, r3
 801079c:	370c      	adds	r7, #12
 801079e:	46bd      	mov	sp, r7
 80107a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107a4:	4770      	bx	lr

080107a6 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 80107a6:	b480      	push	{r7}
 80107a8:	b083      	sub	sp, #12
 80107aa:	af00      	add	r7, sp, #0
 80107ac:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 80107ae:	687b      	ldr	r3, [r7, #4]
 80107b0:	681b      	ldr	r3, [r3, #0]
 80107b2:	f003 0303 	and.w	r3, r3, #3
}
 80107b6:	4618      	mov	r0, r3
 80107b8:	370c      	adds	r7, #12
 80107ba:	46bd      	mov	sp, r7
 80107bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107c0:	4770      	bx	lr
	...

080107c4 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 80107c4:	b480      	push	{r7}
 80107c6:	b085      	sub	sp, #20
 80107c8:	af00      	add	r7, sp, #0
 80107ca:	6078      	str	r0, [r7, #4]
 80107cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80107ce:	2300      	movs	r3, #0
 80107d0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 80107d2:	683b      	ldr	r3, [r7, #0]
 80107d4:	681a      	ldr	r2, [r3, #0]
 80107d6:	687b      	ldr	r3, [r7, #4]
 80107d8:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80107da:	683b      	ldr	r3, [r7, #0]
 80107dc:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 80107de:	683b      	ldr	r3, [r7, #0]
 80107e0:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80107e2:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 80107e4:	683b      	ldr	r3, [r7, #0]
 80107e6:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 80107e8:	431a      	orrs	r2, r3
                       Command->CPSM);
 80107ea:	683b      	ldr	r3, [r7, #0]
 80107ec:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 80107ee:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80107f0:	68fa      	ldr	r2, [r7, #12]
 80107f2:	4313      	orrs	r3, r2
 80107f4:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80107f6:	687b      	ldr	r3, [r7, #4]
 80107f8:	68da      	ldr	r2, [r3, #12]
 80107fa:	4b06      	ldr	r3, [pc, #24]	@ (8010814 <SDMMC_SendCommand+0x50>)
 80107fc:	4013      	ands	r3, r2
 80107fe:	68fa      	ldr	r2, [r7, #12]
 8010800:	431a      	orrs	r2, r3
 8010802:	687b      	ldr	r3, [r7, #4]
 8010804:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8010806:	2300      	movs	r3, #0
}
 8010808:	4618      	mov	r0, r3
 801080a:	3714      	adds	r7, #20
 801080c:	46bd      	mov	sp, r7
 801080e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010812:	4770      	bx	lr
 8010814:	fffff000 	.word	0xfffff000

08010818 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8010818:	b480      	push	{r7}
 801081a:	b083      	sub	sp, #12
 801081c:	af00      	add	r7, sp, #0
 801081e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8010820:	687b      	ldr	r3, [r7, #4]
 8010822:	691b      	ldr	r3, [r3, #16]
 8010824:	b2db      	uxtb	r3, r3
}
 8010826:	4618      	mov	r0, r3
 8010828:	370c      	adds	r7, #12
 801082a:	46bd      	mov	sp, r7
 801082c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010830:	4770      	bx	lr

08010832 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8010832:	b480      	push	{r7}
 8010834:	b085      	sub	sp, #20
 8010836:	af00      	add	r7, sp, #0
 8010838:	6078      	str	r0, [r7, #4]
 801083a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 801083c:	687b      	ldr	r3, [r7, #4]
 801083e:	3314      	adds	r3, #20
 8010840:	461a      	mov	r2, r3
 8010842:	683b      	ldr	r3, [r7, #0]
 8010844:	4413      	add	r3, r2
 8010846:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8010848:	68fb      	ldr	r3, [r7, #12]
 801084a:	681b      	ldr	r3, [r3, #0]
}  
 801084c:	4618      	mov	r0, r3
 801084e:	3714      	adds	r7, #20
 8010850:	46bd      	mov	sp, r7
 8010852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010856:	4770      	bx	lr

08010858 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 8010858:	b480      	push	{r7}
 801085a:	b085      	sub	sp, #20
 801085c:	af00      	add	r7, sp, #0
 801085e:	6078      	str	r0, [r7, #4]
 8010860:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8010862:	2300      	movs	r3, #0
 8010864:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8010866:	683b      	ldr	r3, [r7, #0]
 8010868:	681a      	ldr	r2, [r3, #0]
 801086a:	687b      	ldr	r3, [r7, #4]
 801086c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 801086e:	683b      	ldr	r3, [r7, #0]
 8010870:	685a      	ldr	r2, [r3, #4]
 8010872:	687b      	ldr	r3, [r7, #4]
 8010874:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8010876:	683b      	ldr	r3, [r7, #0]
 8010878:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 801087a:	683b      	ldr	r3, [r7, #0]
 801087c:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 801087e:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8010880:	683b      	ldr	r3, [r7, #0]
 8010882:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8010884:	431a      	orrs	r2, r3
                       Data->DPSM);
 8010886:	683b      	ldr	r3, [r7, #0]
 8010888:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 801088a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 801088c:	68fa      	ldr	r2, [r7, #12]
 801088e:	4313      	orrs	r3, r2
 8010890:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8010892:	687b      	ldr	r3, [r7, #4]
 8010894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010896:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 801089a:	68fb      	ldr	r3, [r7, #12]
 801089c:	431a      	orrs	r2, r3
 801089e:	687b      	ldr	r3, [r7, #4]
 80108a0:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80108a2:	2300      	movs	r3, #0

}
 80108a4:	4618      	mov	r0, r3
 80108a6:	3714      	adds	r7, #20
 80108a8:	46bd      	mov	sp, r7
 80108aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108ae:	4770      	bx	lr

080108b0 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 80108b0:	b580      	push	{r7, lr}
 80108b2:	b088      	sub	sp, #32
 80108b4:	af00      	add	r7, sp, #0
 80108b6:	6078      	str	r0, [r7, #4]
 80108b8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80108ba:	683b      	ldr	r3, [r7, #0]
 80108bc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80108be:	2310      	movs	r3, #16
 80108c0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80108c2:	2340      	movs	r3, #64	@ 0x40
 80108c4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80108c6:	2300      	movs	r3, #0
 80108c8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80108ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80108ce:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80108d0:	f107 0308 	add.w	r3, r7, #8
 80108d4:	4619      	mov	r1, r3
 80108d6:	6878      	ldr	r0, [r7, #4]
 80108d8:	f7ff ff74 	bl	80107c4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 80108dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80108e0:	2110      	movs	r1, #16
 80108e2:	6878      	ldr	r0, [r7, #4]
 80108e4:	f000 fa1a 	bl	8010d1c <SDMMC_GetCmdResp1>
 80108e8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80108ea:	69fb      	ldr	r3, [r7, #28]
}
 80108ec:	4618      	mov	r0, r3
 80108ee:	3720      	adds	r7, #32
 80108f0:	46bd      	mov	sp, r7
 80108f2:	bd80      	pop	{r7, pc}

080108f4 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 80108f4:	b580      	push	{r7, lr}
 80108f6:	b088      	sub	sp, #32
 80108f8:	af00      	add	r7, sp, #0
 80108fa:	6078      	str	r0, [r7, #4]
 80108fc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80108fe:	683b      	ldr	r3, [r7, #0]
 8010900:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8010902:	2311      	movs	r3, #17
 8010904:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010906:	2340      	movs	r3, #64	@ 0x40
 8010908:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801090a:	2300      	movs	r3, #0
 801090c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801090e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010912:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010914:	f107 0308 	add.w	r3, r7, #8
 8010918:	4619      	mov	r1, r3
 801091a:	6878      	ldr	r0, [r7, #4]
 801091c:	f7ff ff52 	bl	80107c4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8010920:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010924:	2111      	movs	r1, #17
 8010926:	6878      	ldr	r0, [r7, #4]
 8010928:	f000 f9f8 	bl	8010d1c <SDMMC_GetCmdResp1>
 801092c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801092e:	69fb      	ldr	r3, [r7, #28]
}
 8010930:	4618      	mov	r0, r3
 8010932:	3720      	adds	r7, #32
 8010934:	46bd      	mov	sp, r7
 8010936:	bd80      	pop	{r7, pc}

08010938 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8010938:	b580      	push	{r7, lr}
 801093a:	b088      	sub	sp, #32
 801093c:	af00      	add	r7, sp, #0
 801093e:	6078      	str	r0, [r7, #4]
 8010940:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8010942:	683b      	ldr	r3, [r7, #0]
 8010944:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8010946:	2312      	movs	r3, #18
 8010948:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801094a:	2340      	movs	r3, #64	@ 0x40
 801094c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801094e:	2300      	movs	r3, #0
 8010950:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010952:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010956:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010958:	f107 0308 	add.w	r3, r7, #8
 801095c:	4619      	mov	r1, r3
 801095e:	6878      	ldr	r0, [r7, #4]
 8010960:	f7ff ff30 	bl	80107c4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8010964:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010968:	2112      	movs	r1, #18
 801096a:	6878      	ldr	r0, [r7, #4]
 801096c:	f000 f9d6 	bl	8010d1c <SDMMC_GetCmdResp1>
 8010970:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010972:	69fb      	ldr	r3, [r7, #28]
}
 8010974:	4618      	mov	r0, r3
 8010976:	3720      	adds	r7, #32
 8010978:	46bd      	mov	sp, r7
 801097a:	bd80      	pop	{r7, pc}

0801097c <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 801097c:	b580      	push	{r7, lr}
 801097e:	b088      	sub	sp, #32
 8010980:	af00      	add	r7, sp, #0
 8010982:	6078      	str	r0, [r7, #4]
 8010984:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8010986:	683b      	ldr	r3, [r7, #0]
 8010988:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 801098a:	2318      	movs	r3, #24
 801098c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801098e:	2340      	movs	r3, #64	@ 0x40
 8010990:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010992:	2300      	movs	r3, #0
 8010994:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010996:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801099a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801099c:	f107 0308 	add.w	r3, r7, #8
 80109a0:	4619      	mov	r1, r3
 80109a2:	6878      	ldr	r0, [r7, #4]
 80109a4:	f7ff ff0e 	bl	80107c4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 80109a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80109ac:	2118      	movs	r1, #24
 80109ae:	6878      	ldr	r0, [r7, #4]
 80109b0:	f000 f9b4 	bl	8010d1c <SDMMC_GetCmdResp1>
 80109b4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80109b6:	69fb      	ldr	r3, [r7, #28]
}
 80109b8:	4618      	mov	r0, r3
 80109ba:	3720      	adds	r7, #32
 80109bc:	46bd      	mov	sp, r7
 80109be:	bd80      	pop	{r7, pc}

080109c0 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 80109c0:	b580      	push	{r7, lr}
 80109c2:	b088      	sub	sp, #32
 80109c4:	af00      	add	r7, sp, #0
 80109c6:	6078      	str	r0, [r7, #4]
 80109c8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80109ca:	683b      	ldr	r3, [r7, #0]
 80109cc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80109ce:	2319      	movs	r3, #25
 80109d0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80109d2:	2340      	movs	r3, #64	@ 0x40
 80109d4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80109d6:	2300      	movs	r3, #0
 80109d8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80109da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80109de:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80109e0:	f107 0308 	add.w	r3, r7, #8
 80109e4:	4619      	mov	r1, r3
 80109e6:	6878      	ldr	r0, [r7, #4]
 80109e8:	f7ff feec 	bl	80107c4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 80109ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80109f0:	2119      	movs	r1, #25
 80109f2:	6878      	ldr	r0, [r7, #4]
 80109f4:	f000 f992 	bl	8010d1c <SDMMC_GetCmdResp1>
 80109f8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80109fa:	69fb      	ldr	r3, [r7, #28]
}
 80109fc:	4618      	mov	r0, r3
 80109fe:	3720      	adds	r7, #32
 8010a00:	46bd      	mov	sp, r7
 8010a02:	bd80      	pop	{r7, pc}

08010a04 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8010a04:	b580      	push	{r7, lr}
 8010a06:	b088      	sub	sp, #32
 8010a08:	af00      	add	r7, sp, #0
 8010a0a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8010a0c:	2300      	movs	r3, #0
 8010a0e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8010a10:	230c      	movs	r3, #12
 8010a12:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010a14:	2340      	movs	r3, #64	@ 0x40
 8010a16:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010a18:	2300      	movs	r3, #0
 8010a1a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010a1c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010a20:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010a22:	f107 0308 	add.w	r3, r7, #8
 8010a26:	4619      	mov	r1, r3
 8010a28:	6878      	ldr	r0, [r7, #4]
 8010a2a:	f7ff fecb 	bl	80107c4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8010a2e:	4a05      	ldr	r2, [pc, #20]	@ (8010a44 <SDMMC_CmdStopTransfer+0x40>)
 8010a30:	210c      	movs	r1, #12
 8010a32:	6878      	ldr	r0, [r7, #4]
 8010a34:	f000 f972 	bl	8010d1c <SDMMC_GetCmdResp1>
 8010a38:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010a3a:	69fb      	ldr	r3, [r7, #28]
}
 8010a3c:	4618      	mov	r0, r3
 8010a3e:	3720      	adds	r7, #32
 8010a40:	46bd      	mov	sp, r7
 8010a42:	bd80      	pop	{r7, pc}
 8010a44:	05f5e100 	.word	0x05f5e100

08010a48 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 8010a48:	b580      	push	{r7, lr}
 8010a4a:	b08a      	sub	sp, #40	@ 0x28
 8010a4c:	af00      	add	r7, sp, #0
 8010a4e:	60f8      	str	r0, [r7, #12]
 8010a50:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8010a54:	683b      	ldr	r3, [r7, #0]
 8010a56:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8010a58:	2307      	movs	r3, #7
 8010a5a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010a5c:	2340      	movs	r3, #64	@ 0x40
 8010a5e:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010a60:	2300      	movs	r3, #0
 8010a62:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010a64:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010a68:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010a6a:	f107 0310 	add.w	r3, r7, #16
 8010a6e:	4619      	mov	r1, r3
 8010a70:	68f8      	ldr	r0, [r7, #12]
 8010a72:	f7ff fea7 	bl	80107c4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8010a76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010a7a:	2107      	movs	r1, #7
 8010a7c:	68f8      	ldr	r0, [r7, #12]
 8010a7e:	f000 f94d 	bl	8010d1c <SDMMC_GetCmdResp1>
 8010a82:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 8010a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8010a86:	4618      	mov	r0, r3
 8010a88:	3728      	adds	r7, #40	@ 0x28
 8010a8a:	46bd      	mov	sp, r7
 8010a8c:	bd80      	pop	{r7, pc}

08010a8e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8010a8e:	b580      	push	{r7, lr}
 8010a90:	b088      	sub	sp, #32
 8010a92:	af00      	add	r7, sp, #0
 8010a94:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8010a96:	2300      	movs	r3, #0
 8010a98:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8010a9a:	2300      	movs	r3, #0
 8010a9c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8010a9e:	2300      	movs	r3, #0
 8010aa0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010aa2:	2300      	movs	r3, #0
 8010aa4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010aa6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010aaa:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010aac:	f107 0308 	add.w	r3, r7, #8
 8010ab0:	4619      	mov	r1, r3
 8010ab2:	6878      	ldr	r0, [r7, #4]
 8010ab4:	f7ff fe86 	bl	80107c4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8010ab8:	6878      	ldr	r0, [r7, #4]
 8010aba:	f000 fb67 	bl	801118c <SDMMC_GetCmdError>
 8010abe:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010ac0:	69fb      	ldr	r3, [r7, #28]
}
 8010ac2:	4618      	mov	r0, r3
 8010ac4:	3720      	adds	r7, #32
 8010ac6:	46bd      	mov	sp, r7
 8010ac8:	bd80      	pop	{r7, pc}

08010aca <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8010aca:	b580      	push	{r7, lr}
 8010acc:	b088      	sub	sp, #32
 8010ace:	af00      	add	r7, sp, #0
 8010ad0:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8010ad2:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8010ad6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8010ad8:	2308      	movs	r3, #8
 8010ada:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010adc:	2340      	movs	r3, #64	@ 0x40
 8010ade:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010ae0:	2300      	movs	r3, #0
 8010ae2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010ae4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010ae8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010aea:	f107 0308 	add.w	r3, r7, #8
 8010aee:	4619      	mov	r1, r3
 8010af0:	6878      	ldr	r0, [r7, #4]
 8010af2:	f7ff fe67 	bl	80107c4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8010af6:	6878      	ldr	r0, [r7, #4]
 8010af8:	f000 fafa 	bl	80110f0 <SDMMC_GetCmdResp7>
 8010afc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010afe:	69fb      	ldr	r3, [r7, #28]
}
 8010b00:	4618      	mov	r0, r3
 8010b02:	3720      	adds	r7, #32
 8010b04:	46bd      	mov	sp, r7
 8010b06:	bd80      	pop	{r7, pc}

08010b08 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8010b08:	b580      	push	{r7, lr}
 8010b0a:	b088      	sub	sp, #32
 8010b0c:	af00      	add	r7, sp, #0
 8010b0e:	6078      	str	r0, [r7, #4]
 8010b10:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8010b12:	683b      	ldr	r3, [r7, #0]
 8010b14:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8010b16:	2337      	movs	r3, #55	@ 0x37
 8010b18:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010b1a:	2340      	movs	r3, #64	@ 0x40
 8010b1c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010b1e:	2300      	movs	r3, #0
 8010b20:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010b22:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010b26:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010b28:	f107 0308 	add.w	r3, r7, #8
 8010b2c:	4619      	mov	r1, r3
 8010b2e:	6878      	ldr	r0, [r7, #4]
 8010b30:	f7ff fe48 	bl	80107c4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8010b34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010b38:	2137      	movs	r1, #55	@ 0x37
 8010b3a:	6878      	ldr	r0, [r7, #4]
 8010b3c:	f000 f8ee 	bl	8010d1c <SDMMC_GetCmdResp1>
 8010b40:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010b42:	69fb      	ldr	r3, [r7, #28]
}
 8010b44:	4618      	mov	r0, r3
 8010b46:	3720      	adds	r7, #32
 8010b48:	46bd      	mov	sp, r7
 8010b4a:	bd80      	pop	{r7, pc}

08010b4c <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8010b4c:	b580      	push	{r7, lr}
 8010b4e:	b088      	sub	sp, #32
 8010b50:	af00      	add	r7, sp, #0
 8010b52:	6078      	str	r0, [r7, #4]
 8010b54:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8010b56:	683a      	ldr	r2, [r7, #0]
 8010b58:	4b0d      	ldr	r3, [pc, #52]	@ (8010b90 <SDMMC_CmdAppOperCommand+0x44>)
 8010b5a:	4313      	orrs	r3, r2
 8010b5c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8010b5e:	2329      	movs	r3, #41	@ 0x29
 8010b60:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010b62:	2340      	movs	r3, #64	@ 0x40
 8010b64:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010b66:	2300      	movs	r3, #0
 8010b68:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010b6a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010b6e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010b70:	f107 0308 	add.w	r3, r7, #8
 8010b74:	4619      	mov	r1, r3
 8010b76:	6878      	ldr	r0, [r7, #4]
 8010b78:	f7ff fe24 	bl	80107c4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8010b7c:	6878      	ldr	r0, [r7, #4]
 8010b7e:	f000 fa03 	bl	8010f88 <SDMMC_GetCmdResp3>
 8010b82:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010b84:	69fb      	ldr	r3, [r7, #28]
}
 8010b86:	4618      	mov	r0, r3
 8010b88:	3720      	adds	r7, #32
 8010b8a:	46bd      	mov	sp, r7
 8010b8c:	bd80      	pop	{r7, pc}
 8010b8e:	bf00      	nop
 8010b90:	80100000 	.word	0x80100000

08010b94 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 8010b94:	b580      	push	{r7, lr}
 8010b96:	b088      	sub	sp, #32
 8010b98:	af00      	add	r7, sp, #0
 8010b9a:	6078      	str	r0, [r7, #4]
 8010b9c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8010b9e:	683b      	ldr	r3, [r7, #0]
 8010ba0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8010ba2:	2306      	movs	r3, #6
 8010ba4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010ba6:	2340      	movs	r3, #64	@ 0x40
 8010ba8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010baa:	2300      	movs	r3, #0
 8010bac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010bae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010bb2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010bb4:	f107 0308 	add.w	r3, r7, #8
 8010bb8:	4619      	mov	r1, r3
 8010bba:	6878      	ldr	r0, [r7, #4]
 8010bbc:	f7ff fe02 	bl	80107c4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8010bc0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010bc4:	2106      	movs	r1, #6
 8010bc6:	6878      	ldr	r0, [r7, #4]
 8010bc8:	f000 f8a8 	bl	8010d1c <SDMMC_GetCmdResp1>
 8010bcc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010bce:	69fb      	ldr	r3, [r7, #28]
}
 8010bd0:	4618      	mov	r0, r3
 8010bd2:	3720      	adds	r7, #32
 8010bd4:	46bd      	mov	sp, r7
 8010bd6:	bd80      	pop	{r7, pc}

08010bd8 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8010bd8:	b580      	push	{r7, lr}
 8010bda:	b088      	sub	sp, #32
 8010bdc:	af00      	add	r7, sp, #0
 8010bde:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8010be0:	2300      	movs	r3, #0
 8010be2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8010be4:	2333      	movs	r3, #51	@ 0x33
 8010be6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010be8:	2340      	movs	r3, #64	@ 0x40
 8010bea:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010bec:	2300      	movs	r3, #0
 8010bee:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010bf0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010bf4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010bf6:	f107 0308 	add.w	r3, r7, #8
 8010bfa:	4619      	mov	r1, r3
 8010bfc:	6878      	ldr	r0, [r7, #4]
 8010bfe:	f7ff fde1 	bl	80107c4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8010c02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010c06:	2133      	movs	r1, #51	@ 0x33
 8010c08:	6878      	ldr	r0, [r7, #4]
 8010c0a:	f000 f887 	bl	8010d1c <SDMMC_GetCmdResp1>
 8010c0e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010c10:	69fb      	ldr	r3, [r7, #28]
}
 8010c12:	4618      	mov	r0, r3
 8010c14:	3720      	adds	r7, #32
 8010c16:	46bd      	mov	sp, r7
 8010c18:	bd80      	pop	{r7, pc}

08010c1a <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8010c1a:	b580      	push	{r7, lr}
 8010c1c:	b088      	sub	sp, #32
 8010c1e:	af00      	add	r7, sp, #0
 8010c20:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8010c22:	2300      	movs	r3, #0
 8010c24:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8010c26:	2302      	movs	r3, #2
 8010c28:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8010c2a:	23c0      	movs	r3, #192	@ 0xc0
 8010c2c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010c2e:	2300      	movs	r3, #0
 8010c30:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010c32:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010c36:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010c38:	f107 0308 	add.w	r3, r7, #8
 8010c3c:	4619      	mov	r1, r3
 8010c3e:	6878      	ldr	r0, [r7, #4]
 8010c40:	f7ff fdc0 	bl	80107c4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8010c44:	6878      	ldr	r0, [r7, #4]
 8010c46:	f000 f957 	bl	8010ef8 <SDMMC_GetCmdResp2>
 8010c4a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010c4c:	69fb      	ldr	r3, [r7, #28]
}
 8010c4e:	4618      	mov	r0, r3
 8010c50:	3720      	adds	r7, #32
 8010c52:	46bd      	mov	sp, r7
 8010c54:	bd80      	pop	{r7, pc}

08010c56 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8010c56:	b580      	push	{r7, lr}
 8010c58:	b088      	sub	sp, #32
 8010c5a:	af00      	add	r7, sp, #0
 8010c5c:	6078      	str	r0, [r7, #4]
 8010c5e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8010c60:	683b      	ldr	r3, [r7, #0]
 8010c62:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8010c64:	2309      	movs	r3, #9
 8010c66:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8010c68:	23c0      	movs	r3, #192	@ 0xc0
 8010c6a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010c6c:	2300      	movs	r3, #0
 8010c6e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010c70:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010c74:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010c76:	f107 0308 	add.w	r3, r7, #8
 8010c7a:	4619      	mov	r1, r3
 8010c7c:	6878      	ldr	r0, [r7, #4]
 8010c7e:	f7ff fda1 	bl	80107c4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8010c82:	6878      	ldr	r0, [r7, #4]
 8010c84:	f000 f938 	bl	8010ef8 <SDMMC_GetCmdResp2>
 8010c88:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010c8a:	69fb      	ldr	r3, [r7, #28]
}
 8010c8c:	4618      	mov	r0, r3
 8010c8e:	3720      	adds	r7, #32
 8010c90:	46bd      	mov	sp, r7
 8010c92:	bd80      	pop	{r7, pc}

08010c94 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8010c94:	b580      	push	{r7, lr}
 8010c96:	b088      	sub	sp, #32
 8010c98:	af00      	add	r7, sp, #0
 8010c9a:	6078      	str	r0, [r7, #4]
 8010c9c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8010c9e:	2300      	movs	r3, #0
 8010ca0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8010ca2:	2303      	movs	r3, #3
 8010ca4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010ca6:	2340      	movs	r3, #64	@ 0x40
 8010ca8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010caa:	2300      	movs	r3, #0
 8010cac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010cae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010cb2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010cb4:	f107 0308 	add.w	r3, r7, #8
 8010cb8:	4619      	mov	r1, r3
 8010cba:	6878      	ldr	r0, [r7, #4]
 8010cbc:	f7ff fd82 	bl	80107c4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8010cc0:	683a      	ldr	r2, [r7, #0]
 8010cc2:	2103      	movs	r1, #3
 8010cc4:	6878      	ldr	r0, [r7, #4]
 8010cc6:	f000 f99d 	bl	8011004 <SDMMC_GetCmdResp6>
 8010cca:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010ccc:	69fb      	ldr	r3, [r7, #28]
}
 8010cce:	4618      	mov	r0, r3
 8010cd0:	3720      	adds	r7, #32
 8010cd2:	46bd      	mov	sp, r7
 8010cd4:	bd80      	pop	{r7, pc}

08010cd6 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8010cd6:	b580      	push	{r7, lr}
 8010cd8:	b088      	sub	sp, #32
 8010cda:	af00      	add	r7, sp, #0
 8010cdc:	6078      	str	r0, [r7, #4]
 8010cde:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8010ce0:	683b      	ldr	r3, [r7, #0]
 8010ce2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8010ce4:	230d      	movs	r3, #13
 8010ce6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010ce8:	2340      	movs	r3, #64	@ 0x40
 8010cea:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010cec:	2300      	movs	r3, #0
 8010cee:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010cf0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010cf4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010cf6:	f107 0308 	add.w	r3, r7, #8
 8010cfa:	4619      	mov	r1, r3
 8010cfc:	6878      	ldr	r0, [r7, #4]
 8010cfe:	f7ff fd61 	bl	80107c4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8010d02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010d06:	210d      	movs	r1, #13
 8010d08:	6878      	ldr	r0, [r7, #4]
 8010d0a:	f000 f807 	bl	8010d1c <SDMMC_GetCmdResp1>
 8010d0e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010d10:	69fb      	ldr	r3, [r7, #28]
}
 8010d12:	4618      	mov	r0, r3
 8010d14:	3720      	adds	r7, #32
 8010d16:	46bd      	mov	sp, r7
 8010d18:	bd80      	pop	{r7, pc}
	...

08010d1c <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8010d1c:	b580      	push	{r7, lr}
 8010d1e:	b088      	sub	sp, #32
 8010d20:	af00      	add	r7, sp, #0
 8010d22:	60f8      	str	r0, [r7, #12]
 8010d24:	460b      	mov	r3, r1
 8010d26:	607a      	str	r2, [r7, #4]
 8010d28:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8010d2a:	4b70      	ldr	r3, [pc, #448]	@ (8010eec <SDMMC_GetCmdResp1+0x1d0>)
 8010d2c:	681b      	ldr	r3, [r3, #0]
 8010d2e:	4a70      	ldr	r2, [pc, #448]	@ (8010ef0 <SDMMC_GetCmdResp1+0x1d4>)
 8010d30:	fba2 2303 	umull	r2, r3, r2, r3
 8010d34:	0a5a      	lsrs	r2, r3, #9
 8010d36:	687b      	ldr	r3, [r7, #4]
 8010d38:	fb02 f303 	mul.w	r3, r2, r3
 8010d3c:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8010d3e:	69fb      	ldr	r3, [r7, #28]
 8010d40:	1e5a      	subs	r2, r3, #1
 8010d42:	61fa      	str	r2, [r7, #28]
 8010d44:	2b00      	cmp	r3, #0
 8010d46:	d102      	bne.n	8010d4e <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010d48:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8010d4c:	e0c9      	b.n	8010ee2 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 8010d4e:	68fb      	ldr	r3, [r7, #12]
 8010d50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010d52:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010d54:	69bb      	ldr	r3, [r7, #24]
 8010d56:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8010d5a:	2b00      	cmp	r3, #0
 8010d5c:	d0ef      	beq.n	8010d3e <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8010d5e:	69bb      	ldr	r3, [r7, #24]
 8010d60:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010d64:	2b00      	cmp	r3, #0
 8010d66:	d1ea      	bne.n	8010d3e <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8010d68:	68fb      	ldr	r3, [r7, #12]
 8010d6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010d6c:	f003 0304 	and.w	r3, r3, #4
 8010d70:	2b00      	cmp	r3, #0
 8010d72:	d004      	beq.n	8010d7e <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8010d74:	68fb      	ldr	r3, [r7, #12]
 8010d76:	2204      	movs	r2, #4
 8010d78:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010d7a:	2304      	movs	r3, #4
 8010d7c:	e0b1      	b.n	8010ee2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8010d7e:	68fb      	ldr	r3, [r7, #12]
 8010d80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010d82:	f003 0301 	and.w	r3, r3, #1
 8010d86:	2b00      	cmp	r3, #0
 8010d88:	d004      	beq.n	8010d94 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8010d8a:	68fb      	ldr	r3, [r7, #12]
 8010d8c:	2201      	movs	r2, #1
 8010d8e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010d90:	2301      	movs	r3, #1
 8010d92:	e0a6      	b.n	8010ee2 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8010d94:	68fb      	ldr	r3, [r7, #12]
 8010d96:	22c5      	movs	r2, #197	@ 0xc5
 8010d98:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8010d9a:	68f8      	ldr	r0, [r7, #12]
 8010d9c:	f7ff fd3c 	bl	8010818 <SDMMC_GetCommandResponse>
 8010da0:	4603      	mov	r3, r0
 8010da2:	461a      	mov	r2, r3
 8010da4:	7afb      	ldrb	r3, [r7, #11]
 8010da6:	4293      	cmp	r3, r2
 8010da8:	d001      	beq.n	8010dae <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010daa:	2301      	movs	r3, #1
 8010dac:	e099      	b.n	8010ee2 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8010dae:	2100      	movs	r1, #0
 8010db0:	68f8      	ldr	r0, [r7, #12]
 8010db2:	f7ff fd3e 	bl	8010832 <SDMMC_GetResponse>
 8010db6:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8010db8:	697a      	ldr	r2, [r7, #20]
 8010dba:	4b4e      	ldr	r3, [pc, #312]	@ (8010ef4 <SDMMC_GetCmdResp1+0x1d8>)
 8010dbc:	4013      	ands	r3, r2
 8010dbe:	2b00      	cmp	r3, #0
 8010dc0:	d101      	bne.n	8010dc6 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8010dc2:	2300      	movs	r3, #0
 8010dc4:	e08d      	b.n	8010ee2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8010dc6:	697b      	ldr	r3, [r7, #20]
 8010dc8:	2b00      	cmp	r3, #0
 8010dca:	da02      	bge.n	8010dd2 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8010dcc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8010dd0:	e087      	b.n	8010ee2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8010dd2:	697b      	ldr	r3, [r7, #20]
 8010dd4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8010dd8:	2b00      	cmp	r3, #0
 8010dda:	d001      	beq.n	8010de0 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8010ddc:	2340      	movs	r3, #64	@ 0x40
 8010dde:	e080      	b.n	8010ee2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8010de0:	697b      	ldr	r3, [r7, #20]
 8010de2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010de6:	2b00      	cmp	r3, #0
 8010de8:	d001      	beq.n	8010dee <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8010dea:	2380      	movs	r3, #128	@ 0x80
 8010dec:	e079      	b.n	8010ee2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8010dee:	697b      	ldr	r3, [r7, #20]
 8010df0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8010df4:	2b00      	cmp	r3, #0
 8010df6:	d002      	beq.n	8010dfe <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8010df8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010dfc:	e071      	b.n	8010ee2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8010dfe:	697b      	ldr	r3, [r7, #20]
 8010e00:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010e04:	2b00      	cmp	r3, #0
 8010e06:	d002      	beq.n	8010e0e <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8010e08:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8010e0c:	e069      	b.n	8010ee2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8010e0e:	697b      	ldr	r3, [r7, #20]
 8010e10:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8010e14:	2b00      	cmp	r3, #0
 8010e16:	d002      	beq.n	8010e1e <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8010e18:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010e1c:	e061      	b.n	8010ee2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8010e1e:	697b      	ldr	r3, [r7, #20]
 8010e20:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8010e24:	2b00      	cmp	r3, #0
 8010e26:	d002      	beq.n	8010e2e <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8010e28:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8010e2c:	e059      	b.n	8010ee2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8010e2e:	697b      	ldr	r3, [r7, #20]
 8010e30:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8010e34:	2b00      	cmp	r3, #0
 8010e36:	d002      	beq.n	8010e3e <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8010e38:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010e3c:	e051      	b.n	8010ee2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8010e3e:	697b      	ldr	r3, [r7, #20]
 8010e40:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8010e44:	2b00      	cmp	r3, #0
 8010e46:	d002      	beq.n	8010e4e <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8010e48:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8010e4c:	e049      	b.n	8010ee2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8010e4e:	697b      	ldr	r3, [r7, #20]
 8010e50:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8010e54:	2b00      	cmp	r3, #0
 8010e56:	d002      	beq.n	8010e5e <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8010e58:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8010e5c:	e041      	b.n	8010ee2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8010e5e:	697b      	ldr	r3, [r7, #20]
 8010e60:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8010e64:	2b00      	cmp	r3, #0
 8010e66:	d002      	beq.n	8010e6e <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8010e68:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010e6c:	e039      	b.n	8010ee2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8010e6e:	697b      	ldr	r3, [r7, #20]
 8010e70:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8010e74:	2b00      	cmp	r3, #0
 8010e76:	d002      	beq.n	8010e7e <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8010e78:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8010e7c:	e031      	b.n	8010ee2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8010e7e:	697b      	ldr	r3, [r7, #20]
 8010e80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010e84:	2b00      	cmp	r3, #0
 8010e86:	d002      	beq.n	8010e8e <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8010e88:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8010e8c:	e029      	b.n	8010ee2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8010e8e:	697b      	ldr	r3, [r7, #20]
 8010e90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8010e94:	2b00      	cmp	r3, #0
 8010e96:	d002      	beq.n	8010e9e <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8010e98:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8010e9c:	e021      	b.n	8010ee2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8010e9e:	697b      	ldr	r3, [r7, #20]
 8010ea0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8010ea4:	2b00      	cmp	r3, #0
 8010ea6:	d002      	beq.n	8010eae <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8010ea8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8010eac:	e019      	b.n	8010ee2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8010eae:	697b      	ldr	r3, [r7, #20]
 8010eb0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010eb4:	2b00      	cmp	r3, #0
 8010eb6:	d002      	beq.n	8010ebe <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8010eb8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8010ebc:	e011      	b.n	8010ee2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8010ebe:	697b      	ldr	r3, [r7, #20]
 8010ec0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8010ec4:	2b00      	cmp	r3, #0
 8010ec6:	d002      	beq.n	8010ece <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8010ec8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8010ecc:	e009      	b.n	8010ee2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8010ece:	697b      	ldr	r3, [r7, #20]
 8010ed0:	f003 0308 	and.w	r3, r3, #8
 8010ed4:	2b00      	cmp	r3, #0
 8010ed6:	d002      	beq.n	8010ede <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8010ed8:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8010edc:	e001      	b.n	8010ee2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8010ede:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8010ee2:	4618      	mov	r0, r3
 8010ee4:	3720      	adds	r7, #32
 8010ee6:	46bd      	mov	sp, r7
 8010ee8:	bd80      	pop	{r7, pc}
 8010eea:	bf00      	nop
 8010eec:	20012000 	.word	0x20012000
 8010ef0:	10624dd3 	.word	0x10624dd3
 8010ef4:	fdffe008 	.word	0xfdffe008

08010ef8 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8010ef8:	b480      	push	{r7}
 8010efa:	b085      	sub	sp, #20
 8010efc:	af00      	add	r7, sp, #0
 8010efe:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8010f00:	4b1f      	ldr	r3, [pc, #124]	@ (8010f80 <SDMMC_GetCmdResp2+0x88>)
 8010f02:	681b      	ldr	r3, [r3, #0]
 8010f04:	4a1f      	ldr	r2, [pc, #124]	@ (8010f84 <SDMMC_GetCmdResp2+0x8c>)
 8010f06:	fba2 2303 	umull	r2, r3, r2, r3
 8010f0a:	0a5b      	lsrs	r3, r3, #9
 8010f0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010f10:	fb02 f303 	mul.w	r3, r2, r3
 8010f14:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8010f16:	68fb      	ldr	r3, [r7, #12]
 8010f18:	1e5a      	subs	r2, r3, #1
 8010f1a:	60fa      	str	r2, [r7, #12]
 8010f1c:	2b00      	cmp	r3, #0
 8010f1e:	d102      	bne.n	8010f26 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010f20:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8010f24:	e026      	b.n	8010f74 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8010f26:	687b      	ldr	r3, [r7, #4]
 8010f28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010f2a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010f2c:	68bb      	ldr	r3, [r7, #8]
 8010f2e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8010f32:	2b00      	cmp	r3, #0
 8010f34:	d0ef      	beq.n	8010f16 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8010f36:	68bb      	ldr	r3, [r7, #8]
 8010f38:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010f3c:	2b00      	cmp	r3, #0
 8010f3e:	d1ea      	bne.n	8010f16 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8010f40:	687b      	ldr	r3, [r7, #4]
 8010f42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010f44:	f003 0304 	and.w	r3, r3, #4
 8010f48:	2b00      	cmp	r3, #0
 8010f4a:	d004      	beq.n	8010f56 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8010f4c:	687b      	ldr	r3, [r7, #4]
 8010f4e:	2204      	movs	r2, #4
 8010f50:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010f52:	2304      	movs	r3, #4
 8010f54:	e00e      	b.n	8010f74 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8010f56:	687b      	ldr	r3, [r7, #4]
 8010f58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010f5a:	f003 0301 	and.w	r3, r3, #1
 8010f5e:	2b00      	cmp	r3, #0
 8010f60:	d004      	beq.n	8010f6c <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8010f62:	687b      	ldr	r3, [r7, #4]
 8010f64:	2201      	movs	r2, #1
 8010f66:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010f68:	2301      	movs	r3, #1
 8010f6a:	e003      	b.n	8010f74 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8010f6c:	687b      	ldr	r3, [r7, #4]
 8010f6e:	22c5      	movs	r2, #197	@ 0xc5
 8010f70:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8010f72:	2300      	movs	r3, #0
}
 8010f74:	4618      	mov	r0, r3
 8010f76:	3714      	adds	r7, #20
 8010f78:	46bd      	mov	sp, r7
 8010f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f7e:	4770      	bx	lr
 8010f80:	20012000 	.word	0x20012000
 8010f84:	10624dd3 	.word	0x10624dd3

08010f88 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8010f88:	b480      	push	{r7}
 8010f8a:	b085      	sub	sp, #20
 8010f8c:	af00      	add	r7, sp, #0
 8010f8e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8010f90:	4b1a      	ldr	r3, [pc, #104]	@ (8010ffc <SDMMC_GetCmdResp3+0x74>)
 8010f92:	681b      	ldr	r3, [r3, #0]
 8010f94:	4a1a      	ldr	r2, [pc, #104]	@ (8011000 <SDMMC_GetCmdResp3+0x78>)
 8010f96:	fba2 2303 	umull	r2, r3, r2, r3
 8010f9a:	0a5b      	lsrs	r3, r3, #9
 8010f9c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010fa0:	fb02 f303 	mul.w	r3, r2, r3
 8010fa4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8010fa6:	68fb      	ldr	r3, [r7, #12]
 8010fa8:	1e5a      	subs	r2, r3, #1
 8010faa:	60fa      	str	r2, [r7, #12]
 8010fac:	2b00      	cmp	r3, #0
 8010fae:	d102      	bne.n	8010fb6 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010fb0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8010fb4:	e01b      	b.n	8010fee <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 8010fb6:	687b      	ldr	r3, [r7, #4]
 8010fb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010fba:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010fbc:	68bb      	ldr	r3, [r7, #8]
 8010fbe:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8010fc2:	2b00      	cmp	r3, #0
 8010fc4:	d0ef      	beq.n	8010fa6 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8010fc6:	68bb      	ldr	r3, [r7, #8]
 8010fc8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010fcc:	2b00      	cmp	r3, #0
 8010fce:	d1ea      	bne.n	8010fa6 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8010fd0:	687b      	ldr	r3, [r7, #4]
 8010fd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010fd4:	f003 0304 	and.w	r3, r3, #4
 8010fd8:	2b00      	cmp	r3, #0
 8010fda:	d004      	beq.n	8010fe6 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8010fdc:	687b      	ldr	r3, [r7, #4]
 8010fde:	2204      	movs	r2, #4
 8010fe0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010fe2:	2304      	movs	r3, #4
 8010fe4:	e003      	b.n	8010fee <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8010fe6:	687b      	ldr	r3, [r7, #4]
 8010fe8:	22c5      	movs	r2, #197	@ 0xc5
 8010fea:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8010fec:	2300      	movs	r3, #0
}
 8010fee:	4618      	mov	r0, r3
 8010ff0:	3714      	adds	r7, #20
 8010ff2:	46bd      	mov	sp, r7
 8010ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ff8:	4770      	bx	lr
 8010ffa:	bf00      	nop
 8010ffc:	20012000 	.word	0x20012000
 8011000:	10624dd3 	.word	0x10624dd3

08011004 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8011004:	b580      	push	{r7, lr}
 8011006:	b088      	sub	sp, #32
 8011008:	af00      	add	r7, sp, #0
 801100a:	60f8      	str	r0, [r7, #12]
 801100c:	460b      	mov	r3, r1
 801100e:	607a      	str	r2, [r7, #4]
 8011010:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8011012:	4b35      	ldr	r3, [pc, #212]	@ (80110e8 <SDMMC_GetCmdResp6+0xe4>)
 8011014:	681b      	ldr	r3, [r3, #0]
 8011016:	4a35      	ldr	r2, [pc, #212]	@ (80110ec <SDMMC_GetCmdResp6+0xe8>)
 8011018:	fba2 2303 	umull	r2, r3, r2, r3
 801101c:	0a5b      	lsrs	r3, r3, #9
 801101e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011022:	fb02 f303 	mul.w	r3, r2, r3
 8011026:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8011028:	69fb      	ldr	r3, [r7, #28]
 801102a:	1e5a      	subs	r2, r3, #1
 801102c:	61fa      	str	r2, [r7, #28]
 801102e:	2b00      	cmp	r3, #0
 8011030:	d102      	bne.n	8011038 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011032:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8011036:	e052      	b.n	80110de <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8011038:	68fb      	ldr	r3, [r7, #12]
 801103a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801103c:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801103e:	69bb      	ldr	r3, [r7, #24]
 8011040:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8011044:	2b00      	cmp	r3, #0
 8011046:	d0ef      	beq.n	8011028 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8011048:	69bb      	ldr	r3, [r7, #24]
 801104a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801104e:	2b00      	cmp	r3, #0
 8011050:	d1ea      	bne.n	8011028 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8011052:	68fb      	ldr	r3, [r7, #12]
 8011054:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011056:	f003 0304 	and.w	r3, r3, #4
 801105a:	2b00      	cmp	r3, #0
 801105c:	d004      	beq.n	8011068 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 801105e:	68fb      	ldr	r3, [r7, #12]
 8011060:	2204      	movs	r2, #4
 8011062:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8011064:	2304      	movs	r3, #4
 8011066:	e03a      	b.n	80110de <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8011068:	68fb      	ldr	r3, [r7, #12]
 801106a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801106c:	f003 0301 	and.w	r3, r3, #1
 8011070:	2b00      	cmp	r3, #0
 8011072:	d004      	beq.n	801107e <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8011074:	68fb      	ldr	r3, [r7, #12]
 8011076:	2201      	movs	r2, #1
 8011078:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 801107a:	2301      	movs	r3, #1
 801107c:	e02f      	b.n	80110de <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 801107e:	68f8      	ldr	r0, [r7, #12]
 8011080:	f7ff fbca 	bl	8010818 <SDMMC_GetCommandResponse>
 8011084:	4603      	mov	r3, r0
 8011086:	461a      	mov	r2, r3
 8011088:	7afb      	ldrb	r3, [r7, #11]
 801108a:	4293      	cmp	r3, r2
 801108c:	d001      	beq.n	8011092 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 801108e:	2301      	movs	r3, #1
 8011090:	e025      	b.n	80110de <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8011092:	68fb      	ldr	r3, [r7, #12]
 8011094:	22c5      	movs	r2, #197	@ 0xc5
 8011096:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8011098:	2100      	movs	r1, #0
 801109a:	68f8      	ldr	r0, [r7, #12]
 801109c:	f7ff fbc9 	bl	8010832 <SDMMC_GetResponse>
 80110a0:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 80110a2:	697b      	ldr	r3, [r7, #20]
 80110a4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 80110a8:	2b00      	cmp	r3, #0
 80110aa:	d106      	bne.n	80110ba <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 80110ac:	697b      	ldr	r3, [r7, #20]
 80110ae:	0c1b      	lsrs	r3, r3, #16
 80110b0:	b29a      	uxth	r2, r3
 80110b2:	687b      	ldr	r3, [r7, #4]
 80110b4:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 80110b6:	2300      	movs	r3, #0
 80110b8:	e011      	b.n	80110de <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 80110ba:	697b      	ldr	r3, [r7, #20]
 80110bc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80110c0:	2b00      	cmp	r3, #0
 80110c2:	d002      	beq.n	80110ca <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80110c4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80110c8:	e009      	b.n	80110de <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 80110ca:	697b      	ldr	r3, [r7, #20]
 80110cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80110d0:	2b00      	cmp	r3, #0
 80110d2:	d002      	beq.n	80110da <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80110d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80110d8:	e001      	b.n	80110de <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80110da:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 80110de:	4618      	mov	r0, r3
 80110e0:	3720      	adds	r7, #32
 80110e2:	46bd      	mov	sp, r7
 80110e4:	bd80      	pop	{r7, pc}
 80110e6:	bf00      	nop
 80110e8:	20012000 	.word	0x20012000
 80110ec:	10624dd3 	.word	0x10624dd3

080110f0 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 80110f0:	b480      	push	{r7}
 80110f2:	b085      	sub	sp, #20
 80110f4:	af00      	add	r7, sp, #0
 80110f6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80110f8:	4b22      	ldr	r3, [pc, #136]	@ (8011184 <SDMMC_GetCmdResp7+0x94>)
 80110fa:	681b      	ldr	r3, [r3, #0]
 80110fc:	4a22      	ldr	r2, [pc, #136]	@ (8011188 <SDMMC_GetCmdResp7+0x98>)
 80110fe:	fba2 2303 	umull	r2, r3, r2, r3
 8011102:	0a5b      	lsrs	r3, r3, #9
 8011104:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011108:	fb02 f303 	mul.w	r3, r2, r3
 801110c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 801110e:	68fb      	ldr	r3, [r7, #12]
 8011110:	1e5a      	subs	r2, r3, #1
 8011112:	60fa      	str	r2, [r7, #12]
 8011114:	2b00      	cmp	r3, #0
 8011116:	d102      	bne.n	801111e <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011118:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801111c:	e02c      	b.n	8011178 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 801111e:	687b      	ldr	r3, [r7, #4]
 8011120:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011122:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011124:	68bb      	ldr	r3, [r7, #8]
 8011126:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 801112a:	2b00      	cmp	r3, #0
 801112c:	d0ef      	beq.n	801110e <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 801112e:	68bb      	ldr	r3, [r7, #8]
 8011130:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011134:	2b00      	cmp	r3, #0
 8011136:	d1ea      	bne.n	801110e <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8011138:	687b      	ldr	r3, [r7, #4]
 801113a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801113c:	f003 0304 	and.w	r3, r3, #4
 8011140:	2b00      	cmp	r3, #0
 8011142:	d004      	beq.n	801114e <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8011144:	687b      	ldr	r3, [r7, #4]
 8011146:	2204      	movs	r2, #4
 8011148:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801114a:	2304      	movs	r3, #4
 801114c:	e014      	b.n	8011178 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 801114e:	687b      	ldr	r3, [r7, #4]
 8011150:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011152:	f003 0301 	and.w	r3, r3, #1
 8011156:	2b00      	cmp	r3, #0
 8011158:	d004      	beq.n	8011164 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 801115a:	687b      	ldr	r3, [r7, #4]
 801115c:	2201      	movs	r2, #1
 801115e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011160:	2301      	movs	r3, #1
 8011162:	e009      	b.n	8011178 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8011164:	687b      	ldr	r3, [r7, #4]
 8011166:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011168:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801116c:	2b00      	cmp	r3, #0
 801116e:	d002      	beq.n	8011176 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8011170:	687b      	ldr	r3, [r7, #4]
 8011172:	2240      	movs	r2, #64	@ 0x40
 8011174:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8011176:	2300      	movs	r3, #0
  
}
 8011178:	4618      	mov	r0, r3
 801117a:	3714      	adds	r7, #20
 801117c:	46bd      	mov	sp, r7
 801117e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011182:	4770      	bx	lr
 8011184:	20012000 	.word	0x20012000
 8011188:	10624dd3 	.word	0x10624dd3

0801118c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 801118c:	b480      	push	{r7}
 801118e:	b085      	sub	sp, #20
 8011190:	af00      	add	r7, sp, #0
 8011192:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8011194:	4b11      	ldr	r3, [pc, #68]	@ (80111dc <SDMMC_GetCmdError+0x50>)
 8011196:	681b      	ldr	r3, [r3, #0]
 8011198:	4a11      	ldr	r2, [pc, #68]	@ (80111e0 <SDMMC_GetCmdError+0x54>)
 801119a:	fba2 2303 	umull	r2, r3, r2, r3
 801119e:	0a5b      	lsrs	r3, r3, #9
 80111a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80111a4:	fb02 f303 	mul.w	r3, r2, r3
 80111a8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80111aa:	68fb      	ldr	r3, [r7, #12]
 80111ac:	1e5a      	subs	r2, r3, #1
 80111ae:	60fa      	str	r2, [r7, #12]
 80111b0:	2b00      	cmp	r3, #0
 80111b2:	d102      	bne.n	80111ba <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80111b4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80111b8:	e009      	b.n	80111ce <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 80111ba:	687b      	ldr	r3, [r7, #4]
 80111bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80111be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80111c2:	2b00      	cmp	r3, #0
 80111c4:	d0f1      	beq.n	80111aa <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80111c6:	687b      	ldr	r3, [r7, #4]
 80111c8:	22c5      	movs	r2, #197	@ 0xc5
 80111ca:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 80111cc:	2300      	movs	r3, #0
}
 80111ce:	4618      	mov	r0, r3
 80111d0:	3714      	adds	r7, #20
 80111d2:	46bd      	mov	sp, r7
 80111d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111d8:	4770      	bx	lr
 80111da:	bf00      	nop
 80111dc:	20012000 	.word	0x20012000
 80111e0:	10624dd3 	.word	0x10624dd3

080111e4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80111e4:	b084      	sub	sp, #16
 80111e6:	b580      	push	{r7, lr}
 80111e8:	b084      	sub	sp, #16
 80111ea:	af00      	add	r7, sp, #0
 80111ec:	6078      	str	r0, [r7, #4]
 80111ee:	f107 001c 	add.w	r0, r7, #28
 80111f2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80111f6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80111fa:	2b01      	cmp	r3, #1
 80111fc:	d121      	bne.n	8011242 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80111fe:	687b      	ldr	r3, [r7, #4]
 8011200:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011202:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8011206:	687b      	ldr	r3, [r7, #4]
 8011208:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 801120a:	687b      	ldr	r3, [r7, #4]
 801120c:	68da      	ldr	r2, [r3, #12]
 801120e:	4b21      	ldr	r3, [pc, #132]	@ (8011294 <USB_CoreInit+0xb0>)
 8011210:	4013      	ands	r3, r2
 8011212:	687a      	ldr	r2, [r7, #4]
 8011214:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8011216:	687b      	ldr	r3, [r7, #4]
 8011218:	68db      	ldr	r3, [r3, #12]
 801121a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 801121e:	687b      	ldr	r3, [r7, #4]
 8011220:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8011222:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8011226:	2b01      	cmp	r3, #1
 8011228:	d105      	bne.n	8011236 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 801122a:	687b      	ldr	r3, [r7, #4]
 801122c:	68db      	ldr	r3, [r3, #12]
 801122e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8011232:	687b      	ldr	r3, [r7, #4]
 8011234:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8011236:	6878      	ldr	r0, [r7, #4]
 8011238:	f000 f9d4 	bl	80115e4 <USB_CoreReset>
 801123c:	4603      	mov	r3, r0
 801123e:	73fb      	strb	r3, [r7, #15]
 8011240:	e010      	b.n	8011264 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8011242:	687b      	ldr	r3, [r7, #4]
 8011244:	68db      	ldr	r3, [r3, #12]
 8011246:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 801124a:	687b      	ldr	r3, [r7, #4]
 801124c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 801124e:	6878      	ldr	r0, [r7, #4]
 8011250:	f000 f9c8 	bl	80115e4 <USB_CoreReset>
 8011254:	4603      	mov	r3, r0
 8011256:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8011258:	687b      	ldr	r3, [r7, #4]
 801125a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801125c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8011260:	687b      	ldr	r3, [r7, #4]
 8011262:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8011264:	7fbb      	ldrb	r3, [r7, #30]
 8011266:	2b01      	cmp	r3, #1
 8011268:	d10b      	bne.n	8011282 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 801126a:	687b      	ldr	r3, [r7, #4]
 801126c:	689b      	ldr	r3, [r3, #8]
 801126e:	f043 0206 	orr.w	r2, r3, #6
 8011272:	687b      	ldr	r3, [r7, #4]
 8011274:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8011276:	687b      	ldr	r3, [r7, #4]
 8011278:	689b      	ldr	r3, [r3, #8]
 801127a:	f043 0220 	orr.w	r2, r3, #32
 801127e:	687b      	ldr	r3, [r7, #4]
 8011280:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8011282:	7bfb      	ldrb	r3, [r7, #15]
}
 8011284:	4618      	mov	r0, r3
 8011286:	3710      	adds	r7, #16
 8011288:	46bd      	mov	sp, r7
 801128a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801128e:	b004      	add	sp, #16
 8011290:	4770      	bx	lr
 8011292:	bf00      	nop
 8011294:	ffbdffbf 	.word	0xffbdffbf

08011298 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8011298:	b480      	push	{r7}
 801129a:	b083      	sub	sp, #12
 801129c:	af00      	add	r7, sp, #0
 801129e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80112a0:	687b      	ldr	r3, [r7, #4]
 80112a2:	689b      	ldr	r3, [r3, #8]
 80112a4:	f043 0201 	orr.w	r2, r3, #1
 80112a8:	687b      	ldr	r3, [r7, #4]
 80112aa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80112ac:	2300      	movs	r3, #0
}
 80112ae:	4618      	mov	r0, r3
 80112b0:	370c      	adds	r7, #12
 80112b2:	46bd      	mov	sp, r7
 80112b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112b8:	4770      	bx	lr

080112ba <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80112ba:	b480      	push	{r7}
 80112bc:	b083      	sub	sp, #12
 80112be:	af00      	add	r7, sp, #0
 80112c0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80112c2:	687b      	ldr	r3, [r7, #4]
 80112c4:	689b      	ldr	r3, [r3, #8]
 80112c6:	f023 0201 	bic.w	r2, r3, #1
 80112ca:	687b      	ldr	r3, [r7, #4]
 80112cc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80112ce:	2300      	movs	r3, #0
}
 80112d0:	4618      	mov	r0, r3
 80112d2:	370c      	adds	r7, #12
 80112d4:	46bd      	mov	sp, r7
 80112d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112da:	4770      	bx	lr

080112dc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80112dc:	b580      	push	{r7, lr}
 80112de:	b084      	sub	sp, #16
 80112e0:	af00      	add	r7, sp, #0
 80112e2:	6078      	str	r0, [r7, #4]
 80112e4:	460b      	mov	r3, r1
 80112e6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80112e8:	2300      	movs	r3, #0
 80112ea:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80112ec:	687b      	ldr	r3, [r7, #4]
 80112ee:	68db      	ldr	r3, [r3, #12]
 80112f0:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80112f4:	687b      	ldr	r3, [r7, #4]
 80112f6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80112f8:	78fb      	ldrb	r3, [r7, #3]
 80112fa:	2b01      	cmp	r3, #1
 80112fc:	d115      	bne.n	801132a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80112fe:	687b      	ldr	r3, [r7, #4]
 8011300:	68db      	ldr	r3, [r3, #12]
 8011302:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8011306:	687b      	ldr	r3, [r7, #4]
 8011308:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 801130a:	200a      	movs	r0, #10
 801130c:	f7f4 f87a 	bl	8005404 <HAL_Delay>
      ms += 10U;
 8011310:	68fb      	ldr	r3, [r7, #12]
 8011312:	330a      	adds	r3, #10
 8011314:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8011316:	6878      	ldr	r0, [r7, #4]
 8011318:	f000 f956 	bl	80115c8 <USB_GetMode>
 801131c:	4603      	mov	r3, r0
 801131e:	2b01      	cmp	r3, #1
 8011320:	d01e      	beq.n	8011360 <USB_SetCurrentMode+0x84>
 8011322:	68fb      	ldr	r3, [r7, #12]
 8011324:	2bc7      	cmp	r3, #199	@ 0xc7
 8011326:	d9f0      	bls.n	801130a <USB_SetCurrentMode+0x2e>
 8011328:	e01a      	b.n	8011360 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 801132a:	78fb      	ldrb	r3, [r7, #3]
 801132c:	2b00      	cmp	r3, #0
 801132e:	d115      	bne.n	801135c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8011330:	687b      	ldr	r3, [r7, #4]
 8011332:	68db      	ldr	r3, [r3, #12]
 8011334:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8011338:	687b      	ldr	r3, [r7, #4]
 801133a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 801133c:	200a      	movs	r0, #10
 801133e:	f7f4 f861 	bl	8005404 <HAL_Delay>
      ms += 10U;
 8011342:	68fb      	ldr	r3, [r7, #12]
 8011344:	330a      	adds	r3, #10
 8011346:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8011348:	6878      	ldr	r0, [r7, #4]
 801134a:	f000 f93d 	bl	80115c8 <USB_GetMode>
 801134e:	4603      	mov	r3, r0
 8011350:	2b00      	cmp	r3, #0
 8011352:	d005      	beq.n	8011360 <USB_SetCurrentMode+0x84>
 8011354:	68fb      	ldr	r3, [r7, #12]
 8011356:	2bc7      	cmp	r3, #199	@ 0xc7
 8011358:	d9f0      	bls.n	801133c <USB_SetCurrentMode+0x60>
 801135a:	e001      	b.n	8011360 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 801135c:	2301      	movs	r3, #1
 801135e:	e005      	b.n	801136c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8011360:	68fb      	ldr	r3, [r7, #12]
 8011362:	2bc8      	cmp	r3, #200	@ 0xc8
 8011364:	d101      	bne.n	801136a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8011366:	2301      	movs	r3, #1
 8011368:	e000      	b.n	801136c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 801136a:	2300      	movs	r3, #0
}
 801136c:	4618      	mov	r0, r3
 801136e:	3710      	adds	r7, #16
 8011370:	46bd      	mov	sp, r7
 8011372:	bd80      	pop	{r7, pc}

08011374 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8011374:	b480      	push	{r7}
 8011376:	b085      	sub	sp, #20
 8011378:	af00      	add	r7, sp, #0
 801137a:	6078      	str	r0, [r7, #4]
 801137c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 801137e:	2300      	movs	r3, #0
 8011380:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8011382:	68fb      	ldr	r3, [r7, #12]
 8011384:	3301      	adds	r3, #1
 8011386:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011388:	68fb      	ldr	r3, [r7, #12]
 801138a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801138e:	d901      	bls.n	8011394 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8011390:	2303      	movs	r3, #3
 8011392:	e01b      	b.n	80113cc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8011394:	687b      	ldr	r3, [r7, #4]
 8011396:	691b      	ldr	r3, [r3, #16]
 8011398:	2b00      	cmp	r3, #0
 801139a:	daf2      	bge.n	8011382 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 801139c:	2300      	movs	r3, #0
 801139e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80113a0:	683b      	ldr	r3, [r7, #0]
 80113a2:	019b      	lsls	r3, r3, #6
 80113a4:	f043 0220 	orr.w	r2, r3, #32
 80113a8:	687b      	ldr	r3, [r7, #4]
 80113aa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80113ac:	68fb      	ldr	r3, [r7, #12]
 80113ae:	3301      	adds	r3, #1
 80113b0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80113b2:	68fb      	ldr	r3, [r7, #12]
 80113b4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80113b8:	d901      	bls.n	80113be <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80113ba:	2303      	movs	r3, #3
 80113bc:	e006      	b.n	80113cc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80113be:	687b      	ldr	r3, [r7, #4]
 80113c0:	691b      	ldr	r3, [r3, #16]
 80113c2:	f003 0320 	and.w	r3, r3, #32
 80113c6:	2b20      	cmp	r3, #32
 80113c8:	d0f0      	beq.n	80113ac <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80113ca:	2300      	movs	r3, #0
}
 80113cc:	4618      	mov	r0, r3
 80113ce:	3714      	adds	r7, #20
 80113d0:	46bd      	mov	sp, r7
 80113d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113d6:	4770      	bx	lr

080113d8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80113d8:	b480      	push	{r7}
 80113da:	b085      	sub	sp, #20
 80113dc:	af00      	add	r7, sp, #0
 80113de:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80113e0:	2300      	movs	r3, #0
 80113e2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80113e4:	68fb      	ldr	r3, [r7, #12]
 80113e6:	3301      	adds	r3, #1
 80113e8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80113ea:	68fb      	ldr	r3, [r7, #12]
 80113ec:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80113f0:	d901      	bls.n	80113f6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80113f2:	2303      	movs	r3, #3
 80113f4:	e018      	b.n	8011428 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80113f6:	687b      	ldr	r3, [r7, #4]
 80113f8:	691b      	ldr	r3, [r3, #16]
 80113fa:	2b00      	cmp	r3, #0
 80113fc:	daf2      	bge.n	80113e4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80113fe:	2300      	movs	r3, #0
 8011400:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8011402:	687b      	ldr	r3, [r7, #4]
 8011404:	2210      	movs	r2, #16
 8011406:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8011408:	68fb      	ldr	r3, [r7, #12]
 801140a:	3301      	adds	r3, #1
 801140c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801140e:	68fb      	ldr	r3, [r7, #12]
 8011410:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011414:	d901      	bls.n	801141a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8011416:	2303      	movs	r3, #3
 8011418:	e006      	b.n	8011428 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 801141a:	687b      	ldr	r3, [r7, #4]
 801141c:	691b      	ldr	r3, [r3, #16]
 801141e:	f003 0310 	and.w	r3, r3, #16
 8011422:	2b10      	cmp	r3, #16
 8011424:	d0f0      	beq.n	8011408 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8011426:	2300      	movs	r3, #0
}
 8011428:	4618      	mov	r0, r3
 801142a:	3714      	adds	r7, #20
 801142c:	46bd      	mov	sp, r7
 801142e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011432:	4770      	bx	lr

08011434 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8011434:	b480      	push	{r7}
 8011436:	b089      	sub	sp, #36	@ 0x24
 8011438:	af00      	add	r7, sp, #0
 801143a:	60f8      	str	r0, [r7, #12]
 801143c:	60b9      	str	r1, [r7, #8]
 801143e:	4611      	mov	r1, r2
 8011440:	461a      	mov	r2, r3
 8011442:	460b      	mov	r3, r1
 8011444:	71fb      	strb	r3, [r7, #7]
 8011446:	4613      	mov	r3, r2
 8011448:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801144a:	68fb      	ldr	r3, [r7, #12]
 801144c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 801144e:	68bb      	ldr	r3, [r7, #8]
 8011450:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8011452:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8011456:	2b00      	cmp	r3, #0
 8011458:	d123      	bne.n	80114a2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 801145a:	88bb      	ldrh	r3, [r7, #4]
 801145c:	3303      	adds	r3, #3
 801145e:	089b      	lsrs	r3, r3, #2
 8011460:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8011462:	2300      	movs	r3, #0
 8011464:	61bb      	str	r3, [r7, #24]
 8011466:	e018      	b.n	801149a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8011468:	79fb      	ldrb	r3, [r7, #7]
 801146a:	031a      	lsls	r2, r3, #12
 801146c:	697b      	ldr	r3, [r7, #20]
 801146e:	4413      	add	r3, r2
 8011470:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8011474:	461a      	mov	r2, r3
 8011476:	69fb      	ldr	r3, [r7, #28]
 8011478:	681b      	ldr	r3, [r3, #0]
 801147a:	6013      	str	r3, [r2, #0]
      pSrc++;
 801147c:	69fb      	ldr	r3, [r7, #28]
 801147e:	3301      	adds	r3, #1
 8011480:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8011482:	69fb      	ldr	r3, [r7, #28]
 8011484:	3301      	adds	r3, #1
 8011486:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8011488:	69fb      	ldr	r3, [r7, #28]
 801148a:	3301      	adds	r3, #1
 801148c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 801148e:	69fb      	ldr	r3, [r7, #28]
 8011490:	3301      	adds	r3, #1
 8011492:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8011494:	69bb      	ldr	r3, [r7, #24]
 8011496:	3301      	adds	r3, #1
 8011498:	61bb      	str	r3, [r7, #24]
 801149a:	69ba      	ldr	r2, [r7, #24]
 801149c:	693b      	ldr	r3, [r7, #16]
 801149e:	429a      	cmp	r2, r3
 80114a0:	d3e2      	bcc.n	8011468 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80114a2:	2300      	movs	r3, #0
}
 80114a4:	4618      	mov	r0, r3
 80114a6:	3724      	adds	r7, #36	@ 0x24
 80114a8:	46bd      	mov	sp, r7
 80114aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114ae:	4770      	bx	lr

080114b0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80114b0:	b480      	push	{r7}
 80114b2:	b08b      	sub	sp, #44	@ 0x2c
 80114b4:	af00      	add	r7, sp, #0
 80114b6:	60f8      	str	r0, [r7, #12]
 80114b8:	60b9      	str	r1, [r7, #8]
 80114ba:	4613      	mov	r3, r2
 80114bc:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80114be:	68fb      	ldr	r3, [r7, #12]
 80114c0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80114c2:	68bb      	ldr	r3, [r7, #8]
 80114c4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80114c6:	88fb      	ldrh	r3, [r7, #6]
 80114c8:	089b      	lsrs	r3, r3, #2
 80114ca:	b29b      	uxth	r3, r3
 80114cc:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80114ce:	88fb      	ldrh	r3, [r7, #6]
 80114d0:	f003 0303 	and.w	r3, r3, #3
 80114d4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80114d6:	2300      	movs	r3, #0
 80114d8:	623b      	str	r3, [r7, #32]
 80114da:	e014      	b.n	8011506 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80114dc:	69bb      	ldr	r3, [r7, #24]
 80114de:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80114e2:	681a      	ldr	r2, [r3, #0]
 80114e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80114e6:	601a      	str	r2, [r3, #0]
    pDest++;
 80114e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80114ea:	3301      	adds	r3, #1
 80114ec:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80114ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80114f0:	3301      	adds	r3, #1
 80114f2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80114f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80114f6:	3301      	adds	r3, #1
 80114f8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80114fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80114fc:	3301      	adds	r3, #1
 80114fe:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8011500:	6a3b      	ldr	r3, [r7, #32]
 8011502:	3301      	adds	r3, #1
 8011504:	623b      	str	r3, [r7, #32]
 8011506:	6a3a      	ldr	r2, [r7, #32]
 8011508:	697b      	ldr	r3, [r7, #20]
 801150a:	429a      	cmp	r2, r3
 801150c:	d3e6      	bcc.n	80114dc <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 801150e:	8bfb      	ldrh	r3, [r7, #30]
 8011510:	2b00      	cmp	r3, #0
 8011512:	d01e      	beq.n	8011552 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8011514:	2300      	movs	r3, #0
 8011516:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8011518:	69bb      	ldr	r3, [r7, #24]
 801151a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801151e:	461a      	mov	r2, r3
 8011520:	f107 0310 	add.w	r3, r7, #16
 8011524:	6812      	ldr	r2, [r2, #0]
 8011526:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8011528:	693a      	ldr	r2, [r7, #16]
 801152a:	6a3b      	ldr	r3, [r7, #32]
 801152c:	b2db      	uxtb	r3, r3
 801152e:	00db      	lsls	r3, r3, #3
 8011530:	fa22 f303 	lsr.w	r3, r2, r3
 8011534:	b2da      	uxtb	r2, r3
 8011536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011538:	701a      	strb	r2, [r3, #0]
      i++;
 801153a:	6a3b      	ldr	r3, [r7, #32]
 801153c:	3301      	adds	r3, #1
 801153e:	623b      	str	r3, [r7, #32]
      pDest++;
 8011540:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011542:	3301      	adds	r3, #1
 8011544:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8011546:	8bfb      	ldrh	r3, [r7, #30]
 8011548:	3b01      	subs	r3, #1
 801154a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 801154c:	8bfb      	ldrh	r3, [r7, #30]
 801154e:	2b00      	cmp	r3, #0
 8011550:	d1ea      	bne.n	8011528 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8011552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8011554:	4618      	mov	r0, r3
 8011556:	372c      	adds	r7, #44	@ 0x2c
 8011558:	46bd      	mov	sp, r7
 801155a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801155e:	4770      	bx	lr

08011560 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8011560:	b480      	push	{r7}
 8011562:	b085      	sub	sp, #20
 8011564:	af00      	add	r7, sp, #0
 8011566:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8011568:	687b      	ldr	r3, [r7, #4]
 801156a:	695b      	ldr	r3, [r3, #20]
 801156c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 801156e:	687b      	ldr	r3, [r7, #4]
 8011570:	699b      	ldr	r3, [r3, #24]
 8011572:	68fa      	ldr	r2, [r7, #12]
 8011574:	4013      	ands	r3, r2
 8011576:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8011578:	68fb      	ldr	r3, [r7, #12]
}
 801157a:	4618      	mov	r0, r3
 801157c:	3714      	adds	r7, #20
 801157e:	46bd      	mov	sp, r7
 8011580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011584:	4770      	bx	lr

08011586 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8011586:	b480      	push	{r7}
 8011588:	b085      	sub	sp, #20
 801158a:	af00      	add	r7, sp, #0
 801158c:	6078      	str	r0, [r7, #4]
 801158e:	460b      	mov	r3, r1
 8011590:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011592:	687b      	ldr	r3, [r7, #4]
 8011594:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8011596:	78fb      	ldrb	r3, [r7, #3]
 8011598:	015a      	lsls	r2, r3, #5
 801159a:	68fb      	ldr	r3, [r7, #12]
 801159c:	4413      	add	r3, r2
 801159e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80115a2:	689b      	ldr	r3, [r3, #8]
 80115a4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 80115a6:	78fb      	ldrb	r3, [r7, #3]
 80115a8:	015a      	lsls	r2, r3, #5
 80115aa:	68fb      	ldr	r3, [r7, #12]
 80115ac:	4413      	add	r3, r2
 80115ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80115b2:	68db      	ldr	r3, [r3, #12]
 80115b4:	68ba      	ldr	r2, [r7, #8]
 80115b6:	4013      	ands	r3, r2
 80115b8:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80115ba:	68bb      	ldr	r3, [r7, #8]
}
 80115bc:	4618      	mov	r0, r3
 80115be:	3714      	adds	r7, #20
 80115c0:	46bd      	mov	sp, r7
 80115c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115c6:	4770      	bx	lr

080115c8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80115c8:	b480      	push	{r7}
 80115ca:	b083      	sub	sp, #12
 80115cc:	af00      	add	r7, sp, #0
 80115ce:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80115d0:	687b      	ldr	r3, [r7, #4]
 80115d2:	695b      	ldr	r3, [r3, #20]
 80115d4:	f003 0301 	and.w	r3, r3, #1
}
 80115d8:	4618      	mov	r0, r3
 80115da:	370c      	adds	r7, #12
 80115dc:	46bd      	mov	sp, r7
 80115de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115e2:	4770      	bx	lr

080115e4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80115e4:	b480      	push	{r7}
 80115e6:	b085      	sub	sp, #20
 80115e8:	af00      	add	r7, sp, #0
 80115ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80115ec:	2300      	movs	r3, #0
 80115ee:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80115f0:	68fb      	ldr	r3, [r7, #12]
 80115f2:	3301      	adds	r3, #1
 80115f4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80115f6:	68fb      	ldr	r3, [r7, #12]
 80115f8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80115fc:	d901      	bls.n	8011602 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80115fe:	2303      	movs	r3, #3
 8011600:	e022      	b.n	8011648 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8011602:	687b      	ldr	r3, [r7, #4]
 8011604:	691b      	ldr	r3, [r3, #16]
 8011606:	2b00      	cmp	r3, #0
 8011608:	daf2      	bge.n	80115f0 <USB_CoreReset+0xc>

  count = 10U;
 801160a:	230a      	movs	r3, #10
 801160c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 801160e:	e002      	b.n	8011616 <USB_CoreReset+0x32>
  {
    count--;
 8011610:	68fb      	ldr	r3, [r7, #12]
 8011612:	3b01      	subs	r3, #1
 8011614:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8011616:	68fb      	ldr	r3, [r7, #12]
 8011618:	2b00      	cmp	r3, #0
 801161a:	d1f9      	bne.n	8011610 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 801161c:	687b      	ldr	r3, [r7, #4]
 801161e:	691b      	ldr	r3, [r3, #16]
 8011620:	f043 0201 	orr.w	r2, r3, #1
 8011624:	687b      	ldr	r3, [r7, #4]
 8011626:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8011628:	68fb      	ldr	r3, [r7, #12]
 801162a:	3301      	adds	r3, #1
 801162c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801162e:	68fb      	ldr	r3, [r7, #12]
 8011630:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011634:	d901      	bls.n	801163a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8011636:	2303      	movs	r3, #3
 8011638:	e006      	b.n	8011648 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 801163a:	687b      	ldr	r3, [r7, #4]
 801163c:	691b      	ldr	r3, [r3, #16]
 801163e:	f003 0301 	and.w	r3, r3, #1
 8011642:	2b01      	cmp	r3, #1
 8011644:	d0f0      	beq.n	8011628 <USB_CoreReset+0x44>

  return HAL_OK;
 8011646:	2300      	movs	r3, #0
}
 8011648:	4618      	mov	r0, r3
 801164a:	3714      	adds	r7, #20
 801164c:	46bd      	mov	sp, r7
 801164e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011652:	4770      	bx	lr

08011654 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8011654:	b084      	sub	sp, #16
 8011656:	b580      	push	{r7, lr}
 8011658:	b086      	sub	sp, #24
 801165a:	af00      	add	r7, sp, #0
 801165c:	6078      	str	r0, [r7, #4]
 801165e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8011662:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8011666:	2300      	movs	r3, #0
 8011668:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801166a:	687b      	ldr	r3, [r7, #4]
 801166c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 801166e:	68fb      	ldr	r3, [r7, #12]
 8011670:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8011674:	461a      	mov	r2, r3
 8011676:	2300      	movs	r3, #0
 8011678:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 801167a:	687b      	ldr	r3, [r7, #4]
 801167c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801167e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8011682:	687b      	ldr	r3, [r7, #4]
 8011684:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8011686:	687b      	ldr	r3, [r7, #4]
 8011688:	68db      	ldr	r3, [r3, #12]
 801168a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801168e:	2b00      	cmp	r3, #0
 8011690:	d119      	bne.n	80116c6 <USB_HostInit+0x72>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8011692:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011696:	2b01      	cmp	r3, #1
 8011698:	d10a      	bne.n	80116b0 <USB_HostInit+0x5c>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 801169a:	68fb      	ldr	r3, [r7, #12]
 801169c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80116a0:	681b      	ldr	r3, [r3, #0]
 80116a2:	68fa      	ldr	r2, [r7, #12]
 80116a4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80116a8:	f043 0304 	orr.w	r3, r3, #4
 80116ac:	6013      	str	r3, [r2, #0]
 80116ae:	e014      	b.n	80116da <USB_HostInit+0x86>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80116b0:	68fb      	ldr	r3, [r7, #12]
 80116b2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80116b6:	681b      	ldr	r3, [r3, #0]
 80116b8:	68fa      	ldr	r2, [r7, #12]
 80116ba:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80116be:	f023 0304 	bic.w	r3, r3, #4
 80116c2:	6013      	str	r3, [r2, #0]
 80116c4:	e009      	b.n	80116da <USB_HostInit+0x86>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80116c6:	68fb      	ldr	r3, [r7, #12]
 80116c8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80116cc:	681b      	ldr	r3, [r3, #0]
 80116ce:	68fa      	ldr	r2, [r7, #12]
 80116d0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80116d4:	f023 0304 	bic.w	r3, r3, #4
 80116d8:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80116da:	2110      	movs	r1, #16
 80116dc:	6878      	ldr	r0, [r7, #4]
 80116de:	f7ff fe49 	bl	8011374 <USB_FlushTxFifo>
 80116e2:	4603      	mov	r3, r0
 80116e4:	2b00      	cmp	r3, #0
 80116e6:	d001      	beq.n	80116ec <USB_HostInit+0x98>
  {
    ret = HAL_ERROR;
 80116e8:	2301      	movs	r3, #1
 80116ea:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80116ec:	6878      	ldr	r0, [r7, #4]
 80116ee:	f7ff fe73 	bl	80113d8 <USB_FlushRxFifo>
 80116f2:	4603      	mov	r3, r0
 80116f4:	2b00      	cmp	r3, #0
 80116f6:	d001      	beq.n	80116fc <USB_HostInit+0xa8>
  {
    ret = HAL_ERROR;
 80116f8:	2301      	movs	r3, #1
 80116fa:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80116fc:	2300      	movs	r3, #0
 80116fe:	613b      	str	r3, [r7, #16]
 8011700:	e015      	b.n	801172e <USB_HostInit+0xda>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8011702:	693b      	ldr	r3, [r7, #16]
 8011704:	015a      	lsls	r2, r3, #5
 8011706:	68fb      	ldr	r3, [r7, #12]
 8011708:	4413      	add	r3, r2
 801170a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801170e:	461a      	mov	r2, r3
 8011710:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8011714:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8011716:	693b      	ldr	r3, [r7, #16]
 8011718:	015a      	lsls	r2, r3, #5
 801171a:	68fb      	ldr	r3, [r7, #12]
 801171c:	4413      	add	r3, r2
 801171e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011722:	461a      	mov	r2, r3
 8011724:	2300      	movs	r3, #0
 8011726:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8011728:	693b      	ldr	r3, [r7, #16]
 801172a:	3301      	adds	r3, #1
 801172c:	613b      	str	r3, [r7, #16]
 801172e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8011732:	461a      	mov	r2, r3
 8011734:	693b      	ldr	r3, [r7, #16]
 8011736:	4293      	cmp	r3, r2
 8011738:	d3e3      	bcc.n	8011702 <USB_HostInit+0xae>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 801173a:	687b      	ldr	r3, [r7, #4]
 801173c:	2200      	movs	r2, #0
 801173e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8011740:	687b      	ldr	r3, [r7, #4]
 8011742:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8011746:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8011748:	687b      	ldr	r3, [r7, #4]
 801174a:	4a18      	ldr	r2, [pc, #96]	@ (80117ac <USB_HostInit+0x158>)
 801174c:	4293      	cmp	r3, r2
 801174e:	d10b      	bne.n	8011768 <USB_HostInit+0x114>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8011750:	687b      	ldr	r3, [r7, #4]
 8011752:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011756:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8011758:	687b      	ldr	r3, [r7, #4]
 801175a:	4a15      	ldr	r2, [pc, #84]	@ (80117b0 <USB_HostInit+0x15c>)
 801175c:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 801175e:	687b      	ldr	r3, [r7, #4]
 8011760:	4a14      	ldr	r2, [pc, #80]	@ (80117b4 <USB_HostInit+0x160>)
 8011762:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8011766:	e009      	b.n	801177c <USB_HostInit+0x128>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8011768:	687b      	ldr	r3, [r7, #4]
 801176a:	2280      	movs	r2, #128	@ 0x80
 801176c:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 801176e:	687b      	ldr	r3, [r7, #4]
 8011770:	4a11      	ldr	r2, [pc, #68]	@ (80117b8 <USB_HostInit+0x164>)
 8011772:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8011774:	687b      	ldr	r3, [r7, #4]
 8011776:	4a11      	ldr	r2, [pc, #68]	@ (80117bc <USB_HostInit+0x168>)
 8011778:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 801177c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8011780:	2b00      	cmp	r3, #0
 8011782:	d105      	bne.n	8011790 <USB_HostInit+0x13c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8011784:	687b      	ldr	r3, [r7, #4]
 8011786:	699b      	ldr	r3, [r3, #24]
 8011788:	f043 0210 	orr.w	r2, r3, #16
 801178c:	687b      	ldr	r3, [r7, #4]
 801178e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8011790:	687b      	ldr	r3, [r7, #4]
 8011792:	699a      	ldr	r2, [r3, #24]
 8011794:	4b0a      	ldr	r3, [pc, #40]	@ (80117c0 <USB_HostInit+0x16c>)
 8011796:	4313      	orrs	r3, r2
 8011798:	687a      	ldr	r2, [r7, #4]
 801179a:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 801179c:	7dfb      	ldrb	r3, [r7, #23]
}
 801179e:	4618      	mov	r0, r3
 80117a0:	3718      	adds	r7, #24
 80117a2:	46bd      	mov	sp, r7
 80117a4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80117a8:	b004      	add	sp, #16
 80117aa:	4770      	bx	lr
 80117ac:	40040000 	.word	0x40040000
 80117b0:	01000200 	.word	0x01000200
 80117b4:	00e00300 	.word	0x00e00300
 80117b8:	00600080 	.word	0x00600080
 80117bc:	004000e0 	.word	0x004000e0
 80117c0:	a3200008 	.word	0xa3200008

080117c4 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80117c4:	b480      	push	{r7}
 80117c6:	b085      	sub	sp, #20
 80117c8:	af00      	add	r7, sp, #0
 80117ca:	6078      	str	r0, [r7, #4]
 80117cc:	460b      	mov	r3, r1
 80117ce:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80117d0:	687b      	ldr	r3, [r7, #4]
 80117d2:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80117d4:	68fb      	ldr	r3, [r7, #12]
 80117d6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80117da:	681b      	ldr	r3, [r3, #0]
 80117dc:	68fa      	ldr	r2, [r7, #12]
 80117de:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80117e2:	f023 0303 	bic.w	r3, r3, #3
 80117e6:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80117e8:	68fb      	ldr	r3, [r7, #12]
 80117ea:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80117ee:	681a      	ldr	r2, [r3, #0]
 80117f0:	78fb      	ldrb	r3, [r7, #3]
 80117f2:	f003 0303 	and.w	r3, r3, #3
 80117f6:	68f9      	ldr	r1, [r7, #12]
 80117f8:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80117fc:	4313      	orrs	r3, r2
 80117fe:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8011800:	78fb      	ldrb	r3, [r7, #3]
 8011802:	2b01      	cmp	r3, #1
 8011804:	d107      	bne.n	8011816 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8011806:	68fb      	ldr	r3, [r7, #12]
 8011808:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801180c:	461a      	mov	r2, r3
 801180e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8011812:	6053      	str	r3, [r2, #4]
 8011814:	e00c      	b.n	8011830 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8011816:	78fb      	ldrb	r3, [r7, #3]
 8011818:	2b02      	cmp	r3, #2
 801181a:	d107      	bne.n	801182c <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 801181c:	68fb      	ldr	r3, [r7, #12]
 801181e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011822:	461a      	mov	r2, r3
 8011824:	f241 7370 	movw	r3, #6000	@ 0x1770
 8011828:	6053      	str	r3, [r2, #4]
 801182a:	e001      	b.n	8011830 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 801182c:	2301      	movs	r3, #1
 801182e:	e000      	b.n	8011832 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8011830:	2300      	movs	r3, #0
}
 8011832:	4618      	mov	r0, r3
 8011834:	3714      	adds	r7, #20
 8011836:	46bd      	mov	sp, r7
 8011838:	f85d 7b04 	ldr.w	r7, [sp], #4
 801183c:	4770      	bx	lr

0801183e <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 801183e:	b580      	push	{r7, lr}
 8011840:	b084      	sub	sp, #16
 8011842:	af00      	add	r7, sp, #0
 8011844:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011846:	687b      	ldr	r3, [r7, #4]
 8011848:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 801184a:	2300      	movs	r3, #0
 801184c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 801184e:	68fb      	ldr	r3, [r7, #12]
 8011850:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8011854:	681b      	ldr	r3, [r3, #0]
 8011856:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8011858:	68bb      	ldr	r3, [r7, #8]
 801185a:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 801185e:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8011860:	68bb      	ldr	r3, [r7, #8]
 8011862:	68fa      	ldr	r2, [r7, #12]
 8011864:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8011868:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801186c:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 801186e:	2064      	movs	r0, #100	@ 0x64
 8011870:	f7f3 fdc8 	bl	8005404 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8011874:	68bb      	ldr	r3, [r7, #8]
 8011876:	68fa      	ldr	r2, [r7, #12]
 8011878:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 801187c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011880:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8011882:	200a      	movs	r0, #10
 8011884:	f7f3 fdbe 	bl	8005404 <HAL_Delay>

  return HAL_OK;
 8011888:	2300      	movs	r3, #0
}
 801188a:	4618      	mov	r0, r3
 801188c:	3710      	adds	r7, #16
 801188e:	46bd      	mov	sp, r7
 8011890:	bd80      	pop	{r7, pc}

08011892 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8011892:	b480      	push	{r7}
 8011894:	b085      	sub	sp, #20
 8011896:	af00      	add	r7, sp, #0
 8011898:	6078      	str	r0, [r7, #4]
 801189a:	460b      	mov	r3, r1
 801189c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801189e:	687b      	ldr	r3, [r7, #4]
 80118a0:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80118a2:	2300      	movs	r3, #0
 80118a4:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80118a6:	68fb      	ldr	r3, [r7, #12]
 80118a8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80118ac:	681b      	ldr	r3, [r3, #0]
 80118ae:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80118b0:	68bb      	ldr	r3, [r7, #8]
 80118b2:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80118b6:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80118b8:	68bb      	ldr	r3, [r7, #8]
 80118ba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80118be:	2b00      	cmp	r3, #0
 80118c0:	d109      	bne.n	80118d6 <USB_DriveVbus+0x44>
 80118c2:	78fb      	ldrb	r3, [r7, #3]
 80118c4:	2b01      	cmp	r3, #1
 80118c6:	d106      	bne.n	80118d6 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80118c8:	68bb      	ldr	r3, [r7, #8]
 80118ca:	68fa      	ldr	r2, [r7, #12]
 80118cc:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80118d0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80118d4:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80118d6:	68bb      	ldr	r3, [r7, #8]
 80118d8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80118dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80118e0:	d109      	bne.n	80118f6 <USB_DriveVbus+0x64>
 80118e2:	78fb      	ldrb	r3, [r7, #3]
 80118e4:	2b00      	cmp	r3, #0
 80118e6:	d106      	bne.n	80118f6 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80118e8:	68bb      	ldr	r3, [r7, #8]
 80118ea:	68fa      	ldr	r2, [r7, #12]
 80118ec:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80118f0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80118f4:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80118f6:	2300      	movs	r3, #0
}
 80118f8:	4618      	mov	r0, r3
 80118fa:	3714      	adds	r7, #20
 80118fc:	46bd      	mov	sp, r7
 80118fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011902:	4770      	bx	lr

08011904 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8011904:	b480      	push	{r7}
 8011906:	b085      	sub	sp, #20
 8011908:	af00      	add	r7, sp, #0
 801190a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801190c:	687b      	ldr	r3, [r7, #4]
 801190e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8011910:	2300      	movs	r3, #0
 8011912:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8011914:	68fb      	ldr	r3, [r7, #12]
 8011916:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 801191a:	681b      	ldr	r3, [r3, #0]
 801191c:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 801191e:	68bb      	ldr	r3, [r7, #8]
 8011920:	0c5b      	lsrs	r3, r3, #17
 8011922:	f003 0303 	and.w	r3, r3, #3
}
 8011926:	4618      	mov	r0, r3
 8011928:	3714      	adds	r7, #20
 801192a:	46bd      	mov	sp, r7
 801192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011930:	4770      	bx	lr

08011932 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8011932:	b480      	push	{r7}
 8011934:	b085      	sub	sp, #20
 8011936:	af00      	add	r7, sp, #0
 8011938:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801193a:	687b      	ldr	r3, [r7, #4]
 801193c:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 801193e:	68fb      	ldr	r3, [r7, #12]
 8011940:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011944:	689b      	ldr	r3, [r3, #8]
 8011946:	b29b      	uxth	r3, r3
}
 8011948:	4618      	mov	r0, r3
 801194a:	3714      	adds	r7, #20
 801194c:	46bd      	mov	sp, r7
 801194e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011952:	4770      	bx	lr

08011954 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8011954:	b580      	push	{r7, lr}
 8011956:	b088      	sub	sp, #32
 8011958:	af00      	add	r7, sp, #0
 801195a:	6078      	str	r0, [r7, #4]
 801195c:	4608      	mov	r0, r1
 801195e:	4611      	mov	r1, r2
 8011960:	461a      	mov	r2, r3
 8011962:	4603      	mov	r3, r0
 8011964:	70fb      	strb	r3, [r7, #3]
 8011966:	460b      	mov	r3, r1
 8011968:	70bb      	strb	r3, [r7, #2]
 801196a:	4613      	mov	r3, r2
 801196c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 801196e:	2300      	movs	r3, #0
 8011970:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011972:	687b      	ldr	r3, [r7, #4]
 8011974:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8011976:	78fb      	ldrb	r3, [r7, #3]
 8011978:	015a      	lsls	r2, r3, #5
 801197a:	693b      	ldr	r3, [r7, #16]
 801197c:	4413      	add	r3, r2
 801197e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011982:	461a      	mov	r2, r3
 8011984:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8011988:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 801198a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801198e:	2b03      	cmp	r3, #3
 8011990:	d87c      	bhi.n	8011a8c <USB_HC_Init+0x138>
 8011992:	a201      	add	r2, pc, #4	@ (adr r2, 8011998 <USB_HC_Init+0x44>)
 8011994:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011998:	080119a9 	.word	0x080119a9
 801199c:	08011a4f 	.word	0x08011a4f
 80119a0:	080119a9 	.word	0x080119a9
 80119a4:	08011a11 	.word	0x08011a11
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80119a8:	78fb      	ldrb	r3, [r7, #3]
 80119aa:	015a      	lsls	r2, r3, #5
 80119ac:	693b      	ldr	r3, [r7, #16]
 80119ae:	4413      	add	r3, r2
 80119b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80119b4:	461a      	mov	r2, r3
 80119b6:	f240 439d 	movw	r3, #1181	@ 0x49d
 80119ba:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 80119bc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80119c0:	2b00      	cmp	r3, #0
 80119c2:	da10      	bge.n	80119e6 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80119c4:	78fb      	ldrb	r3, [r7, #3]
 80119c6:	015a      	lsls	r2, r3, #5
 80119c8:	693b      	ldr	r3, [r7, #16]
 80119ca:	4413      	add	r3, r2
 80119cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80119d0:	68db      	ldr	r3, [r3, #12]
 80119d2:	78fa      	ldrb	r2, [r7, #3]
 80119d4:	0151      	lsls	r1, r2, #5
 80119d6:	693a      	ldr	r2, [r7, #16]
 80119d8:	440a      	add	r2, r1
 80119da:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80119de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80119e2:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 80119e4:	e055      	b.n	8011a92 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 80119e6:	687b      	ldr	r3, [r7, #4]
 80119e8:	4a6f      	ldr	r2, [pc, #444]	@ (8011ba8 <USB_HC_Init+0x254>)
 80119ea:	4293      	cmp	r3, r2
 80119ec:	d151      	bne.n	8011a92 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 80119ee:	78fb      	ldrb	r3, [r7, #3]
 80119f0:	015a      	lsls	r2, r3, #5
 80119f2:	693b      	ldr	r3, [r7, #16]
 80119f4:	4413      	add	r3, r2
 80119f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80119fa:	68db      	ldr	r3, [r3, #12]
 80119fc:	78fa      	ldrb	r2, [r7, #3]
 80119fe:	0151      	lsls	r1, r2, #5
 8011a00:	693a      	ldr	r2, [r7, #16]
 8011a02:	440a      	add	r2, r1
 8011a04:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011a08:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8011a0c:	60d3      	str	r3, [r2, #12]
      break;
 8011a0e:	e040      	b.n	8011a92 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8011a10:	78fb      	ldrb	r3, [r7, #3]
 8011a12:	015a      	lsls	r2, r3, #5
 8011a14:	693b      	ldr	r3, [r7, #16]
 8011a16:	4413      	add	r3, r2
 8011a18:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011a1c:	461a      	mov	r2, r3
 8011a1e:	f240 639d 	movw	r3, #1693	@ 0x69d
 8011a22:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8011a24:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8011a28:	2b00      	cmp	r3, #0
 8011a2a:	da34      	bge.n	8011a96 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8011a2c:	78fb      	ldrb	r3, [r7, #3]
 8011a2e:	015a      	lsls	r2, r3, #5
 8011a30:	693b      	ldr	r3, [r7, #16]
 8011a32:	4413      	add	r3, r2
 8011a34:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011a38:	68db      	ldr	r3, [r3, #12]
 8011a3a:	78fa      	ldrb	r2, [r7, #3]
 8011a3c:	0151      	lsls	r1, r2, #5
 8011a3e:	693a      	ldr	r2, [r7, #16]
 8011a40:	440a      	add	r2, r1
 8011a42:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011a46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011a4a:	60d3      	str	r3, [r2, #12]
      }

      break;
 8011a4c:	e023      	b.n	8011a96 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8011a4e:	78fb      	ldrb	r3, [r7, #3]
 8011a50:	015a      	lsls	r2, r3, #5
 8011a52:	693b      	ldr	r3, [r7, #16]
 8011a54:	4413      	add	r3, r2
 8011a56:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011a5a:	461a      	mov	r2, r3
 8011a5c:	f240 2325 	movw	r3, #549	@ 0x225
 8011a60:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8011a62:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8011a66:	2b00      	cmp	r3, #0
 8011a68:	da17      	bge.n	8011a9a <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8011a6a:	78fb      	ldrb	r3, [r7, #3]
 8011a6c:	015a      	lsls	r2, r3, #5
 8011a6e:	693b      	ldr	r3, [r7, #16]
 8011a70:	4413      	add	r3, r2
 8011a72:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011a76:	68db      	ldr	r3, [r3, #12]
 8011a78:	78fa      	ldrb	r2, [r7, #3]
 8011a7a:	0151      	lsls	r1, r2, #5
 8011a7c:	693a      	ldr	r2, [r7, #16]
 8011a7e:	440a      	add	r2, r1
 8011a80:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011a84:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8011a88:	60d3      	str	r3, [r2, #12]
      }
      break;
 8011a8a:	e006      	b.n	8011a9a <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8011a8c:	2301      	movs	r3, #1
 8011a8e:	77fb      	strb	r3, [r7, #31]
      break;
 8011a90:	e004      	b.n	8011a9c <USB_HC_Init+0x148>
      break;
 8011a92:	bf00      	nop
 8011a94:	e002      	b.n	8011a9c <USB_HC_Init+0x148>
      break;
 8011a96:	bf00      	nop
 8011a98:	e000      	b.n	8011a9c <USB_HC_Init+0x148>
      break;
 8011a9a:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8011a9c:	78fb      	ldrb	r3, [r7, #3]
 8011a9e:	015a      	lsls	r2, r3, #5
 8011aa0:	693b      	ldr	r3, [r7, #16]
 8011aa2:	4413      	add	r3, r2
 8011aa4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011aa8:	461a      	mov	r2, r3
 8011aaa:	2300      	movs	r3, #0
 8011aac:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8011aae:	78fb      	ldrb	r3, [r7, #3]
 8011ab0:	015a      	lsls	r2, r3, #5
 8011ab2:	693b      	ldr	r3, [r7, #16]
 8011ab4:	4413      	add	r3, r2
 8011ab6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011aba:	68db      	ldr	r3, [r3, #12]
 8011abc:	78fa      	ldrb	r2, [r7, #3]
 8011abe:	0151      	lsls	r1, r2, #5
 8011ac0:	693a      	ldr	r2, [r7, #16]
 8011ac2:	440a      	add	r2, r1
 8011ac4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011ac8:	f043 0302 	orr.w	r3, r3, #2
 8011acc:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8011ace:	693b      	ldr	r3, [r7, #16]
 8011ad0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011ad4:	699a      	ldr	r2, [r3, #24]
 8011ad6:	78fb      	ldrb	r3, [r7, #3]
 8011ad8:	f003 030f 	and.w	r3, r3, #15
 8011adc:	2101      	movs	r1, #1
 8011ade:	fa01 f303 	lsl.w	r3, r1, r3
 8011ae2:	6939      	ldr	r1, [r7, #16]
 8011ae4:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8011ae8:	4313      	orrs	r3, r2
 8011aea:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8011aec:	687b      	ldr	r3, [r7, #4]
 8011aee:	699b      	ldr	r3, [r3, #24]
 8011af0:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8011af4:	687b      	ldr	r3, [r7, #4]
 8011af6:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8011af8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8011afc:	2b00      	cmp	r3, #0
 8011afe:	da03      	bge.n	8011b08 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8011b00:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8011b04:	61bb      	str	r3, [r7, #24]
 8011b06:	e001      	b.n	8011b0c <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8011b08:	2300      	movs	r3, #0
 8011b0a:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8011b0c:	6878      	ldr	r0, [r7, #4]
 8011b0e:	f7ff fef9 	bl	8011904 <USB_GetHostSpeed>
 8011b12:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8011b14:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8011b18:	2b02      	cmp	r3, #2
 8011b1a:	d106      	bne.n	8011b2a <USB_HC_Init+0x1d6>
 8011b1c:	68fb      	ldr	r3, [r7, #12]
 8011b1e:	2b02      	cmp	r3, #2
 8011b20:	d003      	beq.n	8011b2a <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8011b22:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8011b26:	617b      	str	r3, [r7, #20]
 8011b28:	e001      	b.n	8011b2e <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8011b2a:	2300      	movs	r3, #0
 8011b2c:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8011b2e:	787b      	ldrb	r3, [r7, #1]
 8011b30:	059b      	lsls	r3, r3, #22
 8011b32:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8011b36:	78bb      	ldrb	r3, [r7, #2]
 8011b38:	02db      	lsls	r3, r3, #11
 8011b3a:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8011b3e:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8011b40:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011b44:	049b      	lsls	r3, r3, #18
 8011b46:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8011b4a:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8011b4c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8011b4e:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8011b52:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8011b54:	69bb      	ldr	r3, [r7, #24]
 8011b56:	431a      	orrs	r2, r3
 8011b58:	697b      	ldr	r3, [r7, #20]
 8011b5a:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8011b5c:	78fa      	ldrb	r2, [r7, #3]
 8011b5e:	0151      	lsls	r1, r2, #5
 8011b60:	693a      	ldr	r2, [r7, #16]
 8011b62:	440a      	add	r2, r1
 8011b64:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8011b68:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8011b6c:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8011b6e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011b72:	2b03      	cmp	r3, #3
 8011b74:	d003      	beq.n	8011b7e <USB_HC_Init+0x22a>
 8011b76:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011b7a:	2b01      	cmp	r3, #1
 8011b7c:	d10f      	bne.n	8011b9e <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8011b7e:	78fb      	ldrb	r3, [r7, #3]
 8011b80:	015a      	lsls	r2, r3, #5
 8011b82:	693b      	ldr	r3, [r7, #16]
 8011b84:	4413      	add	r3, r2
 8011b86:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011b8a:	681b      	ldr	r3, [r3, #0]
 8011b8c:	78fa      	ldrb	r2, [r7, #3]
 8011b8e:	0151      	lsls	r1, r2, #5
 8011b90:	693a      	ldr	r2, [r7, #16]
 8011b92:	440a      	add	r2, r1
 8011b94:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011b98:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8011b9c:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8011b9e:	7ffb      	ldrb	r3, [r7, #31]
}
 8011ba0:	4618      	mov	r0, r3
 8011ba2:	3720      	adds	r7, #32
 8011ba4:	46bd      	mov	sp, r7
 8011ba6:	bd80      	pop	{r7, pc}
 8011ba8:	40040000 	.word	0x40040000

08011bac <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8011bac:	b580      	push	{r7, lr}
 8011bae:	b08c      	sub	sp, #48	@ 0x30
 8011bb0:	af02      	add	r7, sp, #8
 8011bb2:	60f8      	str	r0, [r7, #12]
 8011bb4:	60b9      	str	r1, [r7, #8]
 8011bb6:	4613      	mov	r3, r2
 8011bb8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011bba:	68fb      	ldr	r3, [r7, #12]
 8011bbc:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8011bbe:	68bb      	ldr	r3, [r7, #8]
 8011bc0:	785b      	ldrb	r3, [r3, #1]
 8011bc2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8011bc4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8011bc8:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8011bca:	68fb      	ldr	r3, [r7, #12]
 8011bcc:	4a5d      	ldr	r2, [pc, #372]	@ (8011d44 <USB_HC_StartXfer+0x198>)
 8011bce:	4293      	cmp	r3, r2
 8011bd0:	d12f      	bne.n	8011c32 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8011bd2:	79fb      	ldrb	r3, [r7, #7]
 8011bd4:	2b01      	cmp	r3, #1
 8011bd6:	d11c      	bne.n	8011c12 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8011bd8:	68bb      	ldr	r3, [r7, #8]
 8011bda:	7c9b      	ldrb	r3, [r3, #18]
 8011bdc:	2b00      	cmp	r3, #0
 8011bde:	d003      	beq.n	8011be8 <USB_HC_StartXfer+0x3c>
 8011be0:	68bb      	ldr	r3, [r7, #8]
 8011be2:	7c9b      	ldrb	r3, [r3, #18]
 8011be4:	2b02      	cmp	r3, #2
 8011be6:	d124      	bne.n	8011c32 <USB_HC_StartXfer+0x86>
 8011be8:	68bb      	ldr	r3, [r7, #8]
 8011bea:	799b      	ldrb	r3, [r3, #6]
 8011bec:	2b00      	cmp	r3, #0
 8011bee:	d120      	bne.n	8011c32 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8011bf0:	69fb      	ldr	r3, [r7, #28]
 8011bf2:	015a      	lsls	r2, r3, #5
 8011bf4:	6a3b      	ldr	r3, [r7, #32]
 8011bf6:	4413      	add	r3, r2
 8011bf8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011bfc:	68db      	ldr	r3, [r3, #12]
 8011bfe:	69fa      	ldr	r2, [r7, #28]
 8011c00:	0151      	lsls	r1, r2, #5
 8011c02:	6a3a      	ldr	r2, [r7, #32]
 8011c04:	440a      	add	r2, r1
 8011c06:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011c0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011c0e:	60d3      	str	r3, [r2, #12]
 8011c10:	e00f      	b.n	8011c32 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8011c12:	68bb      	ldr	r3, [r7, #8]
 8011c14:	791b      	ldrb	r3, [r3, #4]
 8011c16:	2b00      	cmp	r3, #0
 8011c18:	d10b      	bne.n	8011c32 <USB_HC_StartXfer+0x86>
 8011c1a:	68bb      	ldr	r3, [r7, #8]
 8011c1c:	795b      	ldrb	r3, [r3, #5]
 8011c1e:	2b01      	cmp	r3, #1
 8011c20:	d107      	bne.n	8011c32 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8011c22:	68bb      	ldr	r3, [r7, #8]
 8011c24:	785b      	ldrb	r3, [r3, #1]
 8011c26:	4619      	mov	r1, r3
 8011c28:	68f8      	ldr	r0, [r7, #12]
 8011c2a:	f000 fb6b 	bl	8012304 <USB_DoPing>
        return HAL_OK;
 8011c2e:	2300      	movs	r3, #0
 8011c30:	e232      	b.n	8012098 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8011c32:	68bb      	ldr	r3, [r7, #8]
 8011c34:	799b      	ldrb	r3, [r3, #6]
 8011c36:	2b01      	cmp	r3, #1
 8011c38:	d158      	bne.n	8011cec <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8011c3a:	2301      	movs	r3, #1
 8011c3c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8011c3e:	68bb      	ldr	r3, [r7, #8]
 8011c40:	78db      	ldrb	r3, [r3, #3]
 8011c42:	2b00      	cmp	r3, #0
 8011c44:	d007      	beq.n	8011c56 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8011c46:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011c48:	68ba      	ldr	r2, [r7, #8]
 8011c4a:	8a92      	ldrh	r2, [r2, #20]
 8011c4c:	fb03 f202 	mul.w	r2, r3, r2
 8011c50:	68bb      	ldr	r3, [r7, #8]
 8011c52:	61da      	str	r2, [r3, #28]
 8011c54:	e07c      	b.n	8011d50 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8011c56:	68bb      	ldr	r3, [r7, #8]
 8011c58:	7c9b      	ldrb	r3, [r3, #18]
 8011c5a:	2b01      	cmp	r3, #1
 8011c5c:	d130      	bne.n	8011cc0 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8011c5e:	68bb      	ldr	r3, [r7, #8]
 8011c60:	6a1b      	ldr	r3, [r3, #32]
 8011c62:	2bbc      	cmp	r3, #188	@ 0xbc
 8011c64:	d918      	bls.n	8011c98 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8011c66:	68bb      	ldr	r3, [r7, #8]
 8011c68:	8a9b      	ldrh	r3, [r3, #20]
 8011c6a:	461a      	mov	r2, r3
 8011c6c:	68bb      	ldr	r3, [r7, #8]
 8011c6e:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8011c70:	68bb      	ldr	r3, [r7, #8]
 8011c72:	69da      	ldr	r2, [r3, #28]
 8011c74:	68bb      	ldr	r3, [r7, #8]
 8011c76:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8011c78:	68bb      	ldr	r3, [r7, #8]
 8011c7a:	68db      	ldr	r3, [r3, #12]
 8011c7c:	2b01      	cmp	r3, #1
 8011c7e:	d003      	beq.n	8011c88 <USB_HC_StartXfer+0xdc>
 8011c80:	68bb      	ldr	r3, [r7, #8]
 8011c82:	68db      	ldr	r3, [r3, #12]
 8011c84:	2b02      	cmp	r3, #2
 8011c86:	d103      	bne.n	8011c90 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8011c88:	68bb      	ldr	r3, [r7, #8]
 8011c8a:	2202      	movs	r2, #2
 8011c8c:	60da      	str	r2, [r3, #12]
 8011c8e:	e05f      	b.n	8011d50 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8011c90:	68bb      	ldr	r3, [r7, #8]
 8011c92:	2201      	movs	r2, #1
 8011c94:	60da      	str	r2, [r3, #12]
 8011c96:	e05b      	b.n	8011d50 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8011c98:	68bb      	ldr	r3, [r7, #8]
 8011c9a:	6a1a      	ldr	r2, [r3, #32]
 8011c9c:	68bb      	ldr	r3, [r7, #8]
 8011c9e:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8011ca0:	68bb      	ldr	r3, [r7, #8]
 8011ca2:	68db      	ldr	r3, [r3, #12]
 8011ca4:	2b01      	cmp	r3, #1
 8011ca6:	d007      	beq.n	8011cb8 <USB_HC_StartXfer+0x10c>
 8011ca8:	68bb      	ldr	r3, [r7, #8]
 8011caa:	68db      	ldr	r3, [r3, #12]
 8011cac:	2b02      	cmp	r3, #2
 8011cae:	d003      	beq.n	8011cb8 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8011cb0:	68bb      	ldr	r3, [r7, #8]
 8011cb2:	2204      	movs	r2, #4
 8011cb4:	60da      	str	r2, [r3, #12]
 8011cb6:	e04b      	b.n	8011d50 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8011cb8:	68bb      	ldr	r3, [r7, #8]
 8011cba:	2203      	movs	r2, #3
 8011cbc:	60da      	str	r2, [r3, #12]
 8011cbe:	e047      	b.n	8011d50 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8011cc0:	79fb      	ldrb	r3, [r7, #7]
 8011cc2:	2b01      	cmp	r3, #1
 8011cc4:	d10d      	bne.n	8011ce2 <USB_HC_StartXfer+0x136>
 8011cc6:	68bb      	ldr	r3, [r7, #8]
 8011cc8:	6a1b      	ldr	r3, [r3, #32]
 8011cca:	68ba      	ldr	r2, [r7, #8]
 8011ccc:	8a92      	ldrh	r2, [r2, #20]
 8011cce:	4293      	cmp	r3, r2
 8011cd0:	d907      	bls.n	8011ce2 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8011cd2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011cd4:	68ba      	ldr	r2, [r7, #8]
 8011cd6:	8a92      	ldrh	r2, [r2, #20]
 8011cd8:	fb03 f202 	mul.w	r2, r3, r2
 8011cdc:	68bb      	ldr	r3, [r7, #8]
 8011cde:	61da      	str	r2, [r3, #28]
 8011ce0:	e036      	b.n	8011d50 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8011ce2:	68bb      	ldr	r3, [r7, #8]
 8011ce4:	6a1a      	ldr	r2, [r3, #32]
 8011ce6:	68bb      	ldr	r3, [r7, #8]
 8011ce8:	61da      	str	r2, [r3, #28]
 8011cea:	e031      	b.n	8011d50 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8011cec:	68bb      	ldr	r3, [r7, #8]
 8011cee:	6a1b      	ldr	r3, [r3, #32]
 8011cf0:	2b00      	cmp	r3, #0
 8011cf2:	d018      	beq.n	8011d26 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8011cf4:	68bb      	ldr	r3, [r7, #8]
 8011cf6:	6a1b      	ldr	r3, [r3, #32]
 8011cf8:	68ba      	ldr	r2, [r7, #8]
 8011cfa:	8a92      	ldrh	r2, [r2, #20]
 8011cfc:	4413      	add	r3, r2
 8011cfe:	3b01      	subs	r3, #1
 8011d00:	68ba      	ldr	r2, [r7, #8]
 8011d02:	8a92      	ldrh	r2, [r2, #20]
 8011d04:	fbb3 f3f2 	udiv	r3, r3, r2
 8011d08:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8011d0a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8011d0c:	8b7b      	ldrh	r3, [r7, #26]
 8011d0e:	429a      	cmp	r2, r3
 8011d10:	d90b      	bls.n	8011d2a <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8011d12:	8b7b      	ldrh	r3, [r7, #26]
 8011d14:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8011d16:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011d18:	68ba      	ldr	r2, [r7, #8]
 8011d1a:	8a92      	ldrh	r2, [r2, #20]
 8011d1c:	fb03 f202 	mul.w	r2, r3, r2
 8011d20:	68bb      	ldr	r3, [r7, #8]
 8011d22:	61da      	str	r2, [r3, #28]
 8011d24:	e001      	b.n	8011d2a <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8011d26:	2301      	movs	r3, #1
 8011d28:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8011d2a:	68bb      	ldr	r3, [r7, #8]
 8011d2c:	78db      	ldrb	r3, [r3, #3]
 8011d2e:	2b00      	cmp	r3, #0
 8011d30:	d00a      	beq.n	8011d48 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8011d32:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011d34:	68ba      	ldr	r2, [r7, #8]
 8011d36:	8a92      	ldrh	r2, [r2, #20]
 8011d38:	fb03 f202 	mul.w	r2, r3, r2
 8011d3c:	68bb      	ldr	r3, [r7, #8]
 8011d3e:	61da      	str	r2, [r3, #28]
 8011d40:	e006      	b.n	8011d50 <USB_HC_StartXfer+0x1a4>
 8011d42:	bf00      	nop
 8011d44:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8011d48:	68bb      	ldr	r3, [r7, #8]
 8011d4a:	6a1a      	ldr	r2, [r3, #32]
 8011d4c:	68bb      	ldr	r3, [r7, #8]
 8011d4e:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8011d50:	68bb      	ldr	r3, [r7, #8]
 8011d52:	69db      	ldr	r3, [r3, #28]
 8011d54:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8011d58:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011d5a:	04d9      	lsls	r1, r3, #19
 8011d5c:	4ba3      	ldr	r3, [pc, #652]	@ (8011fec <USB_HC_StartXfer+0x440>)
 8011d5e:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8011d60:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8011d62:	68bb      	ldr	r3, [r7, #8]
 8011d64:	7d9b      	ldrb	r3, [r3, #22]
 8011d66:	075b      	lsls	r3, r3, #29
 8011d68:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8011d6c:	69f9      	ldr	r1, [r7, #28]
 8011d6e:	0148      	lsls	r0, r1, #5
 8011d70:	6a39      	ldr	r1, [r7, #32]
 8011d72:	4401      	add	r1, r0
 8011d74:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8011d78:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8011d7a:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8011d7c:	79fb      	ldrb	r3, [r7, #7]
 8011d7e:	2b00      	cmp	r3, #0
 8011d80:	d009      	beq.n	8011d96 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8011d82:	68bb      	ldr	r3, [r7, #8]
 8011d84:	6999      	ldr	r1, [r3, #24]
 8011d86:	69fb      	ldr	r3, [r7, #28]
 8011d88:	015a      	lsls	r2, r3, #5
 8011d8a:	6a3b      	ldr	r3, [r7, #32]
 8011d8c:	4413      	add	r3, r2
 8011d8e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011d92:	460a      	mov	r2, r1
 8011d94:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8011d96:	6a3b      	ldr	r3, [r7, #32]
 8011d98:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011d9c:	689b      	ldr	r3, [r3, #8]
 8011d9e:	f003 0301 	and.w	r3, r3, #1
 8011da2:	2b00      	cmp	r3, #0
 8011da4:	bf0c      	ite	eq
 8011da6:	2301      	moveq	r3, #1
 8011da8:	2300      	movne	r3, #0
 8011daa:	b2db      	uxtb	r3, r3
 8011dac:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8011dae:	69fb      	ldr	r3, [r7, #28]
 8011db0:	015a      	lsls	r2, r3, #5
 8011db2:	6a3b      	ldr	r3, [r7, #32]
 8011db4:	4413      	add	r3, r2
 8011db6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011dba:	681b      	ldr	r3, [r3, #0]
 8011dbc:	69fa      	ldr	r2, [r7, #28]
 8011dbe:	0151      	lsls	r1, r2, #5
 8011dc0:	6a3a      	ldr	r2, [r7, #32]
 8011dc2:	440a      	add	r2, r1
 8011dc4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011dc8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8011dcc:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8011dce:	69fb      	ldr	r3, [r7, #28]
 8011dd0:	015a      	lsls	r2, r3, #5
 8011dd2:	6a3b      	ldr	r3, [r7, #32]
 8011dd4:	4413      	add	r3, r2
 8011dd6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011dda:	681a      	ldr	r2, [r3, #0]
 8011ddc:	7e7b      	ldrb	r3, [r7, #25]
 8011dde:	075b      	lsls	r3, r3, #29
 8011de0:	69f9      	ldr	r1, [r7, #28]
 8011de2:	0148      	lsls	r0, r1, #5
 8011de4:	6a39      	ldr	r1, [r7, #32]
 8011de6:	4401      	add	r1, r0
 8011de8:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8011dec:	4313      	orrs	r3, r2
 8011dee:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8011df0:	68bb      	ldr	r3, [r7, #8]
 8011df2:	799b      	ldrb	r3, [r3, #6]
 8011df4:	2b01      	cmp	r3, #1
 8011df6:	f040 80c3 	bne.w	8011f80 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8011dfa:	68bb      	ldr	r3, [r7, #8]
 8011dfc:	7c5b      	ldrb	r3, [r3, #17]
 8011dfe:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8011e00:	68ba      	ldr	r2, [r7, #8]
 8011e02:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8011e04:	4313      	orrs	r3, r2
 8011e06:	69fa      	ldr	r2, [r7, #28]
 8011e08:	0151      	lsls	r1, r2, #5
 8011e0a:	6a3a      	ldr	r2, [r7, #32]
 8011e0c:	440a      	add	r2, r1
 8011e0e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8011e12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8011e16:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8011e18:	69fb      	ldr	r3, [r7, #28]
 8011e1a:	015a      	lsls	r2, r3, #5
 8011e1c:	6a3b      	ldr	r3, [r7, #32]
 8011e1e:	4413      	add	r3, r2
 8011e20:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011e24:	68db      	ldr	r3, [r3, #12]
 8011e26:	69fa      	ldr	r2, [r7, #28]
 8011e28:	0151      	lsls	r1, r2, #5
 8011e2a:	6a3a      	ldr	r2, [r7, #32]
 8011e2c:	440a      	add	r2, r1
 8011e2e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011e32:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8011e36:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8011e38:	68bb      	ldr	r3, [r7, #8]
 8011e3a:	79db      	ldrb	r3, [r3, #7]
 8011e3c:	2b01      	cmp	r3, #1
 8011e3e:	d123      	bne.n	8011e88 <USB_HC_StartXfer+0x2dc>
 8011e40:	68bb      	ldr	r3, [r7, #8]
 8011e42:	78db      	ldrb	r3, [r3, #3]
 8011e44:	2b00      	cmp	r3, #0
 8011e46:	d11f      	bne.n	8011e88 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8011e48:	69fb      	ldr	r3, [r7, #28]
 8011e4a:	015a      	lsls	r2, r3, #5
 8011e4c:	6a3b      	ldr	r3, [r7, #32]
 8011e4e:	4413      	add	r3, r2
 8011e50:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011e54:	685b      	ldr	r3, [r3, #4]
 8011e56:	69fa      	ldr	r2, [r7, #28]
 8011e58:	0151      	lsls	r1, r2, #5
 8011e5a:	6a3a      	ldr	r2, [r7, #32]
 8011e5c:	440a      	add	r2, r1
 8011e5e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011e62:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8011e66:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8011e68:	69fb      	ldr	r3, [r7, #28]
 8011e6a:	015a      	lsls	r2, r3, #5
 8011e6c:	6a3b      	ldr	r3, [r7, #32]
 8011e6e:	4413      	add	r3, r2
 8011e70:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011e74:	68db      	ldr	r3, [r3, #12]
 8011e76:	69fa      	ldr	r2, [r7, #28]
 8011e78:	0151      	lsls	r1, r2, #5
 8011e7a:	6a3a      	ldr	r2, [r7, #32]
 8011e7c:	440a      	add	r2, r1
 8011e7e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011e82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011e86:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8011e88:	68bb      	ldr	r3, [r7, #8]
 8011e8a:	7c9b      	ldrb	r3, [r3, #18]
 8011e8c:	2b01      	cmp	r3, #1
 8011e8e:	d003      	beq.n	8011e98 <USB_HC_StartXfer+0x2ec>
 8011e90:	68bb      	ldr	r3, [r7, #8]
 8011e92:	7c9b      	ldrb	r3, [r3, #18]
 8011e94:	2b03      	cmp	r3, #3
 8011e96:	d117      	bne.n	8011ec8 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8011e98:	68bb      	ldr	r3, [r7, #8]
 8011e9a:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8011e9c:	2b01      	cmp	r3, #1
 8011e9e:	d113      	bne.n	8011ec8 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8011ea0:	68bb      	ldr	r3, [r7, #8]
 8011ea2:	78db      	ldrb	r3, [r3, #3]
 8011ea4:	2b01      	cmp	r3, #1
 8011ea6:	d10f      	bne.n	8011ec8 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8011ea8:	69fb      	ldr	r3, [r7, #28]
 8011eaa:	015a      	lsls	r2, r3, #5
 8011eac:	6a3b      	ldr	r3, [r7, #32]
 8011eae:	4413      	add	r3, r2
 8011eb0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011eb4:	685b      	ldr	r3, [r3, #4]
 8011eb6:	69fa      	ldr	r2, [r7, #28]
 8011eb8:	0151      	lsls	r1, r2, #5
 8011eba:	6a3a      	ldr	r2, [r7, #32]
 8011ebc:	440a      	add	r2, r1
 8011ebe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011ec2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8011ec6:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8011ec8:	68bb      	ldr	r3, [r7, #8]
 8011eca:	7c9b      	ldrb	r3, [r3, #18]
 8011ecc:	2b01      	cmp	r3, #1
 8011ece:	d162      	bne.n	8011f96 <USB_HC_StartXfer+0x3ea>
 8011ed0:	68bb      	ldr	r3, [r7, #8]
 8011ed2:	78db      	ldrb	r3, [r3, #3]
 8011ed4:	2b00      	cmp	r3, #0
 8011ed6:	d15e      	bne.n	8011f96 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8011ed8:	68bb      	ldr	r3, [r7, #8]
 8011eda:	68db      	ldr	r3, [r3, #12]
 8011edc:	3b01      	subs	r3, #1
 8011ede:	2b03      	cmp	r3, #3
 8011ee0:	d858      	bhi.n	8011f94 <USB_HC_StartXfer+0x3e8>
 8011ee2:	a201      	add	r2, pc, #4	@ (adr r2, 8011ee8 <USB_HC_StartXfer+0x33c>)
 8011ee4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011ee8:	08011ef9 	.word	0x08011ef9
 8011eec:	08011f1b 	.word	0x08011f1b
 8011ef0:	08011f3d 	.word	0x08011f3d
 8011ef4:	08011f5f 	.word	0x08011f5f
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8011ef8:	69fb      	ldr	r3, [r7, #28]
 8011efa:	015a      	lsls	r2, r3, #5
 8011efc:	6a3b      	ldr	r3, [r7, #32]
 8011efe:	4413      	add	r3, r2
 8011f00:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011f04:	685b      	ldr	r3, [r3, #4]
 8011f06:	69fa      	ldr	r2, [r7, #28]
 8011f08:	0151      	lsls	r1, r2, #5
 8011f0a:	6a3a      	ldr	r2, [r7, #32]
 8011f0c:	440a      	add	r2, r1
 8011f0e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011f12:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011f16:	6053      	str	r3, [r2, #4]
          break;
 8011f18:	e03d      	b.n	8011f96 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8011f1a:	69fb      	ldr	r3, [r7, #28]
 8011f1c:	015a      	lsls	r2, r3, #5
 8011f1e:	6a3b      	ldr	r3, [r7, #32]
 8011f20:	4413      	add	r3, r2
 8011f22:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011f26:	685b      	ldr	r3, [r3, #4]
 8011f28:	69fa      	ldr	r2, [r7, #28]
 8011f2a:	0151      	lsls	r1, r2, #5
 8011f2c:	6a3a      	ldr	r2, [r7, #32]
 8011f2e:	440a      	add	r2, r1
 8011f30:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011f34:	f043 030e 	orr.w	r3, r3, #14
 8011f38:	6053      	str	r3, [r2, #4]
          break;
 8011f3a:	e02c      	b.n	8011f96 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8011f3c:	69fb      	ldr	r3, [r7, #28]
 8011f3e:	015a      	lsls	r2, r3, #5
 8011f40:	6a3b      	ldr	r3, [r7, #32]
 8011f42:	4413      	add	r3, r2
 8011f44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011f48:	685b      	ldr	r3, [r3, #4]
 8011f4a:	69fa      	ldr	r2, [r7, #28]
 8011f4c:	0151      	lsls	r1, r2, #5
 8011f4e:	6a3a      	ldr	r2, [r7, #32]
 8011f50:	440a      	add	r2, r1
 8011f52:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011f56:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8011f5a:	6053      	str	r3, [r2, #4]
          break;
 8011f5c:	e01b      	b.n	8011f96 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8011f5e:	69fb      	ldr	r3, [r7, #28]
 8011f60:	015a      	lsls	r2, r3, #5
 8011f62:	6a3b      	ldr	r3, [r7, #32]
 8011f64:	4413      	add	r3, r2
 8011f66:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011f6a:	685b      	ldr	r3, [r3, #4]
 8011f6c:	69fa      	ldr	r2, [r7, #28]
 8011f6e:	0151      	lsls	r1, r2, #5
 8011f70:	6a3a      	ldr	r2, [r7, #32]
 8011f72:	440a      	add	r2, r1
 8011f74:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011f78:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011f7c:	6053      	str	r3, [r2, #4]
          break;
 8011f7e:	e00a      	b.n	8011f96 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8011f80:	69fb      	ldr	r3, [r7, #28]
 8011f82:	015a      	lsls	r2, r3, #5
 8011f84:	6a3b      	ldr	r3, [r7, #32]
 8011f86:	4413      	add	r3, r2
 8011f88:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011f8c:	461a      	mov	r2, r3
 8011f8e:	2300      	movs	r3, #0
 8011f90:	6053      	str	r3, [r2, #4]
 8011f92:	e000      	b.n	8011f96 <USB_HC_StartXfer+0x3ea>
          break;
 8011f94:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8011f96:	69fb      	ldr	r3, [r7, #28]
 8011f98:	015a      	lsls	r2, r3, #5
 8011f9a:	6a3b      	ldr	r3, [r7, #32]
 8011f9c:	4413      	add	r3, r2
 8011f9e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011fa2:	681b      	ldr	r3, [r3, #0]
 8011fa4:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8011fa6:	693b      	ldr	r3, [r7, #16]
 8011fa8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8011fac:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8011fae:	68bb      	ldr	r3, [r7, #8]
 8011fb0:	78db      	ldrb	r3, [r3, #3]
 8011fb2:	2b00      	cmp	r3, #0
 8011fb4:	d004      	beq.n	8011fc0 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8011fb6:	693b      	ldr	r3, [r7, #16]
 8011fb8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011fbc:	613b      	str	r3, [r7, #16]
 8011fbe:	e003      	b.n	8011fc8 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8011fc0:	693b      	ldr	r3, [r7, #16]
 8011fc2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8011fc6:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8011fc8:	693b      	ldr	r3, [r7, #16]
 8011fca:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8011fce:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8011fd0:	69fb      	ldr	r3, [r7, #28]
 8011fd2:	015a      	lsls	r2, r3, #5
 8011fd4:	6a3b      	ldr	r3, [r7, #32]
 8011fd6:	4413      	add	r3, r2
 8011fd8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011fdc:	461a      	mov	r2, r3
 8011fde:	693b      	ldr	r3, [r7, #16]
 8011fe0:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8011fe2:	79fb      	ldrb	r3, [r7, #7]
 8011fe4:	2b00      	cmp	r3, #0
 8011fe6:	d003      	beq.n	8011ff0 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8011fe8:	2300      	movs	r3, #0
 8011fea:	e055      	b.n	8012098 <USB_HC_StartXfer+0x4ec>
 8011fec:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8011ff0:	68bb      	ldr	r3, [r7, #8]
 8011ff2:	78db      	ldrb	r3, [r3, #3]
 8011ff4:	2b00      	cmp	r3, #0
 8011ff6:	d14e      	bne.n	8012096 <USB_HC_StartXfer+0x4ea>
 8011ff8:	68bb      	ldr	r3, [r7, #8]
 8011ffa:	6a1b      	ldr	r3, [r3, #32]
 8011ffc:	2b00      	cmp	r3, #0
 8011ffe:	d04a      	beq.n	8012096 <USB_HC_StartXfer+0x4ea>
 8012000:	68bb      	ldr	r3, [r7, #8]
 8012002:	79db      	ldrb	r3, [r3, #7]
 8012004:	2b00      	cmp	r3, #0
 8012006:	d146      	bne.n	8012096 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8012008:	68bb      	ldr	r3, [r7, #8]
 801200a:	7c9b      	ldrb	r3, [r3, #18]
 801200c:	2b03      	cmp	r3, #3
 801200e:	d831      	bhi.n	8012074 <USB_HC_StartXfer+0x4c8>
 8012010:	a201      	add	r2, pc, #4	@ (adr r2, 8012018 <USB_HC_StartXfer+0x46c>)
 8012012:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012016:	bf00      	nop
 8012018:	08012029 	.word	0x08012029
 801201c:	0801204d 	.word	0x0801204d
 8012020:	08012029 	.word	0x08012029
 8012024:	0801204d 	.word	0x0801204d
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8012028:	68bb      	ldr	r3, [r7, #8]
 801202a:	6a1b      	ldr	r3, [r3, #32]
 801202c:	3303      	adds	r3, #3
 801202e:	089b      	lsrs	r3, r3, #2
 8012030:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8012032:	8afa      	ldrh	r2, [r7, #22]
 8012034:	68fb      	ldr	r3, [r7, #12]
 8012036:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012038:	b29b      	uxth	r3, r3
 801203a:	429a      	cmp	r2, r3
 801203c:	d91c      	bls.n	8012078 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 801203e:	68fb      	ldr	r3, [r7, #12]
 8012040:	699b      	ldr	r3, [r3, #24]
 8012042:	f043 0220 	orr.w	r2, r3, #32
 8012046:	68fb      	ldr	r3, [r7, #12]
 8012048:	619a      	str	r2, [r3, #24]
        }
        break;
 801204a:	e015      	b.n	8012078 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 801204c:	68bb      	ldr	r3, [r7, #8]
 801204e:	6a1b      	ldr	r3, [r3, #32]
 8012050:	3303      	adds	r3, #3
 8012052:	089b      	lsrs	r3, r3, #2
 8012054:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8012056:	8afa      	ldrh	r2, [r7, #22]
 8012058:	6a3b      	ldr	r3, [r7, #32]
 801205a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801205e:	691b      	ldr	r3, [r3, #16]
 8012060:	b29b      	uxth	r3, r3
 8012062:	429a      	cmp	r2, r3
 8012064:	d90a      	bls.n	801207c <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8012066:	68fb      	ldr	r3, [r7, #12]
 8012068:	699b      	ldr	r3, [r3, #24]
 801206a:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 801206e:	68fb      	ldr	r3, [r7, #12]
 8012070:	619a      	str	r2, [r3, #24]
        }
        break;
 8012072:	e003      	b.n	801207c <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8012074:	bf00      	nop
 8012076:	e002      	b.n	801207e <USB_HC_StartXfer+0x4d2>
        break;
 8012078:	bf00      	nop
 801207a:	e000      	b.n	801207e <USB_HC_StartXfer+0x4d2>
        break;
 801207c:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 801207e:	68bb      	ldr	r3, [r7, #8]
 8012080:	6999      	ldr	r1, [r3, #24]
 8012082:	68bb      	ldr	r3, [r7, #8]
 8012084:	785a      	ldrb	r2, [r3, #1]
 8012086:	68bb      	ldr	r3, [r7, #8]
 8012088:	6a1b      	ldr	r3, [r3, #32]
 801208a:	b29b      	uxth	r3, r3
 801208c:	2000      	movs	r0, #0
 801208e:	9000      	str	r0, [sp, #0]
 8012090:	68f8      	ldr	r0, [r7, #12]
 8012092:	f7ff f9cf 	bl	8011434 <USB_WritePacket>
  }

  return HAL_OK;
 8012096:	2300      	movs	r3, #0
}
 8012098:	4618      	mov	r0, r3
 801209a:	3728      	adds	r7, #40	@ 0x28
 801209c:	46bd      	mov	sp, r7
 801209e:	bd80      	pop	{r7, pc}

080120a0 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80120a0:	b480      	push	{r7}
 80120a2:	b085      	sub	sp, #20
 80120a4:	af00      	add	r7, sp, #0
 80120a6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80120a8:	687b      	ldr	r3, [r7, #4]
 80120aa:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80120ac:	68fb      	ldr	r3, [r7, #12]
 80120ae:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80120b2:	695b      	ldr	r3, [r3, #20]
 80120b4:	b29b      	uxth	r3, r3
}
 80120b6:	4618      	mov	r0, r3
 80120b8:	3714      	adds	r7, #20
 80120ba:	46bd      	mov	sp, r7
 80120bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120c0:	4770      	bx	lr

080120c2 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80120c2:	b480      	push	{r7}
 80120c4:	b089      	sub	sp, #36	@ 0x24
 80120c6:	af00      	add	r7, sp, #0
 80120c8:	6078      	str	r0, [r7, #4]
 80120ca:	460b      	mov	r3, r1
 80120cc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80120ce:	687b      	ldr	r3, [r7, #4]
 80120d0:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 80120d2:	78fb      	ldrb	r3, [r7, #3]
 80120d4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 80120d6:	2300      	movs	r3, #0
 80120d8:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80120da:	69bb      	ldr	r3, [r7, #24]
 80120dc:	015a      	lsls	r2, r3, #5
 80120de:	69fb      	ldr	r3, [r7, #28]
 80120e0:	4413      	add	r3, r2
 80120e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80120e6:	681b      	ldr	r3, [r3, #0]
 80120e8:	0c9b      	lsrs	r3, r3, #18
 80120ea:	f003 0303 	and.w	r3, r3, #3
 80120ee:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 80120f0:	69bb      	ldr	r3, [r7, #24]
 80120f2:	015a      	lsls	r2, r3, #5
 80120f4:	69fb      	ldr	r3, [r7, #28]
 80120f6:	4413      	add	r3, r2
 80120f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80120fc:	681b      	ldr	r3, [r3, #0]
 80120fe:	0fdb      	lsrs	r3, r3, #31
 8012100:	f003 0301 	and.w	r3, r3, #1
 8012104:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8012106:	69bb      	ldr	r3, [r7, #24]
 8012108:	015a      	lsls	r2, r3, #5
 801210a:	69fb      	ldr	r3, [r7, #28]
 801210c:	4413      	add	r3, r2
 801210e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012112:	685b      	ldr	r3, [r3, #4]
 8012114:	0fdb      	lsrs	r3, r3, #31
 8012116:	f003 0301 	and.w	r3, r3, #1
 801211a:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 801211c:	687b      	ldr	r3, [r7, #4]
 801211e:	689b      	ldr	r3, [r3, #8]
 8012120:	f003 0320 	and.w	r3, r3, #32
 8012124:	2b20      	cmp	r3, #32
 8012126:	d10d      	bne.n	8012144 <USB_HC_Halt+0x82>
 8012128:	68fb      	ldr	r3, [r7, #12]
 801212a:	2b00      	cmp	r3, #0
 801212c:	d10a      	bne.n	8012144 <USB_HC_Halt+0x82>
 801212e:	693b      	ldr	r3, [r7, #16]
 8012130:	2b00      	cmp	r3, #0
 8012132:	d005      	beq.n	8012140 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8012134:	697b      	ldr	r3, [r7, #20]
 8012136:	2b01      	cmp	r3, #1
 8012138:	d002      	beq.n	8012140 <USB_HC_Halt+0x7e>
 801213a:	697b      	ldr	r3, [r7, #20]
 801213c:	2b03      	cmp	r3, #3
 801213e:	d101      	bne.n	8012144 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8012140:	2300      	movs	r3, #0
 8012142:	e0d8      	b.n	80122f6 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8012144:	697b      	ldr	r3, [r7, #20]
 8012146:	2b00      	cmp	r3, #0
 8012148:	d002      	beq.n	8012150 <USB_HC_Halt+0x8e>
 801214a:	697b      	ldr	r3, [r7, #20]
 801214c:	2b02      	cmp	r3, #2
 801214e:	d173      	bne.n	8012238 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8012150:	69bb      	ldr	r3, [r7, #24]
 8012152:	015a      	lsls	r2, r3, #5
 8012154:	69fb      	ldr	r3, [r7, #28]
 8012156:	4413      	add	r3, r2
 8012158:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801215c:	681b      	ldr	r3, [r3, #0]
 801215e:	69ba      	ldr	r2, [r7, #24]
 8012160:	0151      	lsls	r1, r2, #5
 8012162:	69fa      	ldr	r2, [r7, #28]
 8012164:	440a      	add	r2, r1
 8012166:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801216a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801216e:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8012170:	687b      	ldr	r3, [r7, #4]
 8012172:	689b      	ldr	r3, [r3, #8]
 8012174:	f003 0320 	and.w	r3, r3, #32
 8012178:	2b00      	cmp	r3, #0
 801217a:	d14a      	bne.n	8012212 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 801217c:	687b      	ldr	r3, [r7, #4]
 801217e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012180:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8012184:	2b00      	cmp	r3, #0
 8012186:	d133      	bne.n	80121f0 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8012188:	69bb      	ldr	r3, [r7, #24]
 801218a:	015a      	lsls	r2, r3, #5
 801218c:	69fb      	ldr	r3, [r7, #28]
 801218e:	4413      	add	r3, r2
 8012190:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012194:	681b      	ldr	r3, [r3, #0]
 8012196:	69ba      	ldr	r2, [r7, #24]
 8012198:	0151      	lsls	r1, r2, #5
 801219a:	69fa      	ldr	r2, [r7, #28]
 801219c:	440a      	add	r2, r1
 801219e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80121a2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80121a6:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80121a8:	69bb      	ldr	r3, [r7, #24]
 80121aa:	015a      	lsls	r2, r3, #5
 80121ac:	69fb      	ldr	r3, [r7, #28]
 80121ae:	4413      	add	r3, r2
 80121b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80121b4:	681b      	ldr	r3, [r3, #0]
 80121b6:	69ba      	ldr	r2, [r7, #24]
 80121b8:	0151      	lsls	r1, r2, #5
 80121ba:	69fa      	ldr	r2, [r7, #28]
 80121bc:	440a      	add	r2, r1
 80121be:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80121c2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80121c6:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80121c8:	68bb      	ldr	r3, [r7, #8]
 80121ca:	3301      	adds	r3, #1
 80121cc:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 80121ce:	68bb      	ldr	r3, [r7, #8]
 80121d0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80121d4:	d82e      	bhi.n	8012234 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80121d6:	69bb      	ldr	r3, [r7, #24]
 80121d8:	015a      	lsls	r2, r3, #5
 80121da:	69fb      	ldr	r3, [r7, #28]
 80121dc:	4413      	add	r3, r2
 80121de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80121e2:	681b      	ldr	r3, [r3, #0]
 80121e4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80121e8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80121ec:	d0ec      	beq.n	80121c8 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80121ee:	e081      	b.n	80122f4 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80121f0:	69bb      	ldr	r3, [r7, #24]
 80121f2:	015a      	lsls	r2, r3, #5
 80121f4:	69fb      	ldr	r3, [r7, #28]
 80121f6:	4413      	add	r3, r2
 80121f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80121fc:	681b      	ldr	r3, [r3, #0]
 80121fe:	69ba      	ldr	r2, [r7, #24]
 8012200:	0151      	lsls	r1, r2, #5
 8012202:	69fa      	ldr	r2, [r7, #28]
 8012204:	440a      	add	r2, r1
 8012206:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801220a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 801220e:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8012210:	e070      	b.n	80122f4 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8012212:	69bb      	ldr	r3, [r7, #24]
 8012214:	015a      	lsls	r2, r3, #5
 8012216:	69fb      	ldr	r3, [r7, #28]
 8012218:	4413      	add	r3, r2
 801221a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801221e:	681b      	ldr	r3, [r3, #0]
 8012220:	69ba      	ldr	r2, [r7, #24]
 8012222:	0151      	lsls	r1, r2, #5
 8012224:	69fa      	ldr	r2, [r7, #28]
 8012226:	440a      	add	r2, r1
 8012228:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801222c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8012230:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8012232:	e05f      	b.n	80122f4 <USB_HC_Halt+0x232>
            break;
 8012234:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8012236:	e05d      	b.n	80122f4 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8012238:	69bb      	ldr	r3, [r7, #24]
 801223a:	015a      	lsls	r2, r3, #5
 801223c:	69fb      	ldr	r3, [r7, #28]
 801223e:	4413      	add	r3, r2
 8012240:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012244:	681b      	ldr	r3, [r3, #0]
 8012246:	69ba      	ldr	r2, [r7, #24]
 8012248:	0151      	lsls	r1, r2, #5
 801224a:	69fa      	ldr	r2, [r7, #28]
 801224c:	440a      	add	r2, r1
 801224e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012252:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8012256:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8012258:	69fb      	ldr	r3, [r7, #28]
 801225a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801225e:	691b      	ldr	r3, [r3, #16]
 8012260:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8012264:	2b00      	cmp	r3, #0
 8012266:	d133      	bne.n	80122d0 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8012268:	69bb      	ldr	r3, [r7, #24]
 801226a:	015a      	lsls	r2, r3, #5
 801226c:	69fb      	ldr	r3, [r7, #28]
 801226e:	4413      	add	r3, r2
 8012270:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012274:	681b      	ldr	r3, [r3, #0]
 8012276:	69ba      	ldr	r2, [r7, #24]
 8012278:	0151      	lsls	r1, r2, #5
 801227a:	69fa      	ldr	r2, [r7, #28]
 801227c:	440a      	add	r2, r1
 801227e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012282:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012286:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8012288:	69bb      	ldr	r3, [r7, #24]
 801228a:	015a      	lsls	r2, r3, #5
 801228c:	69fb      	ldr	r3, [r7, #28]
 801228e:	4413      	add	r3, r2
 8012290:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012294:	681b      	ldr	r3, [r3, #0]
 8012296:	69ba      	ldr	r2, [r7, #24]
 8012298:	0151      	lsls	r1, r2, #5
 801229a:	69fa      	ldr	r2, [r7, #28]
 801229c:	440a      	add	r2, r1
 801229e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80122a2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80122a6:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 80122a8:	68bb      	ldr	r3, [r7, #8]
 80122aa:	3301      	adds	r3, #1
 80122ac:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 80122ae:	68bb      	ldr	r3, [r7, #8]
 80122b0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80122b4:	d81d      	bhi.n	80122f2 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80122b6:	69bb      	ldr	r3, [r7, #24]
 80122b8:	015a      	lsls	r2, r3, #5
 80122ba:	69fb      	ldr	r3, [r7, #28]
 80122bc:	4413      	add	r3, r2
 80122be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80122c2:	681b      	ldr	r3, [r3, #0]
 80122c4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80122c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80122cc:	d0ec      	beq.n	80122a8 <USB_HC_Halt+0x1e6>
 80122ce:	e011      	b.n	80122f4 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80122d0:	69bb      	ldr	r3, [r7, #24]
 80122d2:	015a      	lsls	r2, r3, #5
 80122d4:	69fb      	ldr	r3, [r7, #28]
 80122d6:	4413      	add	r3, r2
 80122d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80122dc:	681b      	ldr	r3, [r3, #0]
 80122de:	69ba      	ldr	r2, [r7, #24]
 80122e0:	0151      	lsls	r1, r2, #5
 80122e2:	69fa      	ldr	r2, [r7, #28]
 80122e4:	440a      	add	r2, r1
 80122e6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80122ea:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80122ee:	6013      	str	r3, [r2, #0]
 80122f0:	e000      	b.n	80122f4 <USB_HC_Halt+0x232>
          break;
 80122f2:	bf00      	nop
    }
  }

  return HAL_OK;
 80122f4:	2300      	movs	r3, #0
}
 80122f6:	4618      	mov	r0, r3
 80122f8:	3724      	adds	r7, #36	@ 0x24
 80122fa:	46bd      	mov	sp, r7
 80122fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012300:	4770      	bx	lr
	...

08012304 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8012304:	b480      	push	{r7}
 8012306:	b087      	sub	sp, #28
 8012308:	af00      	add	r7, sp, #0
 801230a:	6078      	str	r0, [r7, #4]
 801230c:	460b      	mov	r3, r1
 801230e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012310:	687b      	ldr	r3, [r7, #4]
 8012312:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8012314:	78fb      	ldrb	r3, [r7, #3]
 8012316:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8012318:	2301      	movs	r3, #1
 801231a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 801231c:	68fb      	ldr	r3, [r7, #12]
 801231e:	04da      	lsls	r2, r3, #19
 8012320:	4b15      	ldr	r3, [pc, #84]	@ (8012378 <USB_DoPing+0x74>)
 8012322:	4013      	ands	r3, r2
 8012324:	693a      	ldr	r2, [r7, #16]
 8012326:	0151      	lsls	r1, r2, #5
 8012328:	697a      	ldr	r2, [r7, #20]
 801232a:	440a      	add	r2, r1
 801232c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012330:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8012334:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8012336:	693b      	ldr	r3, [r7, #16]
 8012338:	015a      	lsls	r2, r3, #5
 801233a:	697b      	ldr	r3, [r7, #20]
 801233c:	4413      	add	r3, r2
 801233e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012342:	681b      	ldr	r3, [r3, #0]
 8012344:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8012346:	68bb      	ldr	r3, [r7, #8]
 8012348:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 801234c:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 801234e:	68bb      	ldr	r3, [r7, #8]
 8012350:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8012354:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8012356:	693b      	ldr	r3, [r7, #16]
 8012358:	015a      	lsls	r2, r3, #5
 801235a:	697b      	ldr	r3, [r7, #20]
 801235c:	4413      	add	r3, r2
 801235e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012362:	461a      	mov	r2, r3
 8012364:	68bb      	ldr	r3, [r7, #8]
 8012366:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8012368:	2300      	movs	r3, #0
}
 801236a:	4618      	mov	r0, r3
 801236c:	371c      	adds	r7, #28
 801236e:	46bd      	mov	sp, r7
 8012370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012374:	4770      	bx	lr
 8012376:	bf00      	nop
 8012378:	1ff80000 	.word	0x1ff80000

0801237c <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 801237c:	b580      	push	{r7, lr}
 801237e:	b088      	sub	sp, #32
 8012380:	af00      	add	r7, sp, #0
 8012382:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8012384:	2300      	movs	r3, #0
 8012386:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012388:	687b      	ldr	r3, [r7, #4]
 801238a:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 801238c:	2300      	movs	r3, #0
 801238e:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8012390:	6878      	ldr	r0, [r7, #4]
 8012392:	f7fe ff92 	bl	80112ba <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8012396:	2110      	movs	r1, #16
 8012398:	6878      	ldr	r0, [r7, #4]
 801239a:	f7fe ffeb 	bl	8011374 <USB_FlushTxFifo>
 801239e:	4603      	mov	r3, r0
 80123a0:	2b00      	cmp	r3, #0
 80123a2:	d001      	beq.n	80123a8 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 80123a4:	2301      	movs	r3, #1
 80123a6:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80123a8:	6878      	ldr	r0, [r7, #4]
 80123aa:	f7ff f815 	bl	80113d8 <USB_FlushRxFifo>
 80123ae:	4603      	mov	r3, r0
 80123b0:	2b00      	cmp	r3, #0
 80123b2:	d001      	beq.n	80123b8 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 80123b4:	2301      	movs	r3, #1
 80123b6:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80123b8:	2300      	movs	r3, #0
 80123ba:	61bb      	str	r3, [r7, #24]
 80123bc:	e01f      	b.n	80123fe <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 80123be:	69bb      	ldr	r3, [r7, #24]
 80123c0:	015a      	lsls	r2, r3, #5
 80123c2:	697b      	ldr	r3, [r7, #20]
 80123c4:	4413      	add	r3, r2
 80123c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80123ca:	681b      	ldr	r3, [r3, #0]
 80123cc:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80123ce:	693b      	ldr	r3, [r7, #16]
 80123d0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80123d4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80123d6:	693b      	ldr	r3, [r7, #16]
 80123d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80123dc:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80123de:	693b      	ldr	r3, [r7, #16]
 80123e0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80123e4:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80123e6:	69bb      	ldr	r3, [r7, #24]
 80123e8:	015a      	lsls	r2, r3, #5
 80123ea:	697b      	ldr	r3, [r7, #20]
 80123ec:	4413      	add	r3, r2
 80123ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80123f2:	461a      	mov	r2, r3
 80123f4:	693b      	ldr	r3, [r7, #16]
 80123f6:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80123f8:	69bb      	ldr	r3, [r7, #24]
 80123fa:	3301      	adds	r3, #1
 80123fc:	61bb      	str	r3, [r7, #24]
 80123fe:	69bb      	ldr	r3, [r7, #24]
 8012400:	2b0f      	cmp	r3, #15
 8012402:	d9dc      	bls.n	80123be <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8012404:	2300      	movs	r3, #0
 8012406:	61bb      	str	r3, [r7, #24]
 8012408:	e034      	b.n	8012474 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 801240a:	69bb      	ldr	r3, [r7, #24]
 801240c:	015a      	lsls	r2, r3, #5
 801240e:	697b      	ldr	r3, [r7, #20]
 8012410:	4413      	add	r3, r2
 8012412:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012416:	681b      	ldr	r3, [r3, #0]
 8012418:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 801241a:	693b      	ldr	r3, [r7, #16]
 801241c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8012420:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8012422:	693b      	ldr	r3, [r7, #16]
 8012424:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8012428:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 801242a:	693b      	ldr	r3, [r7, #16]
 801242c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8012430:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8012432:	69bb      	ldr	r3, [r7, #24]
 8012434:	015a      	lsls	r2, r3, #5
 8012436:	697b      	ldr	r3, [r7, #20]
 8012438:	4413      	add	r3, r2
 801243a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801243e:	461a      	mov	r2, r3
 8012440:	693b      	ldr	r3, [r7, #16]
 8012442:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8012444:	68fb      	ldr	r3, [r7, #12]
 8012446:	3301      	adds	r3, #1
 8012448:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 801244a:	68fb      	ldr	r3, [r7, #12]
 801244c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8012450:	d80c      	bhi.n	801246c <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8012452:	69bb      	ldr	r3, [r7, #24]
 8012454:	015a      	lsls	r2, r3, #5
 8012456:	697b      	ldr	r3, [r7, #20]
 8012458:	4413      	add	r3, r2
 801245a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801245e:	681b      	ldr	r3, [r3, #0]
 8012460:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8012464:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8012468:	d0ec      	beq.n	8012444 <USB_StopHost+0xc8>
 801246a:	e000      	b.n	801246e <USB_StopHost+0xf2>
        break;
 801246c:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 801246e:	69bb      	ldr	r3, [r7, #24]
 8012470:	3301      	adds	r3, #1
 8012472:	61bb      	str	r3, [r7, #24]
 8012474:	69bb      	ldr	r3, [r7, #24]
 8012476:	2b0f      	cmp	r3, #15
 8012478:	d9c7      	bls.n	801240a <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 801247a:	697b      	ldr	r3, [r7, #20]
 801247c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012480:	461a      	mov	r2, r3
 8012482:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8012486:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8012488:	687b      	ldr	r3, [r7, #4]
 801248a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801248e:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8012490:	6878      	ldr	r0, [r7, #4]
 8012492:	f7fe ff01 	bl	8011298 <USB_EnableGlobalInt>

  return ret;
 8012496:	7ffb      	ldrb	r3, [r7, #31]
}
 8012498:	4618      	mov	r0, r3
 801249a:	3720      	adds	r7, #32
 801249c:	46bd      	mov	sp, r7
 801249e:	bd80      	pop	{r7, pc}

080124a0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80124a0:	b580      	push	{r7, lr}
 80124a2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 80124a4:	4904      	ldr	r1, [pc, #16]	@ (80124b8 <MX_FATFS_Init+0x18>)
 80124a6:	4805      	ldr	r0, [pc, #20]	@ (80124bc <MX_FATFS_Init+0x1c>)
 80124a8:	f002 fc64 	bl	8014d74 <FATFS_LinkDriver>
 80124ac:	4603      	mov	r3, r0
 80124ae:	461a      	mov	r2, r3
 80124b0:	4b03      	ldr	r3, [pc, #12]	@ (80124c0 <MX_FATFS_Init+0x20>)
 80124b2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80124b4:	bf00      	nop
 80124b6:	bd80      	pop	{r7, pc}
 80124b8:	200132a8 	.word	0x200132a8
 80124bc:	08017e08 	.word	0x08017e08
 80124c0:	200132a4 	.word	0x200132a4

080124c4 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 80124c4:	b580      	push	{r7, lr}
 80124c6:	b082      	sub	sp, #8
 80124c8:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 80124ca:	2300      	movs	r3, #0
 80124cc:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 80124ce:	f000 f87b 	bl	80125c8 <BSP_SD_IsDetected>
 80124d2:	4603      	mov	r3, r0
 80124d4:	2b01      	cmp	r3, #1
 80124d6:	d001      	beq.n	80124dc <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 80124d8:	2302      	movs	r3, #2
 80124da:	e012      	b.n	8012502 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 80124dc:	480b      	ldr	r0, [pc, #44]	@ (801250c <BSP_SD_Init+0x48>)
 80124de:	f7fb f908 	bl	800d6f2 <HAL_SD_Init>
 80124e2:	4603      	mov	r3, r0
 80124e4:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 80124e6:	79fb      	ldrb	r3, [r7, #7]
 80124e8:	2b00      	cmp	r3, #0
 80124ea:	d109      	bne.n	8012500 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 80124ec:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80124f0:	4806      	ldr	r0, [pc, #24]	@ (801250c <BSP_SD_Init+0x48>)
 80124f2:	f7fb fd51 	bl	800df98 <HAL_SD_ConfigWideBusOperation>
 80124f6:	4603      	mov	r3, r0
 80124f8:	2b00      	cmp	r3, #0
 80124fa:	d001      	beq.n	8012500 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 80124fc:	2301      	movs	r3, #1
 80124fe:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8012500:	79fb      	ldrb	r3, [r7, #7]
}
 8012502:	4618      	mov	r0, r3
 8012504:	3708      	adds	r7, #8
 8012506:	46bd      	mov	sp, r7
 8012508:	bd80      	pop	{r7, pc}
 801250a:	bf00      	nop
 801250c:	20012bd0 	.word	0x20012bd0

08012510 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8012510:	b580      	push	{r7, lr}
 8012512:	b086      	sub	sp, #24
 8012514:	af00      	add	r7, sp, #0
 8012516:	60f8      	str	r0, [r7, #12]
 8012518:	60b9      	str	r1, [r7, #8]
 801251a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 801251c:	2300      	movs	r3, #0
 801251e:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8012520:	687b      	ldr	r3, [r7, #4]
 8012522:	68ba      	ldr	r2, [r7, #8]
 8012524:	68f9      	ldr	r1, [r7, #12]
 8012526:	4806      	ldr	r0, [pc, #24]	@ (8012540 <BSP_SD_ReadBlocks_DMA+0x30>)
 8012528:	f7fb f994 	bl	800d854 <HAL_SD_ReadBlocks_DMA>
 801252c:	4603      	mov	r3, r0
 801252e:	2b00      	cmp	r3, #0
 8012530:	d001      	beq.n	8012536 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8012532:	2301      	movs	r3, #1
 8012534:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8012536:	7dfb      	ldrb	r3, [r7, #23]
}
 8012538:	4618      	mov	r0, r3
 801253a:	3718      	adds	r7, #24
 801253c:	46bd      	mov	sp, r7
 801253e:	bd80      	pop	{r7, pc}
 8012540:	20012bd0 	.word	0x20012bd0

08012544 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8012544:	b580      	push	{r7, lr}
 8012546:	b086      	sub	sp, #24
 8012548:	af00      	add	r7, sp, #0
 801254a:	60f8      	str	r0, [r7, #12]
 801254c:	60b9      	str	r1, [r7, #8]
 801254e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8012550:	2300      	movs	r3, #0
 8012552:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8012554:	687b      	ldr	r3, [r7, #4]
 8012556:	68ba      	ldr	r2, [r7, #8]
 8012558:	68f9      	ldr	r1, [r7, #12]
 801255a:	4806      	ldr	r0, [pc, #24]	@ (8012574 <BSP_SD_WriteBlocks_DMA+0x30>)
 801255c:	f7fb fa5c 	bl	800da18 <HAL_SD_WriteBlocks_DMA>
 8012560:	4603      	mov	r3, r0
 8012562:	2b00      	cmp	r3, #0
 8012564:	d001      	beq.n	801256a <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8012566:	2301      	movs	r3, #1
 8012568:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 801256a:	7dfb      	ldrb	r3, [r7, #23]
}
 801256c:	4618      	mov	r0, r3
 801256e:	3718      	adds	r7, #24
 8012570:	46bd      	mov	sp, r7
 8012572:	bd80      	pop	{r7, pc}
 8012574:	20012bd0 	.word	0x20012bd0

08012578 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8012578:	b580      	push	{r7, lr}
 801257a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 801257c:	4805      	ldr	r0, [pc, #20]	@ (8012594 <BSP_SD_GetCardState+0x1c>)
 801257e:	f7fb fda5 	bl	800e0cc <HAL_SD_GetCardState>
 8012582:	4603      	mov	r3, r0
 8012584:	2b04      	cmp	r3, #4
 8012586:	bf14      	ite	ne
 8012588:	2301      	movne	r3, #1
 801258a:	2300      	moveq	r3, #0
 801258c:	b2db      	uxtb	r3, r3
}
 801258e:	4618      	mov	r0, r3
 8012590:	bd80      	pop	{r7, pc}
 8012592:	bf00      	nop
 8012594:	20012bd0 	.word	0x20012bd0

08012598 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8012598:	b580      	push	{r7, lr}
 801259a:	b082      	sub	sp, #8
 801259c:	af00      	add	r7, sp, #0
 801259e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 80125a0:	6879      	ldr	r1, [r7, #4]
 80125a2:	4803      	ldr	r0, [pc, #12]	@ (80125b0 <BSP_SD_GetCardInfo+0x18>)
 80125a4:	f7fb fccc 	bl	800df40 <HAL_SD_GetCardInfo>
}
 80125a8:	bf00      	nop
 80125aa:	3708      	adds	r7, #8
 80125ac:	46bd      	mov	sp, r7
 80125ae:	bd80      	pop	{r7, pc}
 80125b0:	20012bd0 	.word	0x20012bd0

080125b4 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 80125b4:	b580      	push	{r7, lr}
 80125b6:	b082      	sub	sp, #8
 80125b8:	af00      	add	r7, sp, #0
 80125ba:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 80125bc:	f000 f9b2 	bl	8012924 <BSP_SD_ReadCpltCallback>
}
 80125c0:	bf00      	nop
 80125c2:	3708      	adds	r7, #8
 80125c4:	46bd      	mov	sp, r7
 80125c6:	bd80      	pop	{r7, pc}

080125c8 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 80125c8:	b580      	push	{r7, lr}
 80125ca:	b082      	sub	sp, #8
 80125cc:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 80125ce:	2301      	movs	r3, #1
 80125d0:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 80125d2:	f000 f80b 	bl	80125ec <BSP_PlatformIsDetected>
 80125d6:	4603      	mov	r3, r0
 80125d8:	2b00      	cmp	r3, #0
 80125da:	d101      	bne.n	80125e0 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 80125dc:	2300      	movs	r3, #0
 80125de:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 80125e0:	79fb      	ldrb	r3, [r7, #7]
 80125e2:	b2db      	uxtb	r3, r3
}
 80125e4:	4618      	mov	r0, r3
 80125e6:	3708      	adds	r7, #8
 80125e8:	46bd      	mov	sp, r7
 80125ea:	bd80      	pop	{r7, pc}

080125ec <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 80125ec:	b580      	push	{r7, lr}
 80125ee:	b082      	sub	sp, #8
 80125f0:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 80125f2:	2301      	movs	r3, #1
 80125f4:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 80125f6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80125fa:	4806      	ldr	r0, [pc, #24]	@ (8012614 <BSP_PlatformIsDetected+0x28>)
 80125fc:	f7f5 f858 	bl	80076b0 <HAL_GPIO_ReadPin>
 8012600:	4603      	mov	r3, r0
 8012602:	2b00      	cmp	r3, #0
 8012604:	d001      	beq.n	801260a <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 8012606:	2300      	movs	r3, #0
 8012608:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 801260a:	79fb      	ldrb	r3, [r7, #7]
}
 801260c:	4618      	mov	r0, r3
 801260e:	3708      	adds	r7, #8
 8012610:	46bd      	mov	sp, r7
 8012612:	bd80      	pop	{r7, pc}
 8012614:	40020800 	.word	0x40020800

08012618 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8012618:	b580      	push	{r7, lr}
 801261a:	b084      	sub	sp, #16
 801261c:	af00      	add	r7, sp, #0
 801261e:	6078      	str	r0, [r7, #4]
  uint32_t timer;
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
 8012620:	f002 fbf4 	bl	8014e0c <osKernelSysTick>
 8012624:	60f8      	str	r0, [r7, #12]
  while( osKernelSysTick() - timer < timeout)
 8012626:	e006      	b.n	8012636 <SD_CheckStatusWithTimeout+0x1e>
#else
  timer = osKernelGetTickCount();
  while( osKernelGetTickCount() - timer < timeout)
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8012628:	f7ff ffa6 	bl	8012578 <BSP_SD_GetCardState>
 801262c:	4603      	mov	r3, r0
 801262e:	2b00      	cmp	r3, #0
 8012630:	d101      	bne.n	8012636 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8012632:	2300      	movs	r3, #0
 8012634:	e009      	b.n	801264a <SD_CheckStatusWithTimeout+0x32>
  while( osKernelSysTick() - timer < timeout)
 8012636:	f002 fbe9 	bl	8014e0c <osKernelSysTick>
 801263a:	4602      	mov	r2, r0
 801263c:	68fb      	ldr	r3, [r7, #12]
 801263e:	1ad3      	subs	r3, r2, r3
 8012640:	687a      	ldr	r2, [r7, #4]
 8012642:	429a      	cmp	r2, r3
 8012644:	d8f0      	bhi.n	8012628 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8012646:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 801264a:	4618      	mov	r0, r3
 801264c:	3710      	adds	r7, #16
 801264e:	46bd      	mov	sp, r7
 8012650:	bd80      	pop	{r7, pc}
	...

08012654 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8012654:	b580      	push	{r7, lr}
 8012656:	b082      	sub	sp, #8
 8012658:	af00      	add	r7, sp, #0
 801265a:	4603      	mov	r3, r0
 801265c:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 801265e:	4b0b      	ldr	r3, [pc, #44]	@ (801268c <SD_CheckStatus+0x38>)
 8012660:	2201      	movs	r2, #1
 8012662:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8012664:	f7ff ff88 	bl	8012578 <BSP_SD_GetCardState>
 8012668:	4603      	mov	r3, r0
 801266a:	2b00      	cmp	r3, #0
 801266c:	d107      	bne.n	801267e <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 801266e:	4b07      	ldr	r3, [pc, #28]	@ (801268c <SD_CheckStatus+0x38>)
 8012670:	781b      	ldrb	r3, [r3, #0]
 8012672:	b2db      	uxtb	r3, r3
 8012674:	f023 0301 	bic.w	r3, r3, #1
 8012678:	b2da      	uxtb	r2, r3
 801267a:	4b04      	ldr	r3, [pc, #16]	@ (801268c <SD_CheckStatus+0x38>)
 801267c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 801267e:	4b03      	ldr	r3, [pc, #12]	@ (801268c <SD_CheckStatus+0x38>)
 8012680:	781b      	ldrb	r3, [r3, #0]
 8012682:	b2db      	uxtb	r3, r3
}
 8012684:	4618      	mov	r0, r3
 8012686:	3708      	adds	r7, #8
 8012688:	46bd      	mov	sp, r7
 801268a:	bd80      	pop	{r7, pc}
 801268c:	2001203d 	.word	0x2001203d

08012690 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8012690:	b590      	push	{r4, r7, lr}
 8012692:	b087      	sub	sp, #28
 8012694:	af00      	add	r7, sp, #0
 8012696:	4603      	mov	r3, r0
 8012698:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 801269a:	4b20      	ldr	r3, [pc, #128]	@ (801271c <SD_initialize+0x8c>)
 801269c:	2201      	movs	r2, #1
 801269e:	701a      	strb	r2, [r3, #0]
  /*
   * check that the kernel has been started before continuing
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
 80126a0:	f002 fba8 	bl	8014df4 <osKernelRunning>
 80126a4:	4603      	mov	r3, r0
 80126a6:	2b00      	cmp	r3, #0
 80126a8:	d030      	beq.n	801270c <SD_initialize+0x7c>
  if(osKernelGetState() == osKernelRunning)
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 80126aa:	f7ff ff0b 	bl	80124c4 <BSP_SD_Init>
 80126ae:	4603      	mov	r3, r0
 80126b0:	2b00      	cmp	r3, #0
 80126b2:	d107      	bne.n	80126c4 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 80126b4:	79fb      	ldrb	r3, [r7, #7]
 80126b6:	4618      	mov	r0, r3
 80126b8:	f7ff ffcc 	bl	8012654 <SD_CheckStatus>
 80126bc:	4603      	mov	r3, r0
 80126be:	461a      	mov	r2, r3
 80126c0:	4b16      	ldr	r3, [pc, #88]	@ (801271c <SD_initialize+0x8c>)
 80126c2:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 80126c4:	4b15      	ldr	r3, [pc, #84]	@ (801271c <SD_initialize+0x8c>)
 80126c6:	781b      	ldrb	r3, [r3, #0]
 80126c8:	b2db      	uxtb	r3, r3
 80126ca:	2b01      	cmp	r3, #1
 80126cc:	d01e      	beq.n	801270c <SD_initialize+0x7c>
    {
      if (SDQueueID == NULL)
 80126ce:	4b14      	ldr	r3, [pc, #80]	@ (8012720 <SD_initialize+0x90>)
 80126d0:	681b      	ldr	r3, [r3, #0]
 80126d2:	2b00      	cmp	r3, #0
 80126d4:	d10e      	bne.n	80126f4 <SD_initialize+0x64>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
 80126d6:	4b13      	ldr	r3, [pc, #76]	@ (8012724 <SD_initialize+0x94>)
 80126d8:	f107 0408 	add.w	r4, r7, #8
 80126dc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80126de:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
 80126e2:	f107 0308 	add.w	r3, r7, #8
 80126e6:	2100      	movs	r1, #0
 80126e8:	4618      	mov	r0, r3
 80126ea:	f002 fbff 	bl	8014eec <osMessageCreate>
 80126ee:	4603      	mov	r3, r0
 80126f0:	4a0b      	ldr	r2, [pc, #44]	@ (8012720 <SD_initialize+0x90>)
 80126f2:	6013      	str	r3, [r2, #0]
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
#endif
      }

      if (SDQueueID == NULL)
 80126f4:	4b0a      	ldr	r3, [pc, #40]	@ (8012720 <SD_initialize+0x90>)
 80126f6:	681b      	ldr	r3, [r3, #0]
 80126f8:	2b00      	cmp	r3, #0
 80126fa:	d107      	bne.n	801270c <SD_initialize+0x7c>
      {
        Stat |= STA_NOINIT;
 80126fc:	4b07      	ldr	r3, [pc, #28]	@ (801271c <SD_initialize+0x8c>)
 80126fe:	781b      	ldrb	r3, [r3, #0]
 8012700:	b2db      	uxtb	r3, r3
 8012702:	f043 0301 	orr.w	r3, r3, #1
 8012706:	b2da      	uxtb	r2, r3
 8012708:	4b04      	ldr	r3, [pc, #16]	@ (801271c <SD_initialize+0x8c>)
 801270a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 801270c:	4b03      	ldr	r3, [pc, #12]	@ (801271c <SD_initialize+0x8c>)
 801270e:	781b      	ldrb	r3, [r3, #0]
 8012710:	b2db      	uxtb	r3, r3
}
 8012712:	4618      	mov	r0, r3
 8012714:	371c      	adds	r7, #28
 8012716:	46bd      	mov	sp, r7
 8012718:	bd90      	pop	{r4, r7, pc}
 801271a:	bf00      	nop
 801271c:	2001203d 	.word	0x2001203d
 8012720:	200132ac 	.word	0x200132ac
 8012724:	08017d94 	.word	0x08017d94

08012728 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8012728:	b580      	push	{r7, lr}
 801272a:	b082      	sub	sp, #8
 801272c:	af00      	add	r7, sp, #0
 801272e:	4603      	mov	r3, r0
 8012730:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8012732:	79fb      	ldrb	r3, [r7, #7]
 8012734:	4618      	mov	r0, r3
 8012736:	f7ff ff8d 	bl	8012654 <SD_CheckStatus>
 801273a:	4603      	mov	r3, r0
}
 801273c:	4618      	mov	r0, r3
 801273e:	3708      	adds	r7, #8
 8012740:	46bd      	mov	sp, r7
 8012742:	bd80      	pop	{r7, pc}

08012744 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8012744:	b580      	push	{r7, lr}
 8012746:	b08a      	sub	sp, #40	@ 0x28
 8012748:	af00      	add	r7, sp, #0
 801274a:	60b9      	str	r1, [r7, #8]
 801274c:	607a      	str	r2, [r7, #4]
 801274e:	603b      	str	r3, [r7, #0]
 8012750:	4603      	mov	r3, r0
 8012752:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 8012754:	2301      	movs	r3, #1
 8012756:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 801275a:	f247 5030 	movw	r0, #30000	@ 0x7530
 801275e:	f7ff ff5b 	bl	8012618 <SD_CheckStatusWithTimeout>
 8012762:	4603      	mov	r3, r0
 8012764:	2b00      	cmp	r3, #0
 8012766:	da02      	bge.n	801276e <SD_read+0x2a>
  {
    return res;
 8012768:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801276c:	e032      	b.n	80127d4 <SD_read+0x90>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 801276e:	683a      	ldr	r2, [r7, #0]
 8012770:	6879      	ldr	r1, [r7, #4]
 8012772:	68b8      	ldr	r0, [r7, #8]
 8012774:	f7ff fecc 	bl	8012510 <BSP_SD_ReadBlocks_DMA>
 8012778:	4603      	mov	r3, r0
 801277a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    if (ret == MSD_OK) {
 801277e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8012782:	2b00      	cmp	r3, #0
 8012784:	d124      	bne.n	80127d0 <SD_read+0x8c>
#if (osCMSIS < 0x20000U)
    /* wait for a message from the queue or a timeout */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 8012786:	4b15      	ldr	r3, [pc, #84]	@ (80127dc <SD_read+0x98>)
 8012788:	6819      	ldr	r1, [r3, #0]
 801278a:	f107 0314 	add.w	r3, r7, #20
 801278e:	f247 5230 	movw	r2, #30000	@ 0x7530
 8012792:	4618      	mov	r0, r3
 8012794:	f002 fc12 	bl	8014fbc <osMessageGet>

    if (event.status == osEventMessage)
 8012798:	697b      	ldr	r3, [r7, #20]
 801279a:	2b10      	cmp	r3, #16
 801279c:	d118      	bne.n	80127d0 <SD_read+0x8c>
    {
      if (event.value.v == READ_CPLT_MSG)
 801279e:	69bb      	ldr	r3, [r7, #24]
 80127a0:	2b01      	cmp	r3, #1
 80127a2:	d115      	bne.n	80127d0 <SD_read+0x8c>
      {
        timer = osKernelSysTick();
 80127a4:	f002 fb32 	bl	8014e0c <osKernelSysTick>
 80127a8:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 80127aa:	e008      	b.n	80127be <SD_read+0x7a>
            timer = osKernelGetTickCount();
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80127ac:	f7ff fee4 	bl	8012578 <BSP_SD_GetCardState>
 80127b0:	4603      	mov	r3, r0
 80127b2:	2b00      	cmp	r3, #0
 80127b4:	d103      	bne.n	80127be <SD_read+0x7a>
              {
                res = RES_OK;
 80127b6:	2300      	movs	r3, #0
 80127b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 80127bc:	e008      	b.n	80127d0 <SD_read+0x8c>
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 80127be:	f002 fb25 	bl	8014e0c <osKernelSysTick>
 80127c2:	4602      	mov	r2, r0
 80127c4:	6a3b      	ldr	r3, [r7, #32]
 80127c6:	1ad3      	subs	r3, r2, r3
 80127c8:	f247 522f 	movw	r2, #29999	@ 0x752f
 80127cc:	4293      	cmp	r3, r2
 80127ce:	d9ed      	bls.n	80127ac <SD_read+0x68>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 80127d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80127d4:	4618      	mov	r0, r3
 80127d6:	3728      	adds	r7, #40	@ 0x28
 80127d8:	46bd      	mov	sp, r7
 80127da:	bd80      	pop	{r7, pc}
 80127dc:	200132ac 	.word	0x200132ac

080127e0 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 80127e0:	b580      	push	{r7, lr}
 80127e2:	b08a      	sub	sp, #40	@ 0x28
 80127e4:	af00      	add	r7, sp, #0
 80127e6:	60b9      	str	r1, [r7, #8]
 80127e8:	607a      	str	r2, [r7, #4]
 80127ea:	603b      	str	r3, [r7, #0]
 80127ec:	4603      	mov	r3, r0
 80127ee:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80127f0:	2301      	movs	r3, #1
 80127f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 80127f6:	f247 5030 	movw	r0, #30000	@ 0x7530
 80127fa:	f7ff ff0d 	bl	8012618 <SD_CheckStatusWithTimeout>
 80127fe:	4603      	mov	r3, r0
 8012800:	2b00      	cmp	r3, #0
 8012802:	da02      	bge.n	801280a <SD_write+0x2a>
  {
    return res;
 8012804:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012808:	e02e      	b.n	8012868 <SD_write+0x88>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 801280a:	683a      	ldr	r2, [r7, #0]
 801280c:	6879      	ldr	r1, [r7, #4]
 801280e:	68b8      	ldr	r0, [r7, #8]
 8012810:	f7ff fe98 	bl	8012544 <BSP_SD_WriteBlocks_DMA>
 8012814:	4603      	mov	r3, r0
 8012816:	2b00      	cmp	r3, #0
 8012818:	d124      	bne.n	8012864 <SD_write+0x84>
                           (uint32_t) (sector),
                           count) == MSD_OK)
  {
#if (osCMSIS < 0x20000U)
    /* Get the message from the queue */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 801281a:	4b15      	ldr	r3, [pc, #84]	@ (8012870 <SD_write+0x90>)
 801281c:	6819      	ldr	r1, [r3, #0]
 801281e:	f107 0314 	add.w	r3, r7, #20
 8012822:	f247 5230 	movw	r2, #30000	@ 0x7530
 8012826:	4618      	mov	r0, r3
 8012828:	f002 fbc8 	bl	8014fbc <osMessageGet>

    if (event.status == osEventMessage)
 801282c:	697b      	ldr	r3, [r7, #20]
 801282e:	2b10      	cmp	r3, #16
 8012830:	d118      	bne.n	8012864 <SD_write+0x84>
    {
      if (event.value.v == WRITE_CPLT_MSG)
 8012832:	69bb      	ldr	r3, [r7, #24]
 8012834:	2b02      	cmp	r3, #2
 8012836:	d115      	bne.n	8012864 <SD_write+0x84>
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
    {
#endif
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
 8012838:	f002 fae8 	bl	8014e0c <osKernelSysTick>
 801283c:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 801283e:	e008      	b.n	8012852 <SD_write+0x72>
        timer = osKernelGetTickCount();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8012840:	f7ff fe9a 	bl	8012578 <BSP_SD_GetCardState>
 8012844:	4603      	mov	r3, r0
 8012846:	2b00      	cmp	r3, #0
 8012848:	d103      	bne.n	8012852 <SD_write+0x72>
          {
            res = RES_OK;
 801284a:	2300      	movs	r3, #0
 801284c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8012850:	e008      	b.n	8012864 <SD_write+0x84>
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 8012852:	f002 fadb 	bl	8014e0c <osKernelSysTick>
 8012856:	4602      	mov	r2, r0
 8012858:	6a3b      	ldr	r3, [r7, #32]
 801285a:	1ad3      	subs	r3, r2, r3
 801285c:	f247 522f 	movw	r2, #29999	@ 0x752f
 8012860:	4293      	cmp	r3, r2
 8012862:	d9ed      	bls.n	8012840 <SD_write+0x60>
        res = RES_OK;
    }

#endif

  return res;
 8012864:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8012868:	4618      	mov	r0, r3
 801286a:	3728      	adds	r7, #40	@ 0x28
 801286c:	46bd      	mov	sp, r7
 801286e:	bd80      	pop	{r7, pc}
 8012870:	200132ac 	.word	0x200132ac

08012874 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8012874:	b580      	push	{r7, lr}
 8012876:	b08c      	sub	sp, #48	@ 0x30
 8012878:	af00      	add	r7, sp, #0
 801287a:	4603      	mov	r3, r0
 801287c:	603a      	str	r2, [r7, #0]
 801287e:	71fb      	strb	r3, [r7, #7]
 8012880:	460b      	mov	r3, r1
 8012882:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8012884:	2301      	movs	r3, #1
 8012886:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 801288a:	4b25      	ldr	r3, [pc, #148]	@ (8012920 <SD_ioctl+0xac>)
 801288c:	781b      	ldrb	r3, [r3, #0]
 801288e:	b2db      	uxtb	r3, r3
 8012890:	f003 0301 	and.w	r3, r3, #1
 8012894:	2b00      	cmp	r3, #0
 8012896:	d001      	beq.n	801289c <SD_ioctl+0x28>
 8012898:	2303      	movs	r3, #3
 801289a:	e03c      	b.n	8012916 <SD_ioctl+0xa2>

  switch (cmd)
 801289c:	79bb      	ldrb	r3, [r7, #6]
 801289e:	2b03      	cmp	r3, #3
 80128a0:	d834      	bhi.n	801290c <SD_ioctl+0x98>
 80128a2:	a201      	add	r2, pc, #4	@ (adr r2, 80128a8 <SD_ioctl+0x34>)
 80128a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80128a8:	080128b9 	.word	0x080128b9
 80128ac:	080128c1 	.word	0x080128c1
 80128b0:	080128d9 	.word	0x080128d9
 80128b4:	080128f3 	.word	0x080128f3
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 80128b8:	2300      	movs	r3, #0
 80128ba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 80128be:	e028      	b.n	8012912 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 80128c0:	f107 030c 	add.w	r3, r7, #12
 80128c4:	4618      	mov	r0, r3
 80128c6:	f7ff fe67 	bl	8012598 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 80128ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80128cc:	683b      	ldr	r3, [r7, #0]
 80128ce:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80128d0:	2300      	movs	r3, #0
 80128d2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 80128d6:	e01c      	b.n	8012912 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80128d8:	f107 030c 	add.w	r3, r7, #12
 80128dc:	4618      	mov	r0, r3
 80128de:	f7ff fe5b 	bl	8012598 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 80128e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80128e4:	b29a      	uxth	r2, r3
 80128e6:	683b      	ldr	r3, [r7, #0]
 80128e8:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 80128ea:	2300      	movs	r3, #0
 80128ec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 80128f0:	e00f      	b.n	8012912 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80128f2:	f107 030c 	add.w	r3, r7, #12
 80128f6:	4618      	mov	r0, r3
 80128f8:	f7ff fe4e 	bl	8012598 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 80128fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80128fe:	0a5a      	lsrs	r2, r3, #9
 8012900:	683b      	ldr	r3, [r7, #0]
 8012902:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8012904:	2300      	movs	r3, #0
 8012906:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 801290a:	e002      	b.n	8012912 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 801290c:	2304      	movs	r3, #4
 801290e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 8012912:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8012916:	4618      	mov	r0, r3
 8012918:	3730      	adds	r7, #48	@ 0x30
 801291a:	46bd      	mov	sp, r7
 801291c:	bd80      	pop	{r7, pc}
 801291e:	bf00      	nop
 8012920:	2001203d 	.word	0x2001203d

08012924 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8012924:	b580      	push	{r7, lr}
 8012926:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
 8012928:	4b04      	ldr	r3, [pc, #16]	@ (801293c <BSP_SD_ReadCpltCallback+0x18>)
 801292a:	681b      	ldr	r3, [r3, #0]
 801292c:	2200      	movs	r2, #0
 801292e:	2101      	movs	r1, #1
 8012930:	4618      	mov	r0, r3
 8012932:	f002 fb03 	bl	8014f3c <osMessagePut>
#else
   const uint16_t msg = READ_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
#endif
}
 8012936:	bf00      	nop
 8012938:	bd80      	pop	{r7, pc}
 801293a:	bf00      	nop
 801293c:	200132ac 	.word	0x200132ac

08012940 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8012940:	b590      	push	{r4, r7, lr}
 8012942:	b089      	sub	sp, #36	@ 0x24
 8012944:	af04      	add	r7, sp, #16
 8012946:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8012948:	2301      	movs	r3, #1
 801294a:	2202      	movs	r2, #2
 801294c:	2102      	movs	r1, #2
 801294e:	6878      	ldr	r0, [r7, #4]
 8012950:	f000 fcbd 	bl	80132ce <USBH_FindInterface>
 8012954:	4603      	mov	r3, r0
 8012956:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8012958:	7bfb      	ldrb	r3, [r7, #15]
 801295a:	2bff      	cmp	r3, #255	@ 0xff
 801295c:	d002      	beq.n	8012964 <USBH_CDC_InterfaceInit+0x24>
 801295e:	7bfb      	ldrb	r3, [r7, #15]
 8012960:	2b01      	cmp	r3, #1
 8012962:	d901      	bls.n	8012968 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8012964:	2302      	movs	r3, #2
 8012966:	e13d      	b.n	8012be4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8012968:	7bfb      	ldrb	r3, [r7, #15]
 801296a:	4619      	mov	r1, r3
 801296c:	6878      	ldr	r0, [r7, #4]
 801296e:	f000 fc92 	bl	8013296 <USBH_SelectInterface>
 8012972:	4603      	mov	r3, r0
 8012974:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8012976:	7bbb      	ldrb	r3, [r7, #14]
 8012978:	2b00      	cmp	r3, #0
 801297a:	d001      	beq.n	8012980 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 801297c:	2302      	movs	r3, #2
 801297e:	e131      	b.n	8012be4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8012980:	687b      	ldr	r3, [r7, #4]
 8012982:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8012986:	2050      	movs	r0, #80	@ 0x50
 8012988:	f005 f88a 	bl	8017aa0 <malloc>
 801298c:	4603      	mov	r3, r0
 801298e:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8012990:	687b      	ldr	r3, [r7, #4]
 8012992:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8012996:	69db      	ldr	r3, [r3, #28]
 8012998:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 801299a:	68bb      	ldr	r3, [r7, #8]
 801299c:	2b00      	cmp	r3, #0
 801299e:	d101      	bne.n	80129a4 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 80129a0:	2302      	movs	r3, #2
 80129a2:	e11f      	b.n	8012be4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 80129a4:	2250      	movs	r2, #80	@ 0x50
 80129a6:	2100      	movs	r1, #0
 80129a8:	68b8      	ldr	r0, [r7, #8]
 80129aa:	f005 f937 	bl	8017c1c <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80129ae:	7bfb      	ldrb	r3, [r7, #15]
 80129b0:	687a      	ldr	r2, [r7, #4]
 80129b2:	211a      	movs	r1, #26
 80129b4:	fb01 f303 	mul.w	r3, r1, r3
 80129b8:	4413      	add	r3, r2
 80129ba:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80129be:	781b      	ldrb	r3, [r3, #0]
 80129c0:	b25b      	sxtb	r3, r3
 80129c2:	2b00      	cmp	r3, #0
 80129c4:	da15      	bge.n	80129f2 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80129c6:	7bfb      	ldrb	r3, [r7, #15]
 80129c8:	687a      	ldr	r2, [r7, #4]
 80129ca:	211a      	movs	r1, #26
 80129cc:	fb01 f303 	mul.w	r3, r1, r3
 80129d0:	4413      	add	r3, r2
 80129d2:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80129d6:	781a      	ldrb	r2, [r3, #0]
 80129d8:	68bb      	ldr	r3, [r7, #8]
 80129da:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80129dc:	7bfb      	ldrb	r3, [r7, #15]
 80129de:	687a      	ldr	r2, [r7, #4]
 80129e0:	211a      	movs	r1, #26
 80129e2:	fb01 f303 	mul.w	r3, r1, r3
 80129e6:	4413      	add	r3, r2
 80129e8:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80129ec:	881a      	ldrh	r2, [r3, #0]
 80129ee:	68bb      	ldr	r3, [r7, #8]
 80129f0:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 80129f2:	68bb      	ldr	r3, [r7, #8]
 80129f4:	785b      	ldrb	r3, [r3, #1]
 80129f6:	4619      	mov	r1, r3
 80129f8:	6878      	ldr	r0, [r7, #4]
 80129fa:	f002 f90c 	bl	8014c16 <USBH_AllocPipe>
 80129fe:	4603      	mov	r3, r0
 8012a00:	461a      	mov	r2, r3
 8012a02:	68bb      	ldr	r3, [r7, #8]
 8012a04:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8012a06:	68bb      	ldr	r3, [r7, #8]
 8012a08:	7819      	ldrb	r1, [r3, #0]
 8012a0a:	68bb      	ldr	r3, [r7, #8]
 8012a0c:	7858      	ldrb	r0, [r3, #1]
 8012a0e:	687b      	ldr	r3, [r7, #4]
 8012a10:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8012a14:	687b      	ldr	r3, [r7, #4]
 8012a16:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8012a1a:	68ba      	ldr	r2, [r7, #8]
 8012a1c:	8952      	ldrh	r2, [r2, #10]
 8012a1e:	9202      	str	r2, [sp, #8]
 8012a20:	2203      	movs	r2, #3
 8012a22:	9201      	str	r2, [sp, #4]
 8012a24:	9300      	str	r3, [sp, #0]
 8012a26:	4623      	mov	r3, r4
 8012a28:	4602      	mov	r2, r0
 8012a2a:	6878      	ldr	r0, [r7, #4]
 8012a2c:	f002 f8c4 	bl	8014bb8 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8012a30:	68bb      	ldr	r3, [r7, #8]
 8012a32:	781b      	ldrb	r3, [r3, #0]
 8012a34:	2200      	movs	r2, #0
 8012a36:	4619      	mov	r1, r3
 8012a38:	6878      	ldr	r0, [r7, #4]
 8012a3a:	f004 ffab 	bl	8017994 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8012a3e:	2300      	movs	r3, #0
 8012a40:	2200      	movs	r2, #0
 8012a42:	210a      	movs	r1, #10
 8012a44:	6878      	ldr	r0, [r7, #4]
 8012a46:	f000 fc42 	bl	80132ce <USBH_FindInterface>
 8012a4a:	4603      	mov	r3, r0
 8012a4c:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8012a4e:	7bfb      	ldrb	r3, [r7, #15]
 8012a50:	2bff      	cmp	r3, #255	@ 0xff
 8012a52:	d002      	beq.n	8012a5a <USBH_CDC_InterfaceInit+0x11a>
 8012a54:	7bfb      	ldrb	r3, [r7, #15]
 8012a56:	2b01      	cmp	r3, #1
 8012a58:	d901      	bls.n	8012a5e <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8012a5a:	2302      	movs	r3, #2
 8012a5c:	e0c2      	b.n	8012be4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8012a5e:	7bfb      	ldrb	r3, [r7, #15]
 8012a60:	687a      	ldr	r2, [r7, #4]
 8012a62:	211a      	movs	r1, #26
 8012a64:	fb01 f303 	mul.w	r3, r1, r3
 8012a68:	4413      	add	r3, r2
 8012a6a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8012a6e:	781b      	ldrb	r3, [r3, #0]
 8012a70:	b25b      	sxtb	r3, r3
 8012a72:	2b00      	cmp	r3, #0
 8012a74:	da16      	bge.n	8012aa4 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8012a76:	7bfb      	ldrb	r3, [r7, #15]
 8012a78:	687a      	ldr	r2, [r7, #4]
 8012a7a:	211a      	movs	r1, #26
 8012a7c:	fb01 f303 	mul.w	r3, r1, r3
 8012a80:	4413      	add	r3, r2
 8012a82:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8012a86:	781a      	ldrb	r2, [r3, #0]
 8012a88:	68bb      	ldr	r3, [r7, #8]
 8012a8a:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8012a8c:	7bfb      	ldrb	r3, [r7, #15]
 8012a8e:	687a      	ldr	r2, [r7, #4]
 8012a90:	211a      	movs	r1, #26
 8012a92:	fb01 f303 	mul.w	r3, r1, r3
 8012a96:	4413      	add	r3, r2
 8012a98:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8012a9c:	881a      	ldrh	r2, [r3, #0]
 8012a9e:	68bb      	ldr	r3, [r7, #8]
 8012aa0:	835a      	strh	r2, [r3, #26]
 8012aa2:	e015      	b.n	8012ad0 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8012aa4:	7bfb      	ldrb	r3, [r7, #15]
 8012aa6:	687a      	ldr	r2, [r7, #4]
 8012aa8:	211a      	movs	r1, #26
 8012aaa:	fb01 f303 	mul.w	r3, r1, r3
 8012aae:	4413      	add	r3, r2
 8012ab0:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8012ab4:	781a      	ldrb	r2, [r3, #0]
 8012ab6:	68bb      	ldr	r3, [r7, #8]
 8012ab8:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8012aba:	7bfb      	ldrb	r3, [r7, #15]
 8012abc:	687a      	ldr	r2, [r7, #4]
 8012abe:	211a      	movs	r1, #26
 8012ac0:	fb01 f303 	mul.w	r3, r1, r3
 8012ac4:	4413      	add	r3, r2
 8012ac6:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8012aca:	881a      	ldrh	r2, [r3, #0]
 8012acc:	68bb      	ldr	r3, [r7, #8]
 8012ace:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8012ad0:	7bfb      	ldrb	r3, [r7, #15]
 8012ad2:	687a      	ldr	r2, [r7, #4]
 8012ad4:	211a      	movs	r1, #26
 8012ad6:	fb01 f303 	mul.w	r3, r1, r3
 8012ada:	4413      	add	r3, r2
 8012adc:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8012ae0:	781b      	ldrb	r3, [r3, #0]
 8012ae2:	b25b      	sxtb	r3, r3
 8012ae4:	2b00      	cmp	r3, #0
 8012ae6:	da16      	bge.n	8012b16 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8012ae8:	7bfb      	ldrb	r3, [r7, #15]
 8012aea:	687a      	ldr	r2, [r7, #4]
 8012aec:	211a      	movs	r1, #26
 8012aee:	fb01 f303 	mul.w	r3, r1, r3
 8012af2:	4413      	add	r3, r2
 8012af4:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8012af8:	781a      	ldrb	r2, [r3, #0]
 8012afa:	68bb      	ldr	r3, [r7, #8]
 8012afc:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8012afe:	7bfb      	ldrb	r3, [r7, #15]
 8012b00:	687a      	ldr	r2, [r7, #4]
 8012b02:	211a      	movs	r1, #26
 8012b04:	fb01 f303 	mul.w	r3, r1, r3
 8012b08:	4413      	add	r3, r2
 8012b0a:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8012b0e:	881a      	ldrh	r2, [r3, #0]
 8012b10:	68bb      	ldr	r3, [r7, #8]
 8012b12:	835a      	strh	r2, [r3, #26]
 8012b14:	e015      	b.n	8012b42 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8012b16:	7bfb      	ldrb	r3, [r7, #15]
 8012b18:	687a      	ldr	r2, [r7, #4]
 8012b1a:	211a      	movs	r1, #26
 8012b1c:	fb01 f303 	mul.w	r3, r1, r3
 8012b20:	4413      	add	r3, r2
 8012b22:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8012b26:	781a      	ldrb	r2, [r3, #0]
 8012b28:	68bb      	ldr	r3, [r7, #8]
 8012b2a:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8012b2c:	7bfb      	ldrb	r3, [r7, #15]
 8012b2e:	687a      	ldr	r2, [r7, #4]
 8012b30:	211a      	movs	r1, #26
 8012b32:	fb01 f303 	mul.w	r3, r1, r3
 8012b36:	4413      	add	r3, r2
 8012b38:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8012b3c:	881a      	ldrh	r2, [r3, #0]
 8012b3e:	68bb      	ldr	r3, [r7, #8]
 8012b40:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8012b42:	68bb      	ldr	r3, [r7, #8]
 8012b44:	7b9b      	ldrb	r3, [r3, #14]
 8012b46:	4619      	mov	r1, r3
 8012b48:	6878      	ldr	r0, [r7, #4]
 8012b4a:	f002 f864 	bl	8014c16 <USBH_AllocPipe>
 8012b4e:	4603      	mov	r3, r0
 8012b50:	461a      	mov	r2, r3
 8012b52:	68bb      	ldr	r3, [r7, #8]
 8012b54:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8012b56:	68bb      	ldr	r3, [r7, #8]
 8012b58:	7bdb      	ldrb	r3, [r3, #15]
 8012b5a:	4619      	mov	r1, r3
 8012b5c:	6878      	ldr	r0, [r7, #4]
 8012b5e:	f002 f85a 	bl	8014c16 <USBH_AllocPipe>
 8012b62:	4603      	mov	r3, r0
 8012b64:	461a      	mov	r2, r3
 8012b66:	68bb      	ldr	r3, [r7, #8]
 8012b68:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8012b6a:	68bb      	ldr	r3, [r7, #8]
 8012b6c:	7b59      	ldrb	r1, [r3, #13]
 8012b6e:	68bb      	ldr	r3, [r7, #8]
 8012b70:	7b98      	ldrb	r0, [r3, #14]
 8012b72:	687b      	ldr	r3, [r7, #4]
 8012b74:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8012b78:	687b      	ldr	r3, [r7, #4]
 8012b7a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8012b7e:	68ba      	ldr	r2, [r7, #8]
 8012b80:	8b12      	ldrh	r2, [r2, #24]
 8012b82:	9202      	str	r2, [sp, #8]
 8012b84:	2202      	movs	r2, #2
 8012b86:	9201      	str	r2, [sp, #4]
 8012b88:	9300      	str	r3, [sp, #0]
 8012b8a:	4623      	mov	r3, r4
 8012b8c:	4602      	mov	r2, r0
 8012b8e:	6878      	ldr	r0, [r7, #4]
 8012b90:	f002 f812 	bl	8014bb8 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8012b94:	68bb      	ldr	r3, [r7, #8]
 8012b96:	7b19      	ldrb	r1, [r3, #12]
 8012b98:	68bb      	ldr	r3, [r7, #8]
 8012b9a:	7bd8      	ldrb	r0, [r3, #15]
 8012b9c:	687b      	ldr	r3, [r7, #4]
 8012b9e:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8012ba2:	687b      	ldr	r3, [r7, #4]
 8012ba4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8012ba8:	68ba      	ldr	r2, [r7, #8]
 8012baa:	8b52      	ldrh	r2, [r2, #26]
 8012bac:	9202      	str	r2, [sp, #8]
 8012bae:	2202      	movs	r2, #2
 8012bb0:	9201      	str	r2, [sp, #4]
 8012bb2:	9300      	str	r3, [sp, #0]
 8012bb4:	4623      	mov	r3, r4
 8012bb6:	4602      	mov	r2, r0
 8012bb8:	6878      	ldr	r0, [r7, #4]
 8012bba:	f001 fffd 	bl	8014bb8 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8012bbe:	68bb      	ldr	r3, [r7, #8]
 8012bc0:	2200      	movs	r2, #0
 8012bc2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8012bc6:	68bb      	ldr	r3, [r7, #8]
 8012bc8:	7b5b      	ldrb	r3, [r3, #13]
 8012bca:	2200      	movs	r2, #0
 8012bcc:	4619      	mov	r1, r3
 8012bce:	6878      	ldr	r0, [r7, #4]
 8012bd0:	f004 fee0 	bl	8017994 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8012bd4:	68bb      	ldr	r3, [r7, #8]
 8012bd6:	7b1b      	ldrb	r3, [r3, #12]
 8012bd8:	2200      	movs	r2, #0
 8012bda:	4619      	mov	r1, r3
 8012bdc:	6878      	ldr	r0, [r7, #4]
 8012bde:	f004 fed9 	bl	8017994 <USBH_LL_SetToggle>

  return USBH_OK;
 8012be2:	2300      	movs	r3, #0
}
 8012be4:	4618      	mov	r0, r3
 8012be6:	3714      	adds	r7, #20
 8012be8:	46bd      	mov	sp, r7
 8012bea:	bd90      	pop	{r4, r7, pc}

08012bec <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8012bec:	b580      	push	{r7, lr}
 8012bee:	b084      	sub	sp, #16
 8012bf0:	af00      	add	r7, sp, #0
 8012bf2:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8012bf4:	687b      	ldr	r3, [r7, #4]
 8012bf6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8012bfa:	69db      	ldr	r3, [r3, #28]
 8012bfc:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8012bfe:	68fb      	ldr	r3, [r7, #12]
 8012c00:	781b      	ldrb	r3, [r3, #0]
 8012c02:	2b00      	cmp	r3, #0
 8012c04:	d00e      	beq.n	8012c24 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8012c06:	68fb      	ldr	r3, [r7, #12]
 8012c08:	781b      	ldrb	r3, [r3, #0]
 8012c0a:	4619      	mov	r1, r3
 8012c0c:	6878      	ldr	r0, [r7, #4]
 8012c0e:	f001 fff2 	bl	8014bf6 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8012c12:	68fb      	ldr	r3, [r7, #12]
 8012c14:	781b      	ldrb	r3, [r3, #0]
 8012c16:	4619      	mov	r1, r3
 8012c18:	6878      	ldr	r0, [r7, #4]
 8012c1a:	f002 f81d 	bl	8014c58 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8012c1e:	68fb      	ldr	r3, [r7, #12]
 8012c20:	2200      	movs	r2, #0
 8012c22:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8012c24:	68fb      	ldr	r3, [r7, #12]
 8012c26:	7b1b      	ldrb	r3, [r3, #12]
 8012c28:	2b00      	cmp	r3, #0
 8012c2a:	d00e      	beq.n	8012c4a <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8012c2c:	68fb      	ldr	r3, [r7, #12]
 8012c2e:	7b1b      	ldrb	r3, [r3, #12]
 8012c30:	4619      	mov	r1, r3
 8012c32:	6878      	ldr	r0, [r7, #4]
 8012c34:	f001 ffdf 	bl	8014bf6 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8012c38:	68fb      	ldr	r3, [r7, #12]
 8012c3a:	7b1b      	ldrb	r3, [r3, #12]
 8012c3c:	4619      	mov	r1, r3
 8012c3e:	6878      	ldr	r0, [r7, #4]
 8012c40:	f002 f80a 	bl	8014c58 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8012c44:	68fb      	ldr	r3, [r7, #12]
 8012c46:	2200      	movs	r2, #0
 8012c48:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8012c4a:	68fb      	ldr	r3, [r7, #12]
 8012c4c:	7b5b      	ldrb	r3, [r3, #13]
 8012c4e:	2b00      	cmp	r3, #0
 8012c50:	d00e      	beq.n	8012c70 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8012c52:	68fb      	ldr	r3, [r7, #12]
 8012c54:	7b5b      	ldrb	r3, [r3, #13]
 8012c56:	4619      	mov	r1, r3
 8012c58:	6878      	ldr	r0, [r7, #4]
 8012c5a:	f001 ffcc 	bl	8014bf6 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8012c5e:	68fb      	ldr	r3, [r7, #12]
 8012c60:	7b5b      	ldrb	r3, [r3, #13]
 8012c62:	4619      	mov	r1, r3
 8012c64:	6878      	ldr	r0, [r7, #4]
 8012c66:	f001 fff7 	bl	8014c58 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8012c6a:	68fb      	ldr	r3, [r7, #12]
 8012c6c:	2200      	movs	r2, #0
 8012c6e:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8012c70:	687b      	ldr	r3, [r7, #4]
 8012c72:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8012c76:	69db      	ldr	r3, [r3, #28]
 8012c78:	2b00      	cmp	r3, #0
 8012c7a:	d00b      	beq.n	8012c94 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8012c7c:	687b      	ldr	r3, [r7, #4]
 8012c7e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8012c82:	69db      	ldr	r3, [r3, #28]
 8012c84:	4618      	mov	r0, r3
 8012c86:	f004 ff13 	bl	8017ab0 <free>
    phost->pActiveClass->pData = 0U;
 8012c8a:	687b      	ldr	r3, [r7, #4]
 8012c8c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8012c90:	2200      	movs	r2, #0
 8012c92:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8012c94:	2300      	movs	r3, #0
}
 8012c96:	4618      	mov	r0, r3
 8012c98:	3710      	adds	r7, #16
 8012c9a:	46bd      	mov	sp, r7
 8012c9c:	bd80      	pop	{r7, pc}

08012c9e <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8012c9e:	b580      	push	{r7, lr}
 8012ca0:	b084      	sub	sp, #16
 8012ca2:	af00      	add	r7, sp, #0
 8012ca4:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8012ca6:	687b      	ldr	r3, [r7, #4]
 8012ca8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8012cac:	69db      	ldr	r3, [r3, #28]
 8012cae:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8012cb0:	68fb      	ldr	r3, [r7, #12]
 8012cb2:	3340      	adds	r3, #64	@ 0x40
 8012cb4:	4619      	mov	r1, r3
 8012cb6:	6878      	ldr	r0, [r7, #4]
 8012cb8:	f000 f8b1 	bl	8012e1e <GetLineCoding>
 8012cbc:	4603      	mov	r3, r0
 8012cbe:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8012cc0:	7afb      	ldrb	r3, [r7, #11]
 8012cc2:	2b00      	cmp	r3, #0
 8012cc4:	d105      	bne.n	8012cd2 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8012cc6:	687b      	ldr	r3, [r7, #4]
 8012cc8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8012ccc:	2102      	movs	r1, #2
 8012cce:	6878      	ldr	r0, [r7, #4]
 8012cd0:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8012cd2:	7afb      	ldrb	r3, [r7, #11]
}
 8012cd4:	4618      	mov	r0, r3
 8012cd6:	3710      	adds	r7, #16
 8012cd8:	46bd      	mov	sp, r7
 8012cda:	bd80      	pop	{r7, pc}

08012cdc <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8012cdc:	b580      	push	{r7, lr}
 8012cde:	b084      	sub	sp, #16
 8012ce0:	af00      	add	r7, sp, #0
 8012ce2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8012ce4:	2301      	movs	r3, #1
 8012ce6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8012ce8:	2300      	movs	r3, #0
 8012cea:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8012cec:	687b      	ldr	r3, [r7, #4]
 8012cee:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8012cf2:	69db      	ldr	r3, [r3, #28]
 8012cf4:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8012cf6:	68bb      	ldr	r3, [r7, #8]
 8012cf8:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8012cfc:	2b04      	cmp	r3, #4
 8012cfe:	d877      	bhi.n	8012df0 <USBH_CDC_Process+0x114>
 8012d00:	a201      	add	r2, pc, #4	@ (adr r2, 8012d08 <USBH_CDC_Process+0x2c>)
 8012d02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012d06:	bf00      	nop
 8012d08:	08012d1d 	.word	0x08012d1d
 8012d0c:	08012d23 	.word	0x08012d23
 8012d10:	08012d53 	.word	0x08012d53
 8012d14:	08012dc7 	.word	0x08012dc7
 8012d18:	08012dd5 	.word	0x08012dd5
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8012d1c:	2300      	movs	r3, #0
 8012d1e:	73fb      	strb	r3, [r7, #15]
      break;
 8012d20:	e06d      	b.n	8012dfe <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8012d22:	68bb      	ldr	r3, [r7, #8]
 8012d24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012d26:	4619      	mov	r1, r3
 8012d28:	6878      	ldr	r0, [r7, #4]
 8012d2a:	f000 f897 	bl	8012e5c <SetLineCoding>
 8012d2e:	4603      	mov	r3, r0
 8012d30:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8012d32:	7bbb      	ldrb	r3, [r7, #14]
 8012d34:	2b00      	cmp	r3, #0
 8012d36:	d104      	bne.n	8012d42 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8012d38:	68bb      	ldr	r3, [r7, #8]
 8012d3a:	2202      	movs	r2, #2
 8012d3c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8012d40:	e058      	b.n	8012df4 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8012d42:	7bbb      	ldrb	r3, [r7, #14]
 8012d44:	2b01      	cmp	r3, #1
 8012d46:	d055      	beq.n	8012df4 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8012d48:	68bb      	ldr	r3, [r7, #8]
 8012d4a:	2204      	movs	r2, #4
 8012d4c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8012d50:	e050      	b.n	8012df4 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8012d52:	68bb      	ldr	r3, [r7, #8]
 8012d54:	3340      	adds	r3, #64	@ 0x40
 8012d56:	4619      	mov	r1, r3
 8012d58:	6878      	ldr	r0, [r7, #4]
 8012d5a:	f000 f860 	bl	8012e1e <GetLineCoding>
 8012d5e:	4603      	mov	r3, r0
 8012d60:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8012d62:	7bbb      	ldrb	r3, [r7, #14]
 8012d64:	2b00      	cmp	r3, #0
 8012d66:	d126      	bne.n	8012db6 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8012d68:	68bb      	ldr	r3, [r7, #8]
 8012d6a:	2200      	movs	r2, #0
 8012d6c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8012d70:	68bb      	ldr	r3, [r7, #8]
 8012d72:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8012d76:	68bb      	ldr	r3, [r7, #8]
 8012d78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012d7a:	791b      	ldrb	r3, [r3, #4]
 8012d7c:	429a      	cmp	r2, r3
 8012d7e:	d13b      	bne.n	8012df8 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8012d80:	68bb      	ldr	r3, [r7, #8]
 8012d82:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8012d86:	68bb      	ldr	r3, [r7, #8]
 8012d88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012d8a:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8012d8c:	429a      	cmp	r2, r3
 8012d8e:	d133      	bne.n	8012df8 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8012d90:	68bb      	ldr	r3, [r7, #8]
 8012d92:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 8012d96:	68bb      	ldr	r3, [r7, #8]
 8012d98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012d9a:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8012d9c:	429a      	cmp	r2, r3
 8012d9e:	d12b      	bne.n	8012df8 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8012da0:	68bb      	ldr	r3, [r7, #8]
 8012da2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8012da4:	68bb      	ldr	r3, [r7, #8]
 8012da6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012da8:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8012daa:	429a      	cmp	r2, r3
 8012dac:	d124      	bne.n	8012df8 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8012dae:	6878      	ldr	r0, [r7, #4]
 8012db0:	f000 f96a 	bl	8013088 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8012db4:	e020      	b.n	8012df8 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8012db6:	7bbb      	ldrb	r3, [r7, #14]
 8012db8:	2b01      	cmp	r3, #1
 8012dba:	d01d      	beq.n	8012df8 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8012dbc:	68bb      	ldr	r3, [r7, #8]
 8012dbe:	2204      	movs	r2, #4
 8012dc0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8012dc4:	e018      	b.n	8012df8 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8012dc6:	6878      	ldr	r0, [r7, #4]
 8012dc8:	f000 f867 	bl	8012e9a <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8012dcc:	6878      	ldr	r0, [r7, #4]
 8012dce:	f000 f8e6 	bl	8012f9e <CDC_ProcessReception>
      break;
 8012dd2:	e014      	b.n	8012dfe <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8012dd4:	2100      	movs	r1, #0
 8012dd6:	6878      	ldr	r0, [r7, #4]
 8012dd8:	f001 f8ff 	bl	8013fda <USBH_ClrFeature>
 8012ddc:	4603      	mov	r3, r0
 8012dde:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8012de0:	7bbb      	ldrb	r3, [r7, #14]
 8012de2:	2b00      	cmp	r3, #0
 8012de4:	d10a      	bne.n	8012dfc <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8012de6:	68bb      	ldr	r3, [r7, #8]
 8012de8:	2200      	movs	r2, #0
 8012dea:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 8012dee:	e005      	b.n	8012dfc <USBH_CDC_Process+0x120>

    default:
      break;
 8012df0:	bf00      	nop
 8012df2:	e004      	b.n	8012dfe <USBH_CDC_Process+0x122>
      break;
 8012df4:	bf00      	nop
 8012df6:	e002      	b.n	8012dfe <USBH_CDC_Process+0x122>
      break;
 8012df8:	bf00      	nop
 8012dfa:	e000      	b.n	8012dfe <USBH_CDC_Process+0x122>
      break;
 8012dfc:	bf00      	nop

  }

  return status;
 8012dfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8012e00:	4618      	mov	r0, r3
 8012e02:	3710      	adds	r7, #16
 8012e04:	46bd      	mov	sp, r7
 8012e06:	bd80      	pop	{r7, pc}

08012e08 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8012e08:	b480      	push	{r7}
 8012e0a:	b083      	sub	sp, #12
 8012e0c:	af00      	add	r7, sp, #0
 8012e0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8012e10:	2300      	movs	r3, #0
}
 8012e12:	4618      	mov	r0, r3
 8012e14:	370c      	adds	r7, #12
 8012e16:	46bd      	mov	sp, r7
 8012e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e1c:	4770      	bx	lr

08012e1e <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8012e1e:	b580      	push	{r7, lr}
 8012e20:	b082      	sub	sp, #8
 8012e22:	af00      	add	r7, sp, #0
 8012e24:	6078      	str	r0, [r7, #4]
 8012e26:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8012e28:	687b      	ldr	r3, [r7, #4]
 8012e2a:	22a1      	movs	r2, #161	@ 0xa1
 8012e2c:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8012e2e:	687b      	ldr	r3, [r7, #4]
 8012e30:	2221      	movs	r2, #33	@ 0x21
 8012e32:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8012e34:	687b      	ldr	r3, [r7, #4]
 8012e36:	2200      	movs	r2, #0
 8012e38:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8012e3a:	687b      	ldr	r3, [r7, #4]
 8012e3c:	2200      	movs	r2, #0
 8012e3e:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8012e40:	687b      	ldr	r3, [r7, #4]
 8012e42:	2207      	movs	r2, #7
 8012e44:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8012e46:	683b      	ldr	r3, [r7, #0]
 8012e48:	2207      	movs	r2, #7
 8012e4a:	4619      	mov	r1, r3
 8012e4c:	6878      	ldr	r0, [r7, #4]
 8012e4e:	f001 fbf9 	bl	8014644 <USBH_CtlReq>
 8012e52:	4603      	mov	r3, r0
}
 8012e54:	4618      	mov	r0, r3
 8012e56:	3708      	adds	r7, #8
 8012e58:	46bd      	mov	sp, r7
 8012e5a:	bd80      	pop	{r7, pc}

08012e5c <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8012e5c:	b580      	push	{r7, lr}
 8012e5e:	b082      	sub	sp, #8
 8012e60:	af00      	add	r7, sp, #0
 8012e62:	6078      	str	r0, [r7, #4]
 8012e64:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8012e66:	687b      	ldr	r3, [r7, #4]
 8012e68:	2221      	movs	r2, #33	@ 0x21
 8012e6a:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8012e6c:	687b      	ldr	r3, [r7, #4]
 8012e6e:	2220      	movs	r2, #32
 8012e70:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8012e72:	687b      	ldr	r3, [r7, #4]
 8012e74:	2200      	movs	r2, #0
 8012e76:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8012e78:	687b      	ldr	r3, [r7, #4]
 8012e7a:	2200      	movs	r2, #0
 8012e7c:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8012e7e:	687b      	ldr	r3, [r7, #4]
 8012e80:	2207      	movs	r2, #7
 8012e82:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8012e84:	683b      	ldr	r3, [r7, #0]
 8012e86:	2207      	movs	r2, #7
 8012e88:	4619      	mov	r1, r3
 8012e8a:	6878      	ldr	r0, [r7, #4]
 8012e8c:	f001 fbda 	bl	8014644 <USBH_CtlReq>
 8012e90:	4603      	mov	r3, r0
}
 8012e92:	4618      	mov	r0, r3
 8012e94:	3708      	adds	r7, #8
 8012e96:	46bd      	mov	sp, r7
 8012e98:	bd80      	pop	{r7, pc}

08012e9a <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8012e9a:	b580      	push	{r7, lr}
 8012e9c:	b086      	sub	sp, #24
 8012e9e:	af02      	add	r7, sp, #8
 8012ea0:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8012ea2:	687b      	ldr	r3, [r7, #4]
 8012ea4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8012ea8:	69db      	ldr	r3, [r3, #28]
 8012eaa:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8012eac:	2300      	movs	r3, #0
 8012eae:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8012eb0:	68fb      	ldr	r3, [r7, #12]
 8012eb2:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8012eb6:	2b01      	cmp	r3, #1
 8012eb8:	d002      	beq.n	8012ec0 <CDC_ProcessTransmission+0x26>
 8012eba:	2b02      	cmp	r3, #2
 8012ebc:	d023      	beq.n	8012f06 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8012ebe:	e06a      	b.n	8012f96 <CDC_ProcessTransmission+0xfc>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8012ec0:	68fb      	ldr	r3, [r7, #12]
 8012ec2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012ec4:	68fa      	ldr	r2, [r7, #12]
 8012ec6:	8b12      	ldrh	r2, [r2, #24]
 8012ec8:	4293      	cmp	r3, r2
 8012eca:	d90b      	bls.n	8012ee4 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8012ecc:	68fb      	ldr	r3, [r7, #12]
 8012ece:	69d9      	ldr	r1, [r3, #28]
 8012ed0:	68fb      	ldr	r3, [r7, #12]
 8012ed2:	8b1a      	ldrh	r2, [r3, #24]
 8012ed4:	68fb      	ldr	r3, [r7, #12]
 8012ed6:	7b5b      	ldrb	r3, [r3, #13]
 8012ed8:	2001      	movs	r0, #1
 8012eda:	9000      	str	r0, [sp, #0]
 8012edc:	6878      	ldr	r0, [r7, #4]
 8012ede:	f001 fe28 	bl	8014b32 <USBH_BulkSendData>
 8012ee2:	e00b      	b.n	8012efc <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8012ee4:	68fb      	ldr	r3, [r7, #12]
 8012ee6:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8012ee8:	68fb      	ldr	r3, [r7, #12]
 8012eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8012eec:	b29a      	uxth	r2, r3
 8012eee:	68fb      	ldr	r3, [r7, #12]
 8012ef0:	7b5b      	ldrb	r3, [r3, #13]
 8012ef2:	2001      	movs	r0, #1
 8012ef4:	9000      	str	r0, [sp, #0]
 8012ef6:	6878      	ldr	r0, [r7, #4]
 8012ef8:	f001 fe1b 	bl	8014b32 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8012efc:	68fb      	ldr	r3, [r7, #12]
 8012efe:	2202      	movs	r2, #2
 8012f00:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8012f04:	e047      	b.n	8012f96 <CDC_ProcessTransmission+0xfc>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8012f06:	68fb      	ldr	r3, [r7, #12]
 8012f08:	7b5b      	ldrb	r3, [r3, #13]
 8012f0a:	4619      	mov	r1, r3
 8012f0c:	6878      	ldr	r0, [r7, #4]
 8012f0e:	f004 fd17 	bl	8017940 <USBH_LL_GetURBState>
 8012f12:	4603      	mov	r3, r0
 8012f14:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8012f16:	7afb      	ldrb	r3, [r7, #11]
 8012f18:	2b01      	cmp	r3, #1
 8012f1a:	d12e      	bne.n	8012f7a <CDC_ProcessTransmission+0xe0>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8012f1c:	68fb      	ldr	r3, [r7, #12]
 8012f1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012f20:	68fa      	ldr	r2, [r7, #12]
 8012f22:	8b12      	ldrh	r2, [r2, #24]
 8012f24:	4293      	cmp	r3, r2
 8012f26:	d90e      	bls.n	8012f46 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8012f28:	68fb      	ldr	r3, [r7, #12]
 8012f2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012f2c:	68fa      	ldr	r2, [r7, #12]
 8012f2e:	8b12      	ldrh	r2, [r2, #24]
 8012f30:	1a9a      	subs	r2, r3, r2
 8012f32:	68fb      	ldr	r3, [r7, #12]
 8012f34:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8012f36:	68fb      	ldr	r3, [r7, #12]
 8012f38:	69db      	ldr	r3, [r3, #28]
 8012f3a:	68fa      	ldr	r2, [r7, #12]
 8012f3c:	8b12      	ldrh	r2, [r2, #24]
 8012f3e:	441a      	add	r2, r3
 8012f40:	68fb      	ldr	r3, [r7, #12]
 8012f42:	61da      	str	r2, [r3, #28]
 8012f44:	e002      	b.n	8012f4c <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8012f46:	68fb      	ldr	r3, [r7, #12]
 8012f48:	2200      	movs	r2, #0
 8012f4a:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8012f4c:	68fb      	ldr	r3, [r7, #12]
 8012f4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012f50:	2b00      	cmp	r3, #0
 8012f52:	d004      	beq.n	8012f5e <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8012f54:	68fb      	ldr	r3, [r7, #12]
 8012f56:	2201      	movs	r2, #1
 8012f58:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 8012f5c:	e006      	b.n	8012f6c <CDC_ProcessTransmission+0xd2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8012f5e:	68fb      	ldr	r3, [r7, #12]
 8012f60:	2200      	movs	r2, #0
 8012f62:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8012f66:	6878      	ldr	r0, [r7, #4]
 8012f68:	f000 f87a 	bl	8013060 <USBH_CDC_TransmitCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8012f6c:	2300      	movs	r3, #0
 8012f6e:	2200      	movs	r2, #0
 8012f70:	2104      	movs	r1, #4
 8012f72:	6878      	ldr	r0, [r7, #4]
 8012f74:	f000 febc 	bl	8013cf0 <USBH_OS_PutMessage>
      break;
 8012f78:	e00c      	b.n	8012f94 <CDC_ProcessTransmission+0xfa>
        if (URB_Status == USBH_URB_NOTREADY)
 8012f7a:	7afb      	ldrb	r3, [r7, #11]
 8012f7c:	2b02      	cmp	r3, #2
 8012f7e:	d109      	bne.n	8012f94 <CDC_ProcessTransmission+0xfa>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8012f80:	68fb      	ldr	r3, [r7, #12]
 8012f82:	2201      	movs	r2, #1
 8012f84:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8012f88:	2300      	movs	r3, #0
 8012f8a:	2200      	movs	r2, #0
 8012f8c:	2104      	movs	r1, #4
 8012f8e:	6878      	ldr	r0, [r7, #4]
 8012f90:	f000 feae 	bl	8013cf0 <USBH_OS_PutMessage>
      break;
 8012f94:	bf00      	nop
  }
}
 8012f96:	bf00      	nop
 8012f98:	3710      	adds	r7, #16
 8012f9a:	46bd      	mov	sp, r7
 8012f9c:	bd80      	pop	{r7, pc}

08012f9e <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8012f9e:	b580      	push	{r7, lr}
 8012fa0:	b086      	sub	sp, #24
 8012fa2:	af00      	add	r7, sp, #0
 8012fa4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8012fa6:	687b      	ldr	r3, [r7, #4]
 8012fa8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8012fac:	69db      	ldr	r3, [r3, #28]
 8012fae:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8012fb0:	2300      	movs	r3, #0
 8012fb2:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8012fb4:	697b      	ldr	r3, [r7, #20]
 8012fb6:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8012fba:	2b03      	cmp	r3, #3
 8012fbc:	d002      	beq.n	8012fc4 <CDC_ProcessReception+0x26>
 8012fbe:	2b04      	cmp	r3, #4
 8012fc0:	d00e      	beq.n	8012fe0 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 8012fc2:	e049      	b.n	8013058 <CDC_ProcessReception+0xba>
      (void)USBH_BulkReceiveData(phost,
 8012fc4:	697b      	ldr	r3, [r7, #20]
 8012fc6:	6a19      	ldr	r1, [r3, #32]
 8012fc8:	697b      	ldr	r3, [r7, #20]
 8012fca:	8b5a      	ldrh	r2, [r3, #26]
 8012fcc:	697b      	ldr	r3, [r7, #20]
 8012fce:	7b1b      	ldrb	r3, [r3, #12]
 8012fd0:	6878      	ldr	r0, [r7, #4]
 8012fd2:	f001 fdd3 	bl	8014b7c <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8012fd6:	697b      	ldr	r3, [r7, #20]
 8012fd8:	2204      	movs	r2, #4
 8012fda:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8012fde:	e03b      	b.n	8013058 <CDC_ProcessReception+0xba>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8012fe0:	697b      	ldr	r3, [r7, #20]
 8012fe2:	7b1b      	ldrb	r3, [r3, #12]
 8012fe4:	4619      	mov	r1, r3
 8012fe6:	6878      	ldr	r0, [r7, #4]
 8012fe8:	f004 fcaa 	bl	8017940 <USBH_LL_GetURBState>
 8012fec:	4603      	mov	r3, r0
 8012fee:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8012ff0:	7cfb      	ldrb	r3, [r7, #19]
 8012ff2:	2b01      	cmp	r3, #1
 8012ff4:	d12f      	bne.n	8013056 <CDC_ProcessReception+0xb8>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8012ff6:	697b      	ldr	r3, [r7, #20]
 8012ff8:	7b1b      	ldrb	r3, [r3, #12]
 8012ffa:	4619      	mov	r1, r3
 8012ffc:	6878      	ldr	r0, [r7, #4]
 8012ffe:	f004 fc1f 	bl	8017840 <USBH_LL_GetLastXferSize>
 8013002:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8013004:	697b      	ldr	r3, [r7, #20]
 8013006:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013008:	68fa      	ldr	r2, [r7, #12]
 801300a:	429a      	cmp	r2, r3
 801300c:	d016      	beq.n	801303c <CDC_ProcessReception+0x9e>
 801300e:	697b      	ldr	r3, [r7, #20]
 8013010:	8b5b      	ldrh	r3, [r3, #26]
 8013012:	461a      	mov	r2, r3
 8013014:	68fb      	ldr	r3, [r7, #12]
 8013016:	4293      	cmp	r3, r2
 8013018:	d110      	bne.n	801303c <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 801301a:	697b      	ldr	r3, [r7, #20]
 801301c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801301e:	68fb      	ldr	r3, [r7, #12]
 8013020:	1ad2      	subs	r2, r2, r3
 8013022:	697b      	ldr	r3, [r7, #20]
 8013024:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8013026:	697b      	ldr	r3, [r7, #20]
 8013028:	6a1a      	ldr	r2, [r3, #32]
 801302a:	68fb      	ldr	r3, [r7, #12]
 801302c:	441a      	add	r2, r3
 801302e:	697b      	ldr	r3, [r7, #20]
 8013030:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8013032:	697b      	ldr	r3, [r7, #20]
 8013034:	2203      	movs	r2, #3
 8013036:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
 801303a:	e006      	b.n	801304a <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 801303c:	697b      	ldr	r3, [r7, #20]
 801303e:	2200      	movs	r2, #0
 8013040:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8013044:	6878      	ldr	r0, [r7, #4]
 8013046:	f000 f815 	bl	8013074 <USBH_CDC_ReceiveCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 801304a:	2300      	movs	r3, #0
 801304c:	2200      	movs	r2, #0
 801304e:	2104      	movs	r1, #4
 8013050:	6878      	ldr	r0, [r7, #4]
 8013052:	f000 fe4d 	bl	8013cf0 <USBH_OS_PutMessage>
      break;
 8013056:	bf00      	nop
  }
}
 8013058:	bf00      	nop
 801305a:	3718      	adds	r7, #24
 801305c:	46bd      	mov	sp, r7
 801305e:	bd80      	pop	{r7, pc}

08013060 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8013060:	b480      	push	{r7}
 8013062:	b083      	sub	sp, #12
 8013064:	af00      	add	r7, sp, #0
 8013066:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8013068:	bf00      	nop
 801306a:	370c      	adds	r7, #12
 801306c:	46bd      	mov	sp, r7
 801306e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013072:	4770      	bx	lr

08013074 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8013074:	b480      	push	{r7}
 8013076:	b083      	sub	sp, #12
 8013078:	af00      	add	r7, sp, #0
 801307a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 801307c:	bf00      	nop
 801307e:	370c      	adds	r7, #12
 8013080:	46bd      	mov	sp, r7
 8013082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013086:	4770      	bx	lr

08013088 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8013088:	b480      	push	{r7}
 801308a:	b083      	sub	sp, #12
 801308c:	af00      	add	r7, sp, #0
 801308e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8013090:	bf00      	nop
 8013092:	370c      	adds	r7, #12
 8013094:	46bd      	mov	sp, r7
 8013096:	f85d 7b04 	ldr.w	r7, [sp], #4
 801309a:	4770      	bx	lr

0801309c <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 801309c:	b5b0      	push	{r4, r5, r7, lr}
 801309e:	b090      	sub	sp, #64	@ 0x40
 80130a0:	af00      	add	r7, sp, #0
 80130a2:	60f8      	str	r0, [r7, #12]
 80130a4:	60b9      	str	r1, [r7, #8]
 80130a6:	4613      	mov	r3, r2
 80130a8:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 80130aa:	68fb      	ldr	r3, [r7, #12]
 80130ac:	2b00      	cmp	r3, #0
 80130ae:	d101      	bne.n	80130b4 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 80130b0:	2302      	movs	r3, #2
 80130b2:	e04d      	b.n	8013150 <USBH_Init+0xb4>
  }

  /* Set DRiver ID */
  phost->id = id;
 80130b4:	68fb      	ldr	r3, [r7, #12]
 80130b6:	79fa      	ldrb	r2, [r7, #7]
 80130b8:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 80130bc:	68fb      	ldr	r3, [r7, #12]
 80130be:	2200      	movs	r2, #0
 80130c0:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 80130c4:	68fb      	ldr	r3, [r7, #12]
 80130c6:	2200      	movs	r2, #0
 80130c8:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 80130cc:	68f8      	ldr	r0, [r7, #12]
 80130ce:	f000 f847 	bl	8013160 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 80130d2:	68fb      	ldr	r3, [r7, #12]
 80130d4:	2200      	movs	r2, #0
 80130d6:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 80130da:	68fb      	ldr	r3, [r7, #12]
 80130dc:	2200      	movs	r2, #0
 80130de:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80130e2:	68fb      	ldr	r3, [r7, #12]
 80130e4:	2200      	movs	r2, #0
 80130e6:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80130ea:	68fb      	ldr	r3, [r7, #12]
 80130ec:	2200      	movs	r2, #0
 80130ee:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 80130f2:	68bb      	ldr	r3, [r7, #8]
 80130f4:	2b00      	cmp	r3, #0
 80130f6:	d003      	beq.n	8013100 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 80130f8:	68fb      	ldr	r3, [r7, #12]
 80130fa:	68ba      	ldr	r2, [r7, #8]
 80130fc:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#if (USBH_USE_OS == 1U)
#if (osCMSIS < 0x20000U)

  /* Create USB Host Queue */
  osMessageQDef(USBH_Queue, MSGQUEUE_OBJECTS, uint16_t);
 8013100:	4b15      	ldr	r3, [pc, #84]	@ (8013158 <USBH_Init+0xbc>)
 8013102:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 8013106:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8013108:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  phost->os_event = osMessageCreate(osMessageQ(USBH_Queue), NULL);
 801310c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8013110:	2100      	movs	r1, #0
 8013112:	4618      	mov	r0, r3
 8013114:	f001 feea 	bl	8014eec <osMessageCreate>
 8013118:	4602      	mov	r2, r0
 801311a:	68fb      	ldr	r3, [r7, #12]
 801311c:	f8c3 23d8 	str.w	r2, [r3, #984]	@ 0x3d8

  /* Create USB Host Task */
#if defined (USBH_PROCESS_STACK_SIZE)
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, USBH_PROCESS_STACK_SIZE);
 8013120:	4b0e      	ldr	r3, [pc, #56]	@ (801315c <USBH_Init+0xc0>)
 8013122:	f107 0414 	add.w	r4, r7, #20
 8013126:	461d      	mov	r5, r3
 8013128:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801312a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801312c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8013130:	e884 0007 	stmia.w	r4, {r0, r1, r2}
#else
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, 8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);
 8013134:	f107 0314 	add.w	r3, r7, #20
 8013138:	68f9      	ldr	r1, [r7, #12]
 801313a:	4618      	mov	r0, r3
 801313c:	f001 fe76 	bl	8014e2c <osThreadCreate>
 8013140:	4602      	mov	r2, r0
 8013142:	68fb      	ldr	r3, [r7, #12]
 8013144:	f8c3 23dc 	str.w	r2, [r3, #988]	@ 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8013148:	68f8      	ldr	r0, [r7, #12]
 801314a:	f004 fac5 	bl	80176d8 <USBH_LL_Init>

  return USBH_OK;
 801314e:	2300      	movs	r3, #0
}
 8013150:	4618      	mov	r0, r3
 8013152:	3740      	adds	r7, #64	@ 0x40
 8013154:	46bd      	mov	sp, r7
 8013156:	bdb0      	pop	{r4, r5, r7, pc}
 8013158:	08017da8 	.word	0x08017da8
 801315c:	08017dc4 	.word	0x08017dc4

08013160 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8013160:	b580      	push	{r7, lr}
 8013162:	b084      	sub	sp, #16
 8013164:	af00      	add	r7, sp, #0
 8013166:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8013168:	2300      	movs	r3, #0
 801316a:	60fb      	str	r3, [r7, #12]
 801316c:	e009      	b.n	8013182 <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 801316e:	687a      	ldr	r2, [r7, #4]
 8013170:	68fb      	ldr	r3, [r7, #12]
 8013172:	33e0      	adds	r3, #224	@ 0xe0
 8013174:	009b      	lsls	r3, r3, #2
 8013176:	4413      	add	r3, r2
 8013178:	2200      	movs	r2, #0
 801317a:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 801317c:	68fb      	ldr	r3, [r7, #12]
 801317e:	3301      	adds	r3, #1
 8013180:	60fb      	str	r3, [r7, #12]
 8013182:	68fb      	ldr	r3, [r7, #12]
 8013184:	2b0f      	cmp	r3, #15
 8013186:	d9f2      	bls.n	801316e <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8013188:	2300      	movs	r3, #0
 801318a:	60fb      	str	r3, [r7, #12]
 801318c:	e009      	b.n	80131a2 <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 801318e:	687a      	ldr	r2, [r7, #4]
 8013190:	68fb      	ldr	r3, [r7, #12]
 8013192:	4413      	add	r3, r2
 8013194:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8013198:	2200      	movs	r2, #0
 801319a:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 801319c:	68fb      	ldr	r3, [r7, #12]
 801319e:	3301      	adds	r3, #1
 80131a0:	60fb      	str	r3, [r7, #12]
 80131a2:	68fb      	ldr	r3, [r7, #12]
 80131a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80131a8:	d3f1      	bcc.n	801318e <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 80131aa:	687b      	ldr	r3, [r7, #4]
 80131ac:	2200      	movs	r2, #0
 80131ae:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 80131b0:	687b      	ldr	r3, [r7, #4]
 80131b2:	2200      	movs	r2, #0
 80131b4:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 80131b6:	687b      	ldr	r3, [r7, #4]
 80131b8:	2201      	movs	r2, #1
 80131ba:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 80131bc:	687b      	ldr	r3, [r7, #4]
 80131be:	2200      	movs	r2, #0
 80131c0:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 80131c4:	687b      	ldr	r3, [r7, #4]
 80131c6:	2201      	movs	r2, #1
 80131c8:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 80131ca:	687b      	ldr	r3, [r7, #4]
 80131cc:	2240      	movs	r2, #64	@ 0x40
 80131ce:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 80131d0:	687b      	ldr	r3, [r7, #4]
 80131d2:	2200      	movs	r2, #0
 80131d4:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 80131d6:	687b      	ldr	r3, [r7, #4]
 80131d8:	2200      	movs	r2, #0
 80131da:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 80131de:	687b      	ldr	r3, [r7, #4]
 80131e0:	2201      	movs	r2, #1
 80131e2:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 80131e6:	687b      	ldr	r3, [r7, #4]
 80131e8:	2200      	movs	r2, #0
 80131ea:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 80131ee:	687b      	ldr	r3, [r7, #4]
 80131f0:	2200      	movs	r2, #0
 80131f2:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 80131f6:	687b      	ldr	r3, [r7, #4]
 80131f8:	331c      	adds	r3, #28
 80131fa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80131fe:	2100      	movs	r1, #0
 8013200:	4618      	mov	r0, r3
 8013202:	f004 fd0b 	bl	8017c1c <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8013206:	687b      	ldr	r3, [r7, #4]
 8013208:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 801320c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013210:	2100      	movs	r1, #0
 8013212:	4618      	mov	r0, r3
 8013214:	f004 fd02 	bl	8017c1c <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8013218:	687b      	ldr	r3, [r7, #4]
 801321a:	f203 3326 	addw	r3, r3, #806	@ 0x326
 801321e:	2212      	movs	r2, #18
 8013220:	2100      	movs	r1, #0
 8013222:	4618      	mov	r0, r3
 8013224:	f004 fcfa 	bl	8017c1c <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8013228:	687b      	ldr	r3, [r7, #4]
 801322a:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 801322e:	223e      	movs	r2, #62	@ 0x3e
 8013230:	2100      	movs	r1, #0
 8013232:	4618      	mov	r0, r3
 8013234:	f004 fcf2 	bl	8017c1c <memset>

  return USBH_OK;
 8013238:	2300      	movs	r3, #0
}
 801323a:	4618      	mov	r0, r3
 801323c:	3710      	adds	r7, #16
 801323e:	46bd      	mov	sp, r7
 8013240:	bd80      	pop	{r7, pc}

08013242 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8013242:	b480      	push	{r7}
 8013244:	b085      	sub	sp, #20
 8013246:	af00      	add	r7, sp, #0
 8013248:	6078      	str	r0, [r7, #4]
 801324a:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 801324c:	2300      	movs	r3, #0
 801324e:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8013250:	683b      	ldr	r3, [r7, #0]
 8013252:	2b00      	cmp	r3, #0
 8013254:	d016      	beq.n	8013284 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8013256:	687b      	ldr	r3, [r7, #4]
 8013258:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 801325c:	2b00      	cmp	r3, #0
 801325e:	d10e      	bne.n	801327e <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8013260:	687b      	ldr	r3, [r7, #4]
 8013262:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8013266:	1c59      	adds	r1, r3, #1
 8013268:	687a      	ldr	r2, [r7, #4]
 801326a:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 801326e:	687a      	ldr	r2, [r7, #4]
 8013270:	33de      	adds	r3, #222	@ 0xde
 8013272:	6839      	ldr	r1, [r7, #0]
 8013274:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8013278:	2300      	movs	r3, #0
 801327a:	73fb      	strb	r3, [r7, #15]
 801327c:	e004      	b.n	8013288 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 801327e:	2302      	movs	r3, #2
 8013280:	73fb      	strb	r3, [r7, #15]
 8013282:	e001      	b.n	8013288 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8013284:	2302      	movs	r3, #2
 8013286:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8013288:	7bfb      	ldrb	r3, [r7, #15]
}
 801328a:	4618      	mov	r0, r3
 801328c:	3714      	adds	r7, #20
 801328e:	46bd      	mov	sp, r7
 8013290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013294:	4770      	bx	lr

08013296 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8013296:	b480      	push	{r7}
 8013298:	b085      	sub	sp, #20
 801329a:	af00      	add	r7, sp, #0
 801329c:	6078      	str	r0, [r7, #4]
 801329e:	460b      	mov	r3, r1
 80132a0:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 80132a2:	2300      	movs	r3, #0
 80132a4:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 80132a6:	687b      	ldr	r3, [r7, #4]
 80132a8:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 80132ac:	78fa      	ldrb	r2, [r7, #3]
 80132ae:	429a      	cmp	r2, r3
 80132b0:	d204      	bcs.n	80132bc <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 80132b2:	687b      	ldr	r3, [r7, #4]
 80132b4:	78fa      	ldrb	r2, [r7, #3]
 80132b6:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 80132ba:	e001      	b.n	80132c0 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 80132bc:	2302      	movs	r3, #2
 80132be:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80132c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80132c2:	4618      	mov	r0, r3
 80132c4:	3714      	adds	r7, #20
 80132c6:	46bd      	mov	sp, r7
 80132c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132cc:	4770      	bx	lr

080132ce <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 80132ce:	b480      	push	{r7}
 80132d0:	b087      	sub	sp, #28
 80132d2:	af00      	add	r7, sp, #0
 80132d4:	6078      	str	r0, [r7, #4]
 80132d6:	4608      	mov	r0, r1
 80132d8:	4611      	mov	r1, r2
 80132da:	461a      	mov	r2, r3
 80132dc:	4603      	mov	r3, r0
 80132de:	70fb      	strb	r3, [r7, #3]
 80132e0:	460b      	mov	r3, r1
 80132e2:	70bb      	strb	r3, [r7, #2]
 80132e4:	4613      	mov	r3, r2
 80132e6:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 80132e8:	2300      	movs	r3, #0
 80132ea:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 80132ec:	2300      	movs	r3, #0
 80132ee:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 80132f0:	687b      	ldr	r3, [r7, #4]
 80132f2:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80132f6:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80132f8:	e025      	b.n	8013346 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 80132fa:	7dfb      	ldrb	r3, [r7, #23]
 80132fc:	221a      	movs	r2, #26
 80132fe:	fb02 f303 	mul.w	r3, r2, r3
 8013302:	3308      	adds	r3, #8
 8013304:	68fa      	ldr	r2, [r7, #12]
 8013306:	4413      	add	r3, r2
 8013308:	3302      	adds	r3, #2
 801330a:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 801330c:	693b      	ldr	r3, [r7, #16]
 801330e:	795b      	ldrb	r3, [r3, #5]
 8013310:	78fa      	ldrb	r2, [r7, #3]
 8013312:	429a      	cmp	r2, r3
 8013314:	d002      	beq.n	801331c <USBH_FindInterface+0x4e>
 8013316:	78fb      	ldrb	r3, [r7, #3]
 8013318:	2bff      	cmp	r3, #255	@ 0xff
 801331a:	d111      	bne.n	8013340 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 801331c:	693b      	ldr	r3, [r7, #16]
 801331e:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8013320:	78ba      	ldrb	r2, [r7, #2]
 8013322:	429a      	cmp	r2, r3
 8013324:	d002      	beq.n	801332c <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8013326:	78bb      	ldrb	r3, [r7, #2]
 8013328:	2bff      	cmp	r3, #255	@ 0xff
 801332a:	d109      	bne.n	8013340 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 801332c:	693b      	ldr	r3, [r7, #16]
 801332e:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8013330:	787a      	ldrb	r2, [r7, #1]
 8013332:	429a      	cmp	r2, r3
 8013334:	d002      	beq.n	801333c <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8013336:	787b      	ldrb	r3, [r7, #1]
 8013338:	2bff      	cmp	r3, #255	@ 0xff
 801333a:	d101      	bne.n	8013340 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 801333c:	7dfb      	ldrb	r3, [r7, #23]
 801333e:	e006      	b.n	801334e <USBH_FindInterface+0x80>
    }
    if_ix++;
 8013340:	7dfb      	ldrb	r3, [r7, #23]
 8013342:	3301      	adds	r3, #1
 8013344:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8013346:	7dfb      	ldrb	r3, [r7, #23]
 8013348:	2b01      	cmp	r3, #1
 801334a:	d9d6      	bls.n	80132fa <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 801334c:	23ff      	movs	r3, #255	@ 0xff
}
 801334e:	4618      	mov	r0, r3
 8013350:	371c      	adds	r7, #28
 8013352:	46bd      	mov	sp, r7
 8013354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013358:	4770      	bx	lr

0801335a <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 801335a:	b580      	push	{r7, lr}
 801335c:	b082      	sub	sp, #8
 801335e:	af00      	add	r7, sp, #0
 8013360:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8013362:	6878      	ldr	r0, [r7, #4]
 8013364:	f004 f9f4 	bl	8017750 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8013368:	2101      	movs	r1, #1
 801336a:	6878      	ldr	r0, [r7, #4]
 801336c:	f004 fafb 	bl	8017966 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8013370:	2300      	movs	r3, #0
}
 8013372:	4618      	mov	r0, r3
 8013374:	3708      	adds	r7, #8
 8013376:	46bd      	mov	sp, r7
 8013378:	bd80      	pop	{r7, pc}
	...

0801337c <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 801337c:	b580      	push	{r7, lr}
 801337e:	b088      	sub	sp, #32
 8013380:	af04      	add	r7, sp, #16
 8013382:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8013384:	2302      	movs	r3, #2
 8013386:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8013388:	2300      	movs	r3, #0
 801338a:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 801338c:	687b      	ldr	r3, [r7, #4]
 801338e:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8013392:	b2db      	uxtb	r3, r3
 8013394:	2b01      	cmp	r3, #1
 8013396:	d102      	bne.n	801339e <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8013398:	687b      	ldr	r3, [r7, #4]
 801339a:	2203      	movs	r2, #3
 801339c:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 801339e:	687b      	ldr	r3, [r7, #4]
 80133a0:	781b      	ldrb	r3, [r3, #0]
 80133a2:	b2db      	uxtb	r3, r3
 80133a4:	2b0b      	cmp	r3, #11
 80133a6:	f200 81f5 	bhi.w	8013794 <USBH_Process+0x418>
 80133aa:	a201      	add	r2, pc, #4	@ (adr r2, 80133b0 <USBH_Process+0x34>)
 80133ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80133b0:	080133e1 	.word	0x080133e1
 80133b4:	0801341f 	.word	0x0801341f
 80133b8:	08013495 	.word	0x08013495
 80133bc:	08013723 	.word	0x08013723
 80133c0:	08013795 	.word	0x08013795
 80133c4:	08013541 	.word	0x08013541
 80133c8:	080136bd 	.word	0x080136bd
 80133cc:	08013583 	.word	0x08013583
 80133d0:	080135af 	.word	0x080135af
 80133d4:	080135d7 	.word	0x080135d7
 80133d8:	08013625 	.word	0x08013625
 80133dc:	0801370b 	.word	0x0801370b
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 80133e0:	687b      	ldr	r3, [r7, #4]
 80133e2:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 80133e6:	b2db      	uxtb	r3, r3
 80133e8:	2b00      	cmp	r3, #0
 80133ea:	f000 81d5 	beq.w	8013798 <USBH_Process+0x41c>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 80133ee:	687b      	ldr	r3, [r7, #4]
 80133f0:	2201      	movs	r2, #1
 80133f2:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 80133f4:	20c8      	movs	r0, #200	@ 0xc8
 80133f6:	f004 fb00 	bl	80179fa <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 80133fa:	6878      	ldr	r0, [r7, #4]
 80133fc:	f004 fa05 	bl	801780a <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8013400:	687b      	ldr	r3, [r7, #4]
 8013402:	2200      	movs	r2, #0
 8013404:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8013408:	687b      	ldr	r3, [r7, #4]
 801340a:	2200      	movs	r2, #0
 801340c:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013410:	2300      	movs	r3, #0
 8013412:	2200      	movs	r2, #0
 8013414:	2101      	movs	r1, #1
 8013416:	6878      	ldr	r0, [r7, #4]
 8013418:	f000 fc6a 	bl	8013cf0 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 801341c:	e1bc      	b.n	8013798 <USBH_Process+0x41c>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 801341e:	687b      	ldr	r3, [r7, #4]
 8013420:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8013424:	b2db      	uxtb	r3, r3
 8013426:	2b01      	cmp	r3, #1
 8013428:	d107      	bne.n	801343a <USBH_Process+0xbe>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 801342a:	687b      	ldr	r3, [r7, #4]
 801342c:	2200      	movs	r2, #0
 801342e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8013432:	687b      	ldr	r3, [r7, #4]
 8013434:	2202      	movs	r2, #2
 8013436:	701a      	strb	r2, [r3, #0]
 8013438:	e025      	b.n	8013486 <USBH_Process+0x10a>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 801343a:	687b      	ldr	r3, [r7, #4]
 801343c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8013440:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8013444:	d914      	bls.n	8013470 <USBH_Process+0xf4>
        {
          phost->device.RstCnt++;
 8013446:	687b      	ldr	r3, [r7, #4]
 8013448:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 801344c:	3301      	adds	r3, #1
 801344e:	b2da      	uxtb	r2, r3
 8013450:	687b      	ldr	r3, [r7, #4]
 8013452:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8013456:	687b      	ldr	r3, [r7, #4]
 8013458:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 801345c:	2b03      	cmp	r3, #3
 801345e:	d903      	bls.n	8013468 <USBH_Process+0xec>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 8013460:	687b      	ldr	r3, [r7, #4]
 8013462:	220d      	movs	r2, #13
 8013464:	701a      	strb	r2, [r3, #0]
 8013466:	e00e      	b.n	8013486 <USBH_Process+0x10a>
          }
          else
          {
            phost->gState = HOST_IDLE;
 8013468:	687b      	ldr	r3, [r7, #4]
 801346a:	2200      	movs	r2, #0
 801346c:	701a      	strb	r2, [r3, #0]
 801346e:	e00a      	b.n	8013486 <USBH_Process+0x10a>
          }
        }
        else
        {
          phost->Timeout += 10U;
 8013470:	687b      	ldr	r3, [r7, #4]
 8013472:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8013476:	f103 020a 	add.w	r2, r3, #10
 801347a:	687b      	ldr	r3, [r7, #4]
 801347c:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8013480:	200a      	movs	r0, #10
 8013482:	f004 faba 	bl	80179fa <USBH_Delay>
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013486:	2300      	movs	r3, #0
 8013488:	2200      	movs	r2, #0
 801348a:	2101      	movs	r1, #1
 801348c:	6878      	ldr	r0, [r7, #4]
 801348e:	f000 fc2f 	bl	8013cf0 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8013492:	e188      	b.n	80137a6 <USBH_Process+0x42a>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8013494:	687b      	ldr	r3, [r7, #4]
 8013496:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 801349a:	2b00      	cmp	r3, #0
 801349c:	d005      	beq.n	80134aa <USBH_Process+0x12e>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 801349e:	687b      	ldr	r3, [r7, #4]
 80134a0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80134a4:	2104      	movs	r1, #4
 80134a6:	6878      	ldr	r0, [r7, #4]
 80134a8:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 80134aa:	2064      	movs	r0, #100	@ 0x64
 80134ac:	f004 faa5 	bl	80179fa <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 80134b0:	6878      	ldr	r0, [r7, #4]
 80134b2:	f004 f983 	bl	80177bc <USBH_LL_GetSpeed>
 80134b6:	4603      	mov	r3, r0
 80134b8:	461a      	mov	r2, r3
 80134ba:	687b      	ldr	r3, [r7, #4]
 80134bc:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 80134c0:	687b      	ldr	r3, [r7, #4]
 80134c2:	2205      	movs	r2, #5
 80134c4:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 80134c6:	2100      	movs	r1, #0
 80134c8:	6878      	ldr	r0, [r7, #4]
 80134ca:	f001 fba4 	bl	8014c16 <USBH_AllocPipe>
 80134ce:	4603      	mov	r3, r0
 80134d0:	461a      	mov	r2, r3
 80134d2:	687b      	ldr	r3, [r7, #4]
 80134d4:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 80134d6:	2180      	movs	r1, #128	@ 0x80
 80134d8:	6878      	ldr	r0, [r7, #4]
 80134da:	f001 fb9c 	bl	8014c16 <USBH_AllocPipe>
 80134de:	4603      	mov	r3, r0
 80134e0:	461a      	mov	r2, r3
 80134e2:	687b      	ldr	r3, [r7, #4]
 80134e4:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80134e6:	687b      	ldr	r3, [r7, #4]
 80134e8:	7919      	ldrb	r1, [r3, #4]
 80134ea:	687b      	ldr	r3, [r7, #4]
 80134ec:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80134f0:	687b      	ldr	r3, [r7, #4]
 80134f2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80134f6:	687a      	ldr	r2, [r7, #4]
 80134f8:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80134fa:	9202      	str	r2, [sp, #8]
 80134fc:	2200      	movs	r2, #0
 80134fe:	9201      	str	r2, [sp, #4]
 8013500:	9300      	str	r3, [sp, #0]
 8013502:	4603      	mov	r3, r0
 8013504:	2280      	movs	r2, #128	@ 0x80
 8013506:	6878      	ldr	r0, [r7, #4]
 8013508:	f001 fb56 	bl	8014bb8 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 801350c:	687b      	ldr	r3, [r7, #4]
 801350e:	7959      	ldrb	r1, [r3, #5]
 8013510:	687b      	ldr	r3, [r7, #4]
 8013512:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8013516:	687b      	ldr	r3, [r7, #4]
 8013518:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 801351c:	687a      	ldr	r2, [r7, #4]
 801351e:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8013520:	9202      	str	r2, [sp, #8]
 8013522:	2200      	movs	r2, #0
 8013524:	9201      	str	r2, [sp, #4]
 8013526:	9300      	str	r3, [sp, #0]
 8013528:	4603      	mov	r3, r0
 801352a:	2200      	movs	r2, #0
 801352c:	6878      	ldr	r0, [r7, #4]
 801352e:	f001 fb43 	bl	8014bb8 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013532:	2300      	movs	r3, #0
 8013534:	2200      	movs	r2, #0
 8013536:	2101      	movs	r1, #1
 8013538:	6878      	ldr	r0, [r7, #4]
 801353a:	f000 fbd9 	bl	8013cf0 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 801353e:	e132      	b.n	80137a6 <USBH_Process+0x42a>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8013540:	6878      	ldr	r0, [r7, #4]
 8013542:	f000 f935 	bl	80137b0 <USBH_HandleEnum>
 8013546:	4603      	mov	r3, r0
 8013548:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 801354a:	7bbb      	ldrb	r3, [r7, #14]
 801354c:	b2db      	uxtb	r3, r3
 801354e:	2b00      	cmp	r3, #0
 8013550:	f040 8124 	bne.w	801379c <USBH_Process+0x420>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8013554:	687b      	ldr	r3, [r7, #4]
 8013556:	2200      	movs	r2, #0
 8013558:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 801355c:	687b      	ldr	r3, [r7, #4]
 801355e:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8013562:	2b01      	cmp	r3, #1
 8013564:	d103      	bne.n	801356e <USBH_Process+0x1f2>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8013566:	687b      	ldr	r3, [r7, #4]
 8013568:	2208      	movs	r2, #8
 801356a:	701a      	strb	r2, [r3, #0]
 801356c:	e002      	b.n	8013574 <USBH_Process+0x1f8>
        }
        else
        {
          phost->gState = HOST_INPUT;
 801356e:	687b      	ldr	r3, [r7, #4]
 8013570:	2207      	movs	r2, #7
 8013572:	701a      	strb	r2, [r3, #0]
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8013574:	2300      	movs	r3, #0
 8013576:	2200      	movs	r2, #0
 8013578:	2105      	movs	r1, #5
 801357a:	6878      	ldr	r0, [r7, #4]
 801357c:	f000 fbb8 	bl	8013cf0 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8013580:	e10c      	b.n	801379c <USBH_Process+0x420>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8013582:	687b      	ldr	r3, [r7, #4]
 8013584:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8013588:	2b00      	cmp	r3, #0
 801358a:	f000 8109 	beq.w	80137a0 <USBH_Process+0x424>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 801358e:	687b      	ldr	r3, [r7, #4]
 8013590:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8013594:	2101      	movs	r1, #1
 8013596:	6878      	ldr	r0, [r7, #4]
 8013598:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 801359a:	687b      	ldr	r3, [r7, #4]
 801359c:	2208      	movs	r2, #8
 801359e:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80135a0:	2300      	movs	r3, #0
 80135a2:	2200      	movs	r2, #0
 80135a4:	2105      	movs	r1, #5
 80135a6:	6878      	ldr	r0, [r7, #4]
 80135a8:	f000 fba2 	bl	8013cf0 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 80135ac:	e0f8      	b.n	80137a0 <USBH_Process+0x424>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 80135ae:	687b      	ldr	r3, [r7, #4]
 80135b0:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 80135b4:	4619      	mov	r1, r3
 80135b6:	6878      	ldr	r0, [r7, #4]
 80135b8:	f000 fcc8 	bl	8013f4c <USBH_SetCfg>
 80135bc:	4603      	mov	r3, r0
 80135be:	2b00      	cmp	r3, #0
 80135c0:	d102      	bne.n	80135c8 <USBH_Process+0x24c>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 80135c2:	687b      	ldr	r3, [r7, #4]
 80135c4:	2209      	movs	r2, #9
 80135c6:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80135c8:	2300      	movs	r3, #0
 80135ca:	2200      	movs	r2, #0
 80135cc:	2101      	movs	r1, #1
 80135ce:	6878      	ldr	r0, [r7, #4]
 80135d0:	f000 fb8e 	bl	8013cf0 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 80135d4:	e0e7      	b.n	80137a6 <USBH_Process+0x42a>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 80135d6:	687b      	ldr	r3, [r7, #4]
 80135d8:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 80135dc:	f003 0320 	and.w	r3, r3, #32
 80135e0:	2b00      	cmp	r3, #0
 80135e2:	d015      	beq.n	8013610 <USBH_Process+0x294>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 80135e4:	2101      	movs	r1, #1
 80135e6:	6878      	ldr	r0, [r7, #4]
 80135e8:	f000 fcd3 	bl	8013f92 <USBH_SetFeature>
 80135ec:	4603      	mov	r3, r0
 80135ee:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80135f0:	7bbb      	ldrb	r3, [r7, #14]
 80135f2:	b2db      	uxtb	r3, r3
 80135f4:	2b00      	cmp	r3, #0
 80135f6:	d103      	bne.n	8013600 <USBH_Process+0x284>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 80135f8:	687b      	ldr	r3, [r7, #4]
 80135fa:	220a      	movs	r2, #10
 80135fc:	701a      	strb	r2, [r3, #0]
 80135fe:	e00a      	b.n	8013616 <USBH_Process+0x29a>
        }
        else if (status == USBH_NOT_SUPPORTED)
 8013600:	7bbb      	ldrb	r3, [r7, #14]
 8013602:	b2db      	uxtb	r3, r3
 8013604:	2b03      	cmp	r3, #3
 8013606:	d106      	bne.n	8013616 <USBH_Process+0x29a>
        {
          USBH_UsrLog("Remote wakeup not supported by the device");
          phost->gState = HOST_CHECK_CLASS;
 8013608:	687b      	ldr	r3, [r7, #4]
 801360a:	220a      	movs	r2, #10
 801360c:	701a      	strb	r2, [r3, #0]
 801360e:	e002      	b.n	8013616 <USBH_Process+0x29a>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 8013610:	687b      	ldr	r3, [r7, #4]
 8013612:	220a      	movs	r2, #10
 8013614:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013616:	2300      	movs	r3, #0
 8013618:	2200      	movs	r2, #0
 801361a:	2101      	movs	r1, #1
 801361c:	6878      	ldr	r0, [r7, #4]
 801361e:	f000 fb67 	bl	8013cf0 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8013622:	e0c0      	b.n	80137a6 <USBH_Process+0x42a>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8013624:	687b      	ldr	r3, [r7, #4]
 8013626:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 801362a:	2b00      	cmp	r3, #0
 801362c:	d03f      	beq.n	80136ae <USBH_Process+0x332>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 801362e:	687b      	ldr	r3, [r7, #4]
 8013630:	2200      	movs	r2, #0
 8013632:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8013636:	2300      	movs	r3, #0
 8013638:	73fb      	strb	r3, [r7, #15]
 801363a:	e016      	b.n	801366a <USBH_Process+0x2ee>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 801363c:	7bfa      	ldrb	r2, [r7, #15]
 801363e:	687b      	ldr	r3, [r7, #4]
 8013640:	32de      	adds	r2, #222	@ 0xde
 8013642:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013646:	791a      	ldrb	r2, [r3, #4]
 8013648:	687b      	ldr	r3, [r7, #4]
 801364a:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 801364e:	429a      	cmp	r2, r3
 8013650:	d108      	bne.n	8013664 <USBH_Process+0x2e8>
          {
            phost->pActiveClass = phost->pClass[idx];
 8013652:	7bfa      	ldrb	r2, [r7, #15]
 8013654:	687b      	ldr	r3, [r7, #4]
 8013656:	32de      	adds	r2, #222	@ 0xde
 8013658:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 801365c:	687b      	ldr	r3, [r7, #4]
 801365e:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8013662:	e005      	b.n	8013670 <USBH_Process+0x2f4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8013664:	7bfb      	ldrb	r3, [r7, #15]
 8013666:	3301      	adds	r3, #1
 8013668:	73fb      	strb	r3, [r7, #15]
 801366a:	7bfb      	ldrb	r3, [r7, #15]
 801366c:	2b00      	cmp	r3, #0
 801366e:	d0e5      	beq.n	801363c <USBH_Process+0x2c0>
          }
        }

        if (phost->pActiveClass != NULL)
 8013670:	687b      	ldr	r3, [r7, #4]
 8013672:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013676:	2b00      	cmp	r3, #0
 8013678:	d016      	beq.n	80136a8 <USBH_Process+0x32c>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 801367a:	687b      	ldr	r3, [r7, #4]
 801367c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013680:	689b      	ldr	r3, [r3, #8]
 8013682:	6878      	ldr	r0, [r7, #4]
 8013684:	4798      	blx	r3
 8013686:	4603      	mov	r3, r0
 8013688:	2b00      	cmp	r3, #0
 801368a:	d109      	bne.n	80136a0 <USBH_Process+0x324>
          {
            phost->gState = HOST_CLASS_REQUEST;
 801368c:	687b      	ldr	r3, [r7, #4]
 801368e:	2206      	movs	r2, #6
 8013690:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8013692:	687b      	ldr	r3, [r7, #4]
 8013694:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8013698:	2103      	movs	r1, #3
 801369a:	6878      	ldr	r0, [r7, #4]
 801369c:	4798      	blx	r3
 801369e:	e006      	b.n	80136ae <USBH_Process+0x332>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 80136a0:	687b      	ldr	r3, [r7, #4]
 80136a2:	220d      	movs	r2, #13
 80136a4:	701a      	strb	r2, [r3, #0]
 80136a6:	e002      	b.n	80136ae <USBH_Process+0x332>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 80136a8:	687b      	ldr	r3, [r7, #4]
 80136aa:	220d      	movs	r2, #13
 80136ac:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80136ae:	2300      	movs	r3, #0
 80136b0:	2200      	movs	r2, #0
 80136b2:	2105      	movs	r1, #5
 80136b4:	6878      	ldr	r0, [r7, #4]
 80136b6:	f000 fb1b 	bl	8013cf0 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 80136ba:	e074      	b.n	80137a6 <USBH_Process+0x42a>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 80136bc:	687b      	ldr	r3, [r7, #4]
 80136be:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80136c2:	2b00      	cmp	r3, #0
 80136c4:	d017      	beq.n	80136f6 <USBH_Process+0x37a>
      {
        status = phost->pActiveClass->Requests(phost);
 80136c6:	687b      	ldr	r3, [r7, #4]
 80136c8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80136cc:	691b      	ldr	r3, [r3, #16]
 80136ce:	6878      	ldr	r0, [r7, #4]
 80136d0:	4798      	blx	r3
 80136d2:	4603      	mov	r3, r0
 80136d4:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80136d6:	7bbb      	ldrb	r3, [r7, #14]
 80136d8:	b2db      	uxtb	r3, r3
 80136da:	2b00      	cmp	r3, #0
 80136dc:	d103      	bne.n	80136e6 <USBH_Process+0x36a>
        {
          phost->gState = HOST_CLASS;
 80136de:	687b      	ldr	r3, [r7, #4]
 80136e0:	220b      	movs	r2, #11
 80136e2:	701a      	strb	r2, [r3, #0]
 80136e4:	e00a      	b.n	80136fc <USBH_Process+0x380>
        }
        else if (status == USBH_FAIL)
 80136e6:	7bbb      	ldrb	r3, [r7, #14]
 80136e8:	b2db      	uxtb	r3, r3
 80136ea:	2b02      	cmp	r3, #2
 80136ec:	d106      	bne.n	80136fc <USBH_Process+0x380>
        {
          phost->gState = HOST_ABORT_STATE;
 80136ee:	687b      	ldr	r3, [r7, #4]
 80136f0:	220d      	movs	r2, #13
 80136f2:	701a      	strb	r2, [r3, #0]
 80136f4:	e002      	b.n	80136fc <USBH_Process+0x380>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 80136f6:	687b      	ldr	r3, [r7, #4]
 80136f8:	220d      	movs	r2, #13
 80136fa:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80136fc:	2300      	movs	r3, #0
 80136fe:	2200      	movs	r2, #0
 8013700:	2105      	movs	r1, #5
 8013702:	6878      	ldr	r0, [r7, #4]
 8013704:	f000 faf4 	bl	8013cf0 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8013708:	e04d      	b.n	80137a6 <USBH_Process+0x42a>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 801370a:	687b      	ldr	r3, [r7, #4]
 801370c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013710:	2b00      	cmp	r3, #0
 8013712:	d047      	beq.n	80137a4 <USBH_Process+0x428>
      {
        phost->pActiveClass->BgndProcess(phost);
 8013714:	687b      	ldr	r3, [r7, #4]
 8013716:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 801371a:	695b      	ldr	r3, [r3, #20]
 801371c:	6878      	ldr	r0, [r7, #4]
 801371e:	4798      	blx	r3
      }
      break;
 8013720:	e040      	b.n	80137a4 <USBH_Process+0x428>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8013722:	687b      	ldr	r3, [r7, #4]
 8013724:	2200      	movs	r2, #0
 8013726:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 801372a:	6878      	ldr	r0, [r7, #4]
 801372c:	f7ff fd18 	bl	8013160 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8013730:	687b      	ldr	r3, [r7, #4]
 8013732:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013736:	2b00      	cmp	r3, #0
 8013738:	d009      	beq.n	801374e <USBH_Process+0x3d2>
      {
        phost->pActiveClass->DeInit(phost);
 801373a:	687b      	ldr	r3, [r7, #4]
 801373c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013740:	68db      	ldr	r3, [r3, #12]
 8013742:	6878      	ldr	r0, [r7, #4]
 8013744:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8013746:	687b      	ldr	r3, [r7, #4]
 8013748:	2200      	movs	r2, #0
 801374a:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 801374e:	687b      	ldr	r3, [r7, #4]
 8013750:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8013754:	2b00      	cmp	r3, #0
 8013756:	d005      	beq.n	8013764 <USBH_Process+0x3e8>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8013758:	687b      	ldr	r3, [r7, #4]
 801375a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 801375e:	2105      	movs	r1, #5
 8013760:	6878      	ldr	r0, [r7, #4]
 8013762:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8013764:	687b      	ldr	r3, [r7, #4]
 8013766:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 801376a:	b2db      	uxtb	r3, r3
 801376c:	2b01      	cmp	r3, #1
 801376e:	d107      	bne.n	8013780 <USBH_Process+0x404>
      {
        phost->device.is_ReEnumerated = 0U;
 8013770:	687b      	ldr	r3, [r7, #4]
 8013772:	2200      	movs	r2, #0
 8013774:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8013778:	6878      	ldr	r0, [r7, #4]
 801377a:	f7ff fdee 	bl	801335a <USBH_Start>
 801377e:	e002      	b.n	8013786 <USBH_Process+0x40a>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        (void)USBH_LL_Start(phost);
 8013780:	6878      	ldr	r0, [r7, #4]
 8013782:	f003 ffe5 	bl	8017750 <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013786:	2300      	movs	r3, #0
 8013788:	2200      	movs	r2, #0
 801378a:	2101      	movs	r1, #1
 801378c:	6878      	ldr	r0, [r7, #4]
 801378e:	f000 faaf 	bl	8013cf0 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8013792:	e008      	b.n	80137a6 <USBH_Process+0x42a>

    case HOST_ABORT_STATE:
    default :
      break;
 8013794:	bf00      	nop
 8013796:	e006      	b.n	80137a6 <USBH_Process+0x42a>
      break;
 8013798:	bf00      	nop
 801379a:	e004      	b.n	80137a6 <USBH_Process+0x42a>
      break;
 801379c:	bf00      	nop
 801379e:	e002      	b.n	80137a6 <USBH_Process+0x42a>
    break;
 80137a0:	bf00      	nop
 80137a2:	e000      	b.n	80137a6 <USBH_Process+0x42a>
      break;
 80137a4:	bf00      	nop
  }
  return USBH_OK;
 80137a6:	2300      	movs	r3, #0
}
 80137a8:	4618      	mov	r0, r3
 80137aa:	3710      	adds	r7, #16
 80137ac:	46bd      	mov	sp, r7
 80137ae:	bd80      	pop	{r7, pc}

080137b0 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 80137b0:	b580      	push	{r7, lr}
 80137b2:	b088      	sub	sp, #32
 80137b4:	af04      	add	r7, sp, #16
 80137b6:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80137b8:	2301      	movs	r3, #1
 80137ba:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 80137bc:	2301      	movs	r3, #1
 80137be:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 80137c0:	687b      	ldr	r3, [r7, #4]
 80137c2:	785b      	ldrb	r3, [r3, #1]
 80137c4:	2b07      	cmp	r3, #7
 80137c6:	f200 81db 	bhi.w	8013b80 <USBH_HandleEnum+0x3d0>
 80137ca:	a201      	add	r2, pc, #4	@ (adr r2, 80137d0 <USBH_HandleEnum+0x20>)
 80137cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80137d0:	080137f1 	.word	0x080137f1
 80137d4:	080138ab 	.word	0x080138ab
 80137d8:	08013915 	.word	0x08013915
 80137dc:	0801399f 	.word	0x0801399f
 80137e0:	08013a09 	.word	0x08013a09
 80137e4:	08013a79 	.word	0x08013a79
 80137e8:	08013ae3 	.word	0x08013ae3
 80137ec:	08013b41 	.word	0x08013b41
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 80137f0:	2108      	movs	r1, #8
 80137f2:	6878      	ldr	r0, [r7, #4]
 80137f4:	f000 fac7 	bl	8013d86 <USBH_Get_DevDesc>
 80137f8:	4603      	mov	r3, r0
 80137fa:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80137fc:	7bbb      	ldrb	r3, [r7, #14]
 80137fe:	2b00      	cmp	r3, #0
 8013800:	d12e      	bne.n	8013860 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8013802:	687b      	ldr	r3, [r7, #4]
 8013804:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8013808:	687b      	ldr	r3, [r7, #4]
 801380a:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 801380c:	687b      	ldr	r3, [r7, #4]
 801380e:	2201      	movs	r2, #1
 8013810:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8013812:	687b      	ldr	r3, [r7, #4]
 8013814:	7919      	ldrb	r1, [r3, #4]
 8013816:	687b      	ldr	r3, [r7, #4]
 8013818:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 801381c:	687b      	ldr	r3, [r7, #4]
 801381e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8013822:	687a      	ldr	r2, [r7, #4]
 8013824:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8013826:	9202      	str	r2, [sp, #8]
 8013828:	2200      	movs	r2, #0
 801382a:	9201      	str	r2, [sp, #4]
 801382c:	9300      	str	r3, [sp, #0]
 801382e:	4603      	mov	r3, r0
 8013830:	2280      	movs	r2, #128	@ 0x80
 8013832:	6878      	ldr	r0, [r7, #4]
 8013834:	f001 f9c0 	bl	8014bb8 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8013838:	687b      	ldr	r3, [r7, #4]
 801383a:	7959      	ldrb	r1, [r3, #5]
 801383c:	687b      	ldr	r3, [r7, #4]
 801383e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8013842:	687b      	ldr	r3, [r7, #4]
 8013844:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8013848:	687a      	ldr	r2, [r7, #4]
 801384a:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 801384c:	9202      	str	r2, [sp, #8]
 801384e:	2200      	movs	r2, #0
 8013850:	9201      	str	r2, [sp, #4]
 8013852:	9300      	str	r3, [sp, #0]
 8013854:	4603      	mov	r3, r0
 8013856:	2200      	movs	r2, #0
 8013858:	6878      	ldr	r0, [r7, #4]
 801385a:	f001 f9ad 	bl	8014bb8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 801385e:	e191      	b.n	8013b84 <USBH_HandleEnum+0x3d4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8013860:	7bbb      	ldrb	r3, [r7, #14]
 8013862:	2b03      	cmp	r3, #3
 8013864:	f040 818e 	bne.w	8013b84 <USBH_HandleEnum+0x3d4>
        phost->device.EnumCnt++;
 8013868:	687b      	ldr	r3, [r7, #4]
 801386a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 801386e:	3301      	adds	r3, #1
 8013870:	b2da      	uxtb	r2, r3
 8013872:	687b      	ldr	r3, [r7, #4]
 8013874:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8013878:	687b      	ldr	r3, [r7, #4]
 801387a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 801387e:	2b03      	cmp	r3, #3
 8013880:	d903      	bls.n	801388a <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8013882:	687b      	ldr	r3, [r7, #4]
 8013884:	220d      	movs	r2, #13
 8013886:	701a      	strb	r2, [r3, #0]
      break;
 8013888:	e17c      	b.n	8013b84 <USBH_HandleEnum+0x3d4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 801388a:	687b      	ldr	r3, [r7, #4]
 801388c:	795b      	ldrb	r3, [r3, #5]
 801388e:	4619      	mov	r1, r3
 8013890:	6878      	ldr	r0, [r7, #4]
 8013892:	f001 f9e1 	bl	8014c58 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8013896:	687b      	ldr	r3, [r7, #4]
 8013898:	791b      	ldrb	r3, [r3, #4]
 801389a:	4619      	mov	r1, r3
 801389c:	6878      	ldr	r0, [r7, #4]
 801389e:	f001 f9db 	bl	8014c58 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 80138a2:	687b      	ldr	r3, [r7, #4]
 80138a4:	2200      	movs	r2, #0
 80138a6:	701a      	strb	r2, [r3, #0]
      break;
 80138a8:	e16c      	b.n	8013b84 <USBH_HandleEnum+0x3d4>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 80138aa:	2112      	movs	r1, #18
 80138ac:	6878      	ldr	r0, [r7, #4]
 80138ae:	f000 fa6a 	bl	8013d86 <USBH_Get_DevDesc>
 80138b2:	4603      	mov	r3, r0
 80138b4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80138b6:	7bbb      	ldrb	r3, [r7, #14]
 80138b8:	2b00      	cmp	r3, #0
 80138ba:	d103      	bne.n	80138c4 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 80138bc:	687b      	ldr	r3, [r7, #4]
 80138be:	2202      	movs	r2, #2
 80138c0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80138c2:	e161      	b.n	8013b88 <USBH_HandleEnum+0x3d8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80138c4:	7bbb      	ldrb	r3, [r7, #14]
 80138c6:	2b03      	cmp	r3, #3
 80138c8:	f040 815e 	bne.w	8013b88 <USBH_HandleEnum+0x3d8>
        phost->device.EnumCnt++;
 80138cc:	687b      	ldr	r3, [r7, #4]
 80138ce:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80138d2:	3301      	adds	r3, #1
 80138d4:	b2da      	uxtb	r2, r3
 80138d6:	687b      	ldr	r3, [r7, #4]
 80138d8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80138dc:	687b      	ldr	r3, [r7, #4]
 80138de:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80138e2:	2b03      	cmp	r3, #3
 80138e4:	d903      	bls.n	80138ee <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 80138e6:	687b      	ldr	r3, [r7, #4]
 80138e8:	220d      	movs	r2, #13
 80138ea:	701a      	strb	r2, [r3, #0]
      break;
 80138ec:	e14c      	b.n	8013b88 <USBH_HandleEnum+0x3d8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80138ee:	687b      	ldr	r3, [r7, #4]
 80138f0:	795b      	ldrb	r3, [r3, #5]
 80138f2:	4619      	mov	r1, r3
 80138f4:	6878      	ldr	r0, [r7, #4]
 80138f6:	f001 f9af 	bl	8014c58 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80138fa:	687b      	ldr	r3, [r7, #4]
 80138fc:	791b      	ldrb	r3, [r3, #4]
 80138fe:	4619      	mov	r1, r3
 8013900:	6878      	ldr	r0, [r7, #4]
 8013902:	f001 f9a9 	bl	8014c58 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8013906:	687b      	ldr	r3, [r7, #4]
 8013908:	2200      	movs	r2, #0
 801390a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 801390c:	687b      	ldr	r3, [r7, #4]
 801390e:	2200      	movs	r2, #0
 8013910:	701a      	strb	r2, [r3, #0]
      break;
 8013912:	e139      	b.n	8013b88 <USBH_HandleEnum+0x3d8>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8013914:	2101      	movs	r1, #1
 8013916:	6878      	ldr	r0, [r7, #4]
 8013918:	f000 faf4 	bl	8013f04 <USBH_SetAddress>
 801391c:	4603      	mov	r3, r0
 801391e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8013920:	7bbb      	ldrb	r3, [r7, #14]
 8013922:	2b00      	cmp	r3, #0
 8013924:	d130      	bne.n	8013988 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8013926:	2002      	movs	r0, #2
 8013928:	f004 f867 	bl	80179fa <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 801392c:	687b      	ldr	r3, [r7, #4]
 801392e:	2201      	movs	r2, #1
 8013930:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8013934:	687b      	ldr	r3, [r7, #4]
 8013936:	2203      	movs	r2, #3
 8013938:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 801393a:	687b      	ldr	r3, [r7, #4]
 801393c:	7919      	ldrb	r1, [r3, #4]
 801393e:	687b      	ldr	r3, [r7, #4]
 8013940:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8013944:	687b      	ldr	r3, [r7, #4]
 8013946:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 801394a:	687a      	ldr	r2, [r7, #4]
 801394c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 801394e:	9202      	str	r2, [sp, #8]
 8013950:	2200      	movs	r2, #0
 8013952:	9201      	str	r2, [sp, #4]
 8013954:	9300      	str	r3, [sp, #0]
 8013956:	4603      	mov	r3, r0
 8013958:	2280      	movs	r2, #128	@ 0x80
 801395a:	6878      	ldr	r0, [r7, #4]
 801395c:	f001 f92c 	bl	8014bb8 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8013960:	687b      	ldr	r3, [r7, #4]
 8013962:	7959      	ldrb	r1, [r3, #5]
 8013964:	687b      	ldr	r3, [r7, #4]
 8013966:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 801396a:	687b      	ldr	r3, [r7, #4]
 801396c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8013970:	687a      	ldr	r2, [r7, #4]
 8013972:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8013974:	9202      	str	r2, [sp, #8]
 8013976:	2200      	movs	r2, #0
 8013978:	9201      	str	r2, [sp, #4]
 801397a:	9300      	str	r3, [sp, #0]
 801397c:	4603      	mov	r3, r0
 801397e:	2200      	movs	r2, #0
 8013980:	6878      	ldr	r0, [r7, #4]
 8013982:	f001 f919 	bl	8014bb8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8013986:	e101      	b.n	8013b8c <USBH_HandleEnum+0x3dc>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8013988:	7bbb      	ldrb	r3, [r7, #14]
 801398a:	2b03      	cmp	r3, #3
 801398c:	f040 80fe 	bne.w	8013b8c <USBH_HandleEnum+0x3dc>
        phost->gState = HOST_ABORT_STATE;
 8013990:	687b      	ldr	r3, [r7, #4]
 8013992:	220d      	movs	r2, #13
 8013994:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8013996:	687b      	ldr	r3, [r7, #4]
 8013998:	2200      	movs	r2, #0
 801399a:	705a      	strb	r2, [r3, #1]
      break;
 801399c:	e0f6      	b.n	8013b8c <USBH_HandleEnum+0x3dc>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 801399e:	2109      	movs	r1, #9
 80139a0:	6878      	ldr	r0, [r7, #4]
 80139a2:	f000 fa1c 	bl	8013dde <USBH_Get_CfgDesc>
 80139a6:	4603      	mov	r3, r0
 80139a8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80139aa:	7bbb      	ldrb	r3, [r7, #14]
 80139ac:	2b00      	cmp	r3, #0
 80139ae:	d103      	bne.n	80139b8 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 80139b0:	687b      	ldr	r3, [r7, #4]
 80139b2:	2204      	movs	r2, #4
 80139b4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80139b6:	e0eb      	b.n	8013b90 <USBH_HandleEnum+0x3e0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80139b8:	7bbb      	ldrb	r3, [r7, #14]
 80139ba:	2b03      	cmp	r3, #3
 80139bc:	f040 80e8 	bne.w	8013b90 <USBH_HandleEnum+0x3e0>
        phost->device.EnumCnt++;
 80139c0:	687b      	ldr	r3, [r7, #4]
 80139c2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80139c6:	3301      	adds	r3, #1
 80139c8:	b2da      	uxtb	r2, r3
 80139ca:	687b      	ldr	r3, [r7, #4]
 80139cc:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80139d0:	687b      	ldr	r3, [r7, #4]
 80139d2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80139d6:	2b03      	cmp	r3, #3
 80139d8:	d903      	bls.n	80139e2 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 80139da:	687b      	ldr	r3, [r7, #4]
 80139dc:	220d      	movs	r2, #13
 80139de:	701a      	strb	r2, [r3, #0]
      break;
 80139e0:	e0d6      	b.n	8013b90 <USBH_HandleEnum+0x3e0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80139e2:	687b      	ldr	r3, [r7, #4]
 80139e4:	795b      	ldrb	r3, [r3, #5]
 80139e6:	4619      	mov	r1, r3
 80139e8:	6878      	ldr	r0, [r7, #4]
 80139ea:	f001 f935 	bl	8014c58 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80139ee:	687b      	ldr	r3, [r7, #4]
 80139f0:	791b      	ldrb	r3, [r3, #4]
 80139f2:	4619      	mov	r1, r3
 80139f4:	6878      	ldr	r0, [r7, #4]
 80139f6:	f001 f92f 	bl	8014c58 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80139fa:	687b      	ldr	r3, [r7, #4]
 80139fc:	2200      	movs	r2, #0
 80139fe:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8013a00:	687b      	ldr	r3, [r7, #4]
 8013a02:	2200      	movs	r2, #0
 8013a04:	701a      	strb	r2, [r3, #0]
      break;
 8013a06:	e0c3      	b.n	8013b90 <USBH_HandleEnum+0x3e0>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8013a08:	687b      	ldr	r3, [r7, #4]
 8013a0a:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8013a0e:	4619      	mov	r1, r3
 8013a10:	6878      	ldr	r0, [r7, #4]
 8013a12:	f000 f9e4 	bl	8013dde <USBH_Get_CfgDesc>
 8013a16:	4603      	mov	r3, r0
 8013a18:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8013a1a:	7bbb      	ldrb	r3, [r7, #14]
 8013a1c:	2b00      	cmp	r3, #0
 8013a1e:	d103      	bne.n	8013a28 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8013a20:	687b      	ldr	r3, [r7, #4]
 8013a22:	2205      	movs	r2, #5
 8013a24:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8013a26:	e0b5      	b.n	8013b94 <USBH_HandleEnum+0x3e4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8013a28:	7bbb      	ldrb	r3, [r7, #14]
 8013a2a:	2b03      	cmp	r3, #3
 8013a2c:	f040 80b2 	bne.w	8013b94 <USBH_HandleEnum+0x3e4>
        phost->device.EnumCnt++;
 8013a30:	687b      	ldr	r3, [r7, #4]
 8013a32:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8013a36:	3301      	adds	r3, #1
 8013a38:	b2da      	uxtb	r2, r3
 8013a3a:	687b      	ldr	r3, [r7, #4]
 8013a3c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8013a40:	687b      	ldr	r3, [r7, #4]
 8013a42:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8013a46:	2b03      	cmp	r3, #3
 8013a48:	d903      	bls.n	8013a52 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8013a4a:	687b      	ldr	r3, [r7, #4]
 8013a4c:	220d      	movs	r2, #13
 8013a4e:	701a      	strb	r2, [r3, #0]
      break;
 8013a50:	e0a0      	b.n	8013b94 <USBH_HandleEnum+0x3e4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8013a52:	687b      	ldr	r3, [r7, #4]
 8013a54:	795b      	ldrb	r3, [r3, #5]
 8013a56:	4619      	mov	r1, r3
 8013a58:	6878      	ldr	r0, [r7, #4]
 8013a5a:	f001 f8fd 	bl	8014c58 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8013a5e:	687b      	ldr	r3, [r7, #4]
 8013a60:	791b      	ldrb	r3, [r3, #4]
 8013a62:	4619      	mov	r1, r3
 8013a64:	6878      	ldr	r0, [r7, #4]
 8013a66:	f001 f8f7 	bl	8014c58 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8013a6a:	687b      	ldr	r3, [r7, #4]
 8013a6c:	2200      	movs	r2, #0
 8013a6e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8013a70:	687b      	ldr	r3, [r7, #4]
 8013a72:	2200      	movs	r2, #0
 8013a74:	701a      	strb	r2, [r3, #0]
      break;
 8013a76:	e08d      	b.n	8013b94 <USBH_HandleEnum+0x3e4>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8013a78:	687b      	ldr	r3, [r7, #4]
 8013a7a:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8013a7e:	2b00      	cmp	r3, #0
 8013a80:	d025      	beq.n	8013ace <USBH_HandleEnum+0x31e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8013a82:	687b      	ldr	r3, [r7, #4]
 8013a84:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8013a88:	687b      	ldr	r3, [r7, #4]
 8013a8a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8013a8e:	23ff      	movs	r3, #255	@ 0xff
 8013a90:	6878      	ldr	r0, [r7, #4]
 8013a92:	f000 f9ce 	bl	8013e32 <USBH_Get_StringDesc>
 8013a96:	4603      	mov	r3, r0
 8013a98:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8013a9a:	7bbb      	ldrb	r3, [r7, #14]
 8013a9c:	2b00      	cmp	r3, #0
 8013a9e:	d109      	bne.n	8013ab4 <USBH_HandleEnum+0x304>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8013aa0:	687b      	ldr	r3, [r7, #4]
 8013aa2:	2206      	movs	r2, #6
 8013aa4:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8013aa6:	2300      	movs	r3, #0
 8013aa8:	2200      	movs	r2, #0
 8013aaa:	2105      	movs	r1, #5
 8013aac:	6878      	ldr	r0, [r7, #4]
 8013aae:	f000 f91f 	bl	8013cf0 <USBH_OS_PutMessage>

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8013ab2:	e071      	b.n	8013b98 <USBH_HandleEnum+0x3e8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8013ab4:	7bbb      	ldrb	r3, [r7, #14]
 8013ab6:	2b03      	cmp	r3, #3
 8013ab8:	d16e      	bne.n	8013b98 <USBH_HandleEnum+0x3e8>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8013aba:	687b      	ldr	r3, [r7, #4]
 8013abc:	2206      	movs	r2, #6
 8013abe:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8013ac0:	2300      	movs	r3, #0
 8013ac2:	2200      	movs	r2, #0
 8013ac4:	2105      	movs	r1, #5
 8013ac6:	6878      	ldr	r0, [r7, #4]
 8013ac8:	f000 f912 	bl	8013cf0 <USBH_OS_PutMessage>
      break;
 8013acc:	e064      	b.n	8013b98 <USBH_HandleEnum+0x3e8>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8013ace:	687b      	ldr	r3, [r7, #4]
 8013ad0:	2206      	movs	r2, #6
 8013ad2:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8013ad4:	2300      	movs	r3, #0
 8013ad6:	2200      	movs	r2, #0
 8013ad8:	2105      	movs	r1, #5
 8013ada:	6878      	ldr	r0, [r7, #4]
 8013adc:	f000 f908 	bl	8013cf0 <USBH_OS_PutMessage>
      break;
 8013ae0:	e05a      	b.n	8013b98 <USBH_HandleEnum+0x3e8>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8013ae2:	687b      	ldr	r3, [r7, #4]
 8013ae4:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8013ae8:	2b00      	cmp	r3, #0
 8013aea:	d01f      	beq.n	8013b2c <USBH_HandleEnum+0x37c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8013aec:	687b      	ldr	r3, [r7, #4]
 8013aee:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8013af2:	687b      	ldr	r3, [r7, #4]
 8013af4:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8013af8:	23ff      	movs	r3, #255	@ 0xff
 8013afa:	6878      	ldr	r0, [r7, #4]
 8013afc:	f000 f999 	bl	8013e32 <USBH_Get_StringDesc>
 8013b00:	4603      	mov	r3, r0
 8013b02:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8013b04:	7bbb      	ldrb	r3, [r7, #14]
 8013b06:	2b00      	cmp	r3, #0
 8013b08:	d103      	bne.n	8013b12 <USBH_HandleEnum+0x362>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8013b0a:	687b      	ldr	r3, [r7, #4]
 8013b0c:	2207      	movs	r2, #7
 8013b0e:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8013b10:	e044      	b.n	8013b9c <USBH_HandleEnum+0x3ec>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8013b12:	7bbb      	ldrb	r3, [r7, #14]
 8013b14:	2b03      	cmp	r3, #3
 8013b16:	d141      	bne.n	8013b9c <USBH_HandleEnum+0x3ec>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8013b18:	687b      	ldr	r3, [r7, #4]
 8013b1a:	2207      	movs	r2, #7
 8013b1c:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8013b1e:	2300      	movs	r3, #0
 8013b20:	2200      	movs	r2, #0
 8013b22:	2105      	movs	r1, #5
 8013b24:	6878      	ldr	r0, [r7, #4]
 8013b26:	f000 f8e3 	bl	8013cf0 <USBH_OS_PutMessage>
      break;
 8013b2a:	e037      	b.n	8013b9c <USBH_HandleEnum+0x3ec>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8013b2c:	687b      	ldr	r3, [r7, #4]
 8013b2e:	2207      	movs	r2, #7
 8013b30:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8013b32:	2300      	movs	r3, #0
 8013b34:	2200      	movs	r2, #0
 8013b36:	2105      	movs	r1, #5
 8013b38:	6878      	ldr	r0, [r7, #4]
 8013b3a:	f000 f8d9 	bl	8013cf0 <USBH_OS_PutMessage>
      break;
 8013b3e:	e02d      	b.n	8013b9c <USBH_HandleEnum+0x3ec>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8013b40:	687b      	ldr	r3, [r7, #4]
 8013b42:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8013b46:	2b00      	cmp	r3, #0
 8013b48:	d017      	beq.n	8013b7a <USBH_HandleEnum+0x3ca>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8013b4a:	687b      	ldr	r3, [r7, #4]
 8013b4c:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8013b50:	687b      	ldr	r3, [r7, #4]
 8013b52:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8013b56:	23ff      	movs	r3, #255	@ 0xff
 8013b58:	6878      	ldr	r0, [r7, #4]
 8013b5a:	f000 f96a 	bl	8013e32 <USBH_Get_StringDesc>
 8013b5e:	4603      	mov	r3, r0
 8013b60:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8013b62:	7bbb      	ldrb	r3, [r7, #14]
 8013b64:	2b00      	cmp	r3, #0
 8013b66:	d102      	bne.n	8013b6e <USBH_HandleEnum+0x3be>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8013b68:	2300      	movs	r3, #0
 8013b6a:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8013b6c:	e018      	b.n	8013ba0 <USBH_HandleEnum+0x3f0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8013b6e:	7bbb      	ldrb	r3, [r7, #14]
 8013b70:	2b03      	cmp	r3, #3
 8013b72:	d115      	bne.n	8013ba0 <USBH_HandleEnum+0x3f0>
          Status = USBH_OK;
 8013b74:	2300      	movs	r3, #0
 8013b76:	73fb      	strb	r3, [r7, #15]
      break;
 8013b78:	e012      	b.n	8013ba0 <USBH_HandleEnum+0x3f0>
        Status = USBH_OK;
 8013b7a:	2300      	movs	r3, #0
 8013b7c:	73fb      	strb	r3, [r7, #15]
      break;
 8013b7e:	e00f      	b.n	8013ba0 <USBH_HandleEnum+0x3f0>

    default:
      break;
 8013b80:	bf00      	nop
 8013b82:	e00e      	b.n	8013ba2 <USBH_HandleEnum+0x3f2>
      break;
 8013b84:	bf00      	nop
 8013b86:	e00c      	b.n	8013ba2 <USBH_HandleEnum+0x3f2>
      break;
 8013b88:	bf00      	nop
 8013b8a:	e00a      	b.n	8013ba2 <USBH_HandleEnum+0x3f2>
      break;
 8013b8c:	bf00      	nop
 8013b8e:	e008      	b.n	8013ba2 <USBH_HandleEnum+0x3f2>
      break;
 8013b90:	bf00      	nop
 8013b92:	e006      	b.n	8013ba2 <USBH_HandleEnum+0x3f2>
      break;
 8013b94:	bf00      	nop
 8013b96:	e004      	b.n	8013ba2 <USBH_HandleEnum+0x3f2>
      break;
 8013b98:	bf00      	nop
 8013b9a:	e002      	b.n	8013ba2 <USBH_HandleEnum+0x3f2>
      break;
 8013b9c:	bf00      	nop
 8013b9e:	e000      	b.n	8013ba2 <USBH_HandleEnum+0x3f2>
      break;
 8013ba0:	bf00      	nop
  }
  return Status;
 8013ba2:	7bfb      	ldrb	r3, [r7, #15]
}
 8013ba4:	4618      	mov	r0, r3
 8013ba6:	3710      	adds	r7, #16
 8013ba8:	46bd      	mov	sp, r7
 8013baa:	bd80      	pop	{r7, pc}

08013bac <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8013bac:	b480      	push	{r7}
 8013bae:	b083      	sub	sp, #12
 8013bb0:	af00      	add	r7, sp, #0
 8013bb2:	6078      	str	r0, [r7, #4]
 8013bb4:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8013bb6:	687b      	ldr	r3, [r7, #4]
 8013bb8:	683a      	ldr	r2, [r7, #0]
 8013bba:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8013bbe:	bf00      	nop
 8013bc0:	370c      	adds	r7, #12
 8013bc2:	46bd      	mov	sp, r7
 8013bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bc8:	4770      	bx	lr

08013bca <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8013bca:	b580      	push	{r7, lr}
 8013bcc:	b082      	sub	sp, #8
 8013bce:	af00      	add	r7, sp, #0
 8013bd0:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8013bd2:	687b      	ldr	r3, [r7, #4]
 8013bd4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8013bd8:	1c5a      	adds	r2, r3, #1
 8013bda:	687b      	ldr	r3, [r7, #4]
 8013bdc:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8013be0:	6878      	ldr	r0, [r7, #4]
 8013be2:	f000 f804 	bl	8013bee <USBH_HandleSof>
}
 8013be6:	bf00      	nop
 8013be8:	3708      	adds	r7, #8
 8013bea:	46bd      	mov	sp, r7
 8013bec:	bd80      	pop	{r7, pc}

08013bee <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8013bee:	b580      	push	{r7, lr}
 8013bf0:	b082      	sub	sp, #8
 8013bf2:	af00      	add	r7, sp, #0
 8013bf4:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8013bf6:	687b      	ldr	r3, [r7, #4]
 8013bf8:	781b      	ldrb	r3, [r3, #0]
 8013bfa:	b2db      	uxtb	r3, r3
 8013bfc:	2b0b      	cmp	r3, #11
 8013bfe:	d10a      	bne.n	8013c16 <USBH_HandleSof+0x28>
 8013c00:	687b      	ldr	r3, [r7, #4]
 8013c02:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013c06:	2b00      	cmp	r3, #0
 8013c08:	d005      	beq.n	8013c16 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8013c0a:	687b      	ldr	r3, [r7, #4]
 8013c0c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013c10:	699b      	ldr	r3, [r3, #24]
 8013c12:	6878      	ldr	r0, [r7, #4]
 8013c14:	4798      	blx	r3
  }
}
 8013c16:	bf00      	nop
 8013c18:	3708      	adds	r7, #8
 8013c1a:	46bd      	mov	sp, r7
 8013c1c:	bd80      	pop	{r7, pc}

08013c1e <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8013c1e:	b580      	push	{r7, lr}
 8013c20:	b082      	sub	sp, #8
 8013c22:	af00      	add	r7, sp, #0
 8013c24:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8013c26:	687b      	ldr	r3, [r7, #4]
 8013c28:	2201      	movs	r2, #1
 8013c2a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013c2e:	2300      	movs	r3, #0
 8013c30:	2200      	movs	r2, #0
 8013c32:	2101      	movs	r1, #1
 8013c34:	6878      	ldr	r0, [r7, #4]
 8013c36:	f000 f85b 	bl	8013cf0 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return;
 8013c3a:	bf00      	nop
}
 8013c3c:	3708      	adds	r7, #8
 8013c3e:	46bd      	mov	sp, r7
 8013c40:	bd80      	pop	{r7, pc}

08013c42 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8013c42:	b480      	push	{r7}
 8013c44:	b083      	sub	sp, #12
 8013c46:	af00      	add	r7, sp, #0
 8013c48:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8013c4a:	687b      	ldr	r3, [r7, #4]
 8013c4c:	2200      	movs	r2, #0
 8013c4e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 8013c52:	687b      	ldr	r3, [r7, #4]
 8013c54:	2201      	movs	r2, #1
 8013c56:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 8013c5a:	bf00      	nop
}
 8013c5c:	370c      	adds	r7, #12
 8013c5e:	46bd      	mov	sp, r7
 8013c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c64:	4770      	bx	lr

08013c66 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8013c66:	b580      	push	{r7, lr}
 8013c68:	b082      	sub	sp, #8
 8013c6a:	af00      	add	r7, sp, #0
 8013c6c:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8013c6e:	687b      	ldr	r3, [r7, #4]
 8013c70:	2201      	movs	r2, #1
 8013c72:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8013c76:	687b      	ldr	r3, [r7, #4]
 8013c78:	2200      	movs	r2, #0
 8013c7a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8013c7e:	687b      	ldr	r3, [r7, #4]
 8013c80:	2200      	movs	r2, #0
 8013c82:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013c86:	2300      	movs	r3, #0
 8013c88:	2200      	movs	r2, #0
 8013c8a:	2101      	movs	r1, #1
 8013c8c:	6878      	ldr	r0, [r7, #4]
 8013c8e:	f000 f82f 	bl	8013cf0 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8013c92:	2300      	movs	r3, #0
}
 8013c94:	4618      	mov	r0, r3
 8013c96:	3708      	adds	r7, #8
 8013c98:	46bd      	mov	sp, r7
 8013c9a:	bd80      	pop	{r7, pc}

08013c9c <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8013c9c:	b580      	push	{r7, lr}
 8013c9e:	b082      	sub	sp, #8
 8013ca0:	af00      	add	r7, sp, #0
 8013ca2:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8013ca4:	687b      	ldr	r3, [r7, #4]
 8013ca6:	2201      	movs	r2, #1
 8013ca8:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8013cac:	687b      	ldr	r3, [r7, #4]
 8013cae:	2200      	movs	r2, #0
 8013cb0:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8013cb4:	687b      	ldr	r3, [r7, #4]
 8013cb6:	2200      	movs	r2, #0
 8013cb8:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8013cbc:	6878      	ldr	r0, [r7, #4]
 8013cbe:	f003 fd62 	bl	8017786 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8013cc2:	687b      	ldr	r3, [r7, #4]
 8013cc4:	791b      	ldrb	r3, [r3, #4]
 8013cc6:	4619      	mov	r1, r3
 8013cc8:	6878      	ldr	r0, [r7, #4]
 8013cca:	f000 ffc5 	bl	8014c58 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8013cce:	687b      	ldr	r3, [r7, #4]
 8013cd0:	795b      	ldrb	r3, [r3, #5]
 8013cd2:	4619      	mov	r1, r3
 8013cd4:	6878      	ldr	r0, [r7, #4]
 8013cd6:	f000 ffbf 	bl	8014c58 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013cda:	2300      	movs	r3, #0
 8013cdc:	2200      	movs	r2, #0
 8013cde:	2101      	movs	r1, #1
 8013ce0:	6878      	ldr	r0, [r7, #4]
 8013ce2:	f000 f805 	bl	8013cf0 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8013ce6:	2300      	movs	r3, #0
}
 8013ce8:	4618      	mov	r0, r3
 8013cea:	3708      	adds	r7, #8
 8013cec:	46bd      	mov	sp, r7
 8013cee:	bd80      	pop	{r7, pc}

08013cf0 <USBH_OS_PutMessage>:
  * @param  timeout message event timeout
  * @param  priority message event priority
  * @retval None
  */
void USBH_OS_PutMessage(USBH_HandleTypeDef *phost, USBH_OSEventTypeDef message, uint32_t timeout, uint32_t priority)
{
 8013cf0:	b580      	push	{r7, lr}
 8013cf2:	b086      	sub	sp, #24
 8013cf4:	af00      	add	r7, sp, #0
 8013cf6:	60f8      	str	r0, [r7, #12]
 8013cf8:	607a      	str	r2, [r7, #4]
 8013cfa:	603b      	str	r3, [r7, #0]
 8013cfc:	460b      	mov	r3, r1
 8013cfe:	72fb      	strb	r3, [r7, #11]
  phost->os_msg = (uint32_t)message;
 8013d00:	7afa      	ldrb	r2, [r7, #11]
 8013d02:	68fb      	ldr	r3, [r7, #12]
 8013d04:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0

#if (osCMSIS < 0x20000U)
  UNUSED(priority);

  /* Calculate the number of available spaces */
  uint32_t available_spaces = MSGQUEUE_OBJECTS - osMessageWaiting(phost->os_event);
 8013d08:	68fb      	ldr	r3, [r7, #12]
 8013d0a:	f8d3 33d8 	ldr.w	r3, [r3, #984]	@ 0x3d8
 8013d0e:	4618      	mov	r0, r3
 8013d10:	f001 f9c8 	bl	80150a4 <osMessageWaiting>
 8013d14:	4603      	mov	r3, r0
 8013d16:	f1c3 0310 	rsb	r3, r3, #16
 8013d1a:	617b      	str	r3, [r7, #20]

  if (available_spaces != 0U)
 8013d1c:	697b      	ldr	r3, [r7, #20]
 8013d1e:	2b00      	cmp	r3, #0
 8013d20:	d009      	beq.n	8013d36 <USBH_OS_PutMessage+0x46>
  {
    (void)osMessagePut(phost->os_event, phost->os_msg, timeout);
 8013d22:	68fb      	ldr	r3, [r7, #12]
 8013d24:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8013d28:	68fb      	ldr	r3, [r7, #12]
 8013d2a:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8013d2e:	687a      	ldr	r2, [r7, #4]
 8013d30:	4619      	mov	r1, r3
 8013d32:	f001 f903 	bl	8014f3c <osMessagePut>
  if (osMessageQueueGetSpace(phost->os_event) != 0U)
  {
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, priority, timeout);
  }
#endif /* (osCMSIS < 0x20000U) */
}
 8013d36:	bf00      	nop
 8013d38:	3718      	adds	r7, #24
 8013d3a:	46bd      	mov	sp, r7
 8013d3c:	bd80      	pop	{r7, pc}

08013d3e <USBH_Process_OS>:
  * @param  pvParameters not used
  * @retval None
  */
#if (osCMSIS < 0x20000U)
static void USBH_Process_OS(void const *argument)
{
 8013d3e:	b580      	push	{r7, lr}
 8013d40:	b086      	sub	sp, #24
 8013d42:	af00      	add	r7, sp, #0
 8013d44:	6078      	str	r0, [r7, #4]
  osEvent event;

  for (;;)
  {
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 8013d46:	687b      	ldr	r3, [r7, #4]
 8013d48:	f8d3 13d8 	ldr.w	r1, [r3, #984]	@ 0x3d8
 8013d4c:	f107 030c 	add.w	r3, r7, #12
 8013d50:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8013d54:	4618      	mov	r0, r3
 8013d56:	f001 f931 	bl	8014fbc <osMessageGet>
    if (event.status == osEventMessage)
 8013d5a:	68fb      	ldr	r3, [r7, #12]
 8013d5c:	2b10      	cmp	r3, #16
 8013d5e:	d1f2      	bne.n	8013d46 <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 8013d60:	6878      	ldr	r0, [r7, #4]
 8013d62:	f7ff fb0b 	bl	801337c <USBH_Process>
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 8013d66:	e7ee      	b.n	8013d46 <USBH_Process_OS+0x8>

08013d68 <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 8013d68:	b580      	push	{r7, lr}
 8013d6a:	b082      	sub	sp, #8
 8013d6c:	af00      	add	r7, sp, #0
 8013d6e:	6078      	str	r0, [r7, #4]
#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013d70:	2300      	movs	r3, #0
 8013d72:	2200      	movs	r2, #0
 8013d74:	2101      	movs	r1, #1
 8013d76:	6878      	ldr	r0, [r7, #4]
 8013d78:	f7ff ffba 	bl	8013cf0 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8013d7c:	2300      	movs	r3, #0
}
 8013d7e:	4618      	mov	r0, r3
 8013d80:	3708      	adds	r7, #8
 8013d82:	46bd      	mov	sp, r7
 8013d84:	bd80      	pop	{r7, pc}

08013d86 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8013d86:	b580      	push	{r7, lr}
 8013d88:	b086      	sub	sp, #24
 8013d8a:	af02      	add	r7, sp, #8
 8013d8c:	6078      	str	r0, [r7, #4]
 8013d8e:	460b      	mov	r3, r1
 8013d90:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8013d92:	887b      	ldrh	r3, [r7, #2]
 8013d94:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013d98:	d901      	bls.n	8013d9e <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8013d9a:	2303      	movs	r3, #3
 8013d9c:	e01b      	b.n	8013dd6 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8013d9e:	687b      	ldr	r3, [r7, #4]
 8013da0:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8013da4:	887b      	ldrh	r3, [r7, #2]
 8013da6:	9300      	str	r3, [sp, #0]
 8013da8:	4613      	mov	r3, r2
 8013daa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8013dae:	2100      	movs	r1, #0
 8013db0:	6878      	ldr	r0, [r7, #4]
 8013db2:	f000 f872 	bl	8013e9a <USBH_GetDescriptor>
 8013db6:	4603      	mov	r3, r0
 8013db8:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8013dba:	7bfb      	ldrb	r3, [r7, #15]
 8013dbc:	2b00      	cmp	r3, #0
 8013dbe:	d109      	bne.n	8013dd4 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8013dc0:	687b      	ldr	r3, [r7, #4]
 8013dc2:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8013dc6:	887a      	ldrh	r2, [r7, #2]
 8013dc8:	4619      	mov	r1, r3
 8013dca:	6878      	ldr	r0, [r7, #4]
 8013dcc:	f000 f92a 	bl	8014024 <USBH_ParseDevDesc>
 8013dd0:	4603      	mov	r3, r0
 8013dd2:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8013dd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8013dd6:	4618      	mov	r0, r3
 8013dd8:	3710      	adds	r7, #16
 8013dda:	46bd      	mov	sp, r7
 8013ddc:	bd80      	pop	{r7, pc}

08013dde <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8013dde:	b580      	push	{r7, lr}
 8013de0:	b086      	sub	sp, #24
 8013de2:	af02      	add	r7, sp, #8
 8013de4:	6078      	str	r0, [r7, #4]
 8013de6:	460b      	mov	r3, r1
 8013de8:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8013dea:	687b      	ldr	r3, [r7, #4]
 8013dec:	331c      	adds	r3, #28
 8013dee:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8013df0:	887b      	ldrh	r3, [r7, #2]
 8013df2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013df6:	d901      	bls.n	8013dfc <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8013df8:	2303      	movs	r3, #3
 8013dfa:	e016      	b.n	8013e2a <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8013dfc:	887b      	ldrh	r3, [r7, #2]
 8013dfe:	9300      	str	r3, [sp, #0]
 8013e00:	68bb      	ldr	r3, [r7, #8]
 8013e02:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013e06:	2100      	movs	r1, #0
 8013e08:	6878      	ldr	r0, [r7, #4]
 8013e0a:	f000 f846 	bl	8013e9a <USBH_GetDescriptor>
 8013e0e:	4603      	mov	r3, r0
 8013e10:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8013e12:	7bfb      	ldrb	r3, [r7, #15]
 8013e14:	2b00      	cmp	r3, #0
 8013e16:	d107      	bne.n	8013e28 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8013e18:	887b      	ldrh	r3, [r7, #2]
 8013e1a:	461a      	mov	r2, r3
 8013e1c:	68b9      	ldr	r1, [r7, #8]
 8013e1e:	6878      	ldr	r0, [r7, #4]
 8013e20:	f000 f9b0 	bl	8014184 <USBH_ParseCfgDesc>
 8013e24:	4603      	mov	r3, r0
 8013e26:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8013e28:	7bfb      	ldrb	r3, [r7, #15]
}
 8013e2a:	4618      	mov	r0, r3
 8013e2c:	3710      	adds	r7, #16
 8013e2e:	46bd      	mov	sp, r7
 8013e30:	bd80      	pop	{r7, pc}

08013e32 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8013e32:	b580      	push	{r7, lr}
 8013e34:	b088      	sub	sp, #32
 8013e36:	af02      	add	r7, sp, #8
 8013e38:	60f8      	str	r0, [r7, #12]
 8013e3a:	607a      	str	r2, [r7, #4]
 8013e3c:	461a      	mov	r2, r3
 8013e3e:	460b      	mov	r3, r1
 8013e40:	72fb      	strb	r3, [r7, #11]
 8013e42:	4613      	mov	r3, r2
 8013e44:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8013e46:	893b      	ldrh	r3, [r7, #8]
 8013e48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013e4c:	d802      	bhi.n	8013e54 <USBH_Get_StringDesc+0x22>
 8013e4e:	687b      	ldr	r3, [r7, #4]
 8013e50:	2b00      	cmp	r3, #0
 8013e52:	d101      	bne.n	8013e58 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8013e54:	2303      	movs	r3, #3
 8013e56:	e01c      	b.n	8013e92 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8013e58:	7afb      	ldrb	r3, [r7, #11]
 8013e5a:	b29b      	uxth	r3, r3
 8013e5c:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8013e60:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8013e62:	68fb      	ldr	r3, [r7, #12]
 8013e64:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8013e68:	893b      	ldrh	r3, [r7, #8]
 8013e6a:	9300      	str	r3, [sp, #0]
 8013e6c:	460b      	mov	r3, r1
 8013e6e:	2100      	movs	r1, #0
 8013e70:	68f8      	ldr	r0, [r7, #12]
 8013e72:	f000 f812 	bl	8013e9a <USBH_GetDescriptor>
 8013e76:	4603      	mov	r3, r0
 8013e78:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8013e7a:	7dfb      	ldrb	r3, [r7, #23]
 8013e7c:	2b00      	cmp	r3, #0
 8013e7e:	d107      	bne.n	8013e90 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8013e80:	68fb      	ldr	r3, [r7, #12]
 8013e82:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8013e86:	893a      	ldrh	r2, [r7, #8]
 8013e88:	6879      	ldr	r1, [r7, #4]
 8013e8a:	4618      	mov	r0, r3
 8013e8c:	f000 fb8d 	bl	80145aa <USBH_ParseStringDesc>
  }

  return status;
 8013e90:	7dfb      	ldrb	r3, [r7, #23]
}
 8013e92:	4618      	mov	r0, r3
 8013e94:	3718      	adds	r7, #24
 8013e96:	46bd      	mov	sp, r7
 8013e98:	bd80      	pop	{r7, pc}

08013e9a <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8013e9a:	b580      	push	{r7, lr}
 8013e9c:	b084      	sub	sp, #16
 8013e9e:	af00      	add	r7, sp, #0
 8013ea0:	60f8      	str	r0, [r7, #12]
 8013ea2:	607b      	str	r3, [r7, #4]
 8013ea4:	460b      	mov	r3, r1
 8013ea6:	72fb      	strb	r3, [r7, #11]
 8013ea8:	4613      	mov	r3, r2
 8013eaa:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8013eac:	68fb      	ldr	r3, [r7, #12]
 8013eae:	789b      	ldrb	r3, [r3, #2]
 8013eb0:	2b01      	cmp	r3, #1
 8013eb2:	d11c      	bne.n	8013eee <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8013eb4:	7afb      	ldrb	r3, [r7, #11]
 8013eb6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8013eba:	b2da      	uxtb	r2, r3
 8013ebc:	68fb      	ldr	r3, [r7, #12]
 8013ebe:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8013ec0:	68fb      	ldr	r3, [r7, #12]
 8013ec2:	2206      	movs	r2, #6
 8013ec4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8013ec6:	68fb      	ldr	r3, [r7, #12]
 8013ec8:	893a      	ldrh	r2, [r7, #8]
 8013eca:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8013ecc:	893b      	ldrh	r3, [r7, #8]
 8013ece:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8013ed2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8013ed6:	d104      	bne.n	8013ee2 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8013ed8:	68fb      	ldr	r3, [r7, #12]
 8013eda:	f240 4209 	movw	r2, #1033	@ 0x409
 8013ede:	829a      	strh	r2, [r3, #20]
 8013ee0:	e002      	b.n	8013ee8 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8013ee2:	68fb      	ldr	r3, [r7, #12]
 8013ee4:	2200      	movs	r2, #0
 8013ee6:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8013ee8:	68fb      	ldr	r3, [r7, #12]
 8013eea:	8b3a      	ldrh	r2, [r7, #24]
 8013eec:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8013eee:	8b3b      	ldrh	r3, [r7, #24]
 8013ef0:	461a      	mov	r2, r3
 8013ef2:	6879      	ldr	r1, [r7, #4]
 8013ef4:	68f8      	ldr	r0, [r7, #12]
 8013ef6:	f000 fba5 	bl	8014644 <USBH_CtlReq>
 8013efa:	4603      	mov	r3, r0
}
 8013efc:	4618      	mov	r0, r3
 8013efe:	3710      	adds	r7, #16
 8013f00:	46bd      	mov	sp, r7
 8013f02:	bd80      	pop	{r7, pc}

08013f04 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8013f04:	b580      	push	{r7, lr}
 8013f06:	b082      	sub	sp, #8
 8013f08:	af00      	add	r7, sp, #0
 8013f0a:	6078      	str	r0, [r7, #4]
 8013f0c:	460b      	mov	r3, r1
 8013f0e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8013f10:	687b      	ldr	r3, [r7, #4]
 8013f12:	789b      	ldrb	r3, [r3, #2]
 8013f14:	2b01      	cmp	r3, #1
 8013f16:	d10f      	bne.n	8013f38 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8013f18:	687b      	ldr	r3, [r7, #4]
 8013f1a:	2200      	movs	r2, #0
 8013f1c:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8013f1e:	687b      	ldr	r3, [r7, #4]
 8013f20:	2205      	movs	r2, #5
 8013f22:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8013f24:	78fb      	ldrb	r3, [r7, #3]
 8013f26:	b29a      	uxth	r2, r3
 8013f28:	687b      	ldr	r3, [r7, #4]
 8013f2a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8013f2c:	687b      	ldr	r3, [r7, #4]
 8013f2e:	2200      	movs	r2, #0
 8013f30:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8013f32:	687b      	ldr	r3, [r7, #4]
 8013f34:	2200      	movs	r2, #0
 8013f36:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8013f38:	2200      	movs	r2, #0
 8013f3a:	2100      	movs	r1, #0
 8013f3c:	6878      	ldr	r0, [r7, #4]
 8013f3e:	f000 fb81 	bl	8014644 <USBH_CtlReq>
 8013f42:	4603      	mov	r3, r0
}
 8013f44:	4618      	mov	r0, r3
 8013f46:	3708      	adds	r7, #8
 8013f48:	46bd      	mov	sp, r7
 8013f4a:	bd80      	pop	{r7, pc}

08013f4c <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8013f4c:	b580      	push	{r7, lr}
 8013f4e:	b082      	sub	sp, #8
 8013f50:	af00      	add	r7, sp, #0
 8013f52:	6078      	str	r0, [r7, #4]
 8013f54:	460b      	mov	r3, r1
 8013f56:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8013f58:	687b      	ldr	r3, [r7, #4]
 8013f5a:	789b      	ldrb	r3, [r3, #2]
 8013f5c:	2b01      	cmp	r3, #1
 8013f5e:	d10e      	bne.n	8013f7e <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8013f60:	687b      	ldr	r3, [r7, #4]
 8013f62:	2200      	movs	r2, #0
 8013f64:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8013f66:	687b      	ldr	r3, [r7, #4]
 8013f68:	2209      	movs	r2, #9
 8013f6a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8013f6c:	687b      	ldr	r3, [r7, #4]
 8013f6e:	887a      	ldrh	r2, [r7, #2]
 8013f70:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8013f72:	687b      	ldr	r3, [r7, #4]
 8013f74:	2200      	movs	r2, #0
 8013f76:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8013f78:	687b      	ldr	r3, [r7, #4]
 8013f7a:	2200      	movs	r2, #0
 8013f7c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8013f7e:	2200      	movs	r2, #0
 8013f80:	2100      	movs	r1, #0
 8013f82:	6878      	ldr	r0, [r7, #4]
 8013f84:	f000 fb5e 	bl	8014644 <USBH_CtlReq>
 8013f88:	4603      	mov	r3, r0
}
 8013f8a:	4618      	mov	r0, r3
 8013f8c:	3708      	adds	r7, #8
 8013f8e:	46bd      	mov	sp, r7
 8013f90:	bd80      	pop	{r7, pc}

08013f92 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8013f92:	b580      	push	{r7, lr}
 8013f94:	b082      	sub	sp, #8
 8013f96:	af00      	add	r7, sp, #0
 8013f98:	6078      	str	r0, [r7, #4]
 8013f9a:	460b      	mov	r3, r1
 8013f9c:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8013f9e:	687b      	ldr	r3, [r7, #4]
 8013fa0:	789b      	ldrb	r3, [r3, #2]
 8013fa2:	2b01      	cmp	r3, #1
 8013fa4:	d10f      	bne.n	8013fc6 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8013fa6:	687b      	ldr	r3, [r7, #4]
 8013fa8:	2200      	movs	r2, #0
 8013faa:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8013fac:	687b      	ldr	r3, [r7, #4]
 8013fae:	2203      	movs	r2, #3
 8013fb0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8013fb2:	78fb      	ldrb	r3, [r7, #3]
 8013fb4:	b29a      	uxth	r2, r3
 8013fb6:	687b      	ldr	r3, [r7, #4]
 8013fb8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8013fba:	687b      	ldr	r3, [r7, #4]
 8013fbc:	2200      	movs	r2, #0
 8013fbe:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8013fc0:	687b      	ldr	r3, [r7, #4]
 8013fc2:	2200      	movs	r2, #0
 8013fc4:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8013fc6:	2200      	movs	r2, #0
 8013fc8:	2100      	movs	r1, #0
 8013fca:	6878      	ldr	r0, [r7, #4]
 8013fcc:	f000 fb3a 	bl	8014644 <USBH_CtlReq>
 8013fd0:	4603      	mov	r3, r0
}
 8013fd2:	4618      	mov	r0, r3
 8013fd4:	3708      	adds	r7, #8
 8013fd6:	46bd      	mov	sp, r7
 8013fd8:	bd80      	pop	{r7, pc}

08013fda <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8013fda:	b580      	push	{r7, lr}
 8013fdc:	b082      	sub	sp, #8
 8013fde:	af00      	add	r7, sp, #0
 8013fe0:	6078      	str	r0, [r7, #4]
 8013fe2:	460b      	mov	r3, r1
 8013fe4:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8013fe6:	687b      	ldr	r3, [r7, #4]
 8013fe8:	789b      	ldrb	r3, [r3, #2]
 8013fea:	2b01      	cmp	r3, #1
 8013fec:	d10f      	bne.n	801400e <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8013fee:	687b      	ldr	r3, [r7, #4]
 8013ff0:	2202      	movs	r2, #2
 8013ff2:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8013ff4:	687b      	ldr	r3, [r7, #4]
 8013ff6:	2201      	movs	r2, #1
 8013ff8:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8013ffa:	687b      	ldr	r3, [r7, #4]
 8013ffc:	2200      	movs	r2, #0
 8013ffe:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8014000:	78fb      	ldrb	r3, [r7, #3]
 8014002:	b29a      	uxth	r2, r3
 8014004:	687b      	ldr	r3, [r7, #4]
 8014006:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8014008:	687b      	ldr	r3, [r7, #4]
 801400a:	2200      	movs	r2, #0
 801400c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 801400e:	2200      	movs	r2, #0
 8014010:	2100      	movs	r1, #0
 8014012:	6878      	ldr	r0, [r7, #4]
 8014014:	f000 fb16 	bl	8014644 <USBH_CtlReq>
 8014018:	4603      	mov	r3, r0
}
 801401a:	4618      	mov	r0, r3
 801401c:	3708      	adds	r7, #8
 801401e:	46bd      	mov	sp, r7
 8014020:	bd80      	pop	{r7, pc}
	...

08014024 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8014024:	b480      	push	{r7}
 8014026:	b087      	sub	sp, #28
 8014028:	af00      	add	r7, sp, #0
 801402a:	60f8      	str	r0, [r7, #12]
 801402c:	60b9      	str	r1, [r7, #8]
 801402e:	4613      	mov	r3, r2
 8014030:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8014032:	68fb      	ldr	r3, [r7, #12]
 8014034:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8014038:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 801403a:	2300      	movs	r3, #0
 801403c:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 801403e:	68bb      	ldr	r3, [r7, #8]
 8014040:	2b00      	cmp	r3, #0
 8014042:	d101      	bne.n	8014048 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8014044:	2302      	movs	r3, #2
 8014046:	e094      	b.n	8014172 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8014048:	68bb      	ldr	r3, [r7, #8]
 801404a:	781a      	ldrb	r2, [r3, #0]
 801404c:	693b      	ldr	r3, [r7, #16]
 801404e:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8014050:	68bb      	ldr	r3, [r7, #8]
 8014052:	785a      	ldrb	r2, [r3, #1]
 8014054:	693b      	ldr	r3, [r7, #16]
 8014056:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8014058:	68bb      	ldr	r3, [r7, #8]
 801405a:	3302      	adds	r3, #2
 801405c:	781b      	ldrb	r3, [r3, #0]
 801405e:	461a      	mov	r2, r3
 8014060:	68bb      	ldr	r3, [r7, #8]
 8014062:	3303      	adds	r3, #3
 8014064:	781b      	ldrb	r3, [r3, #0]
 8014066:	021b      	lsls	r3, r3, #8
 8014068:	b29b      	uxth	r3, r3
 801406a:	4313      	orrs	r3, r2
 801406c:	b29a      	uxth	r2, r3
 801406e:	693b      	ldr	r3, [r7, #16]
 8014070:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8014072:	68bb      	ldr	r3, [r7, #8]
 8014074:	791a      	ldrb	r2, [r3, #4]
 8014076:	693b      	ldr	r3, [r7, #16]
 8014078:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 801407a:	68bb      	ldr	r3, [r7, #8]
 801407c:	795a      	ldrb	r2, [r3, #5]
 801407e:	693b      	ldr	r3, [r7, #16]
 8014080:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8014082:	68bb      	ldr	r3, [r7, #8]
 8014084:	799a      	ldrb	r2, [r3, #6]
 8014086:	693b      	ldr	r3, [r7, #16]
 8014088:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 801408a:	68bb      	ldr	r3, [r7, #8]
 801408c:	79da      	ldrb	r2, [r3, #7]
 801408e:	693b      	ldr	r3, [r7, #16]
 8014090:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8014092:	68fb      	ldr	r3, [r7, #12]
 8014094:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8014098:	2b00      	cmp	r3, #0
 801409a:	d004      	beq.n	80140a6 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 801409c:	68fb      	ldr	r3, [r7, #12]
 801409e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 80140a2:	2b01      	cmp	r3, #1
 80140a4:	d11b      	bne.n	80140de <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 80140a6:	693b      	ldr	r3, [r7, #16]
 80140a8:	79db      	ldrb	r3, [r3, #7]
 80140aa:	2b20      	cmp	r3, #32
 80140ac:	dc0f      	bgt.n	80140ce <USBH_ParseDevDesc+0xaa>
 80140ae:	2b08      	cmp	r3, #8
 80140b0:	db0f      	blt.n	80140d2 <USBH_ParseDevDesc+0xae>
 80140b2:	3b08      	subs	r3, #8
 80140b4:	4a32      	ldr	r2, [pc, #200]	@ (8014180 <USBH_ParseDevDesc+0x15c>)
 80140b6:	fa22 f303 	lsr.w	r3, r2, r3
 80140ba:	f003 0301 	and.w	r3, r3, #1
 80140be:	2b00      	cmp	r3, #0
 80140c0:	bf14      	ite	ne
 80140c2:	2301      	movne	r3, #1
 80140c4:	2300      	moveq	r3, #0
 80140c6:	b2db      	uxtb	r3, r3
 80140c8:	2b00      	cmp	r3, #0
 80140ca:	d106      	bne.n	80140da <USBH_ParseDevDesc+0xb6>
 80140cc:	e001      	b.n	80140d2 <USBH_ParseDevDesc+0xae>
 80140ce:	2b40      	cmp	r3, #64	@ 0x40
 80140d0:	d003      	beq.n	80140da <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 80140d2:	693b      	ldr	r3, [r7, #16]
 80140d4:	2208      	movs	r2, #8
 80140d6:	71da      	strb	r2, [r3, #7]
        break;
 80140d8:	e000      	b.n	80140dc <USBH_ParseDevDesc+0xb8>
        break;
 80140da:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 80140dc:	e00e      	b.n	80140fc <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 80140de:	68fb      	ldr	r3, [r7, #12]
 80140e0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80140e4:	2b02      	cmp	r3, #2
 80140e6:	d107      	bne.n	80140f8 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 80140e8:	693b      	ldr	r3, [r7, #16]
 80140ea:	79db      	ldrb	r3, [r3, #7]
 80140ec:	2b08      	cmp	r3, #8
 80140ee:	d005      	beq.n	80140fc <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 80140f0:	693b      	ldr	r3, [r7, #16]
 80140f2:	2208      	movs	r2, #8
 80140f4:	71da      	strb	r2, [r3, #7]
 80140f6:	e001      	b.n	80140fc <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 80140f8:	2303      	movs	r3, #3
 80140fa:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 80140fc:	88fb      	ldrh	r3, [r7, #6]
 80140fe:	2b08      	cmp	r3, #8
 8014100:	d936      	bls.n	8014170 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8014102:	68bb      	ldr	r3, [r7, #8]
 8014104:	3308      	adds	r3, #8
 8014106:	781b      	ldrb	r3, [r3, #0]
 8014108:	461a      	mov	r2, r3
 801410a:	68bb      	ldr	r3, [r7, #8]
 801410c:	3309      	adds	r3, #9
 801410e:	781b      	ldrb	r3, [r3, #0]
 8014110:	021b      	lsls	r3, r3, #8
 8014112:	b29b      	uxth	r3, r3
 8014114:	4313      	orrs	r3, r2
 8014116:	b29a      	uxth	r2, r3
 8014118:	693b      	ldr	r3, [r7, #16]
 801411a:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 801411c:	68bb      	ldr	r3, [r7, #8]
 801411e:	330a      	adds	r3, #10
 8014120:	781b      	ldrb	r3, [r3, #0]
 8014122:	461a      	mov	r2, r3
 8014124:	68bb      	ldr	r3, [r7, #8]
 8014126:	330b      	adds	r3, #11
 8014128:	781b      	ldrb	r3, [r3, #0]
 801412a:	021b      	lsls	r3, r3, #8
 801412c:	b29b      	uxth	r3, r3
 801412e:	4313      	orrs	r3, r2
 8014130:	b29a      	uxth	r2, r3
 8014132:	693b      	ldr	r3, [r7, #16]
 8014134:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8014136:	68bb      	ldr	r3, [r7, #8]
 8014138:	330c      	adds	r3, #12
 801413a:	781b      	ldrb	r3, [r3, #0]
 801413c:	461a      	mov	r2, r3
 801413e:	68bb      	ldr	r3, [r7, #8]
 8014140:	330d      	adds	r3, #13
 8014142:	781b      	ldrb	r3, [r3, #0]
 8014144:	021b      	lsls	r3, r3, #8
 8014146:	b29b      	uxth	r3, r3
 8014148:	4313      	orrs	r3, r2
 801414a:	b29a      	uxth	r2, r3
 801414c:	693b      	ldr	r3, [r7, #16]
 801414e:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8014150:	68bb      	ldr	r3, [r7, #8]
 8014152:	7b9a      	ldrb	r2, [r3, #14]
 8014154:	693b      	ldr	r3, [r7, #16]
 8014156:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8014158:	68bb      	ldr	r3, [r7, #8]
 801415a:	7bda      	ldrb	r2, [r3, #15]
 801415c:	693b      	ldr	r3, [r7, #16]
 801415e:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8014160:	68bb      	ldr	r3, [r7, #8]
 8014162:	7c1a      	ldrb	r2, [r3, #16]
 8014164:	693b      	ldr	r3, [r7, #16]
 8014166:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8014168:	68bb      	ldr	r3, [r7, #8]
 801416a:	7c5a      	ldrb	r2, [r3, #17]
 801416c:	693b      	ldr	r3, [r7, #16]
 801416e:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8014170:	7dfb      	ldrb	r3, [r7, #23]
}
 8014172:	4618      	mov	r0, r3
 8014174:	371c      	adds	r7, #28
 8014176:	46bd      	mov	sp, r7
 8014178:	f85d 7b04 	ldr.w	r7, [sp], #4
 801417c:	4770      	bx	lr
 801417e:	bf00      	nop
 8014180:	01000101 	.word	0x01000101

08014184 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8014184:	b580      	push	{r7, lr}
 8014186:	b08c      	sub	sp, #48	@ 0x30
 8014188:	af00      	add	r7, sp, #0
 801418a:	60f8      	str	r0, [r7, #12]
 801418c:	60b9      	str	r1, [r7, #8]
 801418e:	4613      	mov	r3, r2
 8014190:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8014192:	68fb      	ldr	r3, [r7, #12]
 8014194:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8014198:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 801419a:	2300      	movs	r3, #0
 801419c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 80141a0:	2300      	movs	r3, #0
 80141a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 80141a6:	2300      	movs	r3, #0
 80141a8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 80141ac:	68bb      	ldr	r3, [r7, #8]
 80141ae:	2b00      	cmp	r3, #0
 80141b0:	d101      	bne.n	80141b6 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 80141b2:	2302      	movs	r3, #2
 80141b4:	e0de      	b.n	8014374 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 80141b6:	68bb      	ldr	r3, [r7, #8]
 80141b8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 80141ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80141bc:	781b      	ldrb	r3, [r3, #0]
 80141be:	2b09      	cmp	r3, #9
 80141c0:	d002      	beq.n	80141c8 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 80141c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80141c4:	2209      	movs	r2, #9
 80141c6:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 80141c8:	68bb      	ldr	r3, [r7, #8]
 80141ca:	781a      	ldrb	r2, [r3, #0]
 80141cc:	6a3b      	ldr	r3, [r7, #32]
 80141ce:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 80141d0:	68bb      	ldr	r3, [r7, #8]
 80141d2:	785a      	ldrb	r2, [r3, #1]
 80141d4:	6a3b      	ldr	r3, [r7, #32]
 80141d6:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 80141d8:	68bb      	ldr	r3, [r7, #8]
 80141da:	3302      	adds	r3, #2
 80141dc:	781b      	ldrb	r3, [r3, #0]
 80141de:	461a      	mov	r2, r3
 80141e0:	68bb      	ldr	r3, [r7, #8]
 80141e2:	3303      	adds	r3, #3
 80141e4:	781b      	ldrb	r3, [r3, #0]
 80141e6:	021b      	lsls	r3, r3, #8
 80141e8:	b29b      	uxth	r3, r3
 80141ea:	4313      	orrs	r3, r2
 80141ec:	b29b      	uxth	r3, r3
 80141ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80141f2:	bf28      	it	cs
 80141f4:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 80141f8:	b29a      	uxth	r2, r3
 80141fa:	6a3b      	ldr	r3, [r7, #32]
 80141fc:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 80141fe:	68bb      	ldr	r3, [r7, #8]
 8014200:	791a      	ldrb	r2, [r3, #4]
 8014202:	6a3b      	ldr	r3, [r7, #32]
 8014204:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8014206:	68bb      	ldr	r3, [r7, #8]
 8014208:	795a      	ldrb	r2, [r3, #5]
 801420a:	6a3b      	ldr	r3, [r7, #32]
 801420c:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 801420e:	68bb      	ldr	r3, [r7, #8]
 8014210:	799a      	ldrb	r2, [r3, #6]
 8014212:	6a3b      	ldr	r3, [r7, #32]
 8014214:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8014216:	68bb      	ldr	r3, [r7, #8]
 8014218:	79da      	ldrb	r2, [r3, #7]
 801421a:	6a3b      	ldr	r3, [r7, #32]
 801421c:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 801421e:	68bb      	ldr	r3, [r7, #8]
 8014220:	7a1a      	ldrb	r2, [r3, #8]
 8014222:	6a3b      	ldr	r3, [r7, #32]
 8014224:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8014226:	88fb      	ldrh	r3, [r7, #6]
 8014228:	2b09      	cmp	r3, #9
 801422a:	f240 80a1 	bls.w	8014370 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 801422e:	2309      	movs	r3, #9
 8014230:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8014232:	2300      	movs	r3, #0
 8014234:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8014236:	e085      	b.n	8014344 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8014238:	f107 0316 	add.w	r3, r7, #22
 801423c:	4619      	mov	r1, r3
 801423e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014240:	f000 f9e6 	bl	8014610 <USBH_GetNextDesc>
 8014244:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8014246:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014248:	785b      	ldrb	r3, [r3, #1]
 801424a:	2b04      	cmp	r3, #4
 801424c:	d17a      	bne.n	8014344 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 801424e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014250:	781b      	ldrb	r3, [r3, #0]
 8014252:	2b09      	cmp	r3, #9
 8014254:	d002      	beq.n	801425c <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8014256:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014258:	2209      	movs	r2, #9
 801425a:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 801425c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014260:	221a      	movs	r2, #26
 8014262:	fb02 f303 	mul.w	r3, r2, r3
 8014266:	3308      	adds	r3, #8
 8014268:	6a3a      	ldr	r2, [r7, #32]
 801426a:	4413      	add	r3, r2
 801426c:	3302      	adds	r3, #2
 801426e:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8014270:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8014272:	69f8      	ldr	r0, [r7, #28]
 8014274:	f000 f882 	bl	801437c <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8014278:	2300      	movs	r3, #0
 801427a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 801427e:	2300      	movs	r3, #0
 8014280:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8014282:	e043      	b.n	801430c <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8014284:	f107 0316 	add.w	r3, r7, #22
 8014288:	4619      	mov	r1, r3
 801428a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801428c:	f000 f9c0 	bl	8014610 <USBH_GetNextDesc>
 8014290:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8014292:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014294:	785b      	ldrb	r3, [r3, #1]
 8014296:	2b05      	cmp	r3, #5
 8014298:	d138      	bne.n	801430c <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 801429a:	69fb      	ldr	r3, [r7, #28]
 801429c:	795b      	ldrb	r3, [r3, #5]
 801429e:	2b01      	cmp	r3, #1
 80142a0:	d113      	bne.n	80142ca <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 80142a2:	69fb      	ldr	r3, [r7, #28]
 80142a4:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 80142a6:	2b02      	cmp	r3, #2
 80142a8:	d003      	beq.n	80142b2 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 80142aa:	69fb      	ldr	r3, [r7, #28]
 80142ac:	799b      	ldrb	r3, [r3, #6]
 80142ae:	2b03      	cmp	r3, #3
 80142b0:	d10b      	bne.n	80142ca <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80142b2:	69fb      	ldr	r3, [r7, #28]
 80142b4:	79db      	ldrb	r3, [r3, #7]
 80142b6:	2b00      	cmp	r3, #0
 80142b8:	d10b      	bne.n	80142d2 <USBH_ParseCfgDesc+0x14e>
 80142ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80142bc:	781b      	ldrb	r3, [r3, #0]
 80142be:	2b09      	cmp	r3, #9
 80142c0:	d007      	beq.n	80142d2 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 80142c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80142c4:	2209      	movs	r2, #9
 80142c6:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80142c8:	e003      	b.n	80142d2 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 80142ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80142cc:	2207      	movs	r2, #7
 80142ce:	701a      	strb	r2, [r3, #0]
 80142d0:	e000      	b.n	80142d4 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80142d2:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 80142d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80142d8:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80142dc:	3201      	adds	r2, #1
 80142de:	00d2      	lsls	r2, r2, #3
 80142e0:	211a      	movs	r1, #26
 80142e2:	fb01 f303 	mul.w	r3, r1, r3
 80142e6:	4413      	add	r3, r2
 80142e8:	3308      	adds	r3, #8
 80142ea:	6a3a      	ldr	r2, [r7, #32]
 80142ec:	4413      	add	r3, r2
 80142ee:	3304      	adds	r3, #4
 80142f0:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 80142f2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80142f4:	69b9      	ldr	r1, [r7, #24]
 80142f6:	68f8      	ldr	r0, [r7, #12]
 80142f8:	f000 f86f 	bl	80143da <USBH_ParseEPDesc>
 80142fc:	4603      	mov	r3, r0
 80142fe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8014302:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8014306:	3301      	adds	r3, #1
 8014308:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 801430c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8014310:	2b01      	cmp	r3, #1
 8014312:	d80a      	bhi.n	801432a <USBH_ParseCfgDesc+0x1a6>
 8014314:	69fb      	ldr	r3, [r7, #28]
 8014316:	791b      	ldrb	r3, [r3, #4]
 8014318:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 801431c:	429a      	cmp	r2, r3
 801431e:	d204      	bcs.n	801432a <USBH_ParseCfgDesc+0x1a6>
 8014320:	6a3b      	ldr	r3, [r7, #32]
 8014322:	885a      	ldrh	r2, [r3, #2]
 8014324:	8afb      	ldrh	r3, [r7, #22]
 8014326:	429a      	cmp	r2, r3
 8014328:	d8ac      	bhi.n	8014284 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 801432a:	69fb      	ldr	r3, [r7, #28]
 801432c:	791b      	ldrb	r3, [r3, #4]
 801432e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8014332:	429a      	cmp	r2, r3
 8014334:	d201      	bcs.n	801433a <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 8014336:	2303      	movs	r3, #3
 8014338:	e01c      	b.n	8014374 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 801433a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801433e:	3301      	adds	r3, #1
 8014340:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8014344:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014348:	2b01      	cmp	r3, #1
 801434a:	d805      	bhi.n	8014358 <USBH_ParseCfgDesc+0x1d4>
 801434c:	6a3b      	ldr	r3, [r7, #32]
 801434e:	885a      	ldrh	r2, [r3, #2]
 8014350:	8afb      	ldrh	r3, [r7, #22]
 8014352:	429a      	cmp	r2, r3
 8014354:	f63f af70 	bhi.w	8014238 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8014358:	6a3b      	ldr	r3, [r7, #32]
 801435a:	791b      	ldrb	r3, [r3, #4]
 801435c:	2b02      	cmp	r3, #2
 801435e:	bf28      	it	cs
 8014360:	2302      	movcs	r3, #2
 8014362:	b2db      	uxtb	r3, r3
 8014364:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8014368:	429a      	cmp	r2, r3
 801436a:	d201      	bcs.n	8014370 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 801436c:	2303      	movs	r3, #3
 801436e:	e001      	b.n	8014374 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 8014370:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8014374:	4618      	mov	r0, r3
 8014376:	3730      	adds	r7, #48	@ 0x30
 8014378:	46bd      	mov	sp, r7
 801437a:	bd80      	pop	{r7, pc}

0801437c <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 801437c:	b480      	push	{r7}
 801437e:	b083      	sub	sp, #12
 8014380:	af00      	add	r7, sp, #0
 8014382:	6078      	str	r0, [r7, #4]
 8014384:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8014386:	683b      	ldr	r3, [r7, #0]
 8014388:	781a      	ldrb	r2, [r3, #0]
 801438a:	687b      	ldr	r3, [r7, #4]
 801438c:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 801438e:	683b      	ldr	r3, [r7, #0]
 8014390:	785a      	ldrb	r2, [r3, #1]
 8014392:	687b      	ldr	r3, [r7, #4]
 8014394:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8014396:	683b      	ldr	r3, [r7, #0]
 8014398:	789a      	ldrb	r2, [r3, #2]
 801439a:	687b      	ldr	r3, [r7, #4]
 801439c:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 801439e:	683b      	ldr	r3, [r7, #0]
 80143a0:	78da      	ldrb	r2, [r3, #3]
 80143a2:	687b      	ldr	r3, [r7, #4]
 80143a4:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 80143a6:	683b      	ldr	r3, [r7, #0]
 80143a8:	791a      	ldrb	r2, [r3, #4]
 80143aa:	687b      	ldr	r3, [r7, #4]
 80143ac:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 80143ae:	683b      	ldr	r3, [r7, #0]
 80143b0:	795a      	ldrb	r2, [r3, #5]
 80143b2:	687b      	ldr	r3, [r7, #4]
 80143b4:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 80143b6:	683b      	ldr	r3, [r7, #0]
 80143b8:	799a      	ldrb	r2, [r3, #6]
 80143ba:	687b      	ldr	r3, [r7, #4]
 80143bc:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 80143be:	683b      	ldr	r3, [r7, #0]
 80143c0:	79da      	ldrb	r2, [r3, #7]
 80143c2:	687b      	ldr	r3, [r7, #4]
 80143c4:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 80143c6:	683b      	ldr	r3, [r7, #0]
 80143c8:	7a1a      	ldrb	r2, [r3, #8]
 80143ca:	687b      	ldr	r3, [r7, #4]
 80143cc:	721a      	strb	r2, [r3, #8]
}
 80143ce:	bf00      	nop
 80143d0:	370c      	adds	r7, #12
 80143d2:	46bd      	mov	sp, r7
 80143d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143d8:	4770      	bx	lr

080143da <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 80143da:	b480      	push	{r7}
 80143dc:	b087      	sub	sp, #28
 80143de:	af00      	add	r7, sp, #0
 80143e0:	60f8      	str	r0, [r7, #12]
 80143e2:	60b9      	str	r1, [r7, #8]
 80143e4:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 80143e6:	2300      	movs	r3, #0
 80143e8:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 80143ea:	687b      	ldr	r3, [r7, #4]
 80143ec:	781a      	ldrb	r2, [r3, #0]
 80143ee:	68bb      	ldr	r3, [r7, #8]
 80143f0:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 80143f2:	687b      	ldr	r3, [r7, #4]
 80143f4:	785a      	ldrb	r2, [r3, #1]
 80143f6:	68bb      	ldr	r3, [r7, #8]
 80143f8:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 80143fa:	687b      	ldr	r3, [r7, #4]
 80143fc:	789a      	ldrb	r2, [r3, #2]
 80143fe:	68bb      	ldr	r3, [r7, #8]
 8014400:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8014402:	687b      	ldr	r3, [r7, #4]
 8014404:	78da      	ldrb	r2, [r3, #3]
 8014406:	68bb      	ldr	r3, [r7, #8]
 8014408:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 801440a:	687b      	ldr	r3, [r7, #4]
 801440c:	3304      	adds	r3, #4
 801440e:	781b      	ldrb	r3, [r3, #0]
 8014410:	461a      	mov	r2, r3
 8014412:	687b      	ldr	r3, [r7, #4]
 8014414:	3305      	adds	r3, #5
 8014416:	781b      	ldrb	r3, [r3, #0]
 8014418:	021b      	lsls	r3, r3, #8
 801441a:	b29b      	uxth	r3, r3
 801441c:	4313      	orrs	r3, r2
 801441e:	b29a      	uxth	r2, r3
 8014420:	68bb      	ldr	r3, [r7, #8]
 8014422:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8014424:	687b      	ldr	r3, [r7, #4]
 8014426:	799a      	ldrb	r2, [r3, #6]
 8014428:	68bb      	ldr	r3, [r7, #8]
 801442a:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 801442c:	68bb      	ldr	r3, [r7, #8]
 801442e:	889b      	ldrh	r3, [r3, #4]
 8014430:	2b00      	cmp	r3, #0
 8014432:	d009      	beq.n	8014448 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8014434:	68bb      	ldr	r3, [r7, #8]
 8014436:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8014438:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801443c:	d804      	bhi.n	8014448 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 801443e:	68bb      	ldr	r3, [r7, #8]
 8014440:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8014442:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014446:	d901      	bls.n	801444c <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8014448:	2303      	movs	r3, #3
 801444a:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 801444c:	68fb      	ldr	r3, [r7, #12]
 801444e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8014452:	2b00      	cmp	r3, #0
 8014454:	d136      	bne.n	80144c4 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8014456:	68bb      	ldr	r3, [r7, #8]
 8014458:	78db      	ldrb	r3, [r3, #3]
 801445a:	f003 0303 	and.w	r3, r3, #3
 801445e:	2b02      	cmp	r3, #2
 8014460:	d108      	bne.n	8014474 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8014462:	68bb      	ldr	r3, [r7, #8]
 8014464:	889b      	ldrh	r3, [r3, #4]
 8014466:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801446a:	f240 8097 	bls.w	801459c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 801446e:	2303      	movs	r3, #3
 8014470:	75fb      	strb	r3, [r7, #23]
 8014472:	e093      	b.n	801459c <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8014474:	68bb      	ldr	r3, [r7, #8]
 8014476:	78db      	ldrb	r3, [r3, #3]
 8014478:	f003 0303 	and.w	r3, r3, #3
 801447c:	2b00      	cmp	r3, #0
 801447e:	d107      	bne.n	8014490 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8014480:	68bb      	ldr	r3, [r7, #8]
 8014482:	889b      	ldrh	r3, [r3, #4]
 8014484:	2b40      	cmp	r3, #64	@ 0x40
 8014486:	f240 8089 	bls.w	801459c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 801448a:	2303      	movs	r3, #3
 801448c:	75fb      	strb	r3, [r7, #23]
 801448e:	e085      	b.n	801459c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8014490:	68bb      	ldr	r3, [r7, #8]
 8014492:	78db      	ldrb	r3, [r3, #3]
 8014494:	f003 0303 	and.w	r3, r3, #3
 8014498:	2b01      	cmp	r3, #1
 801449a:	d005      	beq.n	80144a8 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 801449c:	68bb      	ldr	r3, [r7, #8]
 801449e:	78db      	ldrb	r3, [r3, #3]
 80144a0:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80144a4:	2b03      	cmp	r3, #3
 80144a6:	d10a      	bne.n	80144be <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80144a8:	68bb      	ldr	r3, [r7, #8]
 80144aa:	799b      	ldrb	r3, [r3, #6]
 80144ac:	2b00      	cmp	r3, #0
 80144ae:	d003      	beq.n	80144b8 <USBH_ParseEPDesc+0xde>
 80144b0:	68bb      	ldr	r3, [r7, #8]
 80144b2:	799b      	ldrb	r3, [r3, #6]
 80144b4:	2b10      	cmp	r3, #16
 80144b6:	d970      	bls.n	801459a <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 80144b8:	2303      	movs	r3, #3
 80144ba:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80144bc:	e06d      	b.n	801459a <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80144be:	2303      	movs	r3, #3
 80144c0:	75fb      	strb	r3, [r7, #23]
 80144c2:	e06b      	b.n	801459c <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 80144c4:	68fb      	ldr	r3, [r7, #12]
 80144c6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80144ca:	2b01      	cmp	r3, #1
 80144cc:	d13c      	bne.n	8014548 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 80144ce:	68bb      	ldr	r3, [r7, #8]
 80144d0:	78db      	ldrb	r3, [r3, #3]
 80144d2:	f003 0303 	and.w	r3, r3, #3
 80144d6:	2b02      	cmp	r3, #2
 80144d8:	d005      	beq.n	80144e6 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 80144da:	68bb      	ldr	r3, [r7, #8]
 80144dc:	78db      	ldrb	r3, [r3, #3]
 80144de:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 80144e2:	2b00      	cmp	r3, #0
 80144e4:	d106      	bne.n	80144f4 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 80144e6:	68bb      	ldr	r3, [r7, #8]
 80144e8:	889b      	ldrh	r3, [r3, #4]
 80144ea:	2b40      	cmp	r3, #64	@ 0x40
 80144ec:	d956      	bls.n	801459c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80144ee:	2303      	movs	r3, #3
 80144f0:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 80144f2:	e053      	b.n	801459c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 80144f4:	68bb      	ldr	r3, [r7, #8]
 80144f6:	78db      	ldrb	r3, [r3, #3]
 80144f8:	f003 0303 	and.w	r3, r3, #3
 80144fc:	2b01      	cmp	r3, #1
 80144fe:	d10e      	bne.n	801451e <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8014500:	68bb      	ldr	r3, [r7, #8]
 8014502:	799b      	ldrb	r3, [r3, #6]
 8014504:	2b00      	cmp	r3, #0
 8014506:	d007      	beq.n	8014518 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8014508:	68bb      	ldr	r3, [r7, #8]
 801450a:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 801450c:	2b10      	cmp	r3, #16
 801450e:	d803      	bhi.n	8014518 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8014510:	68bb      	ldr	r3, [r7, #8]
 8014512:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8014514:	2b40      	cmp	r3, #64	@ 0x40
 8014516:	d941      	bls.n	801459c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8014518:	2303      	movs	r3, #3
 801451a:	75fb      	strb	r3, [r7, #23]
 801451c:	e03e      	b.n	801459c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 801451e:	68bb      	ldr	r3, [r7, #8]
 8014520:	78db      	ldrb	r3, [r3, #3]
 8014522:	f003 0303 	and.w	r3, r3, #3
 8014526:	2b03      	cmp	r3, #3
 8014528:	d10b      	bne.n	8014542 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 801452a:	68bb      	ldr	r3, [r7, #8]
 801452c:	799b      	ldrb	r3, [r3, #6]
 801452e:	2b00      	cmp	r3, #0
 8014530:	d004      	beq.n	801453c <USBH_ParseEPDesc+0x162>
 8014532:	68bb      	ldr	r3, [r7, #8]
 8014534:	889b      	ldrh	r3, [r3, #4]
 8014536:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801453a:	d32f      	bcc.n	801459c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 801453c:	2303      	movs	r3, #3
 801453e:	75fb      	strb	r3, [r7, #23]
 8014540:	e02c      	b.n	801459c <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8014542:	2303      	movs	r3, #3
 8014544:	75fb      	strb	r3, [r7, #23]
 8014546:	e029      	b.n	801459c <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8014548:	68fb      	ldr	r3, [r7, #12]
 801454a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 801454e:	2b02      	cmp	r3, #2
 8014550:	d120      	bne.n	8014594 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8014552:	68bb      	ldr	r3, [r7, #8]
 8014554:	78db      	ldrb	r3, [r3, #3]
 8014556:	f003 0303 	and.w	r3, r3, #3
 801455a:	2b00      	cmp	r3, #0
 801455c:	d106      	bne.n	801456c <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 801455e:	68bb      	ldr	r3, [r7, #8]
 8014560:	889b      	ldrh	r3, [r3, #4]
 8014562:	2b08      	cmp	r3, #8
 8014564:	d01a      	beq.n	801459c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8014566:	2303      	movs	r3, #3
 8014568:	75fb      	strb	r3, [r7, #23]
 801456a:	e017      	b.n	801459c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 801456c:	68bb      	ldr	r3, [r7, #8]
 801456e:	78db      	ldrb	r3, [r3, #3]
 8014570:	f003 0303 	and.w	r3, r3, #3
 8014574:	2b03      	cmp	r3, #3
 8014576:	d10a      	bne.n	801458e <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8014578:	68bb      	ldr	r3, [r7, #8]
 801457a:	799b      	ldrb	r3, [r3, #6]
 801457c:	2b00      	cmp	r3, #0
 801457e:	d003      	beq.n	8014588 <USBH_ParseEPDesc+0x1ae>
 8014580:	68bb      	ldr	r3, [r7, #8]
 8014582:	889b      	ldrh	r3, [r3, #4]
 8014584:	2b08      	cmp	r3, #8
 8014586:	d909      	bls.n	801459c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8014588:	2303      	movs	r3, #3
 801458a:	75fb      	strb	r3, [r7, #23]
 801458c:	e006      	b.n	801459c <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 801458e:	2303      	movs	r3, #3
 8014590:	75fb      	strb	r3, [r7, #23]
 8014592:	e003      	b.n	801459c <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8014594:	2303      	movs	r3, #3
 8014596:	75fb      	strb	r3, [r7, #23]
 8014598:	e000      	b.n	801459c <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 801459a:	bf00      	nop
  }

  return status;
 801459c:	7dfb      	ldrb	r3, [r7, #23]
}
 801459e:	4618      	mov	r0, r3
 80145a0:	371c      	adds	r7, #28
 80145a2:	46bd      	mov	sp, r7
 80145a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145a8:	4770      	bx	lr

080145aa <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 80145aa:	b480      	push	{r7}
 80145ac:	b087      	sub	sp, #28
 80145ae:	af00      	add	r7, sp, #0
 80145b0:	60f8      	str	r0, [r7, #12]
 80145b2:	60b9      	str	r1, [r7, #8]
 80145b4:	4613      	mov	r3, r2
 80145b6:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 80145b8:	68fb      	ldr	r3, [r7, #12]
 80145ba:	3301      	adds	r3, #1
 80145bc:	781b      	ldrb	r3, [r3, #0]
 80145be:	2b03      	cmp	r3, #3
 80145c0:	d120      	bne.n	8014604 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 80145c2:	68fb      	ldr	r3, [r7, #12]
 80145c4:	781b      	ldrb	r3, [r3, #0]
 80145c6:	1e9a      	subs	r2, r3, #2
 80145c8:	88fb      	ldrh	r3, [r7, #6]
 80145ca:	4293      	cmp	r3, r2
 80145cc:	bf28      	it	cs
 80145ce:	4613      	movcs	r3, r2
 80145d0:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 80145d2:	68fb      	ldr	r3, [r7, #12]
 80145d4:	3302      	adds	r3, #2
 80145d6:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 80145d8:	2300      	movs	r3, #0
 80145da:	82fb      	strh	r3, [r7, #22]
 80145dc:	e00b      	b.n	80145f6 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 80145de:	8afb      	ldrh	r3, [r7, #22]
 80145e0:	68fa      	ldr	r2, [r7, #12]
 80145e2:	4413      	add	r3, r2
 80145e4:	781a      	ldrb	r2, [r3, #0]
 80145e6:	68bb      	ldr	r3, [r7, #8]
 80145e8:	701a      	strb	r2, [r3, #0]
      pdest++;
 80145ea:	68bb      	ldr	r3, [r7, #8]
 80145ec:	3301      	adds	r3, #1
 80145ee:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 80145f0:	8afb      	ldrh	r3, [r7, #22]
 80145f2:	3302      	adds	r3, #2
 80145f4:	82fb      	strh	r3, [r7, #22]
 80145f6:	8afa      	ldrh	r2, [r7, #22]
 80145f8:	8abb      	ldrh	r3, [r7, #20]
 80145fa:	429a      	cmp	r2, r3
 80145fc:	d3ef      	bcc.n	80145de <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 80145fe:	68bb      	ldr	r3, [r7, #8]
 8014600:	2200      	movs	r2, #0
 8014602:	701a      	strb	r2, [r3, #0]
  }
}
 8014604:	bf00      	nop
 8014606:	371c      	adds	r7, #28
 8014608:	46bd      	mov	sp, r7
 801460a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801460e:	4770      	bx	lr

08014610 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8014610:	b480      	push	{r7}
 8014612:	b085      	sub	sp, #20
 8014614:	af00      	add	r7, sp, #0
 8014616:	6078      	str	r0, [r7, #4]
 8014618:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 801461a:	683b      	ldr	r3, [r7, #0]
 801461c:	881b      	ldrh	r3, [r3, #0]
 801461e:	687a      	ldr	r2, [r7, #4]
 8014620:	7812      	ldrb	r2, [r2, #0]
 8014622:	4413      	add	r3, r2
 8014624:	b29a      	uxth	r2, r3
 8014626:	683b      	ldr	r3, [r7, #0]
 8014628:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 801462a:	687b      	ldr	r3, [r7, #4]
 801462c:	781b      	ldrb	r3, [r3, #0]
 801462e:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8014630:	687b      	ldr	r3, [r7, #4]
 8014632:	4413      	add	r3, r2
 8014634:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8014636:	68fb      	ldr	r3, [r7, #12]
}
 8014638:	4618      	mov	r0, r3
 801463a:	3714      	adds	r7, #20
 801463c:	46bd      	mov	sp, r7
 801463e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014642:	4770      	bx	lr

08014644 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8014644:	b580      	push	{r7, lr}
 8014646:	b086      	sub	sp, #24
 8014648:	af00      	add	r7, sp, #0
 801464a:	60f8      	str	r0, [r7, #12]
 801464c:	60b9      	str	r1, [r7, #8]
 801464e:	4613      	mov	r3, r2
 8014650:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8014652:	2301      	movs	r3, #1
 8014654:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8014656:	68fb      	ldr	r3, [r7, #12]
 8014658:	789b      	ldrb	r3, [r3, #2]
 801465a:	2b01      	cmp	r3, #1
 801465c:	d002      	beq.n	8014664 <USBH_CtlReq+0x20>
 801465e:	2b02      	cmp	r3, #2
 8014660:	d015      	beq.n	801468e <USBH_CtlReq+0x4a>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 8014662:	e033      	b.n	80146cc <USBH_CtlReq+0x88>
      phost->Control.buff = buff;
 8014664:	68fb      	ldr	r3, [r7, #12]
 8014666:	68ba      	ldr	r2, [r7, #8]
 8014668:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 801466a:	68fb      	ldr	r3, [r7, #12]
 801466c:	88fa      	ldrh	r2, [r7, #6]
 801466e:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8014670:	68fb      	ldr	r3, [r7, #12]
 8014672:	2201      	movs	r2, #1
 8014674:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8014676:	68fb      	ldr	r3, [r7, #12]
 8014678:	2202      	movs	r2, #2
 801467a:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 801467c:	2301      	movs	r3, #1
 801467e:	75fb      	strb	r3, [r7, #23]
      USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014680:	2300      	movs	r3, #0
 8014682:	2200      	movs	r2, #0
 8014684:	2103      	movs	r1, #3
 8014686:	68f8      	ldr	r0, [r7, #12]
 8014688:	f7ff fb32 	bl	8013cf0 <USBH_OS_PutMessage>
      break;
 801468c:	e01e      	b.n	80146cc <USBH_CtlReq+0x88>
      status = USBH_HandleControl(phost);
 801468e:	68f8      	ldr	r0, [r7, #12]
 8014690:	f000 f822 	bl	80146d8 <USBH_HandleControl>
 8014694:	4603      	mov	r3, r0
 8014696:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8014698:	7dfb      	ldrb	r3, [r7, #23]
 801469a:	2b00      	cmp	r3, #0
 801469c:	d002      	beq.n	80146a4 <USBH_CtlReq+0x60>
 801469e:	7dfb      	ldrb	r3, [r7, #23]
 80146a0:	2b03      	cmp	r3, #3
 80146a2:	d106      	bne.n	80146b2 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 80146a4:	68fb      	ldr	r3, [r7, #12]
 80146a6:	2201      	movs	r2, #1
 80146a8:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 80146aa:	68fb      	ldr	r3, [r7, #12]
 80146ac:	2200      	movs	r2, #0
 80146ae:	761a      	strb	r2, [r3, #24]
 80146b0:	e005      	b.n	80146be <USBH_CtlReq+0x7a>
      else if (status == USBH_FAIL)
 80146b2:	7dfb      	ldrb	r3, [r7, #23]
 80146b4:	2b02      	cmp	r3, #2
 80146b6:	d102      	bne.n	80146be <USBH_CtlReq+0x7a>
        phost->RequestState = CMD_SEND;
 80146b8:	68fb      	ldr	r3, [r7, #12]
 80146ba:	2201      	movs	r2, #1
 80146bc:	709a      	strb	r2, [r3, #2]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80146be:	2300      	movs	r3, #0
 80146c0:	2200      	movs	r2, #0
 80146c2:	2103      	movs	r1, #3
 80146c4:	68f8      	ldr	r0, [r7, #12]
 80146c6:	f7ff fb13 	bl	8013cf0 <USBH_OS_PutMessage>
      break;
 80146ca:	bf00      	nop
  }
  return status;
 80146cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80146ce:	4618      	mov	r0, r3
 80146d0:	3718      	adds	r7, #24
 80146d2:	46bd      	mov	sp, r7
 80146d4:	bd80      	pop	{r7, pc}
	...

080146d8 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 80146d8:	b580      	push	{r7, lr}
 80146da:	b086      	sub	sp, #24
 80146dc:	af02      	add	r7, sp, #8
 80146de:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 80146e0:	2301      	movs	r3, #1
 80146e2:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80146e4:	2300      	movs	r3, #0
 80146e6:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 80146e8:	687b      	ldr	r3, [r7, #4]
 80146ea:	7e1b      	ldrb	r3, [r3, #24]
 80146ec:	3b01      	subs	r3, #1
 80146ee:	2b0a      	cmp	r3, #10
 80146f0:	f200 81b2 	bhi.w	8014a58 <USBH_HandleControl+0x380>
 80146f4:	a201      	add	r2, pc, #4	@ (adr r2, 80146fc <USBH_HandleControl+0x24>)
 80146f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80146fa:	bf00      	nop
 80146fc:	08014729 	.word	0x08014729
 8014700:	08014743 	.word	0x08014743
 8014704:	080147c5 	.word	0x080147c5
 8014708:	080147eb 	.word	0x080147eb
 801470c:	08014849 	.word	0x08014849
 8014710:	08014873 	.word	0x08014873
 8014714:	080148f5 	.word	0x080148f5
 8014718:	08014917 	.word	0x08014917
 801471c:	08014979 	.word	0x08014979
 8014720:	0801499f 	.word	0x0801499f
 8014724:	08014a01 	.word	0x08014a01
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8014728:	687b      	ldr	r3, [r7, #4]
 801472a:	f103 0110 	add.w	r1, r3, #16
 801472e:	687b      	ldr	r3, [r7, #4]
 8014730:	795b      	ldrb	r3, [r3, #5]
 8014732:	461a      	mov	r2, r3
 8014734:	6878      	ldr	r0, [r7, #4]
 8014736:	f000 f99f 	bl	8014a78 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 801473a:	687b      	ldr	r3, [r7, #4]
 801473c:	2202      	movs	r2, #2
 801473e:	761a      	strb	r2, [r3, #24]
      break;
 8014740:	e195      	b.n	8014a6e <USBH_HandleControl+0x396>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8014742:	687b      	ldr	r3, [r7, #4]
 8014744:	795b      	ldrb	r3, [r3, #5]
 8014746:	4619      	mov	r1, r3
 8014748:	6878      	ldr	r0, [r7, #4]
 801474a:	f003 f8f9 	bl	8017940 <USBH_LL_GetURBState>
 801474e:	4603      	mov	r3, r0
 8014750:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8014752:	7bbb      	ldrb	r3, [r7, #14]
 8014754:	2b01      	cmp	r3, #1
 8014756:	d124      	bne.n	80147a2 <USBH_HandleControl+0xca>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8014758:	687b      	ldr	r3, [r7, #4]
 801475a:	7c1b      	ldrb	r3, [r3, #16]
 801475c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8014760:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8014762:	687b      	ldr	r3, [r7, #4]
 8014764:	8adb      	ldrh	r3, [r3, #22]
 8014766:	2b00      	cmp	r3, #0
 8014768:	d00a      	beq.n	8014780 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 801476a:	7b7b      	ldrb	r3, [r7, #13]
 801476c:	2b80      	cmp	r3, #128	@ 0x80
 801476e:	d103      	bne.n	8014778 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8014770:	687b      	ldr	r3, [r7, #4]
 8014772:	2203      	movs	r2, #3
 8014774:	761a      	strb	r2, [r3, #24]
 8014776:	e00d      	b.n	8014794 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 8014778:	687b      	ldr	r3, [r7, #4]
 801477a:	2205      	movs	r2, #5
 801477c:	761a      	strb	r2, [r3, #24]
 801477e:	e009      	b.n	8014794 <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 8014780:	7b7b      	ldrb	r3, [r7, #13]
 8014782:	2b80      	cmp	r3, #128	@ 0x80
 8014784:	d103      	bne.n	801478e <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 8014786:	687b      	ldr	r3, [r7, #4]
 8014788:	2209      	movs	r2, #9
 801478a:	761a      	strb	r2, [r3, #24]
 801478c:	e002      	b.n	8014794 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 801478e:	687b      	ldr	r3, [r7, #4]
 8014790:	2207      	movs	r2, #7
 8014792:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014794:	2300      	movs	r3, #0
 8014796:	2200      	movs	r2, #0
 8014798:	2103      	movs	r1, #3
 801479a:	6878      	ldr	r0, [r7, #4]
 801479c:	f7ff faa8 	bl	8013cf0 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80147a0:	e15c      	b.n	8014a5c <USBH_HandleControl+0x384>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 80147a2:	7bbb      	ldrb	r3, [r7, #14]
 80147a4:	2b04      	cmp	r3, #4
 80147a6:	d003      	beq.n	80147b0 <USBH_HandleControl+0xd8>
 80147a8:	7bbb      	ldrb	r3, [r7, #14]
 80147aa:	2b02      	cmp	r3, #2
 80147ac:	f040 8156 	bne.w	8014a5c <USBH_HandleControl+0x384>
          phost->Control.state = CTRL_ERROR;
 80147b0:	687b      	ldr	r3, [r7, #4]
 80147b2:	220b      	movs	r2, #11
 80147b4:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80147b6:	2300      	movs	r3, #0
 80147b8:	2200      	movs	r2, #0
 80147ba:	2103      	movs	r1, #3
 80147bc:	6878      	ldr	r0, [r7, #4]
 80147be:	f7ff fa97 	bl	8013cf0 <USBH_OS_PutMessage>
      break;
 80147c2:	e14b      	b.n	8014a5c <USBH_HandleControl+0x384>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 80147c4:	687b      	ldr	r3, [r7, #4]
 80147c6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80147ca:	b29a      	uxth	r2, r3
 80147cc:	687b      	ldr	r3, [r7, #4]
 80147ce:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 80147d0:	687b      	ldr	r3, [r7, #4]
 80147d2:	6899      	ldr	r1, [r3, #8]
 80147d4:	687b      	ldr	r3, [r7, #4]
 80147d6:	899a      	ldrh	r2, [r3, #12]
 80147d8:	687b      	ldr	r3, [r7, #4]
 80147da:	791b      	ldrb	r3, [r3, #4]
 80147dc:	6878      	ldr	r0, [r7, #4]
 80147de:	f000 f98a 	bl	8014af6 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 80147e2:	687b      	ldr	r3, [r7, #4]
 80147e4:	2204      	movs	r2, #4
 80147e6:	761a      	strb	r2, [r3, #24]
      break;
 80147e8:	e141      	b.n	8014a6e <USBH_HandleControl+0x396>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 80147ea:	687b      	ldr	r3, [r7, #4]
 80147ec:	791b      	ldrb	r3, [r3, #4]
 80147ee:	4619      	mov	r1, r3
 80147f0:	6878      	ldr	r0, [r7, #4]
 80147f2:	f003 f8a5 	bl	8017940 <USBH_LL_GetURBState>
 80147f6:	4603      	mov	r3, r0
 80147f8:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 80147fa:	7bbb      	ldrb	r3, [r7, #14]
 80147fc:	2b01      	cmp	r3, #1
 80147fe:	d109      	bne.n	8014814 <USBH_HandleControl+0x13c>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8014800:	687b      	ldr	r3, [r7, #4]
 8014802:	2209      	movs	r2, #9
 8014804:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014806:	2300      	movs	r3, #0
 8014808:	2200      	movs	r2, #0
 801480a:	2103      	movs	r1, #3
 801480c:	6878      	ldr	r0, [r7, #4]
 801480e:	f7ff fa6f 	bl	8013cf0 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8014812:	e125      	b.n	8014a60 <USBH_HandleControl+0x388>
      else if (URB_Status == USBH_URB_STALL)
 8014814:	7bbb      	ldrb	r3, [r7, #14]
 8014816:	2b05      	cmp	r3, #5
 8014818:	d108      	bne.n	801482c <USBH_HandleControl+0x154>
        status = USBH_NOT_SUPPORTED;
 801481a:	2303      	movs	r3, #3
 801481c:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 801481e:	2300      	movs	r3, #0
 8014820:	2200      	movs	r2, #0
 8014822:	2103      	movs	r1, #3
 8014824:	6878      	ldr	r0, [r7, #4]
 8014826:	f7ff fa63 	bl	8013cf0 <USBH_OS_PutMessage>
      break;
 801482a:	e119      	b.n	8014a60 <USBH_HandleControl+0x388>
        if (URB_Status == USBH_URB_ERROR)
 801482c:	7bbb      	ldrb	r3, [r7, #14]
 801482e:	2b04      	cmp	r3, #4
 8014830:	f040 8116 	bne.w	8014a60 <USBH_HandleControl+0x388>
          phost->Control.state = CTRL_ERROR;
 8014834:	687b      	ldr	r3, [r7, #4]
 8014836:	220b      	movs	r2, #11
 8014838:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 801483a:	2300      	movs	r3, #0
 801483c:	2200      	movs	r2, #0
 801483e:	2103      	movs	r1, #3
 8014840:	6878      	ldr	r0, [r7, #4]
 8014842:	f7ff fa55 	bl	8013cf0 <USBH_OS_PutMessage>
      break;
 8014846:	e10b      	b.n	8014a60 <USBH_HandleControl+0x388>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8014848:	687b      	ldr	r3, [r7, #4]
 801484a:	6899      	ldr	r1, [r3, #8]
 801484c:	687b      	ldr	r3, [r7, #4]
 801484e:	899a      	ldrh	r2, [r3, #12]
 8014850:	687b      	ldr	r3, [r7, #4]
 8014852:	795b      	ldrb	r3, [r3, #5]
 8014854:	2001      	movs	r0, #1
 8014856:	9000      	str	r0, [sp, #0]
 8014858:	6878      	ldr	r0, [r7, #4]
 801485a:	f000 f927 	bl	8014aac <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 801485e:	687b      	ldr	r3, [r7, #4]
 8014860:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8014864:	b29a      	uxth	r2, r3
 8014866:	687b      	ldr	r3, [r7, #4]
 8014868:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 801486a:	687b      	ldr	r3, [r7, #4]
 801486c:	2206      	movs	r2, #6
 801486e:	761a      	strb	r2, [r3, #24]
      break;
 8014870:	e0fd      	b.n	8014a6e <USBH_HandleControl+0x396>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8014872:	687b      	ldr	r3, [r7, #4]
 8014874:	795b      	ldrb	r3, [r3, #5]
 8014876:	4619      	mov	r1, r3
 8014878:	6878      	ldr	r0, [r7, #4]
 801487a:	f003 f861 	bl	8017940 <USBH_LL_GetURBState>
 801487e:	4603      	mov	r3, r0
 8014880:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8014882:	7bbb      	ldrb	r3, [r7, #14]
 8014884:	2b01      	cmp	r3, #1
 8014886:	d109      	bne.n	801489c <USBH_HandleControl+0x1c4>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8014888:	687b      	ldr	r3, [r7, #4]
 801488a:	2207      	movs	r2, #7
 801488c:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 801488e:	2300      	movs	r3, #0
 8014890:	2200      	movs	r2, #0
 8014892:	2103      	movs	r1, #3
 8014894:	6878      	ldr	r0, [r7, #4]
 8014896:	f7ff fa2b 	bl	8013cf0 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 801489a:	e0e3      	b.n	8014a64 <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_STALL)
 801489c:	7bbb      	ldrb	r3, [r7, #14]
 801489e:	2b05      	cmp	r3, #5
 80148a0:	d10b      	bne.n	80148ba <USBH_HandleControl+0x1e2>
        phost->Control.state = CTRL_STALLED;
 80148a2:	687b      	ldr	r3, [r7, #4]
 80148a4:	220c      	movs	r2, #12
 80148a6:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 80148a8:	2303      	movs	r3, #3
 80148aa:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80148ac:	2300      	movs	r3, #0
 80148ae:	2200      	movs	r2, #0
 80148b0:	2103      	movs	r1, #3
 80148b2:	6878      	ldr	r0, [r7, #4]
 80148b4:	f7ff fa1c 	bl	8013cf0 <USBH_OS_PutMessage>
      break;
 80148b8:	e0d4      	b.n	8014a64 <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_NOTREADY)
 80148ba:	7bbb      	ldrb	r3, [r7, #14]
 80148bc:	2b02      	cmp	r3, #2
 80148be:	d109      	bne.n	80148d4 <USBH_HandleControl+0x1fc>
        phost->Control.state = CTRL_DATA_OUT;
 80148c0:	687b      	ldr	r3, [r7, #4]
 80148c2:	2205      	movs	r2, #5
 80148c4:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80148c6:	2300      	movs	r3, #0
 80148c8:	2200      	movs	r2, #0
 80148ca:	2103      	movs	r1, #3
 80148cc:	6878      	ldr	r0, [r7, #4]
 80148ce:	f7ff fa0f 	bl	8013cf0 <USBH_OS_PutMessage>
      break;
 80148d2:	e0c7      	b.n	8014a64 <USBH_HandleControl+0x38c>
        if (URB_Status == USBH_URB_ERROR)
 80148d4:	7bbb      	ldrb	r3, [r7, #14]
 80148d6:	2b04      	cmp	r3, #4
 80148d8:	f040 80c4 	bne.w	8014a64 <USBH_HandleControl+0x38c>
          phost->Control.state = CTRL_ERROR;
 80148dc:	687b      	ldr	r3, [r7, #4]
 80148de:	220b      	movs	r2, #11
 80148e0:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 80148e2:	2302      	movs	r3, #2
 80148e4:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80148e6:	2300      	movs	r3, #0
 80148e8:	2200      	movs	r2, #0
 80148ea:	2103      	movs	r1, #3
 80148ec:	6878      	ldr	r0, [r7, #4]
 80148ee:	f7ff f9ff 	bl	8013cf0 <USBH_OS_PutMessage>
      break;
 80148f2:	e0b7      	b.n	8014a64 <USBH_HandleControl+0x38c>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 80148f4:	687b      	ldr	r3, [r7, #4]
 80148f6:	791b      	ldrb	r3, [r3, #4]
 80148f8:	2200      	movs	r2, #0
 80148fa:	2100      	movs	r1, #0
 80148fc:	6878      	ldr	r0, [r7, #4]
 80148fe:	f000 f8fa 	bl	8014af6 <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 8014902:	687b      	ldr	r3, [r7, #4]
 8014904:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8014908:	b29a      	uxth	r2, r3
 801490a:	687b      	ldr	r3, [r7, #4]
 801490c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 801490e:	687b      	ldr	r3, [r7, #4]
 8014910:	2208      	movs	r2, #8
 8014912:	761a      	strb	r2, [r3, #24]

      break;
 8014914:	e0ab      	b.n	8014a6e <USBH_HandleControl+0x396>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8014916:	687b      	ldr	r3, [r7, #4]
 8014918:	791b      	ldrb	r3, [r3, #4]
 801491a:	4619      	mov	r1, r3
 801491c:	6878      	ldr	r0, [r7, #4]
 801491e:	f003 f80f 	bl	8017940 <USBH_LL_GetURBState>
 8014922:	4603      	mov	r3, r0
 8014924:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8014926:	7bbb      	ldrb	r3, [r7, #14]
 8014928:	2b01      	cmp	r3, #1
 801492a:	d10b      	bne.n	8014944 <USBH_HandleControl+0x26c>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 801492c:	687b      	ldr	r3, [r7, #4]
 801492e:	220d      	movs	r2, #13
 8014930:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8014932:	2300      	movs	r3, #0
 8014934:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014936:	2300      	movs	r3, #0
 8014938:	2200      	movs	r2, #0
 801493a:	2103      	movs	r1, #3
 801493c:	6878      	ldr	r0, [r7, #4]
 801493e:	f7ff f9d7 	bl	8013cf0 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8014942:	e091      	b.n	8014a68 <USBH_HandleControl+0x390>
      else if (URB_Status == USBH_URB_ERROR)
 8014944:	7bbb      	ldrb	r3, [r7, #14]
 8014946:	2b04      	cmp	r3, #4
 8014948:	d109      	bne.n	801495e <USBH_HandleControl+0x286>
        phost->Control.state = CTRL_ERROR;
 801494a:	687b      	ldr	r3, [r7, #4]
 801494c:	220b      	movs	r2, #11
 801494e:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014950:	2300      	movs	r3, #0
 8014952:	2200      	movs	r2, #0
 8014954:	2103      	movs	r1, #3
 8014956:	6878      	ldr	r0, [r7, #4]
 8014958:	f7ff f9ca 	bl	8013cf0 <USBH_OS_PutMessage>
      break;
 801495c:	e084      	b.n	8014a68 <USBH_HandleControl+0x390>
        if (URB_Status == USBH_URB_STALL)
 801495e:	7bbb      	ldrb	r3, [r7, #14]
 8014960:	2b05      	cmp	r3, #5
 8014962:	f040 8081 	bne.w	8014a68 <USBH_HandleControl+0x390>
          status = USBH_NOT_SUPPORTED;
 8014966:	2303      	movs	r3, #3
 8014968:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 801496a:	2300      	movs	r3, #0
 801496c:	2200      	movs	r2, #0
 801496e:	2103      	movs	r1, #3
 8014970:	6878      	ldr	r0, [r7, #4]
 8014972:	f7ff f9bd 	bl	8013cf0 <USBH_OS_PutMessage>
      break;
 8014976:	e077      	b.n	8014a68 <USBH_HandleControl+0x390>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8014978:	687b      	ldr	r3, [r7, #4]
 801497a:	795b      	ldrb	r3, [r3, #5]
 801497c:	2201      	movs	r2, #1
 801497e:	9200      	str	r2, [sp, #0]
 8014980:	2200      	movs	r2, #0
 8014982:	2100      	movs	r1, #0
 8014984:	6878      	ldr	r0, [r7, #4]
 8014986:	f000 f891 	bl	8014aac <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 801498a:	687b      	ldr	r3, [r7, #4]
 801498c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8014990:	b29a      	uxth	r2, r3
 8014992:	687b      	ldr	r3, [r7, #4]
 8014994:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8014996:	687b      	ldr	r3, [r7, #4]
 8014998:	220a      	movs	r2, #10
 801499a:	761a      	strb	r2, [r3, #24]
      break;
 801499c:	e067      	b.n	8014a6e <USBH_HandleControl+0x396>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 801499e:	687b      	ldr	r3, [r7, #4]
 80149a0:	795b      	ldrb	r3, [r3, #5]
 80149a2:	4619      	mov	r1, r3
 80149a4:	6878      	ldr	r0, [r7, #4]
 80149a6:	f002 ffcb 	bl	8017940 <USBH_LL_GetURBState>
 80149aa:	4603      	mov	r3, r0
 80149ac:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 80149ae:	7bbb      	ldrb	r3, [r7, #14]
 80149b0:	2b01      	cmp	r3, #1
 80149b2:	d10b      	bne.n	80149cc <USBH_HandleControl+0x2f4>
      {
        status = USBH_OK;
 80149b4:	2300      	movs	r3, #0
 80149b6:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 80149b8:	687b      	ldr	r3, [r7, #4]
 80149ba:	220d      	movs	r2, #13
 80149bc:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80149be:	2300      	movs	r3, #0
 80149c0:	2200      	movs	r2, #0
 80149c2:	2103      	movs	r1, #3
 80149c4:	6878      	ldr	r0, [r7, #4]
 80149c6:	f7ff f993 	bl	8013cf0 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80149ca:	e04f      	b.n	8014a6c <USBH_HandleControl+0x394>
      else if (URB_Status == USBH_URB_NOTREADY)
 80149cc:	7bbb      	ldrb	r3, [r7, #14]
 80149ce:	2b02      	cmp	r3, #2
 80149d0:	d109      	bne.n	80149e6 <USBH_HandleControl+0x30e>
        phost->Control.state = CTRL_STATUS_OUT;
 80149d2:	687b      	ldr	r3, [r7, #4]
 80149d4:	2209      	movs	r2, #9
 80149d6:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80149d8:	2300      	movs	r3, #0
 80149da:	2200      	movs	r2, #0
 80149dc:	2103      	movs	r1, #3
 80149de:	6878      	ldr	r0, [r7, #4]
 80149e0:	f7ff f986 	bl	8013cf0 <USBH_OS_PutMessage>
      break;
 80149e4:	e042      	b.n	8014a6c <USBH_HandleControl+0x394>
        if (URB_Status == USBH_URB_ERROR)
 80149e6:	7bbb      	ldrb	r3, [r7, #14]
 80149e8:	2b04      	cmp	r3, #4
 80149ea:	d13f      	bne.n	8014a6c <USBH_HandleControl+0x394>
          phost->Control.state = CTRL_ERROR;
 80149ec:	687b      	ldr	r3, [r7, #4]
 80149ee:	220b      	movs	r2, #11
 80149f0:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80149f2:	2300      	movs	r3, #0
 80149f4:	2200      	movs	r2, #0
 80149f6:	2103      	movs	r1, #3
 80149f8:	6878      	ldr	r0, [r7, #4]
 80149fa:	f7ff f979 	bl	8013cf0 <USBH_OS_PutMessage>
      break;
 80149fe:	e035      	b.n	8014a6c <USBH_HandleControl+0x394>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8014a00:	687b      	ldr	r3, [r7, #4]
 8014a02:	7e5b      	ldrb	r3, [r3, #25]
 8014a04:	3301      	adds	r3, #1
 8014a06:	b2da      	uxtb	r2, r3
 8014a08:	687b      	ldr	r3, [r7, #4]
 8014a0a:	765a      	strb	r2, [r3, #25]
 8014a0c:	687b      	ldr	r3, [r7, #4]
 8014a0e:	7e5b      	ldrb	r3, [r3, #25]
 8014a10:	2b02      	cmp	r3, #2
 8014a12:	d806      	bhi.n	8014a22 <USBH_HandleControl+0x34a>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8014a14:	687b      	ldr	r3, [r7, #4]
 8014a16:	2201      	movs	r2, #1
 8014a18:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8014a1a:	687b      	ldr	r3, [r7, #4]
 8014a1c:	2201      	movs	r2, #1
 8014a1e:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8014a20:	e025      	b.n	8014a6e <USBH_HandleControl+0x396>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8014a22:	687b      	ldr	r3, [r7, #4]
 8014a24:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8014a28:	2106      	movs	r1, #6
 8014a2a:	6878      	ldr	r0, [r7, #4]
 8014a2c:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8014a2e:	687b      	ldr	r3, [r7, #4]
 8014a30:	2200      	movs	r2, #0
 8014a32:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8014a34:	687b      	ldr	r3, [r7, #4]
 8014a36:	795b      	ldrb	r3, [r3, #5]
 8014a38:	4619      	mov	r1, r3
 8014a3a:	6878      	ldr	r0, [r7, #4]
 8014a3c:	f000 f90c 	bl	8014c58 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8014a40:	687b      	ldr	r3, [r7, #4]
 8014a42:	791b      	ldrb	r3, [r3, #4]
 8014a44:	4619      	mov	r1, r3
 8014a46:	6878      	ldr	r0, [r7, #4]
 8014a48:	f000 f906 	bl	8014c58 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8014a4c:	687b      	ldr	r3, [r7, #4]
 8014a4e:	2200      	movs	r2, #0
 8014a50:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8014a52:	2302      	movs	r3, #2
 8014a54:	73fb      	strb	r3, [r7, #15]
      break;
 8014a56:	e00a      	b.n	8014a6e <USBH_HandleControl+0x396>

    default:
      break;
 8014a58:	bf00      	nop
 8014a5a:	e008      	b.n	8014a6e <USBH_HandleControl+0x396>
      break;
 8014a5c:	bf00      	nop
 8014a5e:	e006      	b.n	8014a6e <USBH_HandleControl+0x396>
      break;
 8014a60:	bf00      	nop
 8014a62:	e004      	b.n	8014a6e <USBH_HandleControl+0x396>
      break;
 8014a64:	bf00      	nop
 8014a66:	e002      	b.n	8014a6e <USBH_HandleControl+0x396>
      break;
 8014a68:	bf00      	nop
 8014a6a:	e000      	b.n	8014a6e <USBH_HandleControl+0x396>
      break;
 8014a6c:	bf00      	nop
  }

  return status;
 8014a6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8014a70:	4618      	mov	r0, r3
 8014a72:	3710      	adds	r7, #16
 8014a74:	46bd      	mov	sp, r7
 8014a76:	bd80      	pop	{r7, pc}

08014a78 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8014a78:	b580      	push	{r7, lr}
 8014a7a:	b088      	sub	sp, #32
 8014a7c:	af04      	add	r7, sp, #16
 8014a7e:	60f8      	str	r0, [r7, #12]
 8014a80:	60b9      	str	r1, [r7, #8]
 8014a82:	4613      	mov	r3, r2
 8014a84:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8014a86:	79f9      	ldrb	r1, [r7, #7]
 8014a88:	2300      	movs	r3, #0
 8014a8a:	9303      	str	r3, [sp, #12]
 8014a8c:	2308      	movs	r3, #8
 8014a8e:	9302      	str	r3, [sp, #8]
 8014a90:	68bb      	ldr	r3, [r7, #8]
 8014a92:	9301      	str	r3, [sp, #4]
 8014a94:	2300      	movs	r3, #0
 8014a96:	9300      	str	r3, [sp, #0]
 8014a98:	2300      	movs	r3, #0
 8014a9a:	2200      	movs	r2, #0
 8014a9c:	68f8      	ldr	r0, [r7, #12]
 8014a9e:	f002 ff1e 	bl	80178de <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8014aa2:	2300      	movs	r3, #0
}
 8014aa4:	4618      	mov	r0, r3
 8014aa6:	3710      	adds	r7, #16
 8014aa8:	46bd      	mov	sp, r7
 8014aaa:	bd80      	pop	{r7, pc}

08014aac <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8014aac:	b580      	push	{r7, lr}
 8014aae:	b088      	sub	sp, #32
 8014ab0:	af04      	add	r7, sp, #16
 8014ab2:	60f8      	str	r0, [r7, #12]
 8014ab4:	60b9      	str	r1, [r7, #8]
 8014ab6:	4611      	mov	r1, r2
 8014ab8:	461a      	mov	r2, r3
 8014aba:	460b      	mov	r3, r1
 8014abc:	80fb      	strh	r3, [r7, #6]
 8014abe:	4613      	mov	r3, r2
 8014ac0:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8014ac2:	68fb      	ldr	r3, [r7, #12]
 8014ac4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8014ac8:	2b00      	cmp	r3, #0
 8014aca:	d001      	beq.n	8014ad0 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8014acc:	2300      	movs	r3, #0
 8014ace:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8014ad0:	7979      	ldrb	r1, [r7, #5]
 8014ad2:	7e3b      	ldrb	r3, [r7, #24]
 8014ad4:	9303      	str	r3, [sp, #12]
 8014ad6:	88fb      	ldrh	r3, [r7, #6]
 8014ad8:	9302      	str	r3, [sp, #8]
 8014ada:	68bb      	ldr	r3, [r7, #8]
 8014adc:	9301      	str	r3, [sp, #4]
 8014ade:	2301      	movs	r3, #1
 8014ae0:	9300      	str	r3, [sp, #0]
 8014ae2:	2300      	movs	r3, #0
 8014ae4:	2200      	movs	r2, #0
 8014ae6:	68f8      	ldr	r0, [r7, #12]
 8014ae8:	f002 fef9 	bl	80178de <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8014aec:	2300      	movs	r3, #0
}
 8014aee:	4618      	mov	r0, r3
 8014af0:	3710      	adds	r7, #16
 8014af2:	46bd      	mov	sp, r7
 8014af4:	bd80      	pop	{r7, pc}

08014af6 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8014af6:	b580      	push	{r7, lr}
 8014af8:	b088      	sub	sp, #32
 8014afa:	af04      	add	r7, sp, #16
 8014afc:	60f8      	str	r0, [r7, #12]
 8014afe:	60b9      	str	r1, [r7, #8]
 8014b00:	4611      	mov	r1, r2
 8014b02:	461a      	mov	r2, r3
 8014b04:	460b      	mov	r3, r1
 8014b06:	80fb      	strh	r3, [r7, #6]
 8014b08:	4613      	mov	r3, r2
 8014b0a:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8014b0c:	7979      	ldrb	r1, [r7, #5]
 8014b0e:	2300      	movs	r3, #0
 8014b10:	9303      	str	r3, [sp, #12]
 8014b12:	88fb      	ldrh	r3, [r7, #6]
 8014b14:	9302      	str	r3, [sp, #8]
 8014b16:	68bb      	ldr	r3, [r7, #8]
 8014b18:	9301      	str	r3, [sp, #4]
 8014b1a:	2301      	movs	r3, #1
 8014b1c:	9300      	str	r3, [sp, #0]
 8014b1e:	2300      	movs	r3, #0
 8014b20:	2201      	movs	r2, #1
 8014b22:	68f8      	ldr	r0, [r7, #12]
 8014b24:	f002 fedb 	bl	80178de <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8014b28:	2300      	movs	r3, #0

}
 8014b2a:	4618      	mov	r0, r3
 8014b2c:	3710      	adds	r7, #16
 8014b2e:	46bd      	mov	sp, r7
 8014b30:	bd80      	pop	{r7, pc}

08014b32 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8014b32:	b580      	push	{r7, lr}
 8014b34:	b088      	sub	sp, #32
 8014b36:	af04      	add	r7, sp, #16
 8014b38:	60f8      	str	r0, [r7, #12]
 8014b3a:	60b9      	str	r1, [r7, #8]
 8014b3c:	4611      	mov	r1, r2
 8014b3e:	461a      	mov	r2, r3
 8014b40:	460b      	mov	r3, r1
 8014b42:	80fb      	strh	r3, [r7, #6]
 8014b44:	4613      	mov	r3, r2
 8014b46:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8014b48:	68fb      	ldr	r3, [r7, #12]
 8014b4a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8014b4e:	2b00      	cmp	r3, #0
 8014b50:	d001      	beq.n	8014b56 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8014b52:	2300      	movs	r3, #0
 8014b54:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8014b56:	7979      	ldrb	r1, [r7, #5]
 8014b58:	7e3b      	ldrb	r3, [r7, #24]
 8014b5a:	9303      	str	r3, [sp, #12]
 8014b5c:	88fb      	ldrh	r3, [r7, #6]
 8014b5e:	9302      	str	r3, [sp, #8]
 8014b60:	68bb      	ldr	r3, [r7, #8]
 8014b62:	9301      	str	r3, [sp, #4]
 8014b64:	2301      	movs	r3, #1
 8014b66:	9300      	str	r3, [sp, #0]
 8014b68:	2302      	movs	r3, #2
 8014b6a:	2200      	movs	r2, #0
 8014b6c:	68f8      	ldr	r0, [r7, #12]
 8014b6e:	f002 feb6 	bl	80178de <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8014b72:	2300      	movs	r3, #0
}
 8014b74:	4618      	mov	r0, r3
 8014b76:	3710      	adds	r7, #16
 8014b78:	46bd      	mov	sp, r7
 8014b7a:	bd80      	pop	{r7, pc}

08014b7c <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8014b7c:	b580      	push	{r7, lr}
 8014b7e:	b088      	sub	sp, #32
 8014b80:	af04      	add	r7, sp, #16
 8014b82:	60f8      	str	r0, [r7, #12]
 8014b84:	60b9      	str	r1, [r7, #8]
 8014b86:	4611      	mov	r1, r2
 8014b88:	461a      	mov	r2, r3
 8014b8a:	460b      	mov	r3, r1
 8014b8c:	80fb      	strh	r3, [r7, #6]
 8014b8e:	4613      	mov	r3, r2
 8014b90:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8014b92:	7979      	ldrb	r1, [r7, #5]
 8014b94:	2300      	movs	r3, #0
 8014b96:	9303      	str	r3, [sp, #12]
 8014b98:	88fb      	ldrh	r3, [r7, #6]
 8014b9a:	9302      	str	r3, [sp, #8]
 8014b9c:	68bb      	ldr	r3, [r7, #8]
 8014b9e:	9301      	str	r3, [sp, #4]
 8014ba0:	2301      	movs	r3, #1
 8014ba2:	9300      	str	r3, [sp, #0]
 8014ba4:	2302      	movs	r3, #2
 8014ba6:	2201      	movs	r2, #1
 8014ba8:	68f8      	ldr	r0, [r7, #12]
 8014baa:	f002 fe98 	bl	80178de <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8014bae:	2300      	movs	r3, #0
}
 8014bb0:	4618      	mov	r0, r3
 8014bb2:	3710      	adds	r7, #16
 8014bb4:	46bd      	mov	sp, r7
 8014bb6:	bd80      	pop	{r7, pc}

08014bb8 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8014bb8:	b580      	push	{r7, lr}
 8014bba:	b086      	sub	sp, #24
 8014bbc:	af04      	add	r7, sp, #16
 8014bbe:	6078      	str	r0, [r7, #4]
 8014bc0:	4608      	mov	r0, r1
 8014bc2:	4611      	mov	r1, r2
 8014bc4:	461a      	mov	r2, r3
 8014bc6:	4603      	mov	r3, r0
 8014bc8:	70fb      	strb	r3, [r7, #3]
 8014bca:	460b      	mov	r3, r1
 8014bcc:	70bb      	strb	r3, [r7, #2]
 8014bce:	4613      	mov	r3, r2
 8014bd0:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8014bd2:	7878      	ldrb	r0, [r7, #1]
 8014bd4:	78ba      	ldrb	r2, [r7, #2]
 8014bd6:	78f9      	ldrb	r1, [r7, #3]
 8014bd8:	8b3b      	ldrh	r3, [r7, #24]
 8014bda:	9302      	str	r3, [sp, #8]
 8014bdc:	7d3b      	ldrb	r3, [r7, #20]
 8014bde:	9301      	str	r3, [sp, #4]
 8014be0:	7c3b      	ldrb	r3, [r7, #16]
 8014be2:	9300      	str	r3, [sp, #0]
 8014be4:	4603      	mov	r3, r0
 8014be6:	6878      	ldr	r0, [r7, #4]
 8014be8:	f002 fe3d 	bl	8017866 <USBH_LL_OpenPipe>

  return USBH_OK;
 8014bec:	2300      	movs	r3, #0
}
 8014bee:	4618      	mov	r0, r3
 8014bf0:	3708      	adds	r7, #8
 8014bf2:	46bd      	mov	sp, r7
 8014bf4:	bd80      	pop	{r7, pc}

08014bf6 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8014bf6:	b580      	push	{r7, lr}
 8014bf8:	b082      	sub	sp, #8
 8014bfa:	af00      	add	r7, sp, #0
 8014bfc:	6078      	str	r0, [r7, #4]
 8014bfe:	460b      	mov	r3, r1
 8014c00:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8014c02:	78fb      	ldrb	r3, [r7, #3]
 8014c04:	4619      	mov	r1, r3
 8014c06:	6878      	ldr	r0, [r7, #4]
 8014c08:	f002 fe5c 	bl	80178c4 <USBH_LL_ClosePipe>

  return USBH_OK;
 8014c0c:	2300      	movs	r3, #0
}
 8014c0e:	4618      	mov	r0, r3
 8014c10:	3708      	adds	r7, #8
 8014c12:	46bd      	mov	sp, r7
 8014c14:	bd80      	pop	{r7, pc}

08014c16 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8014c16:	b580      	push	{r7, lr}
 8014c18:	b084      	sub	sp, #16
 8014c1a:	af00      	add	r7, sp, #0
 8014c1c:	6078      	str	r0, [r7, #4]
 8014c1e:	460b      	mov	r3, r1
 8014c20:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8014c22:	6878      	ldr	r0, [r7, #4]
 8014c24:	f000 f836 	bl	8014c94 <USBH_GetFreePipe>
 8014c28:	4603      	mov	r3, r0
 8014c2a:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8014c2c:	89fb      	ldrh	r3, [r7, #14]
 8014c2e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014c32:	4293      	cmp	r3, r2
 8014c34:	d00a      	beq.n	8014c4c <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8014c36:	78fa      	ldrb	r2, [r7, #3]
 8014c38:	89fb      	ldrh	r3, [r7, #14]
 8014c3a:	f003 030f 	and.w	r3, r3, #15
 8014c3e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8014c42:	6879      	ldr	r1, [r7, #4]
 8014c44:	33e0      	adds	r3, #224	@ 0xe0
 8014c46:	009b      	lsls	r3, r3, #2
 8014c48:	440b      	add	r3, r1
 8014c4a:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8014c4c:	89fb      	ldrh	r3, [r7, #14]
 8014c4e:	b2db      	uxtb	r3, r3
}
 8014c50:	4618      	mov	r0, r3
 8014c52:	3710      	adds	r7, #16
 8014c54:	46bd      	mov	sp, r7
 8014c56:	bd80      	pop	{r7, pc}

08014c58 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8014c58:	b480      	push	{r7}
 8014c5a:	b083      	sub	sp, #12
 8014c5c:	af00      	add	r7, sp, #0
 8014c5e:	6078      	str	r0, [r7, #4]
 8014c60:	460b      	mov	r3, r1
 8014c62:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8014c64:	78fb      	ldrb	r3, [r7, #3]
 8014c66:	2b0f      	cmp	r3, #15
 8014c68:	d80d      	bhi.n	8014c86 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8014c6a:	78fb      	ldrb	r3, [r7, #3]
 8014c6c:	687a      	ldr	r2, [r7, #4]
 8014c6e:	33e0      	adds	r3, #224	@ 0xe0
 8014c70:	009b      	lsls	r3, r3, #2
 8014c72:	4413      	add	r3, r2
 8014c74:	685a      	ldr	r2, [r3, #4]
 8014c76:	78fb      	ldrb	r3, [r7, #3]
 8014c78:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8014c7c:	6879      	ldr	r1, [r7, #4]
 8014c7e:	33e0      	adds	r3, #224	@ 0xe0
 8014c80:	009b      	lsls	r3, r3, #2
 8014c82:	440b      	add	r3, r1
 8014c84:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8014c86:	2300      	movs	r3, #0
}
 8014c88:	4618      	mov	r0, r3
 8014c8a:	370c      	adds	r7, #12
 8014c8c:	46bd      	mov	sp, r7
 8014c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c92:	4770      	bx	lr

08014c94 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8014c94:	b480      	push	{r7}
 8014c96:	b085      	sub	sp, #20
 8014c98:	af00      	add	r7, sp, #0
 8014c9a:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8014c9c:	2300      	movs	r3, #0
 8014c9e:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8014ca0:	2300      	movs	r3, #0
 8014ca2:	73fb      	strb	r3, [r7, #15]
 8014ca4:	e00f      	b.n	8014cc6 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8014ca6:	7bfb      	ldrb	r3, [r7, #15]
 8014ca8:	687a      	ldr	r2, [r7, #4]
 8014caa:	33e0      	adds	r3, #224	@ 0xe0
 8014cac:	009b      	lsls	r3, r3, #2
 8014cae:	4413      	add	r3, r2
 8014cb0:	685b      	ldr	r3, [r3, #4]
 8014cb2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8014cb6:	2b00      	cmp	r3, #0
 8014cb8:	d102      	bne.n	8014cc0 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8014cba:	7bfb      	ldrb	r3, [r7, #15]
 8014cbc:	b29b      	uxth	r3, r3
 8014cbe:	e007      	b.n	8014cd0 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8014cc0:	7bfb      	ldrb	r3, [r7, #15]
 8014cc2:	3301      	adds	r3, #1
 8014cc4:	73fb      	strb	r3, [r7, #15]
 8014cc6:	7bfb      	ldrb	r3, [r7, #15]
 8014cc8:	2b0f      	cmp	r3, #15
 8014cca:	d9ec      	bls.n	8014ca6 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8014ccc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8014cd0:	4618      	mov	r0, r3
 8014cd2:	3714      	adds	r7, #20
 8014cd4:	46bd      	mov	sp, r7
 8014cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014cda:	4770      	bx	lr

08014cdc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8014cdc:	b480      	push	{r7}
 8014cde:	b087      	sub	sp, #28
 8014ce0:	af00      	add	r7, sp, #0
 8014ce2:	60f8      	str	r0, [r7, #12]
 8014ce4:	60b9      	str	r1, [r7, #8]
 8014ce6:	4613      	mov	r3, r2
 8014ce8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8014cea:	2301      	movs	r3, #1
 8014cec:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8014cee:	2300      	movs	r3, #0
 8014cf0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8014cf2:	4b1f      	ldr	r3, [pc, #124]	@ (8014d70 <FATFS_LinkDriverEx+0x94>)
 8014cf4:	7a5b      	ldrb	r3, [r3, #9]
 8014cf6:	b2db      	uxtb	r3, r3
 8014cf8:	2b00      	cmp	r3, #0
 8014cfa:	d131      	bne.n	8014d60 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8014cfc:	4b1c      	ldr	r3, [pc, #112]	@ (8014d70 <FATFS_LinkDriverEx+0x94>)
 8014cfe:	7a5b      	ldrb	r3, [r3, #9]
 8014d00:	b2db      	uxtb	r3, r3
 8014d02:	461a      	mov	r2, r3
 8014d04:	4b1a      	ldr	r3, [pc, #104]	@ (8014d70 <FATFS_LinkDriverEx+0x94>)
 8014d06:	2100      	movs	r1, #0
 8014d08:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8014d0a:	4b19      	ldr	r3, [pc, #100]	@ (8014d70 <FATFS_LinkDriverEx+0x94>)
 8014d0c:	7a5b      	ldrb	r3, [r3, #9]
 8014d0e:	b2db      	uxtb	r3, r3
 8014d10:	4a17      	ldr	r2, [pc, #92]	@ (8014d70 <FATFS_LinkDriverEx+0x94>)
 8014d12:	009b      	lsls	r3, r3, #2
 8014d14:	4413      	add	r3, r2
 8014d16:	68fa      	ldr	r2, [r7, #12]
 8014d18:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8014d1a:	4b15      	ldr	r3, [pc, #84]	@ (8014d70 <FATFS_LinkDriverEx+0x94>)
 8014d1c:	7a5b      	ldrb	r3, [r3, #9]
 8014d1e:	b2db      	uxtb	r3, r3
 8014d20:	461a      	mov	r2, r3
 8014d22:	4b13      	ldr	r3, [pc, #76]	@ (8014d70 <FATFS_LinkDriverEx+0x94>)
 8014d24:	4413      	add	r3, r2
 8014d26:	79fa      	ldrb	r2, [r7, #7]
 8014d28:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8014d2a:	4b11      	ldr	r3, [pc, #68]	@ (8014d70 <FATFS_LinkDriverEx+0x94>)
 8014d2c:	7a5b      	ldrb	r3, [r3, #9]
 8014d2e:	b2db      	uxtb	r3, r3
 8014d30:	1c5a      	adds	r2, r3, #1
 8014d32:	b2d1      	uxtb	r1, r2
 8014d34:	4a0e      	ldr	r2, [pc, #56]	@ (8014d70 <FATFS_LinkDriverEx+0x94>)
 8014d36:	7251      	strb	r1, [r2, #9]
 8014d38:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8014d3a:	7dbb      	ldrb	r3, [r7, #22]
 8014d3c:	3330      	adds	r3, #48	@ 0x30
 8014d3e:	b2da      	uxtb	r2, r3
 8014d40:	68bb      	ldr	r3, [r7, #8]
 8014d42:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8014d44:	68bb      	ldr	r3, [r7, #8]
 8014d46:	3301      	adds	r3, #1
 8014d48:	223a      	movs	r2, #58	@ 0x3a
 8014d4a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8014d4c:	68bb      	ldr	r3, [r7, #8]
 8014d4e:	3302      	adds	r3, #2
 8014d50:	222f      	movs	r2, #47	@ 0x2f
 8014d52:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8014d54:	68bb      	ldr	r3, [r7, #8]
 8014d56:	3303      	adds	r3, #3
 8014d58:	2200      	movs	r2, #0
 8014d5a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8014d5c:	2300      	movs	r3, #0
 8014d5e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8014d60:	7dfb      	ldrb	r3, [r7, #23]
}
 8014d62:	4618      	mov	r0, r3
 8014d64:	371c      	adds	r7, #28
 8014d66:	46bd      	mov	sp, r7
 8014d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d6c:	4770      	bx	lr
 8014d6e:	bf00      	nop
 8014d70:	200132b0 	.word	0x200132b0

08014d74 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8014d74:	b580      	push	{r7, lr}
 8014d76:	b082      	sub	sp, #8
 8014d78:	af00      	add	r7, sp, #0
 8014d7a:	6078      	str	r0, [r7, #4]
 8014d7c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8014d7e:	2200      	movs	r2, #0
 8014d80:	6839      	ldr	r1, [r7, #0]
 8014d82:	6878      	ldr	r0, [r7, #4]
 8014d84:	f7ff ffaa 	bl	8014cdc <FATFS_LinkDriverEx>
 8014d88:	4603      	mov	r3, r0
}
 8014d8a:	4618      	mov	r0, r3
 8014d8c:	3708      	adds	r7, #8
 8014d8e:	46bd      	mov	sp, r7
 8014d90:	bd80      	pop	{r7, pc}

08014d92 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8014d92:	b480      	push	{r7}
 8014d94:	b085      	sub	sp, #20
 8014d96:	af00      	add	r7, sp, #0
 8014d98:	4603      	mov	r3, r0
 8014d9a:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8014d9c:	2300      	movs	r3, #0
 8014d9e:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8014da0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8014da4:	2b84      	cmp	r3, #132	@ 0x84
 8014da6:	d005      	beq.n	8014db4 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8014da8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8014dac:	68fb      	ldr	r3, [r7, #12]
 8014dae:	4413      	add	r3, r2
 8014db0:	3303      	adds	r3, #3
 8014db2:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8014db4:	68fb      	ldr	r3, [r7, #12]
}
 8014db6:	4618      	mov	r0, r3
 8014db8:	3714      	adds	r7, #20
 8014dba:	46bd      	mov	sp, r7
 8014dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014dc0:	4770      	bx	lr

08014dc2 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8014dc2:	b480      	push	{r7}
 8014dc4:	b083      	sub	sp, #12
 8014dc6:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8014dc8:	f3ef 8305 	mrs	r3, IPSR
 8014dcc:	607b      	str	r3, [r7, #4]
  return(result);
 8014dce:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8014dd0:	2b00      	cmp	r3, #0
 8014dd2:	bf14      	ite	ne
 8014dd4:	2301      	movne	r3, #1
 8014dd6:	2300      	moveq	r3, #0
 8014dd8:	b2db      	uxtb	r3, r3
}
 8014dda:	4618      	mov	r0, r3
 8014ddc:	370c      	adds	r7, #12
 8014dde:	46bd      	mov	sp, r7
 8014de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014de4:	4770      	bx	lr

08014de6 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8014de6:	b580      	push	{r7, lr}
 8014de8:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8014dea:	f001 f9cd 	bl	8016188 <vTaskStartScheduler>
  
  return osOK;
 8014dee:	2300      	movs	r3, #0
}
 8014df0:	4618      	mov	r0, r3
 8014df2:	bd80      	pop	{r7, pc}

08014df4 <osKernelRunning>:
*         (1) RTOS is started
*         (-1) if this feature is disabled in FreeRTOSConfig.h 
* @note  MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
*/
int32_t osKernelRunning(void)
{
 8014df4:	b580      	push	{r7, lr}
 8014df6:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
  if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 8014df8:	f001 fe2e 	bl	8016a58 <xTaskGetSchedulerState>
 8014dfc:	4603      	mov	r3, r0
 8014dfe:	2b01      	cmp	r3, #1
 8014e00:	d101      	bne.n	8014e06 <osKernelRunning+0x12>
    return 0;
 8014e02:	2300      	movs	r3, #0
 8014e04:	e000      	b.n	8014e08 <osKernelRunning+0x14>
  else
    return 1;
 8014e06:	2301      	movs	r3, #1
#else
	return (-1);
#endif	
}
 8014e08:	4618      	mov	r0, r3
 8014e0a:	bd80      	pop	{r7, pc}

08014e0c <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8014e0c:	b580      	push	{r7, lr}
 8014e0e:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8014e10:	f7ff ffd7 	bl	8014dc2 <inHandlerMode>
 8014e14:	4603      	mov	r3, r0
 8014e16:	2b00      	cmp	r3, #0
 8014e18:	d003      	beq.n	8014e22 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8014e1a:	f001 fad9 	bl	80163d0 <xTaskGetTickCountFromISR>
 8014e1e:	4603      	mov	r3, r0
 8014e20:	e002      	b.n	8014e28 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8014e22:	f001 fac5 	bl	80163b0 <xTaskGetTickCount>
 8014e26:	4603      	mov	r3, r0
  }
}
 8014e28:	4618      	mov	r0, r3
 8014e2a:	bd80      	pop	{r7, pc}

08014e2c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8014e2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014e2e:	b089      	sub	sp, #36	@ 0x24
 8014e30:	af04      	add	r7, sp, #16
 8014e32:	6078      	str	r0, [r7, #4]
 8014e34:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8014e36:	687b      	ldr	r3, [r7, #4]
 8014e38:	695b      	ldr	r3, [r3, #20]
 8014e3a:	2b00      	cmp	r3, #0
 8014e3c:	d020      	beq.n	8014e80 <osThreadCreate+0x54>
 8014e3e:	687b      	ldr	r3, [r7, #4]
 8014e40:	699b      	ldr	r3, [r3, #24]
 8014e42:	2b00      	cmp	r3, #0
 8014e44:	d01c      	beq.n	8014e80 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8014e46:	687b      	ldr	r3, [r7, #4]
 8014e48:	685c      	ldr	r4, [r3, #4]
 8014e4a:	687b      	ldr	r3, [r7, #4]
 8014e4c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8014e4e:	687b      	ldr	r3, [r7, #4]
 8014e50:	691e      	ldr	r6, [r3, #16]
 8014e52:	687b      	ldr	r3, [r7, #4]
 8014e54:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8014e58:	4618      	mov	r0, r3
 8014e5a:	f7ff ff9a 	bl	8014d92 <makeFreeRtosPriority>
 8014e5e:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8014e60:	687b      	ldr	r3, [r7, #4]
 8014e62:	695b      	ldr	r3, [r3, #20]
 8014e64:	687a      	ldr	r2, [r7, #4]
 8014e66:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8014e68:	9202      	str	r2, [sp, #8]
 8014e6a:	9301      	str	r3, [sp, #4]
 8014e6c:	9100      	str	r1, [sp, #0]
 8014e6e:	683b      	ldr	r3, [r7, #0]
 8014e70:	4632      	mov	r2, r6
 8014e72:	4629      	mov	r1, r5
 8014e74:	4620      	mov	r0, r4
 8014e76:	f000 ffa5 	bl	8015dc4 <xTaskCreateStatic>
 8014e7a:	4603      	mov	r3, r0
 8014e7c:	60fb      	str	r3, [r7, #12]
 8014e7e:	e01c      	b.n	8014eba <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8014e80:	687b      	ldr	r3, [r7, #4]
 8014e82:	685c      	ldr	r4, [r3, #4]
 8014e84:	687b      	ldr	r3, [r7, #4]
 8014e86:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8014e88:	687b      	ldr	r3, [r7, #4]
 8014e8a:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8014e8c:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8014e8e:	687b      	ldr	r3, [r7, #4]
 8014e90:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8014e94:	4618      	mov	r0, r3
 8014e96:	f7ff ff7c 	bl	8014d92 <makeFreeRtosPriority>
 8014e9a:	4602      	mov	r2, r0
 8014e9c:	f107 030c 	add.w	r3, r7, #12
 8014ea0:	9301      	str	r3, [sp, #4]
 8014ea2:	9200      	str	r2, [sp, #0]
 8014ea4:	683b      	ldr	r3, [r7, #0]
 8014ea6:	4632      	mov	r2, r6
 8014ea8:	4629      	mov	r1, r5
 8014eaa:	4620      	mov	r0, r4
 8014eac:	f000 fff0 	bl	8015e90 <xTaskCreate>
 8014eb0:	4603      	mov	r3, r0
 8014eb2:	2b01      	cmp	r3, #1
 8014eb4:	d001      	beq.n	8014eba <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8014eb6:	2300      	movs	r3, #0
 8014eb8:	e000      	b.n	8014ebc <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8014eba:	68fb      	ldr	r3, [r7, #12]
}
 8014ebc:	4618      	mov	r0, r3
 8014ebe:	3714      	adds	r7, #20
 8014ec0:	46bd      	mov	sp, r7
 8014ec2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08014ec4 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8014ec4:	b580      	push	{r7, lr}
 8014ec6:	b084      	sub	sp, #16
 8014ec8:	af00      	add	r7, sp, #0
 8014eca:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8014ecc:	687b      	ldr	r3, [r7, #4]
 8014ece:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8014ed0:	68fb      	ldr	r3, [r7, #12]
 8014ed2:	2b00      	cmp	r3, #0
 8014ed4:	d001      	beq.n	8014eda <osDelay+0x16>
 8014ed6:	68fb      	ldr	r3, [r7, #12]
 8014ed8:	e000      	b.n	8014edc <osDelay+0x18>
 8014eda:	2301      	movs	r3, #1
 8014edc:	4618      	mov	r0, r3
 8014ede:	f001 f91b 	bl	8016118 <vTaskDelay>
  
  return osOK;
 8014ee2:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8014ee4:	4618      	mov	r0, r3
 8014ee6:	3710      	adds	r7, #16
 8014ee8:	46bd      	mov	sp, r7
 8014eea:	bd80      	pop	{r7, pc}

08014eec <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8014eec:	b590      	push	{r4, r7, lr}
 8014eee:	b085      	sub	sp, #20
 8014ef0:	af02      	add	r7, sp, #8
 8014ef2:	6078      	str	r0, [r7, #4]
 8014ef4:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8014ef6:	687b      	ldr	r3, [r7, #4]
 8014ef8:	689b      	ldr	r3, [r3, #8]
 8014efa:	2b00      	cmp	r3, #0
 8014efc:	d011      	beq.n	8014f22 <osMessageCreate+0x36>
 8014efe:	687b      	ldr	r3, [r7, #4]
 8014f00:	68db      	ldr	r3, [r3, #12]
 8014f02:	2b00      	cmp	r3, #0
 8014f04:	d00d      	beq.n	8014f22 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8014f06:	687b      	ldr	r3, [r7, #4]
 8014f08:	6818      	ldr	r0, [r3, #0]
 8014f0a:	687b      	ldr	r3, [r7, #4]
 8014f0c:	6859      	ldr	r1, [r3, #4]
 8014f0e:	687b      	ldr	r3, [r7, #4]
 8014f10:	689a      	ldr	r2, [r3, #8]
 8014f12:	687b      	ldr	r3, [r7, #4]
 8014f14:	68db      	ldr	r3, [r3, #12]
 8014f16:	2400      	movs	r4, #0
 8014f18:	9400      	str	r4, [sp, #0]
 8014f1a:	f000 f9f9 	bl	8015310 <xQueueGenericCreateStatic>
 8014f1e:	4603      	mov	r3, r0
 8014f20:	e008      	b.n	8014f34 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8014f22:	687b      	ldr	r3, [r7, #4]
 8014f24:	6818      	ldr	r0, [r3, #0]
 8014f26:	687b      	ldr	r3, [r7, #4]
 8014f28:	685b      	ldr	r3, [r3, #4]
 8014f2a:	2200      	movs	r2, #0
 8014f2c:	4619      	mov	r1, r3
 8014f2e:	f000 fa76 	bl	801541e <xQueueGenericCreate>
 8014f32:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8014f34:	4618      	mov	r0, r3
 8014f36:	370c      	adds	r7, #12
 8014f38:	46bd      	mov	sp, r7
 8014f3a:	bd90      	pop	{r4, r7, pc}

08014f3c <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8014f3c:	b580      	push	{r7, lr}
 8014f3e:	b086      	sub	sp, #24
 8014f40:	af00      	add	r7, sp, #0
 8014f42:	60f8      	str	r0, [r7, #12]
 8014f44:	60b9      	str	r1, [r7, #8]
 8014f46:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8014f48:	2300      	movs	r3, #0
 8014f4a:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8014f4c:	687b      	ldr	r3, [r7, #4]
 8014f4e:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8014f50:	697b      	ldr	r3, [r7, #20]
 8014f52:	2b00      	cmp	r3, #0
 8014f54:	d101      	bne.n	8014f5a <osMessagePut+0x1e>
    ticks = 1;
 8014f56:	2301      	movs	r3, #1
 8014f58:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8014f5a:	f7ff ff32 	bl	8014dc2 <inHandlerMode>
 8014f5e:	4603      	mov	r3, r0
 8014f60:	2b00      	cmp	r3, #0
 8014f62:	d018      	beq.n	8014f96 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8014f64:	f107 0210 	add.w	r2, r7, #16
 8014f68:	f107 0108 	add.w	r1, r7, #8
 8014f6c:	2300      	movs	r3, #0
 8014f6e:	68f8      	ldr	r0, [r7, #12]
 8014f70:	f000 fbc2 	bl	80156f8 <xQueueGenericSendFromISR>
 8014f74:	4603      	mov	r3, r0
 8014f76:	2b01      	cmp	r3, #1
 8014f78:	d001      	beq.n	8014f7e <osMessagePut+0x42>
      return osErrorOS;
 8014f7a:	23ff      	movs	r3, #255	@ 0xff
 8014f7c:	e018      	b.n	8014fb0 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8014f7e:	693b      	ldr	r3, [r7, #16]
 8014f80:	2b00      	cmp	r3, #0
 8014f82:	d014      	beq.n	8014fae <osMessagePut+0x72>
 8014f84:	4b0c      	ldr	r3, [pc, #48]	@ (8014fb8 <osMessagePut+0x7c>)
 8014f86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014f8a:	601a      	str	r2, [r3, #0]
 8014f8c:	f3bf 8f4f 	dsb	sy
 8014f90:	f3bf 8f6f 	isb	sy
 8014f94:	e00b      	b.n	8014fae <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8014f96:	f107 0108 	add.w	r1, r7, #8
 8014f9a:	2300      	movs	r3, #0
 8014f9c:	697a      	ldr	r2, [r7, #20]
 8014f9e:	68f8      	ldr	r0, [r7, #12]
 8014fa0:	f000 faa0 	bl	80154e4 <xQueueGenericSend>
 8014fa4:	4603      	mov	r3, r0
 8014fa6:	2b01      	cmp	r3, #1
 8014fa8:	d001      	beq.n	8014fae <osMessagePut+0x72>
      return osErrorOS;
 8014faa:	23ff      	movs	r3, #255	@ 0xff
 8014fac:	e000      	b.n	8014fb0 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8014fae:	2300      	movs	r3, #0
}
 8014fb0:	4618      	mov	r0, r3
 8014fb2:	3718      	adds	r7, #24
 8014fb4:	46bd      	mov	sp, r7
 8014fb6:	bd80      	pop	{r7, pc}
 8014fb8:	e000ed04 	.word	0xe000ed04

08014fbc <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8014fbc:	b590      	push	{r4, r7, lr}
 8014fbe:	b08b      	sub	sp, #44	@ 0x2c
 8014fc0:	af00      	add	r7, sp, #0
 8014fc2:	60f8      	str	r0, [r7, #12]
 8014fc4:	60b9      	str	r1, [r7, #8]
 8014fc6:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8014fc8:	68bb      	ldr	r3, [r7, #8]
 8014fca:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8014fcc:	2300      	movs	r3, #0
 8014fce:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8014fd0:	68bb      	ldr	r3, [r7, #8]
 8014fd2:	2b00      	cmp	r3, #0
 8014fd4:	d10a      	bne.n	8014fec <osMessageGet+0x30>
    event.status = osErrorParameter;
 8014fd6:	2380      	movs	r3, #128	@ 0x80
 8014fd8:	617b      	str	r3, [r7, #20]
    return event;
 8014fda:	68fb      	ldr	r3, [r7, #12]
 8014fdc:	461c      	mov	r4, r3
 8014fde:	f107 0314 	add.w	r3, r7, #20
 8014fe2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8014fe6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8014fea:	e054      	b.n	8015096 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8014fec:	2300      	movs	r3, #0
 8014fee:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8014ff0:	2300      	movs	r3, #0
 8014ff2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8014ff4:	687b      	ldr	r3, [r7, #4]
 8014ff6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8014ffa:	d103      	bne.n	8015004 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8014ffc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8015000:	627b      	str	r3, [r7, #36]	@ 0x24
 8015002:	e009      	b.n	8015018 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8015004:	687b      	ldr	r3, [r7, #4]
 8015006:	2b00      	cmp	r3, #0
 8015008:	d006      	beq.n	8015018 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 801500a:	687b      	ldr	r3, [r7, #4]
 801500c:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 801500e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015010:	2b00      	cmp	r3, #0
 8015012:	d101      	bne.n	8015018 <osMessageGet+0x5c>
      ticks = 1;
 8015014:	2301      	movs	r3, #1
 8015016:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8015018:	f7ff fed3 	bl	8014dc2 <inHandlerMode>
 801501c:	4603      	mov	r3, r0
 801501e:	2b00      	cmp	r3, #0
 8015020:	d01c      	beq.n	801505c <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8015022:	f107 0220 	add.w	r2, r7, #32
 8015026:	f107 0314 	add.w	r3, r7, #20
 801502a:	3304      	adds	r3, #4
 801502c:	4619      	mov	r1, r3
 801502e:	68b8      	ldr	r0, [r7, #8]
 8015030:	f000 fcee 	bl	8015a10 <xQueueReceiveFromISR>
 8015034:	4603      	mov	r3, r0
 8015036:	2b01      	cmp	r3, #1
 8015038:	d102      	bne.n	8015040 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 801503a:	2310      	movs	r3, #16
 801503c:	617b      	str	r3, [r7, #20]
 801503e:	e001      	b.n	8015044 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8015040:	2300      	movs	r3, #0
 8015042:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8015044:	6a3b      	ldr	r3, [r7, #32]
 8015046:	2b00      	cmp	r3, #0
 8015048:	d01d      	beq.n	8015086 <osMessageGet+0xca>
 801504a:	4b15      	ldr	r3, [pc, #84]	@ (80150a0 <osMessageGet+0xe4>)
 801504c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015050:	601a      	str	r2, [r3, #0]
 8015052:	f3bf 8f4f 	dsb	sy
 8015056:	f3bf 8f6f 	isb	sy
 801505a:	e014      	b.n	8015086 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 801505c:	f107 0314 	add.w	r3, r7, #20
 8015060:	3304      	adds	r3, #4
 8015062:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015064:	4619      	mov	r1, r3
 8015066:	68b8      	ldr	r0, [r7, #8]
 8015068:	f000 fbea 	bl	8015840 <xQueueReceive>
 801506c:	4603      	mov	r3, r0
 801506e:	2b01      	cmp	r3, #1
 8015070:	d102      	bne.n	8015078 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8015072:	2310      	movs	r3, #16
 8015074:	617b      	str	r3, [r7, #20]
 8015076:	e006      	b.n	8015086 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8015078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801507a:	2b00      	cmp	r3, #0
 801507c:	d101      	bne.n	8015082 <osMessageGet+0xc6>
 801507e:	2300      	movs	r3, #0
 8015080:	e000      	b.n	8015084 <osMessageGet+0xc8>
 8015082:	2340      	movs	r3, #64	@ 0x40
 8015084:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8015086:	68fb      	ldr	r3, [r7, #12]
 8015088:	461c      	mov	r4, r3
 801508a:	f107 0314 	add.w	r3, r7, #20
 801508e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8015092:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8015096:	68f8      	ldr	r0, [r7, #12]
 8015098:	372c      	adds	r7, #44	@ 0x2c
 801509a:	46bd      	mov	sp, r7
 801509c:	bd90      	pop	{r4, r7, pc}
 801509e:	bf00      	nop
 80150a0:	e000ed04 	.word	0xe000ed04

080150a4 <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 80150a4:	b580      	push	{r7, lr}
 80150a6:	b082      	sub	sp, #8
 80150a8:	af00      	add	r7, sp, #0
 80150aa:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 80150ac:	f7ff fe89 	bl	8014dc2 <inHandlerMode>
 80150b0:	4603      	mov	r3, r0
 80150b2:	2b00      	cmp	r3, #0
 80150b4:	d004      	beq.n	80150c0 <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 80150b6:	6878      	ldr	r0, [r7, #4]
 80150b8:	f000 fd53 	bl	8015b62 <uxQueueMessagesWaitingFromISR>
 80150bc:	4603      	mov	r3, r0
 80150be:	e003      	b.n	80150c8 <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 80150c0:	6878      	ldr	r0, [r7, #4]
 80150c2:	f000 fd2d 	bl	8015b20 <uxQueueMessagesWaiting>
 80150c6:	4603      	mov	r3, r0
  }
}
 80150c8:	4618      	mov	r0, r3
 80150ca:	3708      	adds	r7, #8
 80150cc:	46bd      	mov	sp, r7
 80150ce:	bd80      	pop	{r7, pc}

080150d0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80150d0:	b480      	push	{r7}
 80150d2:	b083      	sub	sp, #12
 80150d4:	af00      	add	r7, sp, #0
 80150d6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80150d8:	687b      	ldr	r3, [r7, #4]
 80150da:	f103 0208 	add.w	r2, r3, #8
 80150de:	687b      	ldr	r3, [r7, #4]
 80150e0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80150e2:	687b      	ldr	r3, [r7, #4]
 80150e4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80150e8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80150ea:	687b      	ldr	r3, [r7, #4]
 80150ec:	f103 0208 	add.w	r2, r3, #8
 80150f0:	687b      	ldr	r3, [r7, #4]
 80150f2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80150f4:	687b      	ldr	r3, [r7, #4]
 80150f6:	f103 0208 	add.w	r2, r3, #8
 80150fa:	687b      	ldr	r3, [r7, #4]
 80150fc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80150fe:	687b      	ldr	r3, [r7, #4]
 8015100:	2200      	movs	r2, #0
 8015102:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8015104:	bf00      	nop
 8015106:	370c      	adds	r7, #12
 8015108:	46bd      	mov	sp, r7
 801510a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801510e:	4770      	bx	lr

08015110 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8015110:	b480      	push	{r7}
 8015112:	b083      	sub	sp, #12
 8015114:	af00      	add	r7, sp, #0
 8015116:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8015118:	687b      	ldr	r3, [r7, #4]
 801511a:	2200      	movs	r2, #0
 801511c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 801511e:	bf00      	nop
 8015120:	370c      	adds	r7, #12
 8015122:	46bd      	mov	sp, r7
 8015124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015128:	4770      	bx	lr

0801512a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801512a:	b480      	push	{r7}
 801512c:	b085      	sub	sp, #20
 801512e:	af00      	add	r7, sp, #0
 8015130:	6078      	str	r0, [r7, #4]
 8015132:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8015134:	687b      	ldr	r3, [r7, #4]
 8015136:	685b      	ldr	r3, [r3, #4]
 8015138:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 801513a:	683b      	ldr	r3, [r7, #0]
 801513c:	68fa      	ldr	r2, [r7, #12]
 801513e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8015140:	68fb      	ldr	r3, [r7, #12]
 8015142:	689a      	ldr	r2, [r3, #8]
 8015144:	683b      	ldr	r3, [r7, #0]
 8015146:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8015148:	68fb      	ldr	r3, [r7, #12]
 801514a:	689b      	ldr	r3, [r3, #8]
 801514c:	683a      	ldr	r2, [r7, #0]
 801514e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8015150:	68fb      	ldr	r3, [r7, #12]
 8015152:	683a      	ldr	r2, [r7, #0]
 8015154:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8015156:	683b      	ldr	r3, [r7, #0]
 8015158:	687a      	ldr	r2, [r7, #4]
 801515a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801515c:	687b      	ldr	r3, [r7, #4]
 801515e:	681b      	ldr	r3, [r3, #0]
 8015160:	1c5a      	adds	r2, r3, #1
 8015162:	687b      	ldr	r3, [r7, #4]
 8015164:	601a      	str	r2, [r3, #0]
}
 8015166:	bf00      	nop
 8015168:	3714      	adds	r7, #20
 801516a:	46bd      	mov	sp, r7
 801516c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015170:	4770      	bx	lr

08015172 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8015172:	b480      	push	{r7}
 8015174:	b085      	sub	sp, #20
 8015176:	af00      	add	r7, sp, #0
 8015178:	6078      	str	r0, [r7, #4]
 801517a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 801517c:	683b      	ldr	r3, [r7, #0]
 801517e:	681b      	ldr	r3, [r3, #0]
 8015180:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8015182:	68bb      	ldr	r3, [r7, #8]
 8015184:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015188:	d103      	bne.n	8015192 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 801518a:	687b      	ldr	r3, [r7, #4]
 801518c:	691b      	ldr	r3, [r3, #16]
 801518e:	60fb      	str	r3, [r7, #12]
 8015190:	e00c      	b.n	80151ac <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8015192:	687b      	ldr	r3, [r7, #4]
 8015194:	3308      	adds	r3, #8
 8015196:	60fb      	str	r3, [r7, #12]
 8015198:	e002      	b.n	80151a0 <vListInsert+0x2e>
 801519a:	68fb      	ldr	r3, [r7, #12]
 801519c:	685b      	ldr	r3, [r3, #4]
 801519e:	60fb      	str	r3, [r7, #12]
 80151a0:	68fb      	ldr	r3, [r7, #12]
 80151a2:	685b      	ldr	r3, [r3, #4]
 80151a4:	681b      	ldr	r3, [r3, #0]
 80151a6:	68ba      	ldr	r2, [r7, #8]
 80151a8:	429a      	cmp	r2, r3
 80151aa:	d2f6      	bcs.n	801519a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80151ac:	68fb      	ldr	r3, [r7, #12]
 80151ae:	685a      	ldr	r2, [r3, #4]
 80151b0:	683b      	ldr	r3, [r7, #0]
 80151b2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80151b4:	683b      	ldr	r3, [r7, #0]
 80151b6:	685b      	ldr	r3, [r3, #4]
 80151b8:	683a      	ldr	r2, [r7, #0]
 80151ba:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80151bc:	683b      	ldr	r3, [r7, #0]
 80151be:	68fa      	ldr	r2, [r7, #12]
 80151c0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80151c2:	68fb      	ldr	r3, [r7, #12]
 80151c4:	683a      	ldr	r2, [r7, #0]
 80151c6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80151c8:	683b      	ldr	r3, [r7, #0]
 80151ca:	687a      	ldr	r2, [r7, #4]
 80151cc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80151ce:	687b      	ldr	r3, [r7, #4]
 80151d0:	681b      	ldr	r3, [r3, #0]
 80151d2:	1c5a      	adds	r2, r3, #1
 80151d4:	687b      	ldr	r3, [r7, #4]
 80151d6:	601a      	str	r2, [r3, #0]
}
 80151d8:	bf00      	nop
 80151da:	3714      	adds	r7, #20
 80151dc:	46bd      	mov	sp, r7
 80151de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80151e2:	4770      	bx	lr

080151e4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80151e4:	b480      	push	{r7}
 80151e6:	b085      	sub	sp, #20
 80151e8:	af00      	add	r7, sp, #0
 80151ea:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80151ec:	687b      	ldr	r3, [r7, #4]
 80151ee:	691b      	ldr	r3, [r3, #16]
 80151f0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80151f2:	687b      	ldr	r3, [r7, #4]
 80151f4:	685b      	ldr	r3, [r3, #4]
 80151f6:	687a      	ldr	r2, [r7, #4]
 80151f8:	6892      	ldr	r2, [r2, #8]
 80151fa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80151fc:	687b      	ldr	r3, [r7, #4]
 80151fe:	689b      	ldr	r3, [r3, #8]
 8015200:	687a      	ldr	r2, [r7, #4]
 8015202:	6852      	ldr	r2, [r2, #4]
 8015204:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8015206:	68fb      	ldr	r3, [r7, #12]
 8015208:	685b      	ldr	r3, [r3, #4]
 801520a:	687a      	ldr	r2, [r7, #4]
 801520c:	429a      	cmp	r2, r3
 801520e:	d103      	bne.n	8015218 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8015210:	687b      	ldr	r3, [r7, #4]
 8015212:	689a      	ldr	r2, [r3, #8]
 8015214:	68fb      	ldr	r3, [r7, #12]
 8015216:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8015218:	687b      	ldr	r3, [r7, #4]
 801521a:	2200      	movs	r2, #0
 801521c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 801521e:	68fb      	ldr	r3, [r7, #12]
 8015220:	681b      	ldr	r3, [r3, #0]
 8015222:	1e5a      	subs	r2, r3, #1
 8015224:	68fb      	ldr	r3, [r7, #12]
 8015226:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8015228:	68fb      	ldr	r3, [r7, #12]
 801522a:	681b      	ldr	r3, [r3, #0]
}
 801522c:	4618      	mov	r0, r3
 801522e:	3714      	adds	r7, #20
 8015230:	46bd      	mov	sp, r7
 8015232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015236:	4770      	bx	lr

08015238 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8015238:	b580      	push	{r7, lr}
 801523a:	b084      	sub	sp, #16
 801523c:	af00      	add	r7, sp, #0
 801523e:	6078      	str	r0, [r7, #4]
 8015240:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8015242:	687b      	ldr	r3, [r7, #4]
 8015244:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8015246:	68fb      	ldr	r3, [r7, #12]
 8015248:	2b00      	cmp	r3, #0
 801524a:	d10d      	bne.n	8015268 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 801524c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015250:	b672      	cpsid	i
 8015252:	f383 8811 	msr	BASEPRI, r3
 8015256:	f3bf 8f6f 	isb	sy
 801525a:	f3bf 8f4f 	dsb	sy
 801525e:	b662      	cpsie	i
 8015260:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8015262:	bf00      	nop
 8015264:	bf00      	nop
 8015266:	e7fd      	b.n	8015264 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8015268:	f001 fe18 	bl	8016e9c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801526c:	68fb      	ldr	r3, [r7, #12]
 801526e:	681a      	ldr	r2, [r3, #0]
 8015270:	68fb      	ldr	r3, [r7, #12]
 8015272:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015274:	68f9      	ldr	r1, [r7, #12]
 8015276:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8015278:	fb01 f303 	mul.w	r3, r1, r3
 801527c:	441a      	add	r2, r3
 801527e:	68fb      	ldr	r3, [r7, #12]
 8015280:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8015282:	68fb      	ldr	r3, [r7, #12]
 8015284:	2200      	movs	r2, #0
 8015286:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8015288:	68fb      	ldr	r3, [r7, #12]
 801528a:	681a      	ldr	r2, [r3, #0]
 801528c:	68fb      	ldr	r3, [r7, #12]
 801528e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8015290:	68fb      	ldr	r3, [r7, #12]
 8015292:	681a      	ldr	r2, [r3, #0]
 8015294:	68fb      	ldr	r3, [r7, #12]
 8015296:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015298:	3b01      	subs	r3, #1
 801529a:	68f9      	ldr	r1, [r7, #12]
 801529c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 801529e:	fb01 f303 	mul.w	r3, r1, r3
 80152a2:	441a      	add	r2, r3
 80152a4:	68fb      	ldr	r3, [r7, #12]
 80152a6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80152a8:	68fb      	ldr	r3, [r7, #12]
 80152aa:	22ff      	movs	r2, #255	@ 0xff
 80152ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80152b0:	68fb      	ldr	r3, [r7, #12]
 80152b2:	22ff      	movs	r2, #255	@ 0xff
 80152b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80152b8:	683b      	ldr	r3, [r7, #0]
 80152ba:	2b00      	cmp	r3, #0
 80152bc:	d114      	bne.n	80152e8 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80152be:	68fb      	ldr	r3, [r7, #12]
 80152c0:	691b      	ldr	r3, [r3, #16]
 80152c2:	2b00      	cmp	r3, #0
 80152c4:	d01a      	beq.n	80152fc <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80152c6:	68fb      	ldr	r3, [r7, #12]
 80152c8:	3310      	adds	r3, #16
 80152ca:	4618      	mov	r0, r3
 80152cc:	f001 f9fa 	bl	80166c4 <xTaskRemoveFromEventList>
 80152d0:	4603      	mov	r3, r0
 80152d2:	2b00      	cmp	r3, #0
 80152d4:	d012      	beq.n	80152fc <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80152d6:	4b0d      	ldr	r3, [pc, #52]	@ (801530c <xQueueGenericReset+0xd4>)
 80152d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80152dc:	601a      	str	r2, [r3, #0]
 80152de:	f3bf 8f4f 	dsb	sy
 80152e2:	f3bf 8f6f 	isb	sy
 80152e6:	e009      	b.n	80152fc <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80152e8:	68fb      	ldr	r3, [r7, #12]
 80152ea:	3310      	adds	r3, #16
 80152ec:	4618      	mov	r0, r3
 80152ee:	f7ff feef 	bl	80150d0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80152f2:	68fb      	ldr	r3, [r7, #12]
 80152f4:	3324      	adds	r3, #36	@ 0x24
 80152f6:	4618      	mov	r0, r3
 80152f8:	f7ff feea 	bl	80150d0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80152fc:	f001 fe04 	bl	8016f08 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8015300:	2301      	movs	r3, #1
}
 8015302:	4618      	mov	r0, r3
 8015304:	3710      	adds	r7, #16
 8015306:	46bd      	mov	sp, r7
 8015308:	bd80      	pop	{r7, pc}
 801530a:	bf00      	nop
 801530c:	e000ed04 	.word	0xe000ed04

08015310 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8015310:	b580      	push	{r7, lr}
 8015312:	b08e      	sub	sp, #56	@ 0x38
 8015314:	af02      	add	r7, sp, #8
 8015316:	60f8      	str	r0, [r7, #12]
 8015318:	60b9      	str	r1, [r7, #8]
 801531a:	607a      	str	r2, [r7, #4]
 801531c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801531e:	68fb      	ldr	r3, [r7, #12]
 8015320:	2b00      	cmp	r3, #0
 8015322:	d10d      	bne.n	8015340 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 8015324:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015328:	b672      	cpsid	i
 801532a:	f383 8811 	msr	BASEPRI, r3
 801532e:	f3bf 8f6f 	isb	sy
 8015332:	f3bf 8f4f 	dsb	sy
 8015336:	b662      	cpsie	i
 8015338:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 801533a:	bf00      	nop
 801533c:	bf00      	nop
 801533e:	e7fd      	b.n	801533c <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8015340:	683b      	ldr	r3, [r7, #0]
 8015342:	2b00      	cmp	r3, #0
 8015344:	d10d      	bne.n	8015362 <xQueueGenericCreateStatic+0x52>
	__asm volatile
 8015346:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801534a:	b672      	cpsid	i
 801534c:	f383 8811 	msr	BASEPRI, r3
 8015350:	f3bf 8f6f 	isb	sy
 8015354:	f3bf 8f4f 	dsb	sy
 8015358:	b662      	cpsie	i
 801535a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801535c:	bf00      	nop
 801535e:	bf00      	nop
 8015360:	e7fd      	b.n	801535e <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8015362:	687b      	ldr	r3, [r7, #4]
 8015364:	2b00      	cmp	r3, #0
 8015366:	d002      	beq.n	801536e <xQueueGenericCreateStatic+0x5e>
 8015368:	68bb      	ldr	r3, [r7, #8]
 801536a:	2b00      	cmp	r3, #0
 801536c:	d001      	beq.n	8015372 <xQueueGenericCreateStatic+0x62>
 801536e:	2301      	movs	r3, #1
 8015370:	e000      	b.n	8015374 <xQueueGenericCreateStatic+0x64>
 8015372:	2300      	movs	r3, #0
 8015374:	2b00      	cmp	r3, #0
 8015376:	d10d      	bne.n	8015394 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 8015378:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801537c:	b672      	cpsid	i
 801537e:	f383 8811 	msr	BASEPRI, r3
 8015382:	f3bf 8f6f 	isb	sy
 8015386:	f3bf 8f4f 	dsb	sy
 801538a:	b662      	cpsie	i
 801538c:	623b      	str	r3, [r7, #32]
}
 801538e:	bf00      	nop
 8015390:	bf00      	nop
 8015392:	e7fd      	b.n	8015390 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8015394:	687b      	ldr	r3, [r7, #4]
 8015396:	2b00      	cmp	r3, #0
 8015398:	d102      	bne.n	80153a0 <xQueueGenericCreateStatic+0x90>
 801539a:	68bb      	ldr	r3, [r7, #8]
 801539c:	2b00      	cmp	r3, #0
 801539e:	d101      	bne.n	80153a4 <xQueueGenericCreateStatic+0x94>
 80153a0:	2301      	movs	r3, #1
 80153a2:	e000      	b.n	80153a6 <xQueueGenericCreateStatic+0x96>
 80153a4:	2300      	movs	r3, #0
 80153a6:	2b00      	cmp	r3, #0
 80153a8:	d10d      	bne.n	80153c6 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 80153aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80153ae:	b672      	cpsid	i
 80153b0:	f383 8811 	msr	BASEPRI, r3
 80153b4:	f3bf 8f6f 	isb	sy
 80153b8:	f3bf 8f4f 	dsb	sy
 80153bc:	b662      	cpsie	i
 80153be:	61fb      	str	r3, [r7, #28]
}
 80153c0:	bf00      	nop
 80153c2:	bf00      	nop
 80153c4:	e7fd      	b.n	80153c2 <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80153c6:	2348      	movs	r3, #72	@ 0x48
 80153c8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80153ca:	697b      	ldr	r3, [r7, #20]
 80153cc:	2b48      	cmp	r3, #72	@ 0x48
 80153ce:	d00d      	beq.n	80153ec <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 80153d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80153d4:	b672      	cpsid	i
 80153d6:	f383 8811 	msr	BASEPRI, r3
 80153da:	f3bf 8f6f 	isb	sy
 80153de:	f3bf 8f4f 	dsb	sy
 80153e2:	b662      	cpsie	i
 80153e4:	61bb      	str	r3, [r7, #24]
}
 80153e6:	bf00      	nop
 80153e8:	bf00      	nop
 80153ea:	e7fd      	b.n	80153e8 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80153ec:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80153ee:	683b      	ldr	r3, [r7, #0]
 80153f0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80153f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80153f4:	2b00      	cmp	r3, #0
 80153f6:	d00d      	beq.n	8015414 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80153f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80153fa:	2201      	movs	r2, #1
 80153fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8015400:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8015404:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015406:	9300      	str	r3, [sp, #0]
 8015408:	4613      	mov	r3, r2
 801540a:	687a      	ldr	r2, [r7, #4]
 801540c:	68b9      	ldr	r1, [r7, #8]
 801540e:	68f8      	ldr	r0, [r7, #12]
 8015410:	f000 f848 	bl	80154a4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8015414:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8015416:	4618      	mov	r0, r3
 8015418:	3730      	adds	r7, #48	@ 0x30
 801541a:	46bd      	mov	sp, r7
 801541c:	bd80      	pop	{r7, pc}

0801541e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 801541e:	b580      	push	{r7, lr}
 8015420:	b08a      	sub	sp, #40	@ 0x28
 8015422:	af02      	add	r7, sp, #8
 8015424:	60f8      	str	r0, [r7, #12]
 8015426:	60b9      	str	r1, [r7, #8]
 8015428:	4613      	mov	r3, r2
 801542a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801542c:	68fb      	ldr	r3, [r7, #12]
 801542e:	2b00      	cmp	r3, #0
 8015430:	d10d      	bne.n	801544e <xQueueGenericCreate+0x30>
	__asm volatile
 8015432:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015436:	b672      	cpsid	i
 8015438:	f383 8811 	msr	BASEPRI, r3
 801543c:	f3bf 8f6f 	isb	sy
 8015440:	f3bf 8f4f 	dsb	sy
 8015444:	b662      	cpsie	i
 8015446:	613b      	str	r3, [r7, #16]
}
 8015448:	bf00      	nop
 801544a:	bf00      	nop
 801544c:	e7fd      	b.n	801544a <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 801544e:	68bb      	ldr	r3, [r7, #8]
 8015450:	2b00      	cmp	r3, #0
 8015452:	d102      	bne.n	801545a <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8015454:	2300      	movs	r3, #0
 8015456:	61fb      	str	r3, [r7, #28]
 8015458:	e004      	b.n	8015464 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801545a:	68fb      	ldr	r3, [r7, #12]
 801545c:	68ba      	ldr	r2, [r7, #8]
 801545e:	fb02 f303 	mul.w	r3, r2, r3
 8015462:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8015464:	69fb      	ldr	r3, [r7, #28]
 8015466:	3348      	adds	r3, #72	@ 0x48
 8015468:	4618      	mov	r0, r3
 801546a:	f001 fe45 	bl	80170f8 <pvPortMalloc>
 801546e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8015470:	69bb      	ldr	r3, [r7, #24]
 8015472:	2b00      	cmp	r3, #0
 8015474:	d011      	beq.n	801549a <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8015476:	69bb      	ldr	r3, [r7, #24]
 8015478:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801547a:	697b      	ldr	r3, [r7, #20]
 801547c:	3348      	adds	r3, #72	@ 0x48
 801547e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8015480:	69bb      	ldr	r3, [r7, #24]
 8015482:	2200      	movs	r2, #0
 8015484:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8015488:	79fa      	ldrb	r2, [r7, #7]
 801548a:	69bb      	ldr	r3, [r7, #24]
 801548c:	9300      	str	r3, [sp, #0]
 801548e:	4613      	mov	r3, r2
 8015490:	697a      	ldr	r2, [r7, #20]
 8015492:	68b9      	ldr	r1, [r7, #8]
 8015494:	68f8      	ldr	r0, [r7, #12]
 8015496:	f000 f805 	bl	80154a4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 801549a:	69bb      	ldr	r3, [r7, #24]
	}
 801549c:	4618      	mov	r0, r3
 801549e:	3720      	adds	r7, #32
 80154a0:	46bd      	mov	sp, r7
 80154a2:	bd80      	pop	{r7, pc}

080154a4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80154a4:	b580      	push	{r7, lr}
 80154a6:	b084      	sub	sp, #16
 80154a8:	af00      	add	r7, sp, #0
 80154aa:	60f8      	str	r0, [r7, #12]
 80154ac:	60b9      	str	r1, [r7, #8]
 80154ae:	607a      	str	r2, [r7, #4]
 80154b0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80154b2:	68bb      	ldr	r3, [r7, #8]
 80154b4:	2b00      	cmp	r3, #0
 80154b6:	d103      	bne.n	80154c0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80154b8:	69bb      	ldr	r3, [r7, #24]
 80154ba:	69ba      	ldr	r2, [r7, #24]
 80154bc:	601a      	str	r2, [r3, #0]
 80154be:	e002      	b.n	80154c6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80154c0:	69bb      	ldr	r3, [r7, #24]
 80154c2:	687a      	ldr	r2, [r7, #4]
 80154c4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80154c6:	69bb      	ldr	r3, [r7, #24]
 80154c8:	68fa      	ldr	r2, [r7, #12]
 80154ca:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80154cc:	69bb      	ldr	r3, [r7, #24]
 80154ce:	68ba      	ldr	r2, [r7, #8]
 80154d0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80154d2:	2101      	movs	r1, #1
 80154d4:	69b8      	ldr	r0, [r7, #24]
 80154d6:	f7ff feaf 	bl	8015238 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80154da:	bf00      	nop
 80154dc:	3710      	adds	r7, #16
 80154de:	46bd      	mov	sp, r7
 80154e0:	bd80      	pop	{r7, pc}
	...

080154e4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80154e4:	b580      	push	{r7, lr}
 80154e6:	b08e      	sub	sp, #56	@ 0x38
 80154e8:	af00      	add	r7, sp, #0
 80154ea:	60f8      	str	r0, [r7, #12]
 80154ec:	60b9      	str	r1, [r7, #8]
 80154ee:	607a      	str	r2, [r7, #4]
 80154f0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80154f2:	2300      	movs	r3, #0
 80154f4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80154f6:	68fb      	ldr	r3, [r7, #12]
 80154f8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80154fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80154fc:	2b00      	cmp	r3, #0
 80154fe:	d10d      	bne.n	801551c <xQueueGenericSend+0x38>
	__asm volatile
 8015500:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015504:	b672      	cpsid	i
 8015506:	f383 8811 	msr	BASEPRI, r3
 801550a:	f3bf 8f6f 	isb	sy
 801550e:	f3bf 8f4f 	dsb	sy
 8015512:	b662      	cpsie	i
 8015514:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8015516:	bf00      	nop
 8015518:	bf00      	nop
 801551a:	e7fd      	b.n	8015518 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801551c:	68bb      	ldr	r3, [r7, #8]
 801551e:	2b00      	cmp	r3, #0
 8015520:	d103      	bne.n	801552a <xQueueGenericSend+0x46>
 8015522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015524:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015526:	2b00      	cmp	r3, #0
 8015528:	d101      	bne.n	801552e <xQueueGenericSend+0x4a>
 801552a:	2301      	movs	r3, #1
 801552c:	e000      	b.n	8015530 <xQueueGenericSend+0x4c>
 801552e:	2300      	movs	r3, #0
 8015530:	2b00      	cmp	r3, #0
 8015532:	d10d      	bne.n	8015550 <xQueueGenericSend+0x6c>
	__asm volatile
 8015534:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015538:	b672      	cpsid	i
 801553a:	f383 8811 	msr	BASEPRI, r3
 801553e:	f3bf 8f6f 	isb	sy
 8015542:	f3bf 8f4f 	dsb	sy
 8015546:	b662      	cpsie	i
 8015548:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801554a:	bf00      	nop
 801554c:	bf00      	nop
 801554e:	e7fd      	b.n	801554c <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8015550:	683b      	ldr	r3, [r7, #0]
 8015552:	2b02      	cmp	r3, #2
 8015554:	d103      	bne.n	801555e <xQueueGenericSend+0x7a>
 8015556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015558:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801555a:	2b01      	cmp	r3, #1
 801555c:	d101      	bne.n	8015562 <xQueueGenericSend+0x7e>
 801555e:	2301      	movs	r3, #1
 8015560:	e000      	b.n	8015564 <xQueueGenericSend+0x80>
 8015562:	2300      	movs	r3, #0
 8015564:	2b00      	cmp	r3, #0
 8015566:	d10d      	bne.n	8015584 <xQueueGenericSend+0xa0>
	__asm volatile
 8015568:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801556c:	b672      	cpsid	i
 801556e:	f383 8811 	msr	BASEPRI, r3
 8015572:	f3bf 8f6f 	isb	sy
 8015576:	f3bf 8f4f 	dsb	sy
 801557a:	b662      	cpsie	i
 801557c:	623b      	str	r3, [r7, #32]
}
 801557e:	bf00      	nop
 8015580:	bf00      	nop
 8015582:	e7fd      	b.n	8015580 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8015584:	f001 fa68 	bl	8016a58 <xTaskGetSchedulerState>
 8015588:	4603      	mov	r3, r0
 801558a:	2b00      	cmp	r3, #0
 801558c:	d102      	bne.n	8015594 <xQueueGenericSend+0xb0>
 801558e:	687b      	ldr	r3, [r7, #4]
 8015590:	2b00      	cmp	r3, #0
 8015592:	d101      	bne.n	8015598 <xQueueGenericSend+0xb4>
 8015594:	2301      	movs	r3, #1
 8015596:	e000      	b.n	801559a <xQueueGenericSend+0xb6>
 8015598:	2300      	movs	r3, #0
 801559a:	2b00      	cmp	r3, #0
 801559c:	d10d      	bne.n	80155ba <xQueueGenericSend+0xd6>
	__asm volatile
 801559e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80155a2:	b672      	cpsid	i
 80155a4:	f383 8811 	msr	BASEPRI, r3
 80155a8:	f3bf 8f6f 	isb	sy
 80155ac:	f3bf 8f4f 	dsb	sy
 80155b0:	b662      	cpsie	i
 80155b2:	61fb      	str	r3, [r7, #28]
}
 80155b4:	bf00      	nop
 80155b6:	bf00      	nop
 80155b8:	e7fd      	b.n	80155b6 <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80155ba:	f001 fc6f 	bl	8016e9c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80155be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80155c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80155c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80155c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80155c6:	429a      	cmp	r2, r3
 80155c8:	d302      	bcc.n	80155d0 <xQueueGenericSend+0xec>
 80155ca:	683b      	ldr	r3, [r7, #0]
 80155cc:	2b02      	cmp	r3, #2
 80155ce:	d129      	bne.n	8015624 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80155d0:	683a      	ldr	r2, [r7, #0]
 80155d2:	68b9      	ldr	r1, [r7, #8]
 80155d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80155d6:	f000 fae5 	bl	8015ba4 <prvCopyDataToQueue>
 80155da:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80155dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80155de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80155e0:	2b00      	cmp	r3, #0
 80155e2:	d010      	beq.n	8015606 <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80155e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80155e6:	3324      	adds	r3, #36	@ 0x24
 80155e8:	4618      	mov	r0, r3
 80155ea:	f001 f86b 	bl	80166c4 <xTaskRemoveFromEventList>
 80155ee:	4603      	mov	r3, r0
 80155f0:	2b00      	cmp	r3, #0
 80155f2:	d013      	beq.n	801561c <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80155f4:	4b3f      	ldr	r3, [pc, #252]	@ (80156f4 <xQueueGenericSend+0x210>)
 80155f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80155fa:	601a      	str	r2, [r3, #0]
 80155fc:	f3bf 8f4f 	dsb	sy
 8015600:	f3bf 8f6f 	isb	sy
 8015604:	e00a      	b.n	801561c <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8015606:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015608:	2b00      	cmp	r3, #0
 801560a:	d007      	beq.n	801561c <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 801560c:	4b39      	ldr	r3, [pc, #228]	@ (80156f4 <xQueueGenericSend+0x210>)
 801560e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015612:	601a      	str	r2, [r3, #0]
 8015614:	f3bf 8f4f 	dsb	sy
 8015618:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 801561c:	f001 fc74 	bl	8016f08 <vPortExitCritical>
				return pdPASS;
 8015620:	2301      	movs	r3, #1
 8015622:	e063      	b.n	80156ec <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8015624:	687b      	ldr	r3, [r7, #4]
 8015626:	2b00      	cmp	r3, #0
 8015628:	d103      	bne.n	8015632 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801562a:	f001 fc6d 	bl	8016f08 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 801562e:	2300      	movs	r3, #0
 8015630:	e05c      	b.n	80156ec <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8015632:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015634:	2b00      	cmp	r3, #0
 8015636:	d106      	bne.n	8015646 <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8015638:	f107 0314 	add.w	r3, r7, #20
 801563c:	4618      	mov	r0, r3
 801563e:	f001 f8a7 	bl	8016790 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8015642:	2301      	movs	r3, #1
 8015644:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8015646:	f001 fc5f 	bl	8016f08 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801564a:	f000 fe03 	bl	8016254 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801564e:	f001 fc25 	bl	8016e9c <vPortEnterCritical>
 8015652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015654:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015658:	b25b      	sxtb	r3, r3
 801565a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801565e:	d103      	bne.n	8015668 <xQueueGenericSend+0x184>
 8015660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015662:	2200      	movs	r2, #0
 8015664:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8015668:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801566a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801566e:	b25b      	sxtb	r3, r3
 8015670:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015674:	d103      	bne.n	801567e <xQueueGenericSend+0x19a>
 8015676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015678:	2200      	movs	r2, #0
 801567a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801567e:	f001 fc43 	bl	8016f08 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8015682:	1d3a      	adds	r2, r7, #4
 8015684:	f107 0314 	add.w	r3, r7, #20
 8015688:	4611      	mov	r1, r2
 801568a:	4618      	mov	r0, r3
 801568c:	f001 f896 	bl	80167bc <xTaskCheckForTimeOut>
 8015690:	4603      	mov	r3, r0
 8015692:	2b00      	cmp	r3, #0
 8015694:	d124      	bne.n	80156e0 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8015696:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015698:	f000 fb7c 	bl	8015d94 <prvIsQueueFull>
 801569c:	4603      	mov	r3, r0
 801569e:	2b00      	cmp	r3, #0
 80156a0:	d018      	beq.n	80156d4 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80156a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80156a4:	3310      	adds	r3, #16
 80156a6:	687a      	ldr	r2, [r7, #4]
 80156a8:	4611      	mov	r1, r2
 80156aa:	4618      	mov	r0, r3
 80156ac:	f000 ffe2 	bl	8016674 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80156b0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80156b2:	f000 fb07 	bl	8015cc4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80156b6:	f000 fddb 	bl	8016270 <xTaskResumeAll>
 80156ba:	4603      	mov	r3, r0
 80156bc:	2b00      	cmp	r3, #0
 80156be:	f47f af7c 	bne.w	80155ba <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 80156c2:	4b0c      	ldr	r3, [pc, #48]	@ (80156f4 <xQueueGenericSend+0x210>)
 80156c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80156c8:	601a      	str	r2, [r3, #0]
 80156ca:	f3bf 8f4f 	dsb	sy
 80156ce:	f3bf 8f6f 	isb	sy
 80156d2:	e772      	b.n	80155ba <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80156d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80156d6:	f000 faf5 	bl	8015cc4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80156da:	f000 fdc9 	bl	8016270 <xTaskResumeAll>
 80156de:	e76c      	b.n	80155ba <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80156e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80156e2:	f000 faef 	bl	8015cc4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80156e6:	f000 fdc3 	bl	8016270 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80156ea:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80156ec:	4618      	mov	r0, r3
 80156ee:	3738      	adds	r7, #56	@ 0x38
 80156f0:	46bd      	mov	sp, r7
 80156f2:	bd80      	pop	{r7, pc}
 80156f4:	e000ed04 	.word	0xe000ed04

080156f8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80156f8:	b580      	push	{r7, lr}
 80156fa:	b08e      	sub	sp, #56	@ 0x38
 80156fc:	af00      	add	r7, sp, #0
 80156fe:	60f8      	str	r0, [r7, #12]
 8015700:	60b9      	str	r1, [r7, #8]
 8015702:	607a      	str	r2, [r7, #4]
 8015704:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8015706:	68fb      	ldr	r3, [r7, #12]
 8015708:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 801570a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801570c:	2b00      	cmp	r3, #0
 801570e:	d10d      	bne.n	801572c <xQueueGenericSendFromISR+0x34>
	__asm volatile
 8015710:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015714:	b672      	cpsid	i
 8015716:	f383 8811 	msr	BASEPRI, r3
 801571a:	f3bf 8f6f 	isb	sy
 801571e:	f3bf 8f4f 	dsb	sy
 8015722:	b662      	cpsie	i
 8015724:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8015726:	bf00      	nop
 8015728:	bf00      	nop
 801572a:	e7fd      	b.n	8015728 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801572c:	68bb      	ldr	r3, [r7, #8]
 801572e:	2b00      	cmp	r3, #0
 8015730:	d103      	bne.n	801573a <xQueueGenericSendFromISR+0x42>
 8015732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015736:	2b00      	cmp	r3, #0
 8015738:	d101      	bne.n	801573e <xQueueGenericSendFromISR+0x46>
 801573a:	2301      	movs	r3, #1
 801573c:	e000      	b.n	8015740 <xQueueGenericSendFromISR+0x48>
 801573e:	2300      	movs	r3, #0
 8015740:	2b00      	cmp	r3, #0
 8015742:	d10d      	bne.n	8015760 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 8015744:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015748:	b672      	cpsid	i
 801574a:	f383 8811 	msr	BASEPRI, r3
 801574e:	f3bf 8f6f 	isb	sy
 8015752:	f3bf 8f4f 	dsb	sy
 8015756:	b662      	cpsie	i
 8015758:	623b      	str	r3, [r7, #32]
}
 801575a:	bf00      	nop
 801575c:	bf00      	nop
 801575e:	e7fd      	b.n	801575c <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8015760:	683b      	ldr	r3, [r7, #0]
 8015762:	2b02      	cmp	r3, #2
 8015764:	d103      	bne.n	801576e <xQueueGenericSendFromISR+0x76>
 8015766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015768:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801576a:	2b01      	cmp	r3, #1
 801576c:	d101      	bne.n	8015772 <xQueueGenericSendFromISR+0x7a>
 801576e:	2301      	movs	r3, #1
 8015770:	e000      	b.n	8015774 <xQueueGenericSendFromISR+0x7c>
 8015772:	2300      	movs	r3, #0
 8015774:	2b00      	cmp	r3, #0
 8015776:	d10d      	bne.n	8015794 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 8015778:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801577c:	b672      	cpsid	i
 801577e:	f383 8811 	msr	BASEPRI, r3
 8015782:	f3bf 8f6f 	isb	sy
 8015786:	f3bf 8f4f 	dsb	sy
 801578a:	b662      	cpsie	i
 801578c:	61fb      	str	r3, [r7, #28]
}
 801578e:	bf00      	nop
 8015790:	bf00      	nop
 8015792:	e7fd      	b.n	8015790 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8015794:	f001 fc6a 	bl	801706c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8015798:	f3ef 8211 	mrs	r2, BASEPRI
 801579c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80157a0:	b672      	cpsid	i
 80157a2:	f383 8811 	msr	BASEPRI, r3
 80157a6:	f3bf 8f6f 	isb	sy
 80157aa:	f3bf 8f4f 	dsb	sy
 80157ae:	b662      	cpsie	i
 80157b0:	61ba      	str	r2, [r7, #24]
 80157b2:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80157b4:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80157b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80157b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80157ba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80157bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80157be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80157c0:	429a      	cmp	r2, r3
 80157c2:	d302      	bcc.n	80157ca <xQueueGenericSendFromISR+0xd2>
 80157c4:	683b      	ldr	r3, [r7, #0]
 80157c6:	2b02      	cmp	r3, #2
 80157c8:	d12c      	bne.n	8015824 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80157ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80157cc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80157d0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80157d4:	683a      	ldr	r2, [r7, #0]
 80157d6:	68b9      	ldr	r1, [r7, #8]
 80157d8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80157da:	f000 f9e3 	bl	8015ba4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80157de:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 80157e2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80157e6:	d112      	bne.n	801580e <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80157e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80157ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80157ec:	2b00      	cmp	r3, #0
 80157ee:	d016      	beq.n	801581e <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80157f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80157f2:	3324      	adds	r3, #36	@ 0x24
 80157f4:	4618      	mov	r0, r3
 80157f6:	f000 ff65 	bl	80166c4 <xTaskRemoveFromEventList>
 80157fa:	4603      	mov	r3, r0
 80157fc:	2b00      	cmp	r3, #0
 80157fe:	d00e      	beq.n	801581e <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8015800:	687b      	ldr	r3, [r7, #4]
 8015802:	2b00      	cmp	r3, #0
 8015804:	d00b      	beq.n	801581e <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8015806:	687b      	ldr	r3, [r7, #4]
 8015808:	2201      	movs	r2, #1
 801580a:	601a      	str	r2, [r3, #0]
 801580c:	e007      	b.n	801581e <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 801580e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8015812:	3301      	adds	r3, #1
 8015814:	b2db      	uxtb	r3, r3
 8015816:	b25a      	sxtb	r2, r3
 8015818:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801581a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 801581e:	2301      	movs	r3, #1
 8015820:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8015822:	e001      	b.n	8015828 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8015824:	2300      	movs	r3, #0
 8015826:	637b      	str	r3, [r7, #52]	@ 0x34
 8015828:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801582a:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 801582c:	693b      	ldr	r3, [r7, #16]
 801582e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8015832:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8015834:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8015836:	4618      	mov	r0, r3
 8015838:	3738      	adds	r7, #56	@ 0x38
 801583a:	46bd      	mov	sp, r7
 801583c:	bd80      	pop	{r7, pc}
	...

08015840 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8015840:	b580      	push	{r7, lr}
 8015842:	b08c      	sub	sp, #48	@ 0x30
 8015844:	af00      	add	r7, sp, #0
 8015846:	60f8      	str	r0, [r7, #12]
 8015848:	60b9      	str	r1, [r7, #8]
 801584a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 801584c:	2300      	movs	r3, #0
 801584e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8015850:	68fb      	ldr	r3, [r7, #12]
 8015852:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8015854:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015856:	2b00      	cmp	r3, #0
 8015858:	d10d      	bne.n	8015876 <xQueueReceive+0x36>
	__asm volatile
 801585a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801585e:	b672      	cpsid	i
 8015860:	f383 8811 	msr	BASEPRI, r3
 8015864:	f3bf 8f6f 	isb	sy
 8015868:	f3bf 8f4f 	dsb	sy
 801586c:	b662      	cpsie	i
 801586e:	623b      	str	r3, [r7, #32]
}
 8015870:	bf00      	nop
 8015872:	bf00      	nop
 8015874:	e7fd      	b.n	8015872 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015876:	68bb      	ldr	r3, [r7, #8]
 8015878:	2b00      	cmp	r3, #0
 801587a:	d103      	bne.n	8015884 <xQueueReceive+0x44>
 801587c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801587e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015880:	2b00      	cmp	r3, #0
 8015882:	d101      	bne.n	8015888 <xQueueReceive+0x48>
 8015884:	2301      	movs	r3, #1
 8015886:	e000      	b.n	801588a <xQueueReceive+0x4a>
 8015888:	2300      	movs	r3, #0
 801588a:	2b00      	cmp	r3, #0
 801588c:	d10d      	bne.n	80158aa <xQueueReceive+0x6a>
	__asm volatile
 801588e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015892:	b672      	cpsid	i
 8015894:	f383 8811 	msr	BASEPRI, r3
 8015898:	f3bf 8f6f 	isb	sy
 801589c:	f3bf 8f4f 	dsb	sy
 80158a0:	b662      	cpsie	i
 80158a2:	61fb      	str	r3, [r7, #28]
}
 80158a4:	bf00      	nop
 80158a6:	bf00      	nop
 80158a8:	e7fd      	b.n	80158a6 <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80158aa:	f001 f8d5 	bl	8016a58 <xTaskGetSchedulerState>
 80158ae:	4603      	mov	r3, r0
 80158b0:	2b00      	cmp	r3, #0
 80158b2:	d102      	bne.n	80158ba <xQueueReceive+0x7a>
 80158b4:	687b      	ldr	r3, [r7, #4]
 80158b6:	2b00      	cmp	r3, #0
 80158b8:	d101      	bne.n	80158be <xQueueReceive+0x7e>
 80158ba:	2301      	movs	r3, #1
 80158bc:	e000      	b.n	80158c0 <xQueueReceive+0x80>
 80158be:	2300      	movs	r3, #0
 80158c0:	2b00      	cmp	r3, #0
 80158c2:	d10d      	bne.n	80158e0 <xQueueReceive+0xa0>
	__asm volatile
 80158c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80158c8:	b672      	cpsid	i
 80158ca:	f383 8811 	msr	BASEPRI, r3
 80158ce:	f3bf 8f6f 	isb	sy
 80158d2:	f3bf 8f4f 	dsb	sy
 80158d6:	b662      	cpsie	i
 80158d8:	61bb      	str	r3, [r7, #24]
}
 80158da:	bf00      	nop
 80158dc:	bf00      	nop
 80158de:	e7fd      	b.n	80158dc <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80158e0:	f001 fadc 	bl	8016e9c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80158e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80158e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80158e8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80158ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80158ec:	2b00      	cmp	r3, #0
 80158ee:	d01f      	beq.n	8015930 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80158f0:	68b9      	ldr	r1, [r7, #8]
 80158f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80158f4:	f000 f9c0 	bl	8015c78 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80158f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80158fa:	1e5a      	subs	r2, r3, #1
 80158fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80158fe:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015900:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015902:	691b      	ldr	r3, [r3, #16]
 8015904:	2b00      	cmp	r3, #0
 8015906:	d00f      	beq.n	8015928 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015908:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801590a:	3310      	adds	r3, #16
 801590c:	4618      	mov	r0, r3
 801590e:	f000 fed9 	bl	80166c4 <xTaskRemoveFromEventList>
 8015912:	4603      	mov	r3, r0
 8015914:	2b00      	cmp	r3, #0
 8015916:	d007      	beq.n	8015928 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8015918:	4b3c      	ldr	r3, [pc, #240]	@ (8015a0c <xQueueReceive+0x1cc>)
 801591a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801591e:	601a      	str	r2, [r3, #0]
 8015920:	f3bf 8f4f 	dsb	sy
 8015924:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8015928:	f001 faee 	bl	8016f08 <vPortExitCritical>
				return pdPASS;
 801592c:	2301      	movs	r3, #1
 801592e:	e069      	b.n	8015a04 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8015930:	687b      	ldr	r3, [r7, #4]
 8015932:	2b00      	cmp	r3, #0
 8015934:	d103      	bne.n	801593e <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8015936:	f001 fae7 	bl	8016f08 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 801593a:	2300      	movs	r3, #0
 801593c:	e062      	b.n	8015a04 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 801593e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015940:	2b00      	cmp	r3, #0
 8015942:	d106      	bne.n	8015952 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8015944:	f107 0310 	add.w	r3, r7, #16
 8015948:	4618      	mov	r0, r3
 801594a:	f000 ff21 	bl	8016790 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801594e:	2301      	movs	r3, #1
 8015950:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8015952:	f001 fad9 	bl	8016f08 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8015956:	f000 fc7d 	bl	8016254 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801595a:	f001 fa9f 	bl	8016e9c <vPortEnterCritical>
 801595e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015960:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015964:	b25b      	sxtb	r3, r3
 8015966:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801596a:	d103      	bne.n	8015974 <xQueueReceive+0x134>
 801596c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801596e:	2200      	movs	r2, #0
 8015970:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8015974:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015976:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801597a:	b25b      	sxtb	r3, r3
 801597c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015980:	d103      	bne.n	801598a <xQueueReceive+0x14a>
 8015982:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015984:	2200      	movs	r2, #0
 8015986:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801598a:	f001 fabd 	bl	8016f08 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801598e:	1d3a      	adds	r2, r7, #4
 8015990:	f107 0310 	add.w	r3, r7, #16
 8015994:	4611      	mov	r1, r2
 8015996:	4618      	mov	r0, r3
 8015998:	f000 ff10 	bl	80167bc <xTaskCheckForTimeOut>
 801599c:	4603      	mov	r3, r0
 801599e:	2b00      	cmp	r3, #0
 80159a0:	d123      	bne.n	80159ea <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80159a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80159a4:	f000 f9e0 	bl	8015d68 <prvIsQueueEmpty>
 80159a8:	4603      	mov	r3, r0
 80159aa:	2b00      	cmp	r3, #0
 80159ac:	d017      	beq.n	80159de <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80159ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80159b0:	3324      	adds	r3, #36	@ 0x24
 80159b2:	687a      	ldr	r2, [r7, #4]
 80159b4:	4611      	mov	r1, r2
 80159b6:	4618      	mov	r0, r3
 80159b8:	f000 fe5c 	bl	8016674 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80159bc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80159be:	f000 f981 	bl	8015cc4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80159c2:	f000 fc55 	bl	8016270 <xTaskResumeAll>
 80159c6:	4603      	mov	r3, r0
 80159c8:	2b00      	cmp	r3, #0
 80159ca:	d189      	bne.n	80158e0 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 80159cc:	4b0f      	ldr	r3, [pc, #60]	@ (8015a0c <xQueueReceive+0x1cc>)
 80159ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80159d2:	601a      	str	r2, [r3, #0]
 80159d4:	f3bf 8f4f 	dsb	sy
 80159d8:	f3bf 8f6f 	isb	sy
 80159dc:	e780      	b.n	80158e0 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80159de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80159e0:	f000 f970 	bl	8015cc4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80159e4:	f000 fc44 	bl	8016270 <xTaskResumeAll>
 80159e8:	e77a      	b.n	80158e0 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80159ea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80159ec:	f000 f96a 	bl	8015cc4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80159f0:	f000 fc3e 	bl	8016270 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80159f4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80159f6:	f000 f9b7 	bl	8015d68 <prvIsQueueEmpty>
 80159fa:	4603      	mov	r3, r0
 80159fc:	2b00      	cmp	r3, #0
 80159fe:	f43f af6f 	beq.w	80158e0 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8015a02:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8015a04:	4618      	mov	r0, r3
 8015a06:	3730      	adds	r7, #48	@ 0x30
 8015a08:	46bd      	mov	sp, r7
 8015a0a:	bd80      	pop	{r7, pc}
 8015a0c:	e000ed04 	.word	0xe000ed04

08015a10 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8015a10:	b580      	push	{r7, lr}
 8015a12:	b08e      	sub	sp, #56	@ 0x38
 8015a14:	af00      	add	r7, sp, #0
 8015a16:	60f8      	str	r0, [r7, #12]
 8015a18:	60b9      	str	r1, [r7, #8]
 8015a1a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8015a1c:	68fb      	ldr	r3, [r7, #12]
 8015a1e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8015a20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015a22:	2b00      	cmp	r3, #0
 8015a24:	d10d      	bne.n	8015a42 <xQueueReceiveFromISR+0x32>
	__asm volatile
 8015a26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015a2a:	b672      	cpsid	i
 8015a2c:	f383 8811 	msr	BASEPRI, r3
 8015a30:	f3bf 8f6f 	isb	sy
 8015a34:	f3bf 8f4f 	dsb	sy
 8015a38:	b662      	cpsie	i
 8015a3a:	623b      	str	r3, [r7, #32]
}
 8015a3c:	bf00      	nop
 8015a3e:	bf00      	nop
 8015a40:	e7fd      	b.n	8015a3e <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015a42:	68bb      	ldr	r3, [r7, #8]
 8015a44:	2b00      	cmp	r3, #0
 8015a46:	d103      	bne.n	8015a50 <xQueueReceiveFromISR+0x40>
 8015a48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015a4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015a4c:	2b00      	cmp	r3, #0
 8015a4e:	d101      	bne.n	8015a54 <xQueueReceiveFromISR+0x44>
 8015a50:	2301      	movs	r3, #1
 8015a52:	e000      	b.n	8015a56 <xQueueReceiveFromISR+0x46>
 8015a54:	2300      	movs	r3, #0
 8015a56:	2b00      	cmp	r3, #0
 8015a58:	d10d      	bne.n	8015a76 <xQueueReceiveFromISR+0x66>
	__asm volatile
 8015a5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015a5e:	b672      	cpsid	i
 8015a60:	f383 8811 	msr	BASEPRI, r3
 8015a64:	f3bf 8f6f 	isb	sy
 8015a68:	f3bf 8f4f 	dsb	sy
 8015a6c:	b662      	cpsie	i
 8015a6e:	61fb      	str	r3, [r7, #28]
}
 8015a70:	bf00      	nop
 8015a72:	bf00      	nop
 8015a74:	e7fd      	b.n	8015a72 <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8015a76:	f001 faf9 	bl	801706c <vPortValidateInterruptPriority>
	__asm volatile
 8015a7a:	f3ef 8211 	mrs	r2, BASEPRI
 8015a7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015a82:	b672      	cpsid	i
 8015a84:	f383 8811 	msr	BASEPRI, r3
 8015a88:	f3bf 8f6f 	isb	sy
 8015a8c:	f3bf 8f4f 	dsb	sy
 8015a90:	b662      	cpsie	i
 8015a92:	61ba      	str	r2, [r7, #24]
 8015a94:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8015a96:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8015a98:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015a9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015a9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015a9e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8015aa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015aa2:	2b00      	cmp	r3, #0
 8015aa4:	d02f      	beq.n	8015b06 <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8015aa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015aa8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015aac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8015ab0:	68b9      	ldr	r1, [r7, #8]
 8015ab2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015ab4:	f000 f8e0 	bl	8015c78 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8015ab8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015aba:	1e5a      	subs	r2, r3, #1
 8015abc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015abe:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8015ac0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8015ac4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015ac8:	d112      	bne.n	8015af0 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015aca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015acc:	691b      	ldr	r3, [r3, #16]
 8015ace:	2b00      	cmp	r3, #0
 8015ad0:	d016      	beq.n	8015b00 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015ad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015ad4:	3310      	adds	r3, #16
 8015ad6:	4618      	mov	r0, r3
 8015ad8:	f000 fdf4 	bl	80166c4 <xTaskRemoveFromEventList>
 8015adc:	4603      	mov	r3, r0
 8015ade:	2b00      	cmp	r3, #0
 8015ae0:	d00e      	beq.n	8015b00 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8015ae2:	687b      	ldr	r3, [r7, #4]
 8015ae4:	2b00      	cmp	r3, #0
 8015ae6:	d00b      	beq.n	8015b00 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8015ae8:	687b      	ldr	r3, [r7, #4]
 8015aea:	2201      	movs	r2, #1
 8015aec:	601a      	str	r2, [r3, #0]
 8015aee:	e007      	b.n	8015b00 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8015af0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015af4:	3301      	adds	r3, #1
 8015af6:	b2db      	uxtb	r3, r3
 8015af8:	b25a      	sxtb	r2, r3
 8015afa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015afc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8015b00:	2301      	movs	r3, #1
 8015b02:	637b      	str	r3, [r7, #52]	@ 0x34
 8015b04:	e001      	b.n	8015b0a <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 8015b06:	2300      	movs	r3, #0
 8015b08:	637b      	str	r3, [r7, #52]	@ 0x34
 8015b0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015b0c:	613b      	str	r3, [r7, #16]
	__asm volatile
 8015b0e:	693b      	ldr	r3, [r7, #16]
 8015b10:	f383 8811 	msr	BASEPRI, r3
}
 8015b14:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8015b16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8015b18:	4618      	mov	r0, r3
 8015b1a:	3738      	adds	r7, #56	@ 0x38
 8015b1c:	46bd      	mov	sp, r7
 8015b1e:	bd80      	pop	{r7, pc}

08015b20 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8015b20:	b580      	push	{r7, lr}
 8015b22:	b084      	sub	sp, #16
 8015b24:	af00      	add	r7, sp, #0
 8015b26:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8015b28:	687b      	ldr	r3, [r7, #4]
 8015b2a:	2b00      	cmp	r3, #0
 8015b2c:	d10d      	bne.n	8015b4a <uxQueueMessagesWaiting+0x2a>
	__asm volatile
 8015b2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015b32:	b672      	cpsid	i
 8015b34:	f383 8811 	msr	BASEPRI, r3
 8015b38:	f3bf 8f6f 	isb	sy
 8015b3c:	f3bf 8f4f 	dsb	sy
 8015b40:	b662      	cpsie	i
 8015b42:	60bb      	str	r3, [r7, #8]
}
 8015b44:	bf00      	nop
 8015b46:	bf00      	nop
 8015b48:	e7fd      	b.n	8015b46 <uxQueueMessagesWaiting+0x26>

	taskENTER_CRITICAL();
 8015b4a:	f001 f9a7 	bl	8016e9c <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8015b4e:	687b      	ldr	r3, [r7, #4]
 8015b50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015b52:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8015b54:	f001 f9d8 	bl	8016f08 <vPortExitCritical>

	return uxReturn;
 8015b58:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8015b5a:	4618      	mov	r0, r3
 8015b5c:	3710      	adds	r7, #16
 8015b5e:	46bd      	mov	sp, r7
 8015b60:	bd80      	pop	{r7, pc}

08015b62 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8015b62:	b480      	push	{r7}
 8015b64:	b087      	sub	sp, #28
 8015b66:	af00      	add	r7, sp, #0
 8015b68:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8015b6a:	687b      	ldr	r3, [r7, #4]
 8015b6c:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8015b6e:	697b      	ldr	r3, [r7, #20]
 8015b70:	2b00      	cmp	r3, #0
 8015b72:	d10d      	bne.n	8015b90 <uxQueueMessagesWaitingFromISR+0x2e>
	__asm volatile
 8015b74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015b78:	b672      	cpsid	i
 8015b7a:	f383 8811 	msr	BASEPRI, r3
 8015b7e:	f3bf 8f6f 	isb	sy
 8015b82:	f3bf 8f4f 	dsb	sy
 8015b86:	b662      	cpsie	i
 8015b88:	60fb      	str	r3, [r7, #12]
}
 8015b8a:	bf00      	nop
 8015b8c:	bf00      	nop
 8015b8e:	e7fd      	b.n	8015b8c <uxQueueMessagesWaitingFromISR+0x2a>
	uxReturn = pxQueue->uxMessagesWaiting;
 8015b90:	697b      	ldr	r3, [r7, #20]
 8015b92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015b94:	613b      	str	r3, [r7, #16]

	return uxReturn;
 8015b96:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8015b98:	4618      	mov	r0, r3
 8015b9a:	371c      	adds	r7, #28
 8015b9c:	46bd      	mov	sp, r7
 8015b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ba2:	4770      	bx	lr

08015ba4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8015ba4:	b580      	push	{r7, lr}
 8015ba6:	b086      	sub	sp, #24
 8015ba8:	af00      	add	r7, sp, #0
 8015baa:	60f8      	str	r0, [r7, #12]
 8015bac:	60b9      	str	r1, [r7, #8]
 8015bae:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8015bb0:	2300      	movs	r3, #0
 8015bb2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015bb4:	68fb      	ldr	r3, [r7, #12]
 8015bb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015bb8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8015bba:	68fb      	ldr	r3, [r7, #12]
 8015bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015bbe:	2b00      	cmp	r3, #0
 8015bc0:	d10d      	bne.n	8015bde <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8015bc2:	68fb      	ldr	r3, [r7, #12]
 8015bc4:	681b      	ldr	r3, [r3, #0]
 8015bc6:	2b00      	cmp	r3, #0
 8015bc8:	d14d      	bne.n	8015c66 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8015bca:	68fb      	ldr	r3, [r7, #12]
 8015bcc:	689b      	ldr	r3, [r3, #8]
 8015bce:	4618      	mov	r0, r3
 8015bd0:	f000 ff60 	bl	8016a94 <xTaskPriorityDisinherit>
 8015bd4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8015bd6:	68fb      	ldr	r3, [r7, #12]
 8015bd8:	2200      	movs	r2, #0
 8015bda:	609a      	str	r2, [r3, #8]
 8015bdc:	e043      	b.n	8015c66 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8015bde:	687b      	ldr	r3, [r7, #4]
 8015be0:	2b00      	cmp	r3, #0
 8015be2:	d119      	bne.n	8015c18 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8015be4:	68fb      	ldr	r3, [r7, #12]
 8015be6:	6858      	ldr	r0, [r3, #4]
 8015be8:	68fb      	ldr	r3, [r7, #12]
 8015bea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015bec:	461a      	mov	r2, r3
 8015bee:	68b9      	ldr	r1, [r7, #8]
 8015bf0:	f002 f858 	bl	8017ca4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8015bf4:	68fb      	ldr	r3, [r7, #12]
 8015bf6:	685a      	ldr	r2, [r3, #4]
 8015bf8:	68fb      	ldr	r3, [r7, #12]
 8015bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015bfc:	441a      	add	r2, r3
 8015bfe:	68fb      	ldr	r3, [r7, #12]
 8015c00:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8015c02:	68fb      	ldr	r3, [r7, #12]
 8015c04:	685a      	ldr	r2, [r3, #4]
 8015c06:	68fb      	ldr	r3, [r7, #12]
 8015c08:	689b      	ldr	r3, [r3, #8]
 8015c0a:	429a      	cmp	r2, r3
 8015c0c:	d32b      	bcc.n	8015c66 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8015c0e:	68fb      	ldr	r3, [r7, #12]
 8015c10:	681a      	ldr	r2, [r3, #0]
 8015c12:	68fb      	ldr	r3, [r7, #12]
 8015c14:	605a      	str	r2, [r3, #4]
 8015c16:	e026      	b.n	8015c66 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8015c18:	68fb      	ldr	r3, [r7, #12]
 8015c1a:	68d8      	ldr	r0, [r3, #12]
 8015c1c:	68fb      	ldr	r3, [r7, #12]
 8015c1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015c20:	461a      	mov	r2, r3
 8015c22:	68b9      	ldr	r1, [r7, #8]
 8015c24:	f002 f83e 	bl	8017ca4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8015c28:	68fb      	ldr	r3, [r7, #12]
 8015c2a:	68da      	ldr	r2, [r3, #12]
 8015c2c:	68fb      	ldr	r3, [r7, #12]
 8015c2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015c30:	425b      	negs	r3, r3
 8015c32:	441a      	add	r2, r3
 8015c34:	68fb      	ldr	r3, [r7, #12]
 8015c36:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8015c38:	68fb      	ldr	r3, [r7, #12]
 8015c3a:	68da      	ldr	r2, [r3, #12]
 8015c3c:	68fb      	ldr	r3, [r7, #12]
 8015c3e:	681b      	ldr	r3, [r3, #0]
 8015c40:	429a      	cmp	r2, r3
 8015c42:	d207      	bcs.n	8015c54 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8015c44:	68fb      	ldr	r3, [r7, #12]
 8015c46:	689a      	ldr	r2, [r3, #8]
 8015c48:	68fb      	ldr	r3, [r7, #12]
 8015c4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015c4c:	425b      	negs	r3, r3
 8015c4e:	441a      	add	r2, r3
 8015c50:	68fb      	ldr	r3, [r7, #12]
 8015c52:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8015c54:	687b      	ldr	r3, [r7, #4]
 8015c56:	2b02      	cmp	r3, #2
 8015c58:	d105      	bne.n	8015c66 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8015c5a:	693b      	ldr	r3, [r7, #16]
 8015c5c:	2b00      	cmp	r3, #0
 8015c5e:	d002      	beq.n	8015c66 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8015c60:	693b      	ldr	r3, [r7, #16]
 8015c62:	3b01      	subs	r3, #1
 8015c64:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8015c66:	693b      	ldr	r3, [r7, #16]
 8015c68:	1c5a      	adds	r2, r3, #1
 8015c6a:	68fb      	ldr	r3, [r7, #12]
 8015c6c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8015c6e:	697b      	ldr	r3, [r7, #20]
}
 8015c70:	4618      	mov	r0, r3
 8015c72:	3718      	adds	r7, #24
 8015c74:	46bd      	mov	sp, r7
 8015c76:	bd80      	pop	{r7, pc}

08015c78 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8015c78:	b580      	push	{r7, lr}
 8015c7a:	b082      	sub	sp, #8
 8015c7c:	af00      	add	r7, sp, #0
 8015c7e:	6078      	str	r0, [r7, #4]
 8015c80:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8015c82:	687b      	ldr	r3, [r7, #4]
 8015c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015c86:	2b00      	cmp	r3, #0
 8015c88:	d018      	beq.n	8015cbc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8015c8a:	687b      	ldr	r3, [r7, #4]
 8015c8c:	68da      	ldr	r2, [r3, #12]
 8015c8e:	687b      	ldr	r3, [r7, #4]
 8015c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015c92:	441a      	add	r2, r3
 8015c94:	687b      	ldr	r3, [r7, #4]
 8015c96:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8015c98:	687b      	ldr	r3, [r7, #4]
 8015c9a:	68da      	ldr	r2, [r3, #12]
 8015c9c:	687b      	ldr	r3, [r7, #4]
 8015c9e:	689b      	ldr	r3, [r3, #8]
 8015ca0:	429a      	cmp	r2, r3
 8015ca2:	d303      	bcc.n	8015cac <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8015ca4:	687b      	ldr	r3, [r7, #4]
 8015ca6:	681a      	ldr	r2, [r3, #0]
 8015ca8:	687b      	ldr	r3, [r7, #4]
 8015caa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8015cac:	687b      	ldr	r3, [r7, #4]
 8015cae:	68d9      	ldr	r1, [r3, #12]
 8015cb0:	687b      	ldr	r3, [r7, #4]
 8015cb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015cb4:	461a      	mov	r2, r3
 8015cb6:	6838      	ldr	r0, [r7, #0]
 8015cb8:	f001 fff4 	bl	8017ca4 <memcpy>
	}
}
 8015cbc:	bf00      	nop
 8015cbe:	3708      	adds	r7, #8
 8015cc0:	46bd      	mov	sp, r7
 8015cc2:	bd80      	pop	{r7, pc}

08015cc4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8015cc4:	b580      	push	{r7, lr}
 8015cc6:	b084      	sub	sp, #16
 8015cc8:	af00      	add	r7, sp, #0
 8015cca:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8015ccc:	f001 f8e6 	bl	8016e9c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8015cd0:	687b      	ldr	r3, [r7, #4]
 8015cd2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015cd6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8015cd8:	e011      	b.n	8015cfe <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8015cda:	687b      	ldr	r3, [r7, #4]
 8015cdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015cde:	2b00      	cmp	r3, #0
 8015ce0:	d012      	beq.n	8015d08 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8015ce2:	687b      	ldr	r3, [r7, #4]
 8015ce4:	3324      	adds	r3, #36	@ 0x24
 8015ce6:	4618      	mov	r0, r3
 8015ce8:	f000 fcec 	bl	80166c4 <xTaskRemoveFromEventList>
 8015cec:	4603      	mov	r3, r0
 8015cee:	2b00      	cmp	r3, #0
 8015cf0:	d001      	beq.n	8015cf6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8015cf2:	f000 fdcb 	bl	801688c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8015cf6:	7bfb      	ldrb	r3, [r7, #15]
 8015cf8:	3b01      	subs	r3, #1
 8015cfa:	b2db      	uxtb	r3, r3
 8015cfc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8015cfe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015d02:	2b00      	cmp	r3, #0
 8015d04:	dce9      	bgt.n	8015cda <prvUnlockQueue+0x16>
 8015d06:	e000      	b.n	8015d0a <prvUnlockQueue+0x46>
					break;
 8015d08:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8015d0a:	687b      	ldr	r3, [r7, #4]
 8015d0c:	22ff      	movs	r2, #255	@ 0xff
 8015d0e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8015d12:	f001 f8f9 	bl	8016f08 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8015d16:	f001 f8c1 	bl	8016e9c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8015d1a:	687b      	ldr	r3, [r7, #4]
 8015d1c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015d20:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8015d22:	e011      	b.n	8015d48 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015d24:	687b      	ldr	r3, [r7, #4]
 8015d26:	691b      	ldr	r3, [r3, #16]
 8015d28:	2b00      	cmp	r3, #0
 8015d2a:	d012      	beq.n	8015d52 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015d2c:	687b      	ldr	r3, [r7, #4]
 8015d2e:	3310      	adds	r3, #16
 8015d30:	4618      	mov	r0, r3
 8015d32:	f000 fcc7 	bl	80166c4 <xTaskRemoveFromEventList>
 8015d36:	4603      	mov	r3, r0
 8015d38:	2b00      	cmp	r3, #0
 8015d3a:	d001      	beq.n	8015d40 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8015d3c:	f000 fda6 	bl	801688c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8015d40:	7bbb      	ldrb	r3, [r7, #14]
 8015d42:	3b01      	subs	r3, #1
 8015d44:	b2db      	uxtb	r3, r3
 8015d46:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8015d48:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8015d4c:	2b00      	cmp	r3, #0
 8015d4e:	dce9      	bgt.n	8015d24 <prvUnlockQueue+0x60>
 8015d50:	e000      	b.n	8015d54 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8015d52:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8015d54:	687b      	ldr	r3, [r7, #4]
 8015d56:	22ff      	movs	r2, #255	@ 0xff
 8015d58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8015d5c:	f001 f8d4 	bl	8016f08 <vPortExitCritical>
}
 8015d60:	bf00      	nop
 8015d62:	3710      	adds	r7, #16
 8015d64:	46bd      	mov	sp, r7
 8015d66:	bd80      	pop	{r7, pc}

08015d68 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8015d68:	b580      	push	{r7, lr}
 8015d6a:	b084      	sub	sp, #16
 8015d6c:	af00      	add	r7, sp, #0
 8015d6e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8015d70:	f001 f894 	bl	8016e9c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8015d74:	687b      	ldr	r3, [r7, #4]
 8015d76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015d78:	2b00      	cmp	r3, #0
 8015d7a:	d102      	bne.n	8015d82 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8015d7c:	2301      	movs	r3, #1
 8015d7e:	60fb      	str	r3, [r7, #12]
 8015d80:	e001      	b.n	8015d86 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8015d82:	2300      	movs	r3, #0
 8015d84:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8015d86:	f001 f8bf 	bl	8016f08 <vPortExitCritical>

	return xReturn;
 8015d8a:	68fb      	ldr	r3, [r7, #12]
}
 8015d8c:	4618      	mov	r0, r3
 8015d8e:	3710      	adds	r7, #16
 8015d90:	46bd      	mov	sp, r7
 8015d92:	bd80      	pop	{r7, pc}

08015d94 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8015d94:	b580      	push	{r7, lr}
 8015d96:	b084      	sub	sp, #16
 8015d98:	af00      	add	r7, sp, #0
 8015d9a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8015d9c:	f001 f87e 	bl	8016e9c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8015da0:	687b      	ldr	r3, [r7, #4]
 8015da2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8015da4:	687b      	ldr	r3, [r7, #4]
 8015da6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015da8:	429a      	cmp	r2, r3
 8015daa:	d102      	bne.n	8015db2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8015dac:	2301      	movs	r3, #1
 8015dae:	60fb      	str	r3, [r7, #12]
 8015db0:	e001      	b.n	8015db6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8015db2:	2300      	movs	r3, #0
 8015db4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8015db6:	f001 f8a7 	bl	8016f08 <vPortExitCritical>

	return xReturn;
 8015dba:	68fb      	ldr	r3, [r7, #12]
}
 8015dbc:	4618      	mov	r0, r3
 8015dbe:	3710      	adds	r7, #16
 8015dc0:	46bd      	mov	sp, r7
 8015dc2:	bd80      	pop	{r7, pc}

08015dc4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8015dc4:	b580      	push	{r7, lr}
 8015dc6:	b08e      	sub	sp, #56	@ 0x38
 8015dc8:	af04      	add	r7, sp, #16
 8015dca:	60f8      	str	r0, [r7, #12]
 8015dcc:	60b9      	str	r1, [r7, #8]
 8015dce:	607a      	str	r2, [r7, #4]
 8015dd0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8015dd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015dd4:	2b00      	cmp	r3, #0
 8015dd6:	d10d      	bne.n	8015df4 <xTaskCreateStatic+0x30>
	__asm volatile
 8015dd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015ddc:	b672      	cpsid	i
 8015dde:	f383 8811 	msr	BASEPRI, r3
 8015de2:	f3bf 8f6f 	isb	sy
 8015de6:	f3bf 8f4f 	dsb	sy
 8015dea:	b662      	cpsie	i
 8015dec:	623b      	str	r3, [r7, #32]
}
 8015dee:	bf00      	nop
 8015df0:	bf00      	nop
 8015df2:	e7fd      	b.n	8015df0 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8015df4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015df6:	2b00      	cmp	r3, #0
 8015df8:	d10d      	bne.n	8015e16 <xTaskCreateStatic+0x52>
	__asm volatile
 8015dfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015dfe:	b672      	cpsid	i
 8015e00:	f383 8811 	msr	BASEPRI, r3
 8015e04:	f3bf 8f6f 	isb	sy
 8015e08:	f3bf 8f4f 	dsb	sy
 8015e0c:	b662      	cpsie	i
 8015e0e:	61fb      	str	r3, [r7, #28]
}
 8015e10:	bf00      	nop
 8015e12:	bf00      	nop
 8015e14:	e7fd      	b.n	8015e12 <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8015e16:	2358      	movs	r3, #88	@ 0x58
 8015e18:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8015e1a:	693b      	ldr	r3, [r7, #16]
 8015e1c:	2b58      	cmp	r3, #88	@ 0x58
 8015e1e:	d00d      	beq.n	8015e3c <xTaskCreateStatic+0x78>
	__asm volatile
 8015e20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015e24:	b672      	cpsid	i
 8015e26:	f383 8811 	msr	BASEPRI, r3
 8015e2a:	f3bf 8f6f 	isb	sy
 8015e2e:	f3bf 8f4f 	dsb	sy
 8015e32:	b662      	cpsie	i
 8015e34:	61bb      	str	r3, [r7, #24]
}
 8015e36:	bf00      	nop
 8015e38:	bf00      	nop
 8015e3a:	e7fd      	b.n	8015e38 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8015e3c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8015e3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015e40:	2b00      	cmp	r3, #0
 8015e42:	d01e      	beq.n	8015e82 <xTaskCreateStatic+0xbe>
 8015e44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015e46:	2b00      	cmp	r3, #0
 8015e48:	d01b      	beq.n	8015e82 <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8015e4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015e4c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8015e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015e50:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8015e52:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8015e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015e56:	2202      	movs	r2, #2
 8015e58:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8015e5c:	2300      	movs	r3, #0
 8015e5e:	9303      	str	r3, [sp, #12]
 8015e60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015e62:	9302      	str	r3, [sp, #8]
 8015e64:	f107 0314 	add.w	r3, r7, #20
 8015e68:	9301      	str	r3, [sp, #4]
 8015e6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015e6c:	9300      	str	r3, [sp, #0]
 8015e6e:	683b      	ldr	r3, [r7, #0]
 8015e70:	687a      	ldr	r2, [r7, #4]
 8015e72:	68b9      	ldr	r1, [r7, #8]
 8015e74:	68f8      	ldr	r0, [r7, #12]
 8015e76:	f000 f850 	bl	8015f1a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8015e7a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015e7c:	f000 f8e2 	bl	8016044 <prvAddNewTaskToReadyList>
 8015e80:	e001      	b.n	8015e86 <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 8015e82:	2300      	movs	r3, #0
 8015e84:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8015e86:	697b      	ldr	r3, [r7, #20]
	}
 8015e88:	4618      	mov	r0, r3
 8015e8a:	3728      	adds	r7, #40	@ 0x28
 8015e8c:	46bd      	mov	sp, r7
 8015e8e:	bd80      	pop	{r7, pc}

08015e90 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8015e90:	b580      	push	{r7, lr}
 8015e92:	b08c      	sub	sp, #48	@ 0x30
 8015e94:	af04      	add	r7, sp, #16
 8015e96:	60f8      	str	r0, [r7, #12]
 8015e98:	60b9      	str	r1, [r7, #8]
 8015e9a:	603b      	str	r3, [r7, #0]
 8015e9c:	4613      	mov	r3, r2
 8015e9e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8015ea0:	88fb      	ldrh	r3, [r7, #6]
 8015ea2:	009b      	lsls	r3, r3, #2
 8015ea4:	4618      	mov	r0, r3
 8015ea6:	f001 f927 	bl	80170f8 <pvPortMalloc>
 8015eaa:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8015eac:	697b      	ldr	r3, [r7, #20]
 8015eae:	2b00      	cmp	r3, #0
 8015eb0:	d00e      	beq.n	8015ed0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8015eb2:	2058      	movs	r0, #88	@ 0x58
 8015eb4:	f001 f920 	bl	80170f8 <pvPortMalloc>
 8015eb8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8015eba:	69fb      	ldr	r3, [r7, #28]
 8015ebc:	2b00      	cmp	r3, #0
 8015ebe:	d003      	beq.n	8015ec8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8015ec0:	69fb      	ldr	r3, [r7, #28]
 8015ec2:	697a      	ldr	r2, [r7, #20]
 8015ec4:	631a      	str	r2, [r3, #48]	@ 0x30
 8015ec6:	e005      	b.n	8015ed4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8015ec8:	6978      	ldr	r0, [r7, #20]
 8015eca:	f001 f9e7 	bl	801729c <vPortFree>
 8015ece:	e001      	b.n	8015ed4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8015ed0:	2300      	movs	r3, #0
 8015ed2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8015ed4:	69fb      	ldr	r3, [r7, #28]
 8015ed6:	2b00      	cmp	r3, #0
 8015ed8:	d017      	beq.n	8015f0a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8015eda:	69fb      	ldr	r3, [r7, #28]
 8015edc:	2200      	movs	r2, #0
 8015ede:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8015ee2:	88fa      	ldrh	r2, [r7, #6]
 8015ee4:	2300      	movs	r3, #0
 8015ee6:	9303      	str	r3, [sp, #12]
 8015ee8:	69fb      	ldr	r3, [r7, #28]
 8015eea:	9302      	str	r3, [sp, #8]
 8015eec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015eee:	9301      	str	r3, [sp, #4]
 8015ef0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015ef2:	9300      	str	r3, [sp, #0]
 8015ef4:	683b      	ldr	r3, [r7, #0]
 8015ef6:	68b9      	ldr	r1, [r7, #8]
 8015ef8:	68f8      	ldr	r0, [r7, #12]
 8015efa:	f000 f80e 	bl	8015f1a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8015efe:	69f8      	ldr	r0, [r7, #28]
 8015f00:	f000 f8a0 	bl	8016044 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8015f04:	2301      	movs	r3, #1
 8015f06:	61bb      	str	r3, [r7, #24]
 8015f08:	e002      	b.n	8015f10 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8015f0a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8015f0e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8015f10:	69bb      	ldr	r3, [r7, #24]
	}
 8015f12:	4618      	mov	r0, r3
 8015f14:	3720      	adds	r7, #32
 8015f16:	46bd      	mov	sp, r7
 8015f18:	bd80      	pop	{r7, pc}

08015f1a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8015f1a:	b580      	push	{r7, lr}
 8015f1c:	b088      	sub	sp, #32
 8015f1e:	af00      	add	r7, sp, #0
 8015f20:	60f8      	str	r0, [r7, #12]
 8015f22:	60b9      	str	r1, [r7, #8]
 8015f24:	607a      	str	r2, [r7, #4]
 8015f26:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8015f28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015f2a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8015f2c:	687b      	ldr	r3, [r7, #4]
 8015f2e:	009b      	lsls	r3, r3, #2
 8015f30:	461a      	mov	r2, r3
 8015f32:	21a5      	movs	r1, #165	@ 0xa5
 8015f34:	f001 fe72 	bl	8017c1c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8015f38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015f3a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8015f3c:	6879      	ldr	r1, [r7, #4]
 8015f3e:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8015f42:	440b      	add	r3, r1
 8015f44:	009b      	lsls	r3, r3, #2
 8015f46:	4413      	add	r3, r2
 8015f48:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8015f4a:	69bb      	ldr	r3, [r7, #24]
 8015f4c:	f023 0307 	bic.w	r3, r3, #7
 8015f50:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8015f52:	69bb      	ldr	r3, [r7, #24]
 8015f54:	f003 0307 	and.w	r3, r3, #7
 8015f58:	2b00      	cmp	r3, #0
 8015f5a:	d00d      	beq.n	8015f78 <prvInitialiseNewTask+0x5e>
	__asm volatile
 8015f5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015f60:	b672      	cpsid	i
 8015f62:	f383 8811 	msr	BASEPRI, r3
 8015f66:	f3bf 8f6f 	isb	sy
 8015f6a:	f3bf 8f4f 	dsb	sy
 8015f6e:	b662      	cpsie	i
 8015f70:	617b      	str	r3, [r7, #20]
}
 8015f72:	bf00      	nop
 8015f74:	bf00      	nop
 8015f76:	e7fd      	b.n	8015f74 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8015f78:	68bb      	ldr	r3, [r7, #8]
 8015f7a:	2b00      	cmp	r3, #0
 8015f7c:	d01f      	beq.n	8015fbe <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8015f7e:	2300      	movs	r3, #0
 8015f80:	61fb      	str	r3, [r7, #28]
 8015f82:	e012      	b.n	8015faa <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8015f84:	68ba      	ldr	r2, [r7, #8]
 8015f86:	69fb      	ldr	r3, [r7, #28]
 8015f88:	4413      	add	r3, r2
 8015f8a:	7819      	ldrb	r1, [r3, #0]
 8015f8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015f8e:	69fb      	ldr	r3, [r7, #28]
 8015f90:	4413      	add	r3, r2
 8015f92:	3334      	adds	r3, #52	@ 0x34
 8015f94:	460a      	mov	r2, r1
 8015f96:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8015f98:	68ba      	ldr	r2, [r7, #8]
 8015f9a:	69fb      	ldr	r3, [r7, #28]
 8015f9c:	4413      	add	r3, r2
 8015f9e:	781b      	ldrb	r3, [r3, #0]
 8015fa0:	2b00      	cmp	r3, #0
 8015fa2:	d006      	beq.n	8015fb2 <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8015fa4:	69fb      	ldr	r3, [r7, #28]
 8015fa6:	3301      	adds	r3, #1
 8015fa8:	61fb      	str	r3, [r7, #28]
 8015faa:	69fb      	ldr	r3, [r7, #28]
 8015fac:	2b0f      	cmp	r3, #15
 8015fae:	d9e9      	bls.n	8015f84 <prvInitialiseNewTask+0x6a>
 8015fb0:	e000      	b.n	8015fb4 <prvInitialiseNewTask+0x9a>
			{
				break;
 8015fb2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8015fb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015fb6:	2200      	movs	r2, #0
 8015fb8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8015fbc:	e003      	b.n	8015fc6 <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8015fbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015fc0:	2200      	movs	r2, #0
 8015fc2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8015fc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015fc8:	2b06      	cmp	r3, #6
 8015fca:	d901      	bls.n	8015fd0 <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8015fcc:	2306      	movs	r3, #6
 8015fce:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8015fd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015fd2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015fd4:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8015fd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015fd8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015fda:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8015fdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015fde:	2200      	movs	r2, #0
 8015fe0:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8015fe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015fe4:	3304      	adds	r3, #4
 8015fe6:	4618      	mov	r0, r3
 8015fe8:	f7ff f892 	bl	8015110 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8015fec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015fee:	3318      	adds	r3, #24
 8015ff0:	4618      	mov	r0, r3
 8015ff2:	f7ff f88d 	bl	8015110 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8015ff6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015ff8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015ffa:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015ffc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015ffe:	f1c3 0207 	rsb	r2, r3, #7
 8016002:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016004:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8016006:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016008:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801600a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 801600c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801600e:	2200      	movs	r2, #0
 8016010:	64da      	str	r2, [r3, #76]	@ 0x4c
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8016012:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016014:	2200      	movs	r2, #0
 8016016:	651a      	str	r2, [r3, #80]	@ 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8016018:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801601a:	2200      	movs	r2, #0
 801601c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8016020:	683a      	ldr	r2, [r7, #0]
 8016022:	68f9      	ldr	r1, [r7, #12]
 8016024:	69b8      	ldr	r0, [r7, #24]
 8016026:	f000 fe27 	bl	8016c78 <pxPortInitialiseStack>
 801602a:	4602      	mov	r2, r0
 801602c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801602e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8016030:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016032:	2b00      	cmp	r3, #0
 8016034:	d002      	beq.n	801603c <prvInitialiseNewTask+0x122>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8016036:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016038:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801603a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801603c:	bf00      	nop
 801603e:	3720      	adds	r7, #32
 8016040:	46bd      	mov	sp, r7
 8016042:	bd80      	pop	{r7, pc}

08016044 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8016044:	b580      	push	{r7, lr}
 8016046:	b082      	sub	sp, #8
 8016048:	af00      	add	r7, sp, #0
 801604a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 801604c:	f000 ff26 	bl	8016e9c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8016050:	4b2a      	ldr	r3, [pc, #168]	@ (80160fc <prvAddNewTaskToReadyList+0xb8>)
 8016052:	681b      	ldr	r3, [r3, #0]
 8016054:	3301      	adds	r3, #1
 8016056:	4a29      	ldr	r2, [pc, #164]	@ (80160fc <prvAddNewTaskToReadyList+0xb8>)
 8016058:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 801605a:	4b29      	ldr	r3, [pc, #164]	@ (8016100 <prvAddNewTaskToReadyList+0xbc>)
 801605c:	681b      	ldr	r3, [r3, #0]
 801605e:	2b00      	cmp	r3, #0
 8016060:	d109      	bne.n	8016076 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8016062:	4a27      	ldr	r2, [pc, #156]	@ (8016100 <prvAddNewTaskToReadyList+0xbc>)
 8016064:	687b      	ldr	r3, [r7, #4]
 8016066:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8016068:	4b24      	ldr	r3, [pc, #144]	@ (80160fc <prvAddNewTaskToReadyList+0xb8>)
 801606a:	681b      	ldr	r3, [r3, #0]
 801606c:	2b01      	cmp	r3, #1
 801606e:	d110      	bne.n	8016092 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8016070:	f000 fc32 	bl	80168d8 <prvInitialiseTaskLists>
 8016074:	e00d      	b.n	8016092 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8016076:	4b23      	ldr	r3, [pc, #140]	@ (8016104 <prvAddNewTaskToReadyList+0xc0>)
 8016078:	681b      	ldr	r3, [r3, #0]
 801607a:	2b00      	cmp	r3, #0
 801607c:	d109      	bne.n	8016092 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 801607e:	4b20      	ldr	r3, [pc, #128]	@ (8016100 <prvAddNewTaskToReadyList+0xbc>)
 8016080:	681b      	ldr	r3, [r3, #0]
 8016082:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016084:	687b      	ldr	r3, [r7, #4]
 8016086:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016088:	429a      	cmp	r2, r3
 801608a:	d802      	bhi.n	8016092 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 801608c:	4a1c      	ldr	r2, [pc, #112]	@ (8016100 <prvAddNewTaskToReadyList+0xbc>)
 801608e:	687b      	ldr	r3, [r7, #4]
 8016090:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8016092:	4b1d      	ldr	r3, [pc, #116]	@ (8016108 <prvAddNewTaskToReadyList+0xc4>)
 8016094:	681b      	ldr	r3, [r3, #0]
 8016096:	3301      	adds	r3, #1
 8016098:	4a1b      	ldr	r2, [pc, #108]	@ (8016108 <prvAddNewTaskToReadyList+0xc4>)
 801609a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 801609c:	687b      	ldr	r3, [r7, #4]
 801609e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80160a0:	2201      	movs	r2, #1
 80160a2:	409a      	lsls	r2, r3
 80160a4:	4b19      	ldr	r3, [pc, #100]	@ (801610c <prvAddNewTaskToReadyList+0xc8>)
 80160a6:	681b      	ldr	r3, [r3, #0]
 80160a8:	4313      	orrs	r3, r2
 80160aa:	4a18      	ldr	r2, [pc, #96]	@ (801610c <prvAddNewTaskToReadyList+0xc8>)
 80160ac:	6013      	str	r3, [r2, #0]
 80160ae:	687b      	ldr	r3, [r7, #4]
 80160b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80160b2:	4613      	mov	r3, r2
 80160b4:	009b      	lsls	r3, r3, #2
 80160b6:	4413      	add	r3, r2
 80160b8:	009b      	lsls	r3, r3, #2
 80160ba:	4a15      	ldr	r2, [pc, #84]	@ (8016110 <prvAddNewTaskToReadyList+0xcc>)
 80160bc:	441a      	add	r2, r3
 80160be:	687b      	ldr	r3, [r7, #4]
 80160c0:	3304      	adds	r3, #4
 80160c2:	4619      	mov	r1, r3
 80160c4:	4610      	mov	r0, r2
 80160c6:	f7ff f830 	bl	801512a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80160ca:	f000 ff1d 	bl	8016f08 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80160ce:	4b0d      	ldr	r3, [pc, #52]	@ (8016104 <prvAddNewTaskToReadyList+0xc0>)
 80160d0:	681b      	ldr	r3, [r3, #0]
 80160d2:	2b00      	cmp	r3, #0
 80160d4:	d00e      	beq.n	80160f4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80160d6:	4b0a      	ldr	r3, [pc, #40]	@ (8016100 <prvAddNewTaskToReadyList+0xbc>)
 80160d8:	681b      	ldr	r3, [r3, #0]
 80160da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80160dc:	687b      	ldr	r3, [r7, #4]
 80160de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80160e0:	429a      	cmp	r2, r3
 80160e2:	d207      	bcs.n	80160f4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80160e4:	4b0b      	ldr	r3, [pc, #44]	@ (8016114 <prvAddNewTaskToReadyList+0xd0>)
 80160e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80160ea:	601a      	str	r2, [r3, #0]
 80160ec:	f3bf 8f4f 	dsb	sy
 80160f0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80160f4:	bf00      	nop
 80160f6:	3708      	adds	r7, #8
 80160f8:	46bd      	mov	sp, r7
 80160fa:	bd80      	pop	{r7, pc}
 80160fc:	200133bc 	.word	0x200133bc
 8016100:	200132bc 	.word	0x200132bc
 8016104:	200133c8 	.word	0x200133c8
 8016108:	200133d8 	.word	0x200133d8
 801610c:	200133c4 	.word	0x200133c4
 8016110:	200132c0 	.word	0x200132c0
 8016114:	e000ed04 	.word	0xe000ed04

08016118 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8016118:	b580      	push	{r7, lr}
 801611a:	b084      	sub	sp, #16
 801611c:	af00      	add	r7, sp, #0
 801611e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8016120:	2300      	movs	r3, #0
 8016122:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8016124:	687b      	ldr	r3, [r7, #4]
 8016126:	2b00      	cmp	r3, #0
 8016128:	d01a      	beq.n	8016160 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801612a:	4b15      	ldr	r3, [pc, #84]	@ (8016180 <vTaskDelay+0x68>)
 801612c:	681b      	ldr	r3, [r3, #0]
 801612e:	2b00      	cmp	r3, #0
 8016130:	d00d      	beq.n	801614e <vTaskDelay+0x36>
	__asm volatile
 8016132:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016136:	b672      	cpsid	i
 8016138:	f383 8811 	msr	BASEPRI, r3
 801613c:	f3bf 8f6f 	isb	sy
 8016140:	f3bf 8f4f 	dsb	sy
 8016144:	b662      	cpsie	i
 8016146:	60bb      	str	r3, [r7, #8]
}
 8016148:	bf00      	nop
 801614a:	bf00      	nop
 801614c:	e7fd      	b.n	801614a <vTaskDelay+0x32>
			vTaskSuspendAll();
 801614e:	f000 f881 	bl	8016254 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8016152:	2100      	movs	r1, #0
 8016154:	6878      	ldr	r0, [r7, #4]
 8016156:	f000 fd29 	bl	8016bac <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 801615a:	f000 f889 	bl	8016270 <xTaskResumeAll>
 801615e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8016160:	68fb      	ldr	r3, [r7, #12]
 8016162:	2b00      	cmp	r3, #0
 8016164:	d107      	bne.n	8016176 <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 8016166:	4b07      	ldr	r3, [pc, #28]	@ (8016184 <vTaskDelay+0x6c>)
 8016168:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801616c:	601a      	str	r2, [r3, #0]
 801616e:	f3bf 8f4f 	dsb	sy
 8016172:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8016176:	bf00      	nop
 8016178:	3710      	adds	r7, #16
 801617a:	46bd      	mov	sp, r7
 801617c:	bd80      	pop	{r7, pc}
 801617e:	bf00      	nop
 8016180:	200133e4 	.word	0x200133e4
 8016184:	e000ed04 	.word	0xe000ed04

08016188 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8016188:	b580      	push	{r7, lr}
 801618a:	b08a      	sub	sp, #40	@ 0x28
 801618c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 801618e:	2300      	movs	r3, #0
 8016190:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8016192:	2300      	movs	r3, #0
 8016194:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8016196:	463a      	mov	r2, r7
 8016198:	1d39      	adds	r1, r7, #4
 801619a:	f107 0308 	add.w	r3, r7, #8
 801619e:	4618      	mov	r0, r3
 80161a0:	f7ea f9e6 	bl	8000570 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80161a4:	6839      	ldr	r1, [r7, #0]
 80161a6:	687b      	ldr	r3, [r7, #4]
 80161a8:	68ba      	ldr	r2, [r7, #8]
 80161aa:	9202      	str	r2, [sp, #8]
 80161ac:	9301      	str	r3, [sp, #4]
 80161ae:	2300      	movs	r3, #0
 80161b0:	9300      	str	r3, [sp, #0]
 80161b2:	2300      	movs	r3, #0
 80161b4:	460a      	mov	r2, r1
 80161b6:	4921      	ldr	r1, [pc, #132]	@ (801623c <vTaskStartScheduler+0xb4>)
 80161b8:	4821      	ldr	r0, [pc, #132]	@ (8016240 <vTaskStartScheduler+0xb8>)
 80161ba:	f7ff fe03 	bl	8015dc4 <xTaskCreateStatic>
 80161be:	4603      	mov	r3, r0
 80161c0:	4a20      	ldr	r2, [pc, #128]	@ (8016244 <vTaskStartScheduler+0xbc>)
 80161c2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80161c4:	4b1f      	ldr	r3, [pc, #124]	@ (8016244 <vTaskStartScheduler+0xbc>)
 80161c6:	681b      	ldr	r3, [r3, #0]
 80161c8:	2b00      	cmp	r3, #0
 80161ca:	d002      	beq.n	80161d2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80161cc:	2301      	movs	r3, #1
 80161ce:	617b      	str	r3, [r7, #20]
 80161d0:	e001      	b.n	80161d6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80161d2:	2300      	movs	r3, #0
 80161d4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80161d6:	697b      	ldr	r3, [r7, #20]
 80161d8:	2b01      	cmp	r3, #1
 80161da:	d118      	bne.n	801620e <vTaskStartScheduler+0x86>
	__asm volatile
 80161dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80161e0:	b672      	cpsid	i
 80161e2:	f383 8811 	msr	BASEPRI, r3
 80161e6:	f3bf 8f6f 	isb	sy
 80161ea:	f3bf 8f4f 	dsb	sy
 80161ee:	b662      	cpsie	i
 80161f0:	613b      	str	r3, [r7, #16]
}
 80161f2:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80161f4:	4b14      	ldr	r3, [pc, #80]	@ (8016248 <vTaskStartScheduler+0xc0>)
 80161f6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80161fa:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80161fc:	4b13      	ldr	r3, [pc, #76]	@ (801624c <vTaskStartScheduler+0xc4>)
 80161fe:	2201      	movs	r2, #1
 8016200:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8016202:	4b13      	ldr	r3, [pc, #76]	@ (8016250 <vTaskStartScheduler+0xc8>)
 8016204:	2200      	movs	r2, #0
 8016206:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8016208:	f000 fdca 	bl	8016da0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 801620c:	e011      	b.n	8016232 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 801620e:	697b      	ldr	r3, [r7, #20]
 8016210:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8016214:	d10d      	bne.n	8016232 <vTaskStartScheduler+0xaa>
	__asm volatile
 8016216:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801621a:	b672      	cpsid	i
 801621c:	f383 8811 	msr	BASEPRI, r3
 8016220:	f3bf 8f6f 	isb	sy
 8016224:	f3bf 8f4f 	dsb	sy
 8016228:	b662      	cpsie	i
 801622a:	60fb      	str	r3, [r7, #12]
}
 801622c:	bf00      	nop
 801622e:	bf00      	nop
 8016230:	e7fd      	b.n	801622e <vTaskStartScheduler+0xa6>
}
 8016232:	bf00      	nop
 8016234:	3718      	adds	r7, #24
 8016236:	46bd      	mov	sp, r7
 8016238:	bd80      	pop	{r7, pc}
 801623a:	bf00      	nop
 801623c:	08017de0 	.word	0x08017de0
 8016240:	080168a5 	.word	0x080168a5
 8016244:	200133e0 	.word	0x200133e0
 8016248:	200133dc 	.word	0x200133dc
 801624c:	200133c8 	.word	0x200133c8
 8016250:	200133c0 	.word	0x200133c0

08016254 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8016254:	b480      	push	{r7}
 8016256:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8016258:	4b04      	ldr	r3, [pc, #16]	@ (801626c <vTaskSuspendAll+0x18>)
 801625a:	681b      	ldr	r3, [r3, #0]
 801625c:	3301      	adds	r3, #1
 801625e:	4a03      	ldr	r2, [pc, #12]	@ (801626c <vTaskSuspendAll+0x18>)
 8016260:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8016262:	bf00      	nop
 8016264:	46bd      	mov	sp, r7
 8016266:	f85d 7b04 	ldr.w	r7, [sp], #4
 801626a:	4770      	bx	lr
 801626c:	200133e4 	.word	0x200133e4

08016270 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8016270:	b580      	push	{r7, lr}
 8016272:	b084      	sub	sp, #16
 8016274:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8016276:	2300      	movs	r3, #0
 8016278:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 801627a:	2300      	movs	r3, #0
 801627c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 801627e:	4b43      	ldr	r3, [pc, #268]	@ (801638c <xTaskResumeAll+0x11c>)
 8016280:	681b      	ldr	r3, [r3, #0]
 8016282:	2b00      	cmp	r3, #0
 8016284:	d10d      	bne.n	80162a2 <xTaskResumeAll+0x32>
	__asm volatile
 8016286:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801628a:	b672      	cpsid	i
 801628c:	f383 8811 	msr	BASEPRI, r3
 8016290:	f3bf 8f6f 	isb	sy
 8016294:	f3bf 8f4f 	dsb	sy
 8016298:	b662      	cpsie	i
 801629a:	603b      	str	r3, [r7, #0]
}
 801629c:	bf00      	nop
 801629e:	bf00      	nop
 80162a0:	e7fd      	b.n	801629e <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80162a2:	f000 fdfb 	bl	8016e9c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80162a6:	4b39      	ldr	r3, [pc, #228]	@ (801638c <xTaskResumeAll+0x11c>)
 80162a8:	681b      	ldr	r3, [r3, #0]
 80162aa:	3b01      	subs	r3, #1
 80162ac:	4a37      	ldr	r2, [pc, #220]	@ (801638c <xTaskResumeAll+0x11c>)
 80162ae:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80162b0:	4b36      	ldr	r3, [pc, #216]	@ (801638c <xTaskResumeAll+0x11c>)
 80162b2:	681b      	ldr	r3, [r3, #0]
 80162b4:	2b00      	cmp	r3, #0
 80162b6:	d161      	bne.n	801637c <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80162b8:	4b35      	ldr	r3, [pc, #212]	@ (8016390 <xTaskResumeAll+0x120>)
 80162ba:	681b      	ldr	r3, [r3, #0]
 80162bc:	2b00      	cmp	r3, #0
 80162be:	d05d      	beq.n	801637c <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80162c0:	e02e      	b.n	8016320 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80162c2:	4b34      	ldr	r3, [pc, #208]	@ (8016394 <xTaskResumeAll+0x124>)
 80162c4:	68db      	ldr	r3, [r3, #12]
 80162c6:	68db      	ldr	r3, [r3, #12]
 80162c8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80162ca:	68fb      	ldr	r3, [r7, #12]
 80162cc:	3318      	adds	r3, #24
 80162ce:	4618      	mov	r0, r3
 80162d0:	f7fe ff88 	bl	80151e4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80162d4:	68fb      	ldr	r3, [r7, #12]
 80162d6:	3304      	adds	r3, #4
 80162d8:	4618      	mov	r0, r3
 80162da:	f7fe ff83 	bl	80151e4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80162de:	68fb      	ldr	r3, [r7, #12]
 80162e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80162e2:	2201      	movs	r2, #1
 80162e4:	409a      	lsls	r2, r3
 80162e6:	4b2c      	ldr	r3, [pc, #176]	@ (8016398 <xTaskResumeAll+0x128>)
 80162e8:	681b      	ldr	r3, [r3, #0]
 80162ea:	4313      	orrs	r3, r2
 80162ec:	4a2a      	ldr	r2, [pc, #168]	@ (8016398 <xTaskResumeAll+0x128>)
 80162ee:	6013      	str	r3, [r2, #0]
 80162f0:	68fb      	ldr	r3, [r7, #12]
 80162f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80162f4:	4613      	mov	r3, r2
 80162f6:	009b      	lsls	r3, r3, #2
 80162f8:	4413      	add	r3, r2
 80162fa:	009b      	lsls	r3, r3, #2
 80162fc:	4a27      	ldr	r2, [pc, #156]	@ (801639c <xTaskResumeAll+0x12c>)
 80162fe:	441a      	add	r2, r3
 8016300:	68fb      	ldr	r3, [r7, #12]
 8016302:	3304      	adds	r3, #4
 8016304:	4619      	mov	r1, r3
 8016306:	4610      	mov	r0, r2
 8016308:	f7fe ff0f 	bl	801512a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801630c:	68fb      	ldr	r3, [r7, #12]
 801630e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016310:	4b23      	ldr	r3, [pc, #140]	@ (80163a0 <xTaskResumeAll+0x130>)
 8016312:	681b      	ldr	r3, [r3, #0]
 8016314:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016316:	429a      	cmp	r2, r3
 8016318:	d302      	bcc.n	8016320 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 801631a:	4b22      	ldr	r3, [pc, #136]	@ (80163a4 <xTaskResumeAll+0x134>)
 801631c:	2201      	movs	r2, #1
 801631e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8016320:	4b1c      	ldr	r3, [pc, #112]	@ (8016394 <xTaskResumeAll+0x124>)
 8016322:	681b      	ldr	r3, [r3, #0]
 8016324:	2b00      	cmp	r3, #0
 8016326:	d1cc      	bne.n	80162c2 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8016328:	68fb      	ldr	r3, [r7, #12]
 801632a:	2b00      	cmp	r3, #0
 801632c:	d001      	beq.n	8016332 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 801632e:	f000 fb73 	bl	8016a18 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8016332:	4b1d      	ldr	r3, [pc, #116]	@ (80163a8 <xTaskResumeAll+0x138>)
 8016334:	681b      	ldr	r3, [r3, #0]
 8016336:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8016338:	687b      	ldr	r3, [r7, #4]
 801633a:	2b00      	cmp	r3, #0
 801633c:	d010      	beq.n	8016360 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 801633e:	f000 f859 	bl	80163f4 <xTaskIncrementTick>
 8016342:	4603      	mov	r3, r0
 8016344:	2b00      	cmp	r3, #0
 8016346:	d002      	beq.n	801634e <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8016348:	4b16      	ldr	r3, [pc, #88]	@ (80163a4 <xTaskResumeAll+0x134>)
 801634a:	2201      	movs	r2, #1
 801634c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 801634e:	687b      	ldr	r3, [r7, #4]
 8016350:	3b01      	subs	r3, #1
 8016352:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8016354:	687b      	ldr	r3, [r7, #4]
 8016356:	2b00      	cmp	r3, #0
 8016358:	d1f1      	bne.n	801633e <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 801635a:	4b13      	ldr	r3, [pc, #76]	@ (80163a8 <xTaskResumeAll+0x138>)
 801635c:	2200      	movs	r2, #0
 801635e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8016360:	4b10      	ldr	r3, [pc, #64]	@ (80163a4 <xTaskResumeAll+0x134>)
 8016362:	681b      	ldr	r3, [r3, #0]
 8016364:	2b00      	cmp	r3, #0
 8016366:	d009      	beq.n	801637c <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8016368:	2301      	movs	r3, #1
 801636a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 801636c:	4b0f      	ldr	r3, [pc, #60]	@ (80163ac <xTaskResumeAll+0x13c>)
 801636e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016372:	601a      	str	r2, [r3, #0]
 8016374:	f3bf 8f4f 	dsb	sy
 8016378:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801637c:	f000 fdc4 	bl	8016f08 <vPortExitCritical>

	return xAlreadyYielded;
 8016380:	68bb      	ldr	r3, [r7, #8]
}
 8016382:	4618      	mov	r0, r3
 8016384:	3710      	adds	r7, #16
 8016386:	46bd      	mov	sp, r7
 8016388:	bd80      	pop	{r7, pc}
 801638a:	bf00      	nop
 801638c:	200133e4 	.word	0x200133e4
 8016390:	200133bc 	.word	0x200133bc
 8016394:	2001337c 	.word	0x2001337c
 8016398:	200133c4 	.word	0x200133c4
 801639c:	200132c0 	.word	0x200132c0
 80163a0:	200132bc 	.word	0x200132bc
 80163a4:	200133d0 	.word	0x200133d0
 80163a8:	200133cc 	.word	0x200133cc
 80163ac:	e000ed04 	.word	0xe000ed04

080163b0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80163b0:	b480      	push	{r7}
 80163b2:	b083      	sub	sp, #12
 80163b4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80163b6:	4b05      	ldr	r3, [pc, #20]	@ (80163cc <xTaskGetTickCount+0x1c>)
 80163b8:	681b      	ldr	r3, [r3, #0]
 80163ba:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80163bc:	687b      	ldr	r3, [r7, #4]
}
 80163be:	4618      	mov	r0, r3
 80163c0:	370c      	adds	r7, #12
 80163c2:	46bd      	mov	sp, r7
 80163c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163c8:	4770      	bx	lr
 80163ca:	bf00      	nop
 80163cc:	200133c0 	.word	0x200133c0

080163d0 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80163d0:	b580      	push	{r7, lr}
 80163d2:	b082      	sub	sp, #8
 80163d4:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80163d6:	f000 fe49 	bl	801706c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80163da:	2300      	movs	r3, #0
 80163dc:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80163de:	4b04      	ldr	r3, [pc, #16]	@ (80163f0 <xTaskGetTickCountFromISR+0x20>)
 80163e0:	681b      	ldr	r3, [r3, #0]
 80163e2:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80163e4:	683b      	ldr	r3, [r7, #0]
}
 80163e6:	4618      	mov	r0, r3
 80163e8:	3708      	adds	r7, #8
 80163ea:	46bd      	mov	sp, r7
 80163ec:	bd80      	pop	{r7, pc}
 80163ee:	bf00      	nop
 80163f0:	200133c0 	.word	0x200133c0

080163f4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80163f4:	b580      	push	{r7, lr}
 80163f6:	b086      	sub	sp, #24
 80163f8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80163fa:	2300      	movs	r3, #0
 80163fc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80163fe:	4b50      	ldr	r3, [pc, #320]	@ (8016540 <xTaskIncrementTick+0x14c>)
 8016400:	681b      	ldr	r3, [r3, #0]
 8016402:	2b00      	cmp	r3, #0
 8016404:	f040 808b 	bne.w	801651e <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8016408:	4b4e      	ldr	r3, [pc, #312]	@ (8016544 <xTaskIncrementTick+0x150>)
 801640a:	681b      	ldr	r3, [r3, #0]
 801640c:	3301      	adds	r3, #1
 801640e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8016410:	4a4c      	ldr	r2, [pc, #304]	@ (8016544 <xTaskIncrementTick+0x150>)
 8016412:	693b      	ldr	r3, [r7, #16]
 8016414:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8016416:	693b      	ldr	r3, [r7, #16]
 8016418:	2b00      	cmp	r3, #0
 801641a:	d123      	bne.n	8016464 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 801641c:	4b4a      	ldr	r3, [pc, #296]	@ (8016548 <xTaskIncrementTick+0x154>)
 801641e:	681b      	ldr	r3, [r3, #0]
 8016420:	681b      	ldr	r3, [r3, #0]
 8016422:	2b00      	cmp	r3, #0
 8016424:	d00d      	beq.n	8016442 <xTaskIncrementTick+0x4e>
	__asm volatile
 8016426:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801642a:	b672      	cpsid	i
 801642c:	f383 8811 	msr	BASEPRI, r3
 8016430:	f3bf 8f6f 	isb	sy
 8016434:	f3bf 8f4f 	dsb	sy
 8016438:	b662      	cpsie	i
 801643a:	603b      	str	r3, [r7, #0]
}
 801643c:	bf00      	nop
 801643e:	bf00      	nop
 8016440:	e7fd      	b.n	801643e <xTaskIncrementTick+0x4a>
 8016442:	4b41      	ldr	r3, [pc, #260]	@ (8016548 <xTaskIncrementTick+0x154>)
 8016444:	681b      	ldr	r3, [r3, #0]
 8016446:	60fb      	str	r3, [r7, #12]
 8016448:	4b40      	ldr	r3, [pc, #256]	@ (801654c <xTaskIncrementTick+0x158>)
 801644a:	681b      	ldr	r3, [r3, #0]
 801644c:	4a3e      	ldr	r2, [pc, #248]	@ (8016548 <xTaskIncrementTick+0x154>)
 801644e:	6013      	str	r3, [r2, #0]
 8016450:	4a3e      	ldr	r2, [pc, #248]	@ (801654c <xTaskIncrementTick+0x158>)
 8016452:	68fb      	ldr	r3, [r7, #12]
 8016454:	6013      	str	r3, [r2, #0]
 8016456:	4b3e      	ldr	r3, [pc, #248]	@ (8016550 <xTaskIncrementTick+0x15c>)
 8016458:	681b      	ldr	r3, [r3, #0]
 801645a:	3301      	adds	r3, #1
 801645c:	4a3c      	ldr	r2, [pc, #240]	@ (8016550 <xTaskIncrementTick+0x15c>)
 801645e:	6013      	str	r3, [r2, #0]
 8016460:	f000 fada 	bl	8016a18 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8016464:	4b3b      	ldr	r3, [pc, #236]	@ (8016554 <xTaskIncrementTick+0x160>)
 8016466:	681b      	ldr	r3, [r3, #0]
 8016468:	693a      	ldr	r2, [r7, #16]
 801646a:	429a      	cmp	r2, r3
 801646c:	d348      	bcc.n	8016500 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801646e:	4b36      	ldr	r3, [pc, #216]	@ (8016548 <xTaskIncrementTick+0x154>)
 8016470:	681b      	ldr	r3, [r3, #0]
 8016472:	681b      	ldr	r3, [r3, #0]
 8016474:	2b00      	cmp	r3, #0
 8016476:	d104      	bne.n	8016482 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016478:	4b36      	ldr	r3, [pc, #216]	@ (8016554 <xTaskIncrementTick+0x160>)
 801647a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801647e:	601a      	str	r2, [r3, #0]
					break;
 8016480:	e03e      	b.n	8016500 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016482:	4b31      	ldr	r3, [pc, #196]	@ (8016548 <xTaskIncrementTick+0x154>)
 8016484:	681b      	ldr	r3, [r3, #0]
 8016486:	68db      	ldr	r3, [r3, #12]
 8016488:	68db      	ldr	r3, [r3, #12]
 801648a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 801648c:	68bb      	ldr	r3, [r7, #8]
 801648e:	685b      	ldr	r3, [r3, #4]
 8016490:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8016492:	693a      	ldr	r2, [r7, #16]
 8016494:	687b      	ldr	r3, [r7, #4]
 8016496:	429a      	cmp	r2, r3
 8016498:	d203      	bcs.n	80164a2 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801649a:	4a2e      	ldr	r2, [pc, #184]	@ (8016554 <xTaskIncrementTick+0x160>)
 801649c:	687b      	ldr	r3, [r7, #4]
 801649e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80164a0:	e02e      	b.n	8016500 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80164a2:	68bb      	ldr	r3, [r7, #8]
 80164a4:	3304      	adds	r3, #4
 80164a6:	4618      	mov	r0, r3
 80164a8:	f7fe fe9c 	bl	80151e4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80164ac:	68bb      	ldr	r3, [r7, #8]
 80164ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80164b0:	2b00      	cmp	r3, #0
 80164b2:	d004      	beq.n	80164be <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80164b4:	68bb      	ldr	r3, [r7, #8]
 80164b6:	3318      	adds	r3, #24
 80164b8:	4618      	mov	r0, r3
 80164ba:	f7fe fe93 	bl	80151e4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80164be:	68bb      	ldr	r3, [r7, #8]
 80164c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80164c2:	2201      	movs	r2, #1
 80164c4:	409a      	lsls	r2, r3
 80164c6:	4b24      	ldr	r3, [pc, #144]	@ (8016558 <xTaskIncrementTick+0x164>)
 80164c8:	681b      	ldr	r3, [r3, #0]
 80164ca:	4313      	orrs	r3, r2
 80164cc:	4a22      	ldr	r2, [pc, #136]	@ (8016558 <xTaskIncrementTick+0x164>)
 80164ce:	6013      	str	r3, [r2, #0]
 80164d0:	68bb      	ldr	r3, [r7, #8]
 80164d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80164d4:	4613      	mov	r3, r2
 80164d6:	009b      	lsls	r3, r3, #2
 80164d8:	4413      	add	r3, r2
 80164da:	009b      	lsls	r3, r3, #2
 80164dc:	4a1f      	ldr	r2, [pc, #124]	@ (801655c <xTaskIncrementTick+0x168>)
 80164de:	441a      	add	r2, r3
 80164e0:	68bb      	ldr	r3, [r7, #8]
 80164e2:	3304      	adds	r3, #4
 80164e4:	4619      	mov	r1, r3
 80164e6:	4610      	mov	r0, r2
 80164e8:	f7fe fe1f 	bl	801512a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80164ec:	68bb      	ldr	r3, [r7, #8]
 80164ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80164f0:	4b1b      	ldr	r3, [pc, #108]	@ (8016560 <xTaskIncrementTick+0x16c>)
 80164f2:	681b      	ldr	r3, [r3, #0]
 80164f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80164f6:	429a      	cmp	r2, r3
 80164f8:	d3b9      	bcc.n	801646e <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 80164fa:	2301      	movs	r3, #1
 80164fc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80164fe:	e7b6      	b.n	801646e <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8016500:	4b17      	ldr	r3, [pc, #92]	@ (8016560 <xTaskIncrementTick+0x16c>)
 8016502:	681b      	ldr	r3, [r3, #0]
 8016504:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016506:	4915      	ldr	r1, [pc, #84]	@ (801655c <xTaskIncrementTick+0x168>)
 8016508:	4613      	mov	r3, r2
 801650a:	009b      	lsls	r3, r3, #2
 801650c:	4413      	add	r3, r2
 801650e:	009b      	lsls	r3, r3, #2
 8016510:	440b      	add	r3, r1
 8016512:	681b      	ldr	r3, [r3, #0]
 8016514:	2b01      	cmp	r3, #1
 8016516:	d907      	bls.n	8016528 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 8016518:	2301      	movs	r3, #1
 801651a:	617b      	str	r3, [r7, #20]
 801651c:	e004      	b.n	8016528 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 801651e:	4b11      	ldr	r3, [pc, #68]	@ (8016564 <xTaskIncrementTick+0x170>)
 8016520:	681b      	ldr	r3, [r3, #0]
 8016522:	3301      	adds	r3, #1
 8016524:	4a0f      	ldr	r2, [pc, #60]	@ (8016564 <xTaskIncrementTick+0x170>)
 8016526:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8016528:	4b0f      	ldr	r3, [pc, #60]	@ (8016568 <xTaskIncrementTick+0x174>)
 801652a:	681b      	ldr	r3, [r3, #0]
 801652c:	2b00      	cmp	r3, #0
 801652e:	d001      	beq.n	8016534 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8016530:	2301      	movs	r3, #1
 8016532:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8016534:	697b      	ldr	r3, [r7, #20]
}
 8016536:	4618      	mov	r0, r3
 8016538:	3718      	adds	r7, #24
 801653a:	46bd      	mov	sp, r7
 801653c:	bd80      	pop	{r7, pc}
 801653e:	bf00      	nop
 8016540:	200133e4 	.word	0x200133e4
 8016544:	200133c0 	.word	0x200133c0
 8016548:	20013374 	.word	0x20013374
 801654c:	20013378 	.word	0x20013378
 8016550:	200133d4 	.word	0x200133d4
 8016554:	200133dc 	.word	0x200133dc
 8016558:	200133c4 	.word	0x200133c4
 801655c:	200132c0 	.word	0x200132c0
 8016560:	200132bc 	.word	0x200132bc
 8016564:	200133cc 	.word	0x200133cc
 8016568:	200133d0 	.word	0x200133d0

0801656c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 801656c:	b580      	push	{r7, lr}
 801656e:	b088      	sub	sp, #32
 8016570:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8016572:	4b3b      	ldr	r3, [pc, #236]	@ (8016660 <vTaskSwitchContext+0xf4>)
 8016574:	681b      	ldr	r3, [r3, #0]
 8016576:	2b00      	cmp	r3, #0
 8016578:	d003      	beq.n	8016582 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801657a:	4b3a      	ldr	r3, [pc, #232]	@ (8016664 <vTaskSwitchContext+0xf8>)
 801657c:	2201      	movs	r2, #1
 801657e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8016580:	e069      	b.n	8016656 <vTaskSwitchContext+0xea>
		xYieldPending = pdFALSE;
 8016582:	4b38      	ldr	r3, [pc, #224]	@ (8016664 <vTaskSwitchContext+0xf8>)
 8016584:	2200      	movs	r2, #0
 8016586:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8016588:	4b37      	ldr	r3, [pc, #220]	@ (8016668 <vTaskSwitchContext+0xfc>)
 801658a:	681b      	ldr	r3, [r3, #0]
 801658c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801658e:	61fb      	str	r3, [r7, #28]
 8016590:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8016594:	61bb      	str	r3, [r7, #24]
 8016596:	69fb      	ldr	r3, [r7, #28]
 8016598:	681b      	ldr	r3, [r3, #0]
 801659a:	69ba      	ldr	r2, [r7, #24]
 801659c:	429a      	cmp	r2, r3
 801659e:	d111      	bne.n	80165c4 <vTaskSwitchContext+0x58>
 80165a0:	69fb      	ldr	r3, [r7, #28]
 80165a2:	3304      	adds	r3, #4
 80165a4:	681b      	ldr	r3, [r3, #0]
 80165a6:	69ba      	ldr	r2, [r7, #24]
 80165a8:	429a      	cmp	r2, r3
 80165aa:	d10b      	bne.n	80165c4 <vTaskSwitchContext+0x58>
 80165ac:	69fb      	ldr	r3, [r7, #28]
 80165ae:	3308      	adds	r3, #8
 80165b0:	681b      	ldr	r3, [r3, #0]
 80165b2:	69ba      	ldr	r2, [r7, #24]
 80165b4:	429a      	cmp	r2, r3
 80165b6:	d105      	bne.n	80165c4 <vTaskSwitchContext+0x58>
 80165b8:	69fb      	ldr	r3, [r7, #28]
 80165ba:	330c      	adds	r3, #12
 80165bc:	681b      	ldr	r3, [r3, #0]
 80165be:	69ba      	ldr	r2, [r7, #24]
 80165c0:	429a      	cmp	r2, r3
 80165c2:	d008      	beq.n	80165d6 <vTaskSwitchContext+0x6a>
 80165c4:	4b28      	ldr	r3, [pc, #160]	@ (8016668 <vTaskSwitchContext+0xfc>)
 80165c6:	681a      	ldr	r2, [r3, #0]
 80165c8:	4b27      	ldr	r3, [pc, #156]	@ (8016668 <vTaskSwitchContext+0xfc>)
 80165ca:	681b      	ldr	r3, [r3, #0]
 80165cc:	3334      	adds	r3, #52	@ 0x34
 80165ce:	4619      	mov	r1, r3
 80165d0:	4610      	mov	r0, r2
 80165d2:	f7e9 ffba 	bl	800054a <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80165d6:	4b25      	ldr	r3, [pc, #148]	@ (801666c <vTaskSwitchContext+0x100>)
 80165d8:	681b      	ldr	r3, [r3, #0]
 80165da:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80165dc:	68fb      	ldr	r3, [r7, #12]
 80165de:	fab3 f383 	clz	r3, r3
 80165e2:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80165e4:	7afb      	ldrb	r3, [r7, #11]
 80165e6:	f1c3 031f 	rsb	r3, r3, #31
 80165ea:	617b      	str	r3, [r7, #20]
 80165ec:	4920      	ldr	r1, [pc, #128]	@ (8016670 <vTaskSwitchContext+0x104>)
 80165ee:	697a      	ldr	r2, [r7, #20]
 80165f0:	4613      	mov	r3, r2
 80165f2:	009b      	lsls	r3, r3, #2
 80165f4:	4413      	add	r3, r2
 80165f6:	009b      	lsls	r3, r3, #2
 80165f8:	440b      	add	r3, r1
 80165fa:	681b      	ldr	r3, [r3, #0]
 80165fc:	2b00      	cmp	r3, #0
 80165fe:	d10d      	bne.n	801661c <vTaskSwitchContext+0xb0>
	__asm volatile
 8016600:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016604:	b672      	cpsid	i
 8016606:	f383 8811 	msr	BASEPRI, r3
 801660a:	f3bf 8f6f 	isb	sy
 801660e:	f3bf 8f4f 	dsb	sy
 8016612:	b662      	cpsie	i
 8016614:	607b      	str	r3, [r7, #4]
}
 8016616:	bf00      	nop
 8016618:	bf00      	nop
 801661a:	e7fd      	b.n	8016618 <vTaskSwitchContext+0xac>
 801661c:	697a      	ldr	r2, [r7, #20]
 801661e:	4613      	mov	r3, r2
 8016620:	009b      	lsls	r3, r3, #2
 8016622:	4413      	add	r3, r2
 8016624:	009b      	lsls	r3, r3, #2
 8016626:	4a12      	ldr	r2, [pc, #72]	@ (8016670 <vTaskSwitchContext+0x104>)
 8016628:	4413      	add	r3, r2
 801662a:	613b      	str	r3, [r7, #16]
 801662c:	693b      	ldr	r3, [r7, #16]
 801662e:	685b      	ldr	r3, [r3, #4]
 8016630:	685a      	ldr	r2, [r3, #4]
 8016632:	693b      	ldr	r3, [r7, #16]
 8016634:	605a      	str	r2, [r3, #4]
 8016636:	693b      	ldr	r3, [r7, #16]
 8016638:	685a      	ldr	r2, [r3, #4]
 801663a:	693b      	ldr	r3, [r7, #16]
 801663c:	3308      	adds	r3, #8
 801663e:	429a      	cmp	r2, r3
 8016640:	d104      	bne.n	801664c <vTaskSwitchContext+0xe0>
 8016642:	693b      	ldr	r3, [r7, #16]
 8016644:	685b      	ldr	r3, [r3, #4]
 8016646:	685a      	ldr	r2, [r3, #4]
 8016648:	693b      	ldr	r3, [r7, #16]
 801664a:	605a      	str	r2, [r3, #4]
 801664c:	693b      	ldr	r3, [r7, #16]
 801664e:	685b      	ldr	r3, [r3, #4]
 8016650:	68db      	ldr	r3, [r3, #12]
 8016652:	4a05      	ldr	r2, [pc, #20]	@ (8016668 <vTaskSwitchContext+0xfc>)
 8016654:	6013      	str	r3, [r2, #0]
}
 8016656:	bf00      	nop
 8016658:	3720      	adds	r7, #32
 801665a:	46bd      	mov	sp, r7
 801665c:	bd80      	pop	{r7, pc}
 801665e:	bf00      	nop
 8016660:	200133e4 	.word	0x200133e4
 8016664:	200133d0 	.word	0x200133d0
 8016668:	200132bc 	.word	0x200132bc
 801666c:	200133c4 	.word	0x200133c4
 8016670:	200132c0 	.word	0x200132c0

08016674 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8016674:	b580      	push	{r7, lr}
 8016676:	b084      	sub	sp, #16
 8016678:	af00      	add	r7, sp, #0
 801667a:	6078      	str	r0, [r7, #4]
 801667c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801667e:	687b      	ldr	r3, [r7, #4]
 8016680:	2b00      	cmp	r3, #0
 8016682:	d10d      	bne.n	80166a0 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 8016684:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016688:	b672      	cpsid	i
 801668a:	f383 8811 	msr	BASEPRI, r3
 801668e:	f3bf 8f6f 	isb	sy
 8016692:	f3bf 8f4f 	dsb	sy
 8016696:	b662      	cpsie	i
 8016698:	60fb      	str	r3, [r7, #12]
}
 801669a:	bf00      	nop
 801669c:	bf00      	nop
 801669e:	e7fd      	b.n	801669c <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80166a0:	4b07      	ldr	r3, [pc, #28]	@ (80166c0 <vTaskPlaceOnEventList+0x4c>)
 80166a2:	681b      	ldr	r3, [r3, #0]
 80166a4:	3318      	adds	r3, #24
 80166a6:	4619      	mov	r1, r3
 80166a8:	6878      	ldr	r0, [r7, #4]
 80166aa:	f7fe fd62 	bl	8015172 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80166ae:	2101      	movs	r1, #1
 80166b0:	6838      	ldr	r0, [r7, #0]
 80166b2:	f000 fa7b 	bl	8016bac <prvAddCurrentTaskToDelayedList>
}
 80166b6:	bf00      	nop
 80166b8:	3710      	adds	r7, #16
 80166ba:	46bd      	mov	sp, r7
 80166bc:	bd80      	pop	{r7, pc}
 80166be:	bf00      	nop
 80166c0:	200132bc 	.word	0x200132bc

080166c4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80166c4:	b580      	push	{r7, lr}
 80166c6:	b086      	sub	sp, #24
 80166c8:	af00      	add	r7, sp, #0
 80166ca:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80166cc:	687b      	ldr	r3, [r7, #4]
 80166ce:	68db      	ldr	r3, [r3, #12]
 80166d0:	68db      	ldr	r3, [r3, #12]
 80166d2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80166d4:	693b      	ldr	r3, [r7, #16]
 80166d6:	2b00      	cmp	r3, #0
 80166d8:	d10d      	bne.n	80166f6 <xTaskRemoveFromEventList+0x32>
	__asm volatile
 80166da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80166de:	b672      	cpsid	i
 80166e0:	f383 8811 	msr	BASEPRI, r3
 80166e4:	f3bf 8f6f 	isb	sy
 80166e8:	f3bf 8f4f 	dsb	sy
 80166ec:	b662      	cpsie	i
 80166ee:	60fb      	str	r3, [r7, #12]
}
 80166f0:	bf00      	nop
 80166f2:	bf00      	nop
 80166f4:	e7fd      	b.n	80166f2 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80166f6:	693b      	ldr	r3, [r7, #16]
 80166f8:	3318      	adds	r3, #24
 80166fa:	4618      	mov	r0, r3
 80166fc:	f7fe fd72 	bl	80151e4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016700:	4b1d      	ldr	r3, [pc, #116]	@ (8016778 <xTaskRemoveFromEventList+0xb4>)
 8016702:	681b      	ldr	r3, [r3, #0]
 8016704:	2b00      	cmp	r3, #0
 8016706:	d11c      	bne.n	8016742 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8016708:	693b      	ldr	r3, [r7, #16]
 801670a:	3304      	adds	r3, #4
 801670c:	4618      	mov	r0, r3
 801670e:	f7fe fd69 	bl	80151e4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8016712:	693b      	ldr	r3, [r7, #16]
 8016714:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016716:	2201      	movs	r2, #1
 8016718:	409a      	lsls	r2, r3
 801671a:	4b18      	ldr	r3, [pc, #96]	@ (801677c <xTaskRemoveFromEventList+0xb8>)
 801671c:	681b      	ldr	r3, [r3, #0]
 801671e:	4313      	orrs	r3, r2
 8016720:	4a16      	ldr	r2, [pc, #88]	@ (801677c <xTaskRemoveFromEventList+0xb8>)
 8016722:	6013      	str	r3, [r2, #0]
 8016724:	693b      	ldr	r3, [r7, #16]
 8016726:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016728:	4613      	mov	r3, r2
 801672a:	009b      	lsls	r3, r3, #2
 801672c:	4413      	add	r3, r2
 801672e:	009b      	lsls	r3, r3, #2
 8016730:	4a13      	ldr	r2, [pc, #76]	@ (8016780 <xTaskRemoveFromEventList+0xbc>)
 8016732:	441a      	add	r2, r3
 8016734:	693b      	ldr	r3, [r7, #16]
 8016736:	3304      	adds	r3, #4
 8016738:	4619      	mov	r1, r3
 801673a:	4610      	mov	r0, r2
 801673c:	f7fe fcf5 	bl	801512a <vListInsertEnd>
 8016740:	e005      	b.n	801674e <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8016742:	693b      	ldr	r3, [r7, #16]
 8016744:	3318      	adds	r3, #24
 8016746:	4619      	mov	r1, r3
 8016748:	480e      	ldr	r0, [pc, #56]	@ (8016784 <xTaskRemoveFromEventList+0xc0>)
 801674a:	f7fe fcee 	bl	801512a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 801674e:	693b      	ldr	r3, [r7, #16]
 8016750:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016752:	4b0d      	ldr	r3, [pc, #52]	@ (8016788 <xTaskRemoveFromEventList+0xc4>)
 8016754:	681b      	ldr	r3, [r3, #0]
 8016756:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016758:	429a      	cmp	r2, r3
 801675a:	d905      	bls.n	8016768 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 801675c:	2301      	movs	r3, #1
 801675e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8016760:	4b0a      	ldr	r3, [pc, #40]	@ (801678c <xTaskRemoveFromEventList+0xc8>)
 8016762:	2201      	movs	r2, #1
 8016764:	601a      	str	r2, [r3, #0]
 8016766:	e001      	b.n	801676c <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8016768:	2300      	movs	r3, #0
 801676a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 801676c:	697b      	ldr	r3, [r7, #20]
}
 801676e:	4618      	mov	r0, r3
 8016770:	3718      	adds	r7, #24
 8016772:	46bd      	mov	sp, r7
 8016774:	bd80      	pop	{r7, pc}
 8016776:	bf00      	nop
 8016778:	200133e4 	.word	0x200133e4
 801677c:	200133c4 	.word	0x200133c4
 8016780:	200132c0 	.word	0x200132c0
 8016784:	2001337c 	.word	0x2001337c
 8016788:	200132bc 	.word	0x200132bc
 801678c:	200133d0 	.word	0x200133d0

08016790 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8016790:	b480      	push	{r7}
 8016792:	b083      	sub	sp, #12
 8016794:	af00      	add	r7, sp, #0
 8016796:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8016798:	4b06      	ldr	r3, [pc, #24]	@ (80167b4 <vTaskInternalSetTimeOutState+0x24>)
 801679a:	681a      	ldr	r2, [r3, #0]
 801679c:	687b      	ldr	r3, [r7, #4]
 801679e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80167a0:	4b05      	ldr	r3, [pc, #20]	@ (80167b8 <vTaskInternalSetTimeOutState+0x28>)
 80167a2:	681a      	ldr	r2, [r3, #0]
 80167a4:	687b      	ldr	r3, [r7, #4]
 80167a6:	605a      	str	r2, [r3, #4]
}
 80167a8:	bf00      	nop
 80167aa:	370c      	adds	r7, #12
 80167ac:	46bd      	mov	sp, r7
 80167ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80167b2:	4770      	bx	lr
 80167b4:	200133d4 	.word	0x200133d4
 80167b8:	200133c0 	.word	0x200133c0

080167bc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80167bc:	b580      	push	{r7, lr}
 80167be:	b088      	sub	sp, #32
 80167c0:	af00      	add	r7, sp, #0
 80167c2:	6078      	str	r0, [r7, #4]
 80167c4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80167c6:	687b      	ldr	r3, [r7, #4]
 80167c8:	2b00      	cmp	r3, #0
 80167ca:	d10d      	bne.n	80167e8 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 80167cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80167d0:	b672      	cpsid	i
 80167d2:	f383 8811 	msr	BASEPRI, r3
 80167d6:	f3bf 8f6f 	isb	sy
 80167da:	f3bf 8f4f 	dsb	sy
 80167de:	b662      	cpsie	i
 80167e0:	613b      	str	r3, [r7, #16]
}
 80167e2:	bf00      	nop
 80167e4:	bf00      	nop
 80167e6:	e7fd      	b.n	80167e4 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 80167e8:	683b      	ldr	r3, [r7, #0]
 80167ea:	2b00      	cmp	r3, #0
 80167ec:	d10d      	bne.n	801680a <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 80167ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80167f2:	b672      	cpsid	i
 80167f4:	f383 8811 	msr	BASEPRI, r3
 80167f8:	f3bf 8f6f 	isb	sy
 80167fc:	f3bf 8f4f 	dsb	sy
 8016800:	b662      	cpsie	i
 8016802:	60fb      	str	r3, [r7, #12]
}
 8016804:	bf00      	nop
 8016806:	bf00      	nop
 8016808:	e7fd      	b.n	8016806 <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 801680a:	f000 fb47 	bl	8016e9c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801680e:	4b1d      	ldr	r3, [pc, #116]	@ (8016884 <xTaskCheckForTimeOut+0xc8>)
 8016810:	681b      	ldr	r3, [r3, #0]
 8016812:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8016814:	687b      	ldr	r3, [r7, #4]
 8016816:	685b      	ldr	r3, [r3, #4]
 8016818:	69ba      	ldr	r2, [r7, #24]
 801681a:	1ad3      	subs	r3, r2, r3
 801681c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801681e:	683b      	ldr	r3, [r7, #0]
 8016820:	681b      	ldr	r3, [r3, #0]
 8016822:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8016826:	d102      	bne.n	801682e <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8016828:	2300      	movs	r3, #0
 801682a:	61fb      	str	r3, [r7, #28]
 801682c:	e023      	b.n	8016876 <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801682e:	687b      	ldr	r3, [r7, #4]
 8016830:	681a      	ldr	r2, [r3, #0]
 8016832:	4b15      	ldr	r3, [pc, #84]	@ (8016888 <xTaskCheckForTimeOut+0xcc>)
 8016834:	681b      	ldr	r3, [r3, #0]
 8016836:	429a      	cmp	r2, r3
 8016838:	d007      	beq.n	801684a <xTaskCheckForTimeOut+0x8e>
 801683a:	687b      	ldr	r3, [r7, #4]
 801683c:	685b      	ldr	r3, [r3, #4]
 801683e:	69ba      	ldr	r2, [r7, #24]
 8016840:	429a      	cmp	r2, r3
 8016842:	d302      	bcc.n	801684a <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8016844:	2301      	movs	r3, #1
 8016846:	61fb      	str	r3, [r7, #28]
 8016848:	e015      	b.n	8016876 <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801684a:	683b      	ldr	r3, [r7, #0]
 801684c:	681b      	ldr	r3, [r3, #0]
 801684e:	697a      	ldr	r2, [r7, #20]
 8016850:	429a      	cmp	r2, r3
 8016852:	d20b      	bcs.n	801686c <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8016854:	683b      	ldr	r3, [r7, #0]
 8016856:	681a      	ldr	r2, [r3, #0]
 8016858:	697b      	ldr	r3, [r7, #20]
 801685a:	1ad2      	subs	r2, r2, r3
 801685c:	683b      	ldr	r3, [r7, #0]
 801685e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8016860:	6878      	ldr	r0, [r7, #4]
 8016862:	f7ff ff95 	bl	8016790 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8016866:	2300      	movs	r3, #0
 8016868:	61fb      	str	r3, [r7, #28]
 801686a:	e004      	b.n	8016876 <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 801686c:	683b      	ldr	r3, [r7, #0]
 801686e:	2200      	movs	r2, #0
 8016870:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8016872:	2301      	movs	r3, #1
 8016874:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8016876:	f000 fb47 	bl	8016f08 <vPortExitCritical>

	return xReturn;
 801687a:	69fb      	ldr	r3, [r7, #28]
}
 801687c:	4618      	mov	r0, r3
 801687e:	3720      	adds	r7, #32
 8016880:	46bd      	mov	sp, r7
 8016882:	bd80      	pop	{r7, pc}
 8016884:	200133c0 	.word	0x200133c0
 8016888:	200133d4 	.word	0x200133d4

0801688c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 801688c:	b480      	push	{r7}
 801688e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8016890:	4b03      	ldr	r3, [pc, #12]	@ (80168a0 <vTaskMissedYield+0x14>)
 8016892:	2201      	movs	r2, #1
 8016894:	601a      	str	r2, [r3, #0]
}
 8016896:	bf00      	nop
 8016898:	46bd      	mov	sp, r7
 801689a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801689e:	4770      	bx	lr
 80168a0:	200133d0 	.word	0x200133d0

080168a4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80168a4:	b580      	push	{r7, lr}
 80168a6:	b082      	sub	sp, #8
 80168a8:	af00      	add	r7, sp, #0
 80168aa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80168ac:	f000 f854 	bl	8016958 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80168b0:	4b07      	ldr	r3, [pc, #28]	@ (80168d0 <prvIdleTask+0x2c>)
 80168b2:	681b      	ldr	r3, [r3, #0]
 80168b4:	2b01      	cmp	r3, #1
 80168b6:	d907      	bls.n	80168c8 <prvIdleTask+0x24>
			{
				taskYIELD();
 80168b8:	4b06      	ldr	r3, [pc, #24]	@ (80168d4 <prvIdleTask+0x30>)
 80168ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80168be:	601a      	str	r2, [r3, #0]
 80168c0:	f3bf 8f4f 	dsb	sy
 80168c4:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 80168c8:	f7e9 fe38 	bl	800053c <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 80168cc:	e7ee      	b.n	80168ac <prvIdleTask+0x8>
 80168ce:	bf00      	nop
 80168d0:	200132c0 	.word	0x200132c0
 80168d4:	e000ed04 	.word	0xe000ed04

080168d8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80168d8:	b580      	push	{r7, lr}
 80168da:	b082      	sub	sp, #8
 80168dc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80168de:	2300      	movs	r3, #0
 80168e0:	607b      	str	r3, [r7, #4]
 80168e2:	e00c      	b.n	80168fe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80168e4:	687a      	ldr	r2, [r7, #4]
 80168e6:	4613      	mov	r3, r2
 80168e8:	009b      	lsls	r3, r3, #2
 80168ea:	4413      	add	r3, r2
 80168ec:	009b      	lsls	r3, r3, #2
 80168ee:	4a12      	ldr	r2, [pc, #72]	@ (8016938 <prvInitialiseTaskLists+0x60>)
 80168f0:	4413      	add	r3, r2
 80168f2:	4618      	mov	r0, r3
 80168f4:	f7fe fbec 	bl	80150d0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80168f8:	687b      	ldr	r3, [r7, #4]
 80168fa:	3301      	adds	r3, #1
 80168fc:	607b      	str	r3, [r7, #4]
 80168fe:	687b      	ldr	r3, [r7, #4]
 8016900:	2b06      	cmp	r3, #6
 8016902:	d9ef      	bls.n	80168e4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8016904:	480d      	ldr	r0, [pc, #52]	@ (801693c <prvInitialiseTaskLists+0x64>)
 8016906:	f7fe fbe3 	bl	80150d0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801690a:	480d      	ldr	r0, [pc, #52]	@ (8016940 <prvInitialiseTaskLists+0x68>)
 801690c:	f7fe fbe0 	bl	80150d0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8016910:	480c      	ldr	r0, [pc, #48]	@ (8016944 <prvInitialiseTaskLists+0x6c>)
 8016912:	f7fe fbdd 	bl	80150d0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8016916:	480c      	ldr	r0, [pc, #48]	@ (8016948 <prvInitialiseTaskLists+0x70>)
 8016918:	f7fe fbda 	bl	80150d0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 801691c:	480b      	ldr	r0, [pc, #44]	@ (801694c <prvInitialiseTaskLists+0x74>)
 801691e:	f7fe fbd7 	bl	80150d0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8016922:	4b0b      	ldr	r3, [pc, #44]	@ (8016950 <prvInitialiseTaskLists+0x78>)
 8016924:	4a05      	ldr	r2, [pc, #20]	@ (801693c <prvInitialiseTaskLists+0x64>)
 8016926:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8016928:	4b0a      	ldr	r3, [pc, #40]	@ (8016954 <prvInitialiseTaskLists+0x7c>)
 801692a:	4a05      	ldr	r2, [pc, #20]	@ (8016940 <prvInitialiseTaskLists+0x68>)
 801692c:	601a      	str	r2, [r3, #0]
}
 801692e:	bf00      	nop
 8016930:	3708      	adds	r7, #8
 8016932:	46bd      	mov	sp, r7
 8016934:	bd80      	pop	{r7, pc}
 8016936:	bf00      	nop
 8016938:	200132c0 	.word	0x200132c0
 801693c:	2001334c 	.word	0x2001334c
 8016940:	20013360 	.word	0x20013360
 8016944:	2001337c 	.word	0x2001337c
 8016948:	20013390 	.word	0x20013390
 801694c:	200133a8 	.word	0x200133a8
 8016950:	20013374 	.word	0x20013374
 8016954:	20013378 	.word	0x20013378

08016958 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8016958:	b580      	push	{r7, lr}
 801695a:	b082      	sub	sp, #8
 801695c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801695e:	e019      	b.n	8016994 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8016960:	f000 fa9c 	bl	8016e9c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016964:	4b10      	ldr	r3, [pc, #64]	@ (80169a8 <prvCheckTasksWaitingTermination+0x50>)
 8016966:	68db      	ldr	r3, [r3, #12]
 8016968:	68db      	ldr	r3, [r3, #12]
 801696a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801696c:	687b      	ldr	r3, [r7, #4]
 801696e:	3304      	adds	r3, #4
 8016970:	4618      	mov	r0, r3
 8016972:	f7fe fc37 	bl	80151e4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8016976:	4b0d      	ldr	r3, [pc, #52]	@ (80169ac <prvCheckTasksWaitingTermination+0x54>)
 8016978:	681b      	ldr	r3, [r3, #0]
 801697a:	3b01      	subs	r3, #1
 801697c:	4a0b      	ldr	r2, [pc, #44]	@ (80169ac <prvCheckTasksWaitingTermination+0x54>)
 801697e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8016980:	4b0b      	ldr	r3, [pc, #44]	@ (80169b0 <prvCheckTasksWaitingTermination+0x58>)
 8016982:	681b      	ldr	r3, [r3, #0]
 8016984:	3b01      	subs	r3, #1
 8016986:	4a0a      	ldr	r2, [pc, #40]	@ (80169b0 <prvCheckTasksWaitingTermination+0x58>)
 8016988:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801698a:	f000 fabd 	bl	8016f08 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801698e:	6878      	ldr	r0, [r7, #4]
 8016990:	f000 f810 	bl	80169b4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8016994:	4b06      	ldr	r3, [pc, #24]	@ (80169b0 <prvCheckTasksWaitingTermination+0x58>)
 8016996:	681b      	ldr	r3, [r3, #0]
 8016998:	2b00      	cmp	r3, #0
 801699a:	d1e1      	bne.n	8016960 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 801699c:	bf00      	nop
 801699e:	bf00      	nop
 80169a0:	3708      	adds	r7, #8
 80169a2:	46bd      	mov	sp, r7
 80169a4:	bd80      	pop	{r7, pc}
 80169a6:	bf00      	nop
 80169a8:	20013390 	.word	0x20013390
 80169ac:	200133bc 	.word	0x200133bc
 80169b0:	200133a4 	.word	0x200133a4

080169b4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80169b4:	b580      	push	{r7, lr}
 80169b6:	b084      	sub	sp, #16
 80169b8:	af00      	add	r7, sp, #0
 80169ba:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80169bc:	687b      	ldr	r3, [r7, #4]
 80169be:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 80169c2:	2b00      	cmp	r3, #0
 80169c4:	d108      	bne.n	80169d8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80169c6:	687b      	ldr	r3, [r7, #4]
 80169c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80169ca:	4618      	mov	r0, r3
 80169cc:	f000 fc66 	bl	801729c <vPortFree>
				vPortFree( pxTCB );
 80169d0:	6878      	ldr	r0, [r7, #4]
 80169d2:	f000 fc63 	bl	801729c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80169d6:	e01b      	b.n	8016a10 <prvDeleteTCB+0x5c>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80169d8:	687b      	ldr	r3, [r7, #4]
 80169da:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 80169de:	2b01      	cmp	r3, #1
 80169e0:	d103      	bne.n	80169ea <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80169e2:	6878      	ldr	r0, [r7, #4]
 80169e4:	f000 fc5a 	bl	801729c <vPortFree>
	}
 80169e8:	e012      	b.n	8016a10 <prvDeleteTCB+0x5c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80169ea:	687b      	ldr	r3, [r7, #4]
 80169ec:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 80169f0:	2b02      	cmp	r3, #2
 80169f2:	d00d      	beq.n	8016a10 <prvDeleteTCB+0x5c>
	__asm volatile
 80169f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80169f8:	b672      	cpsid	i
 80169fa:	f383 8811 	msr	BASEPRI, r3
 80169fe:	f3bf 8f6f 	isb	sy
 8016a02:	f3bf 8f4f 	dsb	sy
 8016a06:	b662      	cpsie	i
 8016a08:	60fb      	str	r3, [r7, #12]
}
 8016a0a:	bf00      	nop
 8016a0c:	bf00      	nop
 8016a0e:	e7fd      	b.n	8016a0c <prvDeleteTCB+0x58>
	}
 8016a10:	bf00      	nop
 8016a12:	3710      	adds	r7, #16
 8016a14:	46bd      	mov	sp, r7
 8016a16:	bd80      	pop	{r7, pc}

08016a18 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8016a18:	b480      	push	{r7}
 8016a1a:	b083      	sub	sp, #12
 8016a1c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8016a1e:	4b0c      	ldr	r3, [pc, #48]	@ (8016a50 <prvResetNextTaskUnblockTime+0x38>)
 8016a20:	681b      	ldr	r3, [r3, #0]
 8016a22:	681b      	ldr	r3, [r3, #0]
 8016a24:	2b00      	cmp	r3, #0
 8016a26:	d104      	bne.n	8016a32 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8016a28:	4b0a      	ldr	r3, [pc, #40]	@ (8016a54 <prvResetNextTaskUnblockTime+0x3c>)
 8016a2a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8016a2e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8016a30:	e008      	b.n	8016a44 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016a32:	4b07      	ldr	r3, [pc, #28]	@ (8016a50 <prvResetNextTaskUnblockTime+0x38>)
 8016a34:	681b      	ldr	r3, [r3, #0]
 8016a36:	68db      	ldr	r3, [r3, #12]
 8016a38:	68db      	ldr	r3, [r3, #12]
 8016a3a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8016a3c:	687b      	ldr	r3, [r7, #4]
 8016a3e:	685b      	ldr	r3, [r3, #4]
 8016a40:	4a04      	ldr	r2, [pc, #16]	@ (8016a54 <prvResetNextTaskUnblockTime+0x3c>)
 8016a42:	6013      	str	r3, [r2, #0]
}
 8016a44:	bf00      	nop
 8016a46:	370c      	adds	r7, #12
 8016a48:	46bd      	mov	sp, r7
 8016a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a4e:	4770      	bx	lr
 8016a50:	20013374 	.word	0x20013374
 8016a54:	200133dc 	.word	0x200133dc

08016a58 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8016a58:	b480      	push	{r7}
 8016a5a:	b083      	sub	sp, #12
 8016a5c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8016a5e:	4b0b      	ldr	r3, [pc, #44]	@ (8016a8c <xTaskGetSchedulerState+0x34>)
 8016a60:	681b      	ldr	r3, [r3, #0]
 8016a62:	2b00      	cmp	r3, #0
 8016a64:	d102      	bne.n	8016a6c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8016a66:	2301      	movs	r3, #1
 8016a68:	607b      	str	r3, [r7, #4]
 8016a6a:	e008      	b.n	8016a7e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016a6c:	4b08      	ldr	r3, [pc, #32]	@ (8016a90 <xTaskGetSchedulerState+0x38>)
 8016a6e:	681b      	ldr	r3, [r3, #0]
 8016a70:	2b00      	cmp	r3, #0
 8016a72:	d102      	bne.n	8016a7a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8016a74:	2302      	movs	r3, #2
 8016a76:	607b      	str	r3, [r7, #4]
 8016a78:	e001      	b.n	8016a7e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8016a7a:	2300      	movs	r3, #0
 8016a7c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8016a7e:	687b      	ldr	r3, [r7, #4]
	}
 8016a80:	4618      	mov	r0, r3
 8016a82:	370c      	adds	r7, #12
 8016a84:	46bd      	mov	sp, r7
 8016a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a8a:	4770      	bx	lr
 8016a8c:	200133c8 	.word	0x200133c8
 8016a90:	200133e4 	.word	0x200133e4

08016a94 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8016a94:	b580      	push	{r7, lr}
 8016a96:	b086      	sub	sp, #24
 8016a98:	af00      	add	r7, sp, #0
 8016a9a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8016a9c:	687b      	ldr	r3, [r7, #4]
 8016a9e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8016aa0:	2300      	movs	r3, #0
 8016aa2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8016aa4:	687b      	ldr	r3, [r7, #4]
 8016aa6:	2b00      	cmp	r3, #0
 8016aa8:	d074      	beq.n	8016b94 <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8016aaa:	4b3d      	ldr	r3, [pc, #244]	@ (8016ba0 <xTaskPriorityDisinherit+0x10c>)
 8016aac:	681b      	ldr	r3, [r3, #0]
 8016aae:	693a      	ldr	r2, [r7, #16]
 8016ab0:	429a      	cmp	r2, r3
 8016ab2:	d00d      	beq.n	8016ad0 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 8016ab4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016ab8:	b672      	cpsid	i
 8016aba:	f383 8811 	msr	BASEPRI, r3
 8016abe:	f3bf 8f6f 	isb	sy
 8016ac2:	f3bf 8f4f 	dsb	sy
 8016ac6:	b662      	cpsie	i
 8016ac8:	60fb      	str	r3, [r7, #12]
}
 8016aca:	bf00      	nop
 8016acc:	bf00      	nop
 8016ace:	e7fd      	b.n	8016acc <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8016ad0:	693b      	ldr	r3, [r7, #16]
 8016ad2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8016ad4:	2b00      	cmp	r3, #0
 8016ad6:	d10d      	bne.n	8016af4 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 8016ad8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016adc:	b672      	cpsid	i
 8016ade:	f383 8811 	msr	BASEPRI, r3
 8016ae2:	f3bf 8f6f 	isb	sy
 8016ae6:	f3bf 8f4f 	dsb	sy
 8016aea:	b662      	cpsie	i
 8016aec:	60bb      	str	r3, [r7, #8]
}
 8016aee:	bf00      	nop
 8016af0:	bf00      	nop
 8016af2:	e7fd      	b.n	8016af0 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8016af4:	693b      	ldr	r3, [r7, #16]
 8016af6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8016af8:	1e5a      	subs	r2, r3, #1
 8016afa:	693b      	ldr	r3, [r7, #16]
 8016afc:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8016afe:	693b      	ldr	r3, [r7, #16]
 8016b00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016b02:	693b      	ldr	r3, [r7, #16]
 8016b04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8016b06:	429a      	cmp	r2, r3
 8016b08:	d044      	beq.n	8016b94 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8016b0a:	693b      	ldr	r3, [r7, #16]
 8016b0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8016b0e:	2b00      	cmp	r3, #0
 8016b10:	d140      	bne.n	8016b94 <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016b12:	693b      	ldr	r3, [r7, #16]
 8016b14:	3304      	adds	r3, #4
 8016b16:	4618      	mov	r0, r3
 8016b18:	f7fe fb64 	bl	80151e4 <uxListRemove>
 8016b1c:	4603      	mov	r3, r0
 8016b1e:	2b00      	cmp	r3, #0
 8016b20:	d115      	bne.n	8016b4e <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8016b22:	693b      	ldr	r3, [r7, #16]
 8016b24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016b26:	491f      	ldr	r1, [pc, #124]	@ (8016ba4 <xTaskPriorityDisinherit+0x110>)
 8016b28:	4613      	mov	r3, r2
 8016b2a:	009b      	lsls	r3, r3, #2
 8016b2c:	4413      	add	r3, r2
 8016b2e:	009b      	lsls	r3, r3, #2
 8016b30:	440b      	add	r3, r1
 8016b32:	681b      	ldr	r3, [r3, #0]
 8016b34:	2b00      	cmp	r3, #0
 8016b36:	d10a      	bne.n	8016b4e <xTaskPriorityDisinherit+0xba>
 8016b38:	693b      	ldr	r3, [r7, #16]
 8016b3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016b3c:	2201      	movs	r2, #1
 8016b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8016b42:	43da      	mvns	r2, r3
 8016b44:	4b18      	ldr	r3, [pc, #96]	@ (8016ba8 <xTaskPriorityDisinherit+0x114>)
 8016b46:	681b      	ldr	r3, [r3, #0]
 8016b48:	4013      	ands	r3, r2
 8016b4a:	4a17      	ldr	r2, [pc, #92]	@ (8016ba8 <xTaskPriorityDisinherit+0x114>)
 8016b4c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8016b4e:	693b      	ldr	r3, [r7, #16]
 8016b50:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8016b52:	693b      	ldr	r3, [r7, #16]
 8016b54:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016b56:	693b      	ldr	r3, [r7, #16]
 8016b58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016b5a:	f1c3 0207 	rsb	r2, r3, #7
 8016b5e:	693b      	ldr	r3, [r7, #16]
 8016b60:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8016b62:	693b      	ldr	r3, [r7, #16]
 8016b64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016b66:	2201      	movs	r2, #1
 8016b68:	409a      	lsls	r2, r3
 8016b6a:	4b0f      	ldr	r3, [pc, #60]	@ (8016ba8 <xTaskPriorityDisinherit+0x114>)
 8016b6c:	681b      	ldr	r3, [r3, #0]
 8016b6e:	4313      	orrs	r3, r2
 8016b70:	4a0d      	ldr	r2, [pc, #52]	@ (8016ba8 <xTaskPriorityDisinherit+0x114>)
 8016b72:	6013      	str	r3, [r2, #0]
 8016b74:	693b      	ldr	r3, [r7, #16]
 8016b76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016b78:	4613      	mov	r3, r2
 8016b7a:	009b      	lsls	r3, r3, #2
 8016b7c:	4413      	add	r3, r2
 8016b7e:	009b      	lsls	r3, r3, #2
 8016b80:	4a08      	ldr	r2, [pc, #32]	@ (8016ba4 <xTaskPriorityDisinherit+0x110>)
 8016b82:	441a      	add	r2, r3
 8016b84:	693b      	ldr	r3, [r7, #16]
 8016b86:	3304      	adds	r3, #4
 8016b88:	4619      	mov	r1, r3
 8016b8a:	4610      	mov	r0, r2
 8016b8c:	f7fe facd 	bl	801512a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8016b90:	2301      	movs	r3, #1
 8016b92:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8016b94:	697b      	ldr	r3, [r7, #20]
	}
 8016b96:	4618      	mov	r0, r3
 8016b98:	3718      	adds	r7, #24
 8016b9a:	46bd      	mov	sp, r7
 8016b9c:	bd80      	pop	{r7, pc}
 8016b9e:	bf00      	nop
 8016ba0:	200132bc 	.word	0x200132bc
 8016ba4:	200132c0 	.word	0x200132c0
 8016ba8:	200133c4 	.word	0x200133c4

08016bac <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8016bac:	b580      	push	{r7, lr}
 8016bae:	b084      	sub	sp, #16
 8016bb0:	af00      	add	r7, sp, #0
 8016bb2:	6078      	str	r0, [r7, #4]
 8016bb4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8016bb6:	4b29      	ldr	r3, [pc, #164]	@ (8016c5c <prvAddCurrentTaskToDelayedList+0xb0>)
 8016bb8:	681b      	ldr	r3, [r3, #0]
 8016bba:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016bbc:	4b28      	ldr	r3, [pc, #160]	@ (8016c60 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016bbe:	681b      	ldr	r3, [r3, #0]
 8016bc0:	3304      	adds	r3, #4
 8016bc2:	4618      	mov	r0, r3
 8016bc4:	f7fe fb0e 	bl	80151e4 <uxListRemove>
 8016bc8:	4603      	mov	r3, r0
 8016bca:	2b00      	cmp	r3, #0
 8016bcc:	d10b      	bne.n	8016be6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8016bce:	4b24      	ldr	r3, [pc, #144]	@ (8016c60 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016bd0:	681b      	ldr	r3, [r3, #0]
 8016bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016bd4:	2201      	movs	r2, #1
 8016bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8016bda:	43da      	mvns	r2, r3
 8016bdc:	4b21      	ldr	r3, [pc, #132]	@ (8016c64 <prvAddCurrentTaskToDelayedList+0xb8>)
 8016bde:	681b      	ldr	r3, [r3, #0]
 8016be0:	4013      	ands	r3, r2
 8016be2:	4a20      	ldr	r2, [pc, #128]	@ (8016c64 <prvAddCurrentTaskToDelayedList+0xb8>)
 8016be4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8016be6:	687b      	ldr	r3, [r7, #4]
 8016be8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8016bec:	d10a      	bne.n	8016c04 <prvAddCurrentTaskToDelayedList+0x58>
 8016bee:	683b      	ldr	r3, [r7, #0]
 8016bf0:	2b00      	cmp	r3, #0
 8016bf2:	d007      	beq.n	8016c04 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016bf4:	4b1a      	ldr	r3, [pc, #104]	@ (8016c60 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016bf6:	681b      	ldr	r3, [r3, #0]
 8016bf8:	3304      	adds	r3, #4
 8016bfa:	4619      	mov	r1, r3
 8016bfc:	481a      	ldr	r0, [pc, #104]	@ (8016c68 <prvAddCurrentTaskToDelayedList+0xbc>)
 8016bfe:	f7fe fa94 	bl	801512a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8016c02:	e026      	b.n	8016c52 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8016c04:	68fa      	ldr	r2, [r7, #12]
 8016c06:	687b      	ldr	r3, [r7, #4]
 8016c08:	4413      	add	r3, r2
 8016c0a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8016c0c:	4b14      	ldr	r3, [pc, #80]	@ (8016c60 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016c0e:	681b      	ldr	r3, [r3, #0]
 8016c10:	68ba      	ldr	r2, [r7, #8]
 8016c12:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8016c14:	68ba      	ldr	r2, [r7, #8]
 8016c16:	68fb      	ldr	r3, [r7, #12]
 8016c18:	429a      	cmp	r2, r3
 8016c1a:	d209      	bcs.n	8016c30 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016c1c:	4b13      	ldr	r3, [pc, #76]	@ (8016c6c <prvAddCurrentTaskToDelayedList+0xc0>)
 8016c1e:	681a      	ldr	r2, [r3, #0]
 8016c20:	4b0f      	ldr	r3, [pc, #60]	@ (8016c60 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016c22:	681b      	ldr	r3, [r3, #0]
 8016c24:	3304      	adds	r3, #4
 8016c26:	4619      	mov	r1, r3
 8016c28:	4610      	mov	r0, r2
 8016c2a:	f7fe faa2 	bl	8015172 <vListInsert>
}
 8016c2e:	e010      	b.n	8016c52 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016c30:	4b0f      	ldr	r3, [pc, #60]	@ (8016c70 <prvAddCurrentTaskToDelayedList+0xc4>)
 8016c32:	681a      	ldr	r2, [r3, #0]
 8016c34:	4b0a      	ldr	r3, [pc, #40]	@ (8016c60 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016c36:	681b      	ldr	r3, [r3, #0]
 8016c38:	3304      	adds	r3, #4
 8016c3a:	4619      	mov	r1, r3
 8016c3c:	4610      	mov	r0, r2
 8016c3e:	f7fe fa98 	bl	8015172 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8016c42:	4b0c      	ldr	r3, [pc, #48]	@ (8016c74 <prvAddCurrentTaskToDelayedList+0xc8>)
 8016c44:	681b      	ldr	r3, [r3, #0]
 8016c46:	68ba      	ldr	r2, [r7, #8]
 8016c48:	429a      	cmp	r2, r3
 8016c4a:	d202      	bcs.n	8016c52 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8016c4c:	4a09      	ldr	r2, [pc, #36]	@ (8016c74 <prvAddCurrentTaskToDelayedList+0xc8>)
 8016c4e:	68bb      	ldr	r3, [r7, #8]
 8016c50:	6013      	str	r3, [r2, #0]
}
 8016c52:	bf00      	nop
 8016c54:	3710      	adds	r7, #16
 8016c56:	46bd      	mov	sp, r7
 8016c58:	bd80      	pop	{r7, pc}
 8016c5a:	bf00      	nop
 8016c5c:	200133c0 	.word	0x200133c0
 8016c60:	200132bc 	.word	0x200132bc
 8016c64:	200133c4 	.word	0x200133c4
 8016c68:	200133a8 	.word	0x200133a8
 8016c6c:	20013378 	.word	0x20013378
 8016c70:	20013374 	.word	0x20013374
 8016c74:	200133dc 	.word	0x200133dc

08016c78 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8016c78:	b480      	push	{r7}
 8016c7a:	b085      	sub	sp, #20
 8016c7c:	af00      	add	r7, sp, #0
 8016c7e:	60f8      	str	r0, [r7, #12]
 8016c80:	60b9      	str	r1, [r7, #8]
 8016c82:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8016c84:	68fb      	ldr	r3, [r7, #12]
 8016c86:	3b04      	subs	r3, #4
 8016c88:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8016c8a:	68fb      	ldr	r3, [r7, #12]
 8016c8c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8016c90:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8016c92:	68fb      	ldr	r3, [r7, #12]
 8016c94:	3b04      	subs	r3, #4
 8016c96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8016c98:	68bb      	ldr	r3, [r7, #8]
 8016c9a:	f023 0201 	bic.w	r2, r3, #1
 8016c9e:	68fb      	ldr	r3, [r7, #12]
 8016ca0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8016ca2:	68fb      	ldr	r3, [r7, #12]
 8016ca4:	3b04      	subs	r3, #4
 8016ca6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8016ca8:	4a0c      	ldr	r2, [pc, #48]	@ (8016cdc <pxPortInitialiseStack+0x64>)
 8016caa:	68fb      	ldr	r3, [r7, #12]
 8016cac:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8016cae:	68fb      	ldr	r3, [r7, #12]
 8016cb0:	3b14      	subs	r3, #20
 8016cb2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8016cb4:	687a      	ldr	r2, [r7, #4]
 8016cb6:	68fb      	ldr	r3, [r7, #12]
 8016cb8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8016cba:	68fb      	ldr	r3, [r7, #12]
 8016cbc:	3b04      	subs	r3, #4
 8016cbe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8016cc0:	68fb      	ldr	r3, [r7, #12]
 8016cc2:	f06f 0202 	mvn.w	r2, #2
 8016cc6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8016cc8:	68fb      	ldr	r3, [r7, #12]
 8016cca:	3b20      	subs	r3, #32
 8016ccc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8016cce:	68fb      	ldr	r3, [r7, #12]
}
 8016cd0:	4618      	mov	r0, r3
 8016cd2:	3714      	adds	r7, #20
 8016cd4:	46bd      	mov	sp, r7
 8016cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016cda:	4770      	bx	lr
 8016cdc:	08016ce1 	.word	0x08016ce1

08016ce0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8016ce0:	b480      	push	{r7}
 8016ce2:	b085      	sub	sp, #20
 8016ce4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8016ce6:	2300      	movs	r3, #0
 8016ce8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8016cea:	4b15      	ldr	r3, [pc, #84]	@ (8016d40 <prvTaskExitError+0x60>)
 8016cec:	681b      	ldr	r3, [r3, #0]
 8016cee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8016cf2:	d00d      	beq.n	8016d10 <prvTaskExitError+0x30>
	__asm volatile
 8016cf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016cf8:	b672      	cpsid	i
 8016cfa:	f383 8811 	msr	BASEPRI, r3
 8016cfe:	f3bf 8f6f 	isb	sy
 8016d02:	f3bf 8f4f 	dsb	sy
 8016d06:	b662      	cpsie	i
 8016d08:	60fb      	str	r3, [r7, #12]
}
 8016d0a:	bf00      	nop
 8016d0c:	bf00      	nop
 8016d0e:	e7fd      	b.n	8016d0c <prvTaskExitError+0x2c>
	__asm volatile
 8016d10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016d14:	b672      	cpsid	i
 8016d16:	f383 8811 	msr	BASEPRI, r3
 8016d1a:	f3bf 8f6f 	isb	sy
 8016d1e:	f3bf 8f4f 	dsb	sy
 8016d22:	b662      	cpsie	i
 8016d24:	60bb      	str	r3, [r7, #8]
}
 8016d26:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8016d28:	bf00      	nop
 8016d2a:	687b      	ldr	r3, [r7, #4]
 8016d2c:	2b00      	cmp	r3, #0
 8016d2e:	d0fc      	beq.n	8016d2a <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8016d30:	bf00      	nop
 8016d32:	bf00      	nop
 8016d34:	3714      	adds	r7, #20
 8016d36:	46bd      	mov	sp, r7
 8016d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d3c:	4770      	bx	lr
 8016d3e:	bf00      	nop
 8016d40:	20012060 	.word	0x20012060
	...

08016d50 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8016d50:	4b07      	ldr	r3, [pc, #28]	@ (8016d70 <pxCurrentTCBConst2>)
 8016d52:	6819      	ldr	r1, [r3, #0]
 8016d54:	6808      	ldr	r0, [r1, #0]
 8016d56:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016d5a:	f380 8809 	msr	PSP, r0
 8016d5e:	f3bf 8f6f 	isb	sy
 8016d62:	f04f 0000 	mov.w	r0, #0
 8016d66:	f380 8811 	msr	BASEPRI, r0
 8016d6a:	4770      	bx	lr
 8016d6c:	f3af 8000 	nop.w

08016d70 <pxCurrentTCBConst2>:
 8016d70:	200132bc 	.word	0x200132bc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8016d74:	bf00      	nop
 8016d76:	bf00      	nop

08016d78 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8016d78:	4808      	ldr	r0, [pc, #32]	@ (8016d9c <prvPortStartFirstTask+0x24>)
 8016d7a:	6800      	ldr	r0, [r0, #0]
 8016d7c:	6800      	ldr	r0, [r0, #0]
 8016d7e:	f380 8808 	msr	MSP, r0
 8016d82:	f04f 0000 	mov.w	r0, #0
 8016d86:	f380 8814 	msr	CONTROL, r0
 8016d8a:	b662      	cpsie	i
 8016d8c:	b661      	cpsie	f
 8016d8e:	f3bf 8f4f 	dsb	sy
 8016d92:	f3bf 8f6f 	isb	sy
 8016d96:	df00      	svc	0
 8016d98:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8016d9a:	bf00      	nop
 8016d9c:	e000ed08 	.word	0xe000ed08

08016da0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8016da0:	b580      	push	{r7, lr}
 8016da2:	b084      	sub	sp, #16
 8016da4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8016da6:	4b37      	ldr	r3, [pc, #220]	@ (8016e84 <xPortStartScheduler+0xe4>)
 8016da8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8016daa:	68fb      	ldr	r3, [r7, #12]
 8016dac:	781b      	ldrb	r3, [r3, #0]
 8016dae:	b2db      	uxtb	r3, r3
 8016db0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8016db2:	68fb      	ldr	r3, [r7, #12]
 8016db4:	22ff      	movs	r2, #255	@ 0xff
 8016db6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8016db8:	68fb      	ldr	r3, [r7, #12]
 8016dba:	781b      	ldrb	r3, [r3, #0]
 8016dbc:	b2db      	uxtb	r3, r3
 8016dbe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8016dc0:	78fb      	ldrb	r3, [r7, #3]
 8016dc2:	b2db      	uxtb	r3, r3
 8016dc4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8016dc8:	b2da      	uxtb	r2, r3
 8016dca:	4b2f      	ldr	r3, [pc, #188]	@ (8016e88 <xPortStartScheduler+0xe8>)
 8016dcc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8016dce:	4b2f      	ldr	r3, [pc, #188]	@ (8016e8c <xPortStartScheduler+0xec>)
 8016dd0:	2207      	movs	r2, #7
 8016dd2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8016dd4:	e009      	b.n	8016dea <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8016dd6:	4b2d      	ldr	r3, [pc, #180]	@ (8016e8c <xPortStartScheduler+0xec>)
 8016dd8:	681b      	ldr	r3, [r3, #0]
 8016dda:	3b01      	subs	r3, #1
 8016ddc:	4a2b      	ldr	r2, [pc, #172]	@ (8016e8c <xPortStartScheduler+0xec>)
 8016dde:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8016de0:	78fb      	ldrb	r3, [r7, #3]
 8016de2:	b2db      	uxtb	r3, r3
 8016de4:	005b      	lsls	r3, r3, #1
 8016de6:	b2db      	uxtb	r3, r3
 8016de8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8016dea:	78fb      	ldrb	r3, [r7, #3]
 8016dec:	b2db      	uxtb	r3, r3
 8016dee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8016df2:	2b80      	cmp	r3, #128	@ 0x80
 8016df4:	d0ef      	beq.n	8016dd6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8016df6:	4b25      	ldr	r3, [pc, #148]	@ (8016e8c <xPortStartScheduler+0xec>)
 8016df8:	681b      	ldr	r3, [r3, #0]
 8016dfa:	f1c3 0307 	rsb	r3, r3, #7
 8016dfe:	2b04      	cmp	r3, #4
 8016e00:	d00d      	beq.n	8016e1e <xPortStartScheduler+0x7e>
	__asm volatile
 8016e02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016e06:	b672      	cpsid	i
 8016e08:	f383 8811 	msr	BASEPRI, r3
 8016e0c:	f3bf 8f6f 	isb	sy
 8016e10:	f3bf 8f4f 	dsb	sy
 8016e14:	b662      	cpsie	i
 8016e16:	60bb      	str	r3, [r7, #8]
}
 8016e18:	bf00      	nop
 8016e1a:	bf00      	nop
 8016e1c:	e7fd      	b.n	8016e1a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8016e1e:	4b1b      	ldr	r3, [pc, #108]	@ (8016e8c <xPortStartScheduler+0xec>)
 8016e20:	681b      	ldr	r3, [r3, #0]
 8016e22:	021b      	lsls	r3, r3, #8
 8016e24:	4a19      	ldr	r2, [pc, #100]	@ (8016e8c <xPortStartScheduler+0xec>)
 8016e26:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8016e28:	4b18      	ldr	r3, [pc, #96]	@ (8016e8c <xPortStartScheduler+0xec>)
 8016e2a:	681b      	ldr	r3, [r3, #0]
 8016e2c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8016e30:	4a16      	ldr	r2, [pc, #88]	@ (8016e8c <xPortStartScheduler+0xec>)
 8016e32:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8016e34:	687b      	ldr	r3, [r7, #4]
 8016e36:	b2da      	uxtb	r2, r3
 8016e38:	68fb      	ldr	r3, [r7, #12]
 8016e3a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8016e3c:	4b14      	ldr	r3, [pc, #80]	@ (8016e90 <xPortStartScheduler+0xf0>)
 8016e3e:	681b      	ldr	r3, [r3, #0]
 8016e40:	4a13      	ldr	r2, [pc, #76]	@ (8016e90 <xPortStartScheduler+0xf0>)
 8016e42:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8016e46:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8016e48:	4b11      	ldr	r3, [pc, #68]	@ (8016e90 <xPortStartScheduler+0xf0>)
 8016e4a:	681b      	ldr	r3, [r3, #0]
 8016e4c:	4a10      	ldr	r2, [pc, #64]	@ (8016e90 <xPortStartScheduler+0xf0>)
 8016e4e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8016e52:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8016e54:	f000 f8dc 	bl	8017010 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8016e58:	4b0e      	ldr	r3, [pc, #56]	@ (8016e94 <xPortStartScheduler+0xf4>)
 8016e5a:	2200      	movs	r2, #0
 8016e5c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8016e5e:	f000 f8fb 	bl	8017058 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8016e62:	4b0d      	ldr	r3, [pc, #52]	@ (8016e98 <xPortStartScheduler+0xf8>)
 8016e64:	681b      	ldr	r3, [r3, #0]
 8016e66:	4a0c      	ldr	r2, [pc, #48]	@ (8016e98 <xPortStartScheduler+0xf8>)
 8016e68:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8016e6c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8016e6e:	f7ff ff83 	bl	8016d78 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8016e72:	f7ff fb7b 	bl	801656c <vTaskSwitchContext>
	prvTaskExitError();
 8016e76:	f7ff ff33 	bl	8016ce0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8016e7a:	2300      	movs	r3, #0
}
 8016e7c:	4618      	mov	r0, r3
 8016e7e:	3710      	adds	r7, #16
 8016e80:	46bd      	mov	sp, r7
 8016e82:	bd80      	pop	{r7, pc}
 8016e84:	e000e400 	.word	0xe000e400
 8016e88:	200133e8 	.word	0x200133e8
 8016e8c:	200133ec 	.word	0x200133ec
 8016e90:	e000ed20 	.word	0xe000ed20
 8016e94:	20012060 	.word	0x20012060
 8016e98:	e000ef34 	.word	0xe000ef34

08016e9c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8016e9c:	b480      	push	{r7}
 8016e9e:	b083      	sub	sp, #12
 8016ea0:	af00      	add	r7, sp, #0
	__asm volatile
 8016ea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016ea6:	b672      	cpsid	i
 8016ea8:	f383 8811 	msr	BASEPRI, r3
 8016eac:	f3bf 8f6f 	isb	sy
 8016eb0:	f3bf 8f4f 	dsb	sy
 8016eb4:	b662      	cpsie	i
 8016eb6:	607b      	str	r3, [r7, #4]
}
 8016eb8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8016eba:	4b11      	ldr	r3, [pc, #68]	@ (8016f00 <vPortEnterCritical+0x64>)
 8016ebc:	681b      	ldr	r3, [r3, #0]
 8016ebe:	3301      	adds	r3, #1
 8016ec0:	4a0f      	ldr	r2, [pc, #60]	@ (8016f00 <vPortEnterCritical+0x64>)
 8016ec2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8016ec4:	4b0e      	ldr	r3, [pc, #56]	@ (8016f00 <vPortEnterCritical+0x64>)
 8016ec6:	681b      	ldr	r3, [r3, #0]
 8016ec8:	2b01      	cmp	r3, #1
 8016eca:	d112      	bne.n	8016ef2 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8016ecc:	4b0d      	ldr	r3, [pc, #52]	@ (8016f04 <vPortEnterCritical+0x68>)
 8016ece:	681b      	ldr	r3, [r3, #0]
 8016ed0:	b2db      	uxtb	r3, r3
 8016ed2:	2b00      	cmp	r3, #0
 8016ed4:	d00d      	beq.n	8016ef2 <vPortEnterCritical+0x56>
	__asm volatile
 8016ed6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016eda:	b672      	cpsid	i
 8016edc:	f383 8811 	msr	BASEPRI, r3
 8016ee0:	f3bf 8f6f 	isb	sy
 8016ee4:	f3bf 8f4f 	dsb	sy
 8016ee8:	b662      	cpsie	i
 8016eea:	603b      	str	r3, [r7, #0]
}
 8016eec:	bf00      	nop
 8016eee:	bf00      	nop
 8016ef0:	e7fd      	b.n	8016eee <vPortEnterCritical+0x52>
	}
}
 8016ef2:	bf00      	nop
 8016ef4:	370c      	adds	r7, #12
 8016ef6:	46bd      	mov	sp, r7
 8016ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016efc:	4770      	bx	lr
 8016efe:	bf00      	nop
 8016f00:	20012060 	.word	0x20012060
 8016f04:	e000ed04 	.word	0xe000ed04

08016f08 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8016f08:	b480      	push	{r7}
 8016f0a:	b083      	sub	sp, #12
 8016f0c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8016f0e:	4b13      	ldr	r3, [pc, #76]	@ (8016f5c <vPortExitCritical+0x54>)
 8016f10:	681b      	ldr	r3, [r3, #0]
 8016f12:	2b00      	cmp	r3, #0
 8016f14:	d10d      	bne.n	8016f32 <vPortExitCritical+0x2a>
	__asm volatile
 8016f16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016f1a:	b672      	cpsid	i
 8016f1c:	f383 8811 	msr	BASEPRI, r3
 8016f20:	f3bf 8f6f 	isb	sy
 8016f24:	f3bf 8f4f 	dsb	sy
 8016f28:	b662      	cpsie	i
 8016f2a:	607b      	str	r3, [r7, #4]
}
 8016f2c:	bf00      	nop
 8016f2e:	bf00      	nop
 8016f30:	e7fd      	b.n	8016f2e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8016f32:	4b0a      	ldr	r3, [pc, #40]	@ (8016f5c <vPortExitCritical+0x54>)
 8016f34:	681b      	ldr	r3, [r3, #0]
 8016f36:	3b01      	subs	r3, #1
 8016f38:	4a08      	ldr	r2, [pc, #32]	@ (8016f5c <vPortExitCritical+0x54>)
 8016f3a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8016f3c:	4b07      	ldr	r3, [pc, #28]	@ (8016f5c <vPortExitCritical+0x54>)
 8016f3e:	681b      	ldr	r3, [r3, #0]
 8016f40:	2b00      	cmp	r3, #0
 8016f42:	d105      	bne.n	8016f50 <vPortExitCritical+0x48>
 8016f44:	2300      	movs	r3, #0
 8016f46:	603b      	str	r3, [r7, #0]
	__asm volatile
 8016f48:	683b      	ldr	r3, [r7, #0]
 8016f4a:	f383 8811 	msr	BASEPRI, r3
}
 8016f4e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8016f50:	bf00      	nop
 8016f52:	370c      	adds	r7, #12
 8016f54:	46bd      	mov	sp, r7
 8016f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f5a:	4770      	bx	lr
 8016f5c:	20012060 	.word	0x20012060

08016f60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8016f60:	f3ef 8009 	mrs	r0, PSP
 8016f64:	f3bf 8f6f 	isb	sy
 8016f68:	4b15      	ldr	r3, [pc, #84]	@ (8016fc0 <pxCurrentTCBConst>)
 8016f6a:	681a      	ldr	r2, [r3, #0]
 8016f6c:	f01e 0f10 	tst.w	lr, #16
 8016f70:	bf08      	it	eq
 8016f72:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8016f76:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016f7a:	6010      	str	r0, [r2, #0]
 8016f7c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8016f80:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8016f84:	b672      	cpsid	i
 8016f86:	f380 8811 	msr	BASEPRI, r0
 8016f8a:	f3bf 8f4f 	dsb	sy
 8016f8e:	f3bf 8f6f 	isb	sy
 8016f92:	b662      	cpsie	i
 8016f94:	f7ff faea 	bl	801656c <vTaskSwitchContext>
 8016f98:	f04f 0000 	mov.w	r0, #0
 8016f9c:	f380 8811 	msr	BASEPRI, r0
 8016fa0:	bc09      	pop	{r0, r3}
 8016fa2:	6819      	ldr	r1, [r3, #0]
 8016fa4:	6808      	ldr	r0, [r1, #0]
 8016fa6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016faa:	f01e 0f10 	tst.w	lr, #16
 8016fae:	bf08      	it	eq
 8016fb0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8016fb4:	f380 8809 	msr	PSP, r0
 8016fb8:	f3bf 8f6f 	isb	sy
 8016fbc:	4770      	bx	lr
 8016fbe:	bf00      	nop

08016fc0 <pxCurrentTCBConst>:
 8016fc0:	200132bc 	.word	0x200132bc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8016fc4:	bf00      	nop
 8016fc6:	bf00      	nop

08016fc8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8016fc8:	b580      	push	{r7, lr}
 8016fca:	b082      	sub	sp, #8
 8016fcc:	af00      	add	r7, sp, #0
	__asm volatile
 8016fce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016fd2:	b672      	cpsid	i
 8016fd4:	f383 8811 	msr	BASEPRI, r3
 8016fd8:	f3bf 8f6f 	isb	sy
 8016fdc:	f3bf 8f4f 	dsb	sy
 8016fe0:	b662      	cpsie	i
 8016fe2:	607b      	str	r3, [r7, #4]
}
 8016fe4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8016fe6:	f7ff fa05 	bl	80163f4 <xTaskIncrementTick>
 8016fea:	4603      	mov	r3, r0
 8016fec:	2b00      	cmp	r3, #0
 8016fee:	d003      	beq.n	8016ff8 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8016ff0:	4b06      	ldr	r3, [pc, #24]	@ (801700c <SysTick_Handler+0x44>)
 8016ff2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016ff6:	601a      	str	r2, [r3, #0]
 8016ff8:	2300      	movs	r3, #0
 8016ffa:	603b      	str	r3, [r7, #0]
	__asm volatile
 8016ffc:	683b      	ldr	r3, [r7, #0]
 8016ffe:	f383 8811 	msr	BASEPRI, r3
}
 8017002:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8017004:	bf00      	nop
 8017006:	3708      	adds	r7, #8
 8017008:	46bd      	mov	sp, r7
 801700a:	bd80      	pop	{r7, pc}
 801700c:	e000ed04 	.word	0xe000ed04

08017010 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8017010:	b480      	push	{r7}
 8017012:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8017014:	4b0b      	ldr	r3, [pc, #44]	@ (8017044 <vPortSetupTimerInterrupt+0x34>)
 8017016:	2200      	movs	r2, #0
 8017018:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 801701a:	4b0b      	ldr	r3, [pc, #44]	@ (8017048 <vPortSetupTimerInterrupt+0x38>)
 801701c:	2200      	movs	r2, #0
 801701e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8017020:	4b0a      	ldr	r3, [pc, #40]	@ (801704c <vPortSetupTimerInterrupt+0x3c>)
 8017022:	681b      	ldr	r3, [r3, #0]
 8017024:	4a0a      	ldr	r2, [pc, #40]	@ (8017050 <vPortSetupTimerInterrupt+0x40>)
 8017026:	fba2 2303 	umull	r2, r3, r2, r3
 801702a:	099b      	lsrs	r3, r3, #6
 801702c:	4a09      	ldr	r2, [pc, #36]	@ (8017054 <vPortSetupTimerInterrupt+0x44>)
 801702e:	3b01      	subs	r3, #1
 8017030:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8017032:	4b04      	ldr	r3, [pc, #16]	@ (8017044 <vPortSetupTimerInterrupt+0x34>)
 8017034:	2207      	movs	r2, #7
 8017036:	601a      	str	r2, [r3, #0]
}
 8017038:	bf00      	nop
 801703a:	46bd      	mov	sp, r7
 801703c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017040:	4770      	bx	lr
 8017042:	bf00      	nop
 8017044:	e000e010 	.word	0xe000e010
 8017048:	e000e018 	.word	0xe000e018
 801704c:	20012000 	.word	0x20012000
 8017050:	10624dd3 	.word	0x10624dd3
 8017054:	e000e014 	.word	0xe000e014

08017058 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8017058:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8017068 <vPortEnableVFP+0x10>
 801705c:	6801      	ldr	r1, [r0, #0]
 801705e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8017062:	6001      	str	r1, [r0, #0]
 8017064:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8017066:	bf00      	nop
 8017068:	e000ed88 	.word	0xe000ed88

0801706c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 801706c:	b480      	push	{r7}
 801706e:	b085      	sub	sp, #20
 8017070:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8017072:	f3ef 8305 	mrs	r3, IPSR
 8017076:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8017078:	68fb      	ldr	r3, [r7, #12]
 801707a:	2b0f      	cmp	r3, #15
 801707c:	d917      	bls.n	80170ae <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801707e:	4a1a      	ldr	r2, [pc, #104]	@ (80170e8 <vPortValidateInterruptPriority+0x7c>)
 8017080:	68fb      	ldr	r3, [r7, #12]
 8017082:	4413      	add	r3, r2
 8017084:	781b      	ldrb	r3, [r3, #0]
 8017086:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8017088:	4b18      	ldr	r3, [pc, #96]	@ (80170ec <vPortValidateInterruptPriority+0x80>)
 801708a:	781b      	ldrb	r3, [r3, #0]
 801708c:	7afa      	ldrb	r2, [r7, #11]
 801708e:	429a      	cmp	r2, r3
 8017090:	d20d      	bcs.n	80170ae <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8017092:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017096:	b672      	cpsid	i
 8017098:	f383 8811 	msr	BASEPRI, r3
 801709c:	f3bf 8f6f 	isb	sy
 80170a0:	f3bf 8f4f 	dsb	sy
 80170a4:	b662      	cpsie	i
 80170a6:	607b      	str	r3, [r7, #4]
}
 80170a8:	bf00      	nop
 80170aa:	bf00      	nop
 80170ac:	e7fd      	b.n	80170aa <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80170ae:	4b10      	ldr	r3, [pc, #64]	@ (80170f0 <vPortValidateInterruptPriority+0x84>)
 80170b0:	681b      	ldr	r3, [r3, #0]
 80170b2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80170b6:	4b0f      	ldr	r3, [pc, #60]	@ (80170f4 <vPortValidateInterruptPriority+0x88>)
 80170b8:	681b      	ldr	r3, [r3, #0]
 80170ba:	429a      	cmp	r2, r3
 80170bc:	d90d      	bls.n	80170da <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 80170be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80170c2:	b672      	cpsid	i
 80170c4:	f383 8811 	msr	BASEPRI, r3
 80170c8:	f3bf 8f6f 	isb	sy
 80170cc:	f3bf 8f4f 	dsb	sy
 80170d0:	b662      	cpsie	i
 80170d2:	603b      	str	r3, [r7, #0]
}
 80170d4:	bf00      	nop
 80170d6:	bf00      	nop
 80170d8:	e7fd      	b.n	80170d6 <vPortValidateInterruptPriority+0x6a>
	}
 80170da:	bf00      	nop
 80170dc:	3714      	adds	r7, #20
 80170de:	46bd      	mov	sp, r7
 80170e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170e4:	4770      	bx	lr
 80170e6:	bf00      	nop
 80170e8:	e000e3f0 	.word	0xe000e3f0
 80170ec:	200133e8 	.word	0x200133e8
 80170f0:	e000ed0c 	.word	0xe000ed0c
 80170f4:	200133ec 	.word	0x200133ec

080170f8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80170f8:	b580      	push	{r7, lr}
 80170fa:	b08a      	sub	sp, #40	@ 0x28
 80170fc:	af00      	add	r7, sp, #0
 80170fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8017100:	2300      	movs	r3, #0
 8017102:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8017104:	f7ff f8a6 	bl	8016254 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8017108:	4b5f      	ldr	r3, [pc, #380]	@ (8017288 <pvPortMalloc+0x190>)
 801710a:	681b      	ldr	r3, [r3, #0]
 801710c:	2b00      	cmp	r3, #0
 801710e:	d101      	bne.n	8017114 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8017110:	f000 f924 	bl	801735c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8017114:	4b5d      	ldr	r3, [pc, #372]	@ (801728c <pvPortMalloc+0x194>)
 8017116:	681a      	ldr	r2, [r3, #0]
 8017118:	687b      	ldr	r3, [r7, #4]
 801711a:	4013      	ands	r3, r2
 801711c:	2b00      	cmp	r3, #0
 801711e:	f040 8094 	bne.w	801724a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8017122:	687b      	ldr	r3, [r7, #4]
 8017124:	2b00      	cmp	r3, #0
 8017126:	d020      	beq.n	801716a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8017128:	2208      	movs	r2, #8
 801712a:	687b      	ldr	r3, [r7, #4]
 801712c:	4413      	add	r3, r2
 801712e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8017130:	687b      	ldr	r3, [r7, #4]
 8017132:	f003 0307 	and.w	r3, r3, #7
 8017136:	2b00      	cmp	r3, #0
 8017138:	d017      	beq.n	801716a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801713a:	687b      	ldr	r3, [r7, #4]
 801713c:	f023 0307 	bic.w	r3, r3, #7
 8017140:	3308      	adds	r3, #8
 8017142:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8017144:	687b      	ldr	r3, [r7, #4]
 8017146:	f003 0307 	and.w	r3, r3, #7
 801714a:	2b00      	cmp	r3, #0
 801714c:	d00d      	beq.n	801716a <pvPortMalloc+0x72>
	__asm volatile
 801714e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017152:	b672      	cpsid	i
 8017154:	f383 8811 	msr	BASEPRI, r3
 8017158:	f3bf 8f6f 	isb	sy
 801715c:	f3bf 8f4f 	dsb	sy
 8017160:	b662      	cpsie	i
 8017162:	617b      	str	r3, [r7, #20]
}
 8017164:	bf00      	nop
 8017166:	bf00      	nop
 8017168:	e7fd      	b.n	8017166 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801716a:	687b      	ldr	r3, [r7, #4]
 801716c:	2b00      	cmp	r3, #0
 801716e:	d06c      	beq.n	801724a <pvPortMalloc+0x152>
 8017170:	4b47      	ldr	r3, [pc, #284]	@ (8017290 <pvPortMalloc+0x198>)
 8017172:	681b      	ldr	r3, [r3, #0]
 8017174:	687a      	ldr	r2, [r7, #4]
 8017176:	429a      	cmp	r2, r3
 8017178:	d867      	bhi.n	801724a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801717a:	4b46      	ldr	r3, [pc, #280]	@ (8017294 <pvPortMalloc+0x19c>)
 801717c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801717e:	4b45      	ldr	r3, [pc, #276]	@ (8017294 <pvPortMalloc+0x19c>)
 8017180:	681b      	ldr	r3, [r3, #0]
 8017182:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8017184:	e004      	b.n	8017190 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 8017186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017188:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801718a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801718c:	681b      	ldr	r3, [r3, #0]
 801718e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8017190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017192:	685b      	ldr	r3, [r3, #4]
 8017194:	687a      	ldr	r2, [r7, #4]
 8017196:	429a      	cmp	r2, r3
 8017198:	d903      	bls.n	80171a2 <pvPortMalloc+0xaa>
 801719a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801719c:	681b      	ldr	r3, [r3, #0]
 801719e:	2b00      	cmp	r3, #0
 80171a0:	d1f1      	bne.n	8017186 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80171a2:	4b39      	ldr	r3, [pc, #228]	@ (8017288 <pvPortMalloc+0x190>)
 80171a4:	681b      	ldr	r3, [r3, #0]
 80171a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80171a8:	429a      	cmp	r2, r3
 80171aa:	d04e      	beq.n	801724a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80171ac:	6a3b      	ldr	r3, [r7, #32]
 80171ae:	681b      	ldr	r3, [r3, #0]
 80171b0:	2208      	movs	r2, #8
 80171b2:	4413      	add	r3, r2
 80171b4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80171b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80171b8:	681a      	ldr	r2, [r3, #0]
 80171ba:	6a3b      	ldr	r3, [r7, #32]
 80171bc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80171be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80171c0:	685a      	ldr	r2, [r3, #4]
 80171c2:	687b      	ldr	r3, [r7, #4]
 80171c4:	1ad2      	subs	r2, r2, r3
 80171c6:	2308      	movs	r3, #8
 80171c8:	005b      	lsls	r3, r3, #1
 80171ca:	429a      	cmp	r2, r3
 80171cc:	d922      	bls.n	8017214 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80171ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80171d0:	687b      	ldr	r3, [r7, #4]
 80171d2:	4413      	add	r3, r2
 80171d4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80171d6:	69bb      	ldr	r3, [r7, #24]
 80171d8:	f003 0307 	and.w	r3, r3, #7
 80171dc:	2b00      	cmp	r3, #0
 80171de:	d00d      	beq.n	80171fc <pvPortMalloc+0x104>
	__asm volatile
 80171e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80171e4:	b672      	cpsid	i
 80171e6:	f383 8811 	msr	BASEPRI, r3
 80171ea:	f3bf 8f6f 	isb	sy
 80171ee:	f3bf 8f4f 	dsb	sy
 80171f2:	b662      	cpsie	i
 80171f4:	613b      	str	r3, [r7, #16]
}
 80171f6:	bf00      	nop
 80171f8:	bf00      	nop
 80171fa:	e7fd      	b.n	80171f8 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80171fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80171fe:	685a      	ldr	r2, [r3, #4]
 8017200:	687b      	ldr	r3, [r7, #4]
 8017202:	1ad2      	subs	r2, r2, r3
 8017204:	69bb      	ldr	r3, [r7, #24]
 8017206:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8017208:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801720a:	687a      	ldr	r2, [r7, #4]
 801720c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801720e:	69b8      	ldr	r0, [r7, #24]
 8017210:	f000 f906 	bl	8017420 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8017214:	4b1e      	ldr	r3, [pc, #120]	@ (8017290 <pvPortMalloc+0x198>)
 8017216:	681a      	ldr	r2, [r3, #0]
 8017218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801721a:	685b      	ldr	r3, [r3, #4]
 801721c:	1ad3      	subs	r3, r2, r3
 801721e:	4a1c      	ldr	r2, [pc, #112]	@ (8017290 <pvPortMalloc+0x198>)
 8017220:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8017222:	4b1b      	ldr	r3, [pc, #108]	@ (8017290 <pvPortMalloc+0x198>)
 8017224:	681a      	ldr	r2, [r3, #0]
 8017226:	4b1c      	ldr	r3, [pc, #112]	@ (8017298 <pvPortMalloc+0x1a0>)
 8017228:	681b      	ldr	r3, [r3, #0]
 801722a:	429a      	cmp	r2, r3
 801722c:	d203      	bcs.n	8017236 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801722e:	4b18      	ldr	r3, [pc, #96]	@ (8017290 <pvPortMalloc+0x198>)
 8017230:	681b      	ldr	r3, [r3, #0]
 8017232:	4a19      	ldr	r2, [pc, #100]	@ (8017298 <pvPortMalloc+0x1a0>)
 8017234:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8017236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017238:	685a      	ldr	r2, [r3, #4]
 801723a:	4b14      	ldr	r3, [pc, #80]	@ (801728c <pvPortMalloc+0x194>)
 801723c:	681b      	ldr	r3, [r3, #0]
 801723e:	431a      	orrs	r2, r3
 8017240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017242:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8017244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017246:	2200      	movs	r2, #0
 8017248:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 801724a:	f7ff f811 	bl	8016270 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 801724e:	69fb      	ldr	r3, [r7, #28]
 8017250:	2b00      	cmp	r3, #0
 8017252:	d101      	bne.n	8017258 <pvPortMalloc+0x160>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 8017254:	f7e9 f984 	bl	8000560 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8017258:	69fb      	ldr	r3, [r7, #28]
 801725a:	f003 0307 	and.w	r3, r3, #7
 801725e:	2b00      	cmp	r3, #0
 8017260:	d00d      	beq.n	801727e <pvPortMalloc+0x186>
	__asm volatile
 8017262:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017266:	b672      	cpsid	i
 8017268:	f383 8811 	msr	BASEPRI, r3
 801726c:	f3bf 8f6f 	isb	sy
 8017270:	f3bf 8f4f 	dsb	sy
 8017274:	b662      	cpsie	i
 8017276:	60fb      	str	r3, [r7, #12]
}
 8017278:	bf00      	nop
 801727a:	bf00      	nop
 801727c:	e7fd      	b.n	801727a <pvPortMalloc+0x182>
	return pvReturn;
 801727e:	69fb      	ldr	r3, [r7, #28]
}
 8017280:	4618      	mov	r0, r3
 8017282:	3728      	adds	r7, #40	@ 0x28
 8017284:	46bd      	mov	sp, r7
 8017286:	bd80      	pop	{r7, pc}
 8017288:	2001b3f8 	.word	0x2001b3f8
 801728c:	2001b404 	.word	0x2001b404
 8017290:	2001b3fc 	.word	0x2001b3fc
 8017294:	2001b3f0 	.word	0x2001b3f0
 8017298:	2001b400 	.word	0x2001b400

0801729c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 801729c:	b580      	push	{r7, lr}
 801729e:	b086      	sub	sp, #24
 80172a0:	af00      	add	r7, sp, #0
 80172a2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80172a4:	687b      	ldr	r3, [r7, #4]
 80172a6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80172a8:	687b      	ldr	r3, [r7, #4]
 80172aa:	2b00      	cmp	r3, #0
 80172ac:	d04e      	beq.n	801734c <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80172ae:	2308      	movs	r3, #8
 80172b0:	425b      	negs	r3, r3
 80172b2:	697a      	ldr	r2, [r7, #20]
 80172b4:	4413      	add	r3, r2
 80172b6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80172b8:	697b      	ldr	r3, [r7, #20]
 80172ba:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80172bc:	693b      	ldr	r3, [r7, #16]
 80172be:	685a      	ldr	r2, [r3, #4]
 80172c0:	4b24      	ldr	r3, [pc, #144]	@ (8017354 <vPortFree+0xb8>)
 80172c2:	681b      	ldr	r3, [r3, #0]
 80172c4:	4013      	ands	r3, r2
 80172c6:	2b00      	cmp	r3, #0
 80172c8:	d10d      	bne.n	80172e6 <vPortFree+0x4a>
	__asm volatile
 80172ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80172ce:	b672      	cpsid	i
 80172d0:	f383 8811 	msr	BASEPRI, r3
 80172d4:	f3bf 8f6f 	isb	sy
 80172d8:	f3bf 8f4f 	dsb	sy
 80172dc:	b662      	cpsie	i
 80172de:	60fb      	str	r3, [r7, #12]
}
 80172e0:	bf00      	nop
 80172e2:	bf00      	nop
 80172e4:	e7fd      	b.n	80172e2 <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80172e6:	693b      	ldr	r3, [r7, #16]
 80172e8:	681b      	ldr	r3, [r3, #0]
 80172ea:	2b00      	cmp	r3, #0
 80172ec:	d00d      	beq.n	801730a <vPortFree+0x6e>
	__asm volatile
 80172ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80172f2:	b672      	cpsid	i
 80172f4:	f383 8811 	msr	BASEPRI, r3
 80172f8:	f3bf 8f6f 	isb	sy
 80172fc:	f3bf 8f4f 	dsb	sy
 8017300:	b662      	cpsie	i
 8017302:	60bb      	str	r3, [r7, #8]
}
 8017304:	bf00      	nop
 8017306:	bf00      	nop
 8017308:	e7fd      	b.n	8017306 <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801730a:	693b      	ldr	r3, [r7, #16]
 801730c:	685a      	ldr	r2, [r3, #4]
 801730e:	4b11      	ldr	r3, [pc, #68]	@ (8017354 <vPortFree+0xb8>)
 8017310:	681b      	ldr	r3, [r3, #0]
 8017312:	4013      	ands	r3, r2
 8017314:	2b00      	cmp	r3, #0
 8017316:	d019      	beq.n	801734c <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8017318:	693b      	ldr	r3, [r7, #16]
 801731a:	681b      	ldr	r3, [r3, #0]
 801731c:	2b00      	cmp	r3, #0
 801731e:	d115      	bne.n	801734c <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8017320:	693b      	ldr	r3, [r7, #16]
 8017322:	685a      	ldr	r2, [r3, #4]
 8017324:	4b0b      	ldr	r3, [pc, #44]	@ (8017354 <vPortFree+0xb8>)
 8017326:	681b      	ldr	r3, [r3, #0]
 8017328:	43db      	mvns	r3, r3
 801732a:	401a      	ands	r2, r3
 801732c:	693b      	ldr	r3, [r7, #16]
 801732e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8017330:	f7fe ff90 	bl	8016254 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8017334:	693b      	ldr	r3, [r7, #16]
 8017336:	685a      	ldr	r2, [r3, #4]
 8017338:	4b07      	ldr	r3, [pc, #28]	@ (8017358 <vPortFree+0xbc>)
 801733a:	681b      	ldr	r3, [r3, #0]
 801733c:	4413      	add	r3, r2
 801733e:	4a06      	ldr	r2, [pc, #24]	@ (8017358 <vPortFree+0xbc>)
 8017340:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8017342:	6938      	ldr	r0, [r7, #16]
 8017344:	f000 f86c 	bl	8017420 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8017348:	f7fe ff92 	bl	8016270 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801734c:	bf00      	nop
 801734e:	3718      	adds	r7, #24
 8017350:	46bd      	mov	sp, r7
 8017352:	bd80      	pop	{r7, pc}
 8017354:	2001b404 	.word	0x2001b404
 8017358:	2001b3fc 	.word	0x2001b3fc

0801735c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 801735c:	b480      	push	{r7}
 801735e:	b085      	sub	sp, #20
 8017360:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8017362:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8017366:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8017368:	4b27      	ldr	r3, [pc, #156]	@ (8017408 <prvHeapInit+0xac>)
 801736a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 801736c:	68fb      	ldr	r3, [r7, #12]
 801736e:	f003 0307 	and.w	r3, r3, #7
 8017372:	2b00      	cmp	r3, #0
 8017374:	d00c      	beq.n	8017390 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8017376:	68fb      	ldr	r3, [r7, #12]
 8017378:	3307      	adds	r3, #7
 801737a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 801737c:	68fb      	ldr	r3, [r7, #12]
 801737e:	f023 0307 	bic.w	r3, r3, #7
 8017382:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8017384:	68ba      	ldr	r2, [r7, #8]
 8017386:	68fb      	ldr	r3, [r7, #12]
 8017388:	1ad3      	subs	r3, r2, r3
 801738a:	4a1f      	ldr	r2, [pc, #124]	@ (8017408 <prvHeapInit+0xac>)
 801738c:	4413      	add	r3, r2
 801738e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8017390:	68fb      	ldr	r3, [r7, #12]
 8017392:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8017394:	4a1d      	ldr	r2, [pc, #116]	@ (801740c <prvHeapInit+0xb0>)
 8017396:	687b      	ldr	r3, [r7, #4]
 8017398:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801739a:	4b1c      	ldr	r3, [pc, #112]	@ (801740c <prvHeapInit+0xb0>)
 801739c:	2200      	movs	r2, #0
 801739e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80173a0:	687b      	ldr	r3, [r7, #4]
 80173a2:	68ba      	ldr	r2, [r7, #8]
 80173a4:	4413      	add	r3, r2
 80173a6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80173a8:	2208      	movs	r2, #8
 80173aa:	68fb      	ldr	r3, [r7, #12]
 80173ac:	1a9b      	subs	r3, r3, r2
 80173ae:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80173b0:	68fb      	ldr	r3, [r7, #12]
 80173b2:	f023 0307 	bic.w	r3, r3, #7
 80173b6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80173b8:	68fb      	ldr	r3, [r7, #12]
 80173ba:	4a15      	ldr	r2, [pc, #84]	@ (8017410 <prvHeapInit+0xb4>)
 80173bc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80173be:	4b14      	ldr	r3, [pc, #80]	@ (8017410 <prvHeapInit+0xb4>)
 80173c0:	681b      	ldr	r3, [r3, #0]
 80173c2:	2200      	movs	r2, #0
 80173c4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80173c6:	4b12      	ldr	r3, [pc, #72]	@ (8017410 <prvHeapInit+0xb4>)
 80173c8:	681b      	ldr	r3, [r3, #0]
 80173ca:	2200      	movs	r2, #0
 80173cc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80173ce:	687b      	ldr	r3, [r7, #4]
 80173d0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80173d2:	683b      	ldr	r3, [r7, #0]
 80173d4:	68fa      	ldr	r2, [r7, #12]
 80173d6:	1ad2      	subs	r2, r2, r3
 80173d8:	683b      	ldr	r3, [r7, #0]
 80173da:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80173dc:	4b0c      	ldr	r3, [pc, #48]	@ (8017410 <prvHeapInit+0xb4>)
 80173de:	681a      	ldr	r2, [r3, #0]
 80173e0:	683b      	ldr	r3, [r7, #0]
 80173e2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80173e4:	683b      	ldr	r3, [r7, #0]
 80173e6:	685b      	ldr	r3, [r3, #4]
 80173e8:	4a0a      	ldr	r2, [pc, #40]	@ (8017414 <prvHeapInit+0xb8>)
 80173ea:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80173ec:	683b      	ldr	r3, [r7, #0]
 80173ee:	685b      	ldr	r3, [r3, #4]
 80173f0:	4a09      	ldr	r2, [pc, #36]	@ (8017418 <prvHeapInit+0xbc>)
 80173f2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80173f4:	4b09      	ldr	r3, [pc, #36]	@ (801741c <prvHeapInit+0xc0>)
 80173f6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80173fa:	601a      	str	r2, [r3, #0]
}
 80173fc:	bf00      	nop
 80173fe:	3714      	adds	r7, #20
 8017400:	46bd      	mov	sp, r7
 8017402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017406:	4770      	bx	lr
 8017408:	200133f0 	.word	0x200133f0
 801740c:	2001b3f0 	.word	0x2001b3f0
 8017410:	2001b3f8 	.word	0x2001b3f8
 8017414:	2001b400 	.word	0x2001b400
 8017418:	2001b3fc 	.word	0x2001b3fc
 801741c:	2001b404 	.word	0x2001b404

08017420 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8017420:	b480      	push	{r7}
 8017422:	b085      	sub	sp, #20
 8017424:	af00      	add	r7, sp, #0
 8017426:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8017428:	4b28      	ldr	r3, [pc, #160]	@ (80174cc <prvInsertBlockIntoFreeList+0xac>)
 801742a:	60fb      	str	r3, [r7, #12]
 801742c:	e002      	b.n	8017434 <prvInsertBlockIntoFreeList+0x14>
 801742e:	68fb      	ldr	r3, [r7, #12]
 8017430:	681b      	ldr	r3, [r3, #0]
 8017432:	60fb      	str	r3, [r7, #12]
 8017434:	68fb      	ldr	r3, [r7, #12]
 8017436:	681b      	ldr	r3, [r3, #0]
 8017438:	687a      	ldr	r2, [r7, #4]
 801743a:	429a      	cmp	r2, r3
 801743c:	d8f7      	bhi.n	801742e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 801743e:	68fb      	ldr	r3, [r7, #12]
 8017440:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8017442:	68fb      	ldr	r3, [r7, #12]
 8017444:	685b      	ldr	r3, [r3, #4]
 8017446:	68ba      	ldr	r2, [r7, #8]
 8017448:	4413      	add	r3, r2
 801744a:	687a      	ldr	r2, [r7, #4]
 801744c:	429a      	cmp	r2, r3
 801744e:	d108      	bne.n	8017462 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8017450:	68fb      	ldr	r3, [r7, #12]
 8017452:	685a      	ldr	r2, [r3, #4]
 8017454:	687b      	ldr	r3, [r7, #4]
 8017456:	685b      	ldr	r3, [r3, #4]
 8017458:	441a      	add	r2, r3
 801745a:	68fb      	ldr	r3, [r7, #12]
 801745c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 801745e:	68fb      	ldr	r3, [r7, #12]
 8017460:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8017462:	687b      	ldr	r3, [r7, #4]
 8017464:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8017466:	687b      	ldr	r3, [r7, #4]
 8017468:	685b      	ldr	r3, [r3, #4]
 801746a:	68ba      	ldr	r2, [r7, #8]
 801746c:	441a      	add	r2, r3
 801746e:	68fb      	ldr	r3, [r7, #12]
 8017470:	681b      	ldr	r3, [r3, #0]
 8017472:	429a      	cmp	r2, r3
 8017474:	d118      	bne.n	80174a8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8017476:	68fb      	ldr	r3, [r7, #12]
 8017478:	681a      	ldr	r2, [r3, #0]
 801747a:	4b15      	ldr	r3, [pc, #84]	@ (80174d0 <prvInsertBlockIntoFreeList+0xb0>)
 801747c:	681b      	ldr	r3, [r3, #0]
 801747e:	429a      	cmp	r2, r3
 8017480:	d00d      	beq.n	801749e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8017482:	687b      	ldr	r3, [r7, #4]
 8017484:	685a      	ldr	r2, [r3, #4]
 8017486:	68fb      	ldr	r3, [r7, #12]
 8017488:	681b      	ldr	r3, [r3, #0]
 801748a:	685b      	ldr	r3, [r3, #4]
 801748c:	441a      	add	r2, r3
 801748e:	687b      	ldr	r3, [r7, #4]
 8017490:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8017492:	68fb      	ldr	r3, [r7, #12]
 8017494:	681b      	ldr	r3, [r3, #0]
 8017496:	681a      	ldr	r2, [r3, #0]
 8017498:	687b      	ldr	r3, [r7, #4]
 801749a:	601a      	str	r2, [r3, #0]
 801749c:	e008      	b.n	80174b0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 801749e:	4b0c      	ldr	r3, [pc, #48]	@ (80174d0 <prvInsertBlockIntoFreeList+0xb0>)
 80174a0:	681a      	ldr	r2, [r3, #0]
 80174a2:	687b      	ldr	r3, [r7, #4]
 80174a4:	601a      	str	r2, [r3, #0]
 80174a6:	e003      	b.n	80174b0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80174a8:	68fb      	ldr	r3, [r7, #12]
 80174aa:	681a      	ldr	r2, [r3, #0]
 80174ac:	687b      	ldr	r3, [r7, #4]
 80174ae:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80174b0:	68fa      	ldr	r2, [r7, #12]
 80174b2:	687b      	ldr	r3, [r7, #4]
 80174b4:	429a      	cmp	r2, r3
 80174b6:	d002      	beq.n	80174be <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80174b8:	68fb      	ldr	r3, [r7, #12]
 80174ba:	687a      	ldr	r2, [r7, #4]
 80174bc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80174be:	bf00      	nop
 80174c0:	3714      	adds	r7, #20
 80174c2:	46bd      	mov	sp, r7
 80174c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80174c8:	4770      	bx	lr
 80174ca:	bf00      	nop
 80174cc:	2001b3f0 	.word	0x2001b3f0
 80174d0:	2001b3f8 	.word	0x2001b3f8

080174d4 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 80174d4:	b580      	push	{r7, lr}
 80174d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 80174d8:	2201      	movs	r2, #1
 80174da:	490e      	ldr	r1, [pc, #56]	@ (8017514 <MX_USB_HOST_Init+0x40>)
 80174dc:	480e      	ldr	r0, [pc, #56]	@ (8017518 <MX_USB_HOST_Init+0x44>)
 80174de:	f7fb fddd 	bl	801309c <USBH_Init>
 80174e2:	4603      	mov	r3, r0
 80174e4:	2b00      	cmp	r3, #0
 80174e6:	d001      	beq.n	80174ec <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 80174e8:	f7ea fb84 	bl	8001bf4 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 80174ec:	490b      	ldr	r1, [pc, #44]	@ (801751c <MX_USB_HOST_Init+0x48>)
 80174ee:	480a      	ldr	r0, [pc, #40]	@ (8017518 <MX_USB_HOST_Init+0x44>)
 80174f0:	f7fb fea7 	bl	8013242 <USBH_RegisterClass>
 80174f4:	4603      	mov	r3, r0
 80174f6:	2b00      	cmp	r3, #0
 80174f8:	d001      	beq.n	80174fe <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 80174fa:	f7ea fb7b 	bl	8001bf4 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 80174fe:	4806      	ldr	r0, [pc, #24]	@ (8017518 <MX_USB_HOST_Init+0x44>)
 8017500:	f7fb ff2b 	bl	801335a <USBH_Start>
 8017504:	4603      	mov	r3, r0
 8017506:	2b00      	cmp	r3, #0
 8017508:	d001      	beq.n	801750e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 801750a:	f7ea fb73 	bl	8001bf4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 801750e:	bf00      	nop
 8017510:	bd80      	pop	{r7, pc}
 8017512:	bf00      	nop
 8017514:	08017521 	.word	0x08017521
 8017518:	2001b408 	.word	0x2001b408
 801751c:	20012040 	.word	0x20012040

08017520 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8017520:	b480      	push	{r7}
 8017522:	b083      	sub	sp, #12
 8017524:	af00      	add	r7, sp, #0
 8017526:	6078      	str	r0, [r7, #4]
 8017528:	460b      	mov	r3, r1
 801752a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 801752c:	78fb      	ldrb	r3, [r7, #3]
 801752e:	3b01      	subs	r3, #1
 8017530:	2b04      	cmp	r3, #4
 8017532:	d819      	bhi.n	8017568 <USBH_UserProcess+0x48>
 8017534:	a201      	add	r2, pc, #4	@ (adr r2, 801753c <USBH_UserProcess+0x1c>)
 8017536:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801753a:	bf00      	nop
 801753c:	08017569 	.word	0x08017569
 8017540:	08017559 	.word	0x08017559
 8017544:	08017569 	.word	0x08017569
 8017548:	08017561 	.word	0x08017561
 801754c:	08017551 	.word	0x08017551
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8017550:	4b09      	ldr	r3, [pc, #36]	@ (8017578 <USBH_UserProcess+0x58>)
 8017552:	2203      	movs	r2, #3
 8017554:	701a      	strb	r2, [r3, #0]
  break;
 8017556:	e008      	b.n	801756a <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8017558:	4b07      	ldr	r3, [pc, #28]	@ (8017578 <USBH_UserProcess+0x58>)
 801755a:	2202      	movs	r2, #2
 801755c:	701a      	strb	r2, [r3, #0]
  break;
 801755e:	e004      	b.n	801756a <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8017560:	4b05      	ldr	r3, [pc, #20]	@ (8017578 <USBH_UserProcess+0x58>)
 8017562:	2201      	movs	r2, #1
 8017564:	701a      	strb	r2, [r3, #0]
  break;
 8017566:	e000      	b.n	801756a <USBH_UserProcess+0x4a>

  default:
  break;
 8017568:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 801756a:	bf00      	nop
 801756c:	370c      	adds	r7, #12
 801756e:	46bd      	mov	sp, r7
 8017570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017574:	4770      	bx	lr
 8017576:	bf00      	nop
 8017578:	2001b7ec 	.word	0x2001b7ec

0801757c <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 801757c:	b580      	push	{r7, lr}
 801757e:	b08a      	sub	sp, #40	@ 0x28
 8017580:	af00      	add	r7, sp, #0
 8017582:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8017584:	f107 0314 	add.w	r3, r7, #20
 8017588:	2200      	movs	r2, #0
 801758a:	601a      	str	r2, [r3, #0]
 801758c:	605a      	str	r2, [r3, #4]
 801758e:	609a      	str	r2, [r3, #8]
 8017590:	60da      	str	r2, [r3, #12]
 8017592:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8017594:	687b      	ldr	r3, [r7, #4]
 8017596:	681b      	ldr	r3, [r3, #0]
 8017598:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 801759c:	d13c      	bne.n	8017618 <HAL_HCD_MspInit+0x9c>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 801759e:	4b20      	ldr	r3, [pc, #128]	@ (8017620 <HAL_HCD_MspInit+0xa4>)
 80175a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80175a2:	4a1f      	ldr	r2, [pc, #124]	@ (8017620 <HAL_HCD_MspInit+0xa4>)
 80175a4:	f043 0301 	orr.w	r3, r3, #1
 80175a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80175aa:	4b1d      	ldr	r3, [pc, #116]	@ (8017620 <HAL_HCD_MspInit+0xa4>)
 80175ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80175ae:	f003 0301 	and.w	r3, r3, #1
 80175b2:	613b      	str	r3, [r7, #16]
 80175b4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    PA10     ------> USB_OTG_FS_ID
    */
    GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin|OTG_FS_ID_Pin;
 80175b6:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80175ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80175bc:	2302      	movs	r3, #2
 80175be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80175c0:	2300      	movs	r3, #0
 80175c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80175c4:	2303      	movs	r3, #3
 80175c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80175c8:	230a      	movs	r3, #10
 80175ca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80175cc:	f107 0314 	add.w	r3, r7, #20
 80175d0:	4619      	mov	r1, r3
 80175d2:	4814      	ldr	r0, [pc, #80]	@ (8017624 <HAL_HCD_MspInit+0xa8>)
 80175d4:	f7ef fdb4 	bl	8007140 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80175d8:	4b11      	ldr	r3, [pc, #68]	@ (8017620 <HAL_HCD_MspInit+0xa4>)
 80175da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80175dc:	4a10      	ldr	r2, [pc, #64]	@ (8017620 <HAL_HCD_MspInit+0xa4>)
 80175de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80175e2:	6353      	str	r3, [r2, #52]	@ 0x34
 80175e4:	4b0e      	ldr	r3, [pc, #56]	@ (8017620 <HAL_HCD_MspInit+0xa4>)
 80175e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80175e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80175ec:	60fb      	str	r3, [r7, #12]
 80175ee:	68fb      	ldr	r3, [r7, #12]
 80175f0:	4b0b      	ldr	r3, [pc, #44]	@ (8017620 <HAL_HCD_MspInit+0xa4>)
 80175f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80175f4:	4a0a      	ldr	r2, [pc, #40]	@ (8017620 <HAL_HCD_MspInit+0xa4>)
 80175f6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80175fa:	6453      	str	r3, [r2, #68]	@ 0x44
 80175fc:	4b08      	ldr	r3, [pc, #32]	@ (8017620 <HAL_HCD_MspInit+0xa4>)
 80175fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017600:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8017604:	60bb      	str	r3, [r7, #8]
 8017606:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8017608:	2200      	movs	r2, #0
 801760a:	2105      	movs	r1, #5
 801760c:	2043      	movs	r0, #67	@ 0x43
 801760e:	f7ee fa6d 	bl	8005aec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8017612:	2043      	movs	r0, #67	@ 0x43
 8017614:	f7ee fa86 	bl	8005b24 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8017618:	bf00      	nop
 801761a:	3728      	adds	r7, #40	@ 0x28
 801761c:	46bd      	mov	sp, r7
 801761e:	bd80      	pop	{r7, pc}
 8017620:	40023800 	.word	0x40023800
 8017624:	40020000 	.word	0x40020000

08017628 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8017628:	b580      	push	{r7, lr}
 801762a:	b082      	sub	sp, #8
 801762c:	af00      	add	r7, sp, #0
 801762e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8017630:	687b      	ldr	r3, [r7, #4]
 8017632:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8017636:	4618      	mov	r0, r3
 8017638:	f7fc fac7 	bl	8013bca <USBH_LL_IncTimer>
}
 801763c:	bf00      	nop
 801763e:	3708      	adds	r7, #8
 8017640:	46bd      	mov	sp, r7
 8017642:	bd80      	pop	{r7, pc}

08017644 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8017644:	b580      	push	{r7, lr}
 8017646:	b082      	sub	sp, #8
 8017648:	af00      	add	r7, sp, #0
 801764a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 801764c:	687b      	ldr	r3, [r7, #4]
 801764e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8017652:	4618      	mov	r0, r3
 8017654:	f7fc fb07 	bl	8013c66 <USBH_LL_Connect>
}
 8017658:	bf00      	nop
 801765a:	3708      	adds	r7, #8
 801765c:	46bd      	mov	sp, r7
 801765e:	bd80      	pop	{r7, pc}

08017660 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8017660:	b580      	push	{r7, lr}
 8017662:	b082      	sub	sp, #8
 8017664:	af00      	add	r7, sp, #0
 8017666:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8017668:	687b      	ldr	r3, [r7, #4]
 801766a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 801766e:	4618      	mov	r0, r3
 8017670:	f7fc fb14 	bl	8013c9c <USBH_LL_Disconnect>
}
 8017674:	bf00      	nop
 8017676:	3708      	adds	r7, #8
 8017678:	46bd      	mov	sp, r7
 801767a:	bd80      	pop	{r7, pc}

0801767c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 801767c:	b580      	push	{r7, lr}
 801767e:	b082      	sub	sp, #8
 8017680:	af00      	add	r7, sp, #0
 8017682:	6078      	str	r0, [r7, #4]
 8017684:	460b      	mov	r3, r1
 8017686:	70fb      	strb	r3, [r7, #3]
 8017688:	4613      	mov	r3, r2
 801768a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 801768c:	687b      	ldr	r3, [r7, #4]
 801768e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8017692:	4618      	mov	r0, r3
 8017694:	f7fc fb68 	bl	8013d68 <USBH_LL_NotifyURBChange>
#endif
}
 8017698:	bf00      	nop
 801769a:	3708      	adds	r7, #8
 801769c:	46bd      	mov	sp, r7
 801769e:	bd80      	pop	{r7, pc}

080176a0 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80176a0:	b580      	push	{r7, lr}
 80176a2:	b082      	sub	sp, #8
 80176a4:	af00      	add	r7, sp, #0
 80176a6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 80176a8:	687b      	ldr	r3, [r7, #4]
 80176aa:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80176ae:	4618      	mov	r0, r3
 80176b0:	f7fc fab5 	bl	8013c1e <USBH_LL_PortEnabled>
}
 80176b4:	bf00      	nop
 80176b6:	3708      	adds	r7, #8
 80176b8:	46bd      	mov	sp, r7
 80176ba:	bd80      	pop	{r7, pc}

080176bc <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80176bc:	b580      	push	{r7, lr}
 80176be:	b082      	sub	sp, #8
 80176c0:	af00      	add	r7, sp, #0
 80176c2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 80176c4:	687b      	ldr	r3, [r7, #4]
 80176c6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80176ca:	4618      	mov	r0, r3
 80176cc:	f7fc fab9 	bl	8013c42 <USBH_LL_PortDisabled>
}
 80176d0:	bf00      	nop
 80176d2:	3708      	adds	r7, #8
 80176d4:	46bd      	mov	sp, r7
 80176d6:	bd80      	pop	{r7, pc}

080176d8 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 80176d8:	b580      	push	{r7, lr}
 80176da:	b082      	sub	sp, #8
 80176dc:	af00      	add	r7, sp, #0
 80176de:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 80176e0:	687b      	ldr	r3, [r7, #4]
 80176e2:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 80176e6:	2b01      	cmp	r3, #1
 80176e8:	d12a      	bne.n	8017740 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 80176ea:	4a18      	ldr	r2, [pc, #96]	@ (801774c <USBH_LL_Init+0x74>)
 80176ec:	687b      	ldr	r3, [r7, #4]
 80176ee:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 80176f2:	687b      	ldr	r3, [r7, #4]
 80176f4:	4a15      	ldr	r2, [pc, #84]	@ (801774c <USBH_LL_Init+0x74>)
 80176f6:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80176fa:	4b14      	ldr	r3, [pc, #80]	@ (801774c <USBH_LL_Init+0x74>)
 80176fc:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8017700:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8017702:	4b12      	ldr	r3, [pc, #72]	@ (801774c <USBH_LL_Init+0x74>)
 8017704:	2208      	movs	r2, #8
 8017706:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8017708:	4b10      	ldr	r3, [pc, #64]	@ (801774c <USBH_LL_Init+0x74>)
 801770a:	2201      	movs	r2, #1
 801770c:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 801770e:	4b0f      	ldr	r3, [pc, #60]	@ (801774c <USBH_LL_Init+0x74>)
 8017710:	2200      	movs	r2, #0
 8017712:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8017714:	4b0d      	ldr	r3, [pc, #52]	@ (801774c <USBH_LL_Init+0x74>)
 8017716:	2202      	movs	r2, #2
 8017718:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 801771a:	4b0c      	ldr	r3, [pc, #48]	@ (801774c <USBH_LL_Init+0x74>)
 801771c:	2200      	movs	r2, #0
 801771e:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8017720:	480a      	ldr	r0, [pc, #40]	@ (801774c <USBH_LL_Init+0x74>)
 8017722:	f7ef fff6 	bl	8007712 <HAL_HCD_Init>
 8017726:	4603      	mov	r3, r0
 8017728:	2b00      	cmp	r3, #0
 801772a:	d001      	beq.n	8017730 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 801772c:	f7ea fa62 	bl	8001bf4 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8017730:	4806      	ldr	r0, [pc, #24]	@ (801774c <USBH_LL_Init+0x74>)
 8017732:	f7f0 fc33 	bl	8007f9c <HAL_HCD_GetCurrentFrame>
 8017736:	4603      	mov	r3, r0
 8017738:	4619      	mov	r1, r3
 801773a:	6878      	ldr	r0, [r7, #4]
 801773c:	f7fc fa36 	bl	8013bac <USBH_LL_SetTimer>
  }

  return USBH_OK;
 8017740:	2300      	movs	r3, #0
}
 8017742:	4618      	mov	r0, r3
 8017744:	3708      	adds	r7, #8
 8017746:	46bd      	mov	sp, r7
 8017748:	bd80      	pop	{r7, pc}
 801774a:	bf00      	nop
 801774c:	2001b7f0 	.word	0x2001b7f0

08017750 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8017750:	b580      	push	{r7, lr}
 8017752:	b084      	sub	sp, #16
 8017754:	af00      	add	r7, sp, #0
 8017756:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017758:	2300      	movs	r3, #0
 801775a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801775c:	2300      	movs	r3, #0
 801775e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8017760:	687b      	ldr	r3, [r7, #4]
 8017762:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8017766:	4618      	mov	r0, r3
 8017768:	f7f0 fba0 	bl	8007eac <HAL_HCD_Start>
 801776c:	4603      	mov	r3, r0
 801776e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8017770:	7bfb      	ldrb	r3, [r7, #15]
 8017772:	4618      	mov	r0, r3
 8017774:	f000 f94c 	bl	8017a10 <USBH_Get_USB_Status>
 8017778:	4603      	mov	r3, r0
 801777a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801777c:	7bbb      	ldrb	r3, [r7, #14]
}
 801777e:	4618      	mov	r0, r3
 8017780:	3710      	adds	r7, #16
 8017782:	46bd      	mov	sp, r7
 8017784:	bd80      	pop	{r7, pc}

08017786 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8017786:	b580      	push	{r7, lr}
 8017788:	b084      	sub	sp, #16
 801778a:	af00      	add	r7, sp, #0
 801778c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801778e:	2300      	movs	r3, #0
 8017790:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8017792:	2300      	movs	r3, #0
 8017794:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8017796:	687b      	ldr	r3, [r7, #4]
 8017798:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 801779c:	4618      	mov	r0, r3
 801779e:	f7f0 fba8 	bl	8007ef2 <HAL_HCD_Stop>
 80177a2:	4603      	mov	r3, r0
 80177a4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80177a6:	7bfb      	ldrb	r3, [r7, #15]
 80177a8:	4618      	mov	r0, r3
 80177aa:	f000 f931 	bl	8017a10 <USBH_Get_USB_Status>
 80177ae:	4603      	mov	r3, r0
 80177b0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80177b2:	7bbb      	ldrb	r3, [r7, #14]
}
 80177b4:	4618      	mov	r0, r3
 80177b6:	3710      	adds	r7, #16
 80177b8:	46bd      	mov	sp, r7
 80177ba:	bd80      	pop	{r7, pc}

080177bc <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 80177bc:	b580      	push	{r7, lr}
 80177be:	b084      	sub	sp, #16
 80177c0:	af00      	add	r7, sp, #0
 80177c2:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 80177c4:	2301      	movs	r3, #1
 80177c6:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 80177c8:	687b      	ldr	r3, [r7, #4]
 80177ca:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80177ce:	4618      	mov	r0, r3
 80177d0:	f7f0 fbf2 	bl	8007fb8 <HAL_HCD_GetCurrentSpeed>
 80177d4:	4603      	mov	r3, r0
 80177d6:	2b02      	cmp	r3, #2
 80177d8:	d00c      	beq.n	80177f4 <USBH_LL_GetSpeed+0x38>
 80177da:	2b02      	cmp	r3, #2
 80177dc:	d80d      	bhi.n	80177fa <USBH_LL_GetSpeed+0x3e>
 80177de:	2b00      	cmp	r3, #0
 80177e0:	d002      	beq.n	80177e8 <USBH_LL_GetSpeed+0x2c>
 80177e2:	2b01      	cmp	r3, #1
 80177e4:	d003      	beq.n	80177ee <USBH_LL_GetSpeed+0x32>
 80177e6:	e008      	b.n	80177fa <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 80177e8:	2300      	movs	r3, #0
 80177ea:	73fb      	strb	r3, [r7, #15]
    break;
 80177ec:	e008      	b.n	8017800 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 80177ee:	2301      	movs	r3, #1
 80177f0:	73fb      	strb	r3, [r7, #15]
    break;
 80177f2:	e005      	b.n	8017800 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 80177f4:	2302      	movs	r3, #2
 80177f6:	73fb      	strb	r3, [r7, #15]
    break;
 80177f8:	e002      	b.n	8017800 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 80177fa:	2301      	movs	r3, #1
 80177fc:	73fb      	strb	r3, [r7, #15]
    break;
 80177fe:	bf00      	nop
  }
  return  speed;
 8017800:	7bfb      	ldrb	r3, [r7, #15]
}
 8017802:	4618      	mov	r0, r3
 8017804:	3710      	adds	r7, #16
 8017806:	46bd      	mov	sp, r7
 8017808:	bd80      	pop	{r7, pc}

0801780a <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 801780a:	b580      	push	{r7, lr}
 801780c:	b084      	sub	sp, #16
 801780e:	af00      	add	r7, sp, #0
 8017810:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017812:	2300      	movs	r3, #0
 8017814:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8017816:	2300      	movs	r3, #0
 8017818:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 801781a:	687b      	ldr	r3, [r7, #4]
 801781c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8017820:	4618      	mov	r0, r3
 8017822:	f7f0 fb83 	bl	8007f2c <HAL_HCD_ResetPort>
 8017826:	4603      	mov	r3, r0
 8017828:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 801782a:	7bfb      	ldrb	r3, [r7, #15]
 801782c:	4618      	mov	r0, r3
 801782e:	f000 f8ef 	bl	8017a10 <USBH_Get_USB_Status>
 8017832:	4603      	mov	r3, r0
 8017834:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017836:	7bbb      	ldrb	r3, [r7, #14]
}
 8017838:	4618      	mov	r0, r3
 801783a:	3710      	adds	r7, #16
 801783c:	46bd      	mov	sp, r7
 801783e:	bd80      	pop	{r7, pc}

08017840 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8017840:	b580      	push	{r7, lr}
 8017842:	b082      	sub	sp, #8
 8017844:	af00      	add	r7, sp, #0
 8017846:	6078      	str	r0, [r7, #4]
 8017848:	460b      	mov	r3, r1
 801784a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 801784c:	687b      	ldr	r3, [r7, #4]
 801784e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8017852:	78fa      	ldrb	r2, [r7, #3]
 8017854:	4611      	mov	r1, r2
 8017856:	4618      	mov	r0, r3
 8017858:	f7f0 fb8b 	bl	8007f72 <HAL_HCD_HC_GetXferCount>
 801785c:	4603      	mov	r3, r0
}
 801785e:	4618      	mov	r0, r3
 8017860:	3708      	adds	r7, #8
 8017862:	46bd      	mov	sp, r7
 8017864:	bd80      	pop	{r7, pc}

08017866 <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 8017866:	b590      	push	{r4, r7, lr}
 8017868:	b089      	sub	sp, #36	@ 0x24
 801786a:	af04      	add	r7, sp, #16
 801786c:	6078      	str	r0, [r7, #4]
 801786e:	4608      	mov	r0, r1
 8017870:	4611      	mov	r1, r2
 8017872:	461a      	mov	r2, r3
 8017874:	4603      	mov	r3, r0
 8017876:	70fb      	strb	r3, [r7, #3]
 8017878:	460b      	mov	r3, r1
 801787a:	70bb      	strb	r3, [r7, #2]
 801787c:	4613      	mov	r3, r2
 801787e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017880:	2300      	movs	r3, #0
 8017882:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8017884:	2300      	movs	r3, #0
 8017886:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 8017888:	687b      	ldr	r3, [r7, #4]
 801788a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 801788e:	787c      	ldrb	r4, [r7, #1]
 8017890:	78ba      	ldrb	r2, [r7, #2]
 8017892:	78f9      	ldrb	r1, [r7, #3]
 8017894:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8017896:	9302      	str	r3, [sp, #8]
 8017898:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801789c:	9301      	str	r3, [sp, #4]
 801789e:	f897 3020 	ldrb.w	r3, [r7, #32]
 80178a2:	9300      	str	r3, [sp, #0]
 80178a4:	4623      	mov	r3, r4
 80178a6:	f7ef ff9b 	bl	80077e0 <HAL_HCD_HC_Init>
 80178aa:	4603      	mov	r3, r0
 80178ac:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 80178ae:	7bfb      	ldrb	r3, [r7, #15]
 80178b0:	4618      	mov	r0, r3
 80178b2:	f000 f8ad 	bl	8017a10 <USBH_Get_USB_Status>
 80178b6:	4603      	mov	r3, r0
 80178b8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80178ba:	7bbb      	ldrb	r3, [r7, #14]
}
 80178bc:	4618      	mov	r0, r3
 80178be:	3714      	adds	r7, #20
 80178c0:	46bd      	mov	sp, r7
 80178c2:	bd90      	pop	{r4, r7, pc}

080178c4 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80178c4:	b480      	push	{r7}
 80178c6:	b083      	sub	sp, #12
 80178c8:	af00      	add	r7, sp, #0
 80178ca:	6078      	str	r0, [r7, #4]
 80178cc:	460b      	mov	r3, r1
 80178ce:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 80178d0:	2300      	movs	r3, #0
}
 80178d2:	4618      	mov	r0, r3
 80178d4:	370c      	adds	r7, #12
 80178d6:	46bd      	mov	sp, r7
 80178d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80178dc:	4770      	bx	lr

080178de <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 80178de:	b590      	push	{r4, r7, lr}
 80178e0:	b089      	sub	sp, #36	@ 0x24
 80178e2:	af04      	add	r7, sp, #16
 80178e4:	6078      	str	r0, [r7, #4]
 80178e6:	4608      	mov	r0, r1
 80178e8:	4611      	mov	r1, r2
 80178ea:	461a      	mov	r2, r3
 80178ec:	4603      	mov	r3, r0
 80178ee:	70fb      	strb	r3, [r7, #3]
 80178f0:	460b      	mov	r3, r1
 80178f2:	70bb      	strb	r3, [r7, #2]
 80178f4:	4613      	mov	r3, r2
 80178f6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80178f8:	2300      	movs	r3, #0
 80178fa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80178fc:	2300      	movs	r3, #0
 80178fe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8017900:	687b      	ldr	r3, [r7, #4]
 8017902:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8017906:	787c      	ldrb	r4, [r7, #1]
 8017908:	78ba      	ldrb	r2, [r7, #2]
 801790a:	78f9      	ldrb	r1, [r7, #3]
 801790c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8017910:	9303      	str	r3, [sp, #12]
 8017912:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8017914:	9302      	str	r3, [sp, #8]
 8017916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017918:	9301      	str	r3, [sp, #4]
 801791a:	f897 3020 	ldrb.w	r3, [r7, #32]
 801791e:	9300      	str	r3, [sp, #0]
 8017920:	4623      	mov	r3, r4
 8017922:	f7f0 f815 	bl	8007950 <HAL_HCD_HC_SubmitRequest>
 8017926:	4603      	mov	r3, r0
 8017928:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 801792a:	7bfb      	ldrb	r3, [r7, #15]
 801792c:	4618      	mov	r0, r3
 801792e:	f000 f86f 	bl	8017a10 <USBH_Get_USB_Status>
 8017932:	4603      	mov	r3, r0
 8017934:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017936:	7bbb      	ldrb	r3, [r7, #14]
}
 8017938:	4618      	mov	r0, r3
 801793a:	3714      	adds	r7, #20
 801793c:	46bd      	mov	sp, r7
 801793e:	bd90      	pop	{r4, r7, pc}

08017940 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8017940:	b580      	push	{r7, lr}
 8017942:	b082      	sub	sp, #8
 8017944:	af00      	add	r7, sp, #0
 8017946:	6078      	str	r0, [r7, #4]
 8017948:	460b      	mov	r3, r1
 801794a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 801794c:	687b      	ldr	r3, [r7, #4]
 801794e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8017952:	78fa      	ldrb	r2, [r7, #3]
 8017954:	4611      	mov	r1, r2
 8017956:	4618      	mov	r0, r3
 8017958:	f7f0 faf6 	bl	8007f48 <HAL_HCD_HC_GetURBState>
 801795c:	4603      	mov	r3, r0
}
 801795e:	4618      	mov	r0, r3
 8017960:	3708      	adds	r7, #8
 8017962:	46bd      	mov	sp, r7
 8017964:	bd80      	pop	{r7, pc}

08017966 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8017966:	b580      	push	{r7, lr}
 8017968:	b082      	sub	sp, #8
 801796a:	af00      	add	r7, sp, #0
 801796c:	6078      	str	r0, [r7, #4]
 801796e:	460b      	mov	r3, r1
 8017970:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8017972:	687b      	ldr	r3, [r7, #4]
 8017974:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8017978:	2b01      	cmp	r3, #1
 801797a:	d103      	bne.n	8017984 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 801797c:	78fb      	ldrb	r3, [r7, #3]
 801797e:	4618      	mov	r0, r3
 8017980:	f000 f872 	bl	8017a68 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8017984:	20c8      	movs	r0, #200	@ 0xc8
 8017986:	f7ed fd3d 	bl	8005404 <HAL_Delay>
  return USBH_OK;
 801798a:	2300      	movs	r3, #0
}
 801798c:	4618      	mov	r0, r3
 801798e:	3708      	adds	r7, #8
 8017990:	46bd      	mov	sp, r7
 8017992:	bd80      	pop	{r7, pc}

08017994 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8017994:	b480      	push	{r7}
 8017996:	b085      	sub	sp, #20
 8017998:	af00      	add	r7, sp, #0
 801799a:	6078      	str	r0, [r7, #4]
 801799c:	460b      	mov	r3, r1
 801799e:	70fb      	strb	r3, [r7, #3]
 80179a0:	4613      	mov	r3, r2
 80179a2:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 80179a4:	687b      	ldr	r3, [r7, #4]
 80179a6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80179aa:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 80179ac:	78fa      	ldrb	r2, [r7, #3]
 80179ae:	68f9      	ldr	r1, [r7, #12]
 80179b0:	4613      	mov	r3, r2
 80179b2:	011b      	lsls	r3, r3, #4
 80179b4:	1a9b      	subs	r3, r3, r2
 80179b6:	009b      	lsls	r3, r3, #2
 80179b8:	440b      	add	r3, r1
 80179ba:	3317      	adds	r3, #23
 80179bc:	781b      	ldrb	r3, [r3, #0]
 80179be:	2b00      	cmp	r3, #0
 80179c0:	d00a      	beq.n	80179d8 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 80179c2:	78fa      	ldrb	r2, [r7, #3]
 80179c4:	68f9      	ldr	r1, [r7, #12]
 80179c6:	4613      	mov	r3, r2
 80179c8:	011b      	lsls	r3, r3, #4
 80179ca:	1a9b      	subs	r3, r3, r2
 80179cc:	009b      	lsls	r3, r3, #2
 80179ce:	440b      	add	r3, r1
 80179d0:	333c      	adds	r3, #60	@ 0x3c
 80179d2:	78ba      	ldrb	r2, [r7, #2]
 80179d4:	701a      	strb	r2, [r3, #0]
 80179d6:	e009      	b.n	80179ec <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 80179d8:	78fa      	ldrb	r2, [r7, #3]
 80179da:	68f9      	ldr	r1, [r7, #12]
 80179dc:	4613      	mov	r3, r2
 80179de:	011b      	lsls	r3, r3, #4
 80179e0:	1a9b      	subs	r3, r3, r2
 80179e2:	009b      	lsls	r3, r3, #2
 80179e4:	440b      	add	r3, r1
 80179e6:	333d      	adds	r3, #61	@ 0x3d
 80179e8:	78ba      	ldrb	r2, [r7, #2]
 80179ea:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 80179ec:	2300      	movs	r3, #0
}
 80179ee:	4618      	mov	r0, r3
 80179f0:	3714      	adds	r7, #20
 80179f2:	46bd      	mov	sp, r7
 80179f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80179f8:	4770      	bx	lr

080179fa <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 80179fa:	b580      	push	{r7, lr}
 80179fc:	b082      	sub	sp, #8
 80179fe:	af00      	add	r7, sp, #0
 8017a00:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8017a02:	6878      	ldr	r0, [r7, #4]
 8017a04:	f7ed fcfe 	bl	8005404 <HAL_Delay>
}
 8017a08:	bf00      	nop
 8017a0a:	3708      	adds	r7, #8
 8017a0c:	46bd      	mov	sp, r7
 8017a0e:	bd80      	pop	{r7, pc}

08017a10 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8017a10:	b480      	push	{r7}
 8017a12:	b085      	sub	sp, #20
 8017a14:	af00      	add	r7, sp, #0
 8017a16:	4603      	mov	r3, r0
 8017a18:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8017a1a:	2300      	movs	r3, #0
 8017a1c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8017a1e:	79fb      	ldrb	r3, [r7, #7]
 8017a20:	2b03      	cmp	r3, #3
 8017a22:	d817      	bhi.n	8017a54 <USBH_Get_USB_Status+0x44>
 8017a24:	a201      	add	r2, pc, #4	@ (adr r2, 8017a2c <USBH_Get_USB_Status+0x1c>)
 8017a26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017a2a:	bf00      	nop
 8017a2c:	08017a3d 	.word	0x08017a3d
 8017a30:	08017a43 	.word	0x08017a43
 8017a34:	08017a49 	.word	0x08017a49
 8017a38:	08017a4f 	.word	0x08017a4f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8017a3c:	2300      	movs	r3, #0
 8017a3e:	73fb      	strb	r3, [r7, #15]
    break;
 8017a40:	e00b      	b.n	8017a5a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8017a42:	2302      	movs	r3, #2
 8017a44:	73fb      	strb	r3, [r7, #15]
    break;
 8017a46:	e008      	b.n	8017a5a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8017a48:	2301      	movs	r3, #1
 8017a4a:	73fb      	strb	r3, [r7, #15]
    break;
 8017a4c:	e005      	b.n	8017a5a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8017a4e:	2302      	movs	r3, #2
 8017a50:	73fb      	strb	r3, [r7, #15]
    break;
 8017a52:	e002      	b.n	8017a5a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8017a54:	2302      	movs	r3, #2
 8017a56:	73fb      	strb	r3, [r7, #15]
    break;
 8017a58:	bf00      	nop
  }
  return usb_status;
 8017a5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8017a5c:	4618      	mov	r0, r3
 8017a5e:	3714      	adds	r7, #20
 8017a60:	46bd      	mov	sp, r7
 8017a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a66:	4770      	bx	lr

08017a68 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8017a68:	b580      	push	{r7, lr}
 8017a6a:	b084      	sub	sp, #16
 8017a6c:	af00      	add	r7, sp, #0
 8017a6e:	4603      	mov	r3, r0
 8017a70:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8017a72:	79fb      	ldrb	r3, [r7, #7]
 8017a74:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8017a76:	79fb      	ldrb	r3, [r7, #7]
 8017a78:	2b00      	cmp	r3, #0
 8017a7a:	d102      	bne.n	8017a82 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 8017a7c:	2300      	movs	r3, #0
 8017a7e:	73fb      	strb	r3, [r7, #15]
 8017a80:	e001      	b.n	8017a86 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 8017a82:	2301      	movs	r3, #1
 8017a84:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_5,(GPIO_PinState)data);
 8017a86:	7bfb      	ldrb	r3, [r7, #15]
 8017a88:	461a      	mov	r2, r3
 8017a8a:	2120      	movs	r1, #32
 8017a8c:	4803      	ldr	r0, [pc, #12]	@ (8017a9c <MX_DriverVbusFS+0x34>)
 8017a8e:	f7ef fe27 	bl	80076e0 <HAL_GPIO_WritePin>
}
 8017a92:	bf00      	nop
 8017a94:	3710      	adds	r7, #16
 8017a96:	46bd      	mov	sp, r7
 8017a98:	bd80      	pop	{r7, pc}
 8017a9a:	bf00      	nop
 8017a9c:	40020c00 	.word	0x40020c00

08017aa0 <malloc>:
 8017aa0:	4b02      	ldr	r3, [pc, #8]	@ (8017aac <malloc+0xc>)
 8017aa2:	4601      	mov	r1, r0
 8017aa4:	6818      	ldr	r0, [r3, #0]
 8017aa6:	f000 b82d 	b.w	8017b04 <_malloc_r>
 8017aaa:	bf00      	nop
 8017aac:	20012064 	.word	0x20012064

08017ab0 <free>:
 8017ab0:	4b02      	ldr	r3, [pc, #8]	@ (8017abc <free+0xc>)
 8017ab2:	4601      	mov	r1, r0
 8017ab4:	6818      	ldr	r0, [r3, #0]
 8017ab6:	f000 b903 	b.w	8017cc0 <_free_r>
 8017aba:	bf00      	nop
 8017abc:	20012064 	.word	0x20012064

08017ac0 <sbrk_aligned>:
 8017ac0:	b570      	push	{r4, r5, r6, lr}
 8017ac2:	4e0f      	ldr	r6, [pc, #60]	@ (8017b00 <sbrk_aligned+0x40>)
 8017ac4:	460c      	mov	r4, r1
 8017ac6:	6831      	ldr	r1, [r6, #0]
 8017ac8:	4605      	mov	r5, r0
 8017aca:	b911      	cbnz	r1, 8017ad2 <sbrk_aligned+0x12>
 8017acc:	f000 f8ae 	bl	8017c2c <_sbrk_r>
 8017ad0:	6030      	str	r0, [r6, #0]
 8017ad2:	4621      	mov	r1, r4
 8017ad4:	4628      	mov	r0, r5
 8017ad6:	f000 f8a9 	bl	8017c2c <_sbrk_r>
 8017ada:	1c43      	adds	r3, r0, #1
 8017adc:	d103      	bne.n	8017ae6 <sbrk_aligned+0x26>
 8017ade:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8017ae2:	4620      	mov	r0, r4
 8017ae4:	bd70      	pop	{r4, r5, r6, pc}
 8017ae6:	1cc4      	adds	r4, r0, #3
 8017ae8:	f024 0403 	bic.w	r4, r4, #3
 8017aec:	42a0      	cmp	r0, r4
 8017aee:	d0f8      	beq.n	8017ae2 <sbrk_aligned+0x22>
 8017af0:	1a21      	subs	r1, r4, r0
 8017af2:	4628      	mov	r0, r5
 8017af4:	f000 f89a 	bl	8017c2c <_sbrk_r>
 8017af8:	3001      	adds	r0, #1
 8017afa:	d1f2      	bne.n	8017ae2 <sbrk_aligned+0x22>
 8017afc:	e7ef      	b.n	8017ade <sbrk_aligned+0x1e>
 8017afe:	bf00      	nop
 8017b00:	2001bbd0 	.word	0x2001bbd0

08017b04 <_malloc_r>:
 8017b04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017b08:	1ccd      	adds	r5, r1, #3
 8017b0a:	f025 0503 	bic.w	r5, r5, #3
 8017b0e:	3508      	adds	r5, #8
 8017b10:	2d0c      	cmp	r5, #12
 8017b12:	bf38      	it	cc
 8017b14:	250c      	movcc	r5, #12
 8017b16:	2d00      	cmp	r5, #0
 8017b18:	4606      	mov	r6, r0
 8017b1a:	db01      	blt.n	8017b20 <_malloc_r+0x1c>
 8017b1c:	42a9      	cmp	r1, r5
 8017b1e:	d904      	bls.n	8017b2a <_malloc_r+0x26>
 8017b20:	230c      	movs	r3, #12
 8017b22:	6033      	str	r3, [r6, #0]
 8017b24:	2000      	movs	r0, #0
 8017b26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017b2a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8017c00 <_malloc_r+0xfc>
 8017b2e:	f000 f869 	bl	8017c04 <__malloc_lock>
 8017b32:	f8d8 3000 	ldr.w	r3, [r8]
 8017b36:	461c      	mov	r4, r3
 8017b38:	bb44      	cbnz	r4, 8017b8c <_malloc_r+0x88>
 8017b3a:	4629      	mov	r1, r5
 8017b3c:	4630      	mov	r0, r6
 8017b3e:	f7ff ffbf 	bl	8017ac0 <sbrk_aligned>
 8017b42:	1c43      	adds	r3, r0, #1
 8017b44:	4604      	mov	r4, r0
 8017b46:	d158      	bne.n	8017bfa <_malloc_r+0xf6>
 8017b48:	f8d8 4000 	ldr.w	r4, [r8]
 8017b4c:	4627      	mov	r7, r4
 8017b4e:	2f00      	cmp	r7, #0
 8017b50:	d143      	bne.n	8017bda <_malloc_r+0xd6>
 8017b52:	2c00      	cmp	r4, #0
 8017b54:	d04b      	beq.n	8017bee <_malloc_r+0xea>
 8017b56:	6823      	ldr	r3, [r4, #0]
 8017b58:	4639      	mov	r1, r7
 8017b5a:	4630      	mov	r0, r6
 8017b5c:	eb04 0903 	add.w	r9, r4, r3
 8017b60:	f000 f864 	bl	8017c2c <_sbrk_r>
 8017b64:	4581      	cmp	r9, r0
 8017b66:	d142      	bne.n	8017bee <_malloc_r+0xea>
 8017b68:	6821      	ldr	r1, [r4, #0]
 8017b6a:	1a6d      	subs	r5, r5, r1
 8017b6c:	4629      	mov	r1, r5
 8017b6e:	4630      	mov	r0, r6
 8017b70:	f7ff ffa6 	bl	8017ac0 <sbrk_aligned>
 8017b74:	3001      	adds	r0, #1
 8017b76:	d03a      	beq.n	8017bee <_malloc_r+0xea>
 8017b78:	6823      	ldr	r3, [r4, #0]
 8017b7a:	442b      	add	r3, r5
 8017b7c:	6023      	str	r3, [r4, #0]
 8017b7e:	f8d8 3000 	ldr.w	r3, [r8]
 8017b82:	685a      	ldr	r2, [r3, #4]
 8017b84:	bb62      	cbnz	r2, 8017be0 <_malloc_r+0xdc>
 8017b86:	f8c8 7000 	str.w	r7, [r8]
 8017b8a:	e00f      	b.n	8017bac <_malloc_r+0xa8>
 8017b8c:	6822      	ldr	r2, [r4, #0]
 8017b8e:	1b52      	subs	r2, r2, r5
 8017b90:	d420      	bmi.n	8017bd4 <_malloc_r+0xd0>
 8017b92:	2a0b      	cmp	r2, #11
 8017b94:	d917      	bls.n	8017bc6 <_malloc_r+0xc2>
 8017b96:	1961      	adds	r1, r4, r5
 8017b98:	42a3      	cmp	r3, r4
 8017b9a:	6025      	str	r5, [r4, #0]
 8017b9c:	bf18      	it	ne
 8017b9e:	6059      	strne	r1, [r3, #4]
 8017ba0:	6863      	ldr	r3, [r4, #4]
 8017ba2:	bf08      	it	eq
 8017ba4:	f8c8 1000 	streq.w	r1, [r8]
 8017ba8:	5162      	str	r2, [r4, r5]
 8017baa:	604b      	str	r3, [r1, #4]
 8017bac:	4630      	mov	r0, r6
 8017bae:	f000 f82f 	bl	8017c10 <__malloc_unlock>
 8017bb2:	f104 000b 	add.w	r0, r4, #11
 8017bb6:	1d23      	adds	r3, r4, #4
 8017bb8:	f020 0007 	bic.w	r0, r0, #7
 8017bbc:	1ac2      	subs	r2, r0, r3
 8017bbe:	bf1c      	itt	ne
 8017bc0:	1a1b      	subne	r3, r3, r0
 8017bc2:	50a3      	strne	r3, [r4, r2]
 8017bc4:	e7af      	b.n	8017b26 <_malloc_r+0x22>
 8017bc6:	6862      	ldr	r2, [r4, #4]
 8017bc8:	42a3      	cmp	r3, r4
 8017bca:	bf0c      	ite	eq
 8017bcc:	f8c8 2000 	streq.w	r2, [r8]
 8017bd0:	605a      	strne	r2, [r3, #4]
 8017bd2:	e7eb      	b.n	8017bac <_malloc_r+0xa8>
 8017bd4:	4623      	mov	r3, r4
 8017bd6:	6864      	ldr	r4, [r4, #4]
 8017bd8:	e7ae      	b.n	8017b38 <_malloc_r+0x34>
 8017bda:	463c      	mov	r4, r7
 8017bdc:	687f      	ldr	r7, [r7, #4]
 8017bde:	e7b6      	b.n	8017b4e <_malloc_r+0x4a>
 8017be0:	461a      	mov	r2, r3
 8017be2:	685b      	ldr	r3, [r3, #4]
 8017be4:	42a3      	cmp	r3, r4
 8017be6:	d1fb      	bne.n	8017be0 <_malloc_r+0xdc>
 8017be8:	2300      	movs	r3, #0
 8017bea:	6053      	str	r3, [r2, #4]
 8017bec:	e7de      	b.n	8017bac <_malloc_r+0xa8>
 8017bee:	230c      	movs	r3, #12
 8017bf0:	6033      	str	r3, [r6, #0]
 8017bf2:	4630      	mov	r0, r6
 8017bf4:	f000 f80c 	bl	8017c10 <__malloc_unlock>
 8017bf8:	e794      	b.n	8017b24 <_malloc_r+0x20>
 8017bfa:	6005      	str	r5, [r0, #0]
 8017bfc:	e7d6      	b.n	8017bac <_malloc_r+0xa8>
 8017bfe:	bf00      	nop
 8017c00:	2001bbd4 	.word	0x2001bbd4

08017c04 <__malloc_lock>:
 8017c04:	4801      	ldr	r0, [pc, #4]	@ (8017c0c <__malloc_lock+0x8>)
 8017c06:	f000 b84b 	b.w	8017ca0 <__retarget_lock_acquire_recursive>
 8017c0a:	bf00      	nop
 8017c0c:	2001bd14 	.word	0x2001bd14

08017c10 <__malloc_unlock>:
 8017c10:	4801      	ldr	r0, [pc, #4]	@ (8017c18 <__malloc_unlock+0x8>)
 8017c12:	f000 b846 	b.w	8017ca2 <__retarget_lock_release_recursive>
 8017c16:	bf00      	nop
 8017c18:	2001bd14 	.word	0x2001bd14

08017c1c <memset>:
 8017c1c:	4402      	add	r2, r0
 8017c1e:	4603      	mov	r3, r0
 8017c20:	4293      	cmp	r3, r2
 8017c22:	d100      	bne.n	8017c26 <memset+0xa>
 8017c24:	4770      	bx	lr
 8017c26:	f803 1b01 	strb.w	r1, [r3], #1
 8017c2a:	e7f9      	b.n	8017c20 <memset+0x4>

08017c2c <_sbrk_r>:
 8017c2c:	b538      	push	{r3, r4, r5, lr}
 8017c2e:	4d06      	ldr	r5, [pc, #24]	@ (8017c48 <_sbrk_r+0x1c>)
 8017c30:	2300      	movs	r3, #0
 8017c32:	4604      	mov	r4, r0
 8017c34:	4608      	mov	r0, r1
 8017c36:	602b      	str	r3, [r5, #0]
 8017c38:	f7eb fa5c 	bl	80030f4 <_sbrk>
 8017c3c:	1c43      	adds	r3, r0, #1
 8017c3e:	d102      	bne.n	8017c46 <_sbrk_r+0x1a>
 8017c40:	682b      	ldr	r3, [r5, #0]
 8017c42:	b103      	cbz	r3, 8017c46 <_sbrk_r+0x1a>
 8017c44:	6023      	str	r3, [r4, #0]
 8017c46:	bd38      	pop	{r3, r4, r5, pc}
 8017c48:	2001bd10 	.word	0x2001bd10

08017c4c <__errno>:
 8017c4c:	4b01      	ldr	r3, [pc, #4]	@ (8017c54 <__errno+0x8>)
 8017c4e:	6818      	ldr	r0, [r3, #0]
 8017c50:	4770      	bx	lr
 8017c52:	bf00      	nop
 8017c54:	20012064 	.word	0x20012064

08017c58 <__libc_init_array>:
 8017c58:	b570      	push	{r4, r5, r6, lr}
 8017c5a:	4d0d      	ldr	r5, [pc, #52]	@ (8017c90 <__libc_init_array+0x38>)
 8017c5c:	4c0d      	ldr	r4, [pc, #52]	@ (8017c94 <__libc_init_array+0x3c>)
 8017c5e:	1b64      	subs	r4, r4, r5
 8017c60:	10a4      	asrs	r4, r4, #2
 8017c62:	2600      	movs	r6, #0
 8017c64:	42a6      	cmp	r6, r4
 8017c66:	d109      	bne.n	8017c7c <__libc_init_array+0x24>
 8017c68:	4d0b      	ldr	r5, [pc, #44]	@ (8017c98 <__libc_init_array+0x40>)
 8017c6a:	4c0c      	ldr	r4, [pc, #48]	@ (8017c9c <__libc_init_array+0x44>)
 8017c6c:	f000 f872 	bl	8017d54 <_init>
 8017c70:	1b64      	subs	r4, r4, r5
 8017c72:	10a4      	asrs	r4, r4, #2
 8017c74:	2600      	movs	r6, #0
 8017c76:	42a6      	cmp	r6, r4
 8017c78:	d105      	bne.n	8017c86 <__libc_init_array+0x2e>
 8017c7a:	bd70      	pop	{r4, r5, r6, pc}
 8017c7c:	f855 3b04 	ldr.w	r3, [r5], #4
 8017c80:	4798      	blx	r3
 8017c82:	3601      	adds	r6, #1
 8017c84:	e7ee      	b.n	8017c64 <__libc_init_array+0xc>
 8017c86:	f855 3b04 	ldr.w	r3, [r5], #4
 8017c8a:	4798      	blx	r3
 8017c8c:	3601      	adds	r6, #1
 8017c8e:	e7f2      	b.n	8017c76 <__libc_init_array+0x1e>
 8017c90:	08017e24 	.word	0x08017e24
 8017c94:	08017e24 	.word	0x08017e24
 8017c98:	08017e24 	.word	0x08017e24
 8017c9c:	08017e28 	.word	0x08017e28

08017ca0 <__retarget_lock_acquire_recursive>:
 8017ca0:	4770      	bx	lr

08017ca2 <__retarget_lock_release_recursive>:
 8017ca2:	4770      	bx	lr

08017ca4 <memcpy>:
 8017ca4:	440a      	add	r2, r1
 8017ca6:	4291      	cmp	r1, r2
 8017ca8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8017cac:	d100      	bne.n	8017cb0 <memcpy+0xc>
 8017cae:	4770      	bx	lr
 8017cb0:	b510      	push	{r4, lr}
 8017cb2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017cb6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8017cba:	4291      	cmp	r1, r2
 8017cbc:	d1f9      	bne.n	8017cb2 <memcpy+0xe>
 8017cbe:	bd10      	pop	{r4, pc}

08017cc0 <_free_r>:
 8017cc0:	b538      	push	{r3, r4, r5, lr}
 8017cc2:	4605      	mov	r5, r0
 8017cc4:	2900      	cmp	r1, #0
 8017cc6:	d041      	beq.n	8017d4c <_free_r+0x8c>
 8017cc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017ccc:	1f0c      	subs	r4, r1, #4
 8017cce:	2b00      	cmp	r3, #0
 8017cd0:	bfb8      	it	lt
 8017cd2:	18e4      	addlt	r4, r4, r3
 8017cd4:	f7ff ff96 	bl	8017c04 <__malloc_lock>
 8017cd8:	4a1d      	ldr	r2, [pc, #116]	@ (8017d50 <_free_r+0x90>)
 8017cda:	6813      	ldr	r3, [r2, #0]
 8017cdc:	b933      	cbnz	r3, 8017cec <_free_r+0x2c>
 8017cde:	6063      	str	r3, [r4, #4]
 8017ce0:	6014      	str	r4, [r2, #0]
 8017ce2:	4628      	mov	r0, r5
 8017ce4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017ce8:	f7ff bf92 	b.w	8017c10 <__malloc_unlock>
 8017cec:	42a3      	cmp	r3, r4
 8017cee:	d908      	bls.n	8017d02 <_free_r+0x42>
 8017cf0:	6820      	ldr	r0, [r4, #0]
 8017cf2:	1821      	adds	r1, r4, r0
 8017cf4:	428b      	cmp	r3, r1
 8017cf6:	bf01      	itttt	eq
 8017cf8:	6819      	ldreq	r1, [r3, #0]
 8017cfa:	685b      	ldreq	r3, [r3, #4]
 8017cfc:	1809      	addeq	r1, r1, r0
 8017cfe:	6021      	streq	r1, [r4, #0]
 8017d00:	e7ed      	b.n	8017cde <_free_r+0x1e>
 8017d02:	461a      	mov	r2, r3
 8017d04:	685b      	ldr	r3, [r3, #4]
 8017d06:	b10b      	cbz	r3, 8017d0c <_free_r+0x4c>
 8017d08:	42a3      	cmp	r3, r4
 8017d0a:	d9fa      	bls.n	8017d02 <_free_r+0x42>
 8017d0c:	6811      	ldr	r1, [r2, #0]
 8017d0e:	1850      	adds	r0, r2, r1
 8017d10:	42a0      	cmp	r0, r4
 8017d12:	d10b      	bne.n	8017d2c <_free_r+0x6c>
 8017d14:	6820      	ldr	r0, [r4, #0]
 8017d16:	4401      	add	r1, r0
 8017d18:	1850      	adds	r0, r2, r1
 8017d1a:	4283      	cmp	r3, r0
 8017d1c:	6011      	str	r1, [r2, #0]
 8017d1e:	d1e0      	bne.n	8017ce2 <_free_r+0x22>
 8017d20:	6818      	ldr	r0, [r3, #0]
 8017d22:	685b      	ldr	r3, [r3, #4]
 8017d24:	6053      	str	r3, [r2, #4]
 8017d26:	4408      	add	r0, r1
 8017d28:	6010      	str	r0, [r2, #0]
 8017d2a:	e7da      	b.n	8017ce2 <_free_r+0x22>
 8017d2c:	d902      	bls.n	8017d34 <_free_r+0x74>
 8017d2e:	230c      	movs	r3, #12
 8017d30:	602b      	str	r3, [r5, #0]
 8017d32:	e7d6      	b.n	8017ce2 <_free_r+0x22>
 8017d34:	6820      	ldr	r0, [r4, #0]
 8017d36:	1821      	adds	r1, r4, r0
 8017d38:	428b      	cmp	r3, r1
 8017d3a:	bf04      	itt	eq
 8017d3c:	6819      	ldreq	r1, [r3, #0]
 8017d3e:	685b      	ldreq	r3, [r3, #4]
 8017d40:	6063      	str	r3, [r4, #4]
 8017d42:	bf04      	itt	eq
 8017d44:	1809      	addeq	r1, r1, r0
 8017d46:	6021      	streq	r1, [r4, #0]
 8017d48:	6054      	str	r4, [r2, #4]
 8017d4a:	e7ca      	b.n	8017ce2 <_free_r+0x22>
 8017d4c:	bd38      	pop	{r3, r4, r5, pc}
 8017d4e:	bf00      	nop
 8017d50:	2001bbd4 	.word	0x2001bbd4

08017d54 <_init>:
 8017d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017d56:	bf00      	nop
 8017d58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017d5a:	bc08      	pop	{r3}
 8017d5c:	469e      	mov	lr, r3
 8017d5e:	4770      	bx	lr

08017d60 <_fini>:
 8017d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017d62:	bf00      	nop
 8017d64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017d66:	bc08      	pop	{r3}
 8017d68:	469e      	mov	lr, r3
 8017d6a:	4770      	bx	lr
