//{{NO_DEPENDENCIES}}
// Microsoft Visual C++에서 생성한 포함 파일입니다.
// HseAging.rc에서 사용되고 있습니다.
//
#define IDC_STT_MA_VCC_S2_CH13          3
#define IDC_STT_MA_VCC_S2_CH23          4
#define IDC_STT_MA_VCC_S2_CH33          5
#define IDC_STT_MA_VCC_S2_CH43          6
#define IDC_STT_MA_VCC_S2_CH53          7
#define IDC_STT_MA_VCC_S2_CH63          8
#define IDC_STT_MA_VCC_S2_CH73          9
#define IDM_ABOUTBOX                    0x0010
#define IDD_ABOUTBOX                    100
#define IDS_ABOUTBOX                    101
#define IDD_HSEAGING_DIALOG             102
#define IDR_MAINFRAME                   128
#define IDI_ICON1                       130
#define IDI_ICON_RUN                    133
#define IDI_ICON_STOP                   134
#define IDI_ICON_CONFIRM                135
#define IDI_ICON_FUSING                 136
#define IDB_BMP_USER                    138
#define IDB_BMP_MODEL                   139
#define IDB_BMP_PID_INPUT               140
#define IDB_BMP_FIRMWARE                141
#define IDB_BMP_SYSTEM                  142
#define IDB_BMP_EXIT                    143
#define IDD_USER_ID                     144
#define IDB_BMP_USER_IMG                146
#define IDI_ICON_USER_BTN               147
#define IDI_ICON_RED                    148
#define IDI_ICON_BLUE                   149
#define IDI_ICON_CHANGE                 150
#define IDI_ICON_CHANGE_S               151
#define IDD_MODEL_INFO                  152
#define IDB_BMP_MONITORING              155
#define IDB_BMP_RED                     156
#define IDB_BMP_GREEN                   157
#define IDD_MESSAGE_ERROR               160
#define IDD_MESSAGE_QUESTION            162
#define IDD_PID_INPUT                   164
#define IDD_MONITORING                  166
#define IDI_ICON_OX_O                   168
#define IDI_ICON_OX_X                   169
#define IDB_BMP_QUESTION                170
#define IDD_SYSTEM                      171
#define IDD_AUTO_FIRMWARE               174
#define IDI_ICON_BUTTON_HEAD            178
#define IDI_ICON_IDOK                   179
#define IDI_ICON_IDCANCEL               180
#define IDI_ICON_TRASH                  181
#define IDD_CABLE_OPEN                  182
#define IDD_PASSWORD                    185
#define IDI_ICON_BUZZ_OFF               188
#define IDC_BTN_MA_MODEL                1000
#define IDC_BTN_MA_USER                 1001
#define IDC_BTN_MA_SYSTEM               1002
#define IDC_BTN_MA_FIRMWARE             1003
#define IDC_BTN_MA_EXIT                 1004
#define IDC_STT_MA_RACK1                1005
#define IDC_STT_MA_RACK2                1006
#define IDC_BTN_MA_PID_INPUT            1007
#define IDC_BTN_MA_GROUP_A              1008
#define IDC_STT_MA_RACK3                1008
#define IDC_BTN_MA_GROUP_B              1009
#define IDC_STT_MA_RACK4                1009
#define IDC_BTN_MA_GROUP_C              1010
#define IDC_STT_MA_RACK5                1010
#define IDC_STTT_MA_S1_PG1              1011
#define IDC_STT_MA_RACK6                1011
#define IDC_STTT_MA_S1_PG2              1012
#define IDC_BTN_MA_MONITORING           1012
#define IDC_STTT_MA_S1_PG3              1013
#define IDC_STTT_MA_S1_PG4              1014
#define IDC_STTT_MA_S1_PG5              1015
#define IDC_LST_MA_STATUS_S1_PG1        1016
#define IDC_STT_MA_SEL_GROUP_A          1017
#define IDC_STT_MA_SEL_GROUP_B          1018
#define IDC_STT_MA_SEL_GROUP_C          1019
#define IDC_STT_MA_RUN_GROUP_A          1020
#define IDC_STT_MA_RUN_GROUP_B          1021
#define IDC_STT_MA_RUN_GROUP_C          1022
#define IDC_BTN_MA_FUSING_RACK1         1023
#define IDC_BTN_MA_STOP_RACK1           1024
#define IDC_BTN_MA_START_RACK1          1025
#define IDC_STT_MA_TITLE_S1_CH01        1026
#define IDC_STT_MA_TITLE_S1_CH02        1027
#define IDC_STT_MA_TITLE_S1_CH03        1028
#define IDC_STT_MA_TITLE_S1_CH04        1029
#define IDC_STT_MA_TITLE_S1_CH05        1030
#define IDC_STT_MA_TITLE_S1_CH06        1031
#define IDC_STT_MA_TITLE_S1_CH07        1032
#define IDC_STT_MA_TITLE_S1_CH08        1033
#define IDC_STT_MA_TITLE_S1_CH09        1034
#define IDC_STT_MA_TITLE_S1_CH10        1035
#define IDC_STT_MA_TITLE_S1_CH11        1036
#define IDC_STT_MA_TITLE_S1_CH12        1037
#define IDC_STT_MA_TITLE_S1_CH13        1038
#define IDC_STT_MA_TITLE_S1_CH14        1039
#define IDC_STT_MA_TITLE_S1_CH15        1040
#define IDC_STT_MA_TITLE_S1_CH16        1041
#define IDC_STT_MA_TITLE_S1_CH17        1042
#define IDC_STT_MA_TITLE_S1_CH18        1043
#define IDC_STT_MA_TITLE_S1_CH19        1044
#define IDC_STT_MA_TITLE_S1_CH20        1045
#define IDC_STT_MA_TITLE_S1_CH21        1046
#define IDC_STT_MA_TITLE_S1_CH22        1047
#define IDC_STT_MA_TITLE_S1_CH23        1048
#define IDC_STT_MA_TITLE_S1_CH24        1049
#define IDC_STT_MA_TITLE_S1_CH25        1050
#define IDC_STT_MA_TITLE_S1_CH26        1051
#define IDC_STT_MA_TITLE_S1_CH27        1052
#define IDC_STT_MA_TITLE_S1_CH28        1053
#define IDC_STT_MA_TITLE_S1_CH29        1054
#define IDC_STT_MA_TITLE_S1_CH30        1055
#define IDC_STT_MA_TITLE_S1_CH31        1056
#define IDC_STT_MA_TITLE_S1_CH32        1057
#define IDC_STT_MA_TITLE_S1_CH33        1058
#define IDC_STT_MA_TITLE_S1_CH34        1059
#define IDC_STT_MA_TITLE_S1_CH35        1060
#define IDC_STT_MA_TITLE_S1_CH36        1061
#define IDC_STT_MA_TITLE_S1_CH37        1062
#define IDC_STT_MA_TITLE_S1_CH38        1063
#define IDC_STT_MA_TITLE_S1_CH39        1064
#define IDC_STT_MA_TITLE_S1_CH40        1065
#define IDC_STT_MA_TITLE_S1_VCC1        1066
#define IDC_STT_MA_VCC_S1_CH01          1067
#define IDC_STT_MA_VCC_S1_CH02          1068
#define IDC_STT_MA_VCC_S1_CH03          1069
#define IDC_STT_MA_VCC_S1_CH04          1070
#define IDC_STT_MA_VCC_S1_CH05          1071
#define IDC_STT_MA_VCC_S1_CH06          1072
#define IDC_STT_MA_VCC_S1_CH07          1073
#define IDC_STT_MA_VCC_S1_CH08          1074
#define IDC_STT_MA_VCC_S1_CH09          1075
#define IDC_STT_MA_VCC_S1_CH10          1076
#define IDC_STT_MA_TITLE_S1_VDD1        1077
#define IDC_STT_MA_TITLE_S1_PG1         1077
#define IDC_STT_MA_VDD_S1_CH01          1078
#define IDC_STT_MA_TITLE_S1_PG2         1078
#define IDC_STT_MA_VDD_S1_CH02          1079
#define IDC_STT_MA_TITLE_S1_PG3         1079
#define IDC_STT_MA_VDD_S1_CH03          1080
#define IDC_STT_MA_TITLE_S1_PG4         1080
#define IDC_STT_MA_VDD_S1_CH04          1081
#define IDC_STT_MA_TITLE_S1_PG5         1081
#define IDC_STT_MA_VDD_S1_CH05          1082
#define IDC_STT_MA_TITLE_S2_PG1         1082
#define IDC_STT_MA_VDD_S1_CH06          1083
#define IDC_STT_MA_TITLE_S2_PG2         1083
#define IDC_STT_MA_VDD_S1_CH07          1084
#define IDC_STT_MA_TITLE_S2_PG3         1084
#define IDC_STT_MA_VDD_S1_CH08          1085
#define IDC_STT_MA_TITLE_S2_PG4         1085
#define IDC_STT_MA_VDD_S1_CH09          1086
#define IDC_STT_MA_TITLE_S2_PG5         1086
#define IDC_STT_MA_VDD_S1_CH10          1087
#define IDC_BTN_VOLT_CURR_MODE_S1       1087
#define IDC_STT_MA_TITLE_S1_VBL1        1088
#define IDC_STT_MA_VBL_S1_CH01          1089
#define IDC_STT_MA_VBL_S1_CH02          1090
#define IDC_STT_MA_VBL_S1_CH03          1091
#define IDC_STT_MA_VBL_S1_CH04          1092
#define IDC_STT_MA_VBL_S1_CH05          1093
#define IDC_STT_MA_VBL_S1_CH06          1094
#define IDC_STT_MA_VBL_S1_CH07          1095
#define IDC_STT_MA_VBL_S1_CH08          1096
#define IDC_STT_MA_VBL_S1_CH09          1097
#define IDC_STT_MA_VBL_S1_CH10          1098
#define IDC_STT_MA_TITLE_S1_VCC2        1099
#define IDC_STT_MA_VCC_S1_CH11          1100
#define IDC_STT_MA_VCC_S1_CH12          1101
#define IDC_STT_MA_VCC_S1_CH13          1102
#define IDC_STT_MA_VCC_S1_CH14          1103
#define IDC_STT_MA_VCC_S1_CH15          1104
#define IDC_STT_MA_VCC_S1_CH16          1105
#define IDC_STT_MA_VCC_S1_CH17          1106
#define IDC_STT_MA_VCC_S1_CH18          1107
#define IDC_STT_MA_VCC_S1_CH19          1108
#define IDC_STT_MA_VCC_S1_CH20          1109
#define IDC_STT_MA_TITLE_S1_VDD2        1110
#define IDC_BTN_VOLT_CURR_MODE_S2       1110
#define IDC_STT_MA_VDD_S1_CH11          1111
#define IDC_STT_MA_VDD_S1_CH3           1112
#define IDC_STT_MA_VDD_S1_CH12          1112
#define IDC_STT_MA_VDD_S1_CH13          1113
#define IDC_STT_MA_VDD_S1_CH14          1114
#define IDC_STT_MA_VDD_S1_CH15          1115
#define IDC_STT_MA_VDD_S1_CH16          1116
#define IDC_STT_MA_VDD_S1_CH17          1117
#define IDC_STT_MA_VDD_S1_CH18          1118
#define IDC_STT_MA_VDD_S1_CH19          1119
#define IDC_STT_MA_VDD_S1_CH20          1120
#define IDC_STT_MA_TITLE_S1_VBL2        1121
#define IDC_STT_MA_VBL_S1_CH11          1122
#define IDC_STT_MA_VBL_S1_CH12          1123
#define IDC_STT_MA_VBL_S1_CH13          1124
#define IDC_STT_MA_VBL_S1_CH14          1125
#define IDC_STT_MA_VBL_S1_CH15          1126
#define IDC_STT_MA_VBL_S1_CH16          1127
#define IDC_STT_MA_VBL_S1_CH17          1128
#define IDC_STT_MA_VBL_S1_CH18          1129
#define IDC_STT_MA_VBL_S1_CH19          1130
#define IDC_STT_MA_VBL_S1_CH20          1131
#define IDC_STT_MA_TITLE_S1_VCC3        1132
#define IDC_STT_MA_VCC_S1_CH21          1133
#define IDC_STT_MA_VCC_S1_CH22          1134
#define IDC_STT_MA_VCC_S1_CH23          1135
#define IDC_STT_MA_VCC_S1_CH24          1136
#define IDC_STT_MA_VCC_S1_CH25          1137
#define IDC_STT_MA_VCC_S1_CH26          1138
#define IDC_STT_MA_VCC_S1_CH27          1139
#define IDC_STT_MA_VCC_S1_CH28          1140
#define IDC_STT_MA_VCC_S1_CH29          1141
#define IDC_STT_MA_VCC_S1_CH30          1142
#define IDC_STT_MA_TITLE_S1_VDD3        1143
#define IDC_STT_MA_VDD_S1_CH21          1144
#define IDC_STT_MA_VDD_S1_CH23          1145
#define IDC_STT_MA_VDD_S1_CH24          1146
#define IDC_STT_MA_VDD_S1_CH25          1147
#define IDC_STT_MA_VDD_S1_CH26          1148
#define IDC_STT_MA_VDD_S1_CH27          1149
#define IDC_STT_MA_VDD_S1_CH28          1150
#define IDC_STT_MA_VDD_S1_CH29          1151
#define IDC_STT_MA_VDD_S1_CH30          1152
#define IDC_STT_MA_VDD_S1_CH22          1153
#define IDC_STT_MA_TITLE_S1_VBL3        1154
#define IDC_STT_MA_VBL_S1_CH21          1155
#define IDC_STT_MA_VBL_S1_CH22          1156
#define IDC_STT_MA_VBL_S1_CH23          1157
#define IDC_STT_MA_VBL_S1_CH24          1158
#define IDC_STT_MA_VBL_S1_CH25          1159
#define IDC_STT_MA_VBL_S1_CH26          1160
#define IDC_STT_MA_VBL_S1_CH27          1161
#define IDC_STT_MA_VBL_S1_CH28          1162
#define IDC_STT_MA_VBL_S1_CH29          1163
#define IDC_STT_MA_VBL_S1_CH30          1164
#define IDC_STT_MA_TITLE_S1_VCC4        1165
#define IDC_STT_MA_VCC_S1_CH31          1166
#define IDC_STT_MA_VCC_S1_CH32          1167
#define IDC_STT_MA_VCC_S1_CH33          1168
#define IDC_STT_MA_VCC_S1_CH34          1169
#define IDC_STT_MA_VCC_S1_CH35          1170
#define IDC_STT_MA_VCC_S1_CH36          1171
#define IDC_STT_MA_VCC_S1_CH37          1172
#define IDC_STT_MA_VCC_S1_CH38          1173
#define IDC_STT_MA_VCC_S1_CH39          1174
#define IDC_STT_MA_VCC_S1_CH40          1175
#define IDC_STT_MA_TITLE_S1_VDD4        1176
#define IDC_STT_MA_VDD_S1_CH32          1177
#define IDC_STT_MA_VDD_S1_CH33          1178
#define IDC_STT_MA_VDD_S1_CH34          1179
#define IDC_STT_MA_VDD_S1_CH35          1180
#define IDC_STT_MA_VDD_S1_CH36          1181
#define IDC_STT_MA_VDD_S1_CH37          1182
#define IDC_STT_MA_VDD_S1_CH38          1183
#define IDC_STT_MA_VDD_S1_CH39          1184
#define IDC_STT_MA_VDD_S1_CH40          1185
#define IDC_STT_MA_VDD_S1_CH31          1186
#define IDC_STT_MA_TITLE_S1_VBL4        1187
#define IDC_STT_MA_VBL_S1_CH31          1188
#define IDC_STT_MA_VBL_S1_CH32          1189
#define IDC_STT_MA_VBL_S1_CH33          1190
#define IDC_STT_MA_VBL_S1_CH34          1191
#define IDC_STT_MA_VBL_S1_CH35          1192
#define IDC_STT_MA_VBL_S1_CH36          1193
#define IDC_STT_MA_VBL_S1_CH37          1194
#define IDC_STT_MA_VBL_S1_CH38          1195
#define IDC_STT_MA_VBL_S1_CH39          1196
#define IDC_STT_MA_VBL_S1_CH40          1197
#define IDC_STT_MA_MODEL_S1             1198
#define IDC_CMB_MA_MODEL_RACK1          1199
#define IDC_STT_MA_AGING_INFO_S1        1200
#define IDC_STT_MA_AGING_SET_TIME_S1    1201
#define IDC_STT_MA_AGING_ELAPSED_TIME_S1 1202
#define IDC_STT_MA_SET_TIME_RACK1       1203
#define IDC_STT_MA_RUN_TIME_RACK1       1204
#define IDC_CTR_MA_PROGRESS_RACK1       1205
#define IDC_STT_MA_VIEW_GROUP           1206
#define IDC_STT_MA_VIEW_MODEL_SLIDE1    1207
#define IDC_LST_MA_S1_CH10              1208
#define IDC_STT_MA_VIEW_MODEL_NAME2     1208
#define IDC_STT_MA_VIEW_MODEL_SLIDE2    1208
#define IDC_BTN_MA_FUSING_RACK2         1209
#define IDC_BTN_MA_STOP_RACK2           1210
#define IDC_BTN_MA_START_RACK2          1211
#define IDC_STT_MA_MODEL_S2             1212
#define IDC_BTN_MA_START_RACK3          1212
#define IDC_CMB_MA_MODEL_RACK2          1213
#define IDC_LST_MA_S1_CH20              1214
#define IDC_STT_MA_AGING_INFO_S2        1214
#define IDC_CMB_MA_MODEL_RACK3          1214
#define IDC_STT_MA_TITLE_S2_CH01        1215
#define IDC_BTN_MA_STOP_RACK3           1215
#define IDC_STT_MA_TITLE_S2_CH02        1216
#define IDC_BTN_MA_FUSING_RACK3         1216
#define IDC_STT_MA_TITLE_S2_CH03        1217
#define IDC_CMB_MA_MODEL_RACK4          1217
#define IDC_STT_MA_TITLE_S1_CH41        1218
#define IDC_BTN_MA_START_RACK4          1218
#define IDC_STT_MA_TITLE_S1_CH42        1219
#define IDC_BTN_MA_STOP_RACK4           1219
#define IDC_STT_MA_TITLE_S1_CH43        1220
#define IDC_BTN_MA_FUSING_RACK4         1220
#define IDC_STT_MA_TITLE_S1_CH44        1221
#define IDC_CMB_MA_MODEL_RACK5          1221
#define IDC_STT_MA_TITLE_S1_CH45        1222
#define IDC_BTN_MA_START_RACK5          1222
#define IDC_STT_MA_TITLE_S1_CH46        1223
#define IDC_BTN_MA_STOP_RACK5           1223
#define IDC_STT_MA_TITLE_S1_CH47        1224
#define IDC_BTN_MA_FUSING_RACK5         1224
#define IDC_STT_MA_TITLE_S1_CH48        1225
#define IDC_CMB_MA_MODEL_RACK6          1225
#define IDC_STT_MA_TITLE_S1_CH49        1226
#define IDC_BTN_MA_START_RACK6          1226
#define IDC_STT_MA_TITLE_S1_CH50        1227
#define IDC_BTN_MA_STOP_RACK6           1227
#define IDC_STT_MA_VCC_S1_CH41          1228
#define IDC_BTN_MA_FUSING_RACK6         1228
#define IDC_STT_MA_VCC_S1_CH42          1229
#define IDC_STT_MA_VCC_S1_CH43          1230
#define IDC_STT_MA_VCC_S1_CH44          1231
#define IDC_STT_MA_VCC_S1_CH45          1232
#define IDC_STT_MA_VCC_S1_CH46          1233
#define IDC_STT_MA_VCC_S1_CH47          1234
#define IDC_STT_MA_VCC_S1_CH48          1235
#define IDC_STT_MA_VCC_S1_CH49          1236
#define IDC_STT_MA_VCC_S1_CH50          1237
#define IDC_STT_MA_VDD_S1_CH42          1238
#define IDC_STT_MA_AGING_SET_TIME_S2    1238
#define IDC_STT_MA_VDD_S1_CH43          1239
#define IDC_STT_MA_SET_TIME_RACK2       1239
#define IDC_STT_MA_VDD_S1_CH44          1240
#define IDC_STT_MA_AGING_ELAPSED_TIME_S2 1240
#define IDC_STT_MA_SET_TIME_RACK3       1240
#define IDC_STT_MA_VDD_S1_CH45          1241
#define IDC_STT_MA_RUN_TIME_RACK2       1241
#define IDC_STT_MA_VDD_S1_CH46          1242
#define IDC_CTR_MA_PROGRESS_RACK2       1242
#define IDC_STT_MA_VDD_S1_CH47          1243
#define IDC_STT_MA_EMNO                 1243
#define IDC_CTR_MA_PROGRESS_RACK3       1243
#define IDC_STT_MA_VDD_S1_CH48          1244
#define IDC_STT_MA_EMNO_VAL             1244
#define IDC_STT_MA_RUN_TIME_RACK3       1244
#define IDC_STT_MA_VDD_S1_CH49          1245
#define IDC_STT_MA_USER_ID              1245
#define IDC_CTR_MA_PROGRESS_RACK4       1245
#define IDC_STT_MA_VDD_S1_CH50          1246
#define IDC_STT_MA_USER_ID_VAL          1246
#define IDC_STT_MA_SET_TIME_RACK4       1246
#define IDC_STT_MA_VDD_S1_CH41          1247
#define IDC_STT_MA_USER_NAME            1247
#define IDC_STT_MA_RUN_TIME_RACK4       1247
#define IDC_STT_MA_VBL_S1_CH41          1248
#define IDC_CTR_MA_PROGRESS_RACK5       1248
#define IDC_STT_MA_VBL_S1_CH42          1249
#define IDC_STT_MA_SET_TIME_RACK5       1249
#define IDC_STT_MA_VBL_S1_CH43          1250
#define IDC_STT_MA_RUN_TIME_RACK5       1250
#define IDC_STT_MA_VBL_S1_CH44          1251
#define IDC_CTR_MA_PROGRESS_RACK6       1251
#define IDC_STT_MA_VBL_S1_CH45          1252
#define IDC_STT_MA_SET_TIME_RACK6       1252
#define IDC_STT_MA_VBL_S1_CH46          1253
#define IDC_STT_MA_RUN_TIME_RACK6       1253
#define IDC_STT_MA_VBL_S1_CH47          1254
#define IDC_STT_MA_VBL_S1_CH48          1255
#define IDC_STT_MA_VBL_S1_CH49          1256
#define IDC_STT_MA_VBL_S1_CH50          1257
#define IDC_STT_MA_TITLE_S1_CH51        1258
#define IDC_STT_MA_TITLE_S1_CH52        1259
#define IDC_STT_MA_TITLE_S1_CH53        1260
#define IDC_STT_MA_TITLE_S1_CH54        1261
#define IDC_STT_MA_TITLE_S1_CH55        1262
#define IDC_STT_MA_TITLE_S1_CH56        1263
#define IDC_STT_MA_TITLE_S1_CH57        1264
#define IDC_STT_MA_TITLE_S1_CH58        1265
#define IDC_STT_MA_TITLE_S1_CH59        1266
#define IDC_STT_MA_TITLE_S1_CH60        1267
#define IDC_STT_MA_VCC_S1_CH51          1268
#define IDC_STT_MA_VCC_S1_CH52          1269
#define IDC_STT_MA_VCC_S1_CH53          1270
#define IDC_STT_MA_VCC_S1_CH54          1271
#define IDC_STT_MA_VCC_S1_CH55          1272
#define IDC_STT_MA_VCC_S1_CH56          1273
#define IDC_STT_MA_VCC_S1_CH57          1274
#define IDC_STT_MA_VCC_S1_CH58          1275
#define IDC_STT_MA_VCC_S1_CH59          1276
#define IDC_STT_MA_VCC_S1_CH60          1277
#define IDC_STT_MA_VDD_S1_CH51          1278
#define IDC_STT_MA_USER_NAME_VAL        1278
#define IDC_STT_MA_VDD_S1_CH52          1279
#define IDC_STT_MA_VDD_S1_CH53          1280
#define IDC_STT_MA_VDD_S1_CH54          1281
#define IDC_STT_MA_VDD_S1_CH55          1282
#define IDC_STT_MA_VDD_S1_CH56          1283
#define IDC_STT_MA_VDD_S1_CH57          1284
#define IDC_STT_MA_VDD_S1_CH58          1285
#define IDC_STT_MA_VDD_S1_CH59          1286
#define IDC_STT_MA_VDD_S1_CH60          1287
#define IDC_STT_MA_VBL_S1_CH51          1288
#define IDC_STT_MA_VBL_S1_CH52          1289
#define IDC_STT_MA_VBL_S1_CH53          1290
#define IDC_STT_MA_VBL_S1_CH54          1291
#define IDC_STT_MA_VBL_S1_CH55          1292
#define IDC_STT_MA_VBL_S1_CH56          1293
#define IDC_STT_MA_VBL_S1_CH57          1294
#define IDC_STT_MA_VBL_S1_CH58          1295
#define IDC_STT_MA_VBL_S1_CH59          1296
#define IDC_STT_MA_VBL_S1_CH60          1297
#define IDC_STT_MA_TITLE_S1_CH61        1298
#define IDC_STT_MA_TITLE_S1_CH62        1299
#define IDC_STT_MA_TITLE_S1_CH63        1300
#define IDC_STT_MA_TITLE_S1_CH64        1301
#define IDC_STT_MA_TITLE_S1_CH65        1302
#define IDC_STT_MA_TITLE_S1_CH66        1303
#define IDC_STT_MA_TITLE_S1_CH67        1304
#define IDC_STT_MA_TITLE_S1_CH68        1305
#define IDC_STT_MA_TITLE_S1_CH69        1306
#define IDC_STT_MA_TITLE_S1_CH70        1307
#define IDC_STT_MA_VCC_S1_CH61          1308
#define IDC_STT_MA_VCC_S1_CH62          1309
#define IDC_STT_MA_VCC_S1_CH63          1310
#define IDC_STT_MA_VCC_S1_CH64          1311
#define IDC_STT_MA_VCC_S1_CH65          1312
#define IDC_STT_MA_VCC_S1_CH66          1313
#define IDC_STT_MA_VCC_S1_CH67          1314
#define IDC_STT_MA_VCC_S1_CH68          1315
#define IDC_STT_MA_VCC_S1_CH69          1316
#define IDC_STT_MA_VCC_S1_CH70          1317
#define IDC_STT_MA_VDD_S1_CH61          1318
#define IDC_STT_MA_VDD_S1_CH62          1319
#define IDC_STT_MA_VDD_S1_CH63          1320
#define IDC_STT_MA_VDD_S1_CH64          1321
#define IDC_STT_MA_VDD_S1_CH65          1322
#define IDC_STT_MA_VDD_S1_CH66          1323
#define IDC_STT_MA_VDD_S1_CH67          1324
#define IDC_STT_MA_VDD_S1_CH68          1325
#define IDC_STT_MA_VDD_S1_CH69          1326
#define IDC_STT_MA_VDD_S1_CH70          1327
#define IDC_STT_MA_VBL_S1_CH61          1328
#define IDC_STT_MA_VBL_S1_CH62          1329
#define IDC_STT_MA_VBL_S1_CH63          1330
#define IDC_STT_MA_VBL_S1_CH64          1331
#define IDC_STT_MA_VBL_S1_CH65          1332
#define IDC_STT_MA_VBL_S1_CH66          1333
#define IDC_STT_MA_VBL_S1_CH67          1334
#define IDC_STT_MA_VBL_S1_CH68          1335
#define IDC_STT_MA_VBL_S1_CH69          1336
#define IDC_STT_MA_VBL_S1_CH70          1337
#define IDC_STT_MA_TITLE_S1_CH71        1338
#define IDC_STT_MA_TITLE_S1_CH72        1339
#define IDC_STT_MA_TITLE_S1_CH73        1340
#define IDC_STT_MA_TITLE_S1_CH74        1341
#define IDC_STT_MA_TITLE_S1_CH75        1342
#define IDC_STT_MA_TITLE_S1_CH76        1343
#define IDC_STT_MA_TITLE_S1_CH77        1344
#define IDC_STT_MA_TITLE_S1_CH78        1345
#define IDC_STT_MA_TITLE_S1_CH79        1346
#define IDC_STT_MA_TITLE_S1_CH80        1347
#define IDC_STT_MA_VCC_S1_CH71          1348
#define IDC_STT_MA_VCC_S1_CH72          1349
#define IDC_STT_MA_VCC_S1_CH73          1350
#define IDC_STT_MA_VCC_S1_CH74          1351
#define IDC_STT_MA_VCC_S1_CH75          1352
#define IDC_STT_MA_VCC_S1_CH76          1353
#define IDC_STT_MA_VCC_S1_CH77          1354
#define IDC_STT_MA_VCC_S1_CH78          1355
#define IDC_STT_MA_VCC_S1_CH79          1356
#define IDC_STT_MA_VCC_S1_CH80          1357
#define IDC_STT_MA_VDD_S1_CH71          1358
#define IDC_STT_MA_VDD_S1_CH72          1359
#define IDC_STT_MA_VDD_S1_CH73          1360
#define IDC_STT_MA_VDD_S1_CH74          1361
#define IDC_STT_MA_VDD_S1_CH75          1362
#define IDC_STT_MA_VDD_S1_CH76          1363
#define IDC_STT_MA_VDD_S1_CH77          1364
#define IDC_STT_MA_VDD_S1_CH78          1365
#define IDC_STT_MA_VDD_S1_CH79          1366
#define IDC_STT_MA_VDD_S1_CH80          1367
#define IDC_STT_MA_VBL_S1_CH71          1368
#define IDC_STT_MA_VBL_S1_CH72          1369
#define IDC_STT_MA_VBL_S1_CH73          1370
#define IDC_STT_MA_VBL_S1_CH74          1371
#define IDC_STT_MA_VBL_S1_CH75          1372
#define IDC_STT_MA_VBL_S1_CH76          1373
#define IDC_STT_MA_VBL_S1_CH77          1374
#define IDC_STT_MA_VBL_S1_CH78          1375
#define IDC_STT_MA_VBL_S1_CH79          1376
#define IDC_STT_MA_VBL_S1_CH80          1377
#define IDC_STT_MA_TITLE_S2_CH04        1378
#define IDC_STT_MA_TITLE_S2_CH05        1379
#define IDC_STT_MA_TITLE_S2_CH06        1380
#define IDC_STT_MA_TITLE_S2_CH07        1381
#define IDC_STT_MA_TITLE_S2_CH08        1382
#define IDC_STT_MA_TITLE_S2_CH09        1383
#define IDC_STT_MA_TITLE_S2_CH10        1384
#define IDC_STT_MA_TITLE_S2_VCC1        1385
#define IDC_STT_MA_VCC_S2_CH01          1386
#define IDC_STT_MA_VCC_S2_CH02          1387
#define IDC_STT_MA_VCC_S2_CH03          1388
#define IDC_STT_MA_VCC_S2_CH04          1389
#define IDC_STT_MA_VCC_S2_CH05          1390
#define IDC_STT_MA_VCC_S2_CH06          1391
#define IDC_STT_MA_VCC_S2_CH07          1392
#define IDC_STT_MA_VCC_S2_CH08          1393
#define IDC_STT_MA_VCC_S2_CH09          1394
#define IDC_STT_MA_VCC_S2_CH10          1395
#define IDC_STT_MA_TITLE_S2_VDD1        1396
#define IDC_STT_MA_VDD_S2_CH01          1397
#define IDC_STT_MA_VDD_S2_CH02          1398
#define IDC_STT_MA_VDD_S2_CH03          1399
#define IDC_STT_MA_VDD_S2_CH04          1400
#define IDC_STT_MA_VDD_S2_CH05          1401
#define IDC_STT_MA_VDD_S2_CH06          1402
#define IDC_STT_MA_VDD_S2_CH07          1403
#define IDC_STT_MA_VDD_S2_CH08          1404
#define IDC_STT_MA_VDD_S2_CH09          1405
#define IDC_STT_MA_VDD_S2_CH10          1406
#define IDC_STT_MA_TITLE_S2_VBL1        1407
#define IDC_STT_MA_VBL_S2_CH01          1408
#define IDC_STT_MA_VBL_S2_CH02          1409
#define IDC_STT_MA_VBL_S2_CH03          1410
#define IDC_STT_MA_VBL_S2_CH04          1411
#define IDC_STT_MA_VBL_S2_CH05          1412
#define IDC_STT_MA_VBL_S2_CH06          1413
#define IDC_STT_MA_VBL_S2_CH07          1414
#define IDC_STT_MA_VBL_S2_CH08          1415
#define IDC_STT_MA_VBL_S2_CH09          1416
#define IDC_STT_MA_VBL_S2_CH10          1417
#define IDC_STT_MA_TITLE_S2_CH11        1418
#define IDC_STT_MA_TITLE_S2_CH12        1419
#define IDC_STT_MA_TITLE_S2_CH13        1420
#define IDC_STT_MA_TITLE_S2_CH14        1421
#define IDC_STT_MA_TITLE_S2_CH15        1422
#define IDC_STT_MA_TITLE_S2_CH16        1423
#define IDC_STT_MA_TITLE_S2_CH17        1424
#define IDC_STT_MA_TITLE_S2_CH18        1425
#define IDC_STT_MA_TITLE_S2_CH19        1426
#define IDC_STT_MA_TITLE_S2_CH20        1427
#define IDC_STT_MA_TITLE_S2_VCC2        1428
#define IDC_STT_MA_VCC_S2_CH11          1429
#define IDC_STT_MA_VCC_S2_CH12          1430
#define IDC_STT_TEMP_SENSOR             1431
#define IDC_STT_MA_VCC_S2_CH14          1432
#define IDC_STT_UI_USERID_TITLE         1432
#define IDC_STT_TEMP_SENSOR2            1432
#define IDC_STT_MA_VCC_S2_CH15          1433
#define IDC_STT_TEMP_SENSOR3            1433
#define IDC_STT_MA_VCC_S2_CH16          1434
#define IDC_EDT_UI_USERID               1434
#define IDC_STT_TEMP_SENSOR4            1434
#define IDC_STT_MA_VCC_S2_CH17          1435
#define IDC_BTN_UI_LOGIN                1435
#define IDC_STT_MA_VCC_S2_CH18          1436
#define IDC_STT_UI_IMAGE                1436
#define IDC_STT_MA_VCC_S2_CH19          1437
#define IDC_STT_MA_VCC_S2_CH20          1438
#define IDC_STT_MA_TITLE_S2_VDD2        1439
#define IDC_STT_CONNECT_INFO            1439
#define IDC_STT_MA_VDD_S2_CH11          1440
#define IDC_LST_MA_MLOG_RACK1           1440
#define IDC_STT_MA_VDD_S2_CH12          1441
#define IDC_STT_MA_MLOG_RACK1           1441
#define IDC_STT_MA_VDD_S2_CH13          1442
#define IDC_STT_MI_TITLE                1442
#define IDC_STT_MA_MLOG_RACK2           1442
#define IDC_STT_MA_VDD_S2_CH14          1443
#define IDC_STT_MI_LOAD_MODEL           1443
#define IDC_LST_MA_MLOG_RACK2           1443
#define IDC_STT_MA_VDD_S2_CH15          1444
#define IDC_CMB_MI_LOAD_MODEL           1444
#define IDC_STT_MA_MLOG_RACK3           1444
#define IDC_STT_MA_VDD_S2_CH16          1445
#define IDC_STT_MI_SAVE_MODEL           1445
#define IDC_LST_MA_MLOG_RACK3           1445
#define IDC_STT_MA_VDD_S2_CH17          1446
#define IDC_EDT_MI_SAVE_MODEL           1446
#define IDC_STT_MA_MLOG_RACK4           1446
#define IDC_STT_MA_VDD_S2_CH18          1447
#define IDC_STT_MI_TIMING_TITLE         1447
#define IDC_LST_MA_MLOG_RACK4           1447
#define IDC_STT_MA_VDD_S2_CH19          1448
#define IDC_EDT_MI_HOR_TOTAL            1448
#define IDC_STT_MA_MLOG_RACK5           1448
#define IDC_STT_MA_VDD_S2_CH20          1449
#define IDC_EDT_MI_HOR_ACTIVE           1449
#define IDC_LST_MA_MLOG_RACK5           1449
#define IDC_STT_MA_TITLE_S2_VBL2        1450
#define IDC_EDT_MI_HOR_WIDTH            1450
#define IDC_STT_MA_MLOG_RACK6           1450
#define IDC_STT_MA_VBL_S2_CH11          1451
#define IDC_EDT_MI_HOR_BP               1451
#define IDC_LST_MA_MLOG_RACK6           1451
#define IDC_STT_MA_VBL_S2_CH12          1452
#define IDC_EDT_MI_HOR_FP               1452
#define IDC_STT_MA_VBL_S2_CH13          1453
#define IDC_EDT_MI_VER_TOTAL            1453
#define IDC_STT_MA_VBL_S2_CH14          1454
#define IDC_EDT_MI_VER_ACTIVE           1454
#define IDC_STT_MA_VBL_S2_CH15          1455
#define IDC_EDT_MI_VER_WIDTH            1455
#define IDC_STT_MA_VBL_S2_CH16          1456
#define IDC_EDT_MI_VER_BP               1456
#define IDC_STT_MA_VBL_S2_CH17          1457
#define IDC_EDT_MI_VER_FP               1457
#define IDC_STT_MA_VBL_S2_CH18          1458
#define IDC_STT_MI_TIMING_TITLE2        1458
#define IDC_STT_MI_POWER_SEQ_TITLE      1458
#define IDC_STT_MA_VBL_S2_CH19          1459
#define IDC_CMB_MI_POWER_ON_SEQ1        1459
#define IDC_STT_MA_VBL_S2_CH20          1460
#define IDC_EDT_MI_POWER_ON_DELAY1      1460
#define IDC_STT_MA_TITLE_S2_CH21        1461
#define IDC_CMB_MI_POWER_ON_SEQ2        1461
#define IDC_STT_RACK1L1_CH1             1461
#define IDC_STT_MA_TITLE_S2_CH22        1462
#define IDC_EDT_MI_POWER_ON_DELAY2      1462
#define IDC_STT_RACK1L1_CH2             1462
#define IDC_STT_MA_TITLE_S2_CH23        1463
#define IDC_CMB_MI_POWER_ON_SEQ3        1463
#define IDC_STT_RACK1L1_CH3             1463
#define IDC_STT_MA_TITLE_S2_CH24        1464
#define IDC_EDT_MI_POWER_ON_DELAY3      1464
#define IDC_STT_RACK1L1_CH4             1464
#define IDC_STT_MA_TITLE_S2_CH25        1465
#define IDC_CMB_MI_POWER_ON_SEQ4        1465
#define IDC_STT_RACK1L1_CH5             1465
#define IDC_STT_MA_TITLE_S2_CH26        1466
#define IDC_EDT_MI_POWER_ON_DELAY4      1466
#define IDC_STT_RACK1L1_CH6             1466
#define IDC_STT_MA_TITLE_S2_CH27        1467
#define IDC_CMB_MI_POWER_ON_SEQ5        1467
#define IDC_STT_RACK1L1_CH7             1467
#define IDC_STT_MA_TITLE_S2_CH28        1468
#define IDC_EDT_MI_POWER_ON_DELAY5      1468
#define IDC_STT_RACK1L1_CH8             1468
#define IDC_STT_MA_TITLE_S2_CH29        1469
#define IDC_CMB_MI_POWER_ON_SEQ6        1469
#define IDC_STT_RACK1L1_CH9             1469
#define IDC_STT_MA_TITLE_S2_CH30        1470
#define IDC_EDT_MI_POWER_ON_DELAY6      1470
#define IDC_STT_RACK1L1_CH10            1470
#define IDC_STT_MA_TITLE_S2_VCC3        1471
#define IDC_CMB_MI_POWER_ON_SEQ7        1471
#define IDC_STT_RACK1L1_CH11            1471
#define IDC_STT_MA_VCC_S2_CH21          1472
#define IDC_EDT_MI_POWER_ON_DELAY7      1472
#define IDC_CHK_MA_SELECT_RACK1         1472
#define IDC_STT_MA_VCC_S2_CH22          1473
#define IDC_CMB_MI_POWER_ON_SEQ8        1473
#define IDC_CHK_MA_SELECT_RACK2         1473
#define IDC_STT_MA_VCC_S2_CH24          1474
#define IDC_EDT_MI_POWER_ON_DELAY8      1474
#define IDC_CHK_MA_SELECT_RACK3         1474
#define IDC_STT_MA_VCC_S2_CH25          1475
#define IDC_CMB_MI_POWER_ON_SEQ9        1475
#define IDC_CHK_MA_SELECT_RACK4         1475
#define IDC_STT_MA_VCC_S2_CH26          1476
#define IDC_EDT_MI_POWER_ON_DELAY9      1476
#define IDC_CHK_MA_SELECT_RACK5         1476
#define IDC_STT_MA_VCC_S2_CH27          1477
#define IDC_CMB_MI_POWER_ON_SEQ10       1477
#define IDC_CHK_MA_SELECT_RACK6         1477
#define IDC_STT_MA_VCC_S2_CH28          1478
#define IDC_EDT_MI_POWER_ON_DELAY10     1478
#define IDC_STT_MA_VCC_S2_CH29          1479
#define IDC_CMB_MI_POWER_ON_SEQ11       1479
#define IDC_STT_MA_VCC_S2_CH30          1480
#define IDC_EDT_MI_POWER_ON_DELAY11     1480
#define IDC_STT_MA_TITLE_S2_VDD3        1481
#define IDC_CMB_MI_POWER_OFF_SEQ1       1481
#define IDC_STT_RACK1L1_CH12            1481
#define IDC_STT_MA_VDD_S2_CH21          1482
#define IDC_EDT_MI_POWER_OFF_DELAY1     1482
#define IDC_STT_RACK1L1_CH13            1482
#define IDC_STT_MA_VDD_S2_CH22          1483
#define IDC_CMB_MI_POWER_OFF_SEQ2       1483
#define IDC_STT_RACK1L1_CH14            1483
#define IDC_STT_MA_VDD_S2_CH23          1484
#define IDC_EDT_MI_POWER_OFF_DELAY2     1484
#define IDC_STT_RACK1L1_CH15            1484
#define IDC_STT_MA_VDD_S2_CH24          1485
#define IDC_CMB_MI_POWER_OFF_SEQ3       1485
#define IDC_STT_RACK1L1_CH16            1485
#define IDC_STT_MA_VDD_S2_CH25          1486
#define IDC_EDT_MI_POWER_OFF_DELAY3     1486
#define IDC_STT_RACK1L2_CH1             1486
#define IDC_STT_MA_VDD_S2_CH26          1487
#define IDC_CMB_MI_POWER_OFF_SEQ4       1487
#define IDC_STT_RACK1L2_CH2             1487
#define IDC_STT_MA_VDD_S2_CH27          1488
#define IDC_EDT_MI_POWER_OFF_DELAY4     1488
#define IDC_STT_RACK1L2_CH3             1488
#define IDC_STT_MA_VDD_S2_CH28          1489
#define IDC_CMB_MI_POWER_OFF_SEQ5       1489
#define IDC_STT_RACK1L2_CH4             1489
#define IDC_STT_MA_VDD_S2_CH29          1490
#define IDC_EDT_MI_POWER_OFF_DELAY5     1490
#define IDC_STT_RACK1L2_CH5             1490
#define IDC_STT_MA_VDD_S2_CH30          1491
#define IDC_CMB_MI_POWER_OFF_SEQ6       1491
#define IDC_STT_RACK1L2_CH6             1491
#define IDC_STT_MA_TITLE_S2_VBL3        1492
#define IDC_EDT_MI_POWER_OFF_DELAY6     1492
#define IDC_STT_RACK1L2_CH7             1492
#define IDC_STT_MA_VBL_S2_CH21          1493
#define IDC_CMB_MI_POWER_OFF_SEQ7       1493
#define IDC_STT_MA_VBL_S2_CH22          1494
#define IDC_EDT_MI_POWER_OFF_DELAY7     1494
#define IDC_STT_MA_VBL_S2_CH23          1495
#define IDC_CMB_MI_POWER_OFF_SEQ8       1495
#define IDC_STT_MA_VBL_S2_CH24          1496
#define IDC_EDT_MI_POWER_OFF_DELAY8     1496
#define IDC_STT_MA_VBL_S2_CH25          1497
#define IDC_CMB_MI_POWER_OFF_SEQ9       1497
#define IDC_STT_MA_VBL_S2_CH26          1498
#define IDC_EDT_MI_POWER_OFF_DELAY9     1498
#define IDC_STT_MA_VBL_S2_CH27          1499
#define IDC_CMB_MI_POWER_OFF_SEQ10      1499
#define IDC_STT_MA_VBL_S2_CH28          1500
#define IDC_EDT_MI_POWER_OFF_DELAY10    1500
#define IDC_STT_MA_VBL_S2_CH29          1501
#define IDC_CMB_MI_POWER_OFF_SEQ11      1501
#define IDC_STT_MA_VBL_S2_CH30          1502
#define IDC_EDT_MI_POWER_OFF_DELAY11    1502
#define IDC_STT_MA_TITLE_S2_CH31        1503
#define IDC_STT_RACK1L2_CH8             1503
#define IDC_STT_MI_LCM_TITLE            1503
#define IDC_STT_MA_TITLE_S2_CH32        1504
#define IDC_STT_RACK1L2_CH9             1504
#define IDC_CMB_MI_SIGNAL_TYPE          1504
#define IDC_STT_MA_TITLE_S2_CH33        1505
#define IDC_STT_RACK1L2_CH10            1505
#define IDC_CMB_MI_PIXEL_TYPE           1505
#define IDC_STT_MA_TITLE_S2_CH34        1506
#define IDC_STT_RACK1L2_CH11            1506
#define IDC_CMB_MI_ODD_EVEN             1506
#define IDC_STT_MA_TITLE_S2_CH35        1507
#define IDC_STT_RACK1L2_CH12            1507
#define IDC_EDT_MI_MCLOCK               1507
#define IDC_STT_MA_TITLE_S2_CH36        1508
#define IDC_STT_RACK1L2_CH13            1508
#define IDC_CMB_MI_SIGNAL_BIT           1508
#define IDC_STT_MA_TITLE_S2_CH37        1509
#define IDC_STT_RACK1L2_CH14            1509
#define IDC_CMB_MI_BIT_SWAP             1509
#define IDC_STT_MA_TITLE_S2_CH38        1510
#define IDC_STT_RACK1L2_CH15            1510
#define IDC_CMB_MI_LVDS_RS_SEL          1510
#define IDC_STT_MA_TITLE_S2_CH39        1511
#define IDC_STT_RACK1L2_CH16            1511
#define IDC_CMB_MI_DP_SET               1511
#define IDC_STT_MA_TITLE_S2_CH40        1512
#define IDC_STT_RACK1L3_CH1             1512
#define IDC_STT_MI_PWM_TITLE            1512
#define IDC_STT_MA_TITLE_S2_VCC4        1513
#define IDC_STT_RACK1L3_CH2             1513
#define IDC_CMB_MI_INV_MODE             1513
#define IDC_STT_MA_VCC_S2_CH31          1514
#define IDC_STT_RACK1L3_CH3             1514
#define IDC_EDT_MI_PWM_FREQ             1514
#define IDC_STT_MA_VCC_S2_CH32          1515
#define IDC_STT_RACK1L3_CH4             1515
#define IDC_EDT_MI_STRING_COUNT         1515
#define IDC_STT_MA_VCC_S2_CH34          1516
#define IDC_STT_RACK1L3_CH5             1516
#define IDC_CMB_MI_DIMMING_SEL          1516
#define IDC_STT_MA_VCC_S2_CH35          1517
#define IDC_STT_RACK1L3_CH6             1517
#define IDC_EDT_MI_PWM_DUTY             1517
#define IDC_STT_MA_VCC_S2_CH36          1518
#define IDC_STT_RACK1L3_CH7             1518
#define IDC_EDT_MI_STRING_CURRENT       1518
#define IDC_STT_MA_VCC_S2_CH37          1519
#define IDC_STT_RACK1L3_CH8             1519
#define IDC_STT_MI_FUNCTION_TITLE       1519
#define IDC_STT_MA_VCC_S2_CH38          1520
#define IDC_STT_RACK1L3_CH9             1520
#define IDC_CMB_MI_CABLE_OPEN           1520
#define IDC_STT_MA_VCC_S2_CH39          1521
#define IDC_STT_RACK1L3_CH10            1521
#define IDC_EDT_MI_VBR_VOLT             1521
#define IDC_STT_MA_VCC_S2_CH40          1522
#define IDC_STT_RACK1L3_CH11            1522
#define IDC_STT_MI_POWER_TITLE          1522
#define IDC_STT_MA_TITLE_S2_VDD4        1523
#define IDC_STT_RACK1L3_CH12            1523
#define IDC_EDT_MI_VCC_VOLTAGE          1523
#define IDC_STT_MA_VDD_S2_CH31          1524
#define IDC_STT_RACK1L3_CH13            1524
#define IDC_EDT_MI_VCC_OFFSET           1524
#define IDC_STT_MA_VDD_S2_CH32          1525
#define IDC_STT_RACK1L3_CH14            1525
#define IDC_EDT_MI_VCC_LIMIT_VOL_LOW    1525
#define IDC_STT_MA_VDD_S2_CH33          1526
#define IDC_STT_RACK1L3_CH15            1526
#define IDC_EDT_MI_VCC_LIMIT_VOL_HIGH   1526
#define IDC_STT_MA_VDD_S2_CH34          1527
#define IDC_STT_RACK1L3_CH16            1527
#define IDC_EDT_MI_VCC_LIMIT_CUR_LOW    1527
#define IDC_STT_MA_VDD_S2_CH35          1528
#define IDC_STT_RACK1L4_CH1             1528
#define IDC_EDT_MI_VCC_LIMIT_CUR_HIGH   1528
#define IDC_STT_MA_VDD_S2_CH36          1529
#define IDC_STT_RACK1L4_CH2             1529
#define IDC_EDT_MI_VBL_VOLTAGE          1529
#define IDC_STT_MA_VDD_S2_CH37          1530
#define IDC_STT_RACK1L4_CH3             1530
#define IDC_EDT_MI_VBL_OFFSET           1530
#define IDC_STT_MA_VDD_S2_CH38          1531
#define IDC_STT_RACK1L4_CH4             1531
#define IDC_EDT_MI_VBL_LIMIT_VOL_LOW    1531
#define IDC_STT_MA_VDD_S2_CH39          1532
#define IDC_STT_RACK1L4_CH5             1532
#define IDC_EDT_MI_VBL_LIMIT_VOL_HIGH   1532
#define IDC_STT_MA_VDD_S2_CH40          1533
#define IDC_STT_RACK1L4_CH6             1533
#define IDC_EDT_MI_VBL_LIMIT_CUR_LOW    1533
#define IDC_STT_MA_TITLE_S2_VBL4        1534
#define IDC_STT_RACK1L4_CH7             1534
#define IDC_EDT_MI_VBL_LIMIT_CUR_HIGH   1534
#define IDC_STT_MA_VBL_S2_CH31          1535
#define IDC_STT_RACK1L4_CH8             1535
#define IDC_EDT_MI_POWER_OFF_DELAY12    1535
#define IDC_EDT_MI_POWER_OFF_DELAY      1535
#define IDC_STT_MA_VBL_S2_CH32          1536
#define IDC_STT_RACK1L4_CH9             1536
#define IDC_BTN_MI_SAVE                 1536
#define IDC_STT_MA_VBL_S2_CH33          1537
#define IDC_STT_RACK1L4_CH10            1537
#define IDC_BTN_MI_SAVE2                1537
#define IDC_BTN_MI_CANCEL               1537
#define IDC_STT_MA_VBL_S2_CH34          1538
#define IDC_STT_RACK1L4_CH11            1538
#define IDC_BTN_SY_SAVE_EXIT            1538
#define IDC_BTN_MI_MODEL_LOAD           1538
#define IDC_BTN_ME_CANCEL               1538
#define IDC_BTN_MQ_CONFIRM              1538
#define IDC_STT_MI_OPERATION_TITLE      1538
#define IDC_STT_MA_VBL_S2_CH35          1539
#define IDC_STT_RACK1L4_CH12            1539
#define IDC_CMB_MI_GENDER_OPEN          1539
#define IDC_BTN_MQ_CANCEL               1539
#define IDC_BTN_SY_CANCEL               1539
#define IDC_CMB_MI_TEMPERATURE_USE      1539
#define IDC_STT_MA_VBL_S2_CH36          1540
#define IDC_STT_RACK1L4_CH13            1540
#define IDC_STT_MI_AGING_SET_TITLE      1540
#define IDC_STT_MA_VBL_S2_CH37          1541
#define IDC_STT_RACK1L4_CH14            1541
#define IDC_EDT_MI_AGING_TIME_HH        1541
#define IDC_STT_MA_VBL_S2_CH38          1542
#define IDC_STT_RACK1L4_CH15            1542
#define IDC_EDT_MI_AGING_TIME_MM        1542
#define IDC_STT_MA_VBL_S2_CH39          1543
#define IDC_STT_RACK1L4_CH16            1543
#define IDC_EDT_MI_AGING_TIME_MINUTE    1543
#define IDC_STT_MA_VBL_S2_CH40          1544
#define IDC_STT_RACK1L5_CH1             1544
#define IDC_EDT_MI_VSYNC                1544
#define IDC_STT_MA_TITLE_S2_CH41        1545
#define IDC_STT_RACK1L5_CH2             1545
#define IDC_EDT_MI_TEMPERATURE_MIN      1545
#define IDC_STT_MA_TITLE_S2_CH42        1546
#define IDC_STT_RACK1L5_CH3             1546
#define IDC_EDT_MI_TEMPERATURE_MAX      1546
#define IDC_STT_MA_TITLE_S2_CH43        1547
#define IDC_STT_RACK1L5_CH4             1547
#define IDC_CMB_MI_DOOR_USE             1547
#define IDC_STT_MA_TITLE_S2_CH44        1548
#define IDC_STT_RACK1L5_CH5             1548
#define IDC_CMB_MI_AGING_END_WAIT_TIME  1548
#define IDC_STT_MA_TITLE_S2_CH45        1549
#define IDC_STT_RACK1L5_CH6             1549
#define IDC_STT_MA_TITLE_S2_CH46        1550
#define IDC_STT_RACK1L5_CH7             1550
#define IDC_STT_MA_TITLE_S2_CH47        1551
#define IDC_STT_RACK1L5_CH8             1551
#define IDC_STT_MA_TITLE_S2_CH48        1552
#define IDC_STT_RACK1L5_CH9             1552
#define IDC_STT_MA_TITLE_S2_CH49        1553
#define IDC_STT_RACK1L5_CH10            1553
#define IDC_STT_MA_TITLE_S2_CH50        1554
#define IDC_STT_RACK1L5_CH11            1554
#define IDC_STT_TEMP_SENSOR1_T          1555
#define IDC_STT_MA_VCC_S2_CH41          1556
#define IDC_STT_RACK1L5_CH12            1556
#define IDC_STT_MA_VCC_S2_CH42          1557
#define IDC_STT_RACK1L5_CH13            1557
#define IDC_STT_MA_VCC_S2_CH44          1558
#define IDC_STT_RACK1L5_CH14            1558
#define IDC_STT_MA_VCC_S2_CH45          1559
#define IDC_STT_RACK1L5_CH15            1559
#define IDC_STT_MA_VCC_S2_CH46          1560
#define IDC_STT_RACK1L5_CH16            1560
#define IDC_STT_MA_VCC_S2_CH47          1561
#define IDC_STT_RACK2L1_CH1             1561
#define IDC_STT_MA_VCC_S2_CH48          1562
#define IDC_STT_RACK2L1_CH2             1562
#define IDC_STT_MA_VCC_S2_CH49          1563
#define IDC_STT_RACK2L1_CH3             1563
#define IDC_STT_MA_VCC_S2_CH50          1564
#define IDC_STT_RACK2L1_CH4             1564
#define IDC_STT_MA_VCC_S2_CH54          1565
#define IDC_STT_RACK2L1_CH5             1565
#define IDC_STT_MA_VDD_S2_CH41          1566
#define IDC_STT_RACK2L1_CH6             1566
#define IDC_STT_MA_VDD_S2_CH42          1567
#define IDC_STT_RACK2L1_CH7             1567
#define IDC_STT_MA_VDD_S2_CH43          1568
#define IDC_STT_RACK2L1_CH8             1568
#define IDC_STT_MA_VDD_S2_CH44          1569
#define IDC_STT_RACK2L1_CH9             1569
#define IDC_STT_MA_VDD_S2_CH45          1570
#define IDC_STT_RACK2L1_CH10            1570
#define IDC_STT_MA_VDD_S2_CH46          1571
#define IDC_STT_RACK2L1_CH11            1571
#define IDC_STT_MA_VDD_S2_CH47          1572
#define IDC_STT_RACK2L1_CH12            1572
#define IDC_STT_MA_VDD_S2_CH48          1573
#define IDC_STT_RACK2L1_CH13            1573
#define IDC_STT_MA_VDD_S2_CH49          1574
#define IDC_STT_RACK2L1_CH14            1574
#define IDC_STT_MA_VDD_S2_CH50          1575
#define IDC_STT_RACK2L1_CH15            1575
#define IDC_STT_MA_VCC_S2_CH55          1576
#define IDC_STT_RACK2L1_CH16            1576
#define IDC_STT_MA_VBL_S2_CH41          1577
#define IDC_STT_RACK2L2_CH1             1577
#define IDC_STT_MA_VBL_S2_CH42          1578
#define IDC_STT_RACK2L2_CH2             1578
#define IDC_STT_MA_VBL_S2_CH43          1579
#define IDC_STT_RACK2L2_CH3             1579
#define IDC_STT_MA_VBL_S2_CH44          1580
#define IDC_STT_RACK2L2_CH4             1580
#define IDC_STT_MA_VBL_S2_CH45          1581
#define IDC_STT_RACK2L2_CH5             1581
#define IDC_STT_MA_VBL_S2_CH46          1582
#define IDC_STT_RACK2L2_CH6             1582
#define IDC_STT_MA_VBL_S2_CH47          1583
#define IDC_STT_RACK2L2_CH7             1583
#define IDC_STT_MA_VBL_S2_CH48          1584
#define IDC_STT_RACK2L2_CH8             1584
#define IDC_STT_MA_VBL_S2_CH49          1585
#define IDC_STT_RACK2L2_CH9             1585
#define IDC_STT_MA_VBL_S2_CH50          1586
#define IDC_STT_RACK2L2_CH10            1586
#define IDC_STT_MA_TITLE_S2_CH51        1587
#define IDC_STT_RACK2L2_CH11            1587
#define IDC_STT_MA_TITLE_S2_CH52        1588
#define IDC_STT_RACK2L2_CH12            1588
#define IDC_STT_MA_TITLE_S2_CH53        1589
#define IDC_STT_RACK2L2_CH13            1589
#define IDC_STT_MA_TITLE_S2_CH54        1590
#define IDC_STT_RACK2L2_CH14            1590
#define IDC_STT_MA_TITLE_S2_CH55        1591
#define IDC_STT_RACK2L2_CH15            1591
#define IDC_STT_MA_TITLE_S2_CH56        1592
#define IDC_STT_RACK2L2_CH16            1592
#define IDC_STT_MA_TITLE_S2_CH57        1593
#define IDC_STT_RACK2L3_CH1             1593
#define IDC_STT_MA_TITLE_S2_CH58        1594
#define IDC_STT_RACK2L3_CH2             1594
#define IDC_STT_MA_TITLE_S2_CH59        1595
#define IDC_STT_RACK2L3_CH3             1595
#define IDC_STT_MA_TITLE_S2_CH60        1596
#define IDC_STT_RACK2L3_CH4             1596
#define IDC_STT_MA_VCC_S2_CH51          1597
#define IDC_STT_RACK2L3_CH5             1597
#define IDC_STT_MA_VCC_S2_CH52          1598
#define IDC_STT_RACK2L3_CH6             1598
#define IDC_STT_MA_VCC_S2_CH56          1599
#define IDC_STT_RACK2L3_CH7             1599
#define IDC_STT_MA_VCC_S2_CH57          1600
#define IDC_STT_RACK2L3_CH8             1600
#define IDC_STT_MA_VCC_S2_CH58          1601
#define IDC_STT_RACK2L3_CH9             1601
#define IDC_STT_MA_VCC_S2_CH59          1602
#define IDC_STT_RACK2L3_CH10            1602
#define IDC_STT_MA_VCC_S2_CH60          1603
#define IDC_STT_RACK2L3_CH11            1603
#define IDC_STT_MA_VDD_S2_CH51          1604
#define IDC_STT_RACK2L3_CH12            1604
#define IDC_STT_MA_VDD_S2_CH52          1605
#define IDC_STT_RACK2L3_CH13            1605
#define IDC_STT_MA_VDD_S2_CH53          1606
#define IDC_STT_RACK2L3_CH14            1606
#define IDC_STT_MA_VDD_S2_CH54          1607
#define IDC_STT_RACK2L3_CH15            1607
#define IDC_STT_MA_VDD_S2_CH55          1608
#define IDC_STT_RACK2L3_CH16            1608
#define IDC_STT_MA_VDD_S2_CH56          1609
#define IDC_STT_RACK2L4_CH1             1609
#define IDC_STT_MA_VDD_S2_CH57          1610
#define IDC_STT_RACK2L4_CH2             1610
#define IDC_STT_MA_VDD_S2_CH58          1611
#define IDC_STT_RACK2L4_CH3             1611
#define IDC_STT_MA_VDD_S2_CH59          1612
#define IDC_STT_RACK2L4_CH4             1612
#define IDC_STT_MA_VDD_S2_CH60          1613
#define IDC_STT_RACK2L4_CH5             1613
#define IDC_STT_MA_VBL_S2_CH51          1614
#define IDC_STT_RACK2L4_CH6             1614
#define IDC_STT_MA_VBL_S2_CH52          1615
#define IDC_STT_RACK2L4_CH7             1615
#define IDC_STT_MA_VBL_S2_CH53          1616
#define IDC_STT_RACK2L4_CH8             1616
#define IDC_STT_MA_VBL_S2_CH54          1617
#define IDC_STT_RACK2L4_CH9             1617
#define IDC_STT_MA_VBL_S2_CH55          1618
#define IDC_STT_RACK2L4_CH10            1618
#define IDC_STT_MA_VBL_S2_CH56          1619
#define IDC_STT_RACK2L4_CH11            1619
#define IDC_STT_MA_VBL_S2_CH57          1620
#define IDC_STT_RACK2L4_CH12            1620
#define IDC_STT_MA_VBL_S2_CH58          1621
#define IDC_STT_RACK2L4_CH13            1621
#define IDC_STT_MA_VBL_S2_CH59          1622
#define IDC_STT_RACK2L4_CH14            1622
#define IDC_STT_MA_VBL_S2_CH60          1623
#define IDC_STT_RACK2L4_CH15            1623
#define IDC_STT_MA_TITLE_S2_CH61        1624
#define IDC_STT_RACK2L4_CH16            1624
#define IDC_STT_MA_TITLE_S2_CH62        1625
#define IDC_STT_RACK2L5_CH1             1625
#define IDC_STT_MA_TITLE_S2_CH63        1626
#define IDC_STT_RACK2L5_CH2             1626
#define IDC_STT_MA_TITLE_S2_CH64        1627
#define IDC_STT_RACK2L5_CH3             1627
#define IDC_STT_MA_TITLE_S2_CH65        1628
#define IDC_STT_RACK2L5_CH4             1628
#define IDC_STT_MA_TITLE_S2_CH66        1629
#define IDC_STT_RACK2L5_CH5             1629
#define IDC_STT_MA_TITLE_S2_CH67        1630
#define IDC_STT_RACK2L5_CH6             1630
#define IDC_STT_MA_TITLE_S2_CH68        1631
#define IDC_STT_RACK2L5_CH7             1631
#define IDC_STT_MA_TITLE_S2_CH69        1632
#define IDC_STT_RACK2L5_CH8             1632
#define IDC_STT_MA_TITLE_S2_CH70        1633
#define IDC_STT_RACK2L5_CH9             1633
#define IDC_STT_MA_VCC_S2_CH61          1634
#define IDC_STT_RACK2L5_CH10            1634
#define IDC_STT_MA_VCC_S2_CH62          1635
#define IDC_STT_RACK2L5_CH11            1635
#define IDC_STT_MA_VCC_S2_CH64          1636
#define IDC_STT_RACK2L5_CH12            1636
#define IDC_STT_MA_VCC_S2_CH65          1637
#define IDC_STT_RACK2L5_CH13            1637
#define IDC_STT_MA_VCC_S2_CH66          1638
#define IDC_STT_RACK2L5_CH14            1638
#define IDC_STT_MA_VCC_S2_CH67          1639
#define IDC_STT_RACK2L5_CH15            1639
#define IDC_STT_MA_VCC_S2_CH68          1640
#define IDC_STT_RACK2L5_CH16            1640
#define IDC_STT_MA_VCC_S2_CH69          1641
#define IDC_STT_RACK3L1_CH1             1641
#define IDC_STT_MA_VCC_S2_CH70          1642
#define IDC_STT_RACK3L1_CH2             1642
#define IDC_STT_MA_VDD_S2_CH61          1643
#define IDC_STT_RACK3L1_CH3             1643
#define IDC_STT_MA_VDD_S2_CH62          1644
#define IDC_STT_RACK3L1_CH4             1644
#define IDC_STT_MA_VDD_S2_CH63          1645
#define IDC_STT_RACK3L1_CH5             1645
#define IDC_STT_MA_VDD_S2_CH64          1646
#define IDC_STT_RACK3L1_CH6             1646
#define IDC_STT_MA_VDD_S2_CH65          1647
#define IDC_STT_RACK3L1_CH7             1647
#define IDC_STT_MA_VDD_S2_CH66          1648
#define IDC_STT_RACK3L1_CH8             1648
#define IDC_STT_MA_VDD_S2_CH67          1649
#define IDC_STT_RACK3L1_CH9             1649
#define IDC_STT_MA_VDD_S2_CH68          1650
#define IDC_STT_RACK3L1_CH10            1650
#define IDC_STT_MA_VDD_S2_CH69          1651
#define IDC_STT_RACK3L1_CH11            1651
#define IDC_STT_MA_VDD_S2_CH70          1652
#define IDC_STT_RACK3L1_CH12            1652
#define IDC_STT_MA_VBL_S2_CH61          1653
#define IDC_STT_RACK3L1_CH13            1653
#define IDC_STT_MA_VBL_S2_CH62          1654
#define IDC_STT_RACK3L1_CH14            1654
#define IDC_STT_MA_VBL_S2_CH63          1655
#define IDC_STT_RACK3L1_CH15            1655
#define IDC_STT_MA_VBL_S2_CH64          1656
#define IDC_STT_RACK3L1_CH16            1656
#define IDC_STT_MA_VBL_S2_CH65          1657
#define IDC_STT_RACK3L2_CH1             1657
#define IDC_STT_MA_VBL_S2_CH66          1658
#define IDC_STT_RACK3L2_CH2             1658
#define IDC_STT_MA_VBL_S2_CH67          1659
#define IDC_STT_RACK3L2_CH3             1659
#define IDC_STT_MA_VBL_S2_CH68          1660
#define IDC_STT_RACK3L2_CH4             1660
#define IDC_STT_MA_VBL_S2_CH69          1661
#define IDC_STT_RACK3L2_CH5             1661
#define IDC_STT_MA_VBL_S2_CH70          1662
#define IDC_STT_RACK3L2_CH6             1662
#define IDC_STT_MA_TITLE_S2_CH71        1663
#define IDC_STT_RACK3L2_CH7             1663
#define IDC_STT_MA_TITLE_S2_CH72        1664
#define IDC_STT_RACK3L2_CH8             1664
#define IDC_STT_MA_TITLE_S2_CH73        1665
#define IDC_STT_RACK3L2_CH9             1665
#define IDC_STT_MA_TITLE_S2_CH74        1666
#define IDC_STT_RACK3L2_CH10            1666
#define IDC_STT_MA_TITLE_S2_CH75        1667
#define IDC_STT_RACK3L2_CH11            1667
#define IDC_STT_MA_TITLE_S2_CH76        1668
#define IDC_STT_RACK3L2_CH12            1668
#define IDC_STT_MA_TITLE_S2_CH77        1669
#define IDC_STT_RACK3L2_CH13            1669
#define IDC_STT_MA_TITLE_S2_CH78        1670
#define IDC_STT_RACK3L2_CH14            1670
#define IDC_STT_MA_TITLE_S2_CH79        1671
#define IDC_STT_RACK3L2_CH15            1671
#define IDC_STT_MA_TITLE_S2_CH80        1672
#define IDC_STT_RACK3L2_CH16            1672
#define IDC_STT_MA_VCC_S2_CH71          1673
#define IDC_STT_RACK3L3_CH1             1673
#define IDC_STT_MA_VCC_S2_CH72          1674
#define IDC_STT_RACK3L3_CH2             1674
#define IDC_STT_MA_VCC_S2_CH74          1675
#define IDC_STT_RACK3L3_CH3             1675
#define IDC_STT_MA_VCC_S2_CH75          1676
#define IDC_STT_RACK3L3_CH4             1676
#define IDC_STT_MA_VCC_S2_CH76          1677
#define IDC_STT_RACK3L3_CH5             1677
#define IDC_STT_MA_VCC_S2_CH77          1678
#define IDC_STT_RACK3L3_CH6             1678
#define IDC_STT_MA_VCC_S2_CH78          1679
#define IDC_STT_RACK3L3_CH7             1679
#define IDC_STT_MA_VCC_S2_CH79          1680
#define IDC_STT_RACK3L3_CH8             1680
#define IDC_STT_MA_VCC_S2_CH80          1681
#define IDC_STT_RACK3L3_CH9             1681
#define IDC_STT_MA_VDD_S2_CH71          1682
#define IDC_STT_RACK3L3_CH10            1682
#define IDC_STT_MA_VDD_S2_CH72          1683
#define IDC_STT_RACK3L3_CH11            1683
#define IDC_STT_MA_VDD_S2_CH73          1684
#define IDC_STT_RACK3L3_CH12            1684
#define IDC_STT_MA_VDD_S2_CH74          1685
#define IDC_STT_RACK3L3_CH13            1685
#define IDC_STT_MA_VDD_S2_CH75          1686
#define IDC_STT_RACK3L3_CH14            1686
#define IDC_STT_MA_VDD_S2_CH76          1687
#define IDC_STT_RACK3L3_CH15            1687
#define IDC_STT_MA_VDD_S2_CH77          1688
#define IDC_STT_RACK3L3_CH16            1688
#define IDC_STT_MA_VDD_S2_CH78          1689
#define IDC_STT_RACK3L4_CH1             1689
#define IDC_STT_MA_VDD_S2_CH79          1690
#define IDC_STT_RACK3L4_CH2             1690
#define IDC_STT_MA_VDD_S2_CH80          1691
#define IDC_STT_RACK3L4_CH3             1691
#define IDC_STT_MA_VBL_S2_CH71          1692
#define IDC_STT_RACK3L4_CH4             1692
#define IDC_STT_MA_VBL_S2_CH72          1693
#define IDC_STT_RACK3L4_CH5             1693
#define IDC_STT_MA_VBL_S2_CH73          1694
#define IDC_STT_RACK3L4_CH6             1694
#define IDC_STT_MA_VBL_S2_CH74          1695
#define IDC_STT_RACK3L4_CH7             1695
#define IDC_STT_MA_VBL_S2_CH75          1696
#define IDC_STT_RACK3L4_CH8             1696
#define IDC_STT_MA_VBL_S2_CH76          1697
#define IDC_STT_RACK3L4_CH9             1697
#define IDC_STT_MA_VBL_S2_CH77          1698
#define IDC_STT_RACK3L4_CH10            1698
#define IDC_STT_MA_VBL_S2_CH78          1699
#define IDC_STT_RACK3L4_CH11            1699
#define IDC_STT_MA_VBL_S2_CH79          1700
#define IDC_STT_RACK3L4_CH12            1700
#define IDC_STT_MA_VBL_S2_CH80          1701
#define IDC_STT_RACK3L4_CH13            1701
#define IDC_STT_TEMP_SENSOR1_V          1702
#define IDC_STT_TEMP_SENSOR2_T          1703
#define IDC_STT_TEMP_SENSOR2_V          1704
#define IDC_STT_TEMP_SENSOR3_T          1705
#define IDC_STT_TEMP_SENSOR3_V          1706
#define IDC_STT_TEMP_SENSOR4_T          1707
#define IDC_STT_TEMP_SENSOR4_V          1708
#define IDC_STT_TEMP_SENSOR5_T          1709
#define IDC_STT_TEMP_SENSOR5_V          1710
#define IDC_STT_TEMP_SENSOR6_T          1711
#define IDC_STT_TEMP_SENSOR6_V          1712
#define IDC_STT_CONNECT_INFO_PG         1713
#define IDC_STT_CONNECT_INFO_DIO        1714
#define IDC_STT_CONNECT_INFO_TEMP       1715
#define IDC_STT_CONNECT_INFO_BARCODE    1716
#define IDC_STT_CONNECT_INFO_MES        1717
#define IDC_STT_RACK3L4_CH14            1718
#define IDC_STT_RACK3L4_CH15            1719
#define IDC_STT_RACK3L4_CH16            1720
#define IDC_STT_RACK3L5_CH1             1721
#define IDC_STT_RACK3L5_CH2             1722
#define IDC_STT_RACK3L5_CH3             1723
#define IDC_STT_RACK3L5_CH4             1724
#define IDC_STT_RACK3L5_CH5             1725
#define IDC_STT_RACK3L5_CH6             1726
#define IDC_STT_RACK3L5_CH7             1727
#define IDC_STT_RACK3L5_CH8             1728
#define IDC_STT_RACK3L5_CH9             1729
#define IDC_STT_RACK3L5_CH10            1730
#define IDC_STT_RACK3L5_CH11            1731
#define IDC_STT_RACK3L5_CH12            1732
#define IDC_STT_RACK3L5_CH13            1733
#define IDC_STT_RACK3L5_CH14            1734
#define IDC_STT_RACK3L5_CH15            1735
#define IDC_STT_RACK3L5_CH16            1736
#define IDC_STT_RACK4L1_CH1             1737
#define IDC_STT_RACK4L1_CH2             1738
#define IDC_STT_RACK4L1_CH3             1739
#define IDC_STT_RACK4L1_CH4             1740
#define IDC_STT_RACK4L1_CH5             1741
#define IDC_STT_RACK4L1_CH6             1742
#define IDC_STT_RACK4L1_CH7             1743
#define IDC_STT_RACK4L1_CH8             1744
#define IDC_STT_RACK4L1_CH9             1745
#define IDC_STT_RACK4L1_CH10            1746
#define IDC_STT_RACK4L1_CH11            1747
#define IDC_STT_RACK4L1_CH12            1748
#define IDC_STT_RACK4L1_CH13            1749
#define IDC_STT_RACK4L1_CH14            1750
#define IDC_STT_RACK4L1_CH15            1751
#define IDC_STT_RACK4L1_CH16            1752
#define IDC_STT_RACK4L2_CH1             1753
#define IDC_STT_RACK4L2_CH2             1754
#define IDC_STT_RACK4L2_CH3             1755
#define IDC_STT_RACK4L2_CH4             1756
#define IDC_STT_RACK4L2_CH5             1757
#define IDC_STT_RACK4L2_CH6             1758
#define IDC_STT_RACK4L2_CH7             1759
#define IDC_STT_RACK4L2_CH8             1760
#define IDC_STT_RACK4L2_CH9             1761
#define IDC_STT_RACK4L2_CH10            1762
#define IDC_STT_RACK4L2_CH11            1763
#define IDC_STT_RACK4L2_CH12            1764
#define IDC_STT_RACK4L2_CH13            1765
#define IDC_STT_RACK4L2_CH14            1766
#define IDC_STT_RACK4L2_CH15            1767
#define IDC_STT_RACK4L2_CH16            1768
#define IDC_STT_RACK4L3_CH1             1769
#define IDC_STT_RACK4L3_CH2             1770
#define IDC_STT_RACK4L3_CH3             1771
#define IDC_STT_RACK4L3_CH4             1772
#define IDC_STT_RACK4L3_CH5             1773
#define IDC_STT_RACK4L3_CH6             1774
#define IDC_STT_RACK4L3_CH7             1775
#define IDC_STT_RACK4L3_CH8             1776
#define IDC_STT_RACK4L3_CH9             1777
#define IDC_STT_RACK4L3_CH10            1778
#define IDC_STT_RACK4L3_CH11            1779
#define IDC_STT_RACK4L3_CH12            1780
#define IDC_STT_RACK4L3_CH13            1781
#define IDC_STT_RACK4L3_CH14            1782
#define IDC_STT_RACK4L3_CH15            1783
#define IDC_STT_RACK4L3_CH16            1784
#define IDC_STT_RACK4L4_CH1             1785
#define IDC_STT_RACK4L4_CH2             1786
#define IDC_STT_RACK4L4_CH3             1787
#define IDC_STT_RACK4L4_CH4             1788
#define IDC_STT_RACK4L4_CH5             1789
#define IDC_STT_RACK4L4_CH6             1790
#define IDC_STT_RACK4L4_CH7             1791
#define IDC_STT_RACK4L4_CH8             1792
#define IDC_STT_RACK4L4_CH9             1793
#define IDC_STT_RACK4L4_CH10            1794
#define IDC_STT_RACK4L4_CH11            1795
#define IDC_STT_RACK4L4_CH12            1796
#define IDC_STT_RACK4L4_CH13            1797
#define IDC_STT_RACK4L4_CH14            1798
#define IDC_STT_RACK4L4_CH15            1799
#define IDC_STT_RACK4L4_CH16            1800
#define IDC_STT_RACK4L5_CH1             1801
#define IDC_STT_RACK4L5_CH2             1802
#define IDC_STT_RACK4L5_CH3             1803
#define IDC_STT_RACK4L5_CH4             1804
#define IDC_STT_RACK4L5_CH5             1805
#define IDC_STT_RACK4L5_CH6             1806
#define IDC_STT_RACK4L5_CH7             1807
#define IDC_STT_RACK4L5_CH8             1808
#define IDC_STT_RACK4L5_CH9             1809
#define IDC_STT_RACK4L5_CH10            1810
#define IDC_STT_RACK4L5_CH11            1811
#define IDC_STT_RACK4L5_CH12            1812
#define IDC_STT_RACK4L5_CH13            1813
#define IDC_STT_RACK4L5_CH14            1814
#define IDC_STT_RACK4L5_CH15            1815
#define IDC_STT_RACK4L5_CH16            1816
#define IDC_STT_RACK5L1_CH1             1817
#define IDC_STT_RACK5L1_CH2             1818
#define IDC_STT_RACK5L1_CH3             1819
#define IDC_STT_RACK5L1_CH4             1820
#define IDC_STT_RACK5L1_CH5             1821
#define IDC_STT_RACK5L1_CH6             1822
#define IDC_STT_RACK5L1_CH7             1823
#define IDC_STT_RACK5L1_CH8             1824
#define IDC_STT_RACK5L1_CH9             1825
#define IDC_STT_RACK5L1_CH10            1826
#define IDC_STT_RACK5L1_CH11            1827
#define IDC_STT_RACK5L1_CH12            1828
#define IDC_STT_RACK5L1_CH13            1829
#define IDC_STT_RACK5L1_CH14            1830
#define IDC_STT_RACK5L1_CH15            1831
#define IDC_STT_RACK5L1_CH16            1832
#define IDC_STT_RACK5L2_CH1             1833
#define IDC_STT_RACK5L2_CH2             1834
#define IDC_STT_RACK5L2_CH3             1835
#define IDC_STT_RACK5L2_CH4             1836
#define IDC_STT_RACK5L2_CH5             1837
#define IDC_STT_RACK5L2_CH6             1838
#define IDC_STT_RACK5L2_CH7             1839
#define IDC_STT_RACK5L2_CH8             1840
#define IDC_STT_RACK5L2_CH9             1841
#define IDC_STT_RACK5L2_CH10            1842
#define IDC_STT_RACK5L2_CH11            1843
#define IDC_STT_RACK5L2_CH12            1844
#define IDC_STT_RACK5L2_CH13            1845
#define IDC_STT_RACK5L2_CH14            1846
#define IDC_STT_RACK5L2_CH15            1847
#define IDC_STT_RACK5L2_CH16            1848
#define IDC_STT_RACK5L3_CH1             1849
#define IDC_STT_RACK5L3_CH2             1850
#define IDC_STT_RACK5L3_CH3             1851
#define IDC_STT_RACK5L3_CH4             1852
#define IDC_STT_RACK5L3_CH5             1853
#define IDC_STT_RACK5L3_CH6             1854
#define IDC_STT_RACK5L3_CH7             1855
#define IDC_STT_RACK5L3_CH8             1856
#define IDC_STT_RACK5L3_CH9             1857
#define IDC_STT_RACK5L3_CH10            1858
#define IDC_STT_RACK5L3_CH11            1859
#define IDC_STT_RACK5L3_CH12            1860
#define IDC_STT_RACK5L3_CH13            1861
#define IDC_STT_RACK5L3_CH14            1862
#define IDC_STT_RACK5L3_CH15            1863
#define IDC_STT_RACK5L3_CH16            1864
#define IDC_STT_RACK5L4_CH1             1865
#define IDC_STT_RACK5L4_CH2             1866
#define IDC_STT_RACK5L4_CH3             1867
#define IDC_STT_RACK5L4_CH4             1868
#define IDC_STT_RACK5L4_CH5             1869
#define IDC_STT_RACK5L4_CH6             1870
#define IDC_STT_RACK5L4_CH7             1871
#define IDC_STT_RACK5L4_CH8             1872
#define IDC_STT_RACK5L4_CH9             1873
#define IDC_STT_RACK5L4_CH10            1874
#define IDC_STT_RACK5L4_CH11            1875
#define IDC_STT_RACK5L4_CH12            1876
#define IDC_STT_RACK5L4_CH13            1877
#define IDC_STT_RACK5L4_CH14            1878
#define IDC_STT_RACK5L4_CH15            1879
#define IDC_STT_RACK5L4_CH16            1880
#define IDC_STT_RACK5L5_CH1             1881
#define IDC_STT_RACK5L5_CH2             1882
#define IDC_STT_RACK5L5_CH3             1883
#define IDC_STT_RACK5L5_CH4             1884
#define IDC_STT_RACK5L5_CH5             1885
#define IDC_STT_RACK5L5_CH6             1886
#define IDC_STT_RACK5L5_CH7             1887
#define IDC_STT_RACK5L5_CH8             1888
#define IDC_STT_RACK5L5_CH9             1889
#define IDC_STT_RACK5L5_CH10            1890
#define IDC_STT_RACK5L5_CH11            1891
#define IDC_STT_RACK5L5_CH12            1892
#define IDC_STT_RACK5L5_CH13            1893
#define IDC_STT_RACK5L5_CH14            1894
#define IDC_STT_RACK5L5_CH15            1895
#define IDC_STT_RACK5L5_CH16            1896
#define IDC_STT_RACK6L1_CH1             1897
#define IDC_STT_RACK6L1_CH2             1898
#define IDC_STT_RACK6L1_CH3             1899
#define IDC_STT_RACK6L1_CH4             1900
#define IDC_STT_RACK6L1_CH5             1901
#define IDC_STT_RACK6L1_CH6             1902
#define IDC_STT_RACK6L1_CH7             1903
#define IDC_STT_RACK6L1_CH8             1904
#define IDC_STT_RACK6L1_CH9             1905
#define IDC_STT_RACK6L1_CH10            1906
#define IDC_STT_RACK6L1_CH11            1907
#define IDC_STT_RACK6L1_CH12            1908
#define IDC_STT_RACK6L1_CH13            1909
#define IDC_STT_RACK6L1_CH14            1910
#define IDC_STT_RACK6L1_CH15            1911
#define IDC_STT_RACK6L1_CH16            1912
#define IDC_STT_RACK6L2_CH1             1913
#define IDC_STT_RACK6L2_CH2             1914
#define IDC_STT_RACK6L2_CH3             1915
#define IDC_STT_RACK6L2_CH4             1916
#define IDC_STT_RACK6L2_CH5             1917
#define IDC_STT_RACK6L2_CH6             1918
#define IDC_STT_RACK6L2_CH7             1919
#define IDC_STT_RACK6L2_CH8             1920
#define IDC_STT_RACK6L2_CH9             1921
#define IDC_STT_RACK6L2_CH10            1922
#define IDC_STT_RACK6L2_CH11            1923
#define IDC_STT_RACK6L2_CH12            1924
#define IDC_STT_RACK6L2_CH13            1925
#define IDC_STT_RACK6L2_CH14            1926
#define IDC_STT_RACK6L2_CH15            1927
#define IDC_STT_RACK6L2_CH16            1928
#define IDC_STT_RACK6L3_CH1             1929
#define IDC_STT_RACK6L3_CH2             1930
#define IDC_STT_RACK6L3_CH3             1931
#define IDC_STT_RACK6L3_CH4             1932
#define IDC_STT_RACK6L3_CH5             1933
#define IDC_STT_RACK6L3_CH6             1934
#define IDC_STT_RACK6L3_CH7             1935
#define IDC_STT_RACK6L3_CH8             1936
#define IDC_STT_RACK6L3_CH9             1937
#define IDC_STT_RACK6L3_CH10            1938
#define IDC_STT_RACK6L3_CH11            1939
#define IDC_STT_RACK6L3_CH12            1940
#define IDC_STT_RACK6L3_CH13            1941
#define IDC_STT_RACK6L3_CH14            1942
#define IDC_STT_RACK6L3_CH15            1943
#define IDC_STT_RACK6L3_CH16            1944
#define IDC_STT_RACK6L4_CH1             1945
#define IDC_STT_RACK6L4_CH2             1946
#define IDC_STT_RACK6L4_CH3             1947
#define IDC_STT_RACK6L4_CH4             1948
#define IDC_STT_RACK6L4_CH5             1949
#define IDC_STT_RACK6L4_CH6             1950
#define IDC_STT_RACK6L4_CH7             1951
#define IDC_STT_RACK6L4_CH8             1952
#define IDC_STT_RACK6L4_CH9             1953
#define IDC_STT_RACK6L4_CH10            1954
#define IDC_STT_RACK6L4_CH11            1955
#define IDC_STT_RACK6L4_CH12            1956
#define IDC_STT_RACK6L4_CH13            1957
#define IDC_STT_RACK6L4_CH14            1958
#define IDC_STT_RACK6L4_CH15            1959
#define IDC_STT_RACK6L4_CH16            1960
#define IDC_STT_RACK6L5_CH1             1961
#define IDC_STT_RACK6L5_CH2             1962
#define IDC_STT_RACK6L5_CH3             1963
#define IDC_STT_RACK6L5_CH4             1964
#define IDC_STT_RACK6L5_CH5             1965
#define IDC_STT_RACK6L5_CH6             1966
#define IDC_STT_RACK6L5_CH7             1967
#define IDC_STT_RACK6L5_CH8             1968
#define IDC_STT_RACK6L5_CH9             1969
#define IDC_STT_RACK6L5_CH10            1970
#define IDC_STT_RACK6L5_CH11            1971
#define IDC_STT_RACK6L5_CH12            1972
#define IDC_STT_RACK6L5_CH13            1973
#define IDC_STT_RACK6L5_CH14            1974
#define IDC_STT_RACK6L5_CH15            1975
#define IDC_STT_RACK6L5_CH16            1976
#define IDC_STT_MA_DESC_NOT_CONN        1977
#define IDC_STT_MA_DESC_IDLE            1978
#define IDC_STT_MA_DESC_RUN             1979
#define IDC_STT_MA_FW_VER_RACK1         1980
#define IDC_STT_MA_FW_VER_RACK2         1981
#define IDC_STT_MA_FW_VER_RACK3         1982
#define IDC_STT_MA_FW_VER_RACK4         1983
#define IDC_STT_MA_FW_VER_RACK5         1984
#define IDC_STT_MA_FW_VER_RACK6         1985
#define IDC_BTN_MA_RACK1_POWER_ON       1986
#define IDC_STT_MES_USER_ID             1986
#define IDC_BTN_MA_RACK1_POWER_OFF      1987
#define IDC_STT_MES_USER_NAME           1987
#define IDC_PIC_MA_RACK1_POWER_STATE    1988
#define IDC_BTN_MA_RACK2_POWER_ON       1989
#define IDC_STT_ME_ERROR_TITLE          1989
#define IDC_BTN_MA_RACK2_POWER_OFF      1990
#define IDC_PIC_MA_RACK2_POWER_STATE    1991
#define IDC_PIC_MQ_QUESTION             1991
#define IDC_BTN_MA_RACK3_POWER_ON       1992
#define IDC_STT_MQ_QUESTION_MSG         1992
#define IDC_BTN_MA_RACK3_POWER_OFF      1993
#define IDC_STT_MT_TITLE                1993
#define IDC_PIC_MA_RACK3_POWER_STATE    1994
#define IDC_STT_MT_TITLE_RACK1          1994
#define IDC_BTN_MA_RACK4_POWER_ON       1995
#define IDC_STT_MT_TITLE_RACK2          1995
#define IDC_BTN_MA_RACK4_POWER_OFF      1996
#define IDC_STT_MT_TITLE_RACK3          1996
#define IDC_PIC_MA_RACK4_POWER_STATE    1997
#define IDC_STT_MT_TITLE_RACK4          1997
#define IDC_BTN_MA_RACK5_POWER_ON       1998
#define IDC_STT_MT_TITLE_RACK5          1998
#define IDC_BTN_MA_RACK5_POWER_OFF      1999
#define IDC_STT_MT_TITLE_RACK6          1999
#define IDC_PIC_MA_RACK5_POWER_STATE    2000
#define IDC_LST_MT_RACK1                2000
#define IDC_BTN_MA_RACK6_POWER_ON       2001
#define IDC_LST_MT_RACK2                2001
#define IDC_STT_SY_TITLE                2001
#define IDC_BTN_MA_RACK6_POWER_OFF      2002
#define IDC_LST_MT_RACK3                2002
#define IDC_STT_SY_MES_TITLE            2002
#define IDC_PIC_MA_RACK6_POWER_STATE    2003
#define IDC_LST_MT_RACK4                2003
#define IDC_STT_SY_EAS_TITLE            2003
#define IDC_LST_MT_RACK5                2004
#define IDC_STT_MA_DESC_ERROR           2004
#define IDC_EDT_SY_MES_SERVICE_PORT     2004
#define IDC_LST_MT_RACK6                2005
#define IDC_EDT_SY_MES_NETWORK          2005
#define IDC_STT_MA_DESC_UNUSE           2005
#define IDC_EDT_SY_MES_DAEMON_PORT      2006
#define IDC_EDT_SY_MES_LOCAL_SUBJECT    2007
#define IDC_EDT_SY_MES_REMOTE_SUBJECT   2008
#define IDC_EDT_SY_EAS_SERVICE_PORT     2009
#define IDC_EDT_SY_EAS_NETWORK          2010
#define IDC_EDT_SY_EAS_DAEMON_PORT      2011
#define IDC_EDT_SY_EAS_LOCAL_SUBJECT    2012
#define IDC_EDT_SY_EAS_REMOTE_SUBJECT   2013
#define IDC_STT_SY_STATION_TITLE        2014
#define IDC_EDT_SY_EQP_NAME             2015
#define IDC_CMB_SY_RECORDER_PORT        2016
#define IDC_CHK_MA_RACK1_CH1            2017
#define IDC_CMB_SY_TEMP_LOG_INTERVAL    2017
#define IDC_CHK_MA_RACK1_CH2            2018
#define IDC_STT_AF_TITLE                2018
#define IDC_STT_SY_PASSWORD_TITLE       2018
#define IDC_CHK_MA_RACK1_CH3            2019
#define IDC_EDT_SY_CUR_PASSWORD         2019
#define IDC_CHK_MA_RACK1_CH4            2020
#define IDC_EDT_SY_NEW_PASSWORD         2020
#define IDC_CHK_MA_RACK1_CH5            2021
#define IDC_EDT_SY_CONFIRM_PASSWORD     2021
#define IDC_CHK_MA_RACK1_CH6            2022
#define IDC_STT_SY_REFRESH_TITLE        2022
#define IDC_CHK_MA_RACK1_CH7            2023
#define IDC_EDT_SY_CHAMBER_NO           2023
#define IDC_CHK_MA_RACK1_CH8            2024
#define IDC_EDT_SY_REFRESH_AGING_STATUS 2024
#define IDC_CHK_MA_RACK1_CH9            2025
#define IDC_EDT_SY_REFRESH_POWER_MEASURE 2025
#define IDC_CHK_MA_RACK1_CH10           2026
#define IDC_CMB_SY_SENSING_LOG_INTERVAL 2026
#define IDC_CHK_MA_RACK1_CH11           2027
#define IDC_CHK_MA_RACK1_CH12           2028
#define IDC_CHK_MA_RACK1_CH13           2029
#define IDC_CHK_MA_RACK1_CH14           2030
#define IDC_CHK_MA_RACK1_CH15           2031
#define IDC_CHK_MA_RACK1_CH16           2032
#define IDC_MBC_MA_FUSING_RACK1         2033
#define IDC_MBC_MA_FUSING_RACK2         2034
#define IDC_MBC_MA_FUSING_RACK3         2035
#define IDC_MBC_MA_FUSING_RACK4         2036
#define IDC_MBC_MA_FUSING_RACK5         2037
#define IDC_MBC_MA_FUSING_RACK6         2038
#define IDC_MBC_MA_START_RACK1          2039
#define IDC_MBC_MA_START_RACK2          2040
#define IDC_MBC_MA_START_RACK3          2041
#define IDC_STT_AF_RACK_OPERATION       2041
#define IDC_MBC_MA_START_RACK4          2042
#define IDC_STT_AF_FIRMWARE_OPERATION   2042
#define IDC_MBC_MA_START_RACK5          2043
#define IDC_STT_AF_VERSION_OPERATION    2043
#define IDC_MBC_MA_START_RACK6          2044
#define IDC_CHK_AF_RACK_ALL             2044
#define IDC_MBC_MA_STOP_RACK1           2045
#define IDC_CHK_AF_RACK_1               2045
#define IDC_MBC_MA_STOP_RACK2           2046
#define IDC_CHK_AF_RACK_2               2046
#define IDC_MBC_MA_STOP_RACK3           2047
#define IDC_CHK_AF_RACK_3               2047
#define IDC_MBC_MA_STOP_RACK4           2048
#define IDC_CHK_AF_RACK_4               2048
#define IDC_MBC_MA_STOP_RACK5           2049
#define IDC_CHK_AF_RACK_5               2049
#define IDC_MBC_MA_STOP_RACK6           2050
#define IDC_CHK_AF_RACK_6               2050
#define IDC_MBC_AF_FILE_LOAD            2051
#define IDC_MBC_MA_CH_SET_RACK1         2051
#define IDC_MBC_AF_START                2052
#define IDC_MBC_MA_CH_SET_RACK2         2052
#define IDC_STT_AF_FILE_PATH            2053
#define IDC_MBC_MA_CH_SET_RACK3         2053
#define IDC_CTR_AF_PROGRESS             2054
#define IDC_MBC_MA_CH_SET_RACK4         2054
#define IDC_STT_AF_PERCENT              2055
#define IDC_MBC_MA_CH_SET_RACK5         2055
#define IDC_STT_AF_STATUS               2056
#define IDC_STT_PI_TITLE                2056
#define IDC_MBC_MA_CH_SET_RACK6         2056
#define IDC_MBC_AF_CANCEL               2057
#define IDC_MBC_AF_VER_READ             2058
#define IDC_CHK_AF_DIO_BOARD            2059
#define IDC_STT_PI_RACK_ID              2063
#define IDC_EDT_PI_RACK_ID              2064
#define IDC_MBC_PI_RACK1                2067
#define IDC_MBC_PI_RACK2                2068
#define IDC_MBC_PI_RACK3                2069
#define IDC_MBC_PI_RACK4                2070
#define IDC_MBC_PI_RACK5                2071
#define IDC_MBC_PI_RACK6                2072
#define IDC_EDT_PI_PID_LAYER1_CH1       2073
#define IDC_EDT_PI_PID_LAYER1_CH2       2074
#define IDC_EDT_PI_PID_LAYER1_CH3       2075
#define IDC_EDT_PI_PID_LAYER1_CH4       2076
#define IDC_EDT_PI_PID_LAYER1_CH5       2077
#define IDC_EDT_PI_PID_LAYER1_CH6       2078
#define IDC_EDT_PI_PID_LAYER1_CH7       2079
#define IDC_EDT_PI_PID_LAYER1_CH8       2080
#define IDC_EDT_PI_PID_LAYER1_CH9       2081
#define IDC_EDT_PI_PID_LAYER6_CH9       2081
#define IDC_EDT_PI_PID_LAYER1_CH10      2082
#define IDC_EDT_PI_PID_LAYER6_CH10      2082
#define IDC_EDT_PI_PID_LAYER1_CH11      2083
#define IDC_EDT_PI_PID_LAYER6_CH11      2083
#define IDC_EDT_PI_PID_LAYER1_CH12      2084
#define IDC_EDT_PI_PID_LAYER6_CH12      2084
#define IDC_EDT_PI_PID_LAYER1_CH13      2085
#define IDC_EDT_PI_PID_LAYER6_CH13      2085
#define IDC_EDT_PI_PID_LAYER1_CH14      2086
#define IDC_EDT_PI_PID_LAYER6_CH14      2086
#define IDC_EDT_PI_PID_LAYER1_CH15      2087
#define IDC_EDT_PI_PID_LAYER6_CH15      2087
#define IDC_EDT_PI_PID_LAYER1_CH16      2088
#define IDC_EDT_PI_PID_LAYER6_CH16      2088
#define IDC_EDT_PI_PID_LAYER2_CH1       2089
#define IDC_EDT_PI_PID_LAYER2_CH2       2090
#define IDC_EDT_PI_PID_LAYER2_CH3       2091
#define IDC_EDT_PI_PID_LAYER2_CH4       2092
#define IDC_EDT_PI_PID_LAYER2_CH5       2093
#define IDC_EDT_PI_PID_LAYER2_CH6       2094
#define IDC_EDT_PI_PID_LAYER2_CH7       2095
#define IDC_EDT_PI_PID_LAYER2_CH8       2096
#define IDC_EDT_PI_PID_LAYER2_CH9       2097
#define IDC_EDT_PI_PID_LAYER2_CH10      2098
#define IDC_EDT_PI_PID_LAYER2_CH11      2099
#define IDC_EDT_PI_PID_LAYER2_CH12      2100
#define IDC_EDT_PI_PID_LAYER2_CH13      2101
#define IDC_EDT_PI_PID_LAYER2_CH14      2102
#define IDC_EDT_PI_PID_LAYER2_CH15      2103
#define IDC_EDT_PI_PID_LAYER2_CH16      2104
#define IDC_EDT_PI_PID_LAYER3_CH1       2105
#define IDC_EDT_PI_PID_LAYER3_CH2       2106
#define IDC_EDT_PI_PID_LAYER3_CH3       2107
#define IDC_EDT_PI_PID_LAYER3_CH4       2108
#define IDC_EDT_PI_PID_LAYER3_CH5       2109
#define IDC_EDT_PI_PID_LAYER3_CH6       2110
#define IDC_EDT_PI_PID_LAYER3_CH7       2111
#define IDC_EDT_PI_PID_LAYER3_CH8       2112
#define IDC_EDT_PI_PID_LAYER3_CH9       2113
#define IDC_EDT_PI_PID_LAYER3_CH10      2114
#define IDC_EDT_PI_PID_LAYER3_CH11      2115
#define IDC_EDT_PI_PID_LAYER3_CH12      2116
#define IDC_EDT_PI_PID_LAYER3_CH13      2117
#define IDC_EDT_PI_PID_LAYER3_CH14      2118
#define IDC_EDT_PI_PID_LAYER3_CH15      2119
#define IDC_EDT_PI_PID_LAYER3_CH16      2120
#define IDC_EDT_PI_PID_LAYER4_CH1       2121
#define IDC_EDT_PI_PID_LAYER4_CH2       2122
#define IDC_EDT_PI_PID_LAYER4_CH3       2123
#define IDC_EDT_PI_PID_LAYER4_CH4       2124
#define IDC_EDT_PI_PID_LAYER4_CH5       2125
#define IDC_EDT_PI_PID_LAYER4_CH6       2126
#define IDC_EDT_PI_PID_LAYER4_CH7       2127
#define IDC_EDT_PI_PID_LAYER4_CH8       2128
#define IDC_EDT_PI_PID_LAYER4_CH9       2129
#define IDC_EDT_PI_PID_LAYER4_CH10      2130
#define IDC_EDT_PI_PID_LAYER4_CH11      2131
#define IDC_EDT_PI_PID_LAYER4_CH12      2132
#define IDC_EDT_PI_PID_LAYER4_CH13      2133
#define IDC_EDT_PI_PID_LAYER4_CH14      2134
#define IDC_EDT_PI_PID_LAYER4_CH15      2135
#define IDC_EDT_PI_PID_LAYER4_CH16      2136
#define IDC_EDT_PI_PID_LAYER5_CH1       2137
#define IDC_EDT_PI_PID_LAYER5_CH2       2138
#define IDC_EDT_PI_PID_LAYER5_CH3       2139
#define IDC_EDT_PI_PID_LAYER5_CH4       2140
#define IDC_EDT_PI_PID_LAYER5_CH5       2141
#define IDC_EDT_PI_PID_LAYER5_CH6       2142
#define IDC_EDT_PI_PID_LAYER5_CH7       2143
#define IDC_EDT_PI_PID_LAYER5_CH8       2144
#define IDC_EDT_PI_PID_LAYER5_CH9       2145
#define IDC_EDT_PI_PID_LAYER5_CH10      2146
#define IDC_EDT_PI_PID_LAYER5_CH11      2147
#define IDC_EDT_PI_PID_LAYER5_CH12      2148
#define IDC_EDT_PI_PID_LAYER5_CH13      2149
#define IDC_EDT_PI_PID_LAYER5_CH14      2150
#define IDC_EDT_PI_PID_LAYER5_CH15      2151
#define IDC_EDT_PI_PID_LAYER5_CH16      2152
#define IDC_STT_PI_LAYER1               2153
#define IDC_STT_PI_LAYER2               2154
#define IDC_STT_PI_LAYER3               2155
#define IDC_STT_PI_LAYER4               2156
#define IDC_STT_PI_LAYER5               2157
#define IDC_GRP_PI_PID_OPERATION        2158
#define IDC_GRP_PI_MES_OPERATION        2159
#define IDC_MBC_PI_SAVE_EXIT            2160
#define IDC_MBC_PI_CANCEL               2161
#define IDC_MBC_PI_PID_CLEAR            2162
#define IDC_LIST2                       2163
#define IDC_LST_PI_MES_MESSAGE          2163
#define IDC_STT_PI_RIGHT_SIDE           2164
#define IDC_MBC_PI_MES_DSPM             2165
#define IDC_MBC_PI_CH_ALL_SELECT        2165
#define IDC_MBC_PI_MES_DMIN             2166
#define IDC_GRP_AF_RACK_OPERATION       2166
#define IDC_MBC_PI_CH_ALL_CLEAR         2166
#define IDC_MBC_PI_MES_DMOU             2167
#define IDC_GRP_AF_FIRMWARE_OPERATION   2167
#define IDC_GRP_AF_VERSION_OPERATION    2168
#define IDC_STT_PI_LEFT_LAYER5          2168
#define IDC_STT_AF_VERSION_RACK1_LAYER1 2169
#define IDC_STT_PI_LEFT_LAYER4          2169
#define IDC_STT_AF_VERSION_RACK1_LAYER2 2170
#define IDC_STT_PI_LEFT_LAYER3          2170
#define IDC_STT_AF_VERSION_RACK1_LAYER3 2171
#define IDC_STT_PI_LEFT_LAYER2          2171
#define IDC_STT_AF_VERSION_RACK1_LAYER4 2172
#define IDC_STT_PI_LEFT_LAYER1          2172
#define IDC_STT_AF_VERSION_RACK1_LAYER5 2173
#define IDC_STT_PI_LEFT_SIDE            2173
#define IDC_STT_AF_VERSION_RACK2_LAYER1 2174
#define IDC_STT_PI_MSG_LAYER1_CH1       2174
#define IDC_STT_AF_VERSION_RACK2_LAYER2 2175
#define IDC_STT_PI_MSG_LAYER1_CH2       2175
#define IDC_STT_AF_VERSION_RACK2_LAYER3 2176
#define IDC_STT_PI_MSG_LAYER1_CH3       2176
#define IDC_STT_AF_VERSION_RACK2_LAYER4 2177
#define IDC_STT_PI_MSG_LAYER1_CH4       2177
#define IDC_STT_AF_VERSION_RACK2_LAYER5 2178
#define IDC_STT_PI_MSG_LAYER1_CH5       2178
#define IDC_STT_AF_VERSION_RACK3_LAYER1 2179
#define IDC_STT_PI_MSG_LAYER1_CH6       2179
#define IDC_STT_AF_VERSION_RACK3_LAYER2 2180
#define IDC_STT_PI_MSG_LAYER1_CH7       2180
#define IDC_STT_AF_VERSION_RACK3_LAYER3 2181
#define IDC_STT_PI_MSG_LAYER1_CH8       2181
#define IDC_STT_AF_VERSION_RACK3_LAYER4 2182
#define IDC_STT_PI_MSG_LAYER1_CH9       2182
#define IDC_STT_AF_VERSION_RACK3_LAYER5 2183
#define IDC_STT_PI_MSG_LAYER1_CH10      2183
#define IDC_STT_AF_VERSION_RACK4_LAYER1 2184
#define IDC_STT_PI_MSG_LAYER1_CH11      2184
#define IDC_STT_AF_VERSION_RACK4_LAYER2 2185
#define IDC_STT_PI_MSG_LAYER1_CH12      2185
#define IDC_STT_AF_VERSION_RACK4_LAYER3 2186
#define IDC_STT_PI_MSG_LAYER1_CH13      2186
#define IDC_STT_AF_VERSION_RACK4_LAYER4 2187
#define IDC_STT_PI_MSG_LAYER1_CH14      2187
#define IDC_STT_AF_VERSION_RACK4_LAYER5 2188
#define IDC_STT_PI_MSG_LAYER1_CH15      2188
#define IDC_STT_AF_VERSION_RACK5_LAYER1 2189
#define IDC_STT_PI_MSG_LAYER1_CH16      2189
#define IDC_STT_AF_VERSION_RACK5_LAYER2 2190
#define IDC_STT_PI_MSG_LAYER2_CH1       2190
#define IDC_STT_AF_VERSION_RACK5_LAYER3 2191
#define IDC_STT_PI_MSG_LAYER2_CH2       2191
#define IDC_STT_AF_VERSION_RACK5_LAYER4 2192
#define IDC_STT_PI_MSG_LAYER2_CH3       2192
#define IDC_STT_AF_VERSION_RACK5_LAYER5 2193
#define IDC_STT_PI_MSG_LAYER2_CH4       2193
#define IDC_STT_AF_VERSION_RACK6_LAYER1 2194
#define IDC_STT_PI_MSG_LAYER2_CH5       2194
#define IDC_STT_AF_VERSION_RACK6_LAYER2 2195
#define IDC_STT_PI_MSG_LAYER2_CH6       2195
#define IDC_STT_AF_VERSION_RACK6_LAYER3 2196
#define IDC_STT_PI_MSG_LAYER2_CH7       2196
#define IDC_STT_AF_VERSION_RACK6_LAYER4 2197
#define IDC_STT_PI_MSG_LAYER2_CH8       2197
#define IDC_STT_AF_VERSION_RACK6_LAYER5 2198
#define IDC_STT_PI_MSG_LAYER2_CH9       2198
#define IDC_GRP_MA_CHAMBER_NO           2199
#define IDC_STT_PI_MSG_LAYER2_CH10      2199
#define IDC_GRP_AF_DIO_OPERATION        2199
#define IDC_STT_MA_CHAMBER_NO           2200
#define IDC_STT_PI_MSG_LAYER2_CH11      2200
#define IDC_STT_AF_VERSION_DIO_BOARD    2200
#define IDC_STT_MA_DOOR1                2201
#define IDC_STT_PI_MSG_LAYER2_CH12      2201
#define IDC_STT_MA_DOOR2                2202
#define IDC_STT_PI_MSG_LAYER2_CH13      2202
#define IDC_STT_MA_DOOR3                2203
#define IDC_STT_PI_MSG_LAYER2_CH14      2203
#define IDC_STT_MA_DOOR4                2204
#define IDC_STT_PI_MSG_LAYER2_CH15      2204
#define IDC_STT_MA_DOOR5                2205
#define IDC_STT_PI_MSG_LAYER2_CH16      2205
#define IDC_STT_MA_DOOR6                2206
#define IDC_STT_PI_MSG_LAYER3_CH1       2206
#define IDC_STT_MA_RACK1_LAYER1         2207
#define IDC_STT_PI_MSG_LAYER3_CH2       2207
#define IDC_STT_MA_RACK1_LAYER2         2208
#define IDC_STT_PI_MSG_LAYER3_CH3       2208
#define IDC_STT_MA_RACK1_LAYER3         2209
#define IDC_STT_PI_MSG_LAYER3_CH4       2209
#define IDC_STT_MA_RACK1_LAYER4         2210
#define IDC_STT_PI_MSG_LAYER3_CH5       2210
#define IDC_STT_MA_RACK1_LAYER5         2211
#define IDC_STT_PI_MSG_LAYER3_CH6       2211
#define IDC_STT_MA_RACK2_LAYER1         2212
#define IDC_STT_PI_MSG_LAYER3_CH7       2212
#define IDC_STT_MA_RACK2_LAYER2         2213
#define IDC_STT_PI_MSG_LAYER3_CH8       2213
#define IDC_STT_MA_RACK2_LAYER3         2214
#define IDC_STT_PI_MSG_LAYER3_CH9       2214
#define IDC_STT_MA_RACK2_LAYER4         2215
#define IDC_STT_PI_MSG_LAYER3_CH10      2215
#define IDC_STT_MA_RACK2_LAYER5         2216
#define IDC_STT_PI_MSG_LAYER3_CH11      2216
#define IDC_STT_MA_RACK3_LAYER1         2217
#define IDC_STT_PI_MSG_LAYER3_CH12      2217
#define IDC_STT_MA_RACK3_LAYER2         2218
#define IDC_STT_PI_MSG_LAYER3_CH13      2218
#define IDC_STT_MA_RACK3_LAYER3         2219
#define IDC_STT_PI_MSG_LAYER3_CH14      2219
#define IDC_STT_MA_RACK3_LAYER4         2220
#define IDC_STT_PI_MSG_LAYER3_CH15      2220
#define IDC_STT_MA_RACK3_LAYER5         2221
#define IDC_STT_PI_MSG_LAYER3_CH16      2221
#define IDC_STT_MA_RACK4_LAYER1         2222
#define IDC_STT_PI_MSG_LAYER4_CH1       2222
#define IDC_STT_MA_RACK4_LAYER2         2223
#define IDC_STT_PI_MSG_LAYER4_CH2       2223
#define IDC_STT_MA_RACK4_LAYER3         2224
#define IDC_STT_PI_MSG_LAYER4_CH3       2224
#define IDC_STT_MA_RACK4_LAYER4         2225
#define IDC_STT_PI_MSG_LAYER4_CH4       2225
#define IDC_STT_MA_RACK4_LAYER5         2226
#define IDC_STT_PI_MSG_LAYER4_CH5       2226
#define IDC_STT_MA_RACK5_LAYER1         2227
#define IDC_STT_PI_MSG_LAYER4_CH6       2227
#define IDC_STT_MA_RACK5_LAYER2         2228
#define IDC_STT_PI_MSG_LAYER4_CH7       2228
#define IDC_STT_MA_RACK5_LAYER3         2229
#define IDC_STT_PI_MSG_LAYER4_CH8       2229
#define IDC_STT_MA_RACK5_LAYER4         2230
#define IDC_STT_PI_MSG_LAYER4_CH9       2230
#define IDC_STT_MA_RACK5_LAYER5         2231
#define IDC_STT_PI_MSG_LAYER4_CH10      2231
#define IDC_STT_MA_RACK6_LAYER1         2232
#define IDC_STT_PI_MSG_LAYER4_CH11      2232
#define IDC_STT_MA_RACK6_LAYER2         2233
#define IDC_STT_PI_MSG_LAYER4_CH12      2233
#define IDC_STT_MA_RACK6_LAYER3         2234
#define IDC_STT_PI_MSG_LAYER4_CH13      2234
#define IDC_STT_MA_RACK6_LAYER4         2235
#define IDC_STT_PI_MSG_LAYER4_CH14      2235
#define IDC_STT_MA_RACK6_LAYER5         2236
#define IDC_STT_PI_MSG_LAYER4_CH15      2236
#define IDC_GRP_MA_DESCRIPTION          2237
#define IDC_STT_PI_MSG_LAYER4_CH16      2237
#define IDC_GRP_MA_FW_VERSION           2238
#define IDC_STT_PI_MSG_LAYER5_CH1       2238
#define IDC_CHK_PI_LAYER1_CH1           2239
#define IDC_CHK_PI_LAYER1_CH2           2240
#define IDC_CHK_PI_LAYER1_CH3           2241
#define IDC_CHK_PI_LAYER1_CH4           2242
#define IDC_CHK_PI_LAYER1_CH5           2243
#define IDC_CHK_PI_LAYER1_CH6           2244
#define IDC_CHK_PI_LAYER1_CH7           2245
#define IDC_CHK_PI_LAYER1_CH8           2246
#define IDC_CHK_PI_LAYER1_CH9           2247
#define IDC_CHK_PI_LAYER1_CH10          2248
#define IDC_CHK_PI_LAYER1_CH11          2249
#define IDC_CHK_PI_LAYER1_CH12          2250
#define IDC_CHK_PI_LAYER1_CH13          2251
#define IDC_CHK_PI_LAYER1_CH14          2252
#define IDC_CHK_PI_LAYER1_CH15          2253
#define IDC_CHK_PI_LAYER1_CH16          2254
#define IDC_CHK_PI_LAYER2_CH1           2255
#define IDC_CHK_PI_LAYER2_CH2           2256
#define IDC_CHK_PI_LAYER2_CH3           2257
#define IDC_CHK_PI_LAYER2_CH4           2258
#define IDC_CHK_PI_LAYER2_CH5           2259
#define IDC_CHK_PI_LAYER2_CH6           2260
#define IDC_CHK_PI_LAYER2_CH7           2261
#define IDC_CHK_PI_LAYER2_CH8           2262
#define IDC_CHK_PI_LAYER2_CH9           2263
#define IDC_CHK_PI_LAYER2_CH10          2264
#define IDC_CHK_PI_LAYER2_CH11          2265
#define IDC_CHK_PI_LAYER2_CH12          2266
#define IDC_CHK_PI_LAYER2_CH13          2267
#define IDC_CHK_PI_LAYER2_CH14          2268
#define IDC_CHK_PI_LAYER2_CH15          2269
#define IDC_CHK_PI_LAYER2_CH16          2270
#define IDC_CHK_PI_LAYER3_CH1           2271
#define IDC_CHK_PI_LAYER3_CH2           2272
#define IDC_CHK_PI_LAYER3_CH3           2273
#define IDC_CHK_PI_LAYER3_CH4           2274
#define IDC_CHK_PI_LAYER3_CH5           2275
#define IDC_CHK_PI_LAYER3_CH6           2276
#define IDC_CHK_PI_LAYER3_CH7           2277
#define IDC_CHK_PI_LAYER3_CH8           2278
#define IDC_CHK_PI_LAYER3_CH9           2279
#define IDC_CHK_PI_LAYER3_CH10          2280
#define IDC_CHK_PI_LAYER3_CH11          2281
#define IDC_CHK_PI_LAYER3_CH12          2282
#define IDC_CHK_PI_LAYER3_CH13          2283
#define IDC_CHK_PI_LAYER3_CH14          2284
#define IDC_CHK_PI_LAYER3_CH15          2285
#define IDC_CHK_PI_LAYER3_CH16          2286
#define IDC_CHK_PI_LAYER4_CH1           2287
#define IDC_CHK_PI_LAYER4_CH2           2288
#define IDC_CHK_PI_LAYER4_CH3           2289
#define IDC_CHK_PI_LAYER4_CH4           2290
#define IDC_CHK_PI_LAYER4_CH5           2291
#define IDC_CHK_PI_LAYER4_CH6           2292
#define IDC_CHK_PI_LAYER4_CH7           2293
#define IDC_CHK_PI_LAYER4_CH8           2294
#define IDC_CHK_PI_LAYER4_CH9           2295
#define IDC_CHK_PI_LAYER4_CH10          2296
#define IDC_CHK_PI_LAYER4_CH11          2297
#define IDC_CHK_PI_LAYER4_CH12          2298
#define IDC_CHK_PI_LAYER4_CH13          2299
#define IDC_CHK_PI_LAYER4_CH14          2300
#define IDC_CHK_PI_LAYER4_CH15          2301
#define IDC_CHK_PI_LAYER4_CH16          2302
#define IDC_CHK_PI_LAYER5_CH1           2303
#define IDC_CHK_PI_LAYER5_CH2           2304
#define IDC_CHK_PI_LAYER5_CH3           2305
#define IDC_CHK_PI_LAYER5_CH4           2306
#define IDC_CHK_PI_LAYER5_CH5           2307
#define IDC_CHK_PI_LAYER5_CH6           2308
#define IDC_CHK_PI_LAYER5_CH7           2309
#define IDC_CHK_PI_LAYER5_CH8           2310
#define IDC_CHK_PI_LAYER5_CH9           2311
#define IDC_CHK_PI_LAYER5_CH10          2312
#define IDC_CHK_PI_LAYER5_CH11          2313
#define IDC_CHK_PI_LAYER5_CH12          2314
#define IDC_CHK_PI_LAYER5_CH13          2315
#define IDC_CHK_PI_LAYER5_CH14          2316
#define IDC_CHK_PI_LAYER5_CH15          2317
#define IDC_CHK_PI_LAYER5_CH16          2318
#define IDC_STT_PI_MSG_LAYER5_CH2       2319
#define IDC_STT_PI_MSG_LAYER5_CH3       2320
#define IDC_STT_PI_MSG_LAYER5_CH4       2321
#define IDC_STT_PI_MSG_LAYER5_CH5       2322
#define IDC_STT_PI_MSG_LAYER5_CH6       2323
#define IDC_STT_PI_MSG_LAYER5_CH7       2324
#define IDC_STT_PI_MSG_LAYER5_CH8       2325
#define IDC_STT_PI_MSG_LAYER5_CH9       2326
#define IDC_STT_PI_MSG_LAYER5_CH10      2327
#define IDC_STT_PI_MSG_LAYER5_CH11      2328
#define IDC_STT_PI_MSG_LAYER5_CH12      2329
#define IDC_STT_PI_MSG_LAYER5_CH13      2330
#define IDC_STT_PI_MSG_LAYER5_CH14      2331
#define IDC_STT_PI_MSG_LAYER5_CH15      2332
#define IDC_STT_PI_MSG_LAYER5_CH16      2333
#define IDC_BTN_PI_MES_DSPM             2334
#define IDC_EDT_ME_ERROR_MESSAGE        2335
#define IDC_BTN_PI_MES_DMIN             2336
#define IDC_STT_CO_TITLE                2336
#define IDC_BTN_PI_MES_DMOU             2337
#define IDC_STT_CO_LAYER1_CH1           2337
#define IDC_BTN_PI_SAVE_EXIT            2338
#define IDC_STT_CO_LAYER1_CH2           2338
#define IDC_BTN_PI_CANCEL               2339
#define IDC_STT_CO_LAYER1_CH3           2339
#define IDC_STT_CO_LAYER1_CH4           2340
#define IDC_STT_CO_LAYER1_CH5           2341
#define IDC_STT_CO_LAYER1_CH6           2342
#define IDC_STT_CO_LAYER1_CH7           2343
#define IDC_STT_CO_LAYER1_CH8           2344
#define IDC_STT_CO_LAYER1_CH9           2345
#define IDC_STT_CO_LAYER1_CH10          2346
#define IDC_STT_CO_LAYER1_CH11          2347
#define IDC_STT_CO_LAYER1_CH12          2348
#define IDC_STT_CO_LAYER1_CH13          2349
#define IDC_STT_CO_LAYER1_CH14          2350
#define IDC_STT_CO_LAYER1_CH15          2351
#define IDC_STT_CO_LAYER1_CH16          2352
#define IDC_STT_CO_LAYER2_CH1           2353
#define IDC_STT_CO_LAYER2_CH2           2354
#define IDC_STT_CO_LAYER2_CH3           2355
#define IDC_STT_CO_LAYER2_CH4           2356
#define IDC_STT_CO_LAYER2_CH5           2357
#define IDC_STT_CO_LAYER2_CH6           2358
#define IDC_STT_CO_LAYER2_CH7           2359
#define IDC_STT_CO_LAYER2_CH8           2360
#define IDC_STT_CO_LAYER2_CH9           2361
#define IDC_STT_CO_LAYER2_CH10          2362
#define IDC_STT_CO_LAYER2_CH11          2363
#define IDC_STT_CO_LAYER2_CH12          2364
#define IDC_STT_CO_LAYER2_CH13          2365
#define IDC_STT_CO_LAYER2_CH14          2366
#define IDC_STT_CO_LAYER2_CH15          2367
#define IDC_STT_CO_LAYER2_CH16          2368
#define IDC_STT_CO_LAYER3_CH1           2369
#define IDC_STT_CO_LAYER3_CH2           2370
#define IDC_STT_CO_LAYER3_CH3           2371
#define IDC_STT_CO_LAYER3_CH4           2372
#define IDC_STT_CO_LAYER3_CH5           2373
#define IDC_STT_CO_LAYER3_CH6           2374
#define IDC_STT_CO_LAYER3_CH7           2375
#define IDC_STT_CO_LAYER3_CH8           2376
#define IDC_STT_CO_LAYER3_CH9           2377
#define IDC_STT_CO_LAYER3_CH10          2378
#define IDC_STT_CO_LAYER3_CH11          2379
#define IDC_STT_CO_LAYER3_CH12          2380
#define IDC_STT_CO_LAYER3_CH13          2381
#define IDC_STT_CO_LAYER3_CH14          2382
#define IDC_STT_CO_LAYER3_CH15          2383
#define IDC_STT_CO_LAYER3_CH16          2384
#define IDC_STT_CO_LAYER4_CH1           2385
#define IDC_STT_CO_LAYER4_CH2           2386
#define IDC_STT_CO_LAYER4_CH3           2387
#define IDC_STT_CO_LAYER4_CH4           2388
#define IDC_STT_CO_LAYER4_CH5           2389
#define IDC_STT_CO_LAYER4_CH6           2390
#define IDC_STT_CO_LAYER4_CH7           2391
#define IDC_STT_CO_LAYER4_CH8           2392
#define IDC_STT_CO_LAYER4_CH9           2393
#define IDC_STT_CO_LAYER4_CH10          2394
#define IDC_STT_CO_LAYER4_CH11          2395
#define IDC_STT_CO_LAYER4_CH12          2396
#define IDC_STT_CO_LAYER4_CH13          2397
#define IDC_STT_CO_LAYER4_CH14          2398
#define IDC_STT_CO_LAYER4_CH15          2399
#define IDC_STT_CO_LAYER4_CH16          2400
#define IDC_STT_CO_LAYER5_CH1           2401
#define IDC_STT_CO_LAYER5_CH2           2402
#define IDC_STT_CO_LAYER5_CH3           2403
#define IDC_STT_CO_LAYER5_CH4           2404
#define IDC_STT_CO_LAYER5_CH5           2405
#define IDC_STT_CO_LAYER5_CH6           2406
#define IDC_STT_CO_LAYER5_CH7           2407
#define IDC_STT_CO_LAYER5_CH8           2408
#define IDC_STT_CO_LAYER5_CH9           2409
#define IDC_STT_CO_LAYER5_CH10          2410
#define IDC_STT_CO_LAYER5_CH11          2411
#define IDC_STT_CO_LAYER5_CH12          2412
#define IDC_STT_CO_LAYER5_CH13          2413
#define IDC_STT_CO_LAYER5_CH14          2414
#define IDC_STT_CO_LAYER5_CH15          2415
#define IDC_STT_CO_LAYER5_CH16          2416
#define IDC_MBC_CO_RETRY                2417
#define IDC_MBC_CO_CANCEL               2418
#define IDC_BMC_MA_USER                 2418
#define IDC_MBC_MA_MONITORING           2419
#define IDC_MBT_PW_CONFIRM              2419
#define IDC_MBC_MA_MODEL                2420
#define IDC_STT_PW_TITLE                2420
#define IDC_EDT_PW_PASSWORD             2421
#define IDC_MBT_PW_CANCEL               2422
#define IDC_MBT_SY_PASSWORD_CHANGE      2423
#define IDC_MBT_MI_MODEL_LOAD           2424
#define IDC_MBT_MI_MODEL_DELETE         2425
#define IDC_MBT_MA_BUZZ_OFF             2425
#define IDC_BUTTON_DOOR1                2426
#define IDC_BUTTON_DOOR2                2427
#define IDC_BUTTON_DOOR3                2428
#define IDC_BUTTON_DOOR4                2429
#define IDC_BUTTON_DOOR5                2430
#define IDC_BUTTON_DOOR6                2432

// Next default values for new objects
// 
#ifdef APSTUDIO_INVOKED
#ifndef APSTUDIO_READONLY_SYMBOLS
#define _APS_NEXT_RESOURCE_VALUE        189
#define _APS_NEXT_COMMAND_VALUE         32771
#define _APS_NEXT_CONTROL_VALUE         2429
#define _APS_NEXT_SYMED_VALUE           101
#endif
#endif
