module ALU(
    input wire [31:0] src_a,
    input wire [31:0] src_b,
    input wire [3:0] alu_sel,
    output reg [31:0] alu_result
);


endmodule