Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Oct 11 17:51:43 2023
| Host         : Azathoth running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file circuito_timing_summary_routed.rpt -pb circuito_timing_summary_routed.pb -rpx circuito_timing_summary_routed.rpx -warn_on_violation
| Design       : circuito
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  85          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (66)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (66)
-------------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.256        0.000                      0                  217        0.226        0.000                      0                  217        2.600        0.000                       0                   142  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        8.100           123.457         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.256        0.000                      0                  217        0.226        0.000                      0                  217        2.600        0.000                       0                   142  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 inst_control/FSM_onehot_curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Destination:            inst_memory/register_aux0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.100ns  (sys_clk_pin rise@8.100ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.829ns  (logic 3.224ns (41.179%)  route 4.605ns (58.821%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.723ns = ( 12.823 - 8.100 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.806     5.109    inst_control/CLK
    SLICE_X7Y106         FDRE                                         r  inst_control/FSM_onehot_curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.456     5.565 r  inst_control/FSM_onehot_curr_state_reg[2]/Q
                         net (fo=115, routed)         1.365     6.930    inst_memory/Q[1]
    SLICE_X1Y110         LUT3 (Prop_lut3_I1_O)        0.150     7.080 r  inst_memory/mul0__0_carry_i_10/O
                         net (fo=14, routed)          1.044     8.124    inst_memory/mul0__0_carry_i_10_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I0_O)        0.326     8.450 r  inst_memory/mul0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.676     9.126    inst_datapath/mul0__97_carry_i_8_0[0]
    SLICE_X1Y108         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.652 r  inst_datapath/mul0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.652    inst_datapath/mul0__0_carry__0_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.891 f  inst_datapath/mul0__0_carry__1/O[2]
                         net (fo=4, routed)           0.955    10.846    inst_datapath/register3p_reg[2]_0[0]
    SLICE_X6Y109         LUT3 (Prop_lut3_I1_O)        0.330    11.176 r  inst_datapath/mul0__97_carry__0_i_9/O
                         net (fo=1, routed)           0.565    11.741    inst_datapath/mul0__97_carry__0_i_9_n_0
    SLICE_X0Y109         LUT5 (Prop_lut5_I1_O)        0.348    12.089 r  inst_datapath/mul0__97_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.089    inst_datapath/mul0__97_carry__0_i_5_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.490 r  inst_datapath/mul0__97_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.490    inst_datapath/mul0__97_carry__0_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.604 r  inst_datapath/mul0__97_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.604    inst_datapath/mul0__97_carry__1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.938 r  inst_datapath/mul0__97_carry__2/O[1]
                         net (fo=1, routed)           0.000    12.938    inst_memory/register_aux0_reg[17]_3[17]
    SLICE_X0Y111         FDRE                                         r  inst_memory/register_aux0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.100     8.100 r  
    C17                                               0.000     8.100 r  clk (IN)
                         net (fo=0)                   0.000     8.100    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     8.900 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    11.055    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.677    12.823    inst_memory/CLK
    SLICE_X0Y111         FDRE                                         r  inst_memory/register_aux0_reg[17]/C
                         clock pessimism              0.345    13.168    
                         clock uncertainty           -0.035    13.133    
    SLICE_X0Y111         FDRE (Setup_fdre_C_D)        0.062    13.195    inst_memory/register_aux0_reg[17]
  -------------------------------------------------------------------
                         required time                         13.195    
                         arrival time                         -12.938    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 inst_control/FSM_onehot_curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Destination:            inst_memory/register_aux0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.100ns  (sys_clk_pin rise@8.100ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.718ns  (logic 3.113ns (40.333%)  route 4.605ns (59.667%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.723ns = ( 12.823 - 8.100 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.806     5.109    inst_control/CLK
    SLICE_X7Y106         FDRE                                         r  inst_control/FSM_onehot_curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.456     5.565 r  inst_control/FSM_onehot_curr_state_reg[2]/Q
                         net (fo=115, routed)         1.365     6.930    inst_memory/Q[1]
    SLICE_X1Y110         LUT3 (Prop_lut3_I1_O)        0.150     7.080 r  inst_memory/mul0__0_carry_i_10/O
                         net (fo=14, routed)          1.044     8.124    inst_memory/mul0__0_carry_i_10_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I0_O)        0.326     8.450 r  inst_memory/mul0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.676     9.126    inst_datapath/mul0__97_carry_i_8_0[0]
    SLICE_X1Y108         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.652 r  inst_datapath/mul0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.652    inst_datapath/mul0__0_carry__0_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.891 f  inst_datapath/mul0__0_carry__1/O[2]
                         net (fo=4, routed)           0.955    10.846    inst_datapath/register3p_reg[2]_0[0]
    SLICE_X6Y109         LUT3 (Prop_lut3_I1_O)        0.330    11.176 r  inst_datapath/mul0__97_carry__0_i_9/O
                         net (fo=1, routed)           0.565    11.741    inst_datapath/mul0__97_carry__0_i_9_n_0
    SLICE_X0Y109         LUT5 (Prop_lut5_I1_O)        0.348    12.089 r  inst_datapath/mul0__97_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.089    inst_datapath/mul0__97_carry__0_i_5_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.490 r  inst_datapath/mul0__97_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.490    inst_datapath/mul0__97_carry__0_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.604 r  inst_datapath/mul0__97_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.604    inst_datapath/mul0__97_carry__1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.827 r  inst_datapath/mul0__97_carry__2/O[0]
                         net (fo=1, routed)           0.000    12.827    inst_memory/register_aux0_reg[17]_3[16]
    SLICE_X0Y111         FDRE                                         r  inst_memory/register_aux0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.100     8.100 r  
    C17                                               0.000     8.100 r  clk (IN)
                         net (fo=0)                   0.000     8.100    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     8.900 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    11.055    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.677    12.823    inst_memory/CLK
    SLICE_X0Y111         FDRE                                         r  inst_memory/register_aux0_reg[16]/C
                         clock pessimism              0.345    13.168    
                         clock uncertainty           -0.035    13.133    
    SLICE_X0Y111         FDRE (Setup_fdre_C_D)        0.062    13.195    inst_memory/register_aux0_reg[16]
  -------------------------------------------------------------------
                         required time                         13.195    
                         arrival time                         -12.827    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 inst_control/FSM_onehot_curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Destination:            inst_memory/register_aux0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.100ns  (sys_clk_pin rise@8.100ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.715ns  (logic 3.110ns (40.310%)  route 4.605ns (59.690%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.724ns = ( 12.824 - 8.100 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.806     5.109    inst_control/CLK
    SLICE_X7Y106         FDRE                                         r  inst_control/FSM_onehot_curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.456     5.565 r  inst_control/FSM_onehot_curr_state_reg[2]/Q
                         net (fo=115, routed)         1.365     6.930    inst_memory/Q[1]
    SLICE_X1Y110         LUT3 (Prop_lut3_I1_O)        0.150     7.080 r  inst_memory/mul0__0_carry_i_10/O
                         net (fo=14, routed)          1.044     8.124    inst_memory/mul0__0_carry_i_10_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I0_O)        0.326     8.450 r  inst_memory/mul0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.676     9.126    inst_datapath/mul0__97_carry_i_8_0[0]
    SLICE_X1Y108         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.652 r  inst_datapath/mul0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.652    inst_datapath/mul0__0_carry__0_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.891 f  inst_datapath/mul0__0_carry__1/O[2]
                         net (fo=4, routed)           0.955    10.846    inst_datapath/register3p_reg[2]_0[0]
    SLICE_X6Y109         LUT3 (Prop_lut3_I1_O)        0.330    11.176 r  inst_datapath/mul0__97_carry__0_i_9/O
                         net (fo=1, routed)           0.565    11.741    inst_datapath/mul0__97_carry__0_i_9_n_0
    SLICE_X0Y109         LUT5 (Prop_lut5_I1_O)        0.348    12.089 r  inst_datapath/mul0__97_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.089    inst_datapath/mul0__97_carry__0_i_5_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.490 r  inst_datapath/mul0__97_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.490    inst_datapath/mul0__97_carry__0_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.824 r  inst_datapath/mul0__97_carry__1/O[1]
                         net (fo=1, routed)           0.000    12.824    inst_memory/register_aux0_reg[17]_3[13]
    SLICE_X0Y110         FDRE                                         r  inst_memory/register_aux0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.100     8.100 r  
    C17                                               0.000     8.100 r  clk (IN)
                         net (fo=0)                   0.000     8.100    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     8.900 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    11.055    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.678    12.824    inst_memory/CLK
    SLICE_X0Y110         FDRE                                         r  inst_memory/register_aux0_reg[13]/C
                         clock pessimism              0.345    13.169    
                         clock uncertainty           -0.035    13.134    
    SLICE_X0Y110         FDRE (Setup_fdre_C_D)        0.062    13.196    inst_memory/register_aux0_reg[13]
  -------------------------------------------------------------------
                         required time                         13.196    
                         arrival time                         -12.824    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 inst_control/FSM_onehot_curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Destination:            inst_memory/register_aux0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.100ns  (sys_clk_pin rise@8.100ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.694ns  (logic 3.089ns (40.147%)  route 4.605ns (59.853%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.724ns = ( 12.824 - 8.100 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.806     5.109    inst_control/CLK
    SLICE_X7Y106         FDRE                                         r  inst_control/FSM_onehot_curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.456     5.565 r  inst_control/FSM_onehot_curr_state_reg[2]/Q
                         net (fo=115, routed)         1.365     6.930    inst_memory/Q[1]
    SLICE_X1Y110         LUT3 (Prop_lut3_I1_O)        0.150     7.080 r  inst_memory/mul0__0_carry_i_10/O
                         net (fo=14, routed)          1.044     8.124    inst_memory/mul0__0_carry_i_10_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I0_O)        0.326     8.450 r  inst_memory/mul0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.676     9.126    inst_datapath/mul0__97_carry_i_8_0[0]
    SLICE_X1Y108         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.652 r  inst_datapath/mul0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.652    inst_datapath/mul0__0_carry__0_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.891 f  inst_datapath/mul0__0_carry__1/O[2]
                         net (fo=4, routed)           0.955    10.846    inst_datapath/register3p_reg[2]_0[0]
    SLICE_X6Y109         LUT3 (Prop_lut3_I1_O)        0.330    11.176 r  inst_datapath/mul0__97_carry__0_i_9/O
                         net (fo=1, routed)           0.565    11.741    inst_datapath/mul0__97_carry__0_i_9_n_0
    SLICE_X0Y109         LUT5 (Prop_lut5_I1_O)        0.348    12.089 r  inst_datapath/mul0__97_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.089    inst_datapath/mul0__97_carry__0_i_5_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.490 r  inst_datapath/mul0__97_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.490    inst_datapath/mul0__97_carry__0_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.803 r  inst_datapath/mul0__97_carry__1/O[3]
                         net (fo=1, routed)           0.000    12.803    inst_memory/register_aux0_reg[17]_3[15]
    SLICE_X0Y110         FDRE                                         r  inst_memory/register_aux0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.100     8.100 r  
    C17                                               0.000     8.100 r  clk (IN)
                         net (fo=0)                   0.000     8.100    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     8.900 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    11.055    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.678    12.824    inst_memory/CLK
    SLICE_X0Y110         FDRE                                         r  inst_memory/register_aux0_reg[15]/C
                         clock pessimism              0.345    13.169    
                         clock uncertainty           -0.035    13.134    
    SLICE_X0Y110         FDRE (Setup_fdre_C_D)        0.062    13.196    inst_memory/register_aux0_reg[15]
  -------------------------------------------------------------------
                         required time                         13.196    
                         arrival time                         -12.803    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 inst_control/FSM_onehot_curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Destination:            inst_memory/register_aux0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.100ns  (sys_clk_pin rise@8.100ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.620ns  (logic 3.015ns (39.566%)  route 4.605ns (60.434%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.724ns = ( 12.824 - 8.100 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.806     5.109    inst_control/CLK
    SLICE_X7Y106         FDRE                                         r  inst_control/FSM_onehot_curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.456     5.565 r  inst_control/FSM_onehot_curr_state_reg[2]/Q
                         net (fo=115, routed)         1.365     6.930    inst_memory/Q[1]
    SLICE_X1Y110         LUT3 (Prop_lut3_I1_O)        0.150     7.080 r  inst_memory/mul0__0_carry_i_10/O
                         net (fo=14, routed)          1.044     8.124    inst_memory/mul0__0_carry_i_10_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I0_O)        0.326     8.450 r  inst_memory/mul0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.676     9.126    inst_datapath/mul0__97_carry_i_8_0[0]
    SLICE_X1Y108         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.652 r  inst_datapath/mul0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.652    inst_datapath/mul0__0_carry__0_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.891 f  inst_datapath/mul0__0_carry__1/O[2]
                         net (fo=4, routed)           0.955    10.846    inst_datapath/register3p_reg[2]_0[0]
    SLICE_X6Y109         LUT3 (Prop_lut3_I1_O)        0.330    11.176 r  inst_datapath/mul0__97_carry__0_i_9/O
                         net (fo=1, routed)           0.565    11.741    inst_datapath/mul0__97_carry__0_i_9_n_0
    SLICE_X0Y109         LUT5 (Prop_lut5_I1_O)        0.348    12.089 r  inst_datapath/mul0__97_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.089    inst_datapath/mul0__97_carry__0_i_5_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.490 r  inst_datapath/mul0__97_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.490    inst_datapath/mul0__97_carry__0_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.729 r  inst_datapath/mul0__97_carry__1/O[2]
                         net (fo=1, routed)           0.000    12.729    inst_memory/register_aux0_reg[17]_3[14]
    SLICE_X0Y110         FDRE                                         r  inst_memory/register_aux0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.100     8.100 r  
    C17                                               0.000     8.100 r  clk (IN)
                         net (fo=0)                   0.000     8.100    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     8.900 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    11.055    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.678    12.824    inst_memory/CLK
    SLICE_X0Y110         FDRE                                         r  inst_memory/register_aux0_reg[14]/C
                         clock pessimism              0.345    13.169    
                         clock uncertainty           -0.035    13.134    
    SLICE_X0Y110         FDRE (Setup_fdre_C_D)        0.062    13.196    inst_memory/register_aux0_reg[14]
  -------------------------------------------------------------------
                         required time                         13.196    
                         arrival time                         -12.729    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 inst_control/FSM_onehot_curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Destination:            inst_memory/register_aux0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.100ns  (sys_clk_pin rise@8.100ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.604ns  (logic 2.999ns (39.438%)  route 4.605ns (60.562%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.724ns = ( 12.824 - 8.100 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.806     5.109    inst_control/CLK
    SLICE_X7Y106         FDRE                                         r  inst_control/FSM_onehot_curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.456     5.565 r  inst_control/FSM_onehot_curr_state_reg[2]/Q
                         net (fo=115, routed)         1.365     6.930    inst_memory/Q[1]
    SLICE_X1Y110         LUT3 (Prop_lut3_I1_O)        0.150     7.080 r  inst_memory/mul0__0_carry_i_10/O
                         net (fo=14, routed)          1.044     8.124    inst_memory/mul0__0_carry_i_10_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I0_O)        0.326     8.450 r  inst_memory/mul0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.676     9.126    inst_datapath/mul0__97_carry_i_8_0[0]
    SLICE_X1Y108         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.652 r  inst_datapath/mul0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.652    inst_datapath/mul0__0_carry__0_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.891 f  inst_datapath/mul0__0_carry__1/O[2]
                         net (fo=4, routed)           0.955    10.846    inst_datapath/register3p_reg[2]_0[0]
    SLICE_X6Y109         LUT3 (Prop_lut3_I1_O)        0.330    11.176 r  inst_datapath/mul0__97_carry__0_i_9/O
                         net (fo=1, routed)           0.565    11.741    inst_datapath/mul0__97_carry__0_i_9_n_0
    SLICE_X0Y109         LUT5 (Prop_lut5_I1_O)        0.348    12.089 r  inst_datapath/mul0__97_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.089    inst_datapath/mul0__97_carry__0_i_5_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.490 r  inst_datapath/mul0__97_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.490    inst_datapath/mul0__97_carry__0_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.713 r  inst_datapath/mul0__97_carry__1/O[0]
                         net (fo=1, routed)           0.000    12.713    inst_memory/register_aux0_reg[17]_3[12]
    SLICE_X0Y110         FDRE                                         r  inst_memory/register_aux0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.100     8.100 r  
    C17                                               0.000     8.100 r  clk (IN)
                         net (fo=0)                   0.000     8.100    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     8.900 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    11.055    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.678    12.824    inst_memory/CLK
    SLICE_X0Y110         FDRE                                         r  inst_memory/register_aux0_reg[12]/C
                         clock pessimism              0.345    13.169    
                         clock uncertainty           -0.035    13.134    
    SLICE_X0Y110         FDRE (Setup_fdre_C_D)        0.062    13.196    inst_memory/register_aux0_reg[12]
  -------------------------------------------------------------------
                         required time                         13.196    
                         arrival time                         -12.713    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 inst_control/FSM_onehot_curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Destination:            inst_memory/register_aux1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.100ns  (sys_clk_pin rise@8.100ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.529ns  (logic 3.289ns (43.686%)  route 4.240ns (56.314%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.722ns = ( 12.822 - 8.100 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.806     5.109    inst_control/CLK
    SLICE_X7Y106         FDRE                                         r  inst_control/FSM_onehot_curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.456     5.565 r  inst_control/FSM_onehot_curr_state_reg[2]/Q
                         net (fo=115, routed)         0.958     6.523    inst_memory/Q[1]
    SLICE_X7Y106         LUT3 (Prop_lut3_I1_O)        0.152     6.675 r  inst_memory/mul1__0_carry_i_10/O
                         net (fo=14, routed)          1.274     7.949    inst_memory/mul1__0_carry_i_10_n_0
    SLICE_X8Y106         LUT6 (Prop_lut6_I2_O)        0.326     8.275 r  inst_memory/mul1__0_carry_i_1/O
                         net (fo=1, routed)           0.635     8.910    inst_datapath/DI[2]
    SLICE_X6Y106         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.306 r  inst_datapath/mul1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.306    inst_datapath/mul1__0_carry_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.621 r  inst_datapath/mul1__0_carry__0/O[3]
                         net (fo=2, routed)           0.786    10.407    inst_datapath/mul1__0_carry__0_n_4
    SLICE_X5Y108         LUT3 (Prop_lut3_I1_O)        0.332    10.739 r  inst_datapath/mul1__97_carry__0_i_4/O
                         net (fo=2, routed)           0.587    11.326    inst_datapath/mul1__97_carry__0_i_4_n_0
    SLICE_X5Y109         LUT4 (Prop_lut4_I0_O)        0.332    11.658 r  inst_datapath/mul1__97_carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.658    inst_datapath/mul1__97_carry__0_i_8_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.190 r  inst_datapath/mul1__97_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.190    inst_datapath/mul1__97_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.304 r  inst_datapath/mul1__97_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.304    inst_datapath/mul1__97_carry__1_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.638 r  inst_datapath/mul1__97_carry__2/O[1]
                         net (fo=1, routed)           0.000    12.638    inst_memory/D[17]
    SLICE_X5Y111         FDRE                                         r  inst_memory/register_aux1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.100     8.100 r  
    C17                                               0.000     8.100 r  clk (IN)
                         net (fo=0)                   0.000     8.100    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     8.900 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    11.055    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.676    12.822    inst_memory/CLK
    SLICE_X5Y111         FDRE                                         r  inst_memory/register_aux1_reg[17]/C
                         clock pessimism              0.359    13.181    
                         clock uncertainty           -0.035    13.146    
    SLICE_X5Y111         FDRE (Setup_fdre_C_D)        0.062    13.208    inst_memory/register_aux1_reg[17]
  -------------------------------------------------------------------
                         required time                         13.208    
                         arrival time                         -12.638    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 inst_control/FSM_onehot_curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Destination:            inst_memory/register_aux1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.100ns  (sys_clk_pin rise@8.100ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.418ns  (logic 3.178ns (42.843%)  route 4.240ns (57.157%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.722ns = ( 12.822 - 8.100 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.806     5.109    inst_control/CLK
    SLICE_X7Y106         FDRE                                         r  inst_control/FSM_onehot_curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.456     5.565 r  inst_control/FSM_onehot_curr_state_reg[2]/Q
                         net (fo=115, routed)         0.958     6.523    inst_memory/Q[1]
    SLICE_X7Y106         LUT3 (Prop_lut3_I1_O)        0.152     6.675 r  inst_memory/mul1__0_carry_i_10/O
                         net (fo=14, routed)          1.274     7.949    inst_memory/mul1__0_carry_i_10_n_0
    SLICE_X8Y106         LUT6 (Prop_lut6_I2_O)        0.326     8.275 r  inst_memory/mul1__0_carry_i_1/O
                         net (fo=1, routed)           0.635     8.910    inst_datapath/DI[2]
    SLICE_X6Y106         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.306 r  inst_datapath/mul1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.306    inst_datapath/mul1__0_carry_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.621 r  inst_datapath/mul1__0_carry__0/O[3]
                         net (fo=2, routed)           0.786    10.407    inst_datapath/mul1__0_carry__0_n_4
    SLICE_X5Y108         LUT3 (Prop_lut3_I1_O)        0.332    10.739 r  inst_datapath/mul1__97_carry__0_i_4/O
                         net (fo=2, routed)           0.587    11.326    inst_datapath/mul1__97_carry__0_i_4_n_0
    SLICE_X5Y109         LUT4 (Prop_lut4_I0_O)        0.332    11.658 r  inst_datapath/mul1__97_carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.658    inst_datapath/mul1__97_carry__0_i_8_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.190 r  inst_datapath/mul1__97_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.190    inst_datapath/mul1__97_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.304 r  inst_datapath/mul1__97_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.304    inst_datapath/mul1__97_carry__1_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.527 r  inst_datapath/mul1__97_carry__2/O[0]
                         net (fo=1, routed)           0.000    12.527    inst_memory/D[16]
    SLICE_X5Y111         FDRE                                         r  inst_memory/register_aux1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.100     8.100 r  
    C17                                               0.000     8.100 r  clk (IN)
                         net (fo=0)                   0.000     8.100    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     8.900 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    11.055    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.676    12.822    inst_memory/CLK
    SLICE_X5Y111         FDRE                                         r  inst_memory/register_aux1_reg[16]/C
                         clock pessimism              0.359    13.181    
                         clock uncertainty           -0.035    13.146    
    SLICE_X5Y111         FDRE (Setup_fdre_C_D)        0.062    13.208    inst_memory/register_aux1_reg[16]
  -------------------------------------------------------------------
                         required time                         13.208    
                         arrival time                         -12.527    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 inst_control/FSM_onehot_curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Destination:            inst_memory/register_aux1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.100ns  (sys_clk_pin rise@8.100ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.415ns  (logic 3.175ns (42.820%)  route 4.240ns (57.180%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.723ns = ( 12.823 - 8.100 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.806     5.109    inst_control/CLK
    SLICE_X7Y106         FDRE                                         r  inst_control/FSM_onehot_curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.456     5.565 r  inst_control/FSM_onehot_curr_state_reg[2]/Q
                         net (fo=115, routed)         0.958     6.523    inst_memory/Q[1]
    SLICE_X7Y106         LUT3 (Prop_lut3_I1_O)        0.152     6.675 r  inst_memory/mul1__0_carry_i_10/O
                         net (fo=14, routed)          1.274     7.949    inst_memory/mul1__0_carry_i_10_n_0
    SLICE_X8Y106         LUT6 (Prop_lut6_I2_O)        0.326     8.275 r  inst_memory/mul1__0_carry_i_1/O
                         net (fo=1, routed)           0.635     8.910    inst_datapath/DI[2]
    SLICE_X6Y106         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.306 r  inst_datapath/mul1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.306    inst_datapath/mul1__0_carry_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.621 r  inst_datapath/mul1__0_carry__0/O[3]
                         net (fo=2, routed)           0.786    10.407    inst_datapath/mul1__0_carry__0_n_4
    SLICE_X5Y108         LUT3 (Prop_lut3_I1_O)        0.332    10.739 r  inst_datapath/mul1__97_carry__0_i_4/O
                         net (fo=2, routed)           0.587    11.326    inst_datapath/mul1__97_carry__0_i_4_n_0
    SLICE_X5Y109         LUT4 (Prop_lut4_I0_O)        0.332    11.658 r  inst_datapath/mul1__97_carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.658    inst_datapath/mul1__97_carry__0_i_8_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.190 r  inst_datapath/mul1__97_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.190    inst_datapath/mul1__97_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.524 r  inst_datapath/mul1__97_carry__1/O[1]
                         net (fo=1, routed)           0.000    12.524    inst_memory/D[13]
    SLICE_X5Y110         FDRE                                         r  inst_memory/register_aux1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.100     8.100 r  
    C17                                               0.000     8.100 r  clk (IN)
                         net (fo=0)                   0.000     8.100    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     8.900 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    11.055    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.677    12.823    inst_memory/CLK
    SLICE_X5Y110         FDRE                                         r  inst_memory/register_aux1_reg[13]/C
                         clock pessimism              0.359    13.182    
                         clock uncertainty           -0.035    13.147    
    SLICE_X5Y110         FDRE (Setup_fdre_C_D)        0.062    13.209    inst_memory/register_aux1_reg[13]
  -------------------------------------------------------------------
                         required time                         13.209    
                         arrival time                         -12.524    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 inst_control/FSM_onehot_curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Destination:            inst_memory/register_aux1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.100ns  (sys_clk_pin rise@8.100ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.394ns  (logic 3.154ns (42.658%)  route 4.240ns (57.342%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.723ns = ( 12.823 - 8.100 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.806     5.109    inst_control/CLK
    SLICE_X7Y106         FDRE                                         r  inst_control/FSM_onehot_curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.456     5.565 r  inst_control/FSM_onehot_curr_state_reg[2]/Q
                         net (fo=115, routed)         0.958     6.523    inst_memory/Q[1]
    SLICE_X7Y106         LUT3 (Prop_lut3_I1_O)        0.152     6.675 r  inst_memory/mul1__0_carry_i_10/O
                         net (fo=14, routed)          1.274     7.949    inst_memory/mul1__0_carry_i_10_n_0
    SLICE_X8Y106         LUT6 (Prop_lut6_I2_O)        0.326     8.275 r  inst_memory/mul1__0_carry_i_1/O
                         net (fo=1, routed)           0.635     8.910    inst_datapath/DI[2]
    SLICE_X6Y106         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.306 r  inst_datapath/mul1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.306    inst_datapath/mul1__0_carry_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.621 r  inst_datapath/mul1__0_carry__0/O[3]
                         net (fo=2, routed)           0.786    10.407    inst_datapath/mul1__0_carry__0_n_4
    SLICE_X5Y108         LUT3 (Prop_lut3_I1_O)        0.332    10.739 r  inst_datapath/mul1__97_carry__0_i_4/O
                         net (fo=2, routed)           0.587    11.326    inst_datapath/mul1__97_carry__0_i_4_n_0
    SLICE_X5Y109         LUT4 (Prop_lut4_I0_O)        0.332    11.658 r  inst_datapath/mul1__97_carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.658    inst_datapath/mul1__97_carry__0_i_8_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.190 r  inst_datapath/mul1__97_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.190    inst_datapath/mul1__97_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.503 r  inst_datapath/mul1__97_carry__1/O[3]
                         net (fo=1, routed)           0.000    12.503    inst_memory/D[15]
    SLICE_X5Y110         FDRE                                         r  inst_memory/register_aux1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.100     8.100 r  
    C17                                               0.000     8.100 r  clk (IN)
                         net (fo=0)                   0.000     8.100    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     8.900 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    11.055    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.677    12.823    inst_memory/CLK
    SLICE_X5Y110         FDRE                                         r  inst_memory/register_aux1_reg[15]/C
                         clock pessimism              0.359    13.182    
                         clock uncertainty           -0.035    13.147    
    SLICE_X5Y110         FDRE (Setup_fdre_C_D)        0.062    13.209    inst_memory/register_aux1_reg[15]
  -------------------------------------------------------------------
                         required time                         13.209    
                         arrival time                         -12.503    
  -------------------------------------------------------------------
                         slack                                  0.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 inst_memory/register_aux1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Destination:            inst_memory/register_aux2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.251ns (63.011%)  route 0.147ns (36.989%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.670     1.660    inst_memory/CLK
    SLICE_X5Y110         FDRE                                         r  inst_memory/register_aux1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  inst_memory/register_aux1_reg[14]/Q
                         net (fo=4, routed)           0.147     1.949    inst_memory/register_aux1_reg[16]_0[14]
    SLICE_X2Y111         LUT5 (Prop_lut5_I1_O)        0.045     1.994 r  inst_memory/add0__0_carry__2_i_2/O
                         net (fo=1, routed)           0.000     1.994    inst_datapath/register_aux2_reg[15][2]
    SLICE_X2Y111         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.059 r  inst_datapath/add0__0_carry__2/O[2]
                         net (fo=1, routed)           0.000     2.059    inst_memory/register_aux2_reg[15]_0[2]
    SLICE_X2Y111         FDRE                                         r  inst_memory/register_aux2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.946     2.191    inst_memory/CLK
    SLICE_X2Y111         FDRE                                         r  inst_memory/register_aux2_reg[14]/C
                         clock pessimism             -0.493     1.698    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.134     1.832    inst_memory/register_aux2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 inst_memory/register_aux1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Destination:            inst_memory/register_aux2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.251ns (62.972%)  route 0.148ns (37.028%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.671     1.661    inst_memory/CLK
    SLICE_X5Y108         FDRE                                         r  inst_memory/register_aux1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDRE (Prop_fdre_C_Q)         0.141     1.802 r  inst_memory/register_aux1_reg[6]/Q
                         net (fo=4, routed)           0.148     1.950    inst_memory/register_aux1_reg[16]_0[6]
    SLICE_X2Y109         LUT5 (Prop_lut5_I1_O)        0.045     1.995 r  inst_memory/add0__0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.995    inst_datapath/register_aux2_reg[7][2]
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.060 r  inst_datapath/add0__0_carry__0/O[2]
                         net (fo=1, routed)           0.000     2.060    inst_memory/register_aux2_reg[7]_0[2]
    SLICE_X2Y109         FDRE                                         r  inst_memory/register_aux2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.947     2.192    inst_memory/CLK
    SLICE_X2Y109         FDRE                                         r  inst_memory/register_aux2_reg[6]/C
                         clock pessimism             -0.493     1.699    
    SLICE_X2Y109         FDRE (Hold_fdre_C_D)         0.134     1.833    inst_memory/register_aux2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 inst_memory/register_aux1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Destination:            inst_memory/register_aux2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.251ns (62.804%)  route 0.149ns (37.196%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.671     1.661    inst_memory/CLK
    SLICE_X5Y109         FDRE                                         r  inst_memory/register_aux1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.141     1.802 r  inst_memory/register_aux1_reg[10]/Q
                         net (fo=4, routed)           0.149     1.951    inst_memory/register_aux1_reg[16]_0[10]
    SLICE_X2Y110         LUT5 (Prop_lut5_I1_O)        0.045     1.996 r  inst_memory/add0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.996    inst_datapath/register_aux2_reg[11][2]
    SLICE_X2Y110         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.061 r  inst_datapath/add0__0_carry__1/O[2]
                         net (fo=1, routed)           0.000     2.061    inst_memory/register_aux2_reg[11]_0[2]
    SLICE_X2Y110         FDRE                                         r  inst_memory/register_aux2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.946     2.191    inst_memory/CLK
    SLICE_X2Y110         FDRE                                         r  inst_memory/register_aux2_reg[10]/C
                         clock pessimism             -0.493     1.698    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.134     1.832    inst_memory/register_aux2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 inst_memory/register_aux1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Destination:            inst_memory/register_aux3_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (69.901%)  route 0.107ns (30.099%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.671     1.661    inst_memory/CLK
    SLICE_X5Y109         FDRE                                         r  inst_memory/register_aux1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.141     1.802 r  inst_memory/register_aux1_reg[11]/Q
                         net (fo=4, routed)           0.107     1.910    inst_memory/register_aux1_reg[16]_0[11]
    SLICE_X4Y109         LUT2 (Prop_lut2_I0_O)        0.045     1.955 r  inst_memory/add1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.955    inst_datapath/register_aux3_reg[11][3]
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.018 r  inst_datapath/add1_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.018    inst_memory/register_aux3_reg[17]_1[11]
    SLICE_X4Y109         FDRE                                         r  inst_memory/register_aux3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.945     2.190    inst_memory/CLK
    SLICE_X4Y109         FDRE                                         r  inst_memory/register_aux3_reg[11]/C
                         clock pessimism             -0.516     1.674    
    SLICE_X4Y109         FDRE (Hold_fdre_C_D)         0.105     1.779    inst_memory/register_aux3_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 inst_memory/register_aux1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Destination:            inst_memory/register_aux3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (69.901%)  route 0.107ns (30.099%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.671     1.661    inst_memory/CLK
    SLICE_X5Y108         FDRE                                         r  inst_memory/register_aux1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDRE (Prop_fdre_C_Q)         0.141     1.802 r  inst_memory/register_aux1_reg[7]/Q
                         net (fo=4, routed)           0.107     1.910    inst_memory/register_aux1_reg[16]_0[7]
    SLICE_X4Y108         LUT2 (Prop_lut2_I0_O)        0.045     1.955 r  inst_memory/add1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.955    inst_datapath/register_aux3_reg[7][3]
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.018 r  inst_datapath/add1_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.018    inst_memory/register_aux3_reg[17]_1[7]
    SLICE_X4Y108         FDRE                                         r  inst_memory/register_aux3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.945     2.190    inst_memory/CLK
    SLICE_X4Y108         FDRE                                         r  inst_memory/register_aux3_reg[7]/C
                         clock pessimism             -0.516     1.674    
    SLICE_X4Y108         FDRE (Hold_fdre_C_D)         0.105     1.779    inst_memory/register_aux3_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 inst_memory/register_aux1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Destination:            inst_memory/register_aux3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (69.901%)  route 0.107ns (30.099%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.670     1.660    inst_memory/CLK
    SLICE_X5Y110         FDRE                                         r  inst_memory/register_aux1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  inst_memory/register_aux1_reg[15]/Q
                         net (fo=4, routed)           0.107     1.909    inst_memory/register_aux1_reg[16]_0[15]
    SLICE_X4Y110         LUT2 (Prop_lut2_I0_O)        0.045     1.954 r  inst_memory/add1_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.954    inst_datapath/register_aux3_reg[15][3]
    SLICE_X4Y110         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.017 r  inst_datapath/add1_carry__2/O[3]
                         net (fo=1, routed)           0.000     2.017    inst_memory/register_aux3_reg[17]_1[15]
    SLICE_X4Y110         FDRE                                         r  inst_memory/register_aux3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.944     2.189    inst_memory/CLK
    SLICE_X4Y110         FDRE                                         r  inst_memory/register_aux3_reg[15]/C
                         clock pessimism             -0.516     1.673    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.105     1.778    inst_memory/register_aux3_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 inst_memory/register_aux1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Destination:            inst_memory/register_aux3_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.256ns (70.125%)  route 0.109ns (29.876%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.671     1.661    inst_memory/CLK
    SLICE_X5Y109         FDRE                                         r  inst_memory/register_aux1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.141     1.802 r  inst_memory/register_aux1_reg[8]/Q
                         net (fo=4, routed)           0.109     1.911    inst_memory/register_aux1_reg[16]_0[8]
    SLICE_X4Y109         LUT2 (Prop_lut2_I0_O)        0.045     1.956 r  inst_memory/add1_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.956    inst_datapath/register_aux3_reg[11][0]
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.026 r  inst_datapath/add1_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.026    inst_memory/register_aux3_reg[17]_1[8]
    SLICE_X4Y109         FDRE                                         r  inst_memory/register_aux3_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.945     2.190    inst_memory/CLK
    SLICE_X4Y109         FDRE                                         r  inst_memory/register_aux3_reg[8]/C
                         clock pessimism             -0.516     1.674    
    SLICE_X4Y109         FDRE (Hold_fdre_C_D)         0.105     1.779    inst_memory/register_aux3_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 inst_memory/register_aux1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Destination:            inst_memory/register_aux3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.256ns (70.124%)  route 0.109ns (29.876%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.670     1.660    inst_memory/CLK
    SLICE_X5Y110         FDRE                                         r  inst_memory/register_aux1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  inst_memory/register_aux1_reg[12]/Q
                         net (fo=4, routed)           0.109     1.910    inst_memory/register_aux1_reg[16]_0[12]
    SLICE_X4Y110         LUT2 (Prop_lut2_I0_O)        0.045     1.955 r  inst_memory/add1_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.955    inst_datapath/register_aux3_reg[15][0]
    SLICE_X4Y110         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.025 r  inst_datapath/add1_carry__2/O[0]
                         net (fo=1, routed)           0.000     2.025    inst_memory/register_aux3_reg[17]_1[12]
    SLICE_X4Y110         FDRE                                         r  inst_memory/register_aux3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.944     2.189    inst_memory/CLK
    SLICE_X4Y110         FDRE                                         r  inst_memory/register_aux3_reg[12]/C
                         clock pessimism             -0.516     1.673    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.105     1.778    inst_memory/register_aux3_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 inst_memory/register_aux1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Destination:            inst_memory/register_aux3_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.256ns (67.869%)  route 0.121ns (32.131%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.670     1.660    inst_memory/CLK
    SLICE_X5Y111         FDRE                                         r  inst_memory/register_aux1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  inst_memory/register_aux1_reg[16]/Q
                         net (fo=4, routed)           0.121     1.923    inst_memory/register_aux1_reg[16]_0[16]
    SLICE_X4Y111         LUT2 (Prop_lut2_I0_O)        0.045     1.968 r  inst_memory/add1_carry__3_i_2/O
                         net (fo=1, routed)           0.000     1.968    inst_datapath/register_aux3_reg[17]_0[0]
    SLICE_X4Y111         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.038 r  inst_datapath/add1_carry__3/O[0]
                         net (fo=1, routed)           0.000     2.038    inst_memory/register_aux3_reg[17]_1[16]
    SLICE_X4Y111         FDRE                                         r  inst_memory/register_aux3_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.944     2.189    inst_memory/CLK
    SLICE_X4Y111         FDRE                                         r  inst_memory/register_aux3_reg[16]/C
                         clock pessimism             -0.516     1.673    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.105     1.778    inst_memory/register_aux3_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 inst_memory/register_aux0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Destination:            inst_memory/register_aux2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.311ns (75.473%)  route 0.101ns (24.527%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.671     1.661    inst_memory/CLK
    SLICE_X0Y110         FDRE                                         r  inst_memory/register_aux0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141     1.802 r  inst_memory/register_aux0_reg[13]/Q
                         net (fo=4, routed)           0.101     1.903    inst_datapath/Q[13]
    SLICE_X2Y111         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.170     2.073 r  inst_datapath/add0__0_carry__2/O[3]
                         net (fo=1, routed)           0.000     2.073    inst_memory/register_aux2_reg[15]_0[3]
    SLICE_X2Y111         FDRE                                         r  inst_memory/register_aux2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.946     2.191    inst_memory/CLK
    SLICE_X2Y111         FDRE                                         r  inst_memory/register_aux2_reg[15]/C
                         clock pessimism             -0.514     1.677    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.134     1.811    inst_memory/register_aux2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         8.100
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.100       5.945      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         8.100       7.100      SLICE_X2Y105    inst_control/FSM_onehot_curr_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.100       7.100      SLICE_X1Y106    inst_control/FSM_onehot_curr_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.100       7.100      SLICE_X7Y106    inst_control/FSM_onehot_curr_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.100       7.100      SLICE_X1Y105    inst_control/FSM_onehot_curr_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.100       7.100      SLICE_X1Y105    inst_control/FSM_onehot_curr_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.100       7.100      SLICE_X1Y103    inst_memory/register0p_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.100       7.100      SLICE_X2Y104    inst_memory/register0p_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.100       7.100      SLICE_X1Y110    inst_memory/register0p_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.100       7.100      SLICE_X5Y104    inst_memory/register0p_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         3.100       2.600      SLICE_X2Y105    inst_control/FSM_onehot_curr_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         3.100       2.600      SLICE_X2Y105    inst_control/FSM_onehot_curr_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.100       2.600      SLICE_X1Y106    inst_control/FSM_onehot_curr_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.100       2.600      SLICE_X1Y106    inst_control/FSM_onehot_curr_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.100       2.600      SLICE_X7Y106    inst_control/FSM_onehot_curr_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.100       2.600      SLICE_X7Y106    inst_control/FSM_onehot_curr_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.100       2.600      SLICE_X1Y105    inst_control/FSM_onehot_curr_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.100       2.600      SLICE_X1Y105    inst_control/FSM_onehot_curr_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.100       2.600      SLICE_X1Y105    inst_control/FSM_onehot_curr_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.100       2.600      SLICE_X1Y105    inst_control/FSM_onehot_curr_state_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y105    inst_control/FSM_onehot_curr_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y105    inst_control/FSM_onehot_curr_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y106    inst_control/FSM_onehot_curr_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y106    inst_control/FSM_onehot_curr_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y106    inst_control/FSM_onehot_curr_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y106    inst_control/FSM_onehot_curr_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y105    inst_control/FSM_onehot_curr_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y105    inst_control/FSM_onehot_curr_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y105    inst_control/FSM_onehot_curr_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y105    inst_control/FSM_onehot_curr_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_memory/register_aux3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.421ns  (logic 3.068ns (41.341%)  route 4.353ns (58.659%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.805     5.108    inst_memory/CLK
    SLICE_X4Y107         FDRE                                         r  inst_memory/register_aux3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  inst_memory/register_aux3_reg[1]/Q
                         net (fo=1, routed)           4.353     9.917    data_out_OBUF[1]
    K18                  OBUF (Prop_obuf_I_O)         2.612    12.529 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.529    data_out[1]
    K18                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_memory/register_aux3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.409ns  (logic 3.074ns (41.488%)  route 4.335ns (58.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.805     5.108    inst_memory/CLK
    SLICE_X4Y107         FDRE                                         r  inst_memory/register_aux3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  inst_memory/register_aux3_reg[3]/Q
                         net (fo=1, routed)           4.335     9.899    data_out_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         2.618    12.517 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.517    data_out[3]
    J18                                                               r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_memory/register_aux3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.398ns  (logic 3.052ns (41.256%)  route 4.346ns (58.744%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.805     5.108    inst_memory/CLK
    SLICE_X4Y107         FDRE                                         r  inst_memory/register_aux3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  inst_memory/register_aux3_reg[2]/Q
                         net (fo=1, routed)           4.346     9.910    data_out_OBUF[2]
    L18                  OBUF (Prop_obuf_I_O)         2.596    12.507 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.507    data_out[2]
    L18                                                               r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_memory/register_aux3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Destination:            data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.218ns  (logic 3.078ns (42.648%)  route 4.139ns (57.352%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.805     5.108    inst_memory/CLK
    SLICE_X4Y108         FDRE                                         r  inst_memory/register_aux3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  inst_memory/register_aux3_reg[7]/Q
                         net (fo=1, routed)           4.139     9.704    data_out_OBUF[7]
    G17                  OBUF (Prop_obuf_I_O)         2.622    12.326 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.326    data_out[7]
    G17                                                               r  data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_memory/register_aux3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Destination:            data_out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.212ns  (logic 3.073ns (42.605%)  route 4.139ns (57.395%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.804     5.107    inst_memory/CLK
    SLICE_X4Y109         FDRE                                         r  inst_memory/register_aux3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.456     5.563 r  inst_memory/register_aux3_reg[9]/Q
                         net (fo=1, routed)           4.139     9.703    data_out_OBUF[9]
    G19                  OBUF (Prop_obuf_I_O)         2.617    12.319 r  data_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.319    data_out[9]
    G19                                                               r  data_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_memory/register_aux3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Destination:            data_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.209ns  (logic 3.068ns (42.560%)  route 4.141ns (57.440%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.804     5.107    inst_memory/CLK
    SLICE_X4Y109         FDRE                                         r  inst_memory/register_aux3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.456     5.563 r  inst_memory/register_aux3_reg[10]/Q
                         net (fo=1, routed)           4.141     9.704    data_out_OBUF[10]
    H19                  OBUF (Prop_obuf_I_O)         2.612    12.317 r  data_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.317    data_out[10]
    H19                                                               r  data_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_memory/register_aux3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Destination:            data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.207ns  (logic 3.073ns (42.639%)  route 4.134ns (57.361%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.805     5.108    inst_memory/CLK
    SLICE_X4Y108         FDRE                                         r  inst_memory/register_aux3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  inst_memory/register_aux3_reg[5]/Q
                         net (fo=1, routed)           4.134     9.698    data_out_OBUF[5]
    J19                  OBUF (Prop_obuf_I_O)         2.617    12.315 r  data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.315    data_out[5]
    J19                                                               r  data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_memory/register_aux3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Destination:            data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.195ns  (logic 3.059ns (42.513%)  route 4.136ns (57.487%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.805     5.108    inst_memory/CLK
    SLICE_X4Y108         FDRE                                         r  inst_memory/register_aux3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  inst_memory/register_aux3_reg[6]/Q
                         net (fo=1, routed)           4.136     9.700    data_out_OBUF[6]
    K19                  OBUF (Prop_obuf_I_O)         2.603    12.303 r  data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.303    data_out[6]
    K19                                                               r  data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_memory/register_aux3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Destination:            data_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.192ns  (logic 3.079ns (42.810%)  route 4.113ns (57.190%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.804     5.107    inst_memory/CLK
    SLICE_X4Y109         FDRE                                         r  inst_memory/register_aux3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.456     5.563 r  inst_memory/register_aux3_reg[11]/Q
                         net (fo=1, routed)           4.113     9.676    data_out_OBUF[11]
    E19                  OBUF (Prop_obuf_I_O)         2.623    12.299 r  data_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.299    data_out[11]
    E19                                                               r  data_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_memory/register_aux3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.171ns  (logic 3.044ns (42.455%)  route 4.126ns (57.545%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.805     5.108    inst_memory/CLK
    SLICE_X4Y107         FDRE                                         r  inst_memory/register_aux3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  inst_memory/register_aux3_reg[0]/Q
                         net (fo=1, routed)           4.126     9.691    data_out_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         2.588    12.279 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.279    data_out[0]
    N18                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_control/FSM_onehot_curr_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Destination:            finish
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 1.258ns (59.767%)  route 0.847ns (40.233%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.673     1.663    inst_control/CLK
    SLICE_X1Y105         FDRE                                         r  inst_control/FSM_onehot_curr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.141     1.804 r  inst_control/FSM_onehot_curr_state_reg[4]/Q
                         net (fo=40, routed)          0.847     2.651    finish_OBUF
    B17                  OBUF (Prop_obuf_I_O)         1.117     3.768 r  finish_OBUF_inst/O
                         net (fo=0)                   0.000     3.768    finish
    B17                                                               r  finish (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_memory/register_aux3_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Destination:            data_out[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.179ns  (logic 1.280ns (58.746%)  route 0.899ns (41.254%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.670     1.660    inst_memory/CLK
    SLICE_X4Y111         FDRE                                         r  inst_memory/register_aux3_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  inst_memory/register_aux3_reg[16]/Q
                         net (fo=1, routed)           0.899     2.700    data_out_OBUF[16]
    D18                  OBUF (Prop_obuf_I_O)         1.139     3.840 r  data_out_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.840    data_out[16]
    D18                                                               r  data_out[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_memory/register_aux3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Destination:            data_out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.257ns (56.057%)  route 0.985ns (43.943%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.671     1.661    inst_memory/CLK
    SLICE_X4Y109         FDRE                                         r  inst_memory/register_aux3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141     1.802 r  inst_memory/register_aux3_reg[8]/Q
                         net (fo=1, routed)           0.985     2.787    data_out_OBUF[8]
    H17                  OBUF (Prop_obuf_I_O)         1.116     3.903 r  data_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.903    data_out[8]
    H17                                                               r  data_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_memory/register_aux3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Destination:            data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.438ns  (logic 1.272ns (52.170%)  route 1.166ns (47.830%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.671     1.661    inst_memory/CLK
    SLICE_X4Y108         FDRE                                         r  inst_memory/register_aux3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.141     1.802 r  inst_memory/register_aux3_reg[4]/Q
                         net (fo=1, routed)           1.166     2.968    data_out_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         1.131     4.099 r  data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.099    data_out[4]
    J17                                                               r  data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_memory/register_aux3_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Destination:            data_out[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.578ns  (logic 1.281ns (49.708%)  route 1.296ns (50.292%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.670     1.660    inst_memory/CLK
    SLICE_X4Y111         FDRE                                         r  inst_memory/register_aux3_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  inst_memory/register_aux3_reg[17]/Q
                         net (fo=1, routed)           1.296     3.098    data_out_OBUF[17]
    D17                  OBUF (Prop_obuf_I_O)         1.140     4.238 r  data_out_OBUF[17]_inst/O
                         net (fo=0)                   0.000     4.238    data_out[17]
    D17                                                               r  data_out[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_memory/register_aux3_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Destination:            data_out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.592ns  (logic 1.274ns (49.172%)  route 1.317ns (50.828%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.670     1.660    inst_memory/CLK
    SLICE_X4Y110         FDRE                                         r  inst_memory/register_aux3_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  inst_memory/register_aux3_reg[14]/Q
                         net (fo=1, routed)           1.317     3.119    data_out_OBUF[14]
    G18                  OBUF (Prop_obuf_I_O)         1.133     4.252 r  data_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.252    data_out[14]
    G18                                                               r  data_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_memory/register_aux3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Destination:            data_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.592ns  (logic 1.279ns (49.333%)  route 1.313ns (50.667%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.670     1.660    inst_memory/CLK
    SLICE_X4Y110         FDRE                                         r  inst_memory/register_aux3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  inst_memory/register_aux3_reg[15]/Q
                         net (fo=1, routed)           1.313     3.115    data_out_OBUF[15]
    D19                  OBUF (Prop_obuf_I_O)         1.138     4.253 r  data_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.253    data_out[15]
    D19                                                               r  data_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_memory/register_aux3_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Destination:            data_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.596ns  (logic 1.273ns (49.026%)  route 1.323ns (50.974%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.670     1.660    inst_memory/CLK
    SLICE_X4Y110         FDRE                                         r  inst_memory/register_aux3_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  inst_memory/register_aux3_reg[13]/Q
                         net (fo=1, routed)           1.323     3.125    data_out_OBUF[13]
    F18                  OBUF (Prop_obuf_I_O)         1.132     4.257 r  data_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.257    data_out[13]
    F18                                                               r  data_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_memory/register_aux3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.604ns  (logic 1.247ns (47.871%)  route 1.357ns (52.129%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.671     1.661    inst_memory/CLK
    SLICE_X4Y107         FDRE                                         r  inst_memory/register_aux3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.141     1.802 r  inst_memory/register_aux3_reg[0]/Q
                         net (fo=1, routed)           1.357     3.160    data_out_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.106     4.265 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.265    data_out[0]
    N18                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_memory/register_aux3_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Destination:            data_out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.611ns  (logic 1.286ns (49.257%)  route 1.325ns (50.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.670     1.660    inst_memory/CLK
    SLICE_X4Y110         FDRE                                         r  inst_memory/register_aux3_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  inst_memory/register_aux3_reg[12]/Q
                         net (fo=1, routed)           1.325     3.126    data_out_OBUF[12]
    E18                  OBUF (Prop_obuf_I_O)         1.145     4.271 r  data_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.271    data_out[12]
    E18                                                               r  data_out[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           210 Endpoints
Min Delay           210 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_inw[4]
                            (input port)
  Destination:            inst_memory/register0w_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.016ns  (logic 0.966ns (16.053%)  route 5.050ns (83.947%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  data_inw[4] (IN)
                         net (fo=0)                   0.000     0.000    data_inw[4]
    V8                   IBUF (Prop_ibuf_I_O)         0.966     0.966 r  data_inw_IBUF[4]_inst/O
                         net (fo=1, routed)           5.050     6.016    inst_memory/data_inw_IBUF[4]
    SLICE_X2Y107         FDRE                                         r  inst_memory/register0w_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.679     4.725    inst_memory/CLK
    SLICE_X2Y107         FDRE                                         r  inst_memory/register0w_reg[4]/C

Slack:                    inf
  Source:                 data_inw[3]
                            (input port)
  Destination:            inst_memory/register0w_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.960ns  (logic 0.950ns (15.942%)  route 5.010ns (84.058%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  data_inw[3] (IN)
                         net (fo=0)                   0.000     0.000    data_inw[3]
    U5                   IBUF (Prop_ibuf_I_O)         0.950     0.950 r  data_inw_IBUF[3]_inst/O
                         net (fo=1, routed)           5.010     5.960    inst_memory/data_inw_IBUF[3]
    SLICE_X2Y104         FDRE                                         r  inst_memory/register0w_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.680     4.726    inst_memory/CLK
    SLICE_X2Y104         FDRE                                         r  inst_memory/register0w_reg[3]/C

Slack:                    inf
  Source:                 data_inw[1]
                            (input port)
  Destination:            inst_memory/register0w_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.727ns  (logic 0.962ns (16.791%)  route 4.766ns (83.209%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  data_inw[1] (IN)
                         net (fo=0)                   0.000     0.000    data_inw[1]
    U7                   IBUF (Prop_ibuf_I_O)         0.962     0.962 r  data_inw_IBUF[1]_inst/O
                         net (fo=1, routed)           4.766     5.727    inst_memory/data_inw_IBUF[1]
    SLICE_X4Y105         FDRE                                         r  inst_memory/register0w_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.679     4.725    inst_memory/CLK
    SLICE_X4Y105         FDRE                                         r  inst_memory/register0w_reg[1]/C

Slack:                    inf
  Source:                 data_inw[9]
                            (input port)
  Destination:            inst_memory/register1w_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.597ns  (logic 0.943ns (16.854%)  route 4.654ns (83.146%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  data_inw[9] (IN)
                         net (fo=0)                   0.000     0.000    data_inw[9]
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  data_inw_IBUF[9]_inst/O
                         net (fo=1, routed)           4.654     5.597    inst_memory/data_inw_IBUF[9]
    SLICE_X6Y105         FDRE                                         r  inst_memory/register1w_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.679     4.725    inst_memory/CLK
    SLICE_X6Y105         FDRE                                         r  inst_memory/register1w_reg[1]/C

Slack:                    inf
  Source:                 data_inw[12]
                            (input port)
  Destination:            inst_memory/register1w_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.550ns  (logic 0.933ns (16.811%)  route 4.617ns (83.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  data_inw[12] (IN)
                         net (fo=0)                   0.000     0.000    data_inw[12]
    U2                   IBUF (Prop_ibuf_I_O)         0.933     0.933 r  data_inw_IBUF[12]_inst/O
                         net (fo=1, routed)           4.617     5.550    inst_memory/data_inw_IBUF[12]
    SLICE_X6Y105         FDRE                                         r  inst_memory/register1w_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.679     4.725    inst_memory/CLK
    SLICE_X6Y105         FDRE                                         r  inst_memory/register1w_reg[4]/C

Slack:                    inf
  Source:                 data_inw[16]
                            (input port)
  Destination:            inst_memory/register2w_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.537ns  (logic 0.954ns (17.225%)  route 4.583ns (82.775%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  data_inw[16] (IN)
                         net (fo=0)                   0.000     0.000    data_inw[16]
    W2                   IBUF (Prop_ibuf_I_O)         0.954     0.954 r  data_inw_IBUF[16]_inst/O
                         net (fo=1, routed)           4.583     5.537    inst_memory/data_inw_IBUF[16]
    SLICE_X7Y104         FDRE                                         r  inst_memory/register2w_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.679     4.725    inst_memory/CLK
    SLICE_X7Y104         FDRE                                         r  inst_memory/register2w_reg[0]/C

Slack:                    inf
  Source:                 data_inw[8]
                            (input port)
  Destination:            inst_memory/register1w_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.511ns  (logic 0.941ns (17.066%)  route 4.571ns (82.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W4                                                0.000     0.000 r  data_inw[8] (IN)
                         net (fo=0)                   0.000     0.000    data_inw[8]
    W4                   IBUF (Prop_ibuf_I_O)         0.941     0.941 r  data_inw_IBUF[8]_inst/O
                         net (fo=1, routed)           4.571     5.511    inst_memory/data_inw_IBUF[8]
    SLICE_X5Y104         FDRE                                         r  inst_memory/register1w_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.679     4.725    inst_memory/CLK
    SLICE_X5Y104         FDRE                                         r  inst_memory/register1w_reg[0]/C

Slack:                    inf
  Source:                 data_inw[0]
                            (input port)
  Destination:            inst_memory/register0w_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.477ns  (logic 0.928ns (16.939%)  route 4.549ns (83.061%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  data_inw[0] (IN)
                         net (fo=0)                   0.000     0.000    data_inw[0]
    V7                   IBUF (Prop_ibuf_I_O)         0.928     0.928 r  data_inw_IBUF[0]_inst/O
                         net (fo=1, routed)           4.549     5.477    inst_memory/data_inw_IBUF[0]
    SLICE_X5Y104         FDRE                                         r  inst_memory/register0w_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.679     4.725    inst_memory/CLK
    SLICE_X5Y104         FDRE                                         r  inst_memory/register0w_reg[0]/C

Slack:                    inf
  Source:                 data_inw[2]
                            (input port)
  Destination:            inst_memory/register0w_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.450ns  (logic 0.935ns (17.149%)  route 4.515ns (82.851%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  data_inw[2] (IN)
                         net (fo=0)                   0.000     0.000    data_inw[2]
    V5                   IBUF (Prop_ibuf_I_O)         0.935     0.935 r  data_inw_IBUF[2]_inst/O
                         net (fo=1, routed)           4.515     5.450    inst_memory/data_inw_IBUF[2]
    SLICE_X2Y107         FDRE                                         r  inst_memory/register0w_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.679     4.725    inst_memory/CLK
    SLICE_X2Y107         FDRE                                         r  inst_memory/register0w_reg[2]/C

Slack:                    inf
  Source:                 data_inw[6]
                            (input port)
  Destination:            inst_memory/register0w_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.435ns  (logic 0.959ns (17.651%)  route 4.476ns (82.349%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  data_inw[6] (IN)
                         net (fo=0)                   0.000     0.000    data_inw[6]
    W6                   IBUF (Prop_ibuf_I_O)         0.959     0.959 r  data_inw_IBUF[6]_inst/O
                         net (fo=1, routed)           4.476     5.435    inst_memory/data_inw_IBUF[6]
    SLICE_X2Y103         FDRE                                         r  inst_memory/register0w_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.680     4.726    inst_memory/CLK
    SLICE_X2Y103         FDRE                                         r  inst_memory/register0w_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_memory/register_aux0_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.170ns (29.154%)  route 0.414ns (70.846%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    B18                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  rst_IBUF_inst/O
                         net (fo=141, routed)         0.414     0.584    inst_memory/SR[0]
    SLICE_X0Y111         FDRE                                         r  inst_memory/register_aux0_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.946     2.191    inst_memory/CLK
    SLICE_X0Y111         FDRE                                         r  inst_memory/register_aux0_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_memory/register_aux0_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.170ns (29.154%)  route 0.414ns (70.846%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    B18                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  rst_IBUF_inst/O
                         net (fo=141, routed)         0.414     0.584    inst_memory/SR[0]
    SLICE_X0Y111         FDRE                                         r  inst_memory/register_aux0_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.946     2.191    inst_memory/CLK
    SLICE_X0Y111         FDRE                                         r  inst_memory/register_aux0_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_memory/register0p_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.170ns (25.645%)  route 0.494ns (74.355%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    B18                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  rst_IBUF_inst/O
                         net (fo=141, routed)         0.494     0.664    inst_memory/SR[0]
    SLICE_X1Y110         FDRE                                         r  inst_memory/register0p_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.946     2.191    inst_memory/CLK
    SLICE_X1Y110         FDRE                                         r  inst_memory/register0p_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_memory/register3p_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.170ns (25.645%)  route 0.494ns (74.355%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    B18                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  rst_IBUF_inst/O
                         net (fo=141, routed)         0.494     0.664    inst_memory/SR[0]
    SLICE_X1Y110         FDRE                                         r  inst_memory/register3p_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.946     2.191    inst_memory/CLK
    SLICE_X1Y110         FDRE                                         r  inst_memory/register3p_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_memory/register_aux0_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.170ns (25.478%)  route 0.498ns (74.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    B18                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  rst_IBUF_inst/O
                         net (fo=141, routed)         0.498     0.668    inst_memory/SR[0]
    SLICE_X0Y110         FDRE                                         r  inst_memory/register_aux0_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.946     2.191    inst_memory/CLK
    SLICE_X0Y110         FDRE                                         r  inst_memory/register_aux0_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_memory/register_aux0_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.170ns (25.478%)  route 0.498ns (74.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    B18                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  rst_IBUF_inst/O
                         net (fo=141, routed)         0.498     0.668    inst_memory/SR[0]
    SLICE_X0Y110         FDRE                                         r  inst_memory/register_aux0_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.946     2.191    inst_memory/CLK
    SLICE_X0Y110         FDRE                                         r  inst_memory/register_aux0_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_memory/register_aux0_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.170ns (25.478%)  route 0.498ns (74.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    B18                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  rst_IBUF_inst/O
                         net (fo=141, routed)         0.498     0.668    inst_memory/SR[0]
    SLICE_X0Y110         FDRE                                         r  inst_memory/register_aux0_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.946     2.191    inst_memory/CLK
    SLICE_X0Y110         FDRE                                         r  inst_memory/register_aux0_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_memory/register_aux0_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.170ns (25.478%)  route 0.498ns (74.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    B18                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  rst_IBUF_inst/O
                         net (fo=141, routed)         0.498     0.668    inst_memory/SR[0]
    SLICE_X0Y110         FDRE                                         r  inst_memory/register_aux0_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.946     2.191    inst_memory/CLK
    SLICE_X0Y110         FDRE                                         r  inst_memory/register_aux0_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_memory/register_aux2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.170ns (24.350%)  route 0.529ns (75.650%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    B18                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  rst_IBUF_inst/O
                         net (fo=141, routed)         0.529     0.699    inst_memory/SR[0]
    SLICE_X2Y109         FDRE                                         r  inst_memory/register_aux2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.947     2.192    inst_memory/CLK
    SLICE_X2Y109         FDRE                                         r  inst_memory/register_aux2_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_memory/register_aux2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.170ns (24.350%)  route 0.529ns (75.650%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    B18                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  rst_IBUF_inst/O
                         net (fo=141, routed)         0.529     0.699    inst_memory/SR[0]
    SLICE_X2Y109         FDRE                                         r  inst_memory/register_aux2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.947     2.192    inst_memory/CLK
    SLICE_X2Y109         FDRE                                         r  inst_memory/register_aux2_reg[5]/C





