<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2790' type='bool llvm::TargetLoweringBase::shouldKeepZExtForFP16Conv() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2788'>/// Does this target require the clearing of high-order bits in a register
  /// passed to the fp16 to fp conversion library function.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='21184' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner15visitFP16_TO_FPEPN4llvm6SDNodeE'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='991' c='_ZNK4llvm17PPCTargetLowering25shouldKeepZExtForFP16ConvEv'/>
