Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Thu May  9 19:05:39 2024
| Host         : Moo_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Pong_timing_summary_routed.rpt -pb Pong_timing_summary_routed.pb -rpx Pong_timing_summary_routed.rpx -warn_on_violation
| Design       : Pong
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  367         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (367)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (821)
5. checking no_input_delay (5)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (367)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: clock (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: clock_debounce/out_clock_reg/Q (HIGH)

 There are 306 register/latch pins with no clock driven by root clock pin: clock_div/out_clock_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pong_fsm_wrap/draw_wrap/clock_sec/out_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (821)
--------------------------------------------------
 There are 821 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  851          inf        0.000                      0                  851           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           851 Endpoints
Min Delay           851 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pong_fsm_wrap/p2_score_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.732ns  (logic 4.155ns (53.746%)  route 3.576ns (46.254%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE                         0.000     0.000 r  pong_fsm_wrap/p2_score_reg[1]/C
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.361     0.361 f  pong_fsm_wrap/p2_score_reg[1]/Q
                         net (fo=6, routed)           0.633     0.994    ssd_wrap/ssd_OBUF[0]_inst_i_1_0[1]
    SLICE_X2Y92          LUT5 (Prop_lut5_I2_O)        0.203     1.197 r  ssd_wrap/ssd_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.735     1.932    ssd_wrap/ssd_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y92          LUT4 (Prop_lut4_I1_O)        0.244     2.176 r  ssd_wrap/ssd_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.208     4.384    ssd_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         3.347     7.732 r  ssd_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.732    ssd[7]
    T10                                                               r  ssd[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/p2_score_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.576ns  (logic 4.130ns (54.514%)  route 3.446ns (45.486%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE                         0.000     0.000 r  pong_fsm_wrap/p2_score_reg[1]/C
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.361     0.361 f  pong_fsm_wrap/p2_score_reg[1]/Q
                         net (fo=6, routed)           0.633     0.994    ssd_wrap/ssd_OBUF[0]_inst_i_1_0[1]
    SLICE_X2Y92          LUT5 (Prop_lut5_I2_O)        0.203     1.197 r  ssd_wrap/ssd_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.737     1.934    ssd_wrap/ssd_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y92          LUT4 (Prop_lut4_I1_O)        0.245     2.179 r  ssd_wrap/ssd_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.076     4.255    ssd_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         3.321     7.576 r  ssd_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.576    ssd[6]
    R10                                                               r  ssd[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/p1_score_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.266ns  (logic 3.915ns (53.885%)  route 3.351ns (46.115%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE                         0.000     0.000 r  pong_fsm_wrap/p1_score_reg[0]/C
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  pong_fsm_wrap/p1_score_reg[0]/Q
                         net (fo=7, routed)           0.629     1.022    ssd_wrap/Q[0]
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.100     1.122 f  ssd_wrap/ssd_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.606     1.728    ssd_wrap/ssd_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y92          LUT4 (Prop_lut4_I2_O)        0.239     1.967 r  ssd_wrap/ssd_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.115     4.083    ssd_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.183     7.266 r  ssd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.266    ssd[2]
    T11                                                               r  ssd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.126ns  (logic 3.728ns (52.311%)  route 3.398ns (47.689%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=15, routed)          0.625     0.966    ssd_wrap/refresh_count[0]
    SLICE_X1Y92          LUT3 (Prop_lut3_I1_O)        0.097     1.063 r  ssd_wrap/anode_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.774     3.836    anode_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.290     7.126 r  anode_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.126    anode[6]
    K2                                                                r  anode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/p1_score_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.112ns  (logic 4.059ns (57.069%)  route 3.053ns (42.931%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE                         0.000     0.000 r  pong_fsm_wrap/p1_score_reg[0]/C
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.393     0.393 f  pong_fsm_wrap/p1_score_reg[0]/Q
                         net (fo=7, routed)           0.629     1.022    ssd_wrap/Q[0]
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.100     1.122 r  ssd_wrap/ssd_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.606     1.728    ssd_wrap/ssd_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y92          LUT4 (Prop_lut4_I0_O)        0.243     1.971 r  ssd_wrap/ssd_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.818     3.789    ssd_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         3.323     7.112 r  ssd_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.112    ssd[4]
    K13                                                               r  ssd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/p2_score_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.025ns  (logic 3.959ns (56.355%)  route 3.066ns (43.645%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE                         0.000     0.000 r  pong_fsm_wrap/p2_score_reg[1]/C
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.361     0.361 f  pong_fsm_wrap/p2_score_reg[1]/Q
                         net (fo=6, routed)           0.633     0.994    ssd_wrap/ssd_OBUF[0]_inst_i_1_0[1]
    SLICE_X2Y92          LUT5 (Prop_lut5_I2_O)        0.203     1.197 r  ssd_wrap/ssd_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.737     1.934    ssd_wrap/ssd_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y92          LUT4 (Prop_lut4_I2_O)        0.239     2.173 r  ssd_wrap/ssd_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.696     3.869    ssd_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.156     7.025 r  ssd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.025    ssd[3]
    P15                                                               r  ssd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/p1_score_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.782ns  (logic 3.893ns (57.402%)  route 2.889ns (42.598%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE                         0.000     0.000 r  pong_fsm_wrap/p1_score_reg[0]/C
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  pong_fsm_wrap/p1_score_reg[0]/Q
                         net (fo=7, routed)           0.629     1.022    ssd_wrap/Q[0]
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.100     1.122 f  ssd_wrap/ssd_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.614     1.736    ssd_wrap/ssd_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y92          LUT4 (Prop_lut4_I2_O)        0.239     1.975 r  ssd_wrap/ssd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.646     3.621    ssd_OBUF[0]
    H15                  OBUF (Prop_obuf_I_O)         3.161     6.782 r  ssd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.782    ssd[0]
    H15                                                               r  ssd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/p2_score_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.736ns  (logic 3.918ns (58.170%)  route 2.818ns (41.830%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE                         0.000     0.000 r  pong_fsm_wrap/p2_score_reg[1]/C
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  pong_fsm_wrap/p2_score_reg[1]/Q
                         net (fo=6, routed)           0.633     0.994    ssd_wrap/ssd_OBUF[0]_inst_i_1_0[1]
    SLICE_X2Y92          LUT5 (Prop_lut5_I2_O)        0.203     1.197 f  ssd_wrap/ssd_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.735     1.932    ssd_wrap/ssd_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y92          LUT4 (Prop_lut4_I3_O)        0.239     2.171 r  ssd_wrap/ssd_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.450     3.621    ssd_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         3.115     6.736 r  ssd_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.736    ssd[5]
    K16                                                               r  ssd[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.594ns  (logic 3.635ns (55.124%)  route 2.959ns (44.876%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=15, routed)          0.649     0.990    ssd_wrap/refresh_count[0]
    SLICE_X1Y92          LUT3 (Prop_lut3_I2_O)        0.097     1.087 r  ssd_wrap/anode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.310     3.397    anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.197     6.594 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.594    anode[2]
    T9                                                                r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.589ns  (logic 3.614ns (54.842%)  route 2.976ns (45.158%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[2]/C
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.341     0.341 f  ssd_wrap/refresh_count_reg[2]/Q
                         net (fo=13, routed)          0.633     0.974    ssd_wrap/refresh_count[2]
    SLICE_X1Y92          LUT3 (Prop_lut3_I0_O)        0.097     1.071 r  ssd_wrap/anode_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.342     3.414    anode_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.176     6.589 r  anode_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.589    anode[7]
    U13                                                               r  anode[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pong_fsm_wrap/ball_wrap/ball_x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pong_fsm_wrap/ball_wrap/previous_ball_x_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.164ns (65.240%)  route 0.087ns (34.760%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE                         0.000     0.000 r  pong_fsm_wrap/ball_wrap/ball_x_reg[5]/C
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pong_fsm_wrap/ball_wrap/ball_x_reg[5]/Q
                         net (fo=10, routed)          0.087     0.251    pong_fsm_wrap/ball_wrap/ball_x_reg[5]_0[5]
    SLICE_X6Y88          FDRE                                         r  pong_fsm_wrap/ball_wrap/previous_ball_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_porch/Sync_to_Count_wrap/column_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_porch/Sync_to_Count_wrap/column_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.186ns (67.174%)  route 0.091ns (32.826%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y144         FDRE                         0.000     0.000 r  sync_porch/Sync_to_Count_wrap/column_count_reg[4]/C
    SLICE_X4Y144         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sync_porch/Sync_to_Count_wrap/column_count_reg[4]/Q
                         net (fo=9, routed)           0.091     0.232    sync_porch/Sync_to_Count_wrap/column_count[4]
    SLICE_X5Y144         LUT6 (Prop_lut6_I2_O)        0.045     0.277 r  sync_porch/Sync_to_Count_wrap/column_count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.277    sync_porch/Sync_to_Count_wrap/column_count[8]_i_1__0_n_0
    SLICE_X5Y144         FDRE                                         r  sync_porch/Sync_to_Count_wrap/column_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/ball_wrap/ball_y_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pong_fsm_wrap/ball_wrap/ball_y_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.575%)  route 0.111ns (37.425%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE                         0.000     0.000 r  pong_fsm_wrap/ball_wrap/ball_y_reg[4]/C
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pong_fsm_wrap/ball_wrap/ball_y_reg[4]/Q
                         net (fo=18, routed)          0.111     0.252    pong_fsm_wrap/ball_wrap/ball_y_reg[5]_0[4]
    SLICE_X2Y91          LUT6 (Prop_lut6_I1_O)        0.045     0.297 r  pong_fsm_wrap/ball_wrap/ball_y[5]_i_1/O
                         net (fo=1, routed)           0.000     0.297    pong_fsm_wrap/ball_wrap/ball_y[5]_i_1_n_0
    SLICE_X2Y91          FDRE                                         r  pong_fsm_wrap/ball_wrap/ball_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/ball_wrap/ball_x_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            pong_fsm_wrap/ball_wrap/ball_x_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.340%)  route 0.117ns (38.660%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDSE                         0.000     0.000 r  pong_fsm_wrap/ball_wrap/ball_x_reg[2]/C
    SLICE_X7Y88          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  pong_fsm_wrap/ball_wrap/ball_x_reg[2]/Q
                         net (fo=13, routed)          0.117     0.258    pong_fsm_wrap/ball_wrap/ball_x_reg[5]_0[2]
    SLICE_X6Y88          LUT6 (Prop_lut6_I1_O)        0.045     0.303 r  pong_fsm_wrap/ball_wrap/ball_x[5]_i_1/O
                         net (fo=1, routed)           0.000     0.303    pong_fsm_wrap/ball_wrap/ball_x[5]_i_1_n_0
    SLICE_X6Y88          FDRE                                         r  pong_fsm_wrap/ball_wrap/ball_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_pulse_gen/column_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_pulse_gen/column_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.880%)  route 0.120ns (39.120%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE                         0.000     0.000 r  sync_pulse_gen/column_count_reg[6]/C
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sync_pulse_gen/column_count_reg[6]/Q
                         net (fo=5, routed)           0.120     0.261    sync_pulse_gen/column_count[6]
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.045     0.306 r  sync_pulse_gen/column_count[7]_i_1__1/O
                         net (fo=1, routed)           0.000     0.306    sync_pulse_gen/p_1_in[7]
    SLICE_X4Y139         FDRE                                         r  sync_pulse_gen/column_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_pulse_gen/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_pulse_gen/row_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.880%)  route 0.120ns (39.120%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE                         0.000     0.000 r  sync_pulse_gen/row_count_reg[3]/C
    SLICE_X1Y137         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sync_pulse_gen/row_count_reg[3]/Q
                         net (fo=7, routed)           0.120     0.261    sync_pulse_gen/row_count[3]
    SLICE_X0Y137         LUT5 (Prop_lut5_I1_O)        0.045     0.306 r  sync_pulse_gen/row_count[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.306    sync_pulse_gen/row_count[0]_i_1__1_n_0
    SLICE_X0Y137         FDRE                                         r  sync_pulse_gen/row_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_p2_down/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce_p2_down/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.641%)  route 0.121ns (39.359%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE                         0.000     0.000 r  debounce_p2_down/debounce_counter_reg[1]/C
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  debounce_p2_down/debounce_counter_reg[1]/Q
                         net (fo=6, routed)           0.121     0.262    debounce_p2_down/debounce_counter_reg_n_0_[1]
    SLICE_X0Y94          LUT6 (Prop_lut6_I5_O)        0.045     0.307 r  debounce_p2_down/FSM_sequential_state[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.307    debounce_p2_down/FSM_sequential_state[0]_i_1__3_n_0
    SLICE_X0Y94          FDRE                                         r  debounce_p2_down/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_pulse_gen/column_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_pulse_gen/column_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.189ns (61.260%)  route 0.120ns (38.740%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE                         0.000     0.000 r  sync_pulse_gen/column_count_reg[6]/C
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sync_pulse_gen/column_count_reg[6]/Q
                         net (fo=5, routed)           0.120     0.261    sync_pulse_gen/column_count[6]
    SLICE_X4Y139         LUT5 (Prop_lut5_I3_O)        0.048     0.309 r  sync_pulse_gen/column_count[8]_i_1__1/O
                         net (fo=1, routed)           0.000     0.309    sync_pulse_gen/p_1_in[8]
    SLICE_X4Y139         FDRE                                         r  sync_pulse_gen/column_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_pulse_gen/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_pulse_gen/row_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.189ns (61.260%)  route 0.120ns (38.740%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE                         0.000     0.000 r  sync_pulse_gen/row_count_reg[3]/C
    SLICE_X1Y137         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sync_pulse_gen/row_count_reg[3]/Q
                         net (fo=7, routed)           0.120     0.261    sync_pulse_gen/row_count[3]
    SLICE_X0Y137         LUT5 (Prop_lut5_I0_O)        0.048     0.309 r  sync_pulse_gen/row_count[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.309    sync_pulse_gen/row_count[2]_i_1__1_n_0
    SLICE_X0Y137         FDRE                                         r  sync_pulse_gen/row_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_pulse_gen/row_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_pulse_gen/row_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.227ns (73.270%)  route 0.083ns (26.730%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y138         FDRE                         0.000     0.000 r  sync_pulse_gen/row_count_reg[7]/C
    SLICE_X1Y138         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  sync_pulse_gen/row_count_reg[7]/Q
                         net (fo=6, routed)           0.083     0.211    sync_pulse_gen/row_count[7]
    SLICE_X1Y138         LUT6 (Prop_lut6_I4_O)        0.099     0.310 r  sync_pulse_gen/row_count[8]_i_1__1/O
                         net (fo=1, routed)           0.000     0.310    sync_pulse_gen/row_count[8]_i_1__1_n_0
    SLICE_X1Y138         FDRE                                         r  sync_pulse_gen/row_count_reg[8]/D
  -------------------------------------------------------------------    -------------------





