

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_2'
================================================================
* Date:           Sat Dec 28 18:44:02 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     6.380|        6.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  15694|  62734|  15694|  62734|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+--------------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |     Trip     |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  |     Count    | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+--------------+----------+
        |- Loop 1  |  15692|  62732|        18|          5|          1| 3136 ~ 12544 |    yes   |
        +----------+-------+-------+----------+-----------+-----------+--------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     10|       -|      -|    -|
|Expression       |        -|      0|       0|    954|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|    2044|    484|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    218|    -|
|Register         |        0|      -|    1383|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     10|    3427|   1720|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|       3|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------------+---------+-------+-----+-----+-----+
    |           Instance          |          Module         | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-----------------------------+-------------------------+---------+-------+-----+-----+-----+
    |network_mux_32_16_3_1_x_U41  |network_mux_32_16_3_1_x  |        0|      0|  511|  121|    0|
    |network_mux_32_16_3_1_x_U42  |network_mux_32_16_3_1_x  |        0|      0|  511|  121|    0|
    |network_mux_32_16_3_1_x_U43  |network_mux_32_16_3_1_x  |        0|      0|  511|  121|    0|
    |network_mux_32_16_3_1_x_U44  |network_mux_32_16_3_1_x  |        0|      0|  511|  121|    0|
    +-----------------------------+-------------------------+---------+-------+-----+-----+-----+
    |Total                        |                         |        0|      0| 2044|  484|    0|
    +-----------------------------+-------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------------------------+---------------------------------------+--------------+
    |                  Instance                 |                 Module                |  Expression  |
    +-------------------------------------------+---------------------------------------+--------------+
    |network_mac_muladd_6ns_9ns_5ns_14_1_1_U45  |network_mac_muladd_6ns_9ns_5ns_14_1_1  | i0 * i1 + i2 |
    |network_mul_mul_16s_16s_30_1_1_U46         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U47         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U48         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U49         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U50         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U51         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U52         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U53         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U54         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    +-------------------------------------------+---------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |mul_ln34_2_fu_429_p2         |     *    |      0|  0|  33|           7|           5|
    |mul_ln34_fu_382_p2           |     *    |      0|  0|  33|           5|           7|
    |mul_ln40_1_fu_476_p2         |     *    |      0|  0|  26|           6|           5|
    |mul_ln40_fu_443_p2           |     *    |      0|  0|  26|           5|           6|
    |mul_ln5_fu_358_p2            |     *    |      0|  0|  17|           5|           5|
    |tmp5_0_0_mid2_fu_541_p2      |     *    |      0|  0|  51|           7|           9|
    |tmp5_1_0_mid2_fu_609_p2      |     *    |      0|  0|  51|           7|           9|
    |tmp5_2_0_mid2_fu_585_p2      |     *    |      0|  0|  51|           7|           9|
    |add_ln21_fu_465_p2           |     +    |      0|  0|  19|          14|           1|
    |add_ln22_1_fu_403_p2         |     +    |      0|  0|  14|           1|          10|
    |add_ln28_5_fu_572_p2         |     +    |      0|  0|  10|           2|           2|
    |add_ln28_fu_562_p2           |     +    |      0|  0|  10|           1|           2|
    |add_ln34_10_fu_659_p2        |     +    |      0|  0|  19|          14|          14|
    |add_ln34_11_fu_663_p2        |     +    |      0|  0|  19|          14|          14|
    |add_ln34_12_fu_683_p2        |     +    |      0|  0|  19|          14|          14|
    |add_ln34_4_fu_601_p2         |     +    |      0|  0|  19|          14|          14|
    |add_ln34_5_fu_638_p2         |     +    |      0|  0|  15|           2|           5|
    |add_ln34_6_fu_670_p2         |     +    |      0|  0|  19|          14|          14|
    |add_ln34_7_fu_695_p2         |     +    |      0|  0|  19|          14|          14|
    |add_ln34_8_fu_699_p2         |     +    |      0|  0|  19|          14|          14|
    |add_ln34_9_fu_703_p2         |     +    |      0|  0|  19|          14|          14|
    |add_ln34_fu_593_p2           |     +    |      0|  0|  19|          14|          14|
    |add_ln40_1_fu_857_p2         |     +    |      0|  0|  23|          16|          16|
    |add_ln40_2_fu_861_p2         |     +    |      0|  0|  16|          16|          16|
    |add_ln40_3_fu_866_p2         |     +    |      0|  0|  16|          16|          16|
    |add_ln40_4_fu_890_p2         |     +    |      0|  0|  16|          16|          16|
    |add_ln40_5_fu_880_p2         |     +    |      0|  0|  16|          16|          16|
    |add_ln40_6_fu_825_p2         |     +    |      0|  0|  16|          16|          16|
    |add_ln40_7_fu_830_p2         |     +    |      0|  0|  16|          16|          16|
    |add_ln40_8_fu_885_p2         |     +    |      0|  0|  16|          16|          16|
    |add_ln40_9_fu_894_p2         |     +    |      0|  0|  16|          16|          16|
    |out_d_fu_392_p2              |     +    |      0|  0|  15|           1|           5|
    |out_h_fu_452_p2              |     +    |      0|  0|  15|           1|           5|
    |out_w_fu_557_p2              |     +    |      0|  0|  15|           1|           5|
    |tmp5_1_0_mid2_v_v_fu_577_p2  |     +    |      0|  0|  15|           1|           9|
    |tmp5_2_0_mid2_v_v_fu_546_p2  |     +    |      0|  0|  15|           2|           9|
    |tmp6_fu_461_p2               |     +    |      0|  0|  15|           9|           9|
    |tmp6_mid1_fu_522_p2          |     +    |      0|  0|  15|           9|           9|
    |tmp_0_0_fu_457_p2            |     +    |      0|  0|  15|           9|           9|
    |tmp_0_0_mid1_fu_495_p2       |     +    |      0|  0|  15|           9|           9|
    |icmp_ln21_fu_387_p2          |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln22_fu_398_p2          |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln23_1_fu_438_p2        |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln23_fu_372_p2          |   icmp   |      0|  0|  11|           5|           1|
    |empty_48_fu_480_p2           |    or    |      0|  0|   2|           1|           1|
    |out_w_0_mid2_fu_484_p3       |  select  |      0|  0|   5|           1|           1|
    |select_ln22_1_fu_527_p3      |  select  |      0|  0|  10|           1|           1|
    |select_ln22_fu_501_p3        |  select  |      0|  0|   5|           1|           5|
    |select_ln28_3_fu_420_p3      |  select  |      0|  0|   5|           1|           5|
    |select_ln28_4_fu_471_p3      |  select  |      0|  0|   9|           1|           9|
    |select_ln28_5_fu_506_p3      |  select  |      0|  0|   9|           1|           9|
    |select_ln28_6_fu_511_p3      |  select  |      0|  0|   9|           1|           9|
    |select_ln28_7_fu_533_p3      |  select  |      0|  0|   9|           1|           9|
    |select_ln28_8_fu_447_p3      |  select  |      0|  0|   2|           1|           1|
    |select_ln28_fu_413_p3        |  select  |      0|  0|   5|           1|           1|
    |tmp5_0_0_mid2_v_v_fu_516_p3  |  select  |      0|  0|   9|           1|           9|
    |tmp7_mid2_v_v_fu_551_p3      |  select  |      0|  0|   9|           1|           9|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln28_fu_567_p2           |    xor   |      0|  0|   3|           2|           3|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 954|         431|         518|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter3                    |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten39_phi_fu_258_p4  |   9|          2|   14|         28|
    |ap_phi_mux_indvar_flatten_phi_fu_282_p4    |   9|          2|   10|         20|
    |ap_phi_mux_out_d_0_phi_fu_270_p4           |   9|          2|    5|         10|
    |ap_phi_mux_out_h_0_phi_fu_293_p4           |   9|          2|    5|         10|
    |ap_phi_mux_out_w_0_phi_fu_304_p4           |   9|          2|    5|         10|
    |indvar_flatten39_reg_254                   |   9|          2|   14|         28|
    |indvar_flatten_reg_278                     |   9|          2|   10|         20|
    |input_r_address0                           |  33|          6|   14|         84|
    |input_r_address1                           |  27|          5|   14|         70|
    |out_d_0_reg_266                            |   9|          2|    5|         10|
    |out_h_0_reg_289                            |   9|          2|    5|         10|
    |out_w_0_reg_300                            |   9|          2|    5|         10|
    |reg_312                                    |   9|          2|   16|         32|
    |reg_317                                    |   9|          2|   16|         32|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 218|         45|  140|        384|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln21_reg_1128                  |  14|   0|   14|          0|
    |add_ln22_1_reg_1051                |  10|   0|   10|          0|
    |add_ln28_5_reg_1211                |   2|   0|    2|          0|
    |add_ln28_reg_1201                  |   2|   0|    2|          0|
    |add_ln34_10_reg_1297               |  14|   0|   14|          0|
    |add_ln34_11_reg_1302               |  14|   0|   14|          0|
    |add_ln34_12_reg_1327               |  14|   0|   14|          0|
    |add_ln34_4_reg_1270                |  14|   0|   14|          0|
    |add_ln34_5_reg_1292                |   5|   0|    5|          0|
    |add_ln34_6_reg_1312                |  14|   0|   14|          0|
    |add_ln34_7_reg_1352                |  14|   0|   14|          0|
    |add_ln34_8_reg_1362                |  14|   0|   14|          0|
    |add_ln34_9_reg_1367                |  14|   0|   14|          0|
    |add_ln34_reg_1235                  |  14|   0|   14|          0|
    |add_ln40_1_reg_1508                |  16|   0|   16|          0|
    |add_ln40_3_reg_1513                |  16|   0|   16|          0|
    |add_ln40_7_reg_1493                |  16|   0|   16|          0|
    |add_ln40_8_reg_1518                |  16|   0|   16|          0|
    |add_ln40_9_reg_1523                |  16|   0|   16|          0|
    |add_ln40_reg_1377                  |  14|   0|   14|          0|
    |add_ln40_reg_1377_pp0_iter2_reg    |  14|   0|   14|          0|
    |ap_CS_fsm                          |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |bias_load_reg_1473                 |  16|   0|   16|          0|
    |empty_reg_997                      |   5|   0|    5|          0|
    |icmp_ln21_reg_1028                 |   1|   0|    1|          0|
    |icmp_ln22_reg_1038                 |   1|   0|    1|          0|
    |icmp_ln23_1_reg_1093               |   1|   0|    1|          0|
    |icmp_ln23_reg_1012                 |   1|   0|    1|          0|
    |indvar_flatten39_reg_254           |  14|   0|   14|          0|
    |indvar_flatten_reg_278             |  10|   0|   10|          0|
    |kernel1_load_reg_1248              |  16|   0|   16|          0|
    |kernel2_load_reg_1256              |  16|   0|   16|          0|
    |kernel_load_reg_1240               |  16|   0|   16|          0|
    |mul_ln34_10_reg_1443               |  30|   0|   30|          0|
    |mul_ln34_11_reg_1468               |  30|   0|   30|          0|
    |mul_ln34_2_reg_1079                |   9|   0|    9|          0|
    |mul_ln34_3_reg_1388                |  30|   0|   30|          0|
    |mul_ln34_4_reg_1398                |  30|   0|   30|          0|
    |mul_ln34_5_reg_1453                |  30|   0|   30|          0|
    |mul_ln34_6_reg_1483                |  30|   0|   30|          0|
    |mul_ln34_7_reg_1488                |  30|   0|   30|          0|
    |mul_ln34_8_reg_1503                |  30|   0|   30|          0|
    |mul_ln34_9_reg_1438                |  30|   0|   30|          0|
    |mul_ln34_reg_1022                  |   9|   0|    9|          0|
    |mul_ln40_1_reg_1133                |   9|   0|    9|          0|
    |mul_ln40_reg_1098                  |   9|   0|    9|          0|
    |mul_ln5_reg_1002                   |  10|   0|   10|          0|
    |out_d_0_reg_266                    |   5|   0|    5|          0|
    |out_d_reg_1032                     |   5|   0|    5|          0|
    |out_h_0_reg_289                    |   5|   0|    5|          0|
    |out_h_reg_1112                     |   5|   0|    5|          0|
    |out_w_0_mid2_reg_1139              |   5|   0|    5|          0|
    |out_w_0_reg_300                    |   5|   0|    5|          0|
    |out_w_reg_1195                     |   5|   0|    5|          0|
    |reg_312                            |  16|   0|   16|          0|
    |reg_317                            |  16|   0|   16|          0|
    |select_ln22_1_reg_1173             |  10|   0|   10|          0|
    |select_ln22_reg_1156               |   5|   0|    5|          0|
    |select_ln28_3_reg_1068             |   5|   0|    5|          0|
    |select_ln28_8_reg_1104             |   1|   0|    1|          0|
    |select_ln28_reg_1062               |   5|   0|    5|          0|
    |sext_ln34_2_reg_1382               |  30|   0|   30|          0|
    |sext_ln34_4_reg_1393               |  30|   0|   30|          0|
    |sext_ln34_6_reg_1423               |  30|   0|   30|          0|
    |sext_ln34_8_reg_1428               |  30|   0|   30|          0|
    |tmp5_0_0_mid2_reg_1178             |  14|   0|   14|          0|
    |tmp5_0_0_mid2_v_v_reg_1161         |   9|   0|    9|          0|
    |tmp5_1_0_mid2_reg_1275             |  14|   0|   14|          0|
    |tmp5_1_0_mid2_v_v_reg_1216         |   9|   0|    9|          0|
    |tmp5_2_0_mid2_reg_1221             |  14|   0|   14|          0|
    |tmp5_2_0_mid2_v_v_reg_1185         |   9|   0|    9|          0|
    |tmp6_mid1_reg_1168                 |   9|   0|    9|          0|
    |tmp6_reg_1123                      |   9|   0|    9|          0|
    |tmp7_mid2_v_v_reg_1190             |   9|   0|    9|          0|
    |tmp_0_0_mid1_reg_1151              |   9|   0|    9|          0|
    |tmp_0_0_reg_1118                   |   9|   0|    9|          0|
    |tmp_1_reg_1337                     |  16|   0|   16|          0|
    |tmp_2_reg_1347                     |  16|   0|   16|          0|
    |tmp_3_reg_1357                     |  16|   0|   16|          0|
    |tmp_4_reg_1007                     |  10|   0|   14|          4|
    |tmp_s_reg_1332                     |  16|   0|   16|          0|
    |trunc_ln28_reg_1085                |   2|   0|    2|          0|
    |trunc_ln28_reg_1085_pp0_iter1_reg  |   2|   0|    2|          0|
    |trunc_ln40_1_reg_1478              |  16|   0|   16|          0|
    |trunc_ln40_3_reg_1498              |  16|   0|   16|          0|
    |trunc_ln40_5_reg_1458              |  16|   0|   16|          0|
    |trunc_ln40_6_reg_1463              |  16|   0|   16|          0|
    |trunc_ln40_s_reg_1418              |  16|   0|   16|          0|
    |trunc_ln_reg_1413                  |  16|   0|   16|          0|
    |xor_ln28_reg_1206                  |   2|   0|    2|          0|
    |zext_ln34_10_reg_1228              |   5|   0|   14|          9|
    |zext_ln34_12_reg_1264              |   5|   0|   14|          9|
    |zext_ln34_14_reg_1307              |   5|   0|   14|          9|
    |zext_ln34_2_cast14_reg_979         |   7|   0|   14|          7|
    |zext_ln34_4_cast_mid_reg_1146      |   5|   0|    9|          4|
    |zext_ln34_4_cast_reg_1056          |   5|   0|    9|          4|
    |zext_ln34_reg_973                  |   7|   0|    9|          2|
    |zext_ln40_1_cast_reg_992           |   6|   0|   14|          8|
    |zext_ln40_1_reg_1017               |   5|   0|    9|          4|
    |zext_ln40_2_reg_1074               |   5|   0|    9|          4|
    |zext_ln40_reg_986                  |   6|   0|    9|          3|
    |icmp_ln21_reg_1028                 |  64|  32|    1|          0|
    |select_ln28_3_reg_1068             |  64|  32|    5|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1383|  64| 1328|         67|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|input_height       |  in |    7|   ap_none  |      input_height      |    scalar    |
|input_width        |  in |    6|   ap_none  |       input_width      |    scalar    |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|input_r_address1   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce1        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q1         |  in |   16|  ap_memory |         input_r        |     array    |
|output_height      |  in |    6|   ap_none  |      output_height     |    scalar    |
|output_width       |  in |    6|   ap_none  |      output_width      |    scalar    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
|bias_address0      | out |    4|  ap_memory |          bias          |     array    |
|bias_ce0           | out |    1|  ap_memory |          bias          |     array    |
|bias_q0            |  in |   16|  ap_memory |          bias          |     array    |
|kernel_address0    | out |    6|  ap_memory |         kernel         |     array    |
|kernel_ce0         | out |    1|  ap_memory |         kernel         |     array    |
|kernel_q0          |  in |   16|  ap_memory |         kernel         |     array    |
|kernel1_address0   | out |    6|  ap_memory |         kernel1        |     array    |
|kernel1_ce0        | out |    1|  ap_memory |         kernel1        |     array    |
|kernel1_q0         |  in |   16|  ap_memory |         kernel1        |     array    |
|kernel2_address0   | out |    6|  ap_memory |         kernel2        |     array    |
|kernel2_ce0        | out |    1|  ap_memory |         kernel2        |     array    |
|kernel2_q0         |  in |   16|  ap_memory |         kernel2        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

