# ðŸ–© UART Protocol using SystemVerilog  

## ðŸ“„ UART Protocol Documentation  
[ðŸ“¥ Download Full Document (PDF)](UART%20Protocol%2057.pdf)  

## ðŸ“Œ Project Overview  
This repository contains the **UART-Protocol** project using **SystemVerilog**. 

 **UART RTL in Verilog/SystemVerilog**  
 **Testbench using SystemVerilog UVM (Optional)**  
  
 **Simulation and Waveform Analysis**  

---

## ðŸ›  Tools Used  
- **SystemVerilog (RTL & Testbench)**  
- **XilinxVivado**  

---
