ls - show the list of contents present in the current directory

![Screenshot from 2024-03-20 22-32-47](https://github.com/Asundi-thejaswini/thejaswini/assets/120015783/65c3422e-2eec-4455-bae5-79eadfe8e2ec)

after running ls command 

![Screenshot from 2024-03-21 11-57-14](https://github.com/Asundi-thejaswini/thejaswini/assets/120015783/577631a9-dab2-42d7-8190-e71fa2c9983f)

**after running the command 
gtkwave thejaswini.vcd**

![Screenshot from 2024-03-20 22-33-18](https://github.com/Asundi-thejaswini/thejaswini/assets/120015783/d912676c-7768-4538-a8de-b5280015a053)


**Before moving to the execution of the instructions let us understand few parts of a verilog code**

1. Instruction Fetch Stage
   
![Screenshot 2024-03-21 172402](https://github.com/Asundi-thejaswini/thejaswini/assets/120015783/0a2b180f-1664-4833-a593-ace5a255d767)

2. Instruction Decode Stage

![Screenshot 2024-03-21 172413](https://github.com/Asundi-thejaswini/thejaswini/assets/120015783/647c761f-5d5a-4f58-b8e8-67d3143d9b13)


3. Contents of registers and registers used

![Screenshot 2024-03-21 172430](https://github.com/Asundi-thejaswini/thejaswini/assets/120015783/ee303a15-9a3c-4972-9ea2-6c0133403ebc)


4. Instructions Hardcoded

![Screenshot 2024-03-21 172440](https://github.com/Asundi-thejaswini/thejaswini/assets/120015783/17215172-a285-45a2-9e63-2683033f48ba)


**Waveforms obtained in the gtkwave thejaswini.vcd**


1. When instantiated module is selected we get all the registers and wires as shown in the below figure

![Screenshot from 2024-03-20 22-33-41](https://github.com/Asundi-thejaswini/thejaswini/assets/120015783/e0e95ace-e4be-49ea-b930-23e4bda0c962)

2. Upon adding few signals the waves can be see as shown in the below figure

![Screenshot from 2024-03-20 22-39-32](https://github.com/Asundi-thejaswini/thejaswini/assets/120015783/3752fab9-3b6b-4b2c-ac55-a8706ea918f1)


**Output showing the ADD Operation in decimal**

![Screenshot from 2024-03-20 22-38-39](https://github.com/Asundi-thejaswini/thejaswini/assets/120015783/4b9140e9-bcce-429d-ab2f-7918f62b2263)


**Output showing the SUB Operation in decimal**

![Screenshot from 2024-03-20 22-38-44](https://github.com/Asundi-thejaswini/thejaswini/assets/120015783/4b759795-1515-423a-a36b-758cdaa74a80)

**Output showing the  Logical AND Operation in binary**

![Screenshot from 2024-03-20 22-39-53](https://github.com/Asundi-thejaswini/thejaswini/assets/120015783/fd3b7c96-f88d-449f-b53b-cb1b89a5eff9)


**Output showing the Logical OR Operation in binary**

![Screenshot from 2024-03-20 22-41-40](https://github.com/Asundi-thejaswini/thejaswini/assets/120015783/61a655b7-c52f-4b24-bb4f-7e1feefbd0ad)


**Output showing the Logical XOR Operation in binary**

![Screenshot from 2024-03-20 22-42-29](https://github.com/Asundi-thejaswini/thejaswini/assets/120015783/d8640dd9-448c-4301-9c7e-1cd13d3eff83)






