{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 25 12:33:47 2011 " "Info: Processing started: Tue Oct 25 12:33:47 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RTC_TOP -c RTC_TOP " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RTC_TOP -c RTC_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "iic_top iic_top.v(24) " "Warning (10238): Verilog Module Declaration warning at iic_top.v(24): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"iic_top\"" {  } { { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 24 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iic_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file iic_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 iic_top " "Info: Found entity 1: iic_top" {  } { { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hc164_driver.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file hc164_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 hc164_driver " "Info: Found entity 1: hc164_driver" {  } { { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/hc164_driver.v" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_drive.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file i2c_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_drive " "Info: Found entity 1: i2c_drive" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "iic_top " "Info: Elaborating entity \"iic_top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_drive i2c_drive:i2c_drive " "Info: Elaborating entity \"i2c_drive\" for hierarchy \"i2c_drive:i2c_drive\"" {  } { { "iic_top.v" "i2c_drive" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hc164_driver hc164_driver:hc164_driver_inst " "Info: Elaborating entity \"hc164_driver\" for hierarchy \"hc164_driver:hc164_driver_inst\"" {  } { { "iic_top.v" "hc164_driver_inst" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "addr\[7\] data_in GND " "Warning (14130): Reduced register \"addr\[7\]\" with stuck data_in port to stuck value GND" {  } { { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 127 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "addr\[6\] data_in GND " "Warning (14130): Reduced register \"addr\[6\]\" with stuck data_in port to stuck value GND" {  } { { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 127 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "addr\[5\] data_in GND " "Warning (14130): Reduced register \"addr\[5\]\" with stuck data_in port to stuck value GND" {  } { { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 127 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "addr\[4\] data_in GND " "Warning (14130): Reduced register \"addr\[4\]\" with stuck data_in port to stuck value GND" {  } { { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 127 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "addr\[3\] data_in GND " "Warning (14130): Reduced register \"addr\[3\]\" with stuck data_in port to stuck value GND" {  } { { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 127 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Converted TRI buffer or tri-state bus to logic, or removed OPNDRN" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "i2c_drive:i2c_drive\|read_data\[6\] " "Warning: Converting TRI node \"i2c_drive:i2c_drive\|read_data\[6\]\" that feeds logic to a wire" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 44 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "i2c_drive:i2c_drive\|read_data\[5\] " "Warning: Converting TRI node \"i2c_drive:i2c_drive\|read_data\[5\]\" that feeds logic to a wire" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 44 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "i2c_drive:i2c_drive\|read_data\[4\] " "Warning: Converting TRI node \"i2c_drive:i2c_drive\|read_data\[4\]\" that feeds logic to a wire" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 44 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "i2c_drive:i2c_drive\|read_data\[3\] " "Warning: Converting TRI node \"i2c_drive:i2c_drive\|read_data\[3\]\" that feeds logic to a wire" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 44 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "i2c_drive:i2c_drive\|read_data\[2\] " "Warning: Converting TRI node \"i2c_drive:i2c_drive\|read_data\[2\]\" that feeds logic to a wire" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 44 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "i2c_drive:i2c_drive\|read_data\[1\] " "Warning: Converting TRI node \"i2c_drive:i2c_drive\|read_data\[1\]\" that feeds logic to a wire" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 44 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "i2c_drive:i2c_drive\|read_data\[0\] " "Warning: Converting TRI node \"i2c_drive:i2c_drive\|read_data\[0\]\" that feeds logic to a wire" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 44 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0}  } {  } 0 0 "Converted TRI buffer or tri-state bus to logic, or removed OPNDRN" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "sec\[7\] data_in GND " "Warning (14130): Reduced register \"sec\[7\]\" with stuck data_in port to stuck value GND" {  } { { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 127 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "hur\[7\] data_in GND " "Warning (14130): Reduced register \"hur\[7\]\" with stuck data_in port to stuck value GND" {  } { { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 127 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "hur\[6\] data_in GND " "Warning (14130): Reduced register \"hur\[6\]\" with stuck data_in port to stuck value GND" {  } { { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 127 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "min\[7\] data_in GND " "Warning (14130): Reduced register \"min\[7\]\" with stuck data_in port to stuck value GND" {  } { { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 127 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "day\[7\] data_in GND " "Warning (14130): Reduced register \"day\[7\]\" with stuck data_in port to stuck value GND" {  } { { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 127 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "day\[6\] data_in GND " "Warning (14130): Reduced register \"day\[6\]\" with stuck data_in port to stuck value GND" {  } { { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 127 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "addr\[1\] addr\[2\] " "Info: Duplicate register \"addr\[1\]\" merged to single register \"addr\[2\]\", power-up level changed" {  } { { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 127 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "i2c_drive:i2c_drive\|cnt_20ms\[0\] hc164_driver:hc164_driver_inst\|clk_cnt\[0\] " "Info: Duplicate register \"i2c_drive:i2c_drive\|cnt_20ms\[0\]\" merged to single register \"hc164_driver:hc164_driver_inst\|clk_cnt\[0\]\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 56 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "i2c_drive:i2c_drive\|db_r\[5\] i2c_drive:i2c_drive\|db_r\[7\] " "Info: Duplicate register \"i2c_drive:i2c_drive\|db_r\[5\]\" merged to single register \"i2c_drive:i2c_drive\|db_r\[7\]\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 164 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "i2c_drive:i2c_drive\|db_r\[4\] i2c_drive:i2c_drive\|db_r\[6\] " "Info: Duplicate register \"i2c_drive:i2c_drive\|db_r\[4\]\" merged to single register \"i2c_drive:i2c_drive\|db_r\[6\]\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 164 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "i2c_drive:i2c_drive\|db_r\[3\] i2c_drive:i2c_drive\|db_r\[6\] " "Info: Duplicate register \"i2c_drive:i2c_drive\|db_r\[3\]\" merged to single register \"i2c_drive:i2c_drive\|db_r\[6\]\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 164 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "i2c_drive:i2c_drive\|cnt_20ms\[1\] hc164_driver:hc164_driver_inst\|clk_cnt\[1\] " "Info: Duplicate register \"i2c_drive:i2c_drive\|cnt_20ms\[1\]\" merged to single register \"hc164_driver:hc164_driver_inst\|clk_cnt\[1\]\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 56 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "i2c_drive:i2c_drive\|cnt_20ms\[2\] hc164_driver:hc164_driver_inst\|clk_cnt\[2\] " "Info: Duplicate register \"i2c_drive:i2c_drive\|cnt_20ms\[2\]\" merged to single register \"hc164_driver:hc164_driver_inst\|clk_cnt\[2\]\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 56 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "i2c_drive:i2c_drive\|cnt_20ms\[3\] hc164_driver:hc164_driver_inst\|clk_cnt\[3\] " "Info: Duplicate register \"i2c_drive:i2c_drive\|cnt_20ms\[3\]\" merged to single register \"hc164_driver:hc164_driver_inst\|clk_cnt\[3\]\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 56 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "i2c_drive:i2c_drive\|cnt_20ms\[4\] hc164_driver:hc164_driver_inst\|clk_cnt\[4\] " "Info: Duplicate register \"i2c_drive:i2c_drive\|cnt_20ms\[4\]\" merged to single register \"hc164_driver:hc164_driver_inst\|clk_cnt\[4\]\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 56 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "i2c_drive:i2c_drive\|cnt_20ms\[5\] hc164_driver:hc164_driver_inst\|clk_cnt\[5\] " "Info: Duplicate register \"i2c_drive:i2c_drive\|cnt_20ms\[5\]\" merged to single register \"hc164_driver:hc164_driver_inst\|clk_cnt\[5\]\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 56 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "i2c_drive:i2c_drive\|cnt_20ms\[6\] hc164_driver:hc164_driver_inst\|clk_cnt\[6\] " "Info: Duplicate register \"i2c_drive:i2c_drive\|cnt_20ms\[6\]\" merged to single register \"hc164_driver:hc164_driver_inst\|clk_cnt\[6\]\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 56 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "i2c_drive:i2c_drive\|cnt_20ms\[7\] hc164_driver:hc164_driver_inst\|clk_cnt\[7\] " "Info: Duplicate register \"i2c_drive:i2c_drive\|cnt_20ms\[7\]\" merged to single register \"hc164_driver:hc164_driver_inst\|clk_cnt\[7\]\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 56 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "i2c_drive:i2c_drive\|cnt_20ms\[8\] hc164_driver:hc164_driver_inst\|clk_cnt\[8\] " "Info: Duplicate register \"i2c_drive:i2c_drive\|cnt_20ms\[8\]\" merged to single register \"hc164_driver:hc164_driver_inst\|clk_cnt\[8\]\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 56 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "i2c_drive:i2c_drive\|cnt_20ms\[9\] hc164_driver:hc164_driver_inst\|clk_cnt\[9\] " "Info: Duplicate register \"i2c_drive:i2c_drive\|cnt_20ms\[9\]\" merged to single register \"hc164_driver:hc164_driver_inst\|clk_cnt\[9\]\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 56 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "i2c_drive:i2c_drive\|cnt_20ms\[10\] hc164_driver:hc164_driver_inst\|clk_cnt\[10\] " "Info: Duplicate register \"i2c_drive:i2c_drive\|cnt_20ms\[10\]\" merged to single register \"hc164_driver:hc164_driver_inst\|clk_cnt\[10\]\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 56 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "i2c_drive:i2c_drive\|cnt_20ms\[11\] hc164_driver:hc164_driver_inst\|clk_cnt\[11\] " "Info: Duplicate register \"i2c_drive:i2c_drive\|cnt_20ms\[11\]\" merged to single register \"hc164_driver:hc164_driver_inst\|clk_cnt\[11\]\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 56 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "i2c_drive:i2c_drive\|cnt_20ms\[12\] hc164_driver:hc164_driver_inst\|clk_cnt\[12\] " "Info: Duplicate register \"i2c_drive:i2c_drive\|cnt_20ms\[12\]\" merged to single register \"hc164_driver:hc164_driver_inst\|clk_cnt\[12\]\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 56 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "i2c_drive:i2c_drive\|cnt_20ms\[13\] hc164_driver:hc164_driver_inst\|clk_cnt\[13\] " "Info: Duplicate register \"i2c_drive:i2c_drive\|cnt_20ms\[13\]\" merged to single register \"hc164_driver:hc164_driver_inst\|clk_cnt\[13\]\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 56 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "i2c_drive:i2c_drive\|cnt_20ms\[14\] hc164_driver:hc164_driver_inst\|clk_cnt\[14\] " "Info: Duplicate register \"i2c_drive:i2c_drive\|cnt_20ms\[14\]\" merged to single register \"hc164_driver:hc164_driver_inst\|clk_cnt\[14\]\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 56 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "i2c_drive:i2c_drive\|sw1_r High " "Info: Power-up level of register \"i2c_drive:i2c_drive\|sw1_r\" is not specified -- using power-up level of High to minimize register" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 48 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "i2c_drive:i2c_drive\|sw1_r data_in VCC " "Warning (14130): Reduced register \"i2c_drive:i2c_drive\|sw1_r\" with stuck data_in port to stuck value VCC" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 48 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "i2c_drive:i2c_drive\|db_r\[6\] data_in GND " "Warning (14130): Reduced register \"i2c_drive:i2c_drive\|db_r\[6\]\" with stuck data_in port to stuck value GND" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 164 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|iic_top\|code_ctl 4 " "Info: State machine \"\|iic_top\|code_ctl\" contains 4 states" {  } { { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 74 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|iic_top\|i2c_drive:i2c_drive\|cstate 13 " "Info: State machine \"\|iic_top\|i2c_drive:i2c_drive\|cstate\" contains 13 states" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 145 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|iic_top\|i2c_drive:i2c_drive\|cnt 5 " "Info: State machine \"\|iic_top\|i2c_drive:i2c_drive\|cnt\" contains 5 states" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 76 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|iic_top\|code_ctl " "Info: Selected Auto state machine encoding method for state machine \"\|iic_top\|code_ctl\"" {  } { { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 74 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|iic_top\|code_ctl " "Info: Encoding result for state machine \"\|iic_top\|code_ctl\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "4 " "Info: Completed encoding using 4 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "code_ctl.DAY_TIME " "Info: Encoded state bit \"code_ctl.DAY_TIME\"" {  } { { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 74 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "code_ctl.HUR_TIME " "Info: Encoded state bit \"code_ctl.HUR_TIME\"" {  } { { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 74 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "code_ctl.MNT_TIME " "Info: Encoded state bit \"code_ctl.MNT_TIME\"" {  } { { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 74 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "code_ctl.SEC_TIME " "Info: Encoded state bit \"code_ctl.SEC_TIME\"" {  } { { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 74 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|iic_top\|code_ctl.SEC_TIME 0000 " "Info: State \"\|iic_top\|code_ctl.SEC_TIME\" uses code string \"0000\"" {  } { { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 74 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|iic_top\|code_ctl.MNT_TIME 0011 " "Info: State \"\|iic_top\|code_ctl.MNT_TIME\" uses code string \"0011\"" {  } { { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 74 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|iic_top\|code_ctl.HUR_TIME 0101 " "Info: State \"\|iic_top\|code_ctl.HUR_TIME\" uses code string \"0101\"" {  } { { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 74 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|iic_top\|code_ctl.DAY_TIME 1001 " "Info: State \"\|iic_top\|code_ctl.DAY_TIME\" uses code string \"1001\"" {  } { { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 74 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 74 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|iic_top\|i2c_drive:i2c_drive\|cstate " "Info: Selected Auto state machine encoding method for state machine \"\|iic_top\|i2c_drive:i2c_drive\|cstate\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 145 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|iic_top\|i2c_drive:i2c_drive\|cstate " "Info: Encoding result for state machine \"\|iic_top\|i2c_drive:i2c_drive\|cstate\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "13 " "Info: Completed encoding using 13 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "i2c_drive:i2c_drive\|cstate.STOP2 " "Info: Encoded state bit \"i2c_drive:i2c_drive\|cstate.STOP2\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 145 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "i2c_drive:i2c_drive\|cstate.STOP1 " "Info: Encoded state bit \"i2c_drive:i2c_drive\|cstate.STOP1\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 145 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "i2c_drive:i2c_drive\|cstate.ACK4 " "Info: Encoded state bit \"i2c_drive:i2c_drive\|cstate.ACK4\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 145 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "i2c_drive:i2c_drive\|cstate.DATA " "Info: Encoded state bit \"i2c_drive:i2c_drive\|cstate.DATA\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 145 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "i2c_drive:i2c_drive\|cstate.ACK3 " "Info: Encoded state bit \"i2c_drive:i2c_drive\|cstate.ACK3\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 145 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "i2c_drive:i2c_drive\|cstate.ADD3 " "Info: Encoded state bit \"i2c_drive:i2c_drive\|cstate.ADD3\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 145 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "i2c_drive:i2c_drive\|cstate.START2 " "Info: Encoded state bit \"i2c_drive:i2c_drive\|cstate.START2\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 145 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "i2c_drive:i2c_drive\|cstate.ACK2 " "Info: Encoded state bit \"i2c_drive:i2c_drive\|cstate.ACK2\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 145 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "i2c_drive:i2c_drive\|cstate.ADD2 " "Info: Encoded state bit \"i2c_drive:i2c_drive\|cstate.ADD2\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 145 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "i2c_drive:i2c_drive\|cstate.ACK1 " "Info: Encoded state bit \"i2c_drive:i2c_drive\|cstate.ACK1\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 145 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "i2c_drive:i2c_drive\|cstate.ADD1 " "Info: Encoded state bit \"i2c_drive:i2c_drive\|cstate.ADD1\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 145 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "i2c_drive:i2c_drive\|cstate.START1 " "Info: Encoded state bit \"i2c_drive:i2c_drive\|cstate.START1\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 145 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "i2c_drive:i2c_drive\|cstate.IDLE " "Info: Encoded state bit \"i2c_drive:i2c_drive\|cstate.IDLE\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 145 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|iic_top\|i2c_drive:i2c_drive\|cstate.IDLE 0000000000000 " "Info: State \"\|iic_top\|i2c_drive:i2c_drive\|cstate.IDLE\" uses code string \"0000000000000\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 145 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|iic_top\|i2c_drive:i2c_drive\|cstate.START1 0000000000011 " "Info: State \"\|iic_top\|i2c_drive:i2c_drive\|cstate.START1\" uses code string \"0000000000011\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 145 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|iic_top\|i2c_drive:i2c_drive\|cstate.ADD1 0000000000101 " "Info: State \"\|iic_top\|i2c_drive:i2c_drive\|cstate.ADD1\" uses code string \"0000000000101\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 145 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|iic_top\|i2c_drive:i2c_drive\|cstate.ACK1 0000000001001 " "Info: State \"\|iic_top\|i2c_drive:i2c_drive\|cstate.ACK1\" uses code string \"0000000001001\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 145 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|iic_top\|i2c_drive:i2c_drive\|cstate.ADD2 0000000010001 " "Info: State \"\|iic_top\|i2c_drive:i2c_drive\|cstate.ADD2\" uses code string \"0000000010001\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 145 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|iic_top\|i2c_drive:i2c_drive\|cstate.ACK2 0000000100001 " "Info: State \"\|iic_top\|i2c_drive:i2c_drive\|cstate.ACK2\" uses code string \"0000000100001\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 145 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|iic_top\|i2c_drive:i2c_drive\|cstate.START2 0000001000001 " "Info: State \"\|iic_top\|i2c_drive:i2c_drive\|cstate.START2\" uses code string \"0000001000001\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 145 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|iic_top\|i2c_drive:i2c_drive\|cstate.ADD3 0000010000001 " "Info: State \"\|iic_top\|i2c_drive:i2c_drive\|cstate.ADD3\" uses code string \"0000010000001\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 145 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|iic_top\|i2c_drive:i2c_drive\|cstate.ACK3 0000100000001 " "Info: State \"\|iic_top\|i2c_drive:i2c_drive\|cstate.ACK3\" uses code string \"0000100000001\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 145 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|iic_top\|i2c_drive:i2c_drive\|cstate.DATA 0001000000001 " "Info: State \"\|iic_top\|i2c_drive:i2c_drive\|cstate.DATA\" uses code string \"0001000000001\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 145 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|iic_top\|i2c_drive:i2c_drive\|cstate.ACK4 0010000000001 " "Info: State \"\|iic_top\|i2c_drive:i2c_drive\|cstate.ACK4\" uses code string \"0010000000001\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 145 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|iic_top\|i2c_drive:i2c_drive\|cstate.STOP1 0100000000001 " "Info: State \"\|iic_top\|i2c_drive:i2c_drive\|cstate.STOP1\" uses code string \"0100000000001\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 145 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|iic_top\|i2c_drive:i2c_drive\|cstate.STOP2 1000000000001 " "Info: State \"\|iic_top\|i2c_drive:i2c_drive\|cstate.STOP2\" uses code string \"1000000000001\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 145 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 145 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|iic_top\|i2c_drive:i2c_drive\|cnt " "Info: Selected Auto state machine encoding method for state machine \"\|iic_top\|i2c_drive:i2c_drive\|cnt\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 76 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|iic_top\|i2c_drive:i2c_drive\|cnt " "Info: Encoding result for state machine \"\|iic_top\|i2c_drive:i2c_drive\|cnt\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "5 " "Info: Completed encoding using 5 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "i2c_drive:i2c_drive\|cnt.000 " "Info: Encoded state bit \"i2c_drive:i2c_drive\|cnt.000\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 76 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "i2c_drive:i2c_drive\|cnt.011 " "Info: Encoded state bit \"i2c_drive:i2c_drive\|cnt.011\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 76 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "i2c_drive:i2c_drive\|cnt.010 " "Info: Encoded state bit \"i2c_drive:i2c_drive\|cnt.010\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 76 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "i2c_drive:i2c_drive\|cnt.001 " "Info: Encoded state bit \"i2c_drive:i2c_drive\|cnt.001\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 76 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "i2c_drive:i2c_drive\|cnt.101 " "Info: Encoded state bit \"i2c_drive:i2c_drive\|cnt.101\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 100 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|iic_top\|i2c_drive:i2c_drive\|cnt.101 00000 " "Info: State \"\|iic_top\|i2c_drive:i2c_drive\|cnt.101\" uses code string \"00000\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 100 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|iic_top\|i2c_drive:i2c_drive\|cnt.001 00011 " "Info: State \"\|iic_top\|i2c_drive:i2c_drive\|cnt.001\" uses code string \"00011\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 76 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|iic_top\|i2c_drive:i2c_drive\|cnt.010 00101 " "Info: State \"\|iic_top\|i2c_drive:i2c_drive\|cnt.010\" uses code string \"00101\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 76 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|iic_top\|i2c_drive:i2c_drive\|cnt.011 01001 " "Info: State \"\|iic_top\|i2c_drive:i2c_drive\|cnt.011\" uses code string \"01001\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 76 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|iic_top\|i2c_drive:i2c_drive\|cnt.000 10001 " "Info: State \"\|iic_top\|i2c_drive:i2c_drive\|cnt.000\" uses code string \"10001\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 76 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 76 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "i2c_drive:i2c_drive\|cnt_delay\[0\] hc164_driver:hc164_driver_inst\|clk_cnt\[0\] " "Info: Duplicate register \"i2c_drive:i2c_drive\|cnt_delay\[0\]\" merged to single register \"hc164_driver:hc164_driver_inst\|clk_cnt\[0\]\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 83 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "i2c_drive:i2c_drive\|cnt_delay\[1\] hc164_driver:hc164_driver_inst\|clk_cnt\[1\] " "Info: Duplicate register \"i2c_drive:i2c_drive\|cnt_delay\[1\]\" merged to single register \"hc164_driver:hc164_driver_inst\|clk_cnt\[1\]\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 83 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "i2c_drive:i2c_drive\|db_r\[2\] i2c_drive:i2c_drive\|db_r\[1\] " "Info: Duplicate register \"i2c_drive:i2c_drive\|db_r\[2\]\" merged to single register \"i2c_drive:i2c_drive\|db_r\[1\]\", power-up level changed" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 164 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 48 -1 0 } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 146 -1 0 } } { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 127 -1 0 } } { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 127 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 9 " "Info: 9 registers lost all their fanouts during netlist optimizations. The first 9 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i2c_drive:i2c_drive\|cnt.101 " "Info: Register \"i2c_drive:i2c_drive\|cnt.101\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "code_ctl~14 " "Info: Register \"code_ctl~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "code_ctl~15 " "Info: Register \"code_ctl~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i2c_drive:i2c_drive\|cstate~123 " "Info: Register \"i2c_drive:i2c_drive\|cstate~123\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i2c_drive:i2c_drive\|cstate~124 " "Info: Register \"i2c_drive:i2c_drive\|cstate~124\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i2c_drive:i2c_drive\|cstate~125 " "Info: Register \"i2c_drive:i2c_drive\|cstate~125\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i2c_drive:i2c_drive\|cstate~126 " "Info: Register \"i2c_drive:i2c_drive\|cstate~126\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i2c_drive:i2c_drive\|cnt~14 " "Info: Register \"i2c_drive:i2c_drive\|cnt~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i2c_drive:i2c_drive\|cnt~15 " "Info: Register \"i2c_drive:i2c_drive\|cnt~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "235 " "Info: Implemented 235 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Info: Implemented 1 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "229 " "Info: Implemented 229 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "142 " "Info: Allocated 142 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 25 12:33:53 2011 " "Info: Processing ended: Tue Oct 25 12:33:53 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 25 12:33:55 2011 " "Info: Processing started: Tue Oct 25 12:33:55 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RTC_TOP -c RTC_TOP " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off RTC_TOP -c RTC_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "RTC_TOP EPM240T100C5 " "Info: Selected device EPM240T100C5 for design \"RTC_TOP\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Warning: The high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Warning: The low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Info: Device EPM570T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock " "Info: Automatically promoted signal \"clk\" to use Global clock" {  } { { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 26 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "clk " "Info: Pin \"clk\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 26 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "i2c_drive:i2c_drive\|idle_state Global clock " "Info: Automatically promoted some destinations of signal \"i2c_drive:i2c_drive\|idle_state\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "i2c_drive:i2c_drive\|idle_state " "Info: Destination \"i2c_drive:i2c_drive\|idle_state\" may be non-global or may not use global clock" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 45 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0}  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 45 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "rst_n Global clock " "Info: Automatically promoted some destinations of signal \"rst_n\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "i2c_drive:i2c_drive\|db_r\[7\]~200 " "Info: Destination \"i2c_drive:i2c_drive\|db_r\[7\]~200\" may be non-global or may not use global clock" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 164 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0}  } { { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 27 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "rst_n " "Info: Pin \"rst_n\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { rst_n } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" {  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Buzzer " "Warning: Node \"Buzzer\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buzzer" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DS18B20_DAT " "Warning: Node \"DS18B20_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DS18B20_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GCLK2 " "Warning: Node \"GCLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GCLK2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GCLK3 " "Warning: Node \"GCLK3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GCLK3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IrDA_Rx " "Warning: Node \"IrDA_Rx\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "IrDA_Rx" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IrDA_Tx " "Warning: Node \"IrDA_Tx\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "IrDA_Tx" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[10\] " "Warning: Node \"JP2\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[11\] " "Warning: Node \"JP2\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[12\] " "Warning: Node \"JP2\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[13\] " "Warning: Node \"JP2\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[14\] " "Warning: Node \"JP2\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[15\] " "Warning: Node \"JP2\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[16\] " "Warning: Node \"JP2\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[17\] " "Warning: Node \"JP2\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[18\] " "Warning: Node \"JP2\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[19\] " "Warning: Node \"JP2\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[20\] " "Warning: Node \"JP2\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[21\] " "Warning: Node \"JP2\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[22\] " "Warning: Node \"JP2\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[23\] " "Warning: Node \"JP2\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[24\] " "Warning: Node \"JP2\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[25\] " "Warning: Node \"JP2\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[26\] " "Warning: Node \"JP2\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[27\] " "Warning: Node \"JP2\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[28\] " "Warning: Node \"JP2\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[29\] " "Warning: Node \"JP2\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[30\] " "Warning: Node \"JP2\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[31\] " "Warning: Node \"JP2\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[32\] " "Warning: Node \"JP2\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[33\] " "Warning: Node \"JP2\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[34\] " "Warning: Node \"JP2\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[35\] " "Warning: Node \"JP2\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[36\] " "Warning: Node \"JP2\[36\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[36\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[37\] " "Warning: Node \"JP2\[37\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[37\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[38\] " "Warning: Node \"JP2\[38\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[38\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[39\] " "Warning: Node \"JP2\[39\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[39\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[3\] " "Warning: Node \"JP2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[40\] " "Warning: Node \"JP2\[40\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[40\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[4\] " "Warning: Node \"JP2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[5\] " "Warning: Node \"JP2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[6\] " "Warning: Node \"JP2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[7\] " "Warning: Node \"JP2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[8\] " "Warning: Node \"JP2\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[9\] " "Warning: Node \"JP2\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[10\] " "Warning: Node \"JP3\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[11\] " "Warning: Node \"JP3\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[12\] " "Warning: Node \"JP3\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[13\] " "Warning: Node \"JP3\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[14\] " "Warning: Node \"JP3\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[15\] " "Warning: Node \"JP3\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[16\] " "Warning: Node \"JP3\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[17\] " "Warning: Node \"JP3\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[18\] " "Warning: Node \"JP3\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[19\] " "Warning: Node \"JP3\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[1\] " "Warning: Node \"JP3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[20\] " "Warning: Node \"JP3\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[21\] " "Warning: Node \"JP3\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[22\] " "Warning: Node \"JP3\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[23\] " "Warning: Node \"JP3\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[24\] " "Warning: Node \"JP3\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[25\] " "Warning: Node \"JP3\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[26\] " "Warning: Node \"JP3\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[27\] " "Warning: Node \"JP3\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[28\] " "Warning: Node \"JP3\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[29\] " "Warning: Node \"JP3\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[2\] " "Warning: Node \"JP3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[30\] " "Warning: Node \"JP3\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[31\] " "Warning: Node \"JP3\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[32\] " "Warning: Node \"JP3\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[33\] " "Warning: Node \"JP3\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[34\] " "Warning: Node \"JP3\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[35\] " "Warning: Node \"JP3\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[36\] " "Warning: Node \"JP3\[36\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[36\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[37\] " "Warning: Node \"JP3\[37\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[37\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[38\] " "Warning: Node \"JP3\[38\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[38\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[39\] " "Warning: Node \"JP3\[39\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[39\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[3\] " "Warning: Node \"JP3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[40\] " "Warning: Node \"JP3\[40\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[40\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[4\] " "Warning: Node \"JP3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[5\] " "Warning: Node \"JP3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[6\] " "Warning: Node \"JP3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[7\] " "Warning: Node \"JP3\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[8\] " "Warning: Node \"JP3\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[9\] " "Warning: Node \"JP3\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_H\[1\] " "Warning: Node \"KEY_H\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY_H\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_H\[2\] " "Warning: Node \"KEY_H\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY_H\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_H\[3\] " "Warning: Node \"KEY_H\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY_H\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_H\[4\] " "Warning: Node \"KEY_H\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY_H\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_V\[1\] " "Warning: Node \"KEY_V\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY_V\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_V\[2\] " "Warning: Node \"KEY_V\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY_V\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_V\[3\] " "Warning: Node \"KEY_V\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY_V\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_V\[4\] " "Warning: Node \"KEY_V\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY_V\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Warning: Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Warning: Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RELAY " "Warning: Node \"RELAY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "RELAY" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SCL " "Warning: Node \"SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCL" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDA " "Warning: Node \"SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDA" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Warning: Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Warning: Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Warning: Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Warning: Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Warning: Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Warning: Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Warning: Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Warning: Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Uart1_R " "Warning: Node \"Uart1_R\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Uart1_R" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Uart1_T " "Warning: Node \"Uart1_T\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Uart1_T" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Uart2_R " "Warning: Node \"Uart2_R\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Uart2_R" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Uart2_T " "Warning: Node \"Uart2_T\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Uart2_T" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B " "Warning: Node \"VGA_B\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G " "Warning: Node \"VGA_G\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HSYNC " "Warning: Node \"VGA_HSYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_HSYNC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R " "Warning: Node \"VGA_R\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VSYNC " "Warning: Node \"VGA_VSYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_VSYNC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[0\] " "Warning: Node \"lcd_data\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_data\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[1\] " "Warning: Node \"lcd_data\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_data\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[2\] " "Warning: Node \"lcd_data\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_data\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[3\] " "Warning: Node \"lcd_data\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_data\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[4\] " "Warning: Node \"lcd_data\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_data\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[5\] " "Warning: Node \"lcd_data\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_data\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[6\] " "Warning: Node \"lcd_data\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_data\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[7\] " "Warning: Node \"lcd_data\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_data\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_en " "Warning: Node \"lcd_en\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_en" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_psb " "Warning: Node \"lcd_psb\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_psb" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_ret " "Warning: Node \"lcd_ret\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_ret" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_rs " "Warning: Node \"lcd_rs\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_rs" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_rw " "Warning: Node \"lcd_rw\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_rw" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[0\] " "Warning: Node \"led\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "led\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[1\] " "Warning: Node \"led\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "led\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[2\] " "Warning: Node \"led\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "led\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[3\] " "Warning: Node \"led\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "led\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[4\] " "Warning: Node \"led\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "led\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[5\] " "Warning: Node \"led\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "led\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[6\] " "Warning: Node \"led\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "led\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[7\] " "Warning: Node \"led\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "led\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "18.220 ns register pin " "Info: Estimated most critical path is register to pin delay of 18.220 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns day\[4\] 1 REG LAB_X5_Y4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X5_Y4; Fanout = 1; REG Node = 'day\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { day[4] } "NODE_NAME" } } { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.634 ns) + CELL(0.200 ns) 1.834 ns hc164_driver:hc164_driver_inst\|Mux3~53 2 COMB LAB_X6_Y4 1 " "Info: 2: + IC(1.634 ns) + CELL(0.200 ns) = 1.834 ns; Loc. = LAB_X6_Y4; Fanout = 1; COMB Node = 'hc164_driver:hc164_driver_inst\|Mux3~53'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.834 ns" { day[4] hc164_driver:hc164_driver_inst|Mux3~53 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/hc164_driver.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.914 ns) 3.090 ns hc164_driver:hc164_driver_inst\|Mux3~54 3 COMB LAB_X6_Y4 7 " "Info: 3: + IC(0.342 ns) + CELL(0.914 ns) = 3.090 ns; Loc. = LAB_X6_Y4; Fanout = 7; COMB Node = 'hc164_driver:hc164_driver_inst\|Mux3~54'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { hc164_driver:hc164_driver_inst|Mux3~53 hc164_driver:hc164_driver_inst|Mux3~54 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/hc164_driver.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.914 ns) 5.364 ns hc164_driver:hc164_driver_inst\|WideOr5~52 4 COMB LAB_X7_Y3 1 " "Info: 4: + IC(1.360 ns) + CELL(0.914 ns) = 5.364 ns; Loc. = LAB_X7_Y3; Fanout = 1; COMB Node = 'hc164_driver:hc164_driver_inst\|WideOr5~52'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.274 ns" { hc164_driver:hc164_driver_inst|Mux3~54 hc164_driver:hc164_driver_inst|WideOr5~52 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/hc164_driver.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.200 ns) 6.544 ns hc164_driver:hc164_driver_inst\|WideOr5~53 5 COMB LAB_X7_Y3 2 " "Info: 5: + IC(0.980 ns) + CELL(0.200 ns) = 6.544 ns; Loc. = LAB_X7_Y3; Fanout = 2; COMB Node = 'hc164_driver:hc164_driver_inst\|WideOr5~53'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { hc164_driver:hc164_driver_inst|WideOr5~52 hc164_driver:hc164_driver_inst|WideOr5~53 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/hc164_driver.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.200 ns) 7.724 ns hc164_driver:hc164_driver_inst\|WideOr5~54 6 COMB LAB_X7_Y3 1 " "Info: 6: + IC(0.980 ns) + CELL(0.200 ns) = 7.724 ns; Loc. = LAB_X7_Y3; Fanout = 1; COMB Node = 'hc164_driver:hc164_driver_inst\|WideOr5~54'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { hc164_driver:hc164_driver_inst|WideOr5~53 hc164_driver:hc164_driver_inst|WideOr5~54 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/hc164_driver.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.511 ns) 8.904 ns hc164_driver:hc164_driver_inst\|WideOr5~55 7 COMB LAB_X7_Y3 1 " "Info: 7: + IC(0.669 ns) + CELL(0.511 ns) = 8.904 ns; Loc. = LAB_X7_Y3; Fanout = 1; COMB Node = 'hc164_driver:hc164_driver_inst\|WideOr5~55'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { hc164_driver:hc164_driver_inst|WideOr5~54 hc164_driver:hc164_driver_inst|WideOr5~55 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/hc164_driver.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.537 ns) + CELL(0.740 ns) 11.181 ns hc164_driver:hc164_driver_inst\|Mux5~75 8 COMB LAB_X6_Y2 1 " "Info: 8: + IC(1.537 ns) + CELL(0.740 ns) = 11.181 ns; Loc. = LAB_X6_Y2; Fanout = 1; COMB Node = 'hc164_driver:hc164_driver_inst\|Mux5~75'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { hc164_driver:hc164_driver_inst|WideOr5~55 hc164_driver:hc164_driver_inst|Mux5~75 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/hc164_driver.v" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.511 ns) 12.361 ns hc164_driver:hc164_driver_inst\|Mux5~76 9 COMB LAB_X6_Y2 1 " "Info: 9: + IC(0.669 ns) + CELL(0.511 ns) = 12.361 ns; Loc. = LAB_X6_Y2; Fanout = 1; COMB Node = 'hc164_driver:hc164_driver_inst\|Mux5~76'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { hc164_driver:hc164_driver_inst|Mux5~75 hc164_driver:hc164_driver_inst|Mux5~76 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/hc164_driver.v" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.200 ns) 13.541 ns hc164_driver:hc164_driver_inst\|Mux5~77 10 COMB LAB_X6_Y2 1 " "Info: 10: + IC(0.980 ns) + CELL(0.200 ns) = 13.541 ns; Loc. = LAB_X6_Y2; Fanout = 1; COMB Node = 'hc164_driver:hc164_driver_inst\|Mux5~77'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { hc164_driver:hc164_driver_inst|Mux5~76 hc164_driver:hc164_driver_inst|Mux5~77 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/hc164_driver.v" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.357 ns) + CELL(2.322 ns) 18.220 ns HC_SI 11 PIN PIN_26 0 " "Info: 11: + IC(2.357 ns) + CELL(2.322 ns) = 18.220 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'HC_SI'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.679 ns" { hc164_driver:hc164_driver_inst|Mux5~77 HC_SI } "NODE_NAME" } } { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.712 ns ( 36.84 % ) " "Info: Total cell delay = 6.712 ns ( 36.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.508 ns ( 63.16 % ) " "Info: Total interconnect delay = 11.508 ns ( 63.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "18.220 ns" { day[4] hc164_driver:hc164_driver_inst|Mux3~53 hc164_driver:hc164_driver_inst|Mux3~54 hc164_driver:hc164_driver_inst|WideOr5~52 hc164_driver:hc164_driver_inst|WideOr5~53 hc164_driver:hc164_driver_inst|WideOr5~54 hc164_driver:hc164_driver_inst|WideOr5~55 hc164_driver:hc164_driver_inst|Mux5~75 hc164_driver:hc164_driver_inst|Mux5~76 hc164_driver:hc164_driver_inst|Mux5~77 HC_SI } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "16 " "Info: Average interconnect usage is 16% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X0_Y0 X8_Y5 " "Info: Peak interconnect usage is 16% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "i2c_drive:i2c_drive\|sda_link " "Info: Following pins have the same output enable: i2c_drive:i2c_drive\|sda_link" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional RTC_SDA 3.3-V LVTTL " "Info: Type bidirectional pin RTC_SDA uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { RTC_SDA } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "RTC_SDA" } } } } { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 30 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RTC_SDA } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RTC_SDA } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/RTC_TOP.fit.smsg " "Info: Generated suppressed messages file C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/RTC_TOP.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 138 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 138 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Allocated 165 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 25 12:34:00 2011 " "Info: Processing ended: Tue Oct 25 12:34:00 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 25 12:34:02 2011 " "Info: Processing started: Tue Oct 25 12:34:02 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RTC_TOP -c RTC_TOP " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off RTC_TOP -c RTC_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "124 " "Info: Allocated 124 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 25 12:34:04 2011 " "Info: Processing ended: Tue Oct 25 12:34:04 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 25 12:34:05 2011 " "Info: Processing started: Tue Oct 25 12:34:05 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RTC_TOP -c RTC_TOP " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RTC_TOP -c RTC_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 26 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "i2c_drive:i2c_drive\|idle_state " "Info: Detected ripple clock \"i2c_drive:i2c_drive\|idle_state\" as buffer" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 45 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "i2c_drive:i2c_drive\|idle_state" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register i2c_drive:i2c_drive\|num\[3\] register i2c_drive:i2c_drive\|sda_r 113.68 MHz 8.797 ns Internal " "Info: Clock \"clk\" has Internal fmax of 113.68 MHz between source register \"i2c_drive:i2c_drive\|num\[3\]\" and destination register \"i2c_drive:i2c_drive\|sda_r\" (period= 8.797 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.088 ns + Longest register register " "Info: + Longest register to register delay is 8.088 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i2c_drive:i2c_drive\|num\[3\] 1 REG LC_X4_Y1_N8 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y1_N8; Fanout = 10; REG Node = 'i2c_drive:i2c_drive\|num\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_drive:i2c_drive|num[3] } "NODE_NAME" } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.654 ns) + CELL(0.914 ns) 3.568 ns i2c_drive:i2c_drive\|sda_r~662 2 COMB LC_X5_Y1_N2 1 " "Info: 2: + IC(2.654 ns) + CELL(0.914 ns) = 3.568 ns; Loc. = LC_X5_Y1_N2; Fanout = 1; COMB Node = 'i2c_drive:i2c_drive\|sda_r~662'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.568 ns" { i2c_drive:i2c_drive|num[3] i2c_drive:i2c_drive|sda_r~662 } "NODE_NAME" } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.200 ns) 4.497 ns i2c_drive:i2c_drive\|sda_r~664 3 COMB LC_X5_Y1_N0 1 " "Info: 3: + IC(0.729 ns) + CELL(0.200 ns) = 4.497 ns; Loc. = LC_X5_Y1_N0; Fanout = 1; COMB Node = 'i2c_drive:i2c_drive\|sda_r~664'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { i2c_drive:i2c_drive|sda_r~662 i2c_drive:i2c_drive|sda_r~664 } "NODE_NAME" } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.511 ns) 5.808 ns i2c_drive:i2c_drive\|sda_r~665 4 COMB LC_X5_Y1_N1 1 " "Info: 4: + IC(0.800 ns) + CELL(0.511 ns) = 5.808 ns; Loc. = LC_X5_Y1_N1; Fanout = 1; COMB Node = 'i2c_drive:i2c_drive\|sda_r~665'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.311 ns" { i2c_drive:i2c_drive|sda_r~664 i2c_drive:i2c_drive|sda_r~665 } "NODE_NAME" } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.200 ns) 6.738 ns i2c_drive:i2c_drive\|Selector2~560 5 COMB LC_X5_Y1_N3 1 " "Info: 5: + IC(0.730 ns) + CELL(0.200 ns) = 6.738 ns; Loc. = LC_X5_Y1_N3; Fanout = 1; COMB Node = 'i2c_drive:i2c_drive\|Selector2~560'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { i2c_drive:i2c_drive|sda_r~665 i2c_drive:i2c_drive|Selector2~560 } "NODE_NAME" } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.591 ns) 8.088 ns i2c_drive:i2c_drive\|sda_r 6 REG LC_X5_Y1_N7 7 " "Info: 6: + IC(0.759 ns) + CELL(0.591 ns) = 8.088 ns; Loc. = LC_X5_Y1_N7; Fanout = 7; REG Node = 'i2c_drive:i2c_drive\|sda_r'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { i2c_drive:i2c_drive|Selector2~560 i2c_drive:i2c_drive|sda_r } "NODE_NAME" } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.416 ns ( 29.87 % ) " "Info: Total cell delay = 2.416 ns ( 29.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.672 ns ( 70.13 % ) " "Info: Total interconnect delay = 5.672 ns ( 70.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.088 ns" { i2c_drive:i2c_drive|num[3] i2c_drive:i2c_drive|sda_r~662 i2c_drive:i2c_drive|sda_r~664 i2c_drive:i2c_drive|sda_r~665 i2c_drive:i2c_drive|Selector2~560 i2c_drive:i2c_drive|sda_r } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.088 ns" { i2c_drive:i2c_drive|num[3] {} i2c_drive:i2c_drive|sda_r~662 {} i2c_drive:i2c_drive|sda_r~664 {} i2c_drive:i2c_drive|sda_r~665 {} i2c_drive:i2c_drive|Selector2~560 {} i2c_drive:i2c_drive|sda_r {} } { 0.000ns 2.654ns 0.729ns 0.800ns 0.730ns 0.759ns } { 0.000ns 0.914ns 0.200ns 0.511ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.492 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 74 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 74; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.442 ns) + CELL(0.918 ns) 6.492 ns i2c_drive:i2c_drive\|sda_r 2 REG LC_X5_Y1_N7 7 " "Info: 2: + IC(4.442 ns) + CELL(0.918 ns) = 6.492 ns; Loc. = LC_X5_Y1_N7; Fanout = 7; REG Node = 'i2c_drive:i2c_drive\|sda_r'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.360 ns" { clk i2c_drive:i2c_drive|sda_r } "NODE_NAME" } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.58 % ) " "Info: Total cell delay = 2.050 ns ( 31.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.442 ns ( 68.42 % ) " "Info: Total interconnect delay = 4.442 ns ( 68.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { clk i2c_drive:i2c_drive|sda_r } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { clk {} clk~combout {} i2c_drive:i2c_drive|sda_r {} } { 0.000ns 0.000ns 4.442ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.492 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 74 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 74; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.442 ns) + CELL(0.918 ns) 6.492 ns i2c_drive:i2c_drive\|num\[3\] 2 REG LC_X4_Y1_N8 10 " "Info: 2: + IC(4.442 ns) + CELL(0.918 ns) = 6.492 ns; Loc. = LC_X4_Y1_N8; Fanout = 10; REG Node = 'i2c_drive:i2c_drive\|num\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.360 ns" { clk i2c_drive:i2c_drive|num[3] } "NODE_NAME" } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.58 % ) " "Info: Total cell delay = 2.050 ns ( 31.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.442 ns ( 68.42 % ) " "Info: Total interconnect delay = 4.442 ns ( 68.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { clk i2c_drive:i2c_drive|num[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { clk {} clk~combout {} i2c_drive:i2c_drive|num[3] {} } { 0.000ns 0.000ns 4.442ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { clk i2c_drive:i2c_drive|sda_r } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { clk {} clk~combout {} i2c_drive:i2c_drive|sda_r {} } { 0.000ns 0.000ns 4.442ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { clk i2c_drive:i2c_drive|num[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { clk {} clk~combout {} i2c_drive:i2c_drive|num[3] {} } { 0.000ns 0.000ns 4.442ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 164 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 146 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.088 ns" { i2c_drive:i2c_drive|num[3] i2c_drive:i2c_drive|sda_r~662 i2c_drive:i2c_drive|sda_r~664 i2c_drive:i2c_drive|sda_r~665 i2c_drive:i2c_drive|Selector2~560 i2c_drive:i2c_drive|sda_r } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.088 ns" { i2c_drive:i2c_drive|num[3] {} i2c_drive:i2c_drive|sda_r~662 {} i2c_drive:i2c_drive|sda_r~664 {} i2c_drive:i2c_drive|sda_r~665 {} i2c_drive:i2c_drive|Selector2~560 {} i2c_drive:i2c_drive|sda_r {} } { 0.000ns 2.654ns 0.729ns 0.800ns 0.730ns 0.759ns } { 0.000ns 0.914ns 0.200ns 0.511ns 0.200ns 0.591ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { clk i2c_drive:i2c_drive|sda_r } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { clk {} clk~combout {} i2c_drive:i2c_drive|sda_r {} } { 0.000ns 0.000ns 4.442ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { clk i2c_drive:i2c_drive|num[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { clk {} clk~combout {} i2c_drive:i2c_drive|num[3] {} } { 0.000ns 0.000ns 4.442ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 26 " "Warning: Circuit may not operate. Detected 26 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "i2c_drive:i2c_drive\|tmp_data\[0\] day\[0\] clk 2.638 ns " "Info: Found hold time violation between source  pin or register \"i2c_drive:i2c_drive\|tmp_data\[0\]\" and destination pin or register \"day\[0\]\" for clock \"clk\" (Hold time is 2.638 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.040 ns + Largest " "Info: + Largest clock skew is 4.040 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.532 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 74 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 74; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.442 ns) + CELL(1.294 ns) 6.868 ns i2c_drive:i2c_drive\|idle_state 2 REG LC_X2_Y3_N9 33 " "Info: 2: + IC(4.442 ns) + CELL(1.294 ns) = 6.868 ns; Loc. = LC_X2_Y3_N9; Fanout = 33; REG Node = 'i2c_drive:i2c_drive\|idle_state'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.736 ns" { clk i2c_drive:i2c_drive|idle_state } "NODE_NAME" } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.746 ns) + CELL(0.918 ns) 10.532 ns day\[0\] 3 REG LC_X5_Y4_N3 1 " "Info: 3: + IC(2.746 ns) + CELL(0.918 ns) = 10.532 ns; Loc. = LC_X5_Y4_N3; Fanout = 1; REG Node = 'day\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.664 ns" { i2c_drive:i2c_drive|idle_state day[0] } "NODE_NAME" } } { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 31.75 % ) " "Info: Total cell delay = 3.344 ns ( 31.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.188 ns ( 68.25 % ) " "Info: Total interconnect delay = 7.188 ns ( 68.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.532 ns" { clk i2c_drive:i2c_drive|idle_state day[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.532 ns" { clk {} clk~combout {} i2c_drive:i2c_drive|idle_state {} day[0] {} } { 0.000ns 0.000ns 4.442ns 2.746ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.492 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 6.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 74 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 74; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.442 ns) + CELL(0.918 ns) 6.492 ns i2c_drive:i2c_drive\|tmp_data\[0\] 2 REG LC_X5_Y4_N6 5 " "Info: 2: + IC(4.442 ns) + CELL(0.918 ns) = 6.492 ns; Loc. = LC_X5_Y4_N6; Fanout = 5; REG Node = 'i2c_drive:i2c_drive\|tmp_data\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.360 ns" { clk i2c_drive:i2c_drive|tmp_data[0] } "NODE_NAME" } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.58 % ) " "Info: Total cell delay = 2.050 ns ( 31.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.442 ns ( 68.42 % ) " "Info: Total interconnect delay = 4.442 ns ( 68.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { clk i2c_drive:i2c_drive|tmp_data[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { clk {} clk~combout {} i2c_drive:i2c_drive|tmp_data[0] {} } { 0.000ns 0.000ns 4.442ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.532 ns" { clk i2c_drive:i2c_drive|idle_state day[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.532 ns" { clk {} clk~combout {} i2c_drive:i2c_drive|idle_state {} day[0] {} } { 0.000ns 0.000ns 4.442ns 2.746ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { clk i2c_drive:i2c_drive|tmp_data[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { clk {} clk~combout {} i2c_drive:i2c_drive|tmp_data[0] {} } { 0.000ns 0.000ns 4.442ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 164 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.247 ns - Shortest register register " "Info: - Shortest register to register delay is 1.247 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i2c_drive:i2c_drive\|tmp_data\[0\] 1 REG LC_X5_Y4_N6 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N6; Fanout = 5; REG Node = 'i2c_drive:i2c_drive\|tmp_data\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_drive:i2c_drive|tmp_data[0] } "NODE_NAME" } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.280 ns) 1.247 ns day\[0\] 2 REG LC_X5_Y4_N3 1 " "Info: 2: + IC(0.967 ns) + CELL(0.280 ns) = 1.247 ns; Loc. = LC_X5_Y4_N3; Fanout = 1; REG Node = 'day\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.247 ns" { i2c_drive:i2c_drive|tmp_data[0] day[0] } "NODE_NAME" } } { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.280 ns ( 22.45 % ) " "Info: Total cell delay = 0.280 ns ( 22.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.967 ns ( 77.55 % ) " "Info: Total interconnect delay = 0.967 ns ( 77.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.247 ns" { i2c_drive:i2c_drive|tmp_data[0] day[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.247 ns" { i2c_drive:i2c_drive|tmp_data[0] {} day[0] {} } { 0.000ns 0.967ns } { 0.000ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 127 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.532 ns" { clk i2c_drive:i2c_drive|idle_state day[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.532 ns" { clk {} clk~combout {} i2c_drive:i2c_drive|idle_state {} day[0] {} } { 0.000ns 0.000ns 4.442ns 2.746ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { clk i2c_drive:i2c_drive|tmp_data[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { clk {} clk~combout {} i2c_drive:i2c_drive|tmp_data[0] {} } { 0.000ns 0.000ns 4.442ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.247 ns" { i2c_drive:i2c_drive|tmp_data[0] day[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.247 ns" { i2c_drive:i2c_drive|tmp_data[0] {} day[0] {} } { 0.000ns 0.967ns } { 0.000ns 0.280ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "i2c_drive:i2c_drive\|tmp_data\[5\] RTC_SDA clk 0.245 ns register " "Info: tsu for register \"i2c_drive:i2c_drive\|tmp_data\[5\]\" (data pin = \"RTC_SDA\", clock pin = \"clk\") is 0.245 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.404 ns + Longest pin register " "Info: + Longest pin to register delay is 6.404 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RTC_SDA 1 PIN PIN_70 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_70; Fanout = 1; PIN Node = 'RTC_SDA'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RTC_SDA } "NODE_NAME" } } { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns RTC_SDA~0 2 COMB IOC_X8_Y4_N4 7 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X8_Y4_N4; Fanout = 7; COMB Node = 'RTC_SDA~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { RTC_SDA RTC_SDA~0 } "NODE_NAME" } } { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.681 ns) + CELL(0.591 ns) 6.404 ns i2c_drive:i2c_drive\|tmp_data\[5\] 3 REG LC_X5_Y3_N9 5 " "Info: 3: + IC(4.681 ns) + CELL(0.591 ns) = 6.404 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; REG Node = 'i2c_drive:i2c_drive\|tmp_data\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.272 ns" { RTC_SDA~0 i2c_drive:i2c_drive|tmp_data[5] } "NODE_NAME" } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 26.91 % ) " "Info: Total cell delay = 1.723 ns ( 26.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.681 ns ( 73.09 % ) " "Info: Total interconnect delay = 4.681 ns ( 73.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.404 ns" { RTC_SDA RTC_SDA~0 i2c_drive:i2c_drive|tmp_data[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.404 ns" { RTC_SDA {} RTC_SDA~0 {} i2c_drive:i2c_drive|tmp_data[5] {} } { 0.000ns 0.000ns 4.681ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 164 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.492 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 74 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 74; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.442 ns) + CELL(0.918 ns) 6.492 ns i2c_drive:i2c_drive\|tmp_data\[5\] 2 REG LC_X5_Y3_N9 5 " "Info: 2: + IC(4.442 ns) + CELL(0.918 ns) = 6.492 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; REG Node = 'i2c_drive:i2c_drive\|tmp_data\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.360 ns" { clk i2c_drive:i2c_drive|tmp_data[5] } "NODE_NAME" } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.58 % ) " "Info: Total cell delay = 2.050 ns ( 31.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.442 ns ( 68.42 % ) " "Info: Total interconnect delay = 4.442 ns ( 68.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { clk i2c_drive:i2c_drive|tmp_data[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { clk {} clk~combout {} i2c_drive:i2c_drive|tmp_data[5] {} } { 0.000ns 0.000ns 4.442ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.404 ns" { RTC_SDA RTC_SDA~0 i2c_drive:i2c_drive|tmp_data[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.404 ns" { RTC_SDA {} RTC_SDA~0 {} i2c_drive:i2c_drive|tmp_data[5] {} } { 0.000ns 0.000ns 4.681ns } { 0.000ns 1.132ns 0.591ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { clk i2c_drive:i2c_drive|tmp_data[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { clk {} clk~combout {} i2c_drive:i2c_drive|tmp_data[5] {} } { 0.000ns 0.000ns 4.442ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk HC_SI sec\[5\] 26.348 ns register " "Info: tco from clock \"clk\" to destination pin \"HC_SI\" through register \"sec\[5\]\" is 26.348 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.532 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 10.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 74 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 74; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.442 ns) + CELL(1.294 ns) 6.868 ns i2c_drive:i2c_drive\|idle_state 2 REG LC_X2_Y3_N9 33 " "Info: 2: + IC(4.442 ns) + CELL(1.294 ns) = 6.868 ns; Loc. = LC_X2_Y3_N9; Fanout = 33; REG Node = 'i2c_drive:i2c_drive\|idle_state'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.736 ns" { clk i2c_drive:i2c_drive|idle_state } "NODE_NAME" } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.746 ns) + CELL(0.918 ns) 10.532 ns sec\[5\] 3 REG LC_X7_Y4_N9 1 " "Info: 3: + IC(2.746 ns) + CELL(0.918 ns) = 10.532 ns; Loc. = LC_X7_Y4_N9; Fanout = 1; REG Node = 'sec\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.664 ns" { i2c_drive:i2c_drive|idle_state sec[5] } "NODE_NAME" } } { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 31.75 % ) " "Info: Total cell delay = 3.344 ns ( 31.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.188 ns ( 68.25 % ) " "Info: Total interconnect delay = 7.188 ns ( 68.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.532 ns" { clk i2c_drive:i2c_drive|idle_state sec[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.532 ns" { clk {} clk~combout {} i2c_drive:i2c_drive|idle_state {} sec[5] {} } { 0.000ns 0.000ns 4.442ns 2.746ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.440 ns + Longest register pin " "Info: + Longest register to pin delay is 15.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sec\[5\] 1 REG LC_X7_Y4_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y4_N9; Fanout = 1; REG Node = 'sec\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sec[5] } "NODE_NAME" } } { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.972 ns) + CELL(0.740 ns) 2.712 ns hc164_driver:hc164_driver_inst\|Mux2~38 2 COMB LC_X6_Y3_N9 6 " "Info: 2: + IC(1.972 ns) + CELL(0.740 ns) = 2.712 ns; Loc. = LC_X6_Y3_N9; Fanout = 6; COMB Node = 'hc164_driver:hc164_driver_inst\|Mux2~38'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { sec[5] hc164_driver:hc164_driver_inst|Mux2~38 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/hc164_driver.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.200 ns) 3.635 ns hc164_driver:hc164_driver_inst\|WideOr2~56 3 COMB LC_X6_Y3_N1 2 " "Info: 3: + IC(0.723 ns) + CELL(0.200 ns) = 3.635 ns; Loc. = LC_X6_Y3_N1; Fanout = 2; COMB Node = 'hc164_driver:hc164_driver_inst\|WideOr2~56'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { hc164_driver:hc164_driver_inst|Mux2~38 hc164_driver:hc164_driver_inst|WideOr2~56 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/hc164_driver.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.200 ns) 4.561 ns hc164_driver:hc164_driver_inst\|WideOr2~57 4 COMB LC_X6_Y3_N5 2 " "Info: 4: + IC(0.726 ns) + CELL(0.200 ns) = 4.561 ns; Loc. = LC_X6_Y3_N5; Fanout = 2; COMB Node = 'hc164_driver:hc164_driver_inst\|WideOr2~57'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { hc164_driver:hc164_driver_inst|WideOr2~56 hc164_driver:hc164_driver_inst|WideOr2~57 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/hc164_driver.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.808 ns) + CELL(0.200 ns) 6.569 ns hc164_driver:hc164_driver_inst\|WideOr2~58 5 COMB LC_X7_Y2_N1 1 " "Info: 5: + IC(1.808 ns) + CELL(0.200 ns) = 6.569 ns; Loc. = LC_X7_Y2_N1; Fanout = 1; COMB Node = 'hc164_driver:hc164_driver_inst\|WideOr2~58'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.008 ns" { hc164_driver:hc164_driver_inst|WideOr2~57 hc164_driver:hc164_driver_inst|WideOr2~58 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/hc164_driver.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.200 ns) 7.478 ns hc164_driver:hc164_driver_inst\|WideOr2~59 6 COMB LC_X7_Y2_N0 1 " "Info: 6: + IC(0.709 ns) + CELL(0.200 ns) = 7.478 ns; Loc. = LC_X7_Y2_N0; Fanout = 1; COMB Node = 'hc164_driver:hc164_driver_inst\|WideOr2~59'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { hc164_driver:hc164_driver_inst|WideOr2~58 hc164_driver:hc164_driver_inst|WideOr2~59 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/hc164_driver.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.740 ns) 8.930 ns hc164_driver:hc164_driver_inst\|Mux5~74 7 COMB LC_X7_Y2_N9 1 " "Info: 7: + IC(0.712 ns) + CELL(0.740 ns) = 8.930 ns; Loc. = LC_X7_Y2_N9; Fanout = 1; COMB Node = 'hc164_driver:hc164_driver_inst\|Mux5~74'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.452 ns" { hc164_driver:hc164_driver_inst|WideOr2~59 hc164_driver:hc164_driver_inst|Mux5~74 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/hc164_driver.v" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(0.511 ns) 10.664 ns hc164_driver:hc164_driver_inst\|Mux5~77 8 COMB LC_X6_Y2_N6 1 " "Info: 8: + IC(1.223 ns) + CELL(0.511 ns) = 10.664 ns; Loc. = LC_X6_Y2_N6; Fanout = 1; COMB Node = 'hc164_driver:hc164_driver_inst\|Mux5~77'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.734 ns" { hc164_driver:hc164_driver_inst|Mux5~74 hc164_driver:hc164_driver_inst|Mux5~77 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/hc164_driver.v" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.454 ns) + CELL(2.322 ns) 15.440 ns HC_SI 9 PIN PIN_26 0 " "Info: 9: + IC(2.454 ns) + CELL(2.322 ns) = 15.440 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'HC_SI'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.776 ns" { hc164_driver:hc164_driver_inst|Mux5~77 HC_SI } "NODE_NAME" } } { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.113 ns ( 33.12 % ) " "Info: Total cell delay = 5.113 ns ( 33.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.327 ns ( 66.88 % ) " "Info: Total interconnect delay = 10.327 ns ( 66.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.440 ns" { sec[5] hc164_driver:hc164_driver_inst|Mux2~38 hc164_driver:hc164_driver_inst|WideOr2~56 hc164_driver:hc164_driver_inst|WideOr2~57 hc164_driver:hc164_driver_inst|WideOr2~58 hc164_driver:hc164_driver_inst|WideOr2~59 hc164_driver:hc164_driver_inst|Mux5~74 hc164_driver:hc164_driver_inst|Mux5~77 HC_SI } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.440 ns" { sec[5] {} hc164_driver:hc164_driver_inst|Mux2~38 {} hc164_driver:hc164_driver_inst|WideOr2~56 {} hc164_driver:hc164_driver_inst|WideOr2~57 {} hc164_driver:hc164_driver_inst|WideOr2~58 {} hc164_driver:hc164_driver_inst|WideOr2~59 {} hc164_driver:hc164_driver_inst|Mux5~74 {} hc164_driver:hc164_driver_inst|Mux5~77 {} HC_SI {} } { 0.000ns 1.972ns 0.723ns 0.726ns 1.808ns 0.709ns 0.712ns 1.223ns 2.454ns } { 0.000ns 0.740ns 0.200ns 0.200ns 0.200ns 0.200ns 0.740ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.532 ns" { clk i2c_drive:i2c_drive|idle_state sec[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.532 ns" { clk {} clk~combout {} i2c_drive:i2c_drive|idle_state {} sec[5] {} } { 0.000ns 0.000ns 4.442ns 2.746ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.440 ns" { sec[5] hc164_driver:hc164_driver_inst|Mux2~38 hc164_driver:hc164_driver_inst|WideOr2~56 hc164_driver:hc164_driver_inst|WideOr2~57 hc164_driver:hc164_driver_inst|WideOr2~58 hc164_driver:hc164_driver_inst|WideOr2~59 hc164_driver:hc164_driver_inst|Mux5~74 hc164_driver:hc164_driver_inst|Mux5~77 HC_SI } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.440 ns" { sec[5] {} hc164_driver:hc164_driver_inst|Mux2~38 {} hc164_driver:hc164_driver_inst|WideOr2~56 {} hc164_driver:hc164_driver_inst|WideOr2~57 {} hc164_driver:hc164_driver_inst|WideOr2~58 {} hc164_driver:hc164_driver_inst|WideOr2~59 {} hc164_driver:hc164_driver_inst|Mux5~74 {} hc164_driver:hc164_driver_inst|Mux5~77 {} HC_SI {} } { 0.000ns 1.972ns 0.723ns 0.726ns 1.808ns 0.709ns 0.712ns 1.223ns 2.454ns } { 0.000ns 0.740ns 0.200ns 0.200ns 0.200ns 0.200ns 0.740ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "i2c_drive:i2c_drive\|tmp_data\[0\] RTC_SDA clk 0.940 ns register " "Info: th for register \"i2c_drive:i2c_drive\|tmp_data\[0\]\" (data pin = \"RTC_SDA\", clock pin = \"clk\") is 0.940 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.492 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 74 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 74; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.442 ns) + CELL(0.918 ns) 6.492 ns i2c_drive:i2c_drive\|tmp_data\[0\] 2 REG LC_X5_Y4_N6 5 " "Info: 2: + IC(4.442 ns) + CELL(0.918 ns) = 6.492 ns; Loc. = LC_X5_Y4_N6; Fanout = 5; REG Node = 'i2c_drive:i2c_drive\|tmp_data\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.360 ns" { clk i2c_drive:i2c_drive|tmp_data[0] } "NODE_NAME" } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.58 % ) " "Info: Total cell delay = 2.050 ns ( 31.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.442 ns ( 68.42 % ) " "Info: Total interconnect delay = 4.442 ns ( 68.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { clk i2c_drive:i2c_drive|tmp_data[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { clk {} clk~combout {} i2c_drive:i2c_drive|tmp_data[0] {} } { 0.000ns 0.000ns 4.442ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 164 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.773 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RTC_SDA 1 PIN PIN_70 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_70; Fanout = 1; PIN Node = 'RTC_SDA'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RTC_SDA } "NODE_NAME" } } { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns RTC_SDA~0 2 COMB IOC_X8_Y4_N4 7 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X8_Y4_N4; Fanout = 7; COMB Node = 'RTC_SDA~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { RTC_SDA RTC_SDA~0 } "NODE_NAME" } } { "iic_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/iic_top.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.050 ns) + CELL(0.591 ns) 5.773 ns i2c_drive:i2c_drive\|tmp_data\[0\] 3 REG LC_X5_Y4_N6 5 " "Info: 3: + IC(4.050 ns) + CELL(0.591 ns) = 5.773 ns; Loc. = LC_X5_Y4_N6; Fanout = 5; REG Node = 'i2c_drive:i2c_drive\|tmp_data\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.641 ns" { RTC_SDA~0 i2c_drive:i2c_drive|tmp_data[0] } "NODE_NAME" } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX15/RTC/i2c_drive.v" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 29.85 % ) " "Info: Total cell delay = 1.723 ns ( 29.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.050 ns ( 70.15 % ) " "Info: Total interconnect delay = 4.050 ns ( 70.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.773 ns" { RTC_SDA RTC_SDA~0 i2c_drive:i2c_drive|tmp_data[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.773 ns" { RTC_SDA {} RTC_SDA~0 {} i2c_drive:i2c_drive|tmp_data[0] {} } { 0.000ns 0.000ns 4.050ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { clk i2c_drive:i2c_drive|tmp_data[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { clk {} clk~combout {} i2c_drive:i2c_drive|tmp_data[0] {} } { 0.000ns 0.000ns 4.442ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.773 ns" { RTC_SDA RTC_SDA~0 i2c_drive:i2c_drive|tmp_data[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.773 ns" { RTC_SDA {} RTC_SDA~0 {} i2c_drive:i2c_drive|tmp_data[0] {} } { 0.000ns 0.000ns 4.050ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "111 " "Info: Allocated 111 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 25 12:34:07 2011 " "Info: Processing ended: Tue Oct 25 12:34:07 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 163 s " "Info: Quartus II Full Compilation was successful. 0 errors, 163 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
