# Static-Verilog-Analysis
## Benchmark
![1_Benchmark_Simple](https://github.com/user-attachments/assets/ffbe7e29-311a-40a0-803b-672dd9fccc5f)


![2_Benchmark_Medium](https://github.com/user-attachments/assets/f4f8299d-e6bc-4bc2-98d0-554c7db720b8)


![3_Benchmark_Complex](https://github.com/user-attachments/assets/09f0456b-4ba5-4032-96da-b1fb41cd1325)
## Results
![1_MainResults](https://github.com/user-attachments/assets/403d95b9-209b-4a10-8daf-2a4f8c1fffbd)


![2_DetailResults_1](https://github.com/user-attachments/assets/344e6aad-5d88-402c-a816-5a59e0faecd5)


![3_DetailResults_2](https://github.com/user-attachments/assets/fca67065-e8dd-4f8c-bc0a-8f3e7eb0de7d)


![4_DetailResults_3](https://github.com/user-attachments/assets/ad2c286e-13bd-4bca-9078-906d60f2f34f)


![5_DetailResults_4](https://github.com/user-attachments/assets/d886c14d-864c-4ebc-a60e-619e3ac8d3f1)


![6_DetailResults_5](https://github.com/user-attachments/assets/34b646c8-b2b1-4e0b-bea3-3c92cbb29b17)


![7_DetailResults_6](https://github.com/user-attachments/assets/311d83de-9465-4c5c-8b34-60307107ae63)
