$date
	Mon Oct 24 23:13:01 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testshiftregister $end
$var wire 8 ! parallelDataOut [7:0] $end
$var wire 1 " serialDataOut $end
$var reg 1 # clk $end
$var reg 8 $ parallelDataIn [7:0] $end
$var reg 1 % parallelLoad $end
$var reg 1 & peripheralClkEdge $end
$var reg 1 ' serialDataIn $end
$scope module dut $end
$var wire 1 ( clk $end
$var wire 8 ) parallelDataIn [7:0] $end
$var wire 8 * parallelDataOut [7:0] $end
$var wire 1 + parallelLoad $end
$var wire 1 , peripheralClkEdge $end
$var wire 1 - serialDataIn $end
$var wire 1 " serialDataOut $end
$var reg 8 . shiftregistermem [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx .
1-
0,
0+
bx *
b10000 )
1(
1'
0&
0%
b10000 $
1#
x"
bx !
$end
#1000
0#
0(
#2000
1#
1(
#3000
0#
0(
#4000
bx1 .
bx1 !
bx1 *
1#
1(
1&
1,
#5000
0#
0(
0&
0,
#6000
0"
b10000 .
b10000 !
b10000 *
1#
1(
1%
1+
#7000
0#
0(
#8000
1#
1(
0%
0+
#9000
0#
0(
#10000
1#
1(
#11000
0#
0(
#12000
1#
1(
#13000
0#
0(
#14000
1#
1(
#15000
0#
0(
#16000
1#
1(
#17000
0#
0(
#18000
b100001 .
b100001 !
b100001 *
1#
1(
1&
1,
#19000
0#
0(
0&
0,
#20000
1#
1(
b11110000 $
b11110000 )
#21000
0#
0(
#22000
1#
1(
#23000
0#
0(
#24000
1#
1(
#25000
0#
0(
#26000
1#
1(
#27000
0#
0(
#28000
1#
1(
#29000
0#
0(
#30000
b1000011 .
b1000011 !
b1000011 *
1#
1(
1&
1,
#31000
0#
0(
0&
0,
#32000
1"
b11110000 .
b11110000 !
b11110000 *
1#
1(
1%
1+
#33000
0#
0(
#34000
1#
1(
#35000
0#
0(
#36000
1#
1(
#37000
0#
0(
#38000
1#
1(
#39000
0#
0(
#40000
1#
1(
#41000
0#
0(
#42000
1#
1(
1&
1,
#43000
0#
0(
0&
0,
#44000
1#
1(
#45000
0#
0(
#46000
1#
1(
1&
1,
#47000
0#
0(
0&
0,
#48000
1#
1(
#49000
0#
0(
#50000
1#
1(
#51000
0#
0(
#52000
1#
1(
#53000
0#
0(
#54000
1#
1(
#55000
0#
0(
#56000
1#
1(
#57000
0#
0(
#58000
1#
1(
