
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22516
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1014.730 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab4_03_Mar_2021/Lab4_03_Mar_2021/Lab4_03_Mar_2021.srcs/sources_1/new/top.vhd:48]
INFO: [Synth 8-3491] module 'SevenSegDecoder' declared at 'C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab4_03_Mar_2021/Lab4_03_Mar_2021/Lab4_03_Mar_2021.srcs/sources_1/new/SevenSegDecoder.vhd:36' bound to instance 'BOTTOM' of component 'SevenSegDecoder' [C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab4_03_Mar_2021/Lab4_03_Mar_2021/Lab4_03_Mar_2021.srcs/sources_1/new/top.vhd:119]
INFO: [Synth 8-638] synthesizing module 'SevenSegDecoder' [C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab4_03_Mar_2021/Lab4_03_Mar_2021/Lab4_03_Mar_2021.srcs/sources_1/new/SevenSegDecoder.vhd:56]
INFO: [Synth 8-226] default block is never used [C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab4_03_Mar_2021/Lab4_03_Mar_2021/Lab4_03_Mar_2021.srcs/sources_1/new/SevenSegDecoder.vhd:82]
WARNING: [Synth 8-614] signal 'SSD_in_2' is read in the process but is not in the sensitivity list [C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab4_03_Mar_2021/Lab4_03_Mar_2021/Lab4_03_Mar_2021.srcs/sources_1/new/SevenSegDecoder.vhd:80]
WARNING: [Synth 8-614] signal 'SSD_in_3' is read in the process but is not in the sensitivity list [C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab4_03_Mar_2021/Lab4_03_Mar_2021/Lab4_03_Mar_2021.srcs/sources_1/new/SevenSegDecoder.vhd:80]
WARNING: [Synth 8-614] signal 'SSD_in_4' is read in the process but is not in the sensitivity list [C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab4_03_Mar_2021/Lab4_03_Mar_2021/Lab4_03_Mar_2021.srcs/sources_1/new/SevenSegDecoder.vhd:80]
WARNING: [Synth 8-614] signal 'SSD_in_5' is read in the process but is not in the sensitivity list [C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab4_03_Mar_2021/Lab4_03_Mar_2021/Lab4_03_Mar_2021.srcs/sources_1/new/SevenSegDecoder.vhd:80]
WARNING: [Synth 8-614] signal 'SSD_in_6' is read in the process but is not in the sensitivity list [C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab4_03_Mar_2021/Lab4_03_Mar_2021/Lab4_03_Mar_2021.srcs/sources_1/new/SevenSegDecoder.vhd:80]
WARNING: [Synth 8-614] signal 'SSD_in_7' is read in the process but is not in the sensitivity list [C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab4_03_Mar_2021/Lab4_03_Mar_2021/Lab4_03_Mar_2021.srcs/sources_1/new/SevenSegDecoder.vhd:80]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab4_03_Mar_2021/Lab4_03_Mar_2021/Lab4_03_Mar_2021.srcs/sources_1/new/SevenSegDecoder.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'SevenSegDecoder' (1#1) [C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab4_03_Mar_2021/Lab4_03_Mar_2021/Lab4_03_Mar_2021.srcs/sources_1/new/SevenSegDecoder.vhd:56]
INFO: [Synth 8-3491] module 'bcd_counter' declared at 'C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab4_03_Mar_2021/Lab4_03_Mar_2021/Lab4_03_Mar_2021.srcs/sources_1/new/bcd_counter.vhd:36' bound to instance 'GEN_BCD1' of component 'bcd_counter' [C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab4_03_Mar_2021/Lab4_03_Mar_2021/Lab4_03_Mar_2021.srcs/sources_1/new/top.vhd:137]
INFO: [Synth 8-638] synthesizing module 'bcd_counter' [C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab4_03_Mar_2021/Lab4_03_Mar_2021/Lab4_03_Mar_2021.srcs/sources_1/new/bcd_counter.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'bcd_counter' (2#1) [C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab4_03_Mar_2021/Lab4_03_Mar_2021/Lab4_03_Mar_2021.srcs/sources_1/new/bcd_counter.vhd:47]
INFO: [Synth 8-3491] module 'bcd_counter' declared at 'C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab4_03_Mar_2021/Lab4_03_Mar_2021/Lab4_03_Mar_2021.srcs/sources_1/new/bcd_counter.vhd:36' bound to instance 'GEN_BCD2' of component 'bcd_counter' [C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab4_03_Mar_2021/Lab4_03_Mar_2021/Lab4_03_Mar_2021.srcs/sources_1/new/top.vhd:149]
INFO: [Synth 8-3491] module 'bcd_counter' declared at 'C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab4_03_Mar_2021/Lab4_03_Mar_2021/Lab4_03_Mar_2021.srcs/sources_1/new/bcd_counter.vhd:36' bound to instance 'GEN_BCD3' of component 'bcd_counter' [C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab4_03_Mar_2021/Lab4_03_Mar_2021/Lab4_03_Mar_2021.srcs/sources_1/new/top.vhd:161]
INFO: [Synth 8-3491] module 'bcd_counter' declared at 'C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab4_03_Mar_2021/Lab4_03_Mar_2021/Lab4_03_Mar_2021.srcs/sources_1/new/bcd_counter.vhd:36' bound to instance 'GEN_BCD4' of component 'bcd_counter' [C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab4_03_Mar_2021/Lab4_03_Mar_2021/Lab4_03_Mar_2021.srcs/sources_1/new/top.vhd:172]
INFO: [Synth 8-3491] module 'bcd_counter' declared at 'C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab4_03_Mar_2021/Lab4_03_Mar_2021/Lab4_03_Mar_2021.srcs/sources_1/new/bcd_counter.vhd:36' bound to instance 'GEN_BCD5' of component 'bcd_counter' [C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab4_03_Mar_2021/Lab4_03_Mar_2021/Lab4_03_Mar_2021.srcs/sources_1/new/top.vhd:184]
INFO: [Synth 8-3491] module 'bcd_counter' declared at 'C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab4_03_Mar_2021/Lab4_03_Mar_2021/Lab4_03_Mar_2021.srcs/sources_1/new/bcd_counter.vhd:36' bound to instance 'GEN_BCD6' of component 'bcd_counter' [C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab4_03_Mar_2021/Lab4_03_Mar_2021/Lab4_03_Mar_2021.srcs/sources_1/new/top.vhd:195]
INFO: [Synth 8-3491] module 'bcd_counter' declared at 'C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab4_03_Mar_2021/Lab4_03_Mar_2021/Lab4_03_Mar_2021.srcs/sources_1/new/bcd_counter.vhd:36' bound to instance 'GEN_BCD7' of component 'bcd_counter' [C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab4_03_Mar_2021/Lab4_03_Mar_2021/Lab4_03_Mar_2021.srcs/sources_1/new/top.vhd:206]
INFO: [Synth 8-3491] module 'bcd_counter' declared at 'C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab4_03_Mar_2021/Lab4_03_Mar_2021/Lab4_03_Mar_2021.srcs/sources_1/new/bcd_counter.vhd:36' bound to instance 'GEN_BCD8' of component 'bcd_counter' [C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab4_03_Mar_2021/Lab4_03_Mar_2021/Lab4_03_Mar_2021.srcs/sources_1/new/top.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'top' (3#1) [C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab4_03_Mar_2021/Lab4_03_Mar_2021/Lab4_03_Mar_2021.srcs/sources_1/new/top.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.730 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1014.730 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Nexys A7-100T.xdc]
Finished Parsing XDC File [C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Nexys A7-100T.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Nexys A7-100T.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1064.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1064.746 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1064.746 ; gain = 50.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1064.746 ; gain = 50.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1064.746 ; gain = 50.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1064.746 ; gain = 50.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 8     
+---Muxes : 
	   8 Input    8 Bit        Muxes := 1     
	  22 Input    7 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 24    
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1064.746 ; gain = 50.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1064.746 ; gain = 50.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1068.957 ; gain = 54.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1069.773 ; gain = 55.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1076.551 ; gain = 61.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1076.551 ; gain = 61.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1076.551 ; gain = 61.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1076.551 ; gain = 61.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1076.551 ; gain = 61.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1076.551 ; gain = 61.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |    10|
|4     |LUT3   |     8|
|5     |LUT5   |    38|
|6     |LUT6   |     8|
|7     |MUXF7  |     4|
|8     |FDCE   |    39|
|9     |FDRE   |    44|
|10    |IBUF   |     4|
|11    |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1076.551 ; gain = 61.820
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1076.551 ; gain = 11.805
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1076.551 ; gain = 61.820
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1086.797 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1086.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1086.797 ; gain = 72.066
INFO: [Common 17-1381] The checkpoint 'C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab4_03_Mar_2021/Lab4_03_Mar_2021/Lab4_03_Mar_2021.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar  1 21:27:32 2021...
