
G483CE_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000546c  080001d8  080001d8  000101d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000021c  08005644  08005644  00015644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005860  08005860  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08005860  08005860  00015860  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005868  08005868  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005868  08005868  00015868  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800586c  0800586c  0001586c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08005870  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000320  2000000c  0800587c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000032c  0800587c  0002032c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021ea7  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a3f  00000000  00000000  00041ee3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00017ab2  00000000  00000000  00045922  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001040  00000000  00000000  0005d3d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00003058  00000000  00000000  0005e418  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002325b  00000000  00000000  00061470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000216e6  00000000  00000000  000846cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ef08b  00000000  00000000  000a5db1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00194e3c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003b58  00000000  00000000  00194e90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800562c 	.word	0x0800562c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	0800562c 	.word	0x0800562c

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	; 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2f>:
 8000ac4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000acc:	bf24      	itt	cs
 8000ace:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ad6:	d90d      	bls.n	8000af4 <__aeabi_d2f+0x30>
 8000ad8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000adc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ae8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aec:	bf08      	it	eq
 8000aee:	f020 0001 	biceq.w	r0, r0, #1
 8000af2:	4770      	bx	lr
 8000af4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000af8:	d121      	bne.n	8000b3e <__aeabi_d2f+0x7a>
 8000afa:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000afe:	bfbc      	itt	lt
 8000b00:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b04:	4770      	bxlt	lr
 8000b06:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b0e:	f1c2 0218 	rsb	r2, r2, #24
 8000b12:	f1c2 0c20 	rsb	ip, r2, #32
 8000b16:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b1e:	bf18      	it	ne
 8000b20:	f040 0001 	orrne.w	r0, r0, #1
 8000b24:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b28:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b2c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b30:	ea40 000c 	orr.w	r0, r0, ip
 8000b34:	fa23 f302 	lsr.w	r3, r3, r2
 8000b38:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b3c:	e7cc      	b.n	8000ad8 <__aeabi_d2f+0x14>
 8000b3e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b42:	d107      	bne.n	8000b54 <__aeabi_d2f+0x90>
 8000b44:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b48:	bf1e      	ittt	ne
 8000b4a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b4e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b52:	4770      	bxne	lr
 8000b54:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b58:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b5c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop

08000b64 <__aeabi_uldivmod>:
 8000b64:	b953      	cbnz	r3, 8000b7c <__aeabi_uldivmod+0x18>
 8000b66:	b94a      	cbnz	r2, 8000b7c <__aeabi_uldivmod+0x18>
 8000b68:	2900      	cmp	r1, #0
 8000b6a:	bf08      	it	eq
 8000b6c:	2800      	cmpeq	r0, #0
 8000b6e:	bf1c      	itt	ne
 8000b70:	f04f 31ff 	movne.w	r1, #4294967295
 8000b74:	f04f 30ff 	movne.w	r0, #4294967295
 8000b78:	f000 b96e 	b.w	8000e58 <__aeabi_idiv0>
 8000b7c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b80:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b84:	f000 f806 	bl	8000b94 <__udivmoddi4>
 8000b88:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b90:	b004      	add	sp, #16
 8000b92:	4770      	bx	lr

08000b94 <__udivmoddi4>:
 8000b94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b98:	9d08      	ldr	r5, [sp, #32]
 8000b9a:	4604      	mov	r4, r0
 8000b9c:	468c      	mov	ip, r1
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	f040 8083 	bne.w	8000caa <__udivmoddi4+0x116>
 8000ba4:	428a      	cmp	r2, r1
 8000ba6:	4617      	mov	r7, r2
 8000ba8:	d947      	bls.n	8000c3a <__udivmoddi4+0xa6>
 8000baa:	fab2 f282 	clz	r2, r2
 8000bae:	b142      	cbz	r2, 8000bc2 <__udivmoddi4+0x2e>
 8000bb0:	f1c2 0020 	rsb	r0, r2, #32
 8000bb4:	fa24 f000 	lsr.w	r0, r4, r0
 8000bb8:	4091      	lsls	r1, r2
 8000bba:	4097      	lsls	r7, r2
 8000bbc:	ea40 0c01 	orr.w	ip, r0, r1
 8000bc0:	4094      	lsls	r4, r2
 8000bc2:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000bc6:	0c23      	lsrs	r3, r4, #16
 8000bc8:	fbbc f6f8 	udiv	r6, ip, r8
 8000bcc:	fa1f fe87 	uxth.w	lr, r7
 8000bd0:	fb08 c116 	mls	r1, r8, r6, ip
 8000bd4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bd8:	fb06 f10e 	mul.w	r1, r6, lr
 8000bdc:	4299      	cmp	r1, r3
 8000bde:	d909      	bls.n	8000bf4 <__udivmoddi4+0x60>
 8000be0:	18fb      	adds	r3, r7, r3
 8000be2:	f106 30ff 	add.w	r0, r6, #4294967295
 8000be6:	f080 8119 	bcs.w	8000e1c <__udivmoddi4+0x288>
 8000bea:	4299      	cmp	r1, r3
 8000bec:	f240 8116 	bls.w	8000e1c <__udivmoddi4+0x288>
 8000bf0:	3e02      	subs	r6, #2
 8000bf2:	443b      	add	r3, r7
 8000bf4:	1a5b      	subs	r3, r3, r1
 8000bf6:	b2a4      	uxth	r4, r4
 8000bf8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000bfc:	fb08 3310 	mls	r3, r8, r0, r3
 8000c00:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c04:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c08:	45a6      	cmp	lr, r4
 8000c0a:	d909      	bls.n	8000c20 <__udivmoddi4+0x8c>
 8000c0c:	193c      	adds	r4, r7, r4
 8000c0e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c12:	f080 8105 	bcs.w	8000e20 <__udivmoddi4+0x28c>
 8000c16:	45a6      	cmp	lr, r4
 8000c18:	f240 8102 	bls.w	8000e20 <__udivmoddi4+0x28c>
 8000c1c:	3802      	subs	r0, #2
 8000c1e:	443c      	add	r4, r7
 8000c20:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c24:	eba4 040e 	sub.w	r4, r4, lr
 8000c28:	2600      	movs	r6, #0
 8000c2a:	b11d      	cbz	r5, 8000c34 <__udivmoddi4+0xa0>
 8000c2c:	40d4      	lsrs	r4, r2
 8000c2e:	2300      	movs	r3, #0
 8000c30:	e9c5 4300 	strd	r4, r3, [r5]
 8000c34:	4631      	mov	r1, r6
 8000c36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c3a:	b902      	cbnz	r2, 8000c3e <__udivmoddi4+0xaa>
 8000c3c:	deff      	udf	#255	; 0xff
 8000c3e:	fab2 f282 	clz	r2, r2
 8000c42:	2a00      	cmp	r2, #0
 8000c44:	d150      	bne.n	8000ce8 <__udivmoddi4+0x154>
 8000c46:	1bcb      	subs	r3, r1, r7
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f f887 	uxth.w	r8, r7
 8000c50:	2601      	movs	r6, #1
 8000c52:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c56:	0c21      	lsrs	r1, r4, #16
 8000c58:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c5c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c60:	fb08 f30c 	mul.w	r3, r8, ip
 8000c64:	428b      	cmp	r3, r1
 8000c66:	d907      	bls.n	8000c78 <__udivmoddi4+0xe4>
 8000c68:	1879      	adds	r1, r7, r1
 8000c6a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c6e:	d202      	bcs.n	8000c76 <__udivmoddi4+0xe2>
 8000c70:	428b      	cmp	r3, r1
 8000c72:	f200 80e9 	bhi.w	8000e48 <__udivmoddi4+0x2b4>
 8000c76:	4684      	mov	ip, r0
 8000c78:	1ac9      	subs	r1, r1, r3
 8000c7a:	b2a3      	uxth	r3, r4
 8000c7c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c80:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c84:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000c88:	fb08 f800 	mul.w	r8, r8, r0
 8000c8c:	45a0      	cmp	r8, r4
 8000c8e:	d907      	bls.n	8000ca0 <__udivmoddi4+0x10c>
 8000c90:	193c      	adds	r4, r7, r4
 8000c92:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c96:	d202      	bcs.n	8000c9e <__udivmoddi4+0x10a>
 8000c98:	45a0      	cmp	r8, r4
 8000c9a:	f200 80d9 	bhi.w	8000e50 <__udivmoddi4+0x2bc>
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	eba4 0408 	sub.w	r4, r4, r8
 8000ca4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ca8:	e7bf      	b.n	8000c2a <__udivmoddi4+0x96>
 8000caa:	428b      	cmp	r3, r1
 8000cac:	d909      	bls.n	8000cc2 <__udivmoddi4+0x12e>
 8000cae:	2d00      	cmp	r5, #0
 8000cb0:	f000 80b1 	beq.w	8000e16 <__udivmoddi4+0x282>
 8000cb4:	2600      	movs	r6, #0
 8000cb6:	e9c5 0100 	strd	r0, r1, [r5]
 8000cba:	4630      	mov	r0, r6
 8000cbc:	4631      	mov	r1, r6
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	fab3 f683 	clz	r6, r3
 8000cc6:	2e00      	cmp	r6, #0
 8000cc8:	d14a      	bne.n	8000d60 <__udivmoddi4+0x1cc>
 8000cca:	428b      	cmp	r3, r1
 8000ccc:	d302      	bcc.n	8000cd4 <__udivmoddi4+0x140>
 8000cce:	4282      	cmp	r2, r0
 8000cd0:	f200 80b8 	bhi.w	8000e44 <__udivmoddi4+0x2b0>
 8000cd4:	1a84      	subs	r4, r0, r2
 8000cd6:	eb61 0103 	sbc.w	r1, r1, r3
 8000cda:	2001      	movs	r0, #1
 8000cdc:	468c      	mov	ip, r1
 8000cde:	2d00      	cmp	r5, #0
 8000ce0:	d0a8      	beq.n	8000c34 <__udivmoddi4+0xa0>
 8000ce2:	e9c5 4c00 	strd	r4, ip, [r5]
 8000ce6:	e7a5      	b.n	8000c34 <__udivmoddi4+0xa0>
 8000ce8:	f1c2 0320 	rsb	r3, r2, #32
 8000cec:	fa20 f603 	lsr.w	r6, r0, r3
 8000cf0:	4097      	lsls	r7, r2
 8000cf2:	fa01 f002 	lsl.w	r0, r1, r2
 8000cf6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cfa:	40d9      	lsrs	r1, r3
 8000cfc:	4330      	orrs	r0, r6
 8000cfe:	0c03      	lsrs	r3, r0, #16
 8000d00:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d04:	fa1f f887 	uxth.w	r8, r7
 8000d08:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d0c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d10:	fb06 f108 	mul.w	r1, r6, r8
 8000d14:	4299      	cmp	r1, r3
 8000d16:	fa04 f402 	lsl.w	r4, r4, r2
 8000d1a:	d909      	bls.n	8000d30 <__udivmoddi4+0x19c>
 8000d1c:	18fb      	adds	r3, r7, r3
 8000d1e:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d22:	f080 808d 	bcs.w	8000e40 <__udivmoddi4+0x2ac>
 8000d26:	4299      	cmp	r1, r3
 8000d28:	f240 808a 	bls.w	8000e40 <__udivmoddi4+0x2ac>
 8000d2c:	3e02      	subs	r6, #2
 8000d2e:	443b      	add	r3, r7
 8000d30:	1a5b      	subs	r3, r3, r1
 8000d32:	b281      	uxth	r1, r0
 8000d34:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d38:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d3c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d40:	fb00 f308 	mul.w	r3, r0, r8
 8000d44:	428b      	cmp	r3, r1
 8000d46:	d907      	bls.n	8000d58 <__udivmoddi4+0x1c4>
 8000d48:	1879      	adds	r1, r7, r1
 8000d4a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d4e:	d273      	bcs.n	8000e38 <__udivmoddi4+0x2a4>
 8000d50:	428b      	cmp	r3, r1
 8000d52:	d971      	bls.n	8000e38 <__udivmoddi4+0x2a4>
 8000d54:	3802      	subs	r0, #2
 8000d56:	4439      	add	r1, r7
 8000d58:	1acb      	subs	r3, r1, r3
 8000d5a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000d5e:	e778      	b.n	8000c52 <__udivmoddi4+0xbe>
 8000d60:	f1c6 0c20 	rsb	ip, r6, #32
 8000d64:	fa03 f406 	lsl.w	r4, r3, r6
 8000d68:	fa22 f30c 	lsr.w	r3, r2, ip
 8000d6c:	431c      	orrs	r4, r3
 8000d6e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000d72:	fa01 f306 	lsl.w	r3, r1, r6
 8000d76:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000d7a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	0c3b      	lsrs	r3, r7, #16
 8000d82:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d86:	fa1f f884 	uxth.w	r8, r4
 8000d8a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d8e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000d92:	fb09 fa08 	mul.w	sl, r9, r8
 8000d96:	458a      	cmp	sl, r1
 8000d98:	fa02 f206 	lsl.w	r2, r2, r6
 8000d9c:	fa00 f306 	lsl.w	r3, r0, r6
 8000da0:	d908      	bls.n	8000db4 <__udivmoddi4+0x220>
 8000da2:	1861      	adds	r1, r4, r1
 8000da4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000da8:	d248      	bcs.n	8000e3c <__udivmoddi4+0x2a8>
 8000daa:	458a      	cmp	sl, r1
 8000dac:	d946      	bls.n	8000e3c <__udivmoddi4+0x2a8>
 8000dae:	f1a9 0902 	sub.w	r9, r9, #2
 8000db2:	4421      	add	r1, r4
 8000db4:	eba1 010a 	sub.w	r1, r1, sl
 8000db8:	b2bf      	uxth	r7, r7
 8000dba:	fbb1 f0fe 	udiv	r0, r1, lr
 8000dbe:	fb0e 1110 	mls	r1, lr, r0, r1
 8000dc2:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000dc6:	fb00 f808 	mul.w	r8, r0, r8
 8000dca:	45b8      	cmp	r8, r7
 8000dcc:	d907      	bls.n	8000dde <__udivmoddi4+0x24a>
 8000dce:	19e7      	adds	r7, r4, r7
 8000dd0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dd4:	d22e      	bcs.n	8000e34 <__udivmoddi4+0x2a0>
 8000dd6:	45b8      	cmp	r8, r7
 8000dd8:	d92c      	bls.n	8000e34 <__udivmoddi4+0x2a0>
 8000dda:	3802      	subs	r0, #2
 8000ddc:	4427      	add	r7, r4
 8000dde:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000de2:	eba7 0708 	sub.w	r7, r7, r8
 8000de6:	fba0 8902 	umull	r8, r9, r0, r2
 8000dea:	454f      	cmp	r7, r9
 8000dec:	46c6      	mov	lr, r8
 8000dee:	4649      	mov	r1, r9
 8000df0:	d31a      	bcc.n	8000e28 <__udivmoddi4+0x294>
 8000df2:	d017      	beq.n	8000e24 <__udivmoddi4+0x290>
 8000df4:	b15d      	cbz	r5, 8000e0e <__udivmoddi4+0x27a>
 8000df6:	ebb3 020e 	subs.w	r2, r3, lr
 8000dfa:	eb67 0701 	sbc.w	r7, r7, r1
 8000dfe:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e02:	40f2      	lsrs	r2, r6
 8000e04:	ea4c 0202 	orr.w	r2, ip, r2
 8000e08:	40f7      	lsrs	r7, r6
 8000e0a:	e9c5 2700 	strd	r2, r7, [r5]
 8000e0e:	2600      	movs	r6, #0
 8000e10:	4631      	mov	r1, r6
 8000e12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e16:	462e      	mov	r6, r5
 8000e18:	4628      	mov	r0, r5
 8000e1a:	e70b      	b.n	8000c34 <__udivmoddi4+0xa0>
 8000e1c:	4606      	mov	r6, r0
 8000e1e:	e6e9      	b.n	8000bf4 <__udivmoddi4+0x60>
 8000e20:	4618      	mov	r0, r3
 8000e22:	e6fd      	b.n	8000c20 <__udivmoddi4+0x8c>
 8000e24:	4543      	cmp	r3, r8
 8000e26:	d2e5      	bcs.n	8000df4 <__udivmoddi4+0x260>
 8000e28:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e2c:	eb69 0104 	sbc.w	r1, r9, r4
 8000e30:	3801      	subs	r0, #1
 8000e32:	e7df      	b.n	8000df4 <__udivmoddi4+0x260>
 8000e34:	4608      	mov	r0, r1
 8000e36:	e7d2      	b.n	8000dde <__udivmoddi4+0x24a>
 8000e38:	4660      	mov	r0, ip
 8000e3a:	e78d      	b.n	8000d58 <__udivmoddi4+0x1c4>
 8000e3c:	4681      	mov	r9, r0
 8000e3e:	e7b9      	b.n	8000db4 <__udivmoddi4+0x220>
 8000e40:	4666      	mov	r6, ip
 8000e42:	e775      	b.n	8000d30 <__udivmoddi4+0x19c>
 8000e44:	4630      	mov	r0, r6
 8000e46:	e74a      	b.n	8000cde <__udivmoddi4+0x14a>
 8000e48:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e4c:	4439      	add	r1, r7
 8000e4e:	e713      	b.n	8000c78 <__udivmoddi4+0xe4>
 8000e50:	3802      	subs	r0, #2
 8000e52:	443c      	add	r4, r7
 8000e54:	e724      	b.n	8000ca0 <__udivmoddi4+0x10c>
 8000e56:	bf00      	nop

08000e58 <__aeabi_idiv0>:
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop

08000e5c <HAL_TIM_PeriodElapsedCallback>:

 // When timer overflows, set flag to tell main to
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 {

	if (htim == &htim2) {
 8000e5c:	4b0e      	ldr	r3, [pc, #56]	; (8000e98 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000e5e:	4298      	cmp	r0, r3
 8000e60:	d00d      	beq.n	8000e7e <HAL_TIM_PeriodElapsedCallback+0x22>
		flag_tim_adcs = 1;
	}
	else if (htim == &htim6) {
 8000e62:	4b0e      	ldr	r3, [pc, #56]	; (8000e9c <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000e64:	4298      	cmp	r0, r3
 8000e66:	d006      	beq.n	8000e76 <HAL_TIM_PeriodElapsedCallback+0x1a>
		flag_tim_voice1 = 1;
	}
	else if (htim == &htim7) {
 8000e68:	4b0d      	ldr	r3, [pc, #52]	; (8000ea0 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8000e6a:	4298      	cmp	r0, r3
 8000e6c:	d00b      	beq.n	8000e86 <HAL_TIM_PeriodElapsedCallback+0x2a>
		flag_tim_voice2 = 1;
	}
	else if (htim == &htim8) {
 8000e6e:	4b0d      	ldr	r3, [pc, #52]	; (8000ea4 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000e70:	4298      	cmp	r0, r3
 8000e72:	d00c      	beq.n	8000e8e <HAL_TIM_PeriodElapsedCallback+0x32>
		flag_tim_voice3 = 1;
	}
 }
 8000e74:	4770      	bx	lr
		flag_tim_voice1 = 1;
 8000e76:	4b0c      	ldr	r3, [pc, #48]	; (8000ea8 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000e78:	2201      	movs	r2, #1
 8000e7a:	701a      	strb	r2, [r3, #0]
 8000e7c:	4770      	bx	lr
		flag_tim_adcs = 1;
 8000e7e:	4b0b      	ldr	r3, [pc, #44]	; (8000eac <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000e80:	2201      	movs	r2, #1
 8000e82:	701a      	strb	r2, [r3, #0]
 8000e84:	4770      	bx	lr
		flag_tim_voice2 = 1;
 8000e86:	4b0a      	ldr	r3, [pc, #40]	; (8000eb0 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000e88:	2201      	movs	r2, #1
 8000e8a:	701a      	strb	r2, [r3, #0]
 8000e8c:	4770      	bx	lr
		flag_tim_voice3 = 1;
 8000e8e:	4b09      	ldr	r3, [pc, #36]	; (8000eb4 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000e90:	2201      	movs	r2, #1
 8000e92:	701a      	strb	r2, [r3, #0]
 }
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop
 8000e98:	20000290 	.word	0x20000290
 8000e9c:	20000244 	.word	0x20000244
 8000ea0:	200002dc 	.word	0x200002dc
 8000ea4:	20000030 	.word	0x20000030
 8000ea8:	2000002a 	.word	0x2000002a
 8000eac:	20000029 	.word	0x20000029
 8000eb0:	2000002b 	.word	0x2000002b
 8000eb4:	2000002c 	.word	0x2000002c

08000eb8 <HAL_UART_RxCpltCallback>:

 // When UART message recieved, only valid if starts with 0x80 or 0x90
 void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 {
	 flag_midi_ready = 1;
 8000eb8:	4b01      	ldr	r3, [pc, #4]	; (8000ec0 <HAL_UART_RxCpltCallback+0x8>)
 8000eba:	2201      	movs	r2, #1
 8000ebc:	701a      	strb	r2, [r3, #0]
 }
 8000ebe:	4770      	bx	lr
 8000ec0:	20000028 	.word	0x20000028

08000ec4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ec4:	b530      	push	{r4, r5, lr}
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ec6:	2100      	movs	r1, #0
{
 8000ec8:	b0ab      	sub	sp, #172	; 0xac
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000eca:	460c      	mov	r4, r1
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ecc:	2238      	movs	r2, #56	; 0x38
 8000ece:	a806      	add	r0, sp, #24
 8000ed0:	f004 fba4 	bl	800561c <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ed4:	4621      	mov	r1, r4
 8000ed6:	2254      	movs	r2, #84	; 0x54
 8000ed8:	a814      	add	r0, sp, #80	; 0x50
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000eda:	e9cd 4400 	strd	r4, r4, [sp]
 8000ede:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8000ee2:	9404      	str	r4, [sp, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ee4:	f004 fb9a 	bl	800561c <memset>

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000ee8:	4620      	mov	r0, r4
 8000eea:	f002 fb4d 	bl	8003588 <HAL_PWREx_ControlVoltageScaling>
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000eee:	2404      	movs	r4, #4
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ef0:	2302      	movs	r3, #2
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ef2:	f44f 7580 	mov.w	r5, #256	; 0x100
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ef6:	2140      	movs	r1, #64	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 85;
 8000ef8:	2255      	movs	r2, #85	; 0x55
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000efa:	a806      	add	r0, sp, #24
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000efc:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000f00:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f04:	e9cd 5109 	strd	r5, r1, [sp, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLN = 85;
 8000f08:	e9cd 420f 	strd	r4, r2, [sp, #60]	; 0x3c
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f0c:	9306      	str	r3, [sp, #24]
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000f0e:	9313      	str	r3, [sp, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f10:	f002 fbc0 	bl	8003694 <HAL_RCC_OscConfig>
 8000f14:	b108      	cbz	r0, 8000f1a <SystemClock_Config+0x56>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f16:	b672      	cpsid	i
void Error_Handler(void)
{
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000f18:	e7fe      	b.n	8000f18 <SystemClock_Config+0x54>
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f1a:	4603      	mov	r3, r0
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000f1c:	4621      	mov	r1, r4
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f1e:	2503      	movs	r5, #3
 8000f20:	240f      	movs	r4, #15
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f22:	9304      	str	r3, [sp, #16]
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f24:	2200      	movs	r2, #0
 8000f26:	2300      	movs	r3, #0
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000f28:	4668      	mov	r0, sp
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f2a:	e9cd 4500 	strd	r4, r5, [sp]
 8000f2e:	e9cd 2302 	strd	r2, r3, [sp, #8]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000f32:	f002 fe33 	bl	8003b9c <HAL_RCC_ClockConfig>
 8000f36:	b108      	cbz	r0, 8000f3c <SystemClock_Config+0x78>
 8000f38:	b672      	cpsid	i
	while (1)
 8000f3a:	e7fe      	b.n	8000f3a <SystemClock_Config+0x76>
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_ADC12
 8000f3c:	4c08      	ldr	r4, [pc, #32]	; (8000f60 <SystemClock_Config+0x9c>)
 8000f3e:	2500      	movs	r5, #0
	PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000f40:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
	PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8000f44:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f48:	a814      	add	r0, sp, #80	; 0x50
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_ADC12
 8000f4a:	e9cd 4514 	strd	r4, r5, [sp, #80]	; 0x50
	PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8000f4e:	e9cd 2325 	strd	r2, r3, [sp, #148]	; 0x94
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f52:	f002 ff5f 	bl	8003e14 <HAL_RCCEx_PeriphCLKConfig>
 8000f56:	b108      	cbz	r0, 8000f5c <SystemClock_Config+0x98>
 8000f58:	b672      	cpsid	i
	while (1)
 8000f5a:	e7fe      	b.n	8000f5a <SystemClock_Config+0x96>
}
 8000f5c:	b02b      	add	sp, #172	; 0xac
 8000f5e:	bd30      	pop	{r4, r5, pc}
 8000f60:	00018001 	.word	0x00018001
 8000f64:	00000000 	.word	0x00000000

08000f68 <main>:
{
 8000f68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000f6c:	ed2d 8b08 	vpush	{d8-d11}
		v[i].gate = OFF;
 8000f70:	2400      	movs	r4, #0
{
 8000f72:	b0bb      	sub	sp, #236	; 0xec
	HAL_Init();
 8000f74:	f000 ff1a 	bl	8001dac <HAL_Init>
	SystemClock_Config();
 8000f78:	f7ff ffa4 	bl	8000ec4 <SystemClock_Config>
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f7c:	e9cd 4420 	strd	r4, r4, [sp, #128]	; 0x80
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000f80:	4ba8      	ldr	r3, [pc, #672]	; (8001224 <main+0x2bc>)
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f82:	941f      	str	r4, [sp, #124]	; 0x7c
		v[i].gate = OFF;
 8000f84:	f8ad 40ac 	strh.w	r4, [sp, #172]	; 0xac
		v[i].lut_index = 0;
 8000f88:	f88d 40b0 	strb.w	r4, [sp, #176]	; 0xb0
		v[i].gate = OFF;
 8000f8c:	f8ad 40c0 	strh.w	r4, [sp, #192]	; 0xc0
		v[i].lut_index = 0;
 8000f90:	f88d 40c4 	strb.w	r4, [sp, #196]	; 0xc4
		v[i].gate = OFF;
 8000f94:	f8ad 40d4 	strh.w	r4, [sp, #212]	; 0xd4
		v[i].lut_index = 0;
 8000f98:	f88d 40d8 	strb.w	r4, [sp, #216]	; 0xd8
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f9c:	941e      	str	r4, [sp, #120]	; 0x78
 8000f9e:	9422      	str	r4, [sp, #136]	; 0x88
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000fa0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8000fa2:	48a1      	ldr	r0, [pc, #644]	; (8001228 <main+0x2c0>)
	hdac1.Instance = DAC1;
 8000fa4:	4da1      	ldr	r5, [pc, #644]	; (800122c <main+0x2c4>)
		v[i].env_val = 0.0;
 8000fa6:	2100      	movs	r1, #0
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000fa8:	f042 0201 	orr.w	r2, r2, #1
		v[i].env_val = 0.0;
 8000fac:	912f      	str	r1, [sp, #188]	; 0xbc
 8000fae:	9134      	str	r1, [sp, #208]	; 0xd0
 8000fb0:	9139      	str	r1, [sp, #228]	; 0xe4
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000fb2:	64da      	str	r2, [r3, #76]	; 0x4c
 8000fb4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000fb6:	f002 0201 	and.w	r2, r2, #1
 8000fba:	9204      	str	r2, [sp, #16]
 8000fbc:	9a04      	ldr	r2, [sp, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000fbe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000fc0:	f042 0202 	orr.w	r2, r2, #2
 8000fc4:	64da      	str	r2, [r3, #76]	; 0x4c
 8000fc6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fc8:	f003 0302 	and.w	r3, r3, #2
 8000fcc:	9305      	str	r3, [sp, #20]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8000fce:	4622      	mov	r2, r4
 8000fd0:	f44f 6100 	mov.w	r1, #2048	; 0x800
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000fd4:	9b05      	ldr	r3, [sp, #20]
	GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000fd6:	2600      	movs	r6, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8000fd8:	f002 fad0 	bl	800357c <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000fdc:	2700      	movs	r7, #0
 8000fde:	2301      	movs	r3, #1
 8000fe0:	f44f 6200 	mov.w	r2, #2048	; 0x800
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fe4:	4890      	ldr	r0, [pc, #576]	; (8001228 <main+0x2c0>)
 8000fe6:	a91e      	add	r1, sp, #120	; 0x78
	GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000fe8:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
 8000fec:	e9cd 6720 	strd	r6, r7, [sp, #128]	; 0x80
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ff0:	f002 f9d0 	bl	8003394 <HAL_GPIO_Init>
	DAC_ChannelConfTypeDef sConfig = {0};
 8000ff4:	4621      	mov	r1, r4
 8000ff6:	a81e      	add	r0, sp, #120	; 0x78
 8000ff8:	2230      	movs	r2, #48	; 0x30
 8000ffa:	f004 fb0f 	bl	800561c <memset>
	hdac1.Instance = DAC1;
 8000ffe:	4b8c      	ldr	r3, [pc, #560]	; (8001230 <main+0x2c8>)
 8001000:	602b      	str	r3, [r5, #0]
	if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001002:	4628      	mov	r0, r5
 8001004:	f001 ffe8 	bl	8002fd8 <HAL_DAC_Init>
 8001008:	b108      	cbz	r0, 800100e <main+0xa6>
 800100a:	b672      	cpsid	i
	while (1)
 800100c:	e7fe      	b.n	800100c <main+0xa4>
	sConfig.DAC_SignedFormat = DISABLE;
 800100e:	4602      	mov	r2, r0
	sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001010:	2302      	movs	r3, #2
	if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001012:	4628      	mov	r0, r5
	sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001014:	2404      	movs	r4, #4
 8001016:	2500      	movs	r5, #0
	if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001018:	a91e      	add	r1, sp, #120	; 0x78
	sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 800101a:	931e      	str	r3, [sp, #120]	; 0x78
	sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800101c:	e9cd 6720 	strd	r6, r7, [sp, #128]	; 0x80
 8001020:	e9cd 6722 	strd	r6, r7, [sp, #136]	; 0x88
 8001024:	e9cd 4524 	strd	r4, r5, [sp, #144]	; 0x90
	sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001028:	f8ad 207c 	strh.w	r2, [sp, #124]	; 0x7c
	if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800102c:	f002 f854 	bl	80030d8 <HAL_DAC_ConfigChannel>
 8001030:	4603      	mov	r3, r0
 8001032:	b9b0      	cbnz	r0, 8001062 <main+0xfa>
	huart1.Instance = USART1;
 8001034:	4c7f      	ldr	r4, [pc, #508]	; (8001234 <main+0x2cc>)
 8001036:	4980      	ldr	r1, [pc, #512]	; (8001238 <main+0x2d0>)
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001038:	60a0      	str	r0, [r4, #8]
	huart1.Init.BaudRate = 31250;
 800103a:	f647 2212 	movw	r2, #31250	; 0x7a12
	if (HAL_UART_Init(&huart1) != HAL_OK)
 800103e:	4620      	mov	r0, r4
	huart1.Init.Mode = UART_MODE_RX;
 8001040:	2704      	movs	r7, #4
	huart1.Init.BaudRate = 31250;
 8001042:	e9c4 1200 	strd	r1, r2, [r4]
	huart1.Init.Parity = UART_PARITY_NONE;
 8001046:	e9c4 3303 	strd	r3, r3, [r4, #12]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800104a:	e9c4 3306 	strd	r3, r3, [r4, #24]
	huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800104e:	e9c4 3308 	strd	r3, r3, [r4, #32]
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001052:	62a3      	str	r3, [r4, #40]	; 0x28
	huart1.Init.Mode = UART_MODE_RX;
 8001054:	6167      	str	r7, [r4, #20]
	if (HAL_UART_Init(&huart1) != HAL_OK)
 8001056:	f004 f845 	bl	80050e4 <HAL_UART_Init>
 800105a:	4601      	mov	r1, r0
 800105c:	b118      	cbz	r0, 8001066 <main+0xfe>
 800105e:	b672      	cpsid	i
	while (1)
 8001060:	e7fe      	b.n	8001060 <main+0xf8>
 8001062:	b672      	cpsid	i
 8001064:	e7fe      	b.n	8001064 <main+0xfc>
	if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001066:	4620      	mov	r0, r4
 8001068:	f004 fa38 	bl	80054dc <HAL_UARTEx_SetTxFifoThreshold>
 800106c:	4601      	mov	r1, r0
 800106e:	b108      	cbz	r0, 8001074 <main+0x10c>
 8001070:	b672      	cpsid	i
	while (1)
 8001072:	e7fe      	b.n	8001072 <main+0x10a>
	if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001074:	4620      	mov	r0, r4
 8001076:	f004 fa6f 	bl	8005558 <HAL_UARTEx_SetRxFifoThreshold>
 800107a:	b108      	cbz	r0, 8001080 <main+0x118>
 800107c:	b672      	cpsid	i
	while (1)
 800107e:	e7fe      	b.n	800107e <main+0x116>
	if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001080:	4620      	mov	r0, r4
 8001082:	f004 fa0d 	bl	80054a0 <HAL_UARTEx_DisableFifoMode>
 8001086:	4603      	mov	r3, r0
 8001088:	b108      	cbz	r0, 800108e <main+0x126>
 800108a:	b672      	cpsid	i
	while (1)
 800108c:	e7fe      	b.n	800108c <main+0x124>
	hadc1.Instance = ADC1;
 800108e:	4c6b      	ldr	r4, [pc, #428]	; (800123c <main+0x2d4>)
	ADC_MultiModeTypeDef multimode = {0};
 8001090:	901e      	str	r0, [sp, #120]	; 0x78
	hadc1.Init.LowPowerAutoWait = DISABLE;
 8001092:	f44f 7880 	mov.w	r8, #256	; 0x100
	hadc1.Instance = ADC1;
 8001096:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800109a:	4620      	mov	r0, r4
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800109c:	f44f 3940 	mov.w	r9, #196608	; 0x30000
	hadc1.Init.NbrOfConversion = 1;
 80010a0:	2601      	movs	r6, #1
	hadc1.Init.LowPowerAutoWait = DISABLE;
 80010a2:	f8a4 801c 	strh.w	r8, [r4, #28]
	ADC_MultiModeTypeDef multimode = {0};
 80010a6:	e9cd 331f 	strd	r3, r3, [sp, #124]	; 0x7c
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010aa:	e9c4 3302 	strd	r3, r3, [r4, #8]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80010ae:	e9c4 3304 	strd	r3, r3, [r4, #16]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010b2:	e9c4 330b 	strd	r3, r3, [r4, #44]	; 0x2c
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010b6:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
	hadc1.Init.DMAContinuousRequests = DISABLE;
 80010ba:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
	hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010be:	63e3      	str	r3, [r4, #60]	; 0x3c
	hadc1.Init.OversamplingMode = DISABLE;
 80010c0:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80010c4:	e9c4 2900 	strd	r2, r9, [r4]
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010c8:	61a7      	str	r7, [r4, #24]
	hadc1.Init.NbrOfConversion = 1;
 80010ca:	6226      	str	r6, [r4, #32]
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010cc:	f000 fea2 	bl	8001e14 <HAL_ADC_Init>
 80010d0:	4603      	mov	r3, r0
 80010d2:	b108      	cbz	r0, 80010d8 <main+0x170>
 80010d4:	b672      	cpsid	i
	while (1)
 80010d6:	e7fe      	b.n	80010d6 <main+0x16e>
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010d8:	4620      	mov	r0, r4
 80010da:	a91e      	add	r1, sp, #120	; 0x78
	multimode.Mode = ADC_MODE_INDEPENDENT;
 80010dc:	931e      	str	r3, [sp, #120]	; 0x78
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010de:	f001 fe55 	bl	8002d8c <HAL_ADCEx_MultiModeConfigChannel>
 80010e2:	4605      	mov	r5, r0
 80010e4:	b108      	cbz	r0, 80010ea <main+0x182>
 80010e6:	b672      	cpsid	i
	while (1)
 80010e8:	e7fe      	b.n	80010e8 <main+0x180>
	hadc3.Instance = ADC3;
 80010ea:	4c55      	ldr	r4, [pc, #340]	; (8001240 <main+0x2d8>)
	ADC_MultiModeTypeDef multimode = {0};
 80010ec:	9016      	str	r0, [sp, #88]	; 0x58
	ADC_ChannelConfTypeDef sConfig = {0};
 80010ee:	4601      	mov	r1, r0
 80010f0:	2220      	movs	r2, #32
 80010f2:	a81e      	add	r0, sp, #120	; 0x78
	ADC_MultiModeTypeDef multimode = {0};
 80010f4:	e9cd 5517 	strd	r5, r5, [sp, #92]	; 0x5c
	ADC_ChannelConfTypeDef sConfig = {0};
 80010f8:	f004 fa90 	bl	800561c <memset>
	hadc3.Instance = ADC3;
 80010fc:	4b51      	ldr	r3, [pc, #324]	; (8001244 <main+0x2dc>)
	hadc3.Init.LowPowerAutoWait = DISABLE;
 80010fe:	f8a4 801c 	strh.w	r8, [r4, #28]
	if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001102:	4620      	mov	r0, r4
	hadc3.Instance = ADC3;
 8001104:	6023      	str	r3, [r4, #0]
	hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001106:	e9c4 5502 	strd	r5, r5, [r4, #8]
	hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800110a:	e9c4 5504 	strd	r5, r5, [r4, #16]
	hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800110e:	e9c4 550b 	strd	r5, r5, [r4, #44]	; 0x2c
	hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001112:	f8c4 9004 	str.w	r9, [r4, #4]
	hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001116:	61a7      	str	r7, [r4, #24]
	hadc3.Init.NbrOfConversion = 1;
 8001118:	6226      	str	r6, [r4, #32]
	hadc3.Init.DiscontinuousConvMode = DISABLE;
 800111a:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
	hadc3.Init.DMAContinuousRequests = ENABLE;
 800111e:	f884 6038 	strb.w	r6, [r4, #56]	; 0x38
	hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001122:	63e5      	str	r5, [r4, #60]	; 0x3c
	hadc3.Init.OversamplingMode = DISABLE;
 8001124:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
	if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001128:	f000 fe74 	bl	8001e14 <HAL_ADC_Init>
 800112c:	4603      	mov	r3, r0
 800112e:	b108      	cbz	r0, 8001134 <main+0x1cc>
 8001130:	b672      	cpsid	i
	while (1)
 8001132:	e7fe      	b.n	8001132 <main+0x1ca>
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8001134:	4620      	mov	r0, r4
 8001136:	a916      	add	r1, sp, #88	; 0x58
	multimode.Mode = ADC_MODE_INDEPENDENT;
 8001138:	9316      	str	r3, [sp, #88]	; 0x58
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 800113a:	f001 fe27 	bl	8002d8c <HAL_ADCEx_MultiModeConfigChannel>
 800113e:	b108      	cbz	r0, 8001144 <main+0x1dc>
 8001140:	b672      	cpsid	i
	while (1)
 8001142:	e7fe      	b.n	8001142 <main+0x1da>
	sConfig.Channel = ADC_CHANNEL_1;
 8001144:	4a40      	ldr	r2, [pc, #256]	; (8001248 <main+0x2e0>)
	if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001146:	483e      	ldr	r0, [pc, #248]	; (8001240 <main+0x2d8>)
	sConfig.Channel = ADC_CHANNEL_1;
 8001148:	2306      	movs	r3, #6
 800114a:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
 800114e:	2200      	movs	r2, #0
 8001150:	237f      	movs	r3, #127	; 0x7f
 8001152:	e9cd 2320 	strd	r2, r3, [sp, #128]	; 0x80
	if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001156:	a91e      	add	r1, sp, #120	; 0x78
	sConfig.Channel = ADC_CHANNEL_1;
 8001158:	2204      	movs	r2, #4
 800115a:	2300      	movs	r3, #0
 800115c:	e9cd 2322 	strd	r2, r3, [sp, #136]	; 0x88
	if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001160:	f001 f982 	bl	8002468 <HAL_ADC_ConfigChannel>
 8001164:	b108      	cbz	r0, 800116a <main+0x202>
 8001166:	b672      	cpsid	i
	while (1)
 8001168:	e7fe      	b.n	8001168 <main+0x200>
	htim2.Instance = TIM2;
 800116a:	4c38      	ldr	r4, [pc, #224]	; (800124c <main+0x2e4>)
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800116c:	901e      	str	r0, [sp, #120]	; 0x78
 800116e:	e9cd 001f 	strd	r0, r0, [sp, #124]	; 0x7c
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001172:	e9cd 0016 	strd	r0, r0, [sp, #88]	; 0x58
	htim2.Instance = TIM2;
 8001176:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
	htim2.Init.Prescaler = 99;
 800117a:	2263      	movs	r2, #99	; 0x63
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800117c:	9021      	str	r0, [sp, #132]	; 0x84
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 800117e:	9018      	str	r0, [sp, #96]	; 0x60
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001180:	60a0      	str	r0, [r4, #8]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001182:	6120      	str	r0, [r4, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001184:	61a0      	str	r0, [r4, #24]
	htim2.Init.Period = 16999;
 8001186:	f244 2367 	movw	r3, #16999	; 0x4267
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800118a:	4620      	mov	r0, r4
	htim2.Instance = TIM2;
 800118c:	6021      	str	r1, [r4, #0]
	htim2.Init.Prescaler = 99;
 800118e:	6062      	str	r2, [r4, #4]
	htim2.Init.Period = 16999;
 8001190:	60e3      	str	r3, [r4, #12]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001192:	f002 ffc7 	bl	8004124 <HAL_TIM_Base_Init>
 8001196:	b108      	cbz	r0, 800119c <main+0x234>
 8001198:	b672      	cpsid	i
	while (1)
 800119a:	e7fe      	b.n	800119a <main+0x232>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800119c:	f44f 5580 	mov.w	r5, #4096	; 0x1000
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80011a0:	a91e      	add	r1, sp, #120	; 0x78
 80011a2:	4620      	mov	r0, r4
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011a4:	951e      	str	r5, [sp, #120]	; 0x78
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80011a6:	f003 f897 	bl	80042d8 <HAL_TIM_ConfigClockSource>
 80011aa:	4603      	mov	r3, r0
 80011ac:	b108      	cbz	r0, 80011b2 <main+0x24a>
 80011ae:	b672      	cpsid	i
	while (1)
 80011b0:	e7fe      	b.n	80011b0 <main+0x248>
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80011b2:	4620      	mov	r0, r4
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80011b4:	2720      	movs	r7, #32
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80011b6:	a916      	add	r1, sp, #88	; 0x58
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011b8:	9318      	str	r3, [sp, #96]	; 0x60
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80011ba:	9716      	str	r7, [sp, #88]	; 0x58
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80011bc:	f003 fa58 	bl	8004670 <HAL_TIMEx_MasterConfigSynchronization>
 80011c0:	4603      	mov	r3, r0
 80011c2:	b108      	cbz	r0, 80011c8 <main+0x260>
 80011c4:	b672      	cpsid	i
	while (1)
 80011c6:	e7fe      	b.n	80011c6 <main+0x25e>
	htim6.Instance = TIM6;
 80011c8:	4c21      	ldr	r4, [pc, #132]	; (8001250 <main+0x2e8>)
 80011ca:	4a22      	ldr	r2, [pc, #136]	; (8001254 <main+0x2ec>)
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011cc:	901e      	str	r0, [sp, #120]	; 0x78
	htim6.Init.Period = 65535;
 80011ce:	f64f 76ff 	movw	r6, #65535	; 0xffff
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80011d2:	4620      	mov	r0, r4
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011d4:	e9cd 331f 	strd	r3, r3, [sp, #124]	; 0x7c
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011d8:	e9c4 3301 	strd	r3, r3, [r4, #4]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011dc:	61a3      	str	r3, [r4, #24]
	htim6.Instance = TIM6;
 80011de:	6022      	str	r2, [r4, #0]
	htim6.Init.Period = 65535;
 80011e0:	60e6      	str	r6, [r4, #12]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80011e2:	f002 ff9f 	bl	8004124 <HAL_TIM_Base_Init>
 80011e6:	4603      	mov	r3, r0
 80011e8:	b108      	cbz	r0, 80011ee <main+0x286>
 80011ea:	b672      	cpsid	i
	while (1)
 80011ec:	e7fe      	b.n	80011ec <main+0x284>
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80011ee:	4620      	mov	r0, r4
 80011f0:	a91e      	add	r1, sp, #120	; 0x78
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011f2:	9320      	str	r3, [sp, #128]	; 0x80
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80011f4:	971e      	str	r7, [sp, #120]	; 0x78
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80011f6:	f003 fa3b 	bl	8004670 <HAL_TIMEx_MasterConfigSynchronization>
 80011fa:	4603      	mov	r3, r0
 80011fc:	b108      	cbz	r0, 8001202 <main+0x29a>
 80011fe:	b672      	cpsid	i
	while (1)
 8001200:	e7fe      	b.n	8001200 <main+0x298>
	htim7.Instance = TIM7;
 8001202:	4c15      	ldr	r4, [pc, #84]	; (8001258 <main+0x2f0>)
 8001204:	4a15      	ldr	r2, [pc, #84]	; (800125c <main+0x2f4>)
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001206:	901e      	str	r0, [sp, #120]	; 0x78
	if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001208:	4620      	mov	r0, r4
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 800120a:	e9cd 331f 	strd	r3, r3, [sp, #124]	; 0x7c
	htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800120e:	e9c4 3301 	strd	r3, r3, [r4, #4]
	htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001212:	61a3      	str	r3, [r4, #24]
	htim7.Init.Period = 65535;
 8001214:	60e6      	str	r6, [r4, #12]
	htim7.Instance = TIM7;
 8001216:	6022      	str	r2, [r4, #0]
	if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001218:	f002 ff84 	bl	8004124 <HAL_TIM_Base_Init>
 800121c:	4603      	mov	r3, r0
 800121e:	b1f8      	cbz	r0, 8001260 <main+0x2f8>
 8001220:	b672      	cpsid	i
	while (1)
 8001222:	e7fe      	b.n	8001222 <main+0x2ba>
 8001224:	40021000 	.word	0x40021000
 8001228:	48000400 	.word	0x48000400
 800122c:	2000007c 	.word	0x2000007c
 8001230:	50000800 	.word	0x50000800
 8001234:	200001b4 	.word	0x200001b4
 8001238:	40013800 	.word	0x40013800
 800123c:	200000dc 	.word	0x200000dc
 8001240:	20000148 	.word	0x20000148
 8001244:	50000400 	.word	0x50000400
 8001248:	04300002 	.word	0x04300002
 800124c:	20000290 	.word	0x20000290
 8001250:	20000244 	.word	0x20000244
 8001254:	40001000 	.word	0x40001000
 8001258:	200002dc 	.word	0x200002dc
 800125c:	40001400 	.word	0x40001400
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001260:	4620      	mov	r0, r4
 8001262:	a91e      	add	r1, sp, #120	; 0x78
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001264:	9320      	str	r3, [sp, #128]	; 0x80
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001266:	971e      	str	r7, [sp, #120]	; 0x78
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001268:	f003 fa02 	bl	8004670 <HAL_TIMEx_MasterConfigSynchronization>
 800126c:	4603      	mov	r3, r0
 800126e:	b108      	cbz	r0, 8001274 <main+0x30c>
 8001270:	b672      	cpsid	i
	while (1)
 8001272:	e7fe      	b.n	8001272 <main+0x30a>
	htim8.Instance = TIM8;
 8001274:	4cc0      	ldr	r4, [pc, #768]	; (8001578 <main+0x610>)
 8001276:	4ac1      	ldr	r2, [pc, #772]	; (800157c <main+0x614>)
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001278:	9018      	str	r0, [sp, #96]	; 0x60
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800127a:	e9cd 001e 	strd	r0, r0, [sp, #120]	; 0x78
 800127e:	e9cd 0020 	strd	r0, r0, [sp, #128]	; 0x80
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001282:	e9cd 0016 	strd	r0, r0, [sp, #88]	; 0x58
	htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001286:	e9c4 0001 	strd	r0, r0, [r4, #4]
	if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800128a:	4620      	mov	r0, r4
	htim8.Init.RepetitionCounter = 0;
 800128c:	e9c4 3304 	strd	r3, r3, [r4, #16]
	htim8.Init.Period = 65535;
 8001290:	60e6      	str	r6, [r4, #12]
	htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001292:	61a3      	str	r3, [r4, #24]
	htim8.Instance = TIM8;
 8001294:	6022      	str	r2, [r4, #0]
	if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001296:	f002 ff45 	bl	8004124 <HAL_TIM_Base_Init>
 800129a:	b108      	cbz	r0, 80012a0 <main+0x338>
 800129c:	b672      	cpsid	i
	while (1)
 800129e:	e7fe      	b.n	800129e <main+0x336>
	if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80012a0:	4620      	mov	r0, r4
 80012a2:	a91e      	add	r1, sp, #120	; 0x78
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012a4:	951e      	str	r5, [sp, #120]	; 0x78
	if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80012a6:	f003 f817 	bl	80042d8 <HAL_TIM_ConfigClockSource>
 80012aa:	b108      	cbz	r0, 80012b0 <main+0x348>
 80012ac:	b672      	cpsid	i
	while (1)
 80012ae:	e7fe      	b.n	80012ae <main+0x346>
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012b0:	2300      	movs	r3, #0
	if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80012b2:	48b1      	ldr	r0, [pc, #708]	; (8001578 <main+0x610>)
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012b4:	9318      	str	r3, [sp, #96]	; 0x60
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80012b6:	2420      	movs	r4, #32
 80012b8:	2500      	movs	r5, #0
	if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80012ba:	a916      	add	r1, sp, #88	; 0x58
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80012bc:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
	if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80012c0:	f003 f9d6 	bl	8004670 <HAL_TIMEx_MasterConfigSynchronization>
 80012c4:	9000      	str	r0, [sp, #0]
 80012c6:	b108      	cbz	r0, 80012cc <main+0x364>
 80012c8:	b672      	cpsid	i
	while (1)
 80012ca:	e7fe      	b.n	80012ca <main+0x362>
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80012cc:	217f      	movs	r1, #127	; 0x7f
 80012ce:	48ac      	ldr	r0, [pc, #688]	; (8001580 <main+0x618>)
 80012d0:	f001 fd04 	bl	8002cdc <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc3, ADC_SINGLE_ENDED);
 80012d4:	217f      	movs	r1, #127	; 0x7f
 80012d6:	48ab      	ldr	r0, [pc, #684]	; (8001584 <main+0x61c>)
 80012d8:	f001 fd00 	bl	8002cdc <HAL_ADCEx_Calibration_Start>
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 80012dc:	9900      	ldr	r1, [sp, #0]
 80012de:	48aa      	ldr	r0, [pc, #680]	; (8001588 <main+0x620>)
 80012e0:	f001 fe90 	bl	8003004 <HAL_DAC_Start>
	HAL_TIM_Base_Start_IT(&htim2);
 80012e4:	48a9      	ldr	r0, [pc, #676]	; (800158c <main+0x624>)
 80012e6:	f002 ffb5 	bl	8004254 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim6);
 80012ea:	48a9      	ldr	r0, [pc, #676]	; (8001590 <main+0x628>)
 80012ec:	f002 ffb2 	bl	8004254 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 80012f0:	48a8      	ldr	r0, [pc, #672]	; (8001594 <main+0x62c>)
 80012f2:	f002 ffaf 	bl	8004254 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim8);
 80012f6:	48a0      	ldr	r0, [pc, #640]	; (8001578 <main+0x610>)
 80012f8:	f002 ffac 	bl	8004254 <HAL_TIM_Base_Start_IT>
 	HAL_UART_Receive_IT(&huart1, midi_tmp, NUM_MIDI_BYTES);
 80012fc:	48a6      	ldr	r0, [pc, #664]	; (8001598 <main+0x630>)
 80012fe:	a903      	add	r1, sp, #12
 8001300:	2203      	movs	r2, #3
 8001302:	f003 fa27 	bl	8004754 <HAL_UART_Receive_IT>
	float multiplier = 1.0;
 8001306:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 		if (flag_midi_ready == 1) {
 800130a:	4ba4      	ldr	r3, [pc, #656]	; (800159c <main+0x634>)
 800130c:	781b      	ldrb	r3, [r3, #0]
 800130e:	2b01      	cmp	r3, #1
 8001310:	f000 8156 	beq.w	80015c0 <main+0x658>
 		if (flag_tim_adcs == 1) {
 8001314:	4ba2      	ldr	r3, [pc, #648]	; (80015a0 <main+0x638>)
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	2b01      	cmp	r3, #1
 800131a:	b2dc      	uxtb	r4, r3
 800131c:	f000 80e4 	beq.w	80014e8 <main+0x580>
 		if (flag_tim_voice1 == 1) {
 8001320:	4ba0      	ldr	r3, [pc, #640]	; (80015a4 <main+0x63c>)
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	2b01      	cmp	r3, #1
 8001326:	d146      	bne.n	80013b6 <main+0x44e>
 			PUT_TO_DAC(VOICE_SUM);
 8001328:	f89d 30c4 	ldrb.w	r3, [sp, #196]	; 0xc4
 800132c:	4d9e      	ldr	r5, [pc, #632]	; (80015a8 <main+0x640>)
 800132e:	f89d 20c1 	ldrb.w	r2, [sp, #193]	; 0xc1
 8001332:	f835 4013 	ldrh.w	r4, [r5, r3, lsl #1]
 8001336:	f89d 10b0 	ldrb.w	r1, [sp, #176]	; 0xb0
 800133a:	f89d 30ad 	ldrb.w	r3, [sp, #173]	; 0xad
 800133e:	f835 0011 	ldrh.w	r0, [r5, r1, lsl #1]
 8001342:	ed9d 7a34 	vldr	s14, [sp, #208]	; 0xd0
 8001346:	f89d 10d8 	ldrb.w	r1, [sp, #216]	; 0xd8
 800134a:	ed9d 6a2f 	vldr	s12, [sp, #188]	; 0xbc
 800134e:	f835 1011 	ldrh.w	r1, [r5, r1, lsl #1]
 8001352:	eddd 6a39 	vldr	s13, [sp, #228]	; 0xe4
 8001356:	fb02 f204 	mul.w	r2, r2, r4
 800135a:	ee07 2a90 	vmov	s15, r2
 800135e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001362:	fb03 f300 	mul.w	r3, r3, r0
 8001366:	ee67 7a87 	vmul.f32	s15, s15, s14
 800136a:	ee07 3a10 	vmov	s14, r3
 800136e:	f89d 20d5 	ldrb.w	r2, [sp, #213]	; 0xd5
 8001372:	f89d 30b0 	ldrb.w	r3, [sp, #176]	; 0xb0
 8001376:	488d      	ldr	r0, [pc, #564]	; (80015ac <main+0x644>)
 8001378:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800137c:	fb02 f201 	mul.w	r2, r2, r1
 8001380:	eee7 7a06 	vfma.f32	s15, s14, s12
 			flag_tim_voice1 = 0;
 8001384:	2100      	movs	r1, #0
 			voices[0].lut_index++;
 8001386:	3301      	adds	r3, #1
 			PUT_TO_DAC(VOICE_SUM);
 8001388:	ee07 2a10 	vmov	s14, r2
 800138c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 			flag_tim_voice1 = 0;
 8001390:	4a84      	ldr	r2, [pc, #528]	; (80015a4 <main+0x63c>)
 			PUT_TO_DAC(VOICE_SUM);
 8001392:	eee7 7a26 	vfma.f32	s15, s14, s13
 			flag_tim_voice1 = 0;
 8001396:	7011      	strb	r1, [r2, #0]
 			voices[0].lut_index++;
 8001398:	b2db      	uxtb	r3, r3
 			RST_INDEX(0);
 800139a:	2b80      	cmp	r3, #128	; 0x80
 			PUT_TO_DAC(VOICE_SUM);
 800139c:	ee67 7a88 	vmul.f32	s15, s15, s16
 80013a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013a4:	ee17 2a90 	vmov	r2, s15
 80013a8:	b292      	uxth	r2, r2
 80013aa:	6082      	str	r2, [r0, #8]
 			voices[0].lut_index++;
 80013ac:	f88d 30b0 	strb.w	r3, [sp, #176]	; 0xb0
 			RST_INDEX(0);
 80013b0:	bf08      	it	eq
 80013b2:	f88d 10b0 	strbeq.w	r1, [sp, #176]	; 0xb0
 		if (flag_tim_voice2 == 1) {
 80013b6:	4b7e      	ldr	r3, [pc, #504]	; (80015b0 <main+0x648>)
 80013b8:	781b      	ldrb	r3, [r3, #0]
 80013ba:	2b01      	cmp	r3, #1
 80013bc:	d146      	bne.n	800144c <main+0x4e4>
 			PUT_TO_DAC(VOICE_SUM);
 80013be:	f89d 30c4 	ldrb.w	r3, [sp, #196]	; 0xc4
 80013c2:	4d79      	ldr	r5, [pc, #484]	; (80015a8 <main+0x640>)
 80013c4:	f89d 20c1 	ldrb.w	r2, [sp, #193]	; 0xc1
 80013c8:	f835 4013 	ldrh.w	r4, [r5, r3, lsl #1]
 80013cc:	f89d 10b0 	ldrb.w	r1, [sp, #176]	; 0xb0
 80013d0:	f89d 30ad 	ldrb.w	r3, [sp, #173]	; 0xad
 80013d4:	f835 0011 	ldrh.w	r0, [r5, r1, lsl #1]
 80013d8:	ed9d 7a34 	vldr	s14, [sp, #208]	; 0xd0
 80013dc:	f89d 10d8 	ldrb.w	r1, [sp, #216]	; 0xd8
 80013e0:	ed9d 6a2f 	vldr	s12, [sp, #188]	; 0xbc
 80013e4:	f835 1011 	ldrh.w	r1, [r5, r1, lsl #1]
 80013e8:	eddd 6a39 	vldr	s13, [sp, #228]	; 0xe4
 80013ec:	fb02 f204 	mul.w	r2, r2, r4
 80013f0:	ee07 2a90 	vmov	s15, r2
 80013f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013f8:	fb03 f300 	mul.w	r3, r3, r0
 80013fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001400:	ee07 3a10 	vmov	s14, r3
 8001404:	f89d 20d5 	ldrb.w	r2, [sp, #213]	; 0xd5
 8001408:	f89d 30c4 	ldrb.w	r3, [sp, #196]	; 0xc4
 800140c:	4867      	ldr	r0, [pc, #412]	; (80015ac <main+0x644>)
 800140e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001412:	fb02 f201 	mul.w	r2, r2, r1
 8001416:	eee7 7a06 	vfma.f32	s15, s14, s12
 			flag_tim_voice2 = 0;
 800141a:	2100      	movs	r1, #0
 			voices[1].lut_index++;
 800141c:	3301      	adds	r3, #1
 			PUT_TO_DAC(VOICE_SUM);
 800141e:	ee07 2a10 	vmov	s14, r2
 8001422:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 			flag_tim_voice2 = 0;
 8001426:	4a62      	ldr	r2, [pc, #392]	; (80015b0 <main+0x648>)
 			PUT_TO_DAC(VOICE_SUM);
 8001428:	eee7 7a26 	vfma.f32	s15, s14, s13
 			flag_tim_voice2 = 0;
 800142c:	7011      	strb	r1, [r2, #0]
 			voices[1].lut_index++;
 800142e:	b2db      	uxtb	r3, r3
 			RST_INDEX(1);
 8001430:	2b80      	cmp	r3, #128	; 0x80
 			PUT_TO_DAC(VOICE_SUM);
 8001432:	ee67 7a88 	vmul.f32	s15, s15, s16
 8001436:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800143a:	ee17 2a90 	vmov	r2, s15
 800143e:	b292      	uxth	r2, r2
 8001440:	6082      	str	r2, [r0, #8]
 			voices[1].lut_index++;
 8001442:	f88d 30c4 	strb.w	r3, [sp, #196]	; 0xc4
 			RST_INDEX(1);
 8001446:	bf08      	it	eq
 8001448:	f88d 10c4 	strbeq.w	r1, [sp, #196]	; 0xc4
 		if (flag_tim_voice3 == 1) {
 800144c:	4b59      	ldr	r3, [pc, #356]	; (80015b4 <main+0x64c>)
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	2b01      	cmp	r3, #1
 8001452:	f47f af5a 	bne.w	800130a <main+0x3a2>
 		 	PUT_TO_DAC(VOICE_SUM);
 8001456:	f89d 30c4 	ldrb.w	r3, [sp, #196]	; 0xc4
 800145a:	4d53      	ldr	r5, [pc, #332]	; (80015a8 <main+0x640>)
 800145c:	f89d 20c1 	ldrb.w	r2, [sp, #193]	; 0xc1
 8001460:	f835 4013 	ldrh.w	r4, [r5, r3, lsl #1]
 8001464:	f89d 10b0 	ldrb.w	r1, [sp, #176]	; 0xb0
 8001468:	f89d 30ad 	ldrb.w	r3, [sp, #173]	; 0xad
 800146c:	f835 0011 	ldrh.w	r0, [r5, r1, lsl #1]
 8001470:	ed9d 7a34 	vldr	s14, [sp, #208]	; 0xd0
 8001474:	f89d 10d8 	ldrb.w	r1, [sp, #216]	; 0xd8
 8001478:	ed9d 6a2f 	vldr	s12, [sp, #188]	; 0xbc
 800147c:	f835 1011 	ldrh.w	r1, [r5, r1, lsl #1]
 8001480:	eddd 6a39 	vldr	s13, [sp, #228]	; 0xe4
 8001484:	fb02 f204 	mul.w	r2, r2, r4
 8001488:	ee07 2a90 	vmov	s15, r2
 800148c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001490:	fb03 f300 	mul.w	r3, r3, r0
 8001494:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001498:	ee07 3a10 	vmov	s14, r3
 800149c:	f89d 20d5 	ldrb.w	r2, [sp, #213]	; 0xd5
 80014a0:	f89d 30d8 	ldrb.w	r3, [sp, #216]	; 0xd8
 80014a4:	4841      	ldr	r0, [pc, #260]	; (80015ac <main+0x644>)
 80014a6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80014aa:	fb02 f201 	mul.w	r2, r2, r1
 80014ae:	eee7 7a06 	vfma.f32	s15, s14, s12
 			flag_tim_voice3 = 0;
 80014b2:	2100      	movs	r1, #0
 		 	voices[2].lut_index++;
 80014b4:	3301      	adds	r3, #1
 		 	PUT_TO_DAC(VOICE_SUM);
 80014b6:	ee07 2a10 	vmov	s14, r2
 80014ba:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 			flag_tim_voice3 = 0;
 80014be:	4a3d      	ldr	r2, [pc, #244]	; (80015b4 <main+0x64c>)
 		 	PUT_TO_DAC(VOICE_SUM);
 80014c0:	eee7 7a26 	vfma.f32	s15, s14, s13
 			flag_tim_voice3 = 0;
 80014c4:	7011      	strb	r1, [r2, #0]
 		 	voices[2].lut_index++;
 80014c6:	b2db      	uxtb	r3, r3
 		 	RST_INDEX(2);
 80014c8:	2b80      	cmp	r3, #128	; 0x80
 		 	PUT_TO_DAC(VOICE_SUM);
 80014ca:	ee67 7a88 	vmul.f32	s15, s15, s16
 80014ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80014d2:	ee17 2a90 	vmov	r2, s15
 80014d6:	b292      	uxth	r2, r2
 80014d8:	6082      	str	r2, [r0, #8]
 		 	voices[2].lut_index++;
 80014da:	f88d 30d8 	strb.w	r3, [sp, #216]	; 0xd8
 		 	RST_INDEX(2);
 80014de:	f47f af14 	bne.w	800130a <main+0x3a2>
 80014e2:	f88d 10d8 	strb.w	r1, [sp, #216]	; 0xd8
 80014e6:	e710      	b.n	800130a <main+0x3a2>
 			flag_tim_adcs = 0;
 80014e8:	4b2d      	ldr	r3, [pc, #180]	; (80015a0 <main+0x638>)
	HAL_ADC_Start(&hadc3);
 80014ea:	4826      	ldr	r0, [pc, #152]	; (8001584 <main+0x61c>)
 			flag_tim_adcs = 0;
 80014ec:	2500      	movs	r5, #0
 80014ee:	701d      	strb	r5, [r3, #0]
	HAL_ADC_Start(&hadc3);
 80014f0:	f001 fb12 	bl	8002b18 <HAL_ADC_Start>
	shape_adc_val = HAL_ADC_GetValue(&hadc3);
 80014f4:	4823      	ldr	r0, [pc, #140]	; (8001584 <main+0x61c>)
 80014f6:	f000 fe57 	bl	80021a8 <HAL_ADC_GetValue>
	HAL_ADC_Stop(&hadc3);
 80014fa:	4822      	ldr	r0, [pc, #136]	; (8001584 <main+0x61c>)
 80014fc:	f001 fbca 	bl	8002c94 <HAL_ADC_Stop>
	 sConfig.Channel = channel;
 8001500:	4a2d      	ldr	r2, [pc, #180]	; (80015b8 <main+0x650>)
	 if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001502:	481f      	ldr	r0, [pc, #124]	; (8001580 <main+0x618>)
	 sConfig.Channel = channel;
 8001504:	2306      	movs	r3, #6
 8001506:	f04f 0800 	mov.w	r8, #0
 800150a:	f04f 097f 	mov.w	r9, #127	; 0x7f
 800150e:	2604      	movs	r6, #4
 8001510:	2700      	movs	r7, #0
	 if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001512:	a91e      	add	r1, sp, #120	; 0x78
	 ADC_ChannelConfTypeDef sConfig = {0};
 8001514:	e9cd 5524 	strd	r5, r5, [sp, #144]	; 0x90
	 sConfig.Channel = channel;
 8001518:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
 800151c:	e9cd 8920 	strd	r8, r9, [sp, #128]	; 0x80
 8001520:	e9cd 6722 	strd	r6, r7, [sp, #136]	; 0x88
	 if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001524:	f000 ffa0 	bl	8002468 <HAL_ADC_ConfigChannel>
 8001528:	4605      	mov	r5, r0
 800152a:	b108      	cbz	r0, 8001530 <main+0x5c8>
 800152c:	b672      	cpsid	i
	while (1)
 800152e:	e7fe      	b.n	800152e <main+0x5c6>
	 HAL_ADC_Start(&hadc1);
 8001530:	4813      	ldr	r0, [pc, #76]	; (8001580 <main+0x618>)
 8001532:	f001 faf1 	bl	8002b18 <HAL_ADC_Start>
	 HAL_ADC_PollForConversion(&hadc1, 1);
 8001536:	4621      	mov	r1, r4
 8001538:	4811      	ldr	r0, [pc, #68]	; (8001580 <main+0x618>)
 800153a:	f000 fd93 	bl	8002064 <HAL_ADC_PollForConversion>
	 result = HAL_ADC_GetValue(&hadc1);
 800153e:	4810      	ldr	r0, [pc, #64]	; (8001580 <main+0x618>)
 8001540:	f000 fe32 	bl	80021a8 <HAL_ADC_GetValue>
 8001544:	4603      	mov	r3, r0
 8001546:	b29b      	uxth	r3, r3
	 HAL_ADC_Stop(&hadc1);
 8001548:	480d      	ldr	r0, [pc, #52]	; (8001580 <main+0x618>)
	 result = HAL_ADC_GetValue(&hadc1);
 800154a:	9301      	str	r3, [sp, #4]
	 HAL_ADC_Stop(&hadc1);
 800154c:	f001 fba2 	bl	8002c94 <HAL_ADC_Stop>
	 sConfig.Channel = channel;
 8001550:	4a1a      	ldr	r2, [pc, #104]	; (80015bc <main+0x654>)
	 if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001552:	480b      	ldr	r0, [pc, #44]	; (8001580 <main+0x618>)
	 sConfig.Channel = channel;
 8001554:	2306      	movs	r3, #6
	 if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001556:	a916      	add	r1, sp, #88	; 0x58
	 ADC_ChannelConfTypeDef sConfig = {0};
 8001558:	e9cd 551c 	strd	r5, r5, [sp, #112]	; 0x70
	 sConfig.Channel = channel;
 800155c:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8001560:	e9cd 8918 	strd	r8, r9, [sp, #96]	; 0x60
 8001564:	e9cd 671a 	strd	r6, r7, [sp, #104]	; 0x68
	 if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001568:	f000 ff7e 	bl	8002468 <HAL_ADC_ConfigChannel>
 800156c:	4682      	mov	sl, r0
 800156e:	2800      	cmp	r0, #0
 8001570:	f000 80d3 	beq.w	800171a <main+0x7b2>
 8001574:	b672      	cpsid	i
	while (1)
 8001576:	e7fe      	b.n	8001576 <main+0x60e>
 8001578:	20000030 	.word	0x20000030
 800157c:	40013400 	.word	0x40013400
 8001580:	200000dc 	.word	0x200000dc
 8001584:	20000148 	.word	0x20000148
 8001588:	2000007c 	.word	0x2000007c
 800158c:	20000290 	.word	0x20000290
 8001590:	20000244 	.word	0x20000244
 8001594:	200002dc 	.word	0x200002dc
 8001598:	200001b4 	.word	0x200001b4
 800159c:	20000028 	.word	0x20000028
 80015a0:	20000029 	.word	0x20000029
 80015a4:	2000002a 	.word	0x2000002a
 80015a8:	08005724 	.word	0x08005724
 80015ac:	50000800 	.word	0x50000800
 80015b0:	2000002b 	.word	0x2000002b
 80015b4:	2000002c 	.word	0x2000002c
 80015b8:	04300002 	.word	0x04300002
 80015bc:	08600004 	.word	0x08600004
 			if (GLOBAL_MIDI_NOTE_ON && (gate_sum < MAX_NOTES)) {
 80015c0:	f89d 300c 	ldrb.w	r3, [sp, #12]
 			flag_midi_ready = 0;
 80015c4:	48c4      	ldr	r0, [pc, #784]	; (80018d8 <main+0x970>)
 			if (GLOBAL_MIDI_NOTE_ON && (gate_sum < MAX_NOTES)) {
 80015c6:	f003 0190 	and.w	r1, r3, #144	; 0x90
 			flag_midi_ready = 0;
 80015ca:	2200      	movs	r2, #0
 			if (GLOBAL_MIDI_NOTE_ON && (gate_sum < MAX_NOTES)) {
 80015cc:	2990      	cmp	r1, #144	; 0x90
 			flag_midi_ready = 0;
 80015ce:	7002      	strb	r2, [r0, #0]
 			if (GLOBAL_MIDI_NOTE_ON && (gate_sum < MAX_NOTES)) {
 80015d0:	f000 8088 	beq.w	80016e4 <main+0x77c>
 			else if (GLOBAL_MIDI_NOTE_OFF) {
 80015d4:	061b      	lsls	r3, r3, #24
 80015d6:	d46a      	bmi.n	80016ae <main+0x746>
 			switch (STATUS_SUM) {
 80015d8:	f89d 10c1 	ldrb.w	r1, [sp, #193]	; 0xc1
 80015dc:	f89d 30ad 	ldrb.w	r3, [sp, #173]	; 0xad
 			gate_sum = GATE_SUM;
 80015e0:	f89d 20ac 	ldrb.w	r2, [sp, #172]	; 0xac
 80015e4:	f89d 40c0 	ldrb.w	r4, [sp, #192]	; 0xc0
 80015e8:	f89d 00d4 	ldrb.w	r0, [sp, #212]	; 0xd4
 			switch (STATUS_SUM) {
 80015ec:	440b      	add	r3, r1
 80015ee:	f89d 10d5 	ldrb.w	r1, [sp, #213]	; 0xd5
 			gate_sum = GATE_SUM;
 80015f2:	4422      	add	r2, r4
 80015f4:	4402      	add	r2, r0
 			switch (STATUS_SUM) {
 80015f6:	440b      	add	r3, r1
 			gate_sum = GATE_SUM;
 80015f8:	b2d2      	uxtb	r2, r2
 			switch (STATUS_SUM) {
 80015fa:	2b02      	cmp	r3, #2
 			gate_sum = GATE_SUM;
 80015fc:	9200      	str	r2, [sp, #0]
 			switch (STATUS_SUM) {
 80015fe:	d042      	beq.n	8001686 <main+0x71e>
 8001600:	2b03      	cmp	r3, #3
 8001602:	d024      	beq.n	800164e <main+0x6e6>
 8001604:	2b01      	cmp	r3, #1
 8001606:	d016      	beq.n	8001636 <main+0x6ce>
 8001608:	ed9f 8ab4 	vldr	s16, [pc, #720]	; 80018dc <main+0x974>
	if (sum > 0) {
 800160c:	9b00      	ldr	r3, [sp, #0]
 800160e:	b15b      	cbz	r3, 8001628 <main+0x6c0>
		MIDI_IN_LED_ON;
 8001610:	48b3      	ldr	r0, [pc, #716]	; (80018e0 <main+0x978>)
 8001612:	2201      	movs	r2, #1
 8001614:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001618:	f001 ffb0 	bl	800357c <HAL_GPIO_WritePin>
 			 HAL_UART_Receive_IT(&huart1, midi_tmp, NUM_MIDI_BYTES);
 800161c:	2203      	movs	r2, #3
 800161e:	a903      	add	r1, sp, #12
 8001620:	48b0      	ldr	r0, [pc, #704]	; (80018e4 <main+0x97c>)
 8001622:	f003 f897 	bl	8004754 <HAL_UART_Receive_IT>
 8001626:	e675      	b.n	8001314 <main+0x3ac>
		MIDI_IN_LED_OFF;
 8001628:	9a00      	ldr	r2, [sp, #0]
 800162a:	48ad      	ldr	r0, [pc, #692]	; (80018e0 <main+0x978>)
 800162c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001630:	f001 ffa4 	bl	800357c <HAL_GPIO_WritePin>
 8001634:	e7f2      	b.n	800161c <main+0x6b4>
 			 	TIM6->ARR = ARR_VAL(voices[0].note);
 8001636:	f8bd 30ae 	ldrh.w	r3, [sp, #174]	; 0xae
 800163a:	4aab      	ldr	r2, [pc, #684]	; (80018e8 <main+0x980>)
 800163c:	49ab      	ldr	r1, [pc, #684]	; (80018ec <main+0x984>)
 800163e:	01db      	lsls	r3, r3, #7
 8001640:	fbb1 f3f3 	udiv	r3, r1, r3
 8001644:	3b01      	subs	r3, #1
 8001646:	62d3      	str	r3, [r2, #44]	; 0x2c
 			 	multiplier = 3.0;
 8001648:	eeb0 8a08 	vmov.f32	s16, #8	; 0x40400000  3.0
 			 	break;
 800164c:	e7de      	b.n	800160c <main+0x6a4>
 			 	TIM6->ARR = ARR_VAL(voices[0].note);
 800164e:	f8bd 10ae 	ldrh.w	r1, [sp, #174]	; 0xae
 			 	TIM7->ARR = ARR_VAL(voices[1].note);
 8001652:	f8bd 20c2 	ldrh.w	r2, [sp, #194]	; 0xc2
 			 	TIM6->ARR = ARR_VAL(voices[0].note);
 8001656:	4ca4      	ldr	r4, [pc, #656]	; (80018e8 <main+0x980>)
 			 	TIM7->ARR = ARR_VAL(voices[1].note);
 8001658:	48a5      	ldr	r0, [pc, #660]	; (80018f0 <main+0x988>)
 			 	TIM8->ARR = ARR_VAL(voices[2].note);
 800165a:	f8bd 30d6 	ldrh.w	r3, [sp, #214]	; 0xd6
 			 	TIM6->ARR = ARR_VAL(voices[0].note);
 800165e:	4da3      	ldr	r5, [pc, #652]	; (80018ec <main+0x984>)
 8001660:	01c9      	lsls	r1, r1, #7
 			 	TIM7->ARR = ARR_VAL(voices[1].note);
 8001662:	01d2      	lsls	r2, r2, #7
 			 	TIM6->ARR = ARR_VAL(voices[0].note);
 8001664:	fbb5 f1f1 	udiv	r1, r5, r1
 			 	TIM7->ARR = ARR_VAL(voices[1].note);
 8001668:	fbb5 f2f2 	udiv	r2, r5, r2
 			 	TIM6->ARR = ARR_VAL(voices[0].note);
 800166c:	3901      	subs	r1, #1
 			 	TIM7->ARR = ARR_VAL(voices[1].note);
 800166e:	3a01      	subs	r2, #1
 			 	TIM6->ARR = ARR_VAL(voices[0].note);
 8001670:	62e1      	str	r1, [r4, #44]	; 0x2c
 			 	TIM7->ARR = ARR_VAL(voices[1].note);
 8001672:	62c2      	str	r2, [r0, #44]	; 0x2c
 			 	TIM8->ARR = ARR_VAL(voices[2].note);
 8001674:	4a9f      	ldr	r2, [pc, #636]	; (80018f4 <main+0x98c>)
 8001676:	01db      	lsls	r3, r3, #7
 8001678:	fbb5 f3f3 	udiv	r3, r5, r3
 800167c:	3b01      	subs	r3, #1
 			 	multiplier = 1.0;
 800167e:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 			 	TIM8->ARR = ARR_VAL(voices[2].note);
 8001682:	62d3      	str	r3, [r2, #44]	; 0x2c
 			 	break;
 8001684:	e7c2      	b.n	800160c <main+0x6a4>
 			 	TIM6->ARR = ARR_VAL(voices[0].note);
 8001686:	f8bd 20ae 	ldrh.w	r2, [sp, #174]	; 0xae
 			 	TIM7->ARR = ARR_VAL(voices[1].note);
 800168a:	f8bd 30c2 	ldrh.w	r3, [sp, #194]	; 0xc2
 			 	TIM6->ARR = ARR_VAL(voices[0].note);
 800168e:	4896      	ldr	r0, [pc, #600]	; (80018e8 <main+0x980>)
 			 	TIM7->ARR = ARR_VAL(voices[1].note);
 8001690:	4997      	ldr	r1, [pc, #604]	; (80018f0 <main+0x988>)
 			 	TIM6->ARR = ARR_VAL(voices[0].note);
 8001692:	4c96      	ldr	r4, [pc, #600]	; (80018ec <main+0x984>)
 8001694:	01d2      	lsls	r2, r2, #7
 			 	TIM7->ARR = ARR_VAL(voices[1].note);
 8001696:	01db      	lsls	r3, r3, #7
 			 	TIM6->ARR = ARR_VAL(voices[0].note);
 8001698:	fbb4 f2f2 	udiv	r2, r4, r2
 			 	TIM7->ARR = ARR_VAL(voices[1].note);
 800169c:	fbb4 f3f3 	udiv	r3, r4, r3
 			 	TIM6->ARR = ARR_VAL(voices[0].note);
 80016a0:	3a01      	subs	r2, #1
 			 	TIM7->ARR = ARR_VAL(voices[1].note);
 80016a2:	3b01      	subs	r3, #1
 			 	TIM6->ARR = ARR_VAL(voices[0].note);
 80016a4:	62c2      	str	r2, [r0, #44]	; 0x2c
 			 	multiplier = 1.5;
 80016a6:	eeb7 8a08 	vmov.f32	s16, #120	; 0x3fc00000  1.5
 			 	TIM7->ARR = ARR_VAL(voices[1].note);
 80016aa:	62cb      	str	r3, [r1, #44]	; 0x2c
 			 	break;
 80016ac:	e7ae      	b.n	800160c <main+0x6a4>
 					if (voices[i].note == NOTE) {
 80016ae:	f89d 300d 	ldrb.w	r3, [sp, #13]
 80016b2:	4991      	ldr	r1, [pc, #580]	; (80018f8 <main+0x990>)
 80016b4:	f8bd 20ae 	ldrh.w	r2, [sp, #174]	; 0xae
 80016b8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80016bc:	429a      	cmp	r2, r3
 						voices[i].gate = OFF;
 80016be:	bf04      	itt	eq
 80016c0:	2200      	moveq	r2, #0
 80016c2:	f88d 20ac 	strbeq.w	r2, [sp, #172]	; 0xac
 					if (voices[i].note == NOTE) {
 80016c6:	f8bd 20c2 	ldrh.w	r2, [sp, #194]	; 0xc2
 80016ca:	429a      	cmp	r2, r3
 						voices[i].gate = OFF;
 80016cc:	bf04      	itt	eq
 80016ce:	2200      	moveq	r2, #0
 80016d0:	f88d 20c0 	strbeq.w	r2, [sp, #192]	; 0xc0
 					if (voices[i].note == NOTE) {
 80016d4:	f8bd 20d6 	ldrh.w	r2, [sp, #214]	; 0xd6
 80016d8:	429a      	cmp	r2, r3
 						voices[i].gate = OFF;
 80016da:	bf04      	itt	eq
 80016dc:	2300      	moveq	r3, #0
 80016de:	f88d 30d4 	strbeq.w	r3, [sp, #212]	; 0xd4
 				for (i = 0; i < MAX_NOTES; i++) {
 80016e2:	e779      	b.n	80015d8 <main+0x670>
 			if (GLOBAL_MIDI_NOTE_ON && (gate_sum < MAX_NOTES)) {
 80016e4:	9b00      	ldr	r3, [sp, #0]
 80016e6:	2b02      	cmp	r3, #2
 80016e8:	d8e1      	bhi.n	80016ae <main+0x746>
 					midi_msg[i] = midi_tmp[i];
 80016ea:	f89d 300d 	ldrb.w	r3, [sp, #13]
 				voices[gate_sum].note = NOTE;
 80016ee:	4982      	ldr	r1, [pc, #520]	; (80018f8 <main+0x990>)
 80016f0:	f831 4013 	ldrh.w	r4, [r1, r3, lsl #1]
 				voices[gate_sum].env_val = 0;
 80016f4:	9900      	ldr	r1, [sp, #0]
 80016f6:	2314      	movs	r3, #20
 80016f8:	ad3a      	add	r5, sp, #232	; 0xe8
 80016fa:	fb03 5301 	mla	r3, r3, r1, r5
 80016fe:	2000      	movs	r0, #0
 				voices[gate_sum].gate = ON;
 8001700:	f240 1101 	movw	r1, #257	; 0x101
 				voices[gate_sum].note = NOTE;
 8001704:	f823 4c3a 	strh.w	r4, [r3, #-58]
 				voices[gate_sum].state = ATTACK;
 8001708:	f803 2c30 	strb.w	r2, [r3, #-48]
 				voices[gate_sum].lut_index = 0;
 800170c:	f803 2c38 	strb.w	r2, [r3, #-56]
 				voices[gate_sum].env_val = 0;
 8001710:	f843 0c2c 	str.w	r0, [r3, #-44]
 				voices[gate_sum].gate = ON;
 8001714:	f823 1c3c 	strh.w	r1, [r3, #-60]
 8001718:	e75e      	b.n	80015d8 <main+0x670>
	 HAL_ADC_Start(&hadc1);
 800171a:	4878      	ldr	r0, [pc, #480]	; (80018fc <main+0x994>)
 800171c:	f001 f9fc 	bl	8002b18 <HAL_ADC_Start>
	 HAL_ADC_PollForConversion(&hadc1, 1);
 8001720:	4621      	mov	r1, r4
 8001722:	4876      	ldr	r0, [pc, #472]	; (80018fc <main+0x994>)
 8001724:	f000 fc9e 	bl	8002064 <HAL_ADC_PollForConversion>
	 result = HAL_ADC_GetValue(&hadc1);
 8001728:	4874      	ldr	r0, [pc, #464]	; (80018fc <main+0x994>)
 800172a:	f000 fd3d 	bl	80021a8 <HAL_ADC_GetValue>
 800172e:	4605      	mov	r5, r0
	 HAL_ADC_Stop(&hadc1);
 8001730:	4872      	ldr	r0, [pc, #456]	; (80018fc <main+0x994>)
 8001732:	f001 faaf 	bl	8002c94 <HAL_ADC_Stop>
	 sConfig.Channel = channel;
 8001736:	4a72      	ldr	r2, [pc, #456]	; (8001900 <main+0x998>)
	 if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001738:	4870      	ldr	r0, [pc, #448]	; (80018fc <main+0x994>)
	 sConfig.Channel = channel;
 800173a:	2306      	movs	r3, #6
	 if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800173c:	a90e      	add	r1, sp, #56	; 0x38
	 ADC_ChannelConfTypeDef sConfig = {0};
 800173e:	e9cd aa14 	strd	sl, sl, [sp, #80]	; 0x50
	 sConfig.Channel = channel;
 8001742:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8001746:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800174a:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
	 if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800174e:	f000 fe8b 	bl	8002468 <HAL_ADC_ConfigChannel>
	 result = HAL_ADC_GetValue(&hadc1);
 8001752:	b2ad      	uxth	r5, r5
	 if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001754:	4682      	mov	sl, r0
 8001756:	b108      	cbz	r0, 800175c <main+0x7f4>
 8001758:	b672      	cpsid	i
	while (1)
 800175a:	e7fe      	b.n	800175a <main+0x7f2>
	 HAL_ADC_Start(&hadc1);
 800175c:	4867      	ldr	r0, [pc, #412]	; (80018fc <main+0x994>)
 800175e:	f001 f9db 	bl	8002b18 <HAL_ADC_Start>
	 HAL_ADC_PollForConversion(&hadc1, 1);
 8001762:	4621      	mov	r1, r4
 8001764:	4865      	ldr	r0, [pc, #404]	; (80018fc <main+0x994>)
 8001766:	f000 fc7d 	bl	8002064 <HAL_ADC_PollForConversion>
	 result = HAL_ADC_GetValue(&hadc1);
 800176a:	4864      	ldr	r0, [pc, #400]	; (80018fc <main+0x994>)
 800176c:	f000 fd1c 	bl	80021a8 <HAL_ADC_GetValue>
 8001770:	4683      	mov	fp, r0
	 HAL_ADC_Stop(&hadc1);
 8001772:	4862      	ldr	r0, [pc, #392]	; (80018fc <main+0x994>)
 8001774:	f001 fa8e 	bl	8002c94 <HAL_ADC_Stop>
	 sConfig.Channel = channel;
 8001778:	4a62      	ldr	r2, [pc, #392]	; (8001904 <main+0x99c>)
	 if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800177a:	4860      	ldr	r0, [pc, #384]	; (80018fc <main+0x994>)
	 sConfig.Channel = channel;
 800177c:	2306      	movs	r3, #6
	 if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800177e:	a906      	add	r1, sp, #24
	 ADC_ChannelConfTypeDef sConfig = {0};
 8001780:	e9cd aa0c 	strd	sl, sl, [sp, #48]	; 0x30
	 sConfig.Channel = channel;
 8001784:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8001788:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
 800178c:	e9cd 2306 	strd	r2, r3, [sp, #24]
	 if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001790:	f000 fe6a 	bl	8002468 <HAL_ADC_ConfigChannel>
 8001794:	4682      	mov	sl, r0
 8001796:	b108      	cbz	r0, 800179c <main+0x834>
 8001798:	b672      	cpsid	i
	while (1)
 800179a:	e7fe      	b.n	800179a <main+0x832>
	 HAL_ADC_Start(&hadc1);
 800179c:	4857      	ldr	r0, [pc, #348]	; (80018fc <main+0x994>)
			if (v[i].env_val <= 0.0) {
 800179e:	ed9f ba4f 	vldr	s22, [pc, #316]	; 80018dc <main+0x974>
	 HAL_ADC_Start(&hadc1);
 80017a2:	f001 f9b9 	bl	8002b18 <HAL_ADC_Start>
	 HAL_ADC_PollForConversion(&hadc1, 1);
 80017a6:	4621      	mov	r1, r4
 80017a8:	4854      	ldr	r0, [pc, #336]	; (80018fc <main+0x994>)
 80017aa:	f000 fc5b 	bl	8002064 <HAL_ADC_PollForConversion>
	 result = HAL_ADC_GetValue(&hadc1);
 80017ae:	4853      	ldr	r0, [pc, #332]	; (80018fc <main+0x994>)
 80017b0:	f000 fcfa 	bl	80021a8 <HAL_ADC_GetValue>
 80017b4:	4607      	mov	r7, r0
	 HAL_ADC_Stop(&hadc1);
 80017b6:	4851      	ldr	r0, [pc, #324]	; (80018fc <main+0x994>)
 80017b8:	f001 fa6c 	bl	8002c94 <HAL_ADC_Stop>
			v[i].rate = SUSTAIN_NORM / (RELEASE_VAL + 1);
 80017bc:	fa1f f08b 	uxth.w	r0, fp
 80017c0:	f7fe fe7c 	bl	80004bc <__aeabi_i2d>
 80017c4:	a342      	add	r3, pc, #264	; (adr r3, 80018d0 <main+0x968>)
 80017c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ca:	f7fe fee1 	bl	8000590 <__aeabi_dmul>
 80017ce:	4602      	mov	r2, r0
 80017d0:	f3c7 00cc 	ubfx	r0, r7, #3, #13
 80017d4:	3001      	adds	r0, #1
 80017d6:	4616      	mov	r6, r2
 80017d8:	460f      	mov	r7, r1
 80017da:	f7fe fe6f 	bl	80004bc <__aeabi_i2d>
 80017de:	4602      	mov	r2, r0
 80017e0:	460b      	mov	r3, r1
 80017e2:	4630      	mov	r0, r6
 80017e4:	4639      	mov	r1, r7
 80017e6:	f7fe fffd 	bl	80007e4 <__aeabi_ddiv>
 80017ea:	f7ff f96b 	bl	8000ac4 <__aeabi_d2f>
				v[i].env_val = SUSTAIN_NORM;
 80017ee:	4639      	mov	r1, r7
			v[i].rate = SUSTAIN_NORM / (RELEASE_VAL + 1);
 80017f0:	4603      	mov	r3, r0
				v[i].env_val = SUSTAIN_NORM;
 80017f2:	4630      	mov	r0, r6
			v[i].rate = SUSTAIN_NORM / (RELEASE_VAL + 1);
 80017f4:	ee09 3a90 	vmov	s19, r3
				v[i].env_val = SUSTAIN_NORM;
 80017f8:	f7ff f964 	bl	8000ac4 <__aeabi_d2f>
			v[i].rate = (DECAY_NORM - 1.0) / (DECAY_VAL + 1);
 80017fc:	08ed      	lsrs	r5, r5, #3
				v[i].env_val = SUSTAIN_NORM;
 80017fe:	4683      	mov	fp, r0
			v[i].rate = (DECAY_NORM - 1.0) / (DECAY_VAL + 1);
 8001800:	4628      	mov	r0, r5
 8001802:	f7fe fe5b 	bl	80004bc <__aeabi_i2d>
 8001806:	a332      	add	r3, pc, #200	; (adr r3, 80018d0 <main+0x968>)
 8001808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800180c:	f7fe fec0 	bl	8000590 <__aeabi_dmul>
 8001810:	4b3d      	ldr	r3, [pc, #244]	; (8001908 <main+0x9a0>)
 8001812:	2200      	movs	r2, #0
 8001814:	f7fe fd04 	bl	8000220 <__aeabi_dsub>
 8001818:	4680      	mov	r8, r0
 800181a:	1c68      	adds	r0, r5, #1
 800181c:	4689      	mov	r9, r1
 800181e:	f7fe fe4d 	bl	80004bc <__aeabi_i2d>
 8001822:	4602      	mov	r2, r0
 8001824:	460b      	mov	r3, r1
 8001826:	4640      	mov	r0, r8
 8001828:	4649      	mov	r1, r9
 800182a:	f7fe ffdb 	bl	80007e4 <__aeabi_ddiv>
 800182e:	f7ff f949 	bl	8000ac4 <__aeabi_d2f>
			v[i].rate = 1.0 / (ATTACK_VAL + 1);
 8001832:	9a01      	ldr	r2, [sp, #4]
			v[i].rate = (DECAY_NORM - 1.0) / (DECAY_VAL + 1);
 8001834:	4603      	mov	r3, r0
			v[i].rate = 1.0 / (ATTACK_VAL + 1);
 8001836:	08d0      	lsrs	r0, r2, #3
 8001838:	3001      	adds	r0, #1
			v[i].rate = (DECAY_NORM - 1.0) / (DECAY_VAL + 1);
 800183a:	ee09 3a10 	vmov	s18, r3
			v[i].rate = 1.0 / (ATTACK_VAL + 1);
 800183e:	f7fe fe3d 	bl	80004bc <__aeabi_i2d>
 8001842:	4602      	mov	r2, r0
 8001844:	460b      	mov	r3, r1
 8001846:	2000      	movs	r0, #0
 8001848:	492f      	ldr	r1, [pc, #188]	; (8001908 <main+0x9a0>)
 800184a:	f7fe ffcb 	bl	80007e4 <__aeabi_ddiv>
 800184e:	f7ff f939 	bl	8000ac4 <__aeabi_d2f>
 8001852:	ee08 0a90 	vmov	s17, r0
				v[i].status = OFF;
 8001856:	46d1      	mov	r9, sl
 8001858:	ad2b      	add	r5, sp, #172	; 0xac
				v[i].state = RELEASE;
 800185a:	f04f 0803 	mov.w	r8, #3
			if (v[i].env_val >= 1.0) {
 800185e:	eef7 aa00 	vmov.f32	s21, #112	; 0x3f800000  1.0
		switch(v[i].state) {
 8001862:	7b2b      	ldrb	r3, [r5, #12]
 8001864:	2b03      	cmp	r3, #3
 8001866:	d816      	bhi.n	8001896 <main+0x92e>
 8001868:	e8df f003 	tbb	[pc, r3]
 800186c:	1d500255 	.word	0x1d500255
			if (v[i].env_val <= SUSTAIN_NORM) {
 8001870:	ed95 aa04 	vldr	s20, [r5, #16]
			v[i].rate = (DECAY_NORM - 1.0) / (DECAY_VAL + 1);
 8001874:	ed85 9a02 	vstr	s18, [r5, #8]
			if (v[i].env_val <= SUSTAIN_NORM) {
 8001878:	ee1a 0a10 	vmov	r0, s20
 800187c:	f7fe fe30 	bl	80004e0 <__aeabi_f2d>
 8001880:	4632      	mov	r2, r6
 8001882:	463b      	mov	r3, r7
 8001884:	f7ff f900 	bl	8000a88 <__aeabi_dcmple>
 8001888:	2800      	cmp	r0, #0
 800188a:	d058      	beq.n	800193e <main+0x9d6>
				v[i].state = SUSTAIN;
 800188c:	f04f 0302 	mov.w	r3, #2
 8001890:	732b      	strb	r3, [r5, #12]
				v[i].env_val = SUSTAIN_NORM;
 8001892:	f8c5 b010 	str.w	fp, [r5, #16]
	for (i = 0; i < MAX_NOTES; i++) {
 8001896:	f10a 0a01 	add.w	sl, sl, #1
 800189a:	f1ba 0f03 	cmp.w	sl, #3
 800189e:	f105 0514 	add.w	r5, r5, #20
 80018a2:	d1de      	bne.n	8001862 <main+0x8fa>
 80018a4:	e53c      	b.n	8001320 <main+0x3b8>
			if (v[i].env_val <= 0.0) {
 80018a6:	edd5 7a04 	vldr	s15, [r5, #16]
			v[i].rate = SUSTAIN_NORM / (RELEASE_VAL + 1);
 80018aa:	edc5 9a02 	vstr	s19, [r5, #8]
			if (v[i].env_val <= 0.0) {
 80018ae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
				v[i].env_val -= v[i].rate;
 80018b6:	bf8d      	iteet	hi
 80018b8:	ee77 7ae9 	vsubhi.f32	s15, s15, s19
				v[i].status = OFF;
 80018bc:	f885 9001 	strbls.w	r9, [r5, #1]
				v[i].env_val = 0.0;
 80018c0:	ed85 ba04 	vstrls	s22, [r5, #16]
				v[i].env_val -= v[i].rate;
 80018c4:	edc5 7a04 	vstrhi	s15, [r5, #16]
 80018c8:	e7e5      	b.n	8001896 <main+0x92e>
 80018ca:	bf00      	nop
 80018cc:	f3af 8000 	nop.w
 80018d0:	a19c4774 	.word	0xa19c4774
 80018d4:	3f2ffffa 	.word	0x3f2ffffa
 80018d8:	20000028 	.word	0x20000028
 80018dc:	00000000 	.word	0x00000000
 80018e0:	48000400 	.word	0x48000400
 80018e4:	200001b4 	.word	0x200001b4
 80018e8:	40001000 	.word	0x40001000
 80018ec:	0a21fe80 	.word	0x0a21fe80
 80018f0:	40001400 	.word	0x40001400
 80018f4:	40013400 	.word	0x40013400
 80018f8:	08005644 	.word	0x08005644
 80018fc:	200000dc 	.word	0x200000dc
 8001900:	0c900008 	.word	0x0c900008
 8001904:	10c00010 	.word	0x10c00010
 8001908:	3ff00000 	.word	0x3ff00000
			if (v[i].gate == OFF) {
 800190c:	782b      	ldrb	r3, [r5, #0]
 800190e:	b99b      	cbnz	r3, 8001938 <main+0x9d0>
				v[i].state = RELEASE;
 8001910:	f885 800c 	strb.w	r8, [r5, #12]
 8001914:	e7bf      	b.n	8001896 <main+0x92e>
			if (v[i].env_val >= 1.0) {
 8001916:	edd5 7a04 	vldr	s15, [r5, #16]
			v[i].rate = 1.0 / (ATTACK_VAL + 1);
 800191a:	edc5 8a02 	vstr	s17, [r5, #8]
			if (v[i].env_val >= 1.0) {
 800191e:	eef4 7aea 	vcmpe.f32	s15, s21
 8001922:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
				v[i].env_val += v[i].rate;
 8001926:	bfb3      	iteet	lt
 8001928:	ee78 7aa7 	vaddlt.f32	s15, s17, s15
				v[i].state = DECAY;
 800192c:	732c      	strbge	r4, [r5, #12]
				v[i].env_val = 1.0;
 800192e:	edc5 aa04 	vstrge	s21, [r5, #16]
				v[i].env_val += v[i].rate;
 8001932:	edc5 7a04 	vstrlt	s15, [r5, #16]
 8001936:	e7ae      	b.n	8001896 <main+0x92e>
				v[i].env_val = SUSTAIN_NORM;
 8001938:	f8c5 b010 	str.w	fp, [r5, #16]
 800193c:	e7ab      	b.n	8001896 <main+0x92e>
				v[i].env_val += v[i].rate;
 800193e:	ee39 aa0a 	vadd.f32	s20, s18, s20
 8001942:	ed85 aa04 	vstr	s20, [r5, #16]
 8001946:	e7a6      	b.n	8001896 <main+0x92e>

08001948 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001948:	4b0b      	ldr	r3, [pc, #44]	; (8001978 <HAL_MspInit+0x30>)
 800194a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800194c:	f042 0201 	orr.w	r2, r2, #1
 8001950:	661a      	str	r2, [r3, #96]	; 0x60
 8001952:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 8001954:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001956:	f002 0201 	and.w	r2, r2, #1
 800195a:	9200      	str	r2, [sp, #0]
 800195c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800195e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001960:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001964:	659a      	str	r2, [r3, #88]	; 0x58
 8001966:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001968:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800196c:	9301      	str	r3, [sp, #4]
 800196e:	9b01      	ldr	r3, [sp, #4]
  HAL_PWREx_DisableUCPDDeadBattery();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001970:	b002      	add	sp, #8
  HAL_PWREx_DisableUCPDDeadBattery();
 8001972:	f001 be87 	b.w	8003684 <HAL_PWREx_DisableUCPDDeadBattery>
 8001976:	bf00      	nop
 8001978:	40021000 	.word	0x40021000

0800197c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800197c:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 800197e:	6803      	ldr	r3, [r0, #0]
{
 8001980:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001982:	2400      	movs	r4, #0
  if(hadc->Instance==ADC1)
 8001984:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001988:	e9cd 4404 	strd	r4, r4, [sp, #16]
 800198c:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8001990:	9408      	str	r4, [sp, #32]
  if(hadc->Instance==ADC1)
 8001992:	d004      	beq.n	800199e <HAL_ADC_MspInit+0x22>
*/
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC3)
 8001994:	4a26      	ldr	r2, [pc, #152]	; (8001a30 <HAL_ADC_MspInit+0xb4>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d023      	beq.n	80019e2 <HAL_ADC_MspInit+0x66>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 800199a:	b00b      	add	sp, #44	; 0x2c
 800199c:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_ADC12_CLK_ENABLE();
 800199e:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 80019a2:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019a6:	a904      	add	r1, sp, #16
    __HAL_RCC_ADC12_CLK_ENABLE();
 80019a8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80019aa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80019ae:	64da      	str	r2, [r3, #76]	; 0x4c
 80019b0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80019b2:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80019b6:	9200      	str	r2, [sp, #0]
 80019b8:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ba:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80019bc:	f042 0201 	orr.w	r2, r2, #1
 80019c0:	64da      	str	r2, [r3, #76]	; 0x4c
 80019c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c4:	9406      	str	r4, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019c6:	f003 0301 	and.w	r3, r3, #1
 80019ca:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80019cc:	220f      	movs	r2, #15
 80019ce:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80019d4:	e9cd 2304 	strd	r2, r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019d8:	9c01      	ldr	r4, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019da:	f001 fcdb 	bl	8003394 <HAL_GPIO_Init>
}
 80019de:	b00b      	add	sp, #44	; 0x2c
 80019e0:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_ADC345_CLK_ENABLE();
 80019e2:	4b14      	ldr	r3, [pc, #80]	; (8001a34 <HAL_ADC_MspInit+0xb8>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019e4:	4814      	ldr	r0, [pc, #80]	; (8001a38 <HAL_ADC_MspInit+0xbc>)
    __HAL_RCC_ADC345_CLK_ENABLE();
 80019e6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80019e8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80019ec:	64da      	str	r2, [r3, #76]	; 0x4c
 80019ee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80019f0:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80019f4:	9202      	str	r2, [sp, #8]
 80019f6:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019f8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80019fa:	f042 0202 	orr.w	r2, r2, #2
 80019fe:	64da      	str	r2, [r3, #76]	; 0x4c
 8001a00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a02:	9406      	str	r4, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a04:	f003 0302 	and.w	r3, r3, #2
 8001a08:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a0a:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001a0c:	2303      	movs	r3, #3
 8001a0e:	2202      	movs	r2, #2
 8001a10:	e9cd 2304 	strd	r2, r3, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a14:	9d03      	ldr	r5, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a16:	f001 fcbd 	bl	8003394 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC3_IRQn, 0, 0);
 8001a1a:	4622      	mov	r2, r4
 8001a1c:	4621      	mov	r1, r4
 8001a1e:	202f      	movs	r0, #47	; 0x2f
 8001a20:	f001 fa7a 	bl	8002f18 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
 8001a24:	202f      	movs	r0, #47	; 0x2f
 8001a26:	f001 faaf 	bl	8002f88 <HAL_NVIC_EnableIRQ>
}
 8001a2a:	b00b      	add	sp, #44	; 0x2c
 8001a2c:	bd30      	pop	{r4, r5, pc}
 8001a2e:	bf00      	nop
 8001a30:	50000400 	.word	0x50000400
 8001a34:	40021000 	.word	0x40021000
 8001a38:	48000400 	.word	0x48000400

08001a3c <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001a3c:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hdac->Instance==DAC1)
 8001a3e:	6802      	ldr	r2, [r0, #0]
 8001a40:	4b1a      	ldr	r3, [pc, #104]	; (8001aac <HAL_DAC_MspInit+0x70>)
{
 8001a42:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a44:	2400      	movs	r4, #0
  if(hdac->Instance==DAC1)
 8001a46:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a48:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8001a4c:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8001a50:	9406      	str	r4, [sp, #24]
  if(hdac->Instance==DAC1)
 8001a52:	d001      	beq.n	8001a58 <HAL_DAC_MspInit+0x1c>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8001a54:	b009      	add	sp, #36	; 0x24
 8001a56:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001a58:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 8001a5c:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a60:	a902      	add	r1, sp, #8
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001a62:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a64:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001a68:	64da      	str	r2, [r3, #76]	; 0x4c
 8001a6a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a6c:	f402 3280 	and.w	r2, r2, #65536	; 0x10000
 8001a70:	9200      	str	r2, [sp, #0]
 8001a72:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a74:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a76:	f042 0201 	orr.w	r2, r2, #1
 8001a7a:	64da      	str	r2, [r3, #76]	; 0x4c
 8001a7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7e:	9404      	str	r4, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a80:	f003 0301 	and.w	r3, r3, #1
 8001a84:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001a86:	2210      	movs	r2, #16
 8001a88:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a8a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001a8e:	e9cd 2302 	strd	r2, r3, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a92:	9d01      	ldr	r5, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a94:	f001 fc7e 	bl	8003394 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001a98:	4622      	mov	r2, r4
 8001a9a:	4621      	mov	r1, r4
 8001a9c:	2036      	movs	r0, #54	; 0x36
 8001a9e:	f001 fa3b 	bl	8002f18 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001aa2:	2036      	movs	r0, #54	; 0x36
 8001aa4:	f001 fa70 	bl	8002f88 <HAL_NVIC_EnableIRQ>
}
 8001aa8:	b009      	add	sp, #36	; 0x24
 8001aaa:	bd30      	pop	{r4, r5, pc}
 8001aac:	50000800 	.word	0x50000800

08001ab0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ab0:	b500      	push	{lr}
  if(htim_base->Instance==TIM2)
 8001ab2:	6803      	ldr	r3, [r0, #0]
 8001ab4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 8001ab8:	b087      	sub	sp, #28
  if(htim_base->Instance==TIM2)
 8001aba:	d023      	beq.n	8001b04 <HAL_TIM_Base_MspInit+0x54>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM5)
 8001abc:	4a3a      	ldr	r2, [pc, #232]	; (8001ba8 <HAL_TIM_Base_MspInit+0xf8>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d036      	beq.n	8001b30 <HAL_TIM_Base_MspInit+0x80>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
  else if(htim_base->Instance==TIM6)
 8001ac2:	4a3a      	ldr	r2, [pc, #232]	; (8001bac <HAL_TIM_Base_MspInit+0xfc>)
 8001ac4:	4293      	cmp	r3, r2
 8001ac6:	d048      	beq.n	8001b5a <HAL_TIM_Base_MspInit+0xaa>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
  else if(htim_base->Instance==TIM7)
 8001ac8:	4a39      	ldr	r2, [pc, #228]	; (8001bb0 <HAL_TIM_Base_MspInit+0x100>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d005      	beq.n	8001ada <HAL_TIM_Base_MspInit+0x2a>
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
  else if(htim_base->Instance==TIM8)
 8001ace:	4a39      	ldr	r2, [pc, #228]	; (8001bb4 <HAL_TIM_Base_MspInit+0x104>)
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	d057      	beq.n	8001b84 <HAL_TIM_Base_MspInit+0xd4>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001ad4:	b007      	add	sp, #28
 8001ad6:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001ada:	4b37      	ldr	r3, [pc, #220]	; (8001bb8 <HAL_TIM_Base_MspInit+0x108>)
 8001adc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001ade:	f042 0220 	orr.w	r2, r2, #32
 8001ae2:	659a      	str	r2, [r3, #88]	; 0x58
 8001ae4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    HAL_NVIC_SetPriority(TIM7_DAC_IRQn, 0, 0);
 8001ae6:	2200      	movs	r2, #0
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001ae8:	f003 0320 	and.w	r3, r3, #32
 8001aec:	9304      	str	r3, [sp, #16]
    HAL_NVIC_SetPriority(TIM7_DAC_IRQn, 0, 0);
 8001aee:	2037      	movs	r0, #55	; 0x37
 8001af0:	4611      	mov	r1, r2
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001af2:	9b04      	ldr	r3, [sp, #16]
    HAL_NVIC_SetPriority(TIM7_DAC_IRQn, 0, 0);
 8001af4:	f001 fa10 	bl	8002f18 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
 8001af8:	2037      	movs	r0, #55	; 0x37
}
 8001afa:	b007      	add	sp, #28
 8001afc:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM8_UP_IRQn);
 8001b00:	f001 ba42 	b.w	8002f88 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b04:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001b08:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b0a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001b0c:	f042 0201 	orr.w	r2, r2, #1
 8001b10:	659a      	str	r2, [r3, #88]	; 0x58
 8001b12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001b14:	2200      	movs	r2, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b16:	f003 0301 	and.w	r3, r3, #1
 8001b1a:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001b1c:	4611      	mov	r1, r2
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b1e:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001b20:	f001 f9fa 	bl	8002f18 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001b24:	201c      	movs	r0, #28
}
 8001b26:	b007      	add	sp, #28
 8001b28:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM8_UP_IRQn);
 8001b2c:	f001 ba2c 	b.w	8002f88 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001b30:	4b21      	ldr	r3, [pc, #132]	; (8001bb8 <HAL_TIM_Base_MspInit+0x108>)
 8001b32:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001b34:	f042 0208 	orr.w	r2, r2, #8
 8001b38:	659a      	str	r2, [r3, #88]	; 0x58
 8001b3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8001b3c:	2200      	movs	r2, #0
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001b3e:	f003 0308 	and.w	r3, r3, #8
 8001b42:	9302      	str	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8001b44:	4611      	mov	r1, r2
 8001b46:	2032      	movs	r0, #50	; 0x32
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001b48:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8001b4a:	f001 f9e5 	bl	8002f18 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001b4e:	2032      	movs	r0, #50	; 0x32
}
 8001b50:	b007      	add	sp, #28
 8001b52:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM8_UP_IRQn);
 8001b56:	f001 ba17 	b.w	8002f88 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001b5a:	4b17      	ldr	r3, [pc, #92]	; (8001bb8 <HAL_TIM_Base_MspInit+0x108>)
 8001b5c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001b5e:	f042 0210 	orr.w	r2, r2, #16
 8001b62:	659a      	str	r2, [r3, #88]	; 0x58
 8001b64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001b66:	2200      	movs	r2, #0
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001b68:	f003 0310 	and.w	r3, r3, #16
 8001b6c:	9303      	str	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001b6e:	4611      	mov	r1, r2
 8001b70:	2036      	movs	r0, #54	; 0x36
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001b72:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001b74:	f001 f9d0 	bl	8002f18 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001b78:	2036      	movs	r0, #54	; 0x36
}
 8001b7a:	b007      	add	sp, #28
 8001b7c:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM8_UP_IRQn);
 8001b80:	f001 ba02 	b.w	8002f88 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001b84:	4b0c      	ldr	r3, [pc, #48]	; (8001bb8 <HAL_TIM_Base_MspInit+0x108>)
 8001b86:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001b88:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001b8c:	661a      	str	r2, [r3, #96]	; 0x60
 8001b8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    HAL_NVIC_SetPriority(TIM8_UP_IRQn, 0, 0);
 8001b90:	2200      	movs	r2, #0
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001b92:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001b96:	9305      	str	r3, [sp, #20]
    HAL_NVIC_SetPriority(TIM8_UP_IRQn, 0, 0);
 8001b98:	202c      	movs	r0, #44	; 0x2c
 8001b9a:	4611      	mov	r1, r2
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001b9c:	9b05      	ldr	r3, [sp, #20]
    HAL_NVIC_SetPriority(TIM8_UP_IRQn, 0, 0);
 8001b9e:	f001 f9bb 	bl	8002f18 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_IRQn);
 8001ba2:	202c      	movs	r0, #44	; 0x2c
 8001ba4:	e7a9      	b.n	8001afa <HAL_TIM_Base_MspInit+0x4a>
 8001ba6:	bf00      	nop
 8001ba8:	40000c00 	.word	0x40000c00
 8001bac:	40001000 	.word	0x40001000
 8001bb0:	40001400 	.word	0x40001400
 8001bb4:	40013400 	.word	0x40013400
 8001bb8:	40021000 	.word	0x40021000

08001bbc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001bbc:	b5f0      	push	{r4, r5, r6, r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(huart->Instance==USART1)
 8001bbe:	6802      	ldr	r2, [r0, #0]
 8001bc0:	4b26      	ldr	r3, [pc, #152]	; (8001c5c <HAL_UART_MspInit+0xa0>)
{
 8001bc2:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bc4:	2400      	movs	r4, #0
  if(huart->Instance==USART1)
 8001bc6:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bc8:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8001bcc:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8001bd0:	9408      	str	r4, [sp, #32]
  if(huart->Instance==USART1)
 8001bd2:	d001      	beq.n	8001bd8 <HAL_UART_MspInit+0x1c>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001bd4:	b00b      	add	sp, #44	; 0x2c
 8001bd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8001bd8:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001bdc:	2600      	movs	r6, #0
    __HAL_RCC_USART1_CLK_ENABLE();
 8001bde:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001be0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001be4:	661a      	str	r2, [r3, #96]	; 0x60
 8001be6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001be8:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001bec:	9201      	str	r2, [sp, #4]
 8001bee:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bf0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001bf2:	f042 0201 	orr.w	r2, r2, #1
 8001bf6:	64da      	str	r2, [r3, #76]	; 0x4c
 8001bf8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001bfa:	f002 0201 	and.w	r2, r2, #1
 8001bfe:	9202      	str	r2, [sp, #8]
 8001c00:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c02:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c04:	f042 0202 	orr.w	r2, r2, #2
 8001c08:	64da      	str	r2, [r3, #76]	; 0x4c
 8001c0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c0c:	f003 0302 	and.w	r3, r3, #2
 8001c10:	9303      	str	r3, [sp, #12]
 8001c12:	9803      	ldr	r0, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001c14:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c18:	2302      	movs	r3, #2
 8001c1a:	2700      	movs	r7, #0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001c1c:	2507      	movs	r5, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c1e:	a904      	add	r1, sp, #16
 8001c20:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001c24:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001c28:	e9cd 6706 	strd	r6, r7, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001c2c:	9508      	str	r5, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c2e:	f001 fbb1 	bl	8003394 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001c32:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c34:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001c36:	2240      	movs	r2, #64	; 0x40
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c38:	4809      	ldr	r0, [pc, #36]	; (8001c60 <HAL_UART_MspInit+0xa4>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001c3a:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001c3c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001c40:	e9cd 6706 	strd	r6, r7, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c44:	f001 fba6 	bl	8003394 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001c48:	4622      	mov	r2, r4
 8001c4a:	4621      	mov	r1, r4
 8001c4c:	2025      	movs	r0, #37	; 0x25
 8001c4e:	f001 f963 	bl	8002f18 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001c52:	2025      	movs	r0, #37	; 0x25
 8001c54:	f001 f998 	bl	8002f88 <HAL_NVIC_EnableIRQ>
}
 8001c58:	b00b      	add	sp, #44	; 0x2c
 8001c5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c5c:	40013800 	.word	0x40013800
 8001c60:	48000400 	.word	0x48000400

08001c64 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c64:	e7fe      	b.n	8001c64 <NMI_Handler>
 8001c66:	bf00      	nop

08001c68 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c68:	e7fe      	b.n	8001c68 <HardFault_Handler>
 8001c6a:	bf00      	nop

08001c6c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c6c:	e7fe      	b.n	8001c6c <MemManage_Handler>
 8001c6e:	bf00      	nop

08001c70 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c70:	e7fe      	b.n	8001c70 <BusFault_Handler>
 8001c72:	bf00      	nop

08001c74 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c74:	e7fe      	b.n	8001c74 <UsageFault_Handler>
 8001c76:	bf00      	nop

08001c78 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c78:	4770      	bx	lr
 8001c7a:	bf00      	nop

08001c7c <DebugMon_Handler>:
 8001c7c:	4770      	bx	lr
 8001c7e:	bf00      	nop

08001c80 <PendSV_Handler>:
 8001c80:	4770      	bx	lr
 8001c82:	bf00      	nop

08001c84 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c84:	f000 b8a2 	b.w	8001dcc <HAL_IncTick>

08001c88 <DMA1_Channel1_IRQHandler>:
 8001c88:	4770      	bx	lr
 8001c8a:	bf00      	nop

08001c8c <DMA1_Channel3_IRQHandler>:
 8001c8c:	4770      	bx	lr
 8001c8e:	bf00      	nop

08001c90 <DMA1_Channel5_IRQHandler>:
 8001c90:	4770      	bx	lr
 8001c92:	bf00      	nop

08001c94 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001c94:	4801      	ldr	r0, [pc, #4]	; (8001c9c <TIM2_IRQHandler+0x8>)
 8001c96:	f002 bbf1 	b.w	800447c <HAL_TIM_IRQHandler>
 8001c9a:	bf00      	nop
 8001c9c:	20000290 	.word	0x20000290

08001ca0 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001ca0:	4801      	ldr	r0, [pc, #4]	; (8001ca8 <USART1_IRQHandler+0x8>)
 8001ca2:	f002 be11 	b.w	80048c8 <HAL_UART_IRQHandler>
 8001ca6:	bf00      	nop
 8001ca8:	200001b4 	.word	0x200001b4

08001cac <TIM8_UP_IRQHandler>:
void TIM8_UP_IRQHandler(void)
{
  /* USER CODE BEGIN TIM8_UP_IRQn 0 */

  /* USER CODE END TIM8_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8001cac:	4801      	ldr	r0, [pc, #4]	; (8001cb4 <TIM8_UP_IRQHandler+0x8>)
 8001cae:	f002 bbe5 	b.w	800447c <HAL_TIM_IRQHandler>
 8001cb2:	bf00      	nop
 8001cb4:	20000030 	.word	0x20000030

08001cb8 <ADC3_IRQHandler>:
void ADC3_IRQHandler(void)
{
  /* USER CODE BEGIN ADC3_IRQn 0 */

  /* USER CODE END ADC3_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 8001cb8:	4801      	ldr	r0, [pc, #4]	; (8001cc0 <ADC3_IRQHandler+0x8>)
 8001cba:	f000 ba7f 	b.w	80021bc <HAL_ADC_IRQHandler>
 8001cbe:	bf00      	nop
 8001cc0:	20000148 	.word	0x20000148

08001cc4 <TIM5_IRQHandler>:
void TIM5_IRQHandler(void)
{
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001cc4:	4801      	ldr	r0, [pc, #4]	; (8001ccc <TIM5_IRQHandler+0x8>)
 8001cc6:	f002 bbd9 	b.w	800447c <HAL_TIM_IRQHandler>
 8001cca:	bf00      	nop
 8001ccc:	20000090 	.word	0x20000090

08001cd0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001cd0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001cd2:	4804      	ldr	r0, [pc, #16]	; (8001ce4 <TIM6_DAC_IRQHandler+0x14>)
 8001cd4:	f002 fbd2 	bl	800447c <HAL_TIM_IRQHandler>

  HAL_DAC_IRQHandler(&hdac1);
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001cd8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_DAC_IRQHandler(&hdac1);
 8001cdc:	4802      	ldr	r0, [pc, #8]	; (8001ce8 <TIM6_DAC_IRQHandler+0x18>)
 8001cde:	f001 b9c7 	b.w	8003070 <HAL_DAC_IRQHandler>
 8001ce2:	bf00      	nop
 8001ce4:	20000244 	.word	0x20000244
 8001ce8:	2000007c 	.word	0x2000007c

08001cec <TIM7_DAC_IRQHandler>:
void TIM7_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_DAC_IRQn 0 */

  /* USER CODE END TIM7_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001cec:	4801      	ldr	r0, [pc, #4]	; (8001cf4 <TIM7_DAC_IRQHandler+0x8>)
 8001cee:	f002 bbc5 	b.w	800447c <HAL_TIM_IRQHandler>
 8001cf2:	bf00      	nop
 8001cf4:	200002dc 	.word	0x200002dc

08001cf8 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001cf8:	4a03      	ldr	r2, [pc, #12]	; (8001d08 <SystemInit+0x10>)
 8001cfa:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001cfe:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d02:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d06:	4770      	bx	lr
 8001d08:	e000ed00 	.word	0xe000ed00

08001d0c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001d0c:	480d      	ldr	r0, [pc, #52]	; (8001d44 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001d0e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d10:	480d      	ldr	r0, [pc, #52]	; (8001d48 <LoopForever+0x6>)
  ldr r1, =_edata
 8001d12:	490e      	ldr	r1, [pc, #56]	; (8001d4c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001d14:	4a0e      	ldr	r2, [pc, #56]	; (8001d50 <LoopForever+0xe>)
  movs r3, #0
 8001d16:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001d18:	e002      	b.n	8001d20 <LoopCopyDataInit>

08001d1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d1e:	3304      	adds	r3, #4

08001d20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d24:	d3f9      	bcc.n	8001d1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d26:	4a0b      	ldr	r2, [pc, #44]	; (8001d54 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001d28:	4c0b      	ldr	r4, [pc, #44]	; (8001d58 <LoopForever+0x16>)
  movs r3, #0
 8001d2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d2c:	e001      	b.n	8001d32 <LoopFillZerobss>

08001d2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d30:	3204      	adds	r2, #4

08001d32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d34:	d3fb      	bcc.n	8001d2e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001d36:	f7ff ffdf 	bl	8001cf8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d3a:	f003 fc4b 	bl	80055d4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001d3e:	f7ff f913 	bl	8000f68 <main>

08001d42 <LoopForever>:

LoopForever:
    b LoopForever
 8001d42:	e7fe      	b.n	8001d42 <LoopForever>
  ldr   r0, =_estack
 8001d44:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d4c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001d50:	08005870 	.word	0x08005870
  ldr r2, =_sbss
 8001d54:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001d58:	2000032c 	.word	0x2000032c

08001d5c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d5c:	e7fe      	b.n	8001d5c <ADC1_2_IRQHandler>
	...

08001d60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d60:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8001d62:	4b0f      	ldr	r3, [pc, #60]	; (8001da0 <HAL_InitTick+0x40>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	b90b      	cbnz	r3, 8001d6c <HAL_InitTick+0xc>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8001d68:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8001d6a:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001d6c:	490d      	ldr	r1, [pc, #52]	; (8001da4 <HAL_InitTick+0x44>)
 8001d6e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001d72:	4605      	mov	r5, r0
 8001d74:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d78:	6808      	ldr	r0, [r1, #0]
 8001d7a:	fbb0 f0f3 	udiv	r0, r0, r3
 8001d7e:	f001 f911 	bl	8002fa4 <HAL_SYSTICK_Config>
 8001d82:	4604      	mov	r4, r0
 8001d84:	2800      	cmp	r0, #0
 8001d86:	d1ef      	bne.n	8001d68 <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d88:	2d0f      	cmp	r5, #15
 8001d8a:	d8ed      	bhi.n	8001d68 <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d8c:	4602      	mov	r2, r0
 8001d8e:	4629      	mov	r1, r5
 8001d90:	f04f 30ff 	mov.w	r0, #4294967295
 8001d94:	f001 f8c0 	bl	8002f18 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d98:	4b03      	ldr	r3, [pc, #12]	; (8001da8 <HAL_InitTick+0x48>)
 8001d9a:	4620      	mov	r0, r4
 8001d9c:	601d      	str	r5, [r3, #0]
}
 8001d9e:	bd38      	pop	{r3, r4, r5, pc}
 8001da0:	20000004 	.word	0x20000004
 8001da4:	20000000 	.word	0x20000000
 8001da8:	20000008 	.word	0x20000008

08001dac <HAL_Init>:
{
 8001dac:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001dae:	2003      	movs	r0, #3
 8001db0:	f001 f89e 	bl	8002ef0 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001db4:	2000      	movs	r0, #0
 8001db6:	f7ff ffd3 	bl	8001d60 <HAL_InitTick>
 8001dba:	b110      	cbz	r0, 8001dc2 <HAL_Init+0x16>
    status = HAL_ERROR;
 8001dbc:	2401      	movs	r4, #1
}
 8001dbe:	4620      	mov	r0, r4
 8001dc0:	bd10      	pop	{r4, pc}
 8001dc2:	4604      	mov	r4, r0
    HAL_MspInit();
 8001dc4:	f7ff fdc0 	bl	8001948 <HAL_MspInit>
}
 8001dc8:	4620      	mov	r0, r4
 8001dca:	bd10      	pop	{r4, pc}

08001dcc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001dcc:	4a03      	ldr	r2, [pc, #12]	; (8001ddc <HAL_IncTick+0x10>)
 8001dce:	4904      	ldr	r1, [pc, #16]	; (8001de0 <HAL_IncTick+0x14>)
 8001dd0:	6813      	ldr	r3, [r2, #0]
 8001dd2:	6809      	ldr	r1, [r1, #0]
 8001dd4:	440b      	add	r3, r1
 8001dd6:	6013      	str	r3, [r2, #0]
}
 8001dd8:	4770      	bx	lr
 8001dda:	bf00      	nop
 8001ddc:	20000328 	.word	0x20000328
 8001de0:	20000004 	.word	0x20000004

08001de4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001de4:	4b01      	ldr	r3, [pc, #4]	; (8001dec <HAL_GetTick+0x8>)
 8001de6:	6818      	ldr	r0, [r3, #0]
}
 8001de8:	4770      	bx	lr
 8001dea:	bf00      	nop
 8001dec:	20000328 	.word	0x20000328

08001df0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001df0:	b538      	push	{r3, r4, r5, lr}
 8001df2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001df4:	f7ff fff6 	bl	8001de4 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001df8:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8001dfa:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8001dfc:	d002      	beq.n	8001e04 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8001dfe:	4b04      	ldr	r3, [pc, #16]	; (8001e10 <HAL_Delay+0x20>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e04:	f7ff ffee 	bl	8001de4 <HAL_GetTick>
 8001e08:	1b43      	subs	r3, r0, r5
 8001e0a:	42a3      	cmp	r3, r4
 8001e0c:	d3fa      	bcc.n	8001e04 <HAL_Delay+0x14>
  {
  }
}
 8001e0e:	bd38      	pop	{r3, r4, r5, pc}
 8001e10:	20000004 	.word	0x20000004

08001e14 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001e14:	b570      	push	{r4, r5, r6, lr}
 8001e16:	b082      	sub	sp, #8
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001e1c:	2800      	cmp	r0, #0
 8001e1e:	f000 80d6 	beq.w	8001fce <HAL_ADC_Init+0x1ba>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001e22:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
 8001e24:	4604      	mov	r4, r0
 8001e26:	2d00      	cmp	r5, #0
 8001e28:	f000 809f 	beq.w	8001f6a <HAL_ADC_Init+0x156>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001e2c:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001e2e:	6893      	ldr	r3, [r2, #8]
 8001e30:	0099      	lsls	r1, r3, #2
 8001e32:	d505      	bpl.n	8001e40 <HAL_ADC_Init+0x2c>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001e34:	6893      	ldr	r3, [r2, #8]
 8001e36:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001e3a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001e3e:	6093      	str	r3, [r2, #8]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001e40:	6893      	ldr	r3, [r2, #8]
 8001e42:	00db      	lsls	r3, r3, #3
 8001e44:	d419      	bmi.n	8001e7a <HAL_ADC_Init+0x66>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001e46:	4b7f      	ldr	r3, [pc, #508]	; (8002044 <HAL_ADC_Init+0x230>)
 8001e48:	487f      	ldr	r0, [pc, #508]	; (8002048 <HAL_ADC_Init+0x234>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8001e4c:	6891      	ldr	r1, [r2, #8]
 8001e4e:	099b      	lsrs	r3, r3, #6
 8001e50:	fba0 0303 	umull	r0, r3, r0, r3
 8001e54:	099b      	lsrs	r3, r3, #6
 8001e56:	f021 4110 	bic.w	r1, r1, #2415919104	; 0x90000000
 8001e5a:	3301      	adds	r3, #1
 8001e5c:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 8001e60:	005b      	lsls	r3, r3, #1
 8001e62:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8001e66:	6091      	str	r1, [r2, #8]
 8001e68:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8001e6a:	9b01      	ldr	r3, [sp, #4]
 8001e6c:	b12b      	cbz	r3, 8001e7a <HAL_ADC_Init+0x66>
    {
      wait_loop_index--;
 8001e6e:	9b01      	ldr	r3, [sp, #4]
 8001e70:	3b01      	subs	r3, #1
 8001e72:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8001e74:	9b01      	ldr	r3, [sp, #4]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d1f9      	bne.n	8001e6e <HAL_ADC_Init+0x5a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001e7a:	6893      	ldr	r3, [r2, #8]
 8001e7c:	00de      	lsls	r6, r3, #3
 8001e7e:	d466      	bmi.n	8001f4e <HAL_ADC_Init+0x13a>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e80:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001e82:	f043 0310 	orr.w	r3, r3, #16
 8001e86:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e88:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001e8a:	f043 0301 	orr.w	r3, r3, #1
 8001e8e:	6623      	str	r3, [r4, #96]	; 0x60
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001e90:	6893      	ldr	r3, [r2, #8]
 8001e92:	f013 0f04 	tst.w	r3, #4

    tmp_hal_status = HAL_ERROR;
 8001e96:	f04f 0001 	mov.w	r0, #1
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001e9a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001e9c:	d15e      	bne.n	8001f5c <HAL_ADC_Init+0x148>
 8001e9e:	06dd      	lsls	r5, r3, #27
 8001ea0:	d45c      	bmi.n	8001f5c <HAL_ADC_Init+0x148>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ea2:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001ea4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001ea8:	f043 0302 	orr.w	r3, r3, #2
 8001eac:	65e3      	str	r3, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001eae:	6893      	ldr	r3, [r2, #8]
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001eb0:	07d9      	lsls	r1, r3, #31
 8001eb2:	d419      	bmi.n	8001ee8 <HAL_ADC_Init+0xd4>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001eb4:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8001eb8:	f000 80a1 	beq.w	8001ffe <HAL_ADC_Init+0x1ea>
 8001ebc:	4b63      	ldr	r3, [pc, #396]	; (800204c <HAL_ADC_Init+0x238>)
 8001ebe:	429a      	cmp	r2, r3
 8001ec0:	f000 80a6 	beq.w	8002010 <HAL_ADC_Init+0x1fc>
 8001ec4:	4d62      	ldr	r5, [pc, #392]	; (8002050 <HAL_ADC_Init+0x23c>)
 8001ec6:	4963      	ldr	r1, [pc, #396]	; (8002054 <HAL_ADC_Init+0x240>)
 8001ec8:	68ad      	ldr	r5, [r5, #8]
 8001eca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001ece:	689b      	ldr	r3, [r3, #8]
 8001ed0:	6889      	ldr	r1, [r1, #8]
 8001ed2:	432b      	orrs	r3, r5
 8001ed4:	430b      	orrs	r3, r1
 8001ed6:	07db      	lsls	r3, r3, #31
 8001ed8:	d406      	bmi.n	8001ee8 <HAL_ADC_Init+0xd4>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001eda:	495f      	ldr	r1, [pc, #380]	; (8002058 <HAL_ADC_Init+0x244>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001edc:	688b      	ldr	r3, [r1, #8]
 8001ede:	6865      	ldr	r5, [r4, #4]
 8001ee0:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8001ee4:	432b      	orrs	r3, r5
 8001ee6:	608b      	str	r3, [r1, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                hadc->Init.Overrun                                                     |
                hadc->Init.DataAlign                                                   |
 8001ee8:	e9d4 1502 	ldrd	r1, r5, [r4, #8]
 8001eec:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001eee:	432b      	orrs	r3, r5
 8001ef0:	430b      	orrs	r3, r1
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001ef2:	7f65      	ldrb	r5, [r4, #29]
                hadc->Init.Resolution                                                  |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001ef4:	f894 1024 	ldrb.w	r1, [r4, #36]	; 0x24
                hadc->Init.DataAlign                                                   |
 8001ef8:	ea43 3345 	orr.w	r3, r3, r5, lsl #13

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001efc:	2901      	cmp	r1, #1
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001efe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001f02:	d05f      	beq.n	8001fc4 <HAL_ADC_Init+0x1b0>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001f04:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001f06:	b121      	cbz	r1, 8001f12 <HAL_ADC_Init+0xfe>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                  | hadc->Init.ExternalTrigConvEdge
 8001f08:	6b25      	ldr	r5, [r4, #48]	; 0x30
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001f0a:	f401 7178 	and.w	r1, r1, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8001f0e:	4329      	orrs	r1, r5
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001f10:	430b      	orrs	r3, r1
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001f12:	68d6      	ldr	r6, [r2, #12]
 8001f14:	4951      	ldr	r1, [pc, #324]	; (800205c <HAL_ADC_Init+0x248>)

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001f16:	6b65      	ldr	r5, [r4, #52]	; 0x34
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001f18:	4031      	ands	r1, r6
 8001f1a:	430b      	orrs	r3, r1
 8001f1c:	60d3      	str	r3, [r2, #12]
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001f1e:	6913      	ldr	r3, [r2, #16]
 8001f20:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8001f24:	432b      	orrs	r3, r5
 8001f26:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001f28:	6893      	ldr	r3, [r2, #8]
 8001f2a:	075e      	lsls	r6, r3, #29
 8001f2c:	d523      	bpl.n	8001f76 <HAL_ADC_Init+0x162>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001f2e:	6893      	ldr	r3, [r2, #8]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001f30:	6963      	ldr	r3, [r4, #20]
 8001f32:	2b01      	cmp	r3, #1
 8001f34:	d04e      	beq.n	8001fd4 <HAL_ADC_Init+0x1c0>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001f36:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001f38:	f023 030f 	bic.w	r3, r3, #15
 8001f3c:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001f3e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001f40:	f023 0303 	bic.w	r3, r3, #3
 8001f44:	f043 0301 	orr.w	r3, r3, #1
 8001f48:	65e3      	str	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 8001f4a:	b002      	add	sp, #8
 8001f4c:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001f4e:	6893      	ldr	r3, [r2, #8]
 8001f50:	f013 0f04 	tst.w	r3, #4
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f54:	f04f 0000 	mov.w	r0, #0
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001f58:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001f5a:	d0a0      	beq.n	8001e9e <HAL_ADC_Init+0x8a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f5c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
 8001f5e:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f60:	f043 0310 	orr.w	r3, r3, #16
 8001f64:	65e3      	str	r3, [r4, #92]	; 0x5c
}
 8001f66:	b002      	add	sp, #8
 8001f68:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ADC_MspInit(hadc);
 8001f6a:	f7ff fd07 	bl	800197c <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8001f6e:	6625      	str	r5, [r4, #96]	; 0x60
    hadc->Lock = HAL_UNLOCKED;
 8001f70:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
 8001f74:	e75a      	b.n	8001e2c <HAL_ADC_Init+0x18>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001f76:	6893      	ldr	r3, [r2, #8]
 8001f78:	071d      	lsls	r5, r3, #28
 8001f7a:	d4d9      	bmi.n	8001f30 <HAL_ADC_Init+0x11c>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001f7c:	68d1      	ldr	r1, [r2, #12]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001f7e:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001f82:	7f26      	ldrb	r6, [r4, #28]
      if (hadc->Init.GainCompensation != 0UL)
 8001f84:	6925      	ldr	r5, [r4, #16]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001f86:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001f8a:	005b      	lsls	r3, r3, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001f8c:	f021 0102 	bic.w	r1, r1, #2
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001f90:	ea43 3386 	orr.w	r3, r3, r6, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001f94:	430b      	orrs	r3, r1
 8001f96:	60d3      	str	r3, [r2, #12]
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001f98:	6913      	ldr	r3, [r2, #16]
      if (hadc->Init.GainCompensation != 0UL)
 8001f9a:	bb1d      	cbnz	r5, 8001fe4 <HAL_ADC_Init+0x1d0>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001f9c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001fa0:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8001fa2:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 8001fa6:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001faa:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001fae:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      if (hadc->Init.OversamplingMode == ENABLE)
 8001fb2:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8001fb6:	2b01      	cmp	r3, #1
 8001fb8:	d033      	beq.n	8002022 <HAL_ADC_Init+0x20e>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001fba:	6913      	ldr	r3, [r2, #16]
 8001fbc:	f023 0301 	bic.w	r3, r3, #1
 8001fc0:	6113      	str	r3, [r2, #16]
 8001fc2:	e7b5      	b.n	8001f30 <HAL_ADC_Init+0x11c>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001fc4:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8001fc6:	3901      	subs	r1, #1
 8001fc8:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 8001fcc:	e79a      	b.n	8001f04 <HAL_ADC_Init+0xf0>
    return HAL_ERROR;
 8001fce:	2001      	movs	r0, #1
}
 8001fd0:	b002      	add	sp, #8
 8001fd2:	bd70      	pop	{r4, r5, r6, pc}
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001fd4:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8001fd6:	6a23      	ldr	r3, [r4, #32]
 8001fd8:	f021 010f 	bic.w	r1, r1, #15
 8001fdc:	3b01      	subs	r3, #1
 8001fde:	430b      	orrs	r3, r1
 8001fe0:	6313      	str	r3, [r2, #48]	; 0x30
 8001fe2:	e7ac      	b.n	8001f3e <HAL_ADC_Init+0x12a>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001fe4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fe8:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8001fea:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 8001fee:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001ff2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001ff6:	432b      	orrs	r3, r5
 8001ff8:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8001ffc:	e7d9      	b.n	8001fb2 <HAL_ADC_Init+0x19e>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001ffe:	4913      	ldr	r1, [pc, #76]	; (800204c <HAL_ADC_Init+0x238>)
 8002000:	6893      	ldr	r3, [r2, #8]
 8002002:	6889      	ldr	r1, [r1, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002004:	430b      	orrs	r3, r1
 8002006:	07d9      	lsls	r1, r3, #31
 8002008:	f53f af6e 	bmi.w	8001ee8 <HAL_ADC_Init+0xd4>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800200c:	4914      	ldr	r1, [pc, #80]	; (8002060 <HAL_ADC_Init+0x24c>)
 800200e:	e765      	b.n	8001edc <HAL_ADC_Init+0xc8>
 8002010:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002014:	689b      	ldr	r3, [r3, #8]
 8002016:	6891      	ldr	r1, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002018:	430b      	orrs	r3, r1
 800201a:	07db      	lsls	r3, r3, #31
 800201c:	f53f af64 	bmi.w	8001ee8 <HAL_ADC_Init+0xd4>
 8002020:	e7f4      	b.n	800200c <HAL_ADC_Init+0x1f8>
        MODIFY_REG(hadc->Instance->CFGR2,
 8002022:	e9d4 3611 	ldrd	r3, r6, [r4, #68]	; 0x44
 8002026:	6911      	ldr	r1, [r2, #16]
 8002028:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 800202a:	f421 61ff 	bic.w	r1, r1, #2040	; 0x7f8
 800202e:	f021 0104 	bic.w	r1, r1, #4
 8002032:	4333      	orrs	r3, r6
 8002034:	430b      	orrs	r3, r1
 8002036:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8002038:	432b      	orrs	r3, r5
 800203a:	430b      	orrs	r3, r1
 800203c:	f043 0301 	orr.w	r3, r3, #1
 8002040:	6113      	str	r3, [r2, #16]
 8002042:	e775      	b.n	8001f30 <HAL_ADC_Init+0x11c>
 8002044:	20000000 	.word	0x20000000
 8002048:	053e2d63 	.word	0x053e2d63
 800204c:	50000100 	.word	0x50000100
 8002050:	50000400 	.word	0x50000400
 8002054:	50000600 	.word	0x50000600
 8002058:	50000700 	.word	0x50000700
 800205c:	fff04007 	.word	0xfff04007
 8002060:	50000300 	.word	0x50000300

08002064 <HAL_ADC_PollForConversion>:
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002064:	6803      	ldr	r3, [r0, #0]
 8002066:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 800206a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800206e:	4605      	mov	r5, r0
 8002070:	460e      	mov	r6, r1
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002072:	d06f      	beq.n	8002154 <HAL_ADC_PollForConversion+0xf0>
 8002074:	4848      	ldr	r0, [pc, #288]	; (8002198 <HAL_ADC_PollForConversion+0x134>)
 8002076:	4a49      	ldr	r2, [pc, #292]	; (800219c <HAL_ADC_PollForConversion+0x138>)
 8002078:	4949      	ldr	r1, [pc, #292]	; (80021a0 <HAL_ADC_PollForConversion+0x13c>)
 800207a:	4283      	cmp	r3, r0
 800207c:	bf18      	it	ne
 800207e:	460a      	movne	r2, r1

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002080:	69ac      	ldr	r4, [r5, #24]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002082:	6897      	ldr	r7, [r2, #8]
 8002084:	2c08      	cmp	r4, #8
 8002086:	f007 071f 	and.w	r7, r7, #31
 800208a:	d00a      	beq.n	80020a2 <HAL_ADC_PollForConversion+0x3e>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800208c:	2f09      	cmp	r7, #9
 800208e:	d863      	bhi.n	8002158 <HAL_ADC_PollForConversion+0xf4>
 8002090:	f240 2221 	movw	r2, #545	; 0x221
 8002094:	40fa      	lsrs	r2, r7
 8002096:	07d1      	lsls	r1, r2, #31
 8002098:	d55e      	bpl.n	8002158 <HAL_ADC_PollForConversion+0xf4>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800209a:	68db      	ldr	r3, [r3, #12]
 800209c:	07da      	lsls	r2, r3, #31
 800209e:	d469      	bmi.n	8002174 <HAL_ADC_PollForConversion+0x110>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
        return HAL_ERROR;
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80020a0:	2404      	movs	r4, #4
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80020a2:	f7ff fe9f 	bl	8001de4 <HAL_GetTick>
 80020a6:	682a      	ldr	r2, [r5, #0]
 80020a8:	4680      	mov	r8, r0

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80020aa:	1c73      	adds	r3, r6, #1
 80020ac:	d12c      	bne.n	8002108 <HAL_ADC_PollForConversion+0xa4>
 80020ae:	6813      	ldr	r3, [r2, #0]
 80020b0:	421c      	tst	r4, r3
 80020b2:	d0fc      	beq.n	80020ae <HAL_ADC_PollForConversion+0x4a>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80020b4:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 80020b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80020ba:	65eb      	str	r3, [r5, #92]	; 0x5c
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80020bc:	68d3      	ldr	r3, [r2, #12]
 80020be:	f413 6f40 	tst.w	r3, #3072	; 0xc00
 80020c2:	d10f      	bne.n	80020e4 <HAL_ADC_PollForConversion+0x80>

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80020c4:	7f6b      	ldrb	r3, [r5, #29]
 80020c6:	b96b      	cbnz	r3, 80020e4 <HAL_ADC_PollForConversion+0x80>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80020c8:	6813      	ldr	r3, [r2, #0]
 80020ca:	0718      	lsls	r0, r3, #28
 80020cc:	d50a      	bpl.n	80020e4 <HAL_ADC_PollForConversion+0x80>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80020ce:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 80020d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80020d4:	65eb      	str	r3, [r5, #92]	; 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80020d6:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 80020d8:	04d9      	lsls	r1, r3, #19
 80020da:	d403      	bmi.n	80020e4 <HAL_ADC_PollForConversion+0x80>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80020dc:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 80020de:	f043 0301 	orr.w	r3, r3, #1
 80020e2:	65eb      	str	r3, [r5, #92]	; 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80020e4:	4b2c      	ldr	r3, [pc, #176]	; (8002198 <HAL_ADC_PollForConversion+0x134>)
 80020e6:	429a      	cmp	r2, r3
 80020e8:	d029      	beq.n	800213e <HAL_ADC_PollForConversion+0xda>
 80020ea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80020ee:	429a      	cmp	r2, r3
 80020f0:	d04e      	beq.n	8002190 <HAL_ADC_PollForConversion+0x12c>
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80020f2:	2c08      	cmp	r4, #8
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80020f4:	68d0      	ldr	r0, [r2, #12]
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80020f6:	d029      	beq.n	800214c <HAL_ADC_PollForConversion+0xe8>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80020f8:	f410 4080 	ands.w	r0, r0, #16384	; 0x4000
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80020fc:	bf06      	itte	eq
 80020fe:	230c      	moveq	r3, #12
 8002100:	6013      	streq	r3, [r2, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002102:	2000      	movne	r0, #0
}
 8002104:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002108:	6813      	ldr	r3, [r2, #0]
 800210a:	4223      	tst	r3, r4
 800210c:	d1d2      	bne.n	80020b4 <HAL_ADC_PollForConversion+0x50>
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800210e:	f7ff fe69 	bl	8001de4 <HAL_GetTick>
 8002112:	eba0 0008 	sub.w	r0, r0, r8
 8002116:	42b0      	cmp	r0, r6
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002118:	682a      	ldr	r2, [r5, #0]
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800211a:	d90a      	bls.n	8002132 <HAL_ADC_PollForConversion+0xce>
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800211c:	6813      	ldr	r3, [r2, #0]
 800211e:	4023      	ands	r3, r4
 8002120:	d1c3      	bne.n	80020aa <HAL_ADC_PollForConversion+0x46>
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002122:	6dea      	ldr	r2, [r5, #92]	; 0x5c
          __HAL_UNLOCK(hadc);
 8002124:	f885 3058 	strb.w	r3, [r5, #88]	; 0x58
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002128:	f042 0204 	orr.w	r2, r2, #4
 800212c:	65ea      	str	r2, [r5, #92]	; 0x5c
          return HAL_TIMEOUT;
 800212e:	2003      	movs	r0, #3
 8002130:	e7e8      	b.n	8002104 <HAL_ADC_PollForConversion+0xa0>
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002132:	2e00      	cmp	r6, #0
 8002134:	d1b9      	bne.n	80020aa <HAL_ADC_PollForConversion+0x46>
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002136:	6813      	ldr	r3, [r2, #0]
 8002138:	4023      	ands	r3, r4
 800213a:	d1b6      	bne.n	80020aa <HAL_ADC_PollForConversion+0x46>
 800213c:	e7f1      	b.n	8002122 <HAL_ADC_PollForConversion+0xbe>
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800213e:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002142:	2f09      	cmp	r7, #9
 8002144:	d91d      	bls.n	8002182 <HAL_ADC_PollForConversion+0x11e>
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002146:	2c08      	cmp	r4, #8
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002148:	68c8      	ldr	r0, [r1, #12]
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800214a:	d1d5      	bne.n	80020f8 <HAL_ADC_PollForConversion+0x94>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800214c:	6014      	str	r4, [r2, #0]
  return HAL_OK;
 800214e:	2000      	movs	r0, #0
}
 8002150:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002154:	4a11      	ldr	r2, [pc, #68]	; (800219c <HAL_ADC_PollForConversion+0x138>)
 8002156:	e793      	b.n	8002080 <HAL_ADC_PollForConversion+0x1c>
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002158:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800215c:	d01a      	beq.n	8002194 <HAL_ADC_PollForConversion+0x130>
 800215e:	480e      	ldr	r0, [pc, #56]	; (8002198 <HAL_ADC_PollForConversion+0x134>)
 8002160:	4a0e      	ldr	r2, [pc, #56]	; (800219c <HAL_ADC_PollForConversion+0x138>)
 8002162:	490f      	ldr	r1, [pc, #60]	; (80021a0 <HAL_ADC_PollForConversion+0x13c>)
 8002164:	4283      	cmp	r3, r0
 8002166:	bf0c      	ite	eq
 8002168:	4613      	moveq	r3, r2
 800216a:	460b      	movne	r3, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800216c:	689b      	ldr	r3, [r3, #8]
 800216e:	f413 4f60 	tst.w	r3, #57344	; 0xe000
 8002172:	d095      	beq.n	80020a0 <HAL_ADC_PollForConversion+0x3c>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002174:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 8002176:	f043 0320 	orr.w	r3, r3, #32
 800217a:	65eb      	str	r3, [r5, #92]	; 0x5c
        return HAL_ERROR;
 800217c:	2001      	movs	r0, #1
}
 800217e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002182:	f240 2321 	movw	r3, #545	; 0x221
 8002186:	fa23 f707 	lsr.w	r7, r3, r7
 800218a:	07fb      	lsls	r3, r7, #31
 800218c:	d5db      	bpl.n	8002146 <HAL_ADC_PollForConversion+0xe2>
 800218e:	e7b0      	b.n	80020f2 <HAL_ADC_PollForConversion+0x8e>
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002190:	4904      	ldr	r1, [pc, #16]	; (80021a4 <HAL_ADC_PollForConversion+0x140>)
 8002192:	e7d6      	b.n	8002142 <HAL_ADC_PollForConversion+0xde>
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002194:	4b01      	ldr	r3, [pc, #4]	; (800219c <HAL_ADC_PollForConversion+0x138>)
 8002196:	e7e9      	b.n	800216c <HAL_ADC_PollForConversion+0x108>
 8002198:	50000100 	.word	0x50000100
 800219c:	50000300 	.word	0x50000300
 80021a0:	50000700 	.word	0x50000700
 80021a4:	50000400 	.word	0x50000400

080021a8 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80021a8:	6803      	ldr	r3, [r0, #0]
 80021aa:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 80021ac:	4770      	bx	lr
 80021ae:	bf00      	nop

080021b0 <HAL_ADC_ConvCpltCallback>:
 80021b0:	4770      	bx	lr
 80021b2:	bf00      	nop

080021b4 <HAL_ADC_LevelOutOfWindowCallback>:
 80021b4:	4770      	bx	lr
 80021b6:	bf00      	nop

080021b8 <HAL_ADC_ErrorCallback>:
 80021b8:	4770      	bx	lr
 80021ba:	bf00      	nop

080021bc <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80021bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
  uint32_t tmp_isr = hadc->Instance->ISR;
 80021be:	6803      	ldr	r3, [r0, #0]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80021c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
  uint32_t tmp_isr = hadc->Instance->ISR;
 80021c4:	681e      	ldr	r6, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 80021c6:	685f      	ldr	r7, [r3, #4]
{
 80021c8:	4604      	mov	r4, r0
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80021ca:	f000 80d2 	beq.w	8002372 <HAL_ADC_IRQHandler+0x1b6>
 80021ce:	48a2      	ldr	r0, [pc, #648]	; (8002458 <HAL_ADC_IRQHandler+0x29c>)
 80021d0:	4aa2      	ldr	r2, [pc, #648]	; (800245c <HAL_ADC_IRQHandler+0x2a0>)
 80021d2:	49a3      	ldr	r1, [pc, #652]	; (8002460 <HAL_ADC_IRQHandler+0x2a4>)
 80021d4:	4283      	cmp	r3, r0
 80021d6:	bf08      	it	eq
 80021d8:	460a      	moveq	r2, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80021da:	6895      	ldr	r5, [r2, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80021dc:	07b1      	lsls	r1, r6, #30
 80021de:	f005 051f 	and.w	r5, r5, #31
 80021e2:	d502      	bpl.n	80021ea <HAL_ADC_IRQHandler+0x2e>
 80021e4:	07ba      	lsls	r2, r7, #30
 80021e6:	f100 80b6 	bmi.w	8002356 <HAL_ADC_IRQHandler+0x19a>
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80021ea:	0770      	lsls	r0, r6, #29
 80021ec:	f140 8086 	bpl.w	80022fc <HAL_ADC_IRQHandler+0x140>
 80021f0:	0779      	lsls	r1, r7, #29
 80021f2:	f140 8083 	bpl.w	80022fc <HAL_ADC_IRQHandler+0x140>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80021f6:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80021f8:	06d1      	lsls	r1, r2, #27
 80021fa:	d403      	bmi.n	8002204 <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80021fc:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80021fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002202:	65e2      	str	r2, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002204:	68da      	ldr	r2, [r3, #12]
 8002206:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 800220a:	d121      	bne.n	8002250 <HAL_ADC_IRQHandler+0x94>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800220c:	4a92      	ldr	r2, [pc, #584]	; (8002458 <HAL_ADC_IRQHandler+0x29c>)
 800220e:	4293      	cmp	r3, r2
 8002210:	f000 80ec 	beq.w	80023ec <HAL_ADC_IRQHandler+0x230>
 8002214:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002218:	4293      	cmp	r3, r2
 800221a:	f000 810f 	beq.w	800243c <HAL_ADC_IRQHandler+0x280>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800221e:	68da      	ldr	r2, [r3, #12]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002220:	0490      	lsls	r0, r2, #18
 8002222:	d415      	bmi.n	8002250 <HAL_ADC_IRQHandler+0x94>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	0711      	lsls	r1, r2, #28
 8002228:	d512      	bpl.n	8002250 <HAL_ADC_IRQHandler+0x94>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800222a:	689a      	ldr	r2, [r3, #8]
 800222c:	0752      	lsls	r2, r2, #29
 800222e:	f100 80fc 	bmi.w	800242a <HAL_ADC_IRQHandler+0x26e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002232:	685a      	ldr	r2, [r3, #4]
 8002234:	f022 020c 	bic.w	r2, r2, #12
 8002238:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800223a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800223c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002240:	65e3      	str	r3, [r4, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002242:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002244:	04db      	lsls	r3, r3, #19
 8002246:	d403      	bmi.n	8002250 <HAL_ADC_IRQHandler+0x94>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002248:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800224a:	f043 0301 	orr.w	r3, r3, #1
 800224e:	65e3      	str	r3, [r4, #92]	; 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002250:	4620      	mov	r0, r4
 8002252:	f7ff ffad 	bl	80021b0 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002256:	6823      	ldr	r3, [r4, #0]
 8002258:	220c      	movs	r2, #12
 800225a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800225c:	06b0      	lsls	r0, r6, #26
 800225e:	d554      	bpl.n	800230a <HAL_ADC_IRQHandler+0x14e>
 8002260:	06b9      	lsls	r1, r7, #26
 8002262:	d552      	bpl.n	800230a <HAL_ADC_IRQHandler+0x14e>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002264:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002266:	06d1      	lsls	r1, r2, #27
 8002268:	d403      	bmi.n	8002272 <HAL_ADC_IRQHandler+0xb6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800226a:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800226c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002270:	65e2      	str	r2, [r4, #92]	; 0x5c
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002272:	4979      	ldr	r1, [pc, #484]	; (8002458 <HAL_ADC_IRQHandler+0x29c>)
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002274:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002276:	68d8      	ldr	r0, [r3, #12]
 8002278:	428b      	cmp	r3, r1
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800227a:	f402 72c0 	and.w	r2, r2, #384	; 0x180
 800227e:	f000 80bb 	beq.w	80023f8 <HAL_ADC_IRQHandler+0x23c>
 8002282:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8002286:	428b      	cmp	r3, r1
 8002288:	f000 80c2 	beq.w	8002410 <HAL_ADC_IRQHandler+0x254>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800228c:	68d9      	ldr	r1, [r3, #12]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800228e:	b9d2      	cbnz	r2, 80022c6 <HAL_ADC_IRQHandler+0x10a>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002290:	018a      	lsls	r2, r1, #6
 8002292:	f100 80a3 	bmi.w	80023dc <HAL_ADC_IRQHandler+0x220>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002296:	681a      	ldr	r2, [r3, #0]
 8002298:	0650      	lsls	r0, r2, #25
 800229a:	d514      	bpl.n	80022c6 <HAL_ADC_IRQHandler+0x10a>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 800229c:	0289      	lsls	r1, r1, #10
 800229e:	d412      	bmi.n	80022c6 <HAL_ADC_IRQHandler+0x10a>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80022a0:	689a      	ldr	r2, [r3, #8]
 80022a2:	0712      	lsls	r2, r2, #28
 80022a4:	f100 80ce 	bmi.w	8002444 <HAL_ADC_IRQHandler+0x288>
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80022a8:	685a      	ldr	r2, [r3, #4]
 80022aa:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80022ae:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80022b0:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80022b2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80022b6:	65e3      	str	r3, [r4, #92]	; 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80022b8:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80022ba:	05d8      	lsls	r0, r3, #23
 80022bc:	d403      	bmi.n	80022c6 <HAL_ADC_IRQHandler+0x10a>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80022be:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80022c0:	f043 0301 	orr.w	r3, r3, #1
 80022c4:	65e3      	str	r3, [r4, #92]	; 0x5c
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80022c6:	4620      	mov	r0, r4
 80022c8:	f000 fd56 	bl	8002d78 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80022cc:	6823      	ldr	r3, [r4, #0]
 80022ce:	2260      	movs	r2, #96	; 0x60
 80022d0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80022d2:	0631      	lsls	r1, r6, #24
 80022d4:	d501      	bpl.n	80022da <HAL_ADC_IRQHandler+0x11e>
 80022d6:	063a      	lsls	r2, r7, #24
 80022d8:	d459      	bmi.n	800238e <HAL_ADC_IRQHandler+0x1d2>
    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80022da:	05f0      	lsls	r0, r6, #23
 80022dc:	d501      	bpl.n	80022e2 <HAL_ADC_IRQHandler+0x126>
 80022de:	05f9      	lsls	r1, r7, #23
 80022e0:	d460      	bmi.n	80023a4 <HAL_ADC_IRQHandler+0x1e8>
    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80022e2:	05b2      	lsls	r2, r6, #22
 80022e4:	d501      	bpl.n	80022ea <HAL_ADC_IRQHandler+0x12e>
 80022e6:	05b8      	lsls	r0, r7, #22
 80022e8:	d445      	bmi.n	8002376 <HAL_ADC_IRQHandler+0x1ba>
    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80022ea:	06f1      	lsls	r1, r6, #27
 80022ec:	d501      	bpl.n	80022f2 <HAL_ADC_IRQHandler+0x136>
 80022ee:	06fa      	lsls	r2, r7, #27
 80022f0:	d410      	bmi.n	8002314 <HAL_ADC_IRQHandler+0x158>
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80022f2:	0571      	lsls	r1, r6, #21
 80022f4:	d501      	bpl.n	80022fa <HAL_ADC_IRQHandler+0x13e>
 80022f6:	057a      	lsls	r2, r7, #21
 80022f8:	d460      	bmi.n	80023bc <HAL_ADC_IRQHandler+0x200>
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 80022fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80022fc:	0732      	lsls	r2, r6, #28
 80022fe:	d5ad      	bpl.n	800225c <HAL_ADC_IRQHandler+0xa0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002300:	0738      	lsls	r0, r7, #28
 8002302:	f53f af78 	bmi.w	80021f6 <HAL_ADC_IRQHandler+0x3a>
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002306:	06b0      	lsls	r0, r6, #26
 8002308:	d4aa      	bmi.n	8002260 <HAL_ADC_IRQHandler+0xa4>
 800230a:	0672      	lsls	r2, r6, #25
 800230c:	d5e1      	bpl.n	80022d2 <HAL_ADC_IRQHandler+0x116>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800230e:	0678      	lsls	r0, r7, #25
 8002310:	d5df      	bpl.n	80022d2 <HAL_ADC_IRQHandler+0x116>
 8002312:	e7a7      	b.n	8002264 <HAL_ADC_IRQHandler+0xa8>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002314:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8002316:	b17a      	cbz	r2, 8002338 <HAL_ADC_IRQHandler+0x17c>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8002318:	2d00      	cmp	r5, #0
 800231a:	d07c      	beq.n	8002416 <HAL_ADC_IRQHandler+0x25a>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800231c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002320:	f000 808e 	beq.w	8002440 <HAL_ADC_IRQHandler+0x284>
 8002324:	484c      	ldr	r0, [pc, #304]	; (8002458 <HAL_ADC_IRQHandler+0x29c>)
 8002326:	4a4d      	ldr	r2, [pc, #308]	; (800245c <HAL_ADC_IRQHandler+0x2a0>)
 8002328:	494d      	ldr	r1, [pc, #308]	; (8002460 <HAL_ADC_IRQHandler+0x2a4>)
 800232a:	4283      	cmp	r3, r0
 800232c:	bf08      	it	eq
 800232e:	460a      	moveq	r2, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002330:	6892      	ldr	r2, [r2, #8]
 8002332:	f412 4f60 	tst.w	r2, #57344	; 0xe000
 8002336:	d00b      	beq.n	8002350 <HAL_ADC_IRQHandler+0x194>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002338:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800233a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800233e:	65e3      	str	r3, [r4, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002340:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002342:	f043 0302 	orr.w	r3, r3, #2
 8002346:	6623      	str	r3, [r4, #96]	; 0x60
      HAL_ADC_ErrorCallback(hadc);
 8002348:	4620      	mov	r0, r4
 800234a:	f7ff ff35 	bl	80021b8 <HAL_ADC_ErrorCallback>
 800234e:	6823      	ldr	r3, [r4, #0]
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002350:	2210      	movs	r2, #16
 8002352:	601a      	str	r2, [r3, #0]
 8002354:	e7cd      	b.n	80022f2 <HAL_ADC_IRQHandler+0x136>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002356:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002358:	06db      	lsls	r3, r3, #27
 800235a:	d403      	bmi.n	8002364 <HAL_ADC_IRQHandler+0x1a8>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800235c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800235e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002362:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002364:	4620      	mov	r0, r4
 8002366:	f000 fd0f 	bl	8002d88 <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800236a:	6823      	ldr	r3, [r4, #0]
 800236c:	2202      	movs	r2, #2
 800236e:	601a      	str	r2, [r3, #0]
 8002370:	e73b      	b.n	80021ea <HAL_ADC_IRQHandler+0x2e>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002372:	4a3b      	ldr	r2, [pc, #236]	; (8002460 <HAL_ADC_IRQHandler+0x2a4>)
 8002374:	e731      	b.n	80021da <HAL_ADC_IRQHandler+0x1e>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002376:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002378:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800237c:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800237e:	4620      	mov	r0, r4
 8002380:	f000 fd00 	bl	8002d84 <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002384:	6823      	ldr	r3, [r4, #0]
 8002386:	f44f 7200 	mov.w	r2, #512	; 0x200
 800238a:	601a      	str	r2, [r3, #0]
 800238c:	e7ad      	b.n	80022ea <HAL_ADC_IRQHandler+0x12e>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800238e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002390:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002394:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002396:	4620      	mov	r0, r4
 8002398:	f7ff ff0c 	bl	80021b4 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800239c:	6823      	ldr	r3, [r4, #0]
 800239e:	2280      	movs	r2, #128	; 0x80
 80023a0:	601a      	str	r2, [r3, #0]
 80023a2:	e79a      	b.n	80022da <HAL_ADC_IRQHandler+0x11e>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80023a4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80023a6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023aa:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80023ac:	4620      	mov	r0, r4
 80023ae:	f000 fce7 	bl	8002d80 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80023b2:	6823      	ldr	r3, [r4, #0]
 80023b4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80023b8:	601a      	str	r2, [r3, #0]
 80023ba:	e792      	b.n	80022e2 <HAL_ADC_IRQHandler+0x126>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80023bc:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80023be:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80023c2:	65e2      	str	r2, [r4, #92]	; 0x5c
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80023c4:	6e22      	ldr	r2, [r4, #96]	; 0x60
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80023c6:	f44f 6180 	mov.w	r1, #1024	; 0x400
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80023ca:	f042 0208 	orr.w	r2, r2, #8
 80023ce:	6622      	str	r2, [r4, #96]	; 0x60
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80023d0:	4620      	mov	r0, r4
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80023d2:	6019      	str	r1, [r3, #0]
}
 80023d4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80023d8:	f000 bcd0 	b.w	8002d7c <HAL_ADCEx_InjectedQueueOverflowCallback>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80023dc:	f400 6040 	and.w	r0, r0, #3072	; 0xc00
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80023e0:	f401 5200 	and.w	r2, r1, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80023e4:	4302      	orrs	r2, r0
 80023e6:	f47f af6e 	bne.w	80022c6 <HAL_ADC_IRQHandler+0x10a>
 80023ea:	e754      	b.n	8002296 <HAL_ADC_IRQHandler+0xda>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80023ec:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80023f0:	2d09      	cmp	r5, #9
 80023f2:	d914      	bls.n	800241e <HAL_ADC_IRQHandler+0x262>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80023f4:	68ca      	ldr	r2, [r1, #12]
 80023f6:	e713      	b.n	8002220 <HAL_ADC_IRQHandler+0x64>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80023f8:	f04f 4ca0 	mov.w	ip, #1342177280	; 0x50000000
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80023fc:	2d00      	cmp	r5, #0
 80023fe:	f43f af45 	beq.w	800228c <HAL_ADC_IRQHandler+0xd0>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002402:	1fa9      	subs	r1, r5, #6
 8002404:	2901      	cmp	r1, #1
 8002406:	f67f af41 	bls.w	800228c <HAL_ADC_IRQHandler+0xd0>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800240a:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800240e:	e73e      	b.n	800228e <HAL_ADC_IRQHandler+0xd2>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002410:	f8df c050 	ldr.w	ip, [pc, #80]	; 8002464 <HAL_ADC_IRQHandler+0x2a8>
 8002414:	e7f2      	b.n	80023fc <HAL_ADC_IRQHandler+0x240>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002416:	68da      	ldr	r2, [r3, #12]
 8002418:	07d0      	lsls	r0, r2, #31
 800241a:	d599      	bpl.n	8002350 <HAL_ADC_IRQHandler+0x194>
 800241c:	e78c      	b.n	8002338 <HAL_ADC_IRQHandler+0x17c>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800241e:	f240 2221 	movw	r2, #545	; 0x221
 8002422:	40ea      	lsrs	r2, r5
 8002424:	07d2      	lsls	r2, r2, #31
 8002426:	d5e5      	bpl.n	80023f4 <HAL_ADC_IRQHandler+0x238>
 8002428:	e6f9      	b.n	800221e <HAL_ADC_IRQHandler+0x62>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800242a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800242c:	f043 0310 	orr.w	r3, r3, #16
 8002430:	65e3      	str	r3, [r4, #92]	; 0x5c
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002432:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002434:	f043 0301 	orr.w	r3, r3, #1
 8002438:	6623      	str	r3, [r4, #96]	; 0x60
 800243a:	e709      	b.n	8002250 <HAL_ADC_IRQHandler+0x94>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800243c:	4909      	ldr	r1, [pc, #36]	; (8002464 <HAL_ADC_IRQHandler+0x2a8>)
 800243e:	e7d7      	b.n	80023f0 <HAL_ADC_IRQHandler+0x234>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002440:	4a07      	ldr	r2, [pc, #28]	; (8002460 <HAL_ADC_IRQHandler+0x2a4>)
 8002442:	e775      	b.n	8002330 <HAL_ADC_IRQHandler+0x174>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002444:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002446:	f043 0310 	orr.w	r3, r3, #16
 800244a:	65e3      	str	r3, [r4, #92]	; 0x5c
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800244c:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800244e:	f043 0301 	orr.w	r3, r3, #1
 8002452:	6623      	str	r3, [r4, #96]	; 0x60
 8002454:	e737      	b.n	80022c6 <HAL_ADC_IRQHandler+0x10a>
 8002456:	bf00      	nop
 8002458:	50000100 	.word	0x50000100
 800245c:	50000700 	.word	0x50000700
 8002460:	50000300 	.word	0x50000300
 8002464:	50000400 	.word	0x50000400

08002468 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002468:	b5f0      	push	{r4, r5, r6, r7, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800246a:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
{
 800246e:	b083      	sub	sp, #12
 8002470:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8002472:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 8002474:	f04f 0000 	mov.w	r0, #0
 8002478:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 800247a:	f000 8150 	beq.w	800271e <HAL_ADC_ConfigChannel+0x2b6>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800247e:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 8002480:	2001      	movs	r0, #1
 8002482:	f883 0058 	strb.w	r0, [r3, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002486:	6894      	ldr	r4, [r2, #8]
 8002488:	0766      	lsls	r6, r4, #29
 800248a:	d450      	bmi.n	800252e <HAL_ADC_ConfigChannel+0xc6>
  MODIFY_REG(*preg,
 800248c:	e9d1 0400 	ldrd	r0, r4, [r1]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002490:	09a6      	lsrs	r6, r4, #6
 8002492:	f102 0530 	add.w	r5, r2, #48	; 0x30
 8002496:	f006 060c 	and.w	r6, r6, #12
  MODIFY_REG(*preg,
 800249a:	f004 041f 	and.w	r4, r4, #31
 800249e:	5977      	ldr	r7, [r6, r5]
 80024a0:	f04f 0c1f 	mov.w	ip, #31
 80024a4:	fa0c fc04 	lsl.w	ip, ip, r4
 80024a8:	f3c0 6084 	ubfx	r0, r0, #26, #5
 80024ac:	ea27 070c 	bic.w	r7, r7, ip
 80024b0:	40a0      	lsls	r0, r4
 80024b2:	4338      	orrs	r0, r7
 80024b4:	5170      	str	r0, [r6, r5]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80024b6:	6890      	ldr	r0, [r2, #8]
 80024b8:	0745      	lsls	r5, r0, #29
 80024ba:	f140 80a5 	bpl.w	8002608 <HAL_ADC_ConfigChannel+0x1a0>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80024be:	6890      	ldr	r0, [r2, #8]
 80024c0:	6808      	ldr	r0, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80024c2:	6894      	ldr	r4, [r2, #8]
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80024c4:	07e4      	lsls	r4, r4, #31
 80024c6:	d53b      	bpl.n	8002540 <HAL_ADC_ConfigChannel+0xd8>
 80024c8:	4604      	mov	r4, r0
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80024ca:	49c2      	ldr	r1, [pc, #776]	; (80027d4 <HAL_ADC_ConfigChannel+0x36c>)
 80024cc:	420c      	tst	r4, r1
 80024ce:	d02c      	beq.n	800252a <HAL_ADC_ConfigChannel+0xc2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80024d0:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 80024d4:	f000 8121 	beq.w	800271a <HAL_ADC_ConfigChannel+0x2b2>
 80024d8:	4dbf      	ldr	r5, [pc, #764]	; (80027d8 <HAL_ADC_ConfigChannel+0x370>)
 80024da:	49c0      	ldr	r1, [pc, #768]	; (80027dc <HAL_ADC_ConfigChannel+0x374>)
 80024dc:	48c0      	ldr	r0, [pc, #768]	; (80027e0 <HAL_ADC_ConfigChannel+0x378>)
 80024de:	42aa      	cmp	r2, r5
 80024e0:	bf18      	it	ne
 80024e2:	4601      	movne	r1, r0
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80024e4:	6888      	ldr	r0, [r1, #8]

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80024e6:	49bf      	ldr	r1, [pc, #764]	; (80027e4 <HAL_ADC_ConfigChannel+0x37c>)
 80024e8:	428c      	cmp	r4, r1
 80024ea:	f000 75e0 	and.w	r5, r0, #29360128	; 0x1c00000
 80024ee:	f000 8119 	beq.w	8002724 <HAL_ADC_ConfigChannel+0x2bc>
 80024f2:	49bd      	ldr	r1, [pc, #756]	; (80027e8 <HAL_ADC_ConfigChannel+0x380>)
 80024f4:	428c      	cmp	r4, r1
 80024f6:	f000 8115 	beq.w	8002724 <HAL_ADC_ConfigChannel+0x2bc>
          {
            wait_loop_index--;
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80024fa:	49bc      	ldr	r1, [pc, #752]	; (80027ec <HAL_ADC_ConfigChannel+0x384>)
 80024fc:	428c      	cmp	r4, r1
 80024fe:	f040 814d 	bne.w	800279c <HAL_ADC_ConfigChannel+0x334>
 8002502:	01c0      	lsls	r0, r0, #7
 8002504:	d411      	bmi.n	800252a <HAL_ADC_ConfigChannel+0xc2>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002506:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 800250a:	f000 822c 	beq.w	8002966 <HAL_ADC_ConfigChannel+0x4fe>
 800250e:	4cb2      	ldr	r4, [pc, #712]	; (80027d8 <HAL_ADC_ConfigChannel+0x370>)
 8002510:	49b2      	ldr	r1, [pc, #712]	; (80027dc <HAL_ADC_ConfigChannel+0x374>)
 8002512:	48b3      	ldr	r0, [pc, #716]	; (80027e0 <HAL_ADC_ConfigChannel+0x378>)
 8002514:	42a2      	cmp	r2, r4
 8002516:	bf0c      	ite	eq
 8002518:	460a      	moveq	r2, r1
 800251a:	4602      	movne	r2, r0
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800251c:	6891      	ldr	r1, [r2, #8]
 800251e:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8002522:	430d      	orrs	r5, r1
 8002524:	f045 7580 	orr.w	r5, r5, #16777216	; 0x1000000
 8002528:	6095      	str	r5, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800252a:	2000      	movs	r0, #0
}
 800252c:	e003      	b.n	8002536 <HAL_ADC_ConfigChannel+0xce>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800252e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002530:	f042 0220 	orr.w	r2, r2, #32
 8002534:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002536:	2200      	movs	r2, #0
 8002538:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
}
 800253c:	b003      	add	sp, #12
 800253e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002540:	68ce      	ldr	r6, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8002542:	4cab      	ldr	r4, [pc, #684]	; (80027f0 <HAL_ADC_ConfigChannel+0x388>)
 8002544:	f8d2 50b0 	ldr.w	r5, [r2, #176]	; 0xb0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002548:	f8df c2b8 	ldr.w	ip, [pc, #696]	; 8002804 <HAL_ADC_ConfigChannel+0x39c>
 800254c:	f006 0718 	and.w	r7, r6, #24
 8002550:	40fc      	lsrs	r4, r7
 8002552:	f3c0 0712 	ubfx	r7, r0, #0, #19
 8002556:	4004      	ands	r4, r0
 8002558:	ea25 0507 	bic.w	r5, r5, r7
 800255c:	432c      	orrs	r4, r5
 800255e:	4566      	cmp	r6, ip
 8002560:	f8c2 40b0 	str.w	r4, [r2, #176]	; 0xb0
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002564:	4604      	mov	r4, r0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002566:	d1b0      	bne.n	80024ca <HAL_ADC_ConfigChannel+0x62>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002568:	2f00      	cmp	r7, #0
 800256a:	f000 8104 	beq.w	8002776 <HAL_ADC_ConfigChannel+0x30e>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800256e:	fa90 f4a0 	rbit	r4, r0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002572:	2c00      	cmp	r4, #0
 8002574:	f000 819c 	beq.w	80028b0 <HAL_ADC_ConfigChannel+0x448>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8002578:	fab4 f484 	clz	r4, r4
 800257c:	3401      	adds	r4, #1
 800257e:	f004 041f 	and.w	r4, r4, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002582:	2c09      	cmp	r4, #9
 8002584:	f240 8194 	bls.w	80028b0 <HAL_ADC_ConfigChannel+0x448>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002588:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800258c:	2d00      	cmp	r5, #0
 800258e:	f000 81f0 	beq.w	8002972 <HAL_ADC_ConfigChannel+0x50a>
  return __builtin_clz(value);
 8002592:	fab5 f585 	clz	r5, r5
 8002596:	3501      	adds	r5, #1
 8002598:	06ad      	lsls	r5, r5, #26
 800259a:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800259e:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 80025a2:	2c00      	cmp	r4, #0
 80025a4:	f000 81e3 	beq.w	800296e <HAL_ADC_ConfigChannel+0x506>
  return __builtin_clz(value);
 80025a8:	fab4 f484 	clz	r4, r4
 80025ac:	3401      	adds	r4, #1
 80025ae:	f004 041f 	and.w	r4, r4, #31
 80025b2:	2601      	movs	r6, #1
 80025b4:	fa06 f404 	lsl.w	r4, r6, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80025b8:	4325      	orrs	r5, r4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025ba:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 80025be:	2800      	cmp	r0, #0
 80025c0:	f000 81d3 	beq.w	800296a <HAL_ADC_ConfigChannel+0x502>
  return __builtin_clz(value);
 80025c4:	fab0 f480 	clz	r4, r0
 80025c8:	3401      	adds	r4, #1
 80025ca:	f004 041f 	and.w	r4, r4, #31
 80025ce:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 80025d2:	f1a4 001e 	sub.w	r0, r4, #30
 80025d6:	0500      	lsls	r0, r0, #20
 80025d8:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80025dc:	4328      	orrs	r0, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80025de:	0dc7      	lsrs	r7, r0, #23
 80025e0:	f007 0704 	and.w	r7, r7, #4
 80025e4:	f102 0514 	add.w	r5, r2, #20
  MODIFY_REG(*preg,
 80025e8:	688e      	ldr	r6, [r1, #8]
 80025ea:	597c      	ldr	r4, [r7, r5]
 80025ec:	f3c0 5004 	ubfx	r0, r0, #20, #5
 80025f0:	f04f 0c07 	mov.w	ip, #7
 80025f4:	fa0c fc00 	lsl.w	ip, ip, r0
 80025f8:	ea24 040c 	bic.w	r4, r4, ip
 80025fc:	fa06 f000 	lsl.w	r0, r6, r0
 8002600:	4320      	orrs	r0, r4
 8002602:	5178      	str	r0, [r7, r5]
 8002604:	680c      	ldr	r4, [r1, #0]
}
 8002606:	e760      	b.n	80024ca <HAL_ADC_ConfigChannel+0x62>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002608:	6890      	ldr	r0, [r2, #8]
 800260a:	f010 0008 	ands.w	r0, r0, #8
 800260e:	f040 8082 	bne.w	8002716 <HAL_ADC_ConfigChannel+0x2ae>
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002612:	688c      	ldr	r4, [r1, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002614:	680e      	ldr	r6, [r1, #0]
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002616:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
 800261a:	f000 80f7 	beq.w	800280c <HAL_ADC_ConfigChannel+0x3a4>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800261e:	ea4f 5cd6 	mov.w	ip, r6, lsr #23
 8002622:	f00c 0c04 	and.w	ip, ip, #4
 8002626:	f102 0714 	add.w	r7, r2, #20
  MODIFY_REG(*preg,
 800262a:	f3c6 5604 	ubfx	r6, r6, #20, #5
 800262e:	f85c 5007 	ldr.w	r5, [ip, r7]
 8002632:	f04f 0e07 	mov.w	lr, #7
 8002636:	fa0e fe06 	lsl.w	lr, lr, r6
 800263a:	40b4      	lsls	r4, r6
 800263c:	ea25 050e 	bic.w	r5, r5, lr
 8002640:	432c      	orrs	r4, r5
 8002642:	f84c 4007 	str.w	r4, [ip, r7]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002646:	6954      	ldr	r4, [r2, #20]
 8002648:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800264c:	6154      	str	r4, [r2, #20]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800264e:	f8d1 c010 	ldr.w	ip, [r1, #16]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002652:	68d6      	ldr	r6, [r2, #12]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002654:	f1bc 0f04 	cmp.w	ip, #4
 8002658:	d02e      	beq.n	80026b8 <HAL_ADC_ConfigChannel+0x250>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800265a:	f102 0460 	add.w	r4, r2, #96	; 0x60
  MODIFY_REG(*preg,
 800265e:	f8df e1a8 	ldr.w	lr, [pc, #424]	; 8002808 <HAL_ADC_ConfigChannel+0x3a0>
 8002662:	f854 502c 	ldr.w	r5, [r4, ip, lsl #2]
 8002666:	680f      	ldr	r7, [r1, #0]
 8002668:	ea05 0e0e 	and.w	lr, r5, lr
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800266c:	f3c6 06c1 	ubfx	r6, r6, #3, #2
 8002670:	694d      	ldr	r5, [r1, #20]
 8002672:	0076      	lsls	r6, r6, #1
 8002674:	f007 47f8 	and.w	r7, r7, #2080374784	; 0x7c000000
 8002678:	40b5      	lsls	r5, r6
 800267a:	ea47 070e 	orr.w	r7, r7, lr
 800267e:	433d      	orrs	r5, r7
 8002680:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 8002684:	f844 502c 	str.w	r5, [r4, ip, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002688:	690f      	ldr	r7, [r1, #16]
  MODIFY_REG(*preg,
 800268a:	698e      	ldr	r6, [r1, #24]
 800268c:	f854 5027 	ldr.w	r5, [r4, r7, lsl #2]
 8002690:	f025 7580 	bic.w	r5, r5, #16777216	; 0x1000000
 8002694:	4335      	orrs	r5, r6
 8002696:	f844 5027 	str.w	r5, [r4, r7, lsl #2]
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 800269a:	690e      	ldr	r6, [r1, #16]
 800269c:	7f0f      	ldrb	r7, [r1, #28]
  MODIFY_REG(*preg,
 800269e:	f854 5026 	ldr.w	r5, [r4, r6, lsl #2]
 80026a2:	2f01      	cmp	r7, #1
 80026a4:	f025 7500 	bic.w	r5, r5, #33554432	; 0x2000000
 80026a8:	bf08      	it	eq
 80026aa:	f04f 7000 	moveq.w	r0, #33554432	; 0x2000000
 80026ae:	4328      	orrs	r0, r5
 80026b0:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
 80026b4:	6808      	ldr	r0, [r1, #0]
}
 80026b6:	e704      	b.n	80024c2 <HAL_ADC_ConfigChannel+0x5a>
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80026b8:	6808      	ldr	r0, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80026ba:	6e14      	ldr	r4, [r2, #96]	; 0x60
 80026bc:	6e14      	ldr	r4, [r2, #96]	; 0x60
 80026be:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80026c2:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80026c6:	2d00      	cmp	r5, #0
 80026c8:	f040 80b4 	bne.w	8002834 <HAL_ADC_ConfigChannel+0x3cc>
 80026cc:	f3c0 6584 	ubfx	r5, r0, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80026d0:	42ac      	cmp	r4, r5
 80026d2:	f000 8111 	beq.w	80028f8 <HAL_ADC_ConfigChannel+0x490>
 80026d6:	6e54      	ldr	r4, [r2, #100]	; 0x64
 80026d8:	6e56      	ldr	r6, [r2, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80026da:	f102 0460 	add.w	r4, r2, #96	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80026de:	f3c6 6684 	ubfx	r6, r6, #26, #5
 80026e2:	f102 0764 	add.w	r7, r2, #100	; 0x64
 80026e6:	42ae      	cmp	r6, r5
 80026e8:	f000 812b 	beq.w	8002942 <HAL_ADC_ConfigChannel+0x4da>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80026ec:	68a6      	ldr	r6, [r4, #8]
 80026ee:	68a6      	ldr	r6, [r4, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80026f0:	f104 0708 	add.w	r7, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80026f4:	f3c6 6684 	ubfx	r6, r6, #26, #5
 80026f8:	42ae      	cmp	r6, r5
 80026fa:	f000 8111 	beq.w	8002920 <HAL_ADC_ConfigChannel+0x4b8>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80026fe:	68e6      	ldr	r6, [r4, #12]
 8002700:	68e6      	ldr	r6, [r4, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002702:	340c      	adds	r4, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002704:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8002708:	42b5      	cmp	r5, r6
 800270a:	f47f aeda 	bne.w	80024c2 <HAL_ADC_ConfigChannel+0x5a>
  MODIFY_REG(*preg,
 800270e:	6820      	ldr	r0, [r4, #0]
 8002710:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8002714:	6020      	str	r0, [r4, #0]
 8002716:	6808      	ldr	r0, [r1, #0]
}
 8002718:	e6d3      	b.n	80024c2 <HAL_ADC_ConfigChannel+0x5a>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800271a:	4930      	ldr	r1, [pc, #192]	; (80027dc <HAL_ADC_ConfigChannel+0x374>)
 800271c:	e6e2      	b.n	80024e4 <HAL_ADC_ConfigChannel+0x7c>
  __HAL_LOCK(hadc);
 800271e:	2002      	movs	r0, #2
}
 8002720:	b003      	add	sp, #12
 8002722:	bdf0      	pop	{r4, r5, r6, r7, pc}
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002724:	0201      	lsls	r1, r0, #8
 8002726:	f53f af00 	bmi.w	800252a <HAL_ADC_ConfigChannel+0xc2>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800272a:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 800272e:	d033      	beq.n	8002798 <HAL_ADC_ConfigChannel+0x330>
 8002730:	4930      	ldr	r1, [pc, #192]	; (80027f4 <HAL_ADC_ConfigChannel+0x38c>)
 8002732:	428a      	cmp	r2, r1
 8002734:	f47f aef9 	bne.w	800252a <HAL_ADC_ConfigChannel+0xc2>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002738:	4829      	ldr	r0, [pc, #164]	; (80027e0 <HAL_ADC_ConfigChannel+0x378>)
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800273a:	4a2f      	ldr	r2, [pc, #188]	; (80027f8 <HAL_ADC_ConfigChannel+0x390>)
 800273c:	4c2f      	ldr	r4, [pc, #188]	; (80027fc <HAL_ADC_ConfigChannel+0x394>)
 800273e:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002740:	6881      	ldr	r1, [r0, #8]
 8002742:	0992      	lsrs	r2, r2, #6
 8002744:	fba4 4202 	umull	r4, r2, r4, r2
 8002748:	0992      	lsrs	r2, r2, #6
 800274a:	3201      	adds	r2, #1
 800274c:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8002750:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8002754:	430d      	orrs	r5, r1
 8002756:	0092      	lsls	r2, r2, #2
 8002758:	f445 0500 	orr.w	r5, r5, #8388608	; 0x800000
 800275c:	6085      	str	r5, [r0, #8]
 800275e:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8002760:	9a01      	ldr	r2, [sp, #4]
 8002762:	2a00      	cmp	r2, #0
 8002764:	f43f aee1 	beq.w	800252a <HAL_ADC_ConfigChannel+0xc2>
            wait_loop_index--;
 8002768:	9a01      	ldr	r2, [sp, #4]
 800276a:	3a01      	subs	r2, #1
 800276c:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 800276e:	9a01      	ldr	r2, [sp, #4]
 8002770:	2a00      	cmp	r2, #0
 8002772:	d1f9      	bne.n	8002768 <HAL_ADC_ConfigChannel+0x300>
 8002774:	e6d9      	b.n	800252a <HAL_ADC_ConfigChannel+0xc2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002776:	0e80      	lsrs	r0, r0, #26
 8002778:	1c44      	adds	r4, r0, #1
 800277a:	f004 061f 	and.w	r6, r4, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800277e:	2e09      	cmp	r6, #9
 8002780:	f200 8088 	bhi.w	8002894 <HAL_ADC_ConfigChannel+0x42c>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002784:	06a5      	lsls	r5, r4, #26
 8002786:	2401      	movs	r4, #1
 8002788:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 800278c:	40b4      	lsls	r4, r6
 800278e:	eb06 0046 	add.w	r0, r6, r6, lsl #1
 8002792:	4325      	orrs	r5, r4
 8002794:	0500      	lsls	r0, r0, #20
 8002796:	e721      	b.n	80025dc <HAL_ADC_ConfigChannel+0x174>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002798:	4810      	ldr	r0, [pc, #64]	; (80027dc <HAL_ADC_ConfigChannel+0x374>)
 800279a:	e7ce      	b.n	800273a <HAL_ADC_ConfigChannel+0x2d2>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800279c:	4918      	ldr	r1, [pc, #96]	; (8002800 <HAL_ADC_ConfigChannel+0x398>)
 800279e:	428c      	cmp	r4, r1
 80027a0:	f47f aec3 	bne.w	800252a <HAL_ADC_ConfigChannel+0xc2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80027a4:	f410 0080 	ands.w	r0, r0, #4194304	; 0x400000
 80027a8:	f47f aebf 	bne.w	800252a <HAL_ADC_ConfigChannel+0xc2>
        if (ADC_VREFINT_INSTANCE(hadc))
 80027ac:	490a      	ldr	r1, [pc, #40]	; (80027d8 <HAL_ADC_ConfigChannel+0x370>)
 80027ae:	428a      	cmp	r2, r1
 80027b0:	f43f aebb 	beq.w	800252a <HAL_ADC_ConfigChannel+0xc2>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80027b4:	4c0a      	ldr	r4, [pc, #40]	; (80027e0 <HAL_ADC_ConfigChannel+0x378>)
 80027b6:	f501 7100 	add.w	r1, r1, #512	; 0x200
 80027ba:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 80027be:	bf18      	it	ne
 80027c0:	4621      	movne	r1, r4
 80027c2:	688a      	ldr	r2, [r1, #8]
 80027c4:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 80027c8:	432a      	orrs	r2, r5
 80027ca:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80027ce:	608a      	str	r2, [r1, #8]
}
 80027d0:	e6b1      	b.n	8002536 <HAL_ADC_ConfigChannel+0xce>
 80027d2:	bf00      	nop
 80027d4:	80080000 	.word	0x80080000
 80027d8:	50000100 	.word	0x50000100
 80027dc:	50000300 	.word	0x50000300
 80027e0:	50000700 	.word	0x50000700
 80027e4:	c3210000 	.word	0xc3210000
 80027e8:	90c00010 	.word	0x90c00010
 80027ec:	c7520000 	.word	0xc7520000
 80027f0:	0007ffff 	.word	0x0007ffff
 80027f4:	50000600 	.word	0x50000600
 80027f8:	20000000 	.word	0x20000000
 80027fc:	053e2d63 	.word	0x053e2d63
 8002800:	cb840000 	.word	0xcb840000
 8002804:	407f0000 	.word	0x407f0000
 8002808:	03fff000 	.word	0x03fff000
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800280c:	0df5      	lsrs	r5, r6, #23
 800280e:	f102 0414 	add.w	r4, r2, #20
 8002812:	f005 0504 	and.w	r5, r5, #4
  MODIFY_REG(*preg,
 8002816:	f3c6 5604 	ubfx	r6, r6, #20, #5
 800281a:	592f      	ldr	r7, [r5, r4]
 800281c:	f04f 0c07 	mov.w	ip, #7
 8002820:	fa0c f606 	lsl.w	r6, ip, r6
 8002824:	ea27 0606 	bic.w	r6, r7, r6
 8002828:	512e      	str	r6, [r5, r4]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800282a:	6954      	ldr	r4, [r2, #20]
 800282c:	f044 4400 	orr.w	r4, r4, #2147483648	; 0x80000000
 8002830:	6154      	str	r4, [r2, #20]
}
 8002832:	e70c      	b.n	800264e <HAL_ADC_ConfigChannel+0x1e6>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002834:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8002838:	b11d      	cbz	r5, 8002842 <HAL_ADC_ConfigChannel+0x3da>
  return __builtin_clz(value);
 800283a:	fab5 f585 	clz	r5, r5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800283e:	42ac      	cmp	r4, r5
 8002840:	d05a      	beq.n	80028f8 <HAL_ADC_ConfigChannel+0x490>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002842:	6e54      	ldr	r4, [r2, #100]	; 0x64
 8002844:	6e56      	ldr	r6, [r2, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002846:	f102 0460 	add.w	r4, r2, #96	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800284a:	f3c6 6684 	ubfx	r6, r6, #26, #5
 800284e:	f102 0764 	add.w	r7, r2, #100	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002852:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8002856:	b11d      	cbz	r5, 8002860 <HAL_ADC_ConfigChannel+0x3f8>
  return __builtin_clz(value);
 8002858:	fab5 f585 	clz	r5, r5
 800285c:	42ae      	cmp	r6, r5
 800285e:	d070      	beq.n	8002942 <HAL_ADC_ConfigChannel+0x4da>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002860:	68a5      	ldr	r5, [r4, #8]
 8002862:	68a6      	ldr	r6, [r4, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002864:	f104 0708 	add.w	r7, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002868:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800286c:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8002870:	b11d      	cbz	r5, 800287a <HAL_ADC_ConfigChannel+0x412>
  return __builtin_clz(value);
 8002872:	fab5 f585 	clz	r5, r5
 8002876:	42ae      	cmp	r6, r5
 8002878:	d052      	beq.n	8002920 <HAL_ADC_ConfigChannel+0x4b8>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800287a:	68e5      	ldr	r5, [r4, #12]
 800287c:	68e6      	ldr	r6, [r4, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800287e:	340c      	adds	r4, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002880:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002884:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8002888:	2d00      	cmp	r5, #0
 800288a:	f43f ae1a 	beq.w	80024c2 <HAL_ADC_ConfigChannel+0x5a>
  return __builtin_clz(value);
 800288e:	fab5 f585 	clz	r5, r5
 8002892:	e739      	b.n	8002708 <HAL_ADC_ConfigChannel+0x2a0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002894:	eb06 0046 	add.w	r0, r6, r6, lsl #1
 8002898:	06a5      	lsls	r5, r4, #26
 800289a:	381e      	subs	r0, #30
 800289c:	2401      	movs	r4, #1
 800289e:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 80028a2:	fa04 f606 	lsl.w	r6, r4, r6
 80028a6:	0500      	lsls	r0, r0, #20
 80028a8:	4335      	orrs	r5, r6
 80028aa:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
 80028ae:	e695      	b.n	80025dc <HAL_ADC_ConfigChannel+0x174>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028b0:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80028b4:	2d00      	cmp	r5, #0
 80028b6:	d064      	beq.n	8002982 <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 80028b8:	fab5 f585 	clz	r5, r5
 80028bc:	3501      	adds	r5, #1
 80028be:	06ad      	lsls	r5, r5, #26
 80028c0:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028c4:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 80028c8:	2c00      	cmp	r4, #0
 80028ca:	d058      	beq.n	800297e <HAL_ADC_ConfigChannel+0x516>
  return __builtin_clz(value);
 80028cc:	fab4 f484 	clz	r4, r4
 80028d0:	3401      	adds	r4, #1
 80028d2:	f004 041f 	and.w	r4, r4, #31
 80028d6:	2601      	movs	r6, #1
 80028d8:	fa06 f404 	lsl.w	r4, r6, r4
 80028dc:	4325      	orrs	r5, r4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028de:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 80028e2:	2800      	cmp	r0, #0
 80028e4:	d048      	beq.n	8002978 <HAL_ADC_ConfigChannel+0x510>
  return __builtin_clz(value);
 80028e6:	fab0 f480 	clz	r4, r0
 80028ea:	3401      	adds	r4, #1
 80028ec:	f004 041f 	and.w	r4, r4, #31
 80028f0:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 80028f4:	0520      	lsls	r0, r4, #20
 80028f6:	e671      	b.n	80025dc <HAL_ADC_ConfigChannel+0x174>
  MODIFY_REG(*preg,
 80028f8:	6e10      	ldr	r0, [r2, #96]	; 0x60
 80028fa:	4614      	mov	r4, r2
 80028fc:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8002900:	f844 0f60 	str.w	r0, [r4, #96]!
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002904:	6808      	ldr	r0, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002906:	6e55      	ldr	r5, [r2, #100]	; 0x64
 8002908:	6e56      	ldr	r6, [r2, #100]	; 0x64
 800290a:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800290e:	f3c6 6684 	ubfx	r6, r6, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002912:	f102 0764 	add.w	r7, r2, #100	; 0x64
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002916:	2d00      	cmp	r5, #0
 8002918:	d19b      	bne.n	8002852 <HAL_ADC_ConfigChannel+0x3ea>
 800291a:	f3c0 6584 	ubfx	r5, r0, #26, #5
 800291e:	e6e2      	b.n	80026e6 <HAL_ADC_ConfigChannel+0x27e>
  MODIFY_REG(*preg,
 8002920:	6838      	ldr	r0, [r7, #0]
 8002922:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8002926:	6038      	str	r0, [r7, #0]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002928:	6808      	ldr	r0, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800292a:	68e5      	ldr	r5, [r4, #12]
 800292c:	68e6      	ldr	r6, [r4, #12]
 800292e:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002932:	f3c6 6684 	ubfx	r6, r6, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002936:	340c      	adds	r4, #12
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002938:	2d00      	cmp	r5, #0
 800293a:	d1a3      	bne.n	8002884 <HAL_ADC_ConfigChannel+0x41c>
 800293c:	f3c0 6584 	ubfx	r5, r0, #26, #5
 8002940:	e6e2      	b.n	8002708 <HAL_ADC_ConfigChannel+0x2a0>
  MODIFY_REG(*preg,
 8002942:	6838      	ldr	r0, [r7, #0]
 8002944:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8002948:	6038      	str	r0, [r7, #0]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800294a:	6808      	ldr	r0, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800294c:	68a5      	ldr	r5, [r4, #8]
 800294e:	68a6      	ldr	r6, [r4, #8]
 8002950:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002954:	f3c6 6684 	ubfx	r6, r6, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002958:	f104 0708 	add.w	r7, r4, #8
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800295c:	2d00      	cmp	r5, #0
 800295e:	d185      	bne.n	800286c <HAL_ADC_ConfigChannel+0x404>
 8002960:	f3c0 6584 	ubfx	r5, r0, #26, #5
 8002964:	e6c8      	b.n	80026f8 <HAL_ADC_ConfigChannel+0x290>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002966:	4a08      	ldr	r2, [pc, #32]	; (8002988 <HAL_ADC_ConfigChannel+0x520>)
 8002968:	e5d8      	b.n	800251c <HAL_ADC_ConfigChannel+0xb4>
 800296a:	4808      	ldr	r0, [pc, #32]	; (800298c <HAL_ADC_ConfigChannel+0x524>)
 800296c:	e636      	b.n	80025dc <HAL_ADC_ConfigChannel+0x174>
 800296e:	2402      	movs	r4, #2
 8002970:	e622      	b.n	80025b8 <HAL_ADC_ConfigChannel+0x150>
 8002972:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 8002976:	e612      	b.n	800259e <HAL_ADC_ConfigChannel+0x136>
 8002978:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 800297c:	e62e      	b.n	80025dc <HAL_ADC_ConfigChannel+0x174>
 800297e:	2402      	movs	r4, #2
 8002980:	e7ac      	b.n	80028dc <HAL_ADC_ConfigChannel+0x474>
 8002982:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 8002986:	e79d      	b.n	80028c4 <HAL_ADC_ConfigChannel+0x45c>
 8002988:	50000300 	.word	0x50000300
 800298c:	fe500000 	.word	0xfe500000

08002990 <ADC_ConversionStop>:
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002990:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002992:	689a      	ldr	r2, [r3, #8]
 8002994:	0752      	lsls	r2, r2, #29
{
 8002996:	b570      	push	{r4, r5, r6, lr}
 8002998:	4604      	mov	r4, r0
 800299a:	d525      	bpl.n	80029e8 <ADC_ConversionStop+0x58>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800299c:	689a      	ldr	r2, [r3, #8]
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800299e:	68da      	ldr	r2, [r3, #12]
 80029a0:	0196      	lsls	r6, r2, #6
 80029a2:	d504      	bpl.n	80029ae <ADC_ConversionStop+0x1e>
        && (hadc->Init.ContinuousConvMode == ENABLE)
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80029a4:	8ba0      	ldrh	r0, [r4, #28]
 80029a6:	f240 1201 	movw	r2, #257	; 0x101
 80029aa:	4290      	cmp	r0, r2
 80029ac:	d043      	beq.n	8002a36 <ADC_ConversionStop+0xa6>
      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80029ae:	2902      	cmp	r1, #2
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80029b0:	689a      	ldr	r2, [r3, #8]
 80029b2:	d01e      	beq.n	80029f2 <ADC_ConversionStop+0x62>
 80029b4:	0752      	lsls	r2, r2, #29
 80029b6:	d502      	bpl.n	80029be <ADC_ConversionStop+0x2e>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80029b8:	689a      	ldr	r2, [r3, #8]
 80029ba:	0796      	lsls	r6, r2, #30
 80029bc:	d563      	bpl.n	8002a86 <ADC_ConversionStop+0xf6>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80029be:	2901      	cmp	r1, #1
 80029c0:	d053      	beq.n	8002a6a <ADC_ConversionStop+0xda>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80029c2:	689a      	ldr	r2, [r3, #8]
 80029c4:	0710      	lsls	r0, r2, #28
 80029c6:	d50a      	bpl.n	80029de <ADC_ConversionStop+0x4e>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80029c8:	689a      	ldr	r2, [r3, #8]
 80029ca:	0792      	lsls	r2, r2, #30
 80029cc:	d407      	bmi.n	80029de <ADC_ConversionStop+0x4e>
  MODIFY_REG(ADCx->CR,
 80029ce:	689a      	ldr	r2, [r3, #8]
 80029d0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80029d4:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80029d8:	f042 0220 	orr.w	r2, r2, #32
 80029dc:	609a      	str	r2, [r3, #8]

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80029de:	2903      	cmp	r1, #3
 80029e0:	bf14      	ite	ne
 80029e2:	2504      	movne	r5, #4
 80029e4:	250c      	moveq	r5, #12
 80029e6:	e007      	b.n	80029f8 <ADC_ConversionStop+0x68>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80029e8:	689a      	ldr	r2, [r3, #8]
 80029ea:	0716      	lsls	r6, r2, #28
 80029ec:	d4d7      	bmi.n	800299e <ADC_ConversionStop+0xe>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80029ee:	2000      	movs	r0, #0
}
 80029f0:	bd70      	pop	{r4, r5, r6, pc}
 80029f2:	0710      	lsls	r0, r2, #28
 80029f4:	d43b      	bmi.n	8002a6e <ADC_ConversionStop+0xde>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80029f6:	2508      	movs	r5, #8
    tickstart = HAL_GetTick();
 80029f8:	f7ff f9f4 	bl	8001de4 <HAL_GetTick>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80029fc:	6823      	ldr	r3, [r4, #0]
 80029fe:	689b      	ldr	r3, [r3, #8]
 8002a00:	421d      	tst	r5, r3
    tickstart = HAL_GetTick();
 8002a02:	4606      	mov	r6, r0
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002a04:	d0f3      	beq.n	80029ee <ADC_ConversionStop+0x5e>
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002a06:	f7ff f9ed 	bl	8001de4 <HAL_GetTick>
 8002a0a:	1b83      	subs	r3, r0, r6
 8002a0c:	2b05      	cmp	r3, #5
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002a0e:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002a10:	d902      	bls.n	8002a18 <ADC_ConversionStop+0x88>
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002a12:	689a      	ldr	r2, [r3, #8]
 8002a14:	422a      	tst	r2, r5
 8002a16:	d104      	bne.n	8002a22 <ADC_ConversionStop+0x92>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002a18:	689b      	ldr	r3, [r3, #8]
 8002a1a:	422b      	tst	r3, r5
 8002a1c:	d1f3      	bne.n	8002a06 <ADC_ConversionStop+0x76>
  return HAL_OK;
 8002a1e:	2000      	movs	r0, #0
 8002a20:	e7e6      	b.n	80029f0 <ADC_ConversionStop+0x60>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a22:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002a24:	f043 0310 	orr.w	r3, r3, #16
 8002a28:	65e3      	str	r3, [r4, #92]	; 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a2a:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002a2c:	f043 0301 	orr.w	r3, r3, #1
 8002a30:	6623      	str	r3, [r4, #96]	; 0x60
          return HAL_ERROR;
 8002a32:	2001      	movs	r0, #1
}
 8002a34:	bd70      	pop	{r4, r5, r6, pc}
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002a36:	681a      	ldr	r2, [r3, #0]
 8002a38:	0655      	lsls	r5, r2, #25
 8002a3a:	d406      	bmi.n	8002a4a <ADC_ConversionStop+0xba>
 8002a3c:	4a16      	ldr	r2, [pc, #88]	; (8002a98 <ADC_ConversionStop+0x108>)
 8002a3e:	e001      	b.n	8002a44 <ADC_ConversionStop+0xb4>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8002a40:	3a01      	subs	r2, #1
 8002a42:	d0ee      	beq.n	8002a22 <ADC_ConversionStop+0x92>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002a44:	6819      	ldr	r1, [r3, #0]
 8002a46:	0648      	lsls	r0, r1, #25
 8002a48:	d5fa      	bpl.n	8002a40 <ADC_ConversionStop+0xb0>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002a4a:	2240      	movs	r2, #64	; 0x40
 8002a4c:	601a      	str	r2, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002a4e:	689a      	ldr	r2, [r3, #8]
 8002a50:	0751      	lsls	r1, r2, #29
 8002a52:	d50a      	bpl.n	8002a6a <ADC_ConversionStop+0xda>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002a54:	689a      	ldr	r2, [r3, #8]
 8002a56:	0792      	lsls	r2, r2, #30
 8002a58:	d407      	bmi.n	8002a6a <ADC_ConversionStop+0xda>
  MODIFY_REG(ADCx->CR,
 8002a5a:	689a      	ldr	r2, [r3, #8]
 8002a5c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002a60:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8002a64:	f042 0210 	orr.w	r2, r2, #16
 8002a68:	609a      	str	r2, [r3, #8]
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8002a6a:	2504      	movs	r5, #4
 8002a6c:	e7c4      	b.n	80029f8 <ADC_ConversionStop+0x68>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002a6e:	689a      	ldr	r2, [r3, #8]
 8002a70:	0791      	lsls	r1, r2, #30
 8002a72:	d4c0      	bmi.n	80029f6 <ADC_ConversionStop+0x66>
  MODIFY_REG(ADCx->CR,
 8002a74:	689a      	ldr	r2, [r3, #8]
 8002a76:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002a7a:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8002a7e:	f042 0220 	orr.w	r2, r2, #32
 8002a82:	609a      	str	r2, [r3, #8]
    switch (conversion_group_reassigned)
 8002a84:	e7b7      	b.n	80029f6 <ADC_ConversionStop+0x66>
  MODIFY_REG(ADCx->CR,
 8002a86:	689a      	ldr	r2, [r3, #8]
 8002a88:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002a8c:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8002a90:	f042 0210 	orr.w	r2, r2, #16
 8002a94:	609a      	str	r2, [r3, #8]
}
 8002a96:	e792      	b.n	80029be <ADC_ConversionStop+0x2e>
 8002a98:	a3400000 	.word	0xa3400000

08002a9c <ADC_Enable>:

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002a9c:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002a9e:	689a      	ldr	r2, [r3, #8]
 8002aa0:	07d1      	lsls	r1, r2, #31
 8002aa2:	d501      	bpl.n	8002aa8 <ADC_Enable+0xc>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002aa4:	2000      	movs	r0, #0
}
 8002aa6:	4770      	bx	lr
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002aa8:	6899      	ldr	r1, [r3, #8]
 8002aaa:	4a19      	ldr	r2, [pc, #100]	; (8002b10 <ADC_Enable+0x74>)
 8002aac:	4211      	tst	r1, r2
{
 8002aae:	b570      	push	{r4, r5, r6, lr}
 8002ab0:	4606      	mov	r6, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002ab2:	d122      	bne.n	8002afa <ADC_Enable+0x5e>
  MODIFY_REG(ADCx->CR,
 8002ab4:	689a      	ldr	r2, [r3, #8]
 8002ab6:	4d17      	ldr	r5, [pc, #92]	; (8002b14 <ADC_Enable+0x78>)
 8002ab8:	402a      	ands	r2, r5
 8002aba:	f042 0201 	orr.w	r2, r2, #1
 8002abe:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8002ac0:	f7ff f990 	bl	8001de4 <HAL_GetTick>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002ac4:	6833      	ldr	r3, [r6, #0]
 8002ac6:	681a      	ldr	r2, [r3, #0]
 8002ac8:	07d2      	lsls	r2, r2, #31
    tickstart = HAL_GetTick();
 8002aca:	4604      	mov	r4, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002acc:	d413      	bmi.n	8002af6 <ADC_Enable+0x5a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002ace:	689a      	ldr	r2, [r3, #8]
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ad0:	07d0      	lsls	r0, r2, #31
 8002ad2:	d404      	bmi.n	8002ade <ADC_Enable+0x42>
  MODIFY_REG(ADCx->CR,
 8002ad4:	689a      	ldr	r2, [r3, #8]
 8002ad6:	402a      	ands	r2, r5
 8002ad8:	f042 0201 	orr.w	r2, r2, #1
 8002adc:	609a      	str	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002ade:	f7ff f981 	bl	8001de4 <HAL_GetTick>
 8002ae2:	1b03      	subs	r3, r0, r4
 8002ae4:	2b02      	cmp	r3, #2
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002ae6:	6833      	ldr	r3, [r6, #0]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002ae8:	d902      	bls.n	8002af0 <ADC_Enable+0x54>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002aea:	681a      	ldr	r2, [r3, #0]
 8002aec:	07d1      	lsls	r1, r2, #31
 8002aee:	d504      	bpl.n	8002afa <ADC_Enable+0x5e>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002af0:	681a      	ldr	r2, [r3, #0]
 8002af2:	07d2      	lsls	r2, r2, #31
 8002af4:	d5eb      	bpl.n	8002ace <ADC_Enable+0x32>
  return HAL_OK;
 8002af6:	2000      	movs	r0, #0
}
 8002af8:	bd70      	pop	{r4, r5, r6, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002afa:	6df3      	ldr	r3, [r6, #92]	; 0x5c
 8002afc:	f043 0310 	orr.w	r3, r3, #16
 8002b00:	65f3      	str	r3, [r6, #92]	; 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b02:	6e33      	ldr	r3, [r6, #96]	; 0x60
 8002b04:	f043 0301 	orr.w	r3, r3, #1
 8002b08:	6633      	str	r3, [r6, #96]	; 0x60
          return HAL_ERROR;
 8002b0a:	2001      	movs	r0, #1
}
 8002b0c:	bd70      	pop	{r4, r5, r6, pc}
 8002b0e:	bf00      	nop
 8002b10:	8000003f 	.word	0x8000003f
 8002b14:	7fffffc0 	.word	0x7fffffc0

08002b18 <HAL_ADC_Start>:
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002b18:	6803      	ldr	r3, [r0, #0]
 8002b1a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 8002b1e:	b570      	push	{r4, r5, r6, lr}
 8002b20:	4604      	mov	r4, r0
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002b22:	d04d      	beq.n	8002bc0 <HAL_ADC_Start+0xa8>
 8002b24:	483a      	ldr	r0, [pc, #232]	; (8002c10 <HAL_ADC_Start+0xf8>)
 8002b26:	4a3b      	ldr	r2, [pc, #236]	; (8002c14 <HAL_ADC_Start+0xfc>)
 8002b28:	493b      	ldr	r1, [pc, #236]	; (8002c18 <HAL_ADC_Start+0x100>)
 8002b2a:	4283      	cmp	r3, r0
 8002b2c:	bf18      	it	ne
 8002b2e:	460a      	movne	r2, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002b30:	6896      	ldr	r6, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002b32:	689d      	ldr	r5, [r3, #8]
 8002b34:	f015 0504 	ands.w	r5, r5, #4
 8002b38:	d140      	bne.n	8002bbc <HAL_ADC_Start+0xa4>
    __HAL_LOCK(hadc);
 8002b3a:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
 8002b3e:	2b01      	cmp	r3, #1
 8002b40:	d03c      	beq.n	8002bbc <HAL_ADC_Start+0xa4>
 8002b42:	2301      	movs	r3, #1
 8002b44:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
    tmp_hal_status = ADC_Enable(hadc);
 8002b48:	4620      	mov	r0, r4
 8002b4a:	f7ff ffa7 	bl	8002a9c <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8002b4e:	2800      	cmp	r0, #0
 8002b50:	d138      	bne.n	8002bc4 <HAL_ADC_Start+0xac>
      ADC_STATE_CLR_SET(hadc->State,
 8002b52:	6de3      	ldr	r3, [r4, #92]	; 0x5c
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002b54:	6822      	ldr	r2, [r4, #0]
 8002b56:	492e      	ldr	r1, [pc, #184]	; (8002c10 <HAL_ADC_Start+0xf8>)
      ADC_STATE_CLR_SET(hadc->State,
 8002b58:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002b5c:	f023 0301 	bic.w	r3, r3, #1
 8002b60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002b64:	428a      	cmp	r2, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002b66:	f006 061f 	and.w	r6, r6, #31
      ADC_STATE_CLR_SET(hadc->State,
 8002b6a:	65e3      	str	r3, [r4, #92]	; 0x5c
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002b6c:	d045      	beq.n	8002bfa <HAL_ADC_Start+0xe2>
 8002b6e:	4b2b      	ldr	r3, [pc, #172]	; (8002c1c <HAL_ADC_Start+0x104>)
 8002b70:	429a      	cmp	r2, r3
 8002b72:	d047      	beq.n	8002c04 <HAL_ADC_Start+0xec>
 8002b74:	4611      	mov	r1, r2
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002b76:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002b78:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8002b7c:	65e3      	str	r3, [r4, #92]	; 0x5c
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b7e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002b80:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002b84:	bf1c      	itt	ne
 8002b86:	6e23      	ldrne	r3, [r4, #96]	; 0x60
 8002b88:	f023 0306 	bicne.w	r3, r3, #6
        ADC_CLEAR_ERRORCODE(hadc);
 8002b8c:	6623      	str	r3, [r4, #96]	; 0x60
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002b8e:	251c      	movs	r5, #28
      __HAL_UNLOCK(hadc);
 8002b90:	2300      	movs	r3, #0
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002b92:	428a      	cmp	r2, r1
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002b94:	6015      	str	r5, [r2, #0]
      __HAL_UNLOCK(hadc);
 8002b96:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002b9a:	d01c      	beq.n	8002bd6 <HAL_ADC_Start+0xbe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002b9c:	2e09      	cmp	r6, #9
 8002b9e:	d914      	bls.n	8002bca <HAL_ADC_Start+0xb2>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002ba0:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002ba2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002ba6:	65e3      	str	r3, [r4, #92]	; 0x5c
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002ba8:	68cb      	ldr	r3, [r1, #12]
 8002baa:	019b      	lsls	r3, r3, #6
 8002bac:	d505      	bpl.n	8002bba <HAL_ADC_Start+0xa2>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002bae:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002bb0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002bb4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002bb8:	65e3      	str	r3, [r4, #92]	; 0x5c
}
 8002bba:	bd70      	pop	{r4, r5, r6, pc}
    tmp_hal_status = HAL_BUSY;
 8002bbc:	2002      	movs	r0, #2
}
 8002bbe:	bd70      	pop	{r4, r5, r6, pc}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002bc0:	4a14      	ldr	r2, [pc, #80]	; (8002c14 <HAL_ADC_Start+0xfc>)
 8002bc2:	e7b5      	b.n	8002b30 <HAL_ADC_Start+0x18>
      __HAL_UNLOCK(hadc);
 8002bc4:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
}
 8002bc8:	bd70      	pop	{r4, r5, r6, pc}
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002bca:	f240 2321 	movw	r3, #545	; 0x221
 8002bce:	fa23 f606 	lsr.w	r6, r3, r6
 8002bd2:	07f5      	lsls	r5, r6, #31
 8002bd4:	d5e4      	bpl.n	8002ba0 <HAL_ADC_Start+0x88>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002bd6:	68d3      	ldr	r3, [r2, #12]
 8002bd8:	0199      	lsls	r1, r3, #6
 8002bda:	d505      	bpl.n	8002be8 <HAL_ADC_Start+0xd0>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002bdc:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002bde:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002be2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002be6:	65e3      	str	r3, [r4, #92]	; 0x5c
  MODIFY_REG(ADCx->CR,
 8002be8:	6893      	ldr	r3, [r2, #8]
 8002bea:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002bee:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002bf2:	f043 0304 	orr.w	r3, r3, #4
 8002bf6:	6093      	str	r3, [r2, #8]
}
 8002bf8:	bd70      	pop	{r4, r5, r6, pc}
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002bfa:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002bfe:	2e00      	cmp	r6, #0
 8002c00:	d1bd      	bne.n	8002b7e <HAL_ADC_Start+0x66>
 8002c02:	e7b8      	b.n	8002b76 <HAL_ADC_Start+0x5e>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002c04:	f501 7140 	add.w	r1, r1, #768	; 0x300
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002c08:	2e00      	cmp	r6, #0
 8002c0a:	d1b8      	bne.n	8002b7e <HAL_ADC_Start+0x66>
 8002c0c:	e7b3      	b.n	8002b76 <HAL_ADC_Start+0x5e>
 8002c0e:	bf00      	nop
 8002c10:	50000100 	.word	0x50000100
 8002c14:	50000300 	.word	0x50000300
 8002c18:	50000700 	.word	0x50000700
 8002c1c:	50000500 	.word	0x50000500

08002c20 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002c20:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002c22:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002c24:	689a      	ldr	r2, [r3, #8]
 8002c26:	0795      	lsls	r5, r2, #30
 8002c28:	d502      	bpl.n	8002c30 <ADC_Disable+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002c2a:	689b      	ldr	r3, [r3, #8]
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002c2c:	2000      	movs	r0, #0
}
 8002c2e:	bd38      	pop	{r3, r4, r5, pc}
 8002c30:	689a      	ldr	r2, [r3, #8]
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002c32:	07d4      	lsls	r4, r2, #31
 8002c34:	d52c      	bpl.n	8002c90 <ADC_Disable+0x70>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002c36:	689a      	ldr	r2, [r3, #8]
 8002c38:	f002 020d 	and.w	r2, r2, #13
 8002c3c:	2a01      	cmp	r2, #1
 8002c3e:	4604      	mov	r4, r0
 8002c40:	d009      	beq.n	8002c56 <ADC_Disable+0x36>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c42:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002c44:	f043 0310 	orr.w	r3, r3, #16
 8002c48:	65e3      	str	r3, [r4, #92]	; 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c4a:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002c4c:	f043 0301 	orr.w	r3, r3, #1
 8002c50:	6623      	str	r3, [r4, #96]	; 0x60
          return HAL_ERROR;
 8002c52:	2001      	movs	r0, #1
}
 8002c54:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 8002c56:	689a      	ldr	r2, [r3, #8]
 8002c58:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002c5c:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002c60:	2103      	movs	r1, #3
 8002c62:	f042 0202 	orr.w	r2, r2, #2
 8002c66:	609a      	str	r2, [r3, #8]
 8002c68:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 8002c6a:	f7ff f8bb 	bl	8001de4 <HAL_GetTick>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002c6e:	6823      	ldr	r3, [r4, #0]
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	07d9      	lsls	r1, r3, #31
    tickstart = HAL_GetTick();
 8002c74:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002c76:	d50b      	bpl.n	8002c90 <ADC_Disable+0x70>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002c78:	f7ff f8b4 	bl	8001de4 <HAL_GetTick>
 8002c7c:	1b40      	subs	r0, r0, r5
 8002c7e:	2802      	cmp	r0, #2
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002c80:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002c82:	d902      	bls.n	8002c8a <ADC_Disable+0x6a>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002c84:	689a      	ldr	r2, [r3, #8]
 8002c86:	07d2      	lsls	r2, r2, #31
 8002c88:	d4db      	bmi.n	8002c42 <ADC_Disable+0x22>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	07db      	lsls	r3, r3, #31
 8002c8e:	d4f3      	bmi.n	8002c78 <ADC_Disable+0x58>
  return HAL_OK;
 8002c90:	2000      	movs	r0, #0
}
 8002c92:	bd38      	pop	{r3, r4, r5, pc}

08002c94 <HAL_ADC_Stop>:
  __HAL_LOCK(hadc);
 8002c94:	f890 3058 	ldrb.w	r3, [r0, #88]	; 0x58
 8002c98:	2b01      	cmp	r3, #1
 8002c9a:	d01d      	beq.n	8002cd8 <HAL_ADC_Stop+0x44>
 8002c9c:	2301      	movs	r3, #1
{
 8002c9e:	b510      	push	{r4, lr}
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002ca0:	2103      	movs	r1, #3
  __HAL_LOCK(hadc);
 8002ca2:	f880 3058 	strb.w	r3, [r0, #88]	; 0x58
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002ca6:	4604      	mov	r4, r0
 8002ca8:	f7ff fe72 	bl	8002990 <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 8002cac:	b118      	cbz	r0, 8002cb6 <HAL_ADC_Stop+0x22>
  __HAL_UNLOCK(hadc);
 8002cae:	2300      	movs	r3, #0
 8002cb0:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
}
 8002cb4:	bd10      	pop	{r4, pc}
    tmp_hal_status = ADC_Disable(hadc);
 8002cb6:	4620      	mov	r0, r4
 8002cb8:	f7ff ffb2 	bl	8002c20 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 8002cbc:	2800      	cmp	r0, #0
 8002cbe:	d1f6      	bne.n	8002cae <HAL_ADC_Stop+0x1a>
      ADC_STATE_CLR_SET(hadc->State,
 8002cc0:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002cc2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002cc6:	f023 0301 	bic.w	r3, r3, #1
 8002cca:	f043 0301 	orr.w	r3, r3, #1
 8002cce:	65e3      	str	r3, [r4, #92]	; 0x5c
  __HAL_UNLOCK(hadc);
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
}
 8002cd6:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 8002cd8:	2002      	movs	r0, #2
}
 8002cda:	4770      	bx	lr

08002cdc <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8002cdc:	b530      	push	{r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002cde:	f890 3058 	ldrb.w	r3, [r0, #88]	; 0x58
{
 8002ce2:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 8002ce4:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8002ce6:	2b01      	cmp	r3, #1
  __IO uint32_t wait_loop_index = 0UL;
 8002ce8:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8002cea:	d03f      	beq.n	8002d6c <HAL_ADCEx_Calibration_Start+0x90>
 8002cec:	2301      	movs	r3, #1
 8002cee:	f880 3058 	strb.w	r3, [r0, #88]	; 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002cf2:	4604      	mov	r4, r0
 8002cf4:	460d      	mov	r5, r1
 8002cf6:	f7ff ff93 	bl	8002c20 <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cfa:	6de3      	ldr	r3, [r4, #92]	; 0x5c
  if (tmp_hal_status == HAL_OK)
 8002cfc:	b9e8      	cbnz	r0, 8002d3a <HAL_ADCEx_Calibration_Start+0x5e>
    ADC_STATE_CLR_SET(hadc->State,
 8002cfe:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002d02:	f023 0302 	bic.w	r3, r3, #2
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8002d06:	6822      	ldr	r2, [r4, #0]

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
    {
      wait_loop_index++;
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002d08:	491a      	ldr	r1, [pc, #104]	; (8002d74 <HAL_ADCEx_Calibration_Start+0x98>)
    ADC_STATE_CLR_SET(hadc->State,
 8002d0a:	f043 0302 	orr.w	r3, r3, #2
 8002d0e:	65e3      	str	r3, [r4, #92]	; 0x5c
  MODIFY_REG(ADCx->CR,
 8002d10:	6893      	ldr	r3, [r2, #8]
 8002d12:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8002d16:	f005 4580 	and.w	r5, r5, #1073741824	; 0x40000000
 8002d1a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002d1e:	432b      	orrs	r3, r5
 8002d20:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002d24:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002d26:	6893      	ldr	r3, [r2, #8]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	db0e      	blt.n	8002d4a <HAL_ADCEx_Calibration_Start+0x6e>
        return HAL_ERROR;
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d2c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002d2e:	f023 0303 	bic.w	r3, r3, #3
 8002d32:	f043 0301 	orr.w	r3, r3, #1
 8002d36:	65e3      	str	r3, [r4, #92]	; 0x5c
 8002d38:	e002      	b.n	8002d40 <HAL_ADCEx_Calibration_Start+0x64>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d3a:	f043 0310 	orr.w	r3, r3, #16
 8002d3e:	65e3      	str	r3, [r4, #92]	; 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d40:	2300      	movs	r3, #0
 8002d42:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
}
 8002d46:	b003      	add	sp, #12
 8002d48:	bd30      	pop	{r4, r5, pc}
      wait_loop_index++;
 8002d4a:	9b01      	ldr	r3, [sp, #4]
 8002d4c:	3301      	adds	r3, #1
 8002d4e:	9301      	str	r3, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002d50:	9b01      	ldr	r3, [sp, #4]
 8002d52:	428b      	cmp	r3, r1
 8002d54:	d9e7      	bls.n	8002d26 <HAL_ADCEx_Calibration_Start+0x4a>
        ADC_STATE_CLR_SET(hadc->State,
 8002d56:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002d58:	f023 0312 	bic.w	r3, r3, #18
 8002d5c:	f043 0310 	orr.w	r3, r3, #16
        __HAL_UNLOCK(hadc);
 8002d60:	2200      	movs	r2, #0
        ADC_STATE_CLR_SET(hadc->State,
 8002d62:	65e3      	str	r3, [r4, #92]	; 0x5c
        __HAL_UNLOCK(hadc);
 8002d64:	f884 2058 	strb.w	r2, [r4, #88]	; 0x58
        return HAL_ERROR;
 8002d68:	2001      	movs	r0, #1
 8002d6a:	e7ec      	b.n	8002d46 <HAL_ADCEx_Calibration_Start+0x6a>
  __HAL_LOCK(hadc);
 8002d6c:	2002      	movs	r0, #2
}
 8002d6e:	b003      	add	sp, #12
 8002d70:	bd30      	pop	{r4, r5, pc}
 8002d72:	bf00      	nop
 8002d74:	0004de01 	.word	0x0004de01

08002d78 <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8002d78:	4770      	bx	lr
 8002d7a:	bf00      	nop

08002d7c <HAL_ADCEx_InjectedQueueOverflowCallback>:
 8002d7c:	4770      	bx	lr
 8002d7e:	bf00      	nop

08002d80 <HAL_ADCEx_LevelOutOfWindow2Callback>:
 8002d80:	4770      	bx	lr
 8002d82:	bf00      	nop

08002d84 <HAL_ADCEx_LevelOutOfWindow3Callback>:
 8002d84:	4770      	bx	lr
 8002d86:	bf00      	nop

08002d88 <HAL_ADCEx_EndOfSamplingCallback>:
 8002d88:	4770      	bx	lr
 8002d8a:	bf00      	nop

08002d8c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8002d8c:	b4f0      	push	{r4, r5, r6, r7}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d8e:	f890 3058 	ldrb.w	r3, [r0, #88]	; 0x58
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002d92:	680e      	ldr	r6, [r1, #0]
  __HAL_LOCK(hadc);
 8002d94:	2b01      	cmp	r3, #1
{
 8002d96:	b09c      	sub	sp, #112	; 0x70
  __HAL_LOCK(hadc);
 8002d98:	d04d      	beq.n	8002e36 <HAL_ADCEx_MultiModeConfigChannel+0xaa>

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002d9a:	6802      	ldr	r2, [r0, #0]
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8002d9c:	2400      	movs	r4, #0
  __HAL_LOCK(hadc);
 8002d9e:	2301      	movs	r3, #1
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002da0:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8002da4:	9418      	str	r4, [sp, #96]	; 0x60
  __HAL_LOCK(hadc);
 8002da6:	f880 3058 	strb.w	r3, [r0, #88]	; 0x58
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8002daa:	9419      	str	r4, [sp, #100]	; 0x64
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002dac:	d00c      	beq.n	8002dc8 <HAL_ADCEx_MultiModeConfigChannel+0x3c>
 8002dae:	4d4a      	ldr	r5, [pc, #296]	; (8002ed8 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8002db0:	42aa      	cmp	r2, r5
 8002db2:	d03e      	beq.n	8002e32 <HAL_ADCEx_MultiModeConfigChannel+0xa6>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002db4:	6dc2      	ldr	r2, [r0, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002db6:	f880 4058 	strb.w	r4, [r0, #88]	; 0x58
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002dba:	f042 0220 	orr.w	r2, r2, #32
 8002dbe:	65c2      	str	r2, [r0, #92]	; 0x5c
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	b01c      	add	sp, #112	; 0x70
 8002dc4:	bcf0      	pop	{r4, r5, r6, r7}
 8002dc6:	4770      	bx	lr
 8002dc8:	4b44      	ldr	r3, [pc, #272]	; (8002edc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	075b      	lsls	r3, r3, #29
 8002dce:	d50c      	bpl.n	8002dea <HAL_ADCEx_MultiModeConfigChannel+0x5e>
 8002dd0:	6893      	ldr	r3, [r2, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002dd2:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8002dd4:	f043 0320 	orr.w	r3, r3, #32
 8002dd8:	65c3      	str	r3, [r0, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
  __HAL_UNLOCK(hadc);
 8002ddc:	2200      	movs	r2, #0
 8002dde:	f880 2058 	strb.w	r2, [r0, #88]	; 0x58
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	b01c      	add	sp, #112	; 0x70
 8002de6:	bcf0      	pop	{r4, r5, r6, r7}
 8002de8:	4770      	bx	lr
 8002dea:	6893      	ldr	r3, [r2, #8]
 8002dec:	075c      	lsls	r4, r3, #29
 8002dee:	d4f0      	bmi.n	8002dd2 <HAL_ADCEx_MultiModeConfigChannel+0x46>
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002df0:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8002df4:	d024      	beq.n	8002e40 <HAL_ADCEx_MultiModeConfigChannel+0xb4>
 8002df6:	4b39      	ldr	r3, [pc, #228]	; (8002edc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002df8:	429a      	cmp	r2, r3
 8002dfa:	d021      	beq.n	8002e40 <HAL_ADCEx_MultiModeConfigChannel+0xb4>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002dfc:	2e00      	cmp	r6, #0
 8002dfe:	d153      	bne.n	8002ea8 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002e00:	4a37      	ldr	r2, [pc, #220]	; (8002ee0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002e02:	4c35      	ldr	r4, [pc, #212]	; (8002ed8 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8002e04:	6893      	ldr	r3, [r2, #8]
 8002e06:	4d37      	ldr	r5, [pc, #220]	; (8002ee4 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8002e08:	4937      	ldr	r1, [pc, #220]	; (8002ee8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002e0a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002e0e:	6093      	str	r3, [r2, #8]
 8002e10:	68a4      	ldr	r4, [r4, #8]
 8002e12:	68ab      	ldr	r3, [r5, #8]
 8002e14:	6889      	ldr	r1, [r1, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002e16:	4323      	orrs	r3, r4
 8002e18:	430b      	orrs	r3, r1
 8002e1a:	43db      	mvns	r3, r3
 8002e1c:	f003 0301 	and.w	r3, r3, #1
 8002e20:	b37b      	cbz	r3, 8002e82 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002e22:	6893      	ldr	r3, [r2, #8]
 8002e24:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002e28:	f023 030f 	bic.w	r3, r3, #15
 8002e2c:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	e7d4      	b.n	8002ddc <HAL_ADCEx_MultiModeConfigChannel+0x50>
 8002e32:	4b2c      	ldr	r3, [pc, #176]	; (8002ee4 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8002e34:	e7c9      	b.n	8002dca <HAL_ADCEx_MultiModeConfigChannel+0x3e>
  __HAL_LOCK(hadc);
 8002e36:	2302      	movs	r3, #2
}
 8002e38:	4618      	mov	r0, r3
 8002e3a:	b01c      	add	sp, #112	; 0x70
 8002e3c:	bcf0      	pop	{r4, r5, r6, r7}
 8002e3e:	4770      	bx	lr
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002e40:	b30e      	cbz	r6, 8002e86 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002e42:	4a2a      	ldr	r2, [pc, #168]	; (8002eec <HAL_ADCEx_MultiModeConfigChannel+0x160>)
 8002e44:	684d      	ldr	r5, [r1, #4]
 8002e46:	6893      	ldr	r3, [r2, #8]
 8002e48:	f890 4038 	ldrb.w	r4, [r0, #56]	; 0x38
 8002e4c:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002e50:	432b      	orrs	r3, r5
 8002e52:	ea43 3344 	orr.w	r3, r3, r4, lsl #13
 8002e56:	6093      	str	r3, [r2, #8]
 8002e58:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8002e5c:	4b1f      	ldr	r3, [pc, #124]	; (8002edc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002e5e:	6894      	ldr	r4, [r2, #8]
 8002e60:	689b      	ldr	r3, [r3, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002e62:	4323      	orrs	r3, r4
 8002e64:	43db      	mvns	r3, r3
 8002e66:	f502 7240 	add.w	r2, r2, #768	; 0x300
 8002e6a:	f003 0301 	and.w	r3, r3, #1
 8002e6e:	b143      	cbz	r3, 8002e82 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
        MODIFY_REG(tmpADC_Common->CCR,
 8002e70:	6894      	ldr	r4, [r2, #8]
 8002e72:	688b      	ldr	r3, [r1, #8]
 8002e74:	f424 6171 	bic.w	r1, r4, #3856	; 0xf10
 8002e78:	431e      	orrs	r6, r3
 8002e7a:	f021 010f 	bic.w	r1, r1, #15
 8002e7e:	430e      	orrs	r6, r1
 8002e80:	6096      	str	r6, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e82:	2300      	movs	r3, #0
 8002e84:	e7aa      	b.n	8002ddc <HAL_ADCEx_MultiModeConfigChannel+0x50>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002e86:	4a19      	ldr	r2, [pc, #100]	; (8002eec <HAL_ADCEx_MultiModeConfigChannel+0x160>)
 8002e88:	6893      	ldr	r3, [r2, #8]
 8002e8a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002e8e:	6093      	str	r3, [r2, #8]
 8002e90:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8002e94:	4b11      	ldr	r3, [pc, #68]	; (8002edc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002e96:	6891      	ldr	r1, [r2, #8]
 8002e98:	689b      	ldr	r3, [r3, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002e9a:	430b      	orrs	r3, r1
 8002e9c:	43db      	mvns	r3, r3
 8002e9e:	f502 7240 	add.w	r2, r2, #768	; 0x300
 8002ea2:	f003 0301 	and.w	r3, r3, #1
 8002ea6:	e7bb      	b.n	8002e20 <HAL_ADCEx_MultiModeConfigChannel+0x94>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002ea8:	4a0d      	ldr	r2, [pc, #52]	; (8002ee0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002eaa:	684d      	ldr	r5, [r1, #4]
 8002eac:	6893      	ldr	r3, [r2, #8]
 8002eae:	f890 4038 	ldrb.w	r4, [r0, #56]	; 0x38
 8002eb2:	4f0c      	ldr	r7, [pc, #48]	; (8002ee4 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8002eb4:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002eb8:	432b      	orrs	r3, r5
 8002eba:	ea43 3344 	orr.w	r3, r3, r4, lsl #13
 8002ebe:	4d06      	ldr	r5, [pc, #24]	; (8002ed8 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8002ec0:	6093      	str	r3, [r2, #8]
 8002ec2:	4c09      	ldr	r4, [pc, #36]	; (8002ee8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002ec4:	68ad      	ldr	r5, [r5, #8]
 8002ec6:	68bb      	ldr	r3, [r7, #8]
 8002ec8:	68a4      	ldr	r4, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002eca:	432b      	orrs	r3, r5
 8002ecc:	4323      	orrs	r3, r4
 8002ece:	43db      	mvns	r3, r3
 8002ed0:	f003 0301 	and.w	r3, r3, #1
 8002ed4:	e7cb      	b.n	8002e6e <HAL_ADCEx_MultiModeConfigChannel+0xe2>
 8002ed6:	bf00      	nop
 8002ed8:	50000400 	.word	0x50000400
 8002edc:	50000100 	.word	0x50000100
 8002ee0:	50000700 	.word	0x50000700
 8002ee4:	50000500 	.word	0x50000500
 8002ee8:	50000600 	.word	0x50000600
 8002eec:	50000300 	.word	0x50000300

08002ef0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ef0:	4908      	ldr	r1, [pc, #32]	; (8002f14 <HAL_NVIC_SetPriorityGrouping+0x24>)
 8002ef2:	68ca      	ldr	r2, [r1, #12]
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ef4:	b410      	push	{r4}
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ef6:	0200      	lsls	r0, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ef8:	f64f 04ff 	movw	r4, #63743	; 0xf8ff
 8002efc:	4022      	ands	r2, r4
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002efe:	f400 63e0 	and.w	r3, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f04:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002f08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8002f0c:	f85d 4b04 	ldr.w	r4, [sp], #4
  SCB->AIRCR =  reg_value;
 8002f10:	60cb      	str	r3, [r1, #12]
 8002f12:	4770      	bx	lr
 8002f14:	e000ed00 	.word	0xe000ed00

08002f18 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f18:	4b19      	ldr	r3, [pc, #100]	; (8002f80 <HAL_NVIC_SetPriority+0x68>)
 8002f1a:	68db      	ldr	r3, [r3, #12]
 8002f1c:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f20:	b430      	push	{r4, r5}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f22:	f1c3 0507 	rsb	r5, r3, #7
 8002f26:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f28:	f103 0404 	add.w	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f2c:	bf28      	it	cs
 8002f2e:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f30:	2c06      	cmp	r4, #6
 8002f32:	d919      	bls.n	8002f68 <HAL_NVIC_SetPriority+0x50>
 8002f34:	3b03      	subs	r3, #3
 8002f36:	f04f 34ff 	mov.w	r4, #4294967295
 8002f3a:	409c      	lsls	r4, r3
 8002f3c:	ea22 0204 	bic.w	r2, r2, r4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f40:	f04f 34ff 	mov.w	r4, #4294967295
 8002f44:	40ac      	lsls	r4, r5
 8002f46:	ea21 0104 	bic.w	r1, r1, r4
 8002f4a:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8002f4c:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f4e:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8002f52:	db0c      	blt.n	8002f6e <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f54:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8002f58:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8002f5c:	0109      	lsls	r1, r1, #4
 8002f5e:	b2c9      	uxtb	r1, r1
 8002f60:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002f64:	bc30      	pop	{r4, r5}
 8002f66:	4770      	bx	lr
 8002f68:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f6a:	4613      	mov	r3, r2
 8002f6c:	e7e8      	b.n	8002f40 <HAL_NVIC_SetPriority+0x28>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f6e:	4b05      	ldr	r3, [pc, #20]	; (8002f84 <HAL_NVIC_SetPriority+0x6c>)
 8002f70:	f000 000f 	and.w	r0, r0, #15
 8002f74:	0109      	lsls	r1, r1, #4
 8002f76:	4403      	add	r3, r0
 8002f78:	b2c9      	uxtb	r1, r1
 8002f7a:	7619      	strb	r1, [r3, #24]
 8002f7c:	bc30      	pop	{r4, r5}
 8002f7e:	4770      	bx	lr
 8002f80:	e000ed00 	.word	0xe000ed00
 8002f84:	e000ecfc 	.word	0xe000ecfc

08002f88 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002f88:	2800      	cmp	r0, #0
 8002f8a:	db07      	blt.n	8002f9c <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f8c:	4a04      	ldr	r2, [pc, #16]	; (8002fa0 <HAL_NVIC_EnableIRQ+0x18>)
 8002f8e:	f000 011f 	and.w	r1, r0, #31
 8002f92:	2301      	movs	r3, #1
 8002f94:	0940      	lsrs	r0, r0, #5
 8002f96:	408b      	lsls	r3, r1
 8002f98:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002f9c:	4770      	bx	lr
 8002f9e:	bf00      	nop
 8002fa0:	e000e100 	.word	0xe000e100

08002fa4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002fa4:	3801      	subs	r0, #1
 8002fa6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8002faa:	d20e      	bcs.n	8002fca <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002fac:	4b08      	ldr	r3, [pc, #32]	; (8002fd0 <HAL_SYSTICK_Config+0x2c>)
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002fae:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fb0:	4c08      	ldr	r4, [pc, #32]	; (8002fd4 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002fb2:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fb4:	20f0      	movs	r0, #240	; 0xf0
 8002fb6:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002fba:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fbc:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002fbe:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002fc0:	609a      	str	r2, [r3, #8]
   return SysTick_Config(TicksNumb);
}
 8002fc2:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fc6:	6019      	str	r1, [r3, #0]
 8002fc8:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8002fca:	2001      	movs	r0, #1
 8002fcc:	4770      	bx	lr
 8002fce:	bf00      	nop
 8002fd0:	e000e010 	.word	0xe000e010
 8002fd4:	e000ed00 	.word	0xe000ed00

08002fd8 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 8002fd8:	b188      	cbz	r0, 8002ffe <HAL_DAC_Init+0x26>
{
 8002fda:	b510      	push	{r4, lr}
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002fdc:	7903      	ldrb	r3, [r0, #4]
 8002fde:	4604      	mov	r4, r0
 8002fe0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002fe4:	b13b      	cbz	r3, 8002ff6 <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002fe6:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8002fe8:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002fea:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 8002fec:	7121      	strb	r1, [r4, #4]
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002fee:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8002ff0:	7122      	strb	r2, [r4, #4]

  /* Return function status */
  return HAL_OK;
 8002ff2:	4618      	mov	r0, r3
}
 8002ff4:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8002ff6:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8002ff8:	f7fe fd20 	bl	8001a3c <HAL_DAC_MspInit>
 8002ffc:	e7f3      	b.n	8002fe6 <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 8002ffe:	2001      	movs	r0, #1
}
 8003000:	4770      	bx	lr
 8003002:	bf00      	nop

08003004 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8003004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003006:	7943      	ldrb	r3, [r0, #5]
 8003008:	2b01      	cmp	r3, #1
 800300a:	d02d      	beq.n	8003068 <HAL_DAC_Start+0x64>
 800300c:	4604      	mov	r4, r0

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800300e:	2602      	movs	r6, #2

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8003010:	6822      	ldr	r2, [r4, #0]
  hdac->State = HAL_DAC_STATE_BUSY;
 8003012:	7126      	strb	r6, [r4, #4]
  __HAL_LOCK(hdac);
 8003014:	2001      	movs	r0, #1
 8003016:	7160      	strb	r0, [r4, #5]
  __HAL_DAC_ENABLE(hdac, Channel);
 8003018:	460d      	mov	r5, r1
 800301a:	f005 0710 	and.w	r7, r5, #16
 800301e:	6811      	ldr	r1, [r2, #0]
 8003020:	fa00 f307 	lsl.w	r3, r0, r7
 8003024:	430b      	orrs	r3, r1
 8003026:	6013      	str	r3, [r2, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  HAL_Delay(1);
 8003028:	f7fe fee2 	bl	8001df0 <HAL_Delay>

  if (Channel == DAC_CHANNEL_1)
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800302c:	6822      	ldr	r2, [r4, #0]
 800302e:	6813      	ldr	r3, [r2, #0]
  if (Channel == DAC_CHANNEL_1)
 8003030:	b965      	cbnz	r5, 800304c <HAL_DAC_Start+0x48>
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8003032:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8003036:	42b3      	cmp	r3, r6
 8003038:	d103      	bne.n	8003042 <HAL_DAC_Start+0x3e>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800303a:	6853      	ldr	r3, [r2, #4]
 800303c:	f043 0301 	orr.w	r3, r3, #1
 8003040:	6053      	str	r3, [r2, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003042:	2301      	movs	r3, #1

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003044:	2000      	movs	r0, #0
  hdac->State = HAL_DAC_STATE_READY;
 8003046:	7123      	strb	r3, [r4, #4]
  __HAL_UNLOCK(hdac);
 8003048:	7160      	strb	r0, [r4, #5]

  /* Return function status */
  return HAL_OK;
}
 800304a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800304c:	40be      	lsls	r6, r7
 800304e:	f403 1378 	and.w	r3, r3, #4063232	; 0x3e0000
 8003052:	42b3      	cmp	r3, r6
 8003054:	d1f5      	bne.n	8003042 <HAL_DAC_Start+0x3e>
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8003056:	6853      	ldr	r3, [r2, #4]
 8003058:	f043 0302 	orr.w	r3, r3, #2
 800305c:	6053      	str	r3, [r2, #4]
  __HAL_UNLOCK(hdac);
 800305e:	2000      	movs	r0, #0
  hdac->State = HAL_DAC_STATE_READY;
 8003060:	2301      	movs	r3, #1
 8003062:	7123      	strb	r3, [r4, #4]
  __HAL_UNLOCK(hdac);
 8003064:	7160      	strb	r0, [r4, #5]
  return HAL_OK;
 8003066:	e7f0      	b.n	800304a <HAL_DAC_Start+0x46>
  __HAL_LOCK(hdac);
 8003068:	2002      	movs	r0, #2
}
 800306a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800306c <HAL_DAC_DMAUnderrunCallbackCh1>:
 800306c:	4770      	bx	lr
 800306e:	bf00      	nop

08003070 <HAL_DAC_IRQHandler>:
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8003070:	6803      	ldr	r3, [r0, #0]
 8003072:	681a      	ldr	r2, [r3, #0]
 8003074:	0491      	lsls	r1, r2, #18
{
 8003076:	b510      	push	{r4, lr}
 8003078:	4604      	mov	r4, r0
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 800307a:	d502      	bpl.n	8003082 <HAL_DAC_IRQHandler+0x12>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 800307c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800307e:	0492      	lsls	r2, r2, #18
 8003080:	d418      	bmi.n	80030b4 <HAL_DAC_IRQHandler+0x44>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8003082:	681a      	ldr	r2, [r3, #0]
 8003084:	0091      	lsls	r1, r2, #2
 8003086:	d502      	bpl.n	800308e <HAL_DAC_IRQHandler+0x1e>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8003088:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800308a:	0092      	lsls	r2, r2, #2
 800308c:	d400      	bmi.n	8003090 <HAL_DAC_IRQHandler+0x20>
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 800308e:	bd10      	pop	{r4, pc}
      hdac->State = HAL_DAC_STATE_ERROR;
 8003090:	2204      	movs	r2, #4
 8003092:	7122      	strb	r2, [r4, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8003094:	6922      	ldr	r2, [r4, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8003096:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 800309a:	f042 0202 	orr.w	r2, r2, #2
 800309e:	6122      	str	r2, [r4, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 80030a0:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80030a8:	4620      	mov	r0, r4
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80030aa:	601a      	str	r2, [r3, #0]
}
 80030ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80030b0:	f000 b8f4 	b.w	800329c <HAL_DACEx_DMAUnderrunCallbackCh2>
      hdac->State = HAL_DAC_STATE_ERROR;
 80030b4:	2204      	movs	r2, #4
 80030b6:	7102      	strb	r2, [r0, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 80030b8:	6902      	ldr	r2, [r0, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 80030ba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 80030be:	f042 0201 	orr.w	r2, r2, #1
 80030c2:	6102      	str	r2, [r0, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 80030c4:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80030c6:	681a      	ldr	r2, [r3, #0]
 80030c8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80030cc:	601a      	str	r2, [r3, #0]
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80030ce:	f7ff ffcd 	bl	800306c <HAL_DAC_DMAUnderrunCallbackCh1>
 80030d2:	6823      	ldr	r3, [r4, #0]
 80030d4:	e7d5      	b.n	8003082 <HAL_DAC_IRQHandler+0x12>
 80030d6:	bf00      	nop

080030d8 <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80030d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 80030dc:	7943      	ldrb	r3, [r0, #5]
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 80030de:	688f      	ldr	r7, [r1, #8]
  __HAL_LOCK(hdac);
 80030e0:	2b01      	cmp	r3, #1
 80030e2:	f000 80c5 	beq.w	8003270 <HAL_DAC_ConfigChannel+0x198>
 80030e6:	4614      	mov	r4, r2

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80030e8:	2302      	movs	r3, #2
  __HAL_LOCK(hdac);
 80030ea:	2201      	movs	r2, #1

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80030ec:	2f04      	cmp	r7, #4
 80030ee:	4606      	mov	r6, r0
 80030f0:	460d      	mov	r5, r1
  __HAL_LOCK(hdac);
 80030f2:	7142      	strb	r2, [r0, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 80030f4:	7103      	strb	r3, [r0, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80030f6:	d077      	beq.n	80031e8 <HAL_DAC_ConfigChannel+0x110>
 80030f8:	6803      	ldr	r3, [r0, #0]
 80030fa:	f004 0410 	and.w	r4, r4, #16
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80030fe:	69ea      	ldr	r2, [r5, #28]
 8003100:	2a01      	cmp	r2, #1
 8003102:	d108      	bne.n	8003116 <HAL_DAC_ConfigChannel+0x3e>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8003104:	6b99      	ldr	r1, [r3, #56]	; 0x38
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003106:	6a2a      	ldr	r2, [r5, #32]
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8003108:	201f      	movs	r0, #31
 800310a:	40a0      	lsls	r0, r4
 800310c:	ea21 0100 	bic.w	r1, r1, r0
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003110:	40a2      	lsls	r2, r4
 8003112:	430a      	orrs	r2, r1
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8003114:	639a      	str	r2, [r3, #56]	; 0x38
  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8003116:	69a9      	ldr	r1, [r5, #24]
  tmpreg1 = hdac->Instance->MCR;
 8003118:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800311a:	2207      	movs	r2, #7
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 800311c:	2901      	cmp	r1, #1
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800311e:	fa02 fc04 	lsl.w	ip, r2, r4
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8003122:	696a      	ldr	r2, [r5, #20]
 8003124:	d05e      	beq.n	80031e4 <HAL_DAC_ConfigChannel+0x10c>
  {
    connectOnChip = 0x00000000UL;
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8003126:	2902      	cmp	r1, #2
  {
    connectOnChip = DAC_MCR_MODE1_0;
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8003128:	bf16      	itet	ne
 800312a:	fab2 f182 	clzne	r1, r2
    connectOnChip = DAC_MCR_MODE1_0;
 800312e:	2101      	moveq	r1, #1
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8003130:	0949      	lsrne	r1, r1, #5
    else
    {
      connectOnChip = 0x00000000UL;
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8003132:	4311      	orrs	r1, r2
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8003134:	792a      	ldrb	r2, [r5, #4]
 8003136:	2a01      	cmp	r2, #1
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8003138:	f44f 7200 	mov.w	r2, #512	; 0x200
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 800313c:	f44f 7880 	mov.w	r8, #256	; 0x100
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8003140:	fa02 f204 	lsl.w	r2, r2, r4
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8003144:	fa08 f804 	lsl.w	r8, r8, r4
 8003148:	ea42 020c 	orr.w	r2, r2, ip
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800314c:	ea47 0701 	orr.w	r7, r7, r1
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8003150:	ea20 0202 	bic.w	r2, r0, r2
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8003154:	7969      	ldrb	r1, [r5, #5]
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8003156:	ea6f 0808 	mvn.w	r8, r8
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800315a:	ea08 0802 	and.w	r8, r8, r2
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 800315e:	682a      	ldr	r2, [r5, #0]
 8003160:	bf08      	it	eq
 8003162:	f447 7780 	orreq.w	r7, r7, #256	; 0x100
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8003166:	2901      	cmp	r1, #1
 8003168:	bf08      	it	eq
 800316a:	f447 7700 	orreq.w	r7, r7, #512	; 0x200
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 800316e:	2a02      	cmp	r2, #2
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8003170:	f428 4840 	bic.w	r8, r8, #49152	; 0xc000
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8003174:	d073      	beq.n	800325e <HAL_DAC_ConfigChannel+0x186>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8003176:	ea48 0802 	orr.w	r8, r8, r2
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800317a:	40a7      	lsls	r7, r4
 800317c:	ea47 0708 	orr.w	r7, r7, r8
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8003180:	63df      	str	r7, [r3, #60]	; 0x3c
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8003182:	e9d5 1203 	ldrd	r1, r2, [r5, #12]
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003186:	6818      	ldr	r0, [r3, #0]
 8003188:	f44f 4580 	mov.w	r5, #16384	; 0x4000
 800318c:	40a5      	lsls	r5, r4
 800318e:	ea20 0005 	bic.w	r0, r0, r5
 8003192:	6018      	str	r0, [r3, #0]
  tmpreg1 = hdac->Instance->CR;
 8003194:	6818      	ldr	r0, [r3, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003196:	f640 75fe 	movw	r5, #4094	; 0xffe
 800319a:	40a5      	lsls	r5, r4
 800319c:	ea20 0505 	bic.w	r5, r0, r5
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80031a0:	fa01 f004 	lsl.w	r0, r1, r4
 80031a4:	4328      	orrs	r0, r5
  hdac->Instance->CR = tmpreg1;
 80031a6:	6018      	str	r0, [r3, #0]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80031a8:	6818      	ldr	r0, [r3, #0]
 80031aa:	25c0      	movs	r5, #192	; 0xc0
 80031ac:	40a5      	lsls	r5, r4
 80031ae:	ea20 0005 	bic.w	r0, r0, r5
 80031b2:	6018      	str	r0, [r3, #0]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80031b4:	0192      	lsls	r2, r2, #6
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 80031b6:	6e18      	ldr	r0, [r3, #96]	; 0x60
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 80031b8:	f3c1 0183 	ubfx	r1, r1, #2, #4
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80031bc:	f402 6270 	and.w	r2, r2, #3840	; 0xf00
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 80031c0:	f640 750f 	movw	r5, #3855	; 0xf0f
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80031c4:	430a      	orrs	r2, r1
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 80031c6:	fa05 f104 	lsl.w	r1, r5, r4
 80031ca:	fa02 f404 	lsl.w	r4, r2, r4
 80031ce:	ea20 0201 	bic.w	r2, r0, r1
 80031d2:	4314      	orrs	r4, r2
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80031d4:	2101      	movs	r1, #1

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80031d6:	2200      	movs	r2, #0
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 80031d8:	661c      	str	r4, [r3, #96]	; 0x60

  /* Return function status */
  return HAL_OK;
 80031da:	4610      	mov	r0, r2
  hdac->State = HAL_DAC_STATE_READY;
 80031dc:	7131      	strb	r1, [r6, #4]
  __HAL_UNLOCK(hdac);
 80031de:	7172      	strb	r2, [r6, #5]
}
 80031e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    connectOnChip = 0x00000000UL;
 80031e4:	2100      	movs	r1, #0
 80031e6:	e7a4      	b.n	8003132 <HAL_DAC_ConfigChannel+0x5a>
    tickstart = HAL_GetTick();
 80031e8:	f7fe fdfc 	bl	8001de4 <HAL_GetTick>
 80031ec:	4607      	mov	r7, r0
    if (Channel == DAC_CHANNEL_1)
 80031ee:	b12c      	cbz	r4, 80031fc <HAL_DAC_ConfigChannel+0x124>
 80031f0:	e014      	b.n	800321c <HAL_DAC_ConfigChannel+0x144>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80031f2:	f7fe fdf7 	bl	8001de4 <HAL_GetTick>
 80031f6:	1bc3      	subs	r3, r0, r7
 80031f8:	2b01      	cmp	r3, #1
 80031fa:	d83c      	bhi.n	8003276 <HAL_DAC_ConfigChannel+0x19e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80031fc:	6833      	ldr	r3, [r6, #0]
 80031fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003200:	041b      	lsls	r3, r3, #16
 8003202:	d4f6      	bmi.n	80031f2 <HAL_DAC_ConfigChannel+0x11a>
      HAL_Delay(1);
 8003204:	2001      	movs	r0, #1
 8003206:	f7fe fdf3 	bl	8001df0 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800320a:	6833      	ldr	r3, [r6, #0]
 800320c:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800320e:	641a      	str	r2, [r3, #64]	; 0x40
 8003210:	e00e      	b.n	8003230 <HAL_DAC_ConfigChannel+0x158>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003212:	f7fe fde7 	bl	8001de4 <HAL_GetTick>
 8003216:	1bc3      	subs	r3, r0, r7
 8003218:	2b01      	cmp	r3, #1
 800321a:	d82c      	bhi.n	8003276 <HAL_DAC_ConfigChannel+0x19e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800321c:	6833      	ldr	r3, [r6, #0]
 800321e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003220:	2b00      	cmp	r3, #0
 8003222:	dbf6      	blt.n	8003212 <HAL_DAC_ConfigChannel+0x13a>
      HAL_Delay(1U);
 8003224:	2001      	movs	r0, #1
 8003226:	f7fe fde3 	bl	8001df0 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800322a:	6833      	ldr	r3, [r6, #0]
 800322c:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800322e:	645a      	str	r2, [r3, #68]	; 0x44
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8003230:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003232:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 8003234:	68af      	ldr	r7, [r5, #8]
 8003236:	f004 0410 	and.w	r4, r4, #16
 800323a:	f240 30ff 	movw	r0, #1023	; 0x3ff
 800323e:	40a0      	lsls	r0, r4
 8003240:	ea22 0200 	bic.w	r2, r2, r0
 8003244:	40a1      	lsls	r1, r4
 8003246:	430a      	orrs	r2, r1
 8003248:	649a      	str	r2, [r3, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 800324a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800324c:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 800324e:	20ff      	movs	r0, #255	; 0xff
 8003250:	40a0      	lsls	r0, r4
 8003252:	ea22 0200 	bic.w	r2, r2, r0
 8003256:	40a1      	lsls	r1, r4
 8003258:	430a      	orrs	r2, r1
 800325a:	64da      	str	r2, [r3, #76]	; 0x4c
 800325c:	e74f      	b.n	80030fe <HAL_DAC_ConfigChannel+0x26>
    hclkfreq = HAL_RCC_GetHCLKFreq();
 800325e:	f000 fdaf 	bl	8003dc0 <HAL_RCC_GetHCLKFreq>
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8003262:	4b0c      	ldr	r3, [pc, #48]	; (8003294 <HAL_DAC_ConfigChannel+0x1bc>)
 8003264:	4298      	cmp	r0, r3
 8003266:	d90e      	bls.n	8003286 <HAL_DAC_ConfigChannel+0x1ae>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8003268:	6833      	ldr	r3, [r6, #0]
 800326a:	f448 4800 	orr.w	r8, r8, #32768	; 0x8000
 800326e:	e784      	b.n	800317a <HAL_DAC_ConfigChannel+0xa2>
  __HAL_LOCK(hdac);
 8003270:	2002      	movs	r0, #2
}
 8003272:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003276:	6933      	ldr	r3, [r6, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003278:	2203      	movs	r2, #3
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800327a:	f043 0308 	orr.w	r3, r3, #8
 800327e:	6133      	str	r3, [r6, #16]
          return HAL_TIMEOUT;
 8003280:	4610      	mov	r0, r2
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003282:	7132      	strb	r2, [r6, #4]
          return HAL_TIMEOUT;
 8003284:	e7ac      	b.n	80031e0 <HAL_DAC_ConfigChannel+0x108>
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8003286:	4b04      	ldr	r3, [pc, #16]	; (8003298 <HAL_DAC_ConfigChannel+0x1c0>)
 8003288:	4298      	cmp	r0, r3
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800328a:	bf88      	it	hi
 800328c:	f448 4880 	orrhi.w	r8, r8, #16384	; 0x4000
 8003290:	6833      	ldr	r3, [r6, #0]
 8003292:	e772      	b.n	800317a <HAL_DAC_ConfigChannel+0xa2>
 8003294:	09896800 	.word	0x09896800
 8003298:	04c4b400 	.word	0x04c4b400

0800329c <HAL_DACEx_DMAUnderrunCallbackCh2>:
 800329c:	4770      	bx	lr
 800329e:	bf00      	nop

080032a0 <HAL_DMA_Abort>:
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80032a0:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 80032a4:	2a02      	cmp	r2, #2
{
 80032a6:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80032a8:	d009      	beq.n	80032be <HAL_DMA_Abort+0x1e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032aa:	2204      	movs	r2, #4
 80032ac:	63c2      	str	r2, [r0, #60]	; 0x3c
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80032ae:	2101      	movs	r1, #1

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80032b0:	2200      	movs	r2, #0
    status = HAL_ERROR;
 80032b2:	2001      	movs	r0, #1
  hdma->State = HAL_DMA_STATE_READY;
 80032b4:	f883 1025 	strb.w	r1, [r3, #37]	; 0x25
  __HAL_UNLOCK(hdma);
 80032b8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
}
 80032bc:	4770      	bx	lr
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80032be:	6802      	ldr	r2, [r0, #0]
{
 80032c0:	b470      	push	{r4, r5, r6}
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80032c2:	6c84      	ldr	r4, [r0, #72]	; 0x48
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80032c4:	6810      	ldr	r0, [r2, #0]
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80032c6:	6cde      	ldr	r6, [r3, #76]	; 0x4c
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80032c8:	f020 000e 	bic.w	r0, r0, #14
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80032cc:	e9d3 5110 	ldrd	r5, r1, [r3, #64]	; 0x40
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80032d0:	6010      	str	r0, [r2, #0]
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80032d2:	6820      	ldr	r0, [r4, #0]
 80032d4:	f420 7080 	bic.w	r0, r0, #256	; 0x100
 80032d8:	6020      	str	r0, [r4, #0]
     __HAL_DMA_DISABLE(hdma);
 80032da:	6814      	ldr	r4, [r2, #0]
     if (hdma->DMAmuxRequestGen != 0U)
 80032dc:	6d58      	ldr	r0, [r3, #84]	; 0x54
     __HAL_DMA_DISABLE(hdma);
 80032de:	f024 0401 	bic.w	r4, r4, #1
 80032e2:	6014      	str	r4, [r2, #0]
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80032e4:	f001 011f 	and.w	r1, r1, #31
 80032e8:	2201      	movs	r2, #1
 80032ea:	408a      	lsls	r2, r1
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80032ec:	6d19      	ldr	r1, [r3, #80]	; 0x50
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80032ee:	606a      	str	r2, [r5, #4]
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80032f0:	6071      	str	r1, [r6, #4]
     if (hdma->DMAmuxRequestGen != 0U)
 80032f2:	b138      	cbz	r0, 8003304 <HAL_DMA_Abort+0x64>
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80032f4:	6802      	ldr	r2, [r0, #0]
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80032f6:	e9d3 1416 	ldrd	r1, r4, [r3, #88]	; 0x58
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80032fa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80032fe:	6002      	str	r2, [r0, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003300:	2000      	movs	r0, #0
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003302:	604c      	str	r4, [r1, #4]
  hdma->State = HAL_DMA_STATE_READY;
 8003304:	2101      	movs	r1, #1
  __HAL_UNLOCK(hdma);
 8003306:	2200      	movs	r2, #0
  hdma->State = HAL_DMA_STATE_READY;
 8003308:	f883 1025 	strb.w	r1, [r3, #37]	; 0x25
  __HAL_UNLOCK(hdma);
 800330c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
}
 8003310:	bc70      	pop	{r4, r5, r6}
 8003312:	4770      	bx	lr

08003314 <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003314:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 8003318:	2a02      	cmp	r2, #2
{
 800331a:	4603      	mov	r3, r0
  if (HAL_DMA_STATE_BUSY != hdma->State)
 800331c:	d009      	beq.n	8003332 <HAL_DMA_Abort_IT+0x1e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800331e:	2201      	movs	r2, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003320:	2004      	movs	r0, #4

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003322:	2100      	movs	r1, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003324:	63d8      	str	r0, [r3, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 8003326:	f883 1024 	strb.w	r1, [r3, #36]	; 0x24

    status = HAL_ERROR;
 800332a:	4610      	mov	r0, r2
    hdma->State = HAL_DMA_STATE_READY;
 800332c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    {
      hdma->XferAbortCallback(hdma);
    }
  }
  return status;
}
 8003330:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003332:	6802      	ldr	r2, [r0, #0]
{
 8003334:	b570      	push	{r4, r5, r6, lr}
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003336:	6c85      	ldr	r5, [r0, #72]	; 0x48
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003338:	6810      	ldr	r0, [r2, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800333a:	6cde      	ldr	r6, [r3, #76]	; 0x4c
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800333c:	f020 000e 	bic.w	r0, r0, #14
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003340:	e9d3 4110 	ldrd	r4, r1, [r3, #64]	; 0x40
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003344:	6010      	str	r0, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8003346:	6810      	ldr	r0, [r2, #0]
 8003348:	f020 0001 	bic.w	r0, r0, #1
 800334c:	6010      	str	r0, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800334e:	682a      	ldr	r2, [r5, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 8003350:	6d58      	ldr	r0, [r3, #84]	; 0x54
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003352:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003356:	602a      	str	r2, [r5, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003358:	f001 011f 	and.w	r1, r1, #31
 800335c:	2201      	movs	r2, #1
 800335e:	408a      	lsls	r2, r1
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003360:	6d19      	ldr	r1, [r3, #80]	; 0x50
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003362:	6062      	str	r2, [r4, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003364:	6071      	str	r1, [r6, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 8003366:	b130      	cbz	r0, 8003376 <HAL_DMA_Abort_IT+0x62>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003368:	6802      	ldr	r2, [r0, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800336a:	e9d3 1416 	ldrd	r1, r4, [r3, #88]	; 0x58
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800336e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003372:	6002      	str	r2, [r0, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003374:	604c      	str	r4, [r1, #4]
    if (hdma->XferAbortCallback != NULL)
 8003376:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8003378:	2101      	movs	r1, #1
    __HAL_UNLOCK(hdma);
 800337a:	2400      	movs	r4, #0
    hdma->State = HAL_DMA_STATE_READY;
 800337c:	f883 1025 	strb.w	r1, [r3, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8003380:	f883 4024 	strb.w	r4, [r3, #36]	; 0x24
    if (hdma->XferAbortCallback != NULL)
 8003384:	b11a      	cbz	r2, 800338e <HAL_DMA_Abort_IT+0x7a>
      hdma->XferAbortCallback(hdma);
 8003386:	4618      	mov	r0, r3
 8003388:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 800338a:	4620      	mov	r0, r4
}
 800338c:	bd70      	pop	{r4, r5, r6, pc}
  HAL_StatusTypeDef status = HAL_OK;
 800338e:	4610      	mov	r0, r2
}
 8003390:	bd70      	pop	{r4, r5, r6, pc}
 8003392:	bf00      	nop

08003394 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003394:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003398:	680e      	ldr	r6, [r1, #0]
{
 800339a:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != 0U)
 800339c:	2e00      	cmp	r6, #0
 800339e:	f000 808b 	beq.w	80034b8 <HAL_GPIO_Init+0x124>
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80033a2:	f8df e1d4 	ldr.w	lr, [pc, #468]	; 8003578 <HAL_GPIO_Init+0x1e4>
  uint32_t position = 0x00U;
 80033a6:	2300      	movs	r3, #0
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80033a8:	2201      	movs	r2, #1
 80033aa:	fa02 f403 	lsl.w	r4, r2, r3
    if (iocurrent != 0x00u)
 80033ae:	ea14 0c06 	ands.w	ip, r4, r6
 80033b2:	d07c      	beq.n	80034ae <HAL_GPIO_Init+0x11a>
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80033b4:	684d      	ldr	r5, [r1, #4]
 80033b6:	f025 0a10 	bic.w	sl, r5, #16
 80033ba:	f10a 32ff 	add.w	r2, sl, #4294967295
 80033be:	2a01      	cmp	r2, #1
 80033c0:	ea4f 0843 	mov.w	r8, r3, lsl #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80033c4:	f04f 0203 	mov.w	r2, #3
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80033c8:	d979      	bls.n	80034be <HAL_GPIO_Init+0x12a>
      temp = GPIOx->PUPDR;
 80033ca:	68c7      	ldr	r7, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80033cc:	688c      	ldr	r4, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80033ce:	fa02 f208 	lsl.w	r2, r2, r8
 80033d2:	ea27 0702 	bic.w	r7, r7, r2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80033d6:	fa04 f408 	lsl.w	r4, r4, r8
 80033da:	433c      	orrs	r4, r7
      GPIOx->PUPDR = temp;
 80033dc:	60c4      	str	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80033de:	43d7      	mvns	r7, r2
      temp = GPIOx->MODER;
 80033e0:	6804      	ldr	r4, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80033e2:	f005 0203 	and.w	r2, r5, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80033e6:	4027      	ands	r7, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80033e8:	fa02 f208 	lsl.w	r2, r2, r8
 80033ec:	433a      	orrs	r2, r7
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80033ee:	00ec      	lsls	r4, r5, #3
      GPIOx->MODER = temp;
 80033f0:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80033f2:	d55c      	bpl.n	80034ae <HAL_GPIO_Init+0x11a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033f4:	4c5a      	ldr	r4, [pc, #360]	; (8003560 <HAL_GPIO_Init+0x1cc>)
 80033f6:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80033f8:	f042 0201 	orr.w	r2, r2, #1
 80033fc:	6622      	str	r2, [r4, #96]	; 0x60
 80033fe:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8003400:	f023 0403 	bic.w	r4, r3, #3
 8003404:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8003408:	f002 0201 	and.w	r2, r2, #1
 800340c:	f504 3480 	add.w	r4, r4, #65536	; 0x10000
 8003410:	9201      	str	r2, [sp, #4]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003412:	f003 0203 	and.w	r2, r3, #3
 8003416:	ea4f 0982 	mov.w	r9, r2, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800341a:	9f01      	ldr	r7, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 800341c:	68a7      	ldr	r7, [r4, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800341e:	220f      	movs	r2, #15
 8003420:	fa02 f809 	lsl.w	r8, r2, r9
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003424:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003428:	ea27 0708 	bic.w	r7, r7, r8
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800342c:	d018      	beq.n	8003460 <HAL_GPIO_Init+0xcc>
 800342e:	4a4d      	ldr	r2, [pc, #308]	; (8003564 <HAL_GPIO_Init+0x1d0>)
 8003430:	4290      	cmp	r0, r2
 8003432:	f000 8084 	beq.w	800353e <HAL_GPIO_Init+0x1aa>
 8003436:	4a4c      	ldr	r2, [pc, #304]	; (8003568 <HAL_GPIO_Init+0x1d4>)
 8003438:	4290      	cmp	r0, r2
 800343a:	f000 8085 	beq.w	8003548 <HAL_GPIO_Init+0x1b4>
 800343e:	4a4b      	ldr	r2, [pc, #300]	; (800356c <HAL_GPIO_Init+0x1d8>)
 8003440:	4290      	cmp	r0, r2
 8003442:	d076      	beq.n	8003532 <HAL_GPIO_Init+0x19e>
 8003444:	4a4a      	ldr	r2, [pc, #296]	; (8003570 <HAL_GPIO_Init+0x1dc>)
 8003446:	4290      	cmp	r0, r2
 8003448:	f000 8084 	beq.w	8003554 <HAL_GPIO_Init+0x1c0>
 800344c:	4a49      	ldr	r2, [pc, #292]	; (8003574 <HAL_GPIO_Init+0x1e0>)
 800344e:	4290      	cmp	r0, r2
 8003450:	bf0c      	ite	eq
 8003452:	f04f 0805 	moveq.w	r8, #5
 8003456:	f04f 0806 	movne.w	r8, #6
 800345a:	fa08 f209 	lsl.w	r2, r8, r9
 800345e:	4317      	orrs	r7, r2
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003460:	60a7      	str	r7, [r4, #8]
        temp = EXTI->IMR1;
 8003462:	f8de 4000 	ldr.w	r4, [lr]
        temp &= ~(iocurrent);
 8003466:	ea6f 070c 	mvn.w	r7, ip
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800346a:	03ea      	lsls	r2, r5, #15
        temp &= ~(iocurrent);
 800346c:	bf54      	ite	pl
 800346e:	403c      	andpl	r4, r7
        {
          temp |= iocurrent;
 8003470:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->IMR1 = temp;
 8003474:	f8ce 4000 	str.w	r4, [lr]

        temp = EXTI->EMR1;
 8003478:	f8de 4004 	ldr.w	r4, [lr, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800347c:	03aa      	lsls	r2, r5, #14
        temp &= ~(iocurrent);
 800347e:	bf54      	ite	pl
 8003480:	403c      	andpl	r4, r7
        {
          temp |= iocurrent;
 8003482:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->EMR1 = temp;
 8003486:	f8ce 4004 	str.w	r4, [lr, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800348a:	f8de 4008 	ldr.w	r4, [lr, #8]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800348e:	02ea      	lsls	r2, r5, #11
        temp &= ~(iocurrent);
 8003490:	bf54      	ite	pl
 8003492:	403c      	andpl	r4, r7
        {
          temp |= iocurrent;
 8003494:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->RTSR1 = temp;
 8003498:	f8ce 4008 	str.w	r4, [lr, #8]

        temp = EXTI->FTSR1;
 800349c:	f8de 200c 	ldr.w	r2, [lr, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80034a0:	02ac      	lsls	r4, r5, #10
        temp &= ~(iocurrent);
 80034a2:	bf54      	ite	pl
 80034a4:	403a      	andpl	r2, r7
        {
          temp |= iocurrent;
 80034a6:	ea4c 0202 	orrmi.w	r2, ip, r2
        }
        EXTI->FTSR1 = temp;
 80034aa:	f8ce 200c 	str.w	r2, [lr, #12]
      }
    }

    position++;
 80034ae:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 80034b0:	fa36 f203 	lsrs.w	r2, r6, r3
 80034b4:	f47f af78 	bne.w	80033a8 <HAL_GPIO_Init+0x14>
  }
}
 80034b8:	b003      	add	sp, #12
 80034ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 80034be:	6887      	ldr	r7, [r0, #8]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80034c0:	f8d1 9008 	ldr.w	r9, [r1, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80034c4:	fa02 f208 	lsl.w	r2, r2, r8
 80034c8:	ea27 0b02 	bic.w	fp, r7, r2
        temp |= (GPIO_Init->Speed << (position * 2U));
 80034cc:	68cf      	ldr	r7, [r1, #12]
 80034ce:	fa07 f708 	lsl.w	r7, r7, r8
 80034d2:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->OSPEEDR = temp;
 80034d6:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80034d8:	6847      	ldr	r7, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80034da:	f3c5 1b00 	ubfx	fp, r5, #4, #1
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80034de:	ea27 0704 	bic.w	r7, r7, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80034e2:	465c      	mov	r4, fp
 80034e4:	409c      	lsls	r4, r3
 80034e6:	433c      	orrs	r4, r7
        GPIOx->OTYPER = temp;
 80034e8:	6044      	str	r4, [r0, #4]
      temp = GPIOx->PUPDR;
 80034ea:	68c4      	ldr	r4, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80034ec:	fa09 f908 	lsl.w	r9, r9, r8
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80034f0:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80034f4:	ea49 0404 	orr.w	r4, r9, r4
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80034f8:	f1ba 0f02 	cmp.w	sl, #2
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80034fc:	ea6f 0702 	mvn.w	r7, r2
      GPIOx->PUPDR = temp;
 8003500:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003502:	f47f af6d 	bne.w	80033e0 <HAL_GPIO_Init+0x4c>
        temp = GPIOx->AFR[position >> 3U];
 8003506:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 800350a:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800350e:	f003 0207 	and.w	r2, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8003512:	f8d9 4020 	ldr.w	r4, [r9, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003516:	0092      	lsls	r2, r2, #2
 8003518:	f04f 0a0f 	mov.w	sl, #15
 800351c:	fa0a fb02 	lsl.w	fp, sl, r2
 8003520:	ea24 0a0b 	bic.w	sl, r4, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003524:	690c      	ldr	r4, [r1, #16]
 8003526:	4094      	lsls	r4, r2
 8003528:	ea44 040a 	orr.w	r4, r4, sl
        GPIOx->AFR[position >> 3U] = temp;
 800352c:	f8c9 4020 	str.w	r4, [r9, #32]
 8003530:	e756      	b.n	80033e0 <HAL_GPIO_Init+0x4c>
 8003532:	f04f 0803 	mov.w	r8, #3
 8003536:	fa08 f209 	lsl.w	r2, r8, r9
 800353a:	4317      	orrs	r7, r2
 800353c:	e790      	b.n	8003460 <HAL_GPIO_Init+0xcc>
 800353e:	2201      	movs	r2, #1
 8003540:	fa02 f209 	lsl.w	r2, r2, r9
 8003544:	4317      	orrs	r7, r2
 8003546:	e78b      	b.n	8003460 <HAL_GPIO_Init+0xcc>
 8003548:	f04f 0802 	mov.w	r8, #2
 800354c:	fa08 f209 	lsl.w	r2, r8, r9
 8003550:	4317      	orrs	r7, r2
 8003552:	e785      	b.n	8003460 <HAL_GPIO_Init+0xcc>
 8003554:	f04f 0804 	mov.w	r8, #4
 8003558:	fa08 f209 	lsl.w	r2, r8, r9
 800355c:	4317      	orrs	r7, r2
 800355e:	e77f      	b.n	8003460 <HAL_GPIO_Init+0xcc>
 8003560:	40021000 	.word	0x40021000
 8003564:	48000400 	.word	0x48000400
 8003568:	48000800 	.word	0x48000800
 800356c:	48000c00 	.word	0x48000c00
 8003570:	48001000 	.word	0x48001000
 8003574:	48001400 	.word	0x48001400
 8003578:	40010400 	.word	0x40010400

0800357c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800357c:	b10a      	cbz	r2, 8003582 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800357e:	6181      	str	r1, [r0, #24]
 8003580:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003582:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8003584:	4770      	bx	lr
 8003586:	bf00      	nop

08003588 <HAL_PWREx_ControlVoltageScaling>:
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003588:	4a3b      	ldr	r2, [pc, #236]	; (8003678 <HAL_PWREx_ControlVoltageScaling+0xf0>)
{
 800358a:	b410      	push	{r4}
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800358c:	6813      	ldr	r3, [r2, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800358e:	b968      	cbnz	r0, 80035ac <HAL_PWREx_ControlVoltageScaling+0x24>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003590:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003594:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003598:	d014      	beq.n	80035c4 <HAL_PWREx_ControlVoltageScaling+0x3c>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800359a:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 800359e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80035a2:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
}
 80035a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80035aa:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80035ac:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80035b0:	d02f      	beq.n	8003612 <HAL_PWREx_ControlVoltageScaling+0x8a>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80035b2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80035b6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80035ba:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 80035bc:	2000      	movs	r0, #0
}
 80035be:	f85d 4b04 	ldr.w	r4, [sp], #4
 80035c2:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80035c4:	f8d2 1080 	ldr.w	r1, [r2, #128]	; 0x80
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80035c8:	4b2c      	ldr	r3, [pc, #176]	; (800367c <HAL_PWREx_ControlVoltageScaling+0xf4>)
 80035ca:	482d      	ldr	r0, [pc, #180]	; (8003680 <HAL_PWREx_ControlVoltageScaling+0xf8>)
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80035cc:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 80035d0:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80035d4:	6811      	ldr	r1, [r2, #0]
 80035d6:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
 80035da:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 80035de:	6011      	str	r1, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80035e0:	681c      	ldr	r4, [r3, #0]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80035e2:	6951      	ldr	r1, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80035e4:	2332      	movs	r3, #50	; 0x32
 80035e6:	fb03 f304 	mul.w	r3, r3, r4
 80035ea:	fba0 0303 	umull	r0, r3, r0, r3
 80035ee:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80035f0:	0548      	lsls	r0, r1, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80035f2:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80035f6:	d506      	bpl.n	8003606 <HAL_PWREx_ControlVoltageScaling+0x7e>
 80035f8:	e000      	b.n	80035fc <HAL_PWREx_ControlVoltageScaling+0x74>
 80035fa:	b123      	cbz	r3, 8003606 <HAL_PWREx_ControlVoltageScaling+0x7e>
 80035fc:	6951      	ldr	r1, [r2, #20]
 80035fe:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8003600:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003604:	d4f9      	bmi.n	80035fa <HAL_PWREx_ControlVoltageScaling+0x72>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003606:	4b1c      	ldr	r3, [pc, #112]	; (8003678 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003608:	695b      	ldr	r3, [r3, #20]
 800360a:	055c      	lsls	r4, r3, #21
 800360c:	d5d6      	bpl.n	80035bc <HAL_PWREx_ControlVoltageScaling+0x34>
        return HAL_TIMEOUT;
 800360e:	2003      	movs	r0, #3
 8003610:	e7c9      	b.n	80035a6 <HAL_PWREx_ControlVoltageScaling+0x1e>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003612:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003616:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800361a:	d009      	beq.n	8003630 <HAL_PWREx_ControlVoltageScaling+0xa8>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800361c:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
}
 8003620:	f85d 4b04 	ldr.w	r4, [sp], #4
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003624:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  return HAL_OK;
 8003628:	2000      	movs	r0, #0
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800362a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
}
 800362e:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003630:	f8d2 1080 	ldr.w	r1, [r2, #128]	; 0x80
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003634:	4b11      	ldr	r3, [pc, #68]	; (800367c <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8003636:	4812      	ldr	r0, [pc, #72]	; (8003680 <HAL_PWREx_ControlVoltageScaling+0xf8>)
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003638:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800363c:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003640:	6811      	ldr	r1, [r2, #0]
 8003642:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
 8003646:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 800364a:	6011      	str	r1, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800364c:	681c      	ldr	r4, [r3, #0]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800364e:	6951      	ldr	r1, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003650:	2332      	movs	r3, #50	; 0x32
 8003652:	fb03 f304 	mul.w	r3, r3, r4
 8003656:	fba0 0303 	umull	r0, r3, r0, r3
 800365a:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800365c:	0548      	lsls	r0, r1, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800365e:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003662:	d5d0      	bpl.n	8003606 <HAL_PWREx_ControlVoltageScaling+0x7e>
 8003664:	e001      	b.n	800366a <HAL_PWREx_ControlVoltageScaling+0xe2>
 8003666:	2b00      	cmp	r3, #0
 8003668:	d0cd      	beq.n	8003606 <HAL_PWREx_ControlVoltageScaling+0x7e>
 800366a:	6951      	ldr	r1, [r2, #20]
 800366c:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 800366e:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003672:	d5c8      	bpl.n	8003606 <HAL_PWREx_ControlVoltageScaling+0x7e>
 8003674:	e7f7      	b.n	8003666 <HAL_PWREx_ControlVoltageScaling+0xde>
 8003676:	bf00      	nop
 8003678:	40007000 	.word	0x40007000
 800367c:	20000000 	.word	0x20000000
 8003680:	431bde83 	.word	0x431bde83

08003684 <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003684:	4a02      	ldr	r2, [pc, #8]	; (8003690 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 8003686:	6893      	ldr	r3, [r2, #8]
 8003688:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800368c:	6093      	str	r3, [r2, #8]
}
 800368e:	4770      	bx	lr
 8003690:	40007000 	.word	0x40007000

08003694 <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003694:	2800      	cmp	r0, #0
 8003696:	f000 81c3 	beq.w	8003a20 <HAL_RCC_OscConfig+0x38c>
{
 800369a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800369e:	6803      	ldr	r3, [r0, #0]
 80036a0:	07d9      	lsls	r1, r3, #31
{
 80036a2:	b082      	sub	sp, #8
 80036a4:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036a6:	d52d      	bpl.n	8003704 <HAL_RCC_OscConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80036a8:	49b5      	ldr	r1, [pc, #724]	; (8003980 <HAL_RCC_OscConfig+0x2ec>)
 80036aa:	688a      	ldr	r2, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80036ac:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80036ae:	f002 020c 	and.w	r2, r2, #12

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80036b2:	2a0c      	cmp	r2, #12
 80036b4:	f000 810a 	beq.w	80038cc <HAL_RCC_OscConfig+0x238>
 80036b8:	2a08      	cmp	r2, #8
 80036ba:	f000 810c 	beq.w	80038d6 <HAL_RCC_OscConfig+0x242>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036be:	6863      	ldr	r3, [r4, #4]
 80036c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036c4:	f000 8133 	beq.w	800392e <HAL_RCC_OscConfig+0x29a>
 80036c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80036cc:	f000 819b 	beq.w	8003a06 <HAL_RCC_OscConfig+0x372>
 80036d0:	4dab      	ldr	r5, [pc, #684]	; (8003980 <HAL_RCC_OscConfig+0x2ec>)
 80036d2:	682a      	ldr	r2, [r5, #0]
 80036d4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80036d8:	602a      	str	r2, [r5, #0]
 80036da:	682a      	ldr	r2, [r5, #0]
 80036dc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80036e0:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	f040 8128 	bne.w	8003938 <HAL_RCC_OscConfig+0x2a4>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036e8:	f7fe fb7c 	bl	8001de4 <HAL_GetTick>
 80036ec:	4606      	mov	r6, r0

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80036ee:	e005      	b.n	80036fc <HAL_RCC_OscConfig+0x68>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036f0:	f7fe fb78 	bl	8001de4 <HAL_GetTick>
 80036f4:	1b80      	subs	r0, r0, r6
 80036f6:	2864      	cmp	r0, #100	; 0x64
 80036f8:	f200 813b 	bhi.w	8003972 <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80036fc:	682b      	ldr	r3, [r5, #0]
 80036fe:	039f      	lsls	r7, r3, #14
 8003700:	d4f6      	bmi.n	80036f0 <HAL_RCC_OscConfig+0x5c>
 8003702:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003704:	079e      	lsls	r6, r3, #30
 8003706:	d528      	bpl.n	800375a <HAL_RCC_OscConfig+0xc6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003708:	4a9d      	ldr	r2, [pc, #628]	; (8003980 <HAL_RCC_OscConfig+0x2ec>)
 800370a:	6893      	ldr	r3, [r2, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800370c:	68d2      	ldr	r2, [r2, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800370e:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003712:	2b0c      	cmp	r3, #12
 8003714:	f000 80ec 	beq.w	80038f0 <HAL_RCC_OscConfig+0x25c>
 8003718:	2b04      	cmp	r3, #4
 800371a:	f000 80ee 	beq.w	80038fa <HAL_RCC_OscConfig+0x266>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800371e:	68e3      	ldr	r3, [r4, #12]
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003720:	4d97      	ldr	r5, [pc, #604]	; (8003980 <HAL_RCC_OscConfig+0x2ec>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003722:	2b00      	cmp	r3, #0
 8003724:	f000 8116 	beq.w	8003954 <HAL_RCC_OscConfig+0x2c0>
        __HAL_RCC_HSI_ENABLE();
 8003728:	682b      	ldr	r3, [r5, #0]
 800372a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800372e:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003730:	f7fe fb58 	bl	8001de4 <HAL_GetTick>
 8003734:	4606      	mov	r6, r0

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003736:	e005      	b.n	8003744 <HAL_RCC_OscConfig+0xb0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003738:	f7fe fb54 	bl	8001de4 <HAL_GetTick>
 800373c:	1b80      	subs	r0, r0, r6
 800373e:	2802      	cmp	r0, #2
 8003740:	f200 8117 	bhi.w	8003972 <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003744:	682b      	ldr	r3, [r5, #0]
 8003746:	0558      	lsls	r0, r3, #21
 8003748:	d5f6      	bpl.n	8003738 <HAL_RCC_OscConfig+0xa4>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800374a:	686b      	ldr	r3, [r5, #4]
 800374c:	6922      	ldr	r2, [r4, #16]
 800374e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003752:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8003756:	606b      	str	r3, [r5, #4]
 8003758:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800375a:	071a      	lsls	r2, r3, #28
 800375c:	d519      	bpl.n	8003792 <HAL_RCC_OscConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800375e:	6963      	ldr	r3, [r4, #20]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003760:	4d87      	ldr	r5, [pc, #540]	; (8003980 <HAL_RCC_OscConfig+0x2ec>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003762:	2b00      	cmp	r3, #0
 8003764:	f000 809e 	beq.w	80038a4 <HAL_RCC_OscConfig+0x210>
      __HAL_RCC_LSI_ENABLE();
 8003768:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 800376c:	f043 0301 	orr.w	r3, r3, #1
 8003770:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003774:	f7fe fb36 	bl	8001de4 <HAL_GetTick>
 8003778:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800377a:	e005      	b.n	8003788 <HAL_RCC_OscConfig+0xf4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800377c:	f7fe fb32 	bl	8001de4 <HAL_GetTick>
 8003780:	1b80      	subs	r0, r0, r6
 8003782:	2802      	cmp	r0, #2
 8003784:	f200 80f5 	bhi.w	8003972 <HAL_RCC_OscConfig+0x2de>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003788:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 800378c:	079f      	lsls	r7, r3, #30
 800378e:	d5f5      	bpl.n	800377c <HAL_RCC_OscConfig+0xe8>
 8003790:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003792:	0759      	lsls	r1, r3, #29
 8003794:	d541      	bpl.n	800381a <HAL_RCC_OscConfig+0x186>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003796:	4b7a      	ldr	r3, [pc, #488]	; (8003980 <HAL_RCC_OscConfig+0x2ec>)
 8003798:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800379a:	00d2      	lsls	r2, r2, #3
 800379c:	f100 80ed 	bmi.w	800397a <HAL_RCC_OscConfig+0x2e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037a0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80037a2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80037a6:	659a      	str	r2, [r3, #88]	; 0x58
 80037a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037ae:	9301      	str	r3, [sp, #4]
 80037b0:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80037b2:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80037b4:	4e73      	ldr	r6, [pc, #460]	; (8003984 <HAL_RCC_OscConfig+0x2f0>)
 80037b6:	6833      	ldr	r3, [r6, #0]
 80037b8:	05df      	lsls	r7, r3, #23
 80037ba:	f140 8113 	bpl.w	80039e4 <HAL_RCC_OscConfig+0x350>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037be:	68a3      	ldr	r3, [r4, #8]
 80037c0:	2b01      	cmp	r3, #1
 80037c2:	f000 80e3 	beq.w	800398c <HAL_RCC_OscConfig+0x2f8>
 80037c6:	2b05      	cmp	r3, #5
 80037c8:	f000 8169 	beq.w	8003a9e <HAL_RCC_OscConfig+0x40a>
 80037cc:	4e6c      	ldr	r6, [pc, #432]	; (8003980 <HAL_RCC_OscConfig+0x2ec>)
 80037ce:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 80037d2:	f022 0201 	bic.w	r2, r2, #1
 80037d6:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90
 80037da:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 80037de:	f022 0204 	bic.w	r2, r2, #4
 80037e2:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	f040 80d7 	bne.w	800399a <HAL_RCC_OscConfig+0x306>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037ec:	f7fe fafa 	bl	8001de4 <HAL_GetTick>

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037f0:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80037f4:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80037f6:	e005      	b.n	8003804 <HAL_RCC_OscConfig+0x170>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037f8:	f7fe faf4 	bl	8001de4 <HAL_GetTick>
 80037fc:	1bc0      	subs	r0, r0, r7
 80037fe:	4540      	cmp	r0, r8
 8003800:	f200 80b7 	bhi.w	8003972 <HAL_RCC_OscConfig+0x2de>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003804:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 8003808:	079a      	lsls	r2, r3, #30
 800380a:	d4f5      	bmi.n	80037f8 <HAL_RCC_OscConfig+0x164>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800380c:	b125      	cbz	r5, 8003818 <HAL_RCC_OscConfig+0x184>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800380e:	4a5c      	ldr	r2, [pc, #368]	; (8003980 <HAL_RCC_OscConfig+0x2ec>)
 8003810:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8003812:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003816:	6593      	str	r3, [r2, #88]	; 0x58
 8003818:	6823      	ldr	r3, [r4, #0]
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800381a:	069b      	lsls	r3, r3, #26
 800381c:	d518      	bpl.n	8003850 <HAL_RCC_OscConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800381e:	69a3      	ldr	r3, [r4, #24]
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003820:	4d57      	ldr	r5, [pc, #348]	; (8003980 <HAL_RCC_OscConfig+0x2ec>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003822:	2b00      	cmp	r3, #0
 8003824:	f000 80ca 	beq.w	80039bc <HAL_RCC_OscConfig+0x328>
      __HAL_RCC_HSI48_ENABLE();
 8003828:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 800382c:	f043 0301 	orr.w	r3, r3, #1
 8003830:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003834:	f7fe fad6 	bl	8001de4 <HAL_GetTick>
 8003838:	4606      	mov	r6, r0

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800383a:	e005      	b.n	8003848 <HAL_RCC_OscConfig+0x1b4>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800383c:	f7fe fad2 	bl	8001de4 <HAL_GetTick>
 8003840:	1b80      	subs	r0, r0, r6
 8003842:	2802      	cmp	r0, #2
 8003844:	f200 8095 	bhi.w	8003972 <HAL_RCC_OscConfig+0x2de>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003848:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 800384c:	079f      	lsls	r7, r3, #30
 800384e:	d5f5      	bpl.n	800383c <HAL_RCC_OscConfig+0x1a8>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003850:	69e0      	ldr	r0, [r4, #28]
 8003852:	b318      	cbz	r0, 800389c <HAL_RCC_OscConfig+0x208>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003854:	4d4a      	ldr	r5, [pc, #296]	; (8003980 <HAL_RCC_OscConfig+0x2ec>)
 8003856:	68ab      	ldr	r3, [r5, #8]
 8003858:	f003 030c 	and.w	r3, r3, #12
 800385c:	2b0c      	cmp	r3, #12
 800385e:	f000 812c 	beq.w	8003aba <HAL_RCC_OscConfig+0x426>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003862:	682b      	ldr	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003864:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8003866:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800386a:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800386c:	f000 80da 	beq.w	8003a24 <HAL_RCC_OscConfig+0x390>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003870:	68eb      	ldr	r3, [r5, #12]
 8003872:	f023 0303 	bic.w	r3, r3, #3
 8003876:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003878:	68eb      	ldr	r3, [r5, #12]
 800387a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800387e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003882:	60eb      	str	r3, [r5, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003884:	f7fe faae 	bl	8001de4 <HAL_GetTick>
 8003888:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800388a:	e004      	b.n	8003896 <HAL_RCC_OscConfig+0x202>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800388c:	f7fe faaa 	bl	8001de4 <HAL_GetTick>
 8003890:	1b00      	subs	r0, r0, r4
 8003892:	2802      	cmp	r0, #2
 8003894:	d86d      	bhi.n	8003972 <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003896:	682b      	ldr	r3, [r5, #0]
 8003898:	019b      	lsls	r3, r3, #6
 800389a:	d4f7      	bmi.n	800388c <HAL_RCC_OscConfig+0x1f8>
      }
    }
  }
  }

  return HAL_OK;
 800389c:	2000      	movs	r0, #0
}
 800389e:	b002      	add	sp, #8
 80038a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 80038a4:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 80038a8:	f023 0301 	bic.w	r3, r3, #1
 80038ac:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
      tickstart = HAL_GetTick();
 80038b0:	f7fe fa98 	bl	8001de4 <HAL_GetTick>
 80038b4:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80038b6:	e004      	b.n	80038c2 <HAL_RCC_OscConfig+0x22e>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038b8:	f7fe fa94 	bl	8001de4 <HAL_GetTick>
 80038bc:	1b80      	subs	r0, r0, r6
 80038be:	2802      	cmp	r0, #2
 80038c0:	d857      	bhi.n	8003972 <HAL_RCC_OscConfig+0x2de>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80038c2:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 80038c6:	0798      	lsls	r0, r3, #30
 80038c8:	d4f6      	bmi.n	80038b8 <HAL_RCC_OscConfig+0x224>
 80038ca:	e761      	b.n	8003790 <HAL_RCC_OscConfig+0xfc>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80038cc:	f001 0103 	and.w	r1, r1, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80038d0:	2903      	cmp	r1, #3
 80038d2:	f47f aef4 	bne.w	80036be <HAL_RCC_OscConfig+0x2a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038d6:	4a2a      	ldr	r2, [pc, #168]	; (8003980 <HAL_RCC_OscConfig+0x2ec>)
 80038d8:	6812      	ldr	r2, [r2, #0]
 80038da:	0392      	lsls	r2, r2, #14
 80038dc:	f57f af12 	bpl.w	8003704 <HAL_RCC_OscConfig+0x70>
 80038e0:	6862      	ldr	r2, [r4, #4]
 80038e2:	2a00      	cmp	r2, #0
 80038e4:	f47f af0e 	bne.w	8003704 <HAL_RCC_OscConfig+0x70>
        return HAL_ERROR;
 80038e8:	2001      	movs	r0, #1
}
 80038ea:	b002      	add	sp, #8
 80038ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80038f0:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80038f4:	2a02      	cmp	r2, #2
 80038f6:	f47f af12 	bne.w	800371e <HAL_RCC_OscConfig+0x8a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80038fa:	4b21      	ldr	r3, [pc, #132]	; (8003980 <HAL_RCC_OscConfig+0x2ec>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	055d      	lsls	r5, r3, #21
 8003900:	d502      	bpl.n	8003908 <HAL_RCC_OscConfig+0x274>
 8003902:	68e3      	ldr	r3, [r4, #12]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d0ef      	beq.n	80038e8 <HAL_RCC_OscConfig+0x254>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003908:	4a1d      	ldr	r2, [pc, #116]	; (8003980 <HAL_RCC_OscConfig+0x2ec>)
 800390a:	6920      	ldr	r0, [r4, #16]
 800390c:	6853      	ldr	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800390e:	491e      	ldr	r1, [pc, #120]	; (8003988 <HAL_RCC_OscConfig+0x2f4>)
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003910:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003914:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8003918:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800391a:	6808      	ldr	r0, [r1, #0]
 800391c:	f7fe fa20 	bl	8001d60 <HAL_InitTick>
 8003920:	2800      	cmp	r0, #0
 8003922:	d1e1      	bne.n	80038e8 <HAL_RCC_OscConfig+0x254>
 8003924:	6823      	ldr	r3, [r4, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003926:	071a      	lsls	r2, r3, #28
 8003928:	f57f af33 	bpl.w	8003792 <HAL_RCC_OscConfig+0xfe>
 800392c:	e717      	b.n	800375e <HAL_RCC_OscConfig+0xca>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800392e:	4a14      	ldr	r2, [pc, #80]	; (8003980 <HAL_RCC_OscConfig+0x2ec>)
 8003930:	6813      	ldr	r3, [r2, #0]
 8003932:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003936:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003938:	f7fe fa54 	bl	8001de4 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800393c:	4e10      	ldr	r6, [pc, #64]	; (8003980 <HAL_RCC_OscConfig+0x2ec>)
        tickstart = HAL_GetTick();
 800393e:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003940:	e004      	b.n	800394c <HAL_RCC_OscConfig+0x2b8>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003942:	f7fe fa4f 	bl	8001de4 <HAL_GetTick>
 8003946:	1b40      	subs	r0, r0, r5
 8003948:	2864      	cmp	r0, #100	; 0x64
 800394a:	d812      	bhi.n	8003972 <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800394c:	6833      	ldr	r3, [r6, #0]
 800394e:	039b      	lsls	r3, r3, #14
 8003950:	d5f7      	bpl.n	8003942 <HAL_RCC_OscConfig+0x2ae>
 8003952:	e6d6      	b.n	8003702 <HAL_RCC_OscConfig+0x6e>
        __HAL_RCC_HSI_DISABLE();
 8003954:	682b      	ldr	r3, [r5, #0]
 8003956:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800395a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800395c:	f7fe fa42 	bl	8001de4 <HAL_GetTick>
 8003960:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003962:	682b      	ldr	r3, [r5, #0]
 8003964:	0559      	lsls	r1, r3, #21
 8003966:	d5dd      	bpl.n	8003924 <HAL_RCC_OscConfig+0x290>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003968:	f7fe fa3c 	bl	8001de4 <HAL_GetTick>
 800396c:	1b80      	subs	r0, r0, r6
 800396e:	2802      	cmp	r0, #2
 8003970:	d9f7      	bls.n	8003962 <HAL_RCC_OscConfig+0x2ce>
            return HAL_TIMEOUT;
 8003972:	2003      	movs	r0, #3
}
 8003974:	b002      	add	sp, #8
 8003976:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    FlagStatus       pwrclkchanged = RESET;
 800397a:	2500      	movs	r5, #0
 800397c:	e71a      	b.n	80037b4 <HAL_RCC_OscConfig+0x120>
 800397e:	bf00      	nop
 8003980:	40021000 	.word	0x40021000
 8003984:	40007000 	.word	0x40007000
 8003988:	20000008 	.word	0x20000008
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800398c:	4a65      	ldr	r2, [pc, #404]	; (8003b24 <HAL_RCC_OscConfig+0x490>)
 800398e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003992:	f043 0301 	orr.w	r3, r3, #1
 8003996:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      tickstart = HAL_GetTick();
 800399a:	f7fe fa23 	bl	8001de4 <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800399e:	4f61      	ldr	r7, [pc, #388]	; (8003b24 <HAL_RCC_OscConfig+0x490>)
      tickstart = HAL_GetTick();
 80039a0:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039a2:	f241 3888 	movw	r8, #5000	; 0x1388
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039a6:	e004      	b.n	80039b2 <HAL_RCC_OscConfig+0x31e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039a8:	f7fe fa1c 	bl	8001de4 <HAL_GetTick>
 80039ac:	1b80      	subs	r0, r0, r6
 80039ae:	4540      	cmp	r0, r8
 80039b0:	d8df      	bhi.n	8003972 <HAL_RCC_OscConfig+0x2de>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039b2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80039b6:	0799      	lsls	r1, r3, #30
 80039b8:	d5f6      	bpl.n	80039a8 <HAL_RCC_OscConfig+0x314>
 80039ba:	e727      	b.n	800380c <HAL_RCC_OscConfig+0x178>
      __HAL_RCC_HSI48_DISABLE();
 80039bc:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 80039c0:	f023 0301 	bic.w	r3, r3, #1
 80039c4:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98
      tickstart = HAL_GetTick();
 80039c8:	f7fe fa0c 	bl	8001de4 <HAL_GetTick>
 80039cc:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80039ce:	e004      	b.n	80039da <HAL_RCC_OscConfig+0x346>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80039d0:	f7fe fa08 	bl	8001de4 <HAL_GetTick>
 80039d4:	1b80      	subs	r0, r0, r6
 80039d6:	2802      	cmp	r0, #2
 80039d8:	d8cb      	bhi.n	8003972 <HAL_RCC_OscConfig+0x2de>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80039da:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 80039de:	0798      	lsls	r0, r3, #30
 80039e0:	d4f6      	bmi.n	80039d0 <HAL_RCC_OscConfig+0x33c>
 80039e2:	e735      	b.n	8003850 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80039e4:	6833      	ldr	r3, [r6, #0]
 80039e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039ea:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80039ec:	f7fe f9fa 	bl	8001de4 <HAL_GetTick>
 80039f0:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80039f2:	6833      	ldr	r3, [r6, #0]
 80039f4:	05d8      	lsls	r0, r3, #23
 80039f6:	f53f aee2 	bmi.w	80037be <HAL_RCC_OscConfig+0x12a>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039fa:	f7fe f9f3 	bl	8001de4 <HAL_GetTick>
 80039fe:	1bc0      	subs	r0, r0, r7
 8003a00:	2802      	cmp	r0, #2
 8003a02:	d9f6      	bls.n	80039f2 <HAL_RCC_OscConfig+0x35e>
 8003a04:	e7b5      	b.n	8003972 <HAL_RCC_OscConfig+0x2de>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a06:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003a0a:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8003a0e:	681a      	ldr	r2, [r3, #0]
 8003a10:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003a14:	601a      	str	r2, [r3, #0]
 8003a16:	681a      	ldr	r2, [r3, #0]
 8003a18:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003a1c:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a1e:	e78b      	b.n	8003938 <HAL_RCC_OscConfig+0x2a4>
    return HAL_ERROR;
 8003a20:	2001      	movs	r0, #1
}
 8003a22:	4770      	bx	lr
        tickstart = HAL_GetTick();
 8003a24:	f7fe f9de 	bl	8001de4 <HAL_GetTick>
 8003a28:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a2a:	e004      	b.n	8003a36 <HAL_RCC_OscConfig+0x3a2>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a2c:	f7fe f9da 	bl	8001de4 <HAL_GetTick>
 8003a30:	1b80      	subs	r0, r0, r6
 8003a32:	2802      	cmp	r0, #2
 8003a34:	d89d      	bhi.n	8003972 <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a36:	682b      	ldr	r3, [r5, #0]
 8003a38:	0199      	lsls	r1, r3, #6
 8003a3a:	d4f7      	bmi.n	8003a2c <HAL_RCC_OscConfig+0x398>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a3c:	68e9      	ldr	r1, [r5, #12]
 8003a3e:	4b3a      	ldr	r3, [pc, #232]	; (8003b28 <HAL_RCC_OscConfig+0x494>)
 8003a40:	6a22      	ldr	r2, [r4, #32]
 8003a42:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 8003a44:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003a46:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003a48:	400b      	ands	r3, r1
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	e9d4 120c 	ldrd	r1, r2, [r4, #48]	; 0x30
 8003a50:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 8003a54:	ea43 63c6 	orr.w	r3, r3, r6, lsl #27
 8003a58:	3801      	subs	r0, #1
 8003a5a:	0849      	lsrs	r1, r1, #1
 8003a5c:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8003a60:	3901      	subs	r1, #1
 8003a62:	0852      	lsrs	r2, r2, #1
 8003a64:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 8003a68:	3a01      	subs	r2, #1
 8003a6a:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8003a6e:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 8003a70:	682b      	ldr	r3, [r5, #0]
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a72:	4e2c      	ldr	r6, [pc, #176]	; (8003b24 <HAL_RCC_OscConfig+0x490>)
        __HAL_RCC_PLL_ENABLE();
 8003a74:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003a78:	602b      	str	r3, [r5, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003a7a:	68eb      	ldr	r3, [r5, #12]
 8003a7c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003a80:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 8003a82:	f7fe f9af 	bl	8001de4 <HAL_GetTick>
 8003a86:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a88:	e005      	b.n	8003a96 <HAL_RCC_OscConfig+0x402>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a8a:	f7fe f9ab 	bl	8001de4 <HAL_GetTick>
 8003a8e:	1b00      	subs	r0, r0, r4
 8003a90:	2802      	cmp	r0, #2
 8003a92:	f63f af6e 	bhi.w	8003972 <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a96:	6833      	ldr	r3, [r6, #0]
 8003a98:	019a      	lsls	r2, r3, #6
 8003a9a:	d5f6      	bpl.n	8003a8a <HAL_RCC_OscConfig+0x3f6>
 8003a9c:	e6fe      	b.n	800389c <HAL_RCC_OscConfig+0x208>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a9e:	4b21      	ldr	r3, [pc, #132]	; (8003b24 <HAL_RCC_OscConfig+0x490>)
 8003aa0:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003aa4:	f042 0204 	orr.w	r2, r2, #4
 8003aa8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8003aac:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003ab0:	f042 0201 	orr.w	r2, r2, #1
 8003ab4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003ab8:	e76f      	b.n	800399a <HAL_RCC_OscConfig+0x306>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003aba:	2801      	cmp	r0, #1
 8003abc:	f43f aeef 	beq.w	800389e <HAL_RCC_OscConfig+0x20a>
      temp_pllckcfg = RCC->PLLCFGR;
 8003ac0:	68eb      	ldr	r3, [r5, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ac2:	6a22      	ldr	r2, [r4, #32]
 8003ac4:	f003 0103 	and.w	r1, r3, #3
 8003ac8:	4291      	cmp	r1, r2
 8003aca:	f47f af0d 	bne.w	80038e8 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003ace:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003ad0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003ad4:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ad6:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8003ada:	f47f af05 	bne.w	80038e8 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003ade:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8003ae0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003ae4:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8003ae8:	f47f aefe 	bne.w	80038e8 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003aec:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8003aee:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003af2:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 8003af6:	f47f aef7 	bne.w	80038e8 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003afa:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8003afc:	0852      	lsrs	r2, r2, #1
 8003afe:	3a01      	subs	r2, #1
 8003b00:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003b04:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8003b08:	f47f aeee 	bne.w	80038e8 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003b0c:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8003b0e:	0852      	lsrs	r2, r2, #1
 8003b10:	3a01      	subs	r2, #1
 8003b12:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003b16:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
        return HAL_ERROR;
 8003b1a:	bf14      	ite	ne
 8003b1c:	2001      	movne	r0, #1
 8003b1e:	2000      	moveq	r0, #0
 8003b20:	e6bd      	b.n	800389e <HAL_RCC_OscConfig+0x20a>
 8003b22:	bf00      	nop
 8003b24:	40021000 	.word	0x40021000
 8003b28:	019f800c 	.word	0x019f800c

08003b2c <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003b2c:	4b18      	ldr	r3, [pc, #96]	; (8003b90 <HAL_RCC_GetSysClockFreq+0x64>)
 8003b2e:	689a      	ldr	r2, [r3, #8]
 8003b30:	f002 020c 	and.w	r2, r2, #12
 8003b34:	2a04      	cmp	r2, #4
 8003b36:	d027      	beq.n	8003b88 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003b38:	689a      	ldr	r2, [r3, #8]
 8003b3a:	f002 020c 	and.w	r2, r2, #12
 8003b3e:	2a08      	cmp	r2, #8
 8003b40:	d024      	beq.n	8003b8c <HAL_RCC_GetSysClockFreq+0x60>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003b42:	689a      	ldr	r2, [r3, #8]
 8003b44:	f002 020c 	and.w	r2, r2, #12
 8003b48:	2a0c      	cmp	r2, #12
 8003b4a:	d001      	beq.n	8003b50 <HAL_RCC_GetSysClockFreq+0x24>
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
    sysclockfreq = pllvco/pllr;
  }
  else
  {
    sysclockfreq = 0U;
 8003b4c:	2000      	movs	r0, #0
  }

  return sysclockfreq;
}
 8003b4e:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003b50:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003b52:	68d8      	ldr	r0, [r3, #12]
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003b54:	68db      	ldr	r3, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003b56:	f001 0103 	and.w	r1, r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003b5a:	f3c0 1003 	ubfx	r0, r0, #4, #4
    switch (pllsource)
 8003b5e:	2903      	cmp	r1, #3
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003b60:	f3c3 2306 	ubfx	r3, r3, #8, #7
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003b64:	f100 0201 	add.w	r2, r0, #1
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003b68:	bf0c      	ite	eq
 8003b6a:	480a      	ldreq	r0, [pc, #40]	; (8003b94 <HAL_RCC_GetSysClockFreq+0x68>)
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003b6c:	480a      	ldrne	r0, [pc, #40]	; (8003b98 <HAL_RCC_GetSysClockFreq+0x6c>)
 8003b6e:	fbb0 f0f2 	udiv	r0, r0, r2
 8003b72:	fb00 f003 	mul.w	r0, r0, r3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003b76:	4b06      	ldr	r3, [pc, #24]	; (8003b90 <HAL_RCC_GetSysClockFreq+0x64>)
 8003b78:	68db      	ldr	r3, [r3, #12]
 8003b7a:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8003b7e:	3301      	adds	r3, #1
 8003b80:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8003b82:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 8003b86:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 8003b88:	4803      	ldr	r0, [pc, #12]	; (8003b98 <HAL_RCC_GetSysClockFreq+0x6c>)
 8003b8a:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 8003b8c:	4801      	ldr	r0, [pc, #4]	; (8003b94 <HAL_RCC_GetSysClockFreq+0x68>)
 8003b8e:	4770      	bx	lr
 8003b90:	40021000 	.word	0x40021000
 8003b94:	007a1200 	.word	0x007a1200
 8003b98:	00f42400 	.word	0x00f42400

08003b9c <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8003b9c:	2800      	cmp	r0, #0
 8003b9e:	f000 80ef 	beq.w	8003d80 <HAL_RCC_ClockConfig+0x1e4>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ba2:	4a7f      	ldr	r2, [pc, #508]	; (8003da0 <HAL_RCC_ClockConfig+0x204>)
{
 8003ba4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ba8:	6813      	ldr	r3, [r2, #0]
 8003baa:	f003 030f 	and.w	r3, r3, #15
 8003bae:	428b      	cmp	r3, r1
 8003bb0:	460d      	mov	r5, r1
 8003bb2:	4604      	mov	r4, r0
 8003bb4:	d20c      	bcs.n	8003bd0 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bb6:	6813      	ldr	r3, [r2, #0]
 8003bb8:	f023 030f 	bic.w	r3, r3, #15
 8003bbc:	430b      	orrs	r3, r1
 8003bbe:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bc0:	6813      	ldr	r3, [r2, #0]
 8003bc2:	f003 030f 	and.w	r3, r3, #15
 8003bc6:	428b      	cmp	r3, r1
 8003bc8:	d002      	beq.n	8003bd0 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8003bca:	2001      	movs	r0, #1
}
 8003bcc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003bd0:	6823      	ldr	r3, [r4, #0]
 8003bd2:	07de      	lsls	r6, r3, #31
 8003bd4:	d563      	bpl.n	8003c9e <HAL_RCC_ClockConfig+0x102>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003bd6:	6862      	ldr	r2, [r4, #4]
 8003bd8:	2a03      	cmp	r2, #3
 8003bda:	f000 809a 	beq.w	8003d12 <HAL_RCC_ClockConfig+0x176>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003bde:	4b71      	ldr	r3, [pc, #452]	; (8003da4 <HAL_RCC_ClockConfig+0x208>)
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003be0:	2a02      	cmp	r2, #2
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003be2:	681b      	ldr	r3, [r3, #0]
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003be4:	f000 8091 	beq.w	8003d0a <HAL_RCC_ClockConfig+0x16e>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003be8:	055b      	lsls	r3, r3, #21
 8003bea:	d5ee      	bpl.n	8003bca <HAL_RCC_ClockConfig+0x2e>
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003bec:	f7ff ff9e 	bl	8003b2c <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 8003bf0:	4b6d      	ldr	r3, [pc, #436]	; (8003da8 <HAL_RCC_ClockConfig+0x20c>)
 8003bf2:	4298      	cmp	r0, r3
 8003bf4:	f200 80c6 	bhi.w	8003d84 <HAL_RCC_ClockConfig+0x1e8>
 8003bf8:	6862      	ldr	r2, [r4, #4]
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003bfa:	f04f 0900 	mov.w	r9, #0
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003bfe:	4e69      	ldr	r6, [pc, #420]	; (8003da4 <HAL_RCC_ClockConfig+0x208>)
 8003c00:	68b3      	ldr	r3, [r6, #8]
 8003c02:	f023 0303 	bic.w	r3, r3, #3
 8003c06:	431a      	orrs	r2, r3
 8003c08:	60b2      	str	r2, [r6, #8]
    tickstart = HAL_GetTick();
 8003c0a:	f7fe f8eb 	bl	8001de4 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c0e:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8003c12:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c14:	e004      	b.n	8003c20 <HAL_RCC_ClockConfig+0x84>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c16:	f7fe f8e5 	bl	8001de4 <HAL_GetTick>
 8003c1a:	1bc0      	subs	r0, r0, r7
 8003c1c:	4540      	cmp	r0, r8
 8003c1e:	d871      	bhi.n	8003d04 <HAL_RCC_ClockConfig+0x168>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c20:	68b3      	ldr	r3, [r6, #8]
 8003c22:	6862      	ldr	r2, [r4, #4]
 8003c24:	f003 030c 	and.w	r3, r3, #12
 8003c28:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8003c2c:	d1f3      	bne.n	8003c16 <HAL_RCC_ClockConfig+0x7a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c2e:	6823      	ldr	r3, [r4, #0]
 8003c30:	079f      	lsls	r7, r3, #30
 8003c32:	d436      	bmi.n	8003ca2 <HAL_RCC_ClockConfig+0x106>
    if(hpre == RCC_SYSCLK_DIV2)
 8003c34:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
 8003c38:	d103      	bne.n	8003c42 <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003c3a:	68b3      	ldr	r3, [r6, #8]
 8003c3c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003c40:	60b3      	str	r3, [r6, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003c42:	4e57      	ldr	r6, [pc, #348]	; (8003da0 <HAL_RCC_ClockConfig+0x204>)
 8003c44:	6833      	ldr	r3, [r6, #0]
 8003c46:	f003 030f 	and.w	r3, r3, #15
 8003c4a:	42ab      	cmp	r3, r5
 8003c4c:	d846      	bhi.n	8003cdc <HAL_RCC_ClockConfig+0x140>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c4e:	6823      	ldr	r3, [r4, #0]
 8003c50:	075a      	lsls	r2, r3, #29
 8003c52:	d506      	bpl.n	8003c62 <HAL_RCC_ClockConfig+0xc6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c54:	4953      	ldr	r1, [pc, #332]	; (8003da4 <HAL_RCC_ClockConfig+0x208>)
 8003c56:	68e0      	ldr	r0, [r4, #12]
 8003c58:	688a      	ldr	r2, [r1, #8]
 8003c5a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003c5e:	4302      	orrs	r2, r0
 8003c60:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c62:	071b      	lsls	r3, r3, #28
 8003c64:	d507      	bpl.n	8003c76 <HAL_RCC_ClockConfig+0xda>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c66:	4a4f      	ldr	r2, [pc, #316]	; (8003da4 <HAL_RCC_ClockConfig+0x208>)
 8003c68:	6921      	ldr	r1, [r4, #16]
 8003c6a:	6893      	ldr	r3, [r2, #8]
 8003c6c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8003c70:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003c74:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003c76:	f7ff ff59 	bl	8003b2c <HAL_RCC_GetSysClockFreq>
 8003c7a:	4a4a      	ldr	r2, [pc, #296]	; (8003da4 <HAL_RCC_ClockConfig+0x208>)
 8003c7c:	4c4b      	ldr	r4, [pc, #300]	; (8003dac <HAL_RCC_ClockConfig+0x210>)
 8003c7e:	6892      	ldr	r2, [r2, #8]
 8003c80:	494b      	ldr	r1, [pc, #300]	; (8003db0 <HAL_RCC_ClockConfig+0x214>)
 8003c82:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8003c86:	4603      	mov	r3, r0
 8003c88:	5ca2      	ldrb	r2, [r4, r2]
  return HAL_InitTick(uwTickPrio);
 8003c8a:	484a      	ldr	r0, [pc, #296]	; (8003db4 <HAL_RCC_ClockConfig+0x218>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003c8c:	f002 021f 	and.w	r2, r2, #31
 8003c90:	40d3      	lsrs	r3, r2
 8003c92:	600b      	str	r3, [r1, #0]
  return HAL_InitTick(uwTickPrio);
 8003c94:	6800      	ldr	r0, [r0, #0]
}
 8003c96:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 8003c9a:	f7fe b861 	b.w	8001d60 <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c9e:	0798      	lsls	r0, r3, #30
 8003ca0:	d5cf      	bpl.n	8003c42 <HAL_RCC_ClockConfig+0xa6>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ca2:	0758      	lsls	r0, r3, #29
 8003ca4:	d504      	bpl.n	8003cb0 <HAL_RCC_ClockConfig+0x114>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ca6:	493f      	ldr	r1, [pc, #252]	; (8003da4 <HAL_RCC_ClockConfig+0x208>)
 8003ca8:	688a      	ldr	r2, [r1, #8]
 8003caa:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8003cae:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cb0:	0719      	lsls	r1, r3, #28
 8003cb2:	d506      	bpl.n	8003cc2 <HAL_RCC_ClockConfig+0x126>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003cb4:	4a3b      	ldr	r2, [pc, #236]	; (8003da4 <HAL_RCC_ClockConfig+0x208>)
 8003cb6:	6893      	ldr	r3, [r2, #8]
 8003cb8:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003cbc:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003cc0:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003cc2:	4a38      	ldr	r2, [pc, #224]	; (8003da4 <HAL_RCC_ClockConfig+0x208>)
 8003cc4:	68a1      	ldr	r1, [r4, #8]
 8003cc6:	6893      	ldr	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003cc8:	4e35      	ldr	r6, [pc, #212]	; (8003da0 <HAL_RCC_ClockConfig+0x204>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003cca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003cce:	430b      	orrs	r3, r1
 8003cd0:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003cd2:	6833      	ldr	r3, [r6, #0]
 8003cd4:	f003 030f 	and.w	r3, r3, #15
 8003cd8:	42ab      	cmp	r3, r5
 8003cda:	d9b8      	bls.n	8003c4e <HAL_RCC_ClockConfig+0xb2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cdc:	6833      	ldr	r3, [r6, #0]
 8003cde:	f023 030f 	bic.w	r3, r3, #15
 8003ce2:	432b      	orrs	r3, r5
 8003ce4:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8003ce6:	f7fe f87d 	bl	8001de4 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cea:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8003cee:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cf0:	6833      	ldr	r3, [r6, #0]
 8003cf2:	f003 030f 	and.w	r3, r3, #15
 8003cf6:	42ab      	cmp	r3, r5
 8003cf8:	d0a9      	beq.n	8003c4e <HAL_RCC_ClockConfig+0xb2>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cfa:	f7fe f873 	bl	8001de4 <HAL_GetTick>
 8003cfe:	1bc0      	subs	r0, r0, r7
 8003d00:	4540      	cmp	r0, r8
 8003d02:	d9f5      	bls.n	8003cf0 <HAL_RCC_ClockConfig+0x154>
        return HAL_TIMEOUT;
 8003d04:	2003      	movs	r0, #3
}
 8003d06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d0a:	039a      	lsls	r2, r3, #14
 8003d0c:	f53f af6e 	bmi.w	8003bec <HAL_RCC_ClockConfig+0x50>
 8003d10:	e75b      	b.n	8003bca <HAL_RCC_ClockConfig+0x2e>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d12:	4824      	ldr	r0, [pc, #144]	; (8003da4 <HAL_RCC_ClockConfig+0x208>)
 8003d14:	6801      	ldr	r1, [r0, #0]
 8003d16:	0189      	lsls	r1, r1, #6
 8003d18:	f57f af57 	bpl.w	8003bca <HAL_RCC_ClockConfig+0x2e>
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003d1c:	68c7      	ldr	r7, [r0, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003d1e:	68c1      	ldr	r1, [r0, #12]
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003d20:	68c0      	ldr	r0, [r0, #12]
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003d22:	f007 0703 	and.w	r7, r7, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003d26:	f3c1 1103 	ubfx	r1, r1, #4, #4
  switch (pllsource)
 8003d2a:	2f03      	cmp	r7, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003d2c:	f101 0601 	add.w	r6, r1, #1
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003d30:	bf0c      	ite	eq
 8003d32:	4921      	ldreq	r1, [pc, #132]	; (8003db8 <HAL_RCC_ClockConfig+0x21c>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003d34:	4921      	ldrne	r1, [pc, #132]	; (8003dbc <HAL_RCC_ClockConfig+0x220>)
 8003d36:	fbb1 f1f6 	udiv	r1, r1, r6
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003d3a:	4e1a      	ldr	r6, [pc, #104]	; (8003da4 <HAL_RCC_ClockConfig+0x208>)
      if(pllfreq > 80000000U)
 8003d3c:	4f1a      	ldr	r7, [pc, #104]	; (8003da8 <HAL_RCC_ClockConfig+0x20c>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003d3e:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8003d42:	fb01 f100 	mul.w	r1, r1, r0
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003d46:	68f0      	ldr	r0, [r6, #12]
 8003d48:	f3c0 6041 	ubfx	r0, r0, #25, #2
 8003d4c:	3001      	adds	r0, #1
 8003d4e:	0040      	lsls	r0, r0, #1
  sysclockfreq = pllvco/pllr;
 8003d50:	fbb1 f1f0 	udiv	r1, r1, r0
      if(pllfreq > 80000000U)
 8003d54:	42b9      	cmp	r1, r7
 8003d56:	d920      	bls.n	8003d9a <HAL_RCC_ClockConfig+0x1fe>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003d58:	68b1      	ldr	r1, [r6, #8]
 8003d5a:	f011 0ff0 	tst.w	r1, #240	; 0xf0
 8003d5e:	d005      	beq.n	8003d6c <HAL_RCC_ClockConfig+0x1d0>
 8003d60:	f013 0902 	ands.w	r9, r3, #2
 8003d64:	f43f af4b 	beq.w	8003bfe <HAL_RCC_ClockConfig+0x62>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003d68:	68a3      	ldr	r3, [r4, #8]
 8003d6a:	b9b3      	cbnz	r3, 8003d9a <HAL_RCC_ClockConfig+0x1fe>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003d6c:	490d      	ldr	r1, [pc, #52]	; (8003da4 <HAL_RCC_ClockConfig+0x208>)
 8003d6e:	688b      	ldr	r3, [r1, #8]
 8003d70:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003d74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d78:	608b      	str	r3, [r1, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003d7a:	f04f 0980 	mov.w	r9, #128	; 0x80
 8003d7e:	e73e      	b.n	8003bfe <HAL_RCC_ClockConfig+0x62>
    return HAL_ERROR;
 8003d80:	2001      	movs	r0, #1
}
 8003d82:	4770      	bx	lr
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003d84:	4a07      	ldr	r2, [pc, #28]	; (8003da4 <HAL_RCC_ClockConfig+0x208>)
 8003d86:	6893      	ldr	r3, [r2, #8]
 8003d88:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003d8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d90:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003d92:	6862      	ldr	r2, [r4, #4]
 8003d94:	f04f 0980 	mov.w	r9, #128	; 0x80
 8003d98:	e731      	b.n	8003bfe <HAL_RCC_ClockConfig+0x62>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003d9a:	f04f 0900 	mov.w	r9, #0
 8003d9e:	e72e      	b.n	8003bfe <HAL_RCC_ClockConfig+0x62>
 8003da0:	40022000 	.word	0x40022000
 8003da4:	40021000 	.word	0x40021000
 8003da8:	04c4b400 	.word	0x04c4b400
 8003dac:	0800570c 	.word	0x0800570c
 8003db0:	20000000 	.word	0x20000000
 8003db4:	20000008 	.word	0x20000008
 8003db8:	007a1200 	.word	0x007a1200
 8003dbc:	00f42400 	.word	0x00f42400

08003dc0 <HAL_RCC_GetHCLKFreq>:
  return SystemCoreClock;
 8003dc0:	4b01      	ldr	r3, [pc, #4]	; (8003dc8 <HAL_RCC_GetHCLKFreq+0x8>)
}
 8003dc2:	6818      	ldr	r0, [r3, #0]
 8003dc4:	4770      	bx	lr
 8003dc6:	bf00      	nop
 8003dc8:	20000000 	.word	0x20000000

08003dcc <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003dcc:	4b05      	ldr	r3, [pc, #20]	; (8003de4 <HAL_RCC_GetPCLK1Freq+0x18>)
 8003dce:	4a06      	ldr	r2, [pc, #24]	; (8003de8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8003dd0:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8003dd2:	4906      	ldr	r1, [pc, #24]	; (8003dec <HAL_RCC_GetPCLK1Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003dd4:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8003dd8:	6808      	ldr	r0, [r1, #0]
 8003dda:	5cd3      	ldrb	r3, [r2, r3]
 8003ddc:	f003 031f 	and.w	r3, r3, #31
}
 8003de0:	40d8      	lsrs	r0, r3
 8003de2:	4770      	bx	lr
 8003de4:	40021000 	.word	0x40021000
 8003de8:	0800571c 	.word	0x0800571c
 8003dec:	20000000 	.word	0x20000000

08003df0 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003df0:	4b05      	ldr	r3, [pc, #20]	; (8003e08 <HAL_RCC_GetPCLK2Freq+0x18>)
 8003df2:	4a06      	ldr	r2, [pc, #24]	; (8003e0c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8003df4:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8003df6:	4906      	ldr	r1, [pc, #24]	; (8003e10 <HAL_RCC_GetPCLK2Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003df8:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8003dfc:	6808      	ldr	r0, [r1, #0]
 8003dfe:	5cd3      	ldrb	r3, [r2, r3]
 8003e00:	f003 031f 	and.w	r3, r3, #31
}
 8003e04:	40d8      	lsrs	r0, r3
 8003e06:	4770      	bx	lr
 8003e08:	40021000 	.word	0x40021000
 8003e0c:	0800571c 	.word	0x0800571c
 8003e10:	20000000 	.word	0x20000000

08003e14 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003e14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003e18:	6803      	ldr	r3, [r0, #0]
{
 8003e1a:	4604      	mov	r4, r0
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003e1c:	f413 2000 	ands.w	r0, r3, #524288	; 0x80000
{
 8003e20:	b082      	sub	sp, #8
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003e22:	d056      	beq.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0xbe>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e24:	4bb6      	ldr	r3, [pc, #728]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8003e26:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003e28:	00d5      	lsls	r5, r2, #3
 8003e2a:	f140 813e 	bpl.w	80040aa <HAL_RCCEx_PeriphCLKConfig+0x296>
    FlagStatus       pwrclkchanged = RESET;
 8003e2e:	2700      	movs	r7, #0
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e30:	4db4      	ldr	r5, [pc, #720]	; (8004104 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003e32:	682b      	ldr	r3, [r5, #0]
 8003e34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e38:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003e3a:	f7fd ffd3 	bl	8001de4 <HAL_GetTick>
 8003e3e:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003e40:	e005      	b.n	8003e4e <HAL_RCCEx_PeriphCLKConfig+0x3a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e42:	f7fd ffcf 	bl	8001de4 <HAL_GetTick>
 8003e46:	1b83      	subs	r3, r0, r6
 8003e48:	2b02      	cmp	r3, #2
 8003e4a:	f200 8139 	bhi.w	80040c0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003e4e:	682b      	ldr	r3, [r5, #0]
 8003e50:	05d8      	lsls	r0, r3, #23
 8003e52:	d5f6      	bpl.n	8003e42 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    }

    if(ret == HAL_OK)
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003e54:	4daa      	ldr	r5, [pc, #680]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8003e56:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003e5a:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8003e5e:	d027      	beq.n	8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8003e60:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8003e62:	429a      	cmp	r2, r3
 8003e64:	d025      	beq.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003e66:	f8d5 1090 	ldr.w	r1, [r5, #144]	; 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003e6a:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8003e6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e72:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003e76:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003e7a:	f421 7040 	bic.w	r0, r1, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003e7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003e82:	07c9      	lsls	r1, r1, #31
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003e84:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        RCC->BDCR = tmpregister;
 8003e88:	f8c5 0090 	str.w	r0, [r5, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003e8c:	f140 8148 	bpl.w	8004120 <HAL_RCCEx_PeriphCLKConfig+0x30c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e90:	f7fd ffa8 	bl	8001de4 <HAL_GetTick>

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e94:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8003e98:	4606      	mov	r6, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e9a:	e005      	b.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x94>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e9c:	f7fd ffa2 	bl	8001de4 <HAL_GetTick>
 8003ea0:	1b80      	subs	r0, r0, r6
 8003ea2:	4540      	cmp	r0, r8
 8003ea4:	f200 810c 	bhi.w	80040c0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ea8:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8003eac:	079b      	lsls	r3, r3, #30
 8003eae:	d5f5      	bpl.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x88>
 8003eb0:	6d23      	ldr	r3, [r4, #80]	; 0x50
      }
      
      if(ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003eb2:	4993      	ldr	r1, [pc, #588]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8003eb4:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8003eb8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003ec2:	2000      	movs	r0, #0
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003ec4:	b127      	cbz	r7, 8003ed0 <HAL_RCCEx_PeriphCLKConfig+0xbc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ec6:	4a8e      	ldr	r2, [pc, #568]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8003ec8:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8003eca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ece:	6593      	str	r3, [r2, #88]	; 0x58
 8003ed0:	6823      	ldr	r3, [r4, #0]
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003ed2:	07dd      	lsls	r5, r3, #31
 8003ed4:	d508      	bpl.n	8003ee8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003ed6:	498a      	ldr	r1, [pc, #552]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8003ed8:	6865      	ldr	r5, [r4, #4]
 8003eda:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003ede:	f022 0203 	bic.w	r2, r2, #3
 8003ee2:	432a      	orrs	r2, r5
 8003ee4:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003ee8:	0799      	lsls	r1, r3, #30
 8003eea:	d508      	bpl.n	8003efe <HAL_RCCEx_PeriphCLKConfig+0xea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003eec:	4984      	ldr	r1, [pc, #528]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8003eee:	68a5      	ldr	r5, [r4, #8]
 8003ef0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003ef4:	f022 020c 	bic.w	r2, r2, #12
 8003ef8:	432a      	orrs	r2, r5
 8003efa:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003efe:	075a      	lsls	r2, r3, #29
 8003f00:	d508      	bpl.n	8003f14 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003f02:	497f      	ldr	r1, [pc, #508]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8003f04:	68e5      	ldr	r5, [r4, #12]
 8003f06:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003f0a:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8003f0e:	432a      	orrs	r2, r5
 8003f10:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003f14:	071f      	lsls	r7, r3, #28
 8003f16:	d508      	bpl.n	8003f2a <HAL_RCCEx_PeriphCLKConfig+0x116>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003f18:	4979      	ldr	r1, [pc, #484]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8003f1a:	6925      	ldr	r5, [r4, #16]
 8003f1c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003f20:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8003f24:	432a      	orrs	r2, r5
 8003f26:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003f2a:	06de      	lsls	r6, r3, #27
 8003f2c:	d508      	bpl.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x12c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003f2e:	4974      	ldr	r1, [pc, #464]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8003f30:	6965      	ldr	r5, [r4, #20]
 8003f32:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003f36:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003f3a:	432a      	orrs	r2, r5
 8003f3c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003f40:	069d      	lsls	r5, r3, #26
 8003f42:	d508      	bpl.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0x142>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003f44:	496e      	ldr	r1, [pc, #440]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8003f46:	69a5      	ldr	r5, [r4, #24]
 8003f48:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003f4c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003f50:	432a      	orrs	r2, r5
 8003f52:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003f56:	0659      	lsls	r1, r3, #25
 8003f58:	d508      	bpl.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003f5a:	4969      	ldr	r1, [pc, #420]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8003f5c:	69e5      	ldr	r5, [r4, #28]
 8003f5e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003f62:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8003f66:	432a      	orrs	r2, r5
 8003f68:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003f6c:	061a      	lsls	r2, r3, #24
 8003f6e:	d508      	bpl.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003f70:	4963      	ldr	r1, [pc, #396]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8003f72:	6a25      	ldr	r5, [r4, #32]
 8003f74:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003f78:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8003f7c:	432a      	orrs	r2, r5
 8003f7e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003f82:	05df      	lsls	r7, r3, #23
 8003f84:	d508      	bpl.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x184>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003f86:	495e      	ldr	r1, [pc, #376]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8003f88:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8003f8a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003f8e:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8003f92:	432a      	orrs	r2, r5
 8003f94:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003f98:	039e      	lsls	r6, r3, #14
 8003f9a:	d508      	bpl.n	8003fae <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003f9c:	4958      	ldr	r1, [pc, #352]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8003f9e:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8003fa0:	f8d1 209c 	ldr.w	r2, [r1, #156]	; 0x9c
 8003fa4:	f022 0203 	bic.w	r2, r2, #3
 8003fa8:	432a      	orrs	r2, r5
 8003faa:	f8c1 209c 	str.w	r2, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003fae:	059d      	lsls	r5, r3, #22
 8003fb0:	d508      	bpl.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003fb2:	4953      	ldr	r1, [pc, #332]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8003fb4:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8003fb6:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003fba:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8003fbe:	432a      	orrs	r2, r5
 8003fc0:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003fc4:	0559      	lsls	r1, r3, #21
 8003fc6:	d50b      	bpl.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003fc8:	494d      	ldr	r1, [pc, #308]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8003fca:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8003fcc:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003fd0:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8003fd4:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003fd6:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003fda:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003fde:	d071      	beq.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003fe0:	051a      	lsls	r2, r3, #20
 8003fe2:	d50b      	bpl.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003fe4:	4946      	ldr	r1, [pc, #280]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8003fe6:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8003fe8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003fec:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8003ff0:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003ff2:	f5b5 0f80 	cmp.w	r5, #4194304	; 0x400000
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003ff6:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003ffa:	d068      	beq.n	80040ce <HAL_RCCEx_PeriphCLKConfig+0x2ba>
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003ffc:	04df      	lsls	r7, r3, #19
 8003ffe:	d50b      	bpl.n	8004018 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004000:	493f      	ldr	r1, [pc, #252]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8004002:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8004004:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8004008:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800400c:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800400e:	f1b5 7f80 	cmp.w	r5, #16777216	; 0x1000000
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004012:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004016:	d05f      	beq.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004018:	049e      	lsls	r6, r3, #18
 800401a:	d50b      	bpl.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x220>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800401c:	4938      	ldr	r1, [pc, #224]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800401e:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 8004020:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8004024:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8004028:	432a      	orrs	r2, r5

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800402a:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800402e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004032:	d056      	beq.n	80040e2 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004034:	045d      	lsls	r5, r3, #17
 8004036:	d50b      	bpl.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004038:	4931      	ldr	r1, [pc, #196]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800403a:	6c25      	ldr	r5, [r4, #64]	; 0x40
 800403c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8004040:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8004044:	432a      	orrs	r2, r5

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004046:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800404a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800404e:	d04d      	beq.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004050:	0419      	lsls	r1, r3, #16
 8004052:	d50b      	bpl.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004054:	492a      	ldr	r1, [pc, #168]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8004056:	6c65      	ldr	r5, [r4, #68]	; 0x44
 8004058:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800405c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004060:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004062:	f1b5 5f80 	cmp.w	r5, #268435456	; 0x10000000
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004066:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800406a:	d044      	beq.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800406c:	03da      	lsls	r2, r3, #15
 800406e:	d50b      	bpl.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004070:	4923      	ldr	r1, [pc, #140]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8004072:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 8004074:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8004078:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 800407c:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800407e:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004082:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8004086:	d03f      	beq.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004088:	035b      	lsls	r3, r3, #13
 800408a:	d50b      	bpl.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800408c:	4a1c      	ldr	r2, [pc, #112]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800408e:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8004090:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8004094:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8004098:	430b      	orrs	r3, r1

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800409a:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800409e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80040a2:	d036      	beq.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  }

#endif /* QUADSPI */

  return status;
}
 80040a4:	b002      	add	sp, #8
 80040a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 80040aa:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80040ac:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80040b0:	659a      	str	r2, [r3, #88]	; 0x58
 80040b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040b8:	9301      	str	r3, [sp, #4]
 80040ba:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80040bc:	2701      	movs	r7, #1
 80040be:	e6b7      	b.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x1c>
        ret = HAL_TIMEOUT;
 80040c0:	2003      	movs	r0, #3
 80040c2:	e6ff      	b.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0xb0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80040c4:	68ca      	ldr	r2, [r1, #12]
 80040c6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80040ca:	60ca      	str	r2, [r1, #12]
 80040cc:	e788      	b.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80040ce:	68ca      	ldr	r2, [r1, #12]
 80040d0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80040d4:	60ca      	str	r2, [r1, #12]
 80040d6:	e791      	b.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80040d8:	68ca      	ldr	r2, [r1, #12]
 80040da:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80040de:	60ca      	str	r2, [r1, #12]
 80040e0:	e79a      	b.n	8004018 <HAL_RCCEx_PeriphCLKConfig+0x204>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80040e2:	68ca      	ldr	r2, [r1, #12]
 80040e4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80040e8:	60ca      	str	r2, [r1, #12]
 80040ea:	e7a3      	b.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x220>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80040ec:	68ca      	ldr	r2, [r1, #12]
 80040ee:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80040f2:	60ca      	str	r2, [r1, #12]
 80040f4:	e7ac      	b.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0x23c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80040f6:	68ca      	ldr	r2, [r1, #12]
 80040f8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80040fc:	60ca      	str	r2, [r1, #12]
 80040fe:	e7b5      	b.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x258>
 8004100:	40021000 	.word	0x40021000
 8004104:	40007000 	.word	0x40007000
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004108:	68ca      	ldr	r2, [r1, #12]
 800410a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800410e:	60ca      	str	r2, [r1, #12]
 8004110:	e7ba      	b.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x274>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004112:	68d3      	ldr	r3, [r2, #12]
 8004114:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004118:	60d3      	str	r3, [r2, #12]
}
 800411a:	b002      	add	sp, #8
 800411c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004120:	4613      	mov	r3, r2
 8004122:	e6c6      	b.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0x9e>

08004124 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004124:	2800      	cmp	r0, #0
 8004126:	f000 8089 	beq.w	800423c <HAL_TIM_Base_Init+0x118>
{
 800412a:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800412c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004130:	4604      	mov	r4, r0
 8004132:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004136:	2b00      	cmp	r3, #0
 8004138:	d078      	beq.n	800422c <HAL_TIM_Base_Init+0x108>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800413a:	6821      	ldr	r1, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800413c:	4a43      	ldr	r2, [pc, #268]	; (800424c <HAL_TIM_Base_Init+0x128>)
  htim->State = HAL_TIM_STATE_BUSY;
 800413e:	2302      	movs	r3, #2
 8004140:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004144:	4291      	cmp	r1, r2
  tmpcr1 = TIMx->CR1;
 8004146:	680b      	ldr	r3, [r1, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004148:	d05c      	beq.n	8004204 <HAL_TIM_Base_Init+0xe0>
 800414a:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 800414e:	d02c      	beq.n	80041aa <HAL_TIM_Base_Init+0x86>
 8004150:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004154:	4291      	cmp	r1, r2
 8004156:	d028      	beq.n	80041aa <HAL_TIM_Base_Init+0x86>
 8004158:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800415c:	4291      	cmp	r1, r2
 800415e:	d024      	beq.n	80041aa <HAL_TIM_Base_Init+0x86>
 8004160:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004164:	4291      	cmp	r1, r2
 8004166:	d020      	beq.n	80041aa <HAL_TIM_Base_Init+0x86>
 8004168:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 800416c:	4291      	cmp	r1, r2
 800416e:	d049      	beq.n	8004204 <HAL_TIM_Base_Init+0xe0>
 8004170:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 8004174:	4291      	cmp	r1, r2
 8004176:	d063      	beq.n	8004240 <HAL_TIM_Base_Init+0x11c>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004178:	4a35      	ldr	r2, [pc, #212]	; (8004250 <HAL_TIM_Base_Init+0x12c>)
 800417a:	4291      	cmp	r1, r2
 800417c:	d05b      	beq.n	8004236 <HAL_TIM_Base_Init+0x112>
 800417e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004182:	4291      	cmp	r1, r2
 8004184:	d057      	beq.n	8004236 <HAL_TIM_Base_Init+0x112>
 8004186:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800418a:	4291      	cmp	r1, r2
 800418c:	d053      	beq.n	8004236 <HAL_TIM_Base_Init+0x112>
 800418e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004192:	4291      	cmp	r1, r2
 8004194:	d04f      	beq.n	8004236 <HAL_TIM_Base_Init+0x112>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004196:	69a5      	ldr	r5, [r4, #24]

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004198:	68e0      	ldr	r0, [r4, #12]

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800419a:	6862      	ldr	r2, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800419c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80041a0:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80041a2:	600b      	str	r3, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80041a4:	62c8      	str	r0, [r1, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80041a6:	628a      	str	r2, [r1, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80041a8:	e010      	b.n	80041cc <HAL_TIM_Base_Init+0xa8>
    tmpcr1 |= Structure->CounterMode;
 80041aa:	68a2      	ldr	r2, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80041ac:	6925      	ldr	r5, [r4, #16]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80041ae:	68e0      	ldr	r0, [r4, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80041b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80041b4:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 80041b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80041ba:	69a2      	ldr	r2, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80041bc:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80041be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80041c2:	4313      	orrs	r3, r2
  TIMx->PSC = Structure->Prescaler;
 80041c4:	6862      	ldr	r2, [r4, #4]
  TIMx->CR1 = tmpcr1;
 80041c6:	600b      	str	r3, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80041c8:	62c8      	str	r0, [r1, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80041ca:	628a      	str	r2, [r1, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80041cc:	2301      	movs	r3, #1
 80041ce:	614b      	str	r3, [r1, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041d0:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041d4:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80041d8:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80041dc:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80041e0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 80041e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80041e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041ec:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80041f0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80041f4:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 80041f8:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 80041fc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8004200:	2000      	movs	r0, #0
}
 8004202:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 8004204:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004206:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004208:	69a2      	ldr	r2, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800420a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800420e:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 8004210:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004214:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004216:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800421a:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800421c:	600b      	str	r3, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800421e:	68e3      	ldr	r3, [r4, #12]
 8004220:	62cb      	str	r3, [r1, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004222:	6863      	ldr	r3, [r4, #4]
 8004224:	628b      	str	r3, [r1, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8004226:	6963      	ldr	r3, [r4, #20]
 8004228:	630b      	str	r3, [r1, #48]	; 0x30
 800422a:	e7cf      	b.n	80041cc <HAL_TIM_Base_Init+0xa8>
    htim->Lock = HAL_UNLOCKED;
 800422c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8004230:	f7fd fc3e 	bl	8001ab0 <HAL_TIM_Base_MspInit>
 8004234:	e781      	b.n	800413a <HAL_TIM_Base_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004236:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004238:	69a2      	ldr	r2, [r4, #24]
 800423a:	e7e9      	b.n	8004210 <HAL_TIM_Base_Init+0xec>
    return HAL_ERROR;
 800423c:	2001      	movs	r0, #1
}
 800423e:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8004240:	68a2      	ldr	r2, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004242:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8004246:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004248:	e796      	b.n	8004178 <HAL_TIM_Base_Init+0x54>
 800424a:	bf00      	nop
 800424c:	40012c00 	.word	0x40012c00
 8004250:	40014000 	.word	0x40014000

08004254 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8004254:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004258:	2b01      	cmp	r3, #1
 800425a:	d132      	bne.n	80042c2 <HAL_TIM_Base_Start_IT+0x6e>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800425c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800425e:	491b      	ldr	r1, [pc, #108]	; (80042cc <HAL_TIM_Base_Start_IT+0x78>)
  htim->State = HAL_TIM_STATE_BUSY;
 8004260:	2202      	movs	r2, #2
 8004262:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004266:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004268:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800426a:	f042 0201 	orr.w	r2, r2, #1
 800426e:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004270:	d019      	beq.n	80042a6 <HAL_TIM_Base_Start_IT+0x52>
 8004272:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004276:	d016      	beq.n	80042a6 <HAL_TIM_Base_Start_IT+0x52>
 8004278:	4a15      	ldr	r2, [pc, #84]	; (80042d0 <HAL_TIM_Base_Start_IT+0x7c>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d013      	beq.n	80042a6 <HAL_TIM_Base_Start_IT+0x52>
 800427e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004282:	4293      	cmp	r3, r2
 8004284:	d00f      	beq.n	80042a6 <HAL_TIM_Base_Start_IT+0x52>
 8004286:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800428a:	4293      	cmp	r3, r2
 800428c:	d00b      	beq.n	80042a6 <HAL_TIM_Base_Start_IT+0x52>
 800428e:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8004292:	4293      	cmp	r3, r2
 8004294:	d007      	beq.n	80042a6 <HAL_TIM_Base_Start_IT+0x52>
 8004296:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800429a:	4293      	cmp	r3, r2
 800429c:	d003      	beq.n	80042a6 <HAL_TIM_Base_Start_IT+0x52>
 800429e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d107      	bne.n	80042b6 <HAL_TIM_Base_Start_IT+0x62>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80042a6:	6899      	ldr	r1, [r3, #8]
 80042a8:	4a0a      	ldr	r2, [pc, #40]	; (80042d4 <HAL_TIM_Base_Start_IT+0x80>)
 80042aa:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042ac:	2a06      	cmp	r2, #6
 80042ae:	d00a      	beq.n	80042c6 <HAL_TIM_Base_Start_IT+0x72>
 80042b0:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80042b4:	d007      	beq.n	80042c6 <HAL_TIM_Base_Start_IT+0x72>
    __HAL_TIM_ENABLE(htim);
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	f042 0201 	orr.w	r2, r2, #1
 80042bc:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80042be:	2000      	movs	r0, #0
 80042c0:	4770      	bx	lr
    return HAL_ERROR;
 80042c2:	2001      	movs	r0, #1
 80042c4:	4770      	bx	lr
  return HAL_OK;
 80042c6:	2000      	movs	r0, #0
}
 80042c8:	4770      	bx	lr
 80042ca:	bf00      	nop
 80042cc:	40012c00 	.word	0x40012c00
 80042d0:	40000400 	.word	0x40000400
 80042d4:	00010007 	.word	0x00010007

080042d8 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80042d8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80042dc:	2b01      	cmp	r3, #1
 80042de:	f000 8088 	beq.w	80043f2 <HAL_TIM_ConfigClockSource+0x11a>
{
 80042e2:	b4f0      	push	{r4, r5, r6, r7}
  tmpsmcr = htim->Instance->SMCR;
 80042e4:	6802      	ldr	r2, [r0, #0]
  __HAL_LOCK(htim);
 80042e6:	2401      	movs	r4, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80042e8:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 80042ea:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80042ee:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80042f2:	6895      	ldr	r5, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 80042f4:	680b      	ldr	r3, [r1, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80042f6:	4c5a      	ldr	r4, [pc, #360]	; (8004460 <HAL_TIM_ConfigClockSource+0x188>)
  switch (sClockSourceConfig->ClockSource)
 80042f8:	2b60      	cmp	r3, #96	; 0x60
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80042fa:	ea04 0405 	and.w	r4, r4, r5
  htim->Instance->SMCR = tmpsmcr;
 80042fe:	6094      	str	r4, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8004300:	d079      	beq.n	80043f6 <HAL_TIM_ConfigClockSource+0x11e>
 8004302:	d91c      	bls.n	800433e <HAL_TIM_ConfigClockSource+0x66>
 8004304:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004308:	d063      	beq.n	80043d2 <HAL_TIM_ConfigClockSource+0xfa>
 800430a:	d940      	bls.n	800438e <HAL_TIM_ConfigClockSource+0xb6>
 800430c:	4955      	ldr	r1, [pc, #340]	; (8004464 <HAL_TIM_ConfigClockSource+0x18c>)
 800430e:	428b      	cmp	r3, r1
 8004310:	d003      	beq.n	800431a <HAL_TIM_ConfigClockSource+0x42>
 8004312:	d933      	bls.n	800437c <HAL_TIM_ConfigClockSource+0xa4>
 8004314:	4954      	ldr	r1, [pc, #336]	; (8004468 <HAL_TIM_ConfigClockSource+0x190>)
 8004316:	428b      	cmp	r3, r1
 8004318:	d14b      	bne.n	80043b2 <HAL_TIM_ConfigClockSource+0xda>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800431a:	6891      	ldr	r1, [r2, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800431c:	f421 1140 	bic.w	r1, r1, #3145728	; 0x300000
 8004320:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004324:	430b      	orrs	r3, r1
 8004326:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800432a:	6093      	str	r3, [r2, #8]
  __HAL_UNLOCK(htim);
 800432c:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800432e:	2201      	movs	r2, #1
 8004330:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8004334:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 8004338:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 800433a:	4618      	mov	r0, r3
}
 800433c:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 800433e:	2b40      	cmp	r3, #64	; 0x40
 8004340:	d074      	beq.n	800442c <HAL_TIM_ConfigClockSource+0x154>
 8004342:	d93c      	bls.n	80043be <HAL_TIM_ConfigClockSource+0xe6>
 8004344:	2b50      	cmp	r3, #80	; 0x50
 8004346:	d1f1      	bne.n	800432c <HAL_TIM_ConfigClockSource+0x54>
  tmpccer = TIMx->CCER;
 8004348:	6a15      	ldr	r5, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800434a:	6a16      	ldr	r6, [r2, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800434c:	684c      	ldr	r4, [r1, #4]
 800434e:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004350:	f026 0601 	bic.w	r6, r6, #1
 8004354:	6216      	str	r6, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004356:	6993      	ldr	r3, [r2, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004358:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800435c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004360:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 8004364:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 8004366:	6193      	str	r3, [r2, #24]
  TIMx->CCER = tmpccer;
 8004368:	6211      	str	r1, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 800436a:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800436c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8004370:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004374:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8004378:	6093      	str	r3, [r2, #8]
}
 800437a:	e7d7      	b.n	800432c <HAL_TIM_ConfigClockSource+0x54>
  switch (sClockSourceConfig->ClockSource)
 800437c:	3910      	subs	r1, #16
 800437e:	428b      	cmp	r3, r1
 8004380:	d0cb      	beq.n	800431a <HAL_TIM_ConfigClockSource+0x42>
 8004382:	f023 0110 	bic.w	r1, r3, #16
 8004386:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800438a:	d0c6      	beq.n	800431a <HAL_TIM_ConfigClockSource+0x42>
 800438c:	e7ce      	b.n	800432c <HAL_TIM_ConfigClockSource+0x54>
 800438e:	2b70      	cmp	r3, #112	; 0x70
 8004390:	d1cc      	bne.n	800432c <HAL_TIM_ConfigClockSource+0x54>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004392:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
 8004396:	68cc      	ldr	r4, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 8004398:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800439a:	432b      	orrs	r3, r5
 800439c:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80043a0:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80043a4:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80043a6:	6093      	str	r3, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 80043a8:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80043aa:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 80043ae:	6093      	str	r3, [r2, #8]
      break;
 80043b0:	e7bc      	b.n	800432c <HAL_TIM_ConfigClockSource+0x54>
  switch (sClockSourceConfig->ClockSource)
 80043b2:	3930      	subs	r1, #48	; 0x30
 80043b4:	f023 0410 	bic.w	r4, r3, #16
 80043b8:	428c      	cmp	r4, r1
 80043ba:	d0ae      	beq.n	800431a <HAL_TIM_ConfigClockSource+0x42>
 80043bc:	e7b6      	b.n	800432c <HAL_TIM_ConfigClockSource+0x54>
 80043be:	2b20      	cmp	r3, #32
 80043c0:	d0ab      	beq.n	800431a <HAL_TIM_ConfigClockSource+0x42>
 80043c2:	d902      	bls.n	80043ca <HAL_TIM_ConfigClockSource+0xf2>
 80043c4:	2b30      	cmp	r3, #48	; 0x30
 80043c6:	d1b1      	bne.n	800432c <HAL_TIM_ConfigClockSource+0x54>
 80043c8:	e7a7      	b.n	800431a <HAL_TIM_ConfigClockSource+0x42>
 80043ca:	f033 0110 	bics.w	r1, r3, #16
 80043ce:	d1ad      	bne.n	800432c <HAL_TIM_ConfigClockSource+0x54>
 80043d0:	e7a3      	b.n	800431a <HAL_TIM_ConfigClockSource+0x42>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80043d2:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
 80043d6:	68cc      	ldr	r4, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 80043d8:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80043da:	432b      	orrs	r3, r5
 80043dc:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80043e0:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80043e4:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 80043e6:	6093      	str	r3, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80043e8:	6893      	ldr	r3, [r2, #8]
 80043ea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80043ee:	6093      	str	r3, [r2, #8]
      break;
 80043f0:	e79c      	b.n	800432c <HAL_TIM_ConfigClockSource+0x54>
  __HAL_LOCK(htim);
 80043f2:	2002      	movs	r0, #2
}
 80043f4:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80043f6:	6a14      	ldr	r4, [r2, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80043f8:	684d      	ldr	r5, [r1, #4]
 80043fa:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80043fc:	f024 0410 	bic.w	r4, r4, #16
 8004400:	6214      	str	r4, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004402:	6991      	ldr	r1, [r2, #24]
  tmpccer = TIMx->CCER;
 8004404:	6a13      	ldr	r3, [r2, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004406:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800440a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 800440e:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004412:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8004416:	6191      	str	r1, [r2, #24]
  TIMx->CCER = tmpccer;
 8004418:	6213      	str	r3, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 800441a:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800441c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8004420:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004424:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 8004428:	6093      	str	r3, [r2, #8]
}
 800442a:	e77f      	b.n	800432c <HAL_TIM_ConfigClockSource+0x54>
  tmpccer = TIMx->CCER;
 800442c:	6a15      	ldr	r5, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800442e:	6a16      	ldr	r6, [r2, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004430:	684c      	ldr	r4, [r1, #4]
 8004432:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004434:	f026 0601 	bic.w	r6, r6, #1
 8004438:	6216      	str	r6, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 800443a:	6993      	ldr	r3, [r2, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800443c:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004440:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004444:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 8004448:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 800444a:	6193      	str	r3, [r2, #24]
  TIMx->CCER = tmpccer;
 800444c:	6211      	str	r1, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 800444e:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004450:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8004454:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004458:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 800445c:	6093      	str	r3, [r2, #8]
}
 800445e:	e765      	b.n	800432c <HAL_TIM_ConfigClockSource+0x54>
 8004460:	ffce0088 	.word	0xffce0088
 8004464:	00100030 	.word	0x00100030
 8004468:	00100070 	.word	0x00100070

0800446c <HAL_TIM_OC_DelayElapsedCallback>:
 800446c:	4770      	bx	lr
 800446e:	bf00      	nop

08004470 <HAL_TIM_IC_CaptureCallback>:
 8004470:	4770      	bx	lr
 8004472:	bf00      	nop

08004474 <HAL_TIM_PWM_PulseFinishedCallback>:
 8004474:	4770      	bx	lr
 8004476:	bf00      	nop

08004478 <HAL_TIM_TriggerCallback>:
 8004478:	4770      	bx	lr
 800447a:	bf00      	nop

0800447c <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800447c:	6803      	ldr	r3, [r0, #0]
 800447e:	691a      	ldr	r2, [r3, #16]
 8004480:	0791      	lsls	r1, r2, #30
{
 8004482:	b510      	push	{r4, lr}
 8004484:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004486:	d503      	bpl.n	8004490 <HAL_TIM_IRQHandler+0x14>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004488:	68da      	ldr	r2, [r3, #12]
 800448a:	0792      	lsls	r2, r2, #30
 800448c:	f100 808a 	bmi.w	80045a4 <HAL_TIM_IRQHandler+0x128>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004490:	691a      	ldr	r2, [r3, #16]
 8004492:	0752      	lsls	r2, r2, #29
 8004494:	d502      	bpl.n	800449c <HAL_TIM_IRQHandler+0x20>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004496:	68da      	ldr	r2, [r3, #12]
 8004498:	0750      	lsls	r0, r2, #29
 800449a:	d470      	bmi.n	800457e <HAL_TIM_IRQHandler+0x102>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800449c:	691a      	ldr	r2, [r3, #16]
 800449e:	0711      	lsls	r1, r2, #28
 80044a0:	d502      	bpl.n	80044a8 <HAL_TIM_IRQHandler+0x2c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80044a2:	68da      	ldr	r2, [r3, #12]
 80044a4:	0712      	lsls	r2, r2, #28
 80044a6:	d458      	bmi.n	800455a <HAL_TIM_IRQHandler+0xde>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80044a8:	691a      	ldr	r2, [r3, #16]
 80044aa:	06d1      	lsls	r1, r2, #27
 80044ac:	d502      	bpl.n	80044b4 <HAL_TIM_IRQHandler+0x38>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80044ae:	68da      	ldr	r2, [r3, #12]
 80044b0:	06d2      	lsls	r2, r2, #27
 80044b2:	d43e      	bmi.n	8004532 <HAL_TIM_IRQHandler+0xb6>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80044b4:	691a      	ldr	r2, [r3, #16]
 80044b6:	07d0      	lsls	r0, r2, #31
 80044b8:	d503      	bpl.n	80044c2 <HAL_TIM_IRQHandler+0x46>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80044ba:	68da      	ldr	r2, [r3, #12]
 80044bc:	07d1      	lsls	r1, r2, #31
 80044be:	f100 808a 	bmi.w	80045d6 <HAL_TIM_IRQHandler+0x15a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80044c2:	691a      	ldr	r2, [r3, #16]
 80044c4:	0612      	lsls	r2, r2, #24
 80044c6:	d503      	bpl.n	80044d0 <HAL_TIM_IRQHandler+0x54>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80044c8:	68da      	ldr	r2, [r3, #12]
 80044ca:	0610      	lsls	r0, r2, #24
 80044cc:	f100 808b 	bmi.w	80045e6 <HAL_TIM_IRQHandler+0x16a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80044d0:	691a      	ldr	r2, [r3, #16]
 80044d2:	05d1      	lsls	r1, r2, #23
 80044d4:	d503      	bpl.n	80044de <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80044d6:	68da      	ldr	r2, [r3, #12]
 80044d8:	0612      	lsls	r2, r2, #24
 80044da:	f100 808c 	bmi.w	80045f6 <HAL_TIM_IRQHandler+0x17a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80044de:	691a      	ldr	r2, [r3, #16]
 80044e0:	0650      	lsls	r0, r2, #25
 80044e2:	d503      	bpl.n	80044ec <HAL_TIM_IRQHandler+0x70>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80044e4:	68da      	ldr	r2, [r3, #12]
 80044e6:	0651      	lsls	r1, r2, #25
 80044e8:	f100 808d 	bmi.w	8004606 <HAL_TIM_IRQHandler+0x18a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80044ec:	691a      	ldr	r2, [r3, #16]
 80044ee:	0692      	lsls	r2, r2, #26
 80044f0:	d503      	bpl.n	80044fa <HAL_TIM_IRQHandler+0x7e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80044f2:	68da      	ldr	r2, [r3, #12]
 80044f4:	0690      	lsls	r0, r2, #26
 80044f6:	f100 808e 	bmi.w	8004616 <HAL_TIM_IRQHandler+0x19a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 80044fa:	691a      	ldr	r2, [r3, #16]
 80044fc:	02d1      	lsls	r1, r2, #11
 80044fe:	d503      	bpl.n	8004508 <HAL_TIM_IRQHandler+0x8c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8004500:	68da      	ldr	r2, [r3, #12]
 8004502:	02d2      	lsls	r2, r2, #11
 8004504:	f100 808f 	bmi.w	8004626 <HAL_TIM_IRQHandler+0x1aa>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8004508:	691a      	ldr	r2, [r3, #16]
 800450a:	0290      	lsls	r0, r2, #10
 800450c:	d503      	bpl.n	8004516 <HAL_TIM_IRQHandler+0x9a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800450e:	68da      	ldr	r2, [r3, #12]
 8004510:	0291      	lsls	r1, r2, #10
 8004512:	f100 8090 	bmi.w	8004636 <HAL_TIM_IRQHandler+0x1ba>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8004516:	691a      	ldr	r2, [r3, #16]
 8004518:	0252      	lsls	r2, r2, #9
 800451a:	d503      	bpl.n	8004524 <HAL_TIM_IRQHandler+0xa8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800451c:	68da      	ldr	r2, [r3, #12]
 800451e:	0250      	lsls	r0, r2, #9
 8004520:	f100 8091 	bmi.w	8004646 <HAL_TIM_IRQHandler+0x1ca>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8004524:	691a      	ldr	r2, [r3, #16]
 8004526:	0211      	lsls	r1, r2, #8
 8004528:	d502      	bpl.n	8004530 <HAL_TIM_IRQHandler+0xb4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800452a:	68da      	ldr	r2, [r3, #12]
 800452c:	0212      	lsls	r2, r2, #8
 800452e:	d44a      	bmi.n	80045c6 <HAL_TIM_IRQHandler+0x14a>
}
 8004530:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004532:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004536:	2208      	movs	r2, #8
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004538:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800453a:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800453c:	69db      	ldr	r3, [r3, #28]
 800453e:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8004542:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004544:	f040 8090 	bne.w	8004668 <HAL_TIM_IRQHandler+0x1ec>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004548:	f7ff ff90 	bl	800446c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800454c:	4620      	mov	r0, r4
 800454e:	f7ff ff91 	bl	8004474 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004552:	2200      	movs	r2, #0
 8004554:	6823      	ldr	r3, [r4, #0]
 8004556:	7722      	strb	r2, [r4, #28]
 8004558:	e7ac      	b.n	80044b4 <HAL_TIM_IRQHandler+0x38>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800455a:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800455e:	2204      	movs	r2, #4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004560:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004562:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004564:	69db      	ldr	r3, [r3, #28]
 8004566:	079b      	lsls	r3, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8004568:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800456a:	d17a      	bne.n	8004662 <HAL_TIM_IRQHandler+0x1e6>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800456c:	f7ff ff7e 	bl	800446c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004570:	4620      	mov	r0, r4
 8004572:	f7ff ff7f 	bl	8004474 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004576:	2200      	movs	r2, #0
 8004578:	6823      	ldr	r3, [r4, #0]
 800457a:	7722      	strb	r2, [r4, #28]
 800457c:	e794      	b.n	80044a8 <HAL_TIM_IRQHandler+0x2c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800457e:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004582:	2202      	movs	r2, #2
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004584:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004586:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004588:	699b      	ldr	r3, [r3, #24]
 800458a:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 800458e:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004590:	d164      	bne.n	800465c <HAL_TIM_IRQHandler+0x1e0>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004592:	f7ff ff6b 	bl	800446c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004596:	4620      	mov	r0, r4
 8004598:	f7ff ff6c 	bl	8004474 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800459c:	2200      	movs	r2, #0
 800459e:	6823      	ldr	r3, [r4, #0]
 80045a0:	7722      	strb	r2, [r4, #28]
 80045a2:	e77b      	b.n	800449c <HAL_TIM_IRQHandler+0x20>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80045a4:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80045a8:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80045aa:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80045ac:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80045ae:	699b      	ldr	r3, [r3, #24]
 80045b0:	0799      	lsls	r1, r3, #30
 80045b2:	d150      	bne.n	8004656 <HAL_TIM_IRQHandler+0x1da>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80045b4:	f7ff ff5a 	bl	800446c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045b8:	4620      	mov	r0, r4
 80045ba:	f7ff ff5b 	bl	8004474 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045be:	2200      	movs	r2, #0
 80045c0:	6823      	ldr	r3, [r4, #0]
 80045c2:	7722      	strb	r2, [r4, #28]
 80045c4:	e764      	b.n	8004490 <HAL_TIM_IRQHandler+0x14>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 80045c6:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
      HAL_TIMEx_TransitionErrorCallback(htim);
 80045ca:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 80045cc:	611a      	str	r2, [r3, #16]
}
 80045ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_TransitionErrorCallback(htim);
 80045d2:	f000 b8bd 	b.w	8004750 <HAL_TIMEx_TransitionErrorCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80045d6:	f06f 0201 	mvn.w	r2, #1
 80045da:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80045dc:	4620      	mov	r0, r4
 80045de:	f7fc fc3d 	bl	8000e5c <HAL_TIM_PeriodElapsedCallback>
 80045e2:	6823      	ldr	r3, [r4, #0]
 80045e4:	e76d      	b.n	80044c2 <HAL_TIM_IRQHandler+0x46>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80045e6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80045ea:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80045ec:	4620      	mov	r0, r4
 80045ee:	f000 f8a5 	bl	800473c <HAL_TIMEx_BreakCallback>
 80045f2:	6823      	ldr	r3, [r4, #0]
 80045f4:	e76c      	b.n	80044d0 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80045f6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80045fa:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 80045fc:	4620      	mov	r0, r4
 80045fe:	f000 f89f 	bl	8004740 <HAL_TIMEx_Break2Callback>
 8004602:	6823      	ldr	r3, [r4, #0]
 8004604:	e76b      	b.n	80044de <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004606:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800460a:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800460c:	4620      	mov	r0, r4
 800460e:	f7ff ff33 	bl	8004478 <HAL_TIM_TriggerCallback>
 8004612:	6823      	ldr	r3, [r4, #0]
 8004614:	e76a      	b.n	80044ec <HAL_TIM_IRQHandler+0x70>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004616:	f06f 0220 	mvn.w	r2, #32
 800461a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 800461c:	4620      	mov	r0, r4
 800461e:	f000 f88b 	bl	8004738 <HAL_TIMEx_CommutCallback>
 8004622:	6823      	ldr	r3, [r4, #0]
 8004624:	e769      	b.n	80044fa <HAL_TIM_IRQHandler+0x7e>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8004626:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800462a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_EncoderIndexCallback(htim);
 800462c:	4620      	mov	r0, r4
 800462e:	f000 f889 	bl	8004744 <HAL_TIMEx_EncoderIndexCallback>
 8004632:	6823      	ldr	r3, [r4, #0]
 8004634:	e768      	b.n	8004508 <HAL_TIM_IRQHandler+0x8c>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8004636:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800463a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_DirectionChangeCallback(htim);
 800463c:	4620      	mov	r0, r4
 800463e:	f000 f883 	bl	8004748 <HAL_TIMEx_DirectionChangeCallback>
 8004642:	6823      	ldr	r3, [r4, #0]
 8004644:	e767      	b.n	8004516 <HAL_TIM_IRQHandler+0x9a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8004646:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800464a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_IndexErrorCallback(htim);
 800464c:	4620      	mov	r0, r4
 800464e:	f000 f87d 	bl	800474c <HAL_TIMEx_IndexErrorCallback>
 8004652:	6823      	ldr	r3, [r4, #0]
 8004654:	e766      	b.n	8004524 <HAL_TIM_IRQHandler+0xa8>
          HAL_TIM_IC_CaptureCallback(htim);
 8004656:	f7ff ff0b 	bl	8004470 <HAL_TIM_IC_CaptureCallback>
 800465a:	e7b0      	b.n	80045be <HAL_TIM_IRQHandler+0x142>
        HAL_TIM_IC_CaptureCallback(htim);
 800465c:	f7ff ff08 	bl	8004470 <HAL_TIM_IC_CaptureCallback>
 8004660:	e79c      	b.n	800459c <HAL_TIM_IRQHandler+0x120>
        HAL_TIM_IC_CaptureCallback(htim);
 8004662:	f7ff ff05 	bl	8004470 <HAL_TIM_IC_CaptureCallback>
 8004666:	e786      	b.n	8004576 <HAL_TIM_IRQHandler+0xfa>
        HAL_TIM_IC_CaptureCallback(htim);
 8004668:	f7ff ff02 	bl	8004470 <HAL_TIM_IC_CaptureCallback>
 800466c:	e771      	b.n	8004552 <HAL_TIM_IRQHandler+0xd6>
 800466e:	bf00      	nop

08004670 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004670:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004674:	2b01      	cmp	r3, #1
 8004676:	d058      	beq.n	800472a <HAL_TIMEx_MasterConfigSynchronization+0xba>
{
 8004678:	b470      	push	{r4, r5, r6}

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800467a:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800467c:	4c2c      	ldr	r4, [pc, #176]	; (8004730 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
  htim->State = HAL_TIM_STATE_BUSY;
 800467e:	2302      	movs	r3, #2
 8004680:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004684:	42a2      	cmp	r2, r4
  tmpcr2 = htim->Instance->CR2;
 8004686:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8004688:	6895      	ldr	r5, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800468a:	d042      	beq.n	8004712 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800468c:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8004690:	42a2      	cmp	r2, r4
 8004692:	d032      	beq.n	80046fa <HAL_TIMEx_MasterConfigSynchronization+0x8a>
 8004694:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 8004698:	42a2      	cmp	r2, r4
 800469a:	d02e      	beq.n	80046fa <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800469c:	680c      	ldr	r4, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 800469e:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80046a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80046a6:	4323      	orrs	r3, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80046a8:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046aa:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 80046ae:	d016      	beq.n	80046de <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 80046b0:	4b20      	ldr	r3, [pc, #128]	; (8004734 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80046b2:	429a      	cmp	r2, r3
 80046b4:	d013      	beq.n	80046de <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 80046b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80046ba:	429a      	cmp	r2, r3
 80046bc:	d00f      	beq.n	80046de <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 80046be:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80046c2:	429a      	cmp	r2, r3
 80046c4:	d00b      	beq.n	80046de <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 80046c6:	f503 3394 	add.w	r3, r3, #75776	; 0x12800
 80046ca:	429a      	cmp	r2, r3
 80046cc:	d007      	beq.n	80046de <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 80046ce:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 80046d2:	429a      	cmp	r2, r3
 80046d4:	d003      	beq.n	80046de <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 80046d6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80046da:	429a      	cmp	r2, r3
 80046dc:	d104      	bne.n	80046e8 <HAL_TIMEx_MasterConfigSynchronization+0x78>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80046de:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80046e0:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80046e4:	431d      	orrs	r5, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80046e6:	6095      	str	r5, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 80046e8:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 80046ea:	2201      	movs	r2, #1
 80046ec:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80046f0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
}
 80046f4:	bc70      	pop	{r4, r5, r6}
  return HAL_OK;
 80046f6:	4618      	mov	r0, r3
}
 80046f8:	4770      	bx	lr
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80046fa:	e9d1 4600 	ldrd	r4, r6, [r1]
    tmpcr2 &= ~TIM_CR2_MMS2;
 80046fe:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004702:	4333      	orrs	r3, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 8004704:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8004708:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800470c:	4323      	orrs	r3, r4
  htim->Instance->CR2 = tmpcr2;
 800470e:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004710:	e7cb      	b.n	80046aa <HAL_TIMEx_MasterConfigSynchronization+0x3a>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004712:	e9d1 4600 	ldrd	r4, r6, [r1]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004716:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800471a:	4333      	orrs	r3, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 800471c:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8004720:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004724:	4323      	orrs	r3, r4
  htim->Instance->CR2 = tmpcr2;
 8004726:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004728:	e7d9      	b.n	80046de <HAL_TIMEx_MasterConfigSynchronization+0x6e>
  __HAL_LOCK(htim);
 800472a:	2002      	movs	r0, #2
}
 800472c:	4770      	bx	lr
 800472e:	bf00      	nop
 8004730:	40012c00 	.word	0x40012c00
 8004734:	40000400 	.word	0x40000400

08004738 <HAL_TIMEx_CommutCallback>:
 8004738:	4770      	bx	lr
 800473a:	bf00      	nop

0800473c <HAL_TIMEx_BreakCallback>:
 800473c:	4770      	bx	lr
 800473e:	bf00      	nop

08004740 <HAL_TIMEx_Break2Callback>:
 8004740:	4770      	bx	lr
 8004742:	bf00      	nop

08004744 <HAL_TIMEx_EncoderIndexCallback>:
 8004744:	4770      	bx	lr
 8004746:	bf00      	nop

08004748 <HAL_TIMEx_DirectionChangeCallback>:
 8004748:	4770      	bx	lr
 800474a:	bf00      	nop

0800474c <HAL_TIMEx_IndexErrorCallback>:
 800474c:	4770      	bx	lr
 800474e:	bf00      	nop

08004750 <HAL_TIMEx_TransitionErrorCallback>:
 8004750:	4770      	bx	lr
 8004752:	bf00      	nop

08004754 <HAL_UART_Receive_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004754:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 8004758:	2b20      	cmp	r3, #32
 800475a:	d149      	bne.n	80047f0 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800475c:	2900      	cmp	r1, #0
 800475e:	d045      	beq.n	80047ec <HAL_UART_Receive_IT+0x98>
 8004760:	2a00      	cmp	r2, #0
 8004762:	d043      	beq.n	80047ec <HAL_UART_Receive_IT+0x98>
    {
      return HAL_ERROR;
    }

    __HAL_LOCK(huart);
 8004764:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8004768:	2b01      	cmp	r3, #1
 800476a:	d041      	beq.n	80047f0 <HAL_UART_Receive_IT+0x9c>
{
 800476c:	b430      	push	{r4, r5}

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800476e:	4b49      	ldr	r3, [pc, #292]	; (8004894 <HAL_UART_Receive_IT+0x140>)
 8004770:	6804      	ldr	r4, [r0, #0]
    __HAL_LOCK(huart);
 8004772:	2501      	movs	r5, #1
 8004774:	f880 5080 	strb.w	r5, [r0, #128]	; 0x80
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004778:	429c      	cmp	r4, r3
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800477a:	f04f 0500 	mov.w	r5, #0
 800477e:	66c5      	str	r5, [r0, #108]	; 0x6c
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004780:	d006      	beq.n	8004790 <HAL_UART_Receive_IT+0x3c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004782:	6863      	ldr	r3, [r4, #4]
 8004784:	021b      	lsls	r3, r3, #8
 8004786:	d503      	bpl.n	8004790 <HAL_UART_Receive_IT+0x3c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004788:	6823      	ldr	r3, [r4, #0]
 800478a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800478e:	6023      	str	r3, [r4, #0]
  huart->RxXferSize  = Size;
  huart->RxXferCount = Size;
  huart->RxISR       = NULL;

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8004790:	6883      	ldr	r3, [r0, #8]
  huart->pRxBuffPtr  = pData;
 8004792:	6581      	str	r1, [r0, #88]	; 0x58
  UART_MASK_COMPUTATION(huart);
 8004794:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
  huart->RxISR       = NULL;
 8004798:	f04f 0100 	mov.w	r1, #0
  huart->RxXferSize  = Size;
 800479c:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
  huart->RxXferCount = Size;
 80047a0:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e
  huart->RxISR       = NULL;
 80047a4:	6701      	str	r1, [r0, #112]	; 0x70
  UART_MASK_COMPUTATION(huart);
 80047a6:	d025      	beq.n	80047f4 <HAL_UART_Receive_IT+0xa0>
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d138      	bne.n	800481e <HAL_UART_Receive_IT+0xca>
 80047ac:	6903      	ldr	r3, [r0, #16]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d05e      	beq.n	8004870 <HAL_UART_Receive_IT+0x11c>
 80047b2:	237f      	movs	r3, #127	; 0x7f
 80047b4:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047b8:	2100      	movs	r1, #0
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80047ba:	2322      	movs	r3, #34	; 0x22
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047bc:	f8c0 108c 	str.w	r1, [r0, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80047c0:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047c4:	68a3      	ldr	r3, [r4, #8]

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80047c6:	6e41      	ldr	r1, [r0, #100]	; 0x64
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047c8:	f043 0301 	orr.w	r3, r3, #1
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80047cc:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047d0:	60a3      	str	r3, [r4, #8]
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80047d2:	d03a      	beq.n	800484a <HAL_UART_Receive_IT+0xf6>
    {
      huart->RxISR = UART_RxISR_16BIT;
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80047d4:	4b30      	ldr	r3, [pc, #192]	; (8004898 <HAL_UART_Receive_IT+0x144>)
 80047d6:	6703      	str	r3, [r0, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 80047d8:	2300      	movs	r3, #0
 80047da:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80047de:	6822      	ldr	r2, [r4, #0]
 80047e0:	f442 7290 	orr.w	r2, r2, #288	; 0x120
    return (UART_Start_Receive_IT(huart, pData, Size));
 80047e4:	4618      	mov	r0, r3
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80047e6:	6022      	str	r2, [r4, #0]
}
 80047e8:	bc30      	pop	{r4, r5}
 80047ea:	4770      	bx	lr
      return HAL_ERROR;
 80047ec:	2001      	movs	r0, #1
 80047ee:	4770      	bx	lr
    return HAL_BUSY;
 80047f0:	2002      	movs	r0, #2
}
 80047f2:	4770      	bx	lr
  UART_MASK_COMPUTATION(huart);
 80047f4:	6903      	ldr	r3, [r0, #16]
 80047f6:	b9c3      	cbnz	r3, 800482a <HAL_UART_Receive_IT+0xd6>
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80047f8:	2122      	movs	r1, #34	; 0x22
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047fa:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80047fe:	f8c0 1088 	str.w	r1, [r0, #136]	; 0x88
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004802:	68a3      	ldr	r3, [r4, #8]
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8004804:	6e41      	ldr	r1, [r0, #100]	; 0x64
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004806:	f043 0301 	orr.w	r3, r3, #1
 800480a:	f240 15ff 	movw	r5, #511	; 0x1ff
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800480e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8004812:	f8a0 5060 	strh.w	r5, [r0, #96]	; 0x60
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004816:	60a3      	str	r3, [r4, #8]
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8004818:	d035      	beq.n	8004886 <HAL_UART_Receive_IT+0x132>
      huart->RxISR = UART_RxISR_16BIT;
 800481a:	4b20      	ldr	r3, [pc, #128]	; (800489c <HAL_UART_Receive_IT+0x148>)
 800481c:	e7db      	b.n	80047d6 <HAL_UART_Receive_IT+0x82>
  UART_MASK_COMPUTATION(huart);
 800481e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004822:	d029      	beq.n	8004878 <HAL_UART_Receive_IT+0x124>
 8004824:	f8a0 1060 	strh.w	r1, [r0, #96]	; 0x60
 8004828:	e7c6      	b.n	80047b8 <HAL_UART_Receive_IT+0x64>
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800482a:	2322      	movs	r3, #34	; 0x22
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800482c:	f8c0 108c 	str.w	r1, [r0, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004830:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004834:	68a3      	ldr	r3, [r4, #8]
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8004836:	6e41      	ldr	r1, [r0, #100]	; 0x64
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004838:	f043 0301 	orr.w	r3, r3, #1
 800483c:	25ff      	movs	r5, #255	; 0xff
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800483e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8004842:	f8a0 5060 	strh.w	r5, [r0, #96]	; 0x60
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004846:	60a3      	str	r3, [r4, #8]
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8004848:	d1c4      	bne.n	80047d4 <HAL_UART_Receive_IT+0x80>
 800484a:	f8b0 3068 	ldrh.w	r3, [r0, #104]	; 0x68
 800484e:	4293      	cmp	r3, r2
 8004850:	d8c0      	bhi.n	80047d4 <HAL_UART_Receive_IT+0x80>
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8004852:	4b13      	ldr	r3, [pc, #76]	; (80048a0 <HAL_UART_Receive_IT+0x14c>)
 8004854:	6703      	str	r3, [r0, #112]	; 0x70
    __HAL_UNLOCK(huart);
 8004856:	2300      	movs	r3, #0
 8004858:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800485c:	6822      	ldr	r2, [r4, #0]
 800485e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004862:	6022      	str	r2, [r4, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004864:	68a2      	ldr	r2, [r4, #8]
 8004866:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    return (UART_Start_Receive_IT(huart, pData, Size));
 800486a:	4618      	mov	r0, r3
    SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800486c:	60a2      	str	r2, [r4, #8]
 800486e:	e7bb      	b.n	80047e8 <HAL_UART_Receive_IT+0x94>
  UART_MASK_COMPUTATION(huart);
 8004870:	23ff      	movs	r3, #255	; 0xff
 8004872:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 8004876:	e79f      	b.n	80047b8 <HAL_UART_Receive_IT+0x64>
 8004878:	6903      	ldr	r3, [r0, #16]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d099      	beq.n	80047b2 <HAL_UART_Receive_IT+0x5e>
 800487e:	233f      	movs	r3, #63	; 0x3f
 8004880:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 8004884:	e798      	b.n	80047b8 <HAL_UART_Receive_IT+0x64>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8004886:	f8b0 3068 	ldrh.w	r3, [r0, #104]	; 0x68
 800488a:	4293      	cmp	r3, r2
 800488c:	d8c5      	bhi.n	800481a <HAL_UART_Receive_IT+0xc6>
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800488e:	4b05      	ldr	r3, [pc, #20]	; (80048a4 <HAL_UART_Receive_IT+0x150>)
 8004890:	e7e0      	b.n	8004854 <HAL_UART_Receive_IT+0x100>
 8004892:	bf00      	nop
 8004894:	40008000 	.word	0x40008000
 8004898:	08004b95 	.word	0x08004b95
 800489c:	08004c15 	.word	0x08004c15
 80048a0:	08004c8d 	.word	0x08004c8d
 80048a4:	08004e01 	.word	0x08004e01

080048a8 <HAL_UART_TxCpltCallback>:
 80048a8:	4770      	bx	lr
 80048aa:	bf00      	nop

080048ac <HAL_UART_ErrorCallback>:
 80048ac:	4770      	bx	lr
 80048ae:	bf00      	nop

080048b0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80048b0:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80048b2:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 80048b4:	2300      	movs	r3, #0
 80048b6:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
  huart->TxXferCount = 0U;
 80048ba:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80048be:	f7ff fff5 	bl	80048ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80048c2:	bd08      	pop	{r3, pc}

080048c4 <HAL_UARTEx_RxEventCallback>:
}
 80048c4:	4770      	bx	lr
 80048c6:	bf00      	nop

080048c8 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80048c8:	6802      	ldr	r2, [r0, #0]
 80048ca:	69d3      	ldr	r3, [r2, #28]
{
 80048cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80048d0:	f640 060f 	movw	r6, #2063	; 0x80f
  if (errorflags == 0U)
 80048d4:	4233      	tst	r3, r6
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80048d6:	6815      	ldr	r5, [r2, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80048d8:	6891      	ldr	r1, [r2, #8]
{
 80048da:	4604      	mov	r4, r0
  if (errorflags == 0U)
 80048dc:	d027      	beq.n	800492e <HAL_UART_IRQHandler+0x66>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80048de:	48aa      	ldr	r0, [pc, #680]	; (8004b88 <HAL_UART_IRQHandler+0x2c0>)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80048e0:	4eaa      	ldr	r6, [pc, #680]	; (8004b8c <HAL_UART_IRQHandler+0x2c4>)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80048e2:	4008      	ands	r0, r1
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80048e4:	402e      	ands	r6, r5
 80048e6:	4306      	orrs	r6, r0
 80048e8:	d153      	bne.n	8004992 <HAL_UART_IRQHandler+0xca>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048ea:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80048ec:	2801      	cmp	r0, #1
 80048ee:	d02c      	beq.n	800494a <HAL_UART_IRQHandler+0x82>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80048f0:	02de      	lsls	r6, r3, #11
 80048f2:	d502      	bpl.n	80048fa <HAL_UART_IRQHandler+0x32>
 80048f4:	0248      	lsls	r0, r1, #9
 80048f6:	f100 80d7 	bmi.w	8004aa8 <HAL_UART_IRQHandler+0x1e0>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80048fa:	061f      	lsls	r7, r3, #24
 80048fc:	d506      	bpl.n	800490c <HAL_UART_IRQHandler+0x44>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80048fe:	f401 0100 	and.w	r1, r1, #8388608	; 0x800000
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8004902:	f005 0080 	and.w	r0, r5, #128	; 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8004906:	4301      	orrs	r1, r0
 8004908:	f040 80c6 	bne.w	8004a98 <HAL_UART_IRQHandler+0x1d0>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800490c:	065e      	lsls	r6, r3, #25
 800490e:	d502      	bpl.n	8004916 <HAL_UART_IRQHandler+0x4e>
 8004910:	0668      	lsls	r0, r5, #25
 8004912:	f100 80d5 	bmi.w	8004ac0 <HAL_UART_IRQHandler+0x1f8>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8004916:	0219      	lsls	r1, r3, #8
 8004918:	d502      	bpl.n	8004920 <HAL_UART_IRQHandler+0x58>
 800491a:	006a      	lsls	r2, r5, #1
 800491c:	f100 80dd 	bmi.w	8004ada <HAL_UART_IRQHandler+0x212>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8004920:	01db      	lsls	r3, r3, #7
 8004922:	d502      	bpl.n	800492a <HAL_UART_IRQHandler+0x62>
 8004924:	2d00      	cmp	r5, #0
 8004926:	f2c0 810b 	blt.w	8004b40 <HAL_UART_IRQHandler+0x278>
}
 800492a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800492e:	069e      	lsls	r6, r3, #26
 8004930:	d5db      	bpl.n	80048ea <HAL_UART_IRQHandler+0x22>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004932:	f005 0620 	and.w	r6, r5, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004936:	f001 5780 	and.w	r7, r1, #268435456	; 0x10000000
 800493a:	433e      	orrs	r6, r7
 800493c:	d0d5      	beq.n	80048ea <HAL_UART_IRQHandler+0x22>
      if (huart->RxISR != NULL)
 800493e:	6f03      	ldr	r3, [r0, #112]	; 0x70
 8004940:	2b00      	cmp	r3, #0
 8004942:	d0f2      	beq.n	800492a <HAL_UART_IRQHandler+0x62>
}
 8004944:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004948:	4718      	bx	r3
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800494a:	06d8      	lsls	r0, r3, #27
 800494c:	d5d0      	bpl.n	80048f0 <HAL_UART_IRQHandler+0x28>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800494e:	06ef      	lsls	r7, r5, #27
 8004950:	d5ce      	bpl.n	80048f0 <HAL_UART_IRQHandler+0x28>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004952:	2310      	movs	r3, #16
 8004954:	6213      	str	r3, [r2, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004956:	6893      	ldr	r3, [r2, #8]
 8004958:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 800495c:	f000 80c9 	beq.w	8004af2 <HAL_UART_IRQHandler+0x22a>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004960:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8004962:	6801      	ldr	r1, [r0, #0]
 8004964:	684b      	ldr	r3, [r1, #4]
 8004966:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 8004968:	2b00      	cmp	r3, #0
 800496a:	d0de      	beq.n	800492a <HAL_UART_IRQHandler+0x62>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800496c:	f8b4 505c 	ldrh.w	r5, [r4, #92]	; 0x5c
 8004970:	429d      	cmp	r5, r3
 8004972:	d9da      	bls.n	800492a <HAL_UART_IRQHandler+0x62>
        huart->RxXferCount = nb_remaining_rx_data;
 8004974:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004978:	680b      	ldr	r3, [r1, #0]
 800497a:	f013 0320 	ands.w	r3, r3, #32
 800497e:	f000 80ea 	beq.w	8004b56 <HAL_UART_IRQHandler+0x28e>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004982:	f8b4 105e 	ldrh.w	r1, [r4, #94]	; 0x5e
 8004986:	1a69      	subs	r1, r5, r1
 8004988:	b289      	uxth	r1, r1
 800498a:	4620      	mov	r0, r4
 800498c:	f7ff ff9a 	bl	80048c4 <HAL_UARTEx_RxEventCallback>
 8004990:	e7cb      	b.n	800492a <HAL_UART_IRQHandler+0x62>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004992:	07df      	lsls	r7, r3, #31
 8004994:	d509      	bpl.n	80049aa <HAL_UART_IRQHandler+0xe2>
 8004996:	05ee      	lsls	r6, r5, #23
 8004998:	d507      	bpl.n	80049aa <HAL_UART_IRQHandler+0xe2>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800499a:	2601      	movs	r6, #1
 800499c:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800499e:	f8d4 608c 	ldr.w	r6, [r4, #140]	; 0x8c
 80049a2:	f046 0601 	orr.w	r6, r6, #1
 80049a6:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80049aa:	079f      	lsls	r7, r3, #30
 80049ac:	d567      	bpl.n	8004a7e <HAL_UART_IRQHandler+0x1b6>
 80049ae:	07ce      	lsls	r6, r1, #31
 80049b0:	d509      	bpl.n	80049c6 <HAL_UART_IRQHandler+0xfe>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80049b2:	2602      	movs	r6, #2
 80049b4:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80049b6:	f8d4 608c 	ldr.w	r6, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80049ba:	075f      	lsls	r7, r3, #29
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80049bc:	f046 0604 	orr.w	r6, r6, #4
 80049c0:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80049c4:	d45f      	bmi.n	8004a86 <HAL_UART_IRQHandler+0x1be>
    if (((isrflags & USART_ISR_ORE) != 0U)
 80049c6:	071e      	lsls	r6, r3, #28
 80049c8:	d50b      	bpl.n	80049e2 <HAL_UART_IRQHandler+0x11a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80049ca:	f005 0620 	and.w	r6, r5, #32
 80049ce:	4330      	orrs	r0, r6
 80049d0:	d007      	beq.n	80049e2 <HAL_UART_IRQHandler+0x11a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80049d2:	2008      	movs	r0, #8
 80049d4:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80049d6:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 80049da:	f040 0008 	orr.w	r0, r0, #8
 80049de:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80049e2:	0518      	lsls	r0, r3, #20
 80049e4:	d50a      	bpl.n	80049fc <HAL_UART_IRQHandler+0x134>
 80049e6:	016f      	lsls	r7, r5, #5
 80049e8:	d508      	bpl.n	80049fc <HAL_UART_IRQHandler+0x134>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80049ea:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80049ee:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80049f0:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 80049f4:	f040 0020 	orr.w	r0, r0, #32
 80049f8:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80049fc:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8004a00:	2800      	cmp	r0, #0
 8004a02:	d092      	beq.n	800492a <HAL_UART_IRQHandler+0x62>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004a04:	069e      	lsls	r6, r3, #26
 8004a06:	d506      	bpl.n	8004a16 <HAL_UART_IRQHandler+0x14e>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004a08:	f005 0520 	and.w	r5, r5, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004a0c:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 8004a10:	ea55 0301 	orrs.w	r3, r5, r1
 8004a14:	d166      	bne.n	8004ae4 <HAL_UART_IRQHandler+0x21c>
      errorcode = huart->ErrorCode;
 8004a16:	f8d4 508c 	ldr.w	r5, [r4, #140]	; 0x8c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004a1a:	6893      	ldr	r3, [r2, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004a1c:	f005 0528 	and.w	r5, r5, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004a20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a24:	431d      	orrs	r5, r3
 8004a26:	f000 8090 	beq.w	8004b4a <HAL_UART_IRQHandler+0x282>
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004a2a:	6813      	ldr	r3, [r2, #0]
 8004a2c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004a30:	6013      	str	r3, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004a32:	6893      	ldr	r3, [r2, #8]
 8004a34:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a38:	f023 0301 	bic.w	r3, r3, #1
 8004a3c:	6093      	str	r3, [r2, #8]
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a3e:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8004a40:	2b01      	cmp	r3, #1
 8004a42:	d103      	bne.n	8004a4c <HAL_UART_IRQHandler+0x184>
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a44:	6813      	ldr	r3, [r2, #0]
 8004a46:	f023 0310 	bic.w	r3, r3, #16
 8004a4a:	6013      	str	r3, [r2, #0]
  huart->RxState = HAL_UART_STATE_READY;
 8004a4c:	2120      	movs	r1, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a4e:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 8004a50:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a54:	66e3      	str	r3, [r4, #108]	; 0x6c
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a56:	6891      	ldr	r1, [r2, #8]
  huart->RxISR = NULL;
 8004a58:	6723      	str	r3, [r4, #112]	; 0x70
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a5a:	064d      	lsls	r5, r1, #25
 8004a5c:	d52c      	bpl.n	8004ab8 <HAL_UART_IRQHandler+0x1f0>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a5e:	6893      	ldr	r3, [r2, #8]
          if (huart->hdmarx != NULL)
 8004a60:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a62:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004a66:	6093      	str	r3, [r2, #8]
          if (huart->hdmarx != NULL)
 8004a68:	b330      	cbz	r0, 8004ab8 <HAL_UART_IRQHandler+0x1f0>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004a6a:	4b49      	ldr	r3, [pc, #292]	; (8004b90 <HAL_UART_IRQHandler+0x2c8>)
 8004a6c:	6383      	str	r3, [r0, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004a6e:	f7fe fc51 	bl	8003314 <HAL_DMA_Abort_IT>
 8004a72:	2800      	cmp	r0, #0
 8004a74:	f43f af59 	beq.w	800492a <HAL_UART_IRQHandler+0x62>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004a78:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8004a7a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8004a7c:	e762      	b.n	8004944 <HAL_UART_IRQHandler+0x7c>
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004a7e:	075e      	lsls	r6, r3, #29
 8004a80:	d5a1      	bpl.n	80049c6 <HAL_UART_IRQHandler+0xfe>
 8004a82:	07cf      	lsls	r7, r1, #31
 8004a84:	d59f      	bpl.n	80049c6 <HAL_UART_IRQHandler+0xfe>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004a86:	2604      	movs	r6, #4
 8004a88:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004a8a:	f8d4 608c 	ldr.w	r6, [r4, #140]	; 0x8c
 8004a8e:	f046 0602 	orr.w	r6, r6, #2
 8004a92:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
 8004a96:	e796      	b.n	80049c6 <HAL_UART_IRQHandler+0xfe>
    if (huart->TxISR != NULL)
 8004a98:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	f43f af45 	beq.w	800492a <HAL_UART_IRQHandler+0x62>
      huart->TxISR(huart);
 8004aa0:	4620      	mov	r0, r4
}
 8004aa2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      huart->TxISR(huart);
 8004aa6:	4718      	bx	r3
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004aa8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 8004aac:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004aae:	6213      	str	r3, [r2, #32]
}
 8004ab0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_WakeupCallback(huart);
 8004ab4:	f000 bcee 	b.w	8005494 <HAL_UARTEx_WakeupCallback>
            HAL_UART_ErrorCallback(huart);
 8004ab8:	4620      	mov	r0, r4
 8004aba:	f7ff fef7 	bl	80048ac <HAL_UART_ErrorCallback>
 8004abe:	e734      	b.n	800492a <HAL_UART_IRQHandler+0x62>
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004ac0:	6813      	ldr	r3, [r2, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004ac2:	2520      	movs	r5, #32
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004ac4:	f023 0340 	bic.w	r3, r3, #64	; 0x40

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004ac8:	2100      	movs	r1, #0
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004aca:	6013      	str	r3, [r2, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004acc:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_READY;
 8004ace:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
  huart->TxISR = NULL;
 8004ad2:	6761      	str	r1, [r4, #116]	; 0x74
  HAL_UART_TxCpltCallback(huart);
 8004ad4:	f7ff fee8 	bl	80048a8 <HAL_UART_TxCpltCallback>
    return;
 8004ad8:	e727      	b.n	800492a <HAL_UART_IRQHandler+0x62>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8004ada:	4620      	mov	r0, r4
}
 8004adc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8004ae0:	f000 bcdc 	b.w	800549c <HAL_UARTEx_TxFifoEmptyCallback>
        if (huart->RxISR != NULL)
 8004ae4:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d095      	beq.n	8004a16 <HAL_UART_IRQHandler+0x14e>
          huart->RxISR(huart);
 8004aea:	4620      	mov	r0, r4
 8004aec:	4798      	blx	r3
 8004aee:	6822      	ldr	r2, [r4, #0]
 8004af0:	e791      	b.n	8004a16 <HAL_UART_IRQHandler+0x14e>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004af2:	f8b4 005e 	ldrh.w	r0, [r4, #94]	; 0x5e
      if ((huart->RxXferCount > 0U)
 8004af6:	f8b4 105e 	ldrh.w	r1, [r4, #94]	; 0x5e
 8004afa:	b289      	uxth	r1, r1
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004afc:	b280      	uxth	r0, r0
      if ((huart->RxXferCount > 0U)
 8004afe:	2900      	cmp	r1, #0
 8004b00:	f43f af13 	beq.w	800492a <HAL_UART_IRQHandler+0x62>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004b04:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 8004b08:	1a08      	subs	r0, r1, r0
 8004b0a:	b281      	uxth	r1, r0
          && (nb_rx_data > 0U))
 8004b0c:	2900      	cmp	r1, #0
 8004b0e:	f43f af0c 	beq.w	800492a <HAL_UART_IRQHandler+0x62>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004b12:	6810      	ldr	r0, [r2, #0]
 8004b14:	f420 7090 	bic.w	r0, r0, #288	; 0x120
 8004b18:	6010      	str	r0, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004b1a:	6890      	ldr	r0, [r2, #8]
 8004b1c:	f020 5080 	bic.w	r0, r0, #268435456	; 0x10000000
 8004b20:	f020 0001 	bic.w	r0, r0, #1
        huart->RxState = HAL_UART_STATE_READY;
 8004b24:	2520      	movs	r5, #32
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004b26:	6090      	str	r0, [r2, #8]
        huart->RxState = HAL_UART_STATE_READY;
 8004b28:	f8c4 5088 	str.w	r5, [r4, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b2c:	66e3      	str	r3, [r4, #108]	; 0x6c
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b2e:	6810      	ldr	r0, [r2, #0]
        huart->RxISR = NULL;
 8004b30:	6723      	str	r3, [r4, #112]	; 0x70
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b32:	f020 0310 	bic.w	r3, r0, #16
 8004b36:	6013      	str	r3, [r2, #0]
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004b38:	4620      	mov	r0, r4
 8004b3a:	f7ff fec3 	bl	80048c4 <HAL_UARTEx_RxEventCallback>
 8004b3e:	e6f4      	b.n	800492a <HAL_UART_IRQHandler+0x62>
    HAL_UARTEx_RxFifoFullCallback(huart);
 8004b40:	4620      	mov	r0, r4
}
 8004b42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 8004b46:	f000 bca7 	b.w	8005498 <HAL_UARTEx_RxFifoFullCallback>
        HAL_UART_ErrorCallback(huart);
 8004b4a:	4620      	mov	r0, r4
 8004b4c:	f7ff feae 	bl	80048ac <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b50:	f8c4 508c 	str.w	r5, [r4, #140]	; 0x8c
 8004b54:	e6e9      	b.n	800492a <HAL_UART_IRQHandler+0x62>
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004b56:	6811      	ldr	r1, [r2, #0]
 8004b58:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8004b5c:	6011      	str	r1, [r2, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b5e:	6891      	ldr	r1, [r2, #8]
 8004b60:	f021 0101 	bic.w	r1, r1, #1
 8004b64:	6091      	str	r1, [r2, #8]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b66:	6891      	ldr	r1, [r2, #8]
          huart->RxState = HAL_UART_STATE_READY;
 8004b68:	2520      	movs	r5, #32
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b6a:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8004b6e:	6091      	str	r1, [r2, #8]
          huart->RxState = HAL_UART_STATE_READY;
 8004b70:	f8c4 5088 	str.w	r5, [r4, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b74:	66e3      	str	r3, [r4, #108]	; 0x6c
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b76:	6813      	ldr	r3, [r2, #0]
 8004b78:	f023 0310 	bic.w	r3, r3, #16
 8004b7c:	6013      	str	r3, [r2, #0]
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004b7e:	f7fe fb8f 	bl	80032a0 <HAL_DMA_Abort>
 8004b82:	f8b4 505c 	ldrh.w	r5, [r4, #92]	; 0x5c
 8004b86:	e6fc      	b.n	8004982 <HAL_UART_IRQHandler+0xba>
 8004b88:	10000001 	.word	0x10000001
 8004b8c:	04000120 	.word	0x04000120
 8004b90:	080048b1 	.word	0x080048b1

08004b94 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004b94:	b538      	push	{r3, r4, r5, lr}
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004b96:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 8004b9a:	2b22      	cmp	r3, #34	; 0x22
{
 8004b9c:	4604      	mov	r4, r0
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004b9e:	d005      	beq.n	8004bac <UART_RxISR_8BIT+0x18>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004ba0:	6802      	ldr	r2, [r0, #0]
 8004ba2:	6993      	ldr	r3, [r2, #24]
 8004ba4:	f043 0308 	orr.w	r3, r3, #8
 8004ba8:	6193      	str	r3, [r2, #24]
  }
}
 8004baa:	bd38      	pop	{r3, r4, r5, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004bac:	6803      	ldr	r3, [r0, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004bae:	f890 1060 	ldrb.w	r1, [r0, #96]	; 0x60
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004bb4:	6d82      	ldr	r2, [r0, #88]	; 0x58
 8004bb6:	400b      	ands	r3, r1
 8004bb8:	7013      	strb	r3, [r2, #0]
    huart->RxXferCount--;
 8004bba:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
    huart->pRxBuffPtr++;
 8004bbe:	6d82      	ldr	r2, [r0, #88]	; 0x58
    huart->RxXferCount--;
 8004bc0:	3b01      	subs	r3, #1
 8004bc2:	b29b      	uxth	r3, r3
 8004bc4:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
    if (huart->RxXferCount == 0U)
 8004bc8:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
    huart->pRxBuffPtr++;
 8004bcc:	3201      	adds	r2, #1
    if (huart->RxXferCount == 0U)
 8004bce:	b29b      	uxth	r3, r3
    huart->pRxBuffPtr++;
 8004bd0:	6582      	str	r2, [r0, #88]	; 0x58
    if (huart->RxXferCount == 0U)
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d1e9      	bne.n	8004baa <UART_RxISR_8BIT+0x16>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004bd6:	6802      	ldr	r2, [r0, #0]
 8004bd8:	6811      	ldr	r1, [r2, #0]
 8004bda:	f421 7190 	bic.w	r1, r1, #288	; 0x120
 8004bde:	6011      	str	r1, [r2, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004be0:	6891      	ldr	r1, [r2, #8]
      huart->RxState = HAL_UART_STATE_READY;
 8004be2:	2520      	movs	r5, #32
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004be4:	f021 0101 	bic.w	r1, r1, #1
 8004be8:	6091      	str	r1, [r2, #8]
      huart->RxState = HAL_UART_STATE_READY;
 8004bea:	f8c0 5088 	str.w	r5, [r0, #136]	; 0x88
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004bee:	6ec1      	ldr	r1, [r0, #108]	; 0x6c
      huart->RxISR = NULL;
 8004bf0:	6703      	str	r3, [r0, #112]	; 0x70
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004bf2:	2901      	cmp	r1, #1
 8004bf4:	d004      	beq.n	8004c00 <UART_RxISR_8BIT+0x6c>
        HAL_UART_RxCpltCallback(huart);
 8004bf6:	f7fc f95f 	bl	8000eb8 <HAL_UART_RxCpltCallback>
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 8004bfe:	bd38      	pop	{r3, r4, r5, pc}
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c00:	6813      	ldr	r3, [r2, #0]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004c02:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c06:	f023 0310 	bic.w	r3, r3, #16
 8004c0a:	6013      	str	r3, [r2, #0]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004c0c:	f7ff fe5a 	bl	80048c4 <HAL_UARTEx_RxEventCallback>
 8004c10:	e7f3      	b.n	8004bfa <UART_RxISR_8BIT+0x66>
 8004c12:	bf00      	nop

08004c14 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004c14:	b538      	push	{r3, r4, r5, lr}
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004c16:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004c1a:	6802      	ldr	r2, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004c1c:	2b22      	cmp	r3, #34	; 0x22
{
 8004c1e:	4604      	mov	r4, r0
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004c20:	d004      	beq.n	8004c2c <UART_RxISR_16BIT+0x18>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004c22:	6993      	ldr	r3, [r2, #24]
 8004c24:	f043 0308 	orr.w	r3, r3, #8
 8004c28:	6193      	str	r3, [r2, #24]
  }
}
 8004c2a:	bd38      	pop	{r3, r4, r5, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004c2c:	6a53      	ldr	r3, [r2, #36]	; 0x24
    *tmp = (uint16_t)(uhdata & uhMask);
 8004c2e:	f8b0 5060 	ldrh.w	r5, [r0, #96]	; 0x60
 8004c32:	6d81      	ldr	r1, [r0, #88]	; 0x58
 8004c34:	402b      	ands	r3, r5
 8004c36:	f821 3b02 	strh.w	r3, [r1], #2
    huart->RxXferCount--;
 8004c3a:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
    huart->pRxBuffPtr += 2U;
 8004c3e:	6581      	str	r1, [r0, #88]	; 0x58
    huart->RxXferCount--;
 8004c40:	3b01      	subs	r3, #1
 8004c42:	b29b      	uxth	r3, r3
 8004c44:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
    if (huart->RxXferCount == 0U)
 8004c48:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 8004c4c:	b29b      	uxth	r3, r3
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d1eb      	bne.n	8004c2a <UART_RxISR_16BIT+0x16>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004c52:	6811      	ldr	r1, [r2, #0]
 8004c54:	f421 7190 	bic.w	r1, r1, #288	; 0x120
 8004c58:	6011      	str	r1, [r2, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c5a:	6891      	ldr	r1, [r2, #8]
      huart->RxState = HAL_UART_STATE_READY;
 8004c5c:	2520      	movs	r5, #32
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c5e:	f021 0101 	bic.w	r1, r1, #1
 8004c62:	6091      	str	r1, [r2, #8]
      huart->RxState = HAL_UART_STATE_READY;
 8004c64:	f8c0 5088 	str.w	r5, [r0, #136]	; 0x88
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c68:	6ec1      	ldr	r1, [r0, #108]	; 0x6c
      huart->RxISR = NULL;
 8004c6a:	6703      	str	r3, [r0, #112]	; 0x70
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c6c:	2901      	cmp	r1, #1
 8004c6e:	d004      	beq.n	8004c7a <UART_RxISR_16BIT+0x66>
        HAL_UART_RxCpltCallback(huart);
 8004c70:	f7fc f922 	bl	8000eb8 <HAL_UART_RxCpltCallback>
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c74:	2300      	movs	r3, #0
 8004c76:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 8004c78:	bd38      	pop	{r3, r4, r5, pc}
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c7a:	6813      	ldr	r3, [r2, #0]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004c7c:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c80:	f023 0310 	bic.w	r3, r3, #16
 8004c84:	6013      	str	r3, [r2, #0]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004c86:	f7ff fe1d 	bl	80048c4 <HAL_UARTEx_RxEventCallback>
 8004c8a:	e7f3      	b.n	8004c74 <UART_RxISR_16BIT+0x60>

08004c8c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8004c8c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8004c90:	6803      	ldr	r3, [r0, #0]
 8004c92:	69d9      	ldr	r1, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8004c94:	681f      	ldr	r7, [r3, #0]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8004c96:	689e      	ldr	r6, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004c98:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8004c9c:	2a22      	cmp	r2, #34	; 0x22
 8004c9e:	d005      	beq.n	8004cac <UART_RxISR_8BIT_FIFOEN+0x20>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004ca0:	699a      	ldr	r2, [r3, #24]
 8004ca2:	f042 0208 	orr.w	r2, r2, #8
 8004ca6:	619a      	str	r2, [r3, #24]
  }
}
 8004ca8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004cac:	f8b0 2068 	ldrh.w	r2, [r0, #104]	; 0x68
 8004cb0:	4604      	mov	r4, r0
 8004cb2:	2a00      	cmp	r2, #0
 8004cb4:	f000 809c 	beq.w	8004df0 <UART_RxISR_8BIT_FIFOEN+0x164>
 8004cb8:	068a      	lsls	r2, r1, #26
 8004cba:	f140 8082 	bpl.w	8004dc2 <UART_RxISR_8BIT_FIFOEN+0x136>
 8004cbe:	f890 5060 	ldrb.w	r5, [r0, #96]	; 0x60
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004cc2:	f8df 9138 	ldr.w	r9, [pc, #312]	; 8004dfc <UART_RxISR_8BIT_FIFOEN+0x170>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004cc6:	f407 7780 	and.w	r7, r7, #256	; 0x100
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004cca:	f006 0601 	and.w	r6, r6, #1
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cce:	f04f 0800 	mov.w	r8, #0
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004cd2:	f04f 0a04 	mov.w	sl, #4
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004cd8:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8004cda:	402b      	ands	r3, r5
 8004cdc:	7013      	strb	r3, [r2, #0]
      huart->RxXferCount--;
 8004cde:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8004ce2:	6821      	ldr	r1, [r4, #0]
      huart->pRxBuffPtr++;
 8004ce4:	6da2      	ldr	r2, [r4, #88]	; 0x58
      huart->RxXferCount--;
 8004ce6:	3b01      	subs	r3, #1
 8004ce8:	b29b      	uxth	r3, r3
 8004cea:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8004cee:	f8d1 b01c 	ldr.w	fp, [r1, #28]
      huart->pRxBuffPtr++;
 8004cf2:	3201      	adds	r2, #1
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8004cf4:	f01b 0f07 	tst.w	fp, #7
      huart->pRxBuffPtr++;
 8004cf8:	65a2      	str	r2, [r4, #88]	; 0x58
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8004cfa:	d026      	beq.n	8004d4a <UART_RxISR_8BIT_FIFOEN+0xbe>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004cfc:	f01b 0f01 	tst.w	fp, #1
 8004d00:	d008      	beq.n	8004d14 <UART_RxISR_8BIT_FIFOEN+0x88>
 8004d02:	b13f      	cbz	r7, 8004d14 <UART_RxISR_8BIT_FIFOEN+0x88>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004d04:	2301      	movs	r3, #1
 8004d06:	620b      	str	r3, [r1, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004d08:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8004d0c:	f043 0301 	orr.w	r3, r3, #1
 8004d10:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004d14:	f01b 0f02 	tst.w	fp, #2
 8004d18:	d035      	beq.n	8004d86 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8004d1a:	b196      	cbz	r6, 8004d42 <UART_RxISR_8BIT_FIFOEN+0xb6>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004d1c:	2302      	movs	r3, #2
 8004d1e:	620b      	str	r3, [r1, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004d20:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004d24:	f01b 0f04 	tst.w	fp, #4
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004d28:	f043 0304 	orr.w	r3, r3, #4
 8004d2c:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004d30:	d007      	beq.n	8004d42 <UART_RxISR_8BIT_FIFOEN+0xb6>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004d32:	f8c1 a020 	str.w	sl, [r1, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004d36:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8004d3a:	f043 0302 	orr.w	r3, r3, #2
 8004d3e:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004d42:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d135      	bne.n	8004db6 <UART_RxISR_8BIT_FIFOEN+0x12a>
      if (huart->RxXferCount == 0U)
 8004d4a:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8004d4e:	b29b      	uxth	r3, r3
 8004d50:	b9a3      	cbnz	r3, 8004d7c <UART_RxISR_8BIT_FIFOEN+0xf0>
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004d52:	6822      	ldr	r2, [r4, #0]
 8004d54:	6811      	ldr	r1, [r2, #0]
 8004d56:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8004d5a:	6011      	str	r1, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004d5c:	6891      	ldr	r1, [r2, #8]
        huart->RxState = HAL_UART_STATE_READY;
 8004d5e:	2020      	movs	r0, #32
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004d60:	ea01 0109 	and.w	r1, r1, r9
 8004d64:	6091      	str	r1, [r2, #8]
        huart->RxState = HAL_UART_STATE_READY;
 8004d66:	f8c4 0088 	str.w	r0, [r4, #136]	; 0x88
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d6a:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
        huart->RxISR = NULL;
 8004d6c:	6723      	str	r3, [r4, #112]	; 0x70
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d6e:	2901      	cmp	r1, #1
 8004d70:	d017      	beq.n	8004da2 <UART_RxISR_8BIT_FIFOEN+0x116>
          HAL_UART_RxCpltCallback(huart);
 8004d72:	4620      	mov	r0, r4
 8004d74:	f7fc f8a0 	bl	8000eb8 <HAL_UART_RxCpltCallback>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d78:	f8c4 806c 	str.w	r8, [r4, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004d7c:	f01b 0f20 	tst.w	fp, #32
 8004d80:	d01f      	beq.n	8004dc2 <UART_RxISR_8BIT_FIFOEN+0x136>
 8004d82:	6823      	ldr	r3, [r4, #0]
 8004d84:	e7a7      	b.n	8004cd6 <UART_RxISR_8BIT_FIFOEN+0x4a>
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004d86:	f01b 0f04 	tst.w	fp, #4
 8004d8a:	d0da      	beq.n	8004d42 <UART_RxISR_8BIT_FIFOEN+0xb6>
 8004d8c:	2e00      	cmp	r6, #0
 8004d8e:	d0d8      	beq.n	8004d42 <UART_RxISR_8BIT_FIFOEN+0xb6>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004d90:	f8c1 a020 	str.w	sl, [r1, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004d94:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8004d98:	f043 0302 	orr.w	r3, r3, #2
 8004d9c:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8004da0:	e7cf      	b.n	8004d42 <UART_RxISR_8BIT_FIFOEN+0xb6>
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004da2:	6813      	ldr	r3, [r2, #0]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004da4:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004da8:	f023 0310 	bic.w	r3, r3, #16
 8004dac:	6013      	str	r3, [r2, #0]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004dae:	4620      	mov	r0, r4
 8004db0:	f7ff fd88 	bl	80048c4 <HAL_UARTEx_RxEventCallback>
 8004db4:	e7e0      	b.n	8004d78 <UART_RxISR_8BIT_FIFOEN+0xec>
          HAL_UART_ErrorCallback(huart);
 8004db6:	4620      	mov	r0, r4
 8004db8:	f7ff fd78 	bl	80048ac <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004dbc:	f8c4 808c 	str.w	r8, [r4, #140]	; 0x8c
 8004dc0:	e7c3      	b.n	8004d4a <UART_RxISR_8BIT_FIFOEN+0xbe>
    rxdatacount = huart->RxXferCount;
 8004dc2:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8004dc6:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	f43f af6d 	beq.w	8004ca8 <UART_RxISR_8BIT_FIFOEN+0x1c>
 8004dce:	f8b4 2068 	ldrh.w	r2, [r4, #104]	; 0x68
 8004dd2:	429a      	cmp	r2, r3
 8004dd4:	f67f af68 	bls.w	8004ca8 <UART_RxISR_8BIT_FIFOEN+0x1c>
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004dd8:	6823      	ldr	r3, [r4, #0]
      huart->RxISR = UART_RxISR_8BIT;
 8004dda:	4907      	ldr	r1, [pc, #28]	; (8004df8 <UART_RxISR_8BIT_FIFOEN+0x16c>)
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004ddc:	689a      	ldr	r2, [r3, #8]
 8004dde:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8004de2:	609a      	str	r2, [r3, #8]
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8004de4:	681a      	ldr	r2, [r3, #0]
      huart->RxISR = UART_RxISR_8BIT;
 8004de6:	6721      	str	r1, [r4, #112]	; 0x70
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8004de8:	f042 0220 	orr.w	r2, r2, #32
 8004dec:	601a      	str	r2, [r3, #0]
 8004dee:	e75b      	b.n	8004ca8 <UART_RxISR_8BIT_FIFOEN+0x1c>
    rxdatacount = huart->RxXferCount;
 8004df0:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8004df4:	e758      	b.n	8004ca8 <UART_RxISR_8BIT_FIFOEN+0x1c>
 8004df6:	bf00      	nop
 8004df8:	08004b95 	.word	0x08004b95
 8004dfc:	effffffe 	.word	0xeffffffe

08004e00 <UART_RxISR_16BIT_FIFOEN>:
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8004e00:	6802      	ldr	r2, [r0, #0]
{
 8004e02:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8004e06:	69d1      	ldr	r1, [r2, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8004e08:	6817      	ldr	r7, [r2, #0]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8004e0a:	6896      	ldr	r6, [r2, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004e0c:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 8004e10:	2b22      	cmp	r3, #34	; 0x22
 8004e12:	d005      	beq.n	8004e20 <UART_RxISR_16BIT_FIFOEN+0x20>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004e14:	6993      	ldr	r3, [r2, #24]
 8004e16:	f043 0308 	orr.w	r3, r3, #8
 8004e1a:	6193      	str	r3, [r2, #24]
  }
}
 8004e1c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004e20:	f8b0 3068 	ldrh.w	r3, [r0, #104]	; 0x68
 8004e24:	4604      	mov	r4, r0
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	f000 8099 	beq.w	8004f5e <UART_RxISR_16BIT_FIFOEN+0x15e>
 8004e2c:	068b      	lsls	r3, r1, #26
 8004e2e:	d57f      	bpl.n	8004f30 <UART_RxISR_16BIT_FIFOEN+0x130>
  uint16_t  uhMask = huart->Mask;
 8004e30:	f8b0 5060 	ldrh.w	r5, [r0, #96]	; 0x60
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004e34:	f8df 9130 	ldr.w	r9, [pc, #304]	; 8004f68 <UART_RxISR_16BIT_FIFOEN+0x168>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004e38:	f407 7780 	and.w	r7, r7, #256	; 0x100
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004e3c:	f006 0601 	and.w	r6, r6, #1
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e40:	f04f 0800 	mov.w	r8, #0
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004e44:	f04f 0a04 	mov.w	sl, #4
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004e48:	6a53      	ldr	r3, [r2, #36]	; 0x24
      *tmp = (uint16_t)(uhdata & uhMask);
 8004e4a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8004e4c:	402b      	ands	r3, r5
 8004e4e:	f821 3b02 	strh.w	r3, [r1], #2
      huart->RxXferCount--;
 8004e52:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
      huart->pRxBuffPtr += 2U;
 8004e56:	65a1      	str	r1, [r4, #88]	; 0x58
      huart->RxXferCount--;
 8004e58:	3b01      	subs	r3, #1
 8004e5a:	b29b      	uxth	r3, r3
 8004e5c:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8004e60:	f8d2 b01c 	ldr.w	fp, [r2, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8004e64:	f01b 0f07 	tst.w	fp, #7
 8004e68:	d026      	beq.n	8004eb8 <UART_RxISR_16BIT_FIFOEN+0xb8>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004e6a:	f01b 0f01 	tst.w	fp, #1
 8004e6e:	d008      	beq.n	8004e82 <UART_RxISR_16BIT_FIFOEN+0x82>
 8004e70:	b13f      	cbz	r7, 8004e82 <UART_RxISR_16BIT_FIFOEN+0x82>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004e72:	2301      	movs	r3, #1
 8004e74:	6213      	str	r3, [r2, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004e76:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8004e7a:	f043 0301 	orr.w	r3, r3, #1
 8004e7e:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004e82:	f01b 0f02 	tst.w	fp, #2
 8004e86:	d035      	beq.n	8004ef4 <UART_RxISR_16BIT_FIFOEN+0xf4>
 8004e88:	b196      	cbz	r6, 8004eb0 <UART_RxISR_16BIT_FIFOEN+0xb0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004e8a:	2302      	movs	r3, #2
 8004e8c:	6213      	str	r3, [r2, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004e8e:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004e92:	f01b 0f04 	tst.w	fp, #4
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004e96:	f043 0304 	orr.w	r3, r3, #4
 8004e9a:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004e9e:	d007      	beq.n	8004eb0 <UART_RxISR_16BIT_FIFOEN+0xb0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004ea0:	f8c2 a020 	str.w	sl, [r2, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004ea4:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8004ea8:	f043 0302 	orr.w	r3, r3, #2
 8004eac:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004eb0:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d135      	bne.n	8004f24 <UART_RxISR_16BIT_FIFOEN+0x124>
      if (huart->RxXferCount == 0U)
 8004eb8:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8004ebc:	b29b      	uxth	r3, r3
 8004ebe:	b9a3      	cbnz	r3, 8004eea <UART_RxISR_16BIT_FIFOEN+0xea>
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004ec0:	6822      	ldr	r2, [r4, #0]
 8004ec2:	6811      	ldr	r1, [r2, #0]
 8004ec4:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8004ec8:	6011      	str	r1, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004eca:	6891      	ldr	r1, [r2, #8]
        huart->RxState = HAL_UART_STATE_READY;
 8004ecc:	2020      	movs	r0, #32
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004ece:	ea01 0109 	and.w	r1, r1, r9
 8004ed2:	6091      	str	r1, [r2, #8]
        huart->RxState = HAL_UART_STATE_READY;
 8004ed4:	f8c4 0088 	str.w	r0, [r4, #136]	; 0x88
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ed8:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
        huart->RxISR = NULL;
 8004eda:	6723      	str	r3, [r4, #112]	; 0x70
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004edc:	2901      	cmp	r1, #1
 8004ede:	d017      	beq.n	8004f10 <UART_RxISR_16BIT_FIFOEN+0x110>
          HAL_UART_RxCpltCallback(huart);
 8004ee0:	4620      	mov	r0, r4
 8004ee2:	f7fb ffe9 	bl	8000eb8 <HAL_UART_RxCpltCallback>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ee6:	f8c4 806c 	str.w	r8, [r4, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004eea:	f01b 0f20 	tst.w	fp, #32
 8004eee:	d01f      	beq.n	8004f30 <UART_RxISR_16BIT_FIFOEN+0x130>
 8004ef0:	6822      	ldr	r2, [r4, #0]
 8004ef2:	e7a9      	b.n	8004e48 <UART_RxISR_16BIT_FIFOEN+0x48>
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004ef4:	f01b 0f04 	tst.w	fp, #4
 8004ef8:	d0da      	beq.n	8004eb0 <UART_RxISR_16BIT_FIFOEN+0xb0>
 8004efa:	2e00      	cmp	r6, #0
 8004efc:	d0d8      	beq.n	8004eb0 <UART_RxISR_16BIT_FIFOEN+0xb0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004efe:	f8c2 a020 	str.w	sl, [r2, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004f02:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8004f06:	f043 0302 	orr.w	r3, r3, #2
 8004f0a:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8004f0e:	e7cf      	b.n	8004eb0 <UART_RxISR_16BIT_FIFOEN+0xb0>
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f10:	6813      	ldr	r3, [r2, #0]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004f12:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f16:	f023 0310 	bic.w	r3, r3, #16
 8004f1a:	6013      	str	r3, [r2, #0]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004f1c:	4620      	mov	r0, r4
 8004f1e:	f7ff fcd1 	bl	80048c4 <HAL_UARTEx_RxEventCallback>
 8004f22:	e7e0      	b.n	8004ee6 <UART_RxISR_16BIT_FIFOEN+0xe6>
          HAL_UART_ErrorCallback(huart);
 8004f24:	4620      	mov	r0, r4
 8004f26:	f7ff fcc1 	bl	80048ac <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f2a:	f8c4 808c 	str.w	r8, [r4, #140]	; 0x8c
 8004f2e:	e7c3      	b.n	8004eb8 <UART_RxISR_16BIT_FIFOEN+0xb8>
    rxdatacount = huart->RxXferCount;
 8004f30:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8004f34:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	f43f af70 	beq.w	8004e1c <UART_RxISR_16BIT_FIFOEN+0x1c>
 8004f3c:	f8b4 2068 	ldrh.w	r2, [r4, #104]	; 0x68
 8004f40:	429a      	cmp	r2, r3
 8004f42:	f67f af6b 	bls.w	8004e1c <UART_RxISR_16BIT_FIFOEN+0x1c>
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004f46:	6823      	ldr	r3, [r4, #0]
      huart->RxISR = UART_RxISR_16BIT;
 8004f48:	4906      	ldr	r1, [pc, #24]	; (8004f64 <UART_RxISR_16BIT_FIFOEN+0x164>)
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004f4a:	689a      	ldr	r2, [r3, #8]
 8004f4c:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8004f50:	609a      	str	r2, [r3, #8]
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8004f52:	681a      	ldr	r2, [r3, #0]
      huart->RxISR = UART_RxISR_16BIT;
 8004f54:	6721      	str	r1, [r4, #112]	; 0x70
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8004f56:	f042 0220 	orr.w	r2, r2, #32
 8004f5a:	601a      	str	r2, [r3, #0]
 8004f5c:	e75e      	b.n	8004e1c <UART_RxISR_16BIT_FIFOEN+0x1c>
    rxdatacount = huart->RxXferCount;
 8004f5e:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8004f62:	e75b      	b.n	8004e1c <UART_RxISR_16BIT_FIFOEN+0x1c>
 8004f64:	08004c15 	.word	0x08004c15
 8004f68:	effffffe 	.word	0xeffffffe

08004f6c <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004f6c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8004f6e:	07da      	lsls	r2, r3, #31
{
 8004f70:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004f72:	d506      	bpl.n	8004f82 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004f74:	6801      	ldr	r1, [r0, #0]
 8004f76:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8004f78:	684a      	ldr	r2, [r1, #4]
 8004f7a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8004f7e:	4322      	orrs	r2, r4
 8004f80:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004f82:	079c      	lsls	r4, r3, #30
 8004f84:	d506      	bpl.n	8004f94 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004f86:	6801      	ldr	r1, [r0, #0]
 8004f88:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8004f8a:	684a      	ldr	r2, [r1, #4]
 8004f8c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004f90:	4322      	orrs	r2, r4
 8004f92:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004f94:	0759      	lsls	r1, r3, #29
 8004f96:	d506      	bpl.n	8004fa6 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004f98:	6801      	ldr	r1, [r0, #0]
 8004f9a:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8004f9c:	684a      	ldr	r2, [r1, #4]
 8004f9e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004fa2:	4322      	orrs	r2, r4
 8004fa4:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004fa6:	071a      	lsls	r2, r3, #28
 8004fa8:	d506      	bpl.n	8004fb8 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004faa:	6801      	ldr	r1, [r0, #0]
 8004fac:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8004fae:	684a      	ldr	r2, [r1, #4]
 8004fb0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004fb4:	4322      	orrs	r2, r4
 8004fb6:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004fb8:	06dc      	lsls	r4, r3, #27
 8004fba:	d506      	bpl.n	8004fca <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004fbc:	6801      	ldr	r1, [r0, #0]
 8004fbe:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8004fc0:	688a      	ldr	r2, [r1, #8]
 8004fc2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004fc6:	4322      	orrs	r2, r4
 8004fc8:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004fca:	0699      	lsls	r1, r3, #26
 8004fcc:	d506      	bpl.n	8004fdc <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004fce:	6801      	ldr	r1, [r0, #0]
 8004fd0:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8004fd2:	688a      	ldr	r2, [r1, #8]
 8004fd4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004fd8:	4322      	orrs	r2, r4
 8004fda:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004fdc:	065a      	lsls	r2, r3, #25
 8004fde:	d509      	bpl.n	8004ff4 <UART_AdvFeatureConfig+0x88>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004fe0:	6801      	ldr	r1, [r0, #0]
 8004fe2:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8004fe4:	684a      	ldr	r2, [r1, #4]
 8004fe6:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8004fea:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004fec:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004ff0:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004ff2:	d00b      	beq.n	800500c <UART_AdvFeatureConfig+0xa0>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004ff4:	061b      	lsls	r3, r3, #24
 8004ff6:	d506      	bpl.n	8005006 <UART_AdvFeatureConfig+0x9a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004ff8:	6802      	ldr	r2, [r0, #0]
 8004ffa:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8004ffc:	6853      	ldr	r3, [r2, #4]
 8004ffe:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8005002:	430b      	orrs	r3, r1
 8005004:	6053      	str	r3, [r2, #4]
}
 8005006:	f85d 4b04 	ldr.w	r4, [sp], #4
 800500a:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800500c:	684a      	ldr	r2, [r1, #4]
 800500e:	6c84      	ldr	r4, [r0, #72]	; 0x48
 8005010:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8005014:	4322      	orrs	r2, r4
 8005016:	604a      	str	r2, [r1, #4]
 8005018:	e7ec      	b.n	8004ff4 <UART_AdvFeatureConfig+0x88>
 800501a:	bf00      	nop

0800501c <UART_CheckIdleState>:
{
 800501c:	b538      	push	{r3, r4, r5, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800501e:	2300      	movs	r3, #0
{
 8005020:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005022:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  tickstart = HAL_GetTick();
 8005026:	f7fc fedd 	bl	8001de4 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800502a:	6823      	ldr	r3, [r4, #0]
 800502c:	681a      	ldr	r2, [r3, #0]
 800502e:	0711      	lsls	r1, r2, #28
  tickstart = HAL_GetTick();
 8005030:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005032:	d40d      	bmi.n	8005050 <UART_CheckIdleState+0x34>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005034:	681a      	ldr	r2, [r3, #0]
 8005036:	0752      	lsls	r2, r2, #29
 8005038:	d431      	bmi.n	800509e <UART_CheckIdleState+0x82>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800503a:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 800503c:	2220      	movs	r2, #32
  __HAL_UNLOCK(huart);
 800503e:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  huart->gState = HAL_UART_STATE_READY;
 8005042:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  return HAL_OK;
 8005046:	4618      	mov	r0, r3
  huart->RxState = HAL_UART_STATE_READY;
 8005048:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800504c:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 800504e:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005050:	69da      	ldr	r2, [r3, #28]
 8005052:	0292      	lsls	r2, r2, #10
 8005054:	d4ee      	bmi.n	8005034 <UART_CheckIdleState+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005056:	f7fc fec5 	bl	8001de4 <HAL_GetTick>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800505a:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800505c:	1b40      	subs	r0, r0, r5
 800505e:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8005062:	681a      	ldr	r2, [r3, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005064:	d22c      	bcs.n	80050c0 <UART_CheckIdleState+0xa4>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005066:	0750      	lsls	r0, r2, #29
 8005068:	d5f2      	bpl.n	8005050 <UART_CheckIdleState+0x34>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800506a:	69da      	ldr	r2, [r3, #28]
 800506c:	0511      	lsls	r1, r2, #20
 800506e:	d5ef      	bpl.n	8005050 <UART_CheckIdleState+0x34>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005070:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005074:	621a      	str	r2, [r3, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8005076:	681a      	ldr	r2, [r3, #0]
 8005078:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800507c:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800507e:	6899      	ldr	r1, [r3, #8]
          __HAL_UNLOCK(huart);
 8005080:	2500      	movs	r5, #0
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005082:	f021 0101 	bic.w	r1, r1, #1
 8005086:	6099      	str	r1, [r3, #8]
          huart->gState = HAL_UART_STATE_READY;
 8005088:	2220      	movs	r2, #32
          __HAL_UNLOCK(huart);
 800508a:	f884 5080 	strb.w	r5, [r4, #128]	; 0x80
          huart->gState = HAL_UART_STATE_READY;
 800508e:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
      return HAL_TIMEOUT;
 8005092:	2003      	movs	r0, #3
          huart->RxState = HAL_UART_STATE_READY;
 8005094:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005098:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
}
 800509c:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800509e:	69db      	ldr	r3, [r3, #28]
 80050a0:	0258      	lsls	r0, r3, #9
 80050a2:	d4ca      	bmi.n	800503a <UART_CheckIdleState+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050a4:	f7fc fe9e 	bl	8001de4 <HAL_GetTick>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80050a8:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050aa:	1b40      	subs	r0, r0, r5
 80050ac:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80050b0:	681a      	ldr	r2, [r3, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050b2:	d205      	bcs.n	80050c0 <UART_CheckIdleState+0xa4>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80050b4:	0751      	lsls	r1, r2, #29
 80050b6:	d5f2      	bpl.n	800509e <UART_CheckIdleState+0x82>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80050b8:	69da      	ldr	r2, [r3, #28]
 80050ba:	0512      	lsls	r2, r2, #20
 80050bc:	d5ef      	bpl.n	800509e <UART_CheckIdleState+0x82>
 80050be:	e7d7      	b.n	8005070 <UART_CheckIdleState+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80050c0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80050c4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050c6:	689a      	ldr	r2, [r3, #8]
        __HAL_UNLOCK(huart);
 80050c8:	2500      	movs	r5, #0
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050ca:	f022 0201 	bic.w	r2, r2, #1
 80050ce:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 80050d0:	2120      	movs	r1, #32
        __HAL_UNLOCK(huart);
 80050d2:	f884 5080 	strb.w	r5, [r4, #128]	; 0x80
        huart->gState = HAL_UART_STATE_READY;
 80050d6:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
      return HAL_TIMEOUT;
 80050da:	2003      	movs	r0, #3
        huart->RxState = HAL_UART_STATE_READY;
 80050dc:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
}
 80050e0:	bd38      	pop	{r3, r4, r5, pc}
 80050e2:	bf00      	nop

080050e4 <HAL_UART_Init>:
  if (huart == NULL)
 80050e4:	2800      	cmp	r0, #0
 80050e6:	f000 81b5 	beq.w	8005454 <HAL_UART_Init+0x370>
  if (huart->gState == HAL_UART_STATE_RESET)
 80050ea:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
{
 80050ee:	b570      	push	{r4, r5, r6, lr}
 80050f0:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d06c      	beq.n	80051d0 <HAL_UART_Init+0xec>
  __HAL_UART_DISABLE(huart);
 80050f6:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80050f8:	6926      	ldr	r6, [r4, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80050fa:	49c0      	ldr	r1, [pc, #768]	; (80053fc <HAL_UART_Init+0x318>)
  huart->gState = HAL_UART_STATE_BUSY;
 80050fc:	2224      	movs	r2, #36	; 0x24
 80050fe:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  __HAL_UART_DISABLE(huart);
 8005102:	6818      	ldr	r0, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005104:	68a2      	ldr	r2, [r4, #8]
  __HAL_UART_DISABLE(huart);
 8005106:	f020 0001 	bic.w	r0, r0, #1
 800510a:	6018      	str	r0, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800510c:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800510e:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005110:	4332      	orrs	r2, r6
 8005112:	4302      	orrs	r2, r0
 8005114:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005116:	4029      	ands	r1, r5
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005118:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800511a:	430a      	orrs	r2, r1
 800511c:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800511e:	685a      	ldr	r2, [r3, #4]
 8005120:	68e5      	ldr	r5, [r4, #12]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005122:	49b7      	ldr	r1, [pc, #732]	; (8005400 <HAL_UART_Init+0x31c>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005124:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8005128:	432a      	orrs	r2, r5
 800512a:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800512c:	428b      	cmp	r3, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800512e:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005130:	6899      	ldr	r1, [r3, #8]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005132:	d052      	beq.n	80051da <HAL_UART_Init+0xf6>
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005134:	e9d4 6508 	ldrd	r6, r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005138:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 800513c:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
    tmpreg |= huart->Init.OneBitSampling;
 8005140:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005142:	430a      	orrs	r2, r1
 8005144:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005146:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005148:	49ae      	ldr	r1, [pc, #696]	; (8005404 <HAL_UART_Init+0x320>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800514a:	f022 020f 	bic.w	r2, r2, #15
 800514e:	432a      	orrs	r2, r5
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005150:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005152:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005154:	d028      	beq.n	80051a8 <HAL_UART_Init+0xc4>
 8005156:	4aac      	ldr	r2, [pc, #688]	; (8005408 <HAL_UART_Init+0x324>)
 8005158:	4293      	cmp	r3, r2
 800515a:	f000 8091 	beq.w	8005280 <HAL_UART_Init+0x19c>
 800515e:	4aab      	ldr	r2, [pc, #684]	; (800540c <HAL_UART_Init+0x328>)
 8005160:	4293      	cmp	r3, r2
 8005162:	f000 8165 	beq.w	8005430 <HAL_UART_Init+0x34c>
 8005166:	4aaa      	ldr	r2, [pc, #680]	; (8005410 <HAL_UART_Init+0x32c>)
 8005168:	4293      	cmp	r3, r2
 800516a:	f000 80e4 	beq.w	8005336 <HAL_UART_Init+0x252>
 800516e:	4aa9      	ldr	r2, [pc, #676]	; (8005414 <HAL_UART_Init+0x330>)
 8005170:	4293      	cmp	r3, r2
 8005172:	d111      	bne.n	8005198 <HAL_UART_Init+0xb4>
 8005174:	4ba8      	ldr	r3, [pc, #672]	; (8005418 <HAL_UART_Init+0x334>)
 8005176:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800517a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800517e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005182:	f000 817d 	beq.w	8005480 <HAL_UART_Init+0x39c>
 8005186:	f200 8101 	bhi.w	800538c <HAL_UART_Init+0x2a8>
 800518a:	2b00      	cmp	r3, #0
 800518c:	f000 80e7 	beq.w	800535e <HAL_UART_Init+0x27a>
 8005190:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005194:	f000 80dd 	beq.w	8005352 <HAL_UART_Init+0x26e>
  huart->NbRxDataToProcess = 1;
 8005198:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->RxISR = NULL;
 800519c:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 800519e:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70
  huart->NbRxDataToProcess = 1;
 80051a2:	66a2      	str	r2, [r4, #104]	; 0x68
}
 80051a4:	2001      	movs	r0, #1
 80051a6:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 80051a8:	4b9b      	ldr	r3, [pc, #620]	; (8005418 <HAL_UART_Init+0x334>)
 80051aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051ae:	f003 0303 	and.w	r3, r3, #3
 80051b2:	3b01      	subs	r3, #1
 80051b4:	2b02      	cmp	r3, #2
 80051b6:	f240 80d9 	bls.w	800536c <HAL_UART_Init+0x288>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80051ba:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80051be:	f000 8151 	beq.w	8005464 <HAL_UART_Init+0x380>
        pclk = HAL_RCC_GetPCLK2Freq();
 80051c2:	f7fe fe15 	bl	8003df0 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 80051c6:	2800      	cmp	r0, #0
 80051c8:	f000 80d3 	beq.w	8005372 <HAL_UART_Init+0x28e>
 80051cc:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80051ce:	e081      	b.n	80052d4 <HAL_UART_Init+0x1f0>
    huart->Lock = HAL_UNLOCKED;
 80051d0:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    HAL_UART_MspInit(huart);
 80051d4:	f7fc fcf2 	bl	8001bbc <HAL_UART_MspInit>
 80051d8:	e78d      	b.n	80050f6 <HAL_UART_Init+0x12>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80051da:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 80051de:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 80051e2:	430a      	orrs	r2, r1
 80051e4:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80051e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051e8:	6a61      	ldr	r1, [r4, #36]	; 0x24
  UART_GETCLOCKSOURCE(huart, clocksource);
 80051ea:	488b      	ldr	r0, [pc, #556]	; (8005418 <HAL_UART_Init+0x334>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80051ec:	f022 020f 	bic.w	r2, r2, #15
 80051f0:	430a      	orrs	r2, r1
 80051f2:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80051f4:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 80051f8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80051fc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005200:	f000 813c 	beq.w	800547c <HAL_UART_Init+0x398>
 8005204:	d80c      	bhi.n	8005220 <HAL_UART_Init+0x13c>
 8005206:	2b00      	cmp	r3, #0
 8005208:	f000 8132 	beq.w	8005470 <HAL_UART_Init+0x38c>
 800520c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005210:	d1c2      	bne.n	8005198 <HAL_UART_Init+0xb4>
        pclk = HAL_RCC_GetSysClockFreq();
 8005212:	f7fe fc8b 	bl	8003b2c <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8005216:	2800      	cmp	r0, #0
 8005218:	f000 80ab 	beq.w	8005372 <HAL_UART_Init+0x28e>
 800521c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800521e:	e004      	b.n	800522a <HAL_UART_Init+0x146>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005220:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005224:	d1b8      	bne.n	8005198 <HAL_UART_Init+0xb4>
        pclk = (uint32_t) LSE_VALUE;
 8005226:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800522a:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800522c:	4b7b      	ldr	r3, [pc, #492]	; (800541c <HAL_UART_Init+0x338>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800522e:	eb05 0645 	add.w	r6, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005232:	f833 2011 	ldrh.w	r2, [r3, r1, lsl #1]
 8005236:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800523a:	42b3      	cmp	r3, r6
 800523c:	d3ac      	bcc.n	8005198 <HAL_UART_Init+0xb4>
 800523e:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8005242:	d8a9      	bhi.n	8005198 <HAL_UART_Init+0xb4>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005244:	2600      	movs	r6, #0
 8005246:	2300      	movs	r3, #0
 8005248:	4631      	mov	r1, r6
 800524a:	f7fb fc8b 	bl	8000b64 <__aeabi_uldivmod>
 800524e:	020b      	lsls	r3, r1, #8
 8005250:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005254:	0202      	lsls	r2, r0, #8
 8005256:	0868      	lsrs	r0, r5, #1
 8005258:	1810      	adds	r0, r2, r0
 800525a:	f143 0100 	adc.w	r1, r3, #0
 800525e:	462a      	mov	r2, r5
 8005260:	4633      	mov	r3, r6
 8005262:	f7fb fc7f 	bl	8000b64 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005266:	4b6e      	ldr	r3, [pc, #440]	; (8005420 <HAL_UART_Init+0x33c>)
 8005268:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 800526c:	429a      	cmp	r2, r3
 800526e:	d893      	bhi.n	8005198 <HAL_UART_Init+0xb4>
          huart->Instance->BRR = usartdiv;
 8005270:	6822      	ldr	r2, [r4, #0]
  huart->NbRxDataToProcess = 1;
 8005272:	f04f 1301 	mov.w	r3, #65537	; 0x10001
          huart->Instance->BRR = usartdiv;
 8005276:	60d0      	str	r0, [r2, #12]
  huart->TxISR = NULL;
 8005278:	e9c4 661c 	strd	r6, r6, [r4, #112]	; 0x70
  huart->NbRxDataToProcess = 1;
 800527c:	66a3      	str	r3, [r4, #104]	; 0x68
  return ret;
 800527e:	e043      	b.n	8005308 <HAL_UART_Init+0x224>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005280:	4b65      	ldr	r3, [pc, #404]	; (8005418 <HAL_UART_Init+0x334>)
 8005282:	4a68      	ldr	r2, [pc, #416]	; (8005424 <HAL_UART_Init+0x340>)
 8005284:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005288:	f003 030c 	and.w	r3, r3, #12
 800528c:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800528e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8005292:	d07f      	beq.n	8005394 <HAL_UART_Init+0x2b0>
    switch (clocksource)
 8005294:	2b08      	cmp	r3, #8
 8005296:	f63f af7f 	bhi.w	8005198 <HAL_UART_Init+0xb4>
 800529a:	a201      	add	r2, pc, #4	; (adr r2, 80052a0 <HAL_UART_Init+0x1bc>)
 800529c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052a0:	08005367 	.word	0x08005367
 80052a4:	080051c3 	.word	0x080051c3
 80052a8:	08005333 	.word	0x08005333
 80052ac:	08005199 	.word	0x08005199
 80052b0:	08005359 	.word	0x08005359
 80052b4:	08005199 	.word	0x08005199
 80052b8:	08005199 	.word	0x08005199
 80052bc:	08005199 	.word	0x08005199
 80052c0:	080052d1 	.word	0x080052d1
  UART_GETCLOCKSOURCE(huart, clocksource);
 80052c4:	2b30      	cmp	r3, #48	; 0x30
 80052c6:	f47f af67 	bne.w	8005198 <HAL_UART_Init+0xb4>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80052ca:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80052ce:	d07a      	beq.n	80053c6 <HAL_UART_Init+0x2e2>
 80052d0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80052d4:	6862      	ldr	r2, [r4, #4]
 80052d6:	4b51      	ldr	r3, [pc, #324]	; (800541c <HAL_UART_Init+0x338>)
 80052d8:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
 80052dc:	fbb0 f3f3 	udiv	r3, r0, r3
 80052e0:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 80052e4:	fbb3 f3f2 	udiv	r3, r3, r2
 80052e8:	b29b      	uxth	r3, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80052ea:	f1a3 0110 	sub.w	r1, r3, #16
 80052ee:	f64f 72ef 	movw	r2, #65519	; 0xffef
 80052f2:	4291      	cmp	r1, r2
 80052f4:	f63f af50 	bhi.w	8005198 <HAL_UART_Init+0xb4>
        huart->Instance->BRR = usartdiv;
 80052f8:	6820      	ldr	r0, [r4, #0]
 80052fa:	60c3      	str	r3, [r0, #12]
  huart->RxISR = NULL;
 80052fc:	2200      	movs	r2, #0
  huart->TxISR = NULL;
 80052fe:	e9c4 221c 	strd	r2, r2, [r4, #112]	; 0x70
  huart->NbRxDataToProcess = 1;
 8005302:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005306:	66a1      	str	r1, [r4, #104]	; 0x68
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005308:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800530a:	2b00      	cmp	r3, #0
 800530c:	d13a      	bne.n	8005384 <HAL_UART_Init+0x2a0>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800530e:	6823      	ldr	r3, [r4, #0]
 8005310:	685a      	ldr	r2, [r3, #4]
 8005312:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005316:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005318:	689a      	ldr	r2, [r3, #8]
 800531a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800531e:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8005320:	681a      	ldr	r2, [r3, #0]
 8005322:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8005326:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8005328:	601a      	str	r2, [r3, #0]
}
 800532a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  return (UART_CheckIdleState(huart));
 800532e:	f7ff be75 	b.w	800501c <UART_CheckIdleState>
        pclk = (uint32_t) HSI_VALUE;
 8005332:	483d      	ldr	r0, [pc, #244]	; (8005428 <HAL_UART_Init+0x344>)
 8005334:	e7ce      	b.n	80052d4 <HAL_UART_Init+0x1f0>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005336:	4b38      	ldr	r3, [pc, #224]	; (8005418 <HAL_UART_Init+0x334>)
 8005338:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800533c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005340:	2b80      	cmp	r3, #128	; 0x80
 8005342:	f000 809d 	beq.w	8005480 <HAL_UART_Init+0x39c>
 8005346:	f200 8081 	bhi.w	800544c <HAL_UART_Init+0x368>
 800534a:	b143      	cbz	r3, 800535e <HAL_UART_Init+0x27a>
 800534c:	2b40      	cmp	r3, #64	; 0x40
 800534e:	f47f af23 	bne.w	8005198 <HAL_UART_Init+0xb4>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005352:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8005356:	d07f      	beq.n	8005458 <HAL_UART_Init+0x374>
        pclk = HAL_RCC_GetSysClockFreq();
 8005358:	f7fe fbe8 	bl	8003b2c <HAL_RCC_GetSysClockFreq>
        break;
 800535c:	e733      	b.n	80051c6 <HAL_UART_Init+0xe2>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800535e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8005362:	f000 8082 	beq.w	800546a <HAL_UART_Init+0x386>
        pclk = HAL_RCC_GetPCLK1Freq();
 8005366:	f7fe fd31 	bl	8003dcc <HAL_RCC_GetPCLK1Freq>
        break;
 800536a:	e72c      	b.n	80051c6 <HAL_UART_Init+0xe2>
 800536c:	4a2f      	ldr	r2, [pc, #188]	; (800542c <HAL_UART_Init+0x348>)
 800536e:	5cd3      	ldrb	r3, [r2, r3]
  if (UART_INSTANCE_LOWPOWER(huart))
 8005370:	e78d      	b.n	800528e <HAL_UART_Init+0x1aa>
  huart->RxISR = NULL;
 8005372:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8005374:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005378:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  huart->NbRxDataToProcess = 1;
 800537a:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 800537e:	66a2      	str	r2, [r4, #104]	; 0x68
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005380:	2b00      	cmp	r3, #0
 8005382:	d0c4      	beq.n	800530e <HAL_UART_Init+0x22a>
    UART_AdvFeatureConfig(huart);
 8005384:	4620      	mov	r0, r4
 8005386:	f7ff fdf1 	bl	8004f6c <UART_AdvFeatureConfig>
 800538a:	e7c0      	b.n	800530e <HAL_UART_Init+0x22a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800538c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005390:	d09b      	beq.n	80052ca <HAL_UART_Init+0x1e6>
 8005392:	e701      	b.n	8005198 <HAL_UART_Init+0xb4>
    switch (clocksource)
 8005394:	2b08      	cmp	r3, #8
 8005396:	f63f aeff 	bhi.w	8005198 <HAL_UART_Init+0xb4>
 800539a:	a201      	add	r2, pc, #4	; (adr r2, 80053a0 <HAL_UART_Init+0x2bc>)
 800539c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053a0:	0800546b 	.word	0x0800546b
 80053a4:	08005465 	.word	0x08005465
 80053a8:	080053c5 	.word	0x080053c5
 80053ac:	08005199 	.word	0x08005199
 80053b0:	08005459 	.word	0x08005459
 80053b4:	08005199 	.word	0x08005199
 80053b8:	08005199 	.word	0x08005199
 80053bc:	08005199 	.word	0x08005199
 80053c0:	080053c7 	.word	0x080053c7
        pclk = (uint32_t) HSI_VALUE;
 80053c4:	4818      	ldr	r0, [pc, #96]	; (8005428 <HAL_UART_Init+0x344>)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80053c6:	6862      	ldr	r2, [r4, #4]
 80053c8:	4914      	ldr	r1, [pc, #80]	; (800541c <HAL_UART_Init+0x338>)
 80053ca:	0853      	lsrs	r3, r2, #1
 80053cc:	f831 1015 	ldrh.w	r1, [r1, r5, lsl #1]
 80053d0:	fbb0 f0f1 	udiv	r0, r0, r1
 80053d4:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 80053d8:	fbb0 f0f2 	udiv	r0, r0, r2
 80053dc:	b282      	uxth	r2, r0
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80053de:	f1a2 0110 	sub.w	r1, r2, #16
 80053e2:	f64f 73ef 	movw	r3, #65519	; 0xffef
 80053e6:	4299      	cmp	r1, r3
 80053e8:	f63f aed6 	bhi.w	8005198 <HAL_UART_Init+0xb4>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80053ec:	f020 030f 	bic.w	r3, r0, #15
 80053f0:	b29b      	uxth	r3, r3
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80053f2:	f3c2 0242 	ubfx	r2, r2, #1, #3
        huart->Instance->BRR = brrtemp;
 80053f6:	6820      	ldr	r0, [r4, #0]
 80053f8:	4313      	orrs	r3, r2
 80053fa:	e77e      	b.n	80052fa <HAL_UART_Init+0x216>
 80053fc:	cfff69f3 	.word	0xcfff69f3
 8005400:	40008000 	.word	0x40008000
 8005404:	40013800 	.word	0x40013800
 8005408:	40004400 	.word	0x40004400
 800540c:	40004800 	.word	0x40004800
 8005410:	40004c00 	.word	0x40004c00
 8005414:	40005000 	.word	0x40005000
 8005418:	40021000 	.word	0x40021000
 800541c:	08005838 	.word	0x08005838
 8005420:	000ffcff 	.word	0x000ffcff
 8005424:	08005828 	.word	0x08005828
 8005428:	00f42400 	.word	0x00f42400
 800542c:	08005824 	.word	0x08005824
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005430:	4b16      	ldr	r3, [pc, #88]	; (800548c <HAL_UART_Init+0x3a8>)
 8005432:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005436:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800543a:	2b20      	cmp	r3, #32
 800543c:	d020      	beq.n	8005480 <HAL_UART_Init+0x39c>
 800543e:	f63f af41 	bhi.w	80052c4 <HAL_UART_Init+0x1e0>
 8005442:	2b00      	cmp	r3, #0
 8005444:	d08b      	beq.n	800535e <HAL_UART_Init+0x27a>
 8005446:	2b10      	cmp	r3, #16
 8005448:	d083      	beq.n	8005352 <HAL_UART_Init+0x26e>
 800544a:	e6a5      	b.n	8005198 <HAL_UART_Init+0xb4>
 800544c:	2bc0      	cmp	r3, #192	; 0xc0
 800544e:	f43f af3c 	beq.w	80052ca <HAL_UART_Init+0x1e6>
 8005452:	e6a1      	b.n	8005198 <HAL_UART_Init+0xb4>
}
 8005454:	2001      	movs	r0, #1
 8005456:	4770      	bx	lr
        pclk = HAL_RCC_GetSysClockFreq();
 8005458:	f7fe fb68 	bl	8003b2c <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 800545c:	2800      	cmp	r0, #0
 800545e:	d088      	beq.n	8005372 <HAL_UART_Init+0x28e>
 8005460:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005462:	e7b0      	b.n	80053c6 <HAL_UART_Init+0x2e2>
        pclk = HAL_RCC_GetPCLK2Freq();
 8005464:	f7fe fcc4 	bl	8003df0 <HAL_RCC_GetPCLK2Freq>
        break;
 8005468:	e7f8      	b.n	800545c <HAL_UART_Init+0x378>
        pclk = HAL_RCC_GetPCLK1Freq();
 800546a:	f7fe fcaf 	bl	8003dcc <HAL_RCC_GetPCLK1Freq>
        break;
 800546e:	e7f5      	b.n	800545c <HAL_UART_Init+0x378>
        pclk = HAL_RCC_GetPCLK1Freq();
 8005470:	f7fe fcac 	bl	8003dcc <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8005474:	2800      	cmp	r0, #0
 8005476:	f43f af7c 	beq.w	8005372 <HAL_UART_Init+0x28e>
 800547a:	e6cf      	b.n	800521c <HAL_UART_Init+0x138>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800547c:	4804      	ldr	r0, [pc, #16]	; (8005490 <HAL_UART_Init+0x3ac>)
 800547e:	e6d4      	b.n	800522a <HAL_UART_Init+0x146>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005480:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
        pclk = (uint32_t) HSI_VALUE;
 8005484:	4802      	ldr	r0, [pc, #8]	; (8005490 <HAL_UART_Init+0x3ac>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005486:	f47f af25 	bne.w	80052d4 <HAL_UART_Init+0x1f0>
 800548a:	e79c      	b.n	80053c6 <HAL_UART_Init+0x2e2>
 800548c:	40021000 	.word	0x40021000
 8005490:	00f42400 	.word	0x00f42400

08005494 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005494:	4770      	bx	lr
 8005496:	bf00      	nop

08005498 <HAL_UARTEx_RxFifoFullCallback>:
 8005498:	4770      	bx	lr
 800549a:	bf00      	nop

0800549c <HAL_UARTEx_TxFifoEmptyCallback>:
 800549c:	4770      	bx	lr
 800549e:	bf00      	nop

080054a0 <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80054a0:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 80054a4:	2a01      	cmp	r2, #1
 80054a6:	d017      	beq.n	80054d8 <HAL_UARTEx_DisableFifoMode+0x38>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80054a8:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80054aa:	2124      	movs	r1, #36	; 0x24
{
 80054ac:	b430      	push	{r4, r5}
  huart->gState = HAL_UART_STATE_BUSY;
 80054ae:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
 80054b2:	4603      	mov	r3, r0
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80054b4:	6810      	ldr	r0, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80054b6:	6814      	ldr	r4, [r2, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80054b8:	2100      	movs	r1, #0
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80054ba:	f020 5000 	bic.w	r0, r0, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 80054be:	f024 0401 	bic.w	r4, r4, #1
 80054c2:	6014      	str	r4, [r2, #0]

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);

  huart->gState = HAL_UART_STATE_READY;
 80054c4:	2520      	movs	r5, #32
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80054c6:	6659      	str	r1, [r3, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80054c8:	6010      	str	r0, [r2, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80054ca:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80

  return HAL_OK;
 80054ce:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 80054d0:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 80054d4:	bc30      	pop	{r4, r5}
 80054d6:	4770      	bx	lr
  __HAL_LOCK(huart);
 80054d8:	2002      	movs	r0, #2
}
 80054da:	4770      	bx	lr

080054dc <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80054dc:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 80054e0:	2a01      	cmp	r2, #1
 80054e2:	d033      	beq.n	800554c <HAL_UARTEx_SetTxFifoThreshold+0x70>

  huart->gState = HAL_UART_STATE_BUSY;
 80054e4:	4603      	mov	r3, r0
 80054e6:	2024      	movs	r0, #36	; 0x24

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80054e8:	681a      	ldr	r2, [r3, #0]
{
 80054ea:	b4f0      	push	{r4, r5, r6, r7}
  huart->gState = HAL_UART_STATE_BUSY;
 80054ec:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80054f0:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80054f2:	6810      	ldr	r0, [r2, #0]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80054f4:	6e5d      	ldr	r5, [r3, #100]	; 0x64
  __HAL_UART_DISABLE(huart);
 80054f6:	f020 0001 	bic.w	r0, r0, #1
 80054fa:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80054fc:	6890      	ldr	r0, [r2, #8]
 80054fe:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 8005502:	4301      	orrs	r1, r0
 8005504:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005506:	b1f5      	cbz	r5, 8005546 <HAL_UARTEx_SetTxFifoThreshold+0x6a>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005508:	6896      	ldr	r6, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800550a:	6895      	ldr	r5, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800550c:	4810      	ldr	r0, [pc, #64]	; (8005550 <HAL_UARTEx_SetTxFifoThreshold+0x74>)
                               (uint16_t)denominator[tx_fifo_threshold];
 800550e:	4f11      	ldr	r7, [pc, #68]	; (8005554 <HAL_UARTEx_SetTxFifoThreshold+0x78>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005510:	f3c6 6642 	ubfx	r6, r6, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005514:	0f6d      	lsrs	r5, r5, #29
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005516:	5d81      	ldrb	r1, [r0, r6]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005518:	5d40      	ldrb	r0, [r0, r5]
                               (uint16_t)denominator[rx_fifo_threshold];
 800551a:	5dbe      	ldrb	r6, [r7, r6]
                               (uint16_t)denominator[tx_fifo_threshold];
 800551c:	5d7d      	ldrb	r5, [r7, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800551e:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005520:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005522:	fbb1 f1f6 	udiv	r1, r1, r6
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005526:	fbb0 f0f5 	udiv	r0, r0, r5
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800552a:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 800552e:	2100      	movs	r1, #0
  huart->gState = HAL_UART_STATE_READY;
 8005530:	2520      	movs	r5, #32
 8005532:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005536:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 8005538:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  return HAL_OK;
 800553c:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800553e:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 8005542:	bcf0      	pop	{r4, r5, r6, r7}
 8005544:	4770      	bx	lr
    huart->NbRxDataToProcess = 1U;
 8005546:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 8005548:	4608      	mov	r0, r1
 800554a:	e7ee      	b.n	800552a <HAL_UARTEx_SetTxFifoThreshold+0x4e>
  __HAL_LOCK(huart);
 800554c:	2002      	movs	r0, #2
}
 800554e:	4770      	bx	lr
 8005550:	08005858 	.word	0x08005858
 8005554:	08005850 	.word	0x08005850

08005558 <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 8005558:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 800555c:	2a01      	cmp	r2, #1
 800555e:	d033      	beq.n	80055c8 <HAL_UARTEx_SetRxFifoThreshold+0x70>
  huart->gState = HAL_UART_STATE_BUSY;
 8005560:	4603      	mov	r3, r0
 8005562:	2024      	movs	r0, #36	; 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005564:	681a      	ldr	r2, [r3, #0]
{
 8005566:	b4f0      	push	{r4, r5, r6, r7}
  huart->gState = HAL_UART_STATE_BUSY;
 8005568:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800556c:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 800556e:	6810      	ldr	r0, [r2, #0]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005570:	6e5d      	ldr	r5, [r3, #100]	; 0x64
  __HAL_UART_DISABLE(huart);
 8005572:	f020 0001 	bic.w	r0, r0, #1
 8005576:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005578:	6890      	ldr	r0, [r2, #8]
 800557a:	f020 6060 	bic.w	r0, r0, #234881024	; 0xe000000
 800557e:	4301      	orrs	r1, r0
 8005580:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005582:	b1f5      	cbz	r5, 80055c2 <HAL_UARTEx_SetRxFifoThreshold+0x6a>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005584:	6896      	ldr	r6, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005586:	6895      	ldr	r5, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005588:	4810      	ldr	r0, [pc, #64]	; (80055cc <HAL_UARTEx_SetRxFifoThreshold+0x74>)
                               (uint16_t)denominator[tx_fifo_threshold];
 800558a:	4f11      	ldr	r7, [pc, #68]	; (80055d0 <HAL_UARTEx_SetRxFifoThreshold+0x78>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800558c:	f3c6 6642 	ubfx	r6, r6, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005590:	0f6d      	lsrs	r5, r5, #29
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005592:	5d81      	ldrb	r1, [r0, r6]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005594:	5d40      	ldrb	r0, [r0, r5]
                               (uint16_t)denominator[rx_fifo_threshold];
 8005596:	5dbe      	ldrb	r6, [r7, r6]
                               (uint16_t)denominator[tx_fifo_threshold];
 8005598:	5d7d      	ldrb	r5, [r7, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800559a:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800559c:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800559e:	fbb1 f1f6 	udiv	r1, r1, r6
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80055a2:	fbb0 f0f5 	udiv	r0, r0, r5
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80055a6:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 80055aa:	2100      	movs	r1, #0
  huart->gState = HAL_UART_STATE_READY;
 80055ac:	2520      	movs	r5, #32
 80055ae:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80055b2:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 80055b4:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  return HAL_OK;
 80055b8:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 80055ba:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 80055be:	bcf0      	pop	{r4, r5, r6, r7}
 80055c0:	4770      	bx	lr
    huart->NbRxDataToProcess = 1U;
 80055c2:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 80055c4:	4608      	mov	r0, r1
 80055c6:	e7ee      	b.n	80055a6 <HAL_UARTEx_SetRxFifoThreshold+0x4e>
  __HAL_LOCK(huart);
 80055c8:	2002      	movs	r0, #2
}
 80055ca:	4770      	bx	lr
 80055cc:	08005858 	.word	0x08005858
 80055d0:	08005850 	.word	0x08005850

080055d4 <__libc_init_array>:
 80055d4:	b570      	push	{r4, r5, r6, lr}
 80055d6:	4d0d      	ldr	r5, [pc, #52]	; (800560c <__libc_init_array+0x38>)
 80055d8:	4c0d      	ldr	r4, [pc, #52]	; (8005610 <__libc_init_array+0x3c>)
 80055da:	1b64      	subs	r4, r4, r5
 80055dc:	10a4      	asrs	r4, r4, #2
 80055de:	2600      	movs	r6, #0
 80055e0:	42a6      	cmp	r6, r4
 80055e2:	d109      	bne.n	80055f8 <__libc_init_array+0x24>
 80055e4:	4d0b      	ldr	r5, [pc, #44]	; (8005614 <__libc_init_array+0x40>)
 80055e6:	4c0c      	ldr	r4, [pc, #48]	; (8005618 <__libc_init_array+0x44>)
 80055e8:	f000 f820 	bl	800562c <_init>
 80055ec:	1b64      	subs	r4, r4, r5
 80055ee:	10a4      	asrs	r4, r4, #2
 80055f0:	2600      	movs	r6, #0
 80055f2:	42a6      	cmp	r6, r4
 80055f4:	d105      	bne.n	8005602 <__libc_init_array+0x2e>
 80055f6:	bd70      	pop	{r4, r5, r6, pc}
 80055f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80055fc:	4798      	blx	r3
 80055fe:	3601      	adds	r6, #1
 8005600:	e7ee      	b.n	80055e0 <__libc_init_array+0xc>
 8005602:	f855 3b04 	ldr.w	r3, [r5], #4
 8005606:	4798      	blx	r3
 8005608:	3601      	adds	r6, #1
 800560a:	e7f2      	b.n	80055f2 <__libc_init_array+0x1e>
 800560c:	08005868 	.word	0x08005868
 8005610:	08005868 	.word	0x08005868
 8005614:	08005868 	.word	0x08005868
 8005618:	0800586c 	.word	0x0800586c

0800561c <memset>:
 800561c:	4402      	add	r2, r0
 800561e:	4603      	mov	r3, r0
 8005620:	4293      	cmp	r3, r2
 8005622:	d100      	bne.n	8005626 <memset+0xa>
 8005624:	4770      	bx	lr
 8005626:	f803 1b01 	strb.w	r1, [r3], #1
 800562a:	e7f9      	b.n	8005620 <memset+0x4>

0800562c <_init>:
 800562c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800562e:	bf00      	nop
 8005630:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005632:	bc08      	pop	{r3}
 8005634:	469e      	mov	lr, r3
 8005636:	4770      	bx	lr

08005638 <_fini>:
 8005638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800563a:	bf00      	nop
 800563c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800563e:	bc08      	pop	{r3}
 8005640:	469e      	mov	lr, r3
 8005642:	4770      	bx	lr
