{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642959341865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642959341865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 24 01:35:40 2022 " "Processing started: Mon Jan 24 01:35:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642959341865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642959341865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock2 -c clock2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock2 -c clock2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642959341865 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642959342342 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642959342342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock2.v 1 1 " "Found 1 design units, including 1 entities, in source file clock2.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock2 " "Found entity 1: clock2" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642959349250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642959349250 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock2 " "Elaborating entity \"clock2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642959349283 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clr clock2.v(7) " "Verilog HDL Always Construct warning at clock2.v(7): variable \"clr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1642959349284 "|clock2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Hr clock2.v(11) " "Verilog HDL Always Construct warning at clock2.v(11): variable \"Hr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1642959349284 "|clock2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Min clock2.v(11) " "Verilog HDL Always Construct warning at clock2.v(11): variable \"Min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1642959349284 "|clock2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Sec clock2.v(11) " "Verilog HDL Always Construct warning at clock2.v(11): variable \"Sec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1642959349284 "|clock2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Hr clock2.v(15) " "Verilog HDL Always Construct warning at clock2.v(15): variable \"Hr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1642959349284 "|clock2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Min clock2.v(15) " "Verilog HDL Always Construct warning at clock2.v(15): variable \"Min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1642959349284 "|clock2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Sec clock2.v(15) " "Verilog HDL Always Construct warning at clock2.v(15): variable \"Sec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1642959349284 "|clock2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock2.v(18) " "Verilog HDL assignment warning at clock2.v(18): truncated value with size 32 to match size of target (4)" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642959349285 "|clock2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Min clock2.v(20) " "Verilog HDL Always Construct warning at clock2.v(20): variable \"Min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1642959349285 "|clock2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Sec clock2.v(20) " "Verilog HDL Always Construct warning at clock2.v(20): variable \"Sec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1642959349285 "|clock2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Hr clock2.v(24) " "Verilog HDL Always Construct warning at clock2.v(24): variable \"Hr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1642959349285 "|clock2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock2.v(24) " "Verilog HDL assignment warning at clock2.v(24): truncated value with size 32 to match size of target (4)" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642959349285 "|clock2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Min clock2.v(26) " "Verilog HDL Always Construct warning at clock2.v(26): variable \"Min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1642959349285 "|clock2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Sec clock2.v(26) " "Verilog HDL Always Construct warning at clock2.v(26): variable \"Sec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1642959349285 "|clock2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock2.v(30) " "Verilog HDL assignment warning at clock2.v(30): truncated value with size 32 to match size of target (4)" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642959349285 "|clock2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Sec clock2.v(32) " "Verilog HDL Always Construct warning at clock2.v(32): variable \"Sec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1642959349285 "|clock2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Min clock2.v(35) " "Verilog HDL Always Construct warning at clock2.v(35): variable \"Min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1642959349285 "|clock2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock2.v(35) " "Verilog HDL assignment warning at clock2.v(35): truncated value with size 32 to match size of target (4)" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642959349285 "|clock2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Sec clock2.v(37) " "Verilog HDL Always Construct warning at clock2.v(37): variable \"Sec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1642959349286 "|clock2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock2.v(40) " "Verilog HDL assignment warning at clock2.v(40): truncated value with size 32 to match size of target (4)" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642959349286 "|clock2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Sec clock2.v(45) " "Verilog HDL Always Construct warning at clock2.v(45): variable \"Sec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1642959349286 "|clock2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock2.v(45) " "Verilog HDL assignment warning at clock2.v(45): truncated value with size 32 to match size of target (4)" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642959349286 "|clock2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Hr clock2.v(6) " "Verilog HDL Always Construct warning at clock2.v(6): inferring latch(es) for variable \"Hr\", which holds its previous value in one or more paths through the always construct" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1642959349287 "|clock2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Min clock2.v(6) " "Verilog HDL Always Construct warning at clock2.v(6): inferring latch(es) for variable \"Min\", which holds its previous value in one or more paths through the always construct" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1642959349287 "|clock2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sec clock2.v(6) " "Verilog HDL Always Construct warning at clock2.v(6): inferring latch(es) for variable \"Sec\", which holds its previous value in one or more paths through the always construct" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1642959349287 "|clock2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sec\[4\] clock2.v(11) " "Inferred latch for \"Sec\[4\]\" at clock2.v(11)" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642959349288 "|clock2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sec\[5\] clock2.v(11) " "Inferred latch for \"Sec\[5\]\" at clock2.v(11)" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642959349288 "|clock2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sec\[6\] clock2.v(11) " "Inferred latch for \"Sec\[6\]\" at clock2.v(11)" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642959349288 "|clock2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sec\[7\] clock2.v(11) " "Inferred latch for \"Sec\[7\]\" at clock2.v(11)" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642959349288 "|clock2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Min\[0\] clock2.v(11) " "Inferred latch for \"Min\[0\]\" at clock2.v(11)" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642959349288 "|clock2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Min\[1\] clock2.v(11) " "Inferred latch for \"Min\[1\]\" at clock2.v(11)" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642959349288 "|clock2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Min\[2\] clock2.v(11) " "Inferred latch for \"Min\[2\]\" at clock2.v(11)" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642959349288 "|clock2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Min\[3\] clock2.v(11) " "Inferred latch for \"Min\[3\]\" at clock2.v(11)" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642959349288 "|clock2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Min\[4\] clock2.v(11) " "Inferred latch for \"Min\[4\]\" at clock2.v(11)" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642959349288 "|clock2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Min\[5\] clock2.v(11) " "Inferred latch for \"Min\[5\]\" at clock2.v(11)" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642959349288 "|clock2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Min\[6\] clock2.v(11) " "Inferred latch for \"Min\[6\]\" at clock2.v(11)" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642959349288 "|clock2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Min\[7\] clock2.v(11) " "Inferred latch for \"Min\[7\]\" at clock2.v(11)" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642959349288 "|clock2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hr\[0\] clock2.v(11) " "Inferred latch for \"Hr\[0\]\" at clock2.v(11)" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642959349288 "|clock2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hr\[1\] clock2.v(11) " "Inferred latch for \"Hr\[1\]\" at clock2.v(11)" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642959349288 "|clock2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hr\[2\] clock2.v(11) " "Inferred latch for \"Hr\[2\]\" at clock2.v(11)" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642959349289 "|clock2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hr\[3\] clock2.v(11) " "Inferred latch for \"Hr\[3\]\" at clock2.v(11)" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642959349289 "|clock2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hr\[4\] clock2.v(11) " "Inferred latch for \"Hr\[4\]\" at clock2.v(11)" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642959349289 "|clock2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hr\[5\] clock2.v(11) " "Inferred latch for \"Hr\[5\]\" at clock2.v(11)" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642959349289 "|clock2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hr\[6\] clock2.v(11) " "Inferred latch for \"Hr\[6\]\" at clock2.v(11)" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642959349289 "|clock2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hr\[7\] clock2.v(11) " "Inferred latch for \"Hr\[7\]\" at clock2.v(11)" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642959349289 "|clock2"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Hr\[1\]\$latch " "Latch Hr\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Sec\[6\]\$latch " "Ports ENA and CLR on the latch are fed by the same signal Sec\[6\]\$latch" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642959349653 ""}  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642959349653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Hr\[2\]\$latch " "Latch Hr\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Sec\[6\]\$latch " "Ports ENA and CLR on the latch are fed by the same signal Sec\[6\]\$latch" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642959349653 ""}  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642959349653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Hr\[3\]\$latch " "Latch Hr\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Sec\[6\]\$latch " "Ports ENA and CLR on the latch are fed by the same signal Sec\[6\]\$latch" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642959349653 ""}  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642959349653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Hr\[5\]\$latch " "Latch Hr\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Sec\[6\]\$latch " "Ports ENA and CLR on the latch are fed by the same signal Sec\[6\]\$latch" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642959349653 ""}  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642959349653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Hr\[6\]\$latch " "Latch Hr\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Sec\[6\]\$latch " "Ports ENA and CLR on the latch are fed by the same signal Sec\[6\]\$latch" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642959349654 ""}  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642959349654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Hr\[7\]\$latch " "Latch Hr\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Sec\[6\]\$latch " "Ports ENA and CLR on the latch are fed by the same signal Sec\[6\]\$latch" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642959349654 ""}  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642959349654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Min\[1\]\$latch " "Latch Min\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Sec\[6\]\$latch " "Ports ENA and CLR on the latch are fed by the same signal Sec\[6\]\$latch" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642959349654 ""}  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642959349654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Min\[2\]\$latch " "Latch Min\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Sec\[6\]\$latch " "Ports ENA and CLR on the latch are fed by the same signal Sec\[6\]\$latch" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642959349654 ""}  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642959349654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Min\[3\]\$latch " "Latch Min\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Sec\[6\]\$latch " "Ports ENA and CLR on the latch are fed by the same signal Sec\[6\]\$latch" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642959349654 ""}  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642959349654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Min\[5\]\$latch " "Latch Min\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Sec\[6\]\$latch " "Ports ENA and CLR on the latch are fed by the same signal Sec\[6\]\$latch" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642959349654 ""}  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642959349654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Min\[6\]\$latch " "Latch Min\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Sec\[6\]\$latch " "Ports ENA and CLR on the latch are fed by the same signal Sec\[6\]\$latch" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642959349654 ""}  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642959349654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Min\[7\]\$latch " "Latch Min\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Sec\[6\]\$latch " "Ports ENA and CLR on the latch are fed by the same signal Sec\[6\]\$latch" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642959349654 ""}  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642959349654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sec\[5\]\$latch " "Latch Sec\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Sec\[3\]~8 " "Ports ENA and CLR on the latch are fed by the same signal Sec\[3\]~8" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642959349654 ""}  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642959349654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sec\[6\]\$latch " "Latch Sec\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Sec\[3\]~8 " "Ports ENA and CLR on the latch are fed by the same signal Sec\[3\]~8" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642959349654 ""}  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642959349654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sec\[7\]\$latch " "Latch Sec\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Sec\[3\]~8 " "Ports ENA and CLR on the latch are fed by the same signal Sec\[3\]~8" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642959349654 ""}  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642959349654 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1642959349801 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1642959350351 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642959350351 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959350380 "|clock2|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1642959350380 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1642959350381 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1642959350381 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1642959350381 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1642959350381 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642959350394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 24 01:35:50 2022 " "Processing ended: Mon Jan 24 01:35:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642959350394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642959350394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642959350394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642959350394 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1642959352910 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642959352911 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 24 01:35:51 2022 " "Processing started: Mon Jan 24 01:35:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642959352911 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1642959352911 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off clock2 -c clock2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off clock2 -c clock2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1642959352911 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1642959353088 ""}
{ "Info" "0" "" "Project  = clock2" {  } {  } 0 0 "Project  = clock2" 0 0 "Fitter" 0 0 1642959353089 ""}
{ "Info" "0" "" "Revision = clock2" {  } {  } 0 0 "Revision = clock2" 0 0 "Fitter" 0 0 1642959353089 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1642959353144 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1642959353144 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "clock2 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"clock2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1642959353151 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1642959353204 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1642959353204 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1642959353298 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1642959353304 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642959353436 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642959353436 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642959353436 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1642959353436 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Verilog/clock2/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642959353438 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Verilog/clock2/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642959353438 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Verilog/clock2/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642959353438 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Verilog/clock2/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642959353438 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Verilog/clock2/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642959353438 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1642959353438 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1642959353439 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "26 26 " "No exact pin location assignment(s) for 26 pins of 26 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1642959353683 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "The Timing Analyzer is analyzing 15 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1642959353835 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "clock2.sdc " "Synopsys Design Constraints File file not found: 'clock2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1642959353836 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1642959353836 ""}
{ "Warning" "WSTA_SCC_LOOP" "51 " "Found combinational loop of 51 nodes" { { "Warning" "WSTA_SCC_NODE" "Equal4~0\|dataa " "Node \"Equal4~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Equal4~0\|combout " "Node \"Equal4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Sec\[4\]\$latch~2\|datab " "Node \"Sec\[4\]\$latch~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Sec\[4\]\$latch~2\|combout " "Node \"Sec\[4\]\$latch~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Sec\[4\]\$latch~2\|datad " "Node \"Sec\[4\]\$latch~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~2\|datab " "Node \"Equal0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~2\|combout " "Node \"Equal0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Sec\[7\]~9\|dataa " "Node \"Sec\[7\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Sec\[7\]~9\|combout " "Node \"Sec\[7\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Sec\[4\]\$latch~2\|datac " "Node \"Sec\[4\]\$latch~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Min\[4\]\$latch~0\|dataa " "Node \"Min\[4\]\$latch~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Min\[4\]\$latch~0\|combout " "Node \"Min\[4\]\$latch~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~1\|dataa " "Node \"Equal0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~1\|combout " "Node \"Equal0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~2\|datad " "Node \"Equal0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Min\[4\]\$latch~0\|datac " "Node \"Min\[4\]\$latch~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Min\[0\]\$latch~0\|dataa " "Node \"Min\[0\]\$latch~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Min\[0\]\$latch~0\|combout " "Node \"Min\[0\]\$latch~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|dataa " "Node \"Equal0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|combout " "Node \"Equal0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~2\|datac " "Node \"Equal0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~6\|datac " "Node \"Equal0~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~6\|combout " "Node \"Equal0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Min\[4\]\$latch~0\|datad " "Node \"Min\[4\]\$latch~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Min\[0\]\$latch~0\|datad " "Node \"Min\[0\]\$latch~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Min\[0\]\$latch~0\|datab " "Node \"Min\[0\]\$latch~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~3\|datab " "Node \"Equal0~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~3\|combout " "Node \"Equal0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Equal1~0\|datab " "Node \"Equal1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Equal1~0\|combout " "Node \"Equal1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Hr\[0\]\$latch~0\|datad " "Node \"Hr\[0\]\$latch~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Hr\[0\]\$latch~0\|combout " "Node \"Hr\[0\]\$latch~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~3\|dataa " "Node \"Equal0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Hr\[0\]\$latch~0\|datab " "Node \"Hr\[0\]\$latch~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Hr\[4\]\$latch~0\|datab " "Node \"Hr\[4\]\$latch~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Hr\[4\]\$latch~0\|combout " "Node \"Hr\[4\]\$latch~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~5\|datac " "Node \"Equal0~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~5\|combout " "Node \"Equal0~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Sec\[7\]~9\|datac " "Node \"Sec\[7\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Hr\[4\]\$latch~0\|datad " "Node \"Hr\[4\]\$latch~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Hr\[7\]~0\|datad " "Node \"Hr\[7\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Hr\[7\]~0\|combout " "Node \"Hr\[7\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Hr\[0\]\$latch~0\|dataa " "Node \"Hr\[0\]\$latch~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Hr\[4\]\$latch~0\|dataa " "Node \"Hr\[4\]\$latch~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Sec\[7\]~9\|datad " "Node \"Sec\[7\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~5\|dataa " "Node \"Equal0~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Hr\[0\]\$latch~0\|datac " "Node \"Hr\[0\]\$latch~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~6\|datab " "Node \"Equal0~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Equal4~2\|dataa " "Node \"Equal4~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Equal4~2\|combout " "Node \"Equal4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""} { "Warning" "WSTA_SCC_NODE" "Min\[0\]\$latch~0\|datac " "Node \"Min\[0\]\$latch~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353837 ""}  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 32 -1 0 } } { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } } { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 -1 0 } } { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 15 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1642959353837 ""}
{ "Warning" "WSTA_SCC_LOOP" "20 " "Found combinational loop of 20 nodes" { { "Warning" "WSTA_SCC_NODE" "Equal5~0\|datad " "Node \"Equal5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353838 ""} { "Warning" "WSTA_SCC_NODE" "Equal5~0\|combout " "Node \"Equal5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353838 ""} { "Warning" "WSTA_SCC_NODE" "Sec~14\|datac " "Node \"Sec~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353838 ""} { "Warning" "WSTA_SCC_NODE" "Sec~14\|combout " "Node \"Sec~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353838 ""} { "Warning" "WSTA_SCC_NODE" "Add5~1\|dataa " "Node \"Add5~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353838 ""} { "Warning" "WSTA_SCC_NODE" "Add5~1\|combout " "Node \"Add5~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353838 ""} { "Warning" "WSTA_SCC_NODE" "Sec~14\|dataa " "Node \"Sec~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353838 ""} { "Warning" "WSTA_SCC_NODE" "Equal5~0\|datab " "Node \"Equal5~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353838 ""} { "Warning" "WSTA_SCC_NODE" "Sec~12\|datac " "Node \"Sec~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353838 ""} { "Warning" "WSTA_SCC_NODE" "Sec~12\|combout " "Node \"Sec~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353838 ""} { "Warning" "WSTA_SCC_NODE" "Add5~1\|datac " "Node \"Add5~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353838 ""} { "Warning" "WSTA_SCC_NODE" "Equal5~0\|datac " "Node \"Equal5~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353838 ""} { "Warning" "WSTA_SCC_NODE" "Sec~12\|datab " "Node \"Sec~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353838 ""} { "Warning" "WSTA_SCC_NODE" "Add5~0\|datad " "Node \"Add5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353838 ""} { "Warning" "WSTA_SCC_NODE" "Add5~0\|combout " "Node \"Add5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353838 ""} { "Warning" "WSTA_SCC_NODE" "Sec~13\|dataa " "Node \"Sec~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353838 ""} { "Warning" "WSTA_SCC_NODE" "Sec~13\|combout " "Node \"Sec~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353838 ""} { "Warning" "WSTA_SCC_NODE" "Add5~1\|datad " "Node \"Add5~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353838 ""} { "Warning" "WSTA_SCC_NODE" "Add5~0\|datab " "Node \"Add5~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353838 ""} { "Warning" "WSTA_SCC_NODE" "Sec~13\|datac " "Node \"Sec~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353838 ""}  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 37 -1 0 } } { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 3 -1 0 } } { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 45 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1642959353838 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Sec~11\|combout " "Node \"Sec~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353839 ""} { "Warning" "WSTA_SCC_NODE" "Sec~11\|dataa " "Node \"Sec~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959353839 ""}  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 3 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1642959353839 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add5~0\|datac  to: Sec~13\|combout " "From: Add5~0\|datac  to: Sec~13\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959353900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add5~1\|datab  to: Sec~13\|combout " "From: Add5~1\|datab  to: Sec~13\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959353900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Equal0~2\|dataa  to: Equal4~2\|combout " "From: Equal0~2\|dataa  to: Equal4~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959353900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Equal0~6\|dataa  to: Equal4~2\|combout " "From: Equal0~6\|dataa  to: Equal4~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959353900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Equal4~2\|datab  to: Hr\[7\]~0\|combout " "From: Equal4~2\|datab  to: Hr\[7\]~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959353900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Equal4~2\|datac  to: Hr\[7\]~0\|combout " "From: Equal4~2\|datac  to: Hr\[7\]~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959353900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Equal4~2\|datad  to: Hr\[7\]~0\|combout " "From: Equal4~2\|datad  to: Hr\[7\]~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959353900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Equal5~0\|dataa  to: Sec~13\|combout " "From: Equal5~0\|dataa  to: Sec~13\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959353900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Hr\[4\]\$latch~0\|datac  to: Equal4~2\|combout " "From: Hr\[4\]\$latch~0\|datac  to: Equal4~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959353900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Hr\[7\]~0\|datac  to: Equal4~2\|combout " "From: Hr\[7\]~0\|datac  to: Equal4~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959353900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Sec\[4\]\$latch~2\|dataa  to: Equal4~2\|combout " "From: Sec\[4\]\$latch~2\|dataa  to: Equal4~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959353900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Sec\[7\]~9\|datab  to: Hr\[7\]~0\|combout " "From: Sec\[7\]~9\|datab  to: Hr\[7\]~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959353900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Sec~12\|dataa  to: Sec~13\|combout " "From: Sec~12\|dataa  to: Sec~13\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959353900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Sec~12\|datad  to: Sec~13\|combout " "From: Sec~12\|datad  to: Sec~13\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959353900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Sec~13\|datad  to: Sec~12\|combout " "From: Sec~13\|datad  to: Sec~12\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959353900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Sec~14\|datad  to: Sec~13\|combout " "From: Sec~14\|datad  to: Sec~13\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959353900 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1642959353900 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1642959353901 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1642959353901 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1642959353902 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Equal0~6  " "Automatically promoted node Equal0~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642959353911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Min\[0\]\$latch~0 " "Destination node Min\[0\]\$latch~0" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Verilog/clock2/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642959353911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Min\[4\]\$latch~0 " "Destination node Min\[4\]\$latch~0" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Verilog/clock2/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642959353911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Min\[6\]\$latch " "Destination node Min\[6\]\$latch" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Verilog/clock2/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642959353911 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1642959353911 ""}  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Verilog/clock2/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642959353911 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Equal4~2  " "Automatically promoted node Equal4~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642959353911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Min\[0\]\$latch~0 " "Destination node Min\[0\]\$latch~0" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Verilog/clock2/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642959353911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Min\[3\]\$latch " "Destination node Min\[3\]\$latch" {  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Verilog/clock2/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642959353911 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1642959353911 ""}  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Verilog/clock2/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642959353911 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1642959354142 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1642959354143 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1642959354143 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1642959354143 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1642959354143 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1642959354143 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1642959354144 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1642959354144 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1642959354144 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1642959354144 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1642959354144 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "26 unused 2.5V 2 24 0 " "Number of I/O pins in group: 26 (unused VREF, 2.5V VCCIO, 2 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1642959354145 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1642959354145 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1642959354145 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1642959354146 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1642959354146 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1642959354146 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1642959354146 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1642959354146 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1642959354146 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1642959354146 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1642959354146 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1642959354146 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1642959354146 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642959354159 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1642959354162 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1642959354565 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642959354611 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1642959354622 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1642959355687 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642959355687 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1642959355949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Verilog/clock2/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1642959359412 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1642959359412 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1642959360174 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1642959360174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642959360176 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.42 " "Total time spent on timing analysis during the Fitter is 3.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1642959360281 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1642959360287 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1642959360423 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1642959360423 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1642959360591 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642959361259 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Verilog/clock2/output_files/clock2.fit.smsg " "Generated suppressed messages file C:/Verilog/clock2/output_files/clock2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1642959362974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 82 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6500 " "Peak virtual memory: 6500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642959363253 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 24 01:36:03 2022 " "Processing ended: Mon Jan 24 01:36:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642959363253 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642959363253 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642959363253 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1642959363253 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1642959364877 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642959364877 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 24 01:36:04 2022 " "Processing started: Mon Jan 24 01:36:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642959364877 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1642959364877 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off clock2 -c clock2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off clock2 -c clock2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1642959364877 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1642959365280 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1642959365532 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1642959365550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642959368039 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 24 01:36:08 2022 " "Processing ended: Mon Jan 24 01:36:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642959368039 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642959368039 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642959368039 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1642959368039 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1642959368625 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1642959370111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642959370111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 24 01:36:08 2022 " "Processing started: Mon Jan 24 01:36:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642959370111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1642959370111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta clock2 -c clock2 " "Command: quartus_sta clock2 -c clock2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1642959370111 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1642959370299 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1642959370461 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1642959370461 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642959370514 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642959370514 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "The Timing Analyzer is analyzing 15 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1642959370644 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "clock2.sdc " "Synopsys Design Constraints File file not found: 'clock2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1642959370655 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1642959370655 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clr clr " "create_clock -period 1.000 -name clr clr" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Hr\[1\]\$latch Hr\[1\]\$latch " "create_clock -period 1.000 -name Hr\[1\]\$latch Hr\[1\]\$latch" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1642959370656 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642959370656 ""}
{ "Warning" "WSTA_SCC_LOOP" "51 " "Found combinational loop of 51 nodes" { { "Warning" "WSTA_SCC_NODE" "Equal4~0\|dataa " "Node \"Equal4~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Equal4~0\|combout " "Node \"Equal4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Sec\[4\]\$latch~2\|dataa " "Node \"Sec\[4\]\$latch~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Sec\[4\]\$latch~2\|combout " "Node \"Sec\[4\]\$latch~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Sec\[4\]\$latch~2\|datab " "Node \"Sec\[4\]\$latch~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~2\|datab " "Node \"Equal0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~2\|combout " "Node \"Equal0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~3\|datab " "Node \"Equal0~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~3\|combout " "Node \"Equal0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~5\|datac " "Node \"Equal0~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~5\|combout " "Node \"Equal0~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Hr\[4\]\$latch~0\|dataa " "Node \"Hr\[4\]\$latch~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Hr\[4\]\$latch~0\|combout " "Node \"Hr\[4\]\$latch~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~5\|datab " "Node \"Equal0~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Hr\[4\]\$latch~0\|datab " "Node \"Hr\[4\]\$latch~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Hr\[7\]~0\|datac " "Node \"Hr\[7\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Hr\[7\]~0\|combout " "Node \"Hr\[7\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Hr\[0\]\$latch~0\|datac " "Node \"Hr\[0\]\$latch~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Hr\[0\]\$latch~0\|combout " "Node \"Hr\[0\]\$latch~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~3\|datac " "Node \"Equal0~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Hr\[0\]\$latch~0\|datab " "Node \"Hr\[0\]\$latch~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Sec\[7\]~9\|datab " "Node \"Sec\[7\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Sec\[7\]~9\|combout " "Node \"Sec\[7\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Sec\[4\]\$latch~2\|datac " "Node \"Sec\[4\]\$latch~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Min\[4\]\$latch~0\|datac " "Node \"Min\[4\]\$latch~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Min\[4\]\$latch~0\|combout " "Node \"Min\[4\]\$latch~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~1\|dataa " "Node \"Equal0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~1\|combout " "Node \"Equal0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~2\|dataa " "Node \"Equal0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Min\[4\]\$latch~0\|datad " "Node \"Min\[4\]\$latch~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Min\[0\]\$latch~0\|dataa " "Node \"Min\[0\]\$latch~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Min\[0\]\$latch~0\|combout " "Node \"Min\[0\]\$latch~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|dataa " "Node \"Equal0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|combout " "Node \"Equal0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~6\|dataa " "Node \"Equal0~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~6\|combout " "Node \"Equal0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Min\[4\]\$latch~0\|dataa " "Node \"Min\[4\]\$latch~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Min\[0\]\$latch~0\|datab " "Node \"Min\[0\]\$latch~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~2\|datac " "Node \"Equal0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Min\[0\]\$latch~0\|datad " "Node \"Min\[0\]\$latch~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Equal1~0\|datad " "Node \"Equal1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Equal1~0\|combout " "Node \"Equal1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Sec\[7\]~9\|dataa " "Node \"Sec\[7\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Hr\[4\]\$latch~0\|datac " "Node \"Hr\[4\]\$latch~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Hr\[0\]\$latch~0\|dataa " "Node \"Hr\[0\]\$latch~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Hr\[0\]\$latch~0\|datad " "Node \"Hr\[0\]\$latch~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Sec\[7\]~9\|datad " "Node \"Sec\[7\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~6\|datac " "Node \"Equal0~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Equal4~2\|datab " "Node \"Equal4~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Equal4~2\|combout " "Node \"Equal4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""} { "Warning" "WSTA_SCC_NODE" "Min\[0\]\$latch~0\|datac " "Node \"Min\[0\]\$latch~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370656 ""}  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 32 -1 0 } } { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 0 0 } } { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 11 -1 0 } } { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 15 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1642959370656 ""}
{ "Warning" "WSTA_SCC_LOOP" "20 " "Found combinational loop of 20 nodes" { { "Warning" "WSTA_SCC_NODE" "Equal5~0\|datac " "Node \"Equal5~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370657 ""} { "Warning" "WSTA_SCC_NODE" "Equal5~0\|combout " "Node \"Equal5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370657 ""} { "Warning" "WSTA_SCC_NODE" "Sec~14\|datab " "Node \"Sec~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370657 ""} { "Warning" "WSTA_SCC_NODE" "Sec~14\|combout " "Node \"Sec~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370657 ""} { "Warning" "WSTA_SCC_NODE" "Add5~1\|datac " "Node \"Add5~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370657 ""} { "Warning" "WSTA_SCC_NODE" "Add5~1\|combout " "Node \"Add5~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370657 ""} { "Warning" "WSTA_SCC_NODE" "Sec~14\|datac " "Node \"Sec~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370657 ""} { "Warning" "WSTA_SCC_NODE" "Sec~13\|datab " "Node \"Sec~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370657 ""} { "Warning" "WSTA_SCC_NODE" "Sec~13\|combout " "Node \"Sec~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370657 ""} { "Warning" "WSTA_SCC_NODE" "Equal5~0\|datab " "Node \"Equal5~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370657 ""} { "Warning" "WSTA_SCC_NODE" "Add5~0\|datab " "Node \"Add5~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370657 ""} { "Warning" "WSTA_SCC_NODE" "Add5~0\|combout " "Node \"Add5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370657 ""} { "Warning" "WSTA_SCC_NODE" "Sec~13\|datac " "Node \"Sec~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370657 ""} { "Warning" "WSTA_SCC_NODE" "Add5~1\|datab " "Node \"Add5~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370657 ""} { "Warning" "WSTA_SCC_NODE" "Sec~12\|datab " "Node \"Sec~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370657 ""} { "Warning" "WSTA_SCC_NODE" "Sec~12\|combout " "Node \"Sec~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370657 ""} { "Warning" "WSTA_SCC_NODE" "Equal5~0\|dataa " "Node \"Equal5~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370657 ""} { "Warning" "WSTA_SCC_NODE" "Add5~1\|dataa " "Node \"Add5~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370657 ""} { "Warning" "WSTA_SCC_NODE" "Sec~12\|dataa " "Node \"Sec~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370657 ""} { "Warning" "WSTA_SCC_NODE" "Add5~0\|datac " "Node \"Add5~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370657 ""}  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 37 -1 0 } } { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 3 -1 0 } } { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 45 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1642959370657 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Sec~11\|combout " "Node \"Sec~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370658 ""} { "Warning" "WSTA_SCC_NODE" "Sec~11\|dataa " "Node \"Sec~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642959370658 ""}  } { { "clock2.v" "" { Text "C:/Verilog/clock2/clock2.v" 3 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1642959370658 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "Hr\[1\]\$latch Hr\[1\]\$latch " "Clock target Hr\[1\]\$latch of clock Hr\[1\]\$latch is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1642959370720 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add5~0\|datad  to: Sec~12\|combout " "From: Add5~0\|datad  to: Sec~12\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959370721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add5~1\|datad  to: Sec~12\|combout " "From: Add5~1\|datad  to: Sec~12\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959370721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Equal0~2\|datad  to: Equal4~2\|combout " "From: Equal0~2\|datad  to: Equal4~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959370721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Equal0~5\|datad  to: Equal4~2\|combout " "From: Equal0~5\|datad  to: Equal4~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959370721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Equal0~6\|datad  to: Equal4~2\|combout " "From: Equal0~6\|datad  to: Equal4~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959370721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Equal1~0\|datab  to: Equal4~2\|combout " "From: Equal1~0\|datab  to: Equal4~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959370721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Equal4~2\|dataa  to: Equal1~0\|combout " "From: Equal4~2\|dataa  to: Equal1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959370721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Equal4~2\|datac  to: Equal1~0\|combout " "From: Equal4~2\|datac  to: Equal1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959370721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Equal4~2\|datad  to: Equal1~0\|combout " "From: Equal4~2\|datad  to: Equal1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959370721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Equal5~0\|datad  to: Sec~13\|combout " "From: Equal5~0\|datad  to: Sec~13\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959370721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Hr\[4\]\$latch~0\|datad  to: Equal4~2\|combout " "From: Hr\[4\]\$latch~0\|datad  to: Equal4~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959370721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Hr\[7\]~0\|datad  to: Equal4~2\|combout " "From: Hr\[7\]~0\|datad  to: Equal4~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959370721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Sec\[4\]\$latch~2\|datad  to: Equal4~2\|combout " "From: Sec\[4\]\$latch~2\|datad  to: Equal4~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959370721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Sec\[7\]~9\|datac  to: Equal1~0\|combout " "From: Sec\[7\]~9\|datac  to: Equal1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959370721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Sec~12\|datac  to: Sec~13\|combout " "From: Sec~12\|datac  to: Sec~13\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959370721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Sec~12\|datad  to: Sec~13\|combout " "From: Sec~12\|datad  to: Sec~13\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959370721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Sec~13\|datad  to: Sec~12\|combout " "From: Sec~13\|datad  to: Sec~12\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959370721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Sec~14\|datad  to: Sec~13\|combout " "From: Sec~14\|datad  to: Sec~13\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959370721 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1642959370721 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1642959370721 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642959370722 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1642959370723 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1642959370731 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1642959370756 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1642959370756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -42.804 " "Worst-case setup slack is -42.804" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959370758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959370758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -42.804            -573.834 clr  " "  -42.804            -573.834 clr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959370758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -41.429            -429.127 Hr\[1\]\$latch  " "  -41.429            -429.127 Hr\[1\]\$latch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959370758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642959370758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -14.006 " "Worst-case hold slack is -14.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959370763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959370763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.006            -137.138 clr  " "  -14.006            -137.138 clr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959370763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.070             -65.492 Hr\[1\]\$latch  " "  -12.070             -65.492 Hr\[1\]\$latch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959370763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642959370763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -39.579 " "Worst-case recovery slack is -39.579" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959370768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959370768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -39.579            -539.632 clr  " "  -39.579            -539.632 clr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959370768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -38.469            -393.999 Hr\[1\]\$latch  " "  -38.469            -393.999 Hr\[1\]\$latch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959370768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642959370768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -12.113 " "Worst-case removal slack is -12.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959370773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959370773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.113            -132.479 clr  " "  -12.113            -132.479 clr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959370773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.177             -59.866 Hr\[1\]\$latch  " "  -10.177             -59.866 Hr\[1\]\$latch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959370773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642959370773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -15.750 " "Worst-case minimum pulse width slack is -15.750" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959370775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959370775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.750           -1925.056 clr  " "  -15.750           -1925.056 clr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959370775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.498            -317.564 Hr\[1\]\$latch  " "  -10.498            -317.564 Hr\[1\]\$latch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959370775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642959370775 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1642959370877 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1642959370897 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1642959371083 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "Hr\[1\]\$latch Hr\[1\]\$latch " "Clock target Hr\[1\]\$latch of clock Hr\[1\]\$latch is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1642959371188 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add5~0\|datad  to: Sec~12\|combout " "From: Add5~0\|datad  to: Sec~12\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959371188 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add5~1\|datad  to: Sec~12\|combout " "From: Add5~1\|datad  to: Sec~12\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959371188 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Equal0~2\|datad  to: Equal4~2\|combout " "From: Equal0~2\|datad  to: Equal4~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959371188 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Equal0~5\|datad  to: Equal4~2\|combout " "From: Equal0~5\|datad  to: Equal4~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959371188 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Equal0~6\|datad  to: Equal4~2\|combout " "From: Equal0~6\|datad  to: Equal4~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959371188 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Equal1~0\|datab  to: Equal4~2\|combout " "From: Equal1~0\|datab  to: Equal4~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959371188 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Equal4~2\|dataa  to: Equal1~0\|combout " "From: Equal4~2\|dataa  to: Equal1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959371188 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Equal4~2\|datac  to: Equal1~0\|combout " "From: Equal4~2\|datac  to: Equal1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959371188 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Equal4~2\|datad  to: Equal1~0\|combout " "From: Equal4~2\|datad  to: Equal1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959371188 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Equal5~0\|datad  to: Sec~13\|combout " "From: Equal5~0\|datad  to: Sec~13\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959371188 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Hr\[4\]\$latch~0\|datad  to: Equal4~2\|combout " "From: Hr\[4\]\$latch~0\|datad  to: Equal4~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959371188 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Hr\[7\]~0\|datad  to: Equal4~2\|combout " "From: Hr\[7\]~0\|datad  to: Equal4~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959371188 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Sec\[4\]\$latch~2\|datad  to: Equal4~2\|combout " "From: Sec\[4\]\$latch~2\|datad  to: Equal4~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959371188 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Sec\[7\]~9\|datac  to: Equal1~0\|combout " "From: Sec\[7\]~9\|datac  to: Equal1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959371188 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Sec~12\|datac  to: Sec~13\|combout " "From: Sec~12\|datac  to: Sec~13\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959371188 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Sec~12\|datad  to: Sec~13\|combout " "From: Sec~12\|datad  to: Sec~13\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959371188 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Sec~13\|datad  to: Sec~12\|combout " "From: Sec~13\|datad  to: Sec~12\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959371188 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Sec~14\|datad  to: Sec~13\|combout " "From: Sec~14\|datad  to: Sec~13\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959371188 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1642959371188 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642959371189 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1642959371200 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1642959371200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -40.467 " "Worst-case setup slack is -40.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959371203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959371203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -40.467            -537.059 clr  " "  -40.467            -537.059 clr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959371203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -39.233            -402.887 Hr\[1\]\$latch  " "  -39.233            -402.887 Hr\[1\]\$latch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959371203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642959371203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -13.133 " "Worst-case hold slack is -13.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959371210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959371210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.133            -129.752 clr  " "  -13.133            -129.752 clr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959371210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.006             -61.128 Hr\[1\]\$latch  " "  -11.006             -61.128 Hr\[1\]\$latch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959371210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642959371210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -37.135 " "Worst-case recovery slack is -37.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959371216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959371216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -37.135            -504.347 clr  " "  -37.135            -504.347 clr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959371216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -35.927            -369.493 Hr\[1\]\$latch  " "  -35.927            -369.493 Hr\[1\]\$latch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959371216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642959371216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -11.299 " "Worst-case removal slack is -11.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959371222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959371222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.299            -124.158 clr  " "  -11.299            -124.158 clr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959371222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.172             -54.565 Hr\[1\]\$latch  " "   -9.172             -54.565 Hr\[1\]\$latch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959371222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642959371222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -14.898 " "Worst-case minimum pulse width slack is -14.898" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959371226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959371226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.898           -1791.863 clr  " "  -14.898           -1791.863 clr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959371226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.965            -292.417 Hr\[1\]\$latch  " "   -9.965            -292.417 Hr\[1\]\$latch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959371226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642959371226 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1642959371336 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "Hr\[1\]\$latch Hr\[1\]\$latch " "Clock target Hr\[1\]\$latch of clock Hr\[1\]\$latch is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1642959371496 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add5~0\|datad  to: Sec~12\|combout " "From: Add5~0\|datad  to: Sec~12\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959371496 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add5~1\|datad  to: Sec~12\|combout " "From: Add5~1\|datad  to: Sec~12\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959371496 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Equal0~2\|datad  to: Equal4~2\|combout " "From: Equal0~2\|datad  to: Equal4~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959371496 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Equal0~5\|datad  to: Equal4~2\|combout " "From: Equal0~5\|datad  to: Equal4~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959371496 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Equal0~6\|datad  to: Equal4~2\|combout " "From: Equal0~6\|datad  to: Equal4~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959371496 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Equal1~0\|datab  to: Equal4~2\|combout " "From: Equal1~0\|datab  to: Equal4~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959371496 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Equal4~2\|dataa  to: Equal1~0\|combout " "From: Equal4~2\|dataa  to: Equal1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959371496 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Equal4~2\|datac  to: Equal1~0\|combout " "From: Equal4~2\|datac  to: Equal1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959371496 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Equal4~2\|datad  to: Equal1~0\|combout " "From: Equal4~2\|datad  to: Equal1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959371496 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Equal5~0\|datad  to: Sec~13\|combout " "From: Equal5~0\|datad  to: Sec~13\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959371496 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Hr\[4\]\$latch~0\|datad  to: Equal4~2\|combout " "From: Hr\[4\]\$latch~0\|datad  to: Equal4~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959371496 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Hr\[7\]~0\|datad  to: Equal4~2\|combout " "From: Hr\[7\]~0\|datad  to: Equal4~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959371496 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Sec\[4\]\$latch~2\|datad  to: Equal4~2\|combout " "From: Sec\[4\]\$latch~2\|datad  to: Equal4~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959371496 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Sec\[7\]~9\|datac  to: Equal1~0\|combout " "From: Sec\[7\]~9\|datac  to: Equal1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959371496 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Sec~12\|datac  to: Sec~13\|combout " "From: Sec~12\|datac  to: Sec~13\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959371496 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Sec~12\|datad  to: Sec~13\|combout " "From: Sec~12\|datad  to: Sec~13\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959371496 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Sec~13\|datad  to: Sec~12\|combout " "From: Sec~13\|datad  to: Sec~12\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959371496 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Sec~14\|datad  to: Sec~13\|combout " "From: Sec~14\|datad  to: Sec~13\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642959371496 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1642959371496 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642959371497 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1642959371500 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1642959371500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.211 " "Worst-case setup slack is -19.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959371506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959371506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.211            -259.318 clr  " "  -19.211            -259.318 clr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959371506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.328            -191.992 Hr\[1\]\$latch  " "  -18.328            -191.992 Hr\[1\]\$latch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959371506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642959371506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.383 " "Worst-case hold slack is -6.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959371514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959371514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.383             -62.054 clr  " "   -6.383             -62.054 clr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959371514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.239             -25.181 Hr\[1\]\$latch  " "   -5.239             -25.181 Hr\[1\]\$latch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959371514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642959371514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -17.801 " "Worst-case recovery slack is -17.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959371522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959371522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.801            -243.237 clr  " "  -17.801            -243.237 clr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959371522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.403            -175.394 Hr\[1\]\$latch  " "  -17.403            -175.394 Hr\[1\]\$latch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959371522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642959371522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -5.498 " "Worst-case removal slack is -5.498" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959371530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959371530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.498             -60.032 clr  " "   -5.498             -60.032 clr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959371530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.354             -22.868 Hr\[1\]\$latch  " "   -4.354             -22.868 Hr\[1\]\$latch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959371530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642959371530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -6.880 " "Worst-case minimum pulse width slack is -6.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959371535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959371535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.880            -781.494 clr  " "   -6.880            -781.494 clr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959371535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.450            -122.525 Hr\[1\]\$latch  " "   -4.450            -122.525 Hr\[1\]\$latch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642959371535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642959371535 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1642959372008 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1642959372008 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 85 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4905 " "Peak virtual memory: 4905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642959372082 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 24 01:36:12 2022 " "Processing ended: Mon Jan 24 01:36:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642959372082 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642959372082 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642959372082 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1642959372082 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 226 s " "Quartus Prime Full Compilation was successful. 0 errors, 226 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1642959372751 ""}
