# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../filter_vivado.ip_user_files/bd/filter_bd/ip/filter_bd_axi_dma_0_0/sim/filter_bd_axi_dma_0_0.vhd" \
"../../../../filter_vivado.ip_user_files/bd/filter_bd/ip/filter_bd_axi_smc_1/bd_0/ip/ip_1/sim/bd_dff4_psr_aclk_0.vhd" \
"../../../../filter_vivado.ip_user_files/bd/filter_bd/ip/filter_bd_rst_ps7_0_50M_1/sim/filter_bd_rst_ps7_0_50M_1.vhd" \

# Do not sort compile order
nosort
