

================================================================
== Vitis HLS Report for 'mmult_fpga'
================================================================
* Date:           Sun Nov  1 02:43:10 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        mmult_fpga
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 4.867 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3476|     3476| 23.174 us | 23.174 us |  3477|  3477|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_2_VITIS_LOOP_21_3  |     2119|     2119|        74|          2|          1|  1024|    yes   |
        |- VITIS_LOOP_28_4_VITIS_LOOP_29_5  |     1286|     1286|       264|          1|          1|  1024|    yes   |
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   2326|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       30|  160|   15709|  14297|    -|
|Memory           |       64|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|   1409|    -|
|Register         |        -|    -|   46219|    512|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       94|  160|   61928|  18544|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       21|   44|      43|     26|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                     |control_s_axi                   |        0|   0|   246|   424|    0|
    |fadd_32ns_32ns_32_8_full_dsp_1_U1   |fadd_32ns_32ns_32_8_full_dsp_1  |        0|   2|   296|   244|    0|
    |fadd_32ns_32ns_32_8_full_dsp_1_U2   |fadd_32ns_32ns_32_8_full_dsp_1  |        0|   2|   296|   244|    0|
    |fadd_32ns_32ns_32_8_full_dsp_1_U3   |fadd_32ns_32ns_32_8_full_dsp_1  |        0|   2|   296|   244|    0|
    |fadd_32ns_32ns_32_8_full_dsp_1_U4   |fadd_32ns_32ns_32_8_full_dsp_1  |        0|   2|   296|   244|    0|
    |fadd_32ns_32ns_32_8_full_dsp_1_U5   |fadd_32ns_32ns_32_8_full_dsp_1  |        0|   2|   296|   244|    0|
    |fadd_32ns_32ns_32_8_full_dsp_1_U6   |fadd_32ns_32ns_32_8_full_dsp_1  |        0|   2|   296|   244|    0|
    |fadd_32ns_32ns_32_8_full_dsp_1_U7   |fadd_32ns_32ns_32_8_full_dsp_1  |        0|   2|   296|   244|    0|
    |fadd_32ns_32ns_32_8_full_dsp_1_U8   |fadd_32ns_32ns_32_8_full_dsp_1  |        0|   2|   296|   244|    0|
    |fadd_32ns_32ns_32_8_full_dsp_1_U9   |fadd_32ns_32ns_32_8_full_dsp_1  |        0|   2|   296|   244|    0|
    |fadd_32ns_32ns_32_8_full_dsp_1_U10  |fadd_32ns_32ns_32_8_full_dsp_1  |        0|   2|   296|   244|    0|
    |fadd_32ns_32ns_32_8_full_dsp_1_U11  |fadd_32ns_32ns_32_8_full_dsp_1  |        0|   2|   296|   244|    0|
    |fadd_32ns_32ns_32_8_full_dsp_1_U12  |fadd_32ns_32ns_32_8_full_dsp_1  |        0|   2|   296|   244|    0|
    |fadd_32ns_32ns_32_8_full_dsp_1_U13  |fadd_32ns_32ns_32_8_full_dsp_1  |        0|   2|   296|   244|    0|
    |fadd_32ns_32ns_32_8_full_dsp_1_U14  |fadd_32ns_32ns_32_8_full_dsp_1  |        0|   2|   296|   244|    0|
    |fadd_32ns_32ns_32_8_full_dsp_1_U15  |fadd_32ns_32ns_32_8_full_dsp_1  |        0|   2|   296|   244|    0|
    |fadd_32ns_32ns_32_8_full_dsp_1_U16  |fadd_32ns_32ns_32_8_full_dsp_1  |        0|   2|   296|   244|    0|
    |fadd_32ns_32ns_32_8_full_dsp_1_U17  |fadd_32ns_32ns_32_8_full_dsp_1  |        0|   2|   296|   244|    0|
    |fadd_32ns_32ns_32_8_full_dsp_1_U18  |fadd_32ns_32ns_32_8_full_dsp_1  |        0|   2|   296|   244|    0|
    |fadd_32ns_32ns_32_8_full_dsp_1_U19  |fadd_32ns_32ns_32_8_full_dsp_1  |        0|   2|   296|   244|    0|
    |fadd_32ns_32ns_32_8_full_dsp_1_U20  |fadd_32ns_32ns_32_8_full_dsp_1  |        0|   2|   296|   244|    0|
    |fadd_32ns_32ns_32_8_full_dsp_1_U21  |fadd_32ns_32ns_32_8_full_dsp_1  |        0|   2|   296|   244|    0|
    |fadd_32ns_32ns_32_8_full_dsp_1_U22  |fadd_32ns_32ns_32_8_full_dsp_1  |        0|   2|   296|   244|    0|
    |fadd_32ns_32ns_32_8_full_dsp_1_U23  |fadd_32ns_32ns_32_8_full_dsp_1  |        0|   2|   296|   244|    0|
    |fadd_32ns_32ns_32_8_full_dsp_1_U24  |fadd_32ns_32ns_32_8_full_dsp_1  |        0|   2|   296|   244|    0|
    |fadd_32ns_32ns_32_8_full_dsp_1_U25  |fadd_32ns_32ns_32_8_full_dsp_1  |        0|   2|   296|   244|    0|
    |fadd_32ns_32ns_32_8_full_dsp_1_U26  |fadd_32ns_32ns_32_8_full_dsp_1  |        0|   2|   296|   244|    0|
    |fadd_32ns_32ns_32_8_full_dsp_1_U27  |fadd_32ns_32ns_32_8_full_dsp_1  |        0|   2|   296|   244|    0|
    |fadd_32ns_32ns_32_8_full_dsp_1_U28  |fadd_32ns_32ns_32_8_full_dsp_1  |        0|   2|   296|   244|    0|
    |fadd_32ns_32ns_32_8_full_dsp_1_U29  |fadd_32ns_32ns_32_8_full_dsp_1  |        0|   2|   296|   244|    0|
    |fadd_32ns_32ns_32_8_full_dsp_1_U30  |fadd_32ns_32ns_32_8_full_dsp_1  |        0|   2|   296|   244|    0|
    |fadd_32ns_32ns_32_8_full_dsp_1_U31  |fadd_32ns_32ns_32_8_full_dsp_1  |        0|   2|   296|   244|    0|
    |fadd_32ns_32ns_32_8_full_dsp_1_U32  |fadd_32ns_32ns_32_8_full_dsp_1  |        0|   2|   296|   244|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U33   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U34   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U35   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U36   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U37   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U38   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U39   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U40   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U41   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U42   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U43   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U44   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U45   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U46   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U47   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U48   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U49   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U50   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U51   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U52   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U53   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U54   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U55   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U56   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U57   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U58   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U59   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U60   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U61   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U62   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U63   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U64   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   140|    0|
    |gmem_m_axi_U                        |gmem_m_axi                      |       30|   0|  1415|  1585|    0|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                               |                                |       30| 160| 15709| 14297|    0|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+---------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |  Module | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------+---------+---+----+-----+------+-----+------+-------------+
    |A_tmp_0_U   |A_tmp_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |A_tmp_1_U   |A_tmp_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |A_tmp_2_U   |A_tmp_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |A_tmp_3_U   |A_tmp_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |A_tmp_4_U   |A_tmp_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |A_tmp_5_U   |A_tmp_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |A_tmp_6_U   |A_tmp_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |A_tmp_7_U   |A_tmp_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |A_tmp_8_U   |A_tmp_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |A_tmp_9_U   |A_tmp_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |A_tmp_10_U  |A_tmp_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |A_tmp_11_U  |A_tmp_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |A_tmp_12_U  |A_tmp_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |A_tmp_13_U  |A_tmp_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |A_tmp_14_U  |A_tmp_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |A_tmp_15_U  |A_tmp_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |B_tmp_0_U   |A_tmp_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |B_tmp_1_U   |A_tmp_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |B_tmp_2_U   |A_tmp_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |B_tmp_3_U   |A_tmp_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |B_tmp_4_U   |A_tmp_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |B_tmp_5_U   |A_tmp_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |B_tmp_6_U   |A_tmp_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |B_tmp_7_U   |A_tmp_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |B_tmp_8_U   |A_tmp_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |B_tmp_9_U   |A_tmp_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |B_tmp_10_U  |A_tmp_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |B_tmp_11_U  |A_tmp_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |B_tmp_12_U  |A_tmp_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |B_tmp_13_U  |A_tmp_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |B_tmp_14_U  |A_tmp_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |B_tmp_15_U  |A_tmp_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    +------------+---------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |         |       64|  0|   0|    0|  2048| 1024|    32|        65536|
    +------------+---------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+-----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |add_ln20_1_fu_1846_p2               |     +    |   0|  0|   18|          11|           1|
    |add_ln20_fu_1852_p2                 |     +    |   0|  0|   15|           1|           6|
    |add_ln21_fu_1956_p2                 |     +    |   0|  0|   15|           6|           1|
    |add_ln23_1_fu_1937_p2               |     +    |   0|  0|   66|          59|          59|
    |add_ln23_fu_1911_p2                 |     +    |   0|  0|   17|          10|          10|
    |add_ln24_1_fu_2090_p2               |     +    |   0|  0|   15|           6|           6|
    |add_ln24_fu_1952_p2                 |     +    |   0|  0|   66|          59|          59|
    |add_ln28_1_fu_2185_p2               |     +    |   0|  0|   18|          11|           1|
    |add_ln28_fu_2191_p2                 |     +    |   0|  0|   15|           6|           1|
    |add_ln29_fu_2283_p2                 |     +    |   0|  0|   15|           6|           1|
    |ap_block_pp1_stage0_11001           |    and   |   0|  0|    2|           1|           1|
    |ap_block_state340_io                |    and   |   0|  0|    2|           1|           1|
    |ap_block_state3_io                  |    and   |   0|  0|    2|           1|           1|
    |ap_block_state4_io                  |    and   |   0|  0|    2|           1|           1|
    |ap_block_state73_pp0_stage1_iter35  |    and   |   0|  0|    2|           1|           1|
    |ap_block_state74_pp0_stage0_iter36  |    and   |   0|  0|    2|           1|           1|
    |ap_condition_204                    |    and   |   0|  0|    2|           1|           1|
    |ap_ext_blocking_cur_n               |    and   |   0|  0|    2|           1|           1|
    |ap_ext_blocking_n                   |    and   |   0|  0|    2|           1|           2|
    |ap_int_blocking_n                   |    and   |   0|  0|    2|           2|           2|
    |ap_predicate_op520_readreq_state3   |    and   |   0|  0|    2|           1|           1|
    |ap_predicate_op682_read_state73     |    and   |   0|  0|    2|           1|           1|
    |ap_str_blocking_n                   |    and   |   0|  0|    2|           2|           2|
    |icmp_ln20_fu_1840_p2                |   icmp   |   0|  0|   13|          11|          12|
    |icmp_ln21_fu_1858_p2                |   icmp   |   0|  0|   11|           6|           7|
    |icmp_ln23_fu_1931_p2                |   icmp   |   0|  0|    9|           4|           1|
    |icmp_ln28_fu_2179_p2                |   icmp   |   0|  0|   13|          11|          12|
    |icmp_ln29_fu_2197_p2                |   icmp   |   0|  0|   11|           6|           7|
    |icmp_ln36_fu_2277_p2                |   icmp   |   0|  0|    9|           4|           2|
    |ap_block_pp0_stage0_11001           |    or    |   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_11001           |    or    |   0|  0|    2|           1|           1|
    |ap_block_state1                     |    or    |   0|  0|    2|           1|           1|
    |or_ln28_fu_2289_p2                  |    or    |   0|  0|    6|           6|           1|
    |select_ln20_1_fu_1979_p3            |  select  |   0|  0|  479|           1|           1|
    |select_ln20_2_fu_1986_p3            |  select  |   0|  0|  479|           1|           1|
    |select_ln20_3_fu_1873_p3            |  select  |   0|  0|    6|           1|           6|
    |select_ln20_fu_1864_p3              |  select  |   0|  0|    6|           1|           1|
    |select_ln28_1_fu_2309_p3            |  select  |   0|  0|  479|           1|           1|
    |select_ln28_4_fu_2219_p3            |  select  |   0|  0|    5|           1|           5|
    |select_ln28_5_fu_2252_p3            |  select  |   0|  0|    6|           1|           6|
    |select_ln28_6_fu_2260_p3            |  select  |   0|  0|    6|           1|           6|
    |select_ln28_fu_2203_p3              |  select  |   0|  0|    6|           1|           1|
    |select_ln36_fu_2345_p3              |  select  |   0|  0|  479|           1|           1|
    |ap_enable_pp0                       |    xor   |   0|  0|    2|           1|           2|
    |ap_enable_pp1                       |    xor   |   0|  0|    2|           1|           2|
    |xor_ln33_fu_2299_p2                 |    xor   |   0|  0|    7|           6|           7|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |Total                               |          |   0|  0| 2326|         259|         246|
    +------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+-----+-----------+-----+-----------+
    |                   Name                   | LUT | Input Size| Bits| Total Bits|
    +------------------------------------------+-----+-----------+-----+-----------+
    |A_tmp_0_address0                          |   21|          4|    6|         24|
    |A_tmp_0_d0                                |   15|          3|   32|         96|
    |A_tmp_10_address0                         |   21|          4|    6|         24|
    |A_tmp_10_d0                               |   15|          3|   32|         96|
    |A_tmp_11_address0                         |   21|          4|    6|         24|
    |A_tmp_11_d0                               |   15|          3|   32|         96|
    |A_tmp_12_address0                         |   21|          4|    6|         24|
    |A_tmp_12_d0                               |   15|          3|   32|         96|
    |A_tmp_13_address0                         |   21|          4|    6|         24|
    |A_tmp_13_d0                               |   15|          3|   32|         96|
    |A_tmp_14_address0                         |   21|          4|    6|         24|
    |A_tmp_14_d0                               |   15|          3|   32|         96|
    |A_tmp_15_address0                         |   21|          4|    6|         24|
    |A_tmp_15_d0                               |   15|          3|   32|         96|
    |A_tmp_1_address0                          |   21|          4|    6|         24|
    |A_tmp_1_d0                                |   15|          3|   32|         96|
    |A_tmp_2_address0                          |   21|          4|    6|         24|
    |A_tmp_2_d0                                |   15|          3|   32|         96|
    |A_tmp_3_address0                          |   21|          4|    6|         24|
    |A_tmp_3_d0                                |   15|          3|   32|         96|
    |A_tmp_4_address0                          |   21|          4|    6|         24|
    |A_tmp_4_d0                                |   15|          3|   32|         96|
    |A_tmp_5_address0                          |   21|          4|    6|         24|
    |A_tmp_5_d0                                |   15|          3|   32|         96|
    |A_tmp_6_address0                          |   21|          4|    6|         24|
    |A_tmp_6_d0                                |   15|          3|   32|         96|
    |A_tmp_7_address0                          |   21|          4|    6|         24|
    |A_tmp_7_d0                                |   15|          3|   32|         96|
    |A_tmp_8_address0                          |   21|          4|    6|         24|
    |A_tmp_8_d0                                |   15|          3|   32|         96|
    |A_tmp_9_address0                          |   21|          4|    6|         24|
    |A_tmp_9_d0                                |   15|          3|   32|         96|
    |B_tmp_0_address0                          |   15|          3|    6|         18|
    |B_tmp_10_address0                         |   15|          3|    6|         18|
    |B_tmp_11_address0                         |   15|          3|    6|         18|
    |B_tmp_12_address0                         |   15|          3|    6|         18|
    |B_tmp_13_address0                         |   15|          3|    6|         18|
    |B_tmp_14_address0                         |   15|          3|    6|         18|
    |B_tmp_15_address0                         |   15|          3|    6|         18|
    |B_tmp_1_address0                          |   15|          3|    6|         18|
    |B_tmp_2_address0                          |   15|          3|    6|         18|
    |B_tmp_3_address0                          |   15|          3|    6|         18|
    |B_tmp_4_address0                          |   15|          3|    6|         18|
    |B_tmp_5_address0                          |   15|          3|    6|         18|
    |B_tmp_6_address0                          |   15|          3|    6|         18|
    |B_tmp_7_address0                          |   15|          3|    6|         18|
    |B_tmp_8_address0                          |   15|          3|    6|         18|
    |B_tmp_9_address0                          |   15|          3|    6|         18|
    |ap_NS_fsm                                 |  329|         74|    1|         74|
    |ap_done                                   |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter36                  |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter196                 |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter263                 |    9|          2|    1|          2|
    |ap_phi_mux_empty_phi_fu_1495_p4           |    9|          2|  512|       1024|
    |ap_phi_mux_i_phi_fu_1441_p4               |    9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten_phi_fu_1430_p4  |    9|          2|   11|         22|
    |ap_phi_mux_j_phi_fu_1452_p4               |    9|          2|    6|         12|
    |ap_phi_mux_p_in_phi_fu_1486_p4            |    9|          2|  512|       1024|
    |ap_phi_mux_phi_ln36_phi_fu_1538_p4        |    9|          2|  480|        960|
    |ap_phi_reg_pp0_iter36_empty_reg_1492      |    9|          2|  512|       1024|
    |ap_phi_reg_pp0_iter36_p_in_reg_1483       |    9|          2|  512|       1024|
    |gmem_ARADDR                               |   15|          3|   64|        192|
    |gmem_blk_n_AR                             |    9|          2|    1|          2|
    |gmem_blk_n_AW                             |    9|          2|    1|          2|
    |gmem_blk_n_B                              |    9|          2|    1|          2|
    |gmem_blk_n_R                              |    9|          2|    1|          2|
    |gmem_blk_n_W                              |    9|          2|    1|          2|
    |grp_fu_1803_p1                            |   15|          3|    6|         18|
    |i_1_reg_1512                              |    9|          2|    6|         12|
    |i_reg_1437                                |    9|          2|    6|         12|
    |indvar_flatten44_reg_1501                 |    9|          2|   11|         22|
    |indvar_flatten_reg_1426                   |    9|          2|   11|         22|
    |j_1_reg_1523                              |    9|          2|    6|         12|
    |j_reg_1448                                |    9|          2|    6|         12|
    |phi_ln36_reg_1534                         |    9|          2|  480|        960|
    |shiftreg33_reg_1459                       |    9|          2|  480|        960|
    |shiftreg35_reg_1471                       |    9|          2|  480|        960|
    +------------------------------------------+-----+-----------+-----+-----------+
    |Total                                     | 1409|        292| 4821|      10584|
    +------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |A_tmp_0_load_1_reg_2653               |   32|   0|   32|          0|
    |A_tmp_0_load_reg_2590                 |   32|   0|   32|          0|
    |A_tmp_10_load_1_reg_3253              |   32|   0|   32|          0|
    |A_tmp_10_load_reg_3223                |   32|   0|   32|          0|
    |A_tmp_11_load_1_reg_3313              |   32|   0|   32|          0|
    |A_tmp_11_load_reg_3283                |   32|   0|   32|          0|
    |A_tmp_12_load_1_reg_3373              |   32|   0|   32|          0|
    |A_tmp_12_load_reg_3343                |   32|   0|   32|          0|
    |A_tmp_13_load_1_reg_3433              |   32|   0|   32|          0|
    |A_tmp_13_load_reg_3403                |   32|   0|   32|          0|
    |A_tmp_14_load_1_reg_3493              |   32|   0|   32|          0|
    |A_tmp_14_load_reg_3463                |   32|   0|   32|          0|
    |A_tmp_15_load_1_reg_3553              |   32|   0|   32|          0|
    |A_tmp_15_load_reg_3523                |   32|   0|   32|          0|
    |A_tmp_1_load_1_reg_2713               |   32|   0|   32|          0|
    |A_tmp_1_load_reg_2683                 |   32|   0|   32|          0|
    |A_tmp_2_load_1_reg_2773               |   32|   0|   32|          0|
    |A_tmp_2_load_reg_2743                 |   32|   0|   32|          0|
    |A_tmp_3_load_1_reg_2833               |   32|   0|   32|          0|
    |A_tmp_3_load_reg_2803                 |   32|   0|   32|          0|
    |A_tmp_4_load_1_reg_2893               |   32|   0|   32|          0|
    |A_tmp_4_load_reg_2863                 |   32|   0|   32|          0|
    |A_tmp_5_load_1_reg_2953               |   32|   0|   32|          0|
    |A_tmp_5_load_reg_2923                 |   32|   0|   32|          0|
    |A_tmp_6_load_1_reg_3013               |   32|   0|   32|          0|
    |A_tmp_6_load_reg_2983                 |   32|   0|   32|          0|
    |A_tmp_7_load_1_reg_3073               |   32|   0|   32|          0|
    |A_tmp_7_load_reg_3043                 |   32|   0|   32|          0|
    |A_tmp_8_load_1_reg_3133               |   32|   0|   32|          0|
    |A_tmp_8_load_reg_3103                 |   32|   0|   32|          0|
    |A_tmp_9_load_1_reg_3193               |   32|   0|   32|          0|
    |A_tmp_9_load_reg_3163                 |   32|   0|   32|          0|
    |B_tmp_0_load_1_reg_2658               |   32|   0|   32|          0|
    |B_tmp_0_load_reg_2595                 |   32|   0|   32|          0|
    |B_tmp_10_load_1_reg_3258              |   32|   0|   32|          0|
    |B_tmp_10_load_reg_3228                |   32|   0|   32|          0|
    |B_tmp_11_load_1_reg_3318              |   32|   0|   32|          0|
    |B_tmp_11_load_reg_3288                |   32|   0|   32|          0|
    |B_tmp_12_load_1_reg_3378              |   32|   0|   32|          0|
    |B_tmp_12_load_reg_3348                |   32|   0|   32|          0|
    |B_tmp_13_load_1_reg_3438              |   32|   0|   32|          0|
    |B_tmp_13_load_reg_3408                |   32|   0|   32|          0|
    |B_tmp_14_load_1_reg_3498              |   32|   0|   32|          0|
    |B_tmp_14_load_reg_3468                |   32|   0|   32|          0|
    |B_tmp_15_load_1_reg_3558              |   32|   0|   32|          0|
    |B_tmp_15_load_reg_3528                |   32|   0|   32|          0|
    |B_tmp_1_load_1_reg_2718               |   32|   0|   32|          0|
    |B_tmp_1_load_reg_2688                 |   32|   0|   32|          0|
    |B_tmp_2_load_1_reg_2778               |   32|   0|   32|          0|
    |B_tmp_2_load_reg_2748                 |   32|   0|   32|          0|
    |B_tmp_3_load_1_reg_2838               |   32|   0|   32|          0|
    |B_tmp_3_load_reg_2808                 |   32|   0|   32|          0|
    |B_tmp_4_load_1_reg_2898               |   32|   0|   32|          0|
    |B_tmp_4_load_reg_2868                 |   32|   0|   32|          0|
    |B_tmp_5_load_1_reg_2958               |   32|   0|   32|          0|
    |B_tmp_5_load_reg_2928                 |   32|   0|   32|          0|
    |B_tmp_6_load_1_reg_3018               |   32|   0|   32|          0|
    |B_tmp_6_load_reg_2988                 |   32|   0|   32|          0|
    |B_tmp_7_load_1_reg_3078               |   32|   0|   32|          0|
    |B_tmp_7_load_reg_3048                 |   32|   0|   32|          0|
    |B_tmp_8_load_1_reg_3138               |   32|   0|   32|          0|
    |B_tmp_8_load_reg_3108                 |   32|   0|   32|          0|
    |B_tmp_9_load_1_reg_3198               |   32|   0|   32|          0|
    |B_tmp_9_load_reg_3168                 |   32|   0|   32|          0|
    |add_ln20_1_reg_2371                   |   11|   0|   11|          0|
    |add_ln21_reg_2432                     |    6|   0|    6|          0|
    |add_ln23_1_reg_2412                   |   59|   0|   59|          0|
    |add_ln24_reg_2427                     |   59|   0|   59|          0|
    |ap_CS_fsm                             |   73|   0|   73|          0|
    |ap_done_reg                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter100             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter101             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter102             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter103             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter104             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter105             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter106             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter107             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter108             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter109             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter110             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter111             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter112             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter113             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter114             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter115             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter116             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter117             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter118             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter119             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter120             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter121             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter122             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter123             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter124             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter125             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter126             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter127             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter128             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter129             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter130             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter131             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter132             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter133             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter134             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter135             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter136             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter137             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter138             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter139             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter140             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter141             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter142             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter143             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter144             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter145             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter146             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter147             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter148             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter149             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter150             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter151             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter152             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter153             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter154             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter155             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter156             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter157             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter158             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter159             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter160             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter161             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter162             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter163             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter164             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter165             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter166             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter167             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter168             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter169             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter17              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter170             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter171             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter172             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter173             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter174             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter175             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter176             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter177             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter178             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter179             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter18              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter180             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter181             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter182             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter183             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter184             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter185             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter186             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter187             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter188             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter189             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter19              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter190             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter191             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter192             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter193             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter194             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter195             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter196             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter197             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter198             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter199             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter20              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter200             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter201             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter202             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter203             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter204             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter205             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter206             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter207             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter208             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter209             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter21              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter210             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter211             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter212             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter213             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter214             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter215             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter216             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter217             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter218             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter219             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter22              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter220             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter221             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter222             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter223             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter224             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter225             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter226             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter227             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter228             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter229             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter23              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter230             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter231             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter232             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter233             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter234             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter235             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter236             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter237             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter238             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter239             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter24              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter240             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter241             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter242             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter243             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter244             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter245             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter246             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter247             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter248             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter249             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter25              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter250             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter251             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter252             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter253             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter254             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter255             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter256             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter257             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter258             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter259             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter26              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter260             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter261             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter262             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter263             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter27              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter28              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter29              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter30              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter31              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter32              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter33              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter34              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter35              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter36              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter37              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter38              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter39              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter40              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter41              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter42              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter43              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter44              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter45              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter46              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter47              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter48              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter49              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter50              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter51              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter52              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter53              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter54              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter55              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter56              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter57              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter58              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter59              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter60              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter61              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter62              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter63              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter64              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter65              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter66              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter67              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter68              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter69              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter70              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter71              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter72              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter73              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter74              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter75              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter76              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter77              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter78              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter79              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter80              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter81              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter82              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter83              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter84              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter85              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter86              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter87              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter88              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter89              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter90              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter91              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter92              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter93              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter94              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter95              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter96              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter97              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter98              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter99              |    1|   0|    1|          0|
    |ap_ext_blocking_n_reg                 |    1|   0|    1|          0|
    |ap_int_blocking_n_reg                 |    0|   0|    1|          1|
    |ap_phi_reg_pp0_iter10_empty_reg_1492  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter10_p_in_reg_1483   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter11_empty_reg_1492  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter11_p_in_reg_1483   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter12_empty_reg_1492  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter12_p_in_reg_1483   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter13_empty_reg_1492  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter13_p_in_reg_1483   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter14_empty_reg_1492  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter14_p_in_reg_1483   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter15_empty_reg_1492  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter15_p_in_reg_1483   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter16_empty_reg_1492  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter16_p_in_reg_1483   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter17_empty_reg_1492  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter17_p_in_reg_1483   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter18_empty_reg_1492  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter18_p_in_reg_1483   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter19_empty_reg_1492  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter19_p_in_reg_1483   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter1_empty_reg_1492   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter1_p_in_reg_1483    |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter20_empty_reg_1492  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter20_p_in_reg_1483   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter21_empty_reg_1492  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter21_p_in_reg_1483   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter22_empty_reg_1492  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter22_p_in_reg_1483   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter23_empty_reg_1492  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter23_p_in_reg_1483   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter24_empty_reg_1492  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter24_p_in_reg_1483   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter25_empty_reg_1492  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter25_p_in_reg_1483   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter26_empty_reg_1492  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter26_p_in_reg_1483   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter27_empty_reg_1492  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter27_p_in_reg_1483   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter28_empty_reg_1492  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter28_p_in_reg_1483   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter29_empty_reg_1492  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter29_p_in_reg_1483   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter2_empty_reg_1492   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter2_p_in_reg_1483    |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter30_empty_reg_1492  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter30_p_in_reg_1483   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter31_empty_reg_1492  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter31_p_in_reg_1483   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter32_empty_reg_1492  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter32_p_in_reg_1483   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter33_empty_reg_1492  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter33_p_in_reg_1483   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter34_empty_reg_1492  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter34_p_in_reg_1483   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter35_empty_reg_1492  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter35_p_in_reg_1483   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter36_empty_reg_1492  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter36_p_in_reg_1483   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter3_empty_reg_1492   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter3_p_in_reg_1483    |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter4_empty_reg_1492   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter4_p_in_reg_1483    |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter5_empty_reg_1492   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter5_p_in_reg_1483    |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter6_empty_reg_1492   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter6_p_in_reg_1483    |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter7_empty_reg_1492   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter7_p_in_reg_1483    |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter8_empty_reg_1492   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter8_p_in_reg_1483    |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter9_empty_reg_1492   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter9_p_in_reg_1483    |  512|   0|  512|          0|
    |ap_rst_n_inv                          |    1|   0|    1|          0|
    |ap_rst_reg_1                          |    1|   0|    1|          0|
    |ap_rst_reg_2                          |    1|   0|    1|          0|
    |ap_str_blocking_n_reg                 |    0|   0|    1|          1|
    |bitcast_ln23_reg_2452                 |   32|   0|   32|          0|
    |gmem_addr_1_read_reg_2447             |  512|   0|  512|          0|
    |gmem_addr_2_read_reg_2482             |  512|   0|  512|          0|
    |i_1_reg_1512                          |    6|   0|    6|          0|
    |i_reg_1437                            |    6|   0|    6|          0|
    |icmp_ln20_reg_2367                    |    1|   0|    1|          0|
    |icmp_ln21_reg_2376                    |    1|   0|    1|          0|
    |icmp_ln23_reg_2408                    |    1|   0|    1|          0|
    |icmp_ln28_reg_2503                    |    1|   0|    1|          0|
    |icmp_ln29_reg_2512                    |    1|   0|    1|          0|
    |icmp_ln36_reg_2580                    |    1|   0|    1|          0|
    |indvar_flatten44_reg_1501             |   11|   0|   11|          0|
    |indvar_flatten_reg_1426               |   11|   0|   11|          0|
    |j_1_reg_1523                          |    6|   0|    6|          0|
    |j_reg_1448                            |    6|   0|    6|          0|
    |or_ln_reg_3578                        |  512|   0|  512|          0|
    |phi_ln36_reg_1534                     |  480|   0|  480|          0|
    |result_1_10_reg_2993                  |   32|   0|   32|          0|
    |result_1_11_reg_3023                  |   32|   0|   32|          0|
    |result_1_12_reg_3053                  |   32|   0|   32|          0|
    |result_1_13_reg_3083                  |   32|   0|   32|          0|
    |result_1_14_reg_3113                  |   32|   0|   32|          0|
    |result_1_15_reg_3143                  |   32|   0|   32|          0|
    |result_1_16_reg_3173                  |   32|   0|   32|          0|
    |result_1_17_reg_3203                  |   32|   0|   32|          0|
    |result_1_18_reg_3233                  |   32|   0|   32|          0|
    |result_1_19_reg_3263                  |   32|   0|   32|          0|
    |result_1_1_reg_2693                   |   32|   0|   32|          0|
    |result_1_20_reg_3293                  |   32|   0|   32|          0|
    |result_1_21_reg_3323                  |   32|   0|   32|          0|
    |result_1_22_reg_3353                  |   32|   0|   32|          0|
    |result_1_23_reg_3383                  |   32|   0|   32|          0|
    |result_1_24_reg_3413                  |   32|   0|   32|          0|
    |result_1_25_reg_3443                  |   32|   0|   32|          0|
    |result_1_26_reg_3473                  |   32|   0|   32|          0|
    |result_1_27_reg_3503                  |   32|   0|   32|          0|
    |result_1_28_reg_3533                  |   32|   0|   32|          0|
    |result_1_29_reg_3563                  |   32|   0|   32|          0|
    |result_1_2_reg_2723                   |   32|   0|   32|          0|
    |result_1_30_reg_3573                  |   32|   0|   32|          0|
    |result_1_3_reg_2753                   |   32|   0|   32|          0|
    |result_1_4_reg_2783                   |   32|   0|   32|          0|
    |result_1_5_reg_2813                   |   32|   0|   32|          0|
    |result_1_6_reg_2843                   |   32|   0|   32|          0|
    |result_1_7_reg_2873                   |   32|   0|   32|          0|
    |result_1_8_reg_2903                   |   32|   0|   32|          0|
    |result_1_9_reg_2933                   |   32|   0|   32|          0|
    |result_1_reg_2663                     |   32|   0|   32|          0|
    |result_1_s_reg_2963                   |   32|   0|   32|          0|
    |select_ln20_3_reg_2391                |    6|   0|    6|          0|
    |select_ln20_reg_2382                  |    6|   0|    6|          0|
    |select_ln28_5_reg_2546                |    5|   0|    6|          1|
    |select_ln28_reg_2517                  |    6|   0|    6|          0|
    |select_ln36_reg_3583                  |  480|   0|  480|          0|
    |sext_ln20_1_reg_2362                  |   59|   0|   59|          0|
    |sext_ln20_reg_2357                    |   59|   0|   59|          0|
    |shiftreg33_reg_1459                   |  480|   0|  480|          0|
    |shiftreg35_reg_1471                   |  480|   0|  480|          0|
    |term_10_reg_2968                      |   32|   0|   32|          0|
    |term_11_reg_2998                      |   32|   0|   32|          0|
    |term_12_reg_3028                      |   32|   0|   32|          0|
    |term_13_reg_3058                      |   32|   0|   32|          0|
    |term_14_reg_3088                      |   32|   0|   32|          0|
    |term_15_reg_3118                      |   32|   0|   32|          0|
    |term_16_reg_3148                      |   32|   0|   32|          0|
    |term_17_reg_3178                      |   32|   0|   32|          0|
    |term_18_reg_3208                      |   32|   0|   32|          0|
    |term_19_reg_3238                      |   32|   0|   32|          0|
    |term_1_reg_2668                       |   32|   0|   32|          0|
    |term_20_reg_3268                      |   32|   0|   32|          0|
    |term_21_reg_3298                      |   32|   0|   32|          0|
    |term_22_reg_3328                      |   32|   0|   32|          0|
    |term_23_reg_3358                      |   32|   0|   32|          0|
    |term_24_reg_3388                      |   32|   0|   32|          0|
    |term_25_reg_3418                      |   32|   0|   32|          0|
    |term_26_reg_3448                      |   32|   0|   32|          0|
    |term_27_reg_3478                      |   32|   0|   32|          0|
    |term_28_reg_3508                      |   32|   0|   32|          0|
    |term_29_reg_3538                      |   32|   0|   32|          0|
    |term_2_reg_2698                       |   32|   0|   32|          0|
    |term_30_reg_3568                      |   32|   0|   32|          0|
    |term_3_reg_2728                       |   32|   0|   32|          0|
    |term_4_reg_2758                       |   32|   0|   32|          0|
    |term_5_reg_2788                       |   32|   0|   32|          0|
    |term_6_reg_2818                       |   32|   0|   32|          0|
    |term_7_reg_2848                       |   32|   0|   32|          0|
    |term_8_reg_2878                       |   32|   0|   32|          0|
    |term_9_reg_2908                       |   32|   0|   32|          0|
    |term_reg_2600                         |   32|   0|   32|          0|
    |term_s_reg_2938                       |   32|   0|   32|          0|
    |trunc_ln23_5_reg_2417                 |    4|   0|    4|          0|
    |trunc_ln23_6_reg_2443                 |    4|   0|    4|          0|
    |trunc_ln24_2_mid2_reg_2399            |    4|   0|    4|          0|
    |zext_ln23_reg_2403                    |    6|   0|   59|         53|
    |zext_ln28_reg_2522                    |    5|   0|   64|         59|
    |zext_ln29_reg_2556                    |    6|   0|   64|         58|
    |zext_ln33_1_reg_2629                  |    6|   0|   64|         58|
    |zext_ln33_reg_2605                    |    5|   0|   64|         59|
    |icmp_ln20_reg_2367                    |   64|  32|    1|          0|
    |icmp_ln21_reg_2376                    |   64|  32|    1|          0|
    |icmp_ln23_reg_2408                    |   64|  32|    1|          0|
    |icmp_ln28_reg_2503                    |   64|  32|    1|          0|
    |icmp_ln29_reg_2512                    |   64|  32|    1|          0|
    |icmp_ln36_reg_2580                    |   64|  32|    1|          0|
    |select_ln20_3_reg_2391                |   64|  32|    6|          0|
    |select_ln20_reg_2382                  |   64|  32|    6|          0|
    |select_ln28_5_reg_2546                |   64|  32|    6|          1|
    |select_ln28_reg_2517                  |   64|  32|    6|          0|
    |trunc_ln23_5_reg_2417                 |   64|  32|    4|          0|
    |trunc_ln24_2_mid2_reg_2399            |   64|  32|    4|          0|
    |zext_ln28_reg_2522                    |   64|  32|   64|         59|
    |zext_ln29_reg_2556                    |   64|  32|   64|         58|
    |zext_ln33_1_reg_2629                  |   64|  32|   64|         58|
    |zext_ln33_reg_2605                    |   64|  32|   64|         59|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 |46219| 512|45779|        525|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|     s_axi     |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|     s_axi     |    control   |  return void |
|s_axi_control_AWADDR   |  in |    6|     s_axi     |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|     s_axi     |    control   |  return void |
|s_axi_control_WREADY   | out |    1|     s_axi     |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|     s_axi     |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|     s_axi     |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|     s_axi     |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|     s_axi     |    control   |  return void |
|s_axi_control_ARADDR   |  in |    6|     s_axi     |    control   |  return void |
|s_axi_control_RVALID   | out |    1|     s_axi     |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|     s_axi     |    control   |  return void |
|s_axi_control_RDATA    | out |   32|     s_axi     |    control   |  return void |
|s_axi_control_RRESP    | out |    2|     s_axi     |    control   |  return void |
|s_axi_control_BVALID   | out |    1|     s_axi     |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|     s_axi     |    control   |  return void |
|s_axi_control_BRESP    | out |    2|     s_axi     |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_chain |  mmult_fpga  | return value |
|ap_rst_n               |  in |    1| ap_ctrl_chain |  mmult_fpga  | return value |
|event_done             | out |    1| ap_ctrl_chain |  mmult_fpga  | return value |
|interrupt              | out |    1| ap_ctrl_chain |  mmult_fpga  | return value |
|event_start            | out |    1| ap_ctrl_chain |  mmult_fpga  | return value |
|stall_start_ext        | out |    1| ap_ctrl_chain |  mmult_fpga  | return value |
|stall_done_ext         | out |    1| ap_ctrl_chain |  mmult_fpga  | return value |
|stall_start_str        | out |    1| ap_ctrl_chain |  mmult_fpga  | return value |
|stall_done_str         | out |    1| ap_ctrl_chain |  mmult_fpga  | return value |
|stall_start_int        | out |    1| ap_ctrl_chain |  mmult_fpga  | return value |
|stall_done_int         | out |    1| ap_ctrl_chain |  mmult_fpga  | return value |
|m_axi_gmem_AWVALID     | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWREADY     |  in |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWADDR      | out |   64|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWID        | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWLEN       | out |    8|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE      | out |    3|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWBURST     | out |    2|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK      | out |    2|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE     | out |    4|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWPROT      | out |    3|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWQOS       | out |    4|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWREGION    | out |    4|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWUSER      | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_WVALID      | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_WREADY      |  in |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_WDATA       | out |  512|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_WSTRB       | out |   64|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_WLAST       | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_WID         | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_WUSER       | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARVALID     | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARREADY     |  in |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARADDR      | out |   64|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARID        | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARLEN       | out |    8|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE      | out |    3|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARBURST     | out |    2|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK      | out |    2|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE     | out |    4|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARPROT      | out |    3|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARQOS       | out |    4|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARREGION    | out |    4|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARUSER      | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_RVALID      |  in |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_RREADY      | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_RDATA       |  in |  512|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_RLAST       |  in |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_RID         |  in |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_RUSER       |  in |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_RRESP       |  in |    2|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_BVALID      |  in |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_BREADY      | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_BRESP       |  in |    2|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_BID         |  in |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_BUSER       |  in |    1|     m_axi     |     gmem     |    pointer   |
+-----------------------+-----+-----+---------------+--------------+--------------+

