# clock_generator_with_duty_cycle
This repo consist of a clock generator written in system verilog to generate clock with given duty cycle. The module here is fully parameterized to make your clock generation convenient.
