INFO: [VRFC 10-2263] Analyzing Verilog file "C:/continex/mic/mic.srcs/sources_1/new/mic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/continex/mic/mic.srcs/sim_1/new/tb_mic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/continex/mic/mic.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
