{"Source Block": ["oh/erx/hdl/erx.v@99:109@HdlIdDef", "   wire [31:0]\t\temesh_rx_data;\t\t// From erx_protocol of erx_protocol.v\n   wire [1:0]\t\temesh_rx_datamode;\t// From erx_protocol of erx_protocol.v\n   wire\t\t\temesh_rx_rd_wait;\t// From erx_disty of erx_disty.v\n   wire [31:0]\t\temesh_rx_srcaddr;\t// From erx_protocol of erx_protocol.v\n   wire\t\t\temesh_rx_wr_wait;\t// From erx_disty of erx_disty.v\n   wire\t\t\temesh_rx_write;\t\t// From erx_protocol of erx_protocol.v\n   wire\t\t\temrq_full;\t\t// From m_rq_fifo of fifo_async.v\n   wire\t\t\temrq_prog_full;\t\t// From m_rq_fifo of fifo_async.v\n   wire [102:0]\t\temrq_wr_data;\t\t// From erx_disty of erx_disty.v\n   wire\t\t\temrq_wr_en;\t\t// From erx_disty of erx_disty.v\n   wire\t\t\temrr_full;\t\t// From s_rr_fifo of fifo_async.v\n"], "Clone Blocks": [["oh/erx/hdl/erx.v@101:111", "   wire\t\t\temesh_rx_rd_wait;\t// From erx_disty of erx_disty.v\n   wire [31:0]\t\temesh_rx_srcaddr;\t// From erx_protocol of erx_protocol.v\n   wire\t\t\temesh_rx_wr_wait;\t// From erx_disty of erx_disty.v\n   wire\t\t\temesh_rx_write;\t\t// From erx_protocol of erx_protocol.v\n   wire\t\t\temrq_full;\t\t// From m_rq_fifo of fifo_async.v\n   wire\t\t\temrq_prog_full;\t\t// From m_rq_fifo of fifo_async.v\n   wire [102:0]\t\temrq_wr_data;\t\t// From erx_disty of erx_disty.v\n   wire\t\t\temrq_wr_en;\t\t// From erx_disty of erx_disty.v\n   wire\t\t\temrr_full;\t\t// From s_rr_fifo of fifo_async.v\n   wire\t\t\temrr_prog_full;\t\t// From s_rr_fifo of fifo_async.v\n   wire [102:0]\t\temrr_wr_data;\t\t// From erx_disty of erx_disty.v\n"], ["oh/erx/hdl/erx.v@96:106", "   wire\t\t\temesh_mmu_write;\t// From emmu of emmu.v\n   wire\t\t\temesh_rx_access;\t// From erx_protocol of erx_protocol.v\n   wire [3:0]\t\temesh_rx_ctrlmode;\t// From erx_protocol of erx_protocol.v\n   wire [31:0]\t\temesh_rx_data;\t\t// From erx_protocol of erx_protocol.v\n   wire [1:0]\t\temesh_rx_datamode;\t// From erx_protocol of erx_protocol.v\n   wire\t\t\temesh_rx_rd_wait;\t// From erx_disty of erx_disty.v\n   wire [31:0]\t\temesh_rx_srcaddr;\t// From erx_protocol of erx_protocol.v\n   wire\t\t\temesh_rx_wr_wait;\t// From erx_disty of erx_disty.v\n   wire\t\t\temesh_rx_write;\t\t// From erx_protocol of erx_protocol.v\n   wire\t\t\temrq_full;\t\t// From m_rq_fifo of fifo_async.v\n   wire\t\t\temrq_prog_full;\t\t// From m_rq_fifo of fifo_async.v\n"], ["oh/erx/hdl/erx.v@95:105", "   wire [AW-1:0]\temesh_mmu_srcaddr;\t// From emmu of emmu.v\n   wire\t\t\temesh_mmu_write;\t// From emmu of emmu.v\n   wire\t\t\temesh_rx_access;\t// From erx_protocol of erx_protocol.v\n   wire [3:0]\t\temesh_rx_ctrlmode;\t// From erx_protocol of erx_protocol.v\n   wire [31:0]\t\temesh_rx_data;\t\t// From erx_protocol of erx_protocol.v\n   wire [1:0]\t\temesh_rx_datamode;\t// From erx_protocol of erx_protocol.v\n   wire\t\t\temesh_rx_rd_wait;\t// From erx_disty of erx_disty.v\n   wire [31:0]\t\temesh_rx_srcaddr;\t// From erx_protocol of erx_protocol.v\n   wire\t\t\temesh_rx_wr_wait;\t// From erx_disty of erx_disty.v\n   wire\t\t\temesh_rx_write;\t\t// From erx_protocol of erx_protocol.v\n   wire\t\t\temrq_full;\t\t// From m_rq_fifo of fifo_async.v\n"], ["oh/erx/hdl/erx.v@100:110", "   wire [1:0]\t\temesh_rx_datamode;\t// From erx_protocol of erx_protocol.v\n   wire\t\t\temesh_rx_rd_wait;\t// From erx_disty of erx_disty.v\n   wire [31:0]\t\temesh_rx_srcaddr;\t// From erx_protocol of erx_protocol.v\n   wire\t\t\temesh_rx_wr_wait;\t// From erx_disty of erx_disty.v\n   wire\t\t\temesh_rx_write;\t\t// From erx_protocol of erx_protocol.v\n   wire\t\t\temrq_full;\t\t// From m_rq_fifo of fifo_async.v\n   wire\t\t\temrq_prog_full;\t\t// From m_rq_fifo of fifo_async.v\n   wire [102:0]\t\temrq_wr_data;\t\t// From erx_disty of erx_disty.v\n   wire\t\t\temrq_wr_en;\t\t// From erx_disty of erx_disty.v\n   wire\t\t\temrr_full;\t\t// From s_rr_fifo of fifo_async.v\n   wire\t\t\temrr_prog_full;\t\t// From s_rr_fifo of fifo_async.v\n"], ["oh/erx/hdl/erx.v@97:107", "   wire\t\t\temesh_rx_access;\t// From erx_protocol of erx_protocol.v\n   wire [3:0]\t\temesh_rx_ctrlmode;\t// From erx_protocol of erx_protocol.v\n   wire [31:0]\t\temesh_rx_data;\t\t// From erx_protocol of erx_protocol.v\n   wire [1:0]\t\temesh_rx_datamode;\t// From erx_protocol of erx_protocol.v\n   wire\t\t\temesh_rx_rd_wait;\t// From erx_disty of erx_disty.v\n   wire [31:0]\t\temesh_rx_srcaddr;\t// From erx_protocol of erx_protocol.v\n   wire\t\t\temesh_rx_wr_wait;\t// From erx_disty of erx_disty.v\n   wire\t\t\temesh_rx_write;\t\t// From erx_protocol of erx_protocol.v\n   wire\t\t\temrq_full;\t\t// From m_rq_fifo of fifo_async.v\n   wire\t\t\temrq_prog_full;\t\t// From m_rq_fifo of fifo_async.v\n   wire [102:0]\t\temrq_wr_data;\t\t// From erx_disty of erx_disty.v\n"], ["oh/erx/hdl/erx.v@102:112", "   wire [31:0]\t\temesh_rx_srcaddr;\t// From erx_protocol of erx_protocol.v\n   wire\t\t\temesh_rx_wr_wait;\t// From erx_disty of erx_disty.v\n   wire\t\t\temesh_rx_write;\t\t// From erx_protocol of erx_protocol.v\n   wire\t\t\temrq_full;\t\t// From m_rq_fifo of fifo_async.v\n   wire\t\t\temrq_prog_full;\t\t// From m_rq_fifo of fifo_async.v\n   wire [102:0]\t\temrq_wr_data;\t\t// From erx_disty of erx_disty.v\n   wire\t\t\temrq_wr_en;\t\t// From erx_disty of erx_disty.v\n   wire\t\t\temrr_full;\t\t// From s_rr_fifo of fifo_async.v\n   wire\t\t\temrr_prog_full;\t\t// From s_rr_fifo of fifo_async.v\n   wire [102:0]\t\temrr_wr_data;\t\t// From erx_disty of erx_disty.v\n   wire\t\t\temrr_wr_en;\t\t// From erx_disty of erx_disty.v\n"], ["oh/erx/hdl/erx.v@98:108", "   wire [3:0]\t\temesh_rx_ctrlmode;\t// From erx_protocol of erx_protocol.v\n   wire [31:0]\t\temesh_rx_data;\t\t// From erx_protocol of erx_protocol.v\n   wire [1:0]\t\temesh_rx_datamode;\t// From erx_protocol of erx_protocol.v\n   wire\t\t\temesh_rx_rd_wait;\t// From erx_disty of erx_disty.v\n   wire [31:0]\t\temesh_rx_srcaddr;\t// From erx_protocol of erx_protocol.v\n   wire\t\t\temesh_rx_wr_wait;\t// From erx_disty of erx_disty.v\n   wire\t\t\temesh_rx_write;\t\t// From erx_protocol of erx_protocol.v\n   wire\t\t\temrq_full;\t\t// From m_rq_fifo of fifo_async.v\n   wire\t\t\temrq_prog_full;\t\t// From m_rq_fifo of fifo_async.v\n   wire [102:0]\t\temrq_wr_data;\t\t// From erx_disty of erx_disty.v\n   wire\t\t\temrq_wr_en;\t\t// From erx_disty of erx_disty.v\n"]], "Diff Content": {"Delete": [], "Add": [[104, "   wire\t\t\temmu_access;\t\t// From emmu of emmu.v\n"], [104, "   wire [3:0]\t\temmu_ctrlmode;\t\t// From emmu of emmu.v\n"], [104, "   wire [DW-1:0]\temmu_data;\t\t// From emmu of emmu.v\n"], [104, "   wire [1:0]\t\temmu_datamode;\t\t// From emmu of emmu.v\n"], [104, "   wire [63:0]\t\temmu_dstaddr;\t\t// From emmu of emmu.v\n"], [104, "   wire [AW-1:0]\temmu_srcaddr;\t\t// From emmu of emmu.v\n"], [104, "   wire\t\t\temmu_write;\t\t// From emmu of emmu.v\n"]]}}