
*** Running vivado
    with args -log MUL.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MUL.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source MUL.tcl -notrace
Command: synth_design -top MUL -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13888
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1073.453 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MUL' [D:/Courses/FPGA/lab2/MUL.vhd:16]
	Parameter nq bound to: 4 - type: integer 
	Parameter nm bound to: 4 - type: integer 
	Parameter nq bound to: 4 - type: integer 
	Parameter nm bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'CONTROL' declared at 'D:/Courses/FPGA/lab2/CONTROL.vhd:5' bound to instance 'G1' of component 'CONTROL' [D:/Courses/FPGA/lab2/MUL.vhd:63]
INFO: [Synth 8-638] synthesizing module 'CONTROL' [D:/Courses/FPGA/lab2/CONTROL.vhd:23]
	Parameter nq bound to: 4 - type: integer 
	Parameter nm bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'Multiplier' is read in the process but is not in the sensitivity list [D:/Courses/FPGA/lab2/CONTROL.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'CONTROL' (1#1) [D:/Courses/FPGA/lab2/CONTROL.vhd:23]
	Parameter nq bound to: 4 - type: integer 
	Parameter nm bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ADD' declared at 'D:/Courses/FPGA/lab2/ADD.vhd:5' bound to instance 'G2' of component 'ADD' [D:/Courses/FPGA/lab2/MUL.vhd:65]
INFO: [Synth 8-638] synthesizing module 'ADD' [D:/Courses/FPGA/lab2/ADD.vhd:15]
	Parameter nq bound to: 4 - type: integer 
	Parameter nm bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ADD' (2#1) [D:/Courses/FPGA/lab2/ADD.vhd:15]
	Parameter nq bound to: 4 - type: integer 
	Parameter nm bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'SHIFT' declared at 'D:/Courses/FPGA/lab2/SHIFT.vhd:5' bound to instance 'G3' of component 'SHIFT' [D:/Courses/FPGA/lab2/MUL.vhd:67]
INFO: [Synth 8-638] synthesizing module 'SHIFT' [D:/Courses/FPGA/lab2/SHIFT.vhd:15]
	Parameter nq bound to: 4 - type: integer 
	Parameter nm bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SHIFT' (3#1) [D:/Courses/FPGA/lab2/SHIFT.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'MUL' (4#1) [D:/Courses/FPGA/lab2/MUL.vhd:16]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1073.453 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1073.453 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1073.453 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CONTROL'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                            00001 |                              000
                   shift |                            00010 |                              010
                   judge |                            00100 |                              100
                    halt |                            01000 |                              011
                     add |                            10000 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'CONTROL'
WARNING: [Synth 8-327] inferring latch for variable 'A_O_reg' [D:/Courses/FPGA/lab2/ADD.vhd:20]
WARNING: [Synth 8-327] inferring latch for variable 'A_O_reg' [D:/Courses/FPGA/lab2/SHIFT.vhd:21]
WARNING: [Synth 8-327] inferring latch for variable 'Q_O_reg' [D:/Courses/FPGA/lab2/SHIFT.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1073.453 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input   10 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1073.453 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1073.453 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1073.453 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1073.453 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1073.453 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1073.453 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1073.453 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1073.453 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1073.453 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |    16|
|3     |LUT3 |    12|
|4     |LUT4 |     5|
|5     |LUT5 |     9|
|6     |LUT6 |    12|
|7     |FDCE |    13|
|8     |FDPE |     6|
|9     |FDRE |    21|
|10    |LD   |     4|
|11    |LDC  |    13|
|12    |IBUF |    10|
|13    |OBUF |     9|
+------+-----+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   131|
|2     |  G1     |CONTROL |    94|
|3     |  G2     |ADD     |     5|
|4     |  G3     |SHIFT   |    12|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1073.453 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1073.453 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1073.453 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1073.453 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1129.562 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  LD => LDCE: 4 instances
  LDC => LDCE: 13 instances

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1129.562 ; gain = 56.109
INFO: [Common 17-1381] The checkpoint 'D:/Courses/FPGA/lab2/lab2/lab2.runs/synth_1/MUL.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MUL_utilization_synth.rpt -pb MUL_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 12 20:48:12 2020...
