analyze -f sverilog -vcs "-f rtl.f"
elaborate $top_design