{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 09 11:56:37 2017 " "Info: Processing started: Fri Jun 09 11:56:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file final_project.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Final_Project-sample " "Info: Found design unit 1: Final_Project-sample" {  } { { "Final_Project.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/Final_Project.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Final_Project " "Info: Found entity 1: Final_Project" {  } { { "Final_Project.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/Final_Project.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final_Project " "Info: Elaborating entity \"Final_Project\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rsf_led2 Final_Project.vhd(8) " "Warning (10541): VHDL Signal Declaration warning at Final_Project.vhd(8): used implicit default value for signal \"rsf_led2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Final_Project.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/Final_Project.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "winner Final_Project.vhd(12) " "Warning (10541): VHDL Signal Declaration warning at Final_Project.vhd(12): used implicit default value for signal \"winner\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Final_Project.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/Final_Project.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "rsf_1.vhd 2 1 " "Warning: Using design file rsf_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RSF_1-sample " "Info: Found design unit 1: RSF_1-sample" {  } { { "rsf_1.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/rsf_1.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RSF_1 " "Info: Found entity 1: RSF_1" {  } { { "rsf_1.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/rsf_1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RSF_1 RSF_1:u1 " "Info: Elaborating entity \"RSF_1\" for hierarchy \"RSF_1:u1\"" {  } { { "Final_Project.vhd" "u1" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/Final_Project.vhd" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Info: Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "RSF_1:u1\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RSF_1:u1\|Mux0\"" {  } { { "rsf_1.vhd" "Mux0" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/rsf_1.vhd" 64 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RSF_1:u1\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RSF_1:u1\|Mux1\"" {  } { { "rsf_1.vhd" "Mux1" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/rsf_1.vhd" 69 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RSF_1:u1\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RSF_1:u1\|Mux2\"" {  } { { "rsf_1.vhd" "Mux2" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/rsf_1.vhd" 75 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RSF_1:u1\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RSF_1:u1\|Mux3\"" {  } { { "rsf_1.vhd" "Mux3" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/rsf_1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RSF_1:u1\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RSF_1:u1\|Mux4\"" {  } { { "rsf_1.vhd" "Mux4" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/rsf_1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RSF_1:u1\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"RSF_1:u1\|lpm_mux:Mux0\"" {  } { { "rsf_1.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/rsf_1.vhd" 64 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RSF_1:u1\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"RSF_1:u1\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rsf_1.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/rsf_1.vhd" 64 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5oc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_5oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5oc " "Info: Found entity 1: mux_5oc" {  } { { "db/mux_5oc.tdf" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/db/mux_5oc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RSF_1:u1\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"RSF_1:u1\|lpm_mux:Mux1\"" {  } { { "rsf_1.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/rsf_1.vhd" 69 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RSF_1:u1\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"RSF_1:u1\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rsf_1.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/rsf_1.vhd" 69 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RSF_1:u1\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"RSF_1:u1\|lpm_mux:Mux2\"" {  } { { "rsf_1.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/rsf_1.vhd" 75 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RSF_1:u1\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"RSF_1:u1\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rsf_1.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/rsf_1.vhd" 75 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RSF_1:u1\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"RSF_1:u1\|lpm_mux:Mux3\"" {  } { { "rsf_1.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/rsf_1.vhd" 61 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RSF_1:u1\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"RSF_1:u1\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rsf_1.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/rsf_1.vhd" 61 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RSF_1:u1\|lpm_mux:Mux4 " "Info: Elaborated megafunction instantiation \"RSF_1:u1\|lpm_mux:Mux4\"" {  } { { "rsf_1.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/rsf_1.vhd" 61 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RSF_1:u1\|lpm_mux:Mux4 " "Info: Instantiated megafunction \"RSF_1:u1\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rsf_1.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/rsf_1.vhd" 61 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 3 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 09 11:56:39 2017 " "Info: Processing ended: Fri Jun 09 11:56:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
