18:03:55 INFO  : Registering command handlers for SDK TCF services
18:03:56 INFO  : Launching XSCT server: xsct.bat -interactive D:\HLS_FPGA\BN\HW\BN\BN.sdk\temp_xsdb_launch_script.tcl
18:03:59 INFO  : XSCT server has started successfully.
18:03:59 INFO  : Successfully done setting XSCT server connection channel  
18:03:59 INFO  : Successfully done setting SDK workspace  
18:03:59 INFO  : Processing command line option -hwspec D:/HLS_FPGA/BN/HW/BN/BN.sdk/design_1_wrapper.hdf.
18:43:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AE444DA" && level==0} -index 1' command is executed.
18:43:40 INFO  : FPGA configured successfully with bitstream "D:/HLS_FPGA/BN/HW/BN/BN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:44:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AE444DA" && level==0} -index 1' command is executed.
18:44:27 INFO  : 'fpga -state' command is executed.
18:44:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:44:27 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AE444DA' is selected.
18:44:27 INFO  : 'jtag frequency' command is executed.
18:44:27 INFO  : Sourcing of 'D:/HLS_FPGA/BN/HW/BN/BN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:44:27 INFO  : Context for 'APU' is selected.
18:44:27 INFO  : Hardware design information is loaded from 'D:/HLS_FPGA/BN/HW/BN/BN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:44:27 INFO  : 'configparams force-mem-access 1' command is executed.
18:44:27 INFO  : Context for 'APU' is selected.
18:44:28 INFO  : 'stop' command is executed.
18:44:28 INFO  : 'ps7_init' command is executed.
18:44:28 INFO  : 'ps7_post_config' command is executed.
18:44:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:44:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:29 INFO  : The application 'D:/HLS_FPGA/BN/HW/BN/BN.sdk/bn/Debug/bn.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:44:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:44:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/HLS_FPGA/BN/HW/BN/BN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AE444DA"} -index 0
loadhw -hw D:/HLS_FPGA/BN/HW/BN/BN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AE444DA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AE444DA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AE444DA"} -index 0
dow D:/HLS_FPGA/BN/HW/BN/BN.sdk/bn/Debug/bn.elf
configparams force-mem-access 0
----------------End of Script----------------

18:44:29 INFO  : Memory regions updated for context APU
18:44:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:29 INFO  : 'con' command is executed.
18:44:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AE444DA"} -index 0
con
----------------End of Script----------------

18:44:29 INFO  : Launch script is exported to file 'D:\HLS_FPGA\BN\HW\BN\BN.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bn.elf_on_local.tcl'
19:03:17 INFO  : Disconnected from the channel tcfchan#1.
19:03:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:03:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AE444DA" && level==0} -index 1' command is executed.
19:03:38 INFO  : FPGA configured successfully with bitstream "D:/HLS_FPGA/BN/HW/BN/BN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:03:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:03:48 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AE444DA' is selected.
19:03:48 INFO  : 'jtag frequency' command is executed.
19:03:48 INFO  : Sourcing of 'D:/HLS_FPGA/BN/HW/BN/BN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:03:48 INFO  : Context for 'APU' is selected.
19:03:48 INFO  : System reset is completed.
19:03:51 INFO  : 'after 3000' command is executed.
19:03:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AE444DA" && level==0} -index 1' command is executed.
19:03:53 INFO  : FPGA configured successfully with bitstream "D:/HLS_FPGA/BN/HW/BN/BN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:03:53 INFO  : Context for 'APU' is selected.
19:03:53 INFO  : Hardware design information is loaded from 'D:/HLS_FPGA/BN/HW/BN/BN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:03:53 INFO  : 'configparams force-mem-access 1' command is executed.
19:03:53 INFO  : Context for 'APU' is selected.
19:03:54 INFO  : 'ps7_init' command is executed.
19:03:54 INFO  : 'ps7_post_config' command is executed.
19:03:54 INFO  : 'configparams force-mem-access 0' command is executed.
19:03:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/HLS_FPGA/BN/HW/BN/BN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AE444DA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AE444DA" && level==0} -index 1
fpga -file D:/HLS_FPGA/BN/HW/BN/BN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AE444DA"} -index 0
loadhw -hw D:/HLS_FPGA/BN/HW/BN/BN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AE444DA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

19:03:54 INFO  : Memory regions updated for context APU
19:03:54 INFO  : Launch script is exported to file 'D:\HLS_FPGA\BN\HW\BN\BN.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bn.elf_on_local.tcl'
19:27:10 INFO  : Disconnected from the channel tcfchan#2.
19:27:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:11 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AE444DA' is selected.
19:27:11 INFO  : 'jtag frequency' command is executed.
19:27:11 INFO  : Sourcing of 'D:/HLS_FPGA/BN/HW/BN/BN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:27:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AE444DA" && level==0} -index 1' command is executed.
19:27:14 INFO  : FPGA configured successfully with bitstream "D:/HLS_FPGA/BN/HW/BN/BN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:27:14 INFO  : Context for 'APU' is selected.
19:27:16 INFO  : Hardware design information is loaded from 'D:/HLS_FPGA/BN/HW/BN/BN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:27:16 INFO  : 'configparams force-mem-access 1' command is executed.
19:27:16 INFO  : Context for 'APU' is selected.
19:27:16 INFO  : 'stop' command is executed.
19:27:17 INFO  : 'ps7_init' command is executed.
19:27:17 INFO  : 'ps7_post_config' command is executed.
19:27:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:27:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:18 INFO  : The application 'D:/HLS_FPGA/BN/HW/BN/BN.sdk/bn/Debug/bn.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:27:18 INFO  : 'configparams force-mem-access 0' command is executed.
19:27:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/HLS_FPGA/BN/HW/BN/BN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AE444DA" && level==0} -index 1
fpga -file D:/HLS_FPGA/BN/HW/BN/BN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AE444DA"} -index 0
loadhw -hw D:/HLS_FPGA/BN/HW/BN/BN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AE444DA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AE444DA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AE444DA"} -index 0
dow D:/HLS_FPGA/BN/HW/BN/BN.sdk/bn/Debug/bn.elf
configparams force-mem-access 0
----------------End of Script----------------

19:27:18 INFO  : Memory regions updated for context APU
19:27:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:18 INFO  : 'con' command is executed.
19:27:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AE444DA"} -index 0
con
----------------End of Script----------------

19:27:18 INFO  : Launch script is exported to file 'D:\HLS_FPGA\BN\HW\BN\BN.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bn.elf_on_local.tcl'
19:29:25 INFO  : Disconnected from the channel tcfchan#3.
19:29:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:27 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AE444DA' is selected.
19:29:27 INFO  : 'jtag frequency' command is executed.
19:29:27 INFO  : Sourcing of 'D:/HLS_FPGA/BN/HW/BN/BN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:29:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AE444DA" && level==0} -index 1' command is executed.
19:29:29 INFO  : FPGA configured successfully with bitstream "D:/HLS_FPGA/BN/HW/BN/BN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:29:29 INFO  : Context for 'APU' is selected.
19:29:31 INFO  : Hardware design information is loaded from 'D:/HLS_FPGA/BN/HW/BN/BN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:29:31 INFO  : 'configparams force-mem-access 1' command is executed.
19:29:31 INFO  : Context for 'APU' is selected.
19:29:31 INFO  : 'stop' command is executed.
19:29:32 INFO  : 'ps7_init' command is executed.
19:29:32 INFO  : 'ps7_post_config' command is executed.
19:29:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:29:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:33 INFO  : The application 'D:/HLS_FPGA/BN/HW/BN/BN.sdk/bn/Debug/bn.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:29:33 INFO  : 'configparams force-mem-access 0' command is executed.
19:29:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/HLS_FPGA/BN/HW/BN/BN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AE444DA" && level==0} -index 1
fpga -file D:/HLS_FPGA/BN/HW/BN/BN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AE444DA"} -index 0
loadhw -hw D:/HLS_FPGA/BN/HW/BN/BN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AE444DA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AE444DA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AE444DA"} -index 0
dow D:/HLS_FPGA/BN/HW/BN/BN.sdk/bn/Debug/bn.elf
configparams force-mem-access 0
----------------End of Script----------------

19:29:33 INFO  : Memory regions updated for context APU
19:29:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:33 INFO  : 'con' command is executed.
19:29:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AE444DA"} -index 0
con
----------------End of Script----------------

19:29:33 INFO  : Launch script is exported to file 'D:\HLS_FPGA\BN\HW\BN\BN.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bn.elf_on_local.tcl'
19:39:55 INFO  : Disconnected from the channel tcfchan#4.
19:39:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:39:56 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AE444DA' is selected.
19:39:56 INFO  : 'jtag frequency' command is executed.
19:39:56 INFO  : Sourcing of 'D:/HLS_FPGA/BN/HW/BN/BN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:39:56 INFO  : Context for 'APU' is selected.
19:39:56 INFO  : System reset is completed.
19:39:59 INFO  : 'after 3000' command is executed.
19:39:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AE444DA" && level==0} -index 1' command is executed.
19:40:02 INFO  : FPGA configured successfully with bitstream "D:/HLS_FPGA/BN/HW/BN/BN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:40:02 INFO  : Context for 'APU' is selected.
19:40:03 INFO  : Hardware design information is loaded from 'D:/HLS_FPGA/BN/HW/BN/BN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:40:03 INFO  : 'configparams force-mem-access 1' command is executed.
19:40:03 INFO  : Context for 'APU' is selected.
19:40:04 INFO  : 'ps7_init' command is executed.
19:40:04 INFO  : 'ps7_post_config' command is executed.
19:40:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:05 INFO  : The application 'D:/HLS_FPGA/BN/HW/BN/BN.sdk/bn/Debug/bn.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:40:05 INFO  : 'configparams force-mem-access 0' command is executed.
19:40:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/HLS_FPGA/BN/HW/BN/BN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AE444DA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AE444DA" && level==0} -index 1
fpga -file D:/HLS_FPGA/BN/HW/BN/BN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AE444DA"} -index 0
loadhw -hw D:/HLS_FPGA/BN/HW/BN/BN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AE444DA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AE444DA"} -index 0
dow D:/HLS_FPGA/BN/HW/BN/BN.sdk/bn/Debug/bn.elf
configparams force-mem-access 0
----------------End of Script----------------

19:40:05 INFO  : Memory regions updated for context APU
19:40:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:05 INFO  : 'con' command is executed.
19:40:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AE444DA"} -index 0
con
----------------End of Script----------------

19:40:05 INFO  : Launch script is exported to file 'D:\HLS_FPGA\BN\HW\BN\BN.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bn.elf_on_local.tcl'
19:40:34 INFO  : Disconnected from the channel tcfchan#5.
