

================================================================
== Vivado HLS Report for 'mult_constant'
================================================================
* Date:           Thu Aug  1 16:28:52 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        mult_constant
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      3|       0|    364|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|      68|    104|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    381|
|Register         |        -|      -|     344|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     412|    849|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------+------------------------------+---------+-------+----+-----+
    |            Instance            |            Module            | BRAM_18K| DSP48E| FF | LUT |
    +--------------------------------+------------------------------+---------+-------+----+-----+
    |mult_constant_AXILiteS_s_axi_U  |mult_constant_AXILiteS_s_axi  |        0|      0|  68|  104|
    +--------------------------------+------------------------------+---------+-------+----+-----+
    |Total                           |                              |        0|      0|  68|  104|
    +--------------------------------+------------------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |out_data_data_V_tmp_fu_135_p2     |     *    |      3|  0|  20|          32|          32|
    |in_data_data_V_0_load_A           |    and   |      0|  0|   8|           1|           1|
    |in_data_data_V_0_load_B           |    and   |      0|  0|   8|           1|           1|
    |in_data_dest_V_0_load_A           |    and   |      0|  0|   8|           1|           1|
    |in_data_dest_V_0_load_B           |    and   |      0|  0|   8|           1|           1|
    |in_data_id_V_0_load_A             |    and   |      0|  0|   8|           1|           1|
    |in_data_id_V_0_load_B             |    and   |      0|  0|   8|           1|           1|
    |in_data_keep_V_0_load_A           |    and   |      0|  0|   8|           1|           1|
    |in_data_keep_V_0_load_B           |    and   |      0|  0|   8|           1|           1|
    |in_data_last_V_0_load_A           |    and   |      0|  0|   8|           1|           1|
    |in_data_last_V_0_load_B           |    and   |      0|  0|   8|           1|           1|
    |in_data_strb_V_0_load_A           |    and   |      0|  0|   8|           1|           1|
    |in_data_strb_V_0_load_B           |    and   |      0|  0|   8|           1|           1|
    |in_data_user_V_0_load_A           |    and   |      0|  0|   8|           1|           1|
    |in_data_user_V_0_load_B           |    and   |      0|  0|   8|           1|           1|
    |out_data_data_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |out_data_data_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |out_data_dest_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |out_data_dest_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |out_data_id_V_1_load_A            |    and   |      0|  0|   8|           1|           1|
    |out_data_id_V_1_load_B            |    and   |      0|  0|   8|           1|           1|
    |out_data_keep_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |out_data_keep_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |out_data_last_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |out_data_last_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |out_data_strb_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |out_data_strb_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |out_data_user_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |out_data_user_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |in_data_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |in_data_dest_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |in_data_id_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |in_data_keep_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |in_data_last_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |in_data_strb_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |in_data_user_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |out_data_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |out_data_dest_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |out_data_id_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |out_data_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |out_data_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |out_data_strb_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |out_data_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state4                   |    or    |      0|  0|   8|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      3|  0| 364|          89|          75|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  27|          5|    1|          5|
    |in_data_TDATA_blk_n         |   9|          2|    1|          2|
    |in_data_data_V_0_data_out   |   9|          2|   32|         64|
    |in_data_data_V_0_state      |  15|          3|    2|          6|
    |in_data_dest_V_0_data_out   |   9|          2|    1|          2|
    |in_data_dest_V_0_state      |  15|          3|    2|          6|
    |in_data_id_V_0_data_out     |   9|          2|    1|          2|
    |in_data_id_V_0_state        |  15|          3|    2|          6|
    |in_data_keep_V_0_data_out   |   9|          2|    4|          8|
    |in_data_keep_V_0_state      |  15|          3|    2|          6|
    |in_data_last_V_0_data_out   |   9|          2|    1|          2|
    |in_data_last_V_0_state      |  15|          3|    2|          6|
    |in_data_strb_V_0_data_out   |   9|          2|    4|          8|
    |in_data_strb_V_0_state      |  15|          3|    2|          6|
    |in_data_user_V_0_data_out   |   9|          2|    1|          2|
    |in_data_user_V_0_state      |  15|          3|    2|          6|
    |out_data_TDATA_blk_n        |   9|          2|    1|          2|
    |out_data_data_V_1_data_out  |   9|          2|   32|         64|
    |out_data_data_V_1_state     |  15|          3|    2|          6|
    |out_data_dest_V_1_data_out  |   9|          2|    1|          2|
    |out_data_dest_V_1_state     |  15|          3|    2|          6|
    |out_data_id_V_1_data_out    |   9|          2|    1|          2|
    |out_data_id_V_1_state       |  15|          3|    2|          6|
    |out_data_keep_V_1_data_out  |   9|          2|    4|          8|
    |out_data_keep_V_1_state     |  15|          3|    2|          6|
    |out_data_last_V_1_data_out  |   9|          2|    1|          2|
    |out_data_last_V_1_state     |  15|          3|    2|          6|
    |out_data_strb_V_1_data_out  |   9|          2|    4|          8|
    |out_data_strb_V_1_state     |  15|          3|    2|          6|
    |out_data_user_V_1_data_out  |   9|          2|    1|          2|
    |out_data_user_V_1_state     |  15|          3|    2|          6|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 381|         79|  119|        269|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |constant_V_0_data_reg        |  32|   0|   32|          0|
    |constant_V_0_vld_reg         |   0|   0|    1|          1|
    |constant_V_read_reg_140      |  32|   0|   32|          0|
    |in_data_data_V_0_payload_A   |  32|   0|   32|          0|
    |in_data_data_V_0_payload_B   |  32|   0|   32|          0|
    |in_data_data_V_0_sel_rd      |   1|   0|    1|          0|
    |in_data_data_V_0_sel_wr      |   1|   0|    1|          0|
    |in_data_data_V_0_state       |   2|   0|    2|          0|
    |in_data_data_V_tmp_reg_145   |  32|   0|   32|          0|
    |in_data_dest_V_0_payload_A   |   1|   0|    1|          0|
    |in_data_dest_V_0_payload_B   |   1|   0|    1|          0|
    |in_data_dest_V_0_sel_rd      |   1|   0|    1|          0|
    |in_data_dest_V_0_sel_wr      |   1|   0|    1|          0|
    |in_data_dest_V_0_state       |   2|   0|    2|          0|
    |in_data_dest_V_tmp_reg_175   |   1|   0|    1|          0|
    |in_data_id_V_0_payload_A     |   1|   0|    1|          0|
    |in_data_id_V_0_payload_B     |   1|   0|    1|          0|
    |in_data_id_V_0_sel_rd        |   1|   0|    1|          0|
    |in_data_id_V_0_sel_wr        |   1|   0|    1|          0|
    |in_data_id_V_0_state         |   2|   0|    2|          0|
    |in_data_id_V_tmp_reg_170     |   1|   0|    1|          0|
    |in_data_keep_V_0_payload_A   |   4|   0|    4|          0|
    |in_data_keep_V_0_payload_B   |   4|   0|    4|          0|
    |in_data_keep_V_0_sel_rd      |   1|   0|    1|          0|
    |in_data_keep_V_0_sel_wr      |   1|   0|    1|          0|
    |in_data_keep_V_0_state       |   2|   0|    2|          0|
    |in_data_keep_V_tmp_reg_150   |   4|   0|    4|          0|
    |in_data_last_V_0_payload_A   |   1|   0|    1|          0|
    |in_data_last_V_0_payload_B   |   1|   0|    1|          0|
    |in_data_last_V_0_sel_rd      |   1|   0|    1|          0|
    |in_data_last_V_0_sel_wr      |   1|   0|    1|          0|
    |in_data_last_V_0_state       |   2|   0|    2|          0|
    |in_data_last_V_tmp_reg_165   |   1|   0|    1|          0|
    |in_data_strb_V_0_payload_A   |   4|   0|    4|          0|
    |in_data_strb_V_0_payload_B   |   4|   0|    4|          0|
    |in_data_strb_V_0_sel_rd      |   1|   0|    1|          0|
    |in_data_strb_V_0_sel_wr      |   1|   0|    1|          0|
    |in_data_strb_V_0_state       |   2|   0|    2|          0|
    |in_data_strb_V_tmp_reg_155   |   4|   0|    4|          0|
    |in_data_user_V_0_payload_A   |   1|   0|    1|          0|
    |in_data_user_V_0_payload_B   |   1|   0|    1|          0|
    |in_data_user_V_0_sel_rd      |   1|   0|    1|          0|
    |in_data_user_V_0_sel_wr      |   1|   0|    1|          0|
    |in_data_user_V_0_state       |   2|   0|    2|          0|
    |in_data_user_V_tmp_reg_160   |   1|   0|    1|          0|
    |out_data_data_V_1_payload_A  |  32|   0|   32|          0|
    |out_data_data_V_1_payload_B  |  32|   0|   32|          0|
    |out_data_data_V_1_sel_rd     |   1|   0|    1|          0|
    |out_data_data_V_1_sel_wr     |   1|   0|    1|          0|
    |out_data_data_V_1_state      |   2|   0|    2|          0|
    |out_data_dest_V_1_payload_A  |   1|   0|    1|          0|
    |out_data_dest_V_1_payload_B  |   1|   0|    1|          0|
    |out_data_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |out_data_dest_V_1_sel_wr     |   1|   0|    1|          0|
    |out_data_dest_V_1_state      |   2|   0|    2|          0|
    |out_data_id_V_1_payload_A    |   1|   0|    1|          0|
    |out_data_id_V_1_payload_B    |   1|   0|    1|          0|
    |out_data_id_V_1_sel_rd       |   1|   0|    1|          0|
    |out_data_id_V_1_sel_wr       |   1|   0|    1|          0|
    |out_data_id_V_1_state        |   2|   0|    2|          0|
    |out_data_keep_V_1_payload_A  |   4|   0|    4|          0|
    |out_data_keep_V_1_payload_B  |   4|   0|    4|          0|
    |out_data_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |out_data_keep_V_1_sel_wr     |   1|   0|    1|          0|
    |out_data_keep_V_1_state      |   2|   0|    2|          0|
    |out_data_last_V_1_payload_A  |   1|   0|    1|          0|
    |out_data_last_V_1_payload_B  |   1|   0|    1|          0|
    |out_data_last_V_1_sel_rd     |   1|   0|    1|          0|
    |out_data_last_V_1_sel_wr     |   1|   0|    1|          0|
    |out_data_last_V_1_state      |   2|   0|    2|          0|
    |out_data_strb_V_1_payload_A  |   4|   0|    4|          0|
    |out_data_strb_V_1_payload_B  |   4|   0|    4|          0|
    |out_data_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |out_data_strb_V_1_sel_wr     |   1|   0|    1|          0|
    |out_data_strb_V_1_state      |   2|   0|    2|          0|
    |out_data_user_V_1_payload_A  |   1|   0|    1|          0|
    |out_data_user_V_1_payload_B  |   1|   0|    1|          0|
    |out_data_user_V_1_sel_rd     |   1|   0|    1|          0|
    |out_data_user_V_1_sel_wr     |   1|   0|    1|          0|
    |out_data_user_V_1_state      |   2|   0|    2|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 344|   0|  345|          1|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+------------------------+-----+-----+--------------+-----------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|     s_axi    |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|     s_axi    |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |     AXILiteS    |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_none |  mult_constant  | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |  mult_constant  | return value |
|in_data_TDATA           |  in |   32|     axis     |  in_data_data_V |    pointer   |
|in_data_TVALID          |  in |    1|     axis     |  in_data_dest_V |    pointer   |
|in_data_TREADY          | out |    1|     axis     |  in_data_dest_V |    pointer   |
|in_data_TDEST           |  in |    1|     axis     |  in_data_dest_V |    pointer   |
|in_data_TKEEP           |  in |    4|     axis     |  in_data_keep_V |    pointer   |
|in_data_TSTRB           |  in |    4|     axis     |  in_data_strb_V |    pointer   |
|in_data_TUSER           |  in |    1|     axis     |  in_data_user_V |    pointer   |
|in_data_TLAST           |  in |    1|     axis     |  in_data_last_V |    pointer   |
|in_data_TID             |  in |    1|     axis     |   in_data_id_V  |    pointer   |
|out_data_TDATA          | out |   32|     axis     | out_data_data_V |    pointer   |
|out_data_TVALID         | out |    1|     axis     | out_data_dest_V |    pointer   |
|out_data_TREADY         |  in |    1|     axis     | out_data_dest_V |    pointer   |
|out_data_TDEST          | out |    1|     axis     | out_data_dest_V |    pointer   |
|out_data_TKEEP          | out |    4|     axis     | out_data_keep_V |    pointer   |
|out_data_TSTRB          | out |    4|     axis     | out_data_strb_V |    pointer   |
|out_data_TUSER          | out |    1|     axis     | out_data_user_V |    pointer   |
|out_data_TLAST          | out |    1|     axis     | out_data_last_V |    pointer   |
|out_data_TID            | out |    1|     axis     |  out_data_id_V  |    pointer   |
+------------------------+-----+-----+--------------+-----------------+--------------+

