HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:m2s010_som
Implementation;Synthesis|| CL240 ||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(119);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/119||m2s010_som_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/120||m2s010_som_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(121);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/121||m2s010_som_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(122);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/122||m2s010_som_sb_FABOSC_0_OSC.vhd(11);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/11
Implementation;Synthesis|| CD434 ||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(124);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/124||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis|| CD434 ||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(125);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/125||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis|| CD434 ||@W:Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(126);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/126||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis|| CD434 ||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(127);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/127||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis|| CD434 ||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(128);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/128||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/129||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(130);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/130||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(131);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/131||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(132);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/132||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(133);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/133||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(134);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/134||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(135);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/135||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(136);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/136||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(137);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/137||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(138);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/138||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(140);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/140||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(141);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/141||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/142||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/143||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(144);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/144||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(145);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/145||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(146);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/146||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(147);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/147||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/148||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/149||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(150);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/150||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(151);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/151||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(152);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/152||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(153);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/153||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(154);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/154||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(155);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/155||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(156);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/156||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(157);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/157||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(158);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/158||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(159);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/159||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/160||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CD434 ||@W:Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/180||coreapb3.vhd(1453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1453
Implementation;Synthesis|| CD638 ||@W:Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(181);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/181||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis|| CD638 ||@W:Signal idata_fail is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(187);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/187||CommsFPGA_top.vhd(178);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\CommsFPGA_top.vhd'/linenumber/178
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(194);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/194||ReadFIFO_Write_SM.vhd(260);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\ReadFIFO_Write_SM.vhd'/linenumber/260
Implementation;Synthesis|| CG290 ||@W:Referenced variable sm_advance is not in sensitivity list.||m2s010_som.srr(195);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/195||ReadFIFO_Write_SM.vhd(266);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\ReadFIFO_Write_SM.vhd'/linenumber/266
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal lfsr_q[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(212);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/212||CRC16_Generator.vhd(79);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\CRC16_Generator.vhd'/linenumber/79
Implementation;Synthesis|| CL169 ||@W:Pruning unused register First_time_reg_1. Make sure that there are no unused intermediate registers.||m2s010_som.srr(214);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/214||ReadFIFO_Write_SM.vhd(170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\ReadFIFO_Write_SM.vhd'/linenumber/170
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal bit_cntr[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(215);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/215||ReadFIFO_Write_SM.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\ReadFIFO_Write_SM.vhd'/linenumber/207
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iRX_FIFO_wr_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/216||ReadFIFO_Write_SM.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\ReadFIFO_Write_SM.vhd'/linenumber/207
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal hold_collision; possible missing assignment in an if or case statement.||m2s010_som.srr(217);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/217||ReadFIFO_Write_SM.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\ReadFIFO_Write_SM.vhd'/linenumber/143
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d3[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(218);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/218||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d2[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(219);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/219||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d1[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(220);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/220||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal SM_advancebit_cntr[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(221);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/221||ReadFIFO_Write_SM.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\ReadFIFO_Write_SM.vhd'/linenumber/186
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal SM_advance_i. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(222);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/222||ReadFIFO_Write_SM.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\ReadFIFO_Write_SM.vhd'/linenumber/186
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_crc_data_store[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(223);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/223||ReadFIFO_Write_SM.vhd(242);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\ReadFIFO_Write_SM.vhd'/linenumber/242
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit rx_packet_length(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(224);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/224||ReadFIFO_Write_SM.vhd(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\ReadFIFO_Write_SM.vhd'/linenumber/278
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 11 of rx_packet_length(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(225);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/225||ReadFIFO_Write_SM.vhd(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\ReadFIFO_Write_SM.vhd'/linenumber/278
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_Empty_s_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(232);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/232||AFE_RX_SM.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\AFE_RX_SM.vhd'/linenumber/91
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(234);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/234||ManchesDecoder_Adapter.vhd(214);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\ManchesDecoder_Adapter.vhd'/linenumber/214
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(235);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/235||ManchesDecoder_Adapter.vhd(218);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\ManchesDecoder_Adapter.vhd'/linenumber/218
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(236);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/236||ManchesDecoder_Adapter.vhd(231);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\ManchesDecoder_Adapter.vhd'/linenumber/231
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(237);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/237||ManchesDecoder_Adapter.vhd(235);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\ManchesDecoder_Adapter.vhd'/linenumber/235
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(238);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/238||ManchesDecoder_Adapter.vhd(243);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\ManchesDecoder_Adapter.vhd'/linenumber/243
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(239);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/239||ManchesDecoder_Adapter.vhd(247);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\ManchesDecoder_Adapter.vhd'/linenumber/247
Implementation;Synthesis|| CD638 ||@W:Signal idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/240||ManchesDecoder_Adapter.vhd(76);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\ManchesDecoder_Adapter.vhd'/linenumber/76
Implementation;Synthesis|| CD638 ||@W:Signal imanches_in is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(241);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/241||ManchesDecoder_Adapter.vhd(87);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\ManchesDecoder_Adapter.vhd'/linenumber/87
Implementation;Synthesis|| CL169 ||@W:Pruning unused register manches_Transition_d_3(3 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(246);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/246||ManchesDecoder_Adapter.vhd(102);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\ManchesDecoder_Adapter.vhd'/linenumber/102
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 3 of decoder_Transition_d_4(3 downto 0). Either assign all bits or reduce the width of the signal.||m2s010_som.srr(247);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/247||ManchesDecoder_Adapter.vhd(102);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\ManchesDecoder_Adapter.vhd'/linenumber/102
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 1 of decoder_ShiftReg_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(248);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/248||ManchesDecoder_Adapter.vhd(102);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\ManchesDecoder_Adapter.vhd'/linenumber/102
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 1 of manches_ShiftReg_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(249);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/249||ManchesDecoder_Adapter.vhd(102);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\ManchesDecoder_Adapter.vhd'/linenumber/102
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal irx_center_sample. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(250);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/250||ManchesDecoder_Adapter.vhd(245);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\ManchesDecoder_Adapter.vhd'/linenumber/245
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal isampler_clk1x_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(251);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/251||ManchesDecoder_Adapter.vhd(233);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\ManchesDecoder_Adapter.vhd'/linenumber/233
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal clkdiv[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(252);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/252||ManchesDecoder_Adapter.vhd(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\ManchesDecoder_Adapter.vhd'/linenumber/216
Implementation;Synthesis|| CD638 ||@W:Signal man_data is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(255);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/255||ManchesEncoder.vhd(77);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\ManchesEncoder.vhd'/linenumber/77
Implementation;Synthesis|| CD638 ||@W:Signal tx_preamble_d is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(256);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/256||ManchesEncoder.vhd(85);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\ManchesEncoder.vhd'/linenumber/85
Implementation;Synthesis|| CD638 ||@W:Signal tx_idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(265);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/265||TX_SM.vhd(95);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\TX_SM.vhd'/linenumber/95
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal txen_early_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(267);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/267||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_packet_length[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(268);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/268||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_byte_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(269);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/269||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal PostAmble_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(270);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/270||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal PreAmble_cntr[6:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(271);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/271||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_preamble_pat_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(272);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/272||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_packet_complt. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(273);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/273||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_gen. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(274);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/274||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_byte2_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(275);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/275||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_byte1_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(276);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/276||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to iTX_PostAmble are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(277);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/277||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iTX_FIFO_rd_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/278||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iTX_Enable. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(279);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/279||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_STATE[0:8]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(280);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/280||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_PreAmble. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(281);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/281||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_DataEn. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(282);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/282||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_idle_line_s. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(283);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/283||TX_SM.vhd(120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\TX_SM.vhd'/linenumber/120
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal start_tx_FIFO_s. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(284);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/284||TX_SM.vhd(120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\TX_SM.vhd'/linenumber/120
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit tx_packet_length(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(285);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/285||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 11 of tx_packet_length(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(286);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/286||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CD434 ||@W:Signal loopback in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(293);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/293||TX_Collision_Detector.vhd(153);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\TX_Collision_Detector.vhd'/linenumber/153
Implementation;Synthesis|| CD434 ||@W:Signal loopback in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(294);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/294||TX_Collision_Detector.vhd(173);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\TX_Collision_Detector.vhd'/linenumber/173
Implementation;Synthesis|| CD434 ||@W:Signal loopback in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(296);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/296||TX_Collision_Detector.vhd(193);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\TX_Collision_Detector.vhd'/linenumber/193
Implementation;Synthesis|| CD434 ||@W:Signal loopback in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(297);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/297||TX_Collision_Detector.vhd(212);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\TX_Collision_Detector.vhd'/linenumber/212
Implementation;Synthesis|| CD434 ||@W:Signal loopback in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(298);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/298||TX_Collision_Detector.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\TX_Collision_Detector.vhd'/linenumber/229
Implementation;Synthesis|| CL169 ||@W:Pruning unused register Sync2TxClk_loopback_3(1 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(300);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/300||TX_Collision_Detector.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\TX_Collision_Detector.vhd'/linenumber/99
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_af is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(306);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/306||FIFOs.vhd(92);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\FIFOs.vhd'/linenumber/92
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_ae is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(307);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/307||FIFOs.vhd(93);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\FIFOs.vhd'/linenumber/93
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(310);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/310||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(311);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/311||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(312);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/312||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(313);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/313||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(314);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/314||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(315);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/315||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(316);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/316||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(317);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/317||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(318);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/318||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(319);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/319||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(320);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/320||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(321);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/321||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(322);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/322||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(323);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/323||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(324);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/324||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(325);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/325||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(326);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/326||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(327);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/327||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(328);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/328||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(329);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/329||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(330);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/330||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(331);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/331||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(332);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/332||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(333);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/333||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(334);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/334||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(335);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/335||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(342);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/342||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(343);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/343||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(344);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/344||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(345);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/345||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(347);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/347||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(350);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/350||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(351);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/351||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(352);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/352||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(353);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/353||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(355);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/355||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(356);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/356||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(361);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/361||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(362);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/362||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL169 ||@W:Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(363);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/363||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.||m2s010_som.srr(364);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/364||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_gray_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(365);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/365||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(366);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/366||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(367);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/367||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(368);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/368||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(369);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/369||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(370);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/370||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(371);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/371||corefifo_async.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/645
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_bin_sync2_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(372);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/372||corefifo_async.vhd(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/595
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(373);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/373||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(374);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/374||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(375);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/375||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(376);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/376||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(377);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/377||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(378);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/378||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(379);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/379||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(380);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/380||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(381);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/381||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(382);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/382||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(383);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/383||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(384);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/384||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(385);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/385||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(386);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/386||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(387);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/387||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(388);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/388||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(389);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/389||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/390||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(391);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/391||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(392);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/392||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(393);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/393||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/394||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/395||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(396);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/396||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(397);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/397||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(398);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/398||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(399);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/399||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/400||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(402);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/402||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(403);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/403||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/404||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/405||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/406||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(407);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/407||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(408);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/408||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(409);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/409||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/410||COREFIFO.vhd(1240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1240
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(411);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/411||COREFIFO.vhd(1226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1226
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(412);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/412||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/413||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(414);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/414||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(415);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/415||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(416);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/416||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(417);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/417||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(418);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/418||COREFIFO.vhd(1129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1129
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r2_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(419);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/419||COREFIFO.vhd(1114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1114
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r1_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/420||COREFIFO.vhd(1100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1100
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre_3(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/421||COREFIFO.vhd(1087);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1087
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/422||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/423||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(424);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/424||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(425);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/425||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/426||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/430||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(431);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/431||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(432);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/432||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(433);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/433||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/434||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/435||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(436);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/436||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(437);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/437||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(438);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/438||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(439);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/439||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(440);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/440||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(441);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/441||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(442);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/442||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(443);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/443||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/444||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/445||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(446);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/446||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/447||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(448);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/448||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(449);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/449||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(450);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/450||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(451);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/451||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(452);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/452||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/453||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(454);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/454||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(455);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/455||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(460);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/460||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(461);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/461||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(462);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/462||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/463||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(465);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/465||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(468);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/468||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(469);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/469||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/470||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/471||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(473);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/473||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(474);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/474||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/479||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/480||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL169 ||@W:Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/481||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.||m2s010_som.srr(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/482||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_gray_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/483||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/484||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/485||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(486);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/486||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/487||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/488||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/489||corefifo_async.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/645
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_bin_sync2_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/490||corefifo_async.vhd(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/595
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/491||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(492);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/492||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(493);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/493||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(494);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/494||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(495);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/495||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(496);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/496||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(497);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/497||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(498);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/498||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(499);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/499||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(500);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/500||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/501||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/502||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/503||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/504||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/505||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(506);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/506||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(507);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/507||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(508);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/508||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(509);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/509||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(510);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/510||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(511);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/511||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(512);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/512||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(513);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/513||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(514);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/514||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(515);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/515||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(516);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/516||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(517);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/517||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(518);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/518||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(520);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/520||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(521);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/521||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(522);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/522||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(523);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/523||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/524||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/525||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/526||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/527||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(528);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/528||COREFIFO.vhd(1240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1240
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(529);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/529||COREFIFO.vhd(1226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1226
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/530||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/531||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/532||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/533||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(534);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/534||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(535);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/535||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(536);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/536||COREFIFO.vhd(1129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1129
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r2_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(537);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/537||COREFIFO.vhd(1114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1114
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(538);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/538||COREFIFO.vhd(1100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1100
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre_3(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(539);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/539||COREFIFO.vhd(1087);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1087
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(540);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/540||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(541);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/541||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(542);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/542||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(543);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/543||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(544);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/544||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register packet_available_clear_reg_3(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(547);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/547||FIFOs.vhd(264);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\FIFOs.vhd'/linenumber/264
Implementation;Synthesis|| CD434 ||@W:Signal scratch_pad_reg in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/582||uP_if.vhd(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\uP_if.vhd'/linenumber/595
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(583);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/583||uP_if.vhd(594);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\uP_if.vhd'/linenumber/594
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_1_reg is not in sensitivity list.||m2s010_som.srr(584);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/584||uP_if.vhd(653);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\uP_if.vhd'/linenumber/653
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_3_reg is not in sensitivity list.||m2s010_som.srr(585);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/585||uP_if.vhd(621);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\uP_if.vhd'/linenumber/621
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_6_reg is not in sensitivity list.||m2s010_som.srr(586);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/586||uP_if.vhd(651);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\uP_if.vhd'/linenumber/651
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_2_reg is not in sensitivity list.||m2s010_som.srr(587);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/587||uP_if.vhd(619);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\uP_if.vhd'/linenumber/619
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_5_reg is not in sensitivity list.||m2s010_som.srr(588);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/588||uP_if.vhd(649);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\uP_if.vhd'/linenumber/649
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_1_reg is not in sensitivity list.||m2s010_som.srr(589);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/589||uP_if.vhd(617);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\uP_if.vhd'/linenumber/617
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_4_reg is not in sensitivity list.||m2s010_som.srr(590);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/590||uP_if.vhd(647);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\uP_if.vhd'/linenumber/647
Implementation;Synthesis|| CG290 ||@W:Referenced variable i_int_mask_reg is not in sensitivity list.||m2s010_som.srr(591);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/591||uP_if.vhd(613);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\uP_if.vhd'/linenumber/613
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_3_reg is not in sensitivity list.||m2s010_som.srr(592);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/592||uP_if.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\uP_if.vhd'/linenumber/645
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_2_reg is not in sensitivity list.||m2s010_som.srr(593);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/593||uP_if.vhd(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\uP_if.vhd'/linenumber/643
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_1_reg is not in sensitivity list.||m2s010_som.srr(594);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/594||uP_if.vhd(641);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\uP_if.vhd'/linenumber/641
Implementation;Synthesis|| CG290 ||@W:Referenced variable status_reg is not in sensitivity list.||m2s010_som.srr(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/595||uP_if.vhd(615);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\uP_if.vhd'/linenumber/615
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_6_reg is not in sensitivity list.||m2s010_som.srr(596);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/596||uP_if.vhd(639);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\uP_if.vhd'/linenumber/639
Implementation;Synthesis|| CG290 ||@W:Referenced variable control_reg is not in sensitivity list.||m2s010_som.srr(597);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/597||uP_if.vhd(609);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\uP_if.vhd'/linenumber/609
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_5_reg is not in sensitivity list.||m2s010_som.srr(598);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/598||uP_if.vhd(637);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\uP_if.vhd'/linenumber/637
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_4_reg is not in sensitivity list.||m2s010_som.srr(599);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/599||uP_if.vhd(635);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\uP_if.vhd'/linenumber/635
Implementation;Synthesis|| CG290 ||@W:Referenced variable rx_packet_depth is not in sensitivity list.||m2s010_som.srr(600);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/600||uP_if.vhd(604);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\uP_if.vhd'/linenumber/604
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_3_reg is not in sensitivity list.||m2s010_som.srr(601);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/601||uP_if.vhd(633);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\uP_if.vhd'/linenumber/633
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_6_reg is not in sensitivity list.||m2s010_som.srr(602);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/602||uP_if.vhd(663);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\uP_if.vhd'/linenumber/663
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_2_reg is not in sensitivity list.||m2s010_som.srr(603);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/603||uP_if.vhd(631);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\uP_if.vhd'/linenumber/631
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_5_reg is not in sensitivity list.||m2s010_som.srr(604);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/604||uP_if.vhd(661);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\uP_if.vhd'/linenumber/661
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_1_reg is not in sensitivity list.||m2s010_som.srr(605);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/605||uP_if.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\uP_if.vhd'/linenumber/629
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_4_reg is not in sensitivity list.||m2s010_som.srr(606);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/606||uP_if.vhd(659);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\uP_if.vhd'/linenumber/659
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_6_reg is not in sensitivity list.||m2s010_som.srr(607);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/607||uP_if.vhd(627);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\uP_if.vhd'/linenumber/627
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_3_reg is not in sensitivity list.||m2s010_som.srr(608);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/608||uP_if.vhd(657);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\uP_if.vhd'/linenumber/657
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_5_reg is not in sensitivity list.||m2s010_som.srr(609);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/609||uP_if.vhd(625);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\uP_if.vhd'/linenumber/625
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_2_reg is not in sensitivity list.||m2s010_som.srr(610);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/610||uP_if.vhd(655);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\uP_if.vhd'/linenumber/655
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_4_reg is not in sensitivity list.||m2s010_som.srr(611);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/611||uP_if.vhd(623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\uP_if.vhd'/linenumber/623
Implementation;Synthesis|| CD434 ||@W:Signal rx_crc_error_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(621);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/621||Interrupts.vhd(204);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\Interrupts.vhd'/linenumber/204
Implementation;Synthesis|| CD434 ||@W:Signal rx_fifo_overflow_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(622);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/622||Interrupts.vhd(205);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\Interrupts.vhd'/linenumber/205
Implementation;Synthesis|| CD434 ||@W:Signal rx_fifo_underrun_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/623||Interrupts.vhd(205);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\Interrupts.vhd'/linenumber/205
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_overflow_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(636);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/636||Interrupts.vhd(106);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\Interrupts.vhd'/linenumber/106
Implementation;Synthesis|| CD638 ||@W:Signal tx_fifo_underrun_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(637);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/637||Interrupts.vhd(108);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\Interrupts.vhd'/linenumber/108
Implementation;Synthesis|| CD638 ||@W:Signal tx_fifo_overflow_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(638);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/638||Interrupts.vhd(110);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\Interrupts.vhd'/linenumber/110
Implementation;Synthesis|| CL240 ||@W:Signal TX_FIFO_OVERFLOW_c is floating; a simulation mismatch is possible.||m2s010_som.srr(640);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/640||Interrupts.vhd(110);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\Interrupts.vhd'/linenumber/110
Implementation;Synthesis|| CL240 ||@W:Signal TX_FIFO_UNDERRUN_c is floating; a simulation mismatch is possible.||m2s010_som.srr(641);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/641||Interrupts.vhd(108);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\Interrupts.vhd'/linenumber/108
Implementation;Synthesis|| CL240 ||@W:Signal RX_FIFO_OVERFLOW_c is floating; a simulation mismatch is possible.||m2s010_som.srr(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/642||Interrupts.vhd(106);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\Interrupts.vhd'/linenumber/106
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_OVERFLOW_d_2(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/643||Interrupts.vhd(379);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\Interrupts.vhd'/linenumber/379
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_UNDERRUN_d_2(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(644);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/644||Interrupts.vhd(379);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\Interrupts.vhd'/linenumber/379
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_OVERFLOW_d_2(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/645||Interrupts.vhd(379);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\Interrupts.vhd'/linenumber/379
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit tx_FIFO_UNDERRUN_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(648);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/648||Interrupts.vhd(252);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\Interrupts.vhd'/linenumber/252
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit tx_FIFO_OVERFLOW_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(649);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/649||Interrupts.vhd(273);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\Interrupts.vhd'/linenumber/273
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit rx_FIFO_OVERFLOW_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(650);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/650||Interrupts.vhd(315);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\Interrupts.vhd'/linenumber/315
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit rx_FIFO_OVERFLOW_int_d(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(651);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/651||Interrupts.vhd(379);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\Interrupts.vhd'/linenumber/379
Implementation;Synthesis|| CL169 ||@W:Pruning unused register tx_FIFO_UNDERRUN_int. Make sure that there are no unused intermediate registers.||m2s010_som.srr(652);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/652||Interrupts.vhd(252);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\Interrupts.vhd'/linenumber/252
Implementation;Synthesis|| CL169 ||@W:Pruning unused register tx_FIFO_OVERFLOW_int. Make sure that there are no unused intermediate registers.||m2s010_som.srr(653);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/653||Interrupts.vhd(273);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\Interrupts.vhd'/linenumber/273
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_FIFO_OVERFLOW_int. Make sure that there are no unused intermediate registers.||m2s010_som.srr(654);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/654||Interrupts.vhd(315);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\Interrupts.vhd'/linenumber/315
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of rx_FIFO_OVERFLOW_int_d(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(655);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/655||Interrupts.vhd(379);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\Interrupts.vhd'/linenumber/379
Implementation;Synthesis|| CL169 ||@W:Pruning unused register scratch_pad_reg_4(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(657);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/657||uP_if.vhd(461);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\uP_if.vhd'/linenumber/461
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal APB3_RDATA(7 downto 0); possible missing assignment in an if or case statement.||m2s010_som.srr(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/658||uP_if.vhd(597);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\uP_if.vhd'/linenumber/597
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(661);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/661||Debounce.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\Debounce.vhd'/linenumber/47
Implementation;Synthesis|| CG290 ||@W:Referenced variable debounce_in is not in sensitivity list.||m2s010_som.srr(662);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/662||Debounce.vhd(52);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\Debounce.vhd'/linenumber/52
Implementation;Synthesis|| CL240 ||@W:Signal iData_FAIL is floating; a simulation mismatch is possible.||m2s010_som.srr(666);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/666||CommsFPGA_top.vhd(178);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\CommsFPGA_top.vhd'/linenumber/178
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of tx_FIFO_UNDERRUN_int_d(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(671);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/671||Interrupts.vhd(379);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\Interrupts.vhd'/linenumber/379
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 5 to 4 of iint_reg(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(672);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/672||Interrupts.vhd(411);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\Interrupts.vhd'/linenumber/411
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of iint_reg(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(674);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/674||Interrupts.vhd(411);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\Interrupts.vhd'/linenumber/411
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_FIFO_OVERFLOW_int_d(2 downto 1). Make sure that there are no unused intermediate registers.||m2s010_som.srr(675);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/675||Interrupts.vhd(379);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\Interrupts.vhd'/linenumber/379
Implementation;Synthesis|| CL169 ||@W:Pruning unused register tx_FIFO_UNDERRUN_int_d(2 downto 1). Make sure that there are no unused intermediate registers.||m2s010_som.srr(676);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/676||Interrupts.vhd(379);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\Interrupts.vhd'/linenumber/379
Implementation;Synthesis|| CL246 ||@W:Input port bits 5 to 4 of apb3_wdata(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||m2s010_som.srr(677);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/677||Interrupts.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\Interrupts.vhd'/linenumber/57
Implementation;Synthesis|| CL247 ||@W:Input port bit 2 of apb3_wdata(7 downto 0) is unused ||m2s010_som.srr(678);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/678||Interrupts.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\Interrupts.vhd'/linenumber/57
Implementation;Synthesis|| CL246 ||@W:Input port bits 5 to 4 of int_mask_reg(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||m2s010_som.srr(679);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/679||Interrupts.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\Interrupts.vhd'/linenumber/67
Implementation;Synthesis|| CL247 ||@W:Input port bit 2 of int_mask_reg(7 downto 0) is unused ||m2s010_som.srr(680);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/680||Interrupts.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\Interrupts.vhd'/linenumber/67
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element tx_col_detect_en. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(695);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/695||TX_Collision_Detector.vhd(155);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\TX_Collision_Detector.vhd'/linenumber/155
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit prbs_gen_hold(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(710);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/710||IdleLineDetector.vhd(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\IdleLineDetector.vhd'/linenumber/118
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 15 of prbs_gen_hold(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(711);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/711||IdleLineDetector.vhd(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\IdleLineDetector.vhd'/linenumber/118
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit prbs_gen_hold(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(712);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/712||IdleLineDetector.vhd(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\IdleLineDetector.vhd'/linenumber/118
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 14 of prbs_gen_hold(14 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(713);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/713||IdleLineDetector.vhd(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\IdleLineDetector.vhd'/linenumber/118
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit prbs_gen_hold(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(714);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/714||IdleLineDetector.vhd(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\IdleLineDetector.vhd'/linenumber/118
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 13 of prbs_gen_hold(13 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(715);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/715||IdleLineDetector.vhd(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\IdleLineDetector.vhd'/linenumber/118
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit prbs_gen_hold(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(724);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/724||IdleLineDetector.vhd(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\IdleLineDetector.vhd'/linenumber/118
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 12 of prbs_gen_hold(12 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(725);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/725||IdleLineDetector.vhd(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\IdleLineDetector.vhd'/linenumber/118
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of id_res(3 downto 0) is unused ||m2s010_som.srr(752);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/752||CommsFPGA_top.vhd(94);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\CommsFPGA_top.vhd'/linenumber/94
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(807);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/807||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(808);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/808||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(809);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/809||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(810);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/810||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL158 ||@W:Inout GPIO_1_BIDI is unused||m2s010_som.srr(887);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/887||m2s010_som.vhd(88);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\m2s010_som\m2s010_som.vhd'/linenumber/88
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_ext_reset because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.SDIF_READY_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(957);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/957||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(958);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/958||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(959);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/959||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(960);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/960||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(961);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/961||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(962);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/962||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(963);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/963||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||m2s010_som.srr(964);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/964||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(965);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/965||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(966);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/966||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(967);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/967||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(968);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/968||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(969);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/969||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(970);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/970||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(971);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/971||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(972);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/972||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||m2s010_som.srr(973);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/973||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| MT532 ||@W:Found signal identified as System clock which controls 9 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[7:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. ||m2s010_som.srr(1043);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1043||up_if.vhd(597);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\hdl\up_if.vhd'/linenumber/597
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock which controls 109 sequential elements including m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY_0. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1044);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1044||coreconfigp.vhd(517);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/517
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 769 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.iINT. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1045);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1045||interrupts.vhd(411);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\hdl\interrupts.vhd'/linenumber/411
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som|MAC_MII_TX_CLK which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1046);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1046||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som|MAC_MII_RX_CLK which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1047);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1047||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 31 sequential elements including m2s010_som_sb_0.CORERESETP_0.count_ddr[13:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1048);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1048||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock which controls 609 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.RX_packet_depth[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1049);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1049||up_if.vhd(708);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\hdl\up_if.vhd'/linenumber/708
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock which controls 2 sequential elements including CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1050);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1050||manchesencoder.vhd(156);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\hdl\manchesencoder.vhd'/linenumber/156
Implementation;Synthesis|| MT530 ||@W:Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock which controls 292 sequential elements including CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr_0[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1051);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1051||debounce.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\hdl\debounce.vhd'/linenumber/49
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1052);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1052||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1175);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1175||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1176);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1176||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1177||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1178);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1178||coreresetp.vhd(850);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/850
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1179);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1179||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1180||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1181);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1181||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1182);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1182||coreresetp.vhd(861);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/861
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif3_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1183);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1183||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif1_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1184||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[31] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1286);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1286||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[30] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1287);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1287||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[29] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1288);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1288||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[28] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1289);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1289||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[27] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1290);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1290||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[26] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1291);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1291||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[25] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1292);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1292||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[24] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1293);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1293||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[23] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1294);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1294||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[22] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1295);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1295||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[21] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1296);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1296||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[20] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1297);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1297||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[19] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1298);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1298||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit paddr[16] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1299);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1299||coreconfigp.vhd(341);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/341
Implementation;Synthesis|| MT246 ||@W:Blackbox XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||m2s010_som.srr(1496);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1496||m2s010_som_sb_fabosc_0_osc.vhd(66);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\work\m2s010_som_sb\fabosc_0\m2s010_som_sb_fabosc_0_osc.vhd'/linenumber/66
Implementation;Synthesis|| MT246 ||@W:Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||m2s010_som.srr(1497);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1497||m2s010_som_sb_ccc_0_fccc.vhd(106);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\github\irail-1.6-fpga\component\work\m2s010_som_sb\ccc_0\m2s010_som_sb_ccc_0_fccc.vhd'/linenumber/106
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som|MAC_MII_RX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_RX_CLK"||m2s010_som.srr(1498);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1498||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som|MAC_MII_TX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_TX_CLK"||m2s010_som.srr(1499);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1499||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.m2s010_som_sb_MSS_0.FIC_2_APB_M_PCLK"||m2s010_som.srr(1500);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1500||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.FABOSC_0.N_RCOSC_25_50MHZ_CLKOUT"||m2s010_som.srr(1501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1501||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CCC_0.GL0_net"||m2s010_som.srr(1502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1502||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CAM_SPI_1_CLK.Y[0]"||m2s010_som.srr(1503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1503||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_top_0.BIT_CLK"||m2s010_som.srr(1504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1504||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL1_net"||m2s010_som.srr(1505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1505||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL0_net"||m2s010_som.srr(1506);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1506||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||m2s010_som.srr(1519);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1519||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||m2s010_som.srr(1521);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1521||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||m2s010_som.srr(1545);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srr'/linenumber/1545||null;null
Implementation;Compile;RootName:m2s010_som
Implementation;Compile||(null)||Please refer to the log file for details about 1 Warning(s) , 7 Info(s)||m2s010_som_compile_log.log;liberoaction://open_report/file/m2s010_som_compile_log.log||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98369539||Info: I/O Bank and Globals Assigner detected (1) out of (10) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:m2s010_som
Implementation;Place and Route||(null)||Please refer to the log file for details about 5 Info(s)||m2s010_som_layout_log.log;liberoaction://open_report/file/m2s010_som_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:m2s010_som
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||m2s010_som_generateBitstream.log;liberoaction://open_report/file/m2s010_som_generateBitstream.log||(null);(null)
