5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd task2.2.vcd -o task2.2.cdd -v task2.2.v
3 0 $root $root NA 0 0
3 0 main main task2.2.v 1 38
2 1 6 10011 1 3b 21002 0 0 1 2 102 delay_for_awhile
2 2 7 50008 0 0 20010 0 0 1 4 0
2 3 7 10001 0 1 400 0 0 a
2 4 7 10008 0 37 22 2 3
2 5 8 20003 0 0 20010 0 0 32 64 44 0 0 0 0 0 0 0
2 6 8 20003 0 0 20010 0 0 32 64 55 55 55 55 55 55 55 55
2 7 8 10003 0 2c 20032 5 6 32 2 aa aa aa aa aa aa aa aa
2 8 12 50008 1 0 20004 0 0 1 4 0
2 9 12 10001 0 1 400 0 0 c
2 10 12 10008 1 37 1006 8 9
2 11 13 20003 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 12 13 20003 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 13 13 10003 2 2c 2000a 11 12 32 2 aa aa aa aa aa aa aa aa
2 14 14 50008 1 0 20008 0 0 1 4 1
2 15 14 10001 0 1 400 0 0 c
2 16 14 10008 1 37 a 14 15
1 a 3 830004 1 0 0 0 1 1 2
1 c 3 830007 1 0 0 0 1 1 102
4 7 0 0
4 4 7 7
4 1 4 0
4 16 0 0
4 13 16 0
4 10 13 13
3 3 main.delay_for_awhile main.delay_for_awhile task2.2.v 24 36
2 17 29 60009 1 0 20004 0 0 1 4 0
2 18 29 20002 0 1 400 0 0 b
2 19 29 20009 1 37 11006 17 18
2 20 30 c000c 2 1 c 0 0 c
2 21 30 4000a 0 2a 20000 0 0 1 2 2
2 22 30 4000c 3 27 2000a 20 21 1 2 2
2 23 31 60009 1 0 20008 0 0 1 4 1
2 24 31 20002 0 1 400 0 0 b
2 25 31 20009 1 37 a 23 24
2 26 32 c000c 1 1 8 0 0 c
2 27 32 4000a 0 2a 20000 0 0 1 2 2
2 28 32 4000c 1 27 20002 26 27 1 2 2
2 29 33 60009 0 0 20010 0 0 1 4 0
2 30 33 20002 0 1 400 0 0 b
2 31 33 20009 0 37 22 29 30
1 b 26 830004 1 0 0 0 1 1 102
4 31 0 0
4 28 31 0
4 25 28 28
4 22 25 0
4 19 22 22
