# Day 1 â€” RTL Design and Synthesis (Introduction)

## Objective
- Understand simulation flow with Icarus Verilog (iverilog).
- Write and simulate a 2:1 multiplexer.
- Learn the basics of Yosys synthesis.

## Tools Used

| Category      | Tool     | Purpose                                   |
|---------------|----------|-------------------------------------------|
| Simulator     | Icarus Verilog (iverilog) | Compile and run RTL + testbench simulation |
| Verification  | GTKWave  | Waveform viewer for analyzing VCD output  |
| Synthesizer   | Yosys    | Convert RTL design into a gate-level netlist |


<details>
  <summary>ðŸ“Œ Click here to view Day1 Mind map</summary>

  ![Week 1 Mind Map](./assets/week1_mindmap.png)

  *(This mind map summarizes the Day 1â€“5 flow of RTL design and synthesis.)*
</details>
