module submod_b
(
   input wire signed [15:0]  parallel_out [0:7],
   output wire signed [15:0] final_out [0:7]
);
endmodule