// Seed: 1505952341
module module_0 (
    output tri0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output tri id_3,
    input supply0 id_4,
    output uwire id_5,
    input tri0 id_6,
    output wand id_7,
    output supply1 id_8,
    output uwire id_9,
    input supply0 id_10,
    input uwire id_11,
    output supply1 id_12
);
  wire id_14;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    input wor id_2,
    output wand id_3,
    input wand id_4
);
  logic id_6;
  wire id_7;
  logic [-1 : 1  ==  1] id_8;
  wire id_9;
  wire id_10 = id_6;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_4,
      id_1,
      id_4,
      id_0,
      id_2,
      id_1,
      id_1,
      id_1,
      id_4,
      id_2,
      id_3
  );
  wire id_11;
endmodule
