# Verilog Half Adder

## ğŸ“Œ Description
This project implements a **Half Adder** using **Verilog HDL**.  
A half adder is a **combinational logic circuit** that performs the addition of **two single-bit binary inputs** and produces a **Sum** and a **Carry** output.

This design is written using **RTL coding style** and includes a **testbench for functional verification**.

---

## ğŸ”§ Module Details
- **Inputs** : `a`, `b`
- **Outputs** :  
  - `sum` â€“ Result of binary addition  
  - `carry` â€“ Carry generated from addition

---

## ğŸ“ Truth Table

| a | b | sum | carry |
|---|---|-----|--------|
| 0 | 0 |  0  |   0    |
| 0 | 1 |  1  |   0    |
| 1 | 0 |  1  |   0    |
| 1 | 1 |  0  |   1    |

---

## ğŸ§  Logic Equations
- **Sum**   = `a âŠ• b`
- **Carry** = `a Â· b`

---

## ğŸ§ª Testbench
A Verilog testbench is provided to verify:
- All possible input combinations
- Correct generation of **sum** and **carry**
- Functional correctness of the half adder

---

## ğŸ›  Tools Used
- Verilog HDL
- VS Code / GTKWave / Vivado

---

## ğŸ“ Files
- `half_adder.v` â€“ RTL design
- `half_adder_tb.v` â€“ Testbench

## ğŸš€ Author
**Yug Gujarati**  
EC Engineering | Digital Design | Verilog | RTL
