(DELAYFILE
(SDFVERSION "OVI 2.1")
(DESIGN "Top_uart")
(DATE "123")
(VENDOR "ProASIC3")
(PROGRAM "Synplify")
(VERSION "mapact, Build 023R")
(DIVIDER /)
(VOLTAGE 2.500000:2.500000:2.500000)
(PROCESS "TYPICAL")
(TEMPERATURE 70.000000:70.000000:70.000000)
(TIMESCALE 1ns)
(CELL
  (CELLTYPE "Top_uart")
  (INSTANCE)
  (TIMINGCHECK

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[0\]/CLK  Uart_ctl_0/OvertimeCnt\[0\]/Q  Uart_ctl_0/OvertimeCnt_RNIVCSB\[1\]/B  Uart_ctl_0/OvertimeCnt_RNIVCSB\[1\]/Y  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/B  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNI2QON\[3\]/B  Uart_ctl_0/OvertimeCnt_RNI2QON\[3\]/Y  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/B  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/A  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNI32ER1\[7\]/A  Uart_ctl_0/OvertimeCnt_RNI32ER1\[7\]/Y  Uart_ctl_0/PrState_RNO_0\[1\]/C  Uart_ctl_0/PrState_RNO_0\[1\]/Y  Uart_ctl_0/PrState_RNO\[1\]/B  Uart_ctl_0/PrState_RNO\[1\]/Y  Uart_ctl_0/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[0\]/CLK  Uart_ctl_0/OvertimeCnt\[0\]/Q  Uart_ctl_0/OvertimeCnt_RNIVCSB\[1\]/B  Uart_ctl_0/OvertimeCnt_RNIVCSB\[1\]/Y  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/B  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNI2QON\[3\]/B  Uart_ctl_0/OvertimeCnt_RNI2QON\[3\]/Y  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/B  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/A  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNI32ER1\[7\]/A  Uart_ctl_0/OvertimeCnt_RNI32ER1\[7\]/Y  Uart_ctl_0/OvertimeCnt_RNO_2\[9\]/C  Uart_ctl_0/OvertimeCnt_RNO_2\[9\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[9\]/C  Uart_ctl_0/OvertimeCnt_RNO\[9\]/Y  Uart_ctl_0/OvertimeCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[0\]/CLK  Uart_ctl_0/OvertimeCnt\[0\]/Q  Uart_ctl_0/OvertimeCnt_RNIVCSB\[1\]/B  Uart_ctl_0/OvertimeCnt_RNIVCSB\[1\]/Y  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/B  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNI2QON\[3\]/B  Uart_ctl_0/OvertimeCnt_RNI2QON\[3\]/Y  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/B  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/A  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNI32ER1\[7\]/A  Uart_ctl_0/OvertimeCnt_RNI32ER1\[7\]/Y  Uart_ctl_0/PrState_RNO_0\[0\]/B  Uart_ctl_0/PrState_RNO_0\[0\]/Y  Uart_ctl_0/PrState_RNO\[0\]/C  Uart_ctl_0/PrState_RNO\[0\]/Y  Uart_ctl_0/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[1\]/CLK  Uart_ctl_0/OvertimeCnt\[1\]/Q  Uart_ctl_0/OvertimeCnt_RNIVCSB\[1\]/A  Uart_ctl_0/OvertimeCnt_RNIVCSB\[1\]/Y  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/B  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNI2QON\[3\]/B  Uart_ctl_0/OvertimeCnt_RNI2QON\[3\]/Y  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/B  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/A  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNI32ER1\[7\]/A  Uart_ctl_0/OvertimeCnt_RNI32ER1\[7\]/Y  Uart_ctl_0/PrState_RNO_0\[1\]/C  Uart_ctl_0/PrState_RNO_0\[1\]/Y  Uart_ctl_0/PrState_RNO\[1\]/B  Uart_ctl_0/PrState_RNO\[1\]/Y  Uart_ctl_0/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[0\]/CLK  Uart_ctl_0/OvertimeCnt\[0\]/Q  Uart_ctl_0/OvertimeCnt_RNIVCSB\[1\]/B  Uart_ctl_0/OvertimeCnt_RNIVCSB\[1\]/Y  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/B  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNI2QON\[3\]/B  Uart_ctl_0/OvertimeCnt_RNI2QON\[3\]/Y  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/B  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/A  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNI32ER1\[7\]/A  Uart_ctl_0/OvertimeCnt_RNI32ER1\[7\]/Y  Uart_ctl_0/OEn_RNO/A  Uart_ctl_0/OEn_RNO/Y  Uart_ctl_0/OEn/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[0\]/CLK  Uart_ctl_0/OvertimeCnt\[0\]/Q  Uart_ctl_0/OvertimeCnt_RNIVCSB\[1\]/B  Uart_ctl_0/OvertimeCnt_RNIVCSB\[1\]/Y  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/B  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNI2QON\[3\]/B  Uart_ctl_0/OvertimeCnt_RNI2QON\[3\]/Y  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/B  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/A  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNO_3\[9\]/A  Uart_ctl_0/OvertimeCnt_RNO_3\[9\]/Y  Uart_ctl_0/OvertimeCnt_RNO_0\[9\]/C  Uart_ctl_0/OvertimeCnt_RNO_0\[9\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[9\]/A  Uart_ctl_0/OvertimeCnt_RNO\[9\]/Y  Uart_ctl_0/OvertimeCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[2\]/CLK  Uart_ctl_0/OvertimeCnt\[2\]/Q  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/A  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNI2QON\[3\]/B  Uart_ctl_0/OvertimeCnt_RNI2QON\[3\]/Y  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/B  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/A  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNI32ER1\[7\]/A  Uart_ctl_0/OvertimeCnt_RNI32ER1\[7\]/Y  Uart_ctl_0/PrState_RNO_0\[1\]/C  Uart_ctl_0/PrState_RNO_0\[1\]/Y  Uart_ctl_0/PrState_RNO\[1\]/B  Uart_ctl_0/PrState_RNO\[1\]/Y  Uart_ctl_0/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/B  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/A  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/A  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/Y  COREUART_0/CUARTliOL/CUARTol\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/BaudPulse_0_RNIICBB/A  Uart_ctl_0/BaudPulse_0_RNIICBB/Y  Uart_ctl_0/PrState_RNIFAMI\[1\]/C  Uart_ctl_0/PrState_RNIFAMI\[1\]/Y  Uart_ctl_0/un1_P_AddrA_sig_I_1/B  Uart_ctl_0/un1_P_AddrA_sig_I_1/Y  Uart_ctl_0/un1_P_AddrA_sig_I_15/A  Uart_ctl_0/un1_P_AddrA_sig_I_15/Y  Uart_ctl_0/un1_P_AddrA_sig_I_14/B  Uart_ctl_0/un1_P_AddrA_sig_I_14/Y  Uart_ctl_0/P_AddrA_sig_RNO\[2\]/A  Uart_ctl_0/P_AddrA_sig_RNO\[2\]/Y  Uart_ctl_0/P_AddrA_sig\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[0\]/CLK  Uart_ctl_0/OvertimeCnt\[0\]/Q  Uart_ctl_0/OvertimeCnt_RNIVCSB\[1\]/B  Uart_ctl_0/OvertimeCnt_RNIVCSB\[1\]/Y  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/B  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNI2QON\[3\]/B  Uart_ctl_0/OvertimeCnt_RNI2QON\[3\]/Y  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/B  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/A  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNO_0\[7\]/A  Uart_ctl_0/OvertimeCnt_RNO_0\[7\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[7\]/B  Uart_ctl_0/OvertimeCnt_RNO\[7\]/Y  Uart_ctl_0/OvertimeCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARToio0_RNIVJ5A\[0\]/B  COREUART_0/CUARTIIOL/CUARToio0_RNIVJ5A\[0\]/Y  COREUART_0/CUARTIIOL/CUARToio0_RNIE8EJ\[1\]/B  COREUART_0/CUARTIIOL/CUARToio0_RNIE8EJ\[1\]/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO_0\[0\]/C  COREUART_0/CUARTIIOL/CUARTolo0_RNO_0\[0\]/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[0\]/C  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[0\]/Y  COREUART_0/CUARTIIOL/CUARTolo0\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[0\]/CLK  Uart_ctl_0/OvertimeCnt\[0\]/Q  Uart_ctl_0/OvertimeCnt_RNIVCSB\[1\]/B  Uart_ctl_0/OvertimeCnt_RNIVCSB\[1\]/Y  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/B  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNI2QON\[3\]/B  Uart_ctl_0/OvertimeCnt_RNI2QON\[3\]/Y  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/B  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/A  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNO_1\[7\]/A  Uart_ctl_0/OvertimeCnt_RNO_1\[7\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[7\]/C  Uart_ctl_0/OvertimeCnt_RNO\[7\]/Y  Uart_ctl_0/OvertimeCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[0\]/CLK  Uart_ctl_0/OvertimeCnt\[0\]/Q  Uart_ctl_0/OvertimeCnt_RNIVCSB\[1\]/B  Uart_ctl_0/OvertimeCnt_RNIVCSB\[1\]/Y  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/B  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNI2QON\[3\]/B  Uart_ctl_0/OvertimeCnt_RNI2QON\[3\]/Y  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/B  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/A  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNO_2\[8\]/A  Uart_ctl_0/OvertimeCnt_RNO_2\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[8\]/C  Uart_ctl_0/OvertimeCnt_RNO\[8\]/Y  Uart_ctl_0/OvertimeCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[0\]/CLK  Uart_ctl_0/OvertimeCnt\[0\]/Q  Uart_ctl_0/OvertimeCnt_RNIVCSB\[1\]/B  Uart_ctl_0/OvertimeCnt_RNIVCSB\[1\]/Y  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/B  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNI2QON\[3\]/B  Uart_ctl_0/OvertimeCnt_RNI2QON\[3\]/Y  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/B  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/A  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNO_0\[8\]/B  Uart_ctl_0/OvertimeCnt_RNO_0\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[8\]/A  Uart_ctl_0/OvertimeCnt_RNO\[8\]/Y  Uart_ctl_0/OvertimeCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARToio0_RNIVJ5A\[0\]/B  COREUART_0/CUARTIIOL/CUARToio0_RNIVJ5A\[0\]/Y  COREUART_0/CUARTIIOL/CUARToio0_RNIE8EJ\[1\]/B  COREUART_0/CUARTIIOL/CUARToio0_RNIE8EJ\[1\]/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO_0\[2\]/B  COREUART_0/CUARTIIOL/CUARTolo0_RNO_0\[2\]/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[2\]/C  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[2\]/Y  COREUART_0/CUARTIIOL/CUARTolo0\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTi01/CLK  COREUART_0/CUARTi01/Q  Uart_ctl_0/BaudPulse_0_RNIICBB/B  Uart_ctl_0/BaudPulse_0_RNIICBB/Y  Uart_ctl_0/PrState_RNIFAMI\[1\]/C  Uart_ctl_0/PrState_RNIFAMI\[1\]/Y  Uart_ctl_0/un1_P_AddrA_sig_I_1/B  Uart_ctl_0/un1_P_AddrA_sig_I_1/Y  Uart_ctl_0/un1_P_AddrA_sig_I_15/A  Uart_ctl_0/un1_P_AddrA_sig_I_15/Y  Uart_ctl_0/un1_P_AddrA_sig_I_14/B  Uart_ctl_0/un1_P_AddrA_sig_I_14/Y  Uart_ctl_0/P_AddrA_sig_RNO\[2\]/A  Uart_ctl_0/P_AddrA_sig_RNO\[2\]/Y  Uart_ctl_0/P_AddrA_sig\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[1\]/CLK  COREUART_0/CUARTliOL/CUARTol\[1\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/A  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/B  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/A  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/A  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/Y  COREUART_0/CUARTliOL/CUARTol\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[3\]/CLK  Uart_ctl_0/OvertimeCnt\[3\]/Q  Uart_ctl_0/OvertimeCnt_RNI2QON\[3\]/A  Uart_ctl_0/OvertimeCnt_RNI2QON\[3\]/Y  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/B  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/A  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNI32ER1\[7\]/A  Uart_ctl_0/OvertimeCnt_RNI32ER1\[7\]/Y  Uart_ctl_0/PrState_RNO_0\[1\]/C  Uart_ctl_0/PrState_RNO_0\[1\]/Y  Uart_ctl_0/PrState_RNO\[1\]/B  Uart_ctl_0/PrState_RNO\[1\]/Y  Uart_ctl_0/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[0\]/CLK  Uart_ctl_0/OvertimeCnt\[0\]/Q  Uart_ctl_0/OvertimeCnt_RNIVCSB\[1\]/B  Uart_ctl_0/OvertimeCnt_RNIVCSB\[1\]/Y  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/B  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNI2QON\[3\]/B  Uart_ctl_0/OvertimeCnt_RNI2QON\[3\]/Y  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/B  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/A  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[6\]/A  Uart_ctl_0/OvertimeCnt_RNO\[6\]/Y  Uart_ctl_0/OvertimeCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/BaudPulse_0_RNIICBB/A  Uart_ctl_0/BaudPulse_0_RNIICBB/Y  Uart_ctl_0/PrState_RNIFAMI\[1\]/C  Uart_ctl_0/PrState_RNIFAMI\[1\]/Y  Uart_ctl_0/un1_P_AddrA_sig_I_1/B  Uart_ctl_0/un1_P_AddrA_sig_I_1/Y  Uart_ctl_0/un1_P_AddrA_sig_I_13/B  Uart_ctl_0/un1_P_AddrA_sig_I_13/Y  Uart_ctl_0/P_AddrA_sig_RNO\[1\]/A  Uart_ctl_0/P_AddrA_sig_RNO\[1\]/Y  Uart_ctl_0/P_AddrA_sig\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARToio0_RNIVJ5A\[0\]/B  COREUART_0/CUARTIIOL/CUARToio0_RNIVJ5A\[0\]/Y  COREUART_0/CUARTIIOL/CUARToio0_RNIE8EJ\[1\]/B  COREUART_0/CUARTIIOL/CUARToio0_RNIE8EJ\[1\]/Y  COREUART_0/CUARTIIOL/CUARToio0_RNO\[3\]/B  COREUART_0/CUARTIIOL/CUARToio0_RNO\[3\]/Y  COREUART_0/CUARTIIOL/CUARToio0\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/C  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[8\]/C  COREUART_0/CUARTliOL/CUARTol_RNO_0\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[8\]/A  COREUART_0/CUARTliOL/CUARTol_RNO\[8\]/Y  COREUART_0/CUARTliOL/CUARTol\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/B  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/A  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/A  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[11\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[11\]/Y  COREUART_0/CUARTliOL/CUARTol\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIT2FO\[4\]/A  COREUART_0/CUARTliOL/CUARTol_RNIT2FO\[4\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIPMBT\[5\]/A  COREUART_0/CUARTliOL/CUARTol_RNIPMBT\[5\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[7\]/B  COREUART_0/CUARTliOL/CUARTol_RNO_0\[7\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[7\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[7\]/Y  COREUART_0/CUARTliOL/CUARTol\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARToio0_RNIVJ5A\[0\]/B  COREUART_0/CUARTIIOL/CUARToio0_RNIVJ5A\[0\]/Y  COREUART_0/CUARTIIOL/CUARToio0_RNIE8EJ\[1\]/B  COREUART_0/CUARTIIOL/CUARToio0_RNIE8EJ\[1\]/Y  COREUART_0/CUARTIIOL/CUARToio0_RNO\[2\]/C  COREUART_0/CUARTIIOL/CUARToio0_RNO\[2\]/Y  COREUART_0/CUARTIIOL/CUARToio0\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/B  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/PrState_RNI3RPO\[0\]/B  Uart_ctl_0/PrState_RNI3RPO\[0\]/Y  Uart_ctl_0/PrState_RNIHMQ71\[0\]/C  Uart_ctl_0/PrState_RNIHMQ71\[0\]/Y  Uart_ctl_0/CheckSum\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/B  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/PrState_RNI3RPO\[0\]/B  Uart_ctl_0/PrState_RNI3RPO\[0\]/Y  Uart_ctl_0/PrState_RNIHMQ71\[0\]/C  Uart_ctl_0/PrState_RNIHMQ71\[0\]/Y  Uart_ctl_0/CheckSum\[5\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/B  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/PrState_RNI3RPO\[0\]/B  Uart_ctl_0/PrState_RNI3RPO\[0\]/Y  Uart_ctl_0/PrState_RNIHMQ71\[0\]/C  Uart_ctl_0/PrState_RNIHMQ71\[0\]/Y  Uart_ctl_0/CheckSum\[4\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/B  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/PrState_RNI3RPO\[0\]/B  Uart_ctl_0/PrState_RNI3RPO\[0\]/Y  Uart_ctl_0/PrState_RNIHMQ71\[0\]/C  Uart_ctl_0/PrState_RNIHMQ71\[0\]/Y  Uart_ctl_0/CheckSum\[3\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/B  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/PrState_RNI3RPO\[0\]/B  Uart_ctl_0/PrState_RNI3RPO\[0\]/Y  Uart_ctl_0/PrState_RNIHMQ71\[0\]/C  Uart_ctl_0/PrState_RNIHMQ71\[0\]/Y  Uart_ctl_0/CheckSum\[2\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/B  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/PrState_RNI3RPO\[0\]/B  Uart_ctl_0/PrState_RNI3RPO\[0\]/Y  Uart_ctl_0/PrState_RNIHMQ71\[0\]/C  Uart_ctl_0/PrState_RNIHMQ71\[0\]/Y  Uart_ctl_0/CheckSum\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/B  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/PrState_RNI3RPO\[0\]/B  Uart_ctl_0/PrState_RNI3RPO\[0\]/Y  Uart_ctl_0/PrState_RNIHMQ71\[0\]/C  Uart_ctl_0/PrState_RNIHMQ71\[0\]/Y  Uart_ctl_0/CheckSum\[0\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[2\]/CLK  COREUART_0/CUARTliOL/CUARTol\[2\]/Q  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/B  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/B  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/A  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/A  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/Y  COREUART_0/CUARTliOL/CUARTol\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/C  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNO\[2\]/Y  COREUART_0/CUARTliOL/CUARTol\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/C  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNO\[3\]/Y  COREUART_0/CUARTliOL/CUARTol\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/C  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[4\]/A  COREUART_0/CUARTliOL/CUARTol_RNO\[4\]/Y  COREUART_0/CUARTliOL/CUARTol\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/C  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[6\]/A  COREUART_0/CUARTliOL/CUARTol_RNO\[6\]/Y  COREUART_0/CUARTliOL/CUARTol\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/C  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[7\]/A  COREUART_0/CUARTliOL/CUARTol_RNO\[7\]/Y  COREUART_0/CUARTliOL/CUARTol\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/C  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[9\]/A  COREUART_0/CUARTliOL/CUARTol_RNO\[9\]/Y  COREUART_0/CUARTliOL/CUARTol\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/C  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[10\]/A  COREUART_0/CUARTliOL/CUARTol_RNO\[10\]/Y  COREUART_0/CUARTliOL/CUARTol\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/C  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[11\]/A  COREUART_0/CUARTliOL/CUARTol_RNO\[11\]/Y  COREUART_0/CUARTliOL/CUARTol\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/C  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/A  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/Y  COREUART_0/CUARTliOL/CUARTol\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[3\]/CLK  Uart_ctl_0/PrState\[3\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/A  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/B  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/PrState_RNI3RPO\[0\]/B  Uart_ctl_0/PrState_RNI3RPO\[0\]/Y  Uart_ctl_0/PrState_RNIHMQ71\[0\]/C  Uart_ctl_0/PrState_RNIHMQ71\[0\]/Y  Uart_ctl_0/CheckSum\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[6\]/CLK  COREUART_0/CUARTliOL/CUARTol\[6\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIP7P9\[5\]/B  COREUART_0/CUARTliOL/CUARTol_RNIP7P9\[5\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIIFIJ\[7\]/A  COREUART_0/CUARTliOL/CUARTol_RNIIFIJ\[7\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/A  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/A  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/A  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/Y  COREUART_0/CUARTliOL/CUARTol\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/B  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[2\]/A  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[2\]/Y  COREUART_0/CUARTIIOL/CUARTolo0\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[5\]/CLK  COREUART_0/CUARTliOL/CUARTol\[5\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIP7P9\[5\]/A  COREUART_0/CUARTliOL/CUARTol_RNIP7P9\[5\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIIFIJ\[7\]/A  COREUART_0/CUARTliOL/CUARTol_RNIIFIJ\[7\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/A  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/A  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/A  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/Y  COREUART_0/CUARTliOL/CUARTol\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[0\]/CLK  Uart_ctl_0/OvertimeCnt\[0\]/Q  Uart_ctl_0/OvertimeCnt_RNIVCSB\[1\]/B  Uart_ctl_0/OvertimeCnt_RNIVCSB\[1\]/Y  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/B  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNI2QON\[3\]/B  Uart_ctl_0/OvertimeCnt_RNI2QON\[3\]/Y  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/B  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNIMN3A1\[5\]/A  Uart_ctl_0/OvertimeCnt_RNIMN3A1\[5\]/Y  Uart_ctl_0/OvertimeCnt_RNO_0\[6\]/A  Uart_ctl_0/OvertimeCnt_RNO_0\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[6\]/C  Uart_ctl_0/OvertimeCnt_RNO\[6\]/Y  Uart_ctl_0/OvertimeCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[4\]/CLK  Uart_ctl_0/OvertimeCnt\[4\]/Q  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/A  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/A  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNI32ER1\[7\]/A  Uart_ctl_0/OvertimeCnt_RNI32ER1\[7\]/Y  Uart_ctl_0/PrState_RNO_0\[1\]/C  Uart_ctl_0/PrState_RNO_0\[1\]/Y  Uart_ctl_0/PrState_RNO\[1\]/B  Uart_ctl_0/PrState_RNO\[1\]/Y  Uart_ctl_0/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/B  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/Y  COREUART_0/CUARTIIOL/CUARTllo0_RNO/B  COREUART_0/CUARTIIOL/CUARTllo0_RNO/Y  COREUART_0/CUARTIIOL/CUARTllo0/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[5\]/CLK  Uart_ctl_0/PrState\[5\]/Q  Uart_ctl_0/PrState_RNI6BI8\[5\]/A  Uart_ctl_0/PrState_RNI6BI8\[5\]/Y  Uart_ctl_0/BaudPulse_0_RNIJR0F/B  Uart_ctl_0/BaudPulse_0_RNIJR0F/Y  Uart_ctl_0/OvertimeCnt_RNO_0\[6\]/C  Uart_ctl_0/OvertimeCnt_RNO_0\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[6\]/C  Uart_ctl_0/OvertimeCnt_RNO\[6\]/Y  Uart_ctl_0/OvertimeCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/B  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/A  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[10\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[10\]/Y  COREUART_0/CUARTliOL/CUARTol\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/BaudPulse_0_RNIICBB/A  Uart_ctl_0/BaudPulse_0_RNIICBB/Y  Uart_ctl_0/PrState_RNIFAMI\[1\]/C  Uart_ctl_0/PrState_RNIFAMI\[1\]/Y  Uart_ctl_0/un1_P_AddrA_sig_I_9/A  Uart_ctl_0/un1_P_AddrA_sig_I_9/Y  Uart_ctl_0/P_AddrA_sig_RNO\[0\]/B  Uart_ctl_0/P_AddrA_sig_RNO\[0\]/Y  Uart_ctl_0/P_AddrA_sig\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[6\]/CLK  COREUART_0/CUARTliOL/CUARTol\[6\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIP7P9\[5\]/B  COREUART_0/CUARTliOL/CUARTol_RNIP7P9\[5\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIIFIJ\[7\]/A  COREUART_0/CUARTliOL/CUARTol_RNIIFIJ\[7\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/A  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[8\]/C  COREUART_0/CUARTliOL/CUARTol_RNO_0\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[8\]/A  COREUART_0/CUARTliOL/CUARTol_RNO\[8\]/Y  COREUART_0/CUARTliOL/CUARTol\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/C  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[1\]/C  COREUART_0/CUARTliOL/CUARTol_RNO\[1\]/Y  COREUART_0/CUARTliOL/CUARTol\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/C  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[5\]/C  COREUART_0/CUARTliOL/CUARTol_RNO\[5\]/Y  COREUART_0/CUARTliOL/CUARTol\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTi01/CLK  COREUART_0/CUARTi01/Q  Uart_ctl_0/PrState_RNI6BI8\[5\]/B  Uart_ctl_0/PrState_RNI6BI8\[5\]/Y  Uart_ctl_0/BaudPulse_0_RNIJR0F/B  Uart_ctl_0/BaudPulse_0_RNIJR0F/Y  Uart_ctl_0/OvertimeCnt_RNO_0\[6\]/C  Uart_ctl_0/OvertimeCnt_RNO_0\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[6\]/C  Uart_ctl_0/OvertimeCnt_RNO\[6\]/Y  Uart_ctl_0/OvertimeCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[0\]/CLK  Uart_ctl_0/ParaCnt\[0\]/Q  Uart_ctl_0/ParaCnt_RNI9DPF\[1\]/B  Uart_ctl_0/ParaCnt_RNI9DPF\[1\]/Y  Uart_ctl_0/ParaCnt_RNIV3MN\[2\]/B  Uart_ctl_0/ParaCnt_RNIV3MN\[2\]/Y  Uart_ctl_0/ParaCnt_RNIEHF71\[4\]/A  Uart_ctl_0/ParaCnt_RNIEHF71\[4\]/Y  Uart_ctl_0/ParaCnt_RNI78CF1\[5\]/B  Uart_ctl_0/ParaCnt_RNI78CF1\[5\]/Y  Uart_ctl_0/ParaCnt_RNO_0\[7\]/B  Uart_ctl_0/ParaCnt_RNO_0\[7\]/Y  Uart_ctl_0/ParaCnt_RNO\[7\]/A  Uart_ctl_0/ParaCnt_RNO\[7\]/Y  Uart_ctl_0/ParaCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIT2FO\[4\]/A  COREUART_0/CUARTliOL/CUARTol_RNIT2FO\[4\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIPMBT\[5\]/A  COREUART_0/CUARTliOL/CUARTol_RNIPMBT\[5\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[6\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[6\]/Y  COREUART_0/CUARTliOL/CUARTol\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[0\]/CLK  Uart_ctl_0/OvertimeCnt\[0\]/Q  Uart_ctl_0/OvertimeCnt_RNIVCSB\[1\]/B  Uart_ctl_0/OvertimeCnt_RNIVCSB\[1\]/Y  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/B  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNI2QON\[3\]/B  Uart_ctl_0/OvertimeCnt_RNI2QON\[3\]/Y  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/B  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNO_0\[5\]/A  Uart_ctl_0/OvertimeCnt_RNO_0\[5\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[5\]/B  Uart_ctl_0/OvertimeCnt_RNO\[5\]/Y  Uart_ctl_0/OvertimeCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[0\]/CLK  Uart_ctl_0/OvertimeCnt\[0\]/Q  Uart_ctl_0/OvertimeCnt_RNIVCSB\[1\]/B  Uart_ctl_0/OvertimeCnt_RNIVCSB\[1\]/Y  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/B  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNI2QON\[3\]/B  Uart_ctl_0/OvertimeCnt_RNI2QON\[3\]/Y  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/B  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNIMN3A1\[5\]/A  Uart_ctl_0/OvertimeCnt_RNIMN3A1\[5\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[5\]/C  Uart_ctl_0/OvertimeCnt_RNO\[5\]/Y  Uart_ctl_0/OvertimeCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTi01/CLK  COREUART_0/CUARTi01/Q  Uart_ctl_0/PrState_ns_i_a2_0_i_a2\[2\]/A  Uart_ctl_0/PrState_ns_i_a2_0_i_a2\[2\]/Y  Uart_ctl_0/PrState_ns_i_a2_0_i_a2_0\[3\]/B  Uart_ctl_0/PrState_ns_i_a2_0_i_a2_0\[3\]/Y  Uart_ctl_0/PrState_RNI1DG21\[4\]/C  Uart_ctl_0/PrState_RNI1DG21\[4\]/Y  Uart_ctl_0/PrState_RNIR4DO2\[4\]/C  Uart_ctl_0/PrState_RNIR4DO2\[4\]/Y  Uart_ctl_0/PrState_RNIKU0T5\[0\]/C  Uart_ctl_0/PrState_RNIKU0T5\[0\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[3\]/CLK  COREUART_0/CUARTliOL/CUARTol\[3\]/Q  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/B  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/B  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/A  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/A  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/Y  COREUART_0/CUARTliOL/CUARTol\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[4\]/CLK  Uart_ctl_0/PrState\[4\]/Q  Uart_ctl_0/PrState_RNIFAMI\[1\]/B  Uart_ctl_0/PrState_RNIFAMI\[1\]/Y  Uart_ctl_0/un1_P_AddrA_sig_I_1/B  Uart_ctl_0/un1_P_AddrA_sig_I_1/Y  Uart_ctl_0/un1_P_AddrA_sig_I_15/A  Uart_ctl_0/un1_P_AddrA_sig_I_15/Y  Uart_ctl_0/un1_P_AddrA_sig_I_14/B  Uart_ctl_0/un1_P_AddrA_sig_I_14/Y  Uart_ctl_0/P_AddrA_sig_RNO\[2\]/A  Uart_ctl_0/P_AddrA_sig_RNO\[2\]/Y  Uart_ctl_0/P_AddrA_sig\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTIL/CLK  COREUART_0/CUARTliOL/CUARTIL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/A  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARToio0_RNIVJ5A\[0\]/B  COREUART_0/CUARTIIOL/CUARToio0_RNIVJ5A\[0\]/Y  COREUART_0/CUARTIIOL/CUARToio0_RNIE8EJ\[1\]/B  COREUART_0/CUARTIIOL/CUARToio0_RNIE8EJ\[1\]/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO_0\[0\]/C  COREUART_0/CUARTIIOL/CUARTolo0_RNO_0\[0\]/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[0\]/C  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[0\]/Y  COREUART_0/CUARTIIOL/CUARTolo0\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARToio0_RNIVJ5A\[0\]/B  COREUART_0/CUARTIIOL/CUARToio0_RNIVJ5A\[0\]/Y  COREUART_0/CUARTIIOL/CUARToio0_RNO_0\[2\]/A  COREUART_0/CUARTIIOL/CUARToio0_RNO_0\[2\]/Y  COREUART_0/CUARTIIOL/CUARToio0_RNO\[2\]/A  COREUART_0/CUARTIIOL/CUARToio0_RNO\[2\]/Y  COREUART_0/CUARTIIOL/CUARToio0\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/BaudPulse_0_RNIICBB/A  Uart_ctl_0/BaudPulse_0_RNIICBB/Y  Uart_ctl_0/PrState_RNIIR0F\[4\]/B  Uart_ctl_0/PrState_RNIIR0F\[4\]/Y  Uart_ctl_0/P_AddrA_sig_RNO\[0\]/A  Uart_ctl_0/P_AddrA_sig_RNO\[0\]/Y  Uart_ctl_0/P_AddrA_sig\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/C  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/C  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[5\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/C  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[4\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/C  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[3\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/C  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[2\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/C  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/C  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[0\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/C  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/Y  COREUART_0/CUARTo0ol/CUARTL1II\[3\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/C  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/Y  COREUART_0/CUARTo0ol/CUARTL1II\[2\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/C  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/Y  COREUART_0/CUARTo0ol/CUARTL1II\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/C  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/Y  COREUART_0/CUARTo0ol/CUARTL1II\[0\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[0\]/CLK  Uart_ctl_0/ParaCnt\[0\]/Q  Uart_ctl_0/ParaLen_RNIQQKF\[0\]/B  Uart_ctl_0/ParaLen_RNIQQKF\[0\]/Y  Uart_ctl_0/ParaLen_RNI0M9V\[6\]/C  Uart_ctl_0/ParaLen_RNI0M9V\[6\]/Y  Uart_ctl_0/ParaLen_RNI6N572\[6\]/B  Uart_ctl_0/ParaLen_RNI6N572\[6\]/Y  Uart_ctl_0/ParaLen_RNIA3P54\[2\]/C  Uart_ctl_0/ParaLen_RNIA3P54\[2\]/Y  Uart_ctl_0/PrState_RNO_1\[1\]/B  Uart_ctl_0/PrState_RNO_1\[1\]/Y  Uart_ctl_0/PrState_RNO\[1\]/C  Uart_ctl_0/PrState_RNO\[1\]/Y  Uart_ctl_0/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/B  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/BaudPulse_0_RNICPBM/B  Uart_ctl_0/BaudPulse_0_RNICPBM/Y  Uart_ctl_0/P_DataA\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/B  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/BaudPulse_0_RNICPBM/B  Uart_ctl_0/BaudPulse_0_RNICPBM/Y  Uart_ctl_0/P_DataA\[6\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/B  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/BaudPulse_0_RNICPBM/B  Uart_ctl_0/BaudPulse_0_RNICPBM/Y  Uart_ctl_0/P_DataA\[5\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/B  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/BaudPulse_0_RNICPBM/B  Uart_ctl_0/BaudPulse_0_RNICPBM/Y  Uart_ctl_0/P_DataA\[4\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/B  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/BaudPulse_0_RNICPBM/B  Uart_ctl_0/BaudPulse_0_RNICPBM/Y  Uart_ctl_0/P_DataA\[3\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/B  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/BaudPulse_0_RNICPBM/B  Uart_ctl_0/BaudPulse_0_RNICPBM/Y  Uart_ctl_0/P_DataA\[2\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/B  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/BaudPulse_0_RNICPBM/B  Uart_ctl_0/BaudPulse_0_RNICPBM/Y  Uart_ctl_0/P_DataA\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/B  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/BaudPulse_0_RNICPBM/B  Uart_ctl_0/BaudPulse_0_RNICPBM/Y  Uart_ctl_0/P_DataA\[0\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/BaudPulse_0_RNIICBB/A  Uart_ctl_0/BaudPulse_0_RNIICBB/Y  Uart_ctl_0/PrState_RNIIR0F\[4\]/B  Uart_ctl_0/PrState_RNIIR0F\[4\]/Y  Uart_ctl_0/P_AddrA_sig_RNO\[2\]/B  Uart_ctl_0/P_AddrA_sig_RNO\[2\]/Y  Uart_ctl_0/P_AddrA_sig\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/BaudPulse_0_RNIICBB/A  Uart_ctl_0/BaudPulse_0_RNIICBB/Y  Uart_ctl_0/PrState_RNIIR0F\[4\]/B  Uart_ctl_0/PrState_RNIIR0F\[4\]/Y  Uart_ctl_0/P_AddrA_sig_RNO\[1\]/B  Uart_ctl_0/P_AddrA_sig_RNO\[1\]/Y  Uart_ctl_0/P_AddrA_sig\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[1\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[1\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/A  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/C  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[8\]/CLK  Uart_ctl_0/OvertimeCnt\[8\]/Q  Uart_ctl_0/OvertimeCnt_RNISJQH\[3\]/C  Uart_ctl_0/OvertimeCnt_RNISJQH\[3\]/Y  Uart_ctl_0/OvertimeCnt_RNIJEJ91\[3\]/C  Uart_ctl_0/OvertimeCnt_RNIJEJ91\[3\]/Y  Uart_ctl_0/OvertimeCnt_RNIO8B72\[2\]/A  Uart_ctl_0/OvertimeCnt_RNIO8B72\[2\]/Y  Uart_ctl_0/PrState_RNIPN0B2\[5\]/A  Uart_ctl_0/PrState_RNIPN0B2\[5\]/Y  Uart_ctl_0/PrState_RNIKU0T5\[0\]/B  Uart_ctl_0/PrState_RNIKU0T5\[0\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[1\]/CLK  Uart_ctl_0/PrState\[1\]/Q  Uart_ctl_0/PrState_RNIQC0B\[1\]/A  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/PrState_RNI3RPO\[0\]/B  Uart_ctl_0/PrState_RNI3RPO\[0\]/Y  Uart_ctl_0/PrState_RNIHMQ71\[0\]/C  Uart_ctl_0/PrState_RNIHMQ71\[0\]/Y  Uart_ctl_0/CheckSum\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[8\]/CLK  Uart_ctl_0/OvertimeCnt\[8\]/Q  Uart_ctl_0/OvertimeCnt_RNISJQH\[3\]/C  Uart_ctl_0/OvertimeCnt_RNISJQH\[3\]/Y  Uart_ctl_0/OvertimeCnt_RNIJEJ91\[3\]/C  Uart_ctl_0/OvertimeCnt_RNIJEJ91\[3\]/Y  Uart_ctl_0/OvertimeCnt_RNIO8B72\[2\]/A  Uart_ctl_0/OvertimeCnt_RNIO8B72\[2\]/Y  Uart_ctl_0/PrState_RNIPN0B2\[5\]/A  Uart_ctl_0/PrState_RNIPN0B2\[5\]/Y  Uart_ctl_0/PrState_RNIKU0T5\[0\]/B  Uart_ctl_0/PrState_RNIKU0T5\[0\]/Y  Uart_ctl_0/PrState_0\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[11\]/CLK  COREUART_0/CUARTliOL/CUARTol\[11\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIIAIF\[12\]/C  COREUART_0/CUARTliOL/CUARTol_RNIIAIF\[12\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIQJPP\[9\]/A  COREUART_0/CUARTliOL/CUARTol_RNIQJPP\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/B  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[8\]/C  COREUART_0/CUARTliOL/CUARTol_RNO_0\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[8\]/A  COREUART_0/CUARTliOL/CUARTol_RNO\[8\]/Y  COREUART_0/CUARTliOL/CUARTol\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNI4K5A\[2\]/B  COREUART_0/CUARTIIOL/CUARTolo0_RNI4K5A\[2\]/Y  COREUART_0/CUARTIIOL/CUARToio0_RNO\[3\]/C  COREUART_0/CUARTIIOL/CUARToio0_RNO\[3\]/Y  COREUART_0/CUARTIIOL/CUARToio0\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[7\]/CLK  Uart_ctl_0/OvertimeCnt\[7\]/Q  Uart_ctl_0/OvertimeCnt_RNIEDSB\[9\]/A  Uart_ctl_0/OvertimeCnt_RNIEDSB\[9\]/Y  Uart_ctl_0/OvertimeCnt_RNIJEJ91\[3\]/A  Uart_ctl_0/OvertimeCnt_RNIJEJ91\[3\]/Y  Uart_ctl_0/OvertimeCnt_RNIO8B72\[2\]/A  Uart_ctl_0/OvertimeCnt_RNIO8B72\[2\]/Y  Uart_ctl_0/PrState_RNIPN0B2\[5\]/A  Uart_ctl_0/PrState_RNIPN0B2\[5\]/Y  Uart_ctl_0/PrState_RNIKU0T5\[0\]/B  Uart_ctl_0/PrState_RNIKU0T5\[0\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[5\]/CLK  Uart_ctl_0/OvertimeCnt\[5\]/Q  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/B  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNI32ER1\[7\]/A  Uart_ctl_0/OvertimeCnt_RNI32ER1\[7\]/Y  Uart_ctl_0/PrState_RNO_0\[1\]/C  Uart_ctl_0/PrState_RNO_0\[1\]/Y  Uart_ctl_0/PrState_RNO\[1\]/B  Uart_ctl_0/PrState_RNO\[1\]/Y  Uart_ctl_0/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[0\]/CLK  Uart_ctl_0/OvertimeCnt\[0\]/Q  Uart_ctl_0/OvertimeCnt_RNIVCSB\[1\]/B  Uart_ctl_0/OvertimeCnt_RNIVCSB\[1\]/Y  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/B  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNIO8B72\[2\]/B  Uart_ctl_0/OvertimeCnt_RNIO8B72\[2\]/Y  Uart_ctl_0/PrState_RNIPN0B2\[5\]/A  Uart_ctl_0/PrState_RNIPN0B2\[5\]/Y  Uart_ctl_0/PrState_RNIKU0T5\[0\]/B  Uart_ctl_0/PrState_RNIKU0T5\[0\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[7\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[7\]/Q  Uart_ctl_0/PrState_ns_i_a2_0_i_a2\[2\]/B  Uart_ctl_0/PrState_ns_i_a2_0_i_a2\[2\]/Y  Uart_ctl_0/PrState_ns_i_a2_0_i_a2_0\[3\]/B  Uart_ctl_0/PrState_ns_i_a2_0_i_a2_0\[3\]/Y  Uart_ctl_0/PrState_RNI1DG21\[4\]/C  Uart_ctl_0/PrState_RNI1DG21\[4\]/Y  Uart_ctl_0/PrState_RNIR4DO2\[4\]/C  Uart_ctl_0/PrState_RNIR4DO2\[4\]/Y  Uart_ctl_0/PrState_RNIKU0T5\[0\]/C  Uart_ctl_0/PrState_RNIKU0T5\[0\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARToio0_RNIVJ5A\[0\]/B  COREUART_0/CUARTIIOL/CUARToio0_RNIVJ5A\[0\]/Y  COREUART_0/CUARTIIOL/CUARToio0_RNO\[1\]/B  COREUART_0/CUARTIIOL/CUARToio0_RNO\[1\]/Y  COREUART_0/CUARTIIOL/CUARToio0\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[1\]/CLK  Uart_ctl_0/ParaCnt\[1\]/Q  Uart_ctl_0/ParaCnt_RNI9DPF\[1\]/A  Uart_ctl_0/ParaCnt_RNI9DPF\[1\]/Y  Uart_ctl_0/ParaCnt_RNIV3MN\[2\]/B  Uart_ctl_0/ParaCnt_RNIV3MN\[2\]/Y  Uart_ctl_0/ParaCnt_RNIEHF71\[4\]/A  Uart_ctl_0/ParaCnt_RNIEHF71\[4\]/Y  Uart_ctl_0/ParaCnt_RNI78CF1\[5\]/B  Uart_ctl_0/ParaCnt_RNI78CF1\[5\]/Y  Uart_ctl_0/ParaCnt_RNO_0\[7\]/B  Uart_ctl_0/ParaCnt_RNO_0\[7\]/Y  Uart_ctl_0/ParaCnt_RNO\[7\]/A  Uart_ctl_0/ParaCnt_RNO\[7\]/Y  Uart_ctl_0/ParaCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[5\]/CLK  Uart_ctl_0/PrState\[5\]/Q  Uart_ctl_0/PrState_RNI6BI8\[5\]/A  Uart_ctl_0/PrState_RNI6BI8\[5\]/Y  Uart_ctl_0/BaudPulse_0_RNIJR0F/B  Uart_ctl_0/BaudPulse_0_RNIJR0F/Y  Uart_ctl_0/OvertimeCnt_RNO\[7\]/A  Uart_ctl_0/OvertimeCnt_RNO\[7\]/Y  Uart_ctl_0/OvertimeCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[5\]/CLK  Uart_ctl_0/PrState\[5\]/Q  Uart_ctl_0/PrState_RNI6BI8\[5\]/A  Uart_ctl_0/PrState_RNI6BI8\[5\]/Y  Uart_ctl_0/BaudPulse_0_RNIJR0F/B  Uart_ctl_0/BaudPulse_0_RNIJR0F/Y  Uart_ctl_0/OvertimeCnt_RNO\[5\]/A  Uart_ctl_0/OvertimeCnt_RNO\[5\]/Y  Uart_ctl_0/OvertimeCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/B  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/PrState_RNI02JP\[0\]/B  Uart_ctl_0/PrState_RNI02JP\[0\]/Y  Uart_ctl_0/PrState_RNIKU0T5\[0\]/A  Uart_ctl_0/PrState_RNIKU0T5\[0\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[4\]/CLK  COREUART_0/CUARTliOL/CUARTol\[4\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIIFIJ\[7\]/B  COREUART_0/CUARTliOL/CUARTol_RNIIFIJ\[7\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/A  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/A  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/A  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/Y  COREUART_0/CUARTliOL/CUARTol\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[1\]/CLK  Uart_ctl_0/ParaCnt\[1\]/Q  Uart_ctl_0/ParaLen_RNISQKF\[1\]/B  Uart_ctl_0/ParaLen_RNISQKF\[1\]/Y  Uart_ctl_0/ParaLen_RNI4M9V\[7\]/C  Uart_ctl_0/ParaLen_RNI4M9V\[7\]/Y  Uart_ctl_0/ParaLen_RNI6N572\[6\]/A  Uart_ctl_0/ParaLen_RNI6N572\[6\]/Y  Uart_ctl_0/ParaLen_RNIA3P54\[2\]/C  Uart_ctl_0/ParaLen_RNIA3P54\[2\]/Y  Uart_ctl_0/PrState_RNO_1\[1\]/B  Uart_ctl_0/PrState_RNO_1\[1\]/Y  Uart_ctl_0/PrState_RNO\[1\]/C  Uart_ctl_0/PrState_RNO\[1\]/Y  Uart_ctl_0/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNIRTH8\[0\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNIRTH8\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[6\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[6\]/Q  Uart_ctl_0/PrState_ns_i_a2_0_i_a2_1_2\[3\]/C  Uart_ctl_0/PrState_ns_i_a2_0_i_a2_1_2\[3\]/Y  Uart_ctl_0/PrState_ns_i_a2_0_i_a2_1\[3\]/A  Uart_ctl_0/PrState_ns_i_a2_0_i_a2_1\[3\]/Y  Uart_ctl_0/PrState_0_RNIBL261\[5\]/C  Uart_ctl_0/PrState_0_RNIBL261\[5\]/Y  Uart_ctl_0/PrState_RNIR4DO2\[4\]/A  Uart_ctl_0/PrState_RNIR4DO2\[4\]/Y  Uart_ctl_0/PrState_RNIKU0T5\[0\]/C  Uart_ctl_0/PrState_RNIKU0T5\[0\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/C  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/Y  COREUART_0/CUARTliOL/CUARTLL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/B  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/Y  COREUART_0/CUARTIIOL/CUARTilo0\[6\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/B  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/Y  COREUART_0/CUARTIIOL/CUARTilo0\[5\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/B  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/Y  COREUART_0/CUARTIIOL/CUARTilo0\[4\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/B  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/Y  COREUART_0/CUARTIIOL/CUARTilo0\[3\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/B  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/Y  COREUART_0/CUARTIIOL/CUARTilo0\[2\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/B  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/Y  COREUART_0/CUARTIIOL/CUARTilo0\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/B  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/Y  COREUART_0/CUARTIIOL/CUARTilo0\[0\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/B  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/Y  COREUART_0/CUARTIIOL/CUARTilo0\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[8\]/CLK  COREUART_0/CUARTliOL/CUARTol\[8\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIIAIF\[12\]/A  COREUART_0/CUARTliOL/CUARTol_RNIIAIF\[12\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIQJPP\[9\]/A  COREUART_0/CUARTliOL/CUARTol_RNIQJPP\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/B  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[8\]/C  COREUART_0/CUARTliOL/CUARTol_RNO_0\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[8\]/A  COREUART_0/CUARTliOL/CUARTol_RNO\[8\]/Y  COREUART_0/CUARTliOL/CUARTol\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[5\]/CLK  Uart_ctl_0/PrState\[5\]/Q  Uart_ctl_0/PrState_RNI6BI8\[5\]/A  Uart_ctl_0/PrState_RNI6BI8\[5\]/Y  Uart_ctl_0/BaudPulse_0_RNIJR0F/B  Uart_ctl_0/BaudPulse_0_RNIJR0F/Y  Uart_ctl_0/OvertimeCnt_RNO\[3\]/A  Uart_ctl_0/OvertimeCnt_RNO\[3\]/Y  Uart_ctl_0/OvertimeCnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[5\]/CLK  Uart_ctl_0/PrState\[5\]/Q  Uart_ctl_0/PrState_RNI6BI8\[5\]/A  Uart_ctl_0/PrState_RNI6BI8\[5\]/Y  Uart_ctl_0/BaudPulse_0_RNIJR0F/B  Uart_ctl_0/BaudPulse_0_RNIJR0F/Y  Uart_ctl_0/OvertimeCnt_RNO\[4\]/A  Uart_ctl_0/OvertimeCnt_RNO\[4\]/Y  Uart_ctl_0/OvertimeCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[5\]/CLK  Uart_ctl_0/PrState\[5\]/Q  Uart_ctl_0/PrState_RNI6BI8\[5\]/A  Uart_ctl_0/PrState_RNI6BI8\[5\]/Y  Uart_ctl_0/BaudPulse_0_RNIJR0F/B  Uart_ctl_0/BaudPulse_0_RNIJR0F/Y  Uart_ctl_0/OvertimeCnt_RNO\[2\]/B  Uart_ctl_0/OvertimeCnt_RNO\[2\]/Y  Uart_ctl_0/OvertimeCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[5\]/CLK  Uart_ctl_0/PrState\[5\]/Q  Uart_ctl_0/PrState_RNI6BI8\[5\]/A  Uart_ctl_0/PrState_RNI6BI8\[5\]/Y  Uart_ctl_0/BaudPulse_0_RNIJR0F/B  Uart_ctl_0/BaudPulse_0_RNIJR0F/Y  Uart_ctl_0/OvertimeCnt_RNO\[1\]/B  Uart_ctl_0/OvertimeCnt_RNO\[1\]/Y  Uart_ctl_0/OvertimeCnt\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/B  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/CheckSum_RNO_2\[1\]/A  Uart_ctl_0/CheckSum_RNO_2\[1\]/Y  Uart_ctl_0/CheckSum_RNO\[1\]/C  Uart_ctl_0/CheckSum_RNO\[1\]/Y  Uart_ctl_0/CheckSum\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/B  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/CheckSum_RNO_2\[4\]/A  Uart_ctl_0/CheckSum_RNO_2\[4\]/Y  Uart_ctl_0/CheckSum_RNO\[4\]/C  Uart_ctl_0/CheckSum_RNO\[4\]/Y  Uart_ctl_0/CheckSum\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/B  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/CheckSum_RNO_2\[5\]/A  Uart_ctl_0/CheckSum_RNO_2\[5\]/Y  Uart_ctl_0/CheckSum_RNO\[5\]/C  Uart_ctl_0/CheckSum_RNO\[5\]/Y  Uart_ctl_0/CheckSum\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/B  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/CheckSum_RNO_2\[7\]/A  Uart_ctl_0/CheckSum_RNO_2\[7\]/Y  Uart_ctl_0/CheckSum_RNO\[7\]/C  Uart_ctl_0/CheckSum_RNO\[7\]/Y  Uart_ctl_0/CheckSum\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/B  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/CheckSum_RNO_2\[0\]/A  Uart_ctl_0/CheckSum_RNO_2\[0\]/Y  Uart_ctl_0/CheckSum_RNO\[0\]/C  Uart_ctl_0/CheckSum_RNO\[0\]/Y  Uart_ctl_0/CheckSum\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/B  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/CheckSum_RNO_2\[6\]/A  Uart_ctl_0/CheckSum_RNO_2\[6\]/Y  Uart_ctl_0/CheckSum_RNO\[6\]/C  Uart_ctl_0/CheckSum_RNO\[6\]/Y  Uart_ctl_0/CheckSum\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/B  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/CheckSum_RNO_2\[3\]/A  Uart_ctl_0/CheckSum_RNO_2\[3\]/Y  Uart_ctl_0/CheckSum_RNO\[3\]/C  Uart_ctl_0/CheckSum_RNO\[3\]/Y  Uart_ctl_0/CheckSum\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/B  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/CheckSum_RNO_2\[2\]/A  Uart_ctl_0/CheckSum_RNO_2\[2\]/Y  Uart_ctl_0/CheckSum_RNO\[2\]/C  Uart_ctl_0/CheckSum_RNO\[2\]/Y  Uart_ctl_0/CheckSum\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARToo0i_RNIP7HH1\[0\]/C  COREUART_0/CUARTo0ol/CUARToo0i_RNIP7HH1\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[0\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[5\]/CLK  Uart_ctl_0/PrState\[5\]/Q  Uart_ctl_0/PrState_RNI6BI8\[5\]/A  Uart_ctl_0/PrState_RNI6BI8\[5\]/Y  Uart_ctl_0/OvertimeCnt_RNO_4\[8\]/B  Uart_ctl_0/OvertimeCnt_RNO_4\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNO_2\[8\]/C  Uart_ctl_0/OvertimeCnt_RNO_2\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[8\]/C  Uart_ctl_0/OvertimeCnt_RNO\[8\]/Y  Uart_ctl_0/OvertimeCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/B  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/CheckSum_RNO_0\[6\]/C  Uart_ctl_0/CheckSum_RNO_0\[6\]/Y  Uart_ctl_0/CheckSum_RNO\[6\]/A  Uart_ctl_0/CheckSum_RNO\[6\]/Y  Uart_ctl_0/CheckSum\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/B  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/CheckSum_RNO_0\[2\]/C  Uart_ctl_0/CheckSum_RNO_0\[2\]/Y  Uart_ctl_0/CheckSum_RNO\[2\]/A  Uart_ctl_0/CheckSum_RNO\[2\]/Y  Uart_ctl_0/CheckSum\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/B  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/CheckSum_RNO_0\[0\]/C  Uart_ctl_0/CheckSum_RNO_0\[0\]/Y  Uart_ctl_0/CheckSum_RNO\[0\]/A  Uart_ctl_0/CheckSum_RNO\[0\]/Y  Uart_ctl_0/CheckSum\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/B  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/CheckSum_RNO_0\[1\]/C  Uart_ctl_0/CheckSum_RNO_0\[1\]/Y  Uart_ctl_0/CheckSum_RNO\[1\]/A  Uart_ctl_0/CheckSum_RNO\[1\]/Y  Uart_ctl_0/CheckSum\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/B  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/CheckSum_RNO_0\[3\]/C  Uart_ctl_0/CheckSum_RNO_0\[3\]/Y  Uart_ctl_0/CheckSum_RNO\[3\]/A  Uart_ctl_0/CheckSum_RNO\[3\]/Y  Uart_ctl_0/CheckSum\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/B  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/CheckSum_RNO_0\[4\]/C  Uart_ctl_0/CheckSum_RNO_0\[4\]/Y  Uart_ctl_0/CheckSum_RNO\[4\]/A  Uart_ctl_0/CheckSum_RNO\[4\]/Y  Uart_ctl_0/CheckSum\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/B  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/CheckSum_RNO_0\[5\]/C  Uart_ctl_0/CheckSum_RNO_0\[5\]/Y  Uart_ctl_0/CheckSum_RNO\[5\]/A  Uart_ctl_0/CheckSum_RNO\[5\]/Y  Uart_ctl_0/CheckSum\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/B  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/CheckSum_RNO_0\[7\]/C  Uart_ctl_0/CheckSum_RNO_0\[7\]/Y  Uart_ctl_0/CheckSum_RNO\[7\]/A  Uart_ctl_0/CheckSum_RNO\[7\]/Y  Uart_ctl_0/CheckSum\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[2\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[2\]/Q  Uart_ctl_0/PrState_ns_i_a2_0_i_a2_1_2\[3\]/B  Uart_ctl_0/PrState_ns_i_a2_0_i_a2_1_2\[3\]/Y  Uart_ctl_0/PrState_ns_i_a2_0_i_a2_1\[3\]/A  Uart_ctl_0/PrState_ns_i_a2_0_i_a2_1\[3\]/Y  Uart_ctl_0/PrState_0_RNIBL261\[5\]/C  Uart_ctl_0/PrState_0_RNIBL261\[5\]/Y  Uart_ctl_0/PrState_RNIR4DO2\[4\]/A  Uart_ctl_0/PrState_RNIR4DO2\[4\]/Y  Uart_ctl_0/PrState_RNIKU0T5\[0\]/C  Uart_ctl_0/PrState_RNIKU0T5\[0\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/B  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[9\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[9\]/Y  COREUART_0/CUARTliOL/CUARTol\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[5\]/CLK  Uart_ctl_0/OvertimeCnt\[5\]/Q  Uart_ctl_0/OvertimeCnt_RNI9DSB\[6\]/A  Uart_ctl_0/OvertimeCnt_RNI9DSB\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNIJEJ91\[3\]/B  Uart_ctl_0/OvertimeCnt_RNIJEJ91\[3\]/Y  Uart_ctl_0/OvertimeCnt_RNIO8B72\[2\]/A  Uart_ctl_0/OvertimeCnt_RNIO8B72\[2\]/Y  Uart_ctl_0/PrState_RNIPN0B2\[5\]/A  Uart_ctl_0/PrState_RNIPN0B2\[5\]/Y  Uart_ctl_0/PrState_RNIKU0T5\[0\]/B  Uart_ctl_0/PrState_RNIKU0T5\[0\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[7\]/CLK  COREUART_0/CUARTliOL/CUARTol\[7\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIIFIJ\[7\]/C  COREUART_0/CUARTliOL/CUARTol_RNIIFIJ\[7\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/A  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/A  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/A  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/Y  COREUART_0/CUARTliOL/CUARTol\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[6\]/CLK  Uart_ctl_0/OvertimeCnt\[6\]/Q  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/C  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNI32ER1\[7\]/A  Uart_ctl_0/OvertimeCnt_RNI32ER1\[7\]/Y  Uart_ctl_0/PrState_RNO_0\[1\]/C  Uart_ctl_0/PrState_RNO_0\[1\]/Y  Uart_ctl_0/PrState_RNO\[1\]/B  Uart_ctl_0/PrState_RNO\[1\]/Y  Uart_ctl_0/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNIRTH8\[0\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNIRTH8\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[6\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[12\]/CLK  COREUART_0/CUARTliOL/CUARTol\[12\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIIAIF\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNIIAIF\[12\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIQJPP\[9\]/A  COREUART_0/CUARTliOL/CUARTol_RNIQJPP\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/B  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[8\]/C  COREUART_0/CUARTliOL/CUARTol_RNO_0\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[8\]/A  COREUART_0/CUARTliOL/CUARTol_RNO\[8\]/Y  COREUART_0/CUARTliOL/CUARTol\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[0\]/CLK  Uart_ctl_0/ParaCnt\[0\]/Q  Uart_ctl_0/ParaCnt_RNI9DPF\[1\]/B  Uart_ctl_0/ParaCnt_RNI9DPF\[1\]/Y  Uart_ctl_0/ParaCnt_RNIV3MN\[2\]/B  Uart_ctl_0/ParaCnt_RNIV3MN\[2\]/Y  Uart_ctl_0/ParaCnt_RNIEHF71\[4\]/A  Uart_ctl_0/ParaCnt_RNIEHF71\[4\]/Y  Uart_ctl_0/ParaCnt_RNI78CF1\[5\]/B  Uart_ctl_0/ParaCnt_RNI78CF1\[5\]/Y  Uart_ctl_0/ParaCnt_RNO\[6\]/A  Uart_ctl_0/ParaCnt_RNO\[6\]/Y  Uart_ctl_0/ParaCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARToo0i_RNIP7HH1\[0\]/C  COREUART_0/CUARTo0ol/CUARToo0i_RNIP7HH1\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[1\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[1\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARToo0i_RNIP7HH1\[0\]/C  COREUART_0/CUARTo0ol/CUARToo0i_RNIP7HH1\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[2\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[2\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARToo0i_RNIP7HH1\[0\]/C  COREUART_0/CUARTo0ol/CUARToo0i_RNIP7HH1\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[3\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[3\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[1\]/CLK  Uart_ctl_0/BaudCnt\[1\]/Q  Uart_ctl_0/un4_baudcnt_1_I_16/B  Uart_ctl_0/un4_baudcnt_1_I_16/Y  Uart_ctl_0/un4_baudcnt_1_I_48/A  Uart_ctl_0/un4_baudcnt_1_I_48/Y  Uart_ctl_0/un4_baudcnt_1_I_51/B  Uart_ctl_0/un4_baudcnt_1_I_51/Y  Uart_ctl_0/un4_baudcnt_1_I_52/A  Uart_ctl_0/un4_baudcnt_1_I_52/Y  Uart_ctl_0/BaudCnt_RNO\[9\]/A  Uart_ctl_0/BaudCnt_RNO\[9\]/Y  Uart_ctl_0/BaudCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[3\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[3\]/Q  Uart_ctl_0/PrState_ns_i_a2_0_i_a2_1_2\[3\]/A  Uart_ctl_0/PrState_ns_i_a2_0_i_a2_1_2\[3\]/Y  Uart_ctl_0/PrState_ns_i_a2_0_i_a2_1\[3\]/A  Uart_ctl_0/PrState_ns_i_a2_0_i_a2_1\[3\]/Y  Uart_ctl_0/PrState_0_RNIBL261\[5\]/C  Uart_ctl_0/PrState_0_RNIBL261\[5\]/Y  Uart_ctl_0/PrState_RNIR4DO2\[4\]/A  Uart_ctl_0/PrState_RNIR4DO2\[4\]/Y  Uart_ctl_0/PrState_RNIKU0T5\[0\]/C  Uart_ctl_0/PrState_RNIKU0T5\[0\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[3\]/CLK  Uart_ctl_0/OvertimeCnt\[3\]/Q  Uart_ctl_0/OvertimeCnt_RNISJQH\[3\]/B  Uart_ctl_0/OvertimeCnt_RNISJQH\[3\]/Y  Uart_ctl_0/OvertimeCnt_RNIJEJ91\[3\]/C  Uart_ctl_0/OvertimeCnt_RNIJEJ91\[3\]/Y  Uart_ctl_0/OvertimeCnt_RNIO8B72\[2\]/A  Uart_ctl_0/OvertimeCnt_RNIO8B72\[2\]/Y  Uart_ctl_0/PrState_RNIPN0B2\[5\]/A  Uart_ctl_0/PrState_RNIPN0B2\[5\]/Y  Uart_ctl_0/PrState_RNIKU0T5\[0\]/B  Uart_ctl_0/PrState_RNIKU0T5\[0\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[2\]/CLK  Uart_ctl_0/BaudCnt\[2\]/Q  Uart_ctl_0/un4_baudcnt_1_I_16/C  Uart_ctl_0/un4_baudcnt_1_I_16/Y  Uart_ctl_0/un4_baudcnt_1_I_48/A  Uart_ctl_0/un4_baudcnt_1_I_48/Y  Uart_ctl_0/un4_baudcnt_1_I_51/B  Uart_ctl_0/un4_baudcnt_1_I_51/Y  Uart_ctl_0/un4_baudcnt_1_I_52/A  Uart_ctl_0/un4_baudcnt_1_I_52/Y  Uart_ctl_0/BaudCnt_RNO\[9\]/A  Uart_ctl_0/BaudCnt_RNO\[9\]/Y  Uart_ctl_0/BaudCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[0\]/CLK  Uart_ctl_0/ParaCnt\[0\]/Q  Uart_ctl_0/ParaLen_RNIQQKF\[0\]/B  Uart_ctl_0/ParaLen_RNIQQKF\[0\]/Y  Uart_ctl_0/ParaLen_RNI0M9V\[6\]/C  Uart_ctl_0/ParaLen_RNI0M9V\[6\]/Y  Uart_ctl_0/ParaLen_RNI6N572\[6\]/B  Uart_ctl_0/ParaLen_RNI6N572\[6\]/Y  Uart_ctl_0/ParaLen_RNIA3P54\[2\]/C  Uart_ctl_0/ParaLen_RNIA3P54\[2\]/Y  Uart_ctl_0/PrState_RNO\[0\]/A  Uart_ctl_0/PrState_RNO\[0\]/Y  Uart_ctl_0/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[6\]/CLK  Uart_ctl_0/OvertimeCnt\[6\]/Q  Uart_ctl_0/OvertimeCnt_RNI9DSB\[6\]/B  Uart_ctl_0/OvertimeCnt_RNI9DSB\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNIJEJ91\[3\]/B  Uart_ctl_0/OvertimeCnt_RNIJEJ91\[3\]/Y  Uart_ctl_0/OvertimeCnt_RNIO8B72\[2\]/A  Uart_ctl_0/OvertimeCnt_RNIO8B72\[2\]/Y  Uart_ctl_0/PrState_RNIPN0B2\[5\]/A  Uart_ctl_0/PrState_RNIPN0B2\[5\]/Y  Uart_ctl_0/PrState_RNIKU0T5\[0\]/B  Uart_ctl_0/PrState_RNIKU0T5\[0\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[1\]/CLK  Uart_ctl_0/PrState\[1\]/Q  Uart_ctl_0/PrState_RNIFAMI\[1\]/A  Uart_ctl_0/PrState_RNIFAMI\[1\]/Y  Uart_ctl_0/un1_P_AddrA_sig_I_1/B  Uart_ctl_0/un1_P_AddrA_sig_I_1/Y  Uart_ctl_0/un1_P_AddrA_sig_I_15/A  Uart_ctl_0/un1_P_AddrA_sig_I_15/Y  Uart_ctl_0/un1_P_AddrA_sig_I_14/B  Uart_ctl_0/un1_P_AddrA_sig_I_14/Y  Uart_ctl_0/P_AddrA_sig_RNO\[2\]/A  Uart_ctl_0/P_AddrA_sig_RNO\[2\]/Y  Uart_ctl_0/P_AddrA_sig\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[0\]/CLK  Uart_ctl_0/BaudCnt\[0\]/Q  Uart_ctl_0/un4_baudcnt_1_I_16/A  Uart_ctl_0/un4_baudcnt_1_I_16/Y  Uart_ctl_0/un4_baudcnt_1_I_48/A  Uart_ctl_0/un4_baudcnt_1_I_48/Y  Uart_ctl_0/un4_baudcnt_1_I_51/B  Uart_ctl_0/un4_baudcnt_1_I_51/Y  Uart_ctl_0/un4_baudcnt_1_I_52/A  Uart_ctl_0/un4_baudcnt_1_I_52/Y  Uart_ctl_0/BaudCnt_RNO\[9\]/A  Uart_ctl_0/BaudCnt_RNO\[9\]/Y  Uart_ctl_0/BaudCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[5\]/CLK  Uart_ctl_0/PrState\[5\]/Q  Uart_ctl_0/PrState_RNI6BI8\[5\]/A  Uart_ctl_0/PrState_RNI6BI8\[5\]/Y  Uart_ctl_0/OvertimeCnt_RNO_3\[8\]/B  Uart_ctl_0/OvertimeCnt_RNO_3\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNO_0\[8\]/C  Uart_ctl_0/OvertimeCnt_RNO_0\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[8\]/A  Uart_ctl_0/OvertimeCnt_RNO\[8\]/Y  Uart_ctl_0/OvertimeCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[4\]/CLK  Uart_ctl_0/OvertimeCnt\[4\]/Q  Uart_ctl_0/OvertimeCnt_RNISJQH\[3\]/A  Uart_ctl_0/OvertimeCnt_RNISJQH\[3\]/Y  Uart_ctl_0/OvertimeCnt_RNIJEJ91\[3\]/C  Uart_ctl_0/OvertimeCnt_RNIJEJ91\[3\]/Y  Uart_ctl_0/OvertimeCnt_RNIO8B72\[2\]/A  Uart_ctl_0/OvertimeCnt_RNIO8B72\[2\]/Y  Uart_ctl_0/PrState_RNIPN0B2\[5\]/A  Uart_ctl_0/PrState_RNIPN0B2\[5\]/Y  Uart_ctl_0/PrState_RNIKU0T5\[0\]/B  Uart_ctl_0/PrState_RNIKU0T5\[0\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTi01/CLK  COREUART_0/CUARTi01/Q  Uart_ctl_0/PrState_ns_i_a2_0_i_a2\[2\]/A  Uart_ctl_0/PrState_ns_i_a2_0_i_a2\[2\]/Y  Uart_ctl_0/PrState_ns_i_a2_0_i_a2_0\[3\]/B  Uart_ctl_0/PrState_ns_i_a2_0_i_a2_0\[3\]/Y  Uart_ctl_0/PrState_RNO_0\[4\]/C  Uart_ctl_0/PrState_RNO_0\[4\]/Y  Uart_ctl_0/PrState_RNO\[4\]/C  Uart_ctl_0/PrState_RNO\[4\]/Y  Uart_ctl_0/PrState\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTi01/CLK  COREUART_0/CUARTi01/Q  Uart_ctl_0/PrState_ns_i_a2_0_i_a2\[2\]/A  Uart_ctl_0/PrState_ns_i_a2_0_i_a2\[2\]/Y  Uart_ctl_0/PrState_ns_i_a2_0_i_a2_0\[3\]/B  Uart_ctl_0/PrState_ns_i_a2_0_i_a2_0\[3\]/Y  Uart_ctl_0/PrState_RNO_0\[2\]/C  Uart_ctl_0/PrState_RNO_0\[2\]/Y  Uart_ctl_0/PrState_RNO\[2\]/C  Uart_ctl_0/PrState_RNO\[2\]/Y  Uart_ctl_0/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[2\]/CLK  Uart_ctl_0/Wen_cnt\[2\]/Q  Uart_ctl_0/Wen_cnt_RNIFGR\[3\]/B  Uart_ctl_0/Wen_cnt_RNIFGR\[3\]/Y  Uart_ctl_0/Wen_cnt_RNIL891\[1\]/B  Uart_ctl_0/Wen_cnt_RNIL891\[1\]/Y  Uart_ctl_0/Pr_State_RNIO354\[1\]/B  Uart_ctl_0/Pr_State_RNIO354\[1\]/Y  Uart_ctl_0/TxData_18_4__m4_i_0_a4/B  Uart_ctl_0/TxData_18_4__m4_i_0_a4/Y  Uart_ctl_0/TxData_18_4__m4_i_0/C  Uart_ctl_0/TxData_18_4__m4_i_0/Y  Uart_ctl_0/TxData_1\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTi01/CLK  COREUART_0/CUARTi01/Q  Uart_ctl_0/PrState_RNI2BI8\[1\]/B  Uart_ctl_0/PrState_RNI2BI8\[1\]/Y  Uart_ctl_0/ParaLen_RNI6N572\[6\]/C  Uart_ctl_0/ParaLen_RNI6N572\[6\]/Y  Uart_ctl_0/ParaLen_RNIA3P54\[2\]/C  Uart_ctl_0/ParaLen_RNIA3P54\[2\]/Y  Uart_ctl_0/PrState_RNO_1\[1\]/B  Uart_ctl_0/PrState_RNO_1\[1\]/Y  Uart_ctl_0/PrState_RNO\[1\]/C  Uart_ctl_0/PrState_RNO\[1\]/Y  Uart_ctl_0/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/PrState_RNIDV3A\[4\]/A  Uart_ctl_0/PrState_RNIDV3A\[4\]/Y  Uart_ctl_0/PrState_RNI3RPO\[0\]/A  Uart_ctl_0/PrState_RNI3RPO\[0\]/Y  Uart_ctl_0/PrState_RNIHMQ71\[0\]/C  Uart_ctl_0/PrState_RNIHMQ71\[0\]/Y  Uart_ctl_0/CheckSum\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[9\]/CLK  Uart_ctl_0/OvertimeCnt\[9\]/Q  Uart_ctl_0/OvertimeCnt_RNIEDSB\[9\]/B  Uart_ctl_0/OvertimeCnt_RNIEDSB\[9\]/Y  Uart_ctl_0/OvertimeCnt_RNIJEJ91\[3\]/A  Uart_ctl_0/OvertimeCnt_RNIJEJ91\[3\]/Y  Uart_ctl_0/OvertimeCnt_RNIO8B72\[2\]/A  Uart_ctl_0/OvertimeCnt_RNIO8B72\[2\]/Y  Uart_ctl_0/PrState_RNIPN0B2\[5\]/A  Uart_ctl_0/PrState_RNIPN0B2\[5\]/Y  Uart_ctl_0/PrState_RNIKU0T5\[0\]/B  Uart_ctl_0/PrState_RNIKU0T5\[0\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNIRTH8\[0\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNIRTH8\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNO_0\[2\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNO_0\[2\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[2\]/C  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[2\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNIRTH8\[0\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNIRTH8\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNO_0\[3\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNO_0\[3\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[3\]/C  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[3\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[8\]/CLK  Uart_ctl_0/OvertimeCnt\[8\]/Q  Uart_ctl_0/OvertimeCnt_RNIFDSB\[9\]/A  Uart_ctl_0/OvertimeCnt_RNIFDSB\[9\]/Y  Uart_ctl_0/OvertimeCnt_RNI32ER1\[7\]/C  Uart_ctl_0/OvertimeCnt_RNI32ER1\[7\]/Y  Uart_ctl_0/PrState_RNO_0\[1\]/C  Uart_ctl_0/PrState_RNO_0\[1\]/Y  Uart_ctl_0/PrState_RNO\[1\]/B  Uart_ctl_0/PrState_RNO\[1\]/Y  Uart_ctl_0/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[1\]/CLK  Uart_ctl_0/Wen_cnt\[1\]/Q  Uart_ctl_0/Wen_cnt_RNIEGR\[3\]/B  Uart_ctl_0/Wen_cnt_RNIEGR\[3\]/Y  Uart_ctl_0/Wen_cnt_RNI53F7\[2\]/C  Uart_ctl_0/Wen_cnt_RNI53F7\[2\]/Y  Uart_ctl_0/BaudPulse_0_RNI9KS31/B  Uart_ctl_0/BaudPulse_0_RNI9KS31/Y  Uart_ctl_0/BaudPulse_0_RNI76122/C  Uart_ctl_0/BaudPulse_0_RNI76122/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[1\]/CLK  Uart_ctl_0/Wen_cnt\[1\]/Q  Uart_ctl_0/Wen_cnt_RNIEGR\[3\]/B  Uart_ctl_0/Wen_cnt_RNIEGR\[3\]/Y  Uart_ctl_0/Wen_cnt_RNI53F7\[2\]/C  Uart_ctl_0/Wen_cnt_RNI53F7\[2\]/Y  Uart_ctl_0/BaudPulse_0_RNI9KS31/B  Uart_ctl_0/BaudPulse_0_RNI9KS31/Y  Uart_ctl_0/BaudPulse_0_RNI76122/C  Uart_ctl_0/BaudPulse_0_RNI76122/Y  Uart_ctl_0/TxData_1\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO_0\[5\]/B  COREUART_0/CUARTIIOL/CUARTolo0_RNO_0\[5\]/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[5\]/B  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[5\]/Y  COREUART_0/CUARTIIOL/CUARTolo0\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/BaudPulse_0_RNIICBB/A  Uart_ctl_0/BaudPulse_0_RNIICBB/Y  Uart_ctl_0/PrState_RNIHMQ71\[0\]/B  Uart_ctl_0/PrState_RNIHMQ71\[0\]/Y  Uart_ctl_0/CheckSum\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/BaudPulse_0_RNIICBB/A  Uart_ctl_0/BaudPulse_0_RNIICBB/Y  Uart_ctl_0/PrState_RNIIR0F\[4\]/B  Uart_ctl_0/PrState_RNIIR0F\[4\]/Y  Uart_ctl_0/CmdWord\[6\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/BaudPulse_0_RNIICBB/A  Uart_ctl_0/BaudPulse_0_RNIICBB/Y  Uart_ctl_0/PrState_RNIIR0F\[4\]/B  Uart_ctl_0/PrState_RNIIR0F\[4\]/Y  Uart_ctl_0/CmdWord\[5\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/BaudPulse_0_RNIICBB/A  Uart_ctl_0/BaudPulse_0_RNIICBB/Y  Uart_ctl_0/PrState_RNIIR0F\[4\]/B  Uart_ctl_0/PrState_RNIIR0F\[4\]/Y  Uart_ctl_0/CmdWord\[4\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/BaudPulse_0_RNIICBB/A  Uart_ctl_0/BaudPulse_0_RNIICBB/Y  Uart_ctl_0/PrState_RNIIR0F\[4\]/B  Uart_ctl_0/PrState_RNIIR0F\[4\]/Y  Uart_ctl_0/CmdWord\[3\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/BaudPulse_0_RNIICBB/A  Uart_ctl_0/BaudPulse_0_RNIICBB/Y  Uart_ctl_0/PrState_RNIIR0F\[4\]/B  Uart_ctl_0/PrState_RNIIR0F\[4\]/Y  Uart_ctl_0/CmdWord\[2\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/BaudPulse_0_RNIICBB/A  Uart_ctl_0/BaudPulse_0_RNIICBB/Y  Uart_ctl_0/PrState_RNIIR0F\[4\]/B  Uart_ctl_0/PrState_RNIIR0F\[4\]/Y  Uart_ctl_0/CmdWord\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/BaudPulse_0_RNIICBB/A  Uart_ctl_0/BaudPulse_0_RNIICBB/Y  Uart_ctl_0/PrState_RNIIR0F\[4\]/B  Uart_ctl_0/PrState_RNIIR0F\[4\]/Y  Uart_ctl_0/CmdWord\[0\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/BaudPulse_0_RNIICBB/A  Uart_ctl_0/BaudPulse_0_RNIICBB/Y  Uart_ctl_0/PrState_RNIIR0F\[4\]/B  Uart_ctl_0/PrState_RNIIR0F\[4\]/Y  Uart_ctl_0/CmdWord\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARToio0\[0\]/CLK  COREUART_0/CUARTIIOL/CUARToio0\[0\]/Q  COREUART_0/CUARTIIOL/CUARToio0_RNIVJ5A\[0\]/A  COREUART_0/CUARTIIOL/CUARToio0_RNIVJ5A\[0\]/Y  COREUART_0/CUARTIIOL/CUARToio0_RNIE8EJ\[1\]/B  COREUART_0/CUARTIIOL/CUARToio0_RNIE8EJ\[1\]/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO_0\[0\]/C  COREUART_0/CUARTIIOL/CUARTolo0_RNO_0\[0\]/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[0\]/C  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[0\]/Y  COREUART_0/CUARTIIOL/CUARTolo0\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/PrState_RNIDV3A\[4\]/A  Uart_ctl_0/PrState_RNIDV3A\[4\]/Y  Uart_ctl_0/PrState_RNI3RPO\[0\]/A  Uart_ctl_0/PrState_RNI3RPO\[0\]/Y  Uart_ctl_0/PrState_RNIHMQ71\[0\]/C  Uart_ctl_0/PrState_RNIHMQ71\[0\]/Y  Uart_ctl_0/CheckSum\[6\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[3\]/CLK  Uart_ctl_0/ParaCnt\[3\]/Q  Uart_ctl_0/ParaLen_RNI0RKF\[3\]/B  Uart_ctl_0/ParaLen_RNI0RKF\[3\]/Y  Uart_ctl_0/ParaLen_RNIUL9V\[2\]/C  Uart_ctl_0/ParaLen_RNIUL9V\[2\]/Y  Uart_ctl_0/ParaLen_RNIA3P54\[2\]/B  Uart_ctl_0/ParaLen_RNIA3P54\[2\]/Y  Uart_ctl_0/PrState_RNO_1\[1\]/B  Uart_ctl_0/PrState_RNO_1\[1\]/Y  Uart_ctl_0/PrState_RNO\[1\]/C  Uart_ctl_0/PrState_RNO\[1\]/Y  Uart_ctl_0/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIT2FO\[4\]/A  COREUART_0/CUARTliOL/CUARTol_RNIT2FO\[4\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[5\]/A  COREUART_0/CUARTliOL/CUARTol_RNO\[5\]/Y  COREUART_0/CUARTliOL/CUARTol\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Answer_ok/CLK  Uart_ctl_0/Answer_ok/Q  Uart_ctl_0/Answer_ok_RNIGA07/A  Uart_ctl_0/Answer_ok_RNIGA07/Y  Uart_ctl_0/Answer_ok_RNIL6TB/A  Uart_ctl_0/Answer_ok_RNIL6TB/Y  Uart_ctl_0/OvertimeCnt_RNIO8B72\[2\]/C  Uart_ctl_0/OvertimeCnt_RNIO8B72\[2\]/Y  Uart_ctl_0/PrState_RNIPN0B2\[5\]/A  Uart_ctl_0/PrState_RNIPN0B2\[5\]/Y  Uart_ctl_0/PrState_RNIKU0T5\[0\]/B  Uart_ctl_0/PrState_RNIKU0T5\[0\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[5\]/CLK  Uart_ctl_0/Pr_State\[5\]/Q  Uart_ctl_0/Pr_State_RNIPS5C\[5\]/A  Uart_ctl_0/Pr_State_RNIPS5C\[5\]/Y  Uart_ctl_0/BaudPulse_0_RNI5VGN/A  Uart_ctl_0/BaudPulse_0_RNI5VGN/Y  Uart_ctl_0/BaudPulse_0_RNI9KS31/C  Uart_ctl_0/BaudPulse_0_RNI9KS31/Y  Uart_ctl_0/BaudPulse_0_RNI76122/C  Uart_ctl_0/BaudPulse_0_RNI76122/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[8\]/CLK  Uart_ctl_0/OvertimeCnt\[8\]/Q  Uart_ctl_0/OvertimeCnt_RNISJQH\[3\]/C  Uart_ctl_0/OvertimeCnt_RNISJQH\[3\]/Y  Uart_ctl_0/OvertimeCnt_RNIJEJ91\[3\]/C  Uart_ctl_0/OvertimeCnt_RNIJEJ91\[3\]/Y  Uart_ctl_0/OvertimeCnt_RNIO8B72\[2\]/A  Uart_ctl_0/OvertimeCnt_RNIO8B72\[2\]/Y  Uart_ctl_0/PrState_RNO\[3\]/A  Uart_ctl_0/PrState_RNO\[3\]/Y  Uart_ctl_0/PrState\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[3\]/CLK  Uart_ctl_0/Wen_cnt\[3\]/Q  Uart_ctl_0/Wen_cnt_RNIEGR\[3\]/A  Uart_ctl_0/Wen_cnt_RNIEGR\[3\]/Y  Uart_ctl_0/Wen_cnt_RNI53F7\[2\]/C  Uart_ctl_0/Wen_cnt_RNI53F7\[2\]/Y  Uart_ctl_0/BaudPulse_0_RNI9KS31/B  Uart_ctl_0/BaudPulse_0_RNI9KS31/Y  Uart_ctl_0/BaudPulse_0_RNI76122/C  Uart_ctl_0/BaudPulse_0_RNI76122/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[3\]/CLK  Uart_ctl_0/Wen_cnt\[3\]/Q  Uart_ctl_0/Wen_cnt_RNIEGR\[3\]/A  Uart_ctl_0/Wen_cnt_RNIEGR\[3\]/Y  Uart_ctl_0/Wen_cnt_RNI53F7\[2\]/C  Uart_ctl_0/Wen_cnt_RNI53F7\[2\]/Y  Uart_ctl_0/BaudPulse_0_RNI9KS31/B  Uart_ctl_0/BaudPulse_0_RNI9KS31/Y  Uart_ctl_0/BaudPulse_0_RNI76122/C  Uart_ctl_0/BaudPulse_0_RNI76122/Y  Uart_ctl_0/TxData_1\[0\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[3\]/CLK  Uart_ctl_0/Wen_cnt\[3\]/Q  Uart_ctl_0/Wen_cnt_RNIEGR\[3\]/A  Uart_ctl_0/Wen_cnt_RNIEGR\[3\]/Y  Uart_ctl_0/Wen_cnt_RNI53F7\[2\]/C  Uart_ctl_0/Wen_cnt_RNI53F7\[2\]/Y  Uart_ctl_0/BaudPulse_0_RNI9KS31/B  Uart_ctl_0/BaudPulse_0_RNI9KS31/Y  Uart_ctl_0/BaudPulse_0_RNI76122/C  Uart_ctl_0/BaudPulse_0_RNI76122/Y  Uart_ctl_0/TxData_1\[4\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[8\]/CLK  Uart_ctl_0/OvertimeCnt\[8\]/Q  Uart_ctl_0/OvertimeCnt_RNISJQH\[3\]/C  Uart_ctl_0/OvertimeCnt_RNISJQH\[3\]/Y  Uart_ctl_0/OvertimeCnt_RNIJEJ91\[3\]/C  Uart_ctl_0/OvertimeCnt_RNIJEJ91\[3\]/Y  Uart_ctl_0/OvertimeCnt_RNIO8B72\[2\]/A  Uart_ctl_0/OvertimeCnt_RNIO8B72\[2\]/Y  Uart_ctl_0/PrState_RNO\[2\]/A  Uart_ctl_0/PrState_RNO\[2\]/Y  Uart_ctl_0/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[8\]/CLK  Uart_ctl_0/OvertimeCnt\[8\]/Q  Uart_ctl_0/OvertimeCnt_RNISJQH\[3\]/C  Uart_ctl_0/OvertimeCnt_RNISJQH\[3\]/Y  Uart_ctl_0/OvertimeCnt_RNIJEJ91\[3\]/C  Uart_ctl_0/OvertimeCnt_RNIJEJ91\[3\]/Y  Uart_ctl_0/OvertimeCnt_RNIO8B72\[2\]/A  Uart_ctl_0/OvertimeCnt_RNIO8B72\[2\]/Y  Uart_ctl_0/PrState_RNO\[4\]/A  Uart_ctl_0/PrState_RNO\[4\]/Y  Uart_ctl_0/PrState\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[0\]/CLK  Uart_ctl_0/OvertimeCnt\[0\]/Q  Uart_ctl_0/OvertimeCnt_RNIVCSB\[1\]/B  Uart_ctl_0/OvertimeCnt_RNIVCSB\[1\]/Y  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/B  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNI2QON\[3\]/B  Uart_ctl_0/OvertimeCnt_RNI2QON\[3\]/Y  Uart_ctl_0/OvertimeCnt_RNO_0\[4\]/A  Uart_ctl_0/OvertimeCnt_RNO_0\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[4\]/B  Uart_ctl_0/OvertimeCnt_RNO\[4\]/Y  Uart_ctl_0/OvertimeCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[3\]/CLK  Uart_ctl_0/BaudCnt\[3\]/Q  Uart_ctl_0/un4_baudcnt_1_I_34/A  Uart_ctl_0/un4_baudcnt_1_I_34/Y  Uart_ctl_0/un4_baudcnt_1_I_48/B  Uart_ctl_0/un4_baudcnt_1_I_48/Y  Uart_ctl_0/un4_baudcnt_1_I_51/B  Uart_ctl_0/un4_baudcnt_1_I_51/Y  Uart_ctl_0/un4_baudcnt_1_I_52/A  Uart_ctl_0/un4_baudcnt_1_I_52/Y  Uart_ctl_0/BaudCnt_RNO\[9\]/A  Uart_ctl_0/BaudCnt_RNO\[9\]/Y  Uart_ctl_0/BaudCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[4\]/CLK  Uart_ctl_0/BaudCnt\[4\]/Q  Uart_ctl_0/un4_baudcnt_1_I_34/B  Uart_ctl_0/un4_baudcnt_1_I_34/Y  Uart_ctl_0/un4_baudcnt_1_I_48/B  Uart_ctl_0/un4_baudcnt_1_I_48/Y  Uart_ctl_0/un4_baudcnt_1_I_51/B  Uart_ctl_0/un4_baudcnt_1_I_51/Y  Uart_ctl_0/un4_baudcnt_1_I_52/A  Uart_ctl_0/un4_baudcnt_1_I_52/Y  Uart_ctl_0/BaudCnt_RNO\[9\]/A  Uart_ctl_0/BaudCnt_RNO\[9\]/Y  Uart_ctl_0/BaudCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[9\]/CLK  COREUART_0/CUARTliOL/CUARTol\[9\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIQJPP\[9\]/C  COREUART_0/CUARTliOL/CUARTol_RNIQJPP\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/B  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[8\]/C  COREUART_0/CUARTliOL/CUARTol_RNO_0\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[8\]/A  COREUART_0/CUARTliOL/CUARTol_RNO\[8\]/Y  COREUART_0/CUARTliOL/CUARTol\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNIRTH8\[0\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNIRTH8\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNO_0\[1\]/B  COREUART_0/CUARTo0ol/CUARToool_RNO_0\[1\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNO\[1\]/C  COREUART_0/CUARTo0ol/CUARToool_RNO\[1\]/Y  COREUART_0/CUARTo0ol/CUARToool\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[3\]/CLK  Uart_ctl_0/BaudCnt\[3\]/Q  Uart_ctl_0/BaudCnt_RNI1V4\[9\]/B  Uart_ctl_0/BaudCnt_RNI1V4\[9\]/Y  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/B  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/Y  Uart_ctl_0/BaudCnt_RNINSE\[1\]/A  Uart_ctl_0/BaudCnt_RNINSE\[1\]/Y  Uart_ctl_0/BaudCnt_RNO\[0\]/A  Uart_ctl_0/BaudCnt_RNO\[0\]/Y  Uart_ctl_0/BaudCnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/BaudPulse_0_RNI5VGN/C  Uart_ctl_0/BaudPulse_0_RNI5VGN/Y  Uart_ctl_0/BaudPulse_0_RNI9KS31/C  Uart_ctl_0/BaudPulse_0_RNI9KS31/Y  Uart_ctl_0/BaudPulse_0_RNI76122/C  Uart_ctl_0/BaudPulse_0_RNI76122/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[2\]/CLK  Uart_ctl_0/Wen_cnt\[2\]/Q  Uart_ctl_0/Wen_cnt_RNIFGR\[3\]/B  Uart_ctl_0/Wen_cnt_RNIFGR\[3\]/Y  Uart_ctl_0/Wen_cnt_RNIL891\[1\]/B  Uart_ctl_0/Wen_cnt_RNIL891\[1\]/Y  Uart_ctl_0/Pr_State_RNIO4GB\[1\]/B  Uart_ctl_0/Pr_State_RNIO4GB\[1\]/Y  Uart_ctl_0/BaudPulse_0_RNI76122/A  Uart_ctl_0/BaudPulse_0_RNI76122/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/BaudPulse_0_RNIJR0F/A  Uart_ctl_0/BaudPulse_0_RNIJR0F/Y  Uart_ctl_0/OvertimeCnt_RNO_0\[6\]/C  Uart_ctl_0/OvertimeCnt_RNO_0\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[6\]/C  Uart_ctl_0/OvertimeCnt_RNO\[6\]/Y  Uart_ctl_0/OvertimeCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[4\]/CLK  Uart_ctl_0/Pr_State\[4\]/Q  Uart_ctl_0/Pr_State_RNIVHS4\[1\]/B  Uart_ctl_0/Pr_State_RNIVHS4\[1\]/Y  Uart_ctl_0/BaudPulse_0_RNI5VGN/B  Uart_ctl_0/BaudPulse_0_RNI5VGN/Y  Uart_ctl_0/BaudPulse_0_RNI9KS31/C  Uart_ctl_0/BaudPulse_0_RNI9KS31/Y  Uart_ctl_0/BaudPulse_0_RNI76122/C  Uart_ctl_0/BaudPulse_0_RNI76122/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[5\]/CLK  Uart_ctl_0/BaudCnt\[5\]/Q  Uart_ctl_0/un4_baudcnt_1_I_34/C  Uart_ctl_0/un4_baudcnt_1_I_34/Y  Uart_ctl_0/un4_baudcnt_1_I_48/B  Uart_ctl_0/un4_baudcnt_1_I_48/Y  Uart_ctl_0/un4_baudcnt_1_I_51/B  Uart_ctl_0/un4_baudcnt_1_I_51/Y  Uart_ctl_0/un4_baudcnt_1_I_52/A  Uart_ctl_0/un4_baudcnt_1_I_52/Y  Uart_ctl_0/BaudCnt_RNO\[9\]/A  Uart_ctl_0/BaudCnt_RNO\[9\]/Y  Uart_ctl_0/BaudCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTo0ii\[1\]/CLK  COREUART_0/CUARTo0ol/CUARTo0ii\[1\]/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT5IB\[2\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT5IB\[2\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT8BH\[3\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT8BH\[3\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[3\]/CLK  Uart_ctl_0/BaudCnt\[3\]/Q  Uart_ctl_0/BaudCnt_RNI1V4\[9\]/B  Uart_ctl_0/BaudCnt_RNI1V4\[9\]/Y  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/B  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/Y  Uart_ctl_0/BaudCnt_RNINSE\[1\]/A  Uart_ctl_0/BaudCnt_RNINSE\[1\]/Y  Uart_ctl_0/BaudCnt_RNO\[9\]/B  Uart_ctl_0/BaudCnt_RNO\[9\]/Y  Uart_ctl_0/BaudCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[3\]/CLK  Uart_ctl_0/BaudCnt\[3\]/Q  Uart_ctl_0/BaudCnt_RNI1V4\[9\]/B  Uart_ctl_0/BaudCnt_RNI1V4\[9\]/Y  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/B  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/Y  Uart_ctl_0/BaudCnt_RNINSE\[1\]/A  Uart_ctl_0/BaudCnt_RNINSE\[1\]/Y  Uart_ctl_0/BaudCnt_RNO\[2\]/B  Uart_ctl_0/BaudCnt_RNO\[2\]/Y  Uart_ctl_0/BaudCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[3\]/CLK  Uart_ctl_0/BaudCnt\[3\]/Q  Uart_ctl_0/BaudCnt_RNI1V4\[9\]/B  Uart_ctl_0/BaudCnt_RNI1V4\[9\]/Y  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/B  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/Y  Uart_ctl_0/BaudCnt_RNINSE\[1\]/A  Uart_ctl_0/BaudCnt_RNINSE\[1\]/Y  Uart_ctl_0/BaudCnt_RNO\[3\]/B  Uart_ctl_0/BaudCnt_RNO\[3\]/Y  Uart_ctl_0/BaudCnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[3\]/CLK  Uart_ctl_0/BaudCnt\[3\]/Q  Uart_ctl_0/BaudCnt_RNI1V4\[9\]/B  Uart_ctl_0/BaudCnt_RNI1V4\[9\]/Y  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/B  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/Y  Uart_ctl_0/BaudCnt_RNINSE\[1\]/A  Uart_ctl_0/BaudCnt_RNINSE\[1\]/Y  Uart_ctl_0/BaudCnt_RNO\[4\]/B  Uart_ctl_0/BaudCnt_RNO\[4\]/Y  Uart_ctl_0/BaudCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[3\]/CLK  Uart_ctl_0/BaudCnt\[3\]/Q  Uart_ctl_0/BaudCnt_RNI1V4\[9\]/B  Uart_ctl_0/BaudCnt_RNI1V4\[9\]/Y  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/B  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/Y  Uart_ctl_0/BaudCnt_RNINSE\[1\]/A  Uart_ctl_0/BaudCnt_RNINSE\[1\]/Y  Uart_ctl_0/BaudCnt_RNO\[5\]/B  Uart_ctl_0/BaudCnt_RNO\[5\]/Y  Uart_ctl_0/BaudCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[2\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[2\]/Q  Uart_ctl_0/PrState_ns_i_a2_0_0_a4_3_4_0\[0\]/A  Uart_ctl_0/PrState_ns_i_a2_0_0_a4_3_4_0\[0\]/Y  Uart_ctl_0/PrState_ns_i_a2_0_0_a4_3_4\[0\]/C  Uart_ctl_0/PrState_ns_i_a2_0_0_a4_3_4\[0\]/Y  Uart_ctl_0/PrState_RNI1DG21\[4\]/A  Uart_ctl_0/PrState_RNI1DG21\[4\]/Y  Uart_ctl_0/PrState_RNIR4DO2\[4\]/C  Uart_ctl_0/PrState_RNIR4DO2\[4\]/Y  Uart_ctl_0/PrState_RNIKU0T5\[0\]/C  Uart_ctl_0/PrState_RNIKU0T5\[0\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[0\]/CLK  Uart_ctl_0/PrState\[0\]/Q  Uart_ctl_0/CmdWord_RNINQB6\[6\]/A  Uart_ctl_0/CmdWord_RNINQB6\[6\]/Y  Uart_ctl_0/CmdWord_RNI1IOB\[2\]/C  Uart_ctl_0/CmdWord_RNI1IOB\[2\]/Y  Uart_ctl_0/Err_RNO_0/B  Uart_ctl_0/Err_RNO_0/Y  Uart_ctl_0/Err_RNO/A  Uart_ctl_0/Err_RNO/Y  Uart_ctl_0/Err/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/BaudPulse_0_RNIICBB/A  Uart_ctl_0/BaudPulse_0_RNIICBB/Y  Uart_ctl_0/BaudPulse_0_RNICPBM/A  Uart_ctl_0/BaudPulse_0_RNICPBM/Y  Uart_ctl_0/P_DataA\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[6\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[6\]/Q  Uart_ctl_0/PrState_ns_i_a2_0_i_a2_1_2\[3\]/C  Uart_ctl_0/PrState_ns_i_a2_0_i_a2_1_2\[3\]/Y  Uart_ctl_0/PrState_ns_i_a2_0_i_a2_1\[3\]/A  Uart_ctl_0/PrState_ns_i_a2_0_i_a2_1\[3\]/Y  Uart_ctl_0/PrState_RNO_0\[3\]/C  Uart_ctl_0/PrState_RNO_0\[3\]/Y  Uart_ctl_0/PrState_RNO\[3\]/C  Uart_ctl_0/PrState_RNO\[3\]/Y  Uart_ctl_0/PrState\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[2\]/CLK  Uart_ctl_0/ParaCnt\[2\]/Q  Uart_ctl_0/ParaCnt_RNIV3MN\[2\]/A  Uart_ctl_0/ParaCnt_RNIV3MN\[2\]/Y  Uart_ctl_0/ParaCnt_RNIEHF71\[4\]/A  Uart_ctl_0/ParaCnt_RNIEHF71\[4\]/Y  Uart_ctl_0/ParaCnt_RNI78CF1\[5\]/B  Uart_ctl_0/ParaCnt_RNI78CF1\[5\]/Y  Uart_ctl_0/ParaCnt_RNO_0\[7\]/B  Uart_ctl_0/ParaCnt_RNO_0\[7\]/Y  Uart_ctl_0/ParaCnt_RNO\[7\]/A  Uart_ctl_0/ParaCnt_RNO\[7\]/Y  Uart_ctl_0/ParaCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[3\]/CLK  Uart_ctl_0/Pr_State\[3\]/Q  Uart_ctl_0/Wen_cnt_RNICR93\[2\]/C  Uart_ctl_0/Wen_cnt_RNICR93\[2\]/Y  Uart_ctl_0/Wen_cnt_RNI53F7\[2\]/B  Uart_ctl_0/Wen_cnt_RNI53F7\[2\]/Y  Uart_ctl_0/BaudPulse_0_RNI9KS31/B  Uart_ctl_0/BaudPulse_0_RNI9KS31/Y  Uart_ctl_0/BaudPulse_0_RNI76122/C  Uart_ctl_0/BaudPulse_0_RNI76122/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[5\]/CLK  Uart_ctl_0/BaudCnt\[5\]/Q  Uart_ctl_0/BaudCnt_RNIV93\[5\]/A  Uart_ctl_0/BaudCnt_RNIV93\[5\]/Y  Uart_ctl_0/BaudCnt_RNITJ6\[8\]/B  Uart_ctl_0/BaudCnt_RNITJ6\[8\]/Y  Uart_ctl_0/BaudCnt_RNINSE\[1\]/B  Uart_ctl_0/BaudCnt_RNINSE\[1\]/Y  Uart_ctl_0/BaudCnt_RNO\[0\]/A  Uart_ctl_0/BaudCnt_RNO\[0\]/Y  Uart_ctl_0/BaudCnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[8\]/B  COREUART_0/CUARTliOL/CUARTol_RNO_0\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[8\]/A  COREUART_0/CUARTliOL/CUARTol_RNO\[8\]/Y  COREUART_0/CUARTliOL/CUARTol\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/BaudPulse_0_RNIICBB/A  Uart_ctl_0/BaudPulse_0_RNIICBB/Y  Uart_ctl_0/PrState_RNIFAMI\[1\]/C  Uart_ctl_0/PrState_RNIFAMI\[1\]/Y  Uart_ctl_0/P_AddrA\[2\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/BaudPulse_0_RNIICBB/A  Uart_ctl_0/BaudPulse_0_RNIICBB/Y  Uart_ctl_0/PrState_RNIFAMI\[1\]/C  Uart_ctl_0/PrState_RNIFAMI\[1\]/Y  Uart_ctl_0/P_AddrA\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/BaudPulse_0_RNIICBB/A  Uart_ctl_0/BaudPulse_0_RNIICBB/Y  Uart_ctl_0/PrState_RNIFAMI\[1\]/C  Uart_ctl_0/PrState_RNIFAMI\[1\]/Y  Uart_ctl_0/P_AddrA\[0\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/ParaLen\[1\]/CLK  Uart_ctl_0/ParaLen\[1\]/Q  Uart_ctl_0/ParaLen_RNISQKF\[1\]/A  Uart_ctl_0/ParaLen_RNISQKF\[1\]/Y  Uart_ctl_0/ParaLen_RNI4M9V\[7\]/C  Uart_ctl_0/ParaLen_RNI4M9V\[7\]/Y  Uart_ctl_0/ParaLen_RNI6N572\[6\]/A  Uart_ctl_0/ParaLen_RNI6N572\[6\]/Y  Uart_ctl_0/ParaLen_RNIA3P54\[2\]/C  Uart_ctl_0/ParaLen_RNIA3P54\[2\]/Y  Uart_ctl_0/PrState_RNO_1\[1\]/B  Uart_ctl_0/PrState_RNO_1\[1\]/Y  Uart_ctl_0/PrState_RNO\[1\]/C  Uart_ctl_0/PrState_RNO\[1\]/Y  Uart_ctl_0/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[2\]/CLK  Uart_ctl_0/Wen_cnt\[2\]/Q  Uart_ctl_0/Wen_cnt_RNICR93\[2\]/B  Uart_ctl_0/Wen_cnt_RNICR93\[2\]/Y  Uart_ctl_0/Wen_cnt_RNI53F7\[2\]/B  Uart_ctl_0/Wen_cnt_RNI53F7\[2\]/Y  Uart_ctl_0/BaudPulse_0_RNI9KS31/B  Uart_ctl_0/BaudPulse_0_RNI9KS31/Y  Uart_ctl_0/BaudPulse_0_RNI76122/C  Uart_ctl_0/BaudPulse_0_RNI76122/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/ParaLen\[0\]/CLK  Uart_ctl_0/ParaLen\[0\]/Q  Uart_ctl_0/ParaLen_RNIQQKF\[0\]/A  Uart_ctl_0/ParaLen_RNIQQKF\[0\]/Y  Uart_ctl_0/ParaLen_RNI0M9V\[6\]/C  Uart_ctl_0/ParaLen_RNI0M9V\[6\]/Y  Uart_ctl_0/ParaLen_RNI6N572\[6\]/B  Uart_ctl_0/ParaLen_RNI6N572\[6\]/Y  Uart_ctl_0/ParaLen_RNIA3P54\[2\]/C  Uart_ctl_0/ParaLen_RNIA3P54\[2\]/Y  Uart_ctl_0/PrState_RNO_1\[1\]/B  Uart_ctl_0/PrState_RNO_1\[1\]/Y  Uart_ctl_0/PrState_RNO\[1\]/C  Uart_ctl_0/PrState_RNO\[1\]/Y  Uart_ctl_0/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[3\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[3\]/Q  Uart_ctl_0/PrState_ns_i_a2_0_0_a4_3_4_0\[0\]/B  Uart_ctl_0/PrState_ns_i_a2_0_0_a4_3_4_0\[0\]/Y  Uart_ctl_0/PrState_ns_i_a2_0_0_a4_3_4\[0\]/C  Uart_ctl_0/PrState_ns_i_a2_0_0_a4_3_4\[0\]/Y  Uart_ctl_0/PrState_RNI1DG21\[4\]/A  Uart_ctl_0/PrState_RNI1DG21\[4\]/Y  Uart_ctl_0/PrState_RNIR4DO2\[4\]/C  Uart_ctl_0/PrState_RNIR4DO2\[4\]/Y  Uart_ctl_0/PrState_RNIKU0T5\[0\]/C  Uart_ctl_0/PrState_RNIKU0T5\[0\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[0\]/CLK  Uart_ctl_0/Pr_State\[0\]/Q  Uart_ctl_0/Pr_State_RNIPS5C\[5\]/C  Uart_ctl_0/Pr_State_RNIPS5C\[5\]/Y  Uart_ctl_0/BaudPulse_0_RNI5VGN/A  Uart_ctl_0/BaudPulse_0_RNI5VGN/Y  Uart_ctl_0/BaudPulse_0_RNI9KS31/C  Uart_ctl_0/BaudPulse_0_RNI9KS31/Y  Uart_ctl_0/BaudPulse_0_RNI76122/C  Uart_ctl_0/BaudPulse_0_RNI76122/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNIRTH8\[0\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNIRTH8\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNO_0\[1\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNO_0\[1\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[1\]/C  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[1\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[8\]/CLK  COREUART_0/CUARTliOL/CUARTol\[8\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/C  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/A  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/A  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/Y  COREUART_0/CUARTliOL/CUARTol\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[10\]/CLK  COREUART_0/CUARTliOL/CUARTol\[10\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIQJPP\[9\]/B  COREUART_0/CUARTliOL/CUARTol_RNIQJPP\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/B  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[8\]/C  COREUART_0/CUARTliOL/CUARTol_RNO_0\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[8\]/A  COREUART_0/CUARTliOL/CUARTol_RNO\[8\]/Y  COREUART_0/CUARTliOL/CUARTol\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[1\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[1\]/Q  Uart_ctl_0/PrState_ns_i_a2_0_i_a2_0\[3\]/A  Uart_ctl_0/PrState_ns_i_a2_0_i_a2_0\[3\]/Y  Uart_ctl_0/PrState_RNI1DG21\[4\]/C  Uart_ctl_0/PrState_RNI1DG21\[4\]/Y  Uart_ctl_0/PrState_RNIR4DO2\[4\]/C  Uart_ctl_0/PrState_RNIR4DO2\[4\]/Y  Uart_ctl_0/PrState_RNIKU0T5\[0\]/C  Uart_ctl_0/PrState_RNIKU0T5\[0\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[0\]/CLK  Uart_ctl_0/Wen_cnt\[0\]/Q  Uart_ctl_0/Wen_cnt_RNICR93\[2\]/A  Uart_ctl_0/Wen_cnt_RNICR93\[2\]/Y  Uart_ctl_0/Wen_cnt_RNI53F7\[2\]/B  Uart_ctl_0/Wen_cnt_RNI53F7\[2\]/Y  Uart_ctl_0/BaudPulse_0_RNI9KS31/B  Uart_ctl_0/BaudPulse_0_RNI9KS31/Y  Uart_ctl_0/BaudPulse_0_RNI76122/C  Uart_ctl_0/BaudPulse_0_RNI76122/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/B  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/P_WEA_RNO/A  Uart_ctl_0/P_WEA_RNO/Y  Uart_ctl_0/P_WEA/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[6\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[6\]/Q  Uart_ctl_0/PrState_ns_i_a2_0_i_a2_1_2\[3\]/C  Uart_ctl_0/PrState_ns_i_a2_0_i_a2_1_2\[3\]/Y  Uart_ctl_0/PrState_ns_i_a2_0_i_a2_1\[3\]/A  Uart_ctl_0/PrState_ns_i_a2_0_i_a2_1\[3\]/Y  Uart_ctl_0/PrState_RNO_0\[2\]/A  Uart_ctl_0/PrState_RNO_0\[2\]/Y  Uart_ctl_0/PrState_RNO\[2\]/C  Uart_ctl_0/PrState_RNO\[2\]/Y  Uart_ctl_0/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[1\]/CLK  Uart_ctl_0/PrState\[1\]/Q  Uart_ctl_0/PrState_RNI2BI8\[1\]/A  Uart_ctl_0/PrState_RNI2BI8\[1\]/Y  Uart_ctl_0/ParaLen_RNI6N572\[6\]/C  Uart_ctl_0/ParaLen_RNI6N572\[6\]/Y  Uart_ctl_0/ParaLen_RNIA3P54\[2\]/C  Uart_ctl_0/ParaLen_RNIA3P54\[2\]/Y  Uart_ctl_0/PrState_RNO_1\[1\]/B  Uart_ctl_0/PrState_RNO_1\[1\]/Y  Uart_ctl_0/PrState_RNO\[1\]/C  Uart_ctl_0/PrState_RNO\[1\]/Y  Uart_ctl_0/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[0\]/CLK  Uart_ctl_0/ParaCnt\[0\]/Q  Uart_ctl_0/ParaCnt_RNI9DPF\[1\]/B  Uart_ctl_0/ParaCnt_RNI9DPF\[1\]/Y  Uart_ctl_0/ParaCnt_RNIV3MN\[2\]/B  Uart_ctl_0/ParaCnt_RNIV3MN\[2\]/Y  Uart_ctl_0/ParaCnt_RNIEHF71\[4\]/A  Uart_ctl_0/ParaCnt_RNIEHF71\[4\]/Y  Uart_ctl_0/ParaCnt_RNO\[4\]/C  Uart_ctl_0/ParaCnt_RNO\[4\]/Y  Uart_ctl_0/ParaCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[4\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[4\]/Q  Uart_ctl_0/PrState_ns_i_a2_0_i_a2_1\[3\]/C  Uart_ctl_0/PrState_ns_i_a2_0_i_a2_1\[3\]/Y  Uart_ctl_0/PrState_0_RNIBL261\[5\]/C  Uart_ctl_0/PrState_0_RNIBL261\[5\]/Y  Uart_ctl_0/PrState_RNIR4DO2\[4\]/A  Uart_ctl_0/PrState_RNIR4DO2\[4\]/Y  Uart_ctl_0/PrState_RNIKU0T5\[0\]/C  Uart_ctl_0/PrState_RNIKU0T5\[0\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[1\]/CLK  Uart_ctl_0/BaudCnt\[1\]/Q  Uart_ctl_0/un4_baudcnt_1_I_16/B  Uart_ctl_0/un4_baudcnt_1_I_16/Y  Uart_ctl_0/un4_baudcnt_1_I_19/B  Uart_ctl_0/un4_baudcnt_1_I_19/Y  Uart_ctl_0/un4_baudcnt_1_I_20/A  Uart_ctl_0/un4_baudcnt_1_I_20/Y  Uart_ctl_0/BaudCnt_RNO\[4\]/A  Uart_ctl_0/BaudCnt_RNO\[4\]/Y  Uart_ctl_0/BaudCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[0\]/CLK  Uart_ctl_0/Wen_cnt\[0\]/Q  Uart_ctl_0/Pr_State_RNIBN93\[2\]/B  Uart_ctl_0/Pr_State_RNIBN93\[2\]/Y  Uart_ctl_0/Wen_cnt_RNI53F7\[2\]/A  Uart_ctl_0/Wen_cnt_RNI53F7\[2\]/Y  Uart_ctl_0/BaudPulse_0_RNI9KS31/B  Uart_ctl_0/BaudPulse_0_RNI9KS31/Y  Uart_ctl_0/BaudPulse_0_RNI76122/C  Uart_ctl_0/BaudPulse_0_RNI76122/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[0\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[0\]/Q  Uart_ctl_0/PrState_ns_i_a2_0_i_a2_0\[3\]/C  Uart_ctl_0/PrState_ns_i_a2_0_i_a2_0\[3\]/Y  Uart_ctl_0/PrState_RNI1DG21\[4\]/C  Uart_ctl_0/PrState_RNI1DG21\[4\]/Y  Uart_ctl_0/PrState_RNIR4DO2\[4\]/C  Uart_ctl_0/PrState_RNIR4DO2\[4\]/Y  Uart_ctl_0/PrState_RNIKU0T5\[0\]/C  Uart_ctl_0/PrState_RNIKU0T5\[0\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTi01/CLK  COREUART_0/CUARTi01/Q  Uart_ctl_0/Answer_ok_RNIL6TB/B  Uart_ctl_0/Answer_ok_RNIL6TB/Y  Uart_ctl_0/OvertimeCnt_RNIO8B72\[2\]/C  Uart_ctl_0/OvertimeCnt_RNIO8B72\[2\]/Y  Uart_ctl_0/PrState_RNIPN0B2\[5\]/A  Uart_ctl_0/PrState_RNIPN0B2\[5\]/Y  Uart_ctl_0/PrState_RNIKU0T5\[0\]/B  Uart_ctl_0/PrState_RNIKU0T5\[0\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTo0ii\[1\]/CLK  COREUART_0/CUARTo0ol/CUARTo0ii\[1\]/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT5IB_0\[2\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT5IB_0\[2\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNIQB4N\[0\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNIQB4N\[0\]/Y  COREUART_0/CUARTo0ol/CUARToo0i_RNIP7HH1\[0\]/A  COREUART_0/CUARTo0ol/CUARToo0i_RNIP7HH1\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[0\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTi01/CLK  COREUART_0/CUARTi01/Q  Uart_ctl_0/PrState_ns_i_a2_0_i_a2\[2\]/A  Uart_ctl_0/PrState_ns_i_a2_0_i_a2\[2\]/Y  Uart_ctl_0/PrState_0_RNIBL261\[5\]/B  Uart_ctl_0/PrState_0_RNIBL261\[5\]/Y  Uart_ctl_0/PrState_RNIR4DO2\[4\]/A  Uart_ctl_0/PrState_RNIR4DO2\[4\]/Y  Uart_ctl_0/PrState_RNIKU0T5\[0\]/C  Uart_ctl_0/PrState_RNIKU0T5\[0\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[5\]/CLK  Uart_ctl_0/ParaCnt\[5\]/Q  Uart_ctl_0/ParaLen_RNI4RKF\[5\]/B  Uart_ctl_0/ParaLen_RNI4RKF\[5\]/Y  Uart_ctl_0/ParaLen_RNI6M9V\[4\]/C  Uart_ctl_0/ParaLen_RNI6M9V\[4\]/Y  Uart_ctl_0/ParaLen_RNIA3P54\[2\]/A  Uart_ctl_0/ParaLen_RNIA3P54\[2\]/Y  Uart_ctl_0/PrState_RNO_1\[1\]/B  Uart_ctl_0/PrState_RNO_1\[1\]/Y  Uart_ctl_0/PrState_RNO\[1\]/C  Uart_ctl_0/PrState_RNO\[1\]/Y  Uart_ctl_0/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[5\]/CLK  Uart_ctl_0/PrState\[5\]/Q  Uart_ctl_0/PrState_RNI6BI8\[5\]/A  Uart_ctl_0/PrState_RNI6BI8\[5\]/Y  Uart_ctl_0/OvertimeCnt_RNO_2\[9\]/B  Uart_ctl_0/OvertimeCnt_RNO_2\[9\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[9\]/C  Uart_ctl_0/OvertimeCnt_RNO\[9\]/Y  Uart_ctl_0/OvertimeCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[2\]/CLK  Uart_ctl_0/Wen_cnt\[2\]/Q  Uart_ctl_0/Pr_State_RNIBN93\[2\]/A  Uart_ctl_0/Pr_State_RNIBN93\[2\]/Y  Uart_ctl_0/Wen_cnt_RNI53F7\[2\]/A  Uart_ctl_0/Wen_cnt_RNI53F7\[2\]/Y  Uart_ctl_0/BaudPulse_0_RNI9KS31/B  Uart_ctl_0/BaudPulse_0_RNI9KS31/Y  Uart_ctl_0/BaudPulse_0_RNI76122/C  Uart_ctl_0/BaudPulse_0_RNI76122/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[4\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[4\]/Y  COREUART_0/CUARTliOL/CUARTol\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARTllo0/CLK  COREUART_0/CUARTIIOL/CUARTllo0/Q  Uart_ctl_0/Pr_State_RNIPS5C\[5\]/B  Uart_ctl_0/Pr_State_RNIPS5C\[5\]/Y  Uart_ctl_0/BaudPulse_0_RNI5VGN/A  Uart_ctl_0/BaudPulse_0_RNI5VGN/Y  Uart_ctl_0/BaudPulse_0_RNI9KS31/C  Uart_ctl_0/BaudPulse_0_RNI9KS31/Y  Uart_ctl_0/BaudPulse_0_RNI76122/C  Uart_ctl_0/BaudPulse_0_RNI76122/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/A  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/C  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[9\]/CLK  Uart_ctl_0/OvertimeCnt\[9\]/Q  Uart_ctl_0/OvertimeCnt_RNIFDSB\[9\]/B  Uart_ctl_0/OvertimeCnt_RNIFDSB\[9\]/Y  Uart_ctl_0/OvertimeCnt_RNI32ER1\[7\]/C  Uart_ctl_0/OvertimeCnt_RNI32ER1\[7\]/Y  Uart_ctl_0/PrState_RNO_0\[1\]/C  Uart_ctl_0/PrState_RNO_0\[1\]/Y  Uart_ctl_0/PrState_RNO\[1\]/B  Uart_ctl_0/PrState_RNO\[1\]/Y  Uart_ctl_0/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARTL1II_RNIK5QC\[3\]/B  COREUART_0/CUARTo0ol/CUARTL1II_RNIK5QC\[3\]/Y  COREUART_0/CUARTo0ol/CUARTL1II_RNIF4OJ\[1\]/A  COREUART_0/CUARTo0ol/CUARTL1II_RNIF4OJ\[1\]/Y  COREUART_0/CUARTo0ol/CUARTi1ii_RNIJEIM/B  COREUART_0/CUARTo0ol/CUARTi1ii_RNIJEIM/Y  COREUART_0/CUARTo0ol/CUARTOO1I\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[1\]/CLK  Uart_ctl_0/BaudCnt\[1\]/Q  Uart_ctl_0/un4_baudcnt_1_I_16/B  Uart_ctl_0/un4_baudcnt_1_I_16/Y  Uart_ctl_0/un4_baudcnt_1_I_23/A  Uart_ctl_0/un4_baudcnt_1_I_23/Y  Uart_ctl_0/un4_baudcnt_1_I_24/A  Uart_ctl_0/un4_baudcnt_1_I_24/Y  Uart_ctl_0/BaudCnt_RNO\[5\]/A  Uart_ctl_0/BaudCnt_RNO\[5\]/Y  Uart_ctl_0/BaudCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[5\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[5\]/Q  Uart_ctl_0/PrState_ns_i_a2_0_i_a2_1\[3\]/B  Uart_ctl_0/PrState_ns_i_a2_0_i_a2_1\[3\]/Y  Uart_ctl_0/PrState_0_RNIBL261\[5\]/C  Uart_ctl_0/PrState_0_RNIBL261\[5\]/Y  Uart_ctl_0/PrState_RNIR4DO2\[4\]/A  Uart_ctl_0/PrState_RNIR4DO2\[4\]/Y  Uart_ctl_0/PrState_RNIKU0T5\[0\]/C  Uart_ctl_0/PrState_RNIKU0T5\[0\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[0\]/CLK  Uart_ctl_0/ParaCnt\[0\]/Q  Uart_ctl_0/ParaCnt_RNI9DPF\[1\]/B  Uart_ctl_0/ParaCnt_RNI9DPF\[1\]/Y  Uart_ctl_0/ParaCnt_RNIV3MN\[2\]/B  Uart_ctl_0/ParaCnt_RNIV3MN\[2\]/Y  Uart_ctl_0/ParaCnt_RNIEHF71\[4\]/A  Uart_ctl_0/ParaCnt_RNIEHF71\[4\]/Y  Uart_ctl_0/ParaCnt_RNO\[5\]/A  Uart_ctl_0/ParaCnt_RNO\[5\]/Y  Uart_ctl_0/ParaCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[6\]/CLK  Uart_ctl_0/BaudCnt\[6\]/Q  Uart_ctl_0/BaudCnt_RNIV93\[5\]/B  Uart_ctl_0/BaudCnt_RNIV93\[5\]/Y  Uart_ctl_0/BaudCnt_RNITJ6\[8\]/B  Uart_ctl_0/BaudCnt_RNITJ6\[8\]/Y  Uart_ctl_0/BaudCnt_RNINSE\[1\]/B  Uart_ctl_0/BaudCnt_RNINSE\[1\]/Y  Uart_ctl_0/BaudCnt_RNO\[0\]/A  Uart_ctl_0/BaudCnt_RNO\[0\]/Y  Uart_ctl_0/BaudCnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[1\]/CLK  Uart_ctl_0/Pr_State\[1\]/Q  Uart_ctl_0/Pr_State_RNIVHS4\[1\]/A  Uart_ctl_0/Pr_State_RNIVHS4\[1\]/Y  Uart_ctl_0/BaudPulse_0_RNI5VGN/B  Uart_ctl_0/BaudPulse_0_RNI5VGN/Y  Uart_ctl_0/BaudPulse_0_RNI9KS31/C  Uart_ctl_0/BaudPulse_0_RNI9KS31/Y  Uart_ctl_0/BaudPulse_0_RNI76122/C  Uart_ctl_0/BaudPulse_0_RNI76122/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[4\]/CLK  Uart_ctl_0/PrState\[4\]/Q  Uart_ctl_0/PrState_RNIDV3A\[4\]/B  Uart_ctl_0/PrState_RNIDV3A\[4\]/Y  Uart_ctl_0/PrState_RNI3RPO\[0\]/A  Uart_ctl_0/PrState_RNI3RPO\[0\]/Y  Uart_ctl_0/PrState_RNIHMQ71\[0\]/C  Uart_ctl_0/PrState_RNIHMQ71\[0\]/Y  Uart_ctl_0/CheckSum\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTo0ii\[2\]/CLK  COREUART_0/CUARTo0ol/CUARTo0ii\[2\]/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT5IB\[2\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT5IB\[2\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT8BH\[3\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT8BH\[3\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[4\]/CLK  Uart_ctl_0/PrState\[4\]/Q  Uart_ctl_0/PrState_RNIA7T6\[4\]/B  Uart_ctl_0/PrState_RNIA7T6\[4\]/Y  Uart_ctl_0/PrState_RNI1DG21\[4\]/B  Uart_ctl_0/PrState_RNI1DG21\[4\]/Y  Uart_ctl_0/PrState_RNIR4DO2\[4\]/C  Uart_ctl_0/PrState_RNIR4DO2\[4\]/Y  Uart_ctl_0/PrState_RNIKU0T5\[0\]/C  Uart_ctl_0/PrState_RNIKU0T5\[0\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/PrState_0_RNIN7MD\[5\]/B  Uart_ctl_0/PrState_0_RNIN7MD\[5\]/Y  Uart_ctl_0/ParaCnt_RNO\[4\]/A  Uart_ctl_0/ParaCnt_RNO\[4\]/Y  Uart_ctl_0/ParaCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[3\]/CLK  Uart_ctl_0/Wen_cnt\[3\]/Q  Uart_ctl_0/Wen_cnt_RNIFGR\[3\]/A  Uart_ctl_0/Wen_cnt_RNIFGR\[3\]/Y  Uart_ctl_0/Wen_cnt_RNIL891\[1\]/B  Uart_ctl_0/Wen_cnt_RNIL891\[1\]/Y  Uart_ctl_0/Pr_State_RNIO354\[1\]/B  Uart_ctl_0/Pr_State_RNIO354\[1\]/Y  Uart_ctl_0/TxData_18_4__m4_i_0_a4/B  Uart_ctl_0/TxData_18_4__m4_i_0_a4/Y  Uart_ctl_0/TxData_18_4__m4_i_0/C  Uart_ctl_0/TxData_18_4__m4_i_0/Y  Uart_ctl_0/TxData_1\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/PrState_0_RNIN7MD\[5\]/B  Uart_ctl_0/PrState_0_RNIN7MD\[5\]/Y  Uart_ctl_0/ParaCnt_RNO\[2\]/C  Uart_ctl_0/ParaCnt_RNO\[2\]/Y  Uart_ctl_0/ParaCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/PrState_0_RNIN7MD\[5\]/B  Uart_ctl_0/PrState_0_RNIN7MD\[5\]/Y  Uart_ctl_0/ParaCnt_RNO\[3\]/C  Uart_ctl_0/ParaCnt_RNO\[3\]/Y  Uart_ctl_0/ParaCnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/PrState_0_RNIN7MD\[5\]/B  Uart_ctl_0/PrState_0_RNIN7MD\[5\]/Y  Uart_ctl_0/ParaCnt_RNO\[1\]/C  Uart_ctl_0/ParaCnt_RNO\[1\]/Y  Uart_ctl_0/ParaCnt\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/PrState_0_RNIN7MD\[5\]/B  Uart_ctl_0/PrState_0_RNIN7MD\[5\]/Y  Uart_ctl_0/ParaCnt_RNO\[5\]/C  Uart_ctl_0/ParaCnt_RNO\[5\]/Y  Uart_ctl_0/ParaCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/PrState_0_RNIN7MD\[5\]/B  Uart_ctl_0/PrState_0_RNIN7MD\[5\]/Y  Uart_ctl_0/ParaCnt_RNO\[6\]/C  Uart_ctl_0/ParaCnt_RNO\[6\]/Y  Uart_ctl_0/ParaCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/PrState_0_RNIN7MD\[5\]/B  Uart_ctl_0/PrState_0_RNIN7MD\[5\]/Y  Uart_ctl_0/ParaCnt_RNO\[7\]/C  Uart_ctl_0/ParaCnt_RNO\[7\]/Y  Uart_ctl_0/ParaCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[5\]/CLK  Uart_ctl_0/PrState\[5\]/Q  Uart_ctl_0/PrState_RNI6BI8\[5\]/A  Uart_ctl_0/PrState_RNI6BI8\[5\]/Y  Uart_ctl_0/OvertimeCnt_RNO_0\[9\]/A  Uart_ctl_0/OvertimeCnt_RNO_0\[9\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[9\]/A  Uart_ctl_0/OvertimeCnt_RNO\[9\]/Y  Uart_ctl_0/OvertimeCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState_0\[5\]/CLK  Uart_ctl_0/PrState_0\[5\]/Q  Uart_ctl_0/PrState_0_RNIJ7ND\[5\]/C  Uart_ctl_0/PrState_0_RNIJ7ND\[5\]/Y  Uart_ctl_0/PrState_0_RNIBL261\[5\]/A  Uart_ctl_0/PrState_0_RNIBL261\[5\]/Y  Uart_ctl_0/PrState_RNIR4DO2\[4\]/A  Uart_ctl_0/PrState_RNIR4DO2\[4\]/Y  Uart_ctl_0/PrState_RNIKU0T5\[0\]/C  Uart_ctl_0/PrState_RNIKU0T5\[0\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaLen\[7\]/CLK  Uart_ctl_0/ParaLen\[7\]/Q  Uart_ctl_0/ParaLen_RNI4M9V\[7\]/B  Uart_ctl_0/ParaLen_RNI4M9V\[7\]/Y  Uart_ctl_0/ParaLen_RNI6N572\[6\]/A  Uart_ctl_0/ParaLen_RNI6N572\[6\]/Y  Uart_ctl_0/ParaLen_RNIA3P54\[2\]/C  Uart_ctl_0/ParaLen_RNIA3P54\[2\]/Y  Uart_ctl_0/PrState_RNO_1\[1\]/B  Uart_ctl_0/PrState_RNO_1\[1\]/Y  Uart_ctl_0/PrState_RNO\[1\]/C  Uart_ctl_0/PrState_RNO\[1\]/Y  Uart_ctl_0/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[7\]/CLK  Uart_ctl_0/OvertimeCnt\[7\]/Q  Uart_ctl_0/OvertimeCnt_RNI32ER1\[7\]/B  Uart_ctl_0/OvertimeCnt_RNI32ER1\[7\]/Y  Uart_ctl_0/PrState_RNO_0\[1\]/C  Uart_ctl_0/PrState_RNO_0\[1\]/Y  Uart_ctl_0/PrState_RNO\[1\]/B  Uart_ctl_0/PrState_RNO\[1\]/Y  Uart_ctl_0/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[6\]/CLK  Uart_ctl_0/ParaCnt\[6\]/Q  Uart_ctl_0/ParaLen_RNI0M9V\[6\]/A  Uart_ctl_0/ParaLen_RNI0M9V\[6\]/Y  Uart_ctl_0/ParaLen_RNI6N572\[6\]/B  Uart_ctl_0/ParaLen_RNI6N572\[6\]/Y  Uart_ctl_0/ParaLen_RNIA3P54\[2\]/C  Uart_ctl_0/ParaLen_RNIA3P54\[2\]/Y  Uart_ctl_0/PrState_RNO_1\[1\]/B  Uart_ctl_0/PrState_RNO_1\[1\]/Y  Uart_ctl_0/PrState_RNO\[1\]/C  Uart_ctl_0/PrState_RNO\[1\]/Y  Uart_ctl_0/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[0\]/CLK  Uart_ctl_0/ParaCnt\[0\]/Q  Uart_ctl_0/ParaCnt_RNI9DPF\[1\]/B  Uart_ctl_0/ParaCnt_RNI9DPF\[1\]/Y  Uart_ctl_0/ParaCnt_RNIV3MN\[2\]/B  Uart_ctl_0/ParaCnt_RNIV3MN\[2\]/Y  Uart_ctl_0/ParaCnt_RNO_0\[4\]/B  Uart_ctl_0/ParaCnt_RNO_0\[4\]/Y  Uart_ctl_0/ParaCnt_RNO\[4\]/B  Uart_ctl_0/ParaCnt_RNO\[4\]/Y  Uart_ctl_0/ParaCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTo0ii\[3\]/CLK  COREUART_0/CUARTo0ol/CUARTo0ii\[3\]/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT5IB\[0\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT5IB\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNIQB4N\[0\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNIQB4N\[0\]/Y  COREUART_0/CUARTo0ol/CUARToo0i_RNIP7HH1\[0\]/A  COREUART_0/CUARTo0ol/CUARToo0i_RNIP7HH1\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[0\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaLen\[6\]/CLK  Uart_ctl_0/ParaLen\[6\]/Q  Uart_ctl_0/ParaLen_RNI0M9V\[6\]/B  Uart_ctl_0/ParaLen_RNI0M9V\[6\]/Y  Uart_ctl_0/ParaLen_RNI6N572\[6\]/B  Uart_ctl_0/ParaLen_RNI6N572\[6\]/Y  Uart_ctl_0/ParaLen_RNIA3P54\[2\]/C  Uart_ctl_0/ParaLen_RNIA3P54\[2\]/Y  Uart_ctl_0/PrState_RNO_1\[1\]/B  Uart_ctl_0/PrState_RNO_1\[1\]/Y  Uart_ctl_0/PrState_RNO\[1\]/C  Uart_ctl_0/PrState_RNO\[1\]/Y  Uart_ctl_0/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[6\]/CLK  Uart_ctl_0/BaudCnt\[6\]/Q  Uart_ctl_0/un4_baudcnt_1_I_41/A  Uart_ctl_0/un4_baudcnt_1_I_41/Y  Uart_ctl_0/un4_baudcnt_1_I_48/C  Uart_ctl_0/un4_baudcnt_1_I_48/Y  Uart_ctl_0/un4_baudcnt_1_I_51/B  Uart_ctl_0/un4_baudcnt_1_I_51/Y  Uart_ctl_0/un4_baudcnt_1_I_52/A  Uart_ctl_0/un4_baudcnt_1_I_52/Y  Uart_ctl_0/BaudCnt_RNO\[9\]/A  Uart_ctl_0/BaudCnt_RNO\[9\]/Y  Uart_ctl_0/BaudCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/PrState_0_RNIN7MD\[5\]/B  Uart_ctl_0/PrState_0_RNIN7MD\[5\]/Y  Uart_ctl_0/ParaCnt_RNO\[0\]/A  Uart_ctl_0/ParaCnt_RNO\[0\]/Y  Uart_ctl_0/ParaCnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[6\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[6\]/Q  Uart_ctl_0/PrState_RNIA7T6\[4\]/A  Uart_ctl_0/PrState_RNIA7T6\[4\]/Y  Uart_ctl_0/PrState_RNI1DG21\[4\]/B  Uart_ctl_0/PrState_RNI1DG21\[4\]/Y  Uart_ctl_0/PrState_RNIR4DO2\[4\]/C  Uart_ctl_0/PrState_RNIR4DO2\[4\]/Y  Uart_ctl_0/PrState_RNIKU0T5\[0\]/C  Uart_ctl_0/PrState_RNIKU0T5\[0\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[3\]/B  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[3\]/Y  COREUART_0/CUARTIIOL/CUARTolo0\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[3\]/CLK  Uart_ctl_0/BaudCnt\[3\]/Q  Uart_ctl_0/BaudCnt_RNI1V4\[9\]/B  Uart_ctl_0/BaudCnt_RNI1V4\[9\]/Y  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/B  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/Y  Uart_ctl_0/BaudCnt_RNINSE\[1\]/A  Uart_ctl_0/BaudCnt_RNINSE\[1\]/Y  Uart_ctl_0/BaudPulse/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[3\]/CLK  Uart_ctl_0/BaudCnt\[3\]/Q  Uart_ctl_0/BaudCnt_RNI1V4\[9\]/B  Uart_ctl_0/BaudCnt_RNI1V4\[9\]/Y  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/B  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/Y  Uart_ctl_0/BaudCnt_RNINSE\[1\]/A  Uart_ctl_0/BaudCnt_RNINSE\[1\]/Y  Uart_ctl_0/BaudPulse_0/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_0/A  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_0/Y  COREUART_0/CUARTIIOL/CUARTl0o0/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[0\]/CLK  Uart_ctl_0/PrState\[0\]/Q  Uart_ctl_0/CmdWord_RNINQB6\[6\]/A  Uart_ctl_0/CmdWord_RNINQB6\[6\]/Y  Uart_ctl_0/CmdWord_RNI1IOB\[2\]/C  Uart_ctl_0/CmdWord_RNI1IOB\[2\]/Y  Uart_ctl_0/CmdWord_RNIDUN82\[2\]/B  Uart_ctl_0/CmdWord_RNIDUN82\[2\]/Y  Uart_ctl_0/Rdy2_RNO/B  Uart_ctl_0/Rdy2_RNO/Y  Uart_ctl_0/Rdy2/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTo0ii\[2\]/CLK  COREUART_0/CUARTo0ol/CUARTo0ii\[2\]/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT5IB_0\[2\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT5IB_0\[2\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNIQB4N\[0\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNIQB4N\[0\]/Y  COREUART_0/CUARTo0ol/CUARToo0i_RNIP7HH1\[0\]/A  COREUART_0/CUARTo0ol/CUARToo0i_RNIP7HH1\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[0\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[0\]/CLK  Uart_ctl_0/Wen_cnt\[0\]/Q  Uart_ctl_0/Pr_State_RNI3RR2\[1\]/B  Uart_ctl_0/Pr_State_RNI3RR2\[1\]/Y  Uart_ctl_0/Pr_State_RNIO354\[1\]/A  Uart_ctl_0/Pr_State_RNIO354\[1\]/Y  Uart_ctl_0/TxData_18_4__m4_i_0_a4/B  Uart_ctl_0/TxData_18_4__m4_i_0_a4/Y  Uart_ctl_0/TxData_18_4__m4_i_0/C  Uart_ctl_0/TxData_18_4__m4_i_0/Y  Uart_ctl_0/TxData_1\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[7\]/CLK  Uart_ctl_0/BaudCnt\[7\]/Q  Uart_ctl_0/un4_baudcnt_1_I_41/B  Uart_ctl_0/un4_baudcnt_1_I_41/Y  Uart_ctl_0/un4_baudcnt_1_I_48/C  Uart_ctl_0/un4_baudcnt_1_I_48/Y  Uart_ctl_0/un4_baudcnt_1_I_51/B  Uart_ctl_0/un4_baudcnt_1_I_51/Y  Uart_ctl_0/un4_baudcnt_1_I_52/A  Uart_ctl_0/un4_baudcnt_1_I_52/Y  Uart_ctl_0/BaudCnt_RNO\[9\]/A  Uart_ctl_0/BaudCnt_RNO\[9\]/Y  Uart_ctl_0/BaudCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[0\]/CLK  Uart_ctl_0/Wen_cnt\[0\]/Q  Uart_ctl_0/Pr_State_RNI3RR2\[1\]/B  Uart_ctl_0/Pr_State_RNI3RR2\[1\]/Y  Uart_ctl_0/Pr_State_RNIO354\[1\]/A  Uart_ctl_0/Pr_State_RNIO354\[1\]/Y  Uart_ctl_0/WEn_RNO_2/C  Uart_ctl_0/WEn_RNO_2/Y  Uart_ctl_0/WEn_RNO/C  Uart_ctl_0/WEn_RNO/Y  Uart_ctl_0/WEn/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[0\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[0\]/Q  Uart_ctl_0/PrState_0_RNIJ7ND\[5\]/A  Uart_ctl_0/PrState_0_RNIJ7ND\[5\]/Y  Uart_ctl_0/PrState_0_RNIBL261\[5\]/A  Uart_ctl_0/PrState_0_RNIBL261\[5\]/Y  Uart_ctl_0/PrState_RNIR4DO2\[4\]/A  Uart_ctl_0/PrState_RNIR4DO2\[4\]/Y  Uart_ctl_0/PrState_RNIKU0T5\[0\]/C  Uart_ctl_0/PrState_RNIKU0T5\[0\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[7\]/CLK  Uart_ctl_0/BaudCnt\[7\]/Q  Uart_ctl_0/BaudCnt_RNI1V4\[9\]/C  Uart_ctl_0/BaudCnt_RNI1V4\[9\]/Y  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/B  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/Y  Uart_ctl_0/BaudCnt_RNINSE\[1\]/A  Uart_ctl_0/BaudCnt_RNINSE\[1\]/Y  Uart_ctl_0/BaudCnt_RNO\[0\]/A  Uart_ctl_0/BaudCnt_RNO\[0\]/Y  Uart_ctl_0/BaudCnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARToio0_RNO\[0\]/A  COREUART_0/CUARTIIOL/CUARToio0_RNO\[0\]/Y  COREUART_0/CUARTIIOL/CUARToio0\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse/CLK  Uart_ctl_0/BaudPulse/Q  Uart_ctl_0/Tx_ten_RNI7AT5/B  Uart_ctl_0/Tx_ten_RNI7AT5/Y  Uart_ctl_0/Pr_State_RNO\[0\]/S  Uart_ctl_0/Pr_State_RNO\[0\]/Y  Uart_ctl_0/Pr_State\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[5\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[5\]/Q  Uart_ctl_0/PrState_ns_i_a2_0_0_a4_3_4\[0\]/A  Uart_ctl_0/PrState_ns_i_a2_0_0_a4_3_4\[0\]/Y  Uart_ctl_0/PrState_RNI1DG21\[4\]/A  Uart_ctl_0/PrState_RNI1DG21\[4\]/Y  Uart_ctl_0/PrState_RNIR4DO2\[4\]/C  Uart_ctl_0/PrState_RNIR4DO2\[4\]/Y  Uart_ctl_0/PrState_RNIKU0T5\[0\]/C  Uart_ctl_0/PrState_RNIKU0T5\[0\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse/CLK  Uart_ctl_0/BaudPulse/Q  Uart_ctl_0/Tx_ten_RNI7AT5/B  Uart_ctl_0/Tx_ten_RNI7AT5/Y  Uart_ctl_0/Pr_State_RNO\[1\]/S  Uart_ctl_0/Pr_State_RNO\[1\]/Y  Uart_ctl_0/Pr_State\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse/CLK  Uart_ctl_0/BaudPulse/Q  Uart_ctl_0/Tx_ten_RNI7AT5/B  Uart_ctl_0/Tx_ten_RNI7AT5/Y  Uart_ctl_0/Pr_State_RNO\[2\]/S  Uart_ctl_0/Pr_State_RNO\[2\]/Y  Uart_ctl_0/Pr_State\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse/CLK  Uart_ctl_0/BaudPulse/Q  Uart_ctl_0/Tx_ten_RNI7AT5/B  Uart_ctl_0/Tx_ten_RNI7AT5/Y  Uart_ctl_0/Pr_State_RNO\[3\]/S  Uart_ctl_0/Pr_State_RNO\[3\]/Y  Uart_ctl_0/Pr_State\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse/CLK  Uart_ctl_0/BaudPulse/Q  Uart_ctl_0/Tx_ten_RNI7AT5/B  Uart_ctl_0/Tx_ten_RNI7AT5/Y  Uart_ctl_0/Pr_State_RNO\[4\]/S  Uart_ctl_0/Pr_State_RNO\[4\]/Y  Uart_ctl_0/Pr_State\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTo0ii\[1\]/CLK  COREUART_0/CUARTo0ol/CUARTo0ii\[1\]/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT5IB\[2\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT5IB\[2\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT8BH\[3\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT8BH\[3\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNO_0\[1\]/A  COREUART_0/CUARTo0ol/CUARToool_RNO_0\[1\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNO\[1\]/C  COREUART_0/CUARTo0ol/CUARToool_RNO\[1\]/Y  COREUART_0/CUARTo0ol/CUARToool\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[2\]/CLK  Uart_ctl_0/Pr_State\[2\]/Q  Uart_ctl_0/Pr_State_RNIBN93\[2\]/C  Uart_ctl_0/Pr_State_RNIBN93\[2\]/Y  Uart_ctl_0/Wen_cnt_RNI53F7\[2\]/A  Uart_ctl_0/Wen_cnt_RNI53F7\[2\]/Y  Uart_ctl_0/BaudPulse_0_RNI9KS31/B  Uart_ctl_0/BaudPulse_0_RNI9KS31/Y  Uart_ctl_0/BaudPulse_0_RNI76122/C  Uart_ctl_0/BaudPulse_0_RNI76122/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTo0ii\[0\]/CLK  COREUART_0/CUARTo0ol/CUARTo0ii\[0\]/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNIRTH8\[0\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNIRTH8\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[0\]/B  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[0\]/Y  COREUART_0/CUARTIIOL/CUARTolo0\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse/CLK  Uart_ctl_0/BaudPulse/Q  Uart_ctl_0/Tx_ten_RNI7AT5/B  Uart_ctl_0/Tx_ten_RNI7AT5/Y  Uart_ctl_0/Pr_State_RNO\[5\]/B  Uart_ctl_0/Pr_State_RNO\[5\]/Y  Uart_ctl_0/Pr_State\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[4\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[4\]/Q  Uart_ctl_0/PrState_ns_i_a2_0_0_a4_3_4\[0\]/B  Uart_ctl_0/PrState_ns_i_a2_0_0_a4_3_4\[0\]/Y  Uart_ctl_0/PrState_RNI1DG21\[4\]/A  Uart_ctl_0/PrState_RNI1DG21\[4\]/Y  Uart_ctl_0/PrState_RNIR4DO2\[4\]/C  Uart_ctl_0/PrState_RNIR4DO2\[4\]/Y  Uart_ctl_0/PrState_RNIKU0T5\[0\]/C  Uart_ctl_0/PrState_RNIKU0T5\[0\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[3\]/CLK  Uart_ctl_0/ParaCnt\[3\]/Q  Uart_ctl_0/ParaCnt_RNIEHF71\[4\]/B  Uart_ctl_0/ParaCnt_RNIEHF71\[4\]/Y  Uart_ctl_0/ParaCnt_RNI78CF1\[5\]/B  Uart_ctl_0/ParaCnt_RNI78CF1\[5\]/Y  Uart_ctl_0/ParaCnt_RNO_0\[7\]/B  Uart_ctl_0/ParaCnt_RNO_0\[7\]/Y  Uart_ctl_0/ParaCnt_RNO\[7\]/A  Uart_ctl_0/ParaCnt_RNO\[7\]/Y  Uart_ctl_0/ParaCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIUC0B\[5\]/B  Uart_ctl_0/PrState_RNIUC0B\[5\]/Y  Uart_ctl_0/BaudPulse_0_RNIDNMT/C  Uart_ctl_0/BaudPulse_0_RNIDNMT/Y  Uart_ctl_0/ParaLen\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIUC0B\[5\]/B  Uart_ctl_0/PrState_RNIUC0B\[5\]/Y  Uart_ctl_0/BaudPulse_0_RNIDNMT/C  Uart_ctl_0/BaudPulse_0_RNIDNMT/Y  Uart_ctl_0/ParaLen\[4\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIUC0B\[5\]/B  Uart_ctl_0/PrState_RNIUC0B\[5\]/Y  Uart_ctl_0/BaudPulse_0_RNIDNMT/C  Uart_ctl_0/BaudPulse_0_RNIDNMT/Y  Uart_ctl_0/ParaLen\[3\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIUC0B\[5\]/B  Uart_ctl_0/PrState_RNIUC0B\[5\]/Y  Uart_ctl_0/BaudPulse_0_RNIDNMT/C  Uart_ctl_0/BaudPulse_0_RNIDNMT/Y  Uart_ctl_0/ParaLen\[2\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIUC0B\[5\]/B  Uart_ctl_0/PrState_RNIUC0B\[5\]/Y  Uart_ctl_0/BaudPulse_0_RNIDNMT/C  Uart_ctl_0/BaudPulse_0_RNIDNMT/Y  Uart_ctl_0/ParaLen\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIUC0B\[5\]/B  Uart_ctl_0/PrState_RNIUC0B\[5\]/Y  Uart_ctl_0/BaudPulse_0_RNIDNMT/C  Uart_ctl_0/BaudPulse_0_RNIDNMT/Y  Uart_ctl_0/ParaLen\[0\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTL1II\[2\]/CLK  COREUART_0/CUARTo0ol/CUARTL1II\[2\]/Q  COREUART_0/CUARTo0ol/CUARTL1II_RNIK5QC\[3\]/C  COREUART_0/CUARTo0ol/CUARTL1II_RNIK5QC\[3\]/Y  COREUART_0/CUARTo0ol/CUARTL1II_RNIF4OJ\[1\]/A  COREUART_0/CUARTo0ol/CUARTL1II_RNIF4OJ\[1\]/Y  COREUART_0/CUARTo0ol/CUARTi1ii_RNIJEIM/B  COREUART_0/CUARTo0ol/CUARTi1ii_RNIJEIM/Y  COREUART_0/CUARTo0ol/CUARTOO1I\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIUC0B\[5\]/B  Uart_ctl_0/PrState_RNIUC0B\[5\]/Y  Uart_ctl_0/BaudPulse_0_RNIDNMT/C  Uart_ctl_0/BaudPulse_0_RNIDNMT/Y  Uart_ctl_0/ParaLen\[5\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse/CLK  Uart_ctl_0/BaudPulse/Q  Uart_ctl_0/Tx_ten_RNI7AT5/B  Uart_ctl_0/Tx_ten_RNI7AT5/Y  Uart_ctl_0/Pr_State_RNO\[6\]/A  Uart_ctl_0/Pr_State_RNO\[6\]/Y  Uart_ctl_0/Pr_State\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNI2Q7C\[2\]/A  Uart_ctl_0/PrState_RNI2Q7C\[2\]/Y  Uart_ctl_0/BaudPulse_0_RNIDNMT/B  Uart_ctl_0/BaudPulse_0_RNIDNMT/Y  Uart_ctl_0/ParaLen\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[3\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[3\]/Q  Uart_ctl_0/PrState_ns_i_a2_0_0_a4_3_4_0\[0\]/B  Uart_ctl_0/PrState_ns_i_a2_0_0_a4_3_4_0\[0\]/Y  Uart_ctl_0/PrState_ns_i_a2_0_0_a4_3_4\[0\]/C  Uart_ctl_0/PrState_ns_i_a2_0_0_a4_3_4\[0\]/Y  Uart_ctl_0/PrState_RNO_0\[4\]/B  Uart_ctl_0/PrState_RNO_0\[4\]/Y  Uart_ctl_0/PrState_RNO\[4\]/C  Uart_ctl_0/PrState_RNO\[4\]/Y  Uart_ctl_0/PrState\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CheckSum\[3\]/CLK  Uart_ctl_0/CheckSum\[3\]/Q  Uart_ctl_0/CheckSum_RNI1J7F\[2\]/B  Uart_ctl_0/CheckSum_RNI1J7F\[2\]/Y  Uart_ctl_0/CheckSum_RNIULEU\[0\]/A  Uart_ctl_0/CheckSum_RNIULEU\[0\]/Y  Uart_ctl_0/CheckSum_RNICCVS1\[0\]/B  Uart_ctl_0/CheckSum_RNICCVS1\[0\]/Y  Uart_ctl_0/CmdWord_RNIDUN82\[2\]/A  Uart_ctl_0/CmdWord_RNIDUN82\[2\]/Y  Uart_ctl_0/Rdy2_RNO/B  Uart_ctl_0/Rdy2_RNO/Y  Uart_ctl_0/Rdy2/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[1\]/CLK  Uart_ctl_0/Pr_State\[1\]/Q  Uart_ctl_0/Pr_State_RNI3RR2\[1\]/A  Uart_ctl_0/Pr_State_RNI3RR2\[1\]/Y  Uart_ctl_0/Pr_State_RNIO354\[1\]/A  Uart_ctl_0/Pr_State_RNIO354\[1\]/Y  Uart_ctl_0/TxData_18_4__m4_i_0_a4/B  Uart_ctl_0/TxData_18_4__m4_i_0_a4/Y  Uart_ctl_0/TxData_18_4__m4_i_0/C  Uart_ctl_0/TxData_18_4__m4_i_0/Y  Uart_ctl_0/TxData_1\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTo0ii\[0\]/CLK  COREUART_0/CUARTo0ol/CUARTo0ii\[0\]/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT5IB\[0\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT5IB\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNIQB4N\[0\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNIQB4N\[0\]/Y  COREUART_0/CUARTo0ol/CUARToo0i_RNIP7HH1\[0\]/A  COREUART_0/CUARTo0ol/CUARToo0i_RNIP7HH1\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[0\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[1\]/CLK  Uart_ctl_0/Pr_State\[1\]/Q  Uart_ctl_0/Pr_State_RNI3RR2\[1\]/A  Uart_ctl_0/Pr_State_RNI3RR2\[1\]/Y  Uart_ctl_0/Pr_State_RNIO354\[1\]/A  Uart_ctl_0/Pr_State_RNIO354\[1\]/Y  Uart_ctl_0/TxData_18_7__m3_i_0_a4_0/A  Uart_ctl_0/TxData_18_7__m3_i_0_a4_0/Y  Uart_ctl_0/TxData_18_7__m3_i_0/B  Uart_ctl_0/TxData_18_7__m3_i_0/Y  Uart_ctl_0/TxData_1\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CheckSum\[7\]/CLK  Uart_ctl_0/CheckSum\[7\]/Q  Uart_ctl_0/CheckSum_RNI9J8F\[6\]/B  Uart_ctl_0/CheckSum_RNI9J8F\[6\]/Y  Uart_ctl_0/CheckSum_RNIEMGU\[4\]/A  Uart_ctl_0/CheckSum_RNIEMGU\[4\]/Y  Uart_ctl_0/CheckSum_RNICCVS1\[0\]/A  Uart_ctl_0/CheckSum_RNICCVS1\[0\]/Y  Uart_ctl_0/CmdWord_RNIDUN82\[2\]/A  Uart_ctl_0/CmdWord_RNIDUN82\[2\]/Y  Uart_ctl_0/Rdy2_RNO/B  Uart_ctl_0/Rdy2_RNO/Y  Uart_ctl_0/Rdy2/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[1\]/CLK  Uart_ctl_0/Wen_cnt\[1\]/Q  Uart_ctl_0/Wen_cnt_RNIL891\[1\]/A  Uart_ctl_0/Wen_cnt_RNIL891\[1\]/Y  Uart_ctl_0/Pr_State_RNIO354\[1\]/B  Uart_ctl_0/Pr_State_RNIO354\[1\]/Y  Uart_ctl_0/TxData_18_4__m4_i_0_a4/B  Uart_ctl_0/TxData_18_4__m4_i_0_a4/Y  Uart_ctl_0/TxData_18_4__m4_i_0/C  Uart_ctl_0/TxData_18_4__m4_i_0/Y  Uart_ctl_0/TxData_1\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[0\]/CLK  Uart_ctl_0/OvertimeCnt\[0\]/Q  Uart_ctl_0/OvertimeCnt_RNIVCSB\[1\]/B  Uart_ctl_0/OvertimeCnt_RNIVCSB\[1\]/Y  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/B  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNO_0\[3\]/A  Uart_ctl_0/OvertimeCnt_RNO_0\[3\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[3\]/B  Uart_ctl_0/OvertimeCnt_RNO\[3\]/Y  Uart_ctl_0/OvertimeCnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[5\]/CLK  Uart_ctl_0/PrState\[5\]/Q  Uart_ctl_0/PrState_RNI6BI8\[5\]/A  Uart_ctl_0/PrState_RNI6BI8\[5\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[0\]/A  Uart_ctl_0/OvertimeCnt_RNO\[0\]/Y  Uart_ctl_0/OvertimeCnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[1\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[1\]/Q  Uart_ctl_0/PrState_0_RNIJ7ND\[5\]/B  Uart_ctl_0/PrState_0_RNIJ7ND\[5\]/Y  Uart_ctl_0/PrState_0_RNIBL261\[5\]/A  Uart_ctl_0/PrState_0_RNIBL261\[5\]/Y  Uart_ctl_0/PrState_RNIR4DO2\[4\]/A  Uart_ctl_0/PrState_RNIR4DO2\[4\]/Y  Uart_ctl_0/PrState_RNIKU0T5\[0\]/C  Uart_ctl_0/PrState_RNIKU0T5\[0\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState_0\[5\]/CLK  Uart_ctl_0/PrState_0\[5\]/Q  Uart_ctl_0/PrState_0_RNIN7MD\[5\]/A  Uart_ctl_0/PrState_0_RNIN7MD\[5\]/Y  Uart_ctl_0/ParaCnt_RNO\[4\]/A  Uart_ctl_0/ParaCnt_RNO\[4\]/Y  Uart_ctl_0/ParaCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARToio0\[2\]/CLK  COREUART_0/CUARTIIOL/CUARToio0\[2\]/Q  COREUART_0/CUARTIIOL/CUARToio0_RNIE8EJ\[1\]/C  COREUART_0/CUARTIIOL/CUARToio0_RNIE8EJ\[1\]/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO_0\[0\]/C  COREUART_0/CUARTIIOL/CUARTolo0_RNO_0\[0\]/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[0\]/C  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[0\]/Y  COREUART_0/CUARTIIOL/CUARTolo0\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[9\]/CLK  Uart_ctl_0/BaudCnt\[9\]/Q  Uart_ctl_0/BaudCnt_RNI1V4\[9\]/A  Uart_ctl_0/BaudCnt_RNI1V4\[9\]/Y  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/B  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/Y  Uart_ctl_0/BaudCnt_RNINSE\[1\]/A  Uart_ctl_0/BaudCnt_RNINSE\[1\]/Y  Uart_ctl_0/BaudCnt_RNO\[0\]/A  Uart_ctl_0/BaudCnt_RNO\[0\]/Y  Uart_ctl_0/BaudCnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/OvertimeCnt_RNO_4\[8\]/A  Uart_ctl_0/OvertimeCnt_RNO_4\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNO_2\[8\]/C  Uart_ctl_0/OvertimeCnt_RNO_2\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[8\]/C  Uart_ctl_0/OvertimeCnt_RNO\[8\]/Y  Uart_ctl_0/OvertimeCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[4\]/CLK  Uart_ctl_0/Pr_State\[4\]/Q  Uart_ctl_0/Pr_State_RNI4AA5\[1\]/A  Uart_ctl_0/Pr_State_RNI4AA5\[1\]/Y  Uart_ctl_0/Pr_State_RNIO4GB\[1\]/A  Uart_ctl_0/Pr_State_RNIO4GB\[1\]/Y  Uart_ctl_0/BaudPulse_0_RNI76122/A  Uart_ctl_0/BaudPulse_0_RNI76122/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[2\]/CLK  Uart_ctl_0/BaudCnt\[2\]/Q  Uart_ctl_0/BaudCnt_RNITJ6\[8\]/A  Uart_ctl_0/BaudCnt_RNITJ6\[8\]/Y  Uart_ctl_0/BaudCnt_RNINSE\[1\]/B  Uart_ctl_0/BaudCnt_RNINSE\[1\]/Y  Uart_ctl_0/BaudCnt_RNO\[0\]/A  Uart_ctl_0/BaudCnt_RNO\[0\]/Y  Uart_ctl_0/BaudCnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/BaudPulse_0_RNI6DKI/B  Uart_ctl_0/BaudPulse_0_RNI6DKI/Y  Uart_ctl_0/BaudPulse_0_RNI76122/B  Uart_ctl_0/BaudPulse_0_RNI76122/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNI2Q7C\[2\]/A  Uart_ctl_0/PrState_RNI2Q7C\[2\]/Y  Uart_ctl_0/BaudPulse_0_RNIDNMT/B  Uart_ctl_0/BaudPulse_0_RNIDNMT/Y  Uart_ctl_0/ParaLen\[6\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[4\]/CLK  Uart_ctl_0/BaudCnt\[4\]/Q  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/A  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/Y  Uart_ctl_0/BaudCnt_RNINSE\[1\]/A  Uart_ctl_0/BaudCnt_RNINSE\[1\]/Y  Uart_ctl_0/BaudCnt_RNO\[0\]/A  Uart_ctl_0/BaudCnt_RNO\[0\]/Y  Uart_ctl_0/BaudCnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[7\]/CLK  Uart_ctl_0/ParaCnt\[7\]/Q  Uart_ctl_0/ParaLen_RNI4M9V\[7\]/A  Uart_ctl_0/ParaLen_RNI4M9V\[7\]/Y  Uart_ctl_0/ParaLen_RNI6N572\[6\]/A  Uart_ctl_0/ParaLen_RNI6N572\[6\]/Y  Uart_ctl_0/ParaLen_RNIA3P54\[2\]/C  Uart_ctl_0/ParaLen_RNIA3P54\[2\]/Y  Uart_ctl_0/PrState_RNO_1\[1\]/B  Uart_ctl_0/PrState_RNO_1\[1\]/Y  Uart_ctl_0/PrState_RNO\[1\]/C  Uart_ctl_0/PrState_RNO\[1\]/Y  Uart_ctl_0/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARToio0\[2\]/CLK  COREUART_0/CUARTIIOL/CUARToio0\[2\]/Q  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_6/S  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_6/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_3/B  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_3/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_1/B  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_1/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/A  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/Y  COREUART_0/CUARTIIOL/CUARTl0o0/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CheckSum\[2\]/CLK  Uart_ctl_0/CheckSum\[2\]/Q  Uart_ctl_0/CheckSum_RNI1J7F\[2\]/A  Uart_ctl_0/CheckSum_RNI1J7F\[2\]/Y  Uart_ctl_0/CheckSum_RNIULEU\[0\]/A  Uart_ctl_0/CheckSum_RNIULEU\[0\]/Y  Uart_ctl_0/CheckSum_RNICCVS1\[0\]/B  Uart_ctl_0/CheckSum_RNICCVS1\[0\]/Y  Uart_ctl_0/CmdWord_RNIDUN82\[2\]/A  Uart_ctl_0/CmdWord_RNIDUN82\[2\]/Y  Uart_ctl_0/Rdy2_RNO/B  Uart_ctl_0/Rdy2_RNO/Y  Uart_ctl_0/Rdy2/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState_0\[5\]/CLK  Uart_ctl_0/PrState_0\[5\]/Q  Uart_ctl_0/PrState_RNIF2QF\[4\]/C  Uart_ctl_0/PrState_RNIF2QF\[4\]/Y  Uart_ctl_0/PrState_RNIR4DO2\[4\]/B  Uart_ctl_0/PrState_RNIR4DO2\[4\]/Y  Uart_ctl_0/PrState_RNIKU0T5\[0\]/C  Uart_ctl_0/PrState_RNIKU0T5\[0\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[5\]/CLK  Uart_ctl_0/Pr_State\[5\]/Q  Uart_ctl_0/Pr_State_RNIPS5C\[5\]/A  Uart_ctl_0/Pr_State_RNIPS5C\[5\]/Y  Uart_ctl_0/BaudPulse_0_RNI6DKI/A  Uart_ctl_0/BaudPulse_0_RNI6DKI/Y  Uart_ctl_0/BaudPulse_0_RNI76122/B  Uart_ctl_0/BaudPulse_0_RNI76122/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARToio0\[2\]/CLK  COREUART_0/CUARTIIOL/CUARToio0\[2\]/Q  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_5/S  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_5/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_3/A  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_3/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_1/B  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_1/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/A  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/Y  COREUART_0/CUARTIIOL/CUARTl0o0/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[4\]/CLK  Uart_ctl_0/PrState\[4\]/Q  Uart_ctl_0/PrState_RNIIR0F\[4\]/A  Uart_ctl_0/PrState_RNIIR0F\[4\]/Y  Uart_ctl_0/P_AddrA_sig_RNO\[0\]/A  Uart_ctl_0/P_AddrA_sig_RNO\[0\]/Y  Uart_ctl_0/P_AddrA_sig\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CheckSum\[6\]/CLK  Uart_ctl_0/CheckSum\[6\]/Q  Uart_ctl_0/CheckSum_RNI9J8F\[6\]/A  Uart_ctl_0/CheckSum_RNI9J8F\[6\]/Y  Uart_ctl_0/CheckSum_RNIEMGU\[4\]/A  Uart_ctl_0/CheckSum_RNIEMGU\[4\]/Y  Uart_ctl_0/CheckSum_RNICCVS1\[0\]/A  Uart_ctl_0/CheckSum_RNICCVS1\[0\]/Y  Uart_ctl_0/CmdWord_RNIDUN82\[2\]/A  Uart_ctl_0/CmdWord_RNIDUN82\[2\]/Y  Uart_ctl_0/Rdy2_RNO/B  Uart_ctl_0/Rdy2_RNO/Y  Uart_ctl_0/Rdy2/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNIRTH8\[0\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNIRTH8\[0\]/Y  COREUART_0/CUARTo0ol/CUARTi00i_RNO/A  COREUART_0/CUARTo0ol/CUARTi00i_RNO/Y  COREUART_0/CUARTo0ol/CUARTi00i/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[0\]/CLK  Uart_ctl_0/Wen_cnt\[0\]/Q  Uart_ctl_0/Wen_cnt_RNIBGR\[1\]/B  Uart_ctl_0/Wen_cnt_RNIBGR\[1\]/Y  Uart_ctl_0/Wen_cnt_RNO_0\[3\]/B  Uart_ctl_0/Wen_cnt_RNO_0\[3\]/Y  Uart_ctl_0/Wen_cnt_RNO\[3\]/A  Uart_ctl_0/Wen_cnt_RNO\[3\]/Y  Uart_ctl_0/Wen_cnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTL1II\[0\]/CLK  COREUART_0/CUARTo0ol/CUARTL1II\[0\]/Q  COREUART_0/CUARTo0ol/CUARTL1II_RNIF4OJ\[1\]/B  COREUART_0/CUARTo0ol/CUARTL1II_RNIF4OJ\[1\]/Y  COREUART_0/CUARTo0ol/CUARTi1ii_RNIJEIM/B  COREUART_0/CUARTo0ol/CUARTi1ii_RNIJEIM/Y  COREUART_0/CUARTo0ol/CUARTOO1I\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[0\]/CLK  Uart_ctl_0/Wen_cnt\[0\]/Q  Uart_ctl_0/Pr_State_RNI4AA5\[1\]/S  Uart_ctl_0/Pr_State_RNI4AA5\[1\]/Y  Uart_ctl_0/Pr_State_RNIO4GB\[1\]/A  Uart_ctl_0/Pr_State_RNIO4GB\[1\]/Y  Uart_ctl_0/BaudPulse_0_RNI76122/A  Uart_ctl_0/BaudPulse_0_RNI76122/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/ParaLen\[3\]/CLK  Uart_ctl_0/ParaLen\[3\]/Q  Uart_ctl_0/ParaLen_RNI0RKF\[3\]/A  Uart_ctl_0/ParaLen_RNI0RKF\[3\]/Y  Uart_ctl_0/ParaLen_RNIUL9V\[2\]/C  Uart_ctl_0/ParaLen_RNIUL9V\[2\]/Y  Uart_ctl_0/ParaLen_RNIA3P54\[2\]/B  Uart_ctl_0/ParaLen_RNIA3P54\[2\]/Y  Uart_ctl_0/PrState_RNO_1\[1\]/B  Uart_ctl_0/PrState_RNO_1\[1\]/Y  Uart_ctl_0/PrState_RNO\[1\]/C  Uart_ctl_0/PrState_RNO\[1\]/Y  Uart_ctl_0/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTi01/CLK  COREUART_0/CUARTi01/Q  Uart_ctl_0/PrState_RNI2BI8\[1\]/B  Uart_ctl_0/PrState_RNI2BI8\[1\]/Y  Uart_ctl_0/PrState_RNILD0D\[5\]/B  Uart_ctl_0/PrState_RNILD0D\[5\]/Y  Uart_ctl_0/ParaCnt\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTi01/CLK  COREUART_0/CUARTi01/Q  Uart_ctl_0/PrState_RNI2BI8\[1\]/B  Uart_ctl_0/PrState_RNI2BI8\[1\]/Y  Uart_ctl_0/PrState_RNILD0D\[5\]/B  Uart_ctl_0/PrState_RNILD0D\[5\]/Y  Uart_ctl_0/ParaCnt\[6\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTi01/CLK  COREUART_0/CUARTi01/Q  Uart_ctl_0/PrState_RNI2BI8\[1\]/B  Uart_ctl_0/PrState_RNI2BI8\[1\]/Y  Uart_ctl_0/PrState_RNILD0D\[5\]/B  Uart_ctl_0/PrState_RNILD0D\[5\]/Y  Uart_ctl_0/ParaCnt\[5\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTi01/CLK  COREUART_0/CUARTi01/Q  Uart_ctl_0/PrState_RNI2BI8\[1\]/B  Uart_ctl_0/PrState_RNI2BI8\[1\]/Y  Uart_ctl_0/PrState_RNILD0D\[5\]/B  Uart_ctl_0/PrState_RNILD0D\[5\]/Y  Uart_ctl_0/ParaCnt\[4\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTi01/CLK  COREUART_0/CUARTi01/Q  Uart_ctl_0/PrState_RNI2BI8\[1\]/B  Uart_ctl_0/PrState_RNI2BI8\[1\]/Y  Uart_ctl_0/PrState_RNILD0D\[5\]/B  Uart_ctl_0/PrState_RNILD0D\[5\]/Y  Uart_ctl_0/ParaCnt\[3\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTi01/CLK  COREUART_0/CUARTi01/Q  Uart_ctl_0/PrState_RNI2BI8\[1\]/B  Uart_ctl_0/PrState_RNI2BI8\[1\]/Y  Uart_ctl_0/PrState_RNILD0D\[5\]/B  Uart_ctl_0/PrState_RNILD0D\[5\]/Y  Uart_ctl_0/ParaCnt\[2\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTi01/CLK  COREUART_0/CUARTi01/Q  Uart_ctl_0/PrState_RNI2BI8\[1\]/B  Uart_ctl_0/PrState_RNI2BI8\[1\]/Y  Uart_ctl_0/PrState_RNILD0D\[5\]/B  Uart_ctl_0/PrState_RNILD0D\[5\]/Y  Uart_ctl_0/ParaCnt\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTi01/CLK  COREUART_0/CUARTi01/Q  Uart_ctl_0/PrState_RNI2BI8\[1\]/B  Uart_ctl_0/PrState_RNI2BI8\[1\]/Y  Uart_ctl_0/PrState_RNILD0D\[5\]/B  Uart_ctl_0/PrState_RNILD0D\[5\]/Y  Uart_ctl_0/ParaCnt\[0\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[5\]/CLK  Uart_ctl_0/PrState\[5\]/Q  Uart_ctl_0/PrState_RNIUC0B\[5\]/A  Uart_ctl_0/PrState_RNIUC0B\[5\]/Y  Uart_ctl_0/BaudPulse_0_RNIDNMT/C  Uart_ctl_0/BaudPulse_0_RNIDNMT/Y  Uart_ctl_0/ParaLen\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTL1II\[3\]/CLK  COREUART_0/CUARTo0ol/CUARTL1II\[3\]/Q  COREUART_0/CUARTo0ol/CUARTL1II_RNIK5QC\[3\]/A  COREUART_0/CUARTo0ol/CUARTL1II_RNIK5QC\[3\]/Y  COREUART_0/CUARTo0ol/CUARTL1II_RNIF4OJ\[1\]/A  COREUART_0/CUARTo0ol/CUARTL1II_RNIF4OJ\[1\]/Y  COREUART_0/CUARTo0ol/CUARTi1ii_RNIJEIM/B  COREUART_0/CUARTo0ol/CUARTi1ii_RNIJEIM/Y  COREUART_0/CUARTo0ol/CUARTOO1I\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[4\]/CLK  COREUART_0/CUARTliOL/CUARTol\[4\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIT2FO\[4\]/B  COREUART_0/CUARTliOL/CUARTol_RNIT2FO\[4\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIPMBT\[5\]/A  COREUART_0/CUARTliOL/CUARTol_RNIPMBT\[5\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[7\]/B  COREUART_0/CUARTliOL/CUARTol_RNO_0\[7\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[7\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[7\]/Y  COREUART_0/CUARTliOL/CUARTol\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[9\]/CLK  COREUART_0/CUARTliOL/CUARTol\[9\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/B  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/A  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/Y  COREUART_0/CUARTliOL/CUARTol\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[6\]/CLK  COREUART_0/CUARTliOL/CUARTol\[6\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIP7P9\[5\]/B  COREUART_0/CUARTliOL/CUARTol_RNIP7P9\[5\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIIFIJ\[7\]/A  COREUART_0/CUARTliOL/CUARTol_RNIIFIJ\[7\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[8\]/A  COREUART_0/CUARTliOL/CUARTol_RNO_0\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[8\]/A  COREUART_0/CUARTliOL/CUARTol_RNO\[8\]/Y  COREUART_0/CUARTliOL/CUARTol\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[4\]/CLK  Uart_ctl_0/PrState\[4\]/Q  Uart_ctl_0/PrState_RNIF2QF\[4\]/B  Uart_ctl_0/PrState_RNIF2QF\[4\]/Y  Uart_ctl_0/PrState_RNIR4DO2\[4\]/B  Uart_ctl_0/PrState_RNIR4DO2\[4\]/Y  Uart_ctl_0/PrState_RNIKU0T5\[0\]/C  Uart_ctl_0/PrState_RNIKU0T5\[0\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[4\]/CLK  Uart_ctl_0/ParaCnt\[4\]/Q  Uart_ctl_0/ParaCnt_RNIEHF71\[4\]/C  Uart_ctl_0/ParaCnt_RNIEHF71\[4\]/Y  Uart_ctl_0/ParaCnt_RNI78CF1\[5\]/B  Uart_ctl_0/ParaCnt_RNI78CF1\[5\]/Y  Uart_ctl_0/ParaCnt_RNO_0\[7\]/B  Uart_ctl_0/ParaCnt_RNO_0\[7\]/Y  Uart_ctl_0/ParaCnt_RNO\[7\]/A  Uart_ctl_0/ParaCnt_RNO\[7\]/Y  Uart_ctl_0/ParaCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[1\]/CLK  Uart_ctl_0/Wen_cnt\[1\]/Q  Uart_ctl_0/Wen_cnt_RNIEGR\[3\]/B  Uart_ctl_0/Wen_cnt_RNIEGR\[3\]/Y  Uart_ctl_0/WEn_RNO_2/B  Uart_ctl_0/WEn_RNO_2/Y  Uart_ctl_0/WEn_RNO/C  Uart_ctl_0/WEn_RNO/Y  Uart_ctl_0/WEn/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/OvertimeCnt_RNIMN3A1\[5\]/C  Uart_ctl_0/OvertimeCnt_RNIMN3A1\[5\]/Y  Uart_ctl_0/OvertimeCnt_RNO_0\[6\]/A  Uart_ctl_0/OvertimeCnt_RNO_0\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[6\]/C  Uart_ctl_0/OvertimeCnt_RNO\[6\]/Y  Uart_ctl_0/OvertimeCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[2\]/CLK  Uart_ctl_0/Wen_cnt\[2\]/Q  Uart_ctl_0/Pr_State_RNIBN93_0\[2\]/C  Uart_ctl_0/Pr_State_RNIBN93_0\[2\]/Y  Uart_ctl_0/WEn_RNO_2/A  Uart_ctl_0/WEn_RNO_2/Y  Uart_ctl_0/WEn_RNO/C  Uart_ctl_0/WEn_RNO/Y  Uart_ctl_0/WEn/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaLen\[5\]/CLK  Uart_ctl_0/ParaLen\[5\]/Q  Uart_ctl_0/ParaLen_RNI4RKF\[5\]/A  Uart_ctl_0/ParaLen_RNI4RKF\[5\]/Y  Uart_ctl_0/ParaLen_RNI6M9V\[4\]/C  Uart_ctl_0/ParaLen_RNI6M9V\[4\]/Y  Uart_ctl_0/ParaLen_RNIA3P54\[2\]/A  Uart_ctl_0/ParaLen_RNIA3P54\[2\]/Y  Uart_ctl_0/PrState_RNO_1\[1\]/B  Uart_ctl_0/PrState_RNO_1\[1\]/Y  Uart_ctl_0/PrState_RNO\[1\]/C  Uart_ctl_0/PrState_RNO\[1\]/Y  Uart_ctl_0/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CheckSum\[3\]/CLK  Uart_ctl_0/CheckSum\[3\]/Q  Uart_ctl_0/CheckSum_RNI1J7F\[2\]/B  Uart_ctl_0/CheckSum_RNI1J7F\[2\]/Y  Uart_ctl_0/CheckSum_RNIULEU\[0\]/A  Uart_ctl_0/CheckSum_RNIULEU\[0\]/Y  Uart_ctl_0/CheckSum_RNICCVS1\[0\]/B  Uart_ctl_0/CheckSum_RNICCVS1\[0\]/Y  Uart_ctl_0/Err_RNO/B  Uart_ctl_0/Err_RNO/Y  Uart_ctl_0/Err/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARToio0\[2\]/CLK  COREUART_0/CUARTIIOL/CUARToio0\[2\]/Q  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_7/S  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_7/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_4/A  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_4/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_2/B  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_2/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/B  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/Y  COREUART_0/CUARTIIOL/CUARTl0o0/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[1\]/CLK  Uart_ctl_0/BaudCnt\[1\]/Q  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/C  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/Y  Uart_ctl_0/BaudCnt_RNINSE\[1\]/A  Uart_ctl_0/BaudCnt_RNINSE\[1\]/Y  Uart_ctl_0/BaudCnt_RNO\[0\]/A  Uart_ctl_0/BaudCnt_RNO\[0\]/Y  Uart_ctl_0/BaudCnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARToio0\[2\]/CLK  COREUART_0/CUARTIIOL/CUARToio0\[2\]/Q  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_8/S  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_8/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_4/B  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_4/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_2/B  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_2/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/B  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/Y  COREUART_0/CUARTIIOL/CUARTl0o0/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[3\]/CLK  Uart_ctl_0/Pr_State\[3\]/Q  Uart_ctl_0/Pr_State_RNIVHS4\[2\]/A  Uart_ctl_0/Pr_State_RNIVHS4\[2\]/Y  Uart_ctl_0/BaudPulse_0_RNI9KS31/A  Uart_ctl_0/BaudPulse_0_RNI9KS31/Y  Uart_ctl_0/BaudPulse_0_RNI76122/C  Uart_ctl_0/BaudPulse_0_RNI76122/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARToio0\[1\]/CLK  COREUART_0/CUARTIIOL/CUARToio0\[1\]/Q  COREUART_0/CUARTIIOL/CUARToio0_RNIE8EJ\[1\]/A  COREUART_0/CUARTIIOL/CUARToio0_RNIE8EJ\[1\]/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO_0\[0\]/C  COREUART_0/CUARTIIOL/CUARTolo0_RNO_0\[0\]/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[0\]/C  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[0\]/Y  COREUART_0/CUARTIIOL/CUARTolo0\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[0\]/CLK  Uart_ctl_0/Wen_cnt\[0\]/Q  Uart_ctl_0/Wen_cnt_RNIBGR\[1\]/B  Uart_ctl_0/Wen_cnt_RNIBGR\[1\]/Y  Uart_ctl_0/WEn_RNO_1/C  Uart_ctl_0/WEn_RNO_1/Y  Uart_ctl_0/WEn_RNO/B  Uart_ctl_0/WEn_RNO/Y  Uart_ctl_0/WEn/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTo0ii\[1\]/CLK  COREUART_0/CUARTo0ol/CUARTo0ii\[1\]/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT5IB_0\[2\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT5IB_0\[2\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNIQB4N\[0\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNIQB4N\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNO_0\[0\]/A  COREUART_0/CUARTo0ol/CUARToool_RNO_0\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNO\[0\]/A  COREUART_0/CUARTo0ol/CUARToool_RNO\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[1\]/CLK  Uart_ctl_0/BaudCnt\[1\]/Q  Uart_ctl_0/un4_baudcnt_1_I_16/B  Uart_ctl_0/un4_baudcnt_1_I_16/Y  Uart_ctl_0/un4_baudcnt_1_I_30/A  Uart_ctl_0/un4_baudcnt_1_I_30/Y  Uart_ctl_0/un4_baudcnt_1_I_31/A  Uart_ctl_0/un4_baudcnt_1_I_31/Y  Uart_ctl_0/BaudCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[1\]/CLK  Uart_ctl_0/BaudCnt\[1\]/Q  Uart_ctl_0/un4_baudcnt_1_I_16/B  Uart_ctl_0/un4_baudcnt_1_I_16/Y  Uart_ctl_0/un4_baudcnt_1_I_37/A  Uart_ctl_0/un4_baudcnt_1_I_37/Y  Uart_ctl_0/un4_baudcnt_1_I_38/A  Uart_ctl_0/un4_baudcnt_1_I_38/Y  Uart_ctl_0/BaudCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[1\]/CLK  Uart_ctl_0/BaudCnt\[1\]/Q  Uart_ctl_0/un4_baudcnt_1_I_16/B  Uart_ctl_0/un4_baudcnt_1_I_16/Y  Uart_ctl_0/un4_baudcnt_1_I_44/A  Uart_ctl_0/un4_baudcnt_1_I_44/Y  Uart_ctl_0/un4_baudcnt_1_I_45/A  Uart_ctl_0/un4_baudcnt_1_I_45/Y  Uart_ctl_0/BaudCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[0\]/CLK  Uart_ctl_0/Wen_cnt\[0\]/Q  Uart_ctl_0/Pr_State_RNIBN93_0\[2\]/B  Uart_ctl_0/Pr_State_RNIBN93_0\[2\]/Y  Uart_ctl_0/WEn_RNO_2/A  Uart_ctl_0/WEn_RNO_2/Y  Uart_ctl_0/WEn_RNO/C  Uart_ctl_0/WEn_RNO/Y  Uart_ctl_0/WEn/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTi01/CLK  COREUART_0/CUARTi01/Q  Uart_ctl_0/PrState_ns_i_a2_0_i_a2\[2\]/A  Uart_ctl_0/PrState_ns_i_a2_0_i_a2\[2\]/Y  Uart_ctl_0/PrState_RNO_0\[3\]/A  Uart_ctl_0/PrState_RNO_0\[3\]/Y  Uart_ctl_0/PrState_RNO\[3\]/C  Uart_ctl_0/PrState_RNO\[3\]/Y  Uart_ctl_0/PrState\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARTL1II_RNO\[3\]/C  COREUART_0/CUARTo0ol/CUARTL1II_RNO\[3\]/Y  COREUART_0/CUARTo0ol/CUARTL1II\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARTL1II_RNO\[1\]/C  COREUART_0/CUARTo0ol/CUARTL1II_RNO\[1\]/Y  COREUART_0/CUARTo0ol/CUARTL1II\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARTL1II_RNO\[2\]/C  COREUART_0/CUARTo0ol/CUARTL1II_RNO\[2\]/Y  COREUART_0/CUARTo0ol/CUARTL1II\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[0\]/CLK  Uart_ctl_0/PrState\[0\]/Q  Uart_ctl_0/PrState_RNI3RPO\[0\]/C  Uart_ctl_0/PrState_RNI3RPO\[0\]/Y  Uart_ctl_0/PrState_RNIHMQ71\[0\]/C  Uart_ctl_0/PrState_RNIHMQ71\[0\]/Y  Uart_ctl_0/CheckSum\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[1\]/CLK  Uart_ctl_0/Pr_State\[1\]/Q  Uart_ctl_0/Pr_State_RNI4AA5\[1\]/B  Uart_ctl_0/Pr_State_RNI4AA5\[1\]/Y  Uart_ctl_0/Pr_State_RNIO4GB\[1\]/A  Uart_ctl_0/Pr_State_RNIO4GB\[1\]/Y  Uart_ctl_0/BaudPulse_0_RNI76122/A  Uart_ctl_0/BaudPulse_0_RNI76122/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[2\]/CLK  Uart_ctl_0/Pr_State\[2\]/Q  Uart_ctl_0/Pr_State_RNIBN93_0\[2\]/A  Uart_ctl_0/Pr_State_RNIBN93_0\[2\]/Y  Uart_ctl_0/WEn_RNO_2/A  Uart_ctl_0/WEn_RNO_2/Y  Uart_ctl_0/WEn_RNO/C  Uart_ctl_0/WEn_RNO/Y  Uart_ctl_0/WEn/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTi01/CLK  COREUART_0/CUARTi01/Q  Uart_ctl_0/PrState_RNI2Q7C\[2\]/B  Uart_ctl_0/PrState_RNI2Q7C\[2\]/Y  Uart_ctl_0/BaudPulse_0_RNIDNMT/B  Uart_ctl_0/BaudPulse_0_RNIDNMT/Y  Uart_ctl_0/ParaLen\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[1\]/CLK  Uart_ctl_0/Wen_cnt\[1\]/Q  Uart_ctl_0/Wen_cnt_RNIEGR\[3\]/B  Uart_ctl_0/Wen_cnt_RNIEGR\[3\]/Y  Uart_ctl_0/WEn_RNO_0/B  Uart_ctl_0/WEn_RNO_0/Y  Uart_ctl_0/WEn_RNO/A  Uart_ctl_0/WEn_RNO/Y  Uart_ctl_0/WEn/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[2\]/CLK  Uart_ctl_0/Pr_State\[2\]/Q  Uart_ctl_0/Pr_State_RNIVHS4\[2\]/B  Uart_ctl_0/Pr_State_RNIVHS4\[2\]/Y  Uart_ctl_0/BaudPulse_0_RNI9KS31/A  Uart_ctl_0/BaudPulse_0_RNI9KS31/Y  Uart_ctl_0/BaudPulse_0_RNI76122/C  Uart_ctl_0/BaudPulse_0_RNI76122/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse/CLK  Uart_ctl_0/BaudPulse/Q  Uart_ctl_0/PrState_RNILD0D\[5\]/C  Uart_ctl_0/PrState_RNILD0D\[5\]/Y  Uart_ctl_0/ParaCnt\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii_RNO\[2\]/B  COREUART_0/CUARTo0ol/CUARTi0ii_RNO\[2\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii_RNO\[7\]/A  COREUART_0/CUARTo0ol/CUARTi0ii_RNO\[7\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii_RNO\[6\]/B  COREUART_0/CUARTo0ol/CUARTi0ii_RNO\[6\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii_RNO\[5\]/B  COREUART_0/CUARTo0ol/CUARTi0ii_RNO\[5\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii_RNO\[4\]/B  COREUART_0/CUARTo0ol/CUARTi0ii_RNO\[4\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii_RNO\[3\]/B  COREUART_0/CUARTo0ol/CUARTi0ii_RNO\[3\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii_RNO\[1\]/B  COREUART_0/CUARTo0ol/CUARTi0ii_RNO\[1\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii_RNO\[0\]/B  COREUART_0/CUARTo0ol/CUARTi0ii_RNO\[0\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARTL1II_RNO\[0\]/A  COREUART_0/CUARTo0ol/CUARTL1II_RNO\[0\]/Y  COREUART_0/CUARTo0ol/CUARTL1II\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState_0\[5\]/CLK  Uart_ctl_0/PrState_0\[5\]/Q  Uart_ctl_0/PrState_RNIA6TA\[4\]/B  Uart_ctl_0/PrState_RNIA6TA\[4\]/Y  Uart_ctl_0/PrState_RNI02JP\[0\]/A  Uart_ctl_0/PrState_RNI02JP\[0\]/Y  Uart_ctl_0/PrState_RNIKU0T5\[0\]/A  Uart_ctl_0/PrState_RNIKU0T5\[0\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState_0\[5\]/CLK  Uart_ctl_0/PrState_0\[5\]/Q  Uart_ctl_0/PrState_RNO_1\[4\]/B  Uart_ctl_0/PrState_RNO_1\[4\]/Y  Uart_ctl_0/PrState_RNO_0\[4\]/A  Uart_ctl_0/PrState_RNO_0\[4\]/Y  Uart_ctl_0/PrState_RNO\[4\]/C  Uart_ctl_0/PrState_RNO\[4\]/Y  Uart_ctl_0/PrState\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Tx_cnt\[1\]/CLK  Uart_ctl_0/Tx_cnt\[1\]/Q  Uart_ctl_0/Tx_cnt_RNI3D38\[1\]/A  Uart_ctl_0/Tx_cnt_RNI3D38\[1\]/Y  Uart_ctl_0/Tx_cnt_RNIAA7G\[1\]/A  Uart_ctl_0/Tx_cnt_RNIAA7G\[1\]/Y  Uart_ctl_0/Tx_cnt_RNO\[0\]/B  Uart_ctl_0/Tx_cnt_RNO\[0\]/Y  Uart_ctl_0/Tx_cnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARTL1II_RNIK5QC\[3\]/B  COREUART_0/CUARTo0ol/CUARTL1II_RNIK5QC\[3\]/Y  COREUART_0/CUARTo0ol/CUARTL1II_RNIF4OJ\[1\]/A  COREUART_0/CUARTo0ol/CUARTL1II_RNIF4OJ\[1\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNO\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNO\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[2\]/CLK  Uart_ctl_0/Wen_cnt\[2\]/Q  Uart_ctl_0/Pr_State_RNIBN93_0\[2\]/C  Uart_ctl_0/Pr_State_RNIBN93_0\[2\]/Y  Uart_ctl_0/TxData_18_7__m3_i_0_a4/B  Uart_ctl_0/TxData_18_7__m3_i_0_a4/Y  Uart_ctl_0/TxData_18_7__m3_i_0/A  Uart_ctl_0/TxData_18_7__m3_i_0/Y  Uart_ctl_0/TxData_1\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[3\]/CLK  Uart_ctl_0/Pr_State\[3\]/Q  Uart_ctl_0/Pr_State_RNIVHS4\[2\]/A  Uart_ctl_0/Pr_State_RNIVHS4\[2\]/Y  Uart_ctl_0/Pr_State_RNIO4GB\[1\]/C  Uart_ctl_0/Pr_State_RNIO4GB\[1\]/Y  Uart_ctl_0/BaudPulse_0_RNI76122/A  Uart_ctl_0/BaudPulse_0_RNI76122/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[4\]/CLK  Uart_ctl_0/PrState\[4\]/Q  Uart_ctl_0/PrState_RNO_1\[3\]/B  Uart_ctl_0/PrState_RNO_1\[3\]/Y  Uart_ctl_0/PrState_RNO_0\[3\]/B  Uart_ctl_0/PrState_RNO_0\[3\]/Y  Uart_ctl_0/PrState_RNO\[3\]/C  Uart_ctl_0/PrState_RNO\[3\]/Y  Uart_ctl_0/PrState\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTL1II\[1\]/CLK  COREUART_0/CUARTo0ol/CUARTL1II\[1\]/Q  COREUART_0/CUARTo0ol/CUARTL1II_RNIF4OJ\[1\]/C  COREUART_0/CUARTo0ol/CUARTL1II_RNIF4OJ\[1\]/Y  COREUART_0/CUARTo0ol/CUARTi1ii_RNIJEIM/B  COREUART_0/CUARTo0ol/CUARTi1ii_RNIJEIM/Y  COREUART_0/CUARTo0ol/CUARTOO1I\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARTL1II_RNIK5QC\[3\]/B  COREUART_0/CUARTo0ol/CUARTL1II_RNIK5QC\[3\]/Y  COREUART_0/CUARTo0ol/CUARTL1II_RNIF4OJ\[1\]/A  COREUART_0/CUARTo0ol/CUARTL1II_RNIF4OJ\[1\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNO\[1\]/B  COREUART_0/CUARTo0ol/CUARToool_RNO\[1\]/Y  COREUART_0/CUARTo0ol/CUARToool\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/P_AddrA_sig\[0\]/CLK  Uart_ctl_0/P_AddrA_sig\[0\]/Q  Uart_ctl_0/un1_P_AddrA_sig_I_1/A  Uart_ctl_0/un1_P_AddrA_sig_I_1/Y  Uart_ctl_0/un1_P_AddrA_sig_I_15/A  Uart_ctl_0/un1_P_AddrA_sig_I_15/Y  Uart_ctl_0/un1_P_AddrA_sig_I_14/B  Uart_ctl_0/un1_P_AddrA_sig_I_14/Y  Uart_ctl_0/P_AddrA_sig_RNO\[2\]/A  Uart_ctl_0/P_AddrA_sig_RNO\[2\]/Y  Uart_ctl_0/P_AddrA_sig\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTo0ol/CUARTi1ii_RNIJEIM/A  COREUART_0/CUARTo0ol/CUARTi1ii_RNIJEIM/Y  COREUART_0/CUARTo0ol/CUARTOO1I\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTo0ol/CUARTi1ii_RNIJEIM/A  COREUART_0/CUARTo0ol/CUARTi1ii_RNIJEIM/Y  COREUART_0/CUARTo0ol/CUARTOO1I\[4\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTo0ol/CUARTi1ii_RNIJEIM/A  COREUART_0/CUARTo0ol/CUARTi1ii_RNIJEIM/Y  COREUART_0/CUARTo0ol/CUARTOO1I\[3\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTo0ol/CUARTi1ii_RNIJEIM/A  COREUART_0/CUARTo0ol/CUARTi1ii_RNIJEIM/Y  COREUART_0/CUARTo0ol/CUARTOO1I\[2\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTo0ol/CUARTi1ii_RNIJEIM/A  COREUART_0/CUARTo0ol/CUARTi1ii_RNIJEIM/Y  COREUART_0/CUARTo0ol/CUARTOO1I\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTo0ol/CUARTi1ii_RNIJEIM/A  COREUART_0/CUARTo0ol/CUARTi1ii_RNIJEIM/Y  COREUART_0/CUARTo0ol/CUARTOO1I\[0\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTo0ii\[3\]/CLK  COREUART_0/CUARTo0ol/CUARTo0ii\[3\]/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT8BH\[3\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT8BH\[3\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/CmdWord\[6\]/CLK  Uart_ctl_0/CmdWord\[6\]/Q  Uart_ctl_0/CmdWord_RNINQB6\[6\]/C  Uart_ctl_0/CmdWord_RNINQB6\[6\]/Y  Uart_ctl_0/CmdWord_RNI1IOB\[2\]/C  Uart_ctl_0/CmdWord_RNI1IOB\[2\]/Y  Uart_ctl_0/Err_RNO_0/B  Uart_ctl_0/Err_RNO_0/Y  Uart_ctl_0/Err_RNO/A  Uart_ctl_0/Err_RNO/Y  Uart_ctl_0/Err/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CmdWord\[0\]/CLK  Uart_ctl_0/CmdWord\[0\]/Q  Uart_ctl_0/Err_RNO_2/B  Uart_ctl_0/Err_RNO_2/Y  Uart_ctl_0/Err_RNO_0/A  Uart_ctl_0/Err_RNO_0/Y  Uart_ctl_0/Err_RNO/A  Uart_ctl_0/Err_RNO/Y  Uart_ctl_0/Err/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/BaudPulse_0_RNIDNMT/A  Uart_ctl_0/BaudPulse_0_RNIDNMT/Y  Uart_ctl_0/ParaLen\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[0\]/CLK  Uart_ctl_0/Wen_cnt\[0\]/Q  Uart_ctl_0/WEn_RNO_3/C  Uart_ctl_0/WEn_RNO_3/Y  Uart_ctl_0/WEn_RNO_0/A  Uart_ctl_0/WEn_RNO_0/Y  Uart_ctl_0/WEn_RNO/A  Uart_ctl_0/WEn_RNO/Y  Uart_ctl_0/WEn/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToo0i\[2\]/CLK  COREUART_0/CUARTo0ol/CUARToo0i\[2\]/Q  COREUART_0/CUARTo0ol/CUARToo0i_RNIKEKE\[0\]/B  COREUART_0/CUARTo0ol/CUARToo0i_RNIKEKE\[0\]/Y  COREUART_0/CUARTo0ol/CUARToo0i_RNIP7HH1\[0\]/B  COREUART_0/CUARTo0ol/CUARToo0i_RNIP7HH1\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[0\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[2\]/CLK  Uart_ctl_0/Wen_cnt\[2\]/Q  Uart_ctl_0/Pr_State_RNIBN93_0\[2\]/C  Uart_ctl_0/Pr_State_RNIBN93_0\[2\]/Y  Uart_ctl_0/TxData_18_4__m4_i_0_a4_0/B  Uart_ctl_0/TxData_18_4__m4_i_0_a4_0/Y  Uart_ctl_0/TxData_18_4__m4_i_0/A  Uart_ctl_0/TxData_18_4__m4_i_0/Y  Uart_ctl_0/TxData_1\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[2\]/CLK  Uart_ctl_0/ParaCnt\[2\]/Q  Uart_ctl_0/ParaLen_RNIUL9V\[2\]/A  Uart_ctl_0/ParaLen_RNIUL9V\[2\]/Y  Uart_ctl_0/ParaLen_RNIA3P54\[2\]/B  Uart_ctl_0/ParaLen_RNIA3P54\[2\]/Y  Uart_ctl_0/PrState_RNO_1\[1\]/B  Uart_ctl_0/PrState_RNO_1\[1\]/Y  Uart_ctl_0/PrState_RNO\[1\]/C  Uart_ctl_0/PrState_RNO\[1\]/Y  Uart_ctl_0/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARTL1II_RNIK5QC\[3\]/B  COREUART_0/CUARTo0ol/CUARTL1II_RNIK5QC\[3\]/Y  COREUART_0/CUARTo0ol/CUARTL1II_RNIF4OJ\[1\]/A  COREUART_0/CUARTo0ol/CUARTL1II_RNIF4OJ\[1\]/Y  COREUART_0/CUARTo0ol/CUARTi1ii_RNO/A  COREUART_0/CUARTo0ol/CUARTi1ii_RNO/Y  COREUART_0/CUARTo0ol/CUARTi1ii/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/ParaLen\[2\]/CLK  Uart_ctl_0/ParaLen\[2\]/Q  Uart_ctl_0/ParaLen_RNIUL9V\[2\]/B  Uart_ctl_0/ParaLen_RNIUL9V\[2\]/Y  Uart_ctl_0/ParaLen_RNIA3P54\[2\]/B  Uart_ctl_0/ParaLen_RNIA3P54\[2\]/Y  Uart_ctl_0/PrState_RNO_1\[1\]/B  Uart_ctl_0/PrState_RNO_1\[1\]/Y  Uart_ctl_0/PrState_RNO\[1\]/C  Uart_ctl_0/PrState_RNO\[1\]/Y  Uart_ctl_0/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Tx_cnt\[1\]/CLK  Uart_ctl_0/Tx_cnt\[1\]/Q  Uart_ctl_0/Tx_cnt_RNI3D38\[1\]/A  Uart_ctl_0/Tx_cnt_RNI3D38\[1\]/Y  Uart_ctl_0/Tx_cnt_RNIAA7G\[1\]/A  Uart_ctl_0/Tx_cnt_RNIAA7G\[1\]/Y  Uart_ctl_0/Tx_cnt_RNO\[3\]/B  Uart_ctl_0/Tx_cnt_RNO\[3\]/Y  Uart_ctl_0/Tx_cnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Tx_cnt\[1\]/CLK  Uart_ctl_0/Tx_cnt\[1\]/Q  Uart_ctl_0/Tx_cnt_RNI3D38\[1\]/A  Uart_ctl_0/Tx_cnt_RNI3D38\[1\]/Y  Uart_ctl_0/Tx_cnt_RNIAA7G\[1\]/A  Uart_ctl_0/Tx_cnt_RNIAA7G\[1\]/Y  Uart_ctl_0/Tx_cnt_RNO\[1\]/B  Uart_ctl_0/Tx_cnt_RNO\[1\]/Y  Uart_ctl_0/Tx_cnt\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[4\]/CLK  Uart_ctl_0/PrState\[4\]/Q  Uart_ctl_0/PrState_RNIA6TA\[4\]/A  Uart_ctl_0/PrState_RNIA6TA\[4\]/Y  Uart_ctl_0/PrState_RNI02JP\[0\]/A  Uart_ctl_0/PrState_RNI02JP\[0\]/Y  Uart_ctl_0/PrState_RNIKU0T5\[0\]/A  Uart_ctl_0/PrState_RNIKU0T5\[0\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/OvertimeCnt_RNO_0\[1\]/B  Uart_ctl_0/OvertimeCnt_RNO_0\[1\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[1\]/A  Uart_ctl_0/OvertimeCnt_RNO\[1\]/Y  Uart_ctl_0/OvertimeCnt\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/OvertimeCnt_RNO_0\[2\]/B  Uart_ctl_0/OvertimeCnt_RNO_0\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[2\]/A  Uart_ctl_0/OvertimeCnt_RNO\[2\]/Y  Uart_ctl_0/OvertimeCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[8\]/CLK  Uart_ctl_0/OvertimeCnt\[8\]/Q  Uart_ctl_0/OvertimeCnt_RNO_4\[8\]/C  Uart_ctl_0/OvertimeCnt_RNO_4\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNO_2\[8\]/C  Uart_ctl_0/OvertimeCnt_RNO_2\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[8\]/C  Uart_ctl_0/OvertimeCnt_RNO\[8\]/Y  Uart_ctl_0/OvertimeCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[1\]/CLK  Uart_ctl_0/Wen_cnt\[1\]/Q  Uart_ctl_0/Wen_cnt_RNIBGR\[1\]/A  Uart_ctl_0/Wen_cnt_RNIBGR\[1\]/Y  Uart_ctl_0/Wen_cnt_RNO_0\[3\]/B  Uart_ctl_0/Wen_cnt_RNO_0\[3\]/Y  Uart_ctl_0/Wen_cnt_RNO\[3\]/A  Uart_ctl_0/Wen_cnt_RNO\[3\]/Y  Uart_ctl_0/Wen_cnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARTolo0\[3\]/CLK  COREUART_0/CUARTIIOL/CUARTolo0\[3\]/Q  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/A  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[2\]/A  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[2\]/Y  COREUART_0/CUARTIIOL/CUARTolo0\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTo0ii\[1\]/CLK  COREUART_0/CUARTo0ol/CUARTo0ii\[1\]/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT5IB\[2\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT5IB\[2\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT8BH\[3\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT8BH\[3\]/Y  COREUART_0/CUARTo0ol/CUARTi00i_RNO/B  COREUART_0/CUARTo0ol/CUARTi00i_RNO/Y  COREUART_0/CUARTo0ol/CUARTi00i/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CmdWord\[3\]/CLK  Uart_ctl_0/CmdWord\[3\]/Q  Uart_ctl_0/CmdWord_RNIJBM2\[2\]/B  Uart_ctl_0/CmdWord_RNIJBM2\[2\]/Y  Uart_ctl_0/CmdWord_RNI1IOB\[2\]/B  Uart_ctl_0/CmdWord_RNI1IOB\[2\]/Y  Uart_ctl_0/Err_RNO_0/B  Uart_ctl_0/Err_RNO_0/Y  Uart_ctl_0/Err_RNO/A  Uart_ctl_0/Err_RNO/Y  Uart_ctl_0/Err/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[4\]/CLK  Uart_ctl_0/ParaCnt\[4\]/Q  Uart_ctl_0/ParaLen_RNI6M9V\[4\]/A  Uart_ctl_0/ParaLen_RNI6M9V\[4\]/Y  Uart_ctl_0/ParaLen_RNIA3P54\[2\]/A  Uart_ctl_0/ParaLen_RNIA3P54\[2\]/Y  Uart_ctl_0/PrState_RNO_1\[1\]/B  Uart_ctl_0/PrState_RNO_1\[1\]/Y  Uart_ctl_0/PrState_RNO\[1\]/C  Uart_ctl_0/PrState_RNO\[1\]/Y  Uart_ctl_0/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[8\]/CLK  Uart_ctl_0/BaudCnt\[8\]/Q  Uart_ctl_0/BaudCnt_RNITJ6\[8\]/C  Uart_ctl_0/BaudCnt_RNITJ6\[8\]/Y  Uart_ctl_0/BaudCnt_RNINSE\[1\]/B  Uart_ctl_0/BaudCnt_RNINSE\[1\]/Y  Uart_ctl_0/BaudCnt_RNO\[0\]/A  Uart_ctl_0/BaudCnt_RNO\[0\]/Y  Uart_ctl_0/BaudCnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[1\]/CLK  Uart_ctl_0/Wen_cnt\[1\]/Q  Uart_ctl_0/Wen_cnt_RNIEGR\[3\]/B  Uart_ctl_0/Wen_cnt_RNIEGR\[3\]/Y  Uart_ctl_0/TxData_18_4__m4_i_0_a4_0/A  Uart_ctl_0/TxData_18_4__m4_i_0_a4_0/Y  Uart_ctl_0/TxData_18_4__m4_i_0/A  Uart_ctl_0/TxData_18_4__m4_i_0/Y  Uart_ctl_0/TxData_1\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[1\]/CLK  Uart_ctl_0/Wen_cnt\[1\]/Q  Uart_ctl_0/Wen_cnt_RNIEGR\[3\]/B  Uart_ctl_0/Wen_cnt_RNIEGR\[3\]/Y  Uart_ctl_0/TxData_18_7__m3_i_0_a4/A  Uart_ctl_0/TxData_18_7__m3_i_0_a4/Y  Uart_ctl_0/TxData_18_7__m3_i_0/A  Uart_ctl_0/TxData_18_7__m3_i_0/Y  Uart_ctl_0/TxData_1\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Tx_cnt\[0\]/CLK  Uart_ctl_0/Tx_cnt\[0\]/Q  Uart_ctl_0/Tx_cnt_RNI3D38\[1\]/B  Uart_ctl_0/Tx_cnt_RNI3D38\[1\]/Y  Uart_ctl_0/Tx_cnt_RNIAA7G\[1\]/A  Uart_ctl_0/Tx_cnt_RNIAA7G\[1\]/Y  Uart_ctl_0/Tx_cnt_RNO\[0\]/B  Uart_ctl_0/Tx_cnt_RNO\[0\]/Y  Uart_ctl_0/Tx_cnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[3\]/CLK  Uart_ctl_0/BaudCnt\[3\]/Q  Uart_ctl_0/un4_baudcnt_1_I_34/A  Uart_ctl_0/un4_baudcnt_1_I_34/Y  Uart_ctl_0/un4_baudcnt_1_I_44/B  Uart_ctl_0/un4_baudcnt_1_I_44/Y  Uart_ctl_0/un4_baudcnt_1_I_45/A  Uart_ctl_0/un4_baudcnt_1_I_45/Y  Uart_ctl_0/BaudCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[3\]/CLK  Uart_ctl_0/BaudCnt\[3\]/Q  Uart_ctl_0/un4_baudcnt_1_I_34/A  Uart_ctl_0/un4_baudcnt_1_I_34/Y  Uart_ctl_0/un4_baudcnt_1_I_37/B  Uart_ctl_0/un4_baudcnt_1_I_37/Y  Uart_ctl_0/un4_baudcnt_1_I_38/A  Uart_ctl_0/un4_baudcnt_1_I_38/Y  Uart_ctl_0/BaudCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTi01/CLK  COREUART_0/CUARTi01/Q  Uart_ctl_0/PrState_RNIF2QF\[4\]/A  Uart_ctl_0/PrState_RNIF2QF\[4\]/Y  Uart_ctl_0/PrState_RNIR4DO2\[4\]/B  Uart_ctl_0/PrState_RNIR4DO2\[4\]/Y  Uart_ctl_0/PrState_RNIKU0T5\[0\]/C  Uart_ctl_0/PrState_RNIKU0T5\[0\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaLen\[4\]/CLK  Uart_ctl_0/ParaLen\[4\]/Q  Uart_ctl_0/ParaLen_RNI6M9V\[4\]/B  Uart_ctl_0/ParaLen_RNI6M9V\[4\]/Y  Uart_ctl_0/ParaLen_RNIA3P54\[2\]/A  Uart_ctl_0/ParaLen_RNIA3P54\[2\]/Y  Uart_ctl_0/PrState_RNO_1\[1\]/B  Uart_ctl_0/PrState_RNO_1\[1\]/Y  Uart_ctl_0/PrState_RNO\[1\]/C  Uart_ctl_0/PrState_RNO\[1\]/Y  Uart_ctl_0/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[3\]/CLK  Uart_ctl_0/Pr_State\[3\]/Q  Uart_ctl_0/WEn_RNO_3/B  Uart_ctl_0/WEn_RNO_3/Y  Uart_ctl_0/WEn_RNO_0/A  Uart_ctl_0/WEn_RNO_0/Y  Uart_ctl_0/WEn_RNO/A  Uart_ctl_0/WEn_RNO/Y  Uart_ctl_0/WEn/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[0\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[0\]/Q  Uart_ctl_0/PrState_RNO_1\[3\]/A  Uart_ctl_0/PrState_RNO_1\[3\]/Y  Uart_ctl_0/PrState_RNO_0\[3\]/B  Uart_ctl_0/PrState_RNO_0\[3\]/Y  Uart_ctl_0/PrState_RNO\[3\]/C  Uart_ctl_0/PrState_RNO\[3\]/Y  Uart_ctl_0/PrState\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToo0i\[1\]/CLK  COREUART_0/CUARTo0ol/CUARToo0i\[1\]/Q  COREUART_0/CUARTo0ol/CUARToo0i_RNIKEKE\[0\]/C  COREUART_0/CUARTo0ol/CUARToo0i_RNIKEKE\[0\]/Y  COREUART_0/CUARTo0ol/CUARToo0i_RNIP7HH1\[0\]/B  COREUART_0/CUARTo0ol/CUARToo0i_RNIP7HH1\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[0\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/OvertimeCnt_RNO_0\[4\]/B  Uart_ctl_0/OvertimeCnt_RNO_0\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[4\]/B  Uart_ctl_0/OvertimeCnt_RNO\[4\]/Y  Uart_ctl_0/OvertimeCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/OvertimeCnt_RNO_0\[3\]/B  Uart_ctl_0/OvertimeCnt_RNO_0\[3\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[3\]/B  Uart_ctl_0/OvertimeCnt_RNO\[3\]/Y  Uart_ctl_0/OvertimeCnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/OvertimeCnt_RNO_1\[7\]/C  Uart_ctl_0/OvertimeCnt_RNO_1\[7\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[7\]/C  Uart_ctl_0/OvertimeCnt_RNO\[7\]/Y  Uart_ctl_0/OvertimeCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[0\]/CLK  Uart_ctl_0/ParaCnt\[0\]/Q  Uart_ctl_0/ParaCnt_RNI9DPF\[1\]/B  Uart_ctl_0/ParaCnt_RNI9DPF\[1\]/Y  Uart_ctl_0/ParaCnt_RNIV3MN\[2\]/B  Uart_ctl_0/ParaCnt_RNIV3MN\[2\]/Y  Uart_ctl_0/ParaCnt_RNO\[3\]/A  Uart_ctl_0/ParaCnt_RNO\[3\]/Y  Uart_ctl_0/ParaCnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CheckSum\[0\]/CLK  Uart_ctl_0/CheckSum\[0\]/Q  Uart_ctl_0/CheckSum_RNIULEU\[0\]/C  Uart_ctl_0/CheckSum_RNIULEU\[0\]/Y  Uart_ctl_0/CheckSum_RNICCVS1\[0\]/B  Uart_ctl_0/CheckSum_RNICCVS1\[0\]/Y  Uart_ctl_0/CmdWord_RNIDUN82\[2\]/A  Uart_ctl_0/CmdWord_RNIDUN82\[2\]/Y  Uart_ctl_0/Rdy2_RNO/B  Uart_ctl_0/Rdy2_RNO/Y  Uart_ctl_0/Rdy2/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/OvertimeCnt_RNO_0\[7\]/B  Uart_ctl_0/OvertimeCnt_RNO_0\[7\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[7\]/B  Uart_ctl_0/OvertimeCnt_RNO\[7\]/Y  Uart_ctl_0/OvertimeCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/OvertimeCnt_RNO_0\[5\]/B  Uart_ctl_0/OvertimeCnt_RNO_0\[5\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[5\]/B  Uart_ctl_0/OvertimeCnt_RNO\[5\]/Y  Uart_ctl_0/OvertimeCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CmdWord\[7\]/CLK  Uart_ctl_0/CmdWord\[7\]/Q  Uart_ctl_0/CmdWord_RNINQB6\[6\]/B  Uart_ctl_0/CmdWord_RNINQB6\[6\]/Y  Uart_ctl_0/CmdWord_RNI1IOB\[2\]/C  Uart_ctl_0/CmdWord_RNI1IOB\[2\]/Y  Uart_ctl_0/Err_RNO_0/B  Uart_ctl_0/Err_RNO_0/Y  Uart_ctl_0/Err_RNO/A  Uart_ctl_0/Err_RNO/Y  Uart_ctl_0/Err/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[1\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[1\]/Q  Uart_ctl_0/PrState_RNO_1\[3\]/C  Uart_ctl_0/PrState_RNO_1\[3\]/Y  Uart_ctl_0/PrState_RNO_0\[3\]/B  Uart_ctl_0/PrState_RNO_0\[3\]/Y  Uart_ctl_0/PrState_RNO\[3\]/C  Uart_ctl_0/PrState_RNO\[3\]/Y  Uart_ctl_0/PrState\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CheckSum\[4\]/CLK  Uart_ctl_0/CheckSum\[4\]/Q  Uart_ctl_0/CheckSum_RNIEMGU\[4\]/C  Uart_ctl_0/CheckSum_RNIEMGU\[4\]/Y  Uart_ctl_0/CheckSum_RNICCVS1\[0\]/A  Uart_ctl_0/CheckSum_RNICCVS1\[0\]/Y  Uart_ctl_0/CmdWord_RNIDUN82\[2\]/A  Uart_ctl_0/CmdWord_RNIDUN82\[2\]/Y  Uart_ctl_0/Rdy2_RNO/B  Uart_ctl_0/Rdy2_RNO/Y  Uart_ctl_0/Rdy2/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CmdWord\[5\]/CLK  Uart_ctl_0/CmdWord\[5\]/Q  Uart_ctl_0/CmdWord_RNINBM2\[4\]/B  Uart_ctl_0/CmdWord_RNINBM2\[4\]/Y  Uart_ctl_0/CmdWord_RNI1IOB\[2\]/A  Uart_ctl_0/CmdWord_RNI1IOB\[2\]/Y  Uart_ctl_0/Err_RNO_0/B  Uart_ctl_0/Err_RNO_0/Y  Uart_ctl_0/Err_RNO/A  Uart_ctl_0/Err_RNO/Y  Uart_ctl_0/Err/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CmdWord\[2\]/CLK  Uart_ctl_0/CmdWord\[2\]/Q  Uart_ctl_0/CmdWord_RNIJBM2\[2\]/A  Uart_ctl_0/CmdWord_RNIJBM2\[2\]/Y  Uart_ctl_0/CmdWord_RNI1IOB\[2\]/B  Uart_ctl_0/CmdWord_RNI1IOB\[2\]/Y  Uart_ctl_0/Err_RNO_0/B  Uart_ctl_0/Err_RNO_0/Y  Uart_ctl_0/Err_RNO/A  Uart_ctl_0/Err_RNO/Y  Uart_ctl_0/Err/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[2\]/CLK  Uart_ctl_0/Wen_cnt\[2\]/Q  Uart_ctl_0/Wen_cnt_RNIFGR\[3\]/B  Uart_ctl_0/Wen_cnt_RNIFGR\[3\]/Y  Uart_ctl_0/WEn_RNO_1/A  Uart_ctl_0/WEn_RNO_1/Y  Uart_ctl_0/WEn_RNO/B  Uart_ctl_0/WEn_RNO/Y  Uart_ctl_0/WEn/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[2\]/CLK  Uart_ctl_0/Wen_cnt\[2\]/Q  Uart_ctl_0/WEn_RNO_3/A  Uart_ctl_0/WEn_RNO_3/Y  Uart_ctl_0/WEn_RNO_0/A  Uart_ctl_0/WEn_RNO_0/Y  Uart_ctl_0/WEn_RNO/A  Uart_ctl_0/WEn_RNO/Y  Uart_ctl_0/WEn/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse/CLK  Uart_ctl_0/BaudPulse/Q  Uart_ctl_0/Pr_State_RNO_0\[6\]/B  Uart_ctl_0/Pr_State_RNO_0\[6\]/Y  Uart_ctl_0/Pr_State_RNO\[6\]/C  Uart_ctl_0/Pr_State_RNO\[6\]/Y  Uart_ctl_0/Pr_State\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/OvertimeCnt_RNO_1\[9\]/B  Uart_ctl_0/OvertimeCnt_RNO_1\[9\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[9\]/B  Uart_ctl_0/OvertimeCnt_RNO\[9\]/Y  Uart_ctl_0/OvertimeCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/OvertimeCnt_RNO_1\[8\]/B  Uart_ctl_0/OvertimeCnt_RNO_1\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[8\]/B  Uart_ctl_0/OvertimeCnt_RNO\[8\]/Y  Uart_ctl_0/OvertimeCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/Pr_State_RNIIQBB\[6\]/A  Uart_ctl_0/Pr_State_RNIIQBB\[6\]/Y  Uart_ctl_0/Wen_cnt\[3\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTo0ii\[1\]/CLK  COREUART_0/CUARTo0ol/CUARTo0ii\[1\]/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT5IB\[2\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT5IB\[2\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNO_0\[3\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNO_0\[3\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[3\]/C  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[3\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTL1II\[0\]/CLK  COREUART_0/CUARTo0ol/CUARTL1II\[0\]/Q  COREUART_0/CUARTo0ol/CUARTL1II_RNIRUT6\[1\]/B  COREUART_0/CUARTo0ol/CUARTL1II_RNIRUT6\[1\]/Y  COREUART_0/CUARTo0ol/CUARTL1II_RNO_0\[3\]/A  COREUART_0/CUARTo0ol/CUARTL1II_RNO_0\[3\]/Y  COREUART_0/CUARTo0ol/CUARTL1II_RNO\[3\]/B  COREUART_0/CUARTo0ol/CUARTL1II_RNO\[3\]/Y  COREUART_0/CUARTo0ol/CUARTL1II\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/OvertimeCnt_RNO_2\[9\]/A  Uart_ctl_0/OvertimeCnt_RNO_2\[9\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[9\]/C  Uart_ctl_0/OvertimeCnt_RNO\[9\]/Y  Uart_ctl_0/OvertimeCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/Pr_State_RNO_0\[5\]/A  Uart_ctl_0/Pr_State_RNO_0\[5\]/Y  Uart_ctl_0/Pr_State_RNO\[5\]/C  Uart_ctl_0/Pr_State_RNO\[5\]/Y  Uart_ctl_0/Pr_State\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[6\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[6\]/Q  Uart_ctl_0/PrState_RNO_1\[4\]/A  Uart_ctl_0/PrState_RNO_1\[4\]/Y  Uart_ctl_0/PrState_RNO_0\[4\]/A  Uart_ctl_0/PrState_RNO_0\[4\]/Y  Uart_ctl_0/PrState_RNO\[4\]/C  Uart_ctl_0/PrState_RNO\[4\]/Y  Uart_ctl_0/PrState\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Answer_ok/CLK  Uart_ctl_0/Answer_ok/Q  Uart_ctl_0/Answer_ok_RNIGA07/A  Uart_ctl_0/Answer_ok_RNIGA07/Y  Uart_ctl_0/PrState_RNO_0\[1\]/A  Uart_ctl_0/PrState_RNO_0\[1\]/Y  Uart_ctl_0/PrState_RNO\[1\]/B  Uart_ctl_0/PrState_RNO\[1\]/Y  Uart_ctl_0/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CmdWord\[4\]/CLK  Uart_ctl_0/CmdWord\[4\]/Q  Uart_ctl_0/CmdWord_RNINBM2\[4\]/A  Uart_ctl_0/CmdWord_RNINBM2\[4\]/Y  Uart_ctl_0/CmdWord_RNI1IOB\[2\]/A  Uart_ctl_0/CmdWord_RNI1IOB\[2\]/Y  Uart_ctl_0/Err_RNO_0/B  Uart_ctl_0/Err_RNO_0/Y  Uart_ctl_0/Err_RNO/A  Uart_ctl_0/Err_RNO/Y  Uart_ctl_0/Err/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CmdWord\[1\]/CLK  Uart_ctl_0/CmdWord\[1\]/Q  Uart_ctl_0/Err_RNO_2/A  Uart_ctl_0/Err_RNO_2/Y  Uart_ctl_0/Err_RNO_0/A  Uart_ctl_0/Err_RNO_0/Y  Uart_ctl_0/Err_RNO/A  Uart_ctl_0/Err_RNO/Y  Uart_ctl_0/Err/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[7\]/CLK  Uart_ctl_0/OvertimeCnt\[7\]/Q  Uart_ctl_0/OvertimeCnt_RNO_3\[9\]/B  Uart_ctl_0/OvertimeCnt_RNO_3\[9\]/Y  Uart_ctl_0/OvertimeCnt_RNO_0\[9\]/C  Uart_ctl_0/OvertimeCnt_RNO_0\[9\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[9\]/A  Uart_ctl_0/OvertimeCnt_RNO\[9\]/Y  Uart_ctl_0/OvertimeCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CheckSum\[1\]/CLK  Uart_ctl_0/CheckSum\[1\]/Q  Uart_ctl_0/CheckSum_RNIULEU\[0\]/B  Uart_ctl_0/CheckSum_RNIULEU\[0\]/Y  Uart_ctl_0/CheckSum_RNICCVS1\[0\]/B  Uart_ctl_0/CheckSum_RNICCVS1\[0\]/Y  Uart_ctl_0/CmdWord_RNIDUN82\[2\]/A  Uart_ctl_0/CmdWord_RNIDUN82\[2\]/Y  Uart_ctl_0/Rdy2_RNO/B  Uart_ctl_0/Rdy2_RNO/Y  Uart_ctl_0/Rdy2/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[0\]/CLK  Uart_ctl_0/Wen_cnt\[0\]/Q  Uart_ctl_0/Wen_cnt_RNIBGR\[1\]/B  Uart_ctl_0/Wen_cnt_RNIBGR\[1\]/Y  Uart_ctl_0/Wen_cnt_RNO\[2\]/A  Uart_ctl_0/Wen_cnt_RNO\[2\]/Y  Uart_ctl_0/Wen_cnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[5\]/CLK  COREUART_0/CUARTliOL/CUARTol\[5\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIPMBT\[5\]/B  COREUART_0/CUARTliOL/CUARTol_RNIPMBT\[5\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[7\]/B  COREUART_0/CUARTliOL/CUARTol_RNO_0\[7\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[7\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[7\]/Y  COREUART_0/CUARTliOL/CUARTol\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[10\]/CLK  COREUART_0/CUARTliOL/CUARTol\[10\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/B  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/Y  COREUART_0/CUARTliOL/CUARTol\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CheckSum\[5\]/CLK  Uart_ctl_0/CheckSum\[5\]/Q  Uart_ctl_0/CheckSum_RNIEMGU\[4\]/B  Uart_ctl_0/CheckSum_RNIEMGU\[4\]/Y  Uart_ctl_0/CheckSum_RNICCVS1\[0\]/A  Uart_ctl_0/CheckSum_RNICCVS1\[0\]/Y  Uart_ctl_0/CmdWord_RNIDUN82\[2\]/A  Uart_ctl_0/CmdWord_RNIDUN82\[2\]/Y  Uart_ctl_0/Rdy2_RNO/B  Uart_ctl_0/Rdy2_RNO/Y  Uart_ctl_0/Rdy2/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[5\]/CLK  Uart_ctl_0/PrState\[5\]/Q  Uart_ctl_0/PrState_RNILD0D\[5\]/A  Uart_ctl_0/PrState_RNILD0D\[5\]/Y  Uart_ctl_0/ParaCnt\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[8\]/CLK  Uart_ctl_0/OvertimeCnt\[8\]/Q  Uart_ctl_0/OvertimeCnt_RNO_3\[9\]/C  Uart_ctl_0/OvertimeCnt_RNO_3\[9\]/Y  Uart_ctl_0/OvertimeCnt_RNO_0\[9\]/C  Uart_ctl_0/OvertimeCnt_RNO_0\[9\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[9\]/A  Uart_ctl_0/OvertimeCnt_RNO\[9\]/Y  Uart_ctl_0/OvertimeCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARToio0\[1\]/CLK  COREUART_0/CUARTIIOL/CUARToio0\[1\]/Q  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_3/S  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_3/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_1/B  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_1/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/A  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/Y  COREUART_0/CUARTIIOL/CUARTl0o0/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Tx_cnt\[2\]/CLK  Uart_ctl_0/Tx_cnt\[2\]/Q  Uart_ctl_0/Tx_cnt_RNI7T38\[3\]/B  Uart_ctl_0/Tx_cnt_RNI7T38\[3\]/Y  Uart_ctl_0/Tx_cnt_RNIAA7G\[1\]/B  Uart_ctl_0/Tx_cnt_RNIAA7G\[1\]/Y  Uart_ctl_0/Tx_cnt_RNO\[0\]/B  Uart_ctl_0/Tx_cnt_RNO\[0\]/Y  Uart_ctl_0/Tx_cnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[1\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[1\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNO_1\[1\]/A  COREUART_0/CUARTo0ol/CUARToool_RNO_1\[1\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNO_0\[1\]/C  COREUART_0/CUARTo0ol/CUARToool_RNO_0\[1\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNO\[1\]/C  COREUART_0/CUARTo0ol/CUARToool_RNO\[1\]/Y  COREUART_0/CUARTo0ol/CUARToool\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState_0\[5\]/CLK  Uart_ctl_0/PrState_0\[5\]/Q  Uart_ctl_0/CheckSum_RNO_1\[7\]/C  Uart_ctl_0/CheckSum_RNO_1\[7\]/Y  Uart_ctl_0/CheckSum_RNO\[7\]/B  Uart_ctl_0/CheckSum_RNO\[7\]/Y  Uart_ctl_0/CheckSum\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState_0\[5\]/CLK  Uart_ctl_0/PrState_0\[5\]/Q  Uart_ctl_0/CheckSum_RNO_1\[5\]/C  Uart_ctl_0/CheckSum_RNO_1\[5\]/Y  Uart_ctl_0/CheckSum_RNO\[5\]/B  Uart_ctl_0/CheckSum_RNO\[5\]/Y  Uart_ctl_0/CheckSum\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState_0\[5\]/CLK  Uart_ctl_0/PrState_0\[5\]/Q  Uart_ctl_0/CheckSum_RNO_1\[4\]/C  Uart_ctl_0/CheckSum_RNO_1\[4\]/Y  Uart_ctl_0/CheckSum_RNO\[4\]/B  Uart_ctl_0/CheckSum_RNO\[4\]/Y  Uart_ctl_0/CheckSum\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState_0\[5\]/CLK  Uart_ctl_0/PrState_0\[5\]/Q  Uart_ctl_0/CheckSum_RNO_1\[1\]/C  Uart_ctl_0/CheckSum_RNO_1\[1\]/Y  Uart_ctl_0/CheckSum_RNO\[1\]/B  Uart_ctl_0/CheckSum_RNO\[1\]/Y  Uart_ctl_0/CheckSum\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState_0\[5\]/CLK  Uart_ctl_0/PrState_0\[5\]/Q  Uart_ctl_0/CheckSum_RNO_1\[0\]/C  Uart_ctl_0/CheckSum_RNO_1\[0\]/Y  Uart_ctl_0/CheckSum_RNO\[0\]/B  Uart_ctl_0/CheckSum_RNO\[0\]/Y  Uart_ctl_0/CheckSum\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState_0\[5\]/CLK  Uart_ctl_0/PrState_0\[5\]/Q  Uart_ctl_0/CheckSum_RNO_1\[2\]/C  Uart_ctl_0/CheckSum_RNO_1\[2\]/Y  Uart_ctl_0/CheckSum_RNO\[2\]/B  Uart_ctl_0/CheckSum_RNO\[2\]/Y  Uart_ctl_0/CheckSum\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState_0\[5\]/CLK  Uart_ctl_0/PrState_0\[5\]/Q  Uart_ctl_0/CheckSum_RNO_1\[3\]/C  Uart_ctl_0/CheckSum_RNO_1\[3\]/Y  Uart_ctl_0/CheckSum_RNO\[3\]/B  Uart_ctl_0/CheckSum_RNO\[3\]/Y  Uart_ctl_0/CheckSum\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState_0\[5\]/CLK  Uart_ctl_0/PrState_0\[5\]/Q  Uart_ctl_0/CheckSum_RNO_1\[6\]/C  Uart_ctl_0/CheckSum_RNO_1\[6\]/Y  Uart_ctl_0/CheckSum_RNO\[6\]/B  Uart_ctl_0/CheckSum_RNO\[6\]/Y  Uart_ctl_0/CheckSum\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Tx_cnt\[3\]/CLK  Uart_ctl_0/Tx_cnt\[3\]/Q  Uart_ctl_0/Tx_cnt_RNI7T38\[3\]/A  Uart_ctl_0/Tx_cnt_RNI7T38\[3\]/Y  Uart_ctl_0/Tx_cnt_RNIAA7G\[1\]/B  Uart_ctl_0/Tx_cnt_RNIAA7G\[1\]/Y  Uart_ctl_0/Tx_cnt_RNO\[0\]/B  Uart_ctl_0/Tx_cnt_RNO\[0\]/Y  Uart_ctl_0/Tx_cnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[8\]/CLK  Uart_ctl_0/OvertimeCnt\[8\]/Q  Uart_ctl_0/OvertimeCnt_RNO_3\[8\]/A  Uart_ctl_0/OvertimeCnt_RNO_3\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNO_0\[8\]/C  Uart_ctl_0/OvertimeCnt_RNO_0\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[8\]/A  Uart_ctl_0/OvertimeCnt_RNO\[8\]/Y  Uart_ctl_0/OvertimeCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[3\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[3\]/Y  COREUART_0/CUARTliOL/CUARTol\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToo0i\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToo0i\[0\]/Q  COREUART_0/CUARTo0ol/CUARToo0i_RNIKEKE\[0\]/A  COREUART_0/CUARTo0ol/CUARToo0i_RNIKEKE\[0\]/Y  COREUART_0/CUARTo0ol/CUARToo0i_RNIP7HH1\[0\]/B  COREUART_0/CUARTo0ol/CUARToo0i_RNIP7HH1\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[0\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[5\]/CLK  Uart_ctl_0/PrState\[5\]/Q  Uart_ctl_0/PrState_RNIPN0B2\[5\]/B  Uart_ctl_0/PrState_RNIPN0B2\[5\]/Y  Uart_ctl_0/PrState_RNIKU0T5\[0\]/B  Uart_ctl_0/PrState_RNIKU0T5\[0\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Answer_ok/CLK  Uart_ctl_0/Answer_ok/Q  Uart_ctl_0/Answer_ok_RNIGA07/A  Uart_ctl_0/Answer_ok_RNIGA07/Y  Uart_ctl_0/OEn_RNO_0/B  Uart_ctl_0/OEn_RNO_0/Y  Uart_ctl_0/OEn_RNO/B  Uart_ctl_0/OEn_RNO/Y  Uart_ctl_0/OEn/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[3\]/CLK  Uart_ctl_0/BaudCnt\[3\]/Q  Uart_ctl_0/un4_baudcnt_1_I_23/B  Uart_ctl_0/un4_baudcnt_1_I_23/Y  Uart_ctl_0/un4_baudcnt_1_I_24/A  Uart_ctl_0/un4_baudcnt_1_I_24/Y  Uart_ctl_0/BaudCnt_RNO\[5\]/A  Uart_ctl_0/BaudCnt_RNO\[5\]/Y  Uart_ctl_0/BaudCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARTilo0\[1\]/CLK  COREUART_0/CUARTIIOL/CUARTilo0\[1\]/Q  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_7/A  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_7/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_4/A  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_4/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_2/B  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_2/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/B  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/Y  COREUART_0/CUARTIIOL/CUARTl0o0/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARTilo0\[6\]/CLK  COREUART_0/CUARTIIOL/CUARTilo0\[6\]/Q  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_6/B  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_6/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_3/B  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_3/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_1/B  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_1/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/A  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/Y  COREUART_0/CUARTIIOL/CUARTl0o0/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARTolo0\[2\]/CLK  COREUART_0/CUARTIIOL/CUARTolo0\[2\]/Q  COREUART_0/CUARTIIOL/CUARTolo0_RNI4K5A\[2\]/A  COREUART_0/CUARTIIOL/CUARTolo0_RNI4K5A\[2\]/Y  COREUART_0/CUARTIIOL/CUARToio0_RNO\[3\]/C  COREUART_0/CUARTIIOL/CUARToio0_RNO\[3\]/Y  COREUART_0/CUARTIIOL/CUARToio0\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARTilo0\[3\]/CLK  COREUART_0/CUARTIIOL/CUARTilo0\[3\]/Q  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_8/A  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_8/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_4/B  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_4/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_2/B  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_2/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/B  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/Y  COREUART_0/CUARTIIOL/CUARTl0o0/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARTilo0\[5\]/CLK  COREUART_0/CUARTIIOL/CUARTilo0\[5\]/Q  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_7/B  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_7/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_4/A  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_4/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_2/B  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_2/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/B  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/Y  COREUART_0/CUARTIIOL/CUARTl0o0/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARTilo0\[7\]/CLK  COREUART_0/CUARTIIOL/CUARTilo0\[7\]/Q  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_8/B  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_8/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_4/B  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_4/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_2/B  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_2/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/B  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/Y  COREUART_0/CUARTIIOL/CUARTl0o0/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARTilo0\[2\]/CLK  COREUART_0/CUARTIIOL/CUARTilo0\[2\]/Q  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_6/A  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_6/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_3/B  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_3/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_1/B  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_1/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/A  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/Y  COREUART_0/CUARTIIOL/CUARTl0o0/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARTilo0\[4\]/CLK  COREUART_0/CUARTIIOL/CUARTilo0\[4\]/Q  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_5/B  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_5/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_3/A  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_3/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_1/B  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_1/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/A  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/Y  COREUART_0/CUARTIIOL/CUARTl0o0/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARTilo0\[0\]/CLK  COREUART_0/CUARTIIOL/CUARTilo0\[0\]/Q  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_5/A  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_5/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_3/A  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_3/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_1/B  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_1/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/A  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/Y  COREUART_0/CUARTIIOL/CUARTl0o0/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState_0\[5\]/CLK  Uart_ctl_0/PrState_0\[5\]/Q  Uart_ctl_0/Rdy1_RNO_1/B  Uart_ctl_0/Rdy1_RNO_1/Y  Uart_ctl_0/Rdy1_RNO/C  Uart_ctl_0/Rdy1_RNO/Y  Uart_ctl_0/Rdy1/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[3\]/CLK  Uart_ctl_0/BaudCnt\[3\]/Q  Uart_ctl_0/un4_baudcnt_1_I_27/A  Uart_ctl_0/un4_baudcnt_1_I_27/Y  Uart_ctl_0/un4_baudcnt_1_I_30/B  Uart_ctl_0/un4_baudcnt_1_I_30/Y  Uart_ctl_0/un4_baudcnt_1_I_31/A  Uart_ctl_0/un4_baudcnt_1_I_31/Y  Uart_ctl_0/BaudCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[3\]/CLK  Uart_ctl_0/BaudCnt\[3\]/Q  Uart_ctl_0/un4_baudcnt_1_I_19/A  Uart_ctl_0/un4_baudcnt_1_I_19/Y  Uart_ctl_0/un4_baudcnt_1_I_20/A  Uart_ctl_0/un4_baudcnt_1_I_20/Y  Uart_ctl_0/BaudCnt_RNO\[4\]/A  Uart_ctl_0/BaudCnt_RNO\[4\]/Y  Uart_ctl_0/BaudCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[4\]/CLK  Uart_ctl_0/BaudCnt\[4\]/Q  Uart_ctl_0/un4_baudcnt_1_I_27/B  Uart_ctl_0/un4_baudcnt_1_I_27/Y  Uart_ctl_0/un4_baudcnt_1_I_30/B  Uart_ctl_0/un4_baudcnt_1_I_30/Y  Uart_ctl_0/un4_baudcnt_1_I_31/A  Uart_ctl_0/un4_baudcnt_1_I_31/Y  Uart_ctl_0/BaudCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[4\]/CLK  Uart_ctl_0/BaudCnt\[4\]/Q  Uart_ctl_0/un4_baudcnt_1_I_23/C  Uart_ctl_0/un4_baudcnt_1_I_23/Y  Uart_ctl_0/un4_baudcnt_1_I_24/A  Uart_ctl_0/un4_baudcnt_1_I_24/Y  Uart_ctl_0/BaudCnt_RNO\[5\]/A  Uart_ctl_0/BaudCnt_RNO\[5\]/Y  Uart_ctl_0/BaudCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[5\]/CLK  Uart_ctl_0/PrState\[5\]/Q  Uart_ctl_0/Rdy2_RNO_1/B  Uart_ctl_0/Rdy2_RNO_1/Y  Uart_ctl_0/Rdy2_RNO/C  Uart_ctl_0/Rdy2_RNO/Y  Uart_ctl_0/Rdy2/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[0\]/CLK  Uart_ctl_0/BaudCnt\[0\]/Q  Uart_ctl_0/un4_baudcnt_1_I_8/B  Uart_ctl_0/un4_baudcnt_1_I_8/Y  Uart_ctl_0/un4_baudcnt_1_I_9/A  Uart_ctl_0/un4_baudcnt_1_I_9/Y  Uart_ctl_0/BaudCnt_RNO\[2\]/A  Uart_ctl_0/BaudCnt_RNO\[2\]/Y  Uart_ctl_0/BaudCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARTolo0\[2\]/CLK  COREUART_0/CUARTIIOL/CUARTolo0\[2\]/Q  COREUART_0/CUARTIIOL/CUARTolo0_RNI4K5A\[2\]/A  COREUART_0/CUARTIIOL/CUARTolo0_RNI4K5A\[2\]/Y  COREUART_0/CUARTIIOL/CUARToio0_RNO\[0\]/C  COREUART_0/CUARTIIOL/CUARToio0_RNO\[0\]/Y  COREUART_0/CUARTIIOL/CUARToio0\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARTolo0\[2\]/CLK  COREUART_0/CUARTIIOL/CUARTolo0\[2\]/Q  COREUART_0/CUARTIIOL/CUARTolo0_RNI4K5A\[2\]/A  COREUART_0/CUARTIIOL/CUARTolo0_RNI4K5A\[2\]/Y  COREUART_0/CUARTIIOL/CUARToio0_RNO\[1\]/C  COREUART_0/CUARTIIOL/CUARToio0_RNO\[1\]/Y  COREUART_0/CUARTIIOL/CUARToio0\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[1\]/CLK  Uart_ctl_0/BaudCnt\[1\]/Q  Uart_ctl_0/un4_baudcnt_1_I_12/B  Uart_ctl_0/un4_baudcnt_1_I_12/Y  Uart_ctl_0/un4_baudcnt_1_I_13/A  Uart_ctl_0/un4_baudcnt_1_I_13/Y  Uart_ctl_0/BaudCnt_RNO\[3\]/A  Uart_ctl_0/BaudCnt_RNO\[3\]/Y  Uart_ctl_0/BaudCnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARToio0\[1\]/CLK  COREUART_0/CUARTIIOL/CUARToio0\[1\]/Q  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_4/S  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_4/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_2/B  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_2/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/B  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/Y  COREUART_0/CUARTIIOL/CUARTl0o0/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState_0\[5\]/CLK  Uart_ctl_0/PrState_0\[5\]/Q  Uart_ctl_0/Err_RNO_1/A  Uart_ctl_0/Err_RNO_1/Y  Uart_ctl_0/Err_RNO/C  Uart_ctl_0/Err_RNO/Y  Uart_ctl_0/Err/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARTolo0\[2\]/CLK  COREUART_0/CUARTIIOL/CUARTolo0\[2\]/Q  COREUART_0/CUARTIIOL/CUARTolo0_RNI4K5A\[2\]/A  COREUART_0/CUARTIIOL/CUARTolo0_RNI4K5A\[2\]/Y  COREUART_0/CUARTIIOL/CUARToio0_RNO\[2\]/B  COREUART_0/CUARTIIOL/CUARToio0_RNO\[2\]/Y  COREUART_0/CUARTIIOL/CUARToio0\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[0\]/CLK  Uart_ctl_0/OvertimeCnt\[0\]/Q  Uart_ctl_0/OvertimeCnt_RNIVCSB\[1\]/B  Uart_ctl_0/OvertimeCnt_RNIVCSB\[1\]/Y  Uart_ctl_0/OvertimeCnt_RNO_0\[2\]/A  Uart_ctl_0/OvertimeCnt_RNO_0\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[2\]/A  Uart_ctl_0/OvertimeCnt_RNO\[2\]/Y  Uart_ctl_0/OvertimeCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Tx_cnt\[1\]/CLK  Uart_ctl_0/Tx_cnt\[1\]/Q  Uart_ctl_0/Tx_cnt_RNI3D38\[1\]/A  Uart_ctl_0/Tx_cnt_RNI3D38\[1\]/Y  Uart_ctl_0/Tx_cnt_RNIAA7G\[1\]/A  Uart_ctl_0/Tx_cnt_RNIAA7G\[1\]/Y  Uart_ctl_0/Tx_ten/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[4\]/CLK  Uart_ctl_0/PrState\[4\]/Q  Uart_ctl_0/PrState_RNO_0\[2\]/B  Uart_ctl_0/PrState_RNO_0\[2\]/Y  Uart_ctl_0/PrState_RNO\[2\]/C  Uart_ctl_0/PrState_RNO\[2\]/Y  Uart_ctl_0/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[2\]/CLK  Uart_ctl_0/BaudCnt\[2\]/Q  Uart_ctl_0/un4_baudcnt_1_I_12/C  Uart_ctl_0/un4_baudcnt_1_I_12/Y  Uart_ctl_0/un4_baudcnt_1_I_13/A  Uart_ctl_0/un4_baudcnt_1_I_13/Y  Uart_ctl_0/BaudCnt_RNO\[3\]/A  Uart_ctl_0/BaudCnt_RNO\[3\]/Y  Uart_ctl_0/BaudCnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[5\]/CLK  Uart_ctl_0/Pr_State\[5\]/Q  Uart_ctl_0/WEn_RNO_4/A  Uart_ctl_0/WEn_RNO_4/Y  Uart_ctl_0/WEn_RNO_0/C  Uart_ctl_0/WEn_RNO_0/Y  Uart_ctl_0/WEn_RNO/A  Uart_ctl_0/WEn_RNO/Y  Uart_ctl_0/WEn/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Answer_ok/CLK  Uart_ctl_0/Answer_ok/Q  Uart_ctl_0/Answer_ok_RNIGA07/A  Uart_ctl_0/Answer_ok_RNIGA07/Y  Uart_ctl_0/PrState_RNO_0\[0\]/A  Uart_ctl_0/PrState_RNO_0\[0\]/Y  Uart_ctl_0/PrState_RNO\[0\]/C  Uart_ctl_0/PrState_RNO\[0\]/Y  Uart_ctl_0/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNO_1\[1\]/B  COREUART_0/CUARTo0ol/CUARToool_RNO_1\[1\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNO_0\[1\]/C  COREUART_0/CUARTo0ol/CUARToool_RNO_0\[1\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNO\[1\]/C  COREUART_0/CUARTo0ol/CUARToool_RNO\[1\]/Y  COREUART_0/CUARTo0ol/CUARToool\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNO_1\[1\]/C  Uart_ctl_0/PrState_RNO_1\[1\]/Y  Uart_ctl_0/PrState_RNO\[1\]/C  Uart_ctl_0/PrState_RNO\[1\]/Y  Uart_ctl_0/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[1\]/CLK  Uart_ctl_0/BaudCnt\[1\]/Q  Uart_ctl_0/un4_baudcnt_1_I_8/A  Uart_ctl_0/un4_baudcnt_1_I_8/Y  Uart_ctl_0/un4_baudcnt_1_I_9/A  Uart_ctl_0/un4_baudcnt_1_I_9/Y  Uart_ctl_0/BaudCnt_RNO\[2\]/A  Uart_ctl_0/BaudCnt_RNO\[2\]/Y  Uart_ctl_0/BaudCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/P_AddrA_sig\[1\]/CLK  Uart_ctl_0/P_AddrA_sig\[1\]/Q  Uart_ctl_0/un1_P_AddrA_sig_I_15/B  Uart_ctl_0/un1_P_AddrA_sig_I_15/Y  Uart_ctl_0/un1_P_AddrA_sig_I_14/B  Uart_ctl_0/un1_P_AddrA_sig_I_14/Y  Uart_ctl_0/P_AddrA_sig_RNO\[2\]/A  Uart_ctl_0/P_AddrA_sig_RNO\[2\]/Y  Uart_ctl_0/P_AddrA_sig\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTL1II\[1\]/CLK  COREUART_0/CUARTo0ol/CUARTL1II\[1\]/Q  COREUART_0/CUARTo0ol/CUARTL1II_RNIRUT6\[1\]/A  COREUART_0/CUARTo0ol/CUARTL1II_RNIRUT6\[1\]/Y  COREUART_0/CUARTo0ol/CUARTL1II_RNO_0\[3\]/A  COREUART_0/CUARTo0ol/CUARTL1II_RNO_0\[3\]/Y  COREUART_0/CUARTo0ol/CUARTL1II_RNO\[3\]/B  COREUART_0/CUARTo0ol/CUARTL1II_RNO\[3\]/Y  COREUART_0/CUARTo0ol/CUARTL1II\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[0\]/CLK  Uart_ctl_0/BaudCnt\[0\]/Q  Uart_ctl_0/un4_baudcnt_1_I_12/A  Uart_ctl_0/un4_baudcnt_1_I_12/Y  Uart_ctl_0/un4_baudcnt_1_I_13/A  Uart_ctl_0/un4_baudcnt_1_I_13/Y  Uart_ctl_0/BaudCnt_RNO\[3\]/A  Uart_ctl_0/BaudCnt_RNO\[3\]/Y  Uart_ctl_0/BaudCnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Err/CLK  Uart_ctl_0/Err/Q  Uart_ctl_0/Err_RNO_0/C  Uart_ctl_0/Err_RNO_0/Y  Uart_ctl_0/Err_RNO/A  Uart_ctl_0/Err_RNO/Y  Uart_ctl_0/Err/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Tx_cnt\[1\]/CLK  Uart_ctl_0/Tx_cnt\[1\]/Q  Uart_ctl_0/un2_tx_cnt_1_I_12/B  Uart_ctl_0/un2_tx_cnt_1_I_12/Y  Uart_ctl_0/un2_tx_cnt_1_I_13/A  Uart_ctl_0/un2_tx_cnt_1_I_13/Y  Uart_ctl_0/Tx_cnt_RNO\[3\]/A  Uart_ctl_0/Tx_cnt_RNO\[3\]/Y  Uart_ctl_0/Tx_cnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[0\]/CLK  Uart_ctl_0/PrState\[0\]/Q  Uart_ctl_0/PrState_RNIHMQ71\[0\]/A  Uart_ctl_0/PrState_RNIHMQ71\[0\]/Y  Uart_ctl_0/CheckSum\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[5\]/CLK  Uart_ctl_0/OvertimeCnt\[5\]/Q  Uart_ctl_0/OvertimeCnt_RNIMN3A1\[5\]/B  Uart_ctl_0/OvertimeCnt_RNIMN3A1\[5\]/Y  Uart_ctl_0/OvertimeCnt_RNO_0\[6\]/A  Uart_ctl_0/OvertimeCnt_RNO_0\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[6\]/C  Uart_ctl_0/OvertimeCnt_RNO\[6\]/Y  Uart_ctl_0/OvertimeCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/OvertimeCnt_RNO\[0\]/B  Uart_ctl_0/OvertimeCnt_RNO\[0\]/Y  Uart_ctl_0/OvertimeCnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[6\]/CLK  Uart_ctl_0/BaudCnt\[6\]/Q  Uart_ctl_0/un4_baudcnt_1_I_41/A  Uart_ctl_0/un4_baudcnt_1_I_41/Y  Uart_ctl_0/un4_baudcnt_1_I_44/C  Uart_ctl_0/un4_baudcnt_1_I_44/Y  Uart_ctl_0/un4_baudcnt_1_I_45/A  Uart_ctl_0/un4_baudcnt_1_I_45/Y  Uart_ctl_0/BaudCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse_0/CLK  Uart_ctl_0/BaudPulse_0/Q  Uart_ctl_0/OvertimeCnt_RNO\[6\]/B  Uart_ctl_0/OvertimeCnt_RNO\[6\]/Y  Uart_ctl_0/OvertimeCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[3\]/CLK  Uart_ctl_0/Pr_State\[3\]/Q  Uart_ctl_0/Pr_State_RNI32T4\[6\]/B  Uart_ctl_0/Pr_State_RNI32T4\[6\]/Y  Uart_ctl_0/TxData_1_RNO\[1\]/C  Uart_ctl_0/TxData_1_RNO\[1\]/Y  Uart_ctl_0/TxData_1\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARTllo0/CLK  COREUART_0/CUARTIIOL/CUARTllo0/Q  Uart_ctl_0/WEn_RNO_4/B  Uart_ctl_0/WEn_RNO_4/Y  Uart_ctl_0/WEn_RNO_0/C  Uart_ctl_0/WEn_RNO_0/Y  Uart_ctl_0/WEn_RNO/A  Uart_ctl_0/WEn_RNO/Y  Uart_ctl_0/WEn/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[0\]/CLK  Uart_ctl_0/PrState\[0\]/Q  Uart_ctl_0/PrState_RNI02JP\[0\]/C  Uart_ctl_0/PrState_RNI02JP\[0\]/Y  Uart_ctl_0/PrState_RNIKU0T5\[0\]/A  Uart_ctl_0/PrState_RNIKU0T5\[0\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[0\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARToi_RNO\[0\]/B  COREUART_0/CUARTliOL/CUARToi_RNO\[0\]/Y  COREUART_0/CUARTliOL/CUARToi\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[1\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[1\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[2\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[2\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[3\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[3\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[6\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[6\]/Q  Uart_ctl_0/CheckSum_RNO_2\[6\]/B  Uart_ctl_0/CheckSum_RNO_2\[6\]/Y  Uart_ctl_0/CheckSum_RNO\[6\]/C  Uart_ctl_0/CheckSum_RNO\[6\]/Y  Uart_ctl_0/CheckSum\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[1\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[1\]/Q  Uart_ctl_0/CheckSum_RNO_2\[1\]/B  Uart_ctl_0/CheckSum_RNO_2\[1\]/Y  Uart_ctl_0/CheckSum_RNO\[1\]/C  Uart_ctl_0/CheckSum_RNO\[1\]/Y  Uart_ctl_0/CheckSum\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[0\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[0\]/Q  Uart_ctl_0/CheckSum_RNO_2\[0\]/B  Uart_ctl_0/CheckSum_RNO_2\[0\]/Y  Uart_ctl_0/CheckSum_RNO\[0\]/C  Uart_ctl_0/CheckSum_RNO\[0\]/Y  Uart_ctl_0/CheckSum\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[3\]/CLK  Uart_ctl_0/Pr_State\[3\]/Q  Uart_ctl_0/Pr_State_RNI32T4\[6\]/B  Uart_ctl_0/Pr_State_RNI32T4\[6\]/Y  Uart_ctl_0/TxData_18_4__m4_i_0/B  Uart_ctl_0/TxData_18_4__m4_i_0/Y  Uart_ctl_0/TxData_1\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[6\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[6\]/Q  Uart_ctl_0/CheckSum_RNO_1\[6\]/B  Uart_ctl_0/CheckSum_RNO_1\[6\]/Y  Uart_ctl_0/CheckSum_RNO\[6\]/B  Uart_ctl_0/CheckSum_RNO\[6\]/Y  Uart_ctl_0/CheckSum\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[1\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[1\]/Q  Uart_ctl_0/CheckSum_RNO_1\[1\]/B  Uart_ctl_0/CheckSum_RNO_1\[1\]/Y  Uart_ctl_0/CheckSum_RNO\[1\]/B  Uart_ctl_0/CheckSum_RNO\[1\]/Y  Uart_ctl_0/CheckSum\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[0\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[0\]/Q  Uart_ctl_0/CheckSum_RNO_1\[0\]/B  Uart_ctl_0/CheckSum_RNO_1\[0\]/Y  Uart_ctl_0/CheckSum_RNO\[0\]/B  Uart_ctl_0/CheckSum_RNO\[0\]/Y  Uart_ctl_0/CheckSum\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[2\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[2\]/Q  Uart_ctl_0/CheckSum_RNO_2\[2\]/B  Uart_ctl_0/CheckSum_RNO_2\[2\]/Y  Uart_ctl_0/CheckSum_RNO\[2\]/C  Uart_ctl_0/CheckSum_RNO\[2\]/Y  Uart_ctl_0/CheckSum\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[3\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[3\]/Q  Uart_ctl_0/CheckSum_RNO_2\[3\]/B  Uart_ctl_0/CheckSum_RNO_2\[3\]/Y  Uart_ctl_0/CheckSum_RNO\[3\]/C  Uart_ctl_0/CheckSum_RNO\[3\]/Y  Uart_ctl_0/CheckSum\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[4\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[4\]/Q  Uart_ctl_0/CheckSum_RNO_2\[4\]/B  Uart_ctl_0/CheckSum_RNO_2\[4\]/Y  Uart_ctl_0/CheckSum_RNO\[4\]/C  Uart_ctl_0/CheckSum_RNO\[4\]/Y  Uart_ctl_0/CheckSum\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[5\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[5\]/Q  Uart_ctl_0/CheckSum_RNO_2\[5\]/B  Uart_ctl_0/CheckSum_RNO_2\[5\]/Y  Uart_ctl_0/CheckSum_RNO\[5\]/C  Uart_ctl_0/CheckSum_RNO\[5\]/Y  Uart_ctl_0/CheckSum\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[0\]/CLK  Uart_ctl_0/PrState\[0\]/Q  Uart_ctl_0/Err_RNO_1/C  Uart_ctl_0/Err_RNO_1/Y  Uart_ctl_0/Err_RNO/C  Uart_ctl_0/Err_RNO/Y  Uart_ctl_0/Err/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Tx_cnt\[0\]/CLK  Uart_ctl_0/Tx_cnt\[0\]/Q  Uart_ctl_0/un2_tx_cnt_1_I_12/A  Uart_ctl_0/un2_tx_cnt_1_I_12/Y  Uart_ctl_0/un2_tx_cnt_1_I_13/A  Uart_ctl_0/un2_tx_cnt_1_I_13/Y  Uart_ctl_0/Tx_cnt_RNO\[3\]/A  Uart_ctl_0/Tx_cnt_RNO\[3\]/Y  Uart_ctl_0/Tx_cnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[2\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[2\]/Q  Uart_ctl_0/CheckSum_RNO_1\[2\]/B  Uart_ctl_0/CheckSum_RNO_1\[2\]/Y  Uart_ctl_0/CheckSum_RNO\[2\]/B  Uart_ctl_0/CheckSum_RNO\[2\]/Y  Uart_ctl_0/CheckSum\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[3\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[3\]/Q  Uart_ctl_0/CheckSum_RNO_1\[3\]/B  Uart_ctl_0/CheckSum_RNO_1\[3\]/Y  Uart_ctl_0/CheckSum_RNO\[3\]/B  Uart_ctl_0/CheckSum_RNO\[3\]/Y  Uart_ctl_0/CheckSum\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[4\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[4\]/Q  Uart_ctl_0/CheckSum_RNO_1\[4\]/B  Uart_ctl_0/CheckSum_RNO_1\[4\]/Y  Uart_ctl_0/CheckSum_RNO\[4\]/B  Uart_ctl_0/CheckSum_RNO\[4\]/Y  Uart_ctl_0/CheckSum\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[5\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[5\]/Q  Uart_ctl_0/CheckSum_RNO_1\[5\]/B  Uart_ctl_0/CheckSum_RNO_1\[5\]/Y  Uart_ctl_0/CheckSum_RNO\[5\]/B  Uart_ctl_0/CheckSum_RNO\[5\]/Y  Uart_ctl_0/CheckSum\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARToi\[0\]/CLK  COREUART_0/CUARTliOL/CUARToi\[0\]/Q  COREUART_0/CUARTliOL/CUARToi_RNI97P9\[1\]/B  COREUART_0/CUARTliOL/CUARToi_RNI97P9\[1\]/Y  COREUART_0/CUARTliOL/CUARToi_RNO\[3\]/B  COREUART_0/CUARTliOL/CUARToi_RNO\[3\]/Y  COREUART_0/CUARTliOL/CUARToi\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[1\]/CLK  Uart_ctl_0/PrState\[1\]/Q  Uart_ctl_0/PrState_RNO_0\[1\]/B  Uart_ctl_0/PrState_RNO_0\[1\]/Y  Uart_ctl_0/PrState_RNO\[1\]/B  Uart_ctl_0/PrState_RNO\[1\]/Y  Uart_ctl_0/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[3\]/CLK  Uart_ctl_0/BaudCnt\[3\]/Q  Uart_ctl_0/un4_baudcnt_1_I_13/B  Uart_ctl_0/un4_baudcnt_1_I_13/Y  Uart_ctl_0/BaudCnt_RNO\[3\]/A  Uart_ctl_0/BaudCnt_RNO\[3\]/Y  Uart_ctl_0/BaudCnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Err/CLK  Uart_ctl_0/Err/Q  Uart_ctl_0/TxData_18_4__m4_i_0_a4/A  Uart_ctl_0/TxData_18_4__m4_i_0_a4/Y  Uart_ctl_0/TxData_18_4__m4_i_0/C  Uart_ctl_0/TxData_18_4__m4_i_0/Y  Uart_ctl_0/TxData_1\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[7\]/CLK  Uart_ctl_0/OvertimeCnt\[7\]/Q  Uart_ctl_0/OvertimeCnt_RNO_1\[7\]/B  Uart_ctl_0/OvertimeCnt_RNO_1\[7\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[7\]/C  Uart_ctl_0/OvertimeCnt_RNO\[7\]/Y  Uart_ctl_0/OvertimeCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse/CLK  Uart_ctl_0/BaudPulse/Q  Uart_ctl_0/Tx_ten_RNO/B  Uart_ctl_0/Tx_ten_RNO/Y  Uart_ctl_0/Tx_ten/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[7\]/CLK  Uart_ctl_0/OvertimeCnt\[7\]/Q  Uart_ctl_0/OvertimeCnt_RNO_2\[8\]/B  Uart_ctl_0/OvertimeCnt_RNO_2\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[8\]/C  Uart_ctl_0/OvertimeCnt_RNO\[8\]/Y  Uart_ctl_0/OvertimeCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTL1II\[0\]/CLK  COREUART_0/CUARTo0ol/CUARTL1II\[0\]/Q  COREUART_0/CUARTo0ol/CUARTL1II_RNIRUT6\[1\]/B  COREUART_0/CUARTo0ol/CUARTL1II_RNIRUT6\[1\]/Y  COREUART_0/CUARTo0ol/CUARTL1II_RNO\[2\]/B  COREUART_0/CUARTo0ol/CUARTL1II_RNO\[2\]/Y  COREUART_0/CUARTo0ol/CUARTL1II\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[7\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[7\]/Q  Uart_ctl_0/CheckSum_RNO_2\[7\]/B  Uart_ctl_0/CheckSum_RNO_2\[7\]/Y  Uart_ctl_0/CheckSum_RNO\[7\]/C  Uart_ctl_0/CheckSum_RNO\[7\]/Y  Uart_ctl_0/CheckSum\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[5\]/CLK  Uart_ctl_0/ParaCnt\[5\]/Q  Uart_ctl_0/ParaCnt_RNI78CF1\[5\]/A  Uart_ctl_0/ParaCnt_RNI78CF1\[5\]/Y  Uart_ctl_0/ParaCnt_RNO_0\[7\]/B  Uart_ctl_0/ParaCnt_RNO_0\[7\]/Y  Uart_ctl_0/ParaCnt_RNO\[7\]/A  Uart_ctl_0/ParaCnt_RNO\[7\]/Y  Uart_ctl_0/ParaCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[4\]/CLK  Uart_ctl_0/Pr_State\[4\]/Q  Uart_ctl_0/WEn_RNO_1/B  Uart_ctl_0/WEn_RNO_1/Y  Uart_ctl_0/WEn_RNO/B  Uart_ctl_0/WEn_RNO/Y  Uart_ctl_0/WEn/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[7\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[7\]/Q  Uart_ctl_0/CheckSum_RNO_1\[7\]/B  Uart_ctl_0/CheckSum_RNO_1\[7\]/Y  Uart_ctl_0/CheckSum_RNO\[7\]/B  Uart_ctl_0/CheckSum_RNO\[7\]/Y  Uart_ctl_0/CheckSum\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[2\]/CLK  Uart_ctl_0/Wen_cnt\[2\]/Q  Uart_ctl_0/Wen_cnt_RNO_0\[3\]/A  Uart_ctl_0/Wen_cnt_RNO_0\[3\]/Y  Uart_ctl_0/Wen_cnt_RNO\[3\]/A  Uart_ctl_0/Wen_cnt_RNO\[3\]/Y  Uart_ctl_0/Wen_cnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[6\]/CLK  Uart_ctl_0/Pr_State\[6\]/Q  Uart_ctl_0/Pr_State_RNO_0\[5\]/C  Uart_ctl_0/Pr_State_RNO_0\[5\]/Y  Uart_ctl_0/Pr_State_RNO\[5\]/C  Uart_ctl_0/Pr_State_RNO\[5\]/Y  Uart_ctl_0/Pr_State\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTi01/CLK  COREUART_0/CUARTi01/Q  Uart_ctl_0/PrState_RNO_0\[0\]/C  Uart_ctl_0/PrState_RNO_0\[0\]/Y  Uart_ctl_0/PrState_RNO\[0\]/C  Uart_ctl_0/PrState_RNO\[0\]/Y  Uart_ctl_0/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[6\]/CLK  Uart_ctl_0/Pr_State\[6\]/Q  Uart_ctl_0/Pr_State_RNI32T4\[6\]/A  Uart_ctl_0/Pr_State_RNI32T4\[6\]/Y  Uart_ctl_0/TxData_1_RNO\[1\]/C  Uart_ctl_0/TxData_1_RNO\[1\]/Y  Uart_ctl_0/TxData_1\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[6\]/CLK  Uart_ctl_0/Pr_State\[6\]/Q  Uart_ctl_0/Pr_State_RNO_0\[6\]/C  Uart_ctl_0/Pr_State_RNO_0\[6\]/Y  Uart_ctl_0/Pr_State_RNO\[6\]/C  Uart_ctl_0/Pr_State_RNO\[6\]/Y  Uart_ctl_0/Pr_State\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Err/CLK  Uart_ctl_0/Err/Q  Uart_ctl_0/TxData_18_7__m3_i_0_a4_0/B  Uart_ctl_0/TxData_18_7__m3_i_0_a4_0/Y  Uart_ctl_0/TxData_18_7__m3_i_0/B  Uart_ctl_0/TxData_18_7__m3_i_0/Y  Uart_ctl_0/TxData_1\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[4\]/CLK  Uart_ctl_0/BaudCnt\[4\]/Q  Uart_ctl_0/un4_baudcnt_1_I_20/B  Uart_ctl_0/un4_baudcnt_1_I_20/Y  Uart_ctl_0/BaudCnt_RNO\[4\]/A  Uart_ctl_0/BaudCnt_RNO\[4\]/Y  Uart_ctl_0/BaudCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[8\]/CLK  Uart_ctl_0/BaudCnt\[8\]/Q  Uart_ctl_0/un4_baudcnt_1_I_51/A  Uart_ctl_0/un4_baudcnt_1_I_51/Y  Uart_ctl_0/un4_baudcnt_1_I_52/A  Uart_ctl_0/un4_baudcnt_1_I_52/Y  Uart_ctl_0/BaudCnt_RNO\[9\]/A  Uart_ctl_0/BaudCnt_RNO\[9\]/Y  Uart_ctl_0/BaudCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Err/CLK  Uart_ctl_0/Err/Q  Uart_ctl_0/Err_RNO_1/B  Uart_ctl_0/Err_RNO_1/Y  Uart_ctl_0/Err_RNO/C  Uart_ctl_0/Err_RNO/Y  Uart_ctl_0/Err/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[5\]/CLK  Uart_ctl_0/Pr_State\[5\]/Q  Uart_ctl_0/TxData_1_RNO_0\[0\]/B  Uart_ctl_0/TxData_1_RNO_0\[0\]/Y  Uart_ctl_0/TxData_1_RNO\[0\]/A  Uart_ctl_0/TxData_1_RNO\[0\]/Y  Uart_ctl_0/TxData_1\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTo0ol/CUARTi1ii_RNO/B  COREUART_0/CUARTo0ol/CUARTi1ii_RNO/Y  COREUART_0/CUARTo0ol/CUARTi1ii/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARToio0\[0\]/CLK  COREUART_0/CUARTIIOL/CUARToio0\[0\]/Q  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_1/A  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_1/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/A  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/Y  COREUART_0/CUARTIIOL/CUARTl0o0/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[0\]/CLK  Uart_ctl_0/PrState\[0\]/Q  Uart_ctl_0/Rdy2_RNO_1/A  Uart_ctl_0/Rdy2_RNO_1/Y  Uart_ctl_0/Rdy2_RNO/C  Uart_ctl_0/Rdy2_RNO/Y  Uart_ctl_0/Rdy2/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[0\]/CLK  Uart_ctl_0/PrState\[0\]/Q  Uart_ctl_0/Rdy1_RNO_1/A  Uart_ctl_0/Rdy1_RNO_1/Y  Uart_ctl_0/Rdy1_RNO/C  Uart_ctl_0/Rdy1_RNO/Y  Uart_ctl_0/Rdy1/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTo0ii\[1\]/CLK  COREUART_0/CUARTo0ol/CUARTo0ii\[1\]/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNO_0\[2\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNO_0\[2\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[2\]/C  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[2\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[1\]/CLK  Uart_ctl_0/PrState\[1\]/Q  Uart_ctl_0/PrState_RNO_1\[1\]/A  Uart_ctl_0/PrState_RNO_1\[1\]/Y  Uart_ctl_0/PrState_RNO\[1\]/C  Uart_ctl_0/PrState_RNO\[1\]/Y  Uart_ctl_0/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARTolo0\[2\]/CLK  COREUART_0/CUARTIIOL/CUARTolo0\[2\]/Q  COREUART_0/CUARTIIOL/CUARTolo0_RNINK89\[3\]/B  COREUART_0/CUARTIIOL/CUARTolo0_RNINK89\[3\]/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[5\]/A  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[5\]/Y  COREUART_0/CUARTIIOL/CUARTolo0\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARTolo0\[2\]/CLK  COREUART_0/CUARTIIOL/CUARTolo0\[2\]/Q  COREUART_0/CUARTIIOL/CUARTolo0_RNINK89\[3\]/B  COREUART_0/CUARTIIOL/CUARTolo0_RNINK89\[3\]/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/C  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/Y  COREUART_0/CUARTIIOL/CUARTl0o0/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTo0ii\[1\]/CLK  COREUART_0/CUARTo0ol/CUARTo0ii\[1\]/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNO_0\[1\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNO_0\[1\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[1\]/C  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[1\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[6\]/CLK  Uart_ctl_0/Pr_State\[6\]/Q  Uart_ctl_0/TxData_1_RNO_0\[0\]/C  Uart_ctl_0/TxData_1_RNO_0\[0\]/Y  Uart_ctl_0/TxData_1_RNO\[0\]/A  Uart_ctl_0/TxData_1_RNO\[0\]/Y  Uart_ctl_0/TxData_1\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[2\]/CLK  Uart_ctl_0/BaudCnt\[2\]/Q  Uart_ctl_0/un4_baudcnt_1_I_9/B  Uart_ctl_0/un4_baudcnt_1_I_9/Y  Uart_ctl_0/BaudCnt_RNO\[2\]/A  Uart_ctl_0/BaudCnt_RNO\[2\]/Y  Uart_ctl_0/BaudCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[5\]/CLK  Uart_ctl_0/BaudCnt\[5\]/Q  Uart_ctl_0/un4_baudcnt_1_I_24/B  Uart_ctl_0/un4_baudcnt_1_I_24/Y  Uart_ctl_0/BaudCnt_RNO\[5\]/A  Uart_ctl_0/BaudCnt_RNO\[5\]/Y  Uart_ctl_0/BaudCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Tx_cnt\[1\]/CLK  Uart_ctl_0/Tx_cnt\[1\]/Q  Uart_ctl_0/un2_tx_cnt_1_I_5/B  Uart_ctl_0/un2_tx_cnt_1_I_5/Y  Uart_ctl_0/Tx_cnt_RNO\[1\]/A  Uart_ctl_0/Tx_cnt_RNO\[1\]/Y  Uart_ctl_0/Tx_cnt\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[6\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[6\]/Q  Uart_ctl_0/CheckSum_RNO_0\[6\]/A  Uart_ctl_0/CheckSum_RNO_0\[6\]/Y  Uart_ctl_0/CheckSum_RNO\[6\]/A  Uart_ctl_0/CheckSum_RNO\[6\]/Y  Uart_ctl_0/CheckSum\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[1\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[1\]/Q  Uart_ctl_0/CheckSum_RNO_0\[1\]/A  Uart_ctl_0/CheckSum_RNO_0\[1\]/Y  Uart_ctl_0/CheckSum_RNO\[1\]/A  Uart_ctl_0/CheckSum_RNO\[1\]/Y  Uart_ctl_0/CheckSum\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[0\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[0\]/Q  Uart_ctl_0/CheckSum_RNO_0\[0\]/A  Uart_ctl_0/CheckSum_RNO_0\[0\]/Y  Uart_ctl_0/CheckSum_RNO\[0\]/A  Uart_ctl_0/CheckSum_RNO\[0\]/Y  Uart_ctl_0/CheckSum\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Tx_cnt\[2\]/CLK  Uart_ctl_0/Tx_cnt\[2\]/Q  Uart_ctl_0/un2_tx_cnt_1_I_12/C  Uart_ctl_0/un2_tx_cnt_1_I_12/Y  Uart_ctl_0/un2_tx_cnt_1_I_13/A  Uart_ctl_0/un2_tx_cnt_1_I_13/Y  Uart_ctl_0/Tx_cnt_RNO\[3\]/A  Uart_ctl_0/Tx_cnt_RNO\[3\]/Y  Uart_ctl_0/Tx_cnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Err/CLK  Uart_ctl_0/Err/Q  Uart_ctl_0/TxData_18_7__m3_i_0_a4/C  Uart_ctl_0/TxData_18_7__m3_i_0_a4/Y  Uart_ctl_0/TxData_18_7__m3_i_0/A  Uart_ctl_0/TxData_18_7__m3_i_0/Y  Uart_ctl_0/TxData_1\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[2\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[2\]/Q  Uart_ctl_0/CheckSum_RNO_0\[2\]/A  Uart_ctl_0/CheckSum_RNO_0\[2\]/Y  Uart_ctl_0/CheckSum_RNO\[2\]/A  Uart_ctl_0/CheckSum_RNO\[2\]/Y  Uart_ctl_0/CheckSum\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[3\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[3\]/Q  Uart_ctl_0/CheckSum_RNO_0\[3\]/A  Uart_ctl_0/CheckSum_RNO_0\[3\]/Y  Uart_ctl_0/CheckSum_RNO\[3\]/A  Uart_ctl_0/CheckSum_RNO\[3\]/Y  Uart_ctl_0/CheckSum\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[4\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[4\]/Q  Uart_ctl_0/CheckSum_RNO_0\[4\]/A  Uart_ctl_0/CheckSum_RNO_0\[4\]/Y  Uart_ctl_0/CheckSum_RNO\[4\]/A  Uart_ctl_0/CheckSum_RNO\[4\]/Y  Uart_ctl_0/CheckSum\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[5\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[5\]/Q  Uart_ctl_0/CheckSum_RNO_0\[5\]/A  Uart_ctl_0/CheckSum_RNO_0\[5\]/Y  Uart_ctl_0/CheckSum_RNO\[5\]/A  Uart_ctl_0/CheckSum_RNO\[5\]/Y  Uart_ctl_0/CheckSum\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[6\]/CLK  Uart_ctl_0/Pr_State\[6\]/Q  Uart_ctl_0/Pr_State_RNIIQBB\[6\]/C  Uart_ctl_0/Pr_State_RNIIQBB\[6\]/Y  Uart_ctl_0/Wen_cnt\[3\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARToio0\[2\]/CLK  COREUART_0/CUARTIIOL/CUARToio0\[2\]/Q  COREUART_0/CUARTIIOL/CUARToio0_RNO_0\[2\]/C  COREUART_0/CUARTIIOL/CUARToio0_RNO_0\[2\]/Y  COREUART_0/CUARTIIOL/CUARToio0_RNO\[2\]/A  COREUART_0/CUARTIIOL/CUARToio0_RNO\[2\]/Y  COREUART_0/CUARTIIOL/CUARToio0\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[2\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[2\]/Y  COREUART_0/CUARTliOL/CUARTol\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[8\]/CLK  Uart_ctl_0/OvertimeCnt\[8\]/Q  Uart_ctl_0/OvertimeCnt_RNO_1\[8\]/A  Uart_ctl_0/OvertimeCnt_RNO_1\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[8\]/B  Uart_ctl_0/OvertimeCnt_RNO\[8\]/Y  Uart_ctl_0/OvertimeCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Tx_ten/CLK  Uart_ctl_0/Tx_ten/Q  Uart_ctl_0/Tx_ten_RNI7AT5/A  Uart_ctl_0/Tx_ten_RNI7AT5/Y  Uart_ctl_0/Pr_State_RNO\[0\]/S  Uart_ctl_0/Pr_State_RNO\[0\]/Y  Uart_ctl_0/Pr_State\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[7\]/CLK  Uart_ctl_0/OvertimeCnt\[7\]/Q  Uart_ctl_0/OvertimeCnt_RNO_0\[8\]/A  Uart_ctl_0/OvertimeCnt_RNO_0\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[8\]/A  Uart_ctl_0/OvertimeCnt_RNO\[8\]/Y  Uart_ctl_0/OvertimeCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARToi\[0\]/CLK  COREUART_0/CUARTliOL/CUARToi\[0\]/Q  COREUART_0/CUARTliOL/CUARToi_RNI97P9\[1\]/B  COREUART_0/CUARTliOL/CUARToi_RNI97P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTIL_RNO/B  COREUART_0/CUARTliOL/CUARTIL_RNO/Y  COREUART_0/CUARTliOL/CUARTIL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[3\]/CLK  Uart_ctl_0/ParaCnt\[3\]/Q  Uart_ctl_0/ParaCnt_RNO_0\[4\]/A  Uart_ctl_0/ParaCnt_RNO_0\[4\]/Y  Uart_ctl_0/ParaCnt_RNO\[4\]/B  Uart_ctl_0/ParaCnt_RNO\[4\]/Y  Uart_ctl_0/ParaCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[7\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[7\]/Q  Uart_ctl_0/CheckSum_RNO_0\[7\]/A  Uart_ctl_0/CheckSum_RNO_0\[7\]/Y  Uart_ctl_0/CheckSum_RNO\[7\]/A  Uart_ctl_0/CheckSum_RNO\[7\]/Y  Uart_ctl_0/CheckSum\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Err/CLK  Uart_ctl_0/Err/Q  Uart_ctl_0/TxData_1_RNO_0\[1\]/B  Uart_ctl_0/TxData_1_RNO_0\[1\]/Y  Uart_ctl_0/TxData_1_RNO\[1\]/A  Uart_ctl_0/TxData_1_RNO\[1\]/Y  Uart_ctl_0/TxData_1\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[5\]/CLK  Uart_ctl_0/Pr_State\[5\]/Q  Uart_ctl_0/Pr_State_RNIIQBB\[6\]/B  Uart_ctl_0/Pr_State_RNIIQBB\[6\]/Y  Uart_ctl_0/Wen_cnt\[3\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[7\]/CLK  Uart_ctl_0/OvertimeCnt\[7\]/Q  Uart_ctl_0/OvertimeCnt_RNO_0\[7\]/C  Uart_ctl_0/OvertimeCnt_RNO_0\[7\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[7\]/B  Uart_ctl_0/OvertimeCnt_RNO\[7\]/Y  Uart_ctl_0/OvertimeCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARTolo0\[2\]/CLK  COREUART_0/CUARTIIOL/CUARTolo0\[2\]/Q  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_1/C  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_1/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/A  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/Y  COREUART_0/CUARTIIOL/CUARTl0o0/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNO_0\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNO_0\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNO\[0\]/A  COREUART_0/CUARTo0ol/CUARToool_RNO\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Err/CLK  Uart_ctl_0/Err/Q  Uart_ctl_0/TxData_1_RNO_0\[0\]/A  Uart_ctl_0/TxData_1_RNO_0\[0\]/Y  Uart_ctl_0/TxData_1_RNO\[0\]/A  Uart_ctl_0/TxData_1_RNO\[0\]/Y  Uart_ctl_0/TxData_1\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARTolo0\[2\]/CLK  COREUART_0/CUARTIIOL/CUARTolo0\[2\]/Q  COREUART_0/CUARTIIOL/CUARTolo0_RNO_0\[0\]/A  COREUART_0/CUARTIIOL/CUARTolo0_RNO_0\[0\]/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[0\]/C  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[0\]/Y  COREUART_0/CUARTIIOL/CUARTolo0\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTi1ii/CLK  COREUART_0/CUARTo0ol/CUARTi1ii/Q  COREUART_0/CUARTo0ol/CUARTi1ii_RNIJEIM/C  COREUART_0/CUARTo0ol/CUARTi1ii_RNIJEIM/Y  COREUART_0/CUARTo0ol/CUARTOO1I\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARToi\[0\]/CLK  COREUART_0/CUARTliOL/CUARToi\[0\]/Q  COREUART_0/CUARTliOL/CUARToi_RNI97P9\[1\]/B  COREUART_0/CUARTliOL/CUARToi_RNI97P9\[1\]/Y  COREUART_0/CUARTliOL/CUARToi_RNO\[2\]/A  COREUART_0/CUARTliOL/CUARToi_RNO\[2\]/Y  COREUART_0/CUARTliOL/CUARToi\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARTllo0/CLK  COREUART_0/CUARTIIOL/CUARTllo0/Q  COREUART_0/CUARTIIOL/CUARTolo0_RNO_0\[5\]/A  COREUART_0/CUARTIIOL/CUARTolo0_RNO_0\[5\]/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[5\]/B  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[5\]/Y  COREUART_0/CUARTIIOL/CUARTolo0\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTL1II\[2\]/CLK  COREUART_0/CUARTo0ol/CUARTL1II\[2\]/Q  COREUART_0/CUARTo0ol/CUARTL1II_RNO_0\[3\]/B  COREUART_0/CUARTo0ol/CUARTL1II_RNO_0\[3\]/Y  COREUART_0/CUARTo0ol/CUARTL1II_RNO\[3\]/B  COREUART_0/CUARTo0ol/CUARTL1II_RNO\[3\]/Y  COREUART_0/CUARTo0ol/CUARTL1II\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARToio0\[1\]/CLK  COREUART_0/CUARTIIOL/CUARToio0\[1\]/Q  COREUART_0/CUARTIIOL/CUARToio0_RNO_0\[2\]/B  COREUART_0/CUARTIIOL/CUARToio0_RNO_0\[2\]/Y  COREUART_0/CUARTIIOL/CUARToio0_RNO\[2\]/A  COREUART_0/CUARTIIOL/CUARToio0_RNO\[2\]/Y  COREUART_0/CUARTIIOL/CUARToio0\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[5\]/CLK  Uart_ctl_0/Pr_State\[5\]/Q  Uart_ctl_0/TxData_1_RNO_0\[1\]/A  Uart_ctl_0/TxData_1_RNO_0\[1\]/Y  Uart_ctl_0/TxData_1_RNO\[1\]/A  Uart_ctl_0/TxData_1_RNO\[1\]/Y  Uart_ctl_0/TxData_1\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[0\]/CLK  Uart_ctl_0/ParaCnt\[0\]/Q  Uart_ctl_0/ParaCnt_RNI9DPF\[1\]/B  Uart_ctl_0/ParaCnt_RNI9DPF\[1\]/Y  Uart_ctl_0/ParaCnt_RNO\[2\]/A  Uart_ctl_0/ParaCnt_RNO\[2\]/Y  Uart_ctl_0/ParaCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARToi\[1\]/CLK  COREUART_0/CUARTliOL/CUARToi\[1\]/Q  COREUART_0/CUARTliOL/CUARToi_RNI97P9\[1\]/A  COREUART_0/CUARTliOL/CUARToi_RNI97P9\[1\]/Y  COREUART_0/CUARTliOL/CUARToi_RNO\[3\]/B  COREUART_0/CUARTliOL/CUARToi_RNO\[3\]/Y  COREUART_0/CUARTliOL/CUARToi\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTi01/CLK  COREUART_0/CUARTi01/Q  Uart_ctl_0/PrState_RNO\[1\]/A  Uart_ctl_0/PrState_RNO\[1\]/Y  Uart_ctl_0/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[6\]/CLK  COREUART_0/CUARTliOL/CUARTol\[6\]/Q  COREUART_0/CUARTliOL/CUARTol_RNO_0\[7\]/A  COREUART_0/CUARTliOL/CUARTol_RNO_0\[7\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[7\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[7\]/Y  COREUART_0/CUARTliOL/CUARTol\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[11\]/CLK  COREUART_0/CUARTliOL/CUARTol\[11\]/Q  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/A  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/Y  COREUART_0/CUARTliOL/CUARTol\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[0\]/CLK  Uart_ctl_0/PrState\[0\]/Q  Uart_ctl_0/PrState_RNO\[0\]/B  Uart_ctl_0/PrState_RNO\[0\]/Y  Uart_ctl_0/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[5\]/CLK  Uart_ctl_0/BaudCnt\[5\]/Q  Uart_ctl_0/un4_baudcnt_1_I_30/C  Uart_ctl_0/un4_baudcnt_1_I_30/Y  Uart_ctl_0/un4_baudcnt_1_I_31/A  Uart_ctl_0/un4_baudcnt_1_I_31/Y  Uart_ctl_0/BaudCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARTolo0\[3\]/CLK  COREUART_0/CUARTIIOL/CUARTolo0\[3\]/Q  COREUART_0/CUARTIIOL/CUARTolo0_RNO_0\[2\]/C  COREUART_0/CUARTIIOL/CUARTolo0_RNO_0\[2\]/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[2\]/C  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[2\]/Y  COREUART_0/CUARTIIOL/CUARTolo0\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Err/CLK  Uart_ctl_0/Err/Q  Uart_ctl_0/TxData_18_4__m4_i_0_a4_0/C  Uart_ctl_0/TxData_18_4__m4_i_0_a4_0/Y  Uart_ctl_0/TxData_18_4__m4_i_0/A  Uart_ctl_0/TxData_18_4__m4_i_0/Y  Uart_ctl_0/TxData_1\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARTolo0\[3\]/CLK  COREUART_0/CUARTIIOL/CUARTolo0\[3\]/Q  COREUART_0/CUARTIIOL/CUARTolo0_RNINK89\[3\]/A  COREUART_0/CUARTIIOL/CUARTolo0_RNINK89\[3\]/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[5\]/A  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[5\]/Y  COREUART_0/CUARTIIOL/CUARTolo0\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/P_AddrA_sig\[0\]/CLK  Uart_ctl_0/P_AddrA_sig\[0\]/Q  Uart_ctl_0/un1_P_AddrA_sig_I_9/B  Uart_ctl_0/un1_P_AddrA_sig_I_9/Y  Uart_ctl_0/P_AddrA_sig_RNO\[0\]/B  Uart_ctl_0/P_AddrA_sig_RNO\[0\]/Y  Uart_ctl_0/P_AddrA_sig\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[5\]/CLK  Uart_ctl_0/PrState\[5\]/Q  Uart_ctl_0/Answer_start_RNO/A  Uart_ctl_0/Answer_start_RNO/Y  Uart_ctl_0/Answer_start/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[0\]/CLK  Uart_ctl_0/OvertimeCnt\[0\]/Q  Uart_ctl_0/OvertimeCnt_RNO_0\[1\]/A  Uart_ctl_0/OvertimeCnt_RNO_0\[1\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[1\]/A  Uart_ctl_0/OvertimeCnt_RNO\[1\]/Y  Uart_ctl_0/OvertimeCnt\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Tx_cnt\[0\]/CLK  Uart_ctl_0/Tx_cnt\[0\]/Q  Uart_ctl_0/un2_tx_cnt_1_I_8/B  Uart_ctl_0/un2_tx_cnt_1_I_8/Y  Uart_ctl_0/un2_tx_cnt_1_I_9/A  Uart_ctl_0/un2_tx_cnt_1_I_9/Y  Uart_ctl_0/Tx_cnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[4\]/CLK  Uart_ctl_0/PrState\[4\]/Q  Uart_ctl_0/PrState_RNO\[4\]/B  Uart_ctl_0/PrState_RNO\[4\]/Y  Uart_ctl_0/PrState\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARToio0\[0\]/CLK  COREUART_0/CUARTIIOL/CUARToio0\[0\]/Q  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_2/A  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_2/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/B  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/Y  COREUART_0/CUARTIIOL/CUARTl0o0/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[9\]/CLK  Uart_ctl_0/OvertimeCnt\[9\]/Q  Uart_ctl_0/OvertimeCnt_RNO_0\[9\]/B  Uart_ctl_0/OvertimeCnt_RNO_0\[9\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[9\]/A  Uart_ctl_0/OvertimeCnt_RNO\[9\]/Y  Uart_ctl_0/OvertimeCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Tx_cnt\[1\]/CLK  Uart_ctl_0/Tx_cnt\[1\]/Q  Uart_ctl_0/un2_tx_cnt_1_I_8/A  Uart_ctl_0/un2_tx_cnt_1_I_8/Y  Uart_ctl_0/un2_tx_cnt_1_I_9/A  Uart_ctl_0/un2_tx_cnt_1_I_9/Y  Uart_ctl_0/Tx_cnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[5\]/CLK  Uart_ctl_0/PrState\[5\]/Q  Uart_ctl_0/ParaLen_RNO\[0\]/B  Uart_ctl_0/ParaLen_RNO\[0\]/Y  Uart_ctl_0/ParaLen\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[5\]/CLK  Uart_ctl_0/PrState\[5\]/Q  Uart_ctl_0/ParaLen_RNO\[1\]/B  Uart_ctl_0/ParaLen_RNO\[1\]/Y  Uart_ctl_0/ParaLen\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[5\]/CLK  Uart_ctl_0/PrState\[5\]/Q  Uart_ctl_0/ParaLen_RNO\[2\]/B  Uart_ctl_0/ParaLen_RNO\[2\]/Y  Uart_ctl_0/ParaLen\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[5\]/CLK  Uart_ctl_0/PrState\[5\]/Q  Uart_ctl_0/ParaLen_RNO\[3\]/B  Uart_ctl_0/ParaLen_RNO\[3\]/Y  Uart_ctl_0/ParaLen\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[5\]/CLK  Uart_ctl_0/PrState\[5\]/Q  Uart_ctl_0/ParaLen_RNO\[4\]/B  Uart_ctl_0/ParaLen_RNO\[4\]/Y  Uart_ctl_0/ParaLen\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[5\]/CLK  Uart_ctl_0/PrState\[5\]/Q  Uart_ctl_0/ParaLen_RNO\[5\]/B  Uart_ctl_0/ParaLen_RNO\[5\]/Y  Uart_ctl_0/ParaLen\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[5\]/CLK  Uart_ctl_0/PrState\[5\]/Q  Uart_ctl_0/ParaLen_RNO\[6\]/B  Uart_ctl_0/ParaLen_RNO\[6\]/Y  Uart_ctl_0/ParaLen\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[5\]/CLK  Uart_ctl_0/PrState\[5\]/Q  Uart_ctl_0/ParaLen_RNO\[7\]/B  Uart_ctl_0/ParaLen_RNO\[7\]/Y  Uart_ctl_0/ParaLen\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[6\]/CLK  Uart_ctl_0/BaudCnt\[6\]/Q  Uart_ctl_0/un4_baudcnt_1_I_37/C  Uart_ctl_0/un4_baudcnt_1_I_37/Y  Uart_ctl_0/un4_baudcnt_1_I_38/A  Uart_ctl_0/un4_baudcnt_1_I_38/Y  Uart_ctl_0/BaudCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARToio0\[3\]/CLK  COREUART_0/CUARTIIOL/CUARToio0\[3\]/Q  COREUART_0/CUARTIIOL/CUARTolo0_RNO_0\[0\]/B  COREUART_0/CUARTIIOL/CUARTolo0_RNO_0\[0\]/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[0\]/C  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[0\]/Y  COREUART_0/CUARTIIOL/CUARTolo0\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[9\]/CLK  Uart_ctl_0/OvertimeCnt\[9\]/Q  Uart_ctl_0/OvertimeCnt_RNO_1\[9\]/A  Uart_ctl_0/OvertimeCnt_RNO_1\[9\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[9\]/B  Uart_ctl_0/OvertimeCnt_RNO\[9\]/Y  Uart_ctl_0/OvertimeCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Tx_cnt\[0\]/CLK  Uart_ctl_0/Tx_cnt\[0\]/Q  Uart_ctl_0/un2_tx_cnt_1_I_5/A  Uart_ctl_0/un2_tx_cnt_1_I_5/Y  Uart_ctl_0/Tx_cnt_RNO\[1\]/A  Uart_ctl_0/Tx_cnt_RNO\[1\]/Y  Uart_ctl_0/Tx_cnt\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Answer_start/CLK  Uart_ctl_0/Answer_start/Q  Uart_ctl_0/Pr_State_RNO_0\[5\]/B  Uart_ctl_0/Pr_State_RNO_0\[5\]/Y  Uart_ctl_0/Pr_State_RNO\[5\]/C  Uart_ctl_0/Pr_State_RNO\[5\]/Y  Uart_ctl_0/Pr_State\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[0\]/CLK  Uart_ctl_0/Wen_cnt\[0\]/Q  Uart_ctl_0/Wen_cnt_RNO\[1\]/A  Uart_ctl_0/Wen_cnt_RNO\[1\]/Y  Uart_ctl_0/Wen_cnt\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[5\]/CLK  Uart_ctl_0/OvertimeCnt\[5\]/Q  Uart_ctl_0/OvertimeCnt_RNO_0\[5\]/C  Uart_ctl_0/OvertimeCnt_RNO_0\[5\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[5\]/B  Uart_ctl_0/OvertimeCnt_RNO\[5\]/Y  Uart_ctl_0/OvertimeCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[4\]/CLK  Uart_ctl_0/PrState\[4\]/Q  Uart_ctl_0/P_AddrA_RNO\[0\]/B  Uart_ctl_0/P_AddrA_RNO\[0\]/Y  Uart_ctl_0/P_AddrA\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[4\]/CLK  Uart_ctl_0/PrState\[4\]/Q  Uart_ctl_0/P_AddrA_RNO\[1\]/B  Uart_ctl_0/P_AddrA_RNO\[1\]/Y  Uart_ctl_0/P_AddrA\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[4\]/CLK  Uart_ctl_0/PrState\[4\]/Q  Uart_ctl_0/P_AddrA_RNO\[2\]/B  Uart_ctl_0/P_AddrA_RNO\[2\]/Y  Uart_ctl_0/P_AddrA\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTi01/CLK  COREUART_0/CUARTi01/Q  Uart_ctl_0/P_WEA_RNO/B  Uart_ctl_0/P_WEA_RNO/Y  Uart_ctl_0/P_WEA/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[4\]/CLK  Uart_ctl_0/Pr_State\[4\]/Q  Uart_ctl_0/TxData_18_7__m3_i_0/C  Uart_ctl_0/TxData_18_7__m3_i_0/Y  Uart_ctl_0/TxData_1\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[4\]/CLK  Uart_ctl_0/Pr_State\[4\]/Q  Uart_ctl_0/TxData_1_RNO\[1\]/B  Uart_ctl_0/TxData_1_RNO\[1\]/Y  Uart_ctl_0/TxData_1\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[6\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[6\]/Q  Uart_ctl_0/ParaLen_RNO\[6\]/A  Uart_ctl_0/ParaLen_RNO\[6\]/Y  Uart_ctl_0/ParaLen\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[1\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[1\]/Q  Uart_ctl_0/ParaLen_RNO\[1\]/A  Uart_ctl_0/ParaLen_RNO\[1\]/Y  Uart_ctl_0/ParaLen\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[0\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[0\]/Q  Uart_ctl_0/ParaLen_RNO\[0\]/A  Uart_ctl_0/ParaLen_RNO\[0\]/Y  Uart_ctl_0/ParaLen\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OEn/CLK  Uart_ctl_0/OEn/Q  Uart_ctl_0/OEn_RNO_0/A  Uart_ctl_0/OEn_RNO_0/Y  Uart_ctl_0/OEn_RNO/B  Uart_ctl_0/OEn_RNO/Y  Uart_ctl_0/OEn/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[4\]/CLK  Uart_ctl_0/Pr_State\[4\]/Q  Uart_ctl_0/TxData_1_RNO\[0\]/B  Uart_ctl_0/TxData_1_RNO\[0\]/Y  Uart_ctl_0/TxData_1\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[2\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[2\]/Q  Uart_ctl_0/ParaLen_RNO\[2\]/A  Uart_ctl_0/ParaLen_RNO\[2\]/Y  Uart_ctl_0/ParaLen\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[3\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[3\]/Q  Uart_ctl_0/ParaLen_RNO\[3\]/A  Uart_ctl_0/ParaLen_RNO\[3\]/Y  Uart_ctl_0/ParaLen\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[4\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[4\]/Q  Uart_ctl_0/ParaLen_RNO\[4\]/A  Uart_ctl_0/ParaLen_RNO\[4\]/Y  Uart_ctl_0/ParaLen\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[5\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[5\]/Q  Uart_ctl_0/ParaLen_RNO\[5\]/A  Uart_ctl_0/ParaLen_RNO\[5\]/Y  Uart_ctl_0/ParaLen\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[0\]/CLK  Uart_ctl_0/Pr_State\[0\]/Q  Uart_ctl_0/Wen_cnt_RNO\[0\]/B  Uart_ctl_0/Wen_cnt_RNO\[0\]/Y  Uart_ctl_0/Wen_cnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[0\]/CLK  Uart_ctl_0/Pr_State\[0\]/Q  Uart_ctl_0/Pr_State_RNO\[6\]/B  Uart_ctl_0/Pr_State_RNO\[6\]/Y  Uart_ctl_0/Pr_State\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[0\]/CLK  Uart_ctl_0/PrState\[0\]/Q  Uart_ctl_0/Answer_start_RNO/C  Uart_ctl_0/Answer_start_RNO/Y  Uart_ctl_0/Answer_start/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Answer_start/CLK  Uart_ctl_0/Answer_start/Q  Uart_ctl_0/Pr_State_RNO_0\[6\]/A  Uart_ctl_0/Pr_State_RNO_0\[6\]/Y  Uart_ctl_0/Pr_State_RNO\[6\]/C  Uart_ctl_0/Pr_State_RNO\[6\]/Y  Uart_ctl_0/Pr_State\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[4\]/CLK  Uart_ctl_0/Pr_State\[4\]/Q  Uart_ctl_0/Pr_State_RNO\[3\]/A  Uart_ctl_0/Pr_State_RNO\[3\]/Y  Uart_ctl_0/Pr_State\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[4\]/CLK  Uart_ctl_0/Pr_State\[4\]/Q  Uart_ctl_0/Pr_State_RNO\[4\]/B  Uart_ctl_0/Pr_State_RNO\[4\]/Y  Uart_ctl_0/Pr_State\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[0\]/CLK  Uart_ctl_0/Pr_State\[0\]/Q  Uart_ctl_0/Pr_State_RNO\[0\]/B  Uart_ctl_0/Pr_State_RNO\[0\]/Y  Uart_ctl_0/Pr_State\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[3\]/CLK  Uart_ctl_0/Pr_State\[3\]/Q  Uart_ctl_0/TxData_1_RNO\[0\]/C  Uart_ctl_0/TxData_1_RNO\[0\]/Y  Uart_ctl_0/TxData_1\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[0\]/CLK  Uart_ctl_0/Pr_State\[0\]/Q  Uart_ctl_0/Answer_ok_RNO/C  Uart_ctl_0/Answer_ok_RNO/Y  Uart_ctl_0/Answer_ok/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTi01/CLK  COREUART_0/CUARTi01/Q  Uart_ctl_0/OEn_RNO/C  Uart_ctl_0/OEn_RNO/Y  Uart_ctl_0/OEn/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CheckSum\[3\]/CLK  Uart_ctl_0/CheckSum\[3\]/Q  Uart_ctl_0/CheckSum_RNO_0\[3\]/B  Uart_ctl_0/CheckSum_RNO_0\[3\]/Y  Uart_ctl_0/CheckSum_RNO\[3\]/A  Uart_ctl_0/CheckSum_RNO\[3\]/Y  Uart_ctl_0/CheckSum\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CheckSum\[7\]/CLK  Uart_ctl_0/CheckSum\[7\]/Q  Uart_ctl_0/CheckSum_RNO_0\[7\]/B  Uart_ctl_0/CheckSum_RNO_0\[7\]/Y  Uart_ctl_0/CheckSum_RNO\[7\]/A  Uart_ctl_0/CheckSum_RNO\[7\]/Y  Uart_ctl_0/CheckSum\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CheckSum\[2\]/CLK  Uart_ctl_0/CheckSum\[2\]/Q  Uart_ctl_0/CheckSum_RNO_0\[2\]/B  Uart_ctl_0/CheckSum_RNO_0\[2\]/Y  Uart_ctl_0/CheckSum_RNO\[2\]/A  Uart_ctl_0/CheckSum_RNO\[2\]/Y  Uart_ctl_0/CheckSum\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CheckSum\[6\]/CLK  Uart_ctl_0/CheckSum\[6\]/Q  Uart_ctl_0/CheckSum_RNO_0\[6\]/B  Uart_ctl_0/CheckSum_RNO_0\[6\]/Y  Uart_ctl_0/CheckSum_RNO\[6\]/A  Uart_ctl_0/CheckSum_RNO\[6\]/Y  Uart_ctl_0/CheckSum\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CmdWord\[0\]/CLK  Uart_ctl_0/CmdWord\[0\]/Q  Uart_ctl_0/Rdy1_RNO_0/A  Uart_ctl_0/Rdy1_RNO_0/Y  Uart_ctl_0/Rdy1_RNO/A  Uart_ctl_0/Rdy1_RNO/Y  Uart_ctl_0/Rdy1/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CheckSum\[0\]/CLK  Uart_ctl_0/CheckSum\[0\]/Q  Uart_ctl_0/CheckSum_RNO_0\[0\]/B  Uart_ctl_0/CheckSum_RNO_0\[0\]/Y  Uart_ctl_0/CheckSum_RNO\[0\]/A  Uart_ctl_0/CheckSum_RNO\[0\]/Y  Uart_ctl_0/CheckSum\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CheckSum\[4\]/CLK  Uart_ctl_0/CheckSum\[4\]/Q  Uart_ctl_0/CheckSum_RNO_0\[4\]/B  Uart_ctl_0/CheckSum_RNO_0\[4\]/Y  Uart_ctl_0/CheckSum_RNO\[4\]/A  Uart_ctl_0/CheckSum_RNO\[4\]/Y  Uart_ctl_0/CheckSum\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CmdWord\[1\]/CLK  Uart_ctl_0/CmdWord\[1\]/Q  Uart_ctl_0/Rdy2_RNO_0/A  Uart_ctl_0/Rdy2_RNO_0/Y  Uart_ctl_0/Rdy2_RNO/A  Uart_ctl_0/Rdy2_RNO/Y  Uart_ctl_0/Rdy2/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CheckSum\[1\]/CLK  Uart_ctl_0/CheckSum\[1\]/Q  Uart_ctl_0/CheckSum_RNO_0\[1\]/B  Uart_ctl_0/CheckSum_RNO_0\[1\]/Y  Uart_ctl_0/CheckSum_RNO\[1\]/A  Uart_ctl_0/CheckSum_RNO\[1\]/Y  Uart_ctl_0/CheckSum\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CheckSum\[5\]/CLK  Uart_ctl_0/CheckSum\[5\]/Q  Uart_ctl_0/CheckSum_RNO_0\[5\]/B  Uart_ctl_0/CheckSum_RNO_0\[5\]/Y  Uart_ctl_0/CheckSum_RNO\[5\]/A  Uart_ctl_0/CheckSum_RNO\[5\]/Y  Uart_ctl_0/CheckSum\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[1\]/CLK  Uart_ctl_0/BaudCnt\[1\]/Q  Uart_ctl_0/un4_baudcnt_1_I_5/B  Uart_ctl_0/un4_baudcnt_1_I_5/Y  Uart_ctl_0/BaudCnt\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse/CLK  Uart_ctl_0/BaudPulse/Q  Uart_ctl_0/Tx_cnt\[2\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse/CLK  Uart_ctl_0/BaudPulse/Q  Uart_ctl_0/Tx_cnt\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse/CLK  Uart_ctl_0/BaudPulse/Q  Uart_ctl_0/Tx_cnt\[0\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse/CLK  Uart_ctl_0/BaudPulse/Q  Uart_ctl_0/PrState\[0\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse/CLK  Uart_ctl_0/BaudPulse/Q  Uart_ctl_0/PrState\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse/CLK  Uart_ctl_0/BaudPulse/Q  Uart_ctl_0/PrState\[2\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse/CLK  Uart_ctl_0/BaudPulse/Q  Uart_ctl_0/PrState\[3\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse/CLK  Uart_ctl_0/BaudPulse/Q  Uart_ctl_0/PrState\[4\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse/CLK  Uart_ctl_0/BaudPulse/Q  Uart_ctl_0/PrState\[5\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse/CLK  Uart_ctl_0/BaudPulse/Q  Uart_ctl_0/P_WEA/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse/CLK  Uart_ctl_0/BaudPulse/Q  Uart_ctl_0/Answer_start/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse/CLK  Uart_ctl_0/BaudPulse/Q  Uart_ctl_0/Answer_ok/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse/CLK  Uart_ctl_0/BaudPulse/Q  Uart_ctl_0/WEn/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse/CLK  Uart_ctl_0/BaudPulse/Q  Uart_ctl_0/Err/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse/CLK  Uart_ctl_0/BaudPulse/Q  Uart_ctl_0/Rdy1/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse/CLK  Uart_ctl_0/BaudPulse/Q  Uart_ctl_0/Rdy2/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse/CLK  Uart_ctl_0/BaudPulse/Q  Uart_ctl_0/OEn/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse/CLK  Uart_ctl_0/BaudPulse/Q  Uart_ctl_0/Tx_cnt\[3\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse/CLK  Uart_ctl_0/BaudPulse/Q  Uart_ctl_0/PrState_0\[5\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/CheckSum\[3\]/CLK  Uart_ctl_0/CheckSum\[3\]/Q  Uart_ctl_0/CheckSum_RNO_1\[3\]/A  Uart_ctl_0/CheckSum_RNO_1\[3\]/Y  Uart_ctl_0/CheckSum_RNO\[3\]/B  Uart_ctl_0/CheckSum_RNO\[3\]/Y  Uart_ctl_0/CheckSum\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CheckSum\[7\]/CLK  Uart_ctl_0/CheckSum\[7\]/Q  Uart_ctl_0/CheckSum_RNO_1\[7\]/A  Uart_ctl_0/CheckSum_RNO_1\[7\]/Y  Uart_ctl_0/CheckSum_RNO\[7\]/B  Uart_ctl_0/CheckSum_RNO\[7\]/Y  Uart_ctl_0/CheckSum\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CheckSum\[2\]/CLK  Uart_ctl_0/CheckSum\[2\]/Q  Uart_ctl_0/CheckSum_RNO_1\[2\]/A  Uart_ctl_0/CheckSum_RNO_1\[2\]/Y  Uart_ctl_0/CheckSum_RNO\[2\]/B  Uart_ctl_0/CheckSum_RNO\[2\]/Y  Uart_ctl_0/CheckSum\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CheckSum\[6\]/CLK  Uart_ctl_0/CheckSum\[6\]/Q  Uart_ctl_0/CheckSum_RNO_1\[6\]/A  Uart_ctl_0/CheckSum_RNO_1\[6\]/Y  Uart_ctl_0/CheckSum_RNO\[6\]/B  Uart_ctl_0/CheckSum_RNO\[6\]/Y  Uart_ctl_0/CheckSum\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CheckSum\[0\]/CLK  Uart_ctl_0/CheckSum\[0\]/Q  Uart_ctl_0/CheckSum_RNO_1\[0\]/A  Uart_ctl_0/CheckSum_RNO_1\[0\]/Y  Uart_ctl_0/CheckSum_RNO\[0\]/B  Uart_ctl_0/CheckSum_RNO\[0\]/Y  Uart_ctl_0/CheckSum\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CheckSum\[4\]/CLK  Uart_ctl_0/CheckSum\[4\]/Q  Uart_ctl_0/CheckSum_RNO_1\[4\]/A  Uart_ctl_0/CheckSum_RNO_1\[4\]/Y  Uart_ctl_0/CheckSum_RNO\[4\]/B  Uart_ctl_0/CheckSum_RNO\[4\]/Y  Uart_ctl_0/CheckSum\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CheckSum\[1\]/CLK  Uart_ctl_0/CheckSum\[1\]/Q  Uart_ctl_0/CheckSum_RNO_1\[1\]/A  Uart_ctl_0/CheckSum_RNO_1\[1\]/Y  Uart_ctl_0/CheckSum_RNO\[1\]/B  Uart_ctl_0/CheckSum_RNO\[1\]/Y  Uart_ctl_0/CheckSum\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CheckSum\[5\]/CLK  Uart_ctl_0/CheckSum\[5\]/Q  Uart_ctl_0/CheckSum_RNO_1\[5\]/A  Uart_ctl_0/CheckSum_RNO_1\[5\]/Y  Uart_ctl_0/CheckSum_RNO\[5\]/B  Uart_ctl_0/CheckSum_RNO\[5\]/Y  Uart_ctl_0/CheckSum\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[3\]/CLK  Uart_ctl_0/ParaCnt\[3\]/Q  Uart_ctl_0/ParaCnt_RNO\[3\]/B  Uart_ctl_0/ParaCnt_RNO\[3\]/Y  Uart_ctl_0/ParaCnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[6\]/CLK  Uart_ctl_0/OvertimeCnt\[6\]/Q  Uart_ctl_0/OvertimeCnt_RNO_0\[6\]/B  Uart_ctl_0/OvertimeCnt_RNO_0\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[6\]/C  Uart_ctl_0/OvertimeCnt_RNO\[6\]/Y  Uart_ctl_0/OvertimeCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[7\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[7\]/Q  Uart_ctl_0/ParaLen_RNO\[7\]/A  Uart_ctl_0/ParaLen_RNO\[7\]/Y  Uart_ctl_0/ParaLen\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARTolo0\[2\]/CLK  COREUART_0/CUARTIIOL/CUARTolo0\[2\]/Q  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[2\]/B  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[2\]/Y  COREUART_0/CUARTIIOL/CUARTolo0\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[0\]/CLK  Uart_ctl_0/Wen_cnt\[0\]/Q  Uart_ctl_0/Wen_cnt_RNO\[0\]/A  Uart_ctl_0/Wen_cnt_RNO\[0\]/Y  Uart_ctl_0/Wen_cnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[9\]/CLK  Uart_ctl_0/BaudCnt\[9\]/Q  Uart_ctl_0/un4_baudcnt_1_I_52/B  Uart_ctl_0/un4_baudcnt_1_I_52/Y  Uart_ctl_0/BaudCnt_RNO\[9\]/A  Uart_ctl_0/BaudCnt_RNO\[9\]/Y  Uart_ctl_0/BaudCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Tx_cnt\[3\]/CLK  Uart_ctl_0/Tx_cnt\[3\]/Q  Uart_ctl_0/un2_tx_cnt_1_I_13/B  Uart_ctl_0/un2_tx_cnt_1_I_13/Y  Uart_ctl_0/Tx_cnt_RNO\[3\]/A  Uart_ctl_0/Tx_cnt_RNO\[3\]/Y  Uart_ctl_0/Tx_cnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[5\]/CLK  Uart_ctl_0/Pr_State\[5\]/Q  Uart_ctl_0/Pr_State_RNO\[4\]/A  Uart_ctl_0/Pr_State_RNO\[4\]/Y  Uart_ctl_0/Pr_State\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[3\]/CLK  Uart_ctl_0/Pr_State\[3\]/Q  Uart_ctl_0/Pr_State_RNO\[2\]/A  Uart_ctl_0/Pr_State_RNO\[2\]/Y  Uart_ctl_0/Pr_State\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTo0ii\[2\]/CLK  COREUART_0/CUARTo0ol/CUARTo0ii\[2\]/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNO_0\[2\]/C  COREUART_0/CUARTo0ol/CUARTo0ii_RNO_0\[2\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[2\]/C  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[2\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTo0ii\[3\]/CLK  COREUART_0/CUARTo0ol/CUARTo0ii\[3\]/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNO_0\[3\]/C  COREUART_0/CUARTo0ol/CUARTo0ii_RNO_0\[3\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[3\]/C  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[3\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARToio0\[3\]/CLK  COREUART_0/CUARTIIOL/CUARToio0\[3\]/Q  COREUART_0/CUARTIIOL/CUARTolo0_RNO_0\[2\]/A  COREUART_0/CUARTIIOL/CUARTolo0_RNO_0\[2\]/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[2\]/C  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[2\]/Y  COREUART_0/CUARTIIOL/CUARTolo0\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[3\]/CLK  Uart_ctl_0/Pr_State\[3\]/Q  Uart_ctl_0/Pr_State_RNO\[3\]/B  Uart_ctl_0/Pr_State_RNO\[3\]/Y  Uart_ctl_0/Pr_State\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[0\]/CLK  Uart_ctl_0/Pr_State\[0\]/Q  Uart_ctl_0/Wen_cnt_RNO\[3\]/C  Uart_ctl_0/Wen_cnt_RNO\[3\]/Y  Uart_ctl_0/Wen_cnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[0\]/CLK  Uart_ctl_0/Pr_State\[0\]/Q  Uart_ctl_0/Wen_cnt_RNO\[2\]/C  Uart_ctl_0/Wen_cnt_RNO\[2\]/Y  Uart_ctl_0/Wen_cnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[0\]/CLK  Uart_ctl_0/Pr_State\[0\]/Q  Uart_ctl_0/Wen_cnt_RNO\[1\]/C  Uart_ctl_0/Wen_cnt_RNO\[1\]/Y  Uart_ctl_0/Wen_cnt\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARToio0\[0\]/CLK  COREUART_0/CUARTIIOL/CUARToio0\[0\]/Q  COREUART_0/CUARTIIOL/CUARToio0_RNO\[0\]/B  COREUART_0/CUARTIIOL/CUARToio0_RNO\[0\]/Y  COREUART_0/CUARTIIOL/CUARToio0\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[6\]/CLK  Uart_ctl_0/ParaCnt\[6\]/Q  Uart_ctl_0/ParaCnt_RNO_0\[7\]/A  Uart_ctl_0/ParaCnt_RNO_0\[7\]/Y  Uart_ctl_0/ParaCnt_RNO\[7\]/A  Uart_ctl_0/ParaCnt_RNO\[7\]/Y  Uart_ctl_0/ParaCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[2\]/CLK  Uart_ctl_0/Wen_cnt\[2\]/Q  Uart_ctl_0/Wen_cnt_RNO\[2\]/B  Uart_ctl_0/Wen_cnt_RNO\[2\]/Y  Uart_ctl_0/Wen_cnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/WEn/CLK  Uart_ctl_0/WEn/Q  COREUART_0/CUARTIIOL/CUARTllo0_RNO/A  COREUART_0/CUARTIIOL/CUARTllo0_RNO/Y  COREUART_0/CUARTIIOL/CUARTllo0/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/P_AddrA_sig\[1\]/CLK  Uart_ctl_0/P_AddrA_sig\[1\]/Q  Uart_ctl_0/un1_P_AddrA_sig_I_13/A  Uart_ctl_0/un1_P_AddrA_sig_I_13/Y  Uart_ctl_0/P_AddrA_sig_RNO\[1\]/A  Uart_ctl_0/P_AddrA_sig_RNO\[1\]/Y  Uart_ctl_0/P_AddrA_sig\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTo0ol/CUARToo0i\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTo0ol/CUARToo0i\[0\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTo0ol/CUARToool\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTo0ol/CUARToool\[0\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTo0ol/CUARTi00i/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTo0ol/CUARToo0i\[2\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARToi\[3\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARToi\[2\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARToi\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[5\]/CLK  Uart_ctl_0/Pr_State\[5\]/Q  Uart_ctl_0/Pr_State_RNO\[5\]/A  Uart_ctl_0/Pr_State_RNO\[5\]/Y  Uart_ctl_0/Pr_State\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[4\]/CLK  Uart_ctl_0/ParaCnt\[4\]/Q  Uart_ctl_0/ParaCnt_RNO_0\[4\]/C  Uart_ctl_0/ParaCnt_RNO_0\[4\]/Y  Uart_ctl_0/ParaCnt_RNO\[4\]/B  Uart_ctl_0/ParaCnt_RNO\[4\]/Y  Uart_ctl_0/ParaCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[3\]/CLK  Uart_ctl_0/OvertimeCnt\[3\]/Q  Uart_ctl_0/OvertimeCnt_RNO_0\[3\]/C  Uart_ctl_0/OvertimeCnt_RNO_0\[3\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[3\]/B  Uart_ctl_0/OvertimeCnt_RNO\[3\]/Y  Uart_ctl_0/OvertimeCnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[4\]/CLK  Uart_ctl_0/OvertimeCnt\[4\]/Q  Uart_ctl_0/OvertimeCnt_RNO_0\[4\]/C  Uart_ctl_0/OvertimeCnt_RNO_0\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[4\]/B  Uart_ctl_0/OvertimeCnt_RNO\[4\]/Y  Uart_ctl_0/OvertimeCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToo0i\[2\]/CLK  COREUART_0/CUARTo0ol/CUARToo0i\[2\]/Q  COREUART_0/CUARTo0ol/CUARToo0i_RNIKEKE\[0\]/B  COREUART_0/CUARTo0ol/CUARToo0i_RNIKEKE\[0\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii_RNO\[7\]/B  COREUART_0/CUARTo0ol/CUARTi0ii_RNO\[7\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CmdWord\[0\]/CLK  Uart_ctl_0/CmdWord\[0\]/Q  Uart_ctl_0/Rdy2_RNO_0/B  Uart_ctl_0/Rdy2_RNO_0/Y  Uart_ctl_0/Rdy2_RNO/A  Uart_ctl_0/Rdy2_RNO/Y  Uart_ctl_0/Rdy2/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CmdWord\[1\]/CLK  Uart_ctl_0/CmdWord\[1\]/Q  Uart_ctl_0/Rdy1_RNO_0/B  Uart_ctl_0/Rdy1_RNO_0/Y  Uart_ctl_0/Rdy1_RNO/A  Uart_ctl_0/Rdy1_RNO/Y  Uart_ctl_0/Rdy1/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[6\]/CLK  Uart_ctl_0/BaudCnt\[6\]/Q  Uart_ctl_0/un4_baudcnt_1_I_31/B  Uart_ctl_0/un4_baudcnt_1_I_31/Y  Uart_ctl_0/BaudCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Rdy2/CLK  Uart_ctl_0/Rdy2/Q  Uart_ctl_0/Rdy2_RNO_1/C  Uart_ctl_0/Rdy2_RNO_1/Y  Uart_ctl_0/Rdy2_RNO/C  Uart_ctl_0/Rdy2_RNO/Y  Uart_ctl_0/Rdy2/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Rdy1/CLK  Uart_ctl_0/Rdy1/Q  Uart_ctl_0/Rdy1_RNO_1/C  Uart_ctl_0/Rdy1_RNO_1/Y  Uart_ctl_0/Rdy1_RNO/C  Uart_ctl_0/Rdy1_RNO/Y  Uart_ctl_0/Rdy1/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[0\]/CLK  Uart_ctl_0/BaudCnt\[0\]/Q  Uart_ctl_0/BaudCnt_RNO\[0\]/B  Uart_ctl_0/BaudCnt_RNO\[0\]/Y  Uart_ctl_0/BaudCnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[6\]/CLK  Uart_ctl_0/Pr_State\[6\]/Q  Uart_ctl_0/Answer_ok_RNO/A  Uart_ctl_0/Answer_ok_RNO/Y  Uart_ctl_0/Answer_ok/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[1\]/CLK  Uart_ctl_0/Pr_State\[1\]/Q  Uart_ctl_0/Pr_State_RNO\[0\]/A  Uart_ctl_0/Pr_State_RNO\[0\]/Y  Uart_ctl_0/Pr_State\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[2\]/CLK  Uart_ctl_0/Pr_State\[2\]/Q  Uart_ctl_0/Pr_State_RNO\[1\]/A  Uart_ctl_0/Pr_State_RNO\[1\]/Y  Uart_ctl_0/Pr_State\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[1\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[1\]/Q  COREUART_0/CUARTo0ol/CUARTi00i_RNO/C  COREUART_0/CUARTo0ol/CUARTi00i_RNO/Y  COREUART_0/CUARTo0ol/CUARTi00i/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[1\]/CLK  Uart_ctl_0/Pr_State\[1\]/Q  Uart_ctl_0/Pr_State_RNO\[1\]/B  Uart_ctl_0/Pr_State_RNO\[1\]/Y  Uart_ctl_0/Pr_State\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[2\]/CLK  Uart_ctl_0/Pr_State\[2\]/Q  Uart_ctl_0/Pr_State_RNO\[2\]/B  Uart_ctl_0/Pr_State_RNO\[2\]/Y  Uart_ctl_0/Pr_State\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[1\]/CLK  Uart_ctl_0/ParaCnt\[1\]/Q  Uart_ctl_0/ParaCnt_RNO\[1\]/B  Uart_ctl_0/ParaCnt_RNO\[1\]/Y  Uart_ctl_0/ParaCnt\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[2\]/CLK  Uart_ctl_0/ParaCnt\[2\]/Q  Uart_ctl_0/ParaCnt_RNO\[2\]/B  Uart_ctl_0/ParaCnt_RNO\[2\]/Y  Uart_ctl_0/ParaCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[5\]/CLK  Uart_ctl_0/ParaCnt\[5\]/Q  Uart_ctl_0/ParaCnt_RNO\[5\]/B  Uart_ctl_0/ParaCnt_RNO\[5\]/Y  Uart_ctl_0/ParaCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[6\]/CLK  Uart_ctl_0/ParaCnt\[6\]/Q  Uart_ctl_0/ParaCnt_RNO\[6\]/B  Uart_ctl_0/ParaCnt_RNO\[6\]/Y  Uart_ctl_0/ParaCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARTolo0\[0\]/CLK  COREUART_0/CUARTIIOL/CUARTolo0\[0\]/Q  COREUART_0/CUARTIIOL/CUARTolo0_RNO_0\[5\]/S  COREUART_0/CUARTIIOL/CUARTolo0_RNO_0\[5\]/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[5\]/B  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[5\]/Y  COREUART_0/CUARTIIOL/CUARTolo0\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[1\]/CLK  Uart_ctl_0/Wen_cnt\[1\]/Q  Uart_ctl_0/Wen_cnt_RNO\[1\]/B  Uart_ctl_0/Wen_cnt_RNO\[1\]/Y  Uart_ctl_0/Wen_cnt\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[1\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[1\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNO\[0\]/C  COREUART_0/CUARTo0ol/CUARToool_RNO\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[0\]/CLK  Uart_ctl_0/BaudCnt\[0\]/Q  Uart_ctl_0/un4_baudcnt_1_I_5/A  Uart_ctl_0/un4_baudcnt_1_I_5/Y  Uart_ctl_0/BaudCnt\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARToio0\[1\]/CLK  COREUART_0/CUARTIIOL/CUARToio0\[1\]/Q  COREUART_0/CUARTIIOL/CUARToio0_RNO\[1\]/A  COREUART_0/CUARTIIOL/CUARToio0_RNO\[1\]/Y  COREUART_0/CUARTIIOL/CUARToio0\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTL1II\[1\]/CLK  COREUART_0/CUARTo0ol/CUARTL1II\[1\]/Q  COREUART_0/CUARTo0ol/CUARTL1II_RNO\[1\]/B  COREUART_0/CUARTo0ol/CUARTL1II_RNO\[1\]/Y  COREUART_0/CUARTo0ol/CUARTL1II\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARToi\[2\]/CLK  COREUART_0/CUARTliOL/CUARToi\[2\]/Q  COREUART_0/CUARTliOL/CUARToi_RNO\[3\]/A  COREUART_0/CUARTliOL/CUARToi_RNO\[3\]/Y  COREUART_0/CUARTliOL/CUARToi\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[8\]/CLK  COREUART_0/CUARTliOL/CUARTol\[8\]/Q  COREUART_0/CUARTliOL/CUARTol_RNO\[8\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[8\]/Y  COREUART_0/CUARTliOL/CUARTol\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[7\]/CLK  Uart_ctl_0/BaudCnt\[7\]/Q  Uart_ctl_0/un4_baudcnt_1_I_38/B  Uart_ctl_0/un4_baudcnt_1_I_38/Y  Uart_ctl_0/BaudCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[8\]/CLK  Uart_ctl_0/BaudCnt\[8\]/Q  Uart_ctl_0/un4_baudcnt_1_I_45/B  Uart_ctl_0/un4_baudcnt_1_I_45/Y  Uart_ctl_0/BaudCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARToi\[0\]/CLK  COREUART_0/CUARTliOL/CUARToi\[0\]/Q  COREUART_0/CUARTliOL/CUARToi_RNO\[1\]/B  COREUART_0/CUARTliOL/CUARToi_RNO\[1\]/Y  COREUART_0/CUARTliOL/CUARToi\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARToi\[2\]/CLK  COREUART_0/CUARTliOL/CUARToi\[2\]/Q  COREUART_0/CUARTliOL/CUARToi_RNO\[2\]/B  COREUART_0/CUARTliOL/CUARToi_RNO\[2\]/Y  COREUART_0/CUARTliOL/CUARToi\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/P_AddrA_sig\[2\]/CLK  Uart_ctl_0/P_AddrA_sig\[2\]/Q  Uart_ctl_0/un1_P_AddrA_sig_I_14/A  Uart_ctl_0/un1_P_AddrA_sig_I_14/Y  Uart_ctl_0/P_AddrA_sig_RNO\[2\]/A  Uart_ctl_0/P_AddrA_sig_RNO\[2\]/Y  Uart_ctl_0/P_AddrA_sig\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[1\]/CLK  Uart_ctl_0/OvertimeCnt\[1\]/Q  Uart_ctl_0/OvertimeCnt_RNO_0\[1\]/C  Uart_ctl_0/OvertimeCnt_RNO_0\[1\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[1\]/A  Uart_ctl_0/OvertimeCnt_RNO\[1\]/Y  Uart_ctl_0/OvertimeCnt\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[2\]/CLK  Uart_ctl_0/OvertimeCnt\[2\]/Q  Uart_ctl_0/OvertimeCnt_RNO_0\[2\]/C  Uart_ctl_0/OvertimeCnt_RNO_0\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[2\]/A  Uart_ctl_0/OvertimeCnt_RNO\[2\]/Y  Uart_ctl_0/OvertimeCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[0\]/CLK  Uart_ctl_0/ParaCnt\[0\]/Q  Uart_ctl_0/ParaCnt_RNO\[1\]/A  Uart_ctl_0/ParaCnt_RNO\[1\]/Y  Uart_ctl_0/ParaCnt\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[1\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[1\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNO\[1\]/A  COREUART_0/CUARTo0ol/CUARToool_RNO\[1\]/Y  COREUART_0/CUARTo0ol/CUARToool\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTL1II\[0\]/CLK  COREUART_0/CUARTo0ol/CUARTL1II\[0\]/Q  COREUART_0/CUARTo0ol/CUARTL1II_RNO\[1\]/A  COREUART_0/CUARTo0ol/CUARTL1II_RNO\[1\]/Y  COREUART_0/CUARTo0ol/CUARTL1II\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[5\]/CLK  COREUART_0/CUARTliOL/CUARTol\[5\]/Q  COREUART_0/CUARTliOL/CUARTol_RNO\[5\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[5\]/Y  COREUART_0/CUARTliOL/CUARTol\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Tx_cnt\[0\]/CLK  Uart_ctl_0/Tx_cnt\[0\]/Q  Uart_ctl_0/Tx_cnt_RNO\[0\]/A  Uart_ctl_0/Tx_cnt_RNO\[0\]/Y  Uart_ctl_0/Tx_cnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[0\]/CLK  Uart_ctl_0/ParaCnt\[0\]/Q  Uart_ctl_0/ParaCnt_RNO\[0\]/B  Uart_ctl_0/ParaCnt_RNO\[0\]/Y  Uart_ctl_0/ParaCnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARTllo0/CLK  COREUART_0/CUARTIIOL/CUARTllo0/Q  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[4\]/B  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[4\]/Y  COREUART_0/CUARTIIOL/CUARTolo0\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTL1II\[0\]/CLK  COREUART_0/CUARTo0ol/CUARTL1II\[0\]/Q  COREUART_0/CUARTo0ol/CUARTL1II_RNO\[0\]/B  COREUART_0/CUARTo0ol/CUARTL1II_RNO\[0\]/Y  COREUART_0/CUARTo0ol/CUARTL1II\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Tx_cnt\[2\]/CLK  Uart_ctl_0/Tx_cnt\[2\]/Q  Uart_ctl_0/un2_tx_cnt_1_I_9/B  Uart_ctl_0/un2_tx_cnt_1_I_9/Y  Uart_ctl_0/Tx_cnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OEn/CLK  Uart_ctl_0/OEn/Q  COREUART_0/CUARTo0ol/CUARTi1ii_RNO/C  COREUART_0/CUARTo0ol/CUARTi1ii_RNO/Y  COREUART_0/CUARTo0ol/CUARTi1ii/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARTolo0\[3\]/CLK  COREUART_0/CUARTIIOL/CUARTolo0\[3\]/Q  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[3\]/A  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[3\]/Y  COREUART_0/CUARTIIOL/CUARTolo0\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARTolo0\[4\]/CLK  COREUART_0/CUARTIIOL/CUARTolo0\[4\]/Q  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[3\]/C  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[3\]/Y  COREUART_0/CUARTIIOL/CUARTolo0\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/P_AddrA_sig\[0\]/CLK  Uart_ctl_0/P_AddrA_sig\[0\]/Q  Uart_ctl_0/P_AddrA_RNO\[0\]/A  Uart_ctl_0/P_AddrA_RNO\[0\]/Y  Uart_ctl_0/P_AddrA\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/P_AddrA_sig\[1\]/CLK  Uart_ctl_0/P_AddrA_sig\[1\]/Q  Uart_ctl_0/P_AddrA_RNO\[1\]/A  Uart_ctl_0/P_AddrA_RNO\[1\]/Y  Uart_ctl_0/P_AddrA\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNO\[1\]/A  COREUART_0/CUARTliOL/CUARTol_RNO\[1\]/Y  COREUART_0/CUARTliOL/CUARTol\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/WEn/CLK  Uart_ctl_0/WEn/Q  COREUART_0/CUARTO1L\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/WEn/CLK  Uart_ctl_0/WEn/Q  COREUART_0/CUARTO1L\[6\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/WEn/CLK  Uart_ctl_0/WEn/Q  COREUART_0/CUARTO1L\[5\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/WEn/CLK  Uart_ctl_0/WEn/Q  COREUART_0/CUARTO1L\[4\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/WEn/CLK  Uart_ctl_0/WEn/Q  COREUART_0/CUARTO1L\[3\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/WEn/CLK  Uart_ctl_0/WEn/Q  COREUART_0/CUARTO1L\[2\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/WEn/CLK  Uart_ctl_0/WEn/Q  COREUART_0/CUARTO1L\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/WEn/CLK  Uart_ctl_0/WEn/Q  COREUART_0/CUARTO1L\[0\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/WEn/CLK  Uart_ctl_0/WEn/Q  COREUART_0/CUARTIIOL/CUARTllo0/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTi1ii/CLK  COREUART_0/CUARTo0ol/CUARTi1ii/Q  COREUART_0/CUARTi01_RNO/A  COREUART_0/CUARTi01_RNO/Y  COREUART_0/CUARTi01/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[3\]/CLK  Uart_ctl_0/Wen_cnt\[3\]/Q  Uart_ctl_0/Wen_cnt_RNO\[3\]/B  Uart_ctl_0/Wen_cnt_RNO\[3\]/Y  Uart_ctl_0/Wen_cnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[6\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[6\]/Q  Uart_ctl_0/P_DataA\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[6\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[6\]/Q  Uart_ctl_0/CmdWord\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[1\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[1\]/Q  Uart_ctl_0/P_DataA\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[1\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[1\]/Q  Uart_ctl_0/CmdWord\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[0\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[0\]/Q  Uart_ctl_0/P_DataA\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[0\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[0\]/Q  Uart_ctl_0/CmdWord\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Answer_start/CLK  Uart_ctl_0/Answer_start/Q  Uart_ctl_0/Answer_start_RNO/B  Uart_ctl_0/Answer_start_RNO/Y  Uart_ctl_0/Answer_start/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[0\]/CLK  Uart_ctl_0/OvertimeCnt\[0\]/Q  Uart_ctl_0/OvertimeCnt_RNO\[0\]/C  Uart_ctl_0/OvertimeCnt_RNO\[0\]/Y  Uart_ctl_0/OvertimeCnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTo0ii\[0\]/CLK  COREUART_0/CUARTo0ol/CUARTo0ii\[0\]/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[0\]/C  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[2\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[2\]/Q  Uart_ctl_0/P_DataA\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[2\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[2\]/Q  Uart_ctl_0/CmdWord\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[3\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[3\]/Q  Uart_ctl_0/P_DataA\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[3\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[3\]/Q  Uart_ctl_0/CmdWord\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[4\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[4\]/Q  Uart_ctl_0/P_DataA\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[4\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[4\]/Q  Uart_ctl_0/CmdWord\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[5\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[5\]/Q  Uart_ctl_0/P_DataA\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[5\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[5\]/Q  Uart_ctl_0/CmdWord\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[7\]/CLK  Uart_ctl_0/ParaCnt\[7\]/Q  Uart_ctl_0/ParaCnt_RNO\[7\]/B  Uart_ctl_0/ParaCnt_RNO\[7\]/Y  Uart_ctl_0/ParaCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNO\[0\]/A  COREUART_0/CUARTliOL/CUARTol_RNO\[0\]/Y  COREUART_0/CUARTliOL/CUARTol\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[6\]/CLK  COREUART_0/CUARTliOL/CUARTol\[6\]/Q  COREUART_0/CUARTliOL/CUARTol_RNO\[6\]/C  COREUART_0/CUARTliOL/CUARTol_RNO\[6\]/Y  COREUART_0/CUARTliOL/CUARTol\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[11\]/CLK  COREUART_0/CUARTliOL/CUARTol\[11\]/Q  COREUART_0/CUARTliOL/CUARTol_RNO\[11\]/C  COREUART_0/CUARTliOL/CUARTol_RNO\[11\]/Y  COREUART_0/CUARTliOL/CUARTol\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[4\]/CLK  COREUART_0/CUARTliOL/CUARTol\[4\]/Q  COREUART_0/CUARTliOL/CUARTol_RNO\[4\]/C  COREUART_0/CUARTliOL/CUARTol_RNO\[4\]/Y  COREUART_0/CUARTliOL/CUARTol\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[9\]/CLK  COREUART_0/CUARTliOL/CUARTol\[9\]/Q  COREUART_0/CUARTliOL/CUARTol_RNO\[9\]/C  COREUART_0/CUARTliOL/CUARTol_RNO\[9\]/Y  COREUART_0/CUARTliOL/CUARTol\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[10\]/CLK  COREUART_0/CUARTliOL/CUARTol\[10\]/Q  COREUART_0/CUARTliOL/CUARTol_RNO\[10\]/C  COREUART_0/CUARTliOL/CUARTol_RNO\[10\]/Y  COREUART_0/CUARTliOL/CUARTol\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARToi\[0\]/CLK  COREUART_0/CUARTliOL/CUARToi\[0\]/Q  COREUART_0/CUARTliOL/CUARToi_RNO\[0\]/A  COREUART_0/CUARTliOL/CUARToi_RNO\[0\]/Y  COREUART_0/CUARTliOL/CUARToi\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARTolo0\[4\]/CLK  COREUART_0/CUARTIIOL/CUARTolo0\[4\]/Q  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[5\]/C  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[5\]/Y  COREUART_0/CUARTIIOL/CUARTolo0\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTL1II\[2\]/CLK  COREUART_0/CUARTo0ol/CUARTL1II\[2\]/Q  COREUART_0/CUARTo0ol/CUARTL1II_RNO\[2\]/A  COREUART_0/CUARTo0ol/CUARTL1II_RNO\[2\]/Y  COREUART_0/CUARTo0ol/CUARTL1II\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARToio0\[3\]/CLK  COREUART_0/CUARTIIOL/CUARToio0\[3\]/Q  COREUART_0/CUARTIIOL/CUARToio0_RNO\[3\]/A  COREUART_0/CUARTIIOL/CUARToio0_RNO\[3\]/Y  COREUART_0/CUARTIIOL/CUARToio0\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[7\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[7\]/Q  Uart_ctl_0/P_DataA\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[7\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[7\]/Q  Uart_ctl_0/CmdWord\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARToi\[2\]/CLK  COREUART_0/CUARTliOL/CUARToi\[2\]/Q  COREUART_0/CUARTliOL/CUARTIL_RNO/A  COREUART_0/CUARTliOL/CUARTIL_RNO/Y  COREUART_0/CUARTliOL/CUARTIL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[1\]/CLK  COREUART_0/CUARTliOL/CUARTol\[1\]/Q  COREUART_0/CUARTliOL/CUARTol_RNO\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[1\]/Y  COREUART_0/CUARTliOL/CUARTol\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARTolo0\[4\]/CLK  COREUART_0/CUARTIIOL/CUARTolo0\[4\]/Q  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_0/B  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_0/Y  COREUART_0/CUARTIIOL/CUARTl0o0/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARTolo0\[5\]/CLK  COREUART_0/CUARTIIOL/CUARTolo0\[5\]/Q  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[4\]/A  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[4\]/Y  COREUART_0/CUARTIIOL/CUARTolo0\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/P_AddrA_sig\[2\]/CLK  Uart_ctl_0/P_AddrA_sig\[2\]/Q  Uart_ctl_0/P_AddrA_RNO\[2\]/A  Uart_ctl_0/P_AddrA_RNO\[2\]/Y  Uart_ctl_0/P_AddrA\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTi00i/CLK  COREUART_0/CUARTo0ol/CUARTi00i/Q  COREUART_0/CUARTi01_RNO/B  COREUART_0/CUARTi01_RNO/Y  COREUART_0/CUARTi01/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARTolo0\[5\]/CLK  COREUART_0/CUARTIIOL/CUARTolo0\[5\]/Q  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_0/C  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_0/Y  COREUART_0/CUARTIIOL/CUARTl0o0/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARToi\[3\]/CLK  COREUART_0/CUARTliOL/CUARToi\[3\]/Q  COREUART_0/CUARTliOL/CUARTIL_RNO/C  COREUART_0/CUARTliOL/CUARTIL_RNO/Y  COREUART_0/CUARTliOL/CUARTIL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/TxData_1\[1\]/CLK  Uart_ctl_0/TxData_1\[1\]/Q  COREUART_0/CUARTO1L\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/TxData_1\[1\]/CLK  Uart_ctl_0/TxData_1\[1\]/Q  COREUART_0/CUARTO1L\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/TxData_1\[1\]/CLK  Uart_ctl_0/TxData_1\[1\]/Q  COREUART_0/CUARTO1L\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/TxData_1\[1\]/CLK  Uart_ctl_0/TxData_1\[1\]/Q  COREUART_0/CUARTO1L\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/TxData_1\[1\]/CLK  Uart_ctl_0/TxData_1\[1\]/Q  COREUART_0/CUARTO1L\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[3\]/CLK  Uart_ctl_0/PrState\[3\]/Q  Uart_ctl_0/PrState_RNO\[3\]/B  Uart_ctl_0/PrState_RNO\[3\]/Y  Uart_ctl_0/PrState\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Answer_ok/CLK  Uart_ctl_0/Answer_ok/Q  Uart_ctl_0/Answer_ok_RNO/B  Uart_ctl_0/Answer_ok_RNO/Y  Uart_ctl_0/Answer_ok/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNO\[2\]/B  Uart_ctl_0/PrState_RNO\[2\]/Y  Uart_ctl_0/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARTolo0\[0\]/CLK  COREUART_0/CUARTIIOL/CUARTolo0\[0\]/Q  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[0\]/A  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[0\]/Y  COREUART_0/CUARTIIOL/CUARTolo0\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[2\]/CLK  COREUART_0/CUARTliOL/CUARTol\[2\]/Q  COREUART_0/CUARTliOL/CUARTol_RNO\[2\]/C  COREUART_0/CUARTliOL/CUARTol_RNO\[2\]/Y  COREUART_0/CUARTliOL/CUARTol\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[3\]/CLK  COREUART_0/CUARTliOL/CUARTol\[3\]/Q  COREUART_0/CUARTliOL/CUARTol_RNO\[3\]/C  COREUART_0/CUARTliOL/CUARTol_RNO\[3\]/Y  COREUART_0/CUARTliOL/CUARTol\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[7\]/CLK  COREUART_0/CUARTliOL/CUARTol\[7\]/Q  COREUART_0/CUARTliOL/CUARTol_RNO\[7\]/C  COREUART_0/CUARTliOL/CUARTol_RNO\[7\]/Y  COREUART_0/CUARTliOL/CUARTol\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[12\]/CLK  COREUART_0/CUARTliOL/CUARTol\[12\]/Q  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/C  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/Y  COREUART_0/CUARTliOL/CUARTol\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARToi\[1\]/CLK  COREUART_0/CUARTliOL/CUARToi\[1\]/Q  COREUART_0/CUARTliOL/CUARToi_RNO\[1\]/A  COREUART_0/CUARTliOL/CUARToi_RNO\[1\]/Y  COREUART_0/CUARTliOL/CUARToi\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARToi\[3\]/CLK  COREUART_0/CUARTliOL/CUARToi\[3\]/Q  COREUART_0/CUARTliOL/CUARToi_RNO\[3\]/C  COREUART_0/CUARTliOL/CUARToi_RNO\[3\]/Y  COREUART_0/CUARTliOL/CUARToi\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTL1II\[3\]/CLK  COREUART_0/CUARTo0ol/CUARTL1II\[3\]/Q  COREUART_0/CUARTo0ol/CUARTL1II_RNO\[3\]/A  COREUART_0/CUARTo0ol/CUARTL1II_RNO\[3\]/Y  COREUART_0/CUARTo0ol/CUARTL1II\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTi0ii\[1\]/CLK  COREUART_0/CUARTo0ol/CUARTi0ii\[1\]/Q  COREUART_0/CUARTo0ol/CUARTi0ii_RNO\[0\]/A  COREUART_0/CUARTo0ol/CUARTi0ii_RNO\[0\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTi0ii\[2\]/CLK  COREUART_0/CUARTo0ol/CUARTi0ii\[2\]/Q  COREUART_0/CUARTo0ol/CUARTi0ii_RNO\[1\]/A  COREUART_0/CUARTo0ol/CUARTi0ii_RNO\[1\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTi0ii\[3\]/CLK  COREUART_0/CUARTo0ol/CUARTi0ii\[3\]/Q  COREUART_0/CUARTo0ol/CUARTi0ii_RNO\[2\]/A  COREUART_0/CUARTo0ol/CUARTi0ii_RNO\[2\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTi0ii\[4\]/CLK  COREUART_0/CUARTo0ol/CUARTi0ii\[4\]/Q  COREUART_0/CUARTo0ol/CUARTi0ii_RNO\[3\]/A  COREUART_0/CUARTo0ol/CUARTi0ii_RNO\[3\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTi0ii\[5\]/CLK  COREUART_0/CUARTo0ol/CUARTi0ii\[5\]/Q  COREUART_0/CUARTo0ol/CUARTi0ii_RNO\[4\]/A  COREUART_0/CUARTo0ol/CUARTi0ii_RNO\[4\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTi0ii\[6\]/CLK  COREUART_0/CUARTo0ol/CUARTi0ii\[6\]/Q  COREUART_0/CUARTo0ol/CUARTi0ii_RNO\[5\]/A  COREUART_0/CUARTo0ol/CUARTi0ii_RNO\[5\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTi0ii\[7\]/CLK  COREUART_0/CUARTo0ol/CUARTi0ii\[7\]/Q  COREUART_0/CUARTo0ol/CUARTi0ii_RNO\[6\]/A  COREUART_0/CUARTo0ol/CUARTi0ii_RNO\[6\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTi1ii/CLK  COREUART_0/CUARTo0ol/CUARTi1ii/Q  COREUART_0/CUARTi01/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OEn/CLK  Uart_ctl_0/OEn/Q  COREUART_0/CUARTo0ol/CUARTi1ii/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTO1L\[0\]/CLK  COREUART_0/CUARTO1L\[0\]/Q  COREUART_0/CUARTIIOL/CUARTilo0\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTO1L\[1\]/CLK  COREUART_0/CUARTO1L\[1\]/Q  COREUART_0/CUARTIIOL/CUARTilo0\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTO1L\[2\]/CLK  COREUART_0/CUARTO1L\[2\]/Q  COREUART_0/CUARTIIOL/CUARTilo0\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTO1L\[3\]/CLK  COREUART_0/CUARTO1L\[3\]/Q  COREUART_0/CUARTIIOL/CUARTilo0\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTO1L\[4\]/CLK  COREUART_0/CUARTO1L\[4\]/Q  COREUART_0/CUARTIIOL/CUARTilo0\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTO1L\[5\]/CLK  COREUART_0/CUARTO1L\[5\]/Q  COREUART_0/CUARTIIOL/CUARTilo0\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTO1L\[6\]/CLK  COREUART_0/CUARTO1L\[6\]/Q  COREUART_0/CUARTIIOL/CUARTilo0\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTO1L\[7\]/CLK  COREUART_0/CUARTO1L\[7\]/Q  COREUART_0/CUARTIIOL/CUARTilo0\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/TxData_1\[7\]/CLK  Uart_ctl_0/TxData_1\[7\]/Q  COREUART_0/CUARTO1L\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/TxData_1\[4\]/CLK  Uart_ctl_0/TxData_1\[4\]/Q  COREUART_0/CUARTO1L\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/TxData_1\[0\]/CLK  Uart_ctl_0/TxData_1\[0\]/Q  COREUART_0/CUARTO1L\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToo0i\[1\]/CLK  COREUART_0/CUARTo0ol/CUARToo0i\[1\]/Q  COREUART_0/CUARTo0ol/CUARToo0i\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTi0ii\[1\]/CLK  COREUART_0/CUARTo0ol/CUARTi0ii\[1\]/Q  COREUART_0/CUARTo0ol/CUARTOO1I\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTi0ii\[2\]/CLK  COREUART_0/CUARTo0ol/CUARTi0ii\[2\]/Q  COREUART_0/CUARTo0ol/CUARTOO1I\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTi0ii\[3\]/CLK  COREUART_0/CUARTo0ol/CUARTi0ii\[3\]/Q  COREUART_0/CUARTo0ol/CUARTOO1I\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTi0ii\[4\]/CLK  COREUART_0/CUARTo0ol/CUARTi0ii\[4\]/Q  COREUART_0/CUARTo0ol/CUARTOO1I\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTi0ii\[5\]/CLK  COREUART_0/CUARTo0ol/CUARTi0ii\[5\]/Q  COREUART_0/CUARTo0ol/CUARTOO1I\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTi0ii\[6\]/CLK  COREUART_0/CUARTo0ol/CUARTi0ii\[6\]/Q  COREUART_0/CUARTo0ol/CUARTOO1I\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTi0ii\[7\]/CLK  COREUART_0/CUARTo0ol/CUARTi0ii\[7\]/Q  COREUART_0/CUARTo0ol/CUARTOO1I\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTi0ii\[0\]/CLK  COREUART_0/CUARTo0ol/CUARTi0ii\[0\]/Q  COREUART_0/CUARTo0ol/CUARTOO1I\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToo0i\[2\]/CLK  COREUART_0/CUARTo0ol/CUARToo0i\[2\]/Q  COREUART_0/CUARTo0ol/CUARToo0i\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudPulse/CLK  Uart_ctl_0/BaudPulse/Q  P_CLkA_pad/D  P_CLkA_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT Uart_ctl_0/Rdy2/CLK  Uart_ctl_0/Rdy2/Q  Rdy2_pad/D  Rdy2_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT Uart_ctl_0/Rdy1/CLK  Uart_ctl_0/Rdy1/Q  Rdy1_pad/D  Rdy1_pad/PAD  	(10.0:10.0:10.0) )

  )
)
)
