-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/test/divider_ip_src_Cast_to_Union_of_Types_block1.vhd
-- Created: 2024-10-03 19:36:10
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: divider_ip_src_Cast_to_Union_of_Types_block1
-- Source Path: test/divider/in_16_out_16/ForEach - Real Divide/Shift and cast to output type/Cast to Union of Types
-- Hierarchy Level: 4
-- Model version: 1.59
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY divider_ip_src_Cast_to_Union_of_Types_block1 IS
  PORT( Xref                              :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En10
        Cin                               :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        Cout                              :   OUT   std_logic_vector(21 DOWNTO 0)  -- sfix22_En14
        );
END divider_ip_src_Cast_to_Union_of_Types_block1;


ARCHITECTURE rtl OF divider_ip_src_Cast_to_Union_of_Types_block1 IS

  -- Signals
  SIGNAL Xref_signed                      : signed(17 DOWNTO 0);  -- sfix18_En10
  SIGNAL Cin_signed                       : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL Cout_tmp                         : signed(21 DOWNTO 0);  -- sfix22_En14

BEGIN
  Xref_signed <= signed(Xref);

  Cin_signed <= signed(Cin);

  --castToUnionType Cast second input to union of the two types
  Cout_tmp <= resize(Cin_signed, 22);

  Cout <= std_logic_vector(Cout_tmp);

END rtl;

