{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598556700276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598556700284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 27 16:31:40 2020 " "Processing started: Thu Aug 27 16:31:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598556700284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598556700284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mipsCicloUnico -c mipsCicloUnico " "Command: quartus_map --read_settings_files=on --write_settings_files=off mipsCicloUnico -c mipsCicloUnico" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598556700284 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1598556701171 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1598556701171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598556711265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598556711265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory_tb " "Found entity 1: instruction_memory_tb" {  } { { "instruction_memory_tb.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598556711273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598556711273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/program_counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598556711282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598556711282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter_tb " "Found entity 1: program_counter_tb" {  } { { "program_counter_tb.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/program_counter_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598556711290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598556711290 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "instruction_memory " "Elaborating entity \"instruction_memory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1598556711336 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 instruction_memory.v(20) " "Net \"rom.data_a\" at instruction_memory.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1598556711374 "|instruction_memory_tb|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 instruction_memory.v(20) " "Net \"rom.waddr_a\" at instruction_memory.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1598556711374 "|instruction_memory_tb|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 instruction_memory.v(20) " "Net \"rom.we_a\" at instruction_memory.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1598556711374 "|instruction_memory_tb|instruction_memory:instruction_memory"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "rom " "RAM logic \"rom\" is uninferred due to asynchronous read logic" {  } { { "instruction_memory.v" "rom" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 20 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1598556714395 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1598556714395 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RD\[4\] GND " "Pin \"RD\[4\]\" is stuck at GND" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598556714933 "|instruction_memory|RD[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD\[5\] GND " "Pin \"RD\[5\]\" is stuck at GND" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598556714933 "|instruction_memory|RD[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD\[6\] GND " "Pin \"RD\[6\]\" is stuck at GND" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598556714933 "|instruction_memory|RD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD\[7\] GND " "Pin \"RD\[7\]\" is stuck at GND" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598556714933 "|instruction_memory|RD[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD\[12\] GND " "Pin \"RD\[12\]\" is stuck at GND" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598556714933 "|instruction_memory|RD[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD\[13\] GND " "Pin \"RD\[13\]\" is stuck at GND" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598556714933 "|instruction_memory|RD[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD\[14\] GND " "Pin \"RD\[14\]\" is stuck at GND" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598556714933 "|instruction_memory|RD[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD\[15\] GND " "Pin \"RD\[15\]\" is stuck at GND" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598556714933 "|instruction_memory|RD[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD\[20\] GND " "Pin \"RD\[20\]\" is stuck at GND" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598556714933 "|instruction_memory|RD[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD\[21\] GND " "Pin \"RD\[21\]\" is stuck at GND" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598556714933 "|instruction_memory|RD[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD\[22\] GND " "Pin \"RD\[22\]\" is stuck at GND" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598556714933 "|instruction_memory|RD[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD\[23\] GND " "Pin \"RD\[23\]\" is stuck at GND" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598556714933 "|instruction_memory|RD[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD\[28\] GND " "Pin \"RD\[28\]\" is stuck at GND" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598556714933 "|instruction_memory|RD[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD\[29\] GND " "Pin \"RD\[29\]\" is stuck at GND" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598556714933 "|instruction_memory|RD[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD\[30\] GND " "Pin \"RD\[30\]\" is stuck at GND" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598556714933 "|instruction_memory|RD[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD\[31\] GND " "Pin \"RD\[31\]\" is stuck at GND" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598556714933 "|instruction_memory|RD[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1598556714933 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1598556715094 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1598556716875 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598556716875 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[0\] " "No output dependent on input pin \"A\[0\]\"" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598556718302 "|instruction_memory|A[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[1\] " "No output dependent on input pin \"A\[1\]\"" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598556718302 "|instruction_memory|A[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[10\] " "No output dependent on input pin \"A\[10\]\"" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598556718302 "|instruction_memory|A[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[11\] " "No output dependent on input pin \"A\[11\]\"" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598556718302 "|instruction_memory|A[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[12\] " "No output dependent on input pin \"A\[12\]\"" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598556718302 "|instruction_memory|A[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[13\] " "No output dependent on input pin \"A\[13\]\"" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598556718302 "|instruction_memory|A[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[14\] " "No output dependent on input pin \"A\[14\]\"" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598556718302 "|instruction_memory|A[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[15\] " "No output dependent on input pin \"A\[15\]\"" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598556718302 "|instruction_memory|A[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[16\] " "No output dependent on input pin \"A\[16\]\"" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598556718302 "|instruction_memory|A[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[17\] " "No output dependent on input pin \"A\[17\]\"" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598556718302 "|instruction_memory|A[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[18\] " "No output dependent on input pin \"A\[18\]\"" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598556718302 "|instruction_memory|A[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[19\] " "No output dependent on input pin \"A\[19\]\"" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598556718302 "|instruction_memory|A[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[20\] " "No output dependent on input pin \"A\[20\]\"" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598556718302 "|instruction_memory|A[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[21\] " "No output dependent on input pin \"A\[21\]\"" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598556718302 "|instruction_memory|A[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[22\] " "No output dependent on input pin \"A\[22\]\"" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598556718302 "|instruction_memory|A[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[23\] " "No output dependent on input pin \"A\[23\]\"" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598556718302 "|instruction_memory|A[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[24\] " "No output dependent on input pin \"A\[24\]\"" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598556718302 "|instruction_memory|A[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[25\] " "No output dependent on input pin \"A\[25\]\"" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598556718302 "|instruction_memory|A[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[26\] " "No output dependent on input pin \"A\[26\]\"" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598556718302 "|instruction_memory|A[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[27\] " "No output dependent on input pin \"A\[27\]\"" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598556718302 "|instruction_memory|A[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[28\] " "No output dependent on input pin \"A\[28\]\"" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598556718302 "|instruction_memory|A[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[29\] " "No output dependent on input pin \"A\[29\]\"" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598556718302 "|instruction_memory|A[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[30\] " "No output dependent on input pin \"A\[30\]\"" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598556718302 "|instruction_memory|A[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[31\] " "No output dependent on input pin \"A\[31\]\"" {  } { { "instruction_memory.v" "" { Text "C:/Users/tiago/Documents/Mestrado/FPGA/Projetos/MIPS_ciclo_unico/instruction_memory.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598556718302 "|instruction_memory|A[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1598556718302 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "66 " "Implemented 66 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1598556718305 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1598556718305 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1598556718305 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1598556718305 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598556718342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 27 16:31:58 2020 " "Processing ended: Thu Aug 27 16:31:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598556718342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598556718342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598556718342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1598556718342 ""}
