

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               1d1fd91f79a04be419695e7e30b34791  /home/pli11/Desktop/re_test/megakv/insert/run
Extracting PTX file and ptxas options    1: run.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Desktop/re_test/megakv/insert/run
self exe links to: /home/pli11/Desktop/re_test/megakv/insert/run
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Desktop/re_test/megakv/insert/run
Running md5sum using "md5sum /home/pli11/Desktop/re_test/megakv/insert/run "
self exe links to: /home/pli11/Desktop/re_test/megakv/insert/run
Extracting specific PTX file named run.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi : hostFun 0x0x4030de, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing run.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "vprintf_param_0" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "vprintf_param_1" from 0xc to 0x14
GPGPU-Sim PTX: allocating global region for "$str" from 0x100 to 0x114 (global memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z23hash_insert_cuckoo_nvmbP8bucket_sPP7ielem_sPi'...   done.
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z23hash_insert_cuckoo_nvmoP8bucket_sPP7ielem_sPi'...   done.
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z23hash_insert_cuckoo_nvmuP8bucket_sPP7ielem_sPi'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file run.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '$str' ...  wrote 20 bytes
GPGPU-Sim PTX: finished loading globals (20 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from run.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi' : regs=32, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z23hash_insert_cuckoo_nvmuP8bucket_sPP7ielem_sPi' : regs=35, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z23hash_insert_cuckoo_nvmoP8bucket_sPP7ielem_sPi' : regs=34, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z23hash_insert_cuckoo_nvmbP8bucket_sPP7ielem_sPi' : regs=33, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x402fa2, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x402ea8, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23hash_insert_cuckoo_nvmuP8bucket_sPP7ielem_sPi : hostFun 0x0x402d8c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23hash_insert_cuckoo_nvmoP8bucket_sPP7ielem_sPi : hostFun 0x0x402c2e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23hash_insert_cuckoo_nvmbP8bucket_sPP7ielem_sPi : hostFun 0x0x402ad0, fat_cubin_handle = 1
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 2 operations
GPGPU-Sim API:       0 :  stream operation memcpy host-to-device
GPGPU-Sim API:       1 :  stream operation memcpy host-to-device
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec1d15888..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec1d15880..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec1d15878..

GPGPU-Sim PTX: cudaLaunch for 0x0x402ad0 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: finding reconvergence points for '_Z23hash_insert_cuckoo_nvmbP8bucket_sPP7ielem_sPi'...
GPGPU-Sim PTX: Finding dominators for '_Z23hash_insert_cuckoo_nvmbP8bucket_sPP7ielem_sPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z23hash_insert_cuckoo_nvmbP8bucket_sPP7ielem_sPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z23hash_insert_cuckoo_nvmbP8bucket_sPP7ielem_sPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z23hash_insert_cuckoo_nvmbP8bucket_sPP7ielem_sPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z23hash_insert_cuckoo_nvmbP8bucket_sPP7ielem_sPi'...
GPGPU-Sim PTX: reconvergence points for _Z23hash_insert_cuckoo_nvmbP8bucket_sPP7ielem_sPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x078 (run.1.sm_70.ptx:48) @%p2 bra BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d0 (run.1.sm_70.ptx:398) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0b8 (run.1.sm_70.ptx:57) bra.uni BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110 (run.1.sm_70.ptx:77) cvt.s64.s32%rd5, %r130;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (run.1.sm_70.ptx:64) @%p30 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b0 (run.1.sm_70.ptx:392) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x108 (run.1.sm_70.ptx:74) bra.uni BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b0 (run.1.sm_70.ptx:392) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x148 (run.1.sm_70.ptx:84) @%p3 bra BB0_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b0 (run.1.sm_70.ptx:392) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x150 (run.1.sm_70.ptx:85) bra.uni BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x198 (run.1.sm_70.ptx:113) ld.u32 %r12, [%rd6+4];
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x190 (run.1.sm_70.ptx:110) bra.uni BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b0 (run.1.sm_70.ptx:392) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x208 (run.1.sm_70.ptx:127) @%p6 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b0 (run.1.sm_70.ptx:392) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x210 (run.1.sm_70.ptx:128) bra.uni BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x380 (run.1.sm_70.ptx:195) neg.s32 %r59, %r13;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2a8 (run.1.sm_70.ptx:151) @%p10 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (run.1.sm_70.ptx:171) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2e8 (run.1.sm_70.ptx:160) @%p11 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (run.1.sm_70.ptx:171) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x310 (run.1.sm_70.ptx:172) @%p10 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b0 (run.1.sm_70.ptx:392) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x340 (run.1.sm_70.ptx:179) @%p13 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b0 (run.1.sm_70.ptx:392) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x350 (run.1.sm_70.ptx:182) @%p14 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b0 (run.1.sm_70.ptx:392) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x378 (run.1.sm_70.ptx:192) bra.uni BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b0 (run.1.sm_70.ptx:392) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x3b8 (run.1.sm_70.ptx:202) @%p7 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b0 (run.1.sm_70.ptx:392) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x3f8 (run.1.sm_70.ptx:215) bra.uni BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b0 (run.1.sm_70.ptx:392) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x478 (run.1.sm_70.ptx:233) @%p17 bra BB0_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b0 (run.1.sm_70.ptx:392) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x4e8 (run.1.sm_70.ptx:251) @%p20 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x578 (run.1.sm_70.ptx:276) bar.sync 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x4f0 (run.1.sm_70.ptx:252) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x548 (run.1.sm_70.ptx:268) neg.s32 %r100, %r30;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x510 (run.1.sm_70.ptx:258) @%p21 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x578 (run.1.sm_70.ptx:276) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x540 (run.1.sm_70.ptx:265) bra.uni BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x578 (run.1.sm_70.ptx:276) bar.sync 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x580 (run.1.sm_70.ptx:277) @%p20 bra BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d8 (run.1.sm_70.ptx:304) bar.sync 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x588 (run.1.sm_70.ptx:278) bra.uni BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b8 (run.1.sm_70.ptx:293) setp.ne.s32%p23, %r1, %r148;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x598 (run.1.sm_70.ptx:282) @%p24 bra BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d8 (run.1.sm_70.ptx:304) bar.sync 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x5b0 (run.1.sm_70.ptx:290) bra.uni BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d8 (run.1.sm_70.ptx:304) bar.sync 0;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x5c0 (run.1.sm_70.ptx:294) @%p23 bra BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d8 (run.1.sm_70.ptx:304) bar.sync 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x5f8 (run.1.sm_70.ptx:308) @%p20 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b0 (run.1.sm_70.ptx:392) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x610 (run.1.sm_70.ptx:312) @%p25 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b0 (run.1.sm_70.ptx:392) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x618 (run.1.sm_70.ptx:313) bra.uni BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x780 (run.1.sm_70.ptx:379) setp.ne.s32%p26, %r1, %r148;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x628 (run.1.sm_70.ptx:317) @%p27 bra BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b0 (run.1.sm_70.ptx:392) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x630 (run.1.sm_70.ptx:318) bra.uni BB0_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0c0 (run.1.sm_70.ptx:60) setp.ne.s32%p28, %r1, %r148;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x648 (run.1.sm_70.ptx:323) @%p31 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b0 (run.1.sm_70.ptx:392) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x658 (run.1.sm_70.ptx:326) @%p32 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (run.1.sm_70.ptx:337) xor.b32 %r114, %r36, %r12;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x6f8 (run.1.sm_70.ptx:353) @%p35 bra BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b0 (run.1.sm_70.ptx:392) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x738 (run.1.sm_70.ptx:363) @%p36 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b0 (run.1.sm_70.ptx:392) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x778 (run.1.sm_70.ptx:376) bra.uni BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b0 (run.1.sm_70.ptx:392) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x788 (run.1.sm_70.ptx:380) @%p26 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b0 (run.1.sm_70.ptx:392) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x7c8 (run.1.sm_70.ptx:395) @%p37 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d0 (run.1.sm_70.ptx:398) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z23hash_insert_cuckoo_nvmbP8bucket_sPP7ielem_sPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z23hash_insert_cuckoo_nvmbP8bucket_sPP7ielem_sPi'.
GPGPU-Sim PTX: pushing kernel '_Z23hash_insert_cuckoo_nvmbP8bucket_sPP7ielem_sPi' to stream 1, gridDim= (8,1,1) blockDim = (1024,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z23hash_insert_cuckoo_nvmbP8bucket_sPP7ielem_sPi'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z23hash_insert_cuckoo_nvmbP8bucket_sPP7ielem_sPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z23hash_insert_cuckoo_nvmbP8bucket_sPP7ielem_sPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z23hash_insert_cuckoo_nvmbP8bucket_sPP7ielem_sPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z23hash_insert_cuckoo_nvmbP8bucket_sPP7ielem_sPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z23hash_insert_cuckoo_nvmbP8bucket_sPP7ielem_sPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z23hash_insert_cuckoo_nvmbP8bucket_sPP7ielem_sPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z23hash_insert_cuckoo_nvmbP8bucket_sPP7ielem_sPi'
Destroy streams for kernel 1: size 0
kernel_name = _Z23hash_insert_cuckoo_nvmbP8bucket_sPP7ielem_sPi 
kernel_launch_uid = 1 
gpu_sim_cycle = 208296
gpu_sim_insn = 32563200
gpu_ipc =     156.3314
gpu_tot_sim_cycle = 208296
gpu_tot_sim_insn = 32563200
gpu_tot_ipc =     156.3314
gpu_tot_issued_cta = 8
gpu_occupancy = 49.9806% 
gpu_tot_occupancy = 49.9806% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.3801
partiton_level_parallism_total  =       1.3801
partiton_level_parallism_util =       2.0148
partiton_level_parallism_util_total  =       2.0148
L2_BW  =      49.9941 GB/Sec
L2_BW_total  =      49.9941 GB/Sec
gpu_total_sim_rate=118843

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 53312, Miss = 33218, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 53312, Miss = 33708, Miss_rate = 0.632, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 53312, Miss = 33601, Miss_rate = 0.630, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 53312, Miss = 33196, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 53312, Miss = 33177, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 53312, Miss = 33146, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 53312, Miss = 33426, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 53312, Miss = 33303, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 426496
	L1D_total_cache_misses = 266775
	L1D_total_cache_miss_rate = 0.6255
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.099
	L1D_cache_fill_port_util = 0.097
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 97561
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 141600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 56263
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 62160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 65536
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 295424
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 131072

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4697, 4697, 4697, 4697, 4697, 4697, 4697, 4697, 4697, 4697, 4697, 4697, 4697, 4697, 4697, 4697, 4697, 4697, 4697, 4697, 4697, 4697, 4697, 4697, 4697, 4697, 4697, 4697, 4697, 4697, 4697, 4697, 
gpgpu_n_tot_thrd_icount = 38477824
gpgpu_n_tot_w_icount = 1202432
gpgpu_n_stall_shd_mem = 294912
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 156405
gpgpu_n_mem_write_global = 131072
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3162112
gpgpu_n_store_insn = 131072
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 24576
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 294912
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:94429	W0_Idle:1984177	W0_Scoreboard:3141214	W1:0	W2:0	W3:0	W4:131072	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1071360
single_issue_nums: WS0:300608	WS1:300608	WS2:300608	WS3:300608	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1251240 {8:156405,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5242880 {40:131072,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6256200 {40:156405,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1048576 {8:131072,}
maxmflatency = 1147 
max_icnt2mem_latency = 134 
maxmrqlatency = 296 
max_icnt2sh_latency = 60 
averagemflatency = 455 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:92044 	43185 	2568 	3612 	8560 	7420 	3212 	341 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	146872 	26785 	113815 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	287117 	115 	237 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	256509 	29039 	1607 	275 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	46 	172 	188 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         8         8         8         8         8         8         8         8        16        12         2         2         2         2 
dram[1]:         8         8         8        16         8         8         8         8         8         8        16        12         2         2         2         2 
dram[2]:         8         8         8         8         8        13         8         8        12         8        11        16         2         2         2         2 
dram[3]:         8         8         8        12         8         8         8         8         5         8        14        15         2         2         2         2 
dram[4]:         8         8         8         8         8         8         4         8         5         8        12        16         2         2         2         2 
dram[5]:         8         8         8         8         8         8         8         8         8         8        12        16         4         2         2         3 
dram[6]:         8         8         7         8         8         8         8         8         7         8        12        12         2         2         2         2 
dram[7]:         6         8         8         8        12         8         8         8         8         8        12        16         3         2         2         2 
dram[8]:         8         8         8         8         8         8         8         8         8         8        16        13         2         2         2         2 
dram[9]:         8         8         8         8         8         8         8         8         8         8        16        16         2         2         2         2 
dram[10]:         8         8         8         8         8        12         8         8         8         8        12        14         2         2         2         2 
dram[11]:         4         8         8        16         8         8         8         8         4         8        16        16         2         2         3         2 
dram[12]:         7         8         8         8         8         8         8         8         8         8        16        16         2         2         2         2 
dram[13]:         6         8         8         8         8        12         8         8         8         8        13        16         2         2         2         2 
dram[14]:         8         8         8        16         8         8         8         8         8         8        12        16         2         2         2         2 
dram[15]:         8         8         5         4         8         8         5         8         8         8        16        11         2         2         2         2 
dram[16]:         8         8         8         8         8         8         8         8         8         8        16        16         2         2         2         2 
dram[17]:         8         8         8         8         8         8         8         8         8         8        12        16         2         2         2         3 
dram[18]:         8         8         8        16         8        16         8         8         4         8        12        16         4         2         2         2 
dram[19]:         8         8         8        16        12        16         8         8         7         8        12        16         2         2         2         2 
dram[20]:         8         8        16         8         8         8         8         8         8         8        12        16         2         2         2         2 
dram[21]:         8         8        16        16         8         8         8         8         8         8        16        16         2         2         2         2 
dram[22]:         8         8         8         8         8         8         8         8         8         8        16        16         2         4         2         2 
dram[23]:         8         8         8         8         8         8         8         8         8         8        12        16         2         2         2         2 
dram[24]:         7         8         8        16         8         8         8         8         8        12        16        13         2         2         2         2 
dram[25]:         8         8         8         8         8         8         8         8         8         8        12        16         2         2         2         2 
dram[26]:         8         8         8         8        16         8         8         8         8         8        12        16         2         2         2         2 
dram[27]:         8         4         8         8         8         8         8         8         8         8        12        16         2         2         2         4 
dram[28]:         8         8         8        16         8         8         8         8         8         8        12        16         2         2         2         2 
dram[29]:         8         8         8         8         8         8         8         8         8         8        16        13         2         2         2         2 
dram[30]:         8         8         8         8         8         8         8         8         8         8        12        16         2         2         2         2 
dram[31]:         8         8         8         8         8         8         8         8         8        12        16        16         2         2         2         2 
maximum service time to same row:
dram[0]:      6377      8344      9951      6274      7520      8123      7012      6254      6439      6273      6768      8898      6389      8919      7978      8982 
dram[1]:      6718      8834      6381      9649      6241      8397      6332      6672      6927      7623      8986      6266      6425      9882      6487      6341 
dram[2]:      7402      8108      6277      6961      9261      8926      7042      6382      7462      6999      6371      8858      6374      6257      6209      7727 
dram[3]:      7830      6265      7680      7282      6532      7986      6337      7407      8053      6451      8755      6361      6940      8503      8952      6257 
dram[4]:      6242      6301      7936     10763      6421      8890      7567      6448      6682      6373      9229      6630      6253      6305      9005      9622 
dram[5]:      6254     11829      6257      8343      6306      6249      9206      8585      7540      7872      6338     10674      8977      9662      8921      6241 
dram[6]:      8782     11354      8336      6330      7760     10021      7484      8968      8859      6704      8947      6804      7651      6224      6286      6229 
dram[7]:      6289      6317      8514      8786      8863      8875      6381      6317      8846      6378      9077      9860     12185      6915      6286      8867 
dram[8]:      8296      8902      7038      9624      6703      6297      8417      7433      6261      6265      9174     11757      6270      8830      6929      6902 
dram[9]:      7099      8052      6901      6612      6346     11432      6381      9791      7219      6491      7273      6361      6369      6269      8899      8943 
dram[10]:      7662      6213      7843      6699      9128      7628      7483      6333      6302      6265      6403      7543      6237      6317      6208      6964 
dram[11]:      8759      6245     12805      6406      8061      6230     15520      6265      8890      6302      6333      6314      8393      6409      9703     11419 
dram[12]:     11654      6309      7514      8882      8069      6229      6366      6272      6253      6350      6273      6232      6208      6269      6337      6527 
dram[13]:      7330     10230      8811      7902      6681      9575      7571      8081      7034      8125      8627     11052      6847      8902      6748      6390 
dram[14]:      6233      6455      6405      6390      6354      6269      8815      7955      7494      7619      6370      6350      6229      6273     12123      8838 
dram[15]:      6318      8646      7074      6207      6696      6282      8894      8900      6253      6258      8971      9578      6229     12149      6445     13034 
dram[16]:      7145      7302      6415      6765      9286      6242      6397      8278      6353      6382      7341      7655      6503      6308      6269      7626 
dram[17]:      7102      8794      7156      6298      6362      6422      8818      7941      6405      6326      9848      6341     12278      8782      6599      6406 
dram[18]:     11447      8790     10344      9296      7206      6234      6233      8605      6302      9111      6297      9422      7146     10099      8859      6261 
dram[19]:      6348     11558      7264      7639      7344      8831      9459      6425      7123      8056      7723      8523      6964      6321      6605      6265 
dram[20]:      7212      6544      7604      6405      6281      6229      6840      6321      9938     11644      6523     11044      6333      6290      6675      6314 
dram[21]:      7273      6390      6246      8890      7146      8939      6843      8918      6253      6424      6245      7771      7370      7250      6212      6703 
dram[22]:      8843      7727      6300      6548      8538      6338      6229      6657      8930      7655      8359      8879      9622      7923      6266      8902 
dram[23]:      8144      6857      7084      6237      7293      6350      6333      9101      6347      9005      9780      6250     10248      6487     10336      6233 
dram[24]:      6451      7423      7407      7286      8842      6261     10131      6277     11459      6671      7719      6258      8354      6238      6317      6858 
dram[25]:      6310      9002      6581      7492      9351      9095      6413      6425      6317      6320      6230      6229      6780      6265      8701      9245 
dram[26]:      7229     13486      9077      7222      6293      6353      7497      6409      6345      8806      6381     11436      7607      6809      8854      8979 
dram[27]:      6212      6285      6265      7763      6338      6259      8862      7037      6301      6603     16566      6866     12945      9566      6357      8906 
dram[28]:      6382      7197      6262      6297      6305      8834      7258      6209     12384     11316      7669      6245      6378      8890      8894      6853 
dram[29]:      6558      8835      8935      6362      7552      6822      6425      6413      6916      6224      6454      7628      6261      8851      8477      7058 
dram[30]:      6509      6285      6687      6250      7586      6452      8954      6265      7120      6381      7121      6249      9405      7311      6301      6420 
dram[31]:      6689      6249      6266      6316      7064      7324      8467      7615      6229      8902      6553      6302      7171      6377      6446      6816 
average row accesses per activate:
dram[0]:  1.121711  1.182482  1.191837  1.139466  1.173333  1.196610  1.188679  1.150877  1.148855  1.170455  1.208333  1.216730  1.096886  1.094118  1.098814  1.098485 
dram[1]:  1.189427  1.125461  1.141844  1.205224  1.173077  1.243363  1.203540  1.179916  1.106667  1.200873  1.225092  1.178862  1.084906  1.111111  1.084291  1.119231 
dram[2]:  1.176229  1.134483  1.134146  1.160714  1.191882  1.240157  1.192000  1.151316  1.180556  1.119874  1.177122  1.216028  1.089965  1.089655  1.139535  1.123077 
dram[3]:  1.154135  1.165441  1.193833  1.178030  1.237500  1.228137  1.169173  1.177966  1.153846  1.197628  1.197133  1.163333  1.102837  1.139303  1.114173  1.120172 
dram[4]:  1.152091  1.193548  1.184685  1.151111  1.185022  1.336493  1.156951  1.188596  1.122378  1.158672  1.208889  1.242291  1.168950  1.126923  1.105839  1.074733 
dram[5]:  1.127586  1.134680  1.121212  1.159468  1.183521  1.176656  1.209924  1.144201  1.083056  1.149466  1.176667  1.281250  1.110266  1.097015  1.115385  1.105691 
dram[6]:  1.196581  1.167969  1.113014  1.184615  1.159322  1.219298  1.128114  1.156951  1.163551  1.199115  1.216326  1.160959  1.116883  1.119403  1.130909  1.147887 
dram[7]:  1.207627  1.135952  1.122807  1.170125  1.227451  1.199262  1.160142  1.157480  1.179039  1.156364  1.261261  1.254980  1.094650  1.125954  1.096990  1.111111 
dram[8]:  1.132812  1.141379  1.134483  1.200803  1.169675  1.197880  1.180392  1.233010  1.185950  1.174545  1.221804  1.264706  1.092308  1.138340  1.127854  1.156951 
dram[9]:  1.212389  1.193676  1.122867  1.125000  1.176667  1.218750  1.130742  1.148148  1.119048  1.137457  1.156923  1.159744  1.087912  1.094697  1.183908  1.079498 
dram[10]:  1.142336  1.126316  1.195745  1.141104  1.189591  1.232456  1.162791  1.115132  1.134228  1.138060  1.217742  1.364532  1.109966  1.122449  1.119565  1.057432 
dram[11]:  1.118644  1.153846  1.202335  1.222641  1.202586  1.182927  1.169565  1.115819  1.165413  1.201465  1.197411  1.211321  1.117391  1.123595  1.106719  1.113445 
dram[12]:  1.144981  1.150470  1.223629  1.196000  1.150641  1.204225  1.136213  1.112637  1.197917  1.191336  1.165563  1.227273  1.086687  1.081325  1.130435  1.133858 
dram[13]:  1.164706  1.203620  1.143791  1.185874  1.169014  1.181070  1.134831  1.146853  1.128814  1.151163  1.192982  1.174497  1.103203  1.120833  1.127049  1.127572 
dram[14]:  1.189286  1.167808  1.178182  1.200772  1.160410  1.211321  1.242291  1.157258  1.177606  1.166667  1.225681  1.262295  1.080645  1.090253  1.127119  1.119835 
dram[15]:  1.184116  1.259259  1.133956  1.144487  1.202899  1.187500  1.130282  1.203704  1.215447  1.182759  1.190840  1.197183  1.098592  1.126984  1.149780  1.127907 
dram[16]:  1.144444  1.165441  1.169611  1.221804  1.167969  1.174847  1.143860  1.156028  1.151852  1.131250  1.219331  1.205480  1.121094  1.070588  1.115385  1.108303 
dram[17]:  1.159259  1.152381  1.145594  1.179661  1.262548  1.185185  1.142857  1.143396  1.201581  1.167832  1.181818  1.227586  1.098655  1.157205  1.106299  1.094276 
dram[18]:  1.207729  1.169065  1.207469  1.284314  1.151203  1.164134  1.195833  1.180556  1.125000  1.188679  1.275862  1.295775  1.177034  1.123134  1.128000  1.124498 
dram[19]:  1.128302  1.225962  1.203620  1.216312  1.257919  1.219331  1.248756  1.192440  1.115830  1.124629  1.156997  1.207613  1.095785  1.055233  1.062284  1.122302 
dram[20]:  1.125850  1.139860  1.232653  1.201465  1.174721  1.167192  1.202479  1.181159  1.142308  1.237443  1.206107  1.226950  1.089404  1.136752  1.101562  1.140000 
dram[21]:  1.169291  1.237069  1.271186  1.221790  1.195572  1.151515  1.153310  1.178182  1.141868  1.177778  1.215909  1.213483  1.119835  1.089844  1.154762  1.129032 
dram[22]:  1.168776  1.178439  1.155642  1.148551  1.191083  1.197183  1.172549  1.199170  1.189003  1.136778  1.231707  1.268293  1.122677  1.145669  1.125000  1.101124 
dram[23]:  1.117021  1.130000  1.166667  1.190972  1.166667  1.220779  1.135762  1.102484  1.173228  1.207048  1.191882  1.250000  1.093525  1.105882  1.103846  1.108392 
dram[24]:  1.175510  1.169014  1.202290  1.213287  1.238461  1.177419  1.149466  1.137536  1.170455  1.184211  1.243590  1.196970  1.074733  1.108108  1.120755  1.080386 
dram[25]:  1.204461  1.225108  1.186131  1.169675  1.171329  1.219424  1.149635  1.170139  1.154799  1.199153  1.190938  1.213333  1.119835  1.126923  1.115079  1.088235 
dram[26]:  1.126394  1.174905  1.213740  1.223529  1.209220  1.231292  1.134100  1.144172  1.168582  1.220930  1.262948  1.349558  1.123932  1.079618  1.101887  1.076159 
dram[27]:  1.091716  1.124555  1.183908  1.187266  1.191083  1.235075  1.167315  1.183036  1.151613  1.146429  1.213740  1.298643  1.119342  1.097122  1.146939  1.097656 
dram[28]:  1.160584  1.196000  1.097421  1.163743  1.177994  1.191824  1.136986  1.141176  1.123188  1.120944  1.174545  1.207951  1.110759  1.115385  1.118959  1.067797 
dram[29]:  1.089552  1.206612  1.164516  1.197133  1.200000  1.169591  1.140845  1.103343  1.154440  1.201550  1.218868  1.188811  1.094890  1.131783  1.106007  1.128755 
dram[30]:  1.131034  1.205761  1.156352  1.222222  1.267490  1.157270  1.176030  1.135542  1.159722  1.203540  1.163763  1.279476  1.100719  1.096552  1.114391  1.080268 
dram[31]:  1.166065  1.169872  1.140000  1.165541  1.186046  1.218107  1.150171  1.163194  1.177083  1.198529  1.197080  1.205298  1.088000  1.089219  1.058020  1.111554 
average row locality = 160947/138615 = 1.161108
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       158       153       140       177       171       174       145       153       141       146       159       151       137       118       119       124 
dram[1]:       127       144       146       159       146       136       125       135       148       135       160       140       149       121       125       126 
dram[2]:       133       151       173       154       156       164       142       158       164       160       150       169       134       138       127       127 
dram[3]:       142       147       134       149       146       161       143       129       117       144       162       169       138        99       123       114 
dram[4]:       138       136       122       123       133       146       119       126       151       148       131       140       115       131       132       135 
dram[5]:       147       157       172       161       148       175       150       168       148       154       166       142       127       131       115       116 
dram[6]:       135       147       151       147       166       138       145       123       114       128       142       160       113       131       137       139 
dram[7]:       133       176       148       133       154       159       145       135       129       148       139       156       117       129       142       124 
dram[8]:       133       161       152       139       157       166       140       118       133       153       162       152       122       129       106       114 
dram[9]:       126       141       154       170       170       158       148       145       149       151       179       178       127       123        92       114 
dram[10]:       143       148       128       172       154       138       139       156       159       143       151       141       140       118       134       135 
dram[11]:       148       169       149       158       133       188       129       178       142       152       178       153       112       128       123       113 
dram[12]:       144       163       139       148       169       168       153       177       165       155       166       170       145       151       124       124 
dram[13]:       138       126       162       157       163       140       140       154       152       140       164       166       132       120       121       122 
dram[14]:       155       161       152       154       163       161       136       137       147       156       153       157       142       131       117       119 
dram[15]:       149       131       169       142       164       173       148       122       141       161       156       163       132       125       114       128 
dram[16]:       142       152       153       154       142       189       153       142       142       169       160       170       123       155       138       130 
dram[17]:       150       169       135       164       168       191       151       136       142       155       175       173       108       114       119       138 
dram[18]:       116       157       139       135       162       183       137       159       124       152       149       137       111       133       122       122 
dram[19]:       140       119       126       164       135       168       119       163       136       172       162       169       128       155       135       133 
dram[20]:       153       151       149       163       153       184       143       154       141       129       149       170       140       116       120       122 
dram[21]:       137       139       147       156       157       164       160       155       151       149       156       162       115       122       131       135 
dram[22]:       128       147       140       150       184       163       139       137       162       173       149       128       133       127       128       127 
dram[23]:       148       155       156       163       179       185       157       164       141       132       157       164       129       123       128       140 
dram[24]:       137       153       157       168       161       180       148       183       146       153       145       150       127       136       130       143 
dram[25]:       151       135       159       152       164       169       145       157       171       137       179       176       117       127       124       116 
dram[26]:       139       143       151       157       168       177       136       172       142       152       159       157       117       147       129       142 
dram[27]:       165       145       145       154       183       171       138       124       167       154       156       149       120       133       121       125 
dram[28]:       146       140       177       188       176       181       153       174       136       171       155       196       149       125       130       134 
dram[29]:       163       138       175       160       160       197       148       164       139       146       158       170       128       126       136       114 
dram[30]:       151       137       168       147       151       186       145       171       157       133       159       151       131       134       132       137 
dram[31]:       151       175       161       166       170       144       159       159       161       153       163       177       119       126       131       123 
total dram reads = 74910
bank skew: 197/92 = 2.14
chip skew: 2531/2126 = 1.19
number of total write accesses:
dram[0]:       183       171       152       207       181       179       170       175       160       163       160       169       180       161       159       166 
dram[1]:       143       161       176       164       159       145       147       147       184       140       172       150       196       149       158       165 
dram[2]:       154       178       199       171       167       151       156       192       176       195       169       180       181       178       167       165 
dram[3]:       165       170       137       162       151       162       168       149       138       159       172       180       173       130       161       147 
dram[4]:       165       160       141       136       136       136       139       145       170       166       141       142       141       162       171       167 
dram[5]:       180       180       198       188       168       198       167       197       178       169       187       145       165       163       146       156 
dram[6]:       145       152       175       161       176       140       172       135       135       143       156       179       145       169       174       187 
dram[7]:       153       200       172       149       159       166       181       159       141       170       141       159       149       166       186       166 
dram[8]:       157       170       177       160       167       173       161       136       154       170       163       149       162       159       141       144 
dram[9]:       148       162       175       199       183       154       172       165       180       180       197       185       170       166       114       144 
dram[10]:       170       173       153       200       166       143       161       183       179       162       151       136       183       157       175       178 
dram[11]:       182       191       160       166       147       200       140       217       168       176       192       168       146       172       157       152 
dram[12]:       164       204       151       151       190       174       189       228       180       175       186       181       207       208       162       165 
dram[13]:       159       140       188       162       169       147       163       174       181       157       176       184       178       149       154       153 
dram[14]:       178       180       172       157       177       160       146       150       158       173       162       151       193       171       149       152 
dram[15]:       179       141       196       159       168       188       173       138       158       182       156       177       180       159       147       163 
dram[16]:       167       165       178       171       157       194       173       184       169       193       168       182       164       209       181       177 
dram[17]:       163       194       164       184       159       193       177       167       162       179       189       183       137       151       162       187 
dram[18]:       134       168       152       127       173       200       150       181       155       163       147       139       135       168       160       158 
dram[19]:       159       136       140       179       143       160       132       184       153       207       177       180       158       208       172       179 
dram[20]:       178       175       153       165       163       186       148       172       156       142       167       176       189       150       162       163 
dram[21]:       160       148       153       158       167       178       171       169       179       169       165       162       156       157       160       180 
dram[22]:       149       170       157       167       190       177       160       152       184       201       154       132       169       164       178       167 
dram[23]:       167       184       180       180       192       191       186       192       157       142       166       176       175       159       159       177 
dram[24]:       151       179       158       179       161       185       175       214       163       162       146       166       175       192       167       193 
dram[25]:       173       148       166       172       171       170       170       180       202       146       189       188       154       166       157       143 
dram[26]:       164       167       167       155       173       185       160       202       163       163       158       148       146       192       163       183 
dram[27]:       204       171       165       163       191       160       162       141       190       167       162       138       152       172       160       156 
dram[28]:       172       160       206       211       188       198       179       214       174       209       168       199       202       165       171       181 
dram[29]:       202       154       186       175       164       203       176       199       160       164       165       170       172       166       177       149 
dram[30]:       177       156       187       161       157       204       169       206       177       139       175       142       175       184       170       186 
dram[31]:       172       190       181       179       187       152       178       176       178       173       165       187       153       167       179       156 
total dram writes = 86054
bank skew: 228/114 = 2.00
chip skew: 2997/2418 = 1.24
average mf latency per bank:
dram[0]:        829       816       823       808       792       812       790       833       840       832       831       770       793       776       774       775
dram[1]:        867       821       803       835       821       801       817       834       814       871       825       807       802       821       813       782
dram[2]:        832       807       807       814       796       837       843       785       827       792       826       798       775       806       804       810
dram[3]:        824       825       873       830       809       831       847       816       835       826       820       831       815       790       811       800
dram[4]:        830       810       840       833       855       836       859       846       872       842       834       788       813       815       802       837
dram[5]:        829       805       813       798       807       799       827       815       807       829       790       790       806       828       818       777
dram[6]:        877       853       833       827       830       836       816       876       818       835       818       799       800       811       806       780
dram[7]:        840       816       823       842       833       818       787       817       839       811       816       808       803       811       804       784
dram[8]:        847       849       819       809       823       818       828       790       863       834       817       829       782       832       779       809
dram[9]:        808       819       843       800       807       836       837       849       834       800       805       822       780       784       814       822
dram[10]:        819       823       805       800       789       817       820       847       842       827       835       806       791       798       805       794
dram[11]:        841       831       833       811       814       803       832       779       857       805       798       805       800       785       815       784
dram[12]:        838       782       837       839       810       796       805       791       818       814       808       811       754       781       798       801
dram[13]:        833       858       809       824       802       810       830       826       825       822       817       761       769       816       807       810
dram[14]:        795       809       833       808       815       794       851       839       830       814       818       815       771       790       811       803
dram[15]:        799       823       811       854       805       789       848       834       845       815       843       795       768       813       795       813
dram[16]:        842       836       813       798       813       824       854       774       838       820       801       788       789       786       791       780
dram[17]:        840       807       818       812       837       826       836       798       807       808       811       816       823       793       780       790
dram[18]:        858       816       836       823       841       802       843       783       819       826       829       804       842       808       793       797
dram[19]:        828       824       839       804       804       835       849       820       868       772       814       811       827       792       806       789
dram[20]:        818       831       834       828       793       832       874       815       852       798       791       798       773       811       789       785
dram[21]:        818       848       809       803       820       801       843       799       810       809       794       804       768       809       829       788
dram[22]:        839       841       822       832       813       806       829       861       830       803       817       793       807       805       754       805
dram[23]:        852       803       800       786       806       795       804       831       805       822       818       770       779       798       824       835
dram[24]:        851       797       826       793       818       831       822       815       844       789       807       799       769       749       808       776
dram[25]:        814       835       836       805       803       835       811       806       795       836       805       801       792       800       817       827
dram[26]:        819       800       819       810       827       806       817       809       808       819       820       817       818       807       811       818
dram[27]:        807       817       809       803       826       829       804       836       814       817       838       819       820       801       797       820
dram[28]:        836       803       827       787       800       777       816       782       797       794       803       816       791       805       810       792
dram[29]:        818       775       847       798       817       824       800       790       829       811       796       837       789       796       812       792
dram[30]:        783       812       831       799       814       791       795       813       834       846       819       846       788       769       802       769
dram[31]:        797       809       818       814       763       774       821       822       821       792       823       813       805       796       776       808
maximum mf latency per bank:
dram[0]:        951       901       932       929       949       943       963       933       928       897       895       898       912       908       904       905
dram[1]:        891       937       989       936       908       920       913       880       923       893       922       922       945       883       920       901
dram[2]:        893       938       962       931       928       962       923       902       933       932       920       956       887       922       893       888
dram[3]:        912       921       896       930       927       957       889       904       925       928       907       895       876       862       928       903
dram[4]:        905       888       883       876       953       889       881       897       933       896       890       894       898       895       951       946
dram[5]:        930       923       922       939       976       924       932       939       922       922       936       961      1009       893       923       920
dram[6]:        910       899       979       888       876       926      1018       881       903       913       934       899       877       956       984       895
dram[7]:        918       897       920       933       953       979       960       916       927       954       897       922      1016       997       908       908
dram[8]:        938       890       911       910       907       914       925       900       928      1010       923       895       933       963       874       911
dram[9]:        937       920       904       941       909       922       933       910       954       950       906       940       955       911       880       918
dram[10]:        949       936       893       900       917       933       922       905       933       934       916       893       919       922       936       946
dram[11]:        926       885       946       951       904       983       894       955       893       901       925       920       891       902       938       920
dram[12]:        908       947       917       912       904       945       987       931       887       926       890       955       916       916       908       941
dram[13]:        973       939       972       902       919       890       923       936       896       930       998       947       916       892       945       882
dram[14]:        975       914       925       874       948       898       898       925       903       942       909      1002       987       894       928       969
dram[15]:        914       922       921       955       936       926       902       928       934       997       896       921       905       894       913       907
dram[16]:        899       899       914       916       918       944       912       914       909       905       894       944       903       967       889       940
dram[17]:        930       928       910       986       951       954       918       935       905      1014       960       953       938       897       914       890
dram[18]:        894       898       886       921       946       965       899       898       917       919       960       883       915       896       914       932
dram[19]:        896       893       917       921       916       935       947       925       941       898       922       925       914       954       908       915
dram[20]:        926       951       897       913       946       930       900       923       901       940       922       948      1065       941       889       911
dram[21]:        914       925      1003       914       885       932       936       921       904       922       939       932       943       921       928       890
dram[22]:        926      1013       922      1006      1019       972       919       912       927       943       930       893       931       930       936       957
dram[23]:        894       897       912       968       939       932       905       918       909       908       945      1015       911       889       929       975
dram[24]:        950       939       888       914       893       931       921      1004       951       901       902       891       895       929       895       915
dram[25]:        902       907       932       925       896       952      1022       944       997       887       950       921       879       923       964       943
dram[26]:       1010       942       946       900       964       969       883      1147       916       962       895       934       961       933       983       937
dram[27]:        928       982       912       912       954       927       887       900       974       946       894       894       927       951       953       907
dram[28]:        924       959       990       927       908       959       938       952       898       977       936       982       939       955       911       911
dram[29]:        914       921       921       952       981       961       899      1002       995       904       919       984       936       928       897       939
dram[30]:        949       898       916       974       967       910       945       925      1007       975       923       946       949       993       901       960
dram[31]:        898       926       907       979       974       902       966       944       908       962       913       886       908       913       950       898
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156406 n_nop=143134 n_act=4419 n_pre=4403 n_ref_event=0 n_req=5102 n_rd=2366 n_rd_L2_A=0 n_write=2072 n_wr_bk=664 bw_util=0.03262
n_activity=76025 dram_eff=0.06711
bk0: 158a 148026i bk1: 153a 149059i bk2: 140a 149749i bk3: 177a 146843i bk4: 171a 148029i bk5: 174a 148263i bk6: 145a 149252i bk7: 153a 148754i bk8: 141a 149133i bk9: 146a 149410i bk10: 159a 149364i bk11: 151a 149046i bk12: 137a 148420i bk13: 118a 149615i bk14: 119a 149473i bk15: 124a 149017i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.133869
Row_Buffer_Locality_read = 0.106086
Row_Buffer_Locality_write = 0.157895
Bank_Level_Parallism = 2.276944
Bank_Level_Parallism_Col = 1.534208
Bank_Level_Parallism_Ready = 1.048412
write_to_read_ratio_blp_rw_average = 0.536436
GrpLevelPara = 1.380808 

BW Util details:
bwutil = 0.032620 
total_CMD = 156406 
util_bw = 5102 
Wasted_Col = 30430 
Wasted_Row = 19869 
Idle = 101005 

BW Util Bottlenecks: 
RCDc_limit = 22626 
RCDWRc_limit = 19455 
WTRc_limit = 4250 
RTWc_limit = 5980 
CCDLc_limit = 1250 
rwq = 0 
CCDLc_limit_alone = 918 
WTRc_limit_alone = 4084 
RTWc_limit_alone = 5814 

Commands details: 
total_CMD = 156406 
n_nop = 143134 
Read = 2366 
Write = 2072 
L2_Alloc = 0 
L2_WB = 664 
n_act = 4419 
n_pre = 4403 
n_ref = 0 
n_req = 5102 
total_req = 5102 

Dual Bus Interface Util: 
issued_total_row = 8822 
issued_total_col = 5102 
Row_Bus_Util =  0.056404 
CoL_Bus_Util = 0.032620 
Either_Row_CoL_Bus_Util = 0.084856 
Issued_on_Two_Bus_Simul_Util = 0.004169 
issued_two_Eff = 0.049126 
queue_avg = 0.113129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.113129
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156406 n_nop=144049 n_act=4127 n_pre=4111 n_ref_event=0 n_req=4778 n_rd=2222 n_rd_L2_A=0 n_write=1976 n_wr_bk=580 bw_util=0.03055
n_activity=71547 dram_eff=0.06678
bk0: 127a 150298i bk1: 144a 148905i bk2: 146a 148599i bk3: 159a 149019i bk4: 146a 149408i bk5: 136a 150257i bk6: 125a 150134i bk7: 135a 150058i bk8: 148a 148144i bk9: 135a 150299i bk10: 160a 148768i bk11: 140a 149807i bk12: 149a 147361i bk13: 121a 149879i bk14: 125a 149448i bk15: 126a 149248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136249
Row_Buffer_Locality_read = 0.097210
Row_Buffer_Locality_write = 0.170188
Bank_Level_Parallism = 2.276927
Bank_Level_Parallism_Col = 1.536114
Bank_Level_Parallism_Ready = 1.043324
write_to_read_ratio_blp_rw_average = 0.529217
GrpLevelPara = 1.388277 

BW Util details:
bwutil = 0.030549 
total_CMD = 156406 
util_bw = 4778 
Wasted_Col = 28060 
Wasted_Row = 18829 
Idle = 104739 

BW Util Bottlenecks: 
RCDc_limit = 21351 
RCDWRc_limit = 17897 
WTRc_limit = 3940 
RTWc_limit = 4913 
CCDLc_limit = 1100 
rwq = 0 
CCDLc_limit_alone = 794 
WTRc_limit_alone = 3776 
RTWc_limit_alone = 4771 

Commands details: 
total_CMD = 156406 
n_nop = 144049 
Read = 2222 
Write = 1976 
L2_Alloc = 0 
L2_WB = 580 
n_act = 4127 
n_pre = 4111 
n_ref = 0 
n_req = 4778 
total_req = 4778 

Dual Bus Interface Util: 
issued_total_row = 8238 
issued_total_col = 4778 
Row_Bus_Util =  0.052671 
CoL_Bus_Util = 0.030549 
Either_Row_CoL_Bus_Util = 0.079006 
Issued_on_Two_Bus_Simul_Util = 0.004213 
issued_two_Eff = 0.053330 
queue_avg = 0.105137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.105137
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156406 n_nop=143008 n_act=4481 n_pre=4465 n_ref_event=0 n_req=5179 n_rd=2400 n_rd_L2_A=0 n_write=2096 n_wr_bk=683 bw_util=0.03311
n_activity=74800 dram_eff=0.06924
bk0: 133a 149798i bk1: 151a 148510i bk2: 173a 147215i bk3: 154a 148733i bk4: 156a 148886i bk5: 164a 149423i bk6: 142a 149422i bk7: 158a 147794i bk8: 164a 148435i bk9: 160a 147444i bk10: 150a 148829i bk11: 169a 148395i bk12: 134a 148637i bk13: 138a 148393i bk14: 127a 149419i bk15: 127a 149076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.134775
Row_Buffer_Locality_read = 0.109167
Row_Buffer_Locality_write = 0.156891
Bank_Level_Parallism = 2.384850
Bank_Level_Parallism_Col = 1.586784
Bank_Level_Parallism_Ready = 1.058506
write_to_read_ratio_blp_rw_average = 0.541538
GrpLevelPara = 1.427823 

BW Util details:
bwutil = 0.033113 
total_CMD = 156406 
util_bw = 5179 
Wasted_Col = 29837 
Wasted_Row = 19187 
Idle = 102203 

BW Util Bottlenecks: 
RCDc_limit = 22632 
RCDWRc_limit = 19654 
WTRc_limit = 4417 
RTWc_limit = 6331 
CCDLc_limit = 1330 
rwq = 0 
CCDLc_limit_alone = 965 
WTRc_limit_alone = 4231 
RTWc_limit_alone = 6152 

Commands details: 
total_CMD = 156406 
n_nop = 143008 
Read = 2400 
Write = 2096 
L2_Alloc = 0 
L2_WB = 683 
n_act = 4481 
n_pre = 4465 
n_ref = 0 
n_req = 5179 
total_req = 5179 

Dual Bus Interface Util: 
issued_total_row = 8946 
issued_total_col = 5179 
Row_Bus_Util =  0.057197 
CoL_Bus_Util = 0.033113 
Either_Row_CoL_Bus_Util = 0.085662 
Issued_on_Two_Bus_Simul_Util = 0.004648 
issued_two_Eff = 0.054262 
queue_avg = 0.138038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.138038
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156406 n_nop=144177 n_act=4057 n_pre=4041 n_ref_event=0 n_req=4740 n_rd=2217 n_rd_L2_A=0 n_write=1964 n_wr_bk=560 bw_util=0.03031
n_activity=71860 dram_eff=0.06598
bk0: 142a 149155i bk1: 147a 148976i bk2: 134a 150109i bk3: 149a 149169i bk4: 146a 149641i bk5: 161a 149351i bk6: 143a 149186i bk7: 129a 149875i bk8: 117a 150413i bk9: 144a 149424i bk10: 162a 148680i bk11: 169a 148154i bk12: 138a 148974i bk13: 99a 150861i bk14: 123a 149223i bk15: 114a 150074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.144093
Row_Buffer_Locality_read = 0.096527
Row_Buffer_Locality_write = 0.185890
Bank_Level_Parallism = 2.250684
Bank_Level_Parallism_Col = 1.533357
Bank_Level_Parallism_Ready = 1.040709
write_to_read_ratio_blp_rw_average = 0.529498
GrpLevelPara = 1.379850 

BW Util details:
bwutil = 0.030312 
total_CMD = 156406 
util_bw = 4741 
Wasted_Col = 27905 
Wasted_Row = 18881 
Idle = 104879 

BW Util Bottlenecks: 
RCDc_limit = 21336 
RCDWRc_limit = 17353 
WTRc_limit = 3823 
RTWc_limit = 4921 
CCDLc_limit = 1160 
rwq = 0 
CCDLc_limit_alone = 813 
WTRc_limit_alone = 3649 
RTWc_limit_alone = 4748 

Commands details: 
total_CMD = 156406 
n_nop = 144177 
Read = 2217 
Write = 1964 
L2_Alloc = 0 
L2_WB = 560 
n_act = 4057 
n_pre = 4041 
n_ref = 0 
n_req = 4740 
total_req = 4741 

Dual Bus Interface Util: 
issued_total_row = 8098 
issued_total_col = 4741 
Row_Bus_Util =  0.051776 
CoL_Bus_Util = 0.030312 
Either_Row_CoL_Bus_Util = 0.078188 
Issued_on_Two_Bus_Simul_Util = 0.003900 
issued_two_Eff = 0.049881 
queue_avg = 0.116997 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.116997
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156406 n_nop=144652 n_act=3890 n_pre=3874 n_ref_event=0 n_req=4544 n_rd=2126 n_rd_L2_A=0 n_write=1907 n_wr_bk=511 bw_util=0.02905
n_activity=70399 dram_eff=0.06455
bk0: 138a 149270i bk1: 136a 149743i bk2: 122a 150632i bk3: 123a 150472i bk4: 133a 150168i bk5: 146a 150774i bk6: 119a 150421i bk7: 126a 150165i bk8: 151a 148758i bk9: 148a 149149i bk10: 131a 150205i bk11: 140a 150352i bk12: 115a 150489i bk13: 131a 149154i bk14: 132a 148770i bk15: 135a 148683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.143926
Row_Buffer_Locality_read = 0.088429
Row_Buffer_Locality_write = 0.192721
Bank_Level_Parallism = 2.200617
Bank_Level_Parallism_Col = 1.517989
Bank_Level_Parallism_Ready = 1.039613
write_to_read_ratio_blp_rw_average = 0.522582
GrpLevelPara = 1.381628 

BW Util details:
bwutil = 0.029053 
total_CMD = 156406 
util_bw = 4544 
Wasted_Col = 26977 
Wasted_Row = 18390 
Idle = 106495 

BW Util Bottlenecks: 
RCDc_limit = 20734 
RCDWRc_limit = 16530 
WTRc_limit = 3846 
RTWc_limit = 4629 
CCDLc_limit = 1015 
rwq = 0 
CCDLc_limit_alone = 753 
WTRc_limit_alone = 3704 
RTWc_limit_alone = 4509 

Commands details: 
total_CMD = 156406 
n_nop = 144652 
Read = 2126 
Write = 1907 
L2_Alloc = 0 
L2_WB = 511 
n_act = 3890 
n_pre = 3874 
n_ref = 0 
n_req = 4544 
total_req = 4544 

Dual Bus Interface Util: 
issued_total_row = 7764 
issued_total_col = 4544 
Row_Bus_Util =  0.049640 
CoL_Bus_Util = 0.029053 
Either_Row_CoL_Bus_Util = 0.075151 
Issued_on_Two_Bus_Simul_Util = 0.003542 
issued_two_Eff = 0.047133 
queue_avg = 0.093922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0939222
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156406 n_nop=142966 n_act=4500 n_pre=4484 n_ref_event=0 n_req=5162 n_rd=2377 n_rd_L2_A=0 n_write=2097 n_wr_bk=688 bw_util=0.033
n_activity=77368 dram_eff=0.06672
bk0: 147a 148426i bk1: 157a 148150i bk2: 172a 147290i bk3: 161a 148043i bk4: 148a 149051i bk5: 175a 147761i bk6: 150a 148945i bk7: 168a 147665i bk8: 148a 148022i bk9: 154a 148419i bk10: 166a 148243i bk11: 142a 150443i bk12: 127a 149103i bk13: 131a 149019i bk14: 115a 150029i bk15: 116a 149763i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128245
Row_Buffer_Locality_read = 0.103071
Row_Buffer_Locality_write = 0.149731
Bank_Level_Parallism = 2.286952
Bank_Level_Parallism_Col = 1.533638
Bank_Level_Parallism_Ready = 1.050562
write_to_read_ratio_blp_rw_average = 0.542129
GrpLevelPara = 1.386160 

BW Util details:
bwutil = 0.033004 
total_CMD = 156406 
util_bw = 5162 
Wasted_Col = 31148 
Wasted_Row = 20222 
Idle = 99874 

BW Util Bottlenecks: 
RCDc_limit = 22830 
RCDWRc_limit = 19947 
WTRc_limit = 4333 
RTWc_limit = 6492 
CCDLc_limit = 1253 
rwq = 0 
CCDLc_limit_alone = 867 
WTRc_limit_alone = 4163 
RTWc_limit_alone = 6276 

Commands details: 
total_CMD = 156406 
n_nop = 142966 
Read = 2377 
Write = 2097 
L2_Alloc = 0 
L2_WB = 688 
n_act = 4500 
n_pre = 4484 
n_ref = 0 
n_req = 5162 
total_req = 5162 

Dual Bus Interface Util: 
issued_total_row = 8984 
issued_total_col = 5162 
Row_Bus_Util =  0.057440 
CoL_Bus_Util = 0.033004 
Either_Row_CoL_Bus_Util = 0.085930 
Issued_on_Two_Bus_Simul_Util = 0.004514 
issued_two_Eff = 0.052530 
queue_avg = 0.137635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.137635
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156406 n_nop=144017 n_act=4104 n_pre=4088 n_ref_event=0 n_req=4759 n_rd=2216 n_rd_L2_A=0 n_write=1976 n_wr_bk=568 bw_util=0.03043
n_activity=72662 dram_eff=0.06551
bk0: 135a 150036i bk1: 147a 149640i bk2: 151a 148474i bk3: 147a 149344i bk4: 166a 148483i bk5: 138a 150182i bk6: 145a 148715i bk7: 123a 150409i bk8: 114a 150570i bk9: 128a 150265i bk10: 142a 149643i bk11: 160a 148573i bk12: 113a 150204i bk13: 131a 148943i bk14: 137a 148816i bk15: 139a 148643i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.137634
Row_Buffer_Locality_read = 0.092960
Row_Buffer_Locality_write = 0.176563
Bank_Level_Parallism = 2.240230
Bank_Level_Parallism_Col = 1.524465
Bank_Level_Parallism_Ready = 1.046429
write_to_read_ratio_blp_rw_average = 0.523477
GrpLevelPara = 1.389678 

BW Util details:
bwutil = 0.030434 
total_CMD = 156406 
util_bw = 4760 
Wasted_Col = 28362 
Wasted_Row = 18799 
Idle = 104485 

BW Util Bottlenecks: 
RCDc_limit = 21530 
RCDWRc_limit = 17725 
WTRc_limit = 4259 
RTWc_limit = 5297 
CCDLc_limit = 1035 
rwq = 0 
CCDLc_limit_alone = 723 
WTRc_limit_alone = 4078 
RTWc_limit_alone = 5166 

Commands details: 
total_CMD = 156406 
n_nop = 144017 
Read = 2216 
Write = 1976 
L2_Alloc = 0 
L2_WB = 568 
n_act = 4104 
n_pre = 4088 
n_ref = 0 
n_req = 4759 
total_req = 4760 

Dual Bus Interface Util: 
issued_total_row = 8192 
issued_total_col = 4760 
Row_Bus_Util =  0.052377 
CoL_Bus_Util = 0.030434 
Either_Row_CoL_Bus_Util = 0.079211 
Issued_on_Two_Bus_Simul_Util = 0.003600 
issued_two_Eff = 0.045444 
queue_avg = 0.103532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.103532
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156406 n_nop=143752 n_act=4196 n_pre=4180 n_ref_event=0 n_req=4883 n_rd=2267 n_rd_L2_A=0 n_write=2014 n_wr_bk=603 bw_util=0.03123
n_activity=73310 dram_eff=0.06662
bk0: 133a 149834i bk1: 176a 147326i bk2: 148a 148897i bk3: 133a 149763i bk4: 154a 149194i bk5: 159a 148827i bk6: 145a 148451i bk7: 135a 149454i bk8: 129a 150347i bk9: 148a 149055i bk10: 139a 150257i bk11: 156a 149417i bk12: 117a 149792i bk13: 129a 149299i bk14: 142a 148280i bk15: 124a 149105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.140692
Row_Buffer_Locality_read = 0.099250
Row_Buffer_Locality_write = 0.176606
Bank_Level_Parallism = 2.269748
Bank_Level_Parallism_Col = 1.551415
Bank_Level_Parallism_Ready = 1.049959
write_to_read_ratio_blp_rw_average = 0.533944
GrpLevelPara = 1.397545 

BW Util details:
bwutil = 0.031226 
total_CMD = 156406 
util_bw = 4884 
Wasted_Col = 28847 
Wasted_Row = 19174 
Idle = 103501 

BW Util Bottlenecks: 
RCDc_limit = 21867 
RCDWRc_limit = 18134 
WTRc_limit = 3849 
RTWc_limit = 6132 
CCDLc_limit = 1203 
rwq = 0 
CCDLc_limit_alone = 856 
WTRc_limit_alone = 3689 
RTWc_limit_alone = 5945 

Commands details: 
total_CMD = 156406 
n_nop = 143752 
Read = 2267 
Write = 2014 
L2_Alloc = 0 
L2_WB = 603 
n_act = 4196 
n_pre = 4180 
n_ref = 0 
n_req = 4883 
total_req = 4884 

Dual Bus Interface Util: 
issued_total_row = 8376 
issued_total_col = 4884 
Row_Bus_Util =  0.053553 
CoL_Bus_Util = 0.031226 
Either_Row_CoL_Bus_Util = 0.080905 
Issued_on_Two_Bus_Simul_Util = 0.003875 
issued_two_Eff = 0.047890 
queue_avg = 0.129196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.129196
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156406 n_nop=144075 n_act=4082 n_pre=4066 n_ref_event=0 n_req=4780 n_rd=2237 n_rd_L2_A=0 n_write=1975 n_wr_bk=568 bw_util=0.03056
n_activity=73577 dram_eff=0.06497
bk0: 133a 149377i bk1: 161a 148373i bk2: 152a 148385i bk3: 139a 149420i bk4: 157a 148864i bk5: 166a 148723i bk6: 140a 149646i bk7: 118a 150728i bk8: 133a 149713i bk9: 153a 148860i bk10: 162a 148802i bk11: 152a 149881i bk12: 122a 149241i bk13: 129a 149245i bk14: 106a 150470i bk15: 114a 150510i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.146025
Row_Buffer_Locality_read = 0.102369
Row_Buffer_Locality_write = 0.184428
Bank_Level_Parallism = 2.234957
Bank_Level_Parallism_Col = 1.536956
Bank_Level_Parallism_Ready = 1.043724
write_to_read_ratio_blp_rw_average = 0.528165
GrpLevelPara = 1.393510 

BW Util details:
bwutil = 0.030561 
total_CMD = 156406 
util_bw = 4780 
Wasted_Col = 28071 
Wasted_Row = 19516 
Idle = 104039 

BW Util Bottlenecks: 
RCDc_limit = 21427 
RCDWRc_limit = 17539 
WTRc_limit = 3913 
RTWc_limit = 5275 
CCDLc_limit = 1165 
rwq = 0 
CCDLc_limit_alone = 843 
WTRc_limit_alone = 3754 
RTWc_limit_alone = 5112 

Commands details: 
total_CMD = 156406 
n_nop = 144075 
Read = 2237 
Write = 1975 
L2_Alloc = 0 
L2_WB = 568 
n_act = 4082 
n_pre = 4066 
n_ref = 0 
n_req = 4780 
total_req = 4780 

Dual Bus Interface Util: 
issued_total_row = 8148 
issued_total_col = 4780 
Row_Bus_Util =  0.052095 
CoL_Bus_Util = 0.030561 
Either_Row_CoL_Bus_Util = 0.078840 
Issued_on_Two_Bus_Simul_Util = 0.003817 
issued_two_Eff = 0.048415 
queue_avg = 0.109292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.109292
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156406 n_nop=143342 n_act=4382 n_pre=4366 n_ref_event=0 n_req=5018 n_rd=2325 n_rd_L2_A=0 n_write=2055 n_wr_bk=639 bw_util=0.03209
n_activity=74741 dram_eff=0.06715
bk0: 126a 150277i bk1: 141a 149512i bk2: 154a 148542i bk3: 170a 147304i bk4: 170a 148295i bk5: 158a 149237i bk6: 148a 148672i bk7: 145a 148895i bk8: 149a 148232i bk9: 151a 148473i bk10: 179a 147235i bk11: 178a 147597i bk12: 127a 148962i bk13: 123a 149063i bk14: 92a 151763i bk15: 114a 149670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126744
Row_Buffer_Locality_read = 0.101935
Row_Buffer_Locality_write = 0.148162
Bank_Level_Parallism = 2.321142
Bank_Level_Parallism_Col = 1.556098
Bank_Level_Parallism_Ready = 1.046424
write_to_read_ratio_blp_rw_average = 0.544361
GrpLevelPara = 1.407896 

BW Util details:
bwutil = 0.032090 
total_CMD = 156406 
util_bw = 5019 
Wasted_Col = 29621 
Wasted_Row = 19551 
Idle = 102215 

BW Util Bottlenecks: 
RCDc_limit = 22149 
RCDWRc_limit = 19312 
WTRc_limit = 4115 
RTWc_limit = 6094 
CCDLc_limit = 1241 
rwq = 0 
CCDLc_limit_alone = 891 
WTRc_limit_alone = 3931 
RTWc_limit_alone = 5928 

Commands details: 
total_CMD = 156406 
n_nop = 143342 
Read = 2325 
Write = 2055 
L2_Alloc = 0 
L2_WB = 639 
n_act = 4382 
n_pre = 4366 
n_ref = 0 
n_req = 5018 
total_req = 5019 

Dual Bus Interface Util: 
issued_total_row = 8748 
issued_total_col = 5019 
Row_Bus_Util =  0.055931 
CoL_Bus_Util = 0.032090 
Either_Row_CoL_Bus_Util = 0.083526 
Issued_on_Two_Bus_Simul_Util = 0.004495 
issued_two_Eff = 0.053812 
queue_avg = 0.130391 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.130391
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156406 n_nop=143571 n_act=4304 n_pre=4288 n_ref_event=0 n_req=4969 n_rd=2299 n_rd_L2_A=0 n_write=2038 n_wr_bk=632 bw_util=0.03177
n_activity=74001 dram_eff=0.06715
bk0: 143a 148766i bk1: 148a 148661i bk2: 128a 149734i bk3: 172a 147424i bk4: 154a 148868i bk5: 138a 150216i bk6: 139a 149363i bk7: 156a 147978i bk8: 159a 148169i bk9: 143a 149065i bk10: 151a 149792i bk11: 141a 150820i bk12: 140a 148496i bk13: 118a 149470i bk14: 134a 148826i bk15: 135a 148367i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.133830
Row_Buffer_Locality_read = 0.098304
Row_Buffer_Locality_write = 0.164419
Bank_Level_Parallism = 2.316917
Bank_Level_Parallism_Col = 1.549078
Bank_Level_Parallism_Ready = 1.051318
write_to_read_ratio_blp_rw_average = 0.533496
GrpLevelPara = 1.397483 

BW Util details:
bwutil = 0.031770 
total_CMD = 156406 
util_bw = 4969 
Wasted_Col = 29189 
Wasted_Row = 19124 
Idle = 103124 

BW Util Bottlenecks: 
RCDc_limit = 22008 
RCDWRc_limit = 18766 
WTRc_limit = 4105 
RTWc_limit = 5762 
CCDLc_limit = 1218 
rwq = 0 
CCDLc_limit_alone = 882 
WTRc_limit_alone = 3930 
RTWc_limit_alone = 5601 

Commands details: 
total_CMD = 156406 
n_nop = 143571 
Read = 2299 
Write = 2038 
L2_Alloc = 0 
L2_WB = 632 
n_act = 4304 
n_pre = 4288 
n_ref = 0 
n_req = 4969 
total_req = 4969 

Dual Bus Interface Util: 
issued_total_row = 8592 
issued_total_col = 4969 
Row_Bus_Util =  0.054934 
CoL_Bus_Util = 0.031770 
Either_Row_CoL_Bus_Util = 0.082062 
Issued_on_Two_Bus_Simul_Util = 0.004642 
issued_two_Eff = 0.056564 
queue_avg = 0.134253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.134253
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156406 n_nop=143292 n_act=4374 n_pre=4358 n_ref_event=0 n_req=5085 n_rd=2353 n_rd_L2_A=0 n_write=2072 n_wr_bk=662 bw_util=0.03252
n_activity=75763 dram_eff=0.06714
bk0: 148a 148257i bk1: 169a 147938i bk2: 149a 149327i bk3: 158a 149037i bk4: 133a 150206i bk5: 188a 147535i bk6: 129a 150199i bk7: 178a 146702i bk8: 142a 149155i bk9: 152a 148782i bk10: 178a 148002i bk11: 153a 149212i bk12: 112a 150169i bk13: 128a 149000i bk14: 123a 149408i bk15: 113a 149646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139823
Row_Buffer_Locality_read = 0.104547
Row_Buffer_Locality_write = 0.170205
Bank_Level_Parallism = 2.288398
Bank_Level_Parallism_Col = 1.547582
Bank_Level_Parallism_Ready = 1.051307
write_to_read_ratio_blp_rw_average = 0.537571
GrpLevelPara = 1.390953 

BW Util details:
bwutil = 0.032524 
total_CMD = 156406 
util_bw = 5087 
Wasted_Col = 29815 
Wasted_Row = 19724 
Idle = 101780 

BW Util Bottlenecks: 
RCDc_limit = 22437 
RCDWRc_limit = 19100 
WTRc_limit = 4167 
RTWc_limit = 6050 
CCDLc_limit = 1251 
rwq = 0 
CCDLc_limit_alone = 905 
WTRc_limit_alone = 3995 
RTWc_limit_alone = 5876 

Commands details: 
total_CMD = 156406 
n_nop = 143292 
Read = 2353 
Write = 2072 
L2_Alloc = 0 
L2_WB = 662 
n_act = 4374 
n_pre = 4358 
n_ref = 0 
n_req = 5085 
total_req = 5087 

Dual Bus Interface Util: 
issued_total_row = 8732 
issued_total_col = 5087 
Row_Bus_Util =  0.055829 
CoL_Bus_Util = 0.032524 
Either_Row_CoL_Bus_Util = 0.083846 
Issued_on_Two_Bus_Simul_Util = 0.004507 
issued_two_Eff = 0.053759 
queue_avg = 0.119804 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.119804
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156406 n_nop=142495 n_act=4651 n_pre=4635 n_ref_event=0 n_req=5374 n_rd=2461 n_rd_L2_A=0 n_write=2165 n_wr_bk=750 bw_util=0.03437
n_activity=78705 dram_eff=0.06831
bk0: 144a 149213i bk1: 163a 147249i bk2: 139a 149995i bk3: 148a 149463i bk4: 169a 147584i bk5: 168a 148523i bk6: 153a 147921i bk7: 177a 146233i bk8: 165a 148652i bk9: 155a 148761i bk10: 166a 148020i bk11: 170a 148441i bk12: 145a 147258i bk13: 151a 146986i bk14: 124a 149443i bk15: 124a 149297i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.134537
Row_Buffer_Locality_read = 0.106054
Row_Buffer_Locality_write = 0.158599
Bank_Level_Parallism = 2.334655
Bank_Level_Parallism_Col = 1.576090
Bank_Level_Parallism_Ready = 1.060640
write_to_read_ratio_blp_rw_average = 0.550517
GrpLevelPara = 1.419514 

BW Util details:
bwutil = 0.034372 
total_CMD = 156406 
util_bw = 5376 
Wasted_Col = 31625 
Wasted_Row = 20751 
Idle = 98654 

BW Util Bottlenecks: 
RCDc_limit = 23418 
RCDWRc_limit = 20643 
WTRc_limit = 4731 
RTWc_limit = 7361 
CCDLc_limit = 1369 
rwq = 0 
CCDLc_limit_alone = 942 
WTRc_limit_alone = 4528 
RTWc_limit_alone = 7137 

Commands details: 
total_CMD = 156406 
n_nop = 142495 
Read = 2461 
Write = 2165 
L2_Alloc = 0 
L2_WB = 750 
n_act = 4651 
n_pre = 4635 
n_ref = 0 
n_req = 5374 
total_req = 5376 

Dual Bus Interface Util: 
issued_total_row = 9286 
issued_total_col = 5376 
Row_Bus_Util =  0.059371 
CoL_Bus_Util = 0.034372 
Either_Row_CoL_Bus_Util = 0.088942 
Issued_on_Two_Bus_Simul_Util = 0.004802 
issued_two_Eff = 0.053986 
queue_avg = 0.152948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.152948
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156406 n_nop=143591 n_act=4275 n_pre=4259 n_ref_event=0 n_req=4930 n_rd=2297 n_rd_L2_A=0 n_write=2018 n_wr_bk=616 bw_util=0.03153
n_activity=73541 dram_eff=0.06705
bk0: 138a 149332i bk1: 126a 150344i bk2: 162a 147999i bk3: 157a 149103i bk4: 163a 148549i bk5: 140a 149760i bk6: 140a 149046i bk7: 154a 148485i bk8: 152a 148087i bk9: 140a 149214i bk10: 164a 148277i bk11: 166a 147917i bk12: 132a 148634i bk13: 120a 149907i bk14: 121a 149881i bk15: 122a 149903i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132860
Row_Buffer_Locality_read = 0.103178
Row_Buffer_Locality_write = 0.158754
Bank_Level_Parallism = 2.294638
Bank_Level_Parallism_Col = 1.559391
Bank_Level_Parallism_Ready = 1.054147
write_to_read_ratio_blp_rw_average = 0.541191
GrpLevelPara = 1.401067 

BW Util details:
bwutil = 0.031527 
total_CMD = 156406 
util_bw = 4931 
Wasted_Col = 29323 
Wasted_Row = 19344 
Idle = 102808 

BW Util Bottlenecks: 
RCDc_limit = 21950 
RCDWRc_limit = 18685 
WTRc_limit = 4066 
RTWc_limit = 6278 
CCDLc_limit = 1227 
rwq = 0 
CCDLc_limit_alone = 853 
WTRc_limit_alone = 3893 
RTWc_limit_alone = 6077 

Commands details: 
total_CMD = 156406 
n_nop = 143591 
Read = 2297 
Write = 2018 
L2_Alloc = 0 
L2_WB = 616 
n_act = 4275 
n_pre = 4259 
n_ref = 0 
n_req = 4930 
total_req = 4931 

Dual Bus Interface Util: 
issued_total_row = 8534 
issued_total_col = 4931 
Row_Bus_Util =  0.054563 
CoL_Bus_Util = 0.031527 
Either_Row_CoL_Bus_Util = 0.081934 
Issued_on_Two_Bus_Simul_Util = 0.004156 
issued_two_Eff = 0.050722 
queue_avg = 0.137469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.137469
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156406 n_nop=143585 n_act=4246 n_pre=4230 n_ref_event=0 n_req=4970 n_rd=2341 n_rd_L2_A=0 n_write=2017 n_wr_bk=612 bw_util=0.03178
n_activity=75417 dram_eff=0.0659
bk0: 155a 148764i bk1: 161a 148392i bk2: 152a 148825i bk3: 154a 149324i bk4: 163a 148324i bk5: 161a 149361i bk6: 136a 150282i bk7: 137a 149522i bk8: 147a 149291i bk9: 156a 148749i bk10: 153a 149382i bk11: 157a 149516i bk12: 142a 147854i bk13: 131a 148858i bk14: 117a 149939i bk15: 119a 149887i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.145674
Row_Buffer_Locality_read = 0.117898
Row_Buffer_Locality_write = 0.170407
Bank_Level_Parallism = 2.229958
Bank_Level_Parallism_Col = 1.529689
Bank_Level_Parallism_Ready = 1.051308
write_to_read_ratio_blp_rw_average = 0.529870
GrpLevelPara = 1.373327 

BW Util details:
bwutil = 0.031776 
total_CMD = 156406 
util_bw = 4970 
Wasted_Col = 29561 
Wasted_Row = 19818 
Idle = 102057 

BW Util Bottlenecks: 
RCDc_limit = 22110 
RCDWRc_limit = 18432 
WTRc_limit = 4211 
RTWc_limit = 5664 
CCDLc_limit = 1292 
rwq = 0 
CCDLc_limit_alone = 916 
WTRc_limit_alone = 4018 
RTWc_limit_alone = 5481 

Commands details: 
total_CMD = 156406 
n_nop = 143585 
Read = 2341 
Write = 2017 
L2_Alloc = 0 
L2_WB = 612 
n_act = 4246 
n_pre = 4230 
n_ref = 0 
n_req = 4970 
total_req = 4970 

Dual Bus Interface Util: 
issued_total_row = 8476 
issued_total_col = 4970 
Row_Bus_Util =  0.054192 
CoL_Bus_Util = 0.031776 
Either_Row_CoL_Bus_Util = 0.081973 
Issued_on_Two_Bus_Simul_Util = 0.003996 
issued_two_Eff = 0.048748 
queue_avg = 0.124458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.124458
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156406 n_nop=143569 n_act=4260 n_pre=4244 n_ref_event=0 n_req=4981 n_rd=2318 n_rd_L2_A=0 n_write=2039 n_wr_bk=625 bw_util=0.03185
n_activity=74852 dram_eff=0.06656
bk0: 149a 148689i bk1: 131a 150632i bk2: 169a 147348i bk3: 142a 149257i bk4: 164a 148953i bk5: 173a 148121i bk6: 148a 148267i bk7: 122a 150351i bk8: 141a 149746i bk9: 161a 148451i bk10: 156a 149529i bk11: 163a 148483i bk12: 132a 148816i bk13: 125a 149284i bk14: 114a 150151i bk15: 128a 149360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.144750
Row_Buffer_Locality_read = 0.103538
Row_Buffer_Locality_write = 0.180623
Bank_Level_Parallism = 2.272776
Bank_Level_Parallism_Col = 1.550638
Bank_Level_Parallism_Ready = 1.056202
write_to_read_ratio_blp_rw_average = 0.535253
GrpLevelPara = 1.407684 

BW Util details:
bwutil = 0.031853 
total_CMD = 156406 
util_bw = 4982 
Wasted_Col = 29398 
Wasted_Row = 19316 
Idle = 102710 

BW Util Bottlenecks: 
RCDc_limit = 22181 
RCDWRc_limit = 18440 
WTRc_limit = 4176 
RTWc_limit = 6205 
CCDLc_limit = 1184 
rwq = 0 
CCDLc_limit_alone = 813 
WTRc_limit_alone = 4019 
RTWc_limit_alone = 5991 

Commands details: 
total_CMD = 156406 
n_nop = 143569 
Read = 2318 
Write = 2039 
L2_Alloc = 0 
L2_WB = 625 
n_act = 4260 
n_pre = 4244 
n_ref = 0 
n_req = 4981 
total_req = 4982 

Dual Bus Interface Util: 
issued_total_row = 8504 
issued_total_col = 4982 
Row_Bus_Util =  0.054371 
CoL_Bus_Util = 0.031853 
Either_Row_CoL_Bus_Util = 0.082075 
Issued_on_Two_Bus_Simul_Util = 0.004149 
issued_two_Eff = 0.050557 
queue_avg = 0.122240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.12224
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156406 n_nop=142751 n_act=4550 n_pre=4534 n_ref_event=0 n_req=5246 n_rd=2414 n_rd_L2_A=0 n_write=2126 n_wr_bk=706 bw_util=0.03354
n_activity=76886 dram_eff=0.06823
bk0: 142a 149247i bk1: 152a 148928i bk2: 153a 148474i bk3: 154a 149032i bk4: 142a 149344i bk5: 189a 147164i bk6: 153a 148408i bk7: 142a 148590i bk8: 142a 149056i bk9: 169a 147501i bk10: 160a 148769i bk11: 170a 148329i bk12: 123a 149467i bk13: 155a 146987i bk14: 138a 148305i bk15: 130a 148811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132673
Row_Buffer_Locality_read = 0.105634
Row_Buffer_Locality_write = 0.155720
Bank_Level_Parallism = 2.344760
Bank_Level_Parallism_Col = 1.573953
Bank_Level_Parallism_Ready = 1.060236
write_to_read_ratio_blp_rw_average = 0.543326
GrpLevelPara = 1.414893 

BW Util details:
bwutil = 0.033541 
total_CMD = 156406 
util_bw = 5246 
Wasted_Col = 30725 
Wasted_Row = 20039 
Idle = 100396 

BW Util Bottlenecks: 
RCDc_limit = 22946 
RCDWRc_limit = 20137 
WTRc_limit = 4533 
RTWc_limit = 6881 
CCDLc_limit = 1335 
rwq = 0 
CCDLc_limit_alone = 906 
WTRc_limit_alone = 4314 
RTWc_limit_alone = 6671 

Commands details: 
total_CMD = 156406 
n_nop = 142751 
Read = 2414 
Write = 2126 
L2_Alloc = 0 
L2_WB = 706 
n_act = 4550 
n_pre = 4534 
n_ref = 0 
n_req = 5246 
total_req = 5246 

Dual Bus Interface Util: 
issued_total_row = 9084 
issued_total_col = 5246 
Row_Bus_Util =  0.058080 
CoL_Bus_Util = 0.033541 
Either_Row_CoL_Bus_Util = 0.087305 
Issued_on_Two_Bus_Simul_Util = 0.004316 
issued_two_Eff = 0.049432 
queue_avg = 0.141964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.141964
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156406 n_nop=143171 n_act=4416 n_pre=4400 n_ref_event=0 n_req=5139 n_rd=2388 n_rd_L2_A=0 n_write=2082 n_wr_bk=669 bw_util=0.03286
n_activity=74764 dram_eff=0.06874
bk0: 150a 148906i bk1: 169a 147690i bk2: 135a 149219i bk3: 164a 148229i bk4: 168a 149311i bk5: 191a 147322i bk6: 151a 148054i bk7: 136a 148982i bk8: 142a 149811i bk9: 155a 148458i bk10: 175a 147538i bk11: 173a 148411i bk12: 108a 150110i bk13: 114a 149974i bk14: 119a 149400i bk15: 138a 148184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.140689
Row_Buffer_Locality_read = 0.111390
Row_Buffer_Locality_write = 0.166121
Bank_Level_Parallism = 2.348509
Bank_Level_Parallism_Col = 1.573115
Bank_Level_Parallism_Ready = 1.057210
write_to_read_ratio_blp_rw_average = 0.541836
GrpLevelPara = 1.404739 

BW Util details:
bwutil = 0.032857 
total_CMD = 156406 
util_bw = 5139 
Wasted_Col = 30258 
Wasted_Row = 19121 
Idle = 101888 

BW Util Bottlenecks: 
RCDc_limit = 22600 
RCDWRc_limit = 19224 
WTRc_limit = 4339 
RTWc_limit = 7319 
CCDLc_limit = 1359 
rwq = 0 
CCDLc_limit_alone = 941 
WTRc_limit_alone = 4148 
RTWc_limit_alone = 7092 

Commands details: 
total_CMD = 156406 
n_nop = 143171 
Read = 2388 
Write = 2082 
L2_Alloc = 0 
L2_WB = 669 
n_act = 4416 
n_pre = 4400 
n_ref = 0 
n_req = 5139 
total_req = 5139 

Dual Bus Interface Util: 
issued_total_row = 8816 
issued_total_col = 5139 
Row_Bus_Util =  0.056366 
CoL_Bus_Util = 0.032857 
Either_Row_CoL_Bus_Util = 0.084620 
Issued_on_Two_Bus_Simul_Util = 0.004603 
issued_two_Eff = 0.054401 
queue_avg = 0.154610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.15461
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156406 n_nop=144217 n_act=4012 n_pre=3996 n_ref_event=0 n_req=4748 n_rd=2238 n_rd_L2_A=0 n_write=1952 n_wr_bk=558 bw_util=0.03036
n_activity=73741 dram_eff=0.06439
bk0: 116a 150878i bk1: 157a 148858i bk2: 139a 149824i bk3: 135a 150956i bk4: 162a 148359i bk5: 183a 147326i bk6: 137a 150018i bk7: 159a 148420i bk8: 124a 149485i bk9: 152a 149174i bk10: 149a 150115i bk11: 137a 150497i bk12: 111a 150713i bk13: 133a 149196i bk14: 122a 149687i bk15: 122a 149680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.155013
Row_Buffer_Locality_read = 0.113047
Row_Buffer_Locality_write = 0.192430
Bank_Level_Parallism = 2.180091
Bank_Level_Parallism_Col = 1.517594
Bank_Level_Parallism_Ready = 1.051601
write_to_read_ratio_blp_rw_average = 0.523039
GrpLevelPara = 1.377193 

BW Util details:
bwutil = 0.030357 
total_CMD = 156406 
util_bw = 4748 
Wasted_Col = 28136 
Wasted_Row = 19434 
Idle = 104088 

BW Util Bottlenecks: 
RCDc_limit = 21281 
RCDWRc_limit = 17251 
WTRc_limit = 4056 
RTWc_limit = 5225 
CCDLc_limit = 1083 
rwq = 0 
CCDLc_limit_alone = 754 
WTRc_limit_alone = 3888 
RTWc_limit_alone = 5064 

Commands details: 
total_CMD = 156406 
n_nop = 144217 
Read = 2238 
Write = 1952 
L2_Alloc = 0 
L2_WB = 558 
n_act = 4012 
n_pre = 3996 
n_ref = 0 
n_req = 4748 
total_req = 4748 

Dual Bus Interface Util: 
issued_total_row = 8008 
issued_total_col = 4748 
Row_Bus_Util =  0.051200 
CoL_Bus_Util = 0.030357 
Either_Row_CoL_Bus_Util = 0.077932 
Issued_on_Two_Bus_Simul_Util = 0.003625 
issued_two_Eff = 0.046517 
queue_avg = 0.103513 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.103513
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156406 n_nop=143484 n_act=4308 n_pre=4292 n_ref_event=0 n_req=4991 n_rd=2324 n_rd_L2_A=0 n_write=2036 n_wr_bk=631 bw_util=0.03191
n_activity=75813 dram_eff=0.06583
bk0: 140a 149178i bk1: 119a 150812i bk2: 126a 150512i bk3: 164a 148436i bk4: 135a 150358i bk5: 168a 148945i bk6: 119a 150871i bk7: 163a 148378i bk8: 136a 149285i bk9: 172a 147223i bk10: 162a 148052i bk11: 169a 148236i bk12: 128a 149272i bk13: 155a 147080i bk14: 135a 148384i bk15: 133a 148801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136846
Row_Buffer_Locality_read = 0.109294
Row_Buffer_Locality_write = 0.160855
Bank_Level_Parallism = 2.273444
Bank_Level_Parallism_Col = 1.547464
Bank_Level_Parallism_Ready = 1.055700
write_to_read_ratio_blp_rw_average = 0.539821
GrpLevelPara = 1.390074 

BW Util details:
bwutil = 0.031911 
total_CMD = 156406 
util_bw = 4991 
Wasted_Col = 29658 
Wasted_Row = 19746 
Idle = 102011 

BW Util Bottlenecks: 
RCDc_limit = 22066 
RCDWRc_limit = 18883 
WTRc_limit = 4344 
RTWc_limit = 6208 
CCDLc_limit = 1192 
rwq = 0 
CCDLc_limit_alone = 864 
WTRc_limit_alone = 4156 
RTWc_limit_alone = 6068 

Commands details: 
total_CMD = 156406 
n_nop = 143484 
Read = 2324 
Write = 2036 
L2_Alloc = 0 
L2_WB = 631 
n_act = 4308 
n_pre = 4292 
n_ref = 0 
n_req = 4991 
total_req = 4991 

Dual Bus Interface Util: 
issued_total_row = 8600 
issued_total_col = 4991 
Row_Bus_Util =  0.054985 
CoL_Bus_Util = 0.031911 
Either_Row_CoL_Bus_Util = 0.082618 
Issued_on_Two_Bus_Simul_Util = 0.004277 
issued_two_Eff = 0.051772 
queue_avg = 0.128748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.128748
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156406 n_nop=143574 n_act=4267 n_pre=4251 n_ref_event=0 n_req=4982 n_rd=2337 n_rd_L2_A=0 n_write=2029 n_wr_bk=616 bw_util=0.03185
n_activity=74328 dram_eff=0.06703
bk0: 153a 148306i bk1: 151a 148365i bk2: 149a 149763i bk3: 163a 148910i bk4: 153a 148932i bk5: 184a 147767i bk6: 143a 149751i bk7: 154a 148571i bk8: 141a 149317i bk9: 129a 150531i bk10: 149a 149199i bk11: 170a 148530i bk12: 140a 148072i bk13: 116a 149830i bk14: 120a 149454i bk15: 122a 149537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.143517
Row_Buffer_Locality_read = 0.115961
Row_Buffer_Locality_write = 0.167864
Bank_Level_Parallism = 2.300908
Bank_Level_Parallism_Col = 1.573317
Bank_Level_Parallism_Ready = 1.052991
write_to_read_ratio_blp_rw_average = 0.536991
GrpLevelPara = 1.415154 

BW Util details:
bwutil = 0.031853 
total_CMD = 156406 
util_bw = 4982 
Wasted_Col = 28821 
Wasted_Row = 19499 
Idle = 103104 

BW Util Bottlenecks: 
RCDc_limit = 21914 
RCDWRc_limit = 18558 
WTRc_limit = 4234 
RTWc_limit = 5979 
CCDLc_limit = 1180 
rwq = 0 
CCDLc_limit_alone = 847 
WTRc_limit_alone = 4072 
RTWc_limit_alone = 5808 

Commands details: 
total_CMD = 156406 
n_nop = 143574 
Read = 2337 
Write = 2029 
L2_Alloc = 0 
L2_WB = 616 
n_act = 4267 
n_pre = 4251 
n_ref = 0 
n_req = 4982 
total_req = 4982 

Dual Bus Interface Util: 
issued_total_row = 8518 
issued_total_col = 4982 
Row_Bus_Util =  0.054461 
CoL_Bus_Util = 0.031853 
Either_Row_CoL_Bus_Util = 0.082043 
Issued_on_Two_Bus_Simul_Util = 0.004271 
issued_two_Eff = 0.052057 
queue_avg = 0.135941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.135941
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156406 n_nop=143593 n_act=4228 n_pre=4212 n_ref_event=0 n_req=4968 n_rd=2336 n_rd_L2_A=0 n_write=2013 n_wr_bk=619 bw_util=0.03176
n_activity=74872 dram_eff=0.06635
bk0: 137a 149560i bk1: 139a 149990i bk2: 147a 149835i bk3: 156a 149191i bk4: 157a 149040i bk5: 164a 148185i bk6: 160a 148480i bk7: 155a 148809i bk8: 151a 148592i bk9: 149a 149170i bk10: 156a 149401i bk11: 162a 149063i bk12: 115a 149820i bk13: 122a 149508i bk14: 131a 149607i bk15: 135a 148447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.148953
Row_Buffer_Locality_read = 0.125856
Row_Buffer_Locality_write = 0.169453
Bank_Level_Parallism = 2.239518
Bank_Level_Parallism_Col = 1.531813
Bank_Level_Parallism_Ready = 1.045290
write_to_read_ratio_blp_rw_average = 0.534770
GrpLevelPara = 1.391385 

BW Util details:
bwutil = 0.031763 
total_CMD = 156406 
util_bw = 4968 
Wasted_Col = 29287 
Wasted_Row = 19670 
Idle = 102481 

BW Util Bottlenecks: 
RCDc_limit = 21918 
RCDWRc_limit = 18438 
WTRc_limit = 3843 
RTWc_limit = 5693 
CCDLc_limit = 1162 
rwq = 0 
CCDLc_limit_alone = 813 
WTRc_limit_alone = 3675 
RTWc_limit_alone = 5512 

Commands details: 
total_CMD = 156406 
n_nop = 143593 
Read = 2336 
Write = 2013 
L2_Alloc = 0 
L2_WB = 619 
n_act = 4228 
n_pre = 4212 
n_ref = 0 
n_req = 4968 
total_req = 4968 

Dual Bus Interface Util: 
issued_total_row = 8440 
issued_total_col = 4968 
Row_Bus_Util =  0.053962 
CoL_Bus_Util = 0.031763 
Either_Row_CoL_Bus_Util = 0.081921 
Issued_on_Two_Bus_Simul_Util = 0.003804 
issued_two_Eff = 0.046437 
queue_avg = 0.113730 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.11373
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156406 n_nop=143564 n_act=4266 n_pre=4250 n_ref_event=0 n_req=4986 n_rd=2315 n_rd_L2_A=0 n_write=2037 n_wr_bk=634 bw_util=0.03188
n_activity=74085 dram_eff=0.0673
bk0: 128a 149968i bk1: 147a 148947i bk2: 140a 149302i bk3: 150a 148823i bk4: 184a 147686i bk5: 163a 148547i bk6: 139a 149535i bk7: 137a 149822i bk8: 162a 148052i bk9: 173a 147284i bk10: 149a 149936i bk11: 128a 150729i bk12: 133a 148857i bk13: 127a 149136i bk14: 128a 148924i bk15: 127a 149115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.144404
Row_Buffer_Locality_read = 0.104104
Row_Buffer_Locality_write = 0.179334
Bank_Level_Parallism = 2.289050
Bank_Level_Parallism_Col = 1.549608
Bank_Level_Parallism_Ready = 1.050943
write_to_read_ratio_blp_rw_average = 0.528576
GrpLevelPara = 1.392767 

BW Util details:
bwutil = 0.031879 
total_CMD = 156406 
util_bw = 4986 
Wasted_Col = 29283 
Wasted_Row = 19386 
Idle = 102751 

BW Util Bottlenecks: 
RCDc_limit = 22152 
RCDWRc_limit = 18467 
WTRc_limit = 4243 
RTWc_limit = 6158 
CCDLc_limit = 1215 
rwq = 0 
CCDLc_limit_alone = 849 
WTRc_limit_alone = 4057 
RTWc_limit_alone = 5978 

Commands details: 
total_CMD = 156406 
n_nop = 143564 
Read = 2315 
Write = 2037 
L2_Alloc = 0 
L2_WB = 634 
n_act = 4266 
n_pre = 4250 
n_ref = 0 
n_req = 4986 
total_req = 4986 

Dual Bus Interface Util: 
issued_total_row = 8516 
issued_total_col = 4986 
Row_Bus_Util =  0.054448 
CoL_Bus_Util = 0.031879 
Either_Row_CoL_Bus_Util = 0.082107 
Issued_on_Two_Bus_Simul_Util = 0.004220 
issued_two_Eff = 0.051394 
queue_avg = 0.130705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.130705
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156406 n_nop=142930 n_act=4511 n_pre=4495 n_ref_event=0 n_req=5203 n_rd=2421 n_rd_L2_A=0 n_write=2099 n_wr_bk=684 bw_util=0.03327
n_activity=75908 dram_eff=0.06856
bk0: 148a 148885i bk1: 155a 148092i bk2: 156a 148294i bk3: 163a 148239i bk4: 179a 147864i bk5: 185a 147622i bk6: 157a 148124i bk7: 164a 147538i bk8: 141a 149683i bk9: 132a 150187i bk10: 157a 149063i bk11: 164a 148454i bk12: 129a 148677i bk13: 123a 149649i bk14: 128a 149406i bk15: 140a 148792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.133000
Row_Buffer_Locality_read = 0.115242
Row_Buffer_Locality_write = 0.148454
Bank_Level_Parallism = 2.348459
Bank_Level_Parallism_Col = 1.568747
Bank_Level_Parallism_Ready = 1.052844
write_to_read_ratio_blp_rw_average = 0.540900
GrpLevelPara = 1.407426 

BW Util details:
bwutil = 0.033272 
total_CMD = 156406 
util_bw = 5204 
Wasted_Col = 30523 
Wasted_Row = 19258 
Idle = 101421 

BW Util Bottlenecks: 
RCDc_limit = 22798 
RCDWRc_limit = 19858 
WTRc_limit = 4539 
RTWc_limit = 6507 
CCDLc_limit = 1337 
rwq = 0 
CCDLc_limit_alone = 939 
WTRc_limit_alone = 4338 
RTWc_limit_alone = 6310 

Commands details: 
total_CMD = 156406 
n_nop = 142930 
Read = 2421 
Write = 2099 
L2_Alloc = 0 
L2_WB = 684 
n_act = 4511 
n_pre = 4495 
n_ref = 0 
n_req = 5203 
total_req = 5204 

Dual Bus Interface Util: 
issued_total_row = 9006 
issued_total_col = 5204 
Row_Bus_Util =  0.057581 
CoL_Bus_Util = 0.033272 
Either_Row_CoL_Bus_Util = 0.086160 
Issued_on_Two_Bus_Simul_Util = 0.004693 
issued_two_Eff = 0.054467 
queue_avg = 0.124106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.124106
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156406 n_nop=143025 n_act=4458 n_pre=4442 n_ref_event=0 n_req=5183 n_rd=2417 n_rd_L2_A=0 n_write=2085 n_wr_bk=681 bw_util=0.03314
n_activity=76369 dram_eff=0.06787
bk0: 137a 149527i bk1: 153a 148665i bk2: 157a 149220i bk3: 168a 148352i bk4: 161a 149427i bk5: 180a 148139i bk6: 148a 148438i bk7: 183a 146634i bk8: 146a 149055i bk9: 153a 148775i bk10: 145a 150086i bk11: 150a 149101i bk12: 127a 148914i bk13: 136a 148247i bk14: 130a 149431i bk15: 143a 148105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139880
Row_Buffer_Locality_read = 0.120397
Row_Buffer_Locality_write = 0.156905
Bank_Level_Parallism = 2.316085
Bank_Level_Parallism_Col = 1.549876
Bank_Level_Parallism_Ready = 1.054409
write_to_read_ratio_blp_rw_average = 0.536839
GrpLevelPara = 1.402550 

BW Util details:
bwutil = 0.033138 
total_CMD = 156406 
util_bw = 5183 
Wasted_Col = 30578 
Wasted_Row = 19316 
Idle = 101329 

BW Util Bottlenecks: 
RCDc_limit = 22748 
RCDWRc_limit = 19632 
WTRc_limit = 4296 
RTWc_limit = 6445 
CCDLc_limit = 1272 
rwq = 0 
CCDLc_limit_alone = 893 
WTRc_limit_alone = 4117 
RTWc_limit_alone = 6245 

Commands details: 
total_CMD = 156406 
n_nop = 143025 
Read = 2417 
Write = 2085 
L2_Alloc = 0 
L2_WB = 681 
n_act = 4458 
n_pre = 4442 
n_ref = 0 
n_req = 5183 
total_req = 5183 

Dual Bus Interface Util: 
issued_total_row = 8900 
issued_total_col = 5183 
Row_Bus_Util =  0.056903 
CoL_Bus_Util = 0.033138 
Either_Row_CoL_Bus_Util = 0.085553 
Issued_on_Two_Bus_Simul_Util = 0.004488 
issued_two_Eff = 0.052462 
queue_avg = 0.136056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.136056
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156406 n_nop=143319 n_act=4337 n_pre=4321 n_ref_event=0 n_req=5074 n_rd=2379 n_rd_L2_A=0 n_write=2054 n_wr_bk=641 bw_util=0.03244
n_activity=76094 dram_eff=0.06668
bk0: 151a 149054i bk1: 135a 150215i bk2: 159a 148829i bk3: 152a 148436i bk4: 164a 148897i bk5: 169a 148586i bk6: 145a 148664i bk7: 157a 148362i bk8: 171a 147333i bk9: 137a 150021i bk10: 179a 147760i bk11: 176a 148207i bk12: 117a 149895i bk13: 127a 149325i bk14: 124a 149561i bk15: 116a 150073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.145250
Row_Buffer_Locality_read = 0.116856
Row_Buffer_Locality_write = 0.170315
Bank_Level_Parallism = 2.271062
Bank_Level_Parallism_Col = 1.554448
Bank_Level_Parallism_Ready = 1.053015
write_to_read_ratio_blp_rw_average = 0.537211
GrpLevelPara = 1.395243 

BW Util details:
bwutil = 0.032441 
total_CMD = 156406 
util_bw = 5074 
Wasted_Col = 30031 
Wasted_Row = 19650 
Idle = 101651 

BW Util Bottlenecks: 
RCDc_limit = 22421 
RCDWRc_limit = 18891 
WTRc_limit = 4273 
RTWc_limit = 6560 
CCDLc_limit = 1300 
rwq = 0 
CCDLc_limit_alone = 897 
WTRc_limit_alone = 4111 
RTWc_limit_alone = 6319 

Commands details: 
total_CMD = 156406 
n_nop = 143319 
Read = 2379 
Write = 2054 
L2_Alloc = 0 
L2_WB = 641 
n_act = 4337 
n_pre = 4321 
n_ref = 0 
n_req = 5074 
total_req = 5074 

Dual Bus Interface Util: 
issued_total_row = 8658 
issued_total_col = 5074 
Row_Bus_Util =  0.055356 
CoL_Bus_Util = 0.032441 
Either_Row_CoL_Bus_Util = 0.083673 
Issued_on_Two_Bus_Simul_Util = 0.004124 
issued_two_Eff = 0.049286 
queue_avg = 0.131817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.131817
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156406 n_nop=143351 n_act=4323 n_pre=4307 n_ref_event=0 n_req=5075 n_rd=2388 n_rd_L2_A=0 n_write=2046 n_wr_bk=643 bw_util=0.03246
n_activity=76025 dram_eff=0.06678
bk0: 139a 148911i bk1: 143a 148898i bk2: 151a 149235i bk3: 157a 149551i bk4: 168a 148400i bk5: 177a 148246i bk6: 136a 149301i bk7: 172a 147100i bk8: 142a 149122i bk9: 152a 149384i bk10: 159a 149638i bk11: 157a 150145i bk12: 117a 149842i bk13: 147a 147885i bk14: 129a 149110i bk15: 142a 147923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.148177
Row_Buffer_Locality_read = 0.124372
Row_Buffer_Locality_write = 0.169334
Bank_Level_Parallism = 2.268071
Bank_Level_Parallism_Col = 1.544438
Bank_Level_Parallism_Ready = 1.047666
write_to_read_ratio_blp_rw_average = 0.535072
GrpLevelPara = 1.391040 

BW Util details:
bwutil = 0.032460 
total_CMD = 156406 
util_bw = 5077 
Wasted_Col = 29802 
Wasted_Row = 20181 
Idle = 101346 

BW Util Bottlenecks: 
RCDc_limit = 22299 
RCDWRc_limit = 18838 
WTRc_limit = 4326 
RTWc_limit = 5905 
CCDLc_limit = 1307 
rwq = 0 
CCDLc_limit_alone = 920 
WTRc_limit_alone = 4149 
RTWc_limit_alone = 5695 

Commands details: 
total_CMD = 156406 
n_nop = 143351 
Read = 2388 
Write = 2046 
L2_Alloc = 0 
L2_WB = 643 
n_act = 4323 
n_pre = 4307 
n_ref = 0 
n_req = 5075 
total_req = 5077 

Dual Bus Interface Util: 
issued_total_row = 8630 
issued_total_col = 5077 
Row_Bus_Util =  0.055177 
CoL_Bus_Util = 0.032460 
Either_Row_CoL_Bus_Util = 0.083469 
Issued_on_Two_Bus_Simul_Util = 0.004169 
issued_two_Eff = 0.049943 
queue_avg = 0.148747 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.148747
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156406 n_nop=143463 n_act=4305 n_pre=4289 n_ref_event=0 n_req=5003 n_rd=2350 n_rd_L2_A=0 n_write=2029 n_wr_bk=625 bw_util=0.03199
n_activity=74640 dram_eff=0.06704
bk0: 165a 146710i bk1: 145a 148494i bk2: 145a 149368i bk3: 154a 148964i bk4: 183a 147668i bk5: 171a 149127i bk6: 138a 149383i bk7: 124a 150350i bk8: 167a 147951i bk9: 154a 148626i bk10: 156a 149289i bk11: 149a 150467i bk12: 120a 149693i bk13: 133a 148911i bk14: 121a 149919i bk15: 125a 149428i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139516
Row_Buffer_Locality_read = 0.117021
Row_Buffer_Locality_write = 0.159442
Bank_Level_Parallism = 2.280616
Bank_Level_Parallism_Col = 1.541248
Bank_Level_Parallism_Ready = 1.050360
write_to_read_ratio_blp_rw_average = 0.535135
GrpLevelPara = 1.391262 

BW Util details:
bwutil = 0.031994 
total_CMD = 156406 
util_bw = 5004 
Wasted_Col = 29404 
Wasted_Row = 19591 
Idle = 102407 

BW Util Bottlenecks: 
RCDc_limit = 22036 
RCDWRc_limit = 18893 
WTRc_limit = 4367 
RTWc_limit = 5485 
CCDLc_limit = 1196 
rwq = 0 
CCDLc_limit_alone = 838 
WTRc_limit_alone = 4170 
RTWc_limit_alone = 5324 

Commands details: 
total_CMD = 156406 
n_nop = 143463 
Read = 2350 
Write = 2029 
L2_Alloc = 0 
L2_WB = 625 
n_act = 4305 
n_pre = 4289 
n_ref = 0 
n_req = 5003 
total_req = 5004 

Dual Bus Interface Util: 
issued_total_row = 8594 
issued_total_col = 5004 
Row_Bus_Util =  0.054947 
CoL_Bus_Util = 0.031994 
Either_Row_CoL_Bus_Util = 0.082753 
Issued_on_Two_Bus_Simul_Util = 0.004188 
issued_two_Eff = 0.050607 
queue_avg = 0.130615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.130615
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156406 n_nop=141991 n_act=4831 n_pre=4815 n_ref_event=0 n_req=5526 n_rd=2531 n_rd_L2_A=0 n_write=2204 n_wr_bk=793 bw_util=0.03534
n_activity=78541 dram_eff=0.07038
bk0: 146a 148974i bk1: 140a 149473i bk2: 177a 146833i bk3: 188a 146711i bk4: 176a 147910i bk5: 181a 147549i bk6: 153a 148297i bk7: 174a 146461i bk8: 136a 148824i bk9: 171a 146781i bk10: 155a 148760i bk11: 196a 147232i bk12: 149a 147575i bk13: 125a 149283i bk14: 130a 148966i bk15: 134a 148290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.125769
Row_Buffer_Locality_read = 0.110628
Row_Buffer_Locality_write = 0.138564
Bank_Level_Parallism = 2.425270
Bank_Level_Parallism_Col = 1.591107
Bank_Level_Parallism_Ready = 1.064219
write_to_read_ratio_blp_rw_average = 0.554459
GrpLevelPara = 1.431846 

BW Util details:
bwutil = 0.035344 
total_CMD = 156406 
util_bw = 5528 
Wasted_Col = 32543 
Wasted_Row = 19697 
Idle = 98638 

BW Util Bottlenecks: 
RCDc_limit = 23877 
RCDWRc_limit = 21690 
WTRc_limit = 4988 
RTWc_limit = 7999 
CCDLc_limit = 1361 
rwq = 0 
CCDLc_limit_alone = 946 
WTRc_limit_alone = 4790 
RTWc_limit_alone = 7782 

Commands details: 
total_CMD = 156406 
n_nop = 141991 
Read = 2531 
Write = 2204 
L2_Alloc = 0 
L2_WB = 793 
n_act = 4831 
n_pre = 4815 
n_ref = 0 
n_req = 5526 
total_req = 5528 

Dual Bus Interface Util: 
issued_total_row = 9646 
issued_total_col = 5528 
Row_Bus_Util =  0.061673 
CoL_Bus_Util = 0.035344 
Either_Row_CoL_Bus_Util = 0.092164 
Issued_on_Two_Bus_Simul_Util = 0.004853 
issued_two_Eff = 0.052653 
queue_avg = 0.168414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.168414
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156406 n_nop=142872 n_act=4507 n_pre=4491 n_ref_event=0 n_req=5203 n_rd=2422 n_rd_L2_A=0 n_write=2093 n_wr_bk=689 bw_util=0.03327
n_activity=78573 dram_eff=0.06623
bk0: 163a 147280i bk1: 138a 149790i bk2: 175a 147701i bk3: 160a 148846i bk4: 160a 149014i bk5: 197a 147002i bk6: 148a 148622i bk7: 164a 147443i bk8: 139a 149418i bk9: 146a 149232i bk10: 158a 149100i bk11: 170a 148282i bk12: 128a 148761i bk13: 126a 149111i bk14: 136a 148594i bk15: 114a 150127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.133769
Row_Buffer_Locality_read = 0.114781
Row_Buffer_Locality_write = 0.150306
Bank_Level_Parallism = 2.264827
Bank_Level_Parallism_Col = 1.545415
Bank_Level_Parallism_Ready = 1.052075
write_to_read_ratio_blp_rw_average = 0.542613
GrpLevelPara = 1.392424 

BW Util details:
bwutil = 0.033272 
total_CMD = 156406 
util_bw = 5204 
Wasted_Col = 30930 
Wasted_Row = 20990 
Idle = 99282 

BW Util Bottlenecks: 
RCDc_limit = 22841 
RCDWRc_limit = 19963 
WTRc_limit = 4505 
RTWc_limit = 6196 
CCDLc_limit = 1273 
rwq = 0 
CCDLc_limit_alone = 902 
WTRc_limit_alone = 4311 
RTWc_limit_alone = 6019 

Commands details: 
total_CMD = 156406 
n_nop = 142872 
Read = 2422 
Write = 2093 
L2_Alloc = 0 
L2_WB = 689 
n_act = 4507 
n_pre = 4491 
n_ref = 0 
n_req = 5203 
total_req = 5204 

Dual Bus Interface Util: 
issued_total_row = 8998 
issued_total_col = 5204 
Row_Bus_Util =  0.057530 
CoL_Bus_Util = 0.033272 
Either_Row_CoL_Bus_Util = 0.086531 
Issued_on_Two_Bus_Simul_Util = 0.004271 
issued_two_Eff = 0.049357 
queue_avg = 0.149623 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.149623
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156406 n_nop=143092 n_act=4439 n_pre=4423 n_ref_event=0 n_req=5155 n_rd=2390 n_rd_L2_A=0 n_write=2083 n_wr_bk=682 bw_util=0.03296
n_activity=75258 dram_eff=0.0685
bk0: 151a 148415i bk1: 137a 149692i bk2: 168a 147866i bk3: 147a 149381i bk4: 151a 149736i bk5: 186a 146681i bk6: 145a 148959i bk7: 171a 146993i bk8: 157a 148362i bk9: 133a 150285i bk10: 159a 148646i bk11: 151a 150034i bk12: 131a 148797i bk13: 134a 147983i bk14: 132a 149095i bk15: 137a 147977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.138894
Row_Buffer_Locality_read = 0.109205
Row_Buffer_Locality_write = 0.164557
Bank_Level_Parallism = 2.349692
Bank_Level_Parallism_Col = 1.578605
Bank_Level_Parallism_Ready = 1.057614
write_to_read_ratio_blp_rw_average = 0.537435
GrpLevelPara = 1.413117 

BW Util details:
bwutil = 0.032959 
total_CMD = 156406 
util_bw = 5155 
Wasted_Col = 29919 
Wasted_Row = 19720 
Idle = 101612 

BW Util Bottlenecks: 
RCDc_limit = 22672 
RCDWRc_limit = 19399 
WTRc_limit = 4129 
RTWc_limit = 6688 
CCDLc_limit = 1336 
rwq = 0 
CCDLc_limit_alone = 943 
WTRc_limit_alone = 3968 
RTWc_limit_alone = 6456 

Commands details: 
total_CMD = 156406 
n_nop = 143092 
Read = 2390 
Write = 2083 
L2_Alloc = 0 
L2_WB = 682 
n_act = 4439 
n_pre = 4423 
n_ref = 0 
n_req = 5155 
total_req = 5155 

Dual Bus Interface Util: 
issued_total_row = 8862 
issued_total_col = 5155 
Row_Bus_Util =  0.056660 
CoL_Bus_Util = 0.032959 
Either_Row_CoL_Bus_Util = 0.085125 
Issued_on_Two_Bus_Simul_Util = 0.004495 
issued_two_Eff = 0.052802 
queue_avg = 0.164367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.164367
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156406 n_nop=142897 n_act=4509 n_pre=4493 n_ref_event=0 n_req=5211 n_rd=2438 n_rd_L2_A=0 n_write=2087 n_wr_bk=686 bw_util=0.03332
n_activity=76814 dram_eff=0.06784
bk0: 151a 149119i bk1: 175a 147716i bk2: 161a 148322i bk3: 166a 148033i bk4: 170a 148190i bk5: 144a 149671i bk6: 159a 148115i bk7: 159a 148402i bk8: 161a 148586i bk9: 153a 148908i bk10: 163a 149019i bk11: 177a 147929i bk12: 119a 149627i bk13: 126a 148887i bk14: 131a 148463i bk15: 123a 149669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.134715
Row_Buffer_Locality_read = 0.125923
Row_Buffer_Locality_write = 0.142445
Bank_Level_Parallism = 2.308687
Bank_Level_Parallism_Col = 1.563421
Bank_Level_Parallism_Ready = 1.055843
write_to_read_ratio_blp_rw_average = 0.545941
GrpLevelPara = 1.408036 

BW Util details:
bwutil = 0.033317 
total_CMD = 156406 
util_bw = 5211 
Wasted_Col = 30643 
Wasted_Row = 20044 
Idle = 100508 

BW Util Bottlenecks: 
RCDc_limit = 22681 
RCDWRc_limit = 20014 
WTRc_limit = 4433 
RTWc_limit = 6603 
CCDLc_limit = 1334 
rwq = 0 
CCDLc_limit_alone = 943 
WTRc_limit_alone = 4243 
RTWc_limit_alone = 6402 

Commands details: 
total_CMD = 156406 
n_nop = 142897 
Read = 2438 
Write = 2087 
L2_Alloc = 0 
L2_WB = 686 
n_act = 4509 
n_pre = 4493 
n_ref = 0 
n_req = 5211 
total_req = 5211 

Dual Bus Interface Util: 
issued_total_row = 9002 
issued_total_col = 5211 
Row_Bus_Util =  0.057555 
CoL_Bus_Util = 0.033317 
Either_Row_CoL_Bus_Util = 0.086371 
Issued_on_Two_Bus_Simul_Util = 0.004501 
issued_two_Eff = 0.052113 
queue_avg = 0.130021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.130021

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4508, Miss = 2197, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 4575, Miss = 2241, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4482, Miss = 2145, Miss_rate = 0.479, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4219, Miss = 2053, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4555, Miss = 2218, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4620, Miss = 2278, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4349, Miss = 2093, Miss_rate = 0.481, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4291, Miss = 2088, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 4208, Miss = 1994, Miss_rate = 0.474, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4211, Miss = 2039, Miss_rate = 0.484, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4583, Miss = 2220, Miss_rate = 0.484, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4595, Miss = 2254, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 4375, Miss = 2097, Miss_rate = 0.479, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 4334, Miss = 2095, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4368, Miss = 2101, Miss_rate = 0.481, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 4475, Miss = 2180, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4370, Miss = 2100, Miss_rate = 0.481, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4313, Miss = 2112, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 4488, Miss = 2169, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4527, Miss = 2211, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4479, Miss = 2170, Miss_rate = 0.484, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 4460, Miss = 2167, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4389, Miss = 2113, Miss_rate = 0.481, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4689, Miss = 2312, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 4682, Miss = 2275, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 4774, Miss = 2351, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 4544, Miss = 2209, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 4318, Miss = 2106, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4478, Miss = 2186, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 4373, Miss = 2172, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 4530, Miss = 2207, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 4417, Miss = 2150, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 4528, Miss = 2187, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 4758, Miss = 2353, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 4430, Miss = 2158, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 4690, Miss = 2312, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 4212, Miss = 2013, Miss_rate = 0.478, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 4386, Miss = 2177, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 4260, Miss = 2048, Miss_rate = 0.481, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 4671, Miss = 2312, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 4439, Miss = 2159, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 4464, Miss = 2207, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 4427, Miss = 2162, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 4417, Miss = 2187, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 4495, Miss = 2187, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 4448, Miss = 2165, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 4585, Miss = 2242, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 4610, Miss = 2278, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 4404, Miss = 2152, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 4726, Miss = 2350, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 4579, Miss = 2256, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 4431, Miss = 2177, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 4382, Miss = 2138, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 4595, Miss = 2296, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 4579, Miss = 2241, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 4328, Miss = 2138, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 4755, Miss = 2309, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 4865, Miss = 2426, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 4634, Miss = 2264, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 4538, Miss = 2251, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 4584, Miss = 2240, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 4541, Miss = 2233, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 4589, Miss = 2263, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 4548, Miss = 2262, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 287477
L2_total_cache_misses = 140446
L2_total_cache_miss_rate = 0.4885
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 81495
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67670
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7240
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 65536
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 156405
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 131072
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=287477
icnt_total_pkts_simt_to_mem=287477
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 287477
Req_Network_cycles = 208296
Req_Network_injected_packets_per_cycle =       1.3801 
Req_Network_conflicts_per_cycle =       0.0307
Req_Network_conflicts_per_cycle_util =       0.0448
Req_Bank_Level_Parallism =       2.0148
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0018
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0216

Reply_Network_injected_packets_num = 287477
Reply_Network_cycles = 208296
Reply_Network_injected_packets_per_cycle =        1.3801
Reply_Network_conflicts_per_cycle =        0.6175
Reply_Network_conflicts_per_cycle_util =       0.8966
Reply_Bank_Level_Parallism =       2.0042
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0105
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0173
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 34 sec (274 sec)
gpgpu_simulation_rate = 118843 (inst/sec)
gpgpu_simulation_rate = 760 (cycle/sec)
gpgpu_silicon_slowdown = 1489473x
GPGPU-Sim: detected inactive GPU simulation thread

total_us: 1 laps, 242905135 us


gen_hists: 1 laps, 242905135.000000 us/lap, 30363141.875000 us/cta

GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
