INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sim_1/new/core_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Core_tb'
