$date
  Sun Jun  9 07:26:00 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_alu $end
$var reg 8 ! a[7:0] $end
$var reg 8 " b[7:0] $end
$var reg 3 # alu_sel[2:0] $end
$var reg 8 $ alu_out[7:0] $end
$scope module uut $end
$var reg 8 % a[7:0] $end
$var reg 8 & b[7:0] $end
$var reg 3 ' alu_sel[2:0] $end
$var reg 8 ( alu_out[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000010 !
b00000011 "
b000 #
b00000101 $
b00000010 %
b00000011 &
b000 '
b00000101 (
#100000000
b00000100 !
b00000010 "
b001 #
b00000010 $
b00000100 %
b00000010 &
b001 '
b00000010 (
#200000000
b00001100 !
b00001010 "
b010 #
b00001000 $
b00001100 %
b00001010 &
b010 '
b00001000 (
#300000000
b011 #
b00001110 $
b011 '
b00001110 (
#400000000
b100 #
b00000110 $
b100 '
b00000110 (
#500000000
b101 #
b00011000 $
b101 '
b00011000 (
#600000000
b110 #
b00001101 $
b110 '
b00001101 (
#700000000
b111 #
b00001011 $
b111 '
b00001011 (
#800000000
