#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Tue Apr 13 19:02:49 2021
# Process ID: 11396
# Current directory: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19192 C:\Users\hamas\Documents\Carleton\ELEC3500\Lab9\Microphone - v2\lab9_v2\lab9_v2.xpr
# Log file: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/vivado.log
# Journal file: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone/lab9_v2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
set_property -dict [list CONFIG.input_width {8} CONFIG.phase_factor_width {8}] [get_ips xfft_0]
generate_target all [get_files  {{C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/xfft_0/xfft_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xfft_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xfft_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xfft_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'xfft_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'xfft_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xfft_0'...
catch { config_ip_cache -export [get_ips -all xfft_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/xfft_0/xfft_0.xci}}] -no_script -sync -force -quiet
reset_run xfft_0_synth_1
launch_runs -jobs 6 xfft_0_synth_1
[Tue Apr 13 19:19:15 2021] Launched xfft_0_synth_1...
Run output will be captured here: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/xfft_0_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'xfft_0'... please wait for 'xfft_0_synth_1' run to finish...
wait_on_run xfft_0_synth_1
[Tue Apr 13 19:19:15 2021] Waiting for xfft_0_synth_1 to finish...
[Tue Apr 13 19:19:20 2021] Waiting for xfft_0_synth_1 to finish...
[Tue Apr 13 19:19:25 2021] Waiting for xfft_0_synth_1 to finish...
[Tue Apr 13 19:19:30 2021] Waiting for xfft_0_synth_1 to finish...
[Tue Apr 13 19:19:41 2021] Waiting for xfft_0_synth_1 to finish...
[Tue Apr 13 19:19:51 2021] Waiting for xfft_0_synth_1 to finish...
[Tue Apr 13 19:20:01 2021] Waiting for xfft_0_synth_1 to finish...
[Tue Apr 13 19:20:11 2021] Waiting for xfft_0_synth_1 to finish...
[Tue Apr 13 19:20:31 2021] Waiting for xfft_0_synth_1 to finish...
[Tue Apr 13 19:20:51 2021] Waiting for xfft_0_synth_1 to finish...
[Tue Apr 13 19:21:11 2021] Waiting for xfft_0_synth_1 to finish...
[Tue Apr 13 19:21:32 2021] Waiting for xfft_0_synth_1 to finish...
[Tue Apr 13 19:21:37 2021] xfft_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:02:21 . Memory (MB): peak = 952.027 ; gain = 0.000
export_simulation -of_objects [get_files {{C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/xfft_0/xfft_0.xci}}] -directory {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.ip_user_files} -ipstatic_source_dir {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.cache/compile_simlib/modelsim} {questa=C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.cache/compile_simlib/questa} {riviera=C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.cache/compile_simlib/riviera} {activehdl=C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name dft -vendor xilinx.com -library ip -version 4.0 -module_name dft_0
set_property -dict [list CONFIG.Data_Width {8} CONFIG.Clock_Enable {true} CONFIG.Synchronous_Clear {false} CONFIG.Support_Size_1536 {false}] [get_ips dft_0]
generate_target {instantiation_template} [get_files {{c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/dft_0/dft_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dft_0'...
generate_target all [get_files  {{c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/dft_0/dft_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dft_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dft_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'dft_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dft_0'...
catch { config_ip_cache -export [get_ips -all dft_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/dft_0/dft_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/dft_0/dft_0.xci}}]
launch_runs -jobs 6 dft_0_synth_1
[Tue Apr 13 21:52:24 2021] Launched dft_0_synth_1...
Run output will be captured here: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/dft_0_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'dft_0'... please wait for 'dft_0_synth_1' run to finish...
wait_on_run dft_0_synth_1
[Tue Apr 13 21:52:25 2021] Waiting for dft_0_synth_1 to finish...
[Tue Apr 13 21:52:30 2021] Waiting for dft_0_synth_1 to finish...
[Tue Apr 13 21:52:35 2021] Waiting for dft_0_synth_1 to finish...
[Tue Apr 13 21:52:40 2021] Waiting for dft_0_synth_1 to finish...
[Tue Apr 13 21:52:50 2021] Waiting for dft_0_synth_1 to finish...
[Tue Apr 13 21:53:00 2021] Waiting for dft_0_synth_1 to finish...
[Tue Apr 13 21:53:10 2021] Waiting for dft_0_synth_1 to finish...
[Tue Apr 13 21:53:20 2021] Waiting for dft_0_synth_1 to finish...
[Tue Apr 13 21:53:41 2021] Waiting for dft_0_synth_1 to finish...
[Tue Apr 13 21:54:01 2021] Waiting for dft_0_synth_1 to finish...
[Tue Apr 13 21:54:01 2021] dft_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:01:36 . Memory (MB): peak = 999.980 ; gain = 0.000
export_simulation -of_objects [get_files {{c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/dft_0/dft_0.xci}}] -directory {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.ip_user_files} -ipstatic_source_dir {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.cache/compile_simlib/modelsim} {questa=C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.cache/compile_simlib/questa} {riviera=C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.cache/compile_simlib/riviera} {activehdl=C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Apr 13 22:24:46 2021] Launched synth_1...
Run output will be captured here: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/synth_1/runme.log
[Tue Apr 13 22:24:46 2021] Launched impl_1...
Run output will be captured here: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.3
  **** Build date : Oct 10 2016-19:47:06
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1042.102 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B06735A
set_property PROGRAM.FILE {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/impl_1/top.bit} [lindex [get_hw_devices xc7a100t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/impl_1/top.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Apr 13 22:28:37 2021] Launched synth_1...
Run output will be captured here: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/synth_1/runme.log
[Tue Apr 13 22:28:37 2021] Launched impl_1...
Run output will be captured here: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/impl_1/top.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292B06735A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292B06735A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B06735A
set_property -dict [list CONFIG.target_clock_frequency {1} CONFIG.output_ordering {natural_order} CONFIG.cyclic_prefix_insertion {false} CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {3}] [get_ips xfft_0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B06735A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
generate_target all [get_files  {{C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/xfft_0/xfft_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xfft_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xfft_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xfft_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'xfft_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'xfft_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xfft_0'...
catch { config_ip_cache -export [get_ips -all xfft_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/xfft_0/xfft_0.xci}}] -no_script -sync -force -quiet
reset_run xfft_0_synth_1
launch_runs -jobs 6 xfft_0_synth_1
[Tue Apr 13 23:18:39 2021] Launched xfft_0_synth_1...
Run output will be captured here: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/xfft_0_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'xfft_0'... please wait for 'xfft_0_synth_1' run to finish...
wait_on_run xfft_0_synth_1
[Tue Apr 13 23:18:39 2021] Waiting for xfft_0_synth_1 to finish...
[Tue Apr 13 23:18:44 2021] Waiting for xfft_0_synth_1 to finish...
[Tue Apr 13 23:18:49 2021] Waiting for xfft_0_synth_1 to finish...
[Tue Apr 13 23:18:54 2021] Waiting for xfft_0_synth_1 to finish...
[Tue Apr 13 23:19:05 2021] Waiting for xfft_0_synth_1 to finish...
[Tue Apr 13 23:19:15 2021] Waiting for xfft_0_synth_1 to finish...
[Tue Apr 13 23:19:25 2021] Waiting for xfft_0_synth_1 to finish...
[Tue Apr 13 23:19:35 2021] Waiting for xfft_0_synth_1 to finish...
[Tue Apr 13 23:19:55 2021] Waiting for xfft_0_synth_1 to finish...
[Tue Apr 13 23:20:15 2021] Waiting for xfft_0_synth_1 to finish...
[Tue Apr 13 23:20:36 2021] Waiting for xfft_0_synth_1 to finish...
[Tue Apr 13 23:20:56 2021] Waiting for xfft_0_synth_1 to finish...
[Tue Apr 13 23:20:56 2021] xfft_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:02:17 . Memory (MB): peak = 1305.621 ; gain = 0.000
export_simulation -of_objects [get_files {{C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/xfft_0/xfft_0.xci}}] -directory {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.ip_user_files} -ipstatic_source_dir {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.cache/compile_simlib/modelsim} {questa=C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.cache/compile_simlib/questa} {riviera=C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.cache/compile_simlib/riviera} {activehdl=C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
remove_files  -fileset xfft_0 {{C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/xfft_0/xfft_0.xci}}
INFO: [Project 1-386] Moving file 'C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/xfft_0/xfft_0.xci' from fileset 'xfft_0' to fileset 'sources_1'.
file delete -force {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/xfft_0}
file delete -force {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.ip_user_files/ip/xfft_0} {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.ip_user_files/sim_scripts/xfft_0}
remove_files  -fileset dft_0 {{c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/dft_0/dft_0.xci}}
INFO: [Project 1-386] Moving file 'c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/dft_0/dft_0.xci' from fileset 'dft_0' to fileset 'sources_1'.
file delete -force {c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/dft_0}
file delete -force {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.ip_user_files/ip/dft_0} {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.ip_user_files/sim_scripts/dft_0}
create_ip -name xfft -vendor xilinx.com -library ip -version 9.0 -module_name xfft_0
set_property -dict [list CONFIG.target_clock_frequency {1} CONFIG.input_width {8} CONFIG.phase_factor_width {8} CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {3}] [get_ips xfft_0]
generate_target {instantiation_template} [get_files {{c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/xfft_0/xfft_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xfft_0'...
generate_target all [get_files  {{c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/xfft_0/xfft_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xfft_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xfft_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'xfft_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'xfft_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xfft_0'...
catch { config_ip_cache -export [get_ips -all xfft_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/xfft_0/xfft_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/xfft_0/xfft_0.xci}}]
launch_runs -jobs 6 xfft_0_synth_1
[Tue Apr 13 23:43:38 2021] Launched xfft_0_synth_1...
Run output will be captured here: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/xfft_0_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'xfft_0'... please wait for 'xfft_0_synth_1' run to finish...
wait_on_run xfft_0_synth_1
[Tue Apr 13 23:43:38 2021] Waiting for xfft_0_synth_1 to finish...
[Tue Apr 13 23:43:43 2021] Waiting for xfft_0_synth_1 to finish...
[Tue Apr 13 23:43:49 2021] Waiting for xfft_0_synth_1 to finish...
[Tue Apr 13 23:43:54 2021] Waiting for xfft_0_synth_1 to finish...
[Tue Apr 13 23:44:04 2021] Waiting for xfft_0_synth_1 to finish...
[Tue Apr 13 23:44:14 2021] Waiting for xfft_0_synth_1 to finish...
[Tue Apr 13 23:44:24 2021] Waiting for xfft_0_synth_1 to finish...
[Tue Apr 13 23:44:34 2021] Waiting for xfft_0_synth_1 to finish...
[Tue Apr 13 23:44:54 2021] Waiting for xfft_0_synth_1 to finish...
[Tue Apr 13 23:45:14 2021] Waiting for xfft_0_synth_1 to finish...
[Tue Apr 13 23:45:35 2021] Waiting for xfft_0_synth_1 to finish...
[Tue Apr 13 23:45:50 2021] xfft_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:02:11 . Memory (MB): peak = 1305.805 ; gain = 0.000
export_simulation -of_objects [get_files {{c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/xfft_0/xfft_0.xci}}] -directory {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.ip_user_files} -ipstatic_source_dir {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.cache/compile_simlib/modelsim} {questa=C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.cache/compile_simlib/questa} {riviera=C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.cache/compile_simlib/riviera} {activehdl=C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
remove_files  -fileset xfft_0 {{c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/xfft_0/xfft_0.xci}}
INFO: [Project 1-386] Moving file 'c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/xfft_0/xfft_0.xci' from fileset 'xfft_0' to fileset 'sources_1'.
file delete -force {c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/xfft_0}
file delete -force {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.ip_user_files/ip/xfft_0} {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.ip_user_files/sim_scripts/xfft_0}
create_ip -name dft -vendor xilinx.com -library ip -version 4.0 -module_name dft_0
set_property -dict [list CONFIG.Data_Width {8} CONFIG.Clock_Enable {true} CONFIG.Synchronous_Clear {false}] [get_ips dft_0]
generate_target {instantiation_template} [get_files {{c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/dft_0/dft_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dft_0'...
generate_target all [get_files  {{c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/dft_0/dft_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dft_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dft_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'dft_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dft_0'...
catch { config_ip_cache -export [get_ips -all dft_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dft_0, cache-ID = 2f1594f73a81aac5; cache size = 62.678 MB.
export_ip_user_files -of_objects [get_files {{c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/dft_0/dft_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/dft_0/dft_0.xci}}]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/dft_0/dft_0.xci'
set_property -dict [list CONFIG.Clock_Enable {false}] [get_ips dft_0]
generate_target all [get_files  {{c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/dft_0/dft_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dft_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dft_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dft_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'dft_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dft_0'...
catch { config_ip_cache -export [get_ips -all dft_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/dft_0/dft_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/dft_0/dft_0.xci}}]
launch_runs -jobs 6 dft_0_synth_1
[Wed Apr 14 00:52:36 2021] Launched dft_0_synth_1...
Run output will be captured here: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/dft_0_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'dft_0'... please wait for 'dft_0_synth_1' run to finish...
wait_on_run dft_0_synth_1
[Wed Apr 14 00:52:36 2021] Waiting for dft_0_synth_1 to finish...
[Wed Apr 14 00:52:41 2021] Waiting for dft_0_synth_1 to finish...
[Wed Apr 14 00:52:46 2021] Waiting for dft_0_synth_1 to finish...
[Wed Apr 14 00:52:51 2021] Waiting for dft_0_synth_1 to finish...
[Wed Apr 14 00:53:01 2021] Waiting for dft_0_synth_1 to finish...
[Wed Apr 14 00:53:12 2021] Waiting for dft_0_synth_1 to finish...
[Wed Apr 14 00:53:22 2021] Waiting for dft_0_synth_1 to finish...
[Wed Apr 14 00:53:32 2021] Waiting for dft_0_synth_1 to finish...
[Wed Apr 14 00:53:47 2021] dft_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:11 . Memory (MB): peak = 1305.805 ; gain = 0.000
export_simulation -of_objects [get_files {{c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/dft_0/dft_0.xci}}] -directory {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.ip_user_files} -ipstatic_source_dir {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.cache/compile_simlib/modelsim} {questa=C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.cache/compile_simlib/questa} {riviera=C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.cache/compile_simlib/riviera} {activehdl=C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 14 01:04:22 2021] Launched synth_1...
Run output will be captured here: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/synth_1/runme.log
[Wed Apr 14 01:04:22 2021] Launched impl_1...
Run output will be captured here: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/impl_1/top.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/impl_1/top.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 14 01:07:23 2021] Launched synth_1...
Run output will be captured here: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/synth_1/runme.log
[Wed Apr 14 01:07:23 2021] Launched impl_1...
Run output will be captured here: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/impl_1/top.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/impl_1/top.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/impl_1/top.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 14 01:10:34 2021] Launched synth_1...
Run output will be captured here: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/synth_1/runme.log
[Wed Apr 14 01:10:34 2021] Launched impl_1...
Run output will be captured here: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/impl_1/top.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 14 01:13:45 2021] Launched synth_1...
Run output will be captured here: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/synth_1/runme.log
[Wed Apr 14 01:13:45 2021] Launched impl_1...
Run output will be captured here: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/impl_1/top.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 14 01:23:03 2021] Launched synth_1...
Run output will be captured here: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/synth_1/runme.log
[Wed Apr 14 01:23:03 2021] Launched impl_1...
Run output will be captured here: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/impl_1/top.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 14 01:25:20 2021] Launched synth_1...
Run output will be captured here: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/synth_1/runme.log
[Wed Apr 14 01:25:20 2021] Launched impl_1...
Run output will be captured here: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/impl_1/top.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 14 01:31:37 2021] Launched synth_1...
Run output will be captured here: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/synth_1/runme.log
[Wed Apr 14 01:31:37 2021] Launched impl_1...
Run output will be captured here: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/impl_1/top.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 14 01:43:22 2021] Launched synth_1...
Run output will be captured here: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/synth_1/runme.log
[Wed Apr 14 01:43:22 2021] Launched impl_1...
Run output will be captured here: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/impl_1/top.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 14 01:47:09 2021] Launched synth_1...
Run output will be captured here: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/synth_1/runme.log
[Wed Apr 14 01:47:09 2021] Launched impl_1...
Run output will be captured here: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/impl_1/top.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 14 01:50:09 2021] Launched synth_1...
Run output will be captured here: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/synth_1/runme.log
[Wed Apr 14 01:50:09 2021] Launched impl_1...
Run output will be captured here: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/impl_1/top.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292B06735A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B06735A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B06735A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 14 01:56:26 2021] Launched synth_1...
Run output will be captured here: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/synth_1/runme.log
[Wed Apr 14 01:56:26 2021] Launched impl_1...
Run output will be captured here: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/impl_1/top.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 14 01:59:40 2021] Launched synth_1...
Run output will be captured here: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/synth_1/runme.log
[Wed Apr 14 01:59:40 2021] Launched impl_1...
Run output will be captured here: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/impl_1/top.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
create_ip -name cic_compiler -vendor xilinx.com -library ip -version 4.0 -module_name cic_compiler_0
set_property -dict [list CONFIG.Number_Of_Stages {3} CONFIG.Input_Sample_Frequency {0.01} CONFIG.Input_Data_Width {2} CONFIG.Quantization {Truncation} CONFIG.Clock_Frequency {200.0} CONFIG.Output_Data_Width {6}] [get_ips cic_compiler_0]
generate_target {instantiation_template} [get_files {{c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/cic_compiler_0/cic_compiler_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cic_compiler_0'...
generate_target all [get_files  {{c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/cic_compiler_0/cic_compiler_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cic_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cic_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'cic_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cic_compiler_0'...
catch { config_ip_cache -export [get_ips -all cic_compiler_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/cic_compiler_0/cic_compiler_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/cic_compiler_0/cic_compiler_0.xci}}]
launch_runs -jobs 6 cic_compiler_0_synth_1
[Wed Apr 14 02:09:29 2021] Launched cic_compiler_0_synth_1...
Run output will be captured here: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/cic_compiler_0_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'cic_compiler_0'... please wait for 'cic_compiler_0_synth_1' run to finish...
wait_on_run cic_compiler_0_synth_1
[Wed Apr 14 02:09:29 2021] Waiting for cic_compiler_0_synth_1 to finish...
[Wed Apr 14 02:09:34 2021] Waiting for cic_compiler_0_synth_1 to finish...
[Wed Apr 14 02:09:40 2021] Waiting for cic_compiler_0_synth_1 to finish...
[Wed Apr 14 02:09:45 2021] Waiting for cic_compiler_0_synth_1 to finish...
[Wed Apr 14 02:09:55 2021] Waiting for cic_compiler_0_synth_1 to finish...
[Wed Apr 14 02:10:05 2021] Waiting for cic_compiler_0_synth_1 to finish...
[Wed Apr 14 02:10:05 2021] cic_compiler_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 1329.883 ; gain = 0.000
export_simulation -of_objects [get_files {{c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/cic_compiler_0/cic_compiler_0.xci}}] -directory {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.ip_user_files} -ipstatic_source_dir {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.cache/compile_simlib/modelsim} {questa=C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.cache/compile_simlib/questa} {riviera=C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.cache/compile_simlib/riviera} {activehdl=C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Output_Data_Width {2}] [get_ips cic_compiler_0]
generate_target all [get_files  {{c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/cic_compiler_0/cic_compiler_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cic_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cic_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cic_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'cic_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cic_compiler_0'...
catch { config_ip_cache -export [get_ips -all cic_compiler_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/cic_compiler_0/cic_compiler_0.xci}}] -no_script -sync -force -quiet
reset_run cic_compiler_0_synth_1
launch_runs -jobs 6 cic_compiler_0_synth_1
[Wed Apr 14 02:17:15 2021] Launched cic_compiler_0_synth_1...
Run output will be captured here: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/cic_compiler_0_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'cic_compiler_0'... please wait for 'cic_compiler_0_synth_1' run to finish...
wait_on_run cic_compiler_0_synth_1
[Wed Apr 14 02:17:15 2021] Waiting for cic_compiler_0_synth_1 to finish...
[Wed Apr 14 02:17:20 2021] Waiting for cic_compiler_0_synth_1 to finish...
[Wed Apr 14 02:17:25 2021] Waiting for cic_compiler_0_synth_1 to finish...
[Wed Apr 14 02:17:30 2021] Waiting for cic_compiler_0_synth_1 to finish...
[Wed Apr 14 02:17:40 2021] Waiting for cic_compiler_0_synth_1 to finish...
[Wed Apr 14 02:17:50 2021] Waiting for cic_compiler_0_synth_1 to finish...
[Wed Apr 14 02:17:50 2021] cic_compiler_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:35 . Memory (MB): peak = 1336.133 ; gain = 0.000
export_simulation -of_objects [get_files {{c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/cic_compiler_0/cic_compiler_0.xci}}] -directory {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.ip_user_files} -ipstatic_source_dir {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.cache/compile_simlib/modelsim} {questa=C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.cache/compile_simlib/questa} {riviera=C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.cache/compile_simlib/riviera} {activehdl=C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 14 02:21:23 2021] Launched synth_1...
Run output will be captured here: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/synth_1/runme.log
[Wed Apr 14 02:21:23 2021] Launched impl_1...
Run output will be captured here: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/impl_1/top.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
create_ip -name fir_compiler -vendor xilinx.com -library ip -version 7.2 -module_name fir_compiler_0
set_property -dict [list CONFIG.Filter_Type {Interpolation} CONFIG.Rate_Change_Type {Fixed_Fractional} CONFIG.Data_Sign {Unsigned} CONFIG.Data_Width {2} CONFIG.Output_Rounding_Mode {Full_Precision} CONFIG.Interpolation_Rate {3} CONFIG.Decimation_Rate {2} CONFIG.Zero_Pack_Factor {1} CONFIG.Number_Channels {1} CONFIG.RateSpecification {Frequency_Specification} CONFIG.Sample_Frequency {0.001} CONFIG.Clock_Frequency {300.0} CONFIG.Coefficient_Width {16} CONFIG.Coefficient_Structure {Non_Symmetric} CONFIG.Data_Width {2} CONFIG.Data_Fractional_Bits {0} CONFIG.Output_Width {10} CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate}] [get_ips fir_compiler_0]
generate_target {instantiation_template} [get_files {{c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fir_compiler_0'...
generate_target all [get_files  {{c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'fir_compiler_0'...
INFO: [xilinx.com:ip:fir_compiler:7.2-1] fir_compiler_0: Coefficient Reload not selected, no files generated
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fir_compiler_0'...
catch { config_ip_cache -export [get_ips -all fir_compiler_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci}}]
launch_runs -jobs 6 fir_compiler_0_synth_1
[Wed Apr 14 02:27:45 2021] Launched fir_compiler_0_synth_1...
Run output will be captured here: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/fir_compiler_0_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'fir_compiler_0'... please wait for 'fir_compiler_0_synth_1' run to finish...
wait_on_run fir_compiler_0_synth_1
[Wed Apr 14 02:27:46 2021] Waiting for fir_compiler_0_synth_1 to finish...
[Wed Apr 14 02:27:51 2021] Waiting for fir_compiler_0_synth_1 to finish...
[Wed Apr 14 02:27:56 2021] Waiting for fir_compiler_0_synth_1 to finish...
[Wed Apr 14 02:28:01 2021] Waiting for fir_compiler_0_synth_1 to finish...
[Wed Apr 14 02:28:11 2021] Waiting for fir_compiler_0_synth_1 to finish...
[Wed Apr 14 02:28:21 2021] Waiting for fir_compiler_0_synth_1 to finish...
[Wed Apr 14 02:28:26 2021] fir_compiler_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:41 . Memory (MB): peak = 1388.086 ; gain = 0.000
export_simulation -of_objects [get_files {{c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci}}] -directory {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.ip_user_files} -ipstatic_source_dir {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.cache/compile_simlib/modelsim} {questa=C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.cache/compile_simlib/questa} {riviera=C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.cache/compile_simlib/riviera} {activehdl=C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Quantization {Full_Precision} CONFIG.Output_Data_Width {6}] [get_ips cic_compiler_0]
generate_target all [get_files  {{c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/cic_compiler_0/cic_compiler_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cic_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cic_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cic_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'cic_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cic_compiler_0'...
catch { config_ip_cache -export [get_ips -all cic_compiler_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/cic_compiler_0/cic_compiler_0.xci}}] -no_script -sync -force -quiet
reset_run cic_compiler_0_synth_1
launch_runs -jobs 6 cic_compiler_0_synth_1
[Wed Apr 14 02:29:45 2021] Launched cic_compiler_0_synth_1...
Run output will be captured here: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.runs/cic_compiler_0_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'cic_compiler_0'... please wait for 'cic_compiler_0_synth_1' run to finish...
wait_on_run cic_compiler_0_synth_1
[Wed Apr 14 02:29:45 2021] Waiting for cic_compiler_0_synth_1 to finish...
[Wed Apr 14 02:29:50 2021] Waiting for cic_compiler_0_synth_1 to finish...
[Wed Apr 14 02:29:55 2021] Waiting for cic_compiler_0_synth_1 to finish...
[Wed Apr 14 02:30:01 2021] Waiting for cic_compiler_0_synth_1 to finish...
[Wed Apr 14 02:30:11 2021] Waiting for cic_compiler_0_synth_1 to finish...
[Wed Apr 14 02:30:21 2021] Waiting for cic_compiler_0_synth_1 to finish...
[Wed Apr 14 02:30:21 2021] cic_compiler_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:36 . Memory (MB): peak = 1388.086 ; gain = 0.000
export_simulation -of_objects [get_files {{c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/cic_compiler_0/cic_compiler_0.xci}}] -directory {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.ip_user_files} -ipstatic_source_dir {C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.cache/compile_simlib/modelsim} {questa=C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.cache/compile_simlib/questa} {riviera=C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.cache/compile_simlib/riviera} {activehdl=C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292B06735A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B06735A
set_property -dict [list CONFIG.Sample_Frequency {0.100} CONFIG.Clock_Frequency {300.0} CONFIG.Coefficient_Width {16} CONFIG.Coefficient_Structure {Non_Symmetric} CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate}] [get_ips fir_compiler_0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B06735A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292B06735A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B06735A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B06735A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292B06735A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B06735A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B06735A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292B06735A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B06735A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B06735A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292B06735A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B06735A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B06735A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B06735A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B06735A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292B06735A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B06735A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B06735A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292B06735A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B06735A
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 15 09:26:13 2021...
