lbl_80582944:
/* 80582944 00000000  94 21 FF 70 */	stwu r1, -0x90(r1)
/* 80582948 00000004  7C 08 02 A6 */	mflr r0
/* 8058294C 00000008  90 01 00 94 */	stw r0, 0x94(r1)
/* 80582950 0000000C  39 61 00 90 */	addi r11, r1, 0x90
/* 80582954 00000010  4B FF ED 85 */	bl _savegpr_29
/* 80582958 00000014  7C 7D 1B 78 */	mr r29, r3
/* 8058295C 00000018  7C 9E 23 78 */	mr r30, r4
/* 80582960 0000001C  7C BF 2B 78 */	mr r31, r5
/* 80582964 00000020  38 61 00 20 */	addi r3, r1, 0x20
/* 80582968 00000024  4B FF ED 71 */	bl __ct__11dBgS_GndChkFv
/* 8058296C 00000028  C0 5D 04 D0 */	lfs f2, 0x4d0(r29)
/* 80582970 0000002C  D0 41 00 14 */	stfs f2, 0x14(r1)
/* 80582974 00000030  C0 3D 04 D4 */	lfs f1, 0x4d4(r29)
/* 80582978 00000034  D0 21 00 18 */	stfs f1, 0x18(r1)
/* 8058297C 00000038  C0 9D 04 D8 */	lfs f4, 0x4d8(r29)
/* 80582980 0000003C  D0 81 00 1C */	stfs f4, 0x1c(r1)
/* 80582984 00000040  3C 60 00 00 */	lis r3, lit_4013@ha /* 80585624 */
/* 80582988 00000044  C0 63 00 00 */	lfs f3, lit_4013@l(r3) /* 80585624 */
/* 8058298C 00000048  57 C0 04 38 */	rlwinm r0, r30, 0, 0x10, 0x1c
/* 80582990 0000004C  3C 60 00 00 */	lis r3, sincosTable___5JMath@ha /* 80439A20 */
/* 80582994 00000050  38 63 00 00 */	addi r3, r3, sincosTable___5JMath@l /* 80439A20 */
/* 80582998 00000054  7C 03 04 2E */	lfsx f0, r3, r0
/* 8058299C 00000058  EC A3 00 32 */	fmuls f5, f3, f0
/* 805829A0 0000005C  57 E4 04 38 */	rlwinm r4, r31, 0, 0x10, 0x1c
/* 805829A4 00000060  7C 03 24 2E */	lfsx f0, r3, r4
/* 805829A8 00000064  EC 05 00 32 */	fmuls f0, f5, f0
/* 805829AC 00000068  EC 42 00 2A */	fadds f2, f2, f0
/* 805829B0 0000006C  D0 41 00 14 */	stfs f2, 0x14(r1)
/* 805829B4 00000070  38 63 00 04 */	addi r3, r3, 4
/* 805829B8 00000074  7C 03 04 2E */	lfsx f0, r3, r0
/* 805829BC 00000078  EC 03 00 32 */	fmuls f0, f3, f0
/* 805829C0 0000007C  EC 21 00 2A */	fadds f1, f1, f0
/* 805829C4 00000080  D0 21 00 18 */	stfs f1, 0x18(r1)
/* 805829C8 00000084  7C 03 24 2E */	lfsx f0, r3, r4
/* 805829CC 00000088  EC 05 00 32 */	fmuls f0, f5, f0
/* 805829D0 0000008C  EC 04 00 2A */	fadds f0, f4, f0
/* 805829D4 00000090  D0 01 00 1C */	stfs f0, 0x1c(r1)
/* 805829D8 00000094  D0 41 00 08 */	stfs f2, 8(r1)
/* 805829DC 00000098  D0 21 00 0C */	stfs f1, 0xc(r1)
/* 805829E0 0000009C  D0 01 00 10 */	stfs f0, 0x10(r1)
/* 805829E4 000000A0  FC 00 08 18 */	frsp f0, f1
/* 805829E8 000000A4  EC 00 18 2A */	fadds f0, f0, f3
/* 805829EC 000000A8  D0 01 00 0C */	stfs f0, 0xc(r1)
/* 805829F0 000000AC  38 61 00 20 */	addi r3, r1, 0x20
/* 805829F4 000000B0  38 81 00 08 */	addi r4, r1, 8
/* 805829F8 000000B4  4B FF EC E1 */	bl SetPos__11cBgS_GndChkFPC4cXyz
/* 805829FC 000000B8  3C 60 00 00 */	lis r3, g_dComIfG_gameInfo@ha /* 804061C0 */
/* 80582A00 000000BC  38 63 00 00 */	addi r3, r3, g_dComIfG_gameInfo@l /* 804061C0 */
/* 80582A04 000000C0  38 63 0F 38 */	addi r3, r3, 0xf38
/* 80582A08 000000C4  38 81 00 20 */	addi r4, r1, 0x20
/* 80582A0C 000000C8  4B FF EC CD */	bl GroundCross__4cBgSFP11cBgS_GndChk
/* 80582A10 000000CC  3C 60 00 00 */	lis r3, lit_4490@ha /* 80585680 */
/* 80582A14 000000D0  C0 03 00 00 */	lfs f0, lit_4490@l(r3) /* 80585680 */
/* 80582A18 000000D4  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 80582A1C 000000D8  41 82 00 24 */	beq lbl_80582A40
/* 80582A20 000000DC  C0 01 00 18 */	lfs f0, 0x18(r1)
/* 80582A24 000000E0  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 80582A28 00000000  40 80 00 18 */	bge lbl_80582A40
/* 80582A2C 00000004  38 61 00 20 */	addi r3, r1, 0x20
/* 80582A30 00000008  38 80 FF FF */	li r4, -1
/* 80582A34 0000000C  4B FF EC A5 */	bl __dt__11dBgS_GndChkFv
/* 80582A38 00000010  38 60 00 01 */	li r3, 1
/* 80582A3C 00000014  48 00 00 14 */	b lbl_80582A50
lbl_80582A40:
/* 80582A40 00000000  38 61 00 20 */	addi r3, r1, 0x20
/* 80582A44 00000004  38 80 FF FF */	li r4, -1
/* 80582A48 00000008  4B FF EC 91 */	bl __dt__11dBgS_GndChkFv
/* 80582A4C 0000000C  38 60 00 00 */	li r3, 0
lbl_80582A50:
/* 80582A50 00000000  39 61 00 90 */	addi r11, r1, 0x90
/* 80582A54 00000004  4B FF EC 85 */	bl _restgpr_29
/* 80582A58 00000008  80 01 00 94 */	lwz r0, 0x94(r1)
/* 80582A5C 0000000C  7C 08 03 A6 */	mtlr r0
/* 80582A60 00000010  38 21 00 90 */	addi r1, r1, 0x90
/* 80582A64 00000014  4E 80 00 20 */	blr 
