0.36–1.07 µs per tick
latency scales linearly
up to 2.6M ops/s (D=16), remaining near 1M ops/s at D=64
all configurations fit within L1/L2 cache