5 18 1fd81 3 8 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (param7.vcd) 2 -o (param7.cdd) 2 -v (param7.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 param7.v 5 19 1 
3 0 foo "main.a" 0 param7.v 23 29 1 
1 temp 1 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
3 0 bar "main.a.c" 0 param7.v 33 39 1 
2 1 37 37 37 160016 1 0 1004 0 0 32 48 0 0
2 2 37 37 37 120012 0 1 1410 0 0 2 1 a
2 3 37 37 37 120016 2 36 6 1 2
1 a 2 37 60012 1 0 1 0 2 17 3 3 0 0 0 0
1 temp 3 0 c0000 1 0 31 0 32 17 2 0 0 0 0 0
4 3 f 3 3 3
3 0 goo "main.b" 0 param7.v 43 47 1 
3 0 foo "main.b.d" 0 param7.v 23 29 1 
1 temp 4 0 c0000 1 0 31 0 32 17 2 0 0 0 0 0
3 0 bar "main.b.d.c" 0 param7.v 33 39 1 
2 4 37 37 37 160016 1 0 1004 0 0 32 48 0 0
2 5 37 37 37 120012 0 1 1410 0 0 3 1 a
2 6 37 37 37 120016 2 36 6 4 5
1 a 5 37 60012 1 0 2 0 3 17 7 7 0 0 0 0
1 temp 6 0 c0000 1 0 31 0 32 17 3 0 0 0 0 0
4 6 f 6 6 6
3 1 main.u$0 "main.u$0" 0 param7.v 10 17 1 
