
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: LAPTOP-0ROAUR8B

Implementation : project

# Written on Tue Nov 12 00:07:45 2019

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                             Requested     Requested     Clock        Clock                   Clock
Level     Clock                             Frequency     Period        Type         Group                   Load 
------------------------------------------------------------------------------------------------------------------
0 -       ulx3s_passthru_wifi|clk_25mhz     200.0 MHz     5.000         inferred     Inferred_clkgroup_0     28   
                                                                                                                  
0 -       ulx3s_passthru_wifi|sd_clk        200.0 MHz     5.000         inferred     Inferred_clkgroup_1     8    
==================================================================================================================


Clock Load Summary
******************

                                  Clock     Source              Clock Pin            Non-clock Pin     Non-clock Pin
Clock                             Load      Pin                 Seq Example          Seq Example       Comb Example 
--------------------------------------------------------------------------------------------------------------------
ulx3s_passthru_wifi|clk_25mhz     28        clk_25mhz(port)     R_prog_in[1:0].C     -                 -            
                                                                                                                    
ulx3s_passthru_wifi|sd_clk        8         sd_clk(port)        R_spi_miso[0].C      -                 -            
====================================================================================================================
