{
    "common/1r2w/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/1r2w/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "1r2w.blif",
        "max_rss(MiB)": 97.6,
        "exec_time(ms)": 287.5,
        "techmap_time(ms)": 88.7,
        "Pi": 75,
        "Po": 34,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 32
    },
    "common/1r2w/no_arch": {
        "test_name": "common/1r2w/no_arch",
        "input_blif": "1r2w.blif",
        "max_rss(MiB)": 85.1,
        "exec_time(ms)": 150.1,
        "techmap_time(ms)": 146.1,
        "Pi": 75,
        "Po": 34,
        "logic element": 1656,
        "latch": 512,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 1656,
        "Total Node": 2168
    },
    "common/1r/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/1r/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "1r.blif",
        "max_rss(MiB)": 60.9,
        "exec_time(ms)": 179.1,
        "techmap_time(ms)": 16.1,
        "Pi": 5,
        "Po": 8,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 8
    },
    "common/1r/no_arch": {
        "test_name": "common/1r/no_arch",
        "input_blif": "1r.blif",
        "max_rss(MiB)": 45.3,
        "exec_time(ms)": 33.8,
        "techmap_time(ms)": 26.5,
        "Pi": 5,
        "Po": 8,
        "logic element": 300,
        "latch": 128,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 300,
        "Total Node": 428
    },
    "common/2r1w/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/2r1w/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "2r1w.blif",
        "max_rss(MiB)": 90.8,
        "exec_time(ms)": 254.4,
        "techmap_time(ms)": 86,
        "Pi": 42,
        "Po": 65,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 32
    },
    "common/2r1w/no_arch": {
        "test_name": "common/2r1w/no_arch",
        "input_blif": "2r1w.blif",
        "max_rss(MiB)": 81.8,
        "exec_time(ms)": 147.5,
        "techmap_time(ms)": 142,
        "Pi": 42,
        "Po": 65,
        "logic element": 1688,
        "latch": 512,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 1688,
        "Total Node": 2200
    },
    "common/2r2w/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/2r2w/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "2r2w.blif",
        "max_rss(MiB)": 69.5,
        "exec_time(ms)": 203.1,
        "techmap_time(ms)": 36.8,
        "Pi": 25,
        "Po": 16,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 8
    },
    "common/2r2w/no_arch": {
        "test_name": "common/2r2w/no_arch",
        "input_blif": "2r2w.blif",
        "max_rss(MiB)": 55,
        "exec_time(ms)": 57.7,
        "techmap_time(ms)": 52.6,
        "Pi": 25,
        "Po": 16,
        "logic element": 488,
        "latch": 128,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 488,
        "Total Node": 616
    },
    "common/2r/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/2r/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "2r.blif",
        "max_rss(MiB)": 65.4,
        "exec_time(ms)": 185.7,
        "techmap_time(ms)": 21,
        "Pi": 9,
        "Po": 16,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 8
    },
    "common/2r/no_arch": {
        "test_name": "common/2r/no_arch",
        "input_blif": "2r.blif",
        "max_rss(MiB)": 49.8,
        "exec_time(ms)": 44.6,
        "techmap_time(ms)": 40,
        "Pi": 9,
        "Po": 16,
        "logic element": 488,
        "latch": 128,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 488,
        "Total Node": 616
    },
    "common/adder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "adder.blif",
        "max_rss(MiB)": 57.2,
        "exec_time(ms)": 181.8,
        "techmap_time(ms)": 5.3,
        "Pi": 4,
        "Po": 2,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Total Node": 3
    },
    "common/adder/no_arch": {
        "test_name": "common/adder/no_arch",
        "input_blif": "adder.blif",
        "max_rss(MiB)": 40.6,
        "exec_time(ms)": 11.2,
        "techmap_time(ms)": 6.3,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "common/adffe/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adffe/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "adffe.blif",
        "max_rss(MiB)": 57.4,
        "exec_time(ms)": 171.6,
        "techmap_time(ms)": 5.7,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/adffe/no_arch": {
        "test_name": "common/adffe/no_arch",
        "input_blif": "adffe.blif",
        "max_rss(MiB)": 40.8,
        "exec_time(ms)": 12.7,
        "techmap_time(ms)": 7.6,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/adff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "adff.blif",
        "max_rss(MiB)": 57.2,
        "exec_time(ms)": 182,
        "techmap_time(ms)": 4.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/adff/no_arch": {
        "test_name": "common/adff/no_arch",
        "input_blif": "adff.blif",
        "max_rss(MiB)": 41.1,
        "exec_time(ms)": 9,
        "techmap_time(ms)": 5.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/adlatch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adlatch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "adlatch.blif",
        "max_rss(MiB)": 57.6,
        "exec_time(ms)": 150.7,
        "techmap_time(ms)": 4.7,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "common/adlatch/no_arch": {
        "test_name": "common/adlatch/no_arch",
        "input_blif": "adlatch.blif",
        "max_rss(MiB)": 40.7,
        "exec_time(ms)": 11.2,
        "techmap_time(ms)": 7.1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "common/bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bitwise_not.blif",
        "max_rss(MiB)": 57.3,
        "exec_time(ms)": 182.3,
        "techmap_time(ms)": 6,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/bitwise_not/no_arch": {
        "test_name": "common/bitwise_not/no_arch",
        "input_blif": "bitwise_not.blif",
        "max_rss(MiB)": 41,
        "exec_time(ms)": 9.6,
        "techmap_time(ms)": 5.7,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/bram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/bram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bram.blif",
        "max_rss(MiB)": 68.5,
        "exec_time(ms)": 203.1,
        "techmap_time(ms)": 27.7,
        "Pi": 27,
        "Po": 8,
        "logic element": 1,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 9
    },
    "common/bram/no_arch": {
        "test_name": "common/bram/no_arch",
        "input_blif": "bram.blif",
        "max_rss(MiB)": 131.3,
        "exec_time(ms)": 410.2,
        "techmap_time(ms)": 405.9,
        "Pi": 27,
        "Po": 8,
        "logic element": 7449,
        "latch": 2048,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 7449,
        "Total Node": 9497
    },
    "common/dffe/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dffe/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "dffe.blif",
        "max_rss(MiB)": 58.7,
        "exec_time(ms)": 170.4,
        "techmap_time(ms)": 5.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/dffe/no_arch": {
        "test_name": "common/dffe/no_arch",
        "input_blif": "dffe.blif",
        "max_rss(MiB)": 39.9,
        "exec_time(ms)": 9.6,
        "techmap_time(ms)": 5.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/dff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "dff.blif",
        "max_rss(MiB)": 59.2,
        "exec_time(ms)": 160.9,
        "techmap_time(ms)": 4.4,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 3
    },
    "common/dff/no_arch": {
        "test_name": "common/dff/no_arch",
        "input_blif": "dff.blif",
        "max_rss(MiB)": 38.2,
        "exec_time(ms)": 8.3,
        "techmap_time(ms)": 5,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "latch": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 3
    },
    "common/dffsre/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dffsre/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "dffsre.blif",
        "max_rss(MiB)": 59.6,
        "exec_time(ms)": 178,
        "techmap_time(ms)": 10.8,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 2,
        "logic element": 8,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 11
    },
    "common/dffsre/no_arch": {
        "test_name": "common/dffsre/no_arch",
        "input_blif": "dffsre.blif",
        "max_rss(MiB)": 40.6,
        "exec_time(ms)": 15.2,
        "techmap_time(ms)": 10.7,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 2,
        "logic element": 8,
        "latch": 2,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 11
    },
    "common/dffsr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dffsr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "dffsr.blif",
        "max_rss(MiB)": 61.5,
        "exec_time(ms)": 156.1,
        "techmap_time(ms)": 11.1,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 13
    },
    "common/dffsr/no_arch": {
        "test_name": "common/dffsr/no_arch",
        "input_blif": "dffsr.blif",
        "max_rss(MiB)": 39.9,
        "exec_time(ms)": 17.7,
        "techmap_time(ms)": 13.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 2,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 13
    },
    "common/div_by_const/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/div_by_const/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "div_by_const.blif",
        "max_rss(MiB)": 94.8,
        "exec_time(ms)": 396.7,
        "techmap_time(ms)": 232.8,
        "Pi": 4,
        "Po": 7,
        "logic element": 1024,
        "Adder": 1055,
        "generic logic size": 4,
        "Longest Path": 1089,
        "Average Path": 8,
        "Estimated LUTs": 1024,
        "Total Node": 2079
    },
    "common/div_by_const/no_arch": {
        "test_name": "common/div_by_const/no_arch",
        "input_blif": "div_by_const.blif",
        "max_rss(MiB)": 98.9,
        "exec_time(ms)": 377.8,
        "techmap_time(ms)": 374.3,
        "Po": 7,
        "logic element": 5531,
        "Longest Path": 254,
        "Average Path": 18,
        "Estimated LUTs": 5531,
        "Total Node": 5531
    },
    "common/div/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/div/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "div.blif",
        "max_rss(MiB)": 59,
        "exec_time(ms)": 175.8,
        "techmap_time(ms)": 11.5,
        "Pi": 8,
        "Po": 7,
        "logic element": 16,
        "Adder": 19,
        "generic logic size": 4,
        "Longest Path": 25,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 35
    },
    "common/div/no_arch": {
        "test_name": "common/div/no_arch",
        "input_blif": "div.blif",
        "max_rss(MiB)": 42.5,
        "exec_time(ms)": 18.8,
        "techmap_time(ms)": 15.2,
        "Pi": 6,
        "Po": 7,
        "logic element": 99,
        "Longest Path": 30,
        "Average Path": 7,
        "Estimated LUTs": 99,
        "Total Node": 99
    },
    "common/dlatch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dlatch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "dlatch.blif",
        "max_rss(MiB)": 56.7,
        "exec_time(ms)": 166.7,
        "techmap_time(ms)": 1.3,
        "Pi": 2,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "common/dlatch/no_arch": {
        "test_name": "common/dlatch/no_arch",
        "input_blif": "dlatch.blif",
        "max_rss(MiB)": 38.6,
        "exec_time(ms)": 5.8,
        "techmap_time(ms)": 2,
        "Pi": 2,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "common/ge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/ge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ge.blif",
        "max_rss(MiB)": 57.1,
        "exec_time(ms)": 174.6,
        "techmap_time(ms)": 5,
        "Pi": 4,
        "Po": 1,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "common/ge/no_arch": {
        "test_name": "common/ge/no_arch",
        "input_blif": "ge.blif",
        "max_rss(MiB)": 40.6,
        "exec_time(ms)": 9,
        "techmap_time(ms)": 5.4,
        "Pi": 4,
        "Po": 1,
        "logic element": 9,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "common/gt/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/gt/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "gt.blif",
        "max_rss(MiB)": 58.9,
        "exec_time(ms)": 150,
        "techmap_time(ms)": 5.3,
        "Pi": 4,
        "Po": 1,
        "logic element": 5,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "common/gt/no_arch": {
        "test_name": "common/gt/no_arch",
        "input_blif": "gt.blif",
        "max_rss(MiB)": 39.2,
        "exec_time(ms)": 7.9,
        "techmap_time(ms)": 4.6,
        "Pi": 4,
        "Po": 1,
        "logic element": 5,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "common/hierarchy/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/hierarchy/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "hierarchy.blif",
        "max_rss(MiB)": 57.5,
        "exec_time(ms)": 182.2,
        "techmap_time(ms)": 8,
        "Pi": 3,
        "Po": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Total Node": 4
    },
    "common/hierarchy/no_arch": {
        "test_name": "common/hierarchy/no_arch",
        "input_blif": "hierarchy.blif",
        "max_rss(MiB)": 40.8,
        "exec_time(ms)": 14.4,
        "techmap_time(ms)": 8.7,
        "Pi": 3,
        "Po": 3,
        "logic element": 5,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "common/le/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/le/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "le.blif",
        "max_rss(MiB)": 57.2,
        "exec_time(ms)": 164.9,
        "techmap_time(ms)": 4.9,
        "Pi": 4,
        "Po": 1,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "common/le/no_arch": {
        "test_name": "common/le/no_arch",
        "input_blif": "le.blif",
        "max_rss(MiB)": 40.6,
        "exec_time(ms)": 9.4,
        "techmap_time(ms)": 5.8,
        "Pi": 4,
        "Po": 1,
        "logic element": 9,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "common/logical_not/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/logical_not/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "logical_not.blif",
        "max_rss(MiB)": 57.4,
        "exec_time(ms)": 170,
        "techmap_time(ms)": 5.6,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/logical_not/no_arch": {
        "test_name": "common/logical_not/no_arch",
        "input_blif": "logical_not.blif",
        "max_rss(MiB)": 40.9,
        "exec_time(ms)": 10.5,
        "techmap_time(ms)": 6.7,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/lt/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/lt/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "lt.blif",
        "max_rss(MiB)": 58.9,
        "exec_time(ms)": 172.5,
        "techmap_time(ms)": 4.9,
        "Pi": 4,
        "Po": 1,
        "logic element": 5,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "common/lt/no_arch": {
        "test_name": "common/lt/no_arch",
        "input_blif": "lt.blif",
        "max_rss(MiB)": 40.5,
        "exec_time(ms)": 9,
        "techmap_time(ms)": 5.2,
        "Pi": 4,
        "Po": 1,
        "logic element": 5,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "common/mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mem.blif",
        "max_rss(MiB)": 64.1,
        "exec_time(ms)": 198.7,
        "techmap_time(ms)": 25.3,
        "Pi": 17,
        "Po": 8,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 8
    },
    "common/mem/no_arch": {
        "test_name": "common/mem/no_arch",
        "input_blif": "mem.blif",
        "max_rss(MiB)": 48.9,
        "exec_time(ms)": 46.4,
        "techmap_time(ms)": 42.1,
        "Pi": 17,
        "Po": 8,
        "logic element": 480,
        "latch": 128,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 480,
        "Total Node": 608
    },
    "common/memrd/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/memrd/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "memrd.blif",
        "max_rss(MiB)": 62.8,
        "exec_time(ms)": 180.8,
        "techmap_time(ms)": 15.8,
        "Pi": 5,
        "Po": 8,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 8
    },
    "common/memrd/no_arch": {
        "test_name": "common/memrd/no_arch",
        "input_blif": "memrd.blif",
        "max_rss(MiB)": 46,
        "exec_time(ms)": 34.8,
        "techmap_time(ms)": 29.8,
        "Pi": 5,
        "Po": 8,
        "logic element": 300,
        "latch": 128,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 300,
        "Total Node": 428
    },
    "common/mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mod.blif",
        "max_rss(MiB)": 59,
        "exec_time(ms)": 181,
        "techmap_time(ms)": 11.5,
        "Pi": 8,
        "Po": 7,
        "logic element": 20,
        "Adder": 19,
        "generic logic size": 4,
        "Longest Path": 26,
        "Average Path": 5,
        "Estimated LUTs": 20,
        "Total Node": 39
    },
    "common/mod/no_arch": {
        "test_name": "common/mod/no_arch",
        "input_blif": "mod.blif",
        "max_rss(MiB)": 42.6,
        "exec_time(ms)": 19,
        "techmap_time(ms)": 15,
        "Pi": 8,
        "Po": 7,
        "logic element": 131,
        "Longest Path": 31,
        "Average Path": 6,
        "Estimated LUTs": 131,
        "Total Node": 131
    },
    "common/mult_const/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mult_const/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mult_const.blif",
        "max_rss(MiB)": 65.9,
        "exec_time(ms)": 193.1,
        "techmap_time(ms)": 21.9,
        "Pi": 4,
        "Po": 4,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 1
    },
    "common/mult_const/no_arch": {
        "test_name": "common/mult_const/no_arch",
        "input_blif": "mult_const.blif",
        "max_rss(MiB)": 49.4,
        "exec_time(ms)": 35.7,
        "techmap_time(ms)": 30.1,
        "Pi": 4,
        "Po": 4,
        "logic element": 11,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 11
    },
    "common/mult/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mult/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mult.blif",
        "max_rss(MiB)": 58.2,
        "exec_time(ms)": 157.9,
        "techmap_time(ms)": 6.4,
        "Pi": 8,
        "Po": 4,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 1
    },
    "common/mult/no_arch": {
        "test_name": "common/mult/no_arch",
        "input_blif": "mult.blif",
        "max_rss(MiB)": 42.1,
        "exec_time(ms)": 12.3,
        "techmap_time(ms)": 8.7,
        "Pi": 8,
        "Po": 4,
        "logic element": 19,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 19,
        "Total Node": 19
    },
    "common/mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mux.blif",
        "max_rss(MiB)": 59.5,
        "exec_time(ms)": 180.2,
        "techmap_time(ms)": 6.2,
        "Pi": 8,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/mux/no_arch": {
        "test_name": "common/mux/no_arch",
        "input_blif": "mux.blif",
        "max_rss(MiB)": 38.4,
        "exec_time(ms)": 11.1,
        "techmap_time(ms)": 7.2,
        "Pi": 8,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/nr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/nr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "nr.blif",
        "max_rss(MiB)": 70.2,
        "exec_time(ms)": 207.7,
        "techmap_time(ms)": 38.3,
        "Pi": 16,
        "Po": 24,
        "logic element": 40,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 40,
        "Total Node": 48
    },
    "common/nr/no_arch": {
        "test_name": "common/nr/no_arch",
        "input_blif": "nr.blif",
        "max_rss(MiB)": 58.2,
        "exec_time(ms)": 74.2,
        "techmap_time(ms)": 70.3,
        "Pi": 16,
        "Po": 24,
        "logic element": 340,
        "latch": 128,
        "Longest Path": 15,
        "Average Path": 5,
        "Estimated LUTs": 340,
        "Total Node": 468
    },
    "common/nrnw/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/nrnw/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "nrnw.blif",
        "max_rss(MiB)": 79.5,
        "exec_time(ms)": 238.9,
        "techmap_time(ms)": 63.1,
        "Pi": 38,
        "Po": 24,
        "logic element": 82,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 82,
        "Total Node": 90
    },
    "common/nrnw/no_arch": {
        "test_name": "common/nrnw/no_arch",
        "input_blif": "nrnw.blif",
        "max_rss(MiB)": 63.1,
        "exec_time(ms)": 81,
        "techmap_time(ms)": 77.6,
        "Pi": 38,
        "Po": 24,
        "logic element": 562,
        "latch": 128,
        "Longest Path": 16,
        "Average Path": 5,
        "Estimated LUTs": 562,
        "Total Node": 690
    },
    "common/pmux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/pmux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "pmux.blif",
        "max_rss(MiB)": 420,
        "exec_time(ms)": 863.8,
        "techmap_time(ms)": 693.8,
        "Pi": 230,
        "Po": 10,
        "logic element": 200,
        "generic logic size": 4,
        "Longest Path": 22,
        "Average Path": 3,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "common/pmux/no_arch": {
        "test_name": "common/pmux/no_arch",
        "input_blif": "pmux.blif",
        "max_rss(MiB)": 402.9,
        "exec_time(ms)": 763.5,
        "techmap_time(ms)": 759.7,
        "Pi": 230,
        "Po": 10,
        "logic element": 200,
        "Longest Path": 22,
        "Average Path": 3,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "common/pow_const/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/pow_const/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "pow_const.blif",
        "max_rss(MiB)": 64.1,
        "exec_time(ms)": 171.6,
        "techmap_time(ms)": 14.2,
        "Pi": 2,
        "Po": 8,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Total Node": 4
    },
    "common/pow_const/no_arch": {
        "test_name": "common/pow_const/no_arch",
        "input_blif": "pow_const.blif",
        "max_rss(MiB)": 48.8,
        "exec_time(ms)": 41.6,
        "techmap_time(ms)": 36.9,
        "Pi": 2,
        "Po": 8,
        "logic element": 340,
        "Longest Path": 40,
        "Average Path": 6,
        "Estimated LUTs": 340,
        "Total Node": 340
    },
    "common/pow/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/pow/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "pow.blif",
        "max_rss(MiB)": 58.5,
        "exec_time(ms)": 180,
        "techmap_time(ms)": 10.3,
        "Pi": 5,
        "Po": 8,
        "logic element": 56,
        "Multiplier": 6,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 56,
        "Total Node": 62
    },
    "common/pow/no_arch": {
        "test_name": "common/pow/no_arch",
        "input_blif": "pow.blif",
        "max_rss(MiB)": 48,
        "exec_time(ms)": 46.1,
        "techmap_time(ms)": 42.3,
        "Pi": 5,
        "Po": 8,
        "logic element": 566,
        "Longest Path": 59,
        "Average Path": 5,
        "Estimated LUTs": 566,
        "Total Node": 566
    },
    "common/reduce_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/reduce_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "reduce_and.blif",
        "max_rss(MiB)": 59.6,
        "exec_time(ms)": 166.7,
        "techmap_time(ms)": 4.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/reduce_and/no_arch": {
        "test_name": "common/reduce_and/no_arch",
        "input_blif": "reduce_and.blif",
        "max_rss(MiB)": 40.5,
        "exec_time(ms)": 10,
        "techmap_time(ms)": 5.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/reduce_bool/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/reduce_bool/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "reduce_bool.blif",
        "max_rss(MiB)": 58.4,
        "exec_time(ms)": 173.9,
        "techmap_time(ms)": 8.5,
        "Pi": 11,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 2
    },
    "common/reduce_bool/no_arch": {
        "test_name": "common/reduce_bool/no_arch",
        "input_blif": "reduce_bool.blif",
        "max_rss(MiB)": 41.6,
        "exec_time(ms)": 16.2,
        "techmap_time(ms)": 9.6,
        "Pi": 11,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "common/register/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/register/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "register.blif",
        "max_rss(MiB)": 59.1,
        "exec_time(ms)": 174.6,
        "techmap_time(ms)": 5.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 6,
        "logic element": 3,
        "latch": 6,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 10
    },
    "common/register/no_arch": {
        "test_name": "common/register/no_arch",
        "input_blif": "register.blif",
        "max_rss(MiB)": 40.8,
        "exec_time(ms)": 10.5,
        "techmap_time(ms)": 6.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 6,
        "logic element": 3,
        "latch": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 10
    },
    "common/rom/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/rom/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "rom.blif",
        "max_rss(MiB)": 62.8,
        "exec_time(ms)": 177.2,
        "techmap_time(ms)": 16.7,
        "Pi": 5,
        "Po": 8,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 8
    },
    "common/rom/no_arch": {
        "test_name": "common/rom/no_arch",
        "input_blif": "rom.blif",
        "max_rss(MiB)": 46.1,
        "exec_time(ms)": 30.2,
        "techmap_time(ms)": 26.9,
        "Pi": 5,
        "Po": 8,
        "logic element": 300,
        "latch": 128,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 300,
        "Total Node": 428
    },
    "common/sdffce/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sdffce/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sdffce.blif",
        "max_rss(MiB)": 57.4,
        "exec_time(ms)": 175.3,
        "techmap_time(ms)": 6.1,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/sdffce/no_arch": {
        "test_name": "common/sdffce/no_arch",
        "input_blif": "sdffce.blif",
        "max_rss(MiB)": 39.7,
        "exec_time(ms)": 10.1,
        "techmap_time(ms)": 5.9,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/sdffe/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sdffe/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sdffe.blif",
        "max_rss(MiB)": 57,
        "exec_time(ms)": 139,
        "techmap_time(ms)": 5.4,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/sdffe/no_arch": {
        "test_name": "common/sdffe/no_arch",
        "input_blif": "sdffe.blif",
        "max_rss(MiB)": 41.4,
        "exec_time(ms)": 10.4,
        "techmap_time(ms)": 6.5,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/sdff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sdff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sdff.blif",
        "max_rss(MiB)": 57.3,
        "exec_time(ms)": 149.2,
        "techmap_time(ms)": 5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/sdff/no_arch": {
        "test_name": "common/sdff/no_arch",
        "input_blif": "sdff.blif",
        "max_rss(MiB)": 40.7,
        "exec_time(ms)": 9.8,
        "techmap_time(ms)": 5.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/sr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sr.blif",
        "max_rss(MiB)": 56.8,
        "exec_time(ms)": 172.2,
        "techmap_time(ms)": 4.9,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "common/sr/no_arch": {
        "test_name": "common/sr/no_arch",
        "input_blif": "sr.blif",
        "max_rss(MiB)": 39.9,
        "exec_time(ms)": 9.6,
        "techmap_time(ms)": 6.2,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "common/sub/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sub/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sub.blif",
        "max_rss(MiB)": 57.3,
        "exec_time(ms)": 164.9,
        "techmap_time(ms)": 5.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/sub/no_arch": {
        "test_name": "common/sub/no_arch",
        "input_blif": "sub.blif",
        "max_rss(MiB)": 40.7,
        "exec_time(ms)": 8.7,
        "techmap_time(ms)": 5.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 5,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
