From 57bcb6e0ecd28ff1f931b9350ae48aa85e7371b8 Mon Sep 17 00:00:00 2001
From: Bharat Kumar Gogada <bharat.kumar.gogada@xilinx.com>
Date: Mon, 30 Jan 2017 12:06:02 +0530
Subject: [PATCH 1244/1566] ARM64: zynqmp: zcu102: Modifying GTR lane-0 to
 PCIe

commit  473c420e7c605d94f6631969a4f3881ccb660df5 from
https://github.com/Xilinx/linux-xlnx.git

- Enabling GTR lane-0 to PCIe
- Enabling PCIe node in device tree

Signed-off-by: Bharat Kumar Gogada <bharatku@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 arch/arm64/boot/dts/xilinx/zynqmp-zcu102.dts |    4 ++--
 1 files changed, 2 insertions(+), 2 deletions(-)

diff --git a/arch/arm64/boot/dts/xilinx/zynqmp-zcu102.dts b/arch/arm64/boot/dts/xilinx/zynqmp-zcu102.dts
index 566eb14..7868921 100644
--- a/arch/arm64/boot/dts/xilinx/zynqmp-zcu102.dts
+++ b/arch/arm64/boot/dts/xilinx/zynqmp-zcu102.dts
@@ -184,7 +184,7 @@
 		gtr_sel0 {
 			gpio-hog;
 			gpios = <0 0>;
-			output-high; /* PCIE = 0, DP = 1 */
+			output-low; /* PCIE = 0, DP = 1 */
 			line-name = "sel0";
 		};
 		gtr_sel1 {
@@ -840,7 +840,7 @@ drivers/hwmon/pmbus/Makefile:11:obj-$(CONFIG_SENSORS_MAX20751)  += max20751.o
 };
 
 &pcie {
-/*	status = "okay"; */
+	status = "okay";
 };
 
 &qspi {
-- 
1.7.5.4

