Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Nov 18 12:13:36 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 164 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 124 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.041        0.000                      0                16607        0.042        0.000                      0                16607        3.225        0.000                       0                  7643  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.041        0.000                      0                16607        0.042        0.000                      0                16607        3.225        0.000                       0                  7643  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.041ns  (required time - arrival time)
  Source:                 fsm10/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_10/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 0.923ns (18.684%)  route 4.017ns (81.316%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.037     0.037    fsm10/clk
    SLICE_X31Y59         FDRE                                         r  fsm10/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 f  fsm10/out_reg[2]/Q
                         net (fo=15, routed)          0.420     0.555    fsm10/fsm10_out[2]
    SLICE_X31Y59         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.195     0.750 f  fsm10/out[3]_i_4__5/O
                         net (fo=14, routed)          0.223     0.973    fsm1/out_reg[0]_7
    SLICE_X32Y59         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     1.036 f  fsm1/B_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.120     1.156    fsm/out_reg[0]_12
    SLICE_X32Y61         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     1.220 f  fsm/B_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=21, routed)          0.338     1.558    cond_stored10/mem[11][0][31]_i_9__2
    SLICE_X28Y64         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.039     1.597 r  cond_stored10/mem[11][0][31]_i_12/O
                         net (fo=10, routed)          0.238     1.835    i01/mem_reg[0][1][0]
    SLICE_X27Y62         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.098     1.933 r  i01/mem[11][0][31]_i_4__0/O
                         net (fo=432, routed)         1.221     3.154    A0_1/A0_1_addr0[0]
    SLICE_X18Y106        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     3.303 r  A0_1/out[9]_i_12__0/O
                         net (fo=1, routed)           0.224     3.527    A0_1/out[9]_i_12__0_n_0
    SLICE_X16Y107        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     3.706 r  A0_1/out[9]_i_4__0/O
                         net (fo=1, routed)           0.178     3.884    A0_1/out[9]_i_4__0_n_0
    SLICE_X16Y106        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.038     3.922 r  A0_1/out[9]_i_1__0/O
                         net (fo=3, routed)           1.055     4.977    A_read0_10/A0_1_read_data[9]
    SLICE_X9Y69          FDRE                                         r  A_read0_10/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7786, unset)         0.026     7.026    A_read0_10/clk
    SLICE_X9Y69          FDRE                                         r  A_read0_10/out_reg[9]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X9Y69          FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.027     7.018    A_read0_10/out_reg[9]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.977    
  -------------------------------------------------------------------
                         slack                                  2.041    

Slack (MET) :             2.099ns  (required time - arrival time)
  Source:                 fsm10/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_10/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 1.174ns (24.048%)  route 3.708ns (75.952%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.037     0.037    fsm10/clk
    SLICE_X31Y59         FDRE                                         r  fsm10/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 f  fsm10/out_reg[0]/Q
                         net (fo=15, routed)          0.173     0.306    fsm10/fsm10_out[0]
    SLICE_X30Y59         LUT5 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.199     0.505 f  fsm10/out[0]_i_2__17/O
                         net (fo=9, routed)           0.285     0.790    fsm6/done_reg_3
    SLICE_X26Y59         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147     0.937 r  fsm6/C_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=18, routed)          0.297     1.234    fsm6/out_reg[1]_0
    SLICE_X24Y60         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.064     1.298 r  fsm6/out[31]_i_1__16/O
                         net (fo=44, routed)          0.236     1.534    fsm5/B_read0_10_write_en
    SLICE_X28Y61         LUT2 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.139     1.673 f  fsm5/mem[11][0][31]_i_16/O
                         net (fo=3, routed)           0.162     1.835    fsm5/out_reg[2]_2
    SLICE_X28Y62         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.039     1.874 r  fsm5/mem[11][0][31]_i_8__2/O
                         net (fo=7, routed)           0.596     2.470    fsm5/A0_1_addr1[1]
    SLICE_X27Y92         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     2.665 r  fsm5/mem[11][3][31]_i_3__0/O
                         net (fo=33, routed)          0.557     3.222    A0_1/out_reg[0]_2
    SLICE_X29Y108        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.148     3.370 r  A0_1/out[19]_i_3__0/O
                         net (fo=1, routed)           0.182     3.552    A0_1/out[19]_i_3__0_n_0
    SLICE_X28Y106        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.147     3.699 r  A0_1/out[19]_i_1__0/O
                         net (fo=3, routed)           1.220     4.919    A_read0_10/A0_1_read_data[19]
    SLICE_X9Y69          FDRE                                         r  A_read0_10/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7786, unset)         0.026     7.026    A_read0_10/clk
    SLICE_X9Y69          FDRE                                         r  A_read0_10/out_reg[19]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X9Y69          FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     7.018    A_read0_10/out_reg[19]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.919    
  -------------------------------------------------------------------
                         slack                                  2.099    

Slack (MET) :             2.118ns  (required time - arrival time)
  Source:                 fsm10/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_10/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.863ns  (logic 0.914ns (18.795%)  route 3.949ns (81.205%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.037     0.037    fsm10/clk
    SLICE_X31Y59         FDRE                                         r  fsm10/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 f  fsm10/out_reg[2]/Q
                         net (fo=15, routed)          0.420     0.555    fsm10/fsm10_out[2]
    SLICE_X31Y59         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.195     0.750 f  fsm10/out[3]_i_4__5/O
                         net (fo=14, routed)          0.223     0.973    fsm1/out_reg[0]_7
    SLICE_X32Y59         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     1.036 f  fsm1/B_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.120     1.156    fsm/out_reg[0]_12
    SLICE_X32Y61         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     1.220 f  fsm/B_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=21, routed)          0.338     1.558    cond_stored10/mem[11][0][31]_i_9__2
    SLICE_X28Y64         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.039     1.597 r  cond_stored10/mem[11][0][31]_i_12/O
                         net (fo=10, routed)          0.238     1.835    i01/mem_reg[0][1][0]
    SLICE_X27Y62         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.098     1.933 r  i01/mem[11][0][31]_i_4__0/O
                         net (fo=432, routed)         1.167     3.100    A0_1/A0_1_addr0[0]
    SLICE_X18Y108        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     3.216 r  A0_1/out[0]_i_6__0/O
                         net (fo=1, routed)           0.192     3.408    A0_1/out[0]_i_6__0_n_0
    SLICE_X18Y109        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     3.587 r  A0_1/out[0]_i_2__0/O
                         net (fo=1, routed)           0.098     3.685    A0_1/out[0]_i_2__0_n_0
    SLICE_X18Y110        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     3.747 r  A0_1/out[0]_i_1__0/O
                         net (fo=3, routed)           1.153     4.900    A_read0_10/A0_1_read_data[0]
    SLICE_X14Y67         FDRE                                         r  A_read0_10/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7786, unset)         0.026     7.026    A_read0_10/clk
    SLICE_X14Y67         FDRE                                         r  A_read0_10/out_reg[0]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X14Y67         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     7.018    A_read0_10/out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.900    
  -------------------------------------------------------------------
                         slack                                  2.118    

Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 done_reg14/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_j2_k_10/out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 0.881ns (18.120%)  route 3.981ns (81.880%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.035     0.035    done_reg14/clk
    SLICE_X30Y60         FDRE                                         r  done_reg14/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  done_reg14/out_reg[0]/Q
                         net (fo=4, routed)           0.187     0.319    fsm10/done_reg14_out
    SLICE_X31Y60         LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     0.469 f  fsm10/B_int0_0_write_en_INST_0_i_2/O
                         net (fo=7, routed)           0.193     0.662    fsm9/out_reg[0]_5
    SLICE_X31Y63         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     0.760 f  fsm9/B_int0_0_write_en_INST_0_i_1/O
                         net (fo=13, routed)          0.234     0.994    fsm8/out_reg[1]_1
    SLICE_X32Y65         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     1.058 f  fsm8/A_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=55, routed)          0.205     1.263    cond_stored10/mem[11][0][31]_i_11__0_0
    SLICE_X30Y63         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.326 r  cond_stored10/mem[11][0][31]_i_19/O
                         net (fo=3, routed)           0.264     1.590    i01/mem[11][0][31]_i_3__1
    SLICE_X28Y62         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.082     1.672 r  i01/mem[11][0][31]_i_15__0/O
                         net (fo=2, routed)           0.163     1.835    i0/mem_reg[4][3][0]_0
    SLICE_X28Y63         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     1.983 r  i0/mem[11][0][31]_i_6__2/O
                         net (fo=176, routed)         1.596     3.579    A0_1/A0_1_addr0[2]
    SLICE_X25Y110        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     3.642 r  A0_1/out[18]_i_2__0/O
                         net (fo=1, routed)           0.107     3.749    A0_1/out[18]_i_2__0_n_0
    SLICE_X26Y110        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.865 r  A0_1/out[18]_i_1__0/O
                         net (fo=3, routed)           1.032     4.897    A_j2_k_10/A0_1_read_data[18]
    SLICE_X19Y72         FDRE                                         r  A_j2_k_10/out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7786, unset)         0.026     7.026    A_j2_k_10/clk
    SLICE_X19Y72         FDRE                                         r  A_j2_k_10/out_reg[18]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X19Y72         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.027     7.018    A_j2_k_10/out_reg[18]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.897    
  -------------------------------------------------------------------
                         slack                                  2.121    

Slack (MET) :             2.154ns  (required time - arrival time)
  Source:                 done_reg14/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_10/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 0.840ns (17.395%)  route 3.989ns (82.605%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.035     0.035    done_reg14/clk
    SLICE_X30Y60         FDRE                                         r  done_reg14/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  done_reg14/out_reg[0]/Q
                         net (fo=4, routed)           0.187     0.319    fsm10/done_reg14_out
    SLICE_X31Y60         LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     0.469 f  fsm10/B_int0_0_write_en_INST_0_i_2/O
                         net (fo=7, routed)           0.193     0.662    fsm9/out_reg[0]_5
    SLICE_X31Y63         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     0.760 f  fsm9/B_int0_0_write_en_INST_0_i_1/O
                         net (fo=13, routed)          0.234     0.994    fsm8/out_reg[1]_1
    SLICE_X32Y65         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     1.058 f  fsm8/A_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=55, routed)          0.205     1.263    cond_stored10/mem[11][0][31]_i_11__0_0
    SLICE_X30Y63         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.326 r  cond_stored10/mem[11][0][31]_i_19/O
                         net (fo=3, routed)           0.264     1.590    i01/mem[11][0][31]_i_3__1
    SLICE_X28Y62         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.082     1.672 r  i01/mem[11][0][31]_i_15__0/O
                         net (fo=2, routed)           0.163     1.835    i0/mem_reg[4][3][0]_0
    SLICE_X28Y63         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     1.983 r  i0/mem[11][0][31]_i_6__2/O
                         net (fo=176, routed)         1.415     3.398    A0_1/A0_1_addr0[2]
    SLICE_X23Y108        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.038     3.436 r  A0_1/out[13]_i_4__0/O
                         net (fo=1, routed)           0.167     3.603    A0_1/out[13]_i_4__0_n_0
    SLICE_X24Y106        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.100     3.703 r  A0_1/out[13]_i_1__0/O
                         net (fo=3, routed)           1.161     4.864    A_read0_10/A0_1_read_data[13]
    SLICE_X9Y68          FDRE                                         r  A_read0_10/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7786, unset)         0.026     7.026    A_read0_10/clk
    SLICE_X9Y68          FDRE                                         r  A_read0_10/out_reg[13]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X9Y68          FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.027     7.018    A_read0_10/out_reg[13]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.864    
  -------------------------------------------------------------------
                         slack                                  2.154    

Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 fsm10/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_j2_k_10/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 0.923ns (19.193%)  route 3.886ns (80.807%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.037     0.037    fsm10/clk
    SLICE_X31Y59         FDRE                                         r  fsm10/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 f  fsm10/out_reg[2]/Q
                         net (fo=15, routed)          0.420     0.555    fsm10/fsm10_out[2]
    SLICE_X31Y59         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.195     0.750 f  fsm10/out[3]_i_4__5/O
                         net (fo=14, routed)          0.223     0.973    fsm1/out_reg[0]_7
    SLICE_X32Y59         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     1.036 f  fsm1/B_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.120     1.156    fsm/out_reg[0]_12
    SLICE_X32Y61         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     1.220 f  fsm/B_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=21, routed)          0.338     1.558    cond_stored10/mem[11][0][31]_i_9__2
    SLICE_X28Y64         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.039     1.597 r  cond_stored10/mem[11][0][31]_i_12/O
                         net (fo=10, routed)          0.238     1.835    i01/mem_reg[0][1][0]
    SLICE_X27Y62         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.098     1.933 r  i01/mem[11][0][31]_i_4__0/O
                         net (fo=432, routed)         1.221     3.154    A0_1/A0_1_addr0[0]
    SLICE_X18Y106        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     3.303 r  A0_1/out[9]_i_12__0/O
                         net (fo=1, routed)           0.224     3.527    A0_1/out[9]_i_12__0_n_0
    SLICE_X16Y107        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     3.706 r  A0_1/out[9]_i_4__0/O
                         net (fo=1, routed)           0.178     3.884    A0_1/out[9]_i_4__0_n_0
    SLICE_X16Y106        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.038     3.922 r  A0_1/out[9]_i_1__0/O
                         net (fo=3, routed)           0.924     4.846    A_j2_k_10/A0_1_read_data[9]
    SLICE_X19Y69         FDRE                                         r  A_j2_k_10/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7786, unset)         0.026     7.026    A_j2_k_10/clk
    SLICE_X19Y69         FDRE                                         r  A_j2_k_10/out_reg[9]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X19Y69         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     7.018    A_j2_k_10/out_reg[9]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.178ns  (required time - arrival time)
  Source:                 done_reg14/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_10/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 0.902ns (18.776%)  route 3.902ns (81.224%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.035     0.035    done_reg14/clk
    SLICE_X30Y60         FDRE                                         r  done_reg14/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  done_reg14/out_reg[0]/Q
                         net (fo=4, routed)           0.187     0.319    fsm10/done_reg14_out
    SLICE_X31Y60         LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     0.469 f  fsm10/B_int0_0_write_en_INST_0_i_2/O
                         net (fo=7, routed)           0.193     0.662    fsm9/out_reg[0]_5
    SLICE_X31Y63         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     0.760 f  fsm9/B_int0_0_write_en_INST_0_i_1/O
                         net (fo=13, routed)          0.234     0.994    fsm8/out_reg[1]_1
    SLICE_X32Y65         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     1.058 f  fsm8/A_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=55, routed)          0.205     1.263    cond_stored10/mem[11][0][31]_i_11__0_0
    SLICE_X30Y63         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.326 r  cond_stored10/mem[11][0][31]_i_19/O
                         net (fo=3, routed)           0.264     1.590    i01/mem[11][0][31]_i_3__1
    SLICE_X28Y62         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.082     1.672 r  i01/mem[11][0][31]_i_15__0/O
                         net (fo=2, routed)           0.163     1.835    i0/mem_reg[4][3][0]_0
    SLICE_X28Y63         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     1.983 r  i0/mem[11][0][31]_i_6__2/O
                         net (fo=176, routed)         1.696     3.679    A0_1/A0_1_addr0[2]
    SLICE_X20Y111        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     3.779 r  A0_1/out[10]_i_4__0/O
                         net (fo=1, routed)           0.103     3.882    A0_1/out[10]_i_4__0_n_0
    SLICE_X20Y110        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     3.982 r  A0_1/out[10]_i_1__0/O
                         net (fo=3, routed)           0.857     4.839    A_read0_10/A0_1_read_data[10]
    SLICE_X15Y69         FDRE                                         r  A_read0_10/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7786, unset)         0.025     7.025    A_read0_10/clk
    SLICE_X15Y69         FDRE                                         r  A_read0_10/out_reg[10]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X15Y69         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    A_read0_10/out_reg[10]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.839    
  -------------------------------------------------------------------
                         slack                                  2.178    

Slack (MET) :             2.188ns  (required time - arrival time)
  Source:                 fsm10/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_10/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 0.997ns (20.801%)  route 3.796ns (79.199%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.037     0.037    fsm10/clk
    SLICE_X31Y59         FDRE                                         r  fsm10/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 f  fsm10/out_reg[2]/Q
                         net (fo=15, routed)          0.420     0.555    fsm10/fsm10_out[2]
    SLICE_X31Y59         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.195     0.750 f  fsm10/out[3]_i_4__5/O
                         net (fo=14, routed)          0.223     0.973    fsm1/out_reg[0]_7
    SLICE_X32Y59         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     1.036 f  fsm1/B_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.120     1.156    fsm/out_reg[0]_12
    SLICE_X32Y61         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     1.220 f  fsm/B_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=21, routed)          0.338     1.558    cond_stored10/mem[11][0][31]_i_9__2
    SLICE_X28Y64         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.039     1.597 r  cond_stored10/mem[11][0][31]_i_12/O
                         net (fo=10, routed)          0.135     1.732    i0/mem_reg[4][3][0]
    SLICE_X28Y63         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     1.848 r  i0/mem[11][0][31]_i_5__0/O
                         net (fo=432, routed)         1.040     2.888    A0_1/A0_1_addr0[1]
    SLICE_X30Y112        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     2.988 r  A0_1/out[23]_i_14__0/O
                         net (fo=1, routed)           0.106     3.094    A0_1/out[23]_i_14__0_n_0
    SLICE_X29Y112        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.148     3.242 r  A0_1/out[23]_i_4__0/O
                         net (fo=1, routed)           0.286     3.528    A0_1/out[23]_i_4__0_n_0
    SLICE_X28Y109        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     3.702 r  A0_1/out[23]_i_1__0/O
                         net (fo=3, routed)           1.128     4.830    A_read0_10/A0_1_read_data[23]
    SLICE_X14Y72         FDRE                                         r  A_read0_10/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7786, unset)         0.026     7.026    A_read0_10/clk
    SLICE_X14Y72         FDRE                                         r  A_read0_10/out_reg[23]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X14Y72         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.027     7.018    A_read0_10/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.830    
  -------------------------------------------------------------------
                         slack                                  2.188    

Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 done_reg14/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_10/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 0.900ns (18.773%)  route 3.894ns (81.227%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.035     0.035    done_reg14/clk
    SLICE_X30Y60         FDRE                                         r  done_reg14/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  done_reg14/out_reg[0]/Q
                         net (fo=4, routed)           0.187     0.319    fsm10/done_reg14_out
    SLICE_X31Y60         LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     0.469 f  fsm10/B_int0_0_write_en_INST_0_i_2/O
                         net (fo=7, routed)           0.193     0.662    fsm9/out_reg[0]_5
    SLICE_X31Y63         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     0.760 f  fsm9/B_int0_0_write_en_INST_0_i_1/O
                         net (fo=13, routed)          0.234     0.994    fsm8/out_reg[1]_1
    SLICE_X32Y65         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     1.058 f  fsm8/A_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=55, routed)          0.205     1.263    cond_stored10/mem[11][0][31]_i_11__0_0
    SLICE_X30Y63         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.326 r  cond_stored10/mem[11][0][31]_i_19/O
                         net (fo=3, routed)           0.264     1.590    i01/mem[11][0][31]_i_3__1
    SLICE_X28Y62         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.082     1.672 r  i01/mem[11][0][31]_i_15__0/O
                         net (fo=2, routed)           0.163     1.835    i0/mem_reg[4][3][0]_0
    SLICE_X28Y63         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     1.983 r  i0/mem[11][0][31]_i_6__2/O
                         net (fo=176, routed)         1.634     3.617    A0_1/A0_1_addr0[2]
    SLICE_X22Y111        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     3.717 r  A0_1/out[21]_i_4__0/O
                         net (fo=1, routed)           0.101     3.818    A0_1/out[21]_i_4__0_n_0
    SLICE_X21Y111        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     3.916 r  A0_1/out[21]_i_1__0/O
                         net (fo=3, routed)           0.913     4.829    A_read0_10/A0_1_read_data[21]
    SLICE_X14Y68         FDRE                                         r  A_read0_10/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7786, unset)         0.026     7.026    A_read0_10/clk
    SLICE_X14Y68         FDRE                                         r  A_read0_10/out_reg[21]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X14Y68         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.027     7.018    A_read0_10/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.829    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.208ns  (required time - arrival time)
  Source:                 done_reg14/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_10/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 0.994ns (20.817%)  route 3.781ns (79.183%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.035     0.035    done_reg14/clk
    SLICE_X30Y60         FDRE                                         r  done_reg14/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  done_reg14/out_reg[0]/Q
                         net (fo=4, routed)           0.187     0.319    fsm10/done_reg14_out
    SLICE_X31Y60         LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     0.469 f  fsm10/B_int0_0_write_en_INST_0_i_2/O
                         net (fo=7, routed)           0.193     0.662    fsm9/out_reg[0]_5
    SLICE_X31Y63         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     0.760 f  fsm9/B_int0_0_write_en_INST_0_i_1/O
                         net (fo=13, routed)          0.234     0.994    fsm8/out_reg[1]_1
    SLICE_X32Y65         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     1.058 f  fsm8/A_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=55, routed)          0.205     1.263    cond_stored10/mem[11][0][31]_i_11__0_0
    SLICE_X30Y63         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.326 r  cond_stored10/mem[11][0][31]_i_19/O
                         net (fo=3, routed)           0.264     1.590    i01/mem[11][0][31]_i_3__1
    SLICE_X28Y62         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.082     1.672 r  i01/mem[11][0][31]_i_15__0/O
                         net (fo=2, routed)           0.163     1.835    i0/mem_reg[4][3][0]_0
    SLICE_X28Y63         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     1.983 r  i0/mem[11][0][31]_i_6__2/O
                         net (fo=176, routed)         1.391     3.374    A0_1/A0_1_addr0[2]
    SLICE_X20Y106        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     3.553 r  A0_1/out[7]_i_4__0/O
                         net (fo=1, routed)           0.053     3.606    A0_1/out[7]_i_4__0_n_0
    SLICE_X20Y106        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.113     3.719 r  A0_1/out[7]_i_1__0/O
                         net (fo=3, routed)           1.091     4.810    A_read0_10/A0_1_read_data[7]
    SLICE_X9Y68          FDRE                                         r  A_read0_10/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7786, unset)         0.026     7.026    A_read0_10/clk
    SLICE_X9Y68          FDRE                                         r  A_read0_10/out_reg[7]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X9Y68          FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.027     7.018    A_read0_10/out_reg[7]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                                  2.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mult_pipe3/out_tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe3/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.041ns (42.708%)  route 0.055ns (57.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.012     0.012    mult_pipe3/clk
    SLICE_X22Y62         FDRE                                         r  mult_pipe3/out_tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y62         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.053 r  mult_pipe3/out_tmp_reg[6]/Q
                         net (fo=1, routed)           0.055     0.108    mult_pipe3/p_1_in[6]
    SLICE_X23Y62         FDRE                                         r  mult_pipe3/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.019     0.019    mult_pipe3/clk
    SLICE_X23Y62         FDRE                                         r  mult_pipe3/out_reg[6]/C
                         clock pessimism              0.000     0.019    
    SLICE_X23Y62         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe3/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mult_pipe1/out_tmp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X24Y59         FDRE                                         r  mult_pipe1/out_tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y59         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe1/out_tmp_reg[12]/Q
                         net (fo=1, routed)           0.057     0.108    mult_pipe1/p_1_in[12]
    SLICE_X25Y59         FDRE                                         r  mult_pipe1/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.018     0.018    mult_pipe1/clk
    SLICE_X25Y59         FDRE                                         r  mult_pipe1/out_reg[12]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y59         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    mult_pipe1/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 beta__0/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg5/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.053ns (55.789%)  route 0.042ns (44.211%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.012     0.012    beta__0/clk
    SLICE_X32Y57         FDRE                                         r  beta__0/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  beta__0/done_reg/Q
                         net (fo=2, routed)           0.025     0.076    par_reset1/beta__0_done
    SLICE_X32Y57         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     0.090 r  par_reset1/out[0]_i_1__40/O
                         net (fo=1, routed)           0.017     0.107    par_done_reg5/out_reg[0]_0
    SLICE_X32Y57         FDRE                                         r  par_done_reg5/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.018     0.018    par_done_reg5/clk
    SLICE_X32Y57         FDRE                                         r  par_done_reg5/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X32Y57         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg5/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X24Y60         FDRE                                         r  mult_pipe1/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y60         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe1/out_reg[3]/Q
                         net (fo=1, routed)           0.057     0.109    bin_read1_0/Q[3]
    SLICE_X25Y60         FDRE                                         r  bin_read1_0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.018     0.018    bin_read1_0/clk
    SLICE_X25Y60         FDRE                                         r  bin_read1_0/out_reg[3]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y60         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read1_0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe1/out_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.040ns (41.667%)  route 0.056ns (58.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X25Y60         FDRE                                         r  mult_pipe1/out_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y60         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  mult_pipe1/out_tmp_reg[2]/Q
                         net (fo=1, routed)           0.056     0.109    mult_pipe1/p_1_in[2]
    SLICE_X25Y59         FDRE                                         r  mult_pipe1/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.018     0.018    mult_pipe1/clk
    SLICE_X25Y59         FDRE                                         r  mult_pipe1/out_reg[2]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y59         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    mult_pipe1/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe2/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read2_0/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.012     0.012    mult_pipe2/clk
    SLICE_X23Y55         FDRE                                         r  mult_pipe2/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y55         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  mult_pipe2/out_reg[10]/Q
                         net (fo=1, routed)           0.058     0.110    bin_read2_0/Q[10]
    SLICE_X23Y56         FDRE                                         r  bin_read2_0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.019     0.019    bin_read2_0/clk
    SLICE_X23Y56         FDRE                                         r  bin_read2_0/out_reg[10]/C
                         clock pessimism              0.000     0.019    
    SLICE_X23Y56         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read2_0/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cond_stored2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored2/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.012     0.012    cond_stored2/clk
    SLICE_X32Y62         FDRE                                         r  cond_stored2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored2/out_reg[0]/Q
                         net (fo=4, routed)           0.027     0.078    done_reg2/cond_stored2_out
    SLICE_X32Y62         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.092 r  done_reg2/out[0]_i_1__31/O
                         net (fo=1, routed)           0.016     0.108    cond_stored2/out_reg[0]_1
    SLICE_X32Y62         FDRE                                         r  cond_stored2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.018     0.018    cond_stored2/clk
    SLICE_X32Y62         FDRE                                         r  cond_stored2/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X32Y62         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored2/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mult_pipe3/out_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe3/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.040ns (41.237%)  route 0.057ns (58.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.013     0.013    mult_pipe3/clk
    SLICE_X21Y62         FDRE                                         r  mult_pipe3/out_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y62         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  mult_pipe3/out_tmp_reg[2]/Q
                         net (fo=1, routed)           0.057     0.110    mult_pipe3/p_1_in[2]
    SLICE_X22Y62         FDRE                                         r  mult_pipe3/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.018     0.018    mult_pipe3/clk
    SLICE_X22Y62         FDRE                                         r  mult_pipe3/out_reg[2]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y62         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    mult_pipe3/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mult_pipe4/out_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe4/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.013     0.013    mult_pipe4/clk
    SLICE_X26Y61         FDRE                                         r  mult_pipe4/out_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y61         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe4/out_tmp_reg[1]/Q
                         net (fo=1, routed)           0.059     0.111    mult_pipe4/p_1_in[1]
    SLICE_X25Y61         FDRE                                         r  mult_pipe4/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.019     0.019    mult_pipe4/clk
    SLICE_X25Y61         FDRE                                         r  mult_pipe4/out_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X25Y61         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe4/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe5/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read5_0/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.013     0.013    mult_pipe5/clk
    SLICE_X18Y64         FDRE                                         r  mult_pipe5/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y64         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  mult_pipe5/out_reg[5]/Q
                         net (fo=1, routed)           0.058     0.111    bin_read5_0/Q[5]
    SLICE_X18Y63         FDRE                                         r  bin_read5_0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7786, unset)         0.018     0.018    bin_read5_0/clk
    SLICE_X18Y63         FDRE                                         r  bin_read5_0/out_reg[5]/C
                         clock pessimism              0.000     0.018    
    SLICE_X18Y63         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read5_0/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y23  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y24  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y22  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y23  mult_pipe3/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y26  mult_pipe4/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y29  mult_pipe5/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y21  mult_pipe6/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y24  mult_pipe7/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y28  mult_pipe8/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y21  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y64   A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y64   A0_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y66   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y66   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y79   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y68   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y68   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y70   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y70   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y75   A0_0/mem_reg[0][0][13]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y64   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y64   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y66   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y66   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y79   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y79   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y68   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y68   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y70   A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y70   A0_0/mem_reg[0][0][12]/C



