status   Processor cycles   PC     Instruction            R2         R3        R4         R5         R6         R7         R8 dotproduct_summation N 
running           1          0   orhi r2, r0,(0)          0          0          0          0          0          0          0 
running           2          0   orhi r2, r0,(0)          0          0          0          0          0          0          0 
running           3          4   ori r2, r2,(8)           0          0          0          0          0          0          0 
running           4          8   orhi r3, r0,(0)          0          0          0          0          0          0          0 
running           5         12   ori r3, r3,(32)          0          0          0          0          0          0          0 
running           6         16   orhi r4, r0,(0)          0          0          0          0          0          0          0 
running           7         20   ori r4, r0,(6)           8          0          0          0          0          0          0 
running           8         24   ldw r4, 0(r4)            8          0          0          0          0          0          0 
running           9         28   add r5, r0, r0           8         36          0          0          0          0          0 
running          10         32 Loop:ldw r6, 0(r2)         8         36          0          0          0          0          0 
running          11         36   ldw r7, 0(r3))           8         36          4          0          0          0          0 
running          12         40  mul r8, r6, r7            8         36          7          0          0          0          0 
running          13         44  add r5, r5, r8            8         36          7          0          0          0          0 
running          14         48  addi r2, r2, 4            8         36          7          0          0          0          0
running          15         52  addi r3, r3, 4            8         36          7          0          0         33          0
running          16         56  addi r4, r4, -1           8         36          7          0          0         33          0 
running          17         60  blt r0, r4, Loop          8         36          7          0          0         33          0          0          6
running          18         32 Loop:ldw r6, 0(r2)        12         36          7          0          0         33          0 
running          19         36   ldw r7, 0(r3))          12         40          7          0          0         33          0 
running          20         40  mul r8, r6, r7           12         40          6          0          0         33          0 
running          21         44  add r5, r5, r8           12         40          6          0          0         33          0 
running          22         48  addi r2, r2, 4           12         40          6          0          1         33          0
running          23         52  addi r3, r3, 4           12         40          6          0          1         17          0
running          24         56  addi r4, r4, -1          12         40          6          0          1         17         17 
running          25         60  blt r0, r4, Loop         12         40          6         17          1         17         17         17          5
running          26         32 Loop:ldw r6, 0(r2)        16         40          6         17          1         17         17 
running          27         36   ldw r7, 0(r3))          16         44          6         17          1         17         17 
running          28         40  mul r8, r6, r7           16         44          5         17          1         17         17 
running          29         44  add r5, r5, r8           16         44          5         17          1         17         17 
running          30         48  addi r2, r2, 4           16         44          5         17          2         17         17
running          31         52  addi r3, r3, 4           16         44          5         17          2         16         17
running          32         56  addi r4, r4, -1          16         44          5         17          2         16         32 
running          33         60  blt r0, r4, Loop         16         44          5         49          2         16         32         49          4
running          34         32 Loop:ldw r6, 0(r2)        20         44          5         49          2         16         32 
running          35         36   ldw r7, 0(r3))          20         48          5         49          2         16         32 
running          36         40  mul r8, r6, r7           20         48          4         49          2         16         32 
running          37         44  add r5, r5, r8           20         48          4         49          2         16         32 
running          38         48  addi r2, r2, 4           20         48          4         49          3         16         32
running          39         52  addi r3, r3, 4           20         48          4         49          3          0         32
running          40         56  addi r4, r4, -1          20         48          4         49          3          0          0 
running          41         60  blt r0, r4, Loop         20         48          4         49          3          0          0         49          3
running          42         32 Loop:ldw r6, 0(r2)        24         48          4         49          3          0          0 
running          43         36   ldw r7, 0(r3))          24         52          4         49          3          0          0 
running          44         40  mul r8, r6, r7           24         52          3         49          3          0          0 
running          45         44  add r5, r5, r8           24         52          3         49          3          0          0 
running          46         48  addi r2, r2, 4           24         52          3         49         16          0          0
running          47         52  addi r3, r3, 4           24         52          3         49         16          3          0
running          48         56  addi r4, r4, -1          24         52          3         49         16          3         48 
running          49         60  blt r0, r4, Loop         24         52          3         97         16          3         48         97          2
running          50         32 Loop:ldw r6, 0(r2)        28         52          3         97         16          3         48 
running          51         36   ldw r7, 0(r3))          28         56          3         97         16          3         48 
running          52         40  mul r8, r6, r7           28         56          2         97         16          3         48 
running          53         44  add r5, r5, r8           28         56          2         97         16          3         48 
running          54         48  addi r2, r2, 4           28         56          2         97         17          3         48
running          55         52  addi r3, r3, 4           28         56          2         97         17          2         48
running          56         56  addi r4, r4, -1          28         56          2         97         17          2         34 
running          57         60  blt r0, r4, Loop         28         56          2        131         17          2         34        131          1
running          58         32 Loop:ldw r6, 0(r2)        32         56          2        131         17          2         34 
running          59         36   ldw r7, 0(r3))          32         60          2        131         17          2         34 
running          60         40  mul r8, r6, r7           32         60          1        131         17          2         34 
running          61         44  add r5, r5, r8           32         60          1        131         17          2         34 
running          62         48  addi r2, r2, 4           32         60          1        131         33          2         34
running          63         52  addi r3, r3, 4           32         60          1        131         33          0         34
running          64         56  addi r4, r4, -1          32         60          1        131         33          0          0 
running          65         60  blt r0, r4, Loop         32         60          1        131         33          0          0        131          0
running          66         64  stw r5, 0(r0)            36         60          1        131         33          0          0 
running          67         68  stop: br stop            36         64          1        131         33          0          0 
running          68         68  stop: br stop            36         64          0        131         33          0          0 
 Correct !! 
 dot product =        131 
 Your processor is working correctly 
 Simulation finished 
