#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Oct 26 16:21:44 2018
# Process ID: 16940
# Current directory: H:/gyx verilog/digital/lab_3/lab3_3_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10700 H:\gyx verilog\digital\lab_3\lab3_3_1\lab3_3_1.xpr
# Log file: H:/gyx verilog/digital/lab_3/lab3_3_1/vivado.log
# Journal file: H:/gyx verilog/digital/lab_3/lab3_3_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.xpr}
launch_simulation
source lab3_3_1_tb.tcl
update_compile_order -fileset sources_1
close_sim
launch_simulation
source lab3_3_1_tb.tcl
export_ip_user_files -of_objects  [get_files {{H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/sources_1/imports/lab3_3_1/data.txt}}] -no_script -reset -force -quiet
remove_files  {{H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/sources_1/imports/lab3_3_1/data.txt}}
file delete -force {H:/gyx verilog/digital/lab_3/lab3_3_1/lab3_3_1.srcs/sources_1/imports/lab3_3_1/data.txt}
add_files -norecurse {{H:/gyx verilog/digital/lab_3/lab3_3_1/data.txt}}
close_sim
launch_simulation
source lab3_3_1_tb.tcl
synth_design -rtl -name rtl_1
refresh_design
close_sim
launch_simulation
source lab3_3_1_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_sim
