$date
	Fri Oct 31 11:50:23 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module jkff_behv_tb $end
$var wire 1 ! Q $end
$var reg 1 " J $end
$var reg 1 # K $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$var integer 32 & i [31:0] $end
$scope module dut $end
$var wire 1 " J $end
$var wire 1 # K $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
1%
0$
0#
0"
0!
$end
#5000
b0 &
0%
1$
#10000
1#
b1 &
0$
#15000
1!
1"
0#
b10 &
1$
#20000
1#
b11 &
0$
#25000
0!
b100 &
1$
#30000
0$
