#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Fri Sep  6 08:51:28 2024
# Process ID: 16968
# Log file: /home/ise/code/main/planAhead_run_1/planAhead.log
# Journal file: /home/ise/code/main/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -2686 day(s)
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/ise/code/main/pa.fromNetlist.tcl
# create_project -name main -dir "/home/ise/code/main/planAhead_run_2" -part xc3s500efg320-5
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/home/ise/code/main/main.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/ise/code/main} }
# set_property target_constrs_file "main.ucf" [current_fileset -constrset]
Adding file '/home/ise/code/main/main.ucf' to fileset 'constrs_1'
# add_files [list {main.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s500efg320-5
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design main.ngc ...
WARNING:NetListWriters:298 - No output is written to main.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file main.edif ...
ngc2edif: Total memory usage is 123184 kilobytes

Parsing EDIF File [./planAhead_run_2/main.data/cache/main_ngc_9b39383.edif]
Finished Parsing EDIF File [./planAhead_run_2/main.data/cache/main_ngc_9b39383.edif]
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
WARNING: [Netlist 29-43] Netlist 'main' is not ideal for floorplanning, since the cellview 'main' defined in file 'main.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
Parsing UCF File [/home/ise/code/main/main.ucf]
Finished Parsing UCF File [/home/ise/code/main/main.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: a9ee35c1
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 2780.699 ; gain = 144.805
startgroup
set_property package_pin C9 [get_ports clk]
endgroup
set_property iostandard LVTTL [get_ports [list clk]]
set_property iostandard LVTTL [get_ports [list reset]]
set_property iostandard LVTTL [get_ports [list rx]]
set_property iostandard LVCMOS25 [get_ports [list VGA_BULE]]
set_property iostandard LVCMOS25 [get_ports [list VGA_GREEN]]
set_property iostandard LVTTL [get_ports [list VGA_BULE]]
set_property iostandard LVTTL [get_ports [list VGA_GREEN]]
set_property iostandard LVTTL [get_ports [list VGA_HS]]
set_property iostandard LVTTL [get_ports [list VGA_RED]]
set_property iostandard LVTTL [get_ports [list VGA_VS]]
set_property iostandard LVCMOS33 [get_ports [list clk]]
startgroup
set_property package_pin H14 [get_ports VGA_RED]
endgroup
startgroup
set_property package_pin H15 [get_ports VGA_GREEN]
endgroup
startgroup
set_property package_pin G15 [get_ports VGA_BULE]
endgroup
startgroup
set_property package_pin F15 [get_ports VGA_HS]
endgroup
startgroup
set_property package_pin F14 [get_ports VGA_VS]
endgroup
startgroup
set_property package_pin R7 [get_ports rx]
endgroup
startgroup
set_property package_pin L13 [get_ports reset]
endgroup
set_property pulltype PULLUP [get_ports [list reset]]
set_property slew FAST [get_ports [list VGA_BULE]]
set_property slew FAST [get_ports [list VGA_GREEN]]
set_property slew FAST [get_ports [list VGA_HS]]
set_property slew FAST [get_ports [list VGA_RED]]
set_property slew FAST [get_ports [list VGA_VS]]
save_constraints
exit
ERROR: [#UNDEF] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See /home/ise/code/main/planAhead_pid16968.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Sep  6 08:54:26 2024...
INFO: [Common 17-83] Releasing license: PlanAhead
