
*** Running vivado
    with args -log GPIO_demo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source GPIO_demo.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source GPIO_demo.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 448.531 ; gain = 163.492
Command: synth_design -top GPIO_demo -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11756
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1263.270 ; gain = 409.547
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'GPIO_demo' [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/sources_1/imports/hdl/GPIO_Demo.vhd:70]
	Parameter DEBNC_CLOCKS bound to: 65536 - type: integer 
	Parameter PORT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/sources_1/imports/hdl/debouncer.vhd:42' bound to instance 'Inst_btn_debounce' of component 'debouncer' [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/sources_1/imports/hdl/GPIO_Demo.vhd:320]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/sources_1/imports/hdl/debouncer.vhd:50]
	Parameter DEBNC_CLOCKS bound to: 65536 - type: integer 
	Parameter PORT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debouncer' (0#1) [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/sources_1/imports/hdl/debouncer.vhd:50]
INFO: [Synth 8-3491] module 'UART_TX_CTRL' declared at 'C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/sources_1/imports/hdl/UART_TX_CTRL.vhd:42' bound to instance 'Inst_UART_TX_CTRL' of component 'UART_TX_CTRL' [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/sources_1/imports/hdl/GPIO_Demo.vhd:450]
INFO: [Synth 8-638] synthesizing module 'UART_TX_CTRL' [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/sources_1/imports/hdl/UART_TX_CTRL.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'UART_TX_CTRL' (0#1) [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/sources_1/imports/hdl/UART_TX_CTRL.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'GPIO_demo' (0#1) [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/sources_1/imports/hdl/GPIO_Demo.vhd:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1357.598 ; gain = 503.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1357.598 ; gain = 503.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1357.598 ; gain = 503.875
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1357.598 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'VGA_RED[0]'. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:255]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:255]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_RED[0]'. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:256]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:256]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_RED[1]'. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:258]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:258]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_RED[1]'. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:259]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:259]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_RED[2]'. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:261]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:261]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_RED[2]'. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:262]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:262]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_RED[3]'. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:264]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:264]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_RED[3]'. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:265]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:265]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_BLUE[0]'. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:267]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:267]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_BLUE[0]'. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:268]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:268]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_BLUE[1]'. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:270]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:270]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_BLUE[1]'. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:271]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:271]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_BLUE[2]'. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:273]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:273]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_BLUE[2]'. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:274]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:274]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_BLUE[3]'. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:276]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:276]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_BLUE[3]'. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:277]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:277]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_GREEN[0]'. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:279]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:279]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_GREEN[0]'. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:280]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:280]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_GREEN[1]'. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:282]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:282]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_GREEN[1]'. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:283]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:283]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_GREEN[2]'. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:285]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:285]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_GREEN[2]'. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:286]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:286]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_GREEN[3]'. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:288]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:288]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_GREEN[3]'. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:289]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:289]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_HS'. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:291]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:291]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_HS'. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:292]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:292]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_VS'. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:294]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:294]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_VS'. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:295]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:295]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_CLK'. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:310]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:310]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_CLK'. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:311]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:311]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_CLK'. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:312]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:312]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_DATA'. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:314]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:314]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_DATA'. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:315]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:315]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_DATA'. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:316]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:316]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/GPIO_demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/GPIO_demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1389.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1389.695 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1389.695 ; gain = 535.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1389.695 ; gain = 535.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1389.695 ; gain = 535.973
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'txState_reg' in module 'UART_TX_CTRL'
INFO: [Synth 8-802] inferred FSM for state register 'uartState_reg' in module 'GPIO_demo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rdy |                               00 |                               00
                load_bit |                               01 |                               01
                send_bit |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txState_reg' using encoding 'sequential' in module 'UART_TX_CTRL'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 rst_reg |                              000 |                              000
             ld_init_str |                              001 |                              001
               send_char |                              010 |                              010
                 rdy_low |                              011 |                              011
                wait_rdy |                              100 |                              100
                wait_btn |                              101 |                              101
              ld_btn_str |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'uartState_reg' using encoding 'sequential' in module 'GPIO_demo'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1389.695 ; gain = 535.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               31 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 26    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input   31 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 20    
	   2 Input    7 Bit        Muxes := 10    
	   2 Input    6 Bit        Muxes := 10    
	   2 Input    4 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 14    
	   3 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1389.695 ; gain = 535.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1389.695 ; gain = 535.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1392.852 ; gain = 539.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1394.027 ; gain = 540.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1394.027 ; gain = 540.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1394.027 ; gain = 540.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1394.027 ; gain = 540.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1394.027 ; gain = 540.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1394.027 ; gain = 540.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1394.027 ; gain = 540.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    55|
|3     |LUT1   |    12|
|4     |LUT2   |    29|
|5     |LUT3   |    23|
|6     |LUT4   |    44|
|7     |LUT5   |    18|
|8     |LUT6   |    33|
|9     |MUXF7  |     5|
|10    |FDRE   |   241|
|11    |FDSE   |     2|
|12    |IBUF   |    22|
|13    |OBUF   |    29|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1394.027 ; gain = 540.305
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 1394.027 ; gain = 508.207
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1394.027 ; gain = 540.305
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1403.828 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1407.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 2875c9a
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 35 Warnings, 34 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:55 . Memory (MB): peak = 1407.527 ; gain = 958.734
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/basys-3_demo/basys-3_demo.runs/synth_1/GPIO_demo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file GPIO_demo_utilization_synth.rpt -pb GPIO_demo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 19 14:38:26 2024...
