
zzzProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bf94  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005f4  0800c138  0800c138  0001c138  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c72c  0800c72c  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800c72c  0800c72c  0001c72c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c734  0800c734  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c734  0800c734  0001c734  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c738  0800c738  0001c738  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800c73c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000043a4  200001ec  0800c928  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004590  0800c928  00024590  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016e44  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003135  00000000  00000000  00037060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001328  00000000  00000000  0003a198  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011f0  00000000  00000000  0003b4c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a2de  00000000  00000000  0003c6b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015510  00000000  00000000  0005698e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a433c  00000000  00000000  0006be9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001101da  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006584  00000000  00000000  0011022c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001ec 	.word	0x200001ec
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800c11c 	.word	0x0800c11c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f0 	.word	0x200001f0
 80001dc:	0800c11c 	.word	0x0800c11c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9aa 	b.w	8001004 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	468e      	mov	lr, r1
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d14d      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d42:	428a      	cmp	r2, r1
 8000d44:	4694      	mov	ip, r2
 8000d46:	d969      	bls.n	8000e1c <__udivmoddi4+0xe8>
 8000d48:	fab2 f282 	clz	r2, r2
 8000d4c:	b152      	cbz	r2, 8000d64 <__udivmoddi4+0x30>
 8000d4e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d52:	f1c2 0120 	rsb	r1, r2, #32
 8000d56:	fa20 f101 	lsr.w	r1, r0, r1
 8000d5a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d62:	4094      	lsls	r4, r2
 8000d64:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d68:	0c21      	lsrs	r1, r4, #16
 8000d6a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d6e:	fa1f f78c 	uxth.w	r7, ip
 8000d72:	fb08 e316 	mls	r3, r8, r6, lr
 8000d76:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d7a:	fb06 f107 	mul.w	r1, r6, r7
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d8a:	f080 811f 	bcs.w	8000fcc <__udivmoddi4+0x298>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 811c 	bls.w	8000fcc <__udivmoddi4+0x298>
 8000d94:	3e02      	subs	r6, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a5b      	subs	r3, r3, r1
 8000d9a:	b2a4      	uxth	r4, r4
 8000d9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000da0:	fb08 3310 	mls	r3, r8, r0, r3
 8000da4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000da8:	fb00 f707 	mul.w	r7, r0, r7
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	d90a      	bls.n	8000dc6 <__udivmoddi4+0x92>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000db8:	f080 810a 	bcs.w	8000fd0 <__udivmoddi4+0x29c>
 8000dbc:	42a7      	cmp	r7, r4
 8000dbe:	f240 8107 	bls.w	8000fd0 <__udivmoddi4+0x29c>
 8000dc2:	4464      	add	r4, ip
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dca:	1be4      	subs	r4, r4, r7
 8000dcc:	2600      	movs	r6, #0
 8000dce:	b11d      	cbz	r5, 8000dd8 <__udivmoddi4+0xa4>
 8000dd0:	40d4      	lsrs	r4, r2
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dd8:	4631      	mov	r1, r6
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d909      	bls.n	8000df6 <__udivmoddi4+0xc2>
 8000de2:	2d00      	cmp	r5, #0
 8000de4:	f000 80ef 	beq.w	8000fc6 <__udivmoddi4+0x292>
 8000de8:	2600      	movs	r6, #0
 8000dea:	e9c5 0100 	strd	r0, r1, [r5]
 8000dee:	4630      	mov	r0, r6
 8000df0:	4631      	mov	r1, r6
 8000df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df6:	fab3 f683 	clz	r6, r3
 8000dfa:	2e00      	cmp	r6, #0
 8000dfc:	d14a      	bne.n	8000e94 <__udivmoddi4+0x160>
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d302      	bcc.n	8000e08 <__udivmoddi4+0xd4>
 8000e02:	4282      	cmp	r2, r0
 8000e04:	f200 80f9 	bhi.w	8000ffa <__udivmoddi4+0x2c6>
 8000e08:	1a84      	subs	r4, r0, r2
 8000e0a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e0e:	2001      	movs	r0, #1
 8000e10:	469e      	mov	lr, r3
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	d0e0      	beq.n	8000dd8 <__udivmoddi4+0xa4>
 8000e16:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e1a:	e7dd      	b.n	8000dd8 <__udivmoddi4+0xa4>
 8000e1c:	b902      	cbnz	r2, 8000e20 <__udivmoddi4+0xec>
 8000e1e:	deff      	udf	#255	; 0xff
 8000e20:	fab2 f282 	clz	r2, r2
 8000e24:	2a00      	cmp	r2, #0
 8000e26:	f040 8092 	bne.w	8000f4e <__udivmoddi4+0x21a>
 8000e2a:	eba1 010c 	sub.w	r1, r1, ip
 8000e2e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e32:	fa1f fe8c 	uxth.w	lr, ip
 8000e36:	2601      	movs	r6, #1
 8000e38:	0c20      	lsrs	r0, r4, #16
 8000e3a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e3e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e42:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e46:	fb0e f003 	mul.w	r0, lr, r3
 8000e4a:	4288      	cmp	r0, r1
 8000e4c:	d908      	bls.n	8000e60 <__udivmoddi4+0x12c>
 8000e4e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e52:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e56:	d202      	bcs.n	8000e5e <__udivmoddi4+0x12a>
 8000e58:	4288      	cmp	r0, r1
 8000e5a:	f200 80cb 	bhi.w	8000ff4 <__udivmoddi4+0x2c0>
 8000e5e:	4643      	mov	r3, r8
 8000e60:	1a09      	subs	r1, r1, r0
 8000e62:	b2a4      	uxth	r4, r4
 8000e64:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e68:	fb07 1110 	mls	r1, r7, r0, r1
 8000e6c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e70:	fb0e fe00 	mul.w	lr, lr, r0
 8000e74:	45a6      	cmp	lr, r4
 8000e76:	d908      	bls.n	8000e8a <__udivmoddi4+0x156>
 8000e78:	eb1c 0404 	adds.w	r4, ip, r4
 8000e7c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e80:	d202      	bcs.n	8000e88 <__udivmoddi4+0x154>
 8000e82:	45a6      	cmp	lr, r4
 8000e84:	f200 80bb 	bhi.w	8000ffe <__udivmoddi4+0x2ca>
 8000e88:	4608      	mov	r0, r1
 8000e8a:	eba4 040e 	sub.w	r4, r4, lr
 8000e8e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e92:	e79c      	b.n	8000dce <__udivmoddi4+0x9a>
 8000e94:	f1c6 0720 	rsb	r7, r6, #32
 8000e98:	40b3      	lsls	r3, r6
 8000e9a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e9e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ea2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ea6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eaa:	431c      	orrs	r4, r3
 8000eac:	40f9      	lsrs	r1, r7
 8000eae:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000eb2:	fa00 f306 	lsl.w	r3, r0, r6
 8000eb6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eba:	0c20      	lsrs	r0, r4, #16
 8000ebc:	fa1f fe8c 	uxth.w	lr, ip
 8000ec0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ec4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ec8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ecc:	4288      	cmp	r0, r1
 8000ece:	fa02 f206 	lsl.w	r2, r2, r6
 8000ed2:	d90b      	bls.n	8000eec <__udivmoddi4+0x1b8>
 8000ed4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000edc:	f080 8088 	bcs.w	8000ff0 <__udivmoddi4+0x2bc>
 8000ee0:	4288      	cmp	r0, r1
 8000ee2:	f240 8085 	bls.w	8000ff0 <__udivmoddi4+0x2bc>
 8000ee6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eea:	4461      	add	r1, ip
 8000eec:	1a09      	subs	r1, r1, r0
 8000eee:	b2a4      	uxth	r4, r4
 8000ef0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ef4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ef8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000efc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f00:	458e      	cmp	lr, r1
 8000f02:	d908      	bls.n	8000f16 <__udivmoddi4+0x1e2>
 8000f04:	eb1c 0101 	adds.w	r1, ip, r1
 8000f08:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f0c:	d26c      	bcs.n	8000fe8 <__udivmoddi4+0x2b4>
 8000f0e:	458e      	cmp	lr, r1
 8000f10:	d96a      	bls.n	8000fe8 <__udivmoddi4+0x2b4>
 8000f12:	3802      	subs	r0, #2
 8000f14:	4461      	add	r1, ip
 8000f16:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f1a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f1e:	eba1 010e 	sub.w	r1, r1, lr
 8000f22:	42a1      	cmp	r1, r4
 8000f24:	46c8      	mov	r8, r9
 8000f26:	46a6      	mov	lr, r4
 8000f28:	d356      	bcc.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f2a:	d053      	beq.n	8000fd4 <__udivmoddi4+0x2a0>
 8000f2c:	b15d      	cbz	r5, 8000f46 <__udivmoddi4+0x212>
 8000f2e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f32:	eb61 010e 	sbc.w	r1, r1, lr
 8000f36:	fa01 f707 	lsl.w	r7, r1, r7
 8000f3a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f3e:	40f1      	lsrs	r1, r6
 8000f40:	431f      	orrs	r7, r3
 8000f42:	e9c5 7100 	strd	r7, r1, [r5]
 8000f46:	2600      	movs	r6, #0
 8000f48:	4631      	mov	r1, r6
 8000f4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f4e:	f1c2 0320 	rsb	r3, r2, #32
 8000f52:	40d8      	lsrs	r0, r3
 8000f54:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f58:	fa21 f303 	lsr.w	r3, r1, r3
 8000f5c:	4091      	lsls	r1, r2
 8000f5e:	4301      	orrs	r1, r0
 8000f60:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f64:	fa1f fe8c 	uxth.w	lr, ip
 8000f68:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f6c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f70:	0c0b      	lsrs	r3, r1, #16
 8000f72:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f76:	fb00 f60e 	mul.w	r6, r0, lr
 8000f7a:	429e      	cmp	r6, r3
 8000f7c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f80:	d908      	bls.n	8000f94 <__udivmoddi4+0x260>
 8000f82:	eb1c 0303 	adds.w	r3, ip, r3
 8000f86:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f8a:	d22f      	bcs.n	8000fec <__udivmoddi4+0x2b8>
 8000f8c:	429e      	cmp	r6, r3
 8000f8e:	d92d      	bls.n	8000fec <__udivmoddi4+0x2b8>
 8000f90:	3802      	subs	r0, #2
 8000f92:	4463      	add	r3, ip
 8000f94:	1b9b      	subs	r3, r3, r6
 8000f96:	b289      	uxth	r1, r1
 8000f98:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f9c:	fb07 3316 	mls	r3, r7, r6, r3
 8000fa0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fa4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fa8:	428b      	cmp	r3, r1
 8000faa:	d908      	bls.n	8000fbe <__udivmoddi4+0x28a>
 8000fac:	eb1c 0101 	adds.w	r1, ip, r1
 8000fb0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fb4:	d216      	bcs.n	8000fe4 <__udivmoddi4+0x2b0>
 8000fb6:	428b      	cmp	r3, r1
 8000fb8:	d914      	bls.n	8000fe4 <__udivmoddi4+0x2b0>
 8000fba:	3e02      	subs	r6, #2
 8000fbc:	4461      	add	r1, ip
 8000fbe:	1ac9      	subs	r1, r1, r3
 8000fc0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fc4:	e738      	b.n	8000e38 <__udivmoddi4+0x104>
 8000fc6:	462e      	mov	r6, r5
 8000fc8:	4628      	mov	r0, r5
 8000fca:	e705      	b.n	8000dd8 <__udivmoddi4+0xa4>
 8000fcc:	4606      	mov	r6, r0
 8000fce:	e6e3      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	e6f8      	b.n	8000dc6 <__udivmoddi4+0x92>
 8000fd4:	454b      	cmp	r3, r9
 8000fd6:	d2a9      	bcs.n	8000f2c <__udivmoddi4+0x1f8>
 8000fd8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fdc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fe0:	3801      	subs	r0, #1
 8000fe2:	e7a3      	b.n	8000f2c <__udivmoddi4+0x1f8>
 8000fe4:	4646      	mov	r6, r8
 8000fe6:	e7ea      	b.n	8000fbe <__udivmoddi4+0x28a>
 8000fe8:	4620      	mov	r0, r4
 8000fea:	e794      	b.n	8000f16 <__udivmoddi4+0x1e2>
 8000fec:	4640      	mov	r0, r8
 8000fee:	e7d1      	b.n	8000f94 <__udivmoddi4+0x260>
 8000ff0:	46d0      	mov	r8, sl
 8000ff2:	e77b      	b.n	8000eec <__udivmoddi4+0x1b8>
 8000ff4:	3b02      	subs	r3, #2
 8000ff6:	4461      	add	r1, ip
 8000ff8:	e732      	b.n	8000e60 <__udivmoddi4+0x12c>
 8000ffa:	4630      	mov	r0, r6
 8000ffc:	e709      	b.n	8000e12 <__udivmoddi4+0xde>
 8000ffe:	4464      	add	r4, ip
 8001000:	3802      	subs	r0, #2
 8001002:	e742      	b.n	8000e8a <__udivmoddi4+0x156>

08001004 <__aeabi_idiv0>:
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop

08001008 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001008:	b480      	push	{r7}
 800100a:	b085      	sub	sp, #20
 800100c:	af00      	add	r7, sp, #0
 800100e:	60f8      	str	r0, [r7, #12]
 8001010:	60b9      	str	r1, [r7, #8]
 8001012:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	4a07      	ldr	r2, [pc, #28]	; (8001034 <vApplicationGetIdleTaskMemory+0x2c>)
 8001018:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800101a:	68bb      	ldr	r3, [r7, #8]
 800101c:	4a06      	ldr	r2, [pc, #24]	; (8001038 <vApplicationGetIdleTaskMemory+0x30>)
 800101e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	2280      	movs	r2, #128	; 0x80
 8001024:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001026:	bf00      	nop
 8001028:	3714      	adds	r7, #20
 800102a:	46bd      	mov	sp, r7
 800102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop
 8001034:	20000208 	.word	0x20000208
 8001038:	200002bc 	.word	0x200002bc

0800103c <microDelay>:
	float tCelsius = 0;
	float tFahrenheit = 0;
	float RH = 0;

	void microDelay (uint16_t delay)
	{
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	80fb      	strh	r3, [r7, #6]
	  __HAL_TIM_SET_COUNTER(&htim1, 0);
 8001046:	4b09      	ldr	r3, [pc, #36]	; (800106c <microDelay+0x30>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	2200      	movs	r2, #0
 800104c:	625a      	str	r2, [r3, #36]	; 0x24
	  while (__HAL_TIM_GET_COUNTER(&htim1) < delay);
 800104e:	bf00      	nop
 8001050:	4b06      	ldr	r3, [pc, #24]	; (800106c <microDelay+0x30>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001056:	88fb      	ldrh	r3, [r7, #6]
 8001058:	429a      	cmp	r2, r3
 800105a:	d3f9      	bcc.n	8001050 <microDelay+0x14>
	}
 800105c:	bf00      	nop
 800105e:	bf00      	nop
 8001060:	370c      	adds	r7, #12
 8001062:	46bd      	mov	sp, r7
 8001064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001068:	4770      	bx	lr
 800106a:	bf00      	nop
 800106c:	20000504 	.word	0x20000504

08001070 <DHT11_Start>:

	uint8_t DHT11_Start (void)
	{
 8001070:	b580      	push	{r7, lr}
 8001072:	b086      	sub	sp, #24
 8001074:	af00      	add	r7, sp, #0
	  uint8_t Response = 0;
 8001076:	2300      	movs	r3, #0
 8001078:	75fb      	strb	r3, [r7, #23]
	  GPIO_InitTypeDef GPIO_InitStructPrivate = {0};
 800107a:	463b      	mov	r3, r7
 800107c:	2200      	movs	r2, #0
 800107e:	601a      	str	r2, [r3, #0]
 8001080:	605a      	str	r2, [r3, #4]
 8001082:	609a      	str	r2, [r3, #8]
 8001084:	60da      	str	r2, [r3, #12]
 8001086:	611a      	str	r2, [r3, #16]
	  GPIO_InitStructPrivate.Pin = DHT11_PIN;
 8001088:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800108c:	603b      	str	r3, [r7, #0]
	  GPIO_InitStructPrivate.Mode = GPIO_MODE_OUTPUT_PP;
 800108e:	2301      	movs	r3, #1
 8001090:	607b      	str	r3, [r7, #4]
	  GPIO_InitStructPrivate.Speed = GPIO_SPEED_FREQ_LOW;
 8001092:	2300      	movs	r3, #0
 8001094:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStructPrivate.Pull = GPIO_NOPULL;
 8001096:	2300      	movs	r3, #0
 8001098:	60bb      	str	r3, [r7, #8]
	  HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStructPrivate); // set the pin as output
 800109a:	463b      	mov	r3, r7
 800109c:	4619      	mov	r1, r3
 800109e:	482d      	ldr	r0, [pc, #180]	; (8001154 <DHT11_Start+0xe4>)
 80010a0:	f002 f940 	bl	8003324 <HAL_GPIO_Init>
	  HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 0);   // pull the pin low
 80010a4:	2200      	movs	r2, #0
 80010a6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010aa:	482a      	ldr	r0, [pc, #168]	; (8001154 <DHT11_Start+0xe4>)
 80010ac:	f002 fad6 	bl	800365c <HAL_GPIO_WritePin>
	  HAL_Delay(20);   // wait for 20ms
 80010b0:	2014      	movs	r0, #20
 80010b2:	f001 fbe1 	bl	8002878 <HAL_Delay>
	  HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 1);   // pull the pin high
 80010b6:	2201      	movs	r2, #1
 80010b8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010bc:	4825      	ldr	r0, [pc, #148]	; (8001154 <DHT11_Start+0xe4>)
 80010be:	f002 facd 	bl	800365c <HAL_GPIO_WritePin>
	  microDelay (30);   // wait for 30us
 80010c2:	201e      	movs	r0, #30
 80010c4:	f7ff ffba 	bl	800103c <microDelay>
	  GPIO_InitStructPrivate.Mode = GPIO_MODE_INPUT;
 80010c8:	2300      	movs	r3, #0
 80010ca:	607b      	str	r3, [r7, #4]
	  GPIO_InitStructPrivate.Pull = GPIO_PULLUP;
 80010cc:	2301      	movs	r3, #1
 80010ce:	60bb      	str	r3, [r7, #8]
	  HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStructPrivate); // set the pin as input
 80010d0:	463b      	mov	r3, r7
 80010d2:	4619      	mov	r1, r3
 80010d4:	481f      	ldr	r0, [pc, #124]	; (8001154 <DHT11_Start+0xe4>)
 80010d6:	f002 f925 	bl	8003324 <HAL_GPIO_Init>
	  microDelay (40);
 80010da:	2028      	movs	r0, #40	; 0x28
 80010dc:	f7ff ffae 	bl	800103c <microDelay>
	  if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))
 80010e0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010e4:	481b      	ldr	r0, [pc, #108]	; (8001154 <DHT11_Start+0xe4>)
 80010e6:	f002 faa1 	bl	800362c <HAL_GPIO_ReadPin>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d10c      	bne.n	800110a <DHT11_Start+0x9a>
	  {
	    microDelay (80);
 80010f0:	2050      	movs	r0, #80	; 0x50
 80010f2:	f7ff ffa3 	bl	800103c <microDelay>
	    if ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN))) Response = 1;
 80010f6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010fa:	4816      	ldr	r0, [pc, #88]	; (8001154 <DHT11_Start+0xe4>)
 80010fc:	f002 fa96 	bl	800362c <HAL_GPIO_ReadPin>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d001      	beq.n	800110a <DHT11_Start+0x9a>
 8001106:	2301      	movs	r3, #1
 8001108:	75fb      	strb	r3, [r7, #23]
	  }
	  pMillis_T = HAL_GetTick();
 800110a:	f001 fba9 	bl	8002860 <HAL_GetTick>
 800110e:	4603      	mov	r3, r0
 8001110:	4a11      	ldr	r2, [pc, #68]	; (8001158 <DHT11_Start+0xe8>)
 8001112:	6013      	str	r3, [r2, #0]
	  cMillis_T = HAL_GetTick();
 8001114:	f001 fba4 	bl	8002860 <HAL_GetTick>
 8001118:	4603      	mov	r3, r0
 800111a:	4a10      	ldr	r2, [pc, #64]	; (800115c <DHT11_Start+0xec>)
 800111c:	6013      	str	r3, [r2, #0]
	  while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis_T + 2 > cMillis_T)
 800111e:	e004      	b.n	800112a <DHT11_Start+0xba>
	  {
	    cMillis_T = HAL_GetTick();
 8001120:	f001 fb9e 	bl	8002860 <HAL_GetTick>
 8001124:	4603      	mov	r3, r0
 8001126:	4a0d      	ldr	r2, [pc, #52]	; (800115c <DHT11_Start+0xec>)
 8001128:	6013      	str	r3, [r2, #0]
	  while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis_T + 2 > cMillis_T)
 800112a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800112e:	4809      	ldr	r0, [pc, #36]	; (8001154 <DHT11_Start+0xe4>)
 8001130:	f002 fa7c 	bl	800362c <HAL_GPIO_ReadPin>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d006      	beq.n	8001148 <DHT11_Start+0xd8>
 800113a:	4b07      	ldr	r3, [pc, #28]	; (8001158 <DHT11_Start+0xe8>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	1c9a      	adds	r2, r3, #2
 8001140:	4b06      	ldr	r3, [pc, #24]	; (800115c <DHT11_Start+0xec>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	429a      	cmp	r2, r3
 8001146:	d8eb      	bhi.n	8001120 <DHT11_Start+0xb0>
	  }
	  return Response;
 8001148:	7dfb      	ldrb	r3, [r7, #23]
	}
 800114a:	4618      	mov	r0, r3
 800114c:	3718      	adds	r7, #24
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	40020800 	.word	0x40020800
 8001158:	200006bc 	.word	0x200006bc
 800115c:	200006c0 	.word	0x200006c0

08001160 <DHT11_Read>:

	uint8_t DHT11_Read (void)
	{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
	  uint8_t a,b;
	  for (a=0;a<8;a++)
 8001166:	2300      	movs	r3, #0
 8001168:	71fb      	strb	r3, [r7, #7]
 800116a:	e066      	b.n	800123a <DHT11_Read+0xda>
	  {
	    pMillis_T = HAL_GetTick();
 800116c:	f001 fb78 	bl	8002860 <HAL_GetTick>
 8001170:	4603      	mov	r3, r0
 8001172:	4a36      	ldr	r2, [pc, #216]	; (800124c <DHT11_Read+0xec>)
 8001174:	6013      	str	r3, [r2, #0]
	    cMillis_T = HAL_GetTick();
 8001176:	f001 fb73 	bl	8002860 <HAL_GetTick>
 800117a:	4603      	mov	r3, r0
 800117c:	4a34      	ldr	r2, [pc, #208]	; (8001250 <DHT11_Read+0xf0>)
 800117e:	6013      	str	r3, [r2, #0]
	    while (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis_T + 2 > cMillis_T)
 8001180:	e004      	b.n	800118c <DHT11_Read+0x2c>
	    {  // wait for the pin to go high
	      cMillis_T = HAL_GetTick();
 8001182:	f001 fb6d 	bl	8002860 <HAL_GetTick>
 8001186:	4603      	mov	r3, r0
 8001188:	4a31      	ldr	r2, [pc, #196]	; (8001250 <DHT11_Read+0xf0>)
 800118a:	6013      	str	r3, [r2, #0]
	    while (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis_T + 2 > cMillis_T)
 800118c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001190:	4830      	ldr	r0, [pc, #192]	; (8001254 <DHT11_Read+0xf4>)
 8001192:	f002 fa4b 	bl	800362c <HAL_GPIO_ReadPin>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d106      	bne.n	80011aa <DHT11_Read+0x4a>
 800119c:	4b2b      	ldr	r3, [pc, #172]	; (800124c <DHT11_Read+0xec>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	1c9a      	adds	r2, r3, #2
 80011a2:	4b2b      	ldr	r3, [pc, #172]	; (8001250 <DHT11_Read+0xf0>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	429a      	cmp	r2, r3
 80011a8:	d8eb      	bhi.n	8001182 <DHT11_Read+0x22>
	    }
	    microDelay (40);   // wait for 40 us
 80011aa:	2028      	movs	r0, #40	; 0x28
 80011ac:	f7ff ff46 	bl	800103c <microDelay>
	    if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))   // if the pin is low
 80011b0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011b4:	4827      	ldr	r0, [pc, #156]	; (8001254 <DHT11_Read+0xf4>)
 80011b6:	f002 fa39 	bl	800362c <HAL_GPIO_ReadPin>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d10e      	bne.n	80011de <DHT11_Read+0x7e>
	      b&= ~(1<<(7-a));
 80011c0:	79fb      	ldrb	r3, [r7, #7]
 80011c2:	f1c3 0307 	rsb	r3, r3, #7
 80011c6:	2201      	movs	r2, #1
 80011c8:	fa02 f303 	lsl.w	r3, r2, r3
 80011cc:	b25b      	sxtb	r3, r3
 80011ce:	43db      	mvns	r3, r3
 80011d0:	b25a      	sxtb	r2, r3
 80011d2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80011d6:	4013      	ands	r3, r2
 80011d8:	b25b      	sxtb	r3, r3
 80011da:	71bb      	strb	r3, [r7, #6]
 80011dc:	e00b      	b.n	80011f6 <DHT11_Read+0x96>
	    else
	      b|= (1<<(7-a));
 80011de:	79fb      	ldrb	r3, [r7, #7]
 80011e0:	f1c3 0307 	rsb	r3, r3, #7
 80011e4:	2201      	movs	r2, #1
 80011e6:	fa02 f303 	lsl.w	r3, r2, r3
 80011ea:	b25a      	sxtb	r2, r3
 80011ec:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80011f0:	4313      	orrs	r3, r2
 80011f2:	b25b      	sxtb	r3, r3
 80011f4:	71bb      	strb	r3, [r7, #6]
	    pMillis_T = HAL_GetTick();
 80011f6:	f001 fb33 	bl	8002860 <HAL_GetTick>
 80011fa:	4603      	mov	r3, r0
 80011fc:	4a13      	ldr	r2, [pc, #76]	; (800124c <DHT11_Read+0xec>)
 80011fe:	6013      	str	r3, [r2, #0]
	    cMillis_T = HAL_GetTick();
 8001200:	f001 fb2e 	bl	8002860 <HAL_GetTick>
 8001204:	4603      	mov	r3, r0
 8001206:	4a12      	ldr	r2, [pc, #72]	; (8001250 <DHT11_Read+0xf0>)
 8001208:	6013      	str	r3, [r2, #0]
	    while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis_T + 2 > cMillis_T)
 800120a:	e004      	b.n	8001216 <DHT11_Read+0xb6>
	    {  // wait for the pin to go low
	      cMillis_T = HAL_GetTick();
 800120c:	f001 fb28 	bl	8002860 <HAL_GetTick>
 8001210:	4603      	mov	r3, r0
 8001212:	4a0f      	ldr	r2, [pc, #60]	; (8001250 <DHT11_Read+0xf0>)
 8001214:	6013      	str	r3, [r2, #0]
	    while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis_T + 2 > cMillis_T)
 8001216:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800121a:	480e      	ldr	r0, [pc, #56]	; (8001254 <DHT11_Read+0xf4>)
 800121c:	f002 fa06 	bl	800362c <HAL_GPIO_ReadPin>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d006      	beq.n	8001234 <DHT11_Read+0xd4>
 8001226:	4b09      	ldr	r3, [pc, #36]	; (800124c <DHT11_Read+0xec>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	1c9a      	adds	r2, r3, #2
 800122c:	4b08      	ldr	r3, [pc, #32]	; (8001250 <DHT11_Read+0xf0>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	429a      	cmp	r2, r3
 8001232:	d8eb      	bhi.n	800120c <DHT11_Read+0xac>
	  for (a=0;a<8;a++)
 8001234:	79fb      	ldrb	r3, [r7, #7]
 8001236:	3301      	adds	r3, #1
 8001238:	71fb      	strb	r3, [r7, #7]
 800123a:	79fb      	ldrb	r3, [r7, #7]
 800123c:	2b07      	cmp	r3, #7
 800123e:	d995      	bls.n	800116c <DHT11_Read+0xc>
	    }
	  }
	  return b;
 8001240:	79bb      	ldrb	r3, [r7, #6]
	}
 8001242:	4618      	mov	r0, r3
 8001244:	3708      	adds	r7, #8
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	200006bc 	.word	0x200006bc
 8001250:	200006c0 	.word	0x200006c0
 8001254:	40020800 	.word	0x40020800

08001258 <sendData>:
		char tempFilling[2] = {' ', '\0'};
		char sendingString[256] = "";
		int receiveIdx = 0;
		bool validInitial = false;

		void sendData() {
 8001258:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800125c:	b084      	sub	sp, #16
 800125e:	af04      	add	r7, sp, #16
			strcpy(sendingString, "");
 8001260:	4b15      	ldr	r3, [pc, #84]	; (80012b8 <sendData+0x60>)
 8001262:	2200      	movs	r2, #0
 8001264:	701a      	strb	r2, [r3, #0]
			sprintf(sendingString, "{\"data\":{\"dust\":%.1f,\"temperature\":%.1f,\"humidity\":%.1f}}", aveDust, tCelsius, RH);
 8001266:	4b15      	ldr	r3, [pc, #84]	; (80012bc <sendData+0x64>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4618      	mov	r0, r3
 800126c:	f7ff f974 	bl	8000558 <__aeabi_f2d>
 8001270:	4680      	mov	r8, r0
 8001272:	4689      	mov	r9, r1
 8001274:	4b12      	ldr	r3, [pc, #72]	; (80012c0 <sendData+0x68>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	4618      	mov	r0, r3
 800127a:	f7ff f96d 	bl	8000558 <__aeabi_f2d>
 800127e:	4604      	mov	r4, r0
 8001280:	460d      	mov	r5, r1
 8001282:	4b10      	ldr	r3, [pc, #64]	; (80012c4 <sendData+0x6c>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	4618      	mov	r0, r3
 8001288:	f7ff f966 	bl	8000558 <__aeabi_f2d>
 800128c:	4602      	mov	r2, r0
 800128e:	460b      	mov	r3, r1
 8001290:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001294:	e9cd 4500 	strd	r4, r5, [sp]
 8001298:	4642      	mov	r2, r8
 800129a:	464b      	mov	r3, r9
 800129c:	490a      	ldr	r1, [pc, #40]	; (80012c8 <sendData+0x70>)
 800129e:	4806      	ldr	r0, [pc, #24]	; (80012b8 <sendData+0x60>)
 80012a0:	f007 faf4 	bl	800888c <siprintf>
			HAL_UART_Transmit_IT(&huart1, sendingString, sizeof(sendingString));
 80012a4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80012a8:	4903      	ldr	r1, [pc, #12]	; (80012b8 <sendData+0x60>)
 80012aa:	4808      	ldr	r0, [pc, #32]	; (80012cc <sendData+0x74>)
 80012ac:	f003 ffd1 	bl	8005252 <HAL_UART_Transmit_IT>
		}
 80012b0:	bf00      	nop
 80012b2:	46bd      	mov	sp, r7
 80012b4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80012b8:	200006d4 	.word	0x200006d4
 80012bc:	20000694 	.word	0x20000694
 80012c0:	200006c4 	.word	0x200006c4
 80012c4:	200006cc 	.word	0x200006cc
 80012c8:	0800c178 	.word	0x0800c178
 80012cc:	200005dc 	.word	0x200005dc

080012d0 <HAL_UART_RxCpltCallback>:



		void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
			if (huart->Instance == USART1) {
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	4a1a      	ldr	r2, [pc, #104]	; (8001348 <HAL_UART_RxCpltCallback+0x78>)
 80012de:	4293      	cmp	r3, r2
 80012e0:	d12e      	bne.n	8001340 <HAL_UART_RxCpltCallback+0x70>
				// HAL_UART_Transmit(&huart2, &c, sizeof(c), 1000);
				if (receiveIdx == 0) {
 80012e2:	4b1a      	ldr	r3, [pc, #104]	; (800134c <HAL_UART_RxCpltCallback+0x7c>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d105      	bne.n	80012f6 <HAL_UART_RxCpltCallback+0x26>
					// autoMode
					autoMode = (int)c;
 80012ea:	4b19      	ldr	r3, [pc, #100]	; (8001350 <HAL_UART_RxCpltCallback+0x80>)
 80012ec:	781b      	ldrb	r3, [r3, #0]
 80012ee:	461a      	mov	r2, r3
 80012f0:	4b18      	ldr	r3, [pc, #96]	; (8001354 <HAL_UART_RxCpltCallback+0x84>)
 80012f2:	601a      	str	r2, [r3, #0]
 80012f4:	e011      	b.n	800131a <HAL_UART_RxCpltCallback+0x4a>
				}
				else if (receiveIdx == 1) {
 80012f6:	4b15      	ldr	r3, [pc, #84]	; (800134c <HAL_UART_RxCpltCallback+0x7c>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	2b01      	cmp	r3, #1
 80012fc:	d105      	bne.n	800130a <HAL_UART_RxCpltCallback+0x3a>
					// pwmFan
					pwmFan = (int)c;
 80012fe:	4b14      	ldr	r3, [pc, #80]	; (8001350 <HAL_UART_RxCpltCallback+0x80>)
 8001300:	781b      	ldrb	r3, [r3, #0]
 8001302:	461a      	mov	r2, r3
 8001304:	4b14      	ldr	r3, [pc, #80]	; (8001358 <HAL_UART_RxCpltCallback+0x88>)
 8001306:	601a      	str	r2, [r3, #0]
 8001308:	e007      	b.n	800131a <HAL_UART_RxCpltCallback+0x4a>
				}
				else {
					// pwmWater
					pwmWater = (int)c;
 800130a:	4b11      	ldr	r3, [pc, #68]	; (8001350 <HAL_UART_RxCpltCallback+0x80>)
 800130c:	781b      	ldrb	r3, [r3, #0]
 800130e:	461a      	mov	r2, r3
 8001310:	4b12      	ldr	r3, [pc, #72]	; (800135c <HAL_UART_RxCpltCallback+0x8c>)
 8001312:	601a      	str	r2, [r3, #0]
					validInitial = true;
 8001314:	4b12      	ldr	r3, [pc, #72]	; (8001360 <HAL_UART_RxCpltCallback+0x90>)
 8001316:	2201      	movs	r2, #1
 8001318:	701a      	strb	r2, [r3, #0]
				}
				receiveIdx = (receiveIdx+1)%3;
 800131a:	4b0c      	ldr	r3, [pc, #48]	; (800134c <HAL_UART_RxCpltCallback+0x7c>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	1c59      	adds	r1, r3, #1
 8001320:	4b10      	ldr	r3, [pc, #64]	; (8001364 <HAL_UART_RxCpltCallback+0x94>)
 8001322:	fb83 3201 	smull	r3, r2, r3, r1
 8001326:	17cb      	asrs	r3, r1, #31
 8001328:	1ad2      	subs	r2, r2, r3
 800132a:	4613      	mov	r3, r2
 800132c:	005b      	lsls	r3, r3, #1
 800132e:	4413      	add	r3, r2
 8001330:	1aca      	subs	r2, r1, r3
 8001332:	4b06      	ldr	r3, [pc, #24]	; (800134c <HAL_UART_RxCpltCallback+0x7c>)
 8001334:	601a      	str	r2, [r3, #0]

				HAL_UART_Receive_IT(&huart1, &c, sizeof(c));
 8001336:	2201      	movs	r2, #1
 8001338:	4905      	ldr	r1, [pc, #20]	; (8001350 <HAL_UART_RxCpltCallback+0x80>)
 800133a:	480b      	ldr	r0, [pc, #44]	; (8001368 <HAL_UART_RxCpltCallback+0x98>)
 800133c:	f003 ffce 	bl	80052dc <HAL_UART_Receive_IT>
			}
		}
 8001340:	bf00      	nop
 8001342:	3708      	adds	r7, #8
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}
 8001348:	40011000 	.word	0x40011000
 800134c:	200007d4 	.word	0x200007d4
 8001350:	200006d0 	.word	0x200006d0
 8001354:	20000000 	.word	0x20000000
 8001358:	2000067c 	.word	0x2000067c
 800135c:	20000680 	.word	0x20000680
 8001360:	200007d8 	.word	0x200007d8
 8001364:	55555556 	.word	0x55555556
 8001368:	200005dc 	.word	0x200005dc

0800136c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800136c:	b5b0      	push	{r4, r5, r7, lr}
 800136e:	b0ac      	sub	sp, #176	; 0xb0
 8001370:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001372:	f001 fa3f 	bl	80027f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001376:	f000 f8f1 	bl	800155c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800137a:	f000 fb3b 	bl	80019f4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800137e:	f000 fb0f 	bl	80019a0 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001382:	f000 f955 	bl	8001630 <MX_ADC1_Init>
  MX_TIM3_Init();
 8001386:	f000 f9f5 	bl	8001774 <MX_TIM3_Init>
  MX_TIM4_Init();
 800138a:	f000 fa69 	bl	8001860 <MX_TIM4_Init>
  MX_TIM1_Init();
 800138e:	f000 f9a1 	bl	80016d4 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8001392:	f000 fadb 	bl	800194c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  // Start receiving data from nodemcu
  HAL_UART_Receive_IT(&huart1, &c, sizeof(c));
 8001396:	2201      	movs	r2, #1
 8001398:	495a      	ldr	r1, [pc, #360]	; (8001504 <main+0x198>)
 800139a:	485b      	ldr	r0, [pc, #364]	; (8001508 <main+0x19c>)
 800139c:	f003 ff9e 	bl	80052dc <HAL_UART_Receive_IT>

  // Wait for initializing mode
  while (!validInitial) {
 80013a0:	e020      	b.n	80013e4 <main+0x78>
	  HAL_UART_Transmit(&huart1, "request", sizeof("request"), 2000);
 80013a2:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80013a6:	2208      	movs	r2, #8
 80013a8:	4958      	ldr	r1, [pc, #352]	; (800150c <main+0x1a0>)
 80013aa:	4857      	ldr	r0, [pc, #348]	; (8001508 <main+0x19c>)
 80013ac:	f003 febf 	bl	800512e <HAL_UART_Transmit>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80013b0:	2120      	movs	r1, #32
 80013b2:	4857      	ldr	r0, [pc, #348]	; (8001510 <main+0x1a4>)
 80013b4:	f002 f96b 	bl	800368e <HAL_GPIO_TogglePin>
	  int cnt = 0;
 80013b8:	2300      	movs	r3, #0
 80013ba:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	  while (++cnt < 2000) {
 80013be:	e007      	b.n	80013d0 <main+0x64>
		  HAL_Delay(5);
 80013c0:	2005      	movs	r0, #5
 80013c2:	f001 fa59 	bl	8002878 <HAL_Delay>
		  if (validInitial) break;
 80013c6:	4b53      	ldr	r3, [pc, #332]	; (8001514 <main+0x1a8>)
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d000      	beq.n	80013d0 <main+0x64>
 80013ce:	e009      	b.n	80013e4 <main+0x78>
	  while (++cnt < 2000) {
 80013d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80013d4:	3301      	adds	r3, #1
 80013d6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80013da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80013de:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80013e2:	dbed      	blt.n	80013c0 <main+0x54>
  while (!validInitial) {
 80013e4:	4b4b      	ldr	r3, [pc, #300]	; (8001514 <main+0x1a8>)
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	f083 0301 	eor.w	r3, r3, #1
 80013ec:	b2db      	uxtb	r3, r3
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d1d7      	bne.n	80013a2 <main+0x36>
	  }
  }

  HAL_TIM_Base_Start(&htim1);
 80013f2:	4849      	ldr	r0, [pc, #292]	; (8001518 <main+0x1ac>)
 80013f4:	f002 fe80 	bl	80040f8 <HAL_TIM_Base_Start>

  //Ultrasonic
  HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);  // pull the TRIG pin low
 80013f8:	2200      	movs	r2, #0
 80013fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013fe:	4847      	ldr	r0, [pc, #284]	; (800151c <main+0x1b0>)
 8001400:	f002 f92c 	bl	800365c <HAL_GPIO_WritePin>

  //PWM
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1); //PA6
 8001404:	2100      	movs	r1, #0
 8001406:	4846      	ldr	r0, [pc, #280]	; (8001520 <main+0x1b4>)
 8001408:	f002 ff8c 	bl	8004324 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1); //PB6
 800140c:	2100      	movs	r1, #0
 800140e:	4845      	ldr	r0, [pc, #276]	; (8001524 <main+0x1b8>)
 8001410:	f002 ff88 	bl	8004324 <HAL_TIM_PWM_Start>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, 1);
 8001414:	2201      	movs	r2, #1
 8001416:	2104      	movs	r1, #4
 8001418:	4843      	ldr	r0, [pc, #268]	; (8001528 <main+0x1bc>)
 800141a:	f002 f91f 	bl	800365c <HAL_GPIO_WritePin>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of Control */
  osThreadDef(Control, StartControl, osPriorityNormal, 0, 128);
 800141e:	4b43      	ldr	r3, [pc, #268]	; (800152c <main+0x1c0>)
 8001420:	f107 0490 	add.w	r4, r7, #144	; 0x90
 8001424:	461d      	mov	r5, r3
 8001426:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001428:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800142a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800142e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ControlHandle = osThreadCreate(osThread(Control), NULL);
 8001432:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001436:	2100      	movs	r1, #0
 8001438:	4618      	mov	r0, r3
 800143a:	f004 ff06 	bl	800624a <osThreadCreate>
 800143e:	4603      	mov	r3, r0
 8001440:	4a3b      	ldr	r2, [pc, #236]	; (8001530 <main+0x1c4>)
 8001442:	6013      	str	r3, [r2, #0]

  /* definition and creation of Thermal_and_Hum */
  osThreadDef(Thermal_and_Hum, StartThermal_and_Humidity, osPriorityNormal, 0, 128);
 8001444:	4b3b      	ldr	r3, [pc, #236]	; (8001534 <main+0x1c8>)
 8001446:	f107 0474 	add.w	r4, r7, #116	; 0x74
 800144a:	461d      	mov	r5, r3
 800144c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800144e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001450:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001454:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Thermal_and_HumHandle = osThreadCreate(osThread(Thermal_and_Hum), NULL);
 8001458:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800145c:	2100      	movs	r1, #0
 800145e:	4618      	mov	r0, r3
 8001460:	f004 fef3 	bl	800624a <osThreadCreate>
 8001464:	4603      	mov	r3, r0
 8001466:	4a34      	ldr	r2, [pc, #208]	; (8001538 <main+0x1cc>)
 8001468:	6013      	str	r3, [r2, #0]

  /* definition and creation of Dust */
  osThreadDef(Dust, StartDust, osPriorityNormal, 0, 128);
 800146a:	4b34      	ldr	r3, [pc, #208]	; (800153c <main+0x1d0>)
 800146c:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8001470:	461d      	mov	r5, r3
 8001472:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001474:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001476:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800147a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  DustHandle = osThreadCreate(osThread(Dust), NULL);
 800147e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001482:	2100      	movs	r1, #0
 8001484:	4618      	mov	r0, r3
 8001486:	f004 fee0 	bl	800624a <osThreadCreate>
 800148a:	4603      	mov	r3, r0
 800148c:	4a2c      	ldr	r2, [pc, #176]	; (8001540 <main+0x1d4>)
 800148e:	6013      	str	r3, [r2, #0]

  /* definition and creation of Ultrasonic */
  osThreadDef(Ultrasonic, StartUltrasonic, osPriorityNormal, 0, 128);
 8001490:	4b2c      	ldr	r3, [pc, #176]	; (8001544 <main+0x1d8>)
 8001492:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8001496:	461d      	mov	r5, r3
 8001498:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800149a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800149c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80014a0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  UltrasonicHandle = osThreadCreate(osThread(Ultrasonic), NULL);
 80014a4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80014a8:	2100      	movs	r1, #0
 80014aa:	4618      	mov	r0, r3
 80014ac:	f004 fecd 	bl	800624a <osThreadCreate>
 80014b0:	4603      	mov	r3, r0
 80014b2:	4a25      	ldr	r2, [pc, #148]	; (8001548 <main+0x1dc>)
 80014b4:	6013      	str	r3, [r2, #0]

  /* definition and creation of Average */
  osThreadDef(Average, StartAverage, osPriorityNormal, 0, 128);
 80014b6:	4b25      	ldr	r3, [pc, #148]	; (800154c <main+0x1e0>)
 80014b8:	f107 0420 	add.w	r4, r7, #32
 80014bc:	461d      	mov	r5, r3
 80014be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014c2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80014c6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  AverageHandle = osThreadCreate(osThread(Average), NULL);
 80014ca:	f107 0320 	add.w	r3, r7, #32
 80014ce:	2100      	movs	r1, #0
 80014d0:	4618      	mov	r0, r3
 80014d2:	f004 feba 	bl	800624a <osThreadCreate>
 80014d6:	4603      	mov	r3, r0
 80014d8:	4a1d      	ldr	r2, [pc, #116]	; (8001550 <main+0x1e4>)
 80014da:	6013      	str	r3, [r2, #0]

  /* definition and creation of nodeMCUsend */
  osThreadDef(nodeMCUsend, StartnodeMCUsend, osPriorityNormal, 0, 1024);
 80014dc:	4b1d      	ldr	r3, [pc, #116]	; (8001554 <main+0x1e8>)
 80014de:	1d3c      	adds	r4, r7, #4
 80014e0:	461d      	mov	r5, r3
 80014e2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014e4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014e6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80014ea:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  nodeMCUsendHandle = osThreadCreate(osThread(nodeMCUsend), NULL);
 80014ee:	1d3b      	adds	r3, r7, #4
 80014f0:	2100      	movs	r1, #0
 80014f2:	4618      	mov	r0, r3
 80014f4:	f004 fea9 	bl	800624a <osThreadCreate>
 80014f8:	4603      	mov	r3, r0
 80014fa:	4a17      	ldr	r2, [pc, #92]	; (8001558 <main+0x1ec>)
 80014fc:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80014fe:	f004 fe9d 	bl	800623c <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001502:	e7fe      	b.n	8001502 <main+0x196>
 8001504:	200006d0 	.word	0x200006d0
 8001508:	200005dc 	.word	0x200005dc
 800150c:	0800c1b4 	.word	0x0800c1b4
 8001510:	40020000 	.word	0x40020000
 8001514:	200007d8 	.word	0x200007d8
 8001518:	20000504 	.word	0x20000504
 800151c:	40020400 	.word	0x40020400
 8001520:	2000054c 	.word	0x2000054c
 8001524:	20000594 	.word	0x20000594
 8001528:	40020c00 	.word	0x40020c00
 800152c:	0800c1bc 	.word	0x0800c1bc
 8001530:	20000664 	.word	0x20000664
 8001534:	0800c1d8 	.word	0x0800c1d8
 8001538:	20000668 	.word	0x20000668
 800153c:	0800c1f4 	.word	0x0800c1f4
 8001540:	2000066c 	.word	0x2000066c
 8001544:	0800c210 	.word	0x0800c210
 8001548:	20000670 	.word	0x20000670
 800154c:	0800c22c 	.word	0x0800c22c
 8001550:	20000674 	.word	0x20000674
 8001554:	0800c248 	.word	0x0800c248
 8001558:	20000678 	.word	0x20000678

0800155c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b094      	sub	sp, #80	; 0x50
 8001560:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001562:	f107 0320 	add.w	r3, r7, #32
 8001566:	2230      	movs	r2, #48	; 0x30
 8001568:	2100      	movs	r1, #0
 800156a:	4618      	mov	r0, r3
 800156c:	f006 f9f7 	bl	800795e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001570:	f107 030c 	add.w	r3, r7, #12
 8001574:	2200      	movs	r2, #0
 8001576:	601a      	str	r2, [r3, #0]
 8001578:	605a      	str	r2, [r3, #4]
 800157a:	609a      	str	r2, [r3, #8]
 800157c:	60da      	str	r2, [r3, #12]
 800157e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001580:	2300      	movs	r3, #0
 8001582:	60bb      	str	r3, [r7, #8]
 8001584:	4b28      	ldr	r3, [pc, #160]	; (8001628 <SystemClock_Config+0xcc>)
 8001586:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001588:	4a27      	ldr	r2, [pc, #156]	; (8001628 <SystemClock_Config+0xcc>)
 800158a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800158e:	6413      	str	r3, [r2, #64]	; 0x40
 8001590:	4b25      	ldr	r3, [pc, #148]	; (8001628 <SystemClock_Config+0xcc>)
 8001592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001594:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001598:	60bb      	str	r3, [r7, #8]
 800159a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800159c:	2300      	movs	r3, #0
 800159e:	607b      	str	r3, [r7, #4]
 80015a0:	4b22      	ldr	r3, [pc, #136]	; (800162c <SystemClock_Config+0xd0>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	4a21      	ldr	r2, [pc, #132]	; (800162c <SystemClock_Config+0xd0>)
 80015a6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80015aa:	6013      	str	r3, [r2, #0]
 80015ac:	4b1f      	ldr	r3, [pc, #124]	; (800162c <SystemClock_Config+0xd0>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80015b4:	607b      	str	r3, [r7, #4]
 80015b6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015b8:	2302      	movs	r3, #2
 80015ba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015bc:	2301      	movs	r3, #1
 80015be:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015c0:	2310      	movs	r3, #16
 80015c2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015c4:	2302      	movs	r3, #2
 80015c6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80015c8:	2300      	movs	r3, #0
 80015ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80015cc:	2310      	movs	r3, #16
 80015ce:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80015d0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80015d4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80015d6:	2304      	movs	r3, #4
 80015d8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80015da:	2304      	movs	r3, #4
 80015dc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015de:	f107 0320 	add.w	r3, r7, #32
 80015e2:	4618      	mov	r0, r3
 80015e4:	f002 f86e 	bl	80036c4 <HAL_RCC_OscConfig>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d001      	beq.n	80015f2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80015ee:	f000 fd9d 	bl	800212c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015f2:	230f      	movs	r3, #15
 80015f4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015f6:	2302      	movs	r3, #2
 80015f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015fa:	2300      	movs	r3, #0
 80015fc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80015fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001602:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001604:	2300      	movs	r3, #0
 8001606:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001608:	f107 030c 	add.w	r3, r7, #12
 800160c:	2102      	movs	r1, #2
 800160e:	4618      	mov	r0, r3
 8001610:	f002 fad0 	bl	8003bb4 <HAL_RCC_ClockConfig>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d001      	beq.n	800161e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800161a:	f000 fd87 	bl	800212c <Error_Handler>
  }
}
 800161e:	bf00      	nop
 8001620:	3750      	adds	r7, #80	; 0x50
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	40023800 	.word	0x40023800
 800162c:	40007000 	.word	0x40007000

08001630 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b084      	sub	sp, #16
 8001634:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001636:	463b      	mov	r3, r7
 8001638:	2200      	movs	r2, #0
 800163a:	601a      	str	r2, [r3, #0]
 800163c:	605a      	str	r2, [r3, #4]
 800163e:	609a      	str	r2, [r3, #8]
 8001640:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001642:	4b21      	ldr	r3, [pc, #132]	; (80016c8 <MX_ADC1_Init+0x98>)
 8001644:	4a21      	ldr	r2, [pc, #132]	; (80016cc <MX_ADC1_Init+0x9c>)
 8001646:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001648:	4b1f      	ldr	r3, [pc, #124]	; (80016c8 <MX_ADC1_Init+0x98>)
 800164a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800164e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001650:	4b1d      	ldr	r3, [pc, #116]	; (80016c8 <MX_ADC1_Init+0x98>)
 8001652:	2200      	movs	r2, #0
 8001654:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001656:	4b1c      	ldr	r3, [pc, #112]	; (80016c8 <MX_ADC1_Init+0x98>)
 8001658:	2200      	movs	r2, #0
 800165a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800165c:	4b1a      	ldr	r3, [pc, #104]	; (80016c8 <MX_ADC1_Init+0x98>)
 800165e:	2200      	movs	r2, #0
 8001660:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001662:	4b19      	ldr	r3, [pc, #100]	; (80016c8 <MX_ADC1_Init+0x98>)
 8001664:	2200      	movs	r2, #0
 8001666:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800166a:	4b17      	ldr	r3, [pc, #92]	; (80016c8 <MX_ADC1_Init+0x98>)
 800166c:	2200      	movs	r2, #0
 800166e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001670:	4b15      	ldr	r3, [pc, #84]	; (80016c8 <MX_ADC1_Init+0x98>)
 8001672:	4a17      	ldr	r2, [pc, #92]	; (80016d0 <MX_ADC1_Init+0xa0>)
 8001674:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001676:	4b14      	ldr	r3, [pc, #80]	; (80016c8 <MX_ADC1_Init+0x98>)
 8001678:	2200      	movs	r2, #0
 800167a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800167c:	4b12      	ldr	r3, [pc, #72]	; (80016c8 <MX_ADC1_Init+0x98>)
 800167e:	2201      	movs	r2, #1
 8001680:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001682:	4b11      	ldr	r3, [pc, #68]	; (80016c8 <MX_ADC1_Init+0x98>)
 8001684:	2200      	movs	r2, #0
 8001686:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800168a:	4b0f      	ldr	r3, [pc, #60]	; (80016c8 <MX_ADC1_Init+0x98>)
 800168c:	2201      	movs	r2, #1
 800168e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001690:	480d      	ldr	r0, [pc, #52]	; (80016c8 <MX_ADC1_Init+0x98>)
 8001692:	f001 f915 	bl	80028c0 <HAL_ADC_Init>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d001      	beq.n	80016a0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800169c:	f000 fd46 	bl	800212c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80016a0:	2300      	movs	r3, #0
 80016a2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80016a4:	2301      	movs	r3, #1
 80016a6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80016a8:	2300      	movs	r3, #0
 80016aa:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016ac:	463b      	mov	r3, r7
 80016ae:	4619      	mov	r1, r3
 80016b0:	4805      	ldr	r0, [pc, #20]	; (80016c8 <MX_ADC1_Init+0x98>)
 80016b2:	f001 fa95 	bl	8002be0 <HAL_ADC_ConfigChannel>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d001      	beq.n	80016c0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80016bc:	f000 fd36 	bl	800212c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80016c0:	bf00      	nop
 80016c2:	3710      	adds	r7, #16
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	200004bc 	.word	0x200004bc
 80016cc:	40012000 	.word	0x40012000
 80016d0:	0f000001 	.word	0x0f000001

080016d4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b086      	sub	sp, #24
 80016d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016da:	f107 0308 	add.w	r3, r7, #8
 80016de:	2200      	movs	r2, #0
 80016e0:	601a      	str	r2, [r3, #0]
 80016e2:	605a      	str	r2, [r3, #4]
 80016e4:	609a      	str	r2, [r3, #8]
 80016e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016e8:	463b      	mov	r3, r7
 80016ea:	2200      	movs	r2, #0
 80016ec:	601a      	str	r2, [r3, #0]
 80016ee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80016f0:	4b1e      	ldr	r3, [pc, #120]	; (800176c <MX_TIM1_Init+0x98>)
 80016f2:	4a1f      	ldr	r2, [pc, #124]	; (8001770 <MX_TIM1_Init+0x9c>)
 80016f4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 80016f6:	4b1d      	ldr	r3, [pc, #116]	; (800176c <MX_TIM1_Init+0x98>)
 80016f8:	2253      	movs	r2, #83	; 0x53
 80016fa:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016fc:	4b1b      	ldr	r3, [pc, #108]	; (800176c <MX_TIM1_Init+0x98>)
 80016fe:	2200      	movs	r2, #0
 8001700:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001702:	4b1a      	ldr	r3, [pc, #104]	; (800176c <MX_TIM1_Init+0x98>)
 8001704:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001708:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800170a:	4b18      	ldr	r3, [pc, #96]	; (800176c <MX_TIM1_Init+0x98>)
 800170c:	2200      	movs	r2, #0
 800170e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001710:	4b16      	ldr	r3, [pc, #88]	; (800176c <MX_TIM1_Init+0x98>)
 8001712:	2200      	movs	r2, #0
 8001714:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001716:	4b15      	ldr	r3, [pc, #84]	; (800176c <MX_TIM1_Init+0x98>)
 8001718:	2200      	movs	r2, #0
 800171a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800171c:	4813      	ldr	r0, [pc, #76]	; (800176c <MX_TIM1_Init+0x98>)
 800171e:	f002 fc9b 	bl	8004058 <HAL_TIM_Base_Init>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d001      	beq.n	800172c <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001728:	f000 fd00 	bl	800212c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800172c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001730:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001732:	f107 0308 	add.w	r3, r7, #8
 8001736:	4619      	mov	r1, r3
 8001738:	480c      	ldr	r0, [pc, #48]	; (800176c <MX_TIM1_Init+0x98>)
 800173a:	f003 f86d 	bl	8004818 <HAL_TIM_ConfigClockSource>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d001      	beq.n	8001748 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001744:	f000 fcf2 	bl	800212c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001748:	2300      	movs	r3, #0
 800174a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800174c:	2300      	movs	r3, #0
 800174e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001750:	463b      	mov	r3, r7
 8001752:	4619      	mov	r1, r3
 8001754:	4805      	ldr	r0, [pc, #20]	; (800176c <MX_TIM1_Init+0x98>)
 8001756:	f003 fc1b 	bl	8004f90 <HAL_TIMEx_MasterConfigSynchronization>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	d001      	beq.n	8001764 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001760:	f000 fce4 	bl	800212c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001764:	bf00      	nop
 8001766:	3718      	adds	r7, #24
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}
 800176c:	20000504 	.word	0x20000504
 8001770:	40010000 	.word	0x40010000

08001774 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b08e      	sub	sp, #56	; 0x38
 8001778:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800177a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800177e:	2200      	movs	r2, #0
 8001780:	601a      	str	r2, [r3, #0]
 8001782:	605a      	str	r2, [r3, #4]
 8001784:	609a      	str	r2, [r3, #8]
 8001786:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001788:	f107 0320 	add.w	r3, r7, #32
 800178c:	2200      	movs	r2, #0
 800178e:	601a      	str	r2, [r3, #0]
 8001790:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001792:	1d3b      	adds	r3, r7, #4
 8001794:	2200      	movs	r2, #0
 8001796:	601a      	str	r2, [r3, #0]
 8001798:	605a      	str	r2, [r3, #4]
 800179a:	609a      	str	r2, [r3, #8]
 800179c:	60da      	str	r2, [r3, #12]
 800179e:	611a      	str	r2, [r3, #16]
 80017a0:	615a      	str	r2, [r3, #20]
 80017a2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80017a4:	4b2c      	ldr	r3, [pc, #176]	; (8001858 <MX_TIM3_Init+0xe4>)
 80017a6:	4a2d      	ldr	r2, [pc, #180]	; (800185c <MX_TIM3_Init+0xe8>)
 80017a8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80017aa:	4b2b      	ldr	r3, [pc, #172]	; (8001858 <MX_TIM3_Init+0xe4>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017b0:	4b29      	ldr	r3, [pc, #164]	; (8001858 <MX_TIM3_Init+0xe4>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80017b6:	4b28      	ldr	r3, [pc, #160]	; (8001858 <MX_TIM3_Init+0xe4>)
 80017b8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80017bc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017be:	4b26      	ldr	r3, [pc, #152]	; (8001858 <MX_TIM3_Init+0xe4>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017c4:	4b24      	ldr	r3, [pc, #144]	; (8001858 <MX_TIM3_Init+0xe4>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80017ca:	4823      	ldr	r0, [pc, #140]	; (8001858 <MX_TIM3_Init+0xe4>)
 80017cc:	f002 fc44 	bl	8004058 <HAL_TIM_Base_Init>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d001      	beq.n	80017da <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80017d6:	f000 fca9 	bl	800212c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017de:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80017e0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017e4:	4619      	mov	r1, r3
 80017e6:	481c      	ldr	r0, [pc, #112]	; (8001858 <MX_TIM3_Init+0xe4>)
 80017e8:	f003 f816 	bl	8004818 <HAL_TIM_ConfigClockSource>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d001      	beq.n	80017f6 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80017f2:	f000 fc9b 	bl	800212c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80017f6:	4818      	ldr	r0, [pc, #96]	; (8001858 <MX_TIM3_Init+0xe4>)
 80017f8:	f002 fd3a 	bl	8004270 <HAL_TIM_PWM_Init>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001802:	f000 fc93 	bl	800212c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001806:	2300      	movs	r3, #0
 8001808:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800180a:	2300      	movs	r3, #0
 800180c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800180e:	f107 0320 	add.w	r3, r7, #32
 8001812:	4619      	mov	r1, r3
 8001814:	4810      	ldr	r0, [pc, #64]	; (8001858 <MX_TIM3_Init+0xe4>)
 8001816:	f003 fbbb 	bl	8004f90 <HAL_TIMEx_MasterConfigSynchronization>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d001      	beq.n	8001824 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001820:	f000 fc84 	bl	800212c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001824:	2360      	movs	r3, #96	; 0x60
 8001826:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001828:	2300      	movs	r3, #0
 800182a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800182c:	2300      	movs	r3, #0
 800182e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001830:	2300      	movs	r3, #0
 8001832:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001834:	1d3b      	adds	r3, r7, #4
 8001836:	2200      	movs	r2, #0
 8001838:	4619      	mov	r1, r3
 800183a:	4807      	ldr	r0, [pc, #28]	; (8001858 <MX_TIM3_Init+0xe4>)
 800183c:	f002 ff2a 	bl	8004694 <HAL_TIM_PWM_ConfigChannel>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d001      	beq.n	800184a <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001846:	f000 fc71 	bl	800212c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800184a:	4803      	ldr	r0, [pc, #12]	; (8001858 <MX_TIM3_Init+0xe4>)
 800184c:	f000 fd38 	bl	80022c0 <HAL_TIM_MspPostInit>

}
 8001850:	bf00      	nop
 8001852:	3738      	adds	r7, #56	; 0x38
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}
 8001858:	2000054c 	.word	0x2000054c
 800185c:	40000400 	.word	0x40000400

08001860 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b08e      	sub	sp, #56	; 0x38
 8001864:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001866:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800186a:	2200      	movs	r2, #0
 800186c:	601a      	str	r2, [r3, #0]
 800186e:	605a      	str	r2, [r3, #4]
 8001870:	609a      	str	r2, [r3, #8]
 8001872:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001874:	f107 0320 	add.w	r3, r7, #32
 8001878:	2200      	movs	r2, #0
 800187a:	601a      	str	r2, [r3, #0]
 800187c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800187e:	1d3b      	adds	r3, r7, #4
 8001880:	2200      	movs	r2, #0
 8001882:	601a      	str	r2, [r3, #0]
 8001884:	605a      	str	r2, [r3, #4]
 8001886:	609a      	str	r2, [r3, #8]
 8001888:	60da      	str	r2, [r3, #12]
 800188a:	611a      	str	r2, [r3, #16]
 800188c:	615a      	str	r2, [r3, #20]
 800188e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001890:	4b2c      	ldr	r3, [pc, #176]	; (8001944 <MX_TIM4_Init+0xe4>)
 8001892:	4a2d      	ldr	r2, [pc, #180]	; (8001948 <MX_TIM4_Init+0xe8>)
 8001894:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001896:	4b2b      	ldr	r3, [pc, #172]	; (8001944 <MX_TIM4_Init+0xe4>)
 8001898:	2200      	movs	r2, #0
 800189a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800189c:	4b29      	ldr	r3, [pc, #164]	; (8001944 <MX_TIM4_Init+0xe4>)
 800189e:	2200      	movs	r2, #0
 80018a0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80018a2:	4b28      	ldr	r3, [pc, #160]	; (8001944 <MX_TIM4_Init+0xe4>)
 80018a4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80018a8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018aa:	4b26      	ldr	r3, [pc, #152]	; (8001944 <MX_TIM4_Init+0xe4>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018b0:	4b24      	ldr	r3, [pc, #144]	; (8001944 <MX_TIM4_Init+0xe4>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80018b6:	4823      	ldr	r0, [pc, #140]	; (8001944 <MX_TIM4_Init+0xe4>)
 80018b8:	f002 fbce 	bl	8004058 <HAL_TIM_Base_Init>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d001      	beq.n	80018c6 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 80018c2:	f000 fc33 	bl	800212c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018ca:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80018cc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018d0:	4619      	mov	r1, r3
 80018d2:	481c      	ldr	r0, [pc, #112]	; (8001944 <MX_TIM4_Init+0xe4>)
 80018d4:	f002 ffa0 	bl	8004818 <HAL_TIM_ConfigClockSource>
 80018d8:	4603      	mov	r3, r0
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d001      	beq.n	80018e2 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80018de:	f000 fc25 	bl	800212c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80018e2:	4818      	ldr	r0, [pc, #96]	; (8001944 <MX_TIM4_Init+0xe4>)
 80018e4:	f002 fcc4 	bl	8004270 <HAL_TIM_PWM_Init>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d001      	beq.n	80018f2 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80018ee:	f000 fc1d 	bl	800212c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018f2:	2300      	movs	r3, #0
 80018f4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018f6:	2300      	movs	r3, #0
 80018f8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80018fa:	f107 0320 	add.w	r3, r7, #32
 80018fe:	4619      	mov	r1, r3
 8001900:	4810      	ldr	r0, [pc, #64]	; (8001944 <MX_TIM4_Init+0xe4>)
 8001902:	f003 fb45 	bl	8004f90 <HAL_TIMEx_MasterConfigSynchronization>
 8001906:	4603      	mov	r3, r0
 8001908:	2b00      	cmp	r3, #0
 800190a:	d001      	beq.n	8001910 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 800190c:	f000 fc0e 	bl	800212c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001910:	2360      	movs	r3, #96	; 0x60
 8001912:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001914:	2300      	movs	r3, #0
 8001916:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001918:	2300      	movs	r3, #0
 800191a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800191c:	2300      	movs	r3, #0
 800191e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001920:	1d3b      	adds	r3, r7, #4
 8001922:	2200      	movs	r2, #0
 8001924:	4619      	mov	r1, r3
 8001926:	4807      	ldr	r0, [pc, #28]	; (8001944 <MX_TIM4_Init+0xe4>)
 8001928:	f002 feb4 	bl	8004694 <HAL_TIM_PWM_ConfigChannel>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d001      	beq.n	8001936 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001932:	f000 fbfb 	bl	800212c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001936:	4803      	ldr	r0, [pc, #12]	; (8001944 <MX_TIM4_Init+0xe4>)
 8001938:	f000 fcc2 	bl	80022c0 <HAL_TIM_MspPostInit>

}
 800193c:	bf00      	nop
 800193e:	3738      	adds	r7, #56	; 0x38
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	20000594 	.word	0x20000594
 8001948:	40000800 	.word	0x40000800

0800194c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001950:	4b11      	ldr	r3, [pc, #68]	; (8001998 <MX_USART1_UART_Init+0x4c>)
 8001952:	4a12      	ldr	r2, [pc, #72]	; (800199c <MX_USART1_UART_Init+0x50>)
 8001954:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001956:	4b10      	ldr	r3, [pc, #64]	; (8001998 <MX_USART1_UART_Init+0x4c>)
 8001958:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800195c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800195e:	4b0e      	ldr	r3, [pc, #56]	; (8001998 <MX_USART1_UART_Init+0x4c>)
 8001960:	2200      	movs	r2, #0
 8001962:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001964:	4b0c      	ldr	r3, [pc, #48]	; (8001998 <MX_USART1_UART_Init+0x4c>)
 8001966:	2200      	movs	r2, #0
 8001968:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800196a:	4b0b      	ldr	r3, [pc, #44]	; (8001998 <MX_USART1_UART_Init+0x4c>)
 800196c:	2200      	movs	r2, #0
 800196e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001970:	4b09      	ldr	r3, [pc, #36]	; (8001998 <MX_USART1_UART_Init+0x4c>)
 8001972:	220c      	movs	r2, #12
 8001974:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001976:	4b08      	ldr	r3, [pc, #32]	; (8001998 <MX_USART1_UART_Init+0x4c>)
 8001978:	2200      	movs	r2, #0
 800197a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800197c:	4b06      	ldr	r3, [pc, #24]	; (8001998 <MX_USART1_UART_Init+0x4c>)
 800197e:	2200      	movs	r2, #0
 8001980:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001982:	4805      	ldr	r0, [pc, #20]	; (8001998 <MX_USART1_UART_Init+0x4c>)
 8001984:	f003 fb86 	bl	8005094 <HAL_UART_Init>
 8001988:	4603      	mov	r3, r0
 800198a:	2b00      	cmp	r3, #0
 800198c:	d001      	beq.n	8001992 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800198e:	f000 fbcd 	bl	800212c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001992:	bf00      	nop
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	200005dc 	.word	0x200005dc
 800199c:	40011000 	.word	0x40011000

080019a0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80019a4:	4b11      	ldr	r3, [pc, #68]	; (80019ec <MX_USART2_UART_Init+0x4c>)
 80019a6:	4a12      	ldr	r2, [pc, #72]	; (80019f0 <MX_USART2_UART_Init+0x50>)
 80019a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80019aa:	4b10      	ldr	r3, [pc, #64]	; (80019ec <MX_USART2_UART_Init+0x4c>)
 80019ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80019b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80019b2:	4b0e      	ldr	r3, [pc, #56]	; (80019ec <MX_USART2_UART_Init+0x4c>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80019b8:	4b0c      	ldr	r3, [pc, #48]	; (80019ec <MX_USART2_UART_Init+0x4c>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80019be:	4b0b      	ldr	r3, [pc, #44]	; (80019ec <MX_USART2_UART_Init+0x4c>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80019c4:	4b09      	ldr	r3, [pc, #36]	; (80019ec <MX_USART2_UART_Init+0x4c>)
 80019c6:	220c      	movs	r2, #12
 80019c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019ca:	4b08      	ldr	r3, [pc, #32]	; (80019ec <MX_USART2_UART_Init+0x4c>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80019d0:	4b06      	ldr	r3, [pc, #24]	; (80019ec <MX_USART2_UART_Init+0x4c>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80019d6:	4805      	ldr	r0, [pc, #20]	; (80019ec <MX_USART2_UART_Init+0x4c>)
 80019d8:	f003 fb5c 	bl	8005094 <HAL_UART_Init>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d001      	beq.n	80019e6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80019e2:	f000 fba3 	bl	800212c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80019e6:	bf00      	nop
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	20000620 	.word	0x20000620
 80019f0:	40004400 	.word	0x40004400

080019f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b08a      	sub	sp, #40	; 0x28
 80019f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019fa:	f107 0314 	add.w	r3, r7, #20
 80019fe:	2200      	movs	r2, #0
 8001a00:	601a      	str	r2, [r3, #0]
 8001a02:	605a      	str	r2, [r3, #4]
 8001a04:	609a      	str	r2, [r3, #8]
 8001a06:	60da      	str	r2, [r3, #12]
 8001a08:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	613b      	str	r3, [r7, #16]
 8001a0e:	4b59      	ldr	r3, [pc, #356]	; (8001b74 <MX_GPIO_Init+0x180>)
 8001a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a12:	4a58      	ldr	r2, [pc, #352]	; (8001b74 <MX_GPIO_Init+0x180>)
 8001a14:	f043 0304 	orr.w	r3, r3, #4
 8001a18:	6313      	str	r3, [r2, #48]	; 0x30
 8001a1a:	4b56      	ldr	r3, [pc, #344]	; (8001b74 <MX_GPIO_Init+0x180>)
 8001a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1e:	f003 0304 	and.w	r3, r3, #4
 8001a22:	613b      	str	r3, [r7, #16]
 8001a24:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a26:	2300      	movs	r3, #0
 8001a28:	60fb      	str	r3, [r7, #12]
 8001a2a:	4b52      	ldr	r3, [pc, #328]	; (8001b74 <MX_GPIO_Init+0x180>)
 8001a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a2e:	4a51      	ldr	r2, [pc, #324]	; (8001b74 <MX_GPIO_Init+0x180>)
 8001a30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a34:	6313      	str	r3, [r2, #48]	; 0x30
 8001a36:	4b4f      	ldr	r3, [pc, #316]	; (8001b74 <MX_GPIO_Init+0x180>)
 8001a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a3e:	60fb      	str	r3, [r7, #12]
 8001a40:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a42:	2300      	movs	r3, #0
 8001a44:	60bb      	str	r3, [r7, #8]
 8001a46:	4b4b      	ldr	r3, [pc, #300]	; (8001b74 <MX_GPIO_Init+0x180>)
 8001a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a4a:	4a4a      	ldr	r2, [pc, #296]	; (8001b74 <MX_GPIO_Init+0x180>)
 8001a4c:	f043 0301 	orr.w	r3, r3, #1
 8001a50:	6313      	str	r3, [r2, #48]	; 0x30
 8001a52:	4b48      	ldr	r3, [pc, #288]	; (8001b74 <MX_GPIO_Init+0x180>)
 8001a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a56:	f003 0301 	and.w	r3, r3, #1
 8001a5a:	60bb      	str	r3, [r7, #8]
 8001a5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a5e:	2300      	movs	r3, #0
 8001a60:	607b      	str	r3, [r7, #4]
 8001a62:	4b44      	ldr	r3, [pc, #272]	; (8001b74 <MX_GPIO_Init+0x180>)
 8001a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a66:	4a43      	ldr	r2, [pc, #268]	; (8001b74 <MX_GPIO_Init+0x180>)
 8001a68:	f043 0302 	orr.w	r3, r3, #2
 8001a6c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a6e:	4b41      	ldr	r3, [pc, #260]	; (8001b74 <MX_GPIO_Init+0x180>)
 8001a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a72:	f003 0302 	and.w	r3, r3, #2
 8001a76:	607b      	str	r3, [r7, #4]
 8001a78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	603b      	str	r3, [r7, #0]
 8001a7e:	4b3d      	ldr	r3, [pc, #244]	; (8001b74 <MX_GPIO_Init+0x180>)
 8001a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a82:	4a3c      	ldr	r2, [pc, #240]	; (8001b74 <MX_GPIO_Init+0x180>)
 8001a84:	f043 0308 	orr.w	r3, r3, #8
 8001a88:	6313      	str	r3, [r2, #48]	; 0x30
 8001a8a:	4b3a      	ldr	r3, [pc, #232]	; (8001b74 <MX_GPIO_Init+0x180>)
 8001a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a8e:	f003 0308 	and.w	r3, r3, #8
 8001a92:	603b      	str	r3, [r7, #0]
 8001a94:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001a96:	2200      	movs	r2, #0
 8001a98:	2120      	movs	r1, #32
 8001a9a:	4837      	ldr	r0, [pc, #220]	; (8001b78 <MX_GPIO_Init+0x184>)
 8001a9c:	f001 fdde 	bl	800365c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001aa6:	4835      	ldr	r0, [pc, #212]	; (8001b7c <MX_GPIO_Init+0x188>)
 8001aa8:	f001 fdd8 	bl	800365c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET);
 8001aac:	2200      	movs	r2, #0
 8001aae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ab2:	4833      	ldr	r0, [pc, #204]	; (8001b80 <MX_GPIO_Init+0x18c>)
 8001ab4:	f001 fdd2 	bl	800365c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 8001ab8:	2200      	movs	r2, #0
 8001aba:	2104      	movs	r1, #4
 8001abc:	4831      	ldr	r0, [pc, #196]	; (8001b84 <MX_GPIO_Init+0x190>)
 8001abe:	f001 fdcd 	bl	800365c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001ac2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ac6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001ac8:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001acc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001ad2:	f107 0314 	add.w	r3, r7, #20
 8001ad6:	4619      	mov	r1, r3
 8001ad8:	4829      	ldr	r0, [pc, #164]	; (8001b80 <MX_GPIO_Init+0x18c>)
 8001ada:	f001 fc23 	bl	8003324 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001ade:	2320      	movs	r3, #32
 8001ae0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aea:	2300      	movs	r3, #0
 8001aec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001aee:	f107 0314 	add.w	r3, r7, #20
 8001af2:	4619      	mov	r1, r3
 8001af4:	4820      	ldr	r0, [pc, #128]	; (8001b78 <MX_GPIO_Init+0x184>)
 8001af6:	f001 fc15 	bl	8003324 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001afa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001afe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b00:	2301      	movs	r3, #1
 8001b02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b04:	2300      	movs	r3, #0
 8001b06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b0c:	f107 0314 	add.w	r3, r7, #20
 8001b10:	4619      	mov	r1, r3
 8001b12:	481a      	ldr	r0, [pc, #104]	; (8001b7c <MX_GPIO_Init+0x188>)
 8001b14:	f001 fc06 	bl	8003324 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001b18:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001b1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b22:	2300      	movs	r3, #0
 8001b24:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b26:	f107 0314 	add.w	r3, r7, #20
 8001b2a:	4619      	mov	r1, r3
 8001b2c:	4813      	ldr	r0, [pc, #76]	; (8001b7c <MX_GPIO_Init+0x188>)
 8001b2e:	f001 fbf9 	bl	8003324 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001b32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b38:	2301      	movs	r3, #1
 8001b3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b40:	2300      	movs	r3, #0
 8001b42:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b44:	f107 0314 	add.w	r3, r7, #20
 8001b48:	4619      	mov	r1, r3
 8001b4a:	480d      	ldr	r0, [pc, #52]	; (8001b80 <MX_GPIO_Init+0x18c>)
 8001b4c:	f001 fbea 	bl	8003324 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001b50:	2304      	movs	r3, #4
 8001b52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b54:	2301      	movs	r3, #1
 8001b56:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b60:	f107 0314 	add.w	r3, r7, #20
 8001b64:	4619      	mov	r1, r3
 8001b66:	4807      	ldr	r0, [pc, #28]	; (8001b84 <MX_GPIO_Init+0x190>)
 8001b68:	f001 fbdc 	bl	8003324 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001b6c:	bf00      	nop
 8001b6e:	3728      	adds	r7, #40	; 0x28
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}
 8001b74:	40023800 	.word	0x40023800
 8001b78:	40020000 	.word	0x40020000
 8001b7c:	40020400 	.word	0x40020400
 8001b80:	40020800 	.word	0x40020800
 8001b84:	40020c00 	.word	0x40020c00

08001b88 <StartControl>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartControl */
void StartControl(void const * argument)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b082      	sub	sp, #8
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  if(autoMode==1){
 8001b90:	4b5f      	ldr	r3, [pc, #380]	; (8001d10 <StartControl+0x188>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	2b01      	cmp	r3, #1
 8001b96:	f040 8099 	bne.w	8001ccc <StartControl+0x144>
		  //fan tem=25 or dust=5
		  if(tCelsius>25 && pwmTem<50){
 8001b9a:	4b5e      	ldr	r3, [pc, #376]	; (8001d14 <StartControl+0x18c>)
 8001b9c:	edd3 7a00 	vldr	s15, [r3]
 8001ba0:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8001ba4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ba8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bac:	dd09      	ble.n	8001bc2 <StartControl+0x3a>
 8001bae:	4b5a      	ldr	r3, [pc, #360]	; (8001d18 <StartControl+0x190>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	2b31      	cmp	r3, #49	; 0x31
 8001bb4:	dc05      	bgt.n	8001bc2 <StartControl+0x3a>
			  pwmTem=pwmTem+1;
 8001bb6:	4b58      	ldr	r3, [pc, #352]	; (8001d18 <StartControl+0x190>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	3301      	adds	r3, #1
 8001bbc:	4a56      	ldr	r2, [pc, #344]	; (8001d18 <StartControl+0x190>)
 8001bbe:	6013      	str	r3, [r2, #0]
 8001bc0:	e00c      	b.n	8001bdc <StartControl+0x54>
		  }else if(tCelsius<=25){
 8001bc2:	4b54      	ldr	r3, [pc, #336]	; (8001d14 <StartControl+0x18c>)
 8001bc4:	edd3 7a00 	vldr	s15, [r3]
 8001bc8:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8001bcc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bd4:	d802      	bhi.n	8001bdc <StartControl+0x54>
			  pwmTem=0;
 8001bd6:	4b50      	ldr	r3, [pc, #320]	; (8001d18 <StartControl+0x190>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	601a      	str	r2, [r3, #0]
		  }
		  if(aveDust>5 && pwmDust<50){
 8001bdc:	4b4f      	ldr	r3, [pc, #316]	; (8001d1c <StartControl+0x194>)
 8001bde:	edd3 7a00 	vldr	s15, [r3]
 8001be2:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8001be6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bee:	dd09      	ble.n	8001c04 <StartControl+0x7c>
 8001bf0:	4b4b      	ldr	r3, [pc, #300]	; (8001d20 <StartControl+0x198>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	2b31      	cmp	r3, #49	; 0x31
 8001bf6:	dc05      	bgt.n	8001c04 <StartControl+0x7c>
			  pwmDust=pwmDust+1;
 8001bf8:	4b49      	ldr	r3, [pc, #292]	; (8001d20 <StartControl+0x198>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	3301      	adds	r3, #1
 8001bfe:	4a48      	ldr	r2, [pc, #288]	; (8001d20 <StartControl+0x198>)
 8001c00:	6013      	str	r3, [r2, #0]
 8001c02:	e00c      	b.n	8001c1e <StartControl+0x96>
		  }else if(aveDust<=5){
 8001c04:	4b45      	ldr	r3, [pc, #276]	; (8001d1c <StartControl+0x194>)
 8001c06:	edd3 7a00 	vldr	s15, [r3]
 8001c0a:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8001c0e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c16:	d802      	bhi.n	8001c1e <StartControl+0x96>
			  pwmDust=0;
 8001c18:	4b41      	ldr	r3, [pc, #260]	; (8001d20 <StartControl+0x198>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	601a      	str	r2, [r3, #0]
		  }
		  //pwmFan = max(pwmDust,pwmTem)
		  if(pwmDust>=pwmTem) pwmFan=50+pwmDust;
 8001c1e:	4b40      	ldr	r3, [pc, #256]	; (8001d20 <StartControl+0x198>)
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	4b3d      	ldr	r3, [pc, #244]	; (8001d18 <StartControl+0x190>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	429a      	cmp	r2, r3
 8001c28:	db05      	blt.n	8001c36 <StartControl+0xae>
 8001c2a:	4b3d      	ldr	r3, [pc, #244]	; (8001d20 <StartControl+0x198>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	3332      	adds	r3, #50	; 0x32
 8001c30:	4a3c      	ldr	r2, [pc, #240]	; (8001d24 <StartControl+0x19c>)
 8001c32:	6013      	str	r3, [r2, #0]
 8001c34:	e004      	b.n	8001c40 <StartControl+0xb8>
		  else pwmFan=50+pwmTem;
 8001c36:	4b38      	ldr	r3, [pc, #224]	; (8001d18 <StartControl+0x190>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	3332      	adds	r3, #50	; 0x32
 8001c3c:	4a39      	ldr	r2, [pc, #228]	; (8001d24 <StartControl+0x19c>)
 8001c3e:	6013      	str	r3, [r2, #0]

		  //water rh=80
		  if(RH<=75){
 8001c40:	4b39      	ldr	r3, [pc, #228]	; (8001d28 <StartControl+0x1a0>)
 8001c42:	edd3 7a00 	vldr	s15, [r3]
 8001c46:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8001d2c <StartControl+0x1a4>
 8001c4a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c52:	d803      	bhi.n	8001c5c <StartControl+0xd4>
			  pwmWater=1;
 8001c54:	4b36      	ldr	r3, [pc, #216]	; (8001d30 <StartControl+0x1a8>)
 8001c56:	2201      	movs	r2, #1
 8001c58:	601a      	str	r2, [r3, #0]
 8001c5a:	e00c      	b.n	8001c76 <StartControl+0xee>
		  }else if(RH>80){
 8001c5c:	4b32      	ldr	r3, [pc, #200]	; (8001d28 <StartControl+0x1a0>)
 8001c5e:	edd3 7a00 	vldr	s15, [r3]
 8001c62:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8001d34 <StartControl+0x1ac>
 8001c66:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c6e:	dd02      	ble.n	8001c76 <StartControl+0xee>
			  pwmWater=0;
 8001c70:	4b2f      	ldr	r3, [pc, #188]	; (8001d30 <StartControl+0x1a8>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	601a      	str	r2, [r3, #0]
		  }

		  //check movement  set
		  if(movement>0){
 8001c76:	4b30      	ldr	r3, [pc, #192]	; (8001d38 <StartControl+0x1b0>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	dd1d      	ble.n	8001cba <StartControl+0x132>
			  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,(htim3.Init.Period)*pwmFan/100);
 8001c7e:	4b2f      	ldr	r3, [pc, #188]	; (8001d3c <StartControl+0x1b4>)
 8001c80:	68db      	ldr	r3, [r3, #12]
 8001c82:	4a28      	ldr	r2, [pc, #160]	; (8001d24 <StartControl+0x19c>)
 8001c84:	6812      	ldr	r2, [r2, #0]
 8001c86:	fb03 f202 	mul.w	r2, r3, r2
 8001c8a:	4b2c      	ldr	r3, [pc, #176]	; (8001d3c <StartControl+0x1b4>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	492c      	ldr	r1, [pc, #176]	; (8001d40 <StartControl+0x1b8>)
 8001c90:	fba1 1202 	umull	r1, r2, r1, r2
 8001c94:	0952      	lsrs	r2, r2, #5
 8001c96:	635a      	str	r2, [r3, #52]	; 0x34
			  __HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_1,(htim4.Init.Period)*(pwmWater*5)/100);
 8001c98:	4b2a      	ldr	r3, [pc, #168]	; (8001d44 <StartControl+0x1bc>)
 8001c9a:	68db      	ldr	r3, [r3, #12]
 8001c9c:	4a24      	ldr	r2, [pc, #144]	; (8001d30 <StartControl+0x1a8>)
 8001c9e:	6812      	ldr	r2, [r2, #0]
 8001ca0:	fb03 f202 	mul.w	r2, r3, r2
 8001ca4:	4613      	mov	r3, r2
 8001ca6:	009b      	lsls	r3, r3, #2
 8001ca8:	441a      	add	r2, r3
 8001caa:	4b26      	ldr	r3, [pc, #152]	; (8001d44 <StartControl+0x1bc>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4924      	ldr	r1, [pc, #144]	; (8001d40 <StartControl+0x1b8>)
 8001cb0:	fba1 1202 	umull	r1, r2, r1, r2
 8001cb4:	0952      	lsrs	r2, r2, #5
 8001cb6:	635a      	str	r2, [r3, #52]	; 0x34
 8001cb8:	e025      	b.n	8001d06 <StartControl+0x17e>
		  }
		  else{
			  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,(htim3.Init.Period)*0/100);
 8001cba:	4b20      	ldr	r3, [pc, #128]	; (8001d3c <StartControl+0x1b4>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	635a      	str	r2, [r3, #52]	; 0x34
			  __HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_1,(htim4.Init.Period)*0/100);
 8001cc2:	4b20      	ldr	r3, [pc, #128]	; (8001d44 <StartControl+0x1bc>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	635a      	str	r2, [r3, #52]	; 0x34
 8001cca:	e01c      	b.n	8001d06 <StartControl+0x17e>
		  }

	  }
	  else{
		  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,(htim3.Init.Period)*pwmFan/100);
 8001ccc:	4b1b      	ldr	r3, [pc, #108]	; (8001d3c <StartControl+0x1b4>)
 8001cce:	68db      	ldr	r3, [r3, #12]
 8001cd0:	4a14      	ldr	r2, [pc, #80]	; (8001d24 <StartControl+0x19c>)
 8001cd2:	6812      	ldr	r2, [r2, #0]
 8001cd4:	fb03 f202 	mul.w	r2, r3, r2
 8001cd8:	4b18      	ldr	r3, [pc, #96]	; (8001d3c <StartControl+0x1b4>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4918      	ldr	r1, [pc, #96]	; (8001d40 <StartControl+0x1b8>)
 8001cde:	fba1 1202 	umull	r1, r2, r1, r2
 8001ce2:	0952      	lsrs	r2, r2, #5
 8001ce4:	635a      	str	r2, [r3, #52]	; 0x34
		  __HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_1,(htim4.Init.Period)*(pwmWater*5)/100);
 8001ce6:	4b17      	ldr	r3, [pc, #92]	; (8001d44 <StartControl+0x1bc>)
 8001ce8:	68db      	ldr	r3, [r3, #12]
 8001cea:	4a11      	ldr	r2, [pc, #68]	; (8001d30 <StartControl+0x1a8>)
 8001cec:	6812      	ldr	r2, [r2, #0]
 8001cee:	fb03 f202 	mul.w	r2, r3, r2
 8001cf2:	4613      	mov	r3, r2
 8001cf4:	009b      	lsls	r3, r3, #2
 8001cf6:	441a      	add	r2, r3
 8001cf8:	4b12      	ldr	r3, [pc, #72]	; (8001d44 <StartControl+0x1bc>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4910      	ldr	r1, [pc, #64]	; (8001d40 <StartControl+0x1b8>)
 8001cfe:	fba1 1202 	umull	r1, r2, r1, r2
 8001d02:	0952      	lsrs	r2, r2, #5
 8001d04:	635a      	str	r2, [r3, #52]	; 0x34
	  }
	  osDelay(500);
 8001d06:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001d0a:	f004 faea 	bl	80062e2 <osDelay>
	  if(autoMode==1){
 8001d0e:	e73f      	b.n	8001b90 <StartControl+0x8>
 8001d10:	20000000 	.word	0x20000000
 8001d14:	200006c4 	.word	0x200006c4
 8001d18:	20000684 	.word	0x20000684
 8001d1c:	20000694 	.word	0x20000694
 8001d20:	20000688 	.word	0x20000688
 8001d24:	2000067c 	.word	0x2000067c
 8001d28:	200006cc 	.word	0x200006cc
 8001d2c:	42960000 	.word	0x42960000
 8001d30:	20000680 	.word	0x20000680
 8001d34:	42a00000 	.word	0x42a00000
 8001d38:	20000004 	.word	0x20000004
 8001d3c:	2000054c 	.word	0x2000054c
 8001d40:	51eb851f 	.word	0x51eb851f
 8001d44:	20000594 	.word	0x20000594

08001d48 <StartThermal_and_Humidity>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartThermal_and_Humidity */
void StartThermal_and_Humidity(void const * argument)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	ed2d 8b02 	vpush	{d8}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartThermal_and_Humidity */
  /* Infinite loop */
  for(;;)
  {
	    if(DHT11_Start())
 8001d54:	f7ff f98c 	bl	8001070 <DHT11_Start>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d079      	beq.n	8001e52 <StartThermal_and_Humidity+0x10a>
	    {
	      RHI = DHT11_Read(); // Relative humidity integral
 8001d5e:	f7ff f9ff 	bl	8001160 <DHT11_Read>
 8001d62:	4603      	mov	r3, r0
 8001d64:	461a      	mov	r2, r3
 8001d66:	4b3d      	ldr	r3, [pc, #244]	; (8001e5c <StartThermal_and_Humidity+0x114>)
 8001d68:	701a      	strb	r2, [r3, #0]
	      RHD = DHT11_Read(); // Relative humidity decimal
 8001d6a:	f7ff f9f9 	bl	8001160 <DHT11_Read>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	461a      	mov	r2, r3
 8001d72:	4b3b      	ldr	r3, [pc, #236]	; (8001e60 <StartThermal_and_Humidity+0x118>)
 8001d74:	701a      	strb	r2, [r3, #0]
	      TCI = DHT11_Read(); // Celsius integral
 8001d76:	f7ff f9f3 	bl	8001160 <DHT11_Read>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	461a      	mov	r2, r3
 8001d7e:	4b39      	ldr	r3, [pc, #228]	; (8001e64 <StartThermal_and_Humidity+0x11c>)
 8001d80:	701a      	strb	r2, [r3, #0]
	      TCD = DHT11_Read(); // Celsius decimal
 8001d82:	f7ff f9ed 	bl	8001160 <DHT11_Read>
 8001d86:	4603      	mov	r3, r0
 8001d88:	461a      	mov	r2, r3
 8001d8a:	4b37      	ldr	r3, [pc, #220]	; (8001e68 <StartThermal_and_Humidity+0x120>)
 8001d8c:	701a      	strb	r2, [r3, #0]
	      SUM = DHT11_Read(); // Check sum
 8001d8e:	f7ff f9e7 	bl	8001160 <DHT11_Read>
 8001d92:	4603      	mov	r3, r0
 8001d94:	461a      	mov	r2, r3
 8001d96:	4b35      	ldr	r3, [pc, #212]	; (8001e6c <StartThermal_and_Humidity+0x124>)
 8001d98:	701a      	strb	r2, [r3, #0]
	      if (RHI + RHD + TCI + TCD == SUM)
 8001d9a:	4b30      	ldr	r3, [pc, #192]	; (8001e5c <StartThermal_and_Humidity+0x114>)
 8001d9c:	781b      	ldrb	r3, [r3, #0]
 8001d9e:	461a      	mov	r2, r3
 8001da0:	4b2f      	ldr	r3, [pc, #188]	; (8001e60 <StartThermal_and_Humidity+0x118>)
 8001da2:	781b      	ldrb	r3, [r3, #0]
 8001da4:	4413      	add	r3, r2
 8001da6:	4a2f      	ldr	r2, [pc, #188]	; (8001e64 <StartThermal_and_Humidity+0x11c>)
 8001da8:	7812      	ldrb	r2, [r2, #0]
 8001daa:	4413      	add	r3, r2
 8001dac:	4a2e      	ldr	r2, [pc, #184]	; (8001e68 <StartThermal_and_Humidity+0x120>)
 8001dae:	7812      	ldrb	r2, [r2, #0]
 8001db0:	4413      	add	r3, r2
 8001db2:	4a2e      	ldr	r2, [pc, #184]	; (8001e6c <StartThermal_and_Humidity+0x124>)
 8001db4:	7812      	ldrb	r2, [r2, #0]
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d14b      	bne.n	8001e52 <StartThermal_and_Humidity+0x10a>
	      {
	        // Can use RHI and TCI for any purposes if whole number only needed
	        tCelsius = (float)TCI + (float)(TCD/10.0);
 8001dba:	4b2a      	ldr	r3, [pc, #168]	; (8001e64 <StartThermal_and_Humidity+0x11c>)
 8001dbc:	781b      	ldrb	r3, [r3, #0]
 8001dbe:	ee07 3a90 	vmov	s15, r3
 8001dc2:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8001dc6:	4b28      	ldr	r3, [pc, #160]	; (8001e68 <StartThermal_and_Humidity+0x120>)
 8001dc8:	781b      	ldrb	r3, [r3, #0]
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f7fe fbb2 	bl	8000534 <__aeabi_i2d>
 8001dd0:	f04f 0200 	mov.w	r2, #0
 8001dd4:	4b26      	ldr	r3, [pc, #152]	; (8001e70 <StartThermal_and_Humidity+0x128>)
 8001dd6:	f7fe fd41 	bl	800085c <__aeabi_ddiv>
 8001dda:	4602      	mov	r2, r0
 8001ddc:	460b      	mov	r3, r1
 8001dde:	4610      	mov	r0, r2
 8001de0:	4619      	mov	r1, r3
 8001de2:	f7fe ff09 	bl	8000bf8 <__aeabi_d2f>
 8001de6:	ee07 0a90 	vmov	s15, r0
 8001dea:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001dee:	4b21      	ldr	r3, [pc, #132]	; (8001e74 <StartThermal_and_Humidity+0x12c>)
 8001df0:	edc3 7a00 	vstr	s15, [r3]
	        tFahrenheit = tCelsius * 9/5 + 32;
 8001df4:	4b1f      	ldr	r3, [pc, #124]	; (8001e74 <StartThermal_and_Humidity+0x12c>)
 8001df6:	edd3 7a00 	vldr	s15, [r3]
 8001dfa:	eeb2 7a02 	vmov.f32	s14, #34	; 0x41100000  9.0
 8001dfe:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001e02:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 8001e06:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e0a:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8001e78 <StartThermal_and_Humidity+0x130>
 8001e0e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001e12:	4b1a      	ldr	r3, [pc, #104]	; (8001e7c <StartThermal_and_Humidity+0x134>)
 8001e14:	edc3 7a00 	vstr	s15, [r3]
	        RH = (float)RHI + (float)(RHD/10.0);
 8001e18:	4b10      	ldr	r3, [pc, #64]	; (8001e5c <StartThermal_and_Humidity+0x114>)
 8001e1a:	781b      	ldrb	r3, [r3, #0]
 8001e1c:	ee07 3a90 	vmov	s15, r3
 8001e20:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8001e24:	4b0e      	ldr	r3, [pc, #56]	; (8001e60 <StartThermal_and_Humidity+0x118>)
 8001e26:	781b      	ldrb	r3, [r3, #0]
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f7fe fb83 	bl	8000534 <__aeabi_i2d>
 8001e2e:	f04f 0200 	mov.w	r2, #0
 8001e32:	4b0f      	ldr	r3, [pc, #60]	; (8001e70 <StartThermal_and_Humidity+0x128>)
 8001e34:	f7fe fd12 	bl	800085c <__aeabi_ddiv>
 8001e38:	4602      	mov	r2, r0
 8001e3a:	460b      	mov	r3, r1
 8001e3c:	4610      	mov	r0, r2
 8001e3e:	4619      	mov	r1, r3
 8001e40:	f7fe feda 	bl	8000bf8 <__aeabi_d2f>
 8001e44:	ee07 0a90 	vmov	s15, r0
 8001e48:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001e4c:	4b0c      	ldr	r3, [pc, #48]	; (8001e80 <StartThermal_and_Humidity+0x138>)
 8001e4e:	edc3 7a00 	vstr	s15, [r3]
	        // Can use tCelsius, tFahrenheit and RH for any purposes
	      }
	    }
	    osDelay(200);
 8001e52:	20c8      	movs	r0, #200	; 0xc8
 8001e54:	f004 fa45 	bl	80062e2 <osDelay>
	    if(DHT11_Start())
 8001e58:	e77c      	b.n	8001d54 <StartThermal_and_Humidity+0xc>
 8001e5a:	bf00      	nop
 8001e5c:	200006b4 	.word	0x200006b4
 8001e60:	200006b5 	.word	0x200006b5
 8001e64:	200006b6 	.word	0x200006b6
 8001e68:	200006b7 	.word	0x200006b7
 8001e6c:	200006b8 	.word	0x200006b8
 8001e70:	40240000 	.word	0x40240000
 8001e74:	200006c4 	.word	0x200006c4
 8001e78:	42000000 	.word	0x42000000
 8001e7c:	200006c8 	.word	0x200006c8
 8001e80:	200006cc 	.word	0x200006cc
 8001e84:	00000000 	.word	0x00000000

08001e88 <StartDust>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDust */
void StartDust(void const * argument)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b082      	sub	sp, #8
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDust */
  /* Infinite loop */
  for(;;)
  {
		 HAL_ADC_Start(&hadc1);
 8001e90:	481f      	ldr	r0, [pc, #124]	; (8001f10 <StartDust+0x88>)
 8001e92:	f000 fd59 	bl	8002948 <HAL_ADC_Start>

		 if (HAL_ADC_PollForConversion(&hadc1, 1000) == HAL_OK) {
 8001e96:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001e9a:	481d      	ldr	r0, [pc, #116]	; (8001f10 <StartDust+0x88>)
 8001e9c:	f000 fe08 	bl	8002ab0 <HAL_ADC_PollForConversion>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d1f4      	bne.n	8001e90 <StartDust+0x8>
			voMeasured = HAL_ADC_GetValue(&hadc1);
 8001ea6:	481a      	ldr	r0, [pc, #104]	; (8001f10 <StartDust+0x88>)
 8001ea8:	f000 fe8d 	bl	8002bc6 <HAL_ADC_GetValue>
 8001eac:	ee07 0a90 	vmov	s15, r0
 8001eb0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001eb4:	4b17      	ldr	r3, [pc, #92]	; (8001f14 <StartDust+0x8c>)
 8001eb6:	edc3 7a00 	vstr	s15, [r3]

			// 0 - 5V mapped to 0 - 1023 integer values
			// recover voltage
			calcVoltage = voMeasured * (5.0 / 1024.0);
 8001eba:	4b16      	ldr	r3, [pc, #88]	; (8001f14 <StartDust+0x8c>)
 8001ebc:	edd3 7a00 	vldr	s15, [r3]
 8001ec0:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8001f18 <StartDust+0x90>
 8001ec4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ec8:	4b14      	ldr	r3, [pc, #80]	; (8001f1c <StartDust+0x94>)
 8001eca:	edc3 7a00 	vstr	s15, [r3]

			// linear eqaution taken from http://www.howmuchsnow.com/arduino/airquality/
			// Chris Nafis (c) 2012
			dustDensity = 170 * calcVoltage - 0.1;
 8001ece:	4b13      	ldr	r3, [pc, #76]	; (8001f1c <StartDust+0x94>)
 8001ed0:	edd3 7a00 	vldr	s15, [r3]
 8001ed4:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8001f20 <StartDust+0x98>
 8001ed8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001edc:	ee17 0a90 	vmov	r0, s15
 8001ee0:	f7fe fb3a 	bl	8000558 <__aeabi_f2d>
 8001ee4:	a308      	add	r3, pc, #32	; (adr r3, 8001f08 <StartDust+0x80>)
 8001ee6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eea:	f7fe f9d5 	bl	8000298 <__aeabi_dsub>
 8001eee:	4602      	mov	r2, r0
 8001ef0:	460b      	mov	r3, r1
 8001ef2:	4610      	mov	r0, r2
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	f7fe fe7f 	bl	8000bf8 <__aeabi_d2f>
 8001efa:	4603      	mov	r3, r0
 8001efc:	4a09      	ldr	r2, [pc, #36]	; (8001f24 <StartDust+0x9c>)
 8001efe:	6013      	str	r3, [r2, #0]

		  	osDelay(100);
 8001f00:	2064      	movs	r0, #100	; 0x64
 8001f02:	f004 f9ee 	bl	80062e2 <osDelay>
		 HAL_ADC_Start(&hadc1);
 8001f06:	e7c3      	b.n	8001e90 <StartDust+0x8>
 8001f08:	9999999a 	.word	0x9999999a
 8001f0c:	3fb99999 	.word	0x3fb99999
 8001f10:	200004bc 	.word	0x200004bc
 8001f14:	200006a8 	.word	0x200006a8
 8001f18:	3ba00000 	.word	0x3ba00000
 8001f1c:	200006ac 	.word	0x200006ac
 8001f20:	432a0000 	.word	0x432a0000
 8001f24:	200006b0 	.word	0x200006b0

08001f28 <StartUltrasonic>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartUltrasonic */
void StartUltrasonic(void const * argument)
{
 8001f28:	b590      	push	{r4, r7, lr}
 8001f2a:	b083      	sub	sp, #12
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartUltrasonic */
  /* Infinite loop */
  for(;;)
  {
	    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_SET);  // pull the TRIG pin HIGH
 8001f30:	2201      	movs	r2, #1
 8001f32:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f36:	483a      	ldr	r0, [pc, #232]	; (8002020 <StartUltrasonic+0xf8>)
 8001f38:	f001 fb90 	bl	800365c <HAL_GPIO_WritePin>
	    __HAL_TIM_SET_COUNTER(&htim1, 0);
 8001f3c:	4b39      	ldr	r3, [pc, #228]	; (8002024 <StartUltrasonic+0xfc>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	2200      	movs	r2, #0
 8001f42:	625a      	str	r2, [r3, #36]	; 0x24
	    while (__HAL_TIM_GET_COUNTER (&htim1) < 10);  // wait for 10 us
 8001f44:	bf00      	nop
 8001f46:	4b37      	ldr	r3, [pc, #220]	; (8002024 <StartUltrasonic+0xfc>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f4c:	2b09      	cmp	r3, #9
 8001f4e:	d9fa      	bls.n	8001f46 <StartUltrasonic+0x1e>
	    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);  // pull the TRIG pin low
 8001f50:	2200      	movs	r2, #0
 8001f52:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f56:	4832      	ldr	r0, [pc, #200]	; (8002020 <StartUltrasonic+0xf8>)
 8001f58:	f001 fb80 	bl	800365c <HAL_GPIO_WritePin>

	    pMillis_U = HAL_GetTick(); // used this to avoid infinite while loop  (for timeout)
 8001f5c:	f000 fc80 	bl	8002860 <HAL_GetTick>
 8001f60:	4603      	mov	r3, r0
 8001f62:	4a31      	ldr	r2, [pc, #196]	; (8002028 <StartUltrasonic+0x100>)
 8001f64:	6013      	str	r3, [r2, #0]
	    // wait for the echo pin to go high
	    while (!(HAL_GPIO_ReadPin (ECHO_PORT, ECHO_PIN)) && pMillis_U + 10 >  HAL_GetTick());
 8001f66:	bf00      	nop
 8001f68:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f6c:	482c      	ldr	r0, [pc, #176]	; (8002020 <StartUltrasonic+0xf8>)
 8001f6e:	f001 fb5d 	bl	800362c <HAL_GPIO_ReadPin>
 8001f72:	4603      	mov	r3, r0
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d108      	bne.n	8001f8a <StartUltrasonic+0x62>
 8001f78:	4b2b      	ldr	r3, [pc, #172]	; (8002028 <StartUltrasonic+0x100>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f103 040a 	add.w	r4, r3, #10
 8001f80:	f000 fc6e 	bl	8002860 <HAL_GetTick>
 8001f84:	4603      	mov	r3, r0
 8001f86:	429c      	cmp	r4, r3
 8001f88:	d8ee      	bhi.n	8001f68 <StartUltrasonic+0x40>
	    Value1 = __HAL_TIM_GET_COUNTER (&htim1);
 8001f8a:	4b26      	ldr	r3, [pc, #152]	; (8002024 <StartUltrasonic+0xfc>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f90:	4a26      	ldr	r2, [pc, #152]	; (800202c <StartUltrasonic+0x104>)
 8001f92:	6013      	str	r3, [r2, #0]

	    pMillis_U = HAL_GetTick(); // used this to avoid infinite while loop (for timeout)
 8001f94:	f000 fc64 	bl	8002860 <HAL_GetTick>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	4a23      	ldr	r2, [pc, #140]	; (8002028 <StartUltrasonic+0x100>)
 8001f9c:	6013      	str	r3, [r2, #0]
	    // wait for the echo pin to go low
	    while ((HAL_GPIO_ReadPin (ECHO_PORT, ECHO_PIN)) && pMillis_U + 50 > HAL_GetTick());
 8001f9e:	bf00      	nop
 8001fa0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001fa4:	481e      	ldr	r0, [pc, #120]	; (8002020 <StartUltrasonic+0xf8>)
 8001fa6:	f001 fb41 	bl	800362c <HAL_GPIO_ReadPin>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d008      	beq.n	8001fc2 <StartUltrasonic+0x9a>
 8001fb0:	4b1d      	ldr	r3, [pc, #116]	; (8002028 <StartUltrasonic+0x100>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f103 0432 	add.w	r4, r3, #50	; 0x32
 8001fb8:	f000 fc52 	bl	8002860 <HAL_GetTick>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	429c      	cmp	r4, r3
 8001fc0:	d8ee      	bhi.n	8001fa0 <StartUltrasonic+0x78>
	    Value2 = __HAL_TIM_GET_COUNTER (&htim1);
 8001fc2:	4b18      	ldr	r3, [pc, #96]	; (8002024 <StartUltrasonic+0xfc>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fc8:	4a19      	ldr	r2, [pc, #100]	; (8002030 <StartUltrasonic+0x108>)
 8001fca:	6013      	str	r3, [r2, #0]

	    Distance = (Value2-Value1)* 0.034/2;
 8001fcc:	4b18      	ldr	r3, [pc, #96]	; (8002030 <StartUltrasonic+0x108>)
 8001fce:	681a      	ldr	r2, [r3, #0]
 8001fd0:	4b16      	ldr	r3, [pc, #88]	; (800202c <StartUltrasonic+0x104>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	1ad3      	subs	r3, r2, r3
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f7fe fa9c 	bl	8000514 <__aeabi_ui2d>
 8001fdc:	a30e      	add	r3, pc, #56	; (adr r3, 8002018 <StartUltrasonic+0xf0>)
 8001fde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fe2:	f7fe fb11 	bl	8000608 <__aeabi_dmul>
 8001fe6:	4602      	mov	r2, r0
 8001fe8:	460b      	mov	r3, r1
 8001fea:	4610      	mov	r0, r2
 8001fec:	4619      	mov	r1, r3
 8001fee:	f04f 0200 	mov.w	r2, #0
 8001ff2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001ff6:	f7fe fc31 	bl	800085c <__aeabi_ddiv>
 8001ffa:	4602      	mov	r2, r0
 8001ffc:	460b      	mov	r3, r1
 8001ffe:	4610      	mov	r0, r2
 8002000:	4619      	mov	r1, r3
 8002002:	f7fe fdf9 	bl	8000bf8 <__aeabi_d2f>
 8002006:	4603      	mov	r3, r0
 8002008:	4a0a      	ldr	r2, [pc, #40]	; (8002034 <StartUltrasonic+0x10c>)
 800200a:	6013      	str	r3, [r2, #0]
	    osDelay(200);
 800200c:	20c8      	movs	r0, #200	; 0xc8
 800200e:	f004 f968 	bl	80062e2 <osDelay>
	    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_SET);  // pull the TRIG pin HIGH
 8002012:	e78d      	b.n	8001f30 <StartUltrasonic+0x8>
 8002014:	f3af 8000 	nop.w
 8002018:	b020c49c 	.word	0xb020c49c
 800201c:	3fa16872 	.word	0x3fa16872
 8002020:	40020400 	.word	0x40020400
 8002024:	20000504 	.word	0x20000504
 8002028:	20000698 	.word	0x20000698
 800202c:	2000069c 	.word	0x2000069c
 8002030:	200006a0 	.word	0x200006a0
 8002034:	200006a4 	.word	0x200006a4

08002038 <StartAverage>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartAverage */
void StartAverage(void const * argument)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b082      	sub	sp, #8
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartAverage */

	aveDust=dustDensity;
 8002040:	4b24      	ldr	r3, [pc, #144]	; (80020d4 <StartAverage+0x9c>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4a24      	ldr	r2, [pc, #144]	; (80020d8 <StartAverage+0xa0>)
 8002046:	6013      	str	r3, [r2, #0]

  /* Infinite loop */
  for(;;)
  {
		if(aveCount<50){
 8002048:	4b24      	ldr	r3, [pc, #144]	; (80020dc <StartAverage+0xa4>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	2b31      	cmp	r3, #49	; 0x31
 800204e:	dc10      	bgt.n	8002072 <StartAverage+0x3a>
			aveCount=aveCount+1;
 8002050:	4b22      	ldr	r3, [pc, #136]	; (80020dc <StartAverage+0xa4>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	3301      	adds	r3, #1
 8002056:	4a21      	ldr	r2, [pc, #132]	; (80020dc <StartAverage+0xa4>)
 8002058:	6013      	str	r3, [r2, #0]
			sumDust=sumDust+dustDensity;
 800205a:	4b21      	ldr	r3, [pc, #132]	; (80020e0 <StartAverage+0xa8>)
 800205c:	ed93 7a00 	vldr	s14, [r3]
 8002060:	4b1c      	ldr	r3, [pc, #112]	; (80020d4 <StartAverage+0x9c>)
 8002062:	edd3 7a00 	vldr	s15, [r3]
 8002066:	ee77 7a27 	vadd.f32	s15, s14, s15
 800206a:	4b1d      	ldr	r3, [pc, #116]	; (80020e0 <StartAverage+0xa8>)
 800206c:	edc3 7a00 	vstr	s15, [r3]
 8002070:	e010      	b.n	8002094 <StartAverage+0x5c>
		}
		else{
			aveCount = 0;
 8002072:	4b1a      	ldr	r3, [pc, #104]	; (80020dc <StartAverage+0xa4>)
 8002074:	2200      	movs	r2, #0
 8002076:	601a      	str	r2, [r3, #0]
			aveDust  = sumDust/50.0;
 8002078:	4b19      	ldr	r3, [pc, #100]	; (80020e0 <StartAverage+0xa8>)
 800207a:	ed93 7a00 	vldr	s14, [r3]
 800207e:	eddf 6a19 	vldr	s13, [pc, #100]	; 80020e4 <StartAverage+0xac>
 8002082:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002086:	4b14      	ldr	r3, [pc, #80]	; (80020d8 <StartAverage+0xa0>)
 8002088:	edc3 7a00 	vstr	s15, [r3]

			sumDust  = 0;
 800208c:	4b14      	ldr	r3, [pc, #80]	; (80020e0 <StartAverage+0xa8>)
 800208e:	f04f 0200 	mov.w	r2, #0
 8002092:	601a      	str	r2, [r3, #0]
		}

	    //check movement
	    if(Distance <= 50) movement=300;
 8002094:	4b14      	ldr	r3, [pc, #80]	; (80020e8 <StartAverage+0xb0>)
 8002096:	edd3 7a00 	vldr	s15, [r3]
 800209a:	ed9f 7a12 	vldr	s14, [pc, #72]	; 80020e4 <StartAverage+0xac>
 800209e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020a6:	d804      	bhi.n	80020b2 <StartAverage+0x7a>
 80020a8:	4b10      	ldr	r3, [pc, #64]	; (80020ec <StartAverage+0xb4>)
 80020aa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80020ae:	601a      	str	r2, [r3, #0]
 80020b0:	e004      	b.n	80020bc <StartAverage+0x84>
	    else movement=movement-1;
 80020b2:	4b0e      	ldr	r3, [pc, #56]	; (80020ec <StartAverage+0xb4>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	3b01      	subs	r3, #1
 80020b8:	4a0c      	ldr	r2, [pc, #48]	; (80020ec <StartAverage+0xb4>)
 80020ba:	6013      	str	r3, [r2, #0]
	    if(movement<0) movement=0;
 80020bc:	4b0b      	ldr	r3, [pc, #44]	; (80020ec <StartAverage+0xb4>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	da02      	bge.n	80020ca <StartAverage+0x92>
 80020c4:	4b09      	ldr	r3, [pc, #36]	; (80020ec <StartAverage+0xb4>)
 80020c6:	2200      	movs	r2, #0
 80020c8:	601a      	str	r2, [r3, #0]

	    osDelay(200);
 80020ca:	20c8      	movs	r0, #200	; 0xc8
 80020cc:	f004 f909 	bl	80062e2 <osDelay>
		if(aveCount<50){
 80020d0:	e7ba      	b.n	8002048 <StartAverage+0x10>
 80020d2:	bf00      	nop
 80020d4:	200006b0 	.word	0x200006b0
 80020d8:	20000694 	.word	0x20000694
 80020dc:	2000068c 	.word	0x2000068c
 80020e0:	20000690 	.word	0x20000690
 80020e4:	42480000 	.word	0x42480000
 80020e8:	200006a4 	.word	0x200006a4
 80020ec:	20000004 	.word	0x20000004

080020f0 <StartnodeMCUsend>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartnodeMCUsend */
void StartnodeMCUsend(void const * argument)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b082      	sub	sp, #8
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartnodeMCUsend */
  /* Infinite loop */
  for(;;)
  {
	  osDelay(30000);
 80020f8:	f247 5030 	movw	r0, #30000	; 0x7530
 80020fc:	f004 f8f1 	bl	80062e2 <osDelay>
	  sendData();
 8002100:	f7ff f8aa 	bl	8001258 <sendData>
	  osDelay(30000);
 8002104:	e7f8      	b.n	80020f8 <StartnodeMCUsend+0x8>
	...

08002108 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b082      	sub	sp, #8
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM11) {
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a04      	ldr	r2, [pc, #16]	; (8002128 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d101      	bne.n	800211e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800211a:	f000 fb8d 	bl	8002838 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800211e:	bf00      	nop
 8002120:	3708      	adds	r7, #8
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	40014800 	.word	0x40014800

0800212c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800212c:	b480      	push	{r7}
 800212e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002130:	b672      	cpsid	i
}
 8002132:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002134:	e7fe      	b.n	8002134 <Error_Handler+0x8>
	...

08002138 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b082      	sub	sp, #8
 800213c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800213e:	2300      	movs	r3, #0
 8002140:	607b      	str	r3, [r7, #4]
 8002142:	4b12      	ldr	r3, [pc, #72]	; (800218c <HAL_MspInit+0x54>)
 8002144:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002146:	4a11      	ldr	r2, [pc, #68]	; (800218c <HAL_MspInit+0x54>)
 8002148:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800214c:	6453      	str	r3, [r2, #68]	; 0x44
 800214e:	4b0f      	ldr	r3, [pc, #60]	; (800218c <HAL_MspInit+0x54>)
 8002150:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002152:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002156:	607b      	str	r3, [r7, #4]
 8002158:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800215a:	2300      	movs	r3, #0
 800215c:	603b      	str	r3, [r7, #0]
 800215e:	4b0b      	ldr	r3, [pc, #44]	; (800218c <HAL_MspInit+0x54>)
 8002160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002162:	4a0a      	ldr	r2, [pc, #40]	; (800218c <HAL_MspInit+0x54>)
 8002164:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002168:	6413      	str	r3, [r2, #64]	; 0x40
 800216a:	4b08      	ldr	r3, [pc, #32]	; (800218c <HAL_MspInit+0x54>)
 800216c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800216e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002172:	603b      	str	r3, [r7, #0]
 8002174:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002176:	2200      	movs	r2, #0
 8002178:	210f      	movs	r1, #15
 800217a:	f06f 0001 	mvn.w	r0, #1
 800217e:	f001 f815 	bl	80031ac <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002182:	bf00      	nop
 8002184:	3708      	adds	r7, #8
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	40023800 	.word	0x40023800

08002190 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b08a      	sub	sp, #40	; 0x28
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002198:	f107 0314 	add.w	r3, r7, #20
 800219c:	2200      	movs	r2, #0
 800219e:	601a      	str	r2, [r3, #0]
 80021a0:	605a      	str	r2, [r3, #4]
 80021a2:	609a      	str	r2, [r3, #8]
 80021a4:	60da      	str	r2, [r3, #12]
 80021a6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a17      	ldr	r2, [pc, #92]	; (800220c <HAL_ADC_MspInit+0x7c>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d127      	bne.n	8002202 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80021b2:	2300      	movs	r3, #0
 80021b4:	613b      	str	r3, [r7, #16]
 80021b6:	4b16      	ldr	r3, [pc, #88]	; (8002210 <HAL_ADC_MspInit+0x80>)
 80021b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021ba:	4a15      	ldr	r2, [pc, #84]	; (8002210 <HAL_ADC_MspInit+0x80>)
 80021bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021c0:	6453      	str	r3, [r2, #68]	; 0x44
 80021c2:	4b13      	ldr	r3, [pc, #76]	; (8002210 <HAL_ADC_MspInit+0x80>)
 80021c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021ca:	613b      	str	r3, [r7, #16]
 80021cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021ce:	2300      	movs	r3, #0
 80021d0:	60fb      	str	r3, [r7, #12]
 80021d2:	4b0f      	ldr	r3, [pc, #60]	; (8002210 <HAL_ADC_MspInit+0x80>)
 80021d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021d6:	4a0e      	ldr	r2, [pc, #56]	; (8002210 <HAL_ADC_MspInit+0x80>)
 80021d8:	f043 0301 	orr.w	r3, r3, #1
 80021dc:	6313      	str	r3, [r2, #48]	; 0x30
 80021de:	4b0c      	ldr	r3, [pc, #48]	; (8002210 <HAL_ADC_MspInit+0x80>)
 80021e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e2:	f003 0301 	and.w	r3, r3, #1
 80021e6:	60fb      	str	r3, [r7, #12]
 80021e8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80021ea:	2301      	movs	r3, #1
 80021ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80021ee:	2303      	movs	r3, #3
 80021f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f2:	2300      	movs	r3, #0
 80021f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021f6:	f107 0314 	add.w	r3, r7, #20
 80021fa:	4619      	mov	r1, r3
 80021fc:	4805      	ldr	r0, [pc, #20]	; (8002214 <HAL_ADC_MspInit+0x84>)
 80021fe:	f001 f891 	bl	8003324 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002202:	bf00      	nop
 8002204:	3728      	adds	r7, #40	; 0x28
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	40012000 	.word	0x40012000
 8002210:	40023800 	.word	0x40023800
 8002214:	40020000 	.word	0x40020000

08002218 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b086      	sub	sp, #24
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a22      	ldr	r2, [pc, #136]	; (80022b0 <HAL_TIM_Base_MspInit+0x98>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d116      	bne.n	8002258 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800222a:	2300      	movs	r3, #0
 800222c:	617b      	str	r3, [r7, #20]
 800222e:	4b21      	ldr	r3, [pc, #132]	; (80022b4 <HAL_TIM_Base_MspInit+0x9c>)
 8002230:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002232:	4a20      	ldr	r2, [pc, #128]	; (80022b4 <HAL_TIM_Base_MspInit+0x9c>)
 8002234:	f043 0301 	orr.w	r3, r3, #1
 8002238:	6453      	str	r3, [r2, #68]	; 0x44
 800223a:	4b1e      	ldr	r3, [pc, #120]	; (80022b4 <HAL_TIM_Base_MspInit+0x9c>)
 800223c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800223e:	f003 0301 	and.w	r3, r3, #1
 8002242:	617b      	str	r3, [r7, #20]
 8002244:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 5, 0);
 8002246:	2200      	movs	r2, #0
 8002248:	2105      	movs	r1, #5
 800224a:	201a      	movs	r0, #26
 800224c:	f000 ffae 	bl	80031ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002250:	201a      	movs	r0, #26
 8002252:	f000 ffc7 	bl	80031e4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002256:	e026      	b.n	80022a6 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM3)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a16      	ldr	r2, [pc, #88]	; (80022b8 <HAL_TIM_Base_MspInit+0xa0>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d10e      	bne.n	8002280 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002262:	2300      	movs	r3, #0
 8002264:	613b      	str	r3, [r7, #16]
 8002266:	4b13      	ldr	r3, [pc, #76]	; (80022b4 <HAL_TIM_Base_MspInit+0x9c>)
 8002268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800226a:	4a12      	ldr	r2, [pc, #72]	; (80022b4 <HAL_TIM_Base_MspInit+0x9c>)
 800226c:	f043 0302 	orr.w	r3, r3, #2
 8002270:	6413      	str	r3, [r2, #64]	; 0x40
 8002272:	4b10      	ldr	r3, [pc, #64]	; (80022b4 <HAL_TIM_Base_MspInit+0x9c>)
 8002274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002276:	f003 0302 	and.w	r3, r3, #2
 800227a:	613b      	str	r3, [r7, #16]
 800227c:	693b      	ldr	r3, [r7, #16]
}
 800227e:	e012      	b.n	80022a6 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM4)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a0d      	ldr	r2, [pc, #52]	; (80022bc <HAL_TIM_Base_MspInit+0xa4>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d10d      	bne.n	80022a6 <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800228a:	2300      	movs	r3, #0
 800228c:	60fb      	str	r3, [r7, #12]
 800228e:	4b09      	ldr	r3, [pc, #36]	; (80022b4 <HAL_TIM_Base_MspInit+0x9c>)
 8002290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002292:	4a08      	ldr	r2, [pc, #32]	; (80022b4 <HAL_TIM_Base_MspInit+0x9c>)
 8002294:	f043 0304 	orr.w	r3, r3, #4
 8002298:	6413      	str	r3, [r2, #64]	; 0x40
 800229a:	4b06      	ldr	r3, [pc, #24]	; (80022b4 <HAL_TIM_Base_MspInit+0x9c>)
 800229c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800229e:	f003 0304 	and.w	r3, r3, #4
 80022a2:	60fb      	str	r3, [r7, #12]
 80022a4:	68fb      	ldr	r3, [r7, #12]
}
 80022a6:	bf00      	nop
 80022a8:	3718      	adds	r7, #24
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	40010000 	.word	0x40010000
 80022b4:	40023800 	.word	0x40023800
 80022b8:	40000400 	.word	0x40000400
 80022bc:	40000800 	.word	0x40000800

080022c0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b08a      	sub	sp, #40	; 0x28
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022c8:	f107 0314 	add.w	r3, r7, #20
 80022cc:	2200      	movs	r2, #0
 80022ce:	601a      	str	r2, [r3, #0]
 80022d0:	605a      	str	r2, [r3, #4]
 80022d2:	609a      	str	r2, [r3, #8]
 80022d4:	60da      	str	r2, [r3, #12]
 80022d6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a24      	ldr	r2, [pc, #144]	; (8002370 <HAL_TIM_MspPostInit+0xb0>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d11e      	bne.n	8002320 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022e2:	2300      	movs	r3, #0
 80022e4:	613b      	str	r3, [r7, #16]
 80022e6:	4b23      	ldr	r3, [pc, #140]	; (8002374 <HAL_TIM_MspPostInit+0xb4>)
 80022e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ea:	4a22      	ldr	r2, [pc, #136]	; (8002374 <HAL_TIM_MspPostInit+0xb4>)
 80022ec:	f043 0301 	orr.w	r3, r3, #1
 80022f0:	6313      	str	r3, [r2, #48]	; 0x30
 80022f2:	4b20      	ldr	r3, [pc, #128]	; (8002374 <HAL_TIM_MspPostInit+0xb4>)
 80022f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f6:	f003 0301 	and.w	r3, r3, #1
 80022fa:	613b      	str	r3, [r7, #16]
 80022fc:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80022fe:	2340      	movs	r3, #64	; 0x40
 8002300:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002302:	2302      	movs	r3, #2
 8002304:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002306:	2300      	movs	r3, #0
 8002308:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800230a:	2300      	movs	r3, #0
 800230c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800230e:	2302      	movs	r3, #2
 8002310:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002312:	f107 0314 	add.w	r3, r7, #20
 8002316:	4619      	mov	r1, r3
 8002318:	4817      	ldr	r0, [pc, #92]	; (8002378 <HAL_TIM_MspPostInit+0xb8>)
 800231a:	f001 f803 	bl	8003324 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800231e:	e022      	b.n	8002366 <HAL_TIM_MspPostInit+0xa6>
  else if(htim->Instance==TIM4)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a15      	ldr	r2, [pc, #84]	; (800237c <HAL_TIM_MspPostInit+0xbc>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d11d      	bne.n	8002366 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800232a:	2300      	movs	r3, #0
 800232c:	60fb      	str	r3, [r7, #12]
 800232e:	4b11      	ldr	r3, [pc, #68]	; (8002374 <HAL_TIM_MspPostInit+0xb4>)
 8002330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002332:	4a10      	ldr	r2, [pc, #64]	; (8002374 <HAL_TIM_MspPostInit+0xb4>)
 8002334:	f043 0302 	orr.w	r3, r3, #2
 8002338:	6313      	str	r3, [r2, #48]	; 0x30
 800233a:	4b0e      	ldr	r3, [pc, #56]	; (8002374 <HAL_TIM_MspPostInit+0xb4>)
 800233c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800233e:	f003 0302 	and.w	r3, r3, #2
 8002342:	60fb      	str	r3, [r7, #12]
 8002344:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002346:	2340      	movs	r3, #64	; 0x40
 8002348:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800234a:	2302      	movs	r3, #2
 800234c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800234e:	2300      	movs	r3, #0
 8002350:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002352:	2300      	movs	r3, #0
 8002354:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002356:	2302      	movs	r3, #2
 8002358:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800235a:	f107 0314 	add.w	r3, r7, #20
 800235e:	4619      	mov	r1, r3
 8002360:	4807      	ldr	r0, [pc, #28]	; (8002380 <HAL_TIM_MspPostInit+0xc0>)
 8002362:	f000 ffdf 	bl	8003324 <HAL_GPIO_Init>
}
 8002366:	bf00      	nop
 8002368:	3728      	adds	r7, #40	; 0x28
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
 800236e:	bf00      	nop
 8002370:	40000400 	.word	0x40000400
 8002374:	40023800 	.word	0x40023800
 8002378:	40020000 	.word	0x40020000
 800237c:	40000800 	.word	0x40000800
 8002380:	40020400 	.word	0x40020400

08002384 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b08c      	sub	sp, #48	; 0x30
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800238c:	f107 031c 	add.w	r3, r7, #28
 8002390:	2200      	movs	r2, #0
 8002392:	601a      	str	r2, [r3, #0]
 8002394:	605a      	str	r2, [r3, #4]
 8002396:	609a      	str	r2, [r3, #8]
 8002398:	60da      	str	r2, [r3, #12]
 800239a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a3a      	ldr	r2, [pc, #232]	; (800248c <HAL_UART_MspInit+0x108>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d135      	bne.n	8002412 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80023a6:	2300      	movs	r3, #0
 80023a8:	61bb      	str	r3, [r7, #24]
 80023aa:	4b39      	ldr	r3, [pc, #228]	; (8002490 <HAL_UART_MspInit+0x10c>)
 80023ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ae:	4a38      	ldr	r2, [pc, #224]	; (8002490 <HAL_UART_MspInit+0x10c>)
 80023b0:	f043 0310 	orr.w	r3, r3, #16
 80023b4:	6453      	str	r3, [r2, #68]	; 0x44
 80023b6:	4b36      	ldr	r3, [pc, #216]	; (8002490 <HAL_UART_MspInit+0x10c>)
 80023b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ba:	f003 0310 	and.w	r3, r3, #16
 80023be:	61bb      	str	r3, [r7, #24]
 80023c0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023c2:	2300      	movs	r3, #0
 80023c4:	617b      	str	r3, [r7, #20]
 80023c6:	4b32      	ldr	r3, [pc, #200]	; (8002490 <HAL_UART_MspInit+0x10c>)
 80023c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ca:	4a31      	ldr	r2, [pc, #196]	; (8002490 <HAL_UART_MspInit+0x10c>)
 80023cc:	f043 0301 	orr.w	r3, r3, #1
 80023d0:	6313      	str	r3, [r2, #48]	; 0x30
 80023d2:	4b2f      	ldr	r3, [pc, #188]	; (8002490 <HAL_UART_MspInit+0x10c>)
 80023d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d6:	f003 0301 	and.w	r3, r3, #1
 80023da:	617b      	str	r3, [r7, #20]
 80023dc:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80023de:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80023e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023e4:	2302      	movs	r3, #2
 80023e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e8:	2300      	movs	r3, #0
 80023ea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023ec:	2303      	movs	r3, #3
 80023ee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80023f0:	2307      	movs	r3, #7
 80023f2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023f4:	f107 031c 	add.w	r3, r7, #28
 80023f8:	4619      	mov	r1, r3
 80023fa:	4826      	ldr	r0, [pc, #152]	; (8002494 <HAL_UART_MspInit+0x110>)
 80023fc:	f000 ff92 	bl	8003324 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8002400:	2200      	movs	r2, #0
 8002402:	2105      	movs	r1, #5
 8002404:	2025      	movs	r0, #37	; 0x25
 8002406:	f000 fed1 	bl	80031ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800240a:	2025      	movs	r0, #37	; 0x25
 800240c:	f000 feea 	bl	80031e4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002410:	e038      	b.n	8002484 <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART2)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a20      	ldr	r2, [pc, #128]	; (8002498 <HAL_UART_MspInit+0x114>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d133      	bne.n	8002484 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 800241c:	2300      	movs	r3, #0
 800241e:	613b      	str	r3, [r7, #16]
 8002420:	4b1b      	ldr	r3, [pc, #108]	; (8002490 <HAL_UART_MspInit+0x10c>)
 8002422:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002424:	4a1a      	ldr	r2, [pc, #104]	; (8002490 <HAL_UART_MspInit+0x10c>)
 8002426:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800242a:	6413      	str	r3, [r2, #64]	; 0x40
 800242c:	4b18      	ldr	r3, [pc, #96]	; (8002490 <HAL_UART_MspInit+0x10c>)
 800242e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002430:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002434:	613b      	str	r3, [r7, #16]
 8002436:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002438:	2300      	movs	r3, #0
 800243a:	60fb      	str	r3, [r7, #12]
 800243c:	4b14      	ldr	r3, [pc, #80]	; (8002490 <HAL_UART_MspInit+0x10c>)
 800243e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002440:	4a13      	ldr	r2, [pc, #76]	; (8002490 <HAL_UART_MspInit+0x10c>)
 8002442:	f043 0301 	orr.w	r3, r3, #1
 8002446:	6313      	str	r3, [r2, #48]	; 0x30
 8002448:	4b11      	ldr	r3, [pc, #68]	; (8002490 <HAL_UART_MspInit+0x10c>)
 800244a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800244c:	f003 0301 	and.w	r3, r3, #1
 8002450:	60fb      	str	r3, [r7, #12]
 8002452:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002454:	230c      	movs	r3, #12
 8002456:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002458:	2302      	movs	r3, #2
 800245a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800245c:	2300      	movs	r3, #0
 800245e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002460:	2303      	movs	r3, #3
 8002462:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002464:	2307      	movs	r3, #7
 8002466:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002468:	f107 031c 	add.w	r3, r7, #28
 800246c:	4619      	mov	r1, r3
 800246e:	4809      	ldr	r0, [pc, #36]	; (8002494 <HAL_UART_MspInit+0x110>)
 8002470:	f000 ff58 	bl	8003324 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002474:	2200      	movs	r2, #0
 8002476:	2105      	movs	r1, #5
 8002478:	2026      	movs	r0, #38	; 0x26
 800247a:	f000 fe97 	bl	80031ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800247e:	2026      	movs	r0, #38	; 0x26
 8002480:	f000 feb0 	bl	80031e4 <HAL_NVIC_EnableIRQ>
}
 8002484:	bf00      	nop
 8002486:	3730      	adds	r7, #48	; 0x30
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}
 800248c:	40011000 	.word	0x40011000
 8002490:	40023800 	.word	0x40023800
 8002494:	40020000 	.word	0x40020000
 8002498:	40004400 	.word	0x40004400

0800249c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b08c      	sub	sp, #48	; 0x30
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80024a4:	2300      	movs	r3, #0
 80024a6:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 80024a8:	2300      	movs	r3, #0
 80024aa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 80024ac:	2300      	movs	r3, #0
 80024ae:	60bb      	str	r3, [r7, #8]
 80024b0:	4b2e      	ldr	r3, [pc, #184]	; (800256c <HAL_InitTick+0xd0>)
 80024b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024b4:	4a2d      	ldr	r2, [pc, #180]	; (800256c <HAL_InitTick+0xd0>)
 80024b6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024ba:	6453      	str	r3, [r2, #68]	; 0x44
 80024bc:	4b2b      	ldr	r3, [pc, #172]	; (800256c <HAL_InitTick+0xd0>)
 80024be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024c0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80024c4:	60bb      	str	r3, [r7, #8]
 80024c6:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80024c8:	f107 020c 	add.w	r2, r7, #12
 80024cc:	f107 0310 	add.w	r3, r7, #16
 80024d0:	4611      	mov	r1, r2
 80024d2:	4618      	mov	r0, r3
 80024d4:	f001 fd8e 	bl	8003ff4 <HAL_RCC_GetClockConfig>

  /* Compute TIM11 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80024d8:	f001 fd78 	bl	8003fcc <HAL_RCC_GetPCLK2Freq>
 80024dc:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80024de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024e0:	4a23      	ldr	r2, [pc, #140]	; (8002570 <HAL_InitTick+0xd4>)
 80024e2:	fba2 2303 	umull	r2, r3, r2, r3
 80024e6:	0c9b      	lsrs	r3, r3, #18
 80024e8:	3b01      	subs	r3, #1
 80024ea:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 80024ec:	4b21      	ldr	r3, [pc, #132]	; (8002574 <HAL_InitTick+0xd8>)
 80024ee:	4a22      	ldr	r2, [pc, #136]	; (8002578 <HAL_InitTick+0xdc>)
 80024f0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim11.Init.Period = (1000000U / 1000U) - 1U;
 80024f2:	4b20      	ldr	r3, [pc, #128]	; (8002574 <HAL_InitTick+0xd8>)
 80024f4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80024f8:	60da      	str	r2, [r3, #12]
  htim11.Init.Prescaler = uwPrescalerValue;
 80024fa:	4a1e      	ldr	r2, [pc, #120]	; (8002574 <HAL_InitTick+0xd8>)
 80024fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024fe:	6053      	str	r3, [r2, #4]
  htim11.Init.ClockDivision = 0;
 8002500:	4b1c      	ldr	r3, [pc, #112]	; (8002574 <HAL_InitTick+0xd8>)
 8002502:	2200      	movs	r2, #0
 8002504:	611a      	str	r2, [r3, #16]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002506:	4b1b      	ldr	r3, [pc, #108]	; (8002574 <HAL_InitTick+0xd8>)
 8002508:	2200      	movs	r2, #0
 800250a:	609a      	str	r2, [r3, #8]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800250c:	4b19      	ldr	r3, [pc, #100]	; (8002574 <HAL_InitTick+0xd8>)
 800250e:	2200      	movs	r2, #0
 8002510:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim11);
 8002512:	4818      	ldr	r0, [pc, #96]	; (8002574 <HAL_InitTick+0xd8>)
 8002514:	f001 fda0 	bl	8004058 <HAL_TIM_Base_Init>
 8002518:	4603      	mov	r3, r0
 800251a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 800251e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002522:	2b00      	cmp	r3, #0
 8002524:	d11b      	bne.n	800255e <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim11);
 8002526:	4813      	ldr	r0, [pc, #76]	; (8002574 <HAL_InitTick+0xd8>)
 8002528:	f001 fe40 	bl	80041ac <HAL_TIM_Base_Start_IT>
 800252c:	4603      	mov	r3, r0
 800252e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8002532:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002536:	2b00      	cmp	r3, #0
 8002538:	d111      	bne.n	800255e <HAL_InitTick+0xc2>
    {
    /* Enable the TIM11 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800253a:	201a      	movs	r0, #26
 800253c:	f000 fe52 	bl	80031e4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2b0f      	cmp	r3, #15
 8002544:	d808      	bhi.n	8002558 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority, 0U);
 8002546:	2200      	movs	r2, #0
 8002548:	6879      	ldr	r1, [r7, #4]
 800254a:	201a      	movs	r0, #26
 800254c:	f000 fe2e 	bl	80031ac <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002550:	4a0a      	ldr	r2, [pc, #40]	; (800257c <HAL_InitTick+0xe0>)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6013      	str	r3, [r2, #0]
 8002556:	e002      	b.n	800255e <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8002558:	2301      	movs	r3, #1
 800255a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800255e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8002562:	4618      	mov	r0, r3
 8002564:	3730      	adds	r7, #48	; 0x30
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	40023800 	.word	0x40023800
 8002570:	431bde83 	.word	0x431bde83
 8002574:	200007dc 	.word	0x200007dc
 8002578:	40014800 	.word	0x40014800
 800257c:	2000000c 	.word	0x2000000c

08002580 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002580:	b480      	push	{r7}
 8002582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002584:	e7fe      	b.n	8002584 <NMI_Handler+0x4>

08002586 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002586:	b480      	push	{r7}
 8002588:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800258a:	e7fe      	b.n	800258a <HardFault_Handler+0x4>

0800258c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800258c:	b480      	push	{r7}
 800258e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002590:	e7fe      	b.n	8002590 <MemManage_Handler+0x4>

08002592 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002592:	b480      	push	{r7}
 8002594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002596:	e7fe      	b.n	8002596 <BusFault_Handler+0x4>

08002598 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002598:	b480      	push	{r7}
 800259a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800259c:	e7fe      	b.n	800259c <UsageFault_Handler+0x4>

0800259e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800259e:	b480      	push	{r7}
 80025a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025a2:	bf00      	nop
 80025a4:	46bd      	mov	sp, r7
 80025a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025aa:	4770      	bx	lr

080025ac <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80025b0:	4803      	ldr	r0, [pc, #12]	; (80025c0 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 80025b2:	f001 ff67 	bl	8004484 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 80025b6:	4803      	ldr	r0, [pc, #12]	; (80025c4 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 80025b8:	f001 ff64 	bl	8004484 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80025bc:	bf00      	nop
 80025be:	bd80      	pop	{r7, pc}
 80025c0:	20000504 	.word	0x20000504
 80025c4:	200007dc 	.word	0x200007dc

080025c8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80025cc:	4802      	ldr	r0, [pc, #8]	; (80025d8 <USART1_IRQHandler+0x10>)
 80025ce:	f002 feb5 	bl	800533c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80025d2:	bf00      	nop
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	bf00      	nop
 80025d8:	200005dc 	.word	0x200005dc

080025dc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80025e0:	4802      	ldr	r0, [pc, #8]	; (80025ec <USART2_IRQHandler+0x10>)
 80025e2:	f002 feab 	bl	800533c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80025e6:	bf00      	nop
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	20000620 	.word	0x20000620

080025f0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80025f0:	b480      	push	{r7}
 80025f2:	af00      	add	r7, sp, #0
  return 1;
 80025f4:	2301      	movs	r3, #1
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	46bd      	mov	sp, r7
 80025fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fe:	4770      	bx	lr

08002600 <_kill>:

int _kill(int pid, int sig)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b082      	sub	sp, #8
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
 8002608:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800260a:	f005 f877 	bl	80076fc <__errno>
 800260e:	4603      	mov	r3, r0
 8002610:	2216      	movs	r2, #22
 8002612:	601a      	str	r2, [r3, #0]
  return -1;
 8002614:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002618:	4618      	mov	r0, r3
 800261a:	3708      	adds	r7, #8
 800261c:	46bd      	mov	sp, r7
 800261e:	bd80      	pop	{r7, pc}

08002620 <_exit>:

void _exit (int status)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b082      	sub	sp, #8
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002628:	f04f 31ff 	mov.w	r1, #4294967295
 800262c:	6878      	ldr	r0, [r7, #4]
 800262e:	f7ff ffe7 	bl	8002600 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002632:	e7fe      	b.n	8002632 <_exit+0x12>

08002634 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b086      	sub	sp, #24
 8002638:	af00      	add	r7, sp, #0
 800263a:	60f8      	str	r0, [r7, #12]
 800263c:	60b9      	str	r1, [r7, #8]
 800263e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002640:	2300      	movs	r3, #0
 8002642:	617b      	str	r3, [r7, #20]
 8002644:	e00a      	b.n	800265c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002646:	f3af 8000 	nop.w
 800264a:	4601      	mov	r1, r0
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	1c5a      	adds	r2, r3, #1
 8002650:	60ba      	str	r2, [r7, #8]
 8002652:	b2ca      	uxtb	r2, r1
 8002654:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002656:	697b      	ldr	r3, [r7, #20]
 8002658:	3301      	adds	r3, #1
 800265a:	617b      	str	r3, [r7, #20]
 800265c:	697a      	ldr	r2, [r7, #20]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	429a      	cmp	r2, r3
 8002662:	dbf0      	blt.n	8002646 <_read+0x12>
  }

  return len;
 8002664:	687b      	ldr	r3, [r7, #4]
}
 8002666:	4618      	mov	r0, r3
 8002668:	3718      	adds	r7, #24
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}

0800266e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800266e:	b580      	push	{r7, lr}
 8002670:	b086      	sub	sp, #24
 8002672:	af00      	add	r7, sp, #0
 8002674:	60f8      	str	r0, [r7, #12]
 8002676:	60b9      	str	r1, [r7, #8]
 8002678:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800267a:	2300      	movs	r3, #0
 800267c:	617b      	str	r3, [r7, #20]
 800267e:	e009      	b.n	8002694 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	1c5a      	adds	r2, r3, #1
 8002684:	60ba      	str	r2, [r7, #8]
 8002686:	781b      	ldrb	r3, [r3, #0]
 8002688:	4618      	mov	r0, r3
 800268a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	3301      	adds	r3, #1
 8002692:	617b      	str	r3, [r7, #20]
 8002694:	697a      	ldr	r2, [r7, #20]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	429a      	cmp	r2, r3
 800269a:	dbf1      	blt.n	8002680 <_write+0x12>
  }
  return len;
 800269c:	687b      	ldr	r3, [r7, #4]
}
 800269e:	4618      	mov	r0, r3
 80026a0:	3718      	adds	r7, #24
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}

080026a6 <_close>:

int _close(int file)
{
 80026a6:	b480      	push	{r7}
 80026a8:	b083      	sub	sp, #12
 80026aa:	af00      	add	r7, sp, #0
 80026ac:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80026ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	370c      	adds	r7, #12
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr

080026be <_fstat>:


int _fstat(int file, struct stat *st)
{
 80026be:	b480      	push	{r7}
 80026c0:	b083      	sub	sp, #12
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	6078      	str	r0, [r7, #4]
 80026c6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80026ce:	605a      	str	r2, [r3, #4]
  return 0;
 80026d0:	2300      	movs	r3, #0
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	370c      	adds	r7, #12
 80026d6:	46bd      	mov	sp, r7
 80026d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026dc:	4770      	bx	lr

080026de <_isatty>:

int _isatty(int file)
{
 80026de:	b480      	push	{r7}
 80026e0:	b083      	sub	sp, #12
 80026e2:	af00      	add	r7, sp, #0
 80026e4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80026e6:	2301      	movs	r3, #1
}
 80026e8:	4618      	mov	r0, r3
 80026ea:	370c      	adds	r7, #12
 80026ec:	46bd      	mov	sp, r7
 80026ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f2:	4770      	bx	lr

080026f4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80026f4:	b480      	push	{r7}
 80026f6:	b085      	sub	sp, #20
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	60f8      	str	r0, [r7, #12]
 80026fc:	60b9      	str	r1, [r7, #8]
 80026fe:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002700:	2300      	movs	r3, #0
}
 8002702:	4618      	mov	r0, r3
 8002704:	3714      	adds	r7, #20
 8002706:	46bd      	mov	sp, r7
 8002708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270c:	4770      	bx	lr
	...

08002710 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b086      	sub	sp, #24
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002718:	4a14      	ldr	r2, [pc, #80]	; (800276c <_sbrk+0x5c>)
 800271a:	4b15      	ldr	r3, [pc, #84]	; (8002770 <_sbrk+0x60>)
 800271c:	1ad3      	subs	r3, r2, r3
 800271e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002720:	697b      	ldr	r3, [r7, #20]
 8002722:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002724:	4b13      	ldr	r3, [pc, #76]	; (8002774 <_sbrk+0x64>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d102      	bne.n	8002732 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800272c:	4b11      	ldr	r3, [pc, #68]	; (8002774 <_sbrk+0x64>)
 800272e:	4a12      	ldr	r2, [pc, #72]	; (8002778 <_sbrk+0x68>)
 8002730:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002732:	4b10      	ldr	r3, [pc, #64]	; (8002774 <_sbrk+0x64>)
 8002734:	681a      	ldr	r2, [r3, #0]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	4413      	add	r3, r2
 800273a:	693a      	ldr	r2, [r7, #16]
 800273c:	429a      	cmp	r2, r3
 800273e:	d207      	bcs.n	8002750 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002740:	f004 ffdc 	bl	80076fc <__errno>
 8002744:	4603      	mov	r3, r0
 8002746:	220c      	movs	r2, #12
 8002748:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800274a:	f04f 33ff 	mov.w	r3, #4294967295
 800274e:	e009      	b.n	8002764 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002750:	4b08      	ldr	r3, [pc, #32]	; (8002774 <_sbrk+0x64>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002756:	4b07      	ldr	r3, [pc, #28]	; (8002774 <_sbrk+0x64>)
 8002758:	681a      	ldr	r2, [r3, #0]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	4413      	add	r3, r2
 800275e:	4a05      	ldr	r2, [pc, #20]	; (8002774 <_sbrk+0x64>)
 8002760:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002762:	68fb      	ldr	r3, [r7, #12]
}
 8002764:	4618      	mov	r0, r3
 8002766:	3718      	adds	r7, #24
 8002768:	46bd      	mov	sp, r7
 800276a:	bd80      	pop	{r7, pc}
 800276c:	20020000 	.word	0x20020000
 8002770:	00000400 	.word	0x00000400
 8002774:	20000824 	.word	0x20000824
 8002778:	20004590 	.word	0x20004590

0800277c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800277c:	b480      	push	{r7}
 800277e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002780:	4b06      	ldr	r3, [pc, #24]	; (800279c <SystemInit+0x20>)
 8002782:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002786:	4a05      	ldr	r2, [pc, #20]	; (800279c <SystemInit+0x20>)
 8002788:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800278c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002790:	bf00      	nop
 8002792:	46bd      	mov	sp, r7
 8002794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002798:	4770      	bx	lr
 800279a:	bf00      	nop
 800279c:	e000ed00 	.word	0xe000ed00

080027a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80027a0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80027d8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80027a4:	480d      	ldr	r0, [pc, #52]	; (80027dc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80027a6:	490e      	ldr	r1, [pc, #56]	; (80027e0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80027a8:	4a0e      	ldr	r2, [pc, #56]	; (80027e4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80027aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027ac:	e002      	b.n	80027b4 <LoopCopyDataInit>

080027ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027b2:	3304      	adds	r3, #4

080027b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027b8:	d3f9      	bcc.n	80027ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027ba:	4a0b      	ldr	r2, [pc, #44]	; (80027e8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80027bc:	4c0b      	ldr	r4, [pc, #44]	; (80027ec <LoopFillZerobss+0x26>)
  movs r3, #0
 80027be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027c0:	e001      	b.n	80027c6 <LoopFillZerobss>

080027c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027c4:	3204      	adds	r2, #4

080027c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027c8:	d3fb      	bcc.n	80027c2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80027ca:	f7ff ffd7 	bl	800277c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80027ce:	f005 f891 	bl	80078f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80027d2:	f7fe fdcb 	bl	800136c <main>
  bx  lr    
 80027d6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80027d8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80027dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027e0:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 80027e4:	0800c73c 	.word	0x0800c73c
  ldr r2, =_sbss
 80027e8:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 80027ec:	20004590 	.word	0x20004590

080027f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80027f0:	e7fe      	b.n	80027f0 <ADC_IRQHandler>
	...

080027f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80027f8:	4b0e      	ldr	r3, [pc, #56]	; (8002834 <HAL_Init+0x40>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4a0d      	ldr	r2, [pc, #52]	; (8002834 <HAL_Init+0x40>)
 80027fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002802:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002804:	4b0b      	ldr	r3, [pc, #44]	; (8002834 <HAL_Init+0x40>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a0a      	ldr	r2, [pc, #40]	; (8002834 <HAL_Init+0x40>)
 800280a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800280e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002810:	4b08      	ldr	r3, [pc, #32]	; (8002834 <HAL_Init+0x40>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a07      	ldr	r2, [pc, #28]	; (8002834 <HAL_Init+0x40>)
 8002816:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800281a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800281c:	2003      	movs	r0, #3
 800281e:	f000 fcba 	bl	8003196 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002822:	2005      	movs	r0, #5
 8002824:	f7ff fe3a 	bl	800249c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002828:	f7ff fc86 	bl	8002138 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800282c:	2300      	movs	r3, #0
}
 800282e:	4618      	mov	r0, r3
 8002830:	bd80      	pop	{r7, pc}
 8002832:	bf00      	nop
 8002834:	40023c00 	.word	0x40023c00

08002838 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002838:	b480      	push	{r7}
 800283a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800283c:	4b06      	ldr	r3, [pc, #24]	; (8002858 <HAL_IncTick+0x20>)
 800283e:	781b      	ldrb	r3, [r3, #0]
 8002840:	461a      	mov	r2, r3
 8002842:	4b06      	ldr	r3, [pc, #24]	; (800285c <HAL_IncTick+0x24>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4413      	add	r3, r2
 8002848:	4a04      	ldr	r2, [pc, #16]	; (800285c <HAL_IncTick+0x24>)
 800284a:	6013      	str	r3, [r2, #0]
}
 800284c:	bf00      	nop
 800284e:	46bd      	mov	sp, r7
 8002850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002854:	4770      	bx	lr
 8002856:	bf00      	nop
 8002858:	20000010 	.word	0x20000010
 800285c:	20000828 	.word	0x20000828

08002860 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002860:	b480      	push	{r7}
 8002862:	af00      	add	r7, sp, #0
  return uwTick;
 8002864:	4b03      	ldr	r3, [pc, #12]	; (8002874 <HAL_GetTick+0x14>)
 8002866:	681b      	ldr	r3, [r3, #0]
}
 8002868:	4618      	mov	r0, r3
 800286a:	46bd      	mov	sp, r7
 800286c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002870:	4770      	bx	lr
 8002872:	bf00      	nop
 8002874:	20000828 	.word	0x20000828

08002878 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b084      	sub	sp, #16
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002880:	f7ff ffee 	bl	8002860 <HAL_GetTick>
 8002884:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002890:	d005      	beq.n	800289e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002892:	4b0a      	ldr	r3, [pc, #40]	; (80028bc <HAL_Delay+0x44>)
 8002894:	781b      	ldrb	r3, [r3, #0]
 8002896:	461a      	mov	r2, r3
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	4413      	add	r3, r2
 800289c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800289e:	bf00      	nop
 80028a0:	f7ff ffde 	bl	8002860 <HAL_GetTick>
 80028a4:	4602      	mov	r2, r0
 80028a6:	68bb      	ldr	r3, [r7, #8]
 80028a8:	1ad3      	subs	r3, r2, r3
 80028aa:	68fa      	ldr	r2, [r7, #12]
 80028ac:	429a      	cmp	r2, r3
 80028ae:	d8f7      	bhi.n	80028a0 <HAL_Delay+0x28>
  {
  }
}
 80028b0:	bf00      	nop
 80028b2:	bf00      	nop
 80028b4:	3710      	adds	r7, #16
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd80      	pop	{r7, pc}
 80028ba:	bf00      	nop
 80028bc:	20000010 	.word	0x20000010

080028c0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b084      	sub	sp, #16
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028c8:	2300      	movs	r3, #0
 80028ca:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d101      	bne.n	80028d6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80028d2:	2301      	movs	r3, #1
 80028d4:	e033      	b.n	800293e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d109      	bne.n	80028f2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80028de:	6878      	ldr	r0, [r7, #4]
 80028e0:	f7ff fc56 	bl	8002190 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2200      	movs	r2, #0
 80028e8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2200      	movs	r2, #0
 80028ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028f6:	f003 0310 	and.w	r3, r3, #16
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d118      	bne.n	8002930 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002902:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002906:	f023 0302 	bic.w	r3, r3, #2
 800290a:	f043 0202 	orr.w	r2, r3, #2
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002912:	6878      	ldr	r0, [r7, #4]
 8002914:	f000 fa96 	bl	8002e44 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2200      	movs	r2, #0
 800291c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002922:	f023 0303 	bic.w	r3, r3, #3
 8002926:	f043 0201 	orr.w	r2, r3, #1
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	641a      	str	r2, [r3, #64]	; 0x40
 800292e:	e001      	b.n	8002934 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002930:	2301      	movs	r3, #1
 8002932:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2200      	movs	r2, #0
 8002938:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800293c:	7bfb      	ldrb	r3, [r7, #15]
}
 800293e:	4618      	mov	r0, r3
 8002940:	3710      	adds	r7, #16
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}
	...

08002948 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002948:	b480      	push	{r7}
 800294a:	b085      	sub	sp, #20
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002950:	2300      	movs	r3, #0
 8002952:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800295a:	2b01      	cmp	r3, #1
 800295c:	d101      	bne.n	8002962 <HAL_ADC_Start+0x1a>
 800295e:	2302      	movs	r3, #2
 8002960:	e097      	b.n	8002a92 <HAL_ADC_Start+0x14a>
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2201      	movs	r2, #1
 8002966:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	689b      	ldr	r3, [r3, #8]
 8002970:	f003 0301 	and.w	r3, r3, #1
 8002974:	2b01      	cmp	r3, #1
 8002976:	d018      	beq.n	80029aa <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	689a      	ldr	r2, [r3, #8]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f042 0201 	orr.w	r2, r2, #1
 8002986:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002988:	4b45      	ldr	r3, [pc, #276]	; (8002aa0 <HAL_ADC_Start+0x158>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a45      	ldr	r2, [pc, #276]	; (8002aa4 <HAL_ADC_Start+0x15c>)
 800298e:	fba2 2303 	umull	r2, r3, r2, r3
 8002992:	0c9a      	lsrs	r2, r3, #18
 8002994:	4613      	mov	r3, r2
 8002996:	005b      	lsls	r3, r3, #1
 8002998:	4413      	add	r3, r2
 800299a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800299c:	e002      	b.n	80029a4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800299e:	68bb      	ldr	r3, [r7, #8]
 80029a0:	3b01      	subs	r3, #1
 80029a2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80029a4:	68bb      	ldr	r3, [r7, #8]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d1f9      	bne.n	800299e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	689b      	ldr	r3, [r3, #8]
 80029b0:	f003 0301 	and.w	r3, r3, #1
 80029b4:	2b01      	cmp	r3, #1
 80029b6:	d15f      	bne.n	8002a78 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029bc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80029c0:	f023 0301 	bic.w	r3, r3, #1
 80029c4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d007      	beq.n	80029ea <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029de:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80029e2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80029f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029f6:	d106      	bne.n	8002a06 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029fc:	f023 0206 	bic.w	r2, r3, #6
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	645a      	str	r2, [r3, #68]	; 0x44
 8002a04:	e002      	b.n	8002a0c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2200      	movs	r2, #0
 8002a0a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2200      	movs	r2, #0
 8002a10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002a14:	4b24      	ldr	r3, [pc, #144]	; (8002aa8 <HAL_ADC_Start+0x160>)
 8002a16:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002a20:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	f003 031f 	and.w	r3, r3, #31
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d10f      	bne.n	8002a4e <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	689b      	ldr	r3, [r3, #8]
 8002a34:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d129      	bne.n	8002a90 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	689a      	ldr	r2, [r3, #8]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002a4a:	609a      	str	r2, [r3, #8]
 8002a4c:	e020      	b.n	8002a90 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	4a16      	ldr	r2, [pc, #88]	; (8002aac <HAL_ADC_Start+0x164>)
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d11b      	bne.n	8002a90 <HAL_ADC_Start+0x148>
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	689b      	ldr	r3, [r3, #8]
 8002a5e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d114      	bne.n	8002a90 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	689a      	ldr	r2, [r3, #8]
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002a74:	609a      	str	r2, [r3, #8]
 8002a76:	e00b      	b.n	8002a90 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a7c:	f043 0210 	orr.w	r2, r3, #16
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a88:	f043 0201 	orr.w	r2, r3, #1
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002a90:	2300      	movs	r3, #0
}
 8002a92:	4618      	mov	r0, r3
 8002a94:	3714      	adds	r7, #20
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr
 8002a9e:	bf00      	nop
 8002aa0:	20000008 	.word	0x20000008
 8002aa4:	431bde83 	.word	0x431bde83
 8002aa8:	40012300 	.word	0x40012300
 8002aac:	40012000 	.word	0x40012000

08002ab0 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b084      	sub	sp, #16
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
 8002ab8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002aba:	2300      	movs	r3, #0
 8002abc:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	689b      	ldr	r3, [r3, #8]
 8002ac4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ac8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002acc:	d113      	bne.n	8002af6 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	689b      	ldr	r3, [r3, #8]
 8002ad4:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002ad8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002adc:	d10b      	bne.n	8002af6 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae2:	f043 0220 	orr.w	r2, r3, #32
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2200      	movs	r2, #0
 8002aee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8002af2:	2301      	movs	r3, #1
 8002af4:	e063      	b.n	8002bbe <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002af6:	f7ff feb3 	bl	8002860 <HAL_GetTick>
 8002afa:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002afc:	e021      	b.n	8002b42 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b04:	d01d      	beq.n	8002b42 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d007      	beq.n	8002b1c <HAL_ADC_PollForConversion+0x6c>
 8002b0c:	f7ff fea8 	bl	8002860 <HAL_GetTick>
 8002b10:	4602      	mov	r2, r0
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	1ad3      	subs	r3, r2, r3
 8002b16:	683a      	ldr	r2, [r7, #0]
 8002b18:	429a      	cmp	r2, r3
 8002b1a:	d212      	bcs.n	8002b42 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f003 0302 	and.w	r3, r3, #2
 8002b26:	2b02      	cmp	r3, #2
 8002b28:	d00b      	beq.n	8002b42 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b2e:	f043 0204 	orr.w	r2, r3, #4
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8002b3e:	2303      	movs	r3, #3
 8002b40:	e03d      	b.n	8002bbe <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f003 0302 	and.w	r3, r3, #2
 8002b4c:	2b02      	cmp	r3, #2
 8002b4e:	d1d6      	bne.n	8002afe <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f06f 0212 	mvn.w	r2, #18
 8002b58:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b5e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d123      	bne.n	8002bbc <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d11f      	bne.n	8002bbc <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b82:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d006      	beq.n	8002b98 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d111      	bne.n	8002bbc <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b9c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d105      	bne.n	8002bbc <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb4:	f043 0201 	orr.w	r2, r3, #1
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002bbc:	2300      	movs	r3, #0
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	3710      	adds	r7, #16
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}

08002bc6 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002bc6:	b480      	push	{r7}
 8002bc8:	b083      	sub	sp, #12
 8002bca:	af00      	add	r7, sp, #0
 8002bcc:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	370c      	adds	r7, #12
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bde:	4770      	bx	lr

08002be0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002be0:	b480      	push	{r7}
 8002be2:	b085      	sub	sp, #20
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
 8002be8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002bea:	2300      	movs	r3, #0
 8002bec:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bf4:	2b01      	cmp	r3, #1
 8002bf6:	d101      	bne.n	8002bfc <HAL_ADC_ConfigChannel+0x1c>
 8002bf8:	2302      	movs	r3, #2
 8002bfa:	e113      	b.n	8002e24 <HAL_ADC_ConfigChannel+0x244>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2201      	movs	r2, #1
 8002c00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	2b09      	cmp	r3, #9
 8002c0a:	d925      	bls.n	8002c58 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	68d9      	ldr	r1, [r3, #12]
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	b29b      	uxth	r3, r3
 8002c18:	461a      	mov	r2, r3
 8002c1a:	4613      	mov	r3, r2
 8002c1c:	005b      	lsls	r3, r3, #1
 8002c1e:	4413      	add	r3, r2
 8002c20:	3b1e      	subs	r3, #30
 8002c22:	2207      	movs	r2, #7
 8002c24:	fa02 f303 	lsl.w	r3, r2, r3
 8002c28:	43da      	mvns	r2, r3
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	400a      	ands	r2, r1
 8002c30:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	68d9      	ldr	r1, [r3, #12]
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	689a      	ldr	r2, [r3, #8]
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	b29b      	uxth	r3, r3
 8002c42:	4618      	mov	r0, r3
 8002c44:	4603      	mov	r3, r0
 8002c46:	005b      	lsls	r3, r3, #1
 8002c48:	4403      	add	r3, r0
 8002c4a:	3b1e      	subs	r3, #30
 8002c4c:	409a      	lsls	r2, r3
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	430a      	orrs	r2, r1
 8002c54:	60da      	str	r2, [r3, #12]
 8002c56:	e022      	b.n	8002c9e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	6919      	ldr	r1, [r3, #16]
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	b29b      	uxth	r3, r3
 8002c64:	461a      	mov	r2, r3
 8002c66:	4613      	mov	r3, r2
 8002c68:	005b      	lsls	r3, r3, #1
 8002c6a:	4413      	add	r3, r2
 8002c6c:	2207      	movs	r2, #7
 8002c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c72:	43da      	mvns	r2, r3
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	400a      	ands	r2, r1
 8002c7a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	6919      	ldr	r1, [r3, #16]
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	689a      	ldr	r2, [r3, #8]
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	b29b      	uxth	r3, r3
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	4603      	mov	r3, r0
 8002c90:	005b      	lsls	r3, r3, #1
 8002c92:	4403      	add	r3, r0
 8002c94:	409a      	lsls	r2, r3
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	430a      	orrs	r2, r1
 8002c9c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	2b06      	cmp	r3, #6
 8002ca4:	d824      	bhi.n	8002cf0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	685a      	ldr	r2, [r3, #4]
 8002cb0:	4613      	mov	r3, r2
 8002cb2:	009b      	lsls	r3, r3, #2
 8002cb4:	4413      	add	r3, r2
 8002cb6:	3b05      	subs	r3, #5
 8002cb8:	221f      	movs	r2, #31
 8002cba:	fa02 f303 	lsl.w	r3, r2, r3
 8002cbe:	43da      	mvns	r2, r3
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	400a      	ands	r2, r1
 8002cc6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	b29b      	uxth	r3, r3
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	685a      	ldr	r2, [r3, #4]
 8002cda:	4613      	mov	r3, r2
 8002cdc:	009b      	lsls	r3, r3, #2
 8002cde:	4413      	add	r3, r2
 8002ce0:	3b05      	subs	r3, #5
 8002ce2:	fa00 f203 	lsl.w	r2, r0, r3
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	430a      	orrs	r2, r1
 8002cec:	635a      	str	r2, [r3, #52]	; 0x34
 8002cee:	e04c      	b.n	8002d8a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	2b0c      	cmp	r3, #12
 8002cf6:	d824      	bhi.n	8002d42 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	685a      	ldr	r2, [r3, #4]
 8002d02:	4613      	mov	r3, r2
 8002d04:	009b      	lsls	r3, r3, #2
 8002d06:	4413      	add	r3, r2
 8002d08:	3b23      	subs	r3, #35	; 0x23
 8002d0a:	221f      	movs	r2, #31
 8002d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d10:	43da      	mvns	r2, r3
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	400a      	ands	r2, r1
 8002d18:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	b29b      	uxth	r3, r3
 8002d26:	4618      	mov	r0, r3
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	685a      	ldr	r2, [r3, #4]
 8002d2c:	4613      	mov	r3, r2
 8002d2e:	009b      	lsls	r3, r3, #2
 8002d30:	4413      	add	r3, r2
 8002d32:	3b23      	subs	r3, #35	; 0x23
 8002d34:	fa00 f203 	lsl.w	r2, r0, r3
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	430a      	orrs	r2, r1
 8002d3e:	631a      	str	r2, [r3, #48]	; 0x30
 8002d40:	e023      	b.n	8002d8a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	685a      	ldr	r2, [r3, #4]
 8002d4c:	4613      	mov	r3, r2
 8002d4e:	009b      	lsls	r3, r3, #2
 8002d50:	4413      	add	r3, r2
 8002d52:	3b41      	subs	r3, #65	; 0x41
 8002d54:	221f      	movs	r2, #31
 8002d56:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5a:	43da      	mvns	r2, r3
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	400a      	ands	r2, r1
 8002d62:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	b29b      	uxth	r3, r3
 8002d70:	4618      	mov	r0, r3
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	685a      	ldr	r2, [r3, #4]
 8002d76:	4613      	mov	r3, r2
 8002d78:	009b      	lsls	r3, r3, #2
 8002d7a:	4413      	add	r3, r2
 8002d7c:	3b41      	subs	r3, #65	; 0x41
 8002d7e:	fa00 f203 	lsl.w	r2, r0, r3
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	430a      	orrs	r2, r1
 8002d88:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002d8a:	4b29      	ldr	r3, [pc, #164]	; (8002e30 <HAL_ADC_ConfigChannel+0x250>)
 8002d8c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4a28      	ldr	r2, [pc, #160]	; (8002e34 <HAL_ADC_ConfigChannel+0x254>)
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d10f      	bne.n	8002db8 <HAL_ADC_ConfigChannel+0x1d8>
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	2b12      	cmp	r3, #18
 8002d9e:	d10b      	bne.n	8002db8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4a1d      	ldr	r2, [pc, #116]	; (8002e34 <HAL_ADC_ConfigChannel+0x254>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d12b      	bne.n	8002e1a <HAL_ADC_ConfigChannel+0x23a>
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a1c      	ldr	r2, [pc, #112]	; (8002e38 <HAL_ADC_ConfigChannel+0x258>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d003      	beq.n	8002dd4 <HAL_ADC_ConfigChannel+0x1f4>
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	2b11      	cmp	r3, #17
 8002dd2:	d122      	bne.n	8002e1a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4a11      	ldr	r2, [pc, #68]	; (8002e38 <HAL_ADC_ConfigChannel+0x258>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d111      	bne.n	8002e1a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002df6:	4b11      	ldr	r3, [pc, #68]	; (8002e3c <HAL_ADC_ConfigChannel+0x25c>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4a11      	ldr	r2, [pc, #68]	; (8002e40 <HAL_ADC_ConfigChannel+0x260>)
 8002dfc:	fba2 2303 	umull	r2, r3, r2, r3
 8002e00:	0c9a      	lsrs	r2, r3, #18
 8002e02:	4613      	mov	r3, r2
 8002e04:	009b      	lsls	r3, r3, #2
 8002e06:	4413      	add	r3, r2
 8002e08:	005b      	lsls	r3, r3, #1
 8002e0a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002e0c:	e002      	b.n	8002e14 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002e0e:	68bb      	ldr	r3, [r7, #8]
 8002e10:	3b01      	subs	r3, #1
 8002e12:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002e14:	68bb      	ldr	r3, [r7, #8]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d1f9      	bne.n	8002e0e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002e22:	2300      	movs	r3, #0
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	3714      	adds	r7, #20
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2e:	4770      	bx	lr
 8002e30:	40012300 	.word	0x40012300
 8002e34:	40012000 	.word	0x40012000
 8002e38:	10000012 	.word	0x10000012
 8002e3c:	20000008 	.word	0x20000008
 8002e40:	431bde83 	.word	0x431bde83

08002e44 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b085      	sub	sp, #20
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e4c:	4b79      	ldr	r3, [pc, #484]	; (8003034 <ADC_Init+0x1f0>)
 8002e4e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	685b      	ldr	r3, [r3, #4]
 8002e54:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	685a      	ldr	r2, [r3, #4]
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	431a      	orrs	r2, r3
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	685a      	ldr	r2, [r3, #4]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002e78:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	6859      	ldr	r1, [r3, #4]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	691b      	ldr	r3, [r3, #16]
 8002e84:	021a      	lsls	r2, r3, #8
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	430a      	orrs	r2, r1
 8002e8c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	685a      	ldr	r2, [r3, #4]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002e9c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	6859      	ldr	r1, [r3, #4]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	689a      	ldr	r2, [r3, #8]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	430a      	orrs	r2, r1
 8002eae:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	689a      	ldr	r2, [r3, #8]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ebe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	6899      	ldr	r1, [r3, #8]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	68da      	ldr	r2, [r3, #12]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	430a      	orrs	r2, r1
 8002ed0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ed6:	4a58      	ldr	r2, [pc, #352]	; (8003038 <ADC_Init+0x1f4>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d022      	beq.n	8002f22 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	689a      	ldr	r2, [r3, #8]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002eea:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	6899      	ldr	r1, [r3, #8]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	430a      	orrs	r2, r1
 8002efc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	689a      	ldr	r2, [r3, #8]
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002f0c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	6899      	ldr	r1, [r3, #8]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	430a      	orrs	r2, r1
 8002f1e:	609a      	str	r2, [r3, #8]
 8002f20:	e00f      	b.n	8002f42 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	689a      	ldr	r2, [r3, #8]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002f30:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	689a      	ldr	r2, [r3, #8]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002f40:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	689a      	ldr	r2, [r3, #8]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f022 0202 	bic.w	r2, r2, #2
 8002f50:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	6899      	ldr	r1, [r3, #8]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	7e1b      	ldrb	r3, [r3, #24]
 8002f5c:	005a      	lsls	r2, r3, #1
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	430a      	orrs	r2, r1
 8002f64:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d01b      	beq.n	8002fa8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	685a      	ldr	r2, [r3, #4]
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002f7e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	685a      	ldr	r2, [r3, #4]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002f8e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	6859      	ldr	r1, [r3, #4]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f9a:	3b01      	subs	r3, #1
 8002f9c:	035a      	lsls	r2, r3, #13
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	430a      	orrs	r2, r1
 8002fa4:	605a      	str	r2, [r3, #4]
 8002fa6:	e007      	b.n	8002fb8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	685a      	ldr	r2, [r3, #4]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002fb6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002fc6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	69db      	ldr	r3, [r3, #28]
 8002fd2:	3b01      	subs	r3, #1
 8002fd4:	051a      	lsls	r2, r3, #20
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	430a      	orrs	r2, r1
 8002fdc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	689a      	ldr	r2, [r3, #8]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002fec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	6899      	ldr	r1, [r3, #8]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002ffa:	025a      	lsls	r2, r3, #9
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	430a      	orrs	r2, r1
 8003002:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	689a      	ldr	r2, [r3, #8]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003012:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	6899      	ldr	r1, [r3, #8]
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	695b      	ldr	r3, [r3, #20]
 800301e:	029a      	lsls	r2, r3, #10
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	430a      	orrs	r2, r1
 8003026:	609a      	str	r2, [r3, #8]
}
 8003028:	bf00      	nop
 800302a:	3714      	adds	r7, #20
 800302c:	46bd      	mov	sp, r7
 800302e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003032:	4770      	bx	lr
 8003034:	40012300 	.word	0x40012300
 8003038:	0f000001 	.word	0x0f000001

0800303c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800303c:	b480      	push	{r7}
 800303e:	b085      	sub	sp, #20
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	f003 0307 	and.w	r3, r3, #7
 800304a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800304c:	4b0c      	ldr	r3, [pc, #48]	; (8003080 <__NVIC_SetPriorityGrouping+0x44>)
 800304e:	68db      	ldr	r3, [r3, #12]
 8003050:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003052:	68ba      	ldr	r2, [r7, #8]
 8003054:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003058:	4013      	ands	r3, r2
 800305a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003060:	68bb      	ldr	r3, [r7, #8]
 8003062:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003064:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003068:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800306c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800306e:	4a04      	ldr	r2, [pc, #16]	; (8003080 <__NVIC_SetPriorityGrouping+0x44>)
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	60d3      	str	r3, [r2, #12]
}
 8003074:	bf00      	nop
 8003076:	3714      	adds	r7, #20
 8003078:	46bd      	mov	sp, r7
 800307a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307e:	4770      	bx	lr
 8003080:	e000ed00 	.word	0xe000ed00

08003084 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003084:	b480      	push	{r7}
 8003086:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003088:	4b04      	ldr	r3, [pc, #16]	; (800309c <__NVIC_GetPriorityGrouping+0x18>)
 800308a:	68db      	ldr	r3, [r3, #12]
 800308c:	0a1b      	lsrs	r3, r3, #8
 800308e:	f003 0307 	and.w	r3, r3, #7
}
 8003092:	4618      	mov	r0, r3
 8003094:	46bd      	mov	sp, r7
 8003096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309a:	4770      	bx	lr
 800309c:	e000ed00 	.word	0xe000ed00

080030a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030a0:	b480      	push	{r7}
 80030a2:	b083      	sub	sp, #12
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	4603      	mov	r3, r0
 80030a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	db0b      	blt.n	80030ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030b2:	79fb      	ldrb	r3, [r7, #7]
 80030b4:	f003 021f 	and.w	r2, r3, #31
 80030b8:	4907      	ldr	r1, [pc, #28]	; (80030d8 <__NVIC_EnableIRQ+0x38>)
 80030ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030be:	095b      	lsrs	r3, r3, #5
 80030c0:	2001      	movs	r0, #1
 80030c2:	fa00 f202 	lsl.w	r2, r0, r2
 80030c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80030ca:	bf00      	nop
 80030cc:	370c      	adds	r7, #12
 80030ce:	46bd      	mov	sp, r7
 80030d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d4:	4770      	bx	lr
 80030d6:	bf00      	nop
 80030d8:	e000e100 	.word	0xe000e100

080030dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80030dc:	b480      	push	{r7}
 80030de:	b083      	sub	sp, #12
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	4603      	mov	r3, r0
 80030e4:	6039      	str	r1, [r7, #0]
 80030e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	db0a      	blt.n	8003106 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	b2da      	uxtb	r2, r3
 80030f4:	490c      	ldr	r1, [pc, #48]	; (8003128 <__NVIC_SetPriority+0x4c>)
 80030f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030fa:	0112      	lsls	r2, r2, #4
 80030fc:	b2d2      	uxtb	r2, r2
 80030fe:	440b      	add	r3, r1
 8003100:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003104:	e00a      	b.n	800311c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	b2da      	uxtb	r2, r3
 800310a:	4908      	ldr	r1, [pc, #32]	; (800312c <__NVIC_SetPriority+0x50>)
 800310c:	79fb      	ldrb	r3, [r7, #7]
 800310e:	f003 030f 	and.w	r3, r3, #15
 8003112:	3b04      	subs	r3, #4
 8003114:	0112      	lsls	r2, r2, #4
 8003116:	b2d2      	uxtb	r2, r2
 8003118:	440b      	add	r3, r1
 800311a:	761a      	strb	r2, [r3, #24]
}
 800311c:	bf00      	nop
 800311e:	370c      	adds	r7, #12
 8003120:	46bd      	mov	sp, r7
 8003122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003126:	4770      	bx	lr
 8003128:	e000e100 	.word	0xe000e100
 800312c:	e000ed00 	.word	0xe000ed00

08003130 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003130:	b480      	push	{r7}
 8003132:	b089      	sub	sp, #36	; 0x24
 8003134:	af00      	add	r7, sp, #0
 8003136:	60f8      	str	r0, [r7, #12]
 8003138:	60b9      	str	r1, [r7, #8]
 800313a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	f003 0307 	and.w	r3, r3, #7
 8003142:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003144:	69fb      	ldr	r3, [r7, #28]
 8003146:	f1c3 0307 	rsb	r3, r3, #7
 800314a:	2b04      	cmp	r3, #4
 800314c:	bf28      	it	cs
 800314e:	2304      	movcs	r3, #4
 8003150:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003152:	69fb      	ldr	r3, [r7, #28]
 8003154:	3304      	adds	r3, #4
 8003156:	2b06      	cmp	r3, #6
 8003158:	d902      	bls.n	8003160 <NVIC_EncodePriority+0x30>
 800315a:	69fb      	ldr	r3, [r7, #28]
 800315c:	3b03      	subs	r3, #3
 800315e:	e000      	b.n	8003162 <NVIC_EncodePriority+0x32>
 8003160:	2300      	movs	r3, #0
 8003162:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003164:	f04f 32ff 	mov.w	r2, #4294967295
 8003168:	69bb      	ldr	r3, [r7, #24]
 800316a:	fa02 f303 	lsl.w	r3, r2, r3
 800316e:	43da      	mvns	r2, r3
 8003170:	68bb      	ldr	r3, [r7, #8]
 8003172:	401a      	ands	r2, r3
 8003174:	697b      	ldr	r3, [r7, #20]
 8003176:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003178:	f04f 31ff 	mov.w	r1, #4294967295
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	fa01 f303 	lsl.w	r3, r1, r3
 8003182:	43d9      	mvns	r1, r3
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003188:	4313      	orrs	r3, r2
         );
}
 800318a:	4618      	mov	r0, r3
 800318c:	3724      	adds	r7, #36	; 0x24
 800318e:	46bd      	mov	sp, r7
 8003190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003194:	4770      	bx	lr

08003196 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003196:	b580      	push	{r7, lr}
 8003198:	b082      	sub	sp, #8
 800319a:	af00      	add	r7, sp, #0
 800319c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800319e:	6878      	ldr	r0, [r7, #4]
 80031a0:	f7ff ff4c 	bl	800303c <__NVIC_SetPriorityGrouping>
}
 80031a4:	bf00      	nop
 80031a6:	3708      	adds	r7, #8
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bd80      	pop	{r7, pc}

080031ac <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b086      	sub	sp, #24
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	4603      	mov	r3, r0
 80031b4:	60b9      	str	r1, [r7, #8]
 80031b6:	607a      	str	r2, [r7, #4]
 80031b8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80031ba:	2300      	movs	r3, #0
 80031bc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80031be:	f7ff ff61 	bl	8003084 <__NVIC_GetPriorityGrouping>
 80031c2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031c4:	687a      	ldr	r2, [r7, #4]
 80031c6:	68b9      	ldr	r1, [r7, #8]
 80031c8:	6978      	ldr	r0, [r7, #20]
 80031ca:	f7ff ffb1 	bl	8003130 <NVIC_EncodePriority>
 80031ce:	4602      	mov	r2, r0
 80031d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031d4:	4611      	mov	r1, r2
 80031d6:	4618      	mov	r0, r3
 80031d8:	f7ff ff80 	bl	80030dc <__NVIC_SetPriority>
}
 80031dc:	bf00      	nop
 80031de:	3718      	adds	r7, #24
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}

080031e4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b082      	sub	sp, #8
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	4603      	mov	r3, r0
 80031ec:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80031ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031f2:	4618      	mov	r0, r3
 80031f4:	f7ff ff54 	bl	80030a0 <__NVIC_EnableIRQ>
}
 80031f8:	bf00      	nop
 80031fa:	3708      	adds	r7, #8
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bd80      	pop	{r7, pc}

08003200 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b084      	sub	sp, #16
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800320c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800320e:	f7ff fb27 	bl	8002860 <HAL_GetTick>
 8003212:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800321a:	b2db      	uxtb	r3, r3
 800321c:	2b02      	cmp	r3, #2
 800321e:	d008      	beq.n	8003232 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2280      	movs	r2, #128	; 0x80
 8003224:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2200      	movs	r2, #0
 800322a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e052      	b.n	80032d8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	681a      	ldr	r2, [r3, #0]
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f022 0216 	bic.w	r2, r2, #22
 8003240:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	695a      	ldr	r2, [r3, #20]
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003250:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003256:	2b00      	cmp	r3, #0
 8003258:	d103      	bne.n	8003262 <HAL_DMA_Abort+0x62>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800325e:	2b00      	cmp	r3, #0
 8003260:	d007      	beq.n	8003272 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	681a      	ldr	r2, [r3, #0]
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f022 0208 	bic.w	r2, r2, #8
 8003270:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	681a      	ldr	r2, [r3, #0]
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f022 0201 	bic.w	r2, r2, #1
 8003280:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003282:	e013      	b.n	80032ac <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003284:	f7ff faec 	bl	8002860 <HAL_GetTick>
 8003288:	4602      	mov	r2, r0
 800328a:	68bb      	ldr	r3, [r7, #8]
 800328c:	1ad3      	subs	r3, r2, r3
 800328e:	2b05      	cmp	r3, #5
 8003290:	d90c      	bls.n	80032ac <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2220      	movs	r2, #32
 8003296:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2203      	movs	r2, #3
 800329c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2200      	movs	r2, #0
 80032a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80032a8:	2303      	movs	r3, #3
 80032aa:	e015      	b.n	80032d8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f003 0301 	and.w	r3, r3, #1
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d1e4      	bne.n	8003284 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032be:	223f      	movs	r2, #63	; 0x3f
 80032c0:	409a      	lsls	r2, r3
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2201      	movs	r2, #1
 80032ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2200      	movs	r2, #0
 80032d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80032d6:	2300      	movs	r3, #0
}
 80032d8:	4618      	mov	r0, r3
 80032da:	3710      	adds	r7, #16
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}

080032e0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b083      	sub	sp, #12
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80032ee:	b2db      	uxtb	r3, r3
 80032f0:	2b02      	cmp	r3, #2
 80032f2:	d004      	beq.n	80032fe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2280      	movs	r2, #128	; 0x80
 80032f8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80032fa:	2301      	movs	r3, #1
 80032fc:	e00c      	b.n	8003318 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2205      	movs	r2, #5
 8003302:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	681a      	ldr	r2, [r3, #0]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f022 0201 	bic.w	r2, r2, #1
 8003314:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003316:	2300      	movs	r3, #0
}
 8003318:	4618      	mov	r0, r3
 800331a:	370c      	adds	r7, #12
 800331c:	46bd      	mov	sp, r7
 800331e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003322:	4770      	bx	lr

08003324 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003324:	b480      	push	{r7}
 8003326:	b089      	sub	sp, #36	; 0x24
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
 800332c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800332e:	2300      	movs	r3, #0
 8003330:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003332:	2300      	movs	r3, #0
 8003334:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003336:	2300      	movs	r3, #0
 8003338:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800333a:	2300      	movs	r3, #0
 800333c:	61fb      	str	r3, [r7, #28]
 800333e:	e159      	b.n	80035f4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003340:	2201      	movs	r2, #1
 8003342:	69fb      	ldr	r3, [r7, #28]
 8003344:	fa02 f303 	lsl.w	r3, r2, r3
 8003348:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	697a      	ldr	r2, [r7, #20]
 8003350:	4013      	ands	r3, r2
 8003352:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003354:	693a      	ldr	r2, [r7, #16]
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	429a      	cmp	r2, r3
 800335a:	f040 8148 	bne.w	80035ee <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	f003 0303 	and.w	r3, r3, #3
 8003366:	2b01      	cmp	r3, #1
 8003368:	d005      	beq.n	8003376 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003372:	2b02      	cmp	r3, #2
 8003374:	d130      	bne.n	80033d8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800337c:	69fb      	ldr	r3, [r7, #28]
 800337e:	005b      	lsls	r3, r3, #1
 8003380:	2203      	movs	r2, #3
 8003382:	fa02 f303 	lsl.w	r3, r2, r3
 8003386:	43db      	mvns	r3, r3
 8003388:	69ba      	ldr	r2, [r7, #24]
 800338a:	4013      	ands	r3, r2
 800338c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	68da      	ldr	r2, [r3, #12]
 8003392:	69fb      	ldr	r3, [r7, #28]
 8003394:	005b      	lsls	r3, r3, #1
 8003396:	fa02 f303 	lsl.w	r3, r2, r3
 800339a:	69ba      	ldr	r2, [r7, #24]
 800339c:	4313      	orrs	r3, r2
 800339e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	69ba      	ldr	r2, [r7, #24]
 80033a4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80033ac:	2201      	movs	r2, #1
 80033ae:	69fb      	ldr	r3, [r7, #28]
 80033b0:	fa02 f303 	lsl.w	r3, r2, r3
 80033b4:	43db      	mvns	r3, r3
 80033b6:	69ba      	ldr	r2, [r7, #24]
 80033b8:	4013      	ands	r3, r2
 80033ba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	091b      	lsrs	r3, r3, #4
 80033c2:	f003 0201 	and.w	r2, r3, #1
 80033c6:	69fb      	ldr	r3, [r7, #28]
 80033c8:	fa02 f303 	lsl.w	r3, r2, r3
 80033cc:	69ba      	ldr	r2, [r7, #24]
 80033ce:	4313      	orrs	r3, r2
 80033d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	69ba      	ldr	r2, [r7, #24]
 80033d6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	f003 0303 	and.w	r3, r3, #3
 80033e0:	2b03      	cmp	r3, #3
 80033e2:	d017      	beq.n	8003414 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	68db      	ldr	r3, [r3, #12]
 80033e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80033ea:	69fb      	ldr	r3, [r7, #28]
 80033ec:	005b      	lsls	r3, r3, #1
 80033ee:	2203      	movs	r2, #3
 80033f0:	fa02 f303 	lsl.w	r3, r2, r3
 80033f4:	43db      	mvns	r3, r3
 80033f6:	69ba      	ldr	r2, [r7, #24]
 80033f8:	4013      	ands	r3, r2
 80033fa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	689a      	ldr	r2, [r3, #8]
 8003400:	69fb      	ldr	r3, [r7, #28]
 8003402:	005b      	lsls	r3, r3, #1
 8003404:	fa02 f303 	lsl.w	r3, r2, r3
 8003408:	69ba      	ldr	r2, [r7, #24]
 800340a:	4313      	orrs	r3, r2
 800340c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	69ba      	ldr	r2, [r7, #24]
 8003412:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	f003 0303 	and.w	r3, r3, #3
 800341c:	2b02      	cmp	r3, #2
 800341e:	d123      	bne.n	8003468 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003420:	69fb      	ldr	r3, [r7, #28]
 8003422:	08da      	lsrs	r2, r3, #3
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	3208      	adds	r2, #8
 8003428:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800342c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800342e:	69fb      	ldr	r3, [r7, #28]
 8003430:	f003 0307 	and.w	r3, r3, #7
 8003434:	009b      	lsls	r3, r3, #2
 8003436:	220f      	movs	r2, #15
 8003438:	fa02 f303 	lsl.w	r3, r2, r3
 800343c:	43db      	mvns	r3, r3
 800343e:	69ba      	ldr	r2, [r7, #24]
 8003440:	4013      	ands	r3, r2
 8003442:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	691a      	ldr	r2, [r3, #16]
 8003448:	69fb      	ldr	r3, [r7, #28]
 800344a:	f003 0307 	and.w	r3, r3, #7
 800344e:	009b      	lsls	r3, r3, #2
 8003450:	fa02 f303 	lsl.w	r3, r2, r3
 8003454:	69ba      	ldr	r2, [r7, #24]
 8003456:	4313      	orrs	r3, r2
 8003458:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800345a:	69fb      	ldr	r3, [r7, #28]
 800345c:	08da      	lsrs	r2, r3, #3
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	3208      	adds	r2, #8
 8003462:	69b9      	ldr	r1, [r7, #24]
 8003464:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800346e:	69fb      	ldr	r3, [r7, #28]
 8003470:	005b      	lsls	r3, r3, #1
 8003472:	2203      	movs	r2, #3
 8003474:	fa02 f303 	lsl.w	r3, r2, r3
 8003478:	43db      	mvns	r3, r3
 800347a:	69ba      	ldr	r2, [r7, #24]
 800347c:	4013      	ands	r3, r2
 800347e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	f003 0203 	and.w	r2, r3, #3
 8003488:	69fb      	ldr	r3, [r7, #28]
 800348a:	005b      	lsls	r3, r3, #1
 800348c:	fa02 f303 	lsl.w	r3, r2, r3
 8003490:	69ba      	ldr	r2, [r7, #24]
 8003492:	4313      	orrs	r3, r2
 8003494:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	69ba      	ldr	r2, [r7, #24]
 800349a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	f000 80a2 	beq.w	80035ee <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034aa:	2300      	movs	r3, #0
 80034ac:	60fb      	str	r3, [r7, #12]
 80034ae:	4b57      	ldr	r3, [pc, #348]	; (800360c <HAL_GPIO_Init+0x2e8>)
 80034b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034b2:	4a56      	ldr	r2, [pc, #344]	; (800360c <HAL_GPIO_Init+0x2e8>)
 80034b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80034b8:	6453      	str	r3, [r2, #68]	; 0x44
 80034ba:	4b54      	ldr	r3, [pc, #336]	; (800360c <HAL_GPIO_Init+0x2e8>)
 80034bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80034c2:	60fb      	str	r3, [r7, #12]
 80034c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80034c6:	4a52      	ldr	r2, [pc, #328]	; (8003610 <HAL_GPIO_Init+0x2ec>)
 80034c8:	69fb      	ldr	r3, [r7, #28]
 80034ca:	089b      	lsrs	r3, r3, #2
 80034cc:	3302      	adds	r3, #2
 80034ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80034d4:	69fb      	ldr	r3, [r7, #28]
 80034d6:	f003 0303 	and.w	r3, r3, #3
 80034da:	009b      	lsls	r3, r3, #2
 80034dc:	220f      	movs	r2, #15
 80034de:	fa02 f303 	lsl.w	r3, r2, r3
 80034e2:	43db      	mvns	r3, r3
 80034e4:	69ba      	ldr	r2, [r7, #24]
 80034e6:	4013      	ands	r3, r2
 80034e8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	4a49      	ldr	r2, [pc, #292]	; (8003614 <HAL_GPIO_Init+0x2f0>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d019      	beq.n	8003526 <HAL_GPIO_Init+0x202>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	4a48      	ldr	r2, [pc, #288]	; (8003618 <HAL_GPIO_Init+0x2f4>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d013      	beq.n	8003522 <HAL_GPIO_Init+0x1fe>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	4a47      	ldr	r2, [pc, #284]	; (800361c <HAL_GPIO_Init+0x2f8>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d00d      	beq.n	800351e <HAL_GPIO_Init+0x1fa>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	4a46      	ldr	r2, [pc, #280]	; (8003620 <HAL_GPIO_Init+0x2fc>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d007      	beq.n	800351a <HAL_GPIO_Init+0x1f6>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	4a45      	ldr	r2, [pc, #276]	; (8003624 <HAL_GPIO_Init+0x300>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d101      	bne.n	8003516 <HAL_GPIO_Init+0x1f2>
 8003512:	2304      	movs	r3, #4
 8003514:	e008      	b.n	8003528 <HAL_GPIO_Init+0x204>
 8003516:	2307      	movs	r3, #7
 8003518:	e006      	b.n	8003528 <HAL_GPIO_Init+0x204>
 800351a:	2303      	movs	r3, #3
 800351c:	e004      	b.n	8003528 <HAL_GPIO_Init+0x204>
 800351e:	2302      	movs	r3, #2
 8003520:	e002      	b.n	8003528 <HAL_GPIO_Init+0x204>
 8003522:	2301      	movs	r3, #1
 8003524:	e000      	b.n	8003528 <HAL_GPIO_Init+0x204>
 8003526:	2300      	movs	r3, #0
 8003528:	69fa      	ldr	r2, [r7, #28]
 800352a:	f002 0203 	and.w	r2, r2, #3
 800352e:	0092      	lsls	r2, r2, #2
 8003530:	4093      	lsls	r3, r2
 8003532:	69ba      	ldr	r2, [r7, #24]
 8003534:	4313      	orrs	r3, r2
 8003536:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003538:	4935      	ldr	r1, [pc, #212]	; (8003610 <HAL_GPIO_Init+0x2ec>)
 800353a:	69fb      	ldr	r3, [r7, #28]
 800353c:	089b      	lsrs	r3, r3, #2
 800353e:	3302      	adds	r3, #2
 8003540:	69ba      	ldr	r2, [r7, #24]
 8003542:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003546:	4b38      	ldr	r3, [pc, #224]	; (8003628 <HAL_GPIO_Init+0x304>)
 8003548:	689b      	ldr	r3, [r3, #8]
 800354a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800354c:	693b      	ldr	r3, [r7, #16]
 800354e:	43db      	mvns	r3, r3
 8003550:	69ba      	ldr	r2, [r7, #24]
 8003552:	4013      	ands	r3, r2
 8003554:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800355e:	2b00      	cmp	r3, #0
 8003560:	d003      	beq.n	800356a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003562:	69ba      	ldr	r2, [r7, #24]
 8003564:	693b      	ldr	r3, [r7, #16]
 8003566:	4313      	orrs	r3, r2
 8003568:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800356a:	4a2f      	ldr	r2, [pc, #188]	; (8003628 <HAL_GPIO_Init+0x304>)
 800356c:	69bb      	ldr	r3, [r7, #24]
 800356e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003570:	4b2d      	ldr	r3, [pc, #180]	; (8003628 <HAL_GPIO_Init+0x304>)
 8003572:	68db      	ldr	r3, [r3, #12]
 8003574:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003576:	693b      	ldr	r3, [r7, #16]
 8003578:	43db      	mvns	r3, r3
 800357a:	69ba      	ldr	r2, [r7, #24]
 800357c:	4013      	ands	r3, r2
 800357e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003588:	2b00      	cmp	r3, #0
 800358a:	d003      	beq.n	8003594 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800358c:	69ba      	ldr	r2, [r7, #24]
 800358e:	693b      	ldr	r3, [r7, #16]
 8003590:	4313      	orrs	r3, r2
 8003592:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003594:	4a24      	ldr	r2, [pc, #144]	; (8003628 <HAL_GPIO_Init+0x304>)
 8003596:	69bb      	ldr	r3, [r7, #24]
 8003598:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800359a:	4b23      	ldr	r3, [pc, #140]	; (8003628 <HAL_GPIO_Init+0x304>)
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035a0:	693b      	ldr	r3, [r7, #16]
 80035a2:	43db      	mvns	r3, r3
 80035a4:	69ba      	ldr	r2, [r7, #24]
 80035a6:	4013      	ands	r3, r2
 80035a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d003      	beq.n	80035be <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80035b6:	69ba      	ldr	r2, [r7, #24]
 80035b8:	693b      	ldr	r3, [r7, #16]
 80035ba:	4313      	orrs	r3, r2
 80035bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80035be:	4a1a      	ldr	r2, [pc, #104]	; (8003628 <HAL_GPIO_Init+0x304>)
 80035c0:	69bb      	ldr	r3, [r7, #24]
 80035c2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80035c4:	4b18      	ldr	r3, [pc, #96]	; (8003628 <HAL_GPIO_Init+0x304>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035ca:	693b      	ldr	r3, [r7, #16]
 80035cc:	43db      	mvns	r3, r3
 80035ce:	69ba      	ldr	r2, [r7, #24]
 80035d0:	4013      	ands	r3, r2
 80035d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d003      	beq.n	80035e8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80035e0:	69ba      	ldr	r2, [r7, #24]
 80035e2:	693b      	ldr	r3, [r7, #16]
 80035e4:	4313      	orrs	r3, r2
 80035e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80035e8:	4a0f      	ldr	r2, [pc, #60]	; (8003628 <HAL_GPIO_Init+0x304>)
 80035ea:	69bb      	ldr	r3, [r7, #24]
 80035ec:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80035ee:	69fb      	ldr	r3, [r7, #28]
 80035f0:	3301      	adds	r3, #1
 80035f2:	61fb      	str	r3, [r7, #28]
 80035f4:	69fb      	ldr	r3, [r7, #28]
 80035f6:	2b0f      	cmp	r3, #15
 80035f8:	f67f aea2 	bls.w	8003340 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80035fc:	bf00      	nop
 80035fe:	bf00      	nop
 8003600:	3724      	adds	r7, #36	; 0x24
 8003602:	46bd      	mov	sp, r7
 8003604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003608:	4770      	bx	lr
 800360a:	bf00      	nop
 800360c:	40023800 	.word	0x40023800
 8003610:	40013800 	.word	0x40013800
 8003614:	40020000 	.word	0x40020000
 8003618:	40020400 	.word	0x40020400
 800361c:	40020800 	.word	0x40020800
 8003620:	40020c00 	.word	0x40020c00
 8003624:	40021000 	.word	0x40021000
 8003628:	40013c00 	.word	0x40013c00

0800362c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800362c:	b480      	push	{r7}
 800362e:	b085      	sub	sp, #20
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
 8003634:	460b      	mov	r3, r1
 8003636:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	691a      	ldr	r2, [r3, #16]
 800363c:	887b      	ldrh	r3, [r7, #2]
 800363e:	4013      	ands	r3, r2
 8003640:	2b00      	cmp	r3, #0
 8003642:	d002      	beq.n	800364a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003644:	2301      	movs	r3, #1
 8003646:	73fb      	strb	r3, [r7, #15]
 8003648:	e001      	b.n	800364e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800364a:	2300      	movs	r3, #0
 800364c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800364e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003650:	4618      	mov	r0, r3
 8003652:	3714      	adds	r7, #20
 8003654:	46bd      	mov	sp, r7
 8003656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365a:	4770      	bx	lr

0800365c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800365c:	b480      	push	{r7}
 800365e:	b083      	sub	sp, #12
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
 8003664:	460b      	mov	r3, r1
 8003666:	807b      	strh	r3, [r7, #2]
 8003668:	4613      	mov	r3, r2
 800366a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800366c:	787b      	ldrb	r3, [r7, #1]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d003      	beq.n	800367a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003672:	887a      	ldrh	r2, [r7, #2]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003678:	e003      	b.n	8003682 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800367a:	887b      	ldrh	r3, [r7, #2]
 800367c:	041a      	lsls	r2, r3, #16
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	619a      	str	r2, [r3, #24]
}
 8003682:	bf00      	nop
 8003684:	370c      	adds	r7, #12
 8003686:	46bd      	mov	sp, r7
 8003688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368c:	4770      	bx	lr

0800368e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800368e:	b480      	push	{r7}
 8003690:	b085      	sub	sp, #20
 8003692:	af00      	add	r7, sp, #0
 8003694:	6078      	str	r0, [r7, #4]
 8003696:	460b      	mov	r3, r1
 8003698:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	695b      	ldr	r3, [r3, #20]
 800369e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80036a0:	887a      	ldrh	r2, [r7, #2]
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	4013      	ands	r3, r2
 80036a6:	041a      	lsls	r2, r3, #16
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	43d9      	mvns	r1, r3
 80036ac:	887b      	ldrh	r3, [r7, #2]
 80036ae:	400b      	ands	r3, r1
 80036b0:	431a      	orrs	r2, r3
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	619a      	str	r2, [r3, #24]
}
 80036b6:	bf00      	nop
 80036b8:	3714      	adds	r7, #20
 80036ba:	46bd      	mov	sp, r7
 80036bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c0:	4770      	bx	lr
	...

080036c4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b086      	sub	sp, #24
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d101      	bne.n	80036d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036d2:	2301      	movs	r3, #1
 80036d4:	e267      	b.n	8003ba6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f003 0301 	and.w	r3, r3, #1
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d075      	beq.n	80037ce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80036e2:	4b88      	ldr	r3, [pc, #544]	; (8003904 <HAL_RCC_OscConfig+0x240>)
 80036e4:	689b      	ldr	r3, [r3, #8]
 80036e6:	f003 030c 	and.w	r3, r3, #12
 80036ea:	2b04      	cmp	r3, #4
 80036ec:	d00c      	beq.n	8003708 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80036ee:	4b85      	ldr	r3, [pc, #532]	; (8003904 <HAL_RCC_OscConfig+0x240>)
 80036f0:	689b      	ldr	r3, [r3, #8]
 80036f2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80036f6:	2b08      	cmp	r3, #8
 80036f8:	d112      	bne.n	8003720 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80036fa:	4b82      	ldr	r3, [pc, #520]	; (8003904 <HAL_RCC_OscConfig+0x240>)
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003702:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003706:	d10b      	bne.n	8003720 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003708:	4b7e      	ldr	r3, [pc, #504]	; (8003904 <HAL_RCC_OscConfig+0x240>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003710:	2b00      	cmp	r3, #0
 8003712:	d05b      	beq.n	80037cc <HAL_RCC_OscConfig+0x108>
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d157      	bne.n	80037cc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800371c:	2301      	movs	r3, #1
 800371e:	e242      	b.n	8003ba6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003728:	d106      	bne.n	8003738 <HAL_RCC_OscConfig+0x74>
 800372a:	4b76      	ldr	r3, [pc, #472]	; (8003904 <HAL_RCC_OscConfig+0x240>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4a75      	ldr	r2, [pc, #468]	; (8003904 <HAL_RCC_OscConfig+0x240>)
 8003730:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003734:	6013      	str	r3, [r2, #0]
 8003736:	e01d      	b.n	8003774 <HAL_RCC_OscConfig+0xb0>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003740:	d10c      	bne.n	800375c <HAL_RCC_OscConfig+0x98>
 8003742:	4b70      	ldr	r3, [pc, #448]	; (8003904 <HAL_RCC_OscConfig+0x240>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4a6f      	ldr	r2, [pc, #444]	; (8003904 <HAL_RCC_OscConfig+0x240>)
 8003748:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800374c:	6013      	str	r3, [r2, #0]
 800374e:	4b6d      	ldr	r3, [pc, #436]	; (8003904 <HAL_RCC_OscConfig+0x240>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4a6c      	ldr	r2, [pc, #432]	; (8003904 <HAL_RCC_OscConfig+0x240>)
 8003754:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003758:	6013      	str	r3, [r2, #0]
 800375a:	e00b      	b.n	8003774 <HAL_RCC_OscConfig+0xb0>
 800375c:	4b69      	ldr	r3, [pc, #420]	; (8003904 <HAL_RCC_OscConfig+0x240>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a68      	ldr	r2, [pc, #416]	; (8003904 <HAL_RCC_OscConfig+0x240>)
 8003762:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003766:	6013      	str	r3, [r2, #0]
 8003768:	4b66      	ldr	r3, [pc, #408]	; (8003904 <HAL_RCC_OscConfig+0x240>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a65      	ldr	r2, [pc, #404]	; (8003904 <HAL_RCC_OscConfig+0x240>)
 800376e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003772:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d013      	beq.n	80037a4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800377c:	f7ff f870 	bl	8002860 <HAL_GetTick>
 8003780:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003782:	e008      	b.n	8003796 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003784:	f7ff f86c 	bl	8002860 <HAL_GetTick>
 8003788:	4602      	mov	r2, r0
 800378a:	693b      	ldr	r3, [r7, #16]
 800378c:	1ad3      	subs	r3, r2, r3
 800378e:	2b64      	cmp	r3, #100	; 0x64
 8003790:	d901      	bls.n	8003796 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003792:	2303      	movs	r3, #3
 8003794:	e207      	b.n	8003ba6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003796:	4b5b      	ldr	r3, [pc, #364]	; (8003904 <HAL_RCC_OscConfig+0x240>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d0f0      	beq.n	8003784 <HAL_RCC_OscConfig+0xc0>
 80037a2:	e014      	b.n	80037ce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037a4:	f7ff f85c 	bl	8002860 <HAL_GetTick>
 80037a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037aa:	e008      	b.n	80037be <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80037ac:	f7ff f858 	bl	8002860 <HAL_GetTick>
 80037b0:	4602      	mov	r2, r0
 80037b2:	693b      	ldr	r3, [r7, #16]
 80037b4:	1ad3      	subs	r3, r2, r3
 80037b6:	2b64      	cmp	r3, #100	; 0x64
 80037b8:	d901      	bls.n	80037be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80037ba:	2303      	movs	r3, #3
 80037bc:	e1f3      	b.n	8003ba6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037be:	4b51      	ldr	r3, [pc, #324]	; (8003904 <HAL_RCC_OscConfig+0x240>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d1f0      	bne.n	80037ac <HAL_RCC_OscConfig+0xe8>
 80037ca:	e000      	b.n	80037ce <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f003 0302 	and.w	r3, r3, #2
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d063      	beq.n	80038a2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80037da:	4b4a      	ldr	r3, [pc, #296]	; (8003904 <HAL_RCC_OscConfig+0x240>)
 80037dc:	689b      	ldr	r3, [r3, #8]
 80037de:	f003 030c 	and.w	r3, r3, #12
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d00b      	beq.n	80037fe <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80037e6:	4b47      	ldr	r3, [pc, #284]	; (8003904 <HAL_RCC_OscConfig+0x240>)
 80037e8:	689b      	ldr	r3, [r3, #8]
 80037ea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80037ee:	2b08      	cmp	r3, #8
 80037f0:	d11c      	bne.n	800382c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80037f2:	4b44      	ldr	r3, [pc, #272]	; (8003904 <HAL_RCC_OscConfig+0x240>)
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d116      	bne.n	800382c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037fe:	4b41      	ldr	r3, [pc, #260]	; (8003904 <HAL_RCC_OscConfig+0x240>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f003 0302 	and.w	r3, r3, #2
 8003806:	2b00      	cmp	r3, #0
 8003808:	d005      	beq.n	8003816 <HAL_RCC_OscConfig+0x152>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	68db      	ldr	r3, [r3, #12]
 800380e:	2b01      	cmp	r3, #1
 8003810:	d001      	beq.n	8003816 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003812:	2301      	movs	r3, #1
 8003814:	e1c7      	b.n	8003ba6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003816:	4b3b      	ldr	r3, [pc, #236]	; (8003904 <HAL_RCC_OscConfig+0x240>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	691b      	ldr	r3, [r3, #16]
 8003822:	00db      	lsls	r3, r3, #3
 8003824:	4937      	ldr	r1, [pc, #220]	; (8003904 <HAL_RCC_OscConfig+0x240>)
 8003826:	4313      	orrs	r3, r2
 8003828:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800382a:	e03a      	b.n	80038a2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	68db      	ldr	r3, [r3, #12]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d020      	beq.n	8003876 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003834:	4b34      	ldr	r3, [pc, #208]	; (8003908 <HAL_RCC_OscConfig+0x244>)
 8003836:	2201      	movs	r2, #1
 8003838:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800383a:	f7ff f811 	bl	8002860 <HAL_GetTick>
 800383e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003840:	e008      	b.n	8003854 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003842:	f7ff f80d 	bl	8002860 <HAL_GetTick>
 8003846:	4602      	mov	r2, r0
 8003848:	693b      	ldr	r3, [r7, #16]
 800384a:	1ad3      	subs	r3, r2, r3
 800384c:	2b02      	cmp	r3, #2
 800384e:	d901      	bls.n	8003854 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003850:	2303      	movs	r3, #3
 8003852:	e1a8      	b.n	8003ba6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003854:	4b2b      	ldr	r3, [pc, #172]	; (8003904 <HAL_RCC_OscConfig+0x240>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f003 0302 	and.w	r3, r3, #2
 800385c:	2b00      	cmp	r3, #0
 800385e:	d0f0      	beq.n	8003842 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003860:	4b28      	ldr	r3, [pc, #160]	; (8003904 <HAL_RCC_OscConfig+0x240>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	691b      	ldr	r3, [r3, #16]
 800386c:	00db      	lsls	r3, r3, #3
 800386e:	4925      	ldr	r1, [pc, #148]	; (8003904 <HAL_RCC_OscConfig+0x240>)
 8003870:	4313      	orrs	r3, r2
 8003872:	600b      	str	r3, [r1, #0]
 8003874:	e015      	b.n	80038a2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003876:	4b24      	ldr	r3, [pc, #144]	; (8003908 <HAL_RCC_OscConfig+0x244>)
 8003878:	2200      	movs	r2, #0
 800387a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800387c:	f7fe fff0 	bl	8002860 <HAL_GetTick>
 8003880:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003882:	e008      	b.n	8003896 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003884:	f7fe ffec 	bl	8002860 <HAL_GetTick>
 8003888:	4602      	mov	r2, r0
 800388a:	693b      	ldr	r3, [r7, #16]
 800388c:	1ad3      	subs	r3, r2, r3
 800388e:	2b02      	cmp	r3, #2
 8003890:	d901      	bls.n	8003896 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003892:	2303      	movs	r3, #3
 8003894:	e187      	b.n	8003ba6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003896:	4b1b      	ldr	r3, [pc, #108]	; (8003904 <HAL_RCC_OscConfig+0x240>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f003 0302 	and.w	r3, r3, #2
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d1f0      	bne.n	8003884 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f003 0308 	and.w	r3, r3, #8
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d036      	beq.n	800391c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	695b      	ldr	r3, [r3, #20]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d016      	beq.n	80038e4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038b6:	4b15      	ldr	r3, [pc, #84]	; (800390c <HAL_RCC_OscConfig+0x248>)
 80038b8:	2201      	movs	r2, #1
 80038ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038bc:	f7fe ffd0 	bl	8002860 <HAL_GetTick>
 80038c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038c2:	e008      	b.n	80038d6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80038c4:	f7fe ffcc 	bl	8002860 <HAL_GetTick>
 80038c8:	4602      	mov	r2, r0
 80038ca:	693b      	ldr	r3, [r7, #16]
 80038cc:	1ad3      	subs	r3, r2, r3
 80038ce:	2b02      	cmp	r3, #2
 80038d0:	d901      	bls.n	80038d6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80038d2:	2303      	movs	r3, #3
 80038d4:	e167      	b.n	8003ba6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038d6:	4b0b      	ldr	r3, [pc, #44]	; (8003904 <HAL_RCC_OscConfig+0x240>)
 80038d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80038da:	f003 0302 	and.w	r3, r3, #2
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d0f0      	beq.n	80038c4 <HAL_RCC_OscConfig+0x200>
 80038e2:	e01b      	b.n	800391c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038e4:	4b09      	ldr	r3, [pc, #36]	; (800390c <HAL_RCC_OscConfig+0x248>)
 80038e6:	2200      	movs	r2, #0
 80038e8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038ea:	f7fe ffb9 	bl	8002860 <HAL_GetTick>
 80038ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038f0:	e00e      	b.n	8003910 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80038f2:	f7fe ffb5 	bl	8002860 <HAL_GetTick>
 80038f6:	4602      	mov	r2, r0
 80038f8:	693b      	ldr	r3, [r7, #16]
 80038fa:	1ad3      	subs	r3, r2, r3
 80038fc:	2b02      	cmp	r3, #2
 80038fe:	d907      	bls.n	8003910 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003900:	2303      	movs	r3, #3
 8003902:	e150      	b.n	8003ba6 <HAL_RCC_OscConfig+0x4e2>
 8003904:	40023800 	.word	0x40023800
 8003908:	42470000 	.word	0x42470000
 800390c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003910:	4b88      	ldr	r3, [pc, #544]	; (8003b34 <HAL_RCC_OscConfig+0x470>)
 8003912:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003914:	f003 0302 	and.w	r3, r3, #2
 8003918:	2b00      	cmp	r3, #0
 800391a:	d1ea      	bne.n	80038f2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f003 0304 	and.w	r3, r3, #4
 8003924:	2b00      	cmp	r3, #0
 8003926:	f000 8097 	beq.w	8003a58 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800392a:	2300      	movs	r3, #0
 800392c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800392e:	4b81      	ldr	r3, [pc, #516]	; (8003b34 <HAL_RCC_OscConfig+0x470>)
 8003930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003932:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003936:	2b00      	cmp	r3, #0
 8003938:	d10f      	bne.n	800395a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800393a:	2300      	movs	r3, #0
 800393c:	60bb      	str	r3, [r7, #8]
 800393e:	4b7d      	ldr	r3, [pc, #500]	; (8003b34 <HAL_RCC_OscConfig+0x470>)
 8003940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003942:	4a7c      	ldr	r2, [pc, #496]	; (8003b34 <HAL_RCC_OscConfig+0x470>)
 8003944:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003948:	6413      	str	r3, [r2, #64]	; 0x40
 800394a:	4b7a      	ldr	r3, [pc, #488]	; (8003b34 <HAL_RCC_OscConfig+0x470>)
 800394c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800394e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003952:	60bb      	str	r3, [r7, #8]
 8003954:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003956:	2301      	movs	r3, #1
 8003958:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800395a:	4b77      	ldr	r3, [pc, #476]	; (8003b38 <HAL_RCC_OscConfig+0x474>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003962:	2b00      	cmp	r3, #0
 8003964:	d118      	bne.n	8003998 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003966:	4b74      	ldr	r3, [pc, #464]	; (8003b38 <HAL_RCC_OscConfig+0x474>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4a73      	ldr	r2, [pc, #460]	; (8003b38 <HAL_RCC_OscConfig+0x474>)
 800396c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003970:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003972:	f7fe ff75 	bl	8002860 <HAL_GetTick>
 8003976:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003978:	e008      	b.n	800398c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800397a:	f7fe ff71 	bl	8002860 <HAL_GetTick>
 800397e:	4602      	mov	r2, r0
 8003980:	693b      	ldr	r3, [r7, #16]
 8003982:	1ad3      	subs	r3, r2, r3
 8003984:	2b02      	cmp	r3, #2
 8003986:	d901      	bls.n	800398c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003988:	2303      	movs	r3, #3
 800398a:	e10c      	b.n	8003ba6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800398c:	4b6a      	ldr	r3, [pc, #424]	; (8003b38 <HAL_RCC_OscConfig+0x474>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003994:	2b00      	cmp	r3, #0
 8003996:	d0f0      	beq.n	800397a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	689b      	ldr	r3, [r3, #8]
 800399c:	2b01      	cmp	r3, #1
 800399e:	d106      	bne.n	80039ae <HAL_RCC_OscConfig+0x2ea>
 80039a0:	4b64      	ldr	r3, [pc, #400]	; (8003b34 <HAL_RCC_OscConfig+0x470>)
 80039a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039a4:	4a63      	ldr	r2, [pc, #396]	; (8003b34 <HAL_RCC_OscConfig+0x470>)
 80039a6:	f043 0301 	orr.w	r3, r3, #1
 80039aa:	6713      	str	r3, [r2, #112]	; 0x70
 80039ac:	e01c      	b.n	80039e8 <HAL_RCC_OscConfig+0x324>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	689b      	ldr	r3, [r3, #8]
 80039b2:	2b05      	cmp	r3, #5
 80039b4:	d10c      	bne.n	80039d0 <HAL_RCC_OscConfig+0x30c>
 80039b6:	4b5f      	ldr	r3, [pc, #380]	; (8003b34 <HAL_RCC_OscConfig+0x470>)
 80039b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039ba:	4a5e      	ldr	r2, [pc, #376]	; (8003b34 <HAL_RCC_OscConfig+0x470>)
 80039bc:	f043 0304 	orr.w	r3, r3, #4
 80039c0:	6713      	str	r3, [r2, #112]	; 0x70
 80039c2:	4b5c      	ldr	r3, [pc, #368]	; (8003b34 <HAL_RCC_OscConfig+0x470>)
 80039c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039c6:	4a5b      	ldr	r2, [pc, #364]	; (8003b34 <HAL_RCC_OscConfig+0x470>)
 80039c8:	f043 0301 	orr.w	r3, r3, #1
 80039cc:	6713      	str	r3, [r2, #112]	; 0x70
 80039ce:	e00b      	b.n	80039e8 <HAL_RCC_OscConfig+0x324>
 80039d0:	4b58      	ldr	r3, [pc, #352]	; (8003b34 <HAL_RCC_OscConfig+0x470>)
 80039d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039d4:	4a57      	ldr	r2, [pc, #348]	; (8003b34 <HAL_RCC_OscConfig+0x470>)
 80039d6:	f023 0301 	bic.w	r3, r3, #1
 80039da:	6713      	str	r3, [r2, #112]	; 0x70
 80039dc:	4b55      	ldr	r3, [pc, #340]	; (8003b34 <HAL_RCC_OscConfig+0x470>)
 80039de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039e0:	4a54      	ldr	r2, [pc, #336]	; (8003b34 <HAL_RCC_OscConfig+0x470>)
 80039e2:	f023 0304 	bic.w	r3, r3, #4
 80039e6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	689b      	ldr	r3, [r3, #8]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d015      	beq.n	8003a1c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039f0:	f7fe ff36 	bl	8002860 <HAL_GetTick>
 80039f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039f6:	e00a      	b.n	8003a0e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039f8:	f7fe ff32 	bl	8002860 <HAL_GetTick>
 80039fc:	4602      	mov	r2, r0
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	1ad3      	subs	r3, r2, r3
 8003a02:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d901      	bls.n	8003a0e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003a0a:	2303      	movs	r3, #3
 8003a0c:	e0cb      	b.n	8003ba6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a0e:	4b49      	ldr	r3, [pc, #292]	; (8003b34 <HAL_RCC_OscConfig+0x470>)
 8003a10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a12:	f003 0302 	and.w	r3, r3, #2
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d0ee      	beq.n	80039f8 <HAL_RCC_OscConfig+0x334>
 8003a1a:	e014      	b.n	8003a46 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a1c:	f7fe ff20 	bl	8002860 <HAL_GetTick>
 8003a20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a22:	e00a      	b.n	8003a3a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a24:	f7fe ff1c 	bl	8002860 <HAL_GetTick>
 8003a28:	4602      	mov	r2, r0
 8003a2a:	693b      	ldr	r3, [r7, #16]
 8003a2c:	1ad3      	subs	r3, r2, r3
 8003a2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d901      	bls.n	8003a3a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003a36:	2303      	movs	r3, #3
 8003a38:	e0b5      	b.n	8003ba6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a3a:	4b3e      	ldr	r3, [pc, #248]	; (8003b34 <HAL_RCC_OscConfig+0x470>)
 8003a3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a3e:	f003 0302 	and.w	r3, r3, #2
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d1ee      	bne.n	8003a24 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003a46:	7dfb      	ldrb	r3, [r7, #23]
 8003a48:	2b01      	cmp	r3, #1
 8003a4a:	d105      	bne.n	8003a58 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a4c:	4b39      	ldr	r3, [pc, #228]	; (8003b34 <HAL_RCC_OscConfig+0x470>)
 8003a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a50:	4a38      	ldr	r2, [pc, #224]	; (8003b34 <HAL_RCC_OscConfig+0x470>)
 8003a52:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a56:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	699b      	ldr	r3, [r3, #24]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	f000 80a1 	beq.w	8003ba4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003a62:	4b34      	ldr	r3, [pc, #208]	; (8003b34 <HAL_RCC_OscConfig+0x470>)
 8003a64:	689b      	ldr	r3, [r3, #8]
 8003a66:	f003 030c 	and.w	r3, r3, #12
 8003a6a:	2b08      	cmp	r3, #8
 8003a6c:	d05c      	beq.n	8003b28 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	699b      	ldr	r3, [r3, #24]
 8003a72:	2b02      	cmp	r3, #2
 8003a74:	d141      	bne.n	8003afa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a76:	4b31      	ldr	r3, [pc, #196]	; (8003b3c <HAL_RCC_OscConfig+0x478>)
 8003a78:	2200      	movs	r2, #0
 8003a7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a7c:	f7fe fef0 	bl	8002860 <HAL_GetTick>
 8003a80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a82:	e008      	b.n	8003a96 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a84:	f7fe feec 	bl	8002860 <HAL_GetTick>
 8003a88:	4602      	mov	r2, r0
 8003a8a:	693b      	ldr	r3, [r7, #16]
 8003a8c:	1ad3      	subs	r3, r2, r3
 8003a8e:	2b02      	cmp	r3, #2
 8003a90:	d901      	bls.n	8003a96 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003a92:	2303      	movs	r3, #3
 8003a94:	e087      	b.n	8003ba6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a96:	4b27      	ldr	r3, [pc, #156]	; (8003b34 <HAL_RCC_OscConfig+0x470>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d1f0      	bne.n	8003a84 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	69da      	ldr	r2, [r3, #28]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6a1b      	ldr	r3, [r3, #32]
 8003aaa:	431a      	orrs	r2, r3
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ab0:	019b      	lsls	r3, r3, #6
 8003ab2:	431a      	orrs	r2, r3
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ab8:	085b      	lsrs	r3, r3, #1
 8003aba:	3b01      	subs	r3, #1
 8003abc:	041b      	lsls	r3, r3, #16
 8003abe:	431a      	orrs	r2, r3
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ac4:	061b      	lsls	r3, r3, #24
 8003ac6:	491b      	ldr	r1, [pc, #108]	; (8003b34 <HAL_RCC_OscConfig+0x470>)
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003acc:	4b1b      	ldr	r3, [pc, #108]	; (8003b3c <HAL_RCC_OscConfig+0x478>)
 8003ace:	2201      	movs	r2, #1
 8003ad0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ad2:	f7fe fec5 	bl	8002860 <HAL_GetTick>
 8003ad6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ad8:	e008      	b.n	8003aec <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ada:	f7fe fec1 	bl	8002860 <HAL_GetTick>
 8003ade:	4602      	mov	r2, r0
 8003ae0:	693b      	ldr	r3, [r7, #16]
 8003ae2:	1ad3      	subs	r3, r2, r3
 8003ae4:	2b02      	cmp	r3, #2
 8003ae6:	d901      	bls.n	8003aec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003ae8:	2303      	movs	r3, #3
 8003aea:	e05c      	b.n	8003ba6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003aec:	4b11      	ldr	r3, [pc, #68]	; (8003b34 <HAL_RCC_OscConfig+0x470>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d0f0      	beq.n	8003ada <HAL_RCC_OscConfig+0x416>
 8003af8:	e054      	b.n	8003ba4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003afa:	4b10      	ldr	r3, [pc, #64]	; (8003b3c <HAL_RCC_OscConfig+0x478>)
 8003afc:	2200      	movs	r2, #0
 8003afe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b00:	f7fe feae 	bl	8002860 <HAL_GetTick>
 8003b04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b06:	e008      	b.n	8003b1a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b08:	f7fe feaa 	bl	8002860 <HAL_GetTick>
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	1ad3      	subs	r3, r2, r3
 8003b12:	2b02      	cmp	r3, #2
 8003b14:	d901      	bls.n	8003b1a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003b16:	2303      	movs	r3, #3
 8003b18:	e045      	b.n	8003ba6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b1a:	4b06      	ldr	r3, [pc, #24]	; (8003b34 <HAL_RCC_OscConfig+0x470>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d1f0      	bne.n	8003b08 <HAL_RCC_OscConfig+0x444>
 8003b26:	e03d      	b.n	8003ba4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	699b      	ldr	r3, [r3, #24]
 8003b2c:	2b01      	cmp	r3, #1
 8003b2e:	d107      	bne.n	8003b40 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003b30:	2301      	movs	r3, #1
 8003b32:	e038      	b.n	8003ba6 <HAL_RCC_OscConfig+0x4e2>
 8003b34:	40023800 	.word	0x40023800
 8003b38:	40007000 	.word	0x40007000
 8003b3c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003b40:	4b1b      	ldr	r3, [pc, #108]	; (8003bb0 <HAL_RCC_OscConfig+0x4ec>)
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	699b      	ldr	r3, [r3, #24]
 8003b4a:	2b01      	cmp	r3, #1
 8003b4c:	d028      	beq.n	8003ba0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b58:	429a      	cmp	r2, r3
 8003b5a:	d121      	bne.n	8003ba0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b66:	429a      	cmp	r2, r3
 8003b68:	d11a      	bne.n	8003ba0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b6a:	68fa      	ldr	r2, [r7, #12]
 8003b6c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003b70:	4013      	ands	r3, r2
 8003b72:	687a      	ldr	r2, [r7, #4]
 8003b74:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003b76:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	d111      	bne.n	8003ba0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b86:	085b      	lsrs	r3, r3, #1
 8003b88:	3b01      	subs	r3, #1
 8003b8a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b8c:	429a      	cmp	r2, r3
 8003b8e:	d107      	bne.n	8003ba0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b9a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b9c:	429a      	cmp	r2, r3
 8003b9e:	d001      	beq.n	8003ba4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	e000      	b.n	8003ba6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003ba4:	2300      	movs	r3, #0
}
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	3718      	adds	r7, #24
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bd80      	pop	{r7, pc}
 8003bae:	bf00      	nop
 8003bb0:	40023800 	.word	0x40023800

08003bb4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b084      	sub	sp, #16
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
 8003bbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d101      	bne.n	8003bc8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	e0cc      	b.n	8003d62 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003bc8:	4b68      	ldr	r3, [pc, #416]	; (8003d6c <HAL_RCC_ClockConfig+0x1b8>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f003 0307 	and.w	r3, r3, #7
 8003bd0:	683a      	ldr	r2, [r7, #0]
 8003bd2:	429a      	cmp	r2, r3
 8003bd4:	d90c      	bls.n	8003bf0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bd6:	4b65      	ldr	r3, [pc, #404]	; (8003d6c <HAL_RCC_ClockConfig+0x1b8>)
 8003bd8:	683a      	ldr	r2, [r7, #0]
 8003bda:	b2d2      	uxtb	r2, r2
 8003bdc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bde:	4b63      	ldr	r3, [pc, #396]	; (8003d6c <HAL_RCC_ClockConfig+0x1b8>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f003 0307 	and.w	r3, r3, #7
 8003be6:	683a      	ldr	r2, [r7, #0]
 8003be8:	429a      	cmp	r2, r3
 8003bea:	d001      	beq.n	8003bf0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003bec:	2301      	movs	r3, #1
 8003bee:	e0b8      	b.n	8003d62 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f003 0302 	and.w	r3, r3, #2
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d020      	beq.n	8003c3e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f003 0304 	and.w	r3, r3, #4
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d005      	beq.n	8003c14 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c08:	4b59      	ldr	r3, [pc, #356]	; (8003d70 <HAL_RCC_ClockConfig+0x1bc>)
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	4a58      	ldr	r2, [pc, #352]	; (8003d70 <HAL_RCC_ClockConfig+0x1bc>)
 8003c0e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003c12:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f003 0308 	and.w	r3, r3, #8
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d005      	beq.n	8003c2c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c20:	4b53      	ldr	r3, [pc, #332]	; (8003d70 <HAL_RCC_ClockConfig+0x1bc>)
 8003c22:	689b      	ldr	r3, [r3, #8]
 8003c24:	4a52      	ldr	r2, [pc, #328]	; (8003d70 <HAL_RCC_ClockConfig+0x1bc>)
 8003c26:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003c2a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c2c:	4b50      	ldr	r3, [pc, #320]	; (8003d70 <HAL_RCC_ClockConfig+0x1bc>)
 8003c2e:	689b      	ldr	r3, [r3, #8]
 8003c30:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	494d      	ldr	r1, [pc, #308]	; (8003d70 <HAL_RCC_ClockConfig+0x1bc>)
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f003 0301 	and.w	r3, r3, #1
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d044      	beq.n	8003cd4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	2b01      	cmp	r3, #1
 8003c50:	d107      	bne.n	8003c62 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c52:	4b47      	ldr	r3, [pc, #284]	; (8003d70 <HAL_RCC_ClockConfig+0x1bc>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d119      	bne.n	8003c92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e07f      	b.n	8003d62 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	2b02      	cmp	r3, #2
 8003c68:	d003      	beq.n	8003c72 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c6e:	2b03      	cmp	r3, #3
 8003c70:	d107      	bne.n	8003c82 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c72:	4b3f      	ldr	r3, [pc, #252]	; (8003d70 <HAL_RCC_ClockConfig+0x1bc>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d109      	bne.n	8003c92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	e06f      	b.n	8003d62 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c82:	4b3b      	ldr	r3, [pc, #236]	; (8003d70 <HAL_RCC_ClockConfig+0x1bc>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f003 0302 	and.w	r3, r3, #2
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d101      	bne.n	8003c92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e067      	b.n	8003d62 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c92:	4b37      	ldr	r3, [pc, #220]	; (8003d70 <HAL_RCC_ClockConfig+0x1bc>)
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	f023 0203 	bic.w	r2, r3, #3
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	4934      	ldr	r1, [pc, #208]	; (8003d70 <HAL_RCC_ClockConfig+0x1bc>)
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ca4:	f7fe fddc 	bl	8002860 <HAL_GetTick>
 8003ca8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003caa:	e00a      	b.n	8003cc2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cac:	f7fe fdd8 	bl	8002860 <HAL_GetTick>
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	1ad3      	subs	r3, r2, r3
 8003cb6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d901      	bls.n	8003cc2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003cbe:	2303      	movs	r3, #3
 8003cc0:	e04f      	b.n	8003d62 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cc2:	4b2b      	ldr	r3, [pc, #172]	; (8003d70 <HAL_RCC_ClockConfig+0x1bc>)
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	f003 020c 	and.w	r2, r3, #12
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	009b      	lsls	r3, r3, #2
 8003cd0:	429a      	cmp	r2, r3
 8003cd2:	d1eb      	bne.n	8003cac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003cd4:	4b25      	ldr	r3, [pc, #148]	; (8003d6c <HAL_RCC_ClockConfig+0x1b8>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f003 0307 	and.w	r3, r3, #7
 8003cdc:	683a      	ldr	r2, [r7, #0]
 8003cde:	429a      	cmp	r2, r3
 8003ce0:	d20c      	bcs.n	8003cfc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ce2:	4b22      	ldr	r3, [pc, #136]	; (8003d6c <HAL_RCC_ClockConfig+0x1b8>)
 8003ce4:	683a      	ldr	r2, [r7, #0]
 8003ce6:	b2d2      	uxtb	r2, r2
 8003ce8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cea:	4b20      	ldr	r3, [pc, #128]	; (8003d6c <HAL_RCC_ClockConfig+0x1b8>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f003 0307 	and.w	r3, r3, #7
 8003cf2:	683a      	ldr	r2, [r7, #0]
 8003cf4:	429a      	cmp	r2, r3
 8003cf6:	d001      	beq.n	8003cfc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	e032      	b.n	8003d62 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f003 0304 	and.w	r3, r3, #4
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d008      	beq.n	8003d1a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d08:	4b19      	ldr	r3, [pc, #100]	; (8003d70 <HAL_RCC_ClockConfig+0x1bc>)
 8003d0a:	689b      	ldr	r3, [r3, #8]
 8003d0c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	68db      	ldr	r3, [r3, #12]
 8003d14:	4916      	ldr	r1, [pc, #88]	; (8003d70 <HAL_RCC_ClockConfig+0x1bc>)
 8003d16:	4313      	orrs	r3, r2
 8003d18:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f003 0308 	and.w	r3, r3, #8
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d009      	beq.n	8003d3a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d26:	4b12      	ldr	r3, [pc, #72]	; (8003d70 <HAL_RCC_ClockConfig+0x1bc>)
 8003d28:	689b      	ldr	r3, [r3, #8]
 8003d2a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	691b      	ldr	r3, [r3, #16]
 8003d32:	00db      	lsls	r3, r3, #3
 8003d34:	490e      	ldr	r1, [pc, #56]	; (8003d70 <HAL_RCC_ClockConfig+0x1bc>)
 8003d36:	4313      	orrs	r3, r2
 8003d38:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003d3a:	f000 f821 	bl	8003d80 <HAL_RCC_GetSysClockFreq>
 8003d3e:	4602      	mov	r2, r0
 8003d40:	4b0b      	ldr	r3, [pc, #44]	; (8003d70 <HAL_RCC_ClockConfig+0x1bc>)
 8003d42:	689b      	ldr	r3, [r3, #8]
 8003d44:	091b      	lsrs	r3, r3, #4
 8003d46:	f003 030f 	and.w	r3, r3, #15
 8003d4a:	490a      	ldr	r1, [pc, #40]	; (8003d74 <HAL_RCC_ClockConfig+0x1c0>)
 8003d4c:	5ccb      	ldrb	r3, [r1, r3]
 8003d4e:	fa22 f303 	lsr.w	r3, r2, r3
 8003d52:	4a09      	ldr	r2, [pc, #36]	; (8003d78 <HAL_RCC_ClockConfig+0x1c4>)
 8003d54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003d56:	4b09      	ldr	r3, [pc, #36]	; (8003d7c <HAL_RCC_ClockConfig+0x1c8>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	f7fe fb9e 	bl	800249c <HAL_InitTick>

  return HAL_OK;
 8003d60:	2300      	movs	r3, #0
}
 8003d62:	4618      	mov	r0, r3
 8003d64:	3710      	adds	r7, #16
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd80      	pop	{r7, pc}
 8003d6a:	bf00      	nop
 8003d6c:	40023c00 	.word	0x40023c00
 8003d70:	40023800 	.word	0x40023800
 8003d74:	0800c26c 	.word	0x0800c26c
 8003d78:	20000008 	.word	0x20000008
 8003d7c:	2000000c 	.word	0x2000000c

08003d80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d84:	b094      	sub	sp, #80	; 0x50
 8003d86:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	647b      	str	r3, [r7, #68]	; 0x44
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003d90:	2300      	movs	r3, #0
 8003d92:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003d94:	2300      	movs	r3, #0
 8003d96:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003d98:	4b79      	ldr	r3, [pc, #484]	; (8003f80 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d9a:	689b      	ldr	r3, [r3, #8]
 8003d9c:	f003 030c 	and.w	r3, r3, #12
 8003da0:	2b08      	cmp	r3, #8
 8003da2:	d00d      	beq.n	8003dc0 <HAL_RCC_GetSysClockFreq+0x40>
 8003da4:	2b08      	cmp	r3, #8
 8003da6:	f200 80e1 	bhi.w	8003f6c <HAL_RCC_GetSysClockFreq+0x1ec>
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d002      	beq.n	8003db4 <HAL_RCC_GetSysClockFreq+0x34>
 8003dae:	2b04      	cmp	r3, #4
 8003db0:	d003      	beq.n	8003dba <HAL_RCC_GetSysClockFreq+0x3a>
 8003db2:	e0db      	b.n	8003f6c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003db4:	4b73      	ldr	r3, [pc, #460]	; (8003f84 <HAL_RCC_GetSysClockFreq+0x204>)
 8003db6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003db8:	e0db      	b.n	8003f72 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003dba:	4b73      	ldr	r3, [pc, #460]	; (8003f88 <HAL_RCC_GetSysClockFreq+0x208>)
 8003dbc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003dbe:	e0d8      	b.n	8003f72 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003dc0:	4b6f      	ldr	r3, [pc, #444]	; (8003f80 <HAL_RCC_GetSysClockFreq+0x200>)
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003dc8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003dca:	4b6d      	ldr	r3, [pc, #436]	; (8003f80 <HAL_RCC_GetSysClockFreq+0x200>)
 8003dcc:	685b      	ldr	r3, [r3, #4]
 8003dce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d063      	beq.n	8003e9e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003dd6:	4b6a      	ldr	r3, [pc, #424]	; (8003f80 <HAL_RCC_GetSysClockFreq+0x200>)
 8003dd8:	685b      	ldr	r3, [r3, #4]
 8003dda:	099b      	lsrs	r3, r3, #6
 8003ddc:	2200      	movs	r2, #0
 8003dde:	63bb      	str	r3, [r7, #56]	; 0x38
 8003de0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003de2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003de4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003de8:	633b      	str	r3, [r7, #48]	; 0x30
 8003dea:	2300      	movs	r3, #0
 8003dec:	637b      	str	r3, [r7, #52]	; 0x34
 8003dee:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003df2:	4622      	mov	r2, r4
 8003df4:	462b      	mov	r3, r5
 8003df6:	f04f 0000 	mov.w	r0, #0
 8003dfa:	f04f 0100 	mov.w	r1, #0
 8003dfe:	0159      	lsls	r1, r3, #5
 8003e00:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e04:	0150      	lsls	r0, r2, #5
 8003e06:	4602      	mov	r2, r0
 8003e08:	460b      	mov	r3, r1
 8003e0a:	4621      	mov	r1, r4
 8003e0c:	1a51      	subs	r1, r2, r1
 8003e0e:	6139      	str	r1, [r7, #16]
 8003e10:	4629      	mov	r1, r5
 8003e12:	eb63 0301 	sbc.w	r3, r3, r1
 8003e16:	617b      	str	r3, [r7, #20]
 8003e18:	f04f 0200 	mov.w	r2, #0
 8003e1c:	f04f 0300 	mov.w	r3, #0
 8003e20:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003e24:	4659      	mov	r1, fp
 8003e26:	018b      	lsls	r3, r1, #6
 8003e28:	4651      	mov	r1, sl
 8003e2a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003e2e:	4651      	mov	r1, sl
 8003e30:	018a      	lsls	r2, r1, #6
 8003e32:	4651      	mov	r1, sl
 8003e34:	ebb2 0801 	subs.w	r8, r2, r1
 8003e38:	4659      	mov	r1, fp
 8003e3a:	eb63 0901 	sbc.w	r9, r3, r1
 8003e3e:	f04f 0200 	mov.w	r2, #0
 8003e42:	f04f 0300 	mov.w	r3, #0
 8003e46:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003e4a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003e4e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003e52:	4690      	mov	r8, r2
 8003e54:	4699      	mov	r9, r3
 8003e56:	4623      	mov	r3, r4
 8003e58:	eb18 0303 	adds.w	r3, r8, r3
 8003e5c:	60bb      	str	r3, [r7, #8]
 8003e5e:	462b      	mov	r3, r5
 8003e60:	eb49 0303 	adc.w	r3, r9, r3
 8003e64:	60fb      	str	r3, [r7, #12]
 8003e66:	f04f 0200 	mov.w	r2, #0
 8003e6a:	f04f 0300 	mov.w	r3, #0
 8003e6e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003e72:	4629      	mov	r1, r5
 8003e74:	024b      	lsls	r3, r1, #9
 8003e76:	4621      	mov	r1, r4
 8003e78:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003e7c:	4621      	mov	r1, r4
 8003e7e:	024a      	lsls	r2, r1, #9
 8003e80:	4610      	mov	r0, r2
 8003e82:	4619      	mov	r1, r3
 8003e84:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003e86:	2200      	movs	r2, #0
 8003e88:	62bb      	str	r3, [r7, #40]	; 0x28
 8003e8a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003e8c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003e90:	f7fc ff02 	bl	8000c98 <__aeabi_uldivmod>
 8003e94:	4602      	mov	r2, r0
 8003e96:	460b      	mov	r3, r1
 8003e98:	4613      	mov	r3, r2
 8003e9a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003e9c:	e058      	b.n	8003f50 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e9e:	4b38      	ldr	r3, [pc, #224]	; (8003f80 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	099b      	lsrs	r3, r3, #6
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	4611      	mov	r1, r2
 8003eaa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003eae:	623b      	str	r3, [r7, #32]
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	627b      	str	r3, [r7, #36]	; 0x24
 8003eb4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003eb8:	4642      	mov	r2, r8
 8003eba:	464b      	mov	r3, r9
 8003ebc:	f04f 0000 	mov.w	r0, #0
 8003ec0:	f04f 0100 	mov.w	r1, #0
 8003ec4:	0159      	lsls	r1, r3, #5
 8003ec6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003eca:	0150      	lsls	r0, r2, #5
 8003ecc:	4602      	mov	r2, r0
 8003ece:	460b      	mov	r3, r1
 8003ed0:	4641      	mov	r1, r8
 8003ed2:	ebb2 0a01 	subs.w	sl, r2, r1
 8003ed6:	4649      	mov	r1, r9
 8003ed8:	eb63 0b01 	sbc.w	fp, r3, r1
 8003edc:	f04f 0200 	mov.w	r2, #0
 8003ee0:	f04f 0300 	mov.w	r3, #0
 8003ee4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003ee8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003eec:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003ef0:	ebb2 040a 	subs.w	r4, r2, sl
 8003ef4:	eb63 050b 	sbc.w	r5, r3, fp
 8003ef8:	f04f 0200 	mov.w	r2, #0
 8003efc:	f04f 0300 	mov.w	r3, #0
 8003f00:	00eb      	lsls	r3, r5, #3
 8003f02:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f06:	00e2      	lsls	r2, r4, #3
 8003f08:	4614      	mov	r4, r2
 8003f0a:	461d      	mov	r5, r3
 8003f0c:	4643      	mov	r3, r8
 8003f0e:	18e3      	adds	r3, r4, r3
 8003f10:	603b      	str	r3, [r7, #0]
 8003f12:	464b      	mov	r3, r9
 8003f14:	eb45 0303 	adc.w	r3, r5, r3
 8003f18:	607b      	str	r3, [r7, #4]
 8003f1a:	f04f 0200 	mov.w	r2, #0
 8003f1e:	f04f 0300 	mov.w	r3, #0
 8003f22:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003f26:	4629      	mov	r1, r5
 8003f28:	028b      	lsls	r3, r1, #10
 8003f2a:	4621      	mov	r1, r4
 8003f2c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003f30:	4621      	mov	r1, r4
 8003f32:	028a      	lsls	r2, r1, #10
 8003f34:	4610      	mov	r0, r2
 8003f36:	4619      	mov	r1, r3
 8003f38:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	61bb      	str	r3, [r7, #24]
 8003f3e:	61fa      	str	r2, [r7, #28]
 8003f40:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003f44:	f7fc fea8 	bl	8000c98 <__aeabi_uldivmod>
 8003f48:	4602      	mov	r2, r0
 8003f4a:	460b      	mov	r3, r1
 8003f4c:	4613      	mov	r3, r2
 8003f4e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003f50:	4b0b      	ldr	r3, [pc, #44]	; (8003f80 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	0c1b      	lsrs	r3, r3, #16
 8003f56:	f003 0303 	and.w	r3, r3, #3
 8003f5a:	3301      	adds	r3, #1
 8003f5c:	005b      	lsls	r3, r3, #1
 8003f5e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003f60:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003f62:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f64:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f68:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003f6a:	e002      	b.n	8003f72 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003f6c:	4b05      	ldr	r3, [pc, #20]	; (8003f84 <HAL_RCC_GetSysClockFreq+0x204>)
 8003f6e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003f70:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f72:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003f74:	4618      	mov	r0, r3
 8003f76:	3750      	adds	r7, #80	; 0x50
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f7e:	bf00      	nop
 8003f80:	40023800 	.word	0x40023800
 8003f84:	00f42400 	.word	0x00f42400
 8003f88:	007a1200 	.word	0x007a1200

08003f8c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f90:	4b03      	ldr	r3, [pc, #12]	; (8003fa0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003f92:	681b      	ldr	r3, [r3, #0]
}
 8003f94:	4618      	mov	r0, r3
 8003f96:	46bd      	mov	sp, r7
 8003f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9c:	4770      	bx	lr
 8003f9e:	bf00      	nop
 8003fa0:	20000008 	.word	0x20000008

08003fa4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003fa8:	f7ff fff0 	bl	8003f8c <HAL_RCC_GetHCLKFreq>
 8003fac:	4602      	mov	r2, r0
 8003fae:	4b05      	ldr	r3, [pc, #20]	; (8003fc4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003fb0:	689b      	ldr	r3, [r3, #8]
 8003fb2:	0a9b      	lsrs	r3, r3, #10
 8003fb4:	f003 0307 	and.w	r3, r3, #7
 8003fb8:	4903      	ldr	r1, [pc, #12]	; (8003fc8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003fba:	5ccb      	ldrb	r3, [r1, r3]
 8003fbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	bd80      	pop	{r7, pc}
 8003fc4:	40023800 	.word	0x40023800
 8003fc8:	0800c27c 	.word	0x0800c27c

08003fcc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003fd0:	f7ff ffdc 	bl	8003f8c <HAL_RCC_GetHCLKFreq>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	4b05      	ldr	r3, [pc, #20]	; (8003fec <HAL_RCC_GetPCLK2Freq+0x20>)
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	0b5b      	lsrs	r3, r3, #13
 8003fdc:	f003 0307 	and.w	r3, r3, #7
 8003fe0:	4903      	ldr	r1, [pc, #12]	; (8003ff0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003fe2:	5ccb      	ldrb	r3, [r1, r3]
 8003fe4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	bd80      	pop	{r7, pc}
 8003fec:	40023800 	.word	0x40023800
 8003ff0:	0800c27c 	.word	0x0800c27c

08003ff4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b083      	sub	sp, #12
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
 8003ffc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	220f      	movs	r2, #15
 8004002:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004004:	4b12      	ldr	r3, [pc, #72]	; (8004050 <HAL_RCC_GetClockConfig+0x5c>)
 8004006:	689b      	ldr	r3, [r3, #8]
 8004008:	f003 0203 	and.w	r2, r3, #3
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004010:	4b0f      	ldr	r3, [pc, #60]	; (8004050 <HAL_RCC_GetClockConfig+0x5c>)
 8004012:	689b      	ldr	r3, [r3, #8]
 8004014:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800401c:	4b0c      	ldr	r3, [pc, #48]	; (8004050 <HAL_RCC_GetClockConfig+0x5c>)
 800401e:	689b      	ldr	r3, [r3, #8]
 8004020:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004028:	4b09      	ldr	r3, [pc, #36]	; (8004050 <HAL_RCC_GetClockConfig+0x5c>)
 800402a:	689b      	ldr	r3, [r3, #8]
 800402c:	08db      	lsrs	r3, r3, #3
 800402e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004036:	4b07      	ldr	r3, [pc, #28]	; (8004054 <HAL_RCC_GetClockConfig+0x60>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f003 0207 	and.w	r2, r3, #7
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	601a      	str	r2, [r3, #0]
}
 8004042:	bf00      	nop
 8004044:	370c      	adds	r7, #12
 8004046:	46bd      	mov	sp, r7
 8004048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404c:	4770      	bx	lr
 800404e:	bf00      	nop
 8004050:	40023800 	.word	0x40023800
 8004054:	40023c00 	.word	0x40023c00

08004058 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b082      	sub	sp, #8
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d101      	bne.n	800406a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004066:	2301      	movs	r3, #1
 8004068:	e041      	b.n	80040ee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004070:	b2db      	uxtb	r3, r3
 8004072:	2b00      	cmp	r3, #0
 8004074:	d106      	bne.n	8004084 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2200      	movs	r2, #0
 800407a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800407e:	6878      	ldr	r0, [r7, #4]
 8004080:	f7fe f8ca 	bl	8002218 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2202      	movs	r2, #2
 8004088:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681a      	ldr	r2, [r3, #0]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	3304      	adds	r3, #4
 8004094:	4619      	mov	r1, r3
 8004096:	4610      	mov	r0, r2
 8004098:	f000 fcae 	bl	80049f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2201      	movs	r2, #1
 80040a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2201      	movs	r2, #1
 80040a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2201      	movs	r2, #1
 80040b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2201      	movs	r2, #1
 80040b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2201      	movs	r2, #1
 80040c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2201      	movs	r2, #1
 80040c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2201      	movs	r2, #1
 80040d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2201      	movs	r2, #1
 80040d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2201      	movs	r2, #1
 80040e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2201      	movs	r2, #1
 80040e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80040ec:	2300      	movs	r3, #0
}
 80040ee:	4618      	mov	r0, r3
 80040f0:	3708      	adds	r7, #8
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bd80      	pop	{r7, pc}
	...

080040f8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b085      	sub	sp, #20
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004106:	b2db      	uxtb	r3, r3
 8004108:	2b01      	cmp	r3, #1
 800410a:	d001      	beq.n	8004110 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800410c:	2301      	movs	r3, #1
 800410e:	e03c      	b.n	800418a <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2202      	movs	r2, #2
 8004114:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4a1e      	ldr	r2, [pc, #120]	; (8004198 <HAL_TIM_Base_Start+0xa0>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d018      	beq.n	8004154 <HAL_TIM_Base_Start+0x5c>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800412a:	d013      	beq.n	8004154 <HAL_TIM_Base_Start+0x5c>
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	4a1a      	ldr	r2, [pc, #104]	; (800419c <HAL_TIM_Base_Start+0xa4>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d00e      	beq.n	8004154 <HAL_TIM_Base_Start+0x5c>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4a19      	ldr	r2, [pc, #100]	; (80041a0 <HAL_TIM_Base_Start+0xa8>)
 800413c:	4293      	cmp	r3, r2
 800413e:	d009      	beq.n	8004154 <HAL_TIM_Base_Start+0x5c>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a17      	ldr	r2, [pc, #92]	; (80041a4 <HAL_TIM_Base_Start+0xac>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d004      	beq.n	8004154 <HAL_TIM_Base_Start+0x5c>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a16      	ldr	r2, [pc, #88]	; (80041a8 <HAL_TIM_Base_Start+0xb0>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d111      	bne.n	8004178 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	689b      	ldr	r3, [r3, #8]
 800415a:	f003 0307 	and.w	r3, r3, #7
 800415e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2b06      	cmp	r3, #6
 8004164:	d010      	beq.n	8004188 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	681a      	ldr	r2, [r3, #0]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f042 0201 	orr.w	r2, r2, #1
 8004174:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004176:	e007      	b.n	8004188 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	681a      	ldr	r2, [r3, #0]
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f042 0201 	orr.w	r2, r2, #1
 8004186:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004188:	2300      	movs	r3, #0
}
 800418a:	4618      	mov	r0, r3
 800418c:	3714      	adds	r7, #20
 800418e:	46bd      	mov	sp, r7
 8004190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004194:	4770      	bx	lr
 8004196:	bf00      	nop
 8004198:	40010000 	.word	0x40010000
 800419c:	40000400 	.word	0x40000400
 80041a0:	40000800 	.word	0x40000800
 80041a4:	40000c00 	.word	0x40000c00
 80041a8:	40014000 	.word	0x40014000

080041ac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80041ac:	b480      	push	{r7}
 80041ae:	b085      	sub	sp, #20
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041ba:	b2db      	uxtb	r3, r3
 80041bc:	2b01      	cmp	r3, #1
 80041be:	d001      	beq.n	80041c4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80041c0:	2301      	movs	r3, #1
 80041c2:	e044      	b.n	800424e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2202      	movs	r2, #2
 80041c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	68da      	ldr	r2, [r3, #12]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f042 0201 	orr.w	r2, r2, #1
 80041da:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a1e      	ldr	r2, [pc, #120]	; (800425c <HAL_TIM_Base_Start_IT+0xb0>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d018      	beq.n	8004218 <HAL_TIM_Base_Start_IT+0x6c>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041ee:	d013      	beq.n	8004218 <HAL_TIM_Base_Start_IT+0x6c>
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4a1a      	ldr	r2, [pc, #104]	; (8004260 <HAL_TIM_Base_Start_IT+0xb4>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d00e      	beq.n	8004218 <HAL_TIM_Base_Start_IT+0x6c>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4a19      	ldr	r2, [pc, #100]	; (8004264 <HAL_TIM_Base_Start_IT+0xb8>)
 8004200:	4293      	cmp	r3, r2
 8004202:	d009      	beq.n	8004218 <HAL_TIM_Base_Start_IT+0x6c>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	4a17      	ldr	r2, [pc, #92]	; (8004268 <HAL_TIM_Base_Start_IT+0xbc>)
 800420a:	4293      	cmp	r3, r2
 800420c:	d004      	beq.n	8004218 <HAL_TIM_Base_Start_IT+0x6c>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4a16      	ldr	r2, [pc, #88]	; (800426c <HAL_TIM_Base_Start_IT+0xc0>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d111      	bne.n	800423c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	689b      	ldr	r3, [r3, #8]
 800421e:	f003 0307 	and.w	r3, r3, #7
 8004222:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	2b06      	cmp	r3, #6
 8004228:	d010      	beq.n	800424c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	681a      	ldr	r2, [r3, #0]
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f042 0201 	orr.w	r2, r2, #1
 8004238:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800423a:	e007      	b.n	800424c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	681a      	ldr	r2, [r3, #0]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f042 0201 	orr.w	r2, r2, #1
 800424a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800424c:	2300      	movs	r3, #0
}
 800424e:	4618      	mov	r0, r3
 8004250:	3714      	adds	r7, #20
 8004252:	46bd      	mov	sp, r7
 8004254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004258:	4770      	bx	lr
 800425a:	bf00      	nop
 800425c:	40010000 	.word	0x40010000
 8004260:	40000400 	.word	0x40000400
 8004264:	40000800 	.word	0x40000800
 8004268:	40000c00 	.word	0x40000c00
 800426c:	40014000 	.word	0x40014000

08004270 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b082      	sub	sp, #8
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d101      	bne.n	8004282 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800427e:	2301      	movs	r3, #1
 8004280:	e041      	b.n	8004306 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004288:	b2db      	uxtb	r3, r3
 800428a:	2b00      	cmp	r3, #0
 800428c:	d106      	bne.n	800429c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2200      	movs	r2, #0
 8004292:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004296:	6878      	ldr	r0, [r7, #4]
 8004298:	f000 f839 	bl	800430e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2202      	movs	r2, #2
 80042a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681a      	ldr	r2, [r3, #0]
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	3304      	adds	r3, #4
 80042ac:	4619      	mov	r1, r3
 80042ae:	4610      	mov	r0, r2
 80042b0:	f000 fba2 	bl	80049f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2201      	movs	r2, #1
 80042b8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2201      	movs	r2, #1
 80042c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2201      	movs	r2, #1
 80042c8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2201      	movs	r2, #1
 80042d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2201      	movs	r2, #1
 80042d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2201      	movs	r2, #1
 80042e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2201      	movs	r2, #1
 80042e8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2201      	movs	r2, #1
 80042f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2201      	movs	r2, #1
 80042f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2201      	movs	r2, #1
 8004300:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004304:	2300      	movs	r3, #0
}
 8004306:	4618      	mov	r0, r3
 8004308:	3708      	adds	r7, #8
 800430a:	46bd      	mov	sp, r7
 800430c:	bd80      	pop	{r7, pc}

0800430e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800430e:	b480      	push	{r7}
 8004310:	b083      	sub	sp, #12
 8004312:	af00      	add	r7, sp, #0
 8004314:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004316:	bf00      	nop
 8004318:	370c      	adds	r7, #12
 800431a:	46bd      	mov	sp, r7
 800431c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004320:	4770      	bx	lr
	...

08004324 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b084      	sub	sp, #16
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
 800432c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d109      	bne.n	8004348 <HAL_TIM_PWM_Start+0x24>
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800433a:	b2db      	uxtb	r3, r3
 800433c:	2b01      	cmp	r3, #1
 800433e:	bf14      	ite	ne
 8004340:	2301      	movne	r3, #1
 8004342:	2300      	moveq	r3, #0
 8004344:	b2db      	uxtb	r3, r3
 8004346:	e022      	b.n	800438e <HAL_TIM_PWM_Start+0x6a>
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	2b04      	cmp	r3, #4
 800434c:	d109      	bne.n	8004362 <HAL_TIM_PWM_Start+0x3e>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004354:	b2db      	uxtb	r3, r3
 8004356:	2b01      	cmp	r3, #1
 8004358:	bf14      	ite	ne
 800435a:	2301      	movne	r3, #1
 800435c:	2300      	moveq	r3, #0
 800435e:	b2db      	uxtb	r3, r3
 8004360:	e015      	b.n	800438e <HAL_TIM_PWM_Start+0x6a>
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	2b08      	cmp	r3, #8
 8004366:	d109      	bne.n	800437c <HAL_TIM_PWM_Start+0x58>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800436e:	b2db      	uxtb	r3, r3
 8004370:	2b01      	cmp	r3, #1
 8004372:	bf14      	ite	ne
 8004374:	2301      	movne	r3, #1
 8004376:	2300      	moveq	r3, #0
 8004378:	b2db      	uxtb	r3, r3
 800437a:	e008      	b.n	800438e <HAL_TIM_PWM_Start+0x6a>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004382:	b2db      	uxtb	r3, r3
 8004384:	2b01      	cmp	r3, #1
 8004386:	bf14      	ite	ne
 8004388:	2301      	movne	r3, #1
 800438a:	2300      	moveq	r3, #0
 800438c:	b2db      	uxtb	r3, r3
 800438e:	2b00      	cmp	r3, #0
 8004390:	d001      	beq.n	8004396 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	e068      	b.n	8004468 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d104      	bne.n	80043a6 <HAL_TIM_PWM_Start+0x82>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2202      	movs	r2, #2
 80043a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80043a4:	e013      	b.n	80043ce <HAL_TIM_PWM_Start+0xaa>
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	2b04      	cmp	r3, #4
 80043aa:	d104      	bne.n	80043b6 <HAL_TIM_PWM_Start+0x92>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2202      	movs	r2, #2
 80043b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80043b4:	e00b      	b.n	80043ce <HAL_TIM_PWM_Start+0xaa>
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	2b08      	cmp	r3, #8
 80043ba:	d104      	bne.n	80043c6 <HAL_TIM_PWM_Start+0xa2>
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2202      	movs	r2, #2
 80043c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80043c4:	e003      	b.n	80043ce <HAL_TIM_PWM_Start+0xaa>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2202      	movs	r2, #2
 80043ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	2201      	movs	r2, #1
 80043d4:	6839      	ldr	r1, [r7, #0]
 80043d6:	4618      	mov	r0, r3
 80043d8:	f000 fdb4 	bl	8004f44 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a23      	ldr	r2, [pc, #140]	; (8004470 <HAL_TIM_PWM_Start+0x14c>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d107      	bne.n	80043f6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80043f4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4a1d      	ldr	r2, [pc, #116]	; (8004470 <HAL_TIM_PWM_Start+0x14c>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d018      	beq.n	8004432 <HAL_TIM_PWM_Start+0x10e>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004408:	d013      	beq.n	8004432 <HAL_TIM_PWM_Start+0x10e>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4a19      	ldr	r2, [pc, #100]	; (8004474 <HAL_TIM_PWM_Start+0x150>)
 8004410:	4293      	cmp	r3, r2
 8004412:	d00e      	beq.n	8004432 <HAL_TIM_PWM_Start+0x10e>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	4a17      	ldr	r2, [pc, #92]	; (8004478 <HAL_TIM_PWM_Start+0x154>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d009      	beq.n	8004432 <HAL_TIM_PWM_Start+0x10e>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4a16      	ldr	r2, [pc, #88]	; (800447c <HAL_TIM_PWM_Start+0x158>)
 8004424:	4293      	cmp	r3, r2
 8004426:	d004      	beq.n	8004432 <HAL_TIM_PWM_Start+0x10e>
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a14      	ldr	r2, [pc, #80]	; (8004480 <HAL_TIM_PWM_Start+0x15c>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d111      	bne.n	8004456 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	689b      	ldr	r3, [r3, #8]
 8004438:	f003 0307 	and.w	r3, r3, #7
 800443c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	2b06      	cmp	r3, #6
 8004442:	d010      	beq.n	8004466 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	681a      	ldr	r2, [r3, #0]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f042 0201 	orr.w	r2, r2, #1
 8004452:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004454:	e007      	b.n	8004466 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	681a      	ldr	r2, [r3, #0]
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f042 0201 	orr.w	r2, r2, #1
 8004464:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004466:	2300      	movs	r3, #0
}
 8004468:	4618      	mov	r0, r3
 800446a:	3710      	adds	r7, #16
 800446c:	46bd      	mov	sp, r7
 800446e:	bd80      	pop	{r7, pc}
 8004470:	40010000 	.word	0x40010000
 8004474:	40000400 	.word	0x40000400
 8004478:	40000800 	.word	0x40000800
 800447c:	40000c00 	.word	0x40000c00
 8004480:	40014000 	.word	0x40014000

08004484 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b082      	sub	sp, #8
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	691b      	ldr	r3, [r3, #16]
 8004492:	f003 0302 	and.w	r3, r3, #2
 8004496:	2b02      	cmp	r3, #2
 8004498:	d122      	bne.n	80044e0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	68db      	ldr	r3, [r3, #12]
 80044a0:	f003 0302 	and.w	r3, r3, #2
 80044a4:	2b02      	cmp	r3, #2
 80044a6:	d11b      	bne.n	80044e0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f06f 0202 	mvn.w	r2, #2
 80044b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2201      	movs	r2, #1
 80044b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	699b      	ldr	r3, [r3, #24]
 80044be:	f003 0303 	and.w	r3, r3, #3
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d003      	beq.n	80044ce <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80044c6:	6878      	ldr	r0, [r7, #4]
 80044c8:	f000 fa77 	bl	80049ba <HAL_TIM_IC_CaptureCallback>
 80044cc:	e005      	b.n	80044da <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80044ce:	6878      	ldr	r0, [r7, #4]
 80044d0:	f000 fa69 	bl	80049a6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044d4:	6878      	ldr	r0, [r7, #4]
 80044d6:	f000 fa7a 	bl	80049ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2200      	movs	r2, #0
 80044de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	691b      	ldr	r3, [r3, #16]
 80044e6:	f003 0304 	and.w	r3, r3, #4
 80044ea:	2b04      	cmp	r3, #4
 80044ec:	d122      	bne.n	8004534 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	68db      	ldr	r3, [r3, #12]
 80044f4:	f003 0304 	and.w	r3, r3, #4
 80044f8:	2b04      	cmp	r3, #4
 80044fa:	d11b      	bne.n	8004534 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f06f 0204 	mvn.w	r2, #4
 8004504:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2202      	movs	r2, #2
 800450a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	699b      	ldr	r3, [r3, #24]
 8004512:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004516:	2b00      	cmp	r3, #0
 8004518:	d003      	beq.n	8004522 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800451a:	6878      	ldr	r0, [r7, #4]
 800451c:	f000 fa4d 	bl	80049ba <HAL_TIM_IC_CaptureCallback>
 8004520:	e005      	b.n	800452e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004522:	6878      	ldr	r0, [r7, #4]
 8004524:	f000 fa3f 	bl	80049a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004528:	6878      	ldr	r0, [r7, #4]
 800452a:	f000 fa50 	bl	80049ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2200      	movs	r2, #0
 8004532:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	691b      	ldr	r3, [r3, #16]
 800453a:	f003 0308 	and.w	r3, r3, #8
 800453e:	2b08      	cmp	r3, #8
 8004540:	d122      	bne.n	8004588 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	68db      	ldr	r3, [r3, #12]
 8004548:	f003 0308 	and.w	r3, r3, #8
 800454c:	2b08      	cmp	r3, #8
 800454e:	d11b      	bne.n	8004588 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f06f 0208 	mvn.w	r2, #8
 8004558:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2204      	movs	r2, #4
 800455e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	69db      	ldr	r3, [r3, #28]
 8004566:	f003 0303 	and.w	r3, r3, #3
 800456a:	2b00      	cmp	r3, #0
 800456c:	d003      	beq.n	8004576 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800456e:	6878      	ldr	r0, [r7, #4]
 8004570:	f000 fa23 	bl	80049ba <HAL_TIM_IC_CaptureCallback>
 8004574:	e005      	b.n	8004582 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004576:	6878      	ldr	r0, [r7, #4]
 8004578:	f000 fa15 	bl	80049a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800457c:	6878      	ldr	r0, [r7, #4]
 800457e:	f000 fa26 	bl	80049ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2200      	movs	r2, #0
 8004586:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	691b      	ldr	r3, [r3, #16]
 800458e:	f003 0310 	and.w	r3, r3, #16
 8004592:	2b10      	cmp	r3, #16
 8004594:	d122      	bne.n	80045dc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	68db      	ldr	r3, [r3, #12]
 800459c:	f003 0310 	and.w	r3, r3, #16
 80045a0:	2b10      	cmp	r3, #16
 80045a2:	d11b      	bne.n	80045dc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f06f 0210 	mvn.w	r2, #16
 80045ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2208      	movs	r2, #8
 80045b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	69db      	ldr	r3, [r3, #28]
 80045ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d003      	beq.n	80045ca <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045c2:	6878      	ldr	r0, [r7, #4]
 80045c4:	f000 f9f9 	bl	80049ba <HAL_TIM_IC_CaptureCallback>
 80045c8:	e005      	b.n	80045d6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045ca:	6878      	ldr	r0, [r7, #4]
 80045cc:	f000 f9eb 	bl	80049a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045d0:	6878      	ldr	r0, [r7, #4]
 80045d2:	f000 f9fc 	bl	80049ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2200      	movs	r2, #0
 80045da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	691b      	ldr	r3, [r3, #16]
 80045e2:	f003 0301 	and.w	r3, r3, #1
 80045e6:	2b01      	cmp	r3, #1
 80045e8:	d10e      	bne.n	8004608 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	68db      	ldr	r3, [r3, #12]
 80045f0:	f003 0301 	and.w	r3, r3, #1
 80045f4:	2b01      	cmp	r3, #1
 80045f6:	d107      	bne.n	8004608 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f06f 0201 	mvn.w	r2, #1
 8004600:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004602:	6878      	ldr	r0, [r7, #4]
 8004604:	f7fd fd80 	bl	8002108 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	691b      	ldr	r3, [r3, #16]
 800460e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004612:	2b80      	cmp	r3, #128	; 0x80
 8004614:	d10e      	bne.n	8004634 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	68db      	ldr	r3, [r3, #12]
 800461c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004620:	2b80      	cmp	r3, #128	; 0x80
 8004622:	d107      	bne.n	8004634 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800462c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800462e:	6878      	ldr	r0, [r7, #4]
 8004630:	f000 fd26 	bl	8005080 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	691b      	ldr	r3, [r3, #16]
 800463a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800463e:	2b40      	cmp	r3, #64	; 0x40
 8004640:	d10e      	bne.n	8004660 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	68db      	ldr	r3, [r3, #12]
 8004648:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800464c:	2b40      	cmp	r3, #64	; 0x40
 800464e:	d107      	bne.n	8004660 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004658:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800465a:	6878      	ldr	r0, [r7, #4]
 800465c:	f000 f9c1 	bl	80049e2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	691b      	ldr	r3, [r3, #16]
 8004666:	f003 0320 	and.w	r3, r3, #32
 800466a:	2b20      	cmp	r3, #32
 800466c:	d10e      	bne.n	800468c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	68db      	ldr	r3, [r3, #12]
 8004674:	f003 0320 	and.w	r3, r3, #32
 8004678:	2b20      	cmp	r3, #32
 800467a:	d107      	bne.n	800468c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f06f 0220 	mvn.w	r2, #32
 8004684:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	f000 fcf0 	bl	800506c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800468c:	bf00      	nop
 800468e:	3708      	adds	r7, #8
 8004690:	46bd      	mov	sp, r7
 8004692:	bd80      	pop	{r7, pc}

08004694 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b086      	sub	sp, #24
 8004698:	af00      	add	r7, sp, #0
 800469a:	60f8      	str	r0, [r7, #12]
 800469c:	60b9      	str	r1, [r7, #8]
 800469e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046a0:	2300      	movs	r3, #0
 80046a2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046aa:	2b01      	cmp	r3, #1
 80046ac:	d101      	bne.n	80046b2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80046ae:	2302      	movs	r3, #2
 80046b0:	e0ae      	b.n	8004810 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2201      	movs	r2, #1
 80046b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2b0c      	cmp	r3, #12
 80046be:	f200 809f 	bhi.w	8004800 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80046c2:	a201      	add	r2, pc, #4	; (adr r2, 80046c8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80046c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046c8:	080046fd 	.word	0x080046fd
 80046cc:	08004801 	.word	0x08004801
 80046d0:	08004801 	.word	0x08004801
 80046d4:	08004801 	.word	0x08004801
 80046d8:	0800473d 	.word	0x0800473d
 80046dc:	08004801 	.word	0x08004801
 80046e0:	08004801 	.word	0x08004801
 80046e4:	08004801 	.word	0x08004801
 80046e8:	0800477f 	.word	0x0800477f
 80046ec:	08004801 	.word	0x08004801
 80046f0:	08004801 	.word	0x08004801
 80046f4:	08004801 	.word	0x08004801
 80046f8:	080047bf 	.word	0x080047bf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	68b9      	ldr	r1, [r7, #8]
 8004702:	4618      	mov	r0, r3
 8004704:	f000 f9f8 	bl	8004af8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	699a      	ldr	r2, [r3, #24]
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f042 0208 	orr.w	r2, r2, #8
 8004716:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	699a      	ldr	r2, [r3, #24]
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f022 0204 	bic.w	r2, r2, #4
 8004726:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	6999      	ldr	r1, [r3, #24]
 800472e:	68bb      	ldr	r3, [r7, #8]
 8004730:	691a      	ldr	r2, [r3, #16]
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	430a      	orrs	r2, r1
 8004738:	619a      	str	r2, [r3, #24]
      break;
 800473a:	e064      	b.n	8004806 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	68b9      	ldr	r1, [r7, #8]
 8004742:	4618      	mov	r0, r3
 8004744:	f000 fa3e 	bl	8004bc4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	699a      	ldr	r2, [r3, #24]
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004756:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	699a      	ldr	r2, [r3, #24]
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004766:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	6999      	ldr	r1, [r3, #24]
 800476e:	68bb      	ldr	r3, [r7, #8]
 8004770:	691b      	ldr	r3, [r3, #16]
 8004772:	021a      	lsls	r2, r3, #8
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	430a      	orrs	r2, r1
 800477a:	619a      	str	r2, [r3, #24]
      break;
 800477c:	e043      	b.n	8004806 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	68b9      	ldr	r1, [r7, #8]
 8004784:	4618      	mov	r0, r3
 8004786:	f000 fa89 	bl	8004c9c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	69da      	ldr	r2, [r3, #28]
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f042 0208 	orr.w	r2, r2, #8
 8004798:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	69da      	ldr	r2, [r3, #28]
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f022 0204 	bic.w	r2, r2, #4
 80047a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	69d9      	ldr	r1, [r3, #28]
 80047b0:	68bb      	ldr	r3, [r7, #8]
 80047b2:	691a      	ldr	r2, [r3, #16]
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	430a      	orrs	r2, r1
 80047ba:	61da      	str	r2, [r3, #28]
      break;
 80047bc:	e023      	b.n	8004806 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	68b9      	ldr	r1, [r7, #8]
 80047c4:	4618      	mov	r0, r3
 80047c6:	f000 fad3 	bl	8004d70 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	69da      	ldr	r2, [r3, #28]
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80047d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	69da      	ldr	r2, [r3, #28]
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	69d9      	ldr	r1, [r3, #28]
 80047f0:	68bb      	ldr	r3, [r7, #8]
 80047f2:	691b      	ldr	r3, [r3, #16]
 80047f4:	021a      	lsls	r2, r3, #8
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	430a      	orrs	r2, r1
 80047fc:	61da      	str	r2, [r3, #28]
      break;
 80047fe:	e002      	b.n	8004806 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004800:	2301      	movs	r3, #1
 8004802:	75fb      	strb	r3, [r7, #23]
      break;
 8004804:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	2200      	movs	r2, #0
 800480a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800480e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004810:	4618      	mov	r0, r3
 8004812:	3718      	adds	r7, #24
 8004814:	46bd      	mov	sp, r7
 8004816:	bd80      	pop	{r7, pc}

08004818 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004818:	b580      	push	{r7, lr}
 800481a:	b084      	sub	sp, #16
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
 8004820:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004822:	2300      	movs	r3, #0
 8004824:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800482c:	2b01      	cmp	r3, #1
 800482e:	d101      	bne.n	8004834 <HAL_TIM_ConfigClockSource+0x1c>
 8004830:	2302      	movs	r3, #2
 8004832:	e0b4      	b.n	800499e <HAL_TIM_ConfigClockSource+0x186>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2201      	movs	r2, #1
 8004838:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2202      	movs	r2, #2
 8004840:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	689b      	ldr	r3, [r3, #8]
 800484a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004852:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800485a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	68ba      	ldr	r2, [r7, #8]
 8004862:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800486c:	d03e      	beq.n	80048ec <HAL_TIM_ConfigClockSource+0xd4>
 800486e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004872:	f200 8087 	bhi.w	8004984 <HAL_TIM_ConfigClockSource+0x16c>
 8004876:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800487a:	f000 8086 	beq.w	800498a <HAL_TIM_ConfigClockSource+0x172>
 800487e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004882:	d87f      	bhi.n	8004984 <HAL_TIM_ConfigClockSource+0x16c>
 8004884:	2b70      	cmp	r3, #112	; 0x70
 8004886:	d01a      	beq.n	80048be <HAL_TIM_ConfigClockSource+0xa6>
 8004888:	2b70      	cmp	r3, #112	; 0x70
 800488a:	d87b      	bhi.n	8004984 <HAL_TIM_ConfigClockSource+0x16c>
 800488c:	2b60      	cmp	r3, #96	; 0x60
 800488e:	d050      	beq.n	8004932 <HAL_TIM_ConfigClockSource+0x11a>
 8004890:	2b60      	cmp	r3, #96	; 0x60
 8004892:	d877      	bhi.n	8004984 <HAL_TIM_ConfigClockSource+0x16c>
 8004894:	2b50      	cmp	r3, #80	; 0x50
 8004896:	d03c      	beq.n	8004912 <HAL_TIM_ConfigClockSource+0xfa>
 8004898:	2b50      	cmp	r3, #80	; 0x50
 800489a:	d873      	bhi.n	8004984 <HAL_TIM_ConfigClockSource+0x16c>
 800489c:	2b40      	cmp	r3, #64	; 0x40
 800489e:	d058      	beq.n	8004952 <HAL_TIM_ConfigClockSource+0x13a>
 80048a0:	2b40      	cmp	r3, #64	; 0x40
 80048a2:	d86f      	bhi.n	8004984 <HAL_TIM_ConfigClockSource+0x16c>
 80048a4:	2b30      	cmp	r3, #48	; 0x30
 80048a6:	d064      	beq.n	8004972 <HAL_TIM_ConfigClockSource+0x15a>
 80048a8:	2b30      	cmp	r3, #48	; 0x30
 80048aa:	d86b      	bhi.n	8004984 <HAL_TIM_ConfigClockSource+0x16c>
 80048ac:	2b20      	cmp	r3, #32
 80048ae:	d060      	beq.n	8004972 <HAL_TIM_ConfigClockSource+0x15a>
 80048b0:	2b20      	cmp	r3, #32
 80048b2:	d867      	bhi.n	8004984 <HAL_TIM_ConfigClockSource+0x16c>
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d05c      	beq.n	8004972 <HAL_TIM_ConfigClockSource+0x15a>
 80048b8:	2b10      	cmp	r3, #16
 80048ba:	d05a      	beq.n	8004972 <HAL_TIM_ConfigClockSource+0x15a>
 80048bc:	e062      	b.n	8004984 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6818      	ldr	r0, [r3, #0]
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	6899      	ldr	r1, [r3, #8]
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	685a      	ldr	r2, [r3, #4]
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	68db      	ldr	r3, [r3, #12]
 80048ce:	f000 fb19 	bl	8004f04 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	689b      	ldr	r3, [r3, #8]
 80048d8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80048da:	68bb      	ldr	r3, [r7, #8]
 80048dc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80048e0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	68ba      	ldr	r2, [r7, #8]
 80048e8:	609a      	str	r2, [r3, #8]
      break;
 80048ea:	e04f      	b.n	800498c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6818      	ldr	r0, [r3, #0]
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	6899      	ldr	r1, [r3, #8]
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	685a      	ldr	r2, [r3, #4]
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	68db      	ldr	r3, [r3, #12]
 80048fc:	f000 fb02 	bl	8004f04 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	689a      	ldr	r2, [r3, #8]
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800490e:	609a      	str	r2, [r3, #8]
      break;
 8004910:	e03c      	b.n	800498c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6818      	ldr	r0, [r3, #0]
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	6859      	ldr	r1, [r3, #4]
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	68db      	ldr	r3, [r3, #12]
 800491e:	461a      	mov	r2, r3
 8004920:	f000 fa76 	bl	8004e10 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	2150      	movs	r1, #80	; 0x50
 800492a:	4618      	mov	r0, r3
 800492c:	f000 facf 	bl	8004ece <TIM_ITRx_SetConfig>
      break;
 8004930:	e02c      	b.n	800498c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6818      	ldr	r0, [r3, #0]
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	6859      	ldr	r1, [r3, #4]
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	68db      	ldr	r3, [r3, #12]
 800493e:	461a      	mov	r2, r3
 8004940:	f000 fa95 	bl	8004e6e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	2160      	movs	r1, #96	; 0x60
 800494a:	4618      	mov	r0, r3
 800494c:	f000 fabf 	bl	8004ece <TIM_ITRx_SetConfig>
      break;
 8004950:	e01c      	b.n	800498c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6818      	ldr	r0, [r3, #0]
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	6859      	ldr	r1, [r3, #4]
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	68db      	ldr	r3, [r3, #12]
 800495e:	461a      	mov	r2, r3
 8004960:	f000 fa56 	bl	8004e10 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	2140      	movs	r1, #64	; 0x40
 800496a:	4618      	mov	r0, r3
 800496c:	f000 faaf 	bl	8004ece <TIM_ITRx_SetConfig>
      break;
 8004970:	e00c      	b.n	800498c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681a      	ldr	r2, [r3, #0]
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	4619      	mov	r1, r3
 800497c:	4610      	mov	r0, r2
 800497e:	f000 faa6 	bl	8004ece <TIM_ITRx_SetConfig>
      break;
 8004982:	e003      	b.n	800498c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004984:	2301      	movs	r3, #1
 8004986:	73fb      	strb	r3, [r7, #15]
      break;
 8004988:	e000      	b.n	800498c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800498a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2201      	movs	r2, #1
 8004990:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2200      	movs	r2, #0
 8004998:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800499c:	7bfb      	ldrb	r3, [r7, #15]
}
 800499e:	4618      	mov	r0, r3
 80049a0:	3710      	adds	r7, #16
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bd80      	pop	{r7, pc}

080049a6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80049a6:	b480      	push	{r7}
 80049a8:	b083      	sub	sp, #12
 80049aa:	af00      	add	r7, sp, #0
 80049ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80049ae:	bf00      	nop
 80049b0:	370c      	adds	r7, #12
 80049b2:	46bd      	mov	sp, r7
 80049b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b8:	4770      	bx	lr

080049ba <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80049ba:	b480      	push	{r7}
 80049bc:	b083      	sub	sp, #12
 80049be:	af00      	add	r7, sp, #0
 80049c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80049c2:	bf00      	nop
 80049c4:	370c      	adds	r7, #12
 80049c6:	46bd      	mov	sp, r7
 80049c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049cc:	4770      	bx	lr

080049ce <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80049ce:	b480      	push	{r7}
 80049d0:	b083      	sub	sp, #12
 80049d2:	af00      	add	r7, sp, #0
 80049d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80049d6:	bf00      	nop
 80049d8:	370c      	adds	r7, #12
 80049da:	46bd      	mov	sp, r7
 80049dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e0:	4770      	bx	lr

080049e2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80049e2:	b480      	push	{r7}
 80049e4:	b083      	sub	sp, #12
 80049e6:	af00      	add	r7, sp, #0
 80049e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80049ea:	bf00      	nop
 80049ec:	370c      	adds	r7, #12
 80049ee:	46bd      	mov	sp, r7
 80049f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f4:	4770      	bx	lr
	...

080049f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80049f8:	b480      	push	{r7}
 80049fa:	b085      	sub	sp, #20
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
 8004a00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	4a34      	ldr	r2, [pc, #208]	; (8004adc <TIM_Base_SetConfig+0xe4>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d00f      	beq.n	8004a30 <TIM_Base_SetConfig+0x38>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a16:	d00b      	beq.n	8004a30 <TIM_Base_SetConfig+0x38>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	4a31      	ldr	r2, [pc, #196]	; (8004ae0 <TIM_Base_SetConfig+0xe8>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d007      	beq.n	8004a30 <TIM_Base_SetConfig+0x38>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	4a30      	ldr	r2, [pc, #192]	; (8004ae4 <TIM_Base_SetConfig+0xec>)
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d003      	beq.n	8004a30 <TIM_Base_SetConfig+0x38>
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	4a2f      	ldr	r2, [pc, #188]	; (8004ae8 <TIM_Base_SetConfig+0xf0>)
 8004a2c:	4293      	cmp	r3, r2
 8004a2e:	d108      	bne.n	8004a42 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a36:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	68fa      	ldr	r2, [r7, #12]
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	4a25      	ldr	r2, [pc, #148]	; (8004adc <TIM_Base_SetConfig+0xe4>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d01b      	beq.n	8004a82 <TIM_Base_SetConfig+0x8a>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a50:	d017      	beq.n	8004a82 <TIM_Base_SetConfig+0x8a>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	4a22      	ldr	r2, [pc, #136]	; (8004ae0 <TIM_Base_SetConfig+0xe8>)
 8004a56:	4293      	cmp	r3, r2
 8004a58:	d013      	beq.n	8004a82 <TIM_Base_SetConfig+0x8a>
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	4a21      	ldr	r2, [pc, #132]	; (8004ae4 <TIM_Base_SetConfig+0xec>)
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d00f      	beq.n	8004a82 <TIM_Base_SetConfig+0x8a>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	4a20      	ldr	r2, [pc, #128]	; (8004ae8 <TIM_Base_SetConfig+0xf0>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d00b      	beq.n	8004a82 <TIM_Base_SetConfig+0x8a>
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	4a1f      	ldr	r2, [pc, #124]	; (8004aec <TIM_Base_SetConfig+0xf4>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d007      	beq.n	8004a82 <TIM_Base_SetConfig+0x8a>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	4a1e      	ldr	r2, [pc, #120]	; (8004af0 <TIM_Base_SetConfig+0xf8>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d003      	beq.n	8004a82 <TIM_Base_SetConfig+0x8a>
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	4a1d      	ldr	r2, [pc, #116]	; (8004af4 <TIM_Base_SetConfig+0xfc>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d108      	bne.n	8004a94 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	68db      	ldr	r3, [r3, #12]
 8004a8e:	68fa      	ldr	r2, [r7, #12]
 8004a90:	4313      	orrs	r3, r2
 8004a92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	695b      	ldr	r3, [r3, #20]
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	68fa      	ldr	r2, [r7, #12]
 8004aa6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	689a      	ldr	r2, [r3, #8]
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	681a      	ldr	r2, [r3, #0]
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	4a08      	ldr	r2, [pc, #32]	; (8004adc <TIM_Base_SetConfig+0xe4>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d103      	bne.n	8004ac8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	691a      	ldr	r2, [r3, #16]
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2201      	movs	r2, #1
 8004acc:	615a      	str	r2, [r3, #20]
}
 8004ace:	bf00      	nop
 8004ad0:	3714      	adds	r7, #20
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad8:	4770      	bx	lr
 8004ada:	bf00      	nop
 8004adc:	40010000 	.word	0x40010000
 8004ae0:	40000400 	.word	0x40000400
 8004ae4:	40000800 	.word	0x40000800
 8004ae8:	40000c00 	.word	0x40000c00
 8004aec:	40014000 	.word	0x40014000
 8004af0:	40014400 	.word	0x40014400
 8004af4:	40014800 	.word	0x40014800

08004af8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004af8:	b480      	push	{r7}
 8004afa:	b087      	sub	sp, #28
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
 8004b00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6a1b      	ldr	r3, [r3, #32]
 8004b06:	f023 0201 	bic.w	r2, r3, #1
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6a1b      	ldr	r3, [r3, #32]
 8004b12:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	699b      	ldr	r3, [r3, #24]
 8004b1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	f023 0303 	bic.w	r3, r3, #3
 8004b2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	68fa      	ldr	r2, [r7, #12]
 8004b36:	4313      	orrs	r3, r2
 8004b38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004b3a:	697b      	ldr	r3, [r7, #20]
 8004b3c:	f023 0302 	bic.w	r3, r3, #2
 8004b40:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	689b      	ldr	r3, [r3, #8]
 8004b46:	697a      	ldr	r2, [r7, #20]
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	4a1c      	ldr	r2, [pc, #112]	; (8004bc0 <TIM_OC1_SetConfig+0xc8>)
 8004b50:	4293      	cmp	r3, r2
 8004b52:	d10c      	bne.n	8004b6e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004b54:	697b      	ldr	r3, [r7, #20]
 8004b56:	f023 0308 	bic.w	r3, r3, #8
 8004b5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	68db      	ldr	r3, [r3, #12]
 8004b60:	697a      	ldr	r2, [r7, #20]
 8004b62:	4313      	orrs	r3, r2
 8004b64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004b66:	697b      	ldr	r3, [r7, #20]
 8004b68:	f023 0304 	bic.w	r3, r3, #4
 8004b6c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	4a13      	ldr	r2, [pc, #76]	; (8004bc0 <TIM_OC1_SetConfig+0xc8>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d111      	bne.n	8004b9a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004b76:	693b      	ldr	r3, [r7, #16]
 8004b78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b7c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004b7e:	693b      	ldr	r3, [r7, #16]
 8004b80:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004b84:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	695b      	ldr	r3, [r3, #20]
 8004b8a:	693a      	ldr	r2, [r7, #16]
 8004b8c:	4313      	orrs	r3, r2
 8004b8e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	699b      	ldr	r3, [r3, #24]
 8004b94:	693a      	ldr	r2, [r7, #16]
 8004b96:	4313      	orrs	r3, r2
 8004b98:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	693a      	ldr	r2, [r7, #16]
 8004b9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	68fa      	ldr	r2, [r7, #12]
 8004ba4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	685a      	ldr	r2, [r3, #4]
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	697a      	ldr	r2, [r7, #20]
 8004bb2:	621a      	str	r2, [r3, #32]
}
 8004bb4:	bf00      	nop
 8004bb6:	371c      	adds	r7, #28
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbe:	4770      	bx	lr
 8004bc0:	40010000 	.word	0x40010000

08004bc4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b087      	sub	sp, #28
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
 8004bcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6a1b      	ldr	r3, [r3, #32]
 8004bd2:	f023 0210 	bic.w	r2, r3, #16
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6a1b      	ldr	r3, [r3, #32]
 8004bde:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	699b      	ldr	r3, [r3, #24]
 8004bea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004bf2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bfa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	021b      	lsls	r3, r3, #8
 8004c02:	68fa      	ldr	r2, [r7, #12]
 8004c04:	4313      	orrs	r3, r2
 8004c06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004c08:	697b      	ldr	r3, [r7, #20]
 8004c0a:	f023 0320 	bic.w	r3, r3, #32
 8004c0e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	689b      	ldr	r3, [r3, #8]
 8004c14:	011b      	lsls	r3, r3, #4
 8004c16:	697a      	ldr	r2, [r7, #20]
 8004c18:	4313      	orrs	r3, r2
 8004c1a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	4a1e      	ldr	r2, [pc, #120]	; (8004c98 <TIM_OC2_SetConfig+0xd4>)
 8004c20:	4293      	cmp	r3, r2
 8004c22:	d10d      	bne.n	8004c40 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004c24:	697b      	ldr	r3, [r7, #20]
 8004c26:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c2a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	68db      	ldr	r3, [r3, #12]
 8004c30:	011b      	lsls	r3, r3, #4
 8004c32:	697a      	ldr	r2, [r7, #20]
 8004c34:	4313      	orrs	r3, r2
 8004c36:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004c38:	697b      	ldr	r3, [r7, #20]
 8004c3a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004c3e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	4a15      	ldr	r2, [pc, #84]	; (8004c98 <TIM_OC2_SetConfig+0xd4>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d113      	bne.n	8004c70 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004c48:	693b      	ldr	r3, [r7, #16]
 8004c4a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004c4e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004c50:	693b      	ldr	r3, [r7, #16]
 8004c52:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004c56:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	695b      	ldr	r3, [r3, #20]
 8004c5c:	009b      	lsls	r3, r3, #2
 8004c5e:	693a      	ldr	r2, [r7, #16]
 8004c60:	4313      	orrs	r3, r2
 8004c62:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	699b      	ldr	r3, [r3, #24]
 8004c68:	009b      	lsls	r3, r3, #2
 8004c6a:	693a      	ldr	r2, [r7, #16]
 8004c6c:	4313      	orrs	r3, r2
 8004c6e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	693a      	ldr	r2, [r7, #16]
 8004c74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	68fa      	ldr	r2, [r7, #12]
 8004c7a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	685a      	ldr	r2, [r3, #4]
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	697a      	ldr	r2, [r7, #20]
 8004c88:	621a      	str	r2, [r3, #32]
}
 8004c8a:	bf00      	nop
 8004c8c:	371c      	adds	r7, #28
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c94:	4770      	bx	lr
 8004c96:	bf00      	nop
 8004c98:	40010000 	.word	0x40010000

08004c9c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b087      	sub	sp, #28
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
 8004ca4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6a1b      	ldr	r3, [r3, #32]
 8004caa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6a1b      	ldr	r3, [r3, #32]
 8004cb6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	69db      	ldr	r3, [r3, #28]
 8004cc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	f023 0303 	bic.w	r3, r3, #3
 8004cd2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	68fa      	ldr	r2, [r7, #12]
 8004cda:	4313      	orrs	r3, r2
 8004cdc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004cde:	697b      	ldr	r3, [r7, #20]
 8004ce0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004ce4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	689b      	ldr	r3, [r3, #8]
 8004cea:	021b      	lsls	r3, r3, #8
 8004cec:	697a      	ldr	r2, [r7, #20]
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	4a1d      	ldr	r2, [pc, #116]	; (8004d6c <TIM_OC3_SetConfig+0xd0>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d10d      	bne.n	8004d16 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004cfa:	697b      	ldr	r3, [r7, #20]
 8004cfc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004d00:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	68db      	ldr	r3, [r3, #12]
 8004d06:	021b      	lsls	r3, r3, #8
 8004d08:	697a      	ldr	r2, [r7, #20]
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004d0e:	697b      	ldr	r3, [r7, #20]
 8004d10:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004d14:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	4a14      	ldr	r2, [pc, #80]	; (8004d6c <TIM_OC3_SetConfig+0xd0>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d113      	bne.n	8004d46 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004d1e:	693b      	ldr	r3, [r7, #16]
 8004d20:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004d24:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004d26:	693b      	ldr	r3, [r7, #16]
 8004d28:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004d2c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	695b      	ldr	r3, [r3, #20]
 8004d32:	011b      	lsls	r3, r3, #4
 8004d34:	693a      	ldr	r2, [r7, #16]
 8004d36:	4313      	orrs	r3, r2
 8004d38:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	699b      	ldr	r3, [r3, #24]
 8004d3e:	011b      	lsls	r3, r3, #4
 8004d40:	693a      	ldr	r2, [r7, #16]
 8004d42:	4313      	orrs	r3, r2
 8004d44:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	693a      	ldr	r2, [r7, #16]
 8004d4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	68fa      	ldr	r2, [r7, #12]
 8004d50:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	685a      	ldr	r2, [r3, #4]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	697a      	ldr	r2, [r7, #20]
 8004d5e:	621a      	str	r2, [r3, #32]
}
 8004d60:	bf00      	nop
 8004d62:	371c      	adds	r7, #28
 8004d64:	46bd      	mov	sp, r7
 8004d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6a:	4770      	bx	lr
 8004d6c:	40010000 	.word	0x40010000

08004d70 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004d70:	b480      	push	{r7}
 8004d72:	b087      	sub	sp, #28
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
 8004d78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6a1b      	ldr	r3, [r3, #32]
 8004d7e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6a1b      	ldr	r3, [r3, #32]
 8004d8a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	685b      	ldr	r3, [r3, #4]
 8004d90:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	69db      	ldr	r3, [r3, #28]
 8004d96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004da6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	021b      	lsls	r3, r3, #8
 8004dae:	68fa      	ldr	r2, [r7, #12]
 8004db0:	4313      	orrs	r3, r2
 8004db2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004db4:	693b      	ldr	r3, [r7, #16]
 8004db6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004dba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	689b      	ldr	r3, [r3, #8]
 8004dc0:	031b      	lsls	r3, r3, #12
 8004dc2:	693a      	ldr	r2, [r7, #16]
 8004dc4:	4313      	orrs	r3, r2
 8004dc6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	4a10      	ldr	r2, [pc, #64]	; (8004e0c <TIM_OC4_SetConfig+0x9c>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d109      	bne.n	8004de4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004dd0:	697b      	ldr	r3, [r7, #20]
 8004dd2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004dd6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	695b      	ldr	r3, [r3, #20]
 8004ddc:	019b      	lsls	r3, r3, #6
 8004dde:	697a      	ldr	r2, [r7, #20]
 8004de0:	4313      	orrs	r3, r2
 8004de2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	697a      	ldr	r2, [r7, #20]
 8004de8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	68fa      	ldr	r2, [r7, #12]
 8004dee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	685a      	ldr	r2, [r3, #4]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	693a      	ldr	r2, [r7, #16]
 8004dfc:	621a      	str	r2, [r3, #32]
}
 8004dfe:	bf00      	nop
 8004e00:	371c      	adds	r7, #28
 8004e02:	46bd      	mov	sp, r7
 8004e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e08:	4770      	bx	lr
 8004e0a:	bf00      	nop
 8004e0c:	40010000 	.word	0x40010000

08004e10 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e10:	b480      	push	{r7}
 8004e12:	b087      	sub	sp, #28
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	60f8      	str	r0, [r7, #12]
 8004e18:	60b9      	str	r1, [r7, #8]
 8004e1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	6a1b      	ldr	r3, [r3, #32]
 8004e20:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	6a1b      	ldr	r3, [r3, #32]
 8004e26:	f023 0201 	bic.w	r2, r3, #1
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	699b      	ldr	r3, [r3, #24]
 8004e32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e34:	693b      	ldr	r3, [r7, #16]
 8004e36:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004e3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	011b      	lsls	r3, r3, #4
 8004e40:	693a      	ldr	r2, [r7, #16]
 8004e42:	4313      	orrs	r3, r2
 8004e44:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e46:	697b      	ldr	r3, [r7, #20]
 8004e48:	f023 030a 	bic.w	r3, r3, #10
 8004e4c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004e4e:	697a      	ldr	r2, [r7, #20]
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	4313      	orrs	r3, r2
 8004e54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	693a      	ldr	r2, [r7, #16]
 8004e5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	697a      	ldr	r2, [r7, #20]
 8004e60:	621a      	str	r2, [r3, #32]
}
 8004e62:	bf00      	nop
 8004e64:	371c      	adds	r7, #28
 8004e66:	46bd      	mov	sp, r7
 8004e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6c:	4770      	bx	lr

08004e6e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e6e:	b480      	push	{r7}
 8004e70:	b087      	sub	sp, #28
 8004e72:	af00      	add	r7, sp, #0
 8004e74:	60f8      	str	r0, [r7, #12]
 8004e76:	60b9      	str	r1, [r7, #8]
 8004e78:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	6a1b      	ldr	r3, [r3, #32]
 8004e7e:	f023 0210 	bic.w	r2, r3, #16
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	699b      	ldr	r3, [r3, #24]
 8004e8a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	6a1b      	ldr	r3, [r3, #32]
 8004e90:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e92:	697b      	ldr	r3, [r7, #20]
 8004e94:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004e98:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	031b      	lsls	r3, r3, #12
 8004e9e:	697a      	ldr	r2, [r7, #20]
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ea4:	693b      	ldr	r3, [r7, #16]
 8004ea6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004eaa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004eac:	68bb      	ldr	r3, [r7, #8]
 8004eae:	011b      	lsls	r3, r3, #4
 8004eb0:	693a      	ldr	r2, [r7, #16]
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	697a      	ldr	r2, [r7, #20]
 8004eba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	693a      	ldr	r2, [r7, #16]
 8004ec0:	621a      	str	r2, [r3, #32]
}
 8004ec2:	bf00      	nop
 8004ec4:	371c      	adds	r7, #28
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ecc:	4770      	bx	lr

08004ece <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004ece:	b480      	push	{r7}
 8004ed0:	b085      	sub	sp, #20
 8004ed2:	af00      	add	r7, sp, #0
 8004ed4:	6078      	str	r0, [r7, #4]
 8004ed6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	689b      	ldr	r3, [r3, #8]
 8004edc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ee4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004ee6:	683a      	ldr	r2, [r7, #0]
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	4313      	orrs	r3, r2
 8004eec:	f043 0307 	orr.w	r3, r3, #7
 8004ef0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	68fa      	ldr	r2, [r7, #12]
 8004ef6:	609a      	str	r2, [r3, #8]
}
 8004ef8:	bf00      	nop
 8004efa:	3714      	adds	r7, #20
 8004efc:	46bd      	mov	sp, r7
 8004efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f02:	4770      	bx	lr

08004f04 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004f04:	b480      	push	{r7}
 8004f06:	b087      	sub	sp, #28
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	60f8      	str	r0, [r7, #12]
 8004f0c:	60b9      	str	r1, [r7, #8]
 8004f0e:	607a      	str	r2, [r7, #4]
 8004f10:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	689b      	ldr	r3, [r3, #8]
 8004f16:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f18:	697b      	ldr	r3, [r7, #20]
 8004f1a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004f1e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	021a      	lsls	r2, r3, #8
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	431a      	orrs	r2, r3
 8004f28:	68bb      	ldr	r3, [r7, #8]
 8004f2a:	4313      	orrs	r3, r2
 8004f2c:	697a      	ldr	r2, [r7, #20]
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	697a      	ldr	r2, [r7, #20]
 8004f36:	609a      	str	r2, [r3, #8]
}
 8004f38:	bf00      	nop
 8004f3a:	371c      	adds	r7, #28
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f42:	4770      	bx	lr

08004f44 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004f44:	b480      	push	{r7}
 8004f46:	b087      	sub	sp, #28
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	60f8      	str	r0, [r7, #12]
 8004f4c:	60b9      	str	r1, [r7, #8]
 8004f4e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	f003 031f 	and.w	r3, r3, #31
 8004f56:	2201      	movs	r2, #1
 8004f58:	fa02 f303 	lsl.w	r3, r2, r3
 8004f5c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	6a1a      	ldr	r2, [r3, #32]
 8004f62:	697b      	ldr	r3, [r7, #20]
 8004f64:	43db      	mvns	r3, r3
 8004f66:	401a      	ands	r2, r3
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	6a1a      	ldr	r2, [r3, #32]
 8004f70:	68bb      	ldr	r3, [r7, #8]
 8004f72:	f003 031f 	and.w	r3, r3, #31
 8004f76:	6879      	ldr	r1, [r7, #4]
 8004f78:	fa01 f303 	lsl.w	r3, r1, r3
 8004f7c:	431a      	orrs	r2, r3
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	621a      	str	r2, [r3, #32]
}
 8004f82:	bf00      	nop
 8004f84:	371c      	adds	r7, #28
 8004f86:	46bd      	mov	sp, r7
 8004f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8c:	4770      	bx	lr
	...

08004f90 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f90:	b480      	push	{r7}
 8004f92:	b085      	sub	sp, #20
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
 8004f98:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004fa0:	2b01      	cmp	r3, #1
 8004fa2:	d101      	bne.n	8004fa8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004fa4:	2302      	movs	r3, #2
 8004fa6:	e050      	b.n	800504a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2201      	movs	r2, #1
 8004fac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2202      	movs	r2, #2
 8004fb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	689b      	ldr	r3, [r3, #8]
 8004fc6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	68fa      	ldr	r2, [r7, #12]
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	68fa      	ldr	r2, [r7, #12]
 8004fe0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	4a1c      	ldr	r2, [pc, #112]	; (8005058 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d018      	beq.n	800501e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ff4:	d013      	beq.n	800501e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	4a18      	ldr	r2, [pc, #96]	; (800505c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004ffc:	4293      	cmp	r3, r2
 8004ffe:	d00e      	beq.n	800501e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	4a16      	ldr	r2, [pc, #88]	; (8005060 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d009      	beq.n	800501e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	4a15      	ldr	r2, [pc, #84]	; (8005064 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d004      	beq.n	800501e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a13      	ldr	r2, [pc, #76]	; (8005068 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d10c      	bne.n	8005038 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800501e:	68bb      	ldr	r3, [r7, #8]
 8005020:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005024:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	685b      	ldr	r3, [r3, #4]
 800502a:	68ba      	ldr	r2, [r7, #8]
 800502c:	4313      	orrs	r3, r2
 800502e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	68ba      	ldr	r2, [r7, #8]
 8005036:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2201      	movs	r2, #1
 800503c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2200      	movs	r2, #0
 8005044:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005048:	2300      	movs	r3, #0
}
 800504a:	4618      	mov	r0, r3
 800504c:	3714      	adds	r7, #20
 800504e:	46bd      	mov	sp, r7
 8005050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005054:	4770      	bx	lr
 8005056:	bf00      	nop
 8005058:	40010000 	.word	0x40010000
 800505c:	40000400 	.word	0x40000400
 8005060:	40000800 	.word	0x40000800
 8005064:	40000c00 	.word	0x40000c00
 8005068:	40014000 	.word	0x40014000

0800506c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800506c:	b480      	push	{r7}
 800506e:	b083      	sub	sp, #12
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005074:	bf00      	nop
 8005076:	370c      	adds	r7, #12
 8005078:	46bd      	mov	sp, r7
 800507a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507e:	4770      	bx	lr

08005080 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005080:	b480      	push	{r7}
 8005082:	b083      	sub	sp, #12
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005088:	bf00      	nop
 800508a:	370c      	adds	r7, #12
 800508c:	46bd      	mov	sp, r7
 800508e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005092:	4770      	bx	lr

08005094 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b082      	sub	sp, #8
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d101      	bne.n	80050a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80050a2:	2301      	movs	r3, #1
 80050a4:	e03f      	b.n	8005126 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050ac:	b2db      	uxtb	r3, r3
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d106      	bne.n	80050c0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2200      	movs	r2, #0
 80050b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80050ba:	6878      	ldr	r0, [r7, #4]
 80050bc:	f7fd f962 	bl	8002384 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2224      	movs	r2, #36	; 0x24
 80050c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	68da      	ldr	r2, [r3, #12]
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80050d6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80050d8:	6878      	ldr	r0, [r7, #4]
 80050da:	f000 fe23 	bl	8005d24 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	691a      	ldr	r2, [r3, #16]
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80050ec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	695a      	ldr	r2, [r3, #20]
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80050fc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	68da      	ldr	r2, [r3, #12]
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800510c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	2200      	movs	r2, #0
 8005112:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2220      	movs	r2, #32
 8005118:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2220      	movs	r2, #32
 8005120:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005124:	2300      	movs	r3, #0
}
 8005126:	4618      	mov	r0, r3
 8005128:	3708      	adds	r7, #8
 800512a:	46bd      	mov	sp, r7
 800512c:	bd80      	pop	{r7, pc}

0800512e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800512e:	b580      	push	{r7, lr}
 8005130:	b08a      	sub	sp, #40	; 0x28
 8005132:	af02      	add	r7, sp, #8
 8005134:	60f8      	str	r0, [r7, #12]
 8005136:	60b9      	str	r1, [r7, #8]
 8005138:	603b      	str	r3, [r7, #0]
 800513a:	4613      	mov	r3, r2
 800513c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800513e:	2300      	movs	r3, #0
 8005140:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005148:	b2db      	uxtb	r3, r3
 800514a:	2b20      	cmp	r3, #32
 800514c:	d17c      	bne.n	8005248 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800514e:	68bb      	ldr	r3, [r7, #8]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d002      	beq.n	800515a <HAL_UART_Transmit+0x2c>
 8005154:	88fb      	ldrh	r3, [r7, #6]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d101      	bne.n	800515e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800515a:	2301      	movs	r3, #1
 800515c:	e075      	b.n	800524a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005164:	2b01      	cmp	r3, #1
 8005166:	d101      	bne.n	800516c <HAL_UART_Transmit+0x3e>
 8005168:	2302      	movs	r3, #2
 800516a:	e06e      	b.n	800524a <HAL_UART_Transmit+0x11c>
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	2201      	movs	r2, #1
 8005170:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	2200      	movs	r2, #0
 8005178:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	2221      	movs	r2, #33	; 0x21
 800517e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005182:	f7fd fb6d 	bl	8002860 <HAL_GetTick>
 8005186:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	88fa      	ldrh	r2, [r7, #6]
 800518c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	88fa      	ldrh	r2, [r7, #6]
 8005192:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	689b      	ldr	r3, [r3, #8]
 8005198:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800519c:	d108      	bne.n	80051b0 <HAL_UART_Transmit+0x82>
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	691b      	ldr	r3, [r3, #16]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d104      	bne.n	80051b0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80051a6:	2300      	movs	r3, #0
 80051a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80051aa:	68bb      	ldr	r3, [r7, #8]
 80051ac:	61bb      	str	r3, [r7, #24]
 80051ae:	e003      	b.n	80051b8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80051b4:	2300      	movs	r3, #0
 80051b6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	2200      	movs	r2, #0
 80051bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80051c0:	e02a      	b.n	8005218 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	9300      	str	r3, [sp, #0]
 80051c6:	697b      	ldr	r3, [r7, #20]
 80051c8:	2200      	movs	r2, #0
 80051ca:	2180      	movs	r1, #128	; 0x80
 80051cc:	68f8      	ldr	r0, [r7, #12]
 80051ce:	f000 fb63 	bl	8005898 <UART_WaitOnFlagUntilTimeout>
 80051d2:	4603      	mov	r3, r0
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d001      	beq.n	80051dc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80051d8:	2303      	movs	r3, #3
 80051da:	e036      	b.n	800524a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80051dc:	69fb      	ldr	r3, [r7, #28]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d10b      	bne.n	80051fa <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80051e2:	69bb      	ldr	r3, [r7, #24]
 80051e4:	881b      	ldrh	r3, [r3, #0]
 80051e6:	461a      	mov	r2, r3
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80051f0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80051f2:	69bb      	ldr	r3, [r7, #24]
 80051f4:	3302      	adds	r3, #2
 80051f6:	61bb      	str	r3, [r7, #24]
 80051f8:	e007      	b.n	800520a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80051fa:	69fb      	ldr	r3, [r7, #28]
 80051fc:	781a      	ldrb	r2, [r3, #0]
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005204:	69fb      	ldr	r3, [r7, #28]
 8005206:	3301      	adds	r3, #1
 8005208:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800520e:	b29b      	uxth	r3, r3
 8005210:	3b01      	subs	r3, #1
 8005212:	b29a      	uxth	r2, r3
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800521c:	b29b      	uxth	r3, r3
 800521e:	2b00      	cmp	r3, #0
 8005220:	d1cf      	bne.n	80051c2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	9300      	str	r3, [sp, #0]
 8005226:	697b      	ldr	r3, [r7, #20]
 8005228:	2200      	movs	r2, #0
 800522a:	2140      	movs	r1, #64	; 0x40
 800522c:	68f8      	ldr	r0, [r7, #12]
 800522e:	f000 fb33 	bl	8005898 <UART_WaitOnFlagUntilTimeout>
 8005232:	4603      	mov	r3, r0
 8005234:	2b00      	cmp	r3, #0
 8005236:	d001      	beq.n	800523c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005238:	2303      	movs	r3, #3
 800523a:	e006      	b.n	800524a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	2220      	movs	r2, #32
 8005240:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005244:	2300      	movs	r3, #0
 8005246:	e000      	b.n	800524a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005248:	2302      	movs	r3, #2
  }
}
 800524a:	4618      	mov	r0, r3
 800524c:	3720      	adds	r7, #32
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}

08005252 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8005252:	b480      	push	{r7}
 8005254:	b085      	sub	sp, #20
 8005256:	af00      	add	r7, sp, #0
 8005258:	60f8      	str	r0, [r7, #12]
 800525a:	60b9      	str	r1, [r7, #8]
 800525c:	4613      	mov	r3, r2
 800525e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005266:	b2db      	uxtb	r3, r3
 8005268:	2b20      	cmp	r3, #32
 800526a:	d130      	bne.n	80052ce <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d002      	beq.n	8005278 <HAL_UART_Transmit_IT+0x26>
 8005272:	88fb      	ldrh	r3, [r7, #6]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d101      	bne.n	800527c <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8005278:	2301      	movs	r3, #1
 800527a:	e029      	b.n	80052d0 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005282:	2b01      	cmp	r3, #1
 8005284:	d101      	bne.n	800528a <HAL_UART_Transmit_IT+0x38>
 8005286:	2302      	movs	r3, #2
 8005288:	e022      	b.n	80052d0 <HAL_UART_Transmit_IT+0x7e>
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	2201      	movs	r2, #1
 800528e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	68ba      	ldr	r2, [r7, #8]
 8005296:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	88fa      	ldrh	r2, [r7, #6]
 800529c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	88fa      	ldrh	r2, [r7, #6]
 80052a2:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	2200      	movs	r2, #0
 80052a8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	2221      	movs	r2, #33	; 0x21
 80052ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	2200      	movs	r2, #0
 80052b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	68da      	ldr	r2, [r3, #12]
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80052c8:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80052ca:	2300      	movs	r3, #0
 80052cc:	e000      	b.n	80052d0 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80052ce:	2302      	movs	r3, #2
  }
}
 80052d0:	4618      	mov	r0, r3
 80052d2:	3714      	adds	r7, #20
 80052d4:	46bd      	mov	sp, r7
 80052d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052da:	4770      	bx	lr

080052dc <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b084      	sub	sp, #16
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	60f8      	str	r0, [r7, #12]
 80052e4:	60b9      	str	r1, [r7, #8]
 80052e6:	4613      	mov	r3, r2
 80052e8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80052f0:	b2db      	uxtb	r3, r3
 80052f2:	2b20      	cmp	r3, #32
 80052f4:	d11d      	bne.n	8005332 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80052f6:	68bb      	ldr	r3, [r7, #8]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d002      	beq.n	8005302 <HAL_UART_Receive_IT+0x26>
 80052fc:	88fb      	ldrh	r3, [r7, #6]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d101      	bne.n	8005306 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005302:	2301      	movs	r3, #1
 8005304:	e016      	b.n	8005334 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800530c:	2b01      	cmp	r3, #1
 800530e:	d101      	bne.n	8005314 <HAL_UART_Receive_IT+0x38>
 8005310:	2302      	movs	r3, #2
 8005312:	e00f      	b.n	8005334 <HAL_UART_Receive_IT+0x58>
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	2201      	movs	r2, #1
 8005318:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	2200      	movs	r2, #0
 8005320:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005322:	88fb      	ldrh	r3, [r7, #6]
 8005324:	461a      	mov	r2, r3
 8005326:	68b9      	ldr	r1, [r7, #8]
 8005328:	68f8      	ldr	r0, [r7, #12]
 800532a:	f000 fb23 	bl	8005974 <UART_Start_Receive_IT>
 800532e:	4603      	mov	r3, r0
 8005330:	e000      	b.n	8005334 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005332:	2302      	movs	r3, #2
  }
}
 8005334:	4618      	mov	r0, r3
 8005336:	3710      	adds	r7, #16
 8005338:	46bd      	mov	sp, r7
 800533a:	bd80      	pop	{r7, pc}

0800533c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b0ba      	sub	sp, #232	; 0xe8
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	68db      	ldr	r3, [r3, #12]
 8005354:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	695b      	ldr	r3, [r3, #20]
 800535e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005362:	2300      	movs	r3, #0
 8005364:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005368:	2300      	movs	r3, #0
 800536a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800536e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005372:	f003 030f 	and.w	r3, r3, #15
 8005376:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800537a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800537e:	2b00      	cmp	r3, #0
 8005380:	d10f      	bne.n	80053a2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005382:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005386:	f003 0320 	and.w	r3, r3, #32
 800538a:	2b00      	cmp	r3, #0
 800538c:	d009      	beq.n	80053a2 <HAL_UART_IRQHandler+0x66>
 800538e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005392:	f003 0320 	and.w	r3, r3, #32
 8005396:	2b00      	cmp	r3, #0
 8005398:	d003      	beq.n	80053a2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	f000 fc07 	bl	8005bae <UART_Receive_IT>
      return;
 80053a0:	e256      	b.n	8005850 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80053a2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	f000 80de 	beq.w	8005568 <HAL_UART_IRQHandler+0x22c>
 80053ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80053b0:	f003 0301 	and.w	r3, r3, #1
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d106      	bne.n	80053c6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80053b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80053bc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	f000 80d1 	beq.w	8005568 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80053c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053ca:	f003 0301 	and.w	r3, r3, #1
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d00b      	beq.n	80053ea <HAL_UART_IRQHandler+0xae>
 80053d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80053d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d005      	beq.n	80053ea <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053e2:	f043 0201 	orr.w	r2, r3, #1
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80053ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053ee:	f003 0304 	and.w	r3, r3, #4
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d00b      	beq.n	800540e <HAL_UART_IRQHandler+0xd2>
 80053f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80053fa:	f003 0301 	and.w	r3, r3, #1
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d005      	beq.n	800540e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005406:	f043 0202 	orr.w	r2, r3, #2
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800540e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005412:	f003 0302 	and.w	r3, r3, #2
 8005416:	2b00      	cmp	r3, #0
 8005418:	d00b      	beq.n	8005432 <HAL_UART_IRQHandler+0xf6>
 800541a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800541e:	f003 0301 	and.w	r3, r3, #1
 8005422:	2b00      	cmp	r3, #0
 8005424:	d005      	beq.n	8005432 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800542a:	f043 0204 	orr.w	r2, r3, #4
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005432:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005436:	f003 0308 	and.w	r3, r3, #8
 800543a:	2b00      	cmp	r3, #0
 800543c:	d011      	beq.n	8005462 <HAL_UART_IRQHandler+0x126>
 800543e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005442:	f003 0320 	and.w	r3, r3, #32
 8005446:	2b00      	cmp	r3, #0
 8005448:	d105      	bne.n	8005456 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800544a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800544e:	f003 0301 	and.w	r3, r3, #1
 8005452:	2b00      	cmp	r3, #0
 8005454:	d005      	beq.n	8005462 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800545a:	f043 0208 	orr.w	r2, r3, #8
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005466:	2b00      	cmp	r3, #0
 8005468:	f000 81ed 	beq.w	8005846 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800546c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005470:	f003 0320 	and.w	r3, r3, #32
 8005474:	2b00      	cmp	r3, #0
 8005476:	d008      	beq.n	800548a <HAL_UART_IRQHandler+0x14e>
 8005478:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800547c:	f003 0320 	and.w	r3, r3, #32
 8005480:	2b00      	cmp	r3, #0
 8005482:	d002      	beq.n	800548a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005484:	6878      	ldr	r0, [r7, #4]
 8005486:	f000 fb92 	bl	8005bae <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	695b      	ldr	r3, [r3, #20]
 8005490:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005494:	2b40      	cmp	r3, #64	; 0x40
 8005496:	bf0c      	ite	eq
 8005498:	2301      	moveq	r3, #1
 800549a:	2300      	movne	r3, #0
 800549c:	b2db      	uxtb	r3, r3
 800549e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054a6:	f003 0308 	and.w	r3, r3, #8
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d103      	bne.n	80054b6 <HAL_UART_IRQHandler+0x17a>
 80054ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d04f      	beq.n	8005556 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80054b6:	6878      	ldr	r0, [r7, #4]
 80054b8:	f000 fa9a 	bl	80059f0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	695b      	ldr	r3, [r3, #20]
 80054c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054c6:	2b40      	cmp	r3, #64	; 0x40
 80054c8:	d141      	bne.n	800554e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	3314      	adds	r3, #20
 80054d0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80054d8:	e853 3f00 	ldrex	r3, [r3]
 80054dc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80054e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80054e4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80054e8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	3314      	adds	r3, #20
 80054f2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80054f6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80054fa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054fe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005502:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005506:	e841 2300 	strex	r3, r2, [r1]
 800550a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800550e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005512:	2b00      	cmp	r3, #0
 8005514:	d1d9      	bne.n	80054ca <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800551a:	2b00      	cmp	r3, #0
 800551c:	d013      	beq.n	8005546 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005522:	4a7d      	ldr	r2, [pc, #500]	; (8005718 <HAL_UART_IRQHandler+0x3dc>)
 8005524:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800552a:	4618      	mov	r0, r3
 800552c:	f7fd fed8 	bl	80032e0 <HAL_DMA_Abort_IT>
 8005530:	4603      	mov	r3, r0
 8005532:	2b00      	cmp	r3, #0
 8005534:	d016      	beq.n	8005564 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800553a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800553c:	687a      	ldr	r2, [r7, #4]
 800553e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005540:	4610      	mov	r0, r2
 8005542:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005544:	e00e      	b.n	8005564 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005546:	6878      	ldr	r0, [r7, #4]
 8005548:	f000 f990 	bl	800586c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800554c:	e00a      	b.n	8005564 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800554e:	6878      	ldr	r0, [r7, #4]
 8005550:	f000 f98c 	bl	800586c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005554:	e006      	b.n	8005564 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f000 f988 	bl	800586c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2200      	movs	r2, #0
 8005560:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005562:	e170      	b.n	8005846 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005564:	bf00      	nop
    return;
 8005566:	e16e      	b.n	8005846 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800556c:	2b01      	cmp	r3, #1
 800556e:	f040 814a 	bne.w	8005806 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005572:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005576:	f003 0310 	and.w	r3, r3, #16
 800557a:	2b00      	cmp	r3, #0
 800557c:	f000 8143 	beq.w	8005806 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005580:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005584:	f003 0310 	and.w	r3, r3, #16
 8005588:	2b00      	cmp	r3, #0
 800558a:	f000 813c 	beq.w	8005806 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800558e:	2300      	movs	r3, #0
 8005590:	60bb      	str	r3, [r7, #8]
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	60bb      	str	r3, [r7, #8]
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	685b      	ldr	r3, [r3, #4]
 80055a0:	60bb      	str	r3, [r7, #8]
 80055a2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	695b      	ldr	r3, [r3, #20]
 80055aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055ae:	2b40      	cmp	r3, #64	; 0x40
 80055b0:	f040 80b4 	bne.w	800571c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	685b      	ldr	r3, [r3, #4]
 80055bc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80055c0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	f000 8140 	beq.w	800584a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80055ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80055d2:	429a      	cmp	r2, r3
 80055d4:	f080 8139 	bcs.w	800584a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80055de:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055e4:	69db      	ldr	r3, [r3, #28]
 80055e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80055ea:	f000 8088 	beq.w	80056fe <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	330c      	adds	r3, #12
 80055f4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055f8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80055fc:	e853 3f00 	ldrex	r3, [r3]
 8005600:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005604:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005608:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800560c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	330c      	adds	r3, #12
 8005616:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800561a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800561e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005622:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005626:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800562a:	e841 2300 	strex	r3, r2, [r1]
 800562e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005632:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005636:	2b00      	cmp	r3, #0
 8005638:	d1d9      	bne.n	80055ee <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	3314      	adds	r3, #20
 8005640:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005642:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005644:	e853 3f00 	ldrex	r3, [r3]
 8005648:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800564a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800564c:	f023 0301 	bic.w	r3, r3, #1
 8005650:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	3314      	adds	r3, #20
 800565a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800565e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005662:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005664:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005666:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800566a:	e841 2300 	strex	r3, r2, [r1]
 800566e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005670:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005672:	2b00      	cmp	r3, #0
 8005674:	d1e1      	bne.n	800563a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	3314      	adds	r3, #20
 800567c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800567e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005680:	e853 3f00 	ldrex	r3, [r3]
 8005684:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005686:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005688:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800568c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	3314      	adds	r3, #20
 8005696:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800569a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800569c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800569e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80056a0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80056a2:	e841 2300 	strex	r3, r2, [r1]
 80056a6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80056a8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d1e3      	bne.n	8005676 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2220      	movs	r2, #32
 80056b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2200      	movs	r2, #0
 80056ba:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	330c      	adds	r3, #12
 80056c2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80056c6:	e853 3f00 	ldrex	r3, [r3]
 80056ca:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80056cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80056ce:	f023 0310 	bic.w	r3, r3, #16
 80056d2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	330c      	adds	r3, #12
 80056dc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80056e0:	65ba      	str	r2, [r7, #88]	; 0x58
 80056e2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056e4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80056e6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80056e8:	e841 2300 	strex	r3, r2, [r1]
 80056ec:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80056ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d1e3      	bne.n	80056bc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056f8:	4618      	mov	r0, r3
 80056fa:	f7fd fd81 	bl	8003200 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005706:	b29b      	uxth	r3, r3
 8005708:	1ad3      	subs	r3, r2, r3
 800570a:	b29b      	uxth	r3, r3
 800570c:	4619      	mov	r1, r3
 800570e:	6878      	ldr	r0, [r7, #4]
 8005710:	f000 f8b6 	bl	8005880 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005714:	e099      	b.n	800584a <HAL_UART_IRQHandler+0x50e>
 8005716:	bf00      	nop
 8005718:	08005ab7 	.word	0x08005ab7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005724:	b29b      	uxth	r3, r3
 8005726:	1ad3      	subs	r3, r2, r3
 8005728:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005730:	b29b      	uxth	r3, r3
 8005732:	2b00      	cmp	r3, #0
 8005734:	f000 808b 	beq.w	800584e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005738:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800573c:	2b00      	cmp	r3, #0
 800573e:	f000 8086 	beq.w	800584e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	330c      	adds	r3, #12
 8005748:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800574a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800574c:	e853 3f00 	ldrex	r3, [r3]
 8005750:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005752:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005754:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005758:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	330c      	adds	r3, #12
 8005762:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005766:	647a      	str	r2, [r7, #68]	; 0x44
 8005768:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800576a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800576c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800576e:	e841 2300 	strex	r3, r2, [r1]
 8005772:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005774:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005776:	2b00      	cmp	r3, #0
 8005778:	d1e3      	bne.n	8005742 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	3314      	adds	r3, #20
 8005780:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005784:	e853 3f00 	ldrex	r3, [r3]
 8005788:	623b      	str	r3, [r7, #32]
   return(result);
 800578a:	6a3b      	ldr	r3, [r7, #32]
 800578c:	f023 0301 	bic.w	r3, r3, #1
 8005790:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	3314      	adds	r3, #20
 800579a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800579e:	633a      	str	r2, [r7, #48]	; 0x30
 80057a0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057a2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80057a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80057a6:	e841 2300 	strex	r3, r2, [r1]
 80057aa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80057ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d1e3      	bne.n	800577a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	2220      	movs	r2, #32
 80057b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2200      	movs	r2, #0
 80057be:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	330c      	adds	r3, #12
 80057c6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057c8:	693b      	ldr	r3, [r7, #16]
 80057ca:	e853 3f00 	ldrex	r3, [r3]
 80057ce:	60fb      	str	r3, [r7, #12]
   return(result);
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	f023 0310 	bic.w	r3, r3, #16
 80057d6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	330c      	adds	r3, #12
 80057e0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80057e4:	61fa      	str	r2, [r7, #28]
 80057e6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057e8:	69b9      	ldr	r1, [r7, #24]
 80057ea:	69fa      	ldr	r2, [r7, #28]
 80057ec:	e841 2300 	strex	r3, r2, [r1]
 80057f0:	617b      	str	r3, [r7, #20]
   return(result);
 80057f2:	697b      	ldr	r3, [r7, #20]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d1e3      	bne.n	80057c0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80057f8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80057fc:	4619      	mov	r1, r3
 80057fe:	6878      	ldr	r0, [r7, #4]
 8005800:	f000 f83e 	bl	8005880 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005804:	e023      	b.n	800584e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005806:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800580a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800580e:	2b00      	cmp	r3, #0
 8005810:	d009      	beq.n	8005826 <HAL_UART_IRQHandler+0x4ea>
 8005812:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005816:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800581a:	2b00      	cmp	r3, #0
 800581c:	d003      	beq.n	8005826 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800581e:	6878      	ldr	r0, [r7, #4]
 8005820:	f000 f95d 	bl	8005ade <UART_Transmit_IT>
    return;
 8005824:	e014      	b.n	8005850 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005826:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800582a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800582e:	2b00      	cmp	r3, #0
 8005830:	d00e      	beq.n	8005850 <HAL_UART_IRQHandler+0x514>
 8005832:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005836:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800583a:	2b00      	cmp	r3, #0
 800583c:	d008      	beq.n	8005850 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800583e:	6878      	ldr	r0, [r7, #4]
 8005840:	f000 f99d 	bl	8005b7e <UART_EndTransmit_IT>
    return;
 8005844:	e004      	b.n	8005850 <HAL_UART_IRQHandler+0x514>
    return;
 8005846:	bf00      	nop
 8005848:	e002      	b.n	8005850 <HAL_UART_IRQHandler+0x514>
      return;
 800584a:	bf00      	nop
 800584c:	e000      	b.n	8005850 <HAL_UART_IRQHandler+0x514>
      return;
 800584e:	bf00      	nop
  }
}
 8005850:	37e8      	adds	r7, #232	; 0xe8
 8005852:	46bd      	mov	sp, r7
 8005854:	bd80      	pop	{r7, pc}
 8005856:	bf00      	nop

08005858 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005858:	b480      	push	{r7}
 800585a:	b083      	sub	sp, #12
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005860:	bf00      	nop
 8005862:	370c      	adds	r7, #12
 8005864:	46bd      	mov	sp, r7
 8005866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586a:	4770      	bx	lr

0800586c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800586c:	b480      	push	{r7}
 800586e:	b083      	sub	sp, #12
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005874:	bf00      	nop
 8005876:	370c      	adds	r7, #12
 8005878:	46bd      	mov	sp, r7
 800587a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587e:	4770      	bx	lr

08005880 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005880:	b480      	push	{r7}
 8005882:	b083      	sub	sp, #12
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
 8005888:	460b      	mov	r3, r1
 800588a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800588c:	bf00      	nop
 800588e:	370c      	adds	r7, #12
 8005890:	46bd      	mov	sp, r7
 8005892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005896:	4770      	bx	lr

08005898 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005898:	b580      	push	{r7, lr}
 800589a:	b090      	sub	sp, #64	; 0x40
 800589c:	af00      	add	r7, sp, #0
 800589e:	60f8      	str	r0, [r7, #12]
 80058a0:	60b9      	str	r1, [r7, #8]
 80058a2:	603b      	str	r3, [r7, #0]
 80058a4:	4613      	mov	r3, r2
 80058a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058a8:	e050      	b.n	800594c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80058ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058b0:	d04c      	beq.n	800594c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80058b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d007      	beq.n	80058c8 <UART_WaitOnFlagUntilTimeout+0x30>
 80058b8:	f7fc ffd2 	bl	8002860 <HAL_GetTick>
 80058bc:	4602      	mov	r2, r0
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	1ad3      	subs	r3, r2, r3
 80058c2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80058c4:	429a      	cmp	r2, r3
 80058c6:	d241      	bcs.n	800594c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	330c      	adds	r3, #12
 80058ce:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058d2:	e853 3f00 	ldrex	r3, [r3]
 80058d6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80058d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058da:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80058de:	63fb      	str	r3, [r7, #60]	; 0x3c
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	330c      	adds	r3, #12
 80058e6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80058e8:	637a      	str	r2, [r7, #52]	; 0x34
 80058ea:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ec:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80058ee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80058f0:	e841 2300 	strex	r3, r2, [r1]
 80058f4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80058f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d1e5      	bne.n	80058c8 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	3314      	adds	r3, #20
 8005902:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005904:	697b      	ldr	r3, [r7, #20]
 8005906:	e853 3f00 	ldrex	r3, [r3]
 800590a:	613b      	str	r3, [r7, #16]
   return(result);
 800590c:	693b      	ldr	r3, [r7, #16]
 800590e:	f023 0301 	bic.w	r3, r3, #1
 8005912:	63bb      	str	r3, [r7, #56]	; 0x38
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	3314      	adds	r3, #20
 800591a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800591c:	623a      	str	r2, [r7, #32]
 800591e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005920:	69f9      	ldr	r1, [r7, #28]
 8005922:	6a3a      	ldr	r2, [r7, #32]
 8005924:	e841 2300 	strex	r3, r2, [r1]
 8005928:	61bb      	str	r3, [r7, #24]
   return(result);
 800592a:	69bb      	ldr	r3, [r7, #24]
 800592c:	2b00      	cmp	r3, #0
 800592e:	d1e5      	bne.n	80058fc <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	2220      	movs	r2, #32
 8005934:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2220      	movs	r2, #32
 800593c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2200      	movs	r2, #0
 8005944:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005948:	2303      	movs	r3, #3
 800594a:	e00f      	b.n	800596c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	681a      	ldr	r2, [r3, #0]
 8005952:	68bb      	ldr	r3, [r7, #8]
 8005954:	4013      	ands	r3, r2
 8005956:	68ba      	ldr	r2, [r7, #8]
 8005958:	429a      	cmp	r2, r3
 800595a:	bf0c      	ite	eq
 800595c:	2301      	moveq	r3, #1
 800595e:	2300      	movne	r3, #0
 8005960:	b2db      	uxtb	r3, r3
 8005962:	461a      	mov	r2, r3
 8005964:	79fb      	ldrb	r3, [r7, #7]
 8005966:	429a      	cmp	r2, r3
 8005968:	d09f      	beq.n	80058aa <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800596a:	2300      	movs	r3, #0
}
 800596c:	4618      	mov	r0, r3
 800596e:	3740      	adds	r7, #64	; 0x40
 8005970:	46bd      	mov	sp, r7
 8005972:	bd80      	pop	{r7, pc}

08005974 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005974:	b480      	push	{r7}
 8005976:	b085      	sub	sp, #20
 8005978:	af00      	add	r7, sp, #0
 800597a:	60f8      	str	r0, [r7, #12]
 800597c:	60b9      	str	r1, [r7, #8]
 800597e:	4613      	mov	r3, r2
 8005980:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	68ba      	ldr	r2, [r7, #8]
 8005986:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	88fa      	ldrh	r2, [r7, #6]
 800598c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	88fa      	ldrh	r2, [r7, #6]
 8005992:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	2200      	movs	r2, #0
 8005998:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	2222      	movs	r2, #34	; 0x22
 800599e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	2200      	movs	r2, #0
 80059a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	691b      	ldr	r3, [r3, #16]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d007      	beq.n	80059c2 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	68da      	ldr	r2, [r3, #12]
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80059c0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	695a      	ldr	r2, [r3, #20]
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f042 0201 	orr.w	r2, r2, #1
 80059d0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	68da      	ldr	r2, [r3, #12]
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f042 0220 	orr.w	r2, r2, #32
 80059e0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80059e2:	2300      	movs	r3, #0
}
 80059e4:	4618      	mov	r0, r3
 80059e6:	3714      	adds	r7, #20
 80059e8:	46bd      	mov	sp, r7
 80059ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ee:	4770      	bx	lr

080059f0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80059f0:	b480      	push	{r7}
 80059f2:	b095      	sub	sp, #84	; 0x54
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	330c      	adds	r3, #12
 80059fe:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a02:	e853 3f00 	ldrex	r3, [r3]
 8005a06:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005a08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a0a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005a0e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	330c      	adds	r3, #12
 8005a16:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005a18:	643a      	str	r2, [r7, #64]	; 0x40
 8005a1a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a1c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005a1e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005a20:	e841 2300 	strex	r3, r2, [r1]
 8005a24:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005a26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d1e5      	bne.n	80059f8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	3314      	adds	r3, #20
 8005a32:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a34:	6a3b      	ldr	r3, [r7, #32]
 8005a36:	e853 3f00 	ldrex	r3, [r3]
 8005a3a:	61fb      	str	r3, [r7, #28]
   return(result);
 8005a3c:	69fb      	ldr	r3, [r7, #28]
 8005a3e:	f023 0301 	bic.w	r3, r3, #1
 8005a42:	64bb      	str	r3, [r7, #72]	; 0x48
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	3314      	adds	r3, #20
 8005a4a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005a4c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005a4e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a50:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005a52:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005a54:	e841 2300 	strex	r3, r2, [r1]
 8005a58:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d1e5      	bne.n	8005a2c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a64:	2b01      	cmp	r3, #1
 8005a66:	d119      	bne.n	8005a9c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	330c      	adds	r3, #12
 8005a6e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	e853 3f00 	ldrex	r3, [r3]
 8005a76:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a78:	68bb      	ldr	r3, [r7, #8]
 8005a7a:	f023 0310 	bic.w	r3, r3, #16
 8005a7e:	647b      	str	r3, [r7, #68]	; 0x44
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	330c      	adds	r3, #12
 8005a86:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005a88:	61ba      	str	r2, [r7, #24]
 8005a8a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a8c:	6979      	ldr	r1, [r7, #20]
 8005a8e:	69ba      	ldr	r2, [r7, #24]
 8005a90:	e841 2300 	strex	r3, r2, [r1]
 8005a94:	613b      	str	r3, [r7, #16]
   return(result);
 8005a96:	693b      	ldr	r3, [r7, #16]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d1e5      	bne.n	8005a68 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2220      	movs	r2, #32
 8005aa0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005aaa:	bf00      	nop
 8005aac:	3754      	adds	r7, #84	; 0x54
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab4:	4770      	bx	lr

08005ab6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005ab6:	b580      	push	{r7, lr}
 8005ab8:	b084      	sub	sp, #16
 8005aba:	af00      	add	r7, sp, #0
 8005abc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ac2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	2200      	movs	r2, #0
 8005ace:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005ad0:	68f8      	ldr	r0, [r7, #12]
 8005ad2:	f7ff fecb 	bl	800586c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ad6:	bf00      	nop
 8005ad8:	3710      	adds	r7, #16
 8005ada:	46bd      	mov	sp, r7
 8005adc:	bd80      	pop	{r7, pc}

08005ade <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005ade:	b480      	push	{r7}
 8005ae0:	b085      	sub	sp, #20
 8005ae2:	af00      	add	r7, sp, #0
 8005ae4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005aec:	b2db      	uxtb	r3, r3
 8005aee:	2b21      	cmp	r3, #33	; 0x21
 8005af0:	d13e      	bne.n	8005b70 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	689b      	ldr	r3, [r3, #8]
 8005af6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005afa:	d114      	bne.n	8005b26 <UART_Transmit_IT+0x48>
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	691b      	ldr	r3, [r3, #16]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d110      	bne.n	8005b26 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6a1b      	ldr	r3, [r3, #32]
 8005b08:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	881b      	ldrh	r3, [r3, #0]
 8005b0e:	461a      	mov	r2, r3
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b18:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6a1b      	ldr	r3, [r3, #32]
 8005b1e:	1c9a      	adds	r2, r3, #2
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	621a      	str	r2, [r3, #32]
 8005b24:	e008      	b.n	8005b38 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6a1b      	ldr	r3, [r3, #32]
 8005b2a:	1c59      	adds	r1, r3, #1
 8005b2c:	687a      	ldr	r2, [r7, #4]
 8005b2e:	6211      	str	r1, [r2, #32]
 8005b30:	781a      	ldrb	r2, [r3, #0]
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005b3c:	b29b      	uxth	r3, r3
 8005b3e:	3b01      	subs	r3, #1
 8005b40:	b29b      	uxth	r3, r3
 8005b42:	687a      	ldr	r2, [r7, #4]
 8005b44:	4619      	mov	r1, r3
 8005b46:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d10f      	bne.n	8005b6c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	68da      	ldr	r2, [r3, #12]
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005b5a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	68da      	ldr	r2, [r3, #12]
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005b6a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	e000      	b.n	8005b72 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005b70:	2302      	movs	r3, #2
  }
}
 8005b72:	4618      	mov	r0, r3
 8005b74:	3714      	adds	r7, #20
 8005b76:	46bd      	mov	sp, r7
 8005b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7c:	4770      	bx	lr

08005b7e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005b7e:	b580      	push	{r7, lr}
 8005b80:	b082      	sub	sp, #8
 8005b82:	af00      	add	r7, sp, #0
 8005b84:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	68da      	ldr	r2, [r3, #12]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b94:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2220      	movs	r2, #32
 8005b9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005b9e:	6878      	ldr	r0, [r7, #4]
 8005ba0:	f7ff fe5a 	bl	8005858 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005ba4:	2300      	movs	r3, #0
}
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	3708      	adds	r7, #8
 8005baa:	46bd      	mov	sp, r7
 8005bac:	bd80      	pop	{r7, pc}

08005bae <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005bae:	b580      	push	{r7, lr}
 8005bb0:	b08c      	sub	sp, #48	; 0x30
 8005bb2:	af00      	add	r7, sp, #0
 8005bb4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005bbc:	b2db      	uxtb	r3, r3
 8005bbe:	2b22      	cmp	r3, #34	; 0x22
 8005bc0:	f040 80ab 	bne.w	8005d1a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	689b      	ldr	r3, [r3, #8]
 8005bc8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bcc:	d117      	bne.n	8005bfe <UART_Receive_IT+0x50>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	691b      	ldr	r3, [r3, #16]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d113      	bne.n	8005bfe <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bde:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	685b      	ldr	r3, [r3, #4]
 8005be6:	b29b      	uxth	r3, r3
 8005be8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005bec:	b29a      	uxth	r2, r3
 8005bee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bf0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bf6:	1c9a      	adds	r2, r3, #2
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	629a      	str	r2, [r3, #40]	; 0x28
 8005bfc:	e026      	b.n	8005c4c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c02:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005c04:	2300      	movs	r3, #0
 8005c06:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	689b      	ldr	r3, [r3, #8]
 8005c0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c10:	d007      	beq.n	8005c22 <UART_Receive_IT+0x74>
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	689b      	ldr	r3, [r3, #8]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d10a      	bne.n	8005c30 <UART_Receive_IT+0x82>
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	691b      	ldr	r3, [r3, #16]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d106      	bne.n	8005c30 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	685b      	ldr	r3, [r3, #4]
 8005c28:	b2da      	uxtb	r2, r3
 8005c2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c2c:	701a      	strb	r2, [r3, #0]
 8005c2e:	e008      	b.n	8005c42 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	685b      	ldr	r3, [r3, #4]
 8005c36:	b2db      	uxtb	r3, r3
 8005c38:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005c3c:	b2da      	uxtb	r2, r3
 8005c3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c40:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c46:	1c5a      	adds	r2, r3, #1
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005c50:	b29b      	uxth	r3, r3
 8005c52:	3b01      	subs	r3, #1
 8005c54:	b29b      	uxth	r3, r3
 8005c56:	687a      	ldr	r2, [r7, #4]
 8005c58:	4619      	mov	r1, r3
 8005c5a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d15a      	bne.n	8005d16 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	68da      	ldr	r2, [r3, #12]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f022 0220 	bic.w	r2, r2, #32
 8005c6e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	68da      	ldr	r2, [r3, #12]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005c7e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	695a      	ldr	r2, [r3, #20]
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f022 0201 	bic.w	r2, r2, #1
 8005c8e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2220      	movs	r2, #32
 8005c94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c9c:	2b01      	cmp	r3, #1
 8005c9e:	d135      	bne.n	8005d0c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	330c      	adds	r3, #12
 8005cac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cae:	697b      	ldr	r3, [r7, #20]
 8005cb0:	e853 3f00 	ldrex	r3, [r3]
 8005cb4:	613b      	str	r3, [r7, #16]
   return(result);
 8005cb6:	693b      	ldr	r3, [r7, #16]
 8005cb8:	f023 0310 	bic.w	r3, r3, #16
 8005cbc:	627b      	str	r3, [r7, #36]	; 0x24
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	330c      	adds	r3, #12
 8005cc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005cc6:	623a      	str	r2, [r7, #32]
 8005cc8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cca:	69f9      	ldr	r1, [r7, #28]
 8005ccc:	6a3a      	ldr	r2, [r7, #32]
 8005cce:	e841 2300 	strex	r3, r2, [r1]
 8005cd2:	61bb      	str	r3, [r7, #24]
   return(result);
 8005cd4:	69bb      	ldr	r3, [r7, #24]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d1e5      	bne.n	8005ca6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f003 0310 	and.w	r3, r3, #16
 8005ce4:	2b10      	cmp	r3, #16
 8005ce6:	d10a      	bne.n	8005cfe <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005ce8:	2300      	movs	r3, #0
 8005cea:	60fb      	str	r3, [r7, #12]
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	60fb      	str	r3, [r7, #12]
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	685b      	ldr	r3, [r3, #4]
 8005cfa:	60fb      	str	r3, [r7, #12]
 8005cfc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005d02:	4619      	mov	r1, r3
 8005d04:	6878      	ldr	r0, [r7, #4]
 8005d06:	f7ff fdbb 	bl	8005880 <HAL_UARTEx_RxEventCallback>
 8005d0a:	e002      	b.n	8005d12 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005d0c:	6878      	ldr	r0, [r7, #4]
 8005d0e:	f7fb fadf 	bl	80012d0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005d12:	2300      	movs	r3, #0
 8005d14:	e002      	b.n	8005d1c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005d16:	2300      	movs	r3, #0
 8005d18:	e000      	b.n	8005d1c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005d1a:	2302      	movs	r3, #2
  }
}
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	3730      	adds	r7, #48	; 0x30
 8005d20:	46bd      	mov	sp, r7
 8005d22:	bd80      	pop	{r7, pc}

08005d24 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d28:	b0c0      	sub	sp, #256	; 0x100
 8005d2a:	af00      	add	r7, sp, #0
 8005d2c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	691b      	ldr	r3, [r3, #16]
 8005d38:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005d3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d40:	68d9      	ldr	r1, [r3, #12]
 8005d42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d46:	681a      	ldr	r2, [r3, #0]
 8005d48:	ea40 0301 	orr.w	r3, r0, r1
 8005d4c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005d4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d52:	689a      	ldr	r2, [r3, #8]
 8005d54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d58:	691b      	ldr	r3, [r3, #16]
 8005d5a:	431a      	orrs	r2, r3
 8005d5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d60:	695b      	ldr	r3, [r3, #20]
 8005d62:	431a      	orrs	r2, r3
 8005d64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d68:	69db      	ldr	r3, [r3, #28]
 8005d6a:	4313      	orrs	r3, r2
 8005d6c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005d70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	68db      	ldr	r3, [r3, #12]
 8005d78:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005d7c:	f021 010c 	bic.w	r1, r1, #12
 8005d80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d84:	681a      	ldr	r2, [r3, #0]
 8005d86:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005d8a:	430b      	orrs	r3, r1
 8005d8c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005d8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	695b      	ldr	r3, [r3, #20]
 8005d96:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005d9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d9e:	6999      	ldr	r1, [r3, #24]
 8005da0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005da4:	681a      	ldr	r2, [r3, #0]
 8005da6:	ea40 0301 	orr.w	r3, r0, r1
 8005daa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005dac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005db0:	681a      	ldr	r2, [r3, #0]
 8005db2:	4b8f      	ldr	r3, [pc, #572]	; (8005ff0 <UART_SetConfig+0x2cc>)
 8005db4:	429a      	cmp	r2, r3
 8005db6:	d005      	beq.n	8005dc4 <UART_SetConfig+0xa0>
 8005db8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005dbc:	681a      	ldr	r2, [r3, #0]
 8005dbe:	4b8d      	ldr	r3, [pc, #564]	; (8005ff4 <UART_SetConfig+0x2d0>)
 8005dc0:	429a      	cmp	r2, r3
 8005dc2:	d104      	bne.n	8005dce <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005dc4:	f7fe f902 	bl	8003fcc <HAL_RCC_GetPCLK2Freq>
 8005dc8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005dcc:	e003      	b.n	8005dd6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005dce:	f7fe f8e9 	bl	8003fa4 <HAL_RCC_GetPCLK1Freq>
 8005dd2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005dd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005dda:	69db      	ldr	r3, [r3, #28]
 8005ddc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005de0:	f040 810c 	bne.w	8005ffc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005de4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005de8:	2200      	movs	r2, #0
 8005dea:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005dee:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005df2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005df6:	4622      	mov	r2, r4
 8005df8:	462b      	mov	r3, r5
 8005dfa:	1891      	adds	r1, r2, r2
 8005dfc:	65b9      	str	r1, [r7, #88]	; 0x58
 8005dfe:	415b      	adcs	r3, r3
 8005e00:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005e02:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005e06:	4621      	mov	r1, r4
 8005e08:	eb12 0801 	adds.w	r8, r2, r1
 8005e0c:	4629      	mov	r1, r5
 8005e0e:	eb43 0901 	adc.w	r9, r3, r1
 8005e12:	f04f 0200 	mov.w	r2, #0
 8005e16:	f04f 0300 	mov.w	r3, #0
 8005e1a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005e1e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005e22:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005e26:	4690      	mov	r8, r2
 8005e28:	4699      	mov	r9, r3
 8005e2a:	4623      	mov	r3, r4
 8005e2c:	eb18 0303 	adds.w	r3, r8, r3
 8005e30:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005e34:	462b      	mov	r3, r5
 8005e36:	eb49 0303 	adc.w	r3, r9, r3
 8005e3a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005e3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e42:	685b      	ldr	r3, [r3, #4]
 8005e44:	2200      	movs	r2, #0
 8005e46:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005e4a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005e4e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005e52:	460b      	mov	r3, r1
 8005e54:	18db      	adds	r3, r3, r3
 8005e56:	653b      	str	r3, [r7, #80]	; 0x50
 8005e58:	4613      	mov	r3, r2
 8005e5a:	eb42 0303 	adc.w	r3, r2, r3
 8005e5e:	657b      	str	r3, [r7, #84]	; 0x54
 8005e60:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005e64:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005e68:	f7fa ff16 	bl	8000c98 <__aeabi_uldivmod>
 8005e6c:	4602      	mov	r2, r0
 8005e6e:	460b      	mov	r3, r1
 8005e70:	4b61      	ldr	r3, [pc, #388]	; (8005ff8 <UART_SetConfig+0x2d4>)
 8005e72:	fba3 2302 	umull	r2, r3, r3, r2
 8005e76:	095b      	lsrs	r3, r3, #5
 8005e78:	011c      	lsls	r4, r3, #4
 8005e7a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005e7e:	2200      	movs	r2, #0
 8005e80:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005e84:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005e88:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005e8c:	4642      	mov	r2, r8
 8005e8e:	464b      	mov	r3, r9
 8005e90:	1891      	adds	r1, r2, r2
 8005e92:	64b9      	str	r1, [r7, #72]	; 0x48
 8005e94:	415b      	adcs	r3, r3
 8005e96:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005e98:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005e9c:	4641      	mov	r1, r8
 8005e9e:	eb12 0a01 	adds.w	sl, r2, r1
 8005ea2:	4649      	mov	r1, r9
 8005ea4:	eb43 0b01 	adc.w	fp, r3, r1
 8005ea8:	f04f 0200 	mov.w	r2, #0
 8005eac:	f04f 0300 	mov.w	r3, #0
 8005eb0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005eb4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005eb8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005ebc:	4692      	mov	sl, r2
 8005ebe:	469b      	mov	fp, r3
 8005ec0:	4643      	mov	r3, r8
 8005ec2:	eb1a 0303 	adds.w	r3, sl, r3
 8005ec6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005eca:	464b      	mov	r3, r9
 8005ecc:	eb4b 0303 	adc.w	r3, fp, r3
 8005ed0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005ed4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ed8:	685b      	ldr	r3, [r3, #4]
 8005eda:	2200      	movs	r2, #0
 8005edc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005ee0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005ee4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005ee8:	460b      	mov	r3, r1
 8005eea:	18db      	adds	r3, r3, r3
 8005eec:	643b      	str	r3, [r7, #64]	; 0x40
 8005eee:	4613      	mov	r3, r2
 8005ef0:	eb42 0303 	adc.w	r3, r2, r3
 8005ef4:	647b      	str	r3, [r7, #68]	; 0x44
 8005ef6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005efa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005efe:	f7fa fecb 	bl	8000c98 <__aeabi_uldivmod>
 8005f02:	4602      	mov	r2, r0
 8005f04:	460b      	mov	r3, r1
 8005f06:	4611      	mov	r1, r2
 8005f08:	4b3b      	ldr	r3, [pc, #236]	; (8005ff8 <UART_SetConfig+0x2d4>)
 8005f0a:	fba3 2301 	umull	r2, r3, r3, r1
 8005f0e:	095b      	lsrs	r3, r3, #5
 8005f10:	2264      	movs	r2, #100	; 0x64
 8005f12:	fb02 f303 	mul.w	r3, r2, r3
 8005f16:	1acb      	subs	r3, r1, r3
 8005f18:	00db      	lsls	r3, r3, #3
 8005f1a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005f1e:	4b36      	ldr	r3, [pc, #216]	; (8005ff8 <UART_SetConfig+0x2d4>)
 8005f20:	fba3 2302 	umull	r2, r3, r3, r2
 8005f24:	095b      	lsrs	r3, r3, #5
 8005f26:	005b      	lsls	r3, r3, #1
 8005f28:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005f2c:	441c      	add	r4, r3
 8005f2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005f32:	2200      	movs	r2, #0
 8005f34:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005f38:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005f3c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005f40:	4642      	mov	r2, r8
 8005f42:	464b      	mov	r3, r9
 8005f44:	1891      	adds	r1, r2, r2
 8005f46:	63b9      	str	r1, [r7, #56]	; 0x38
 8005f48:	415b      	adcs	r3, r3
 8005f4a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005f4c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005f50:	4641      	mov	r1, r8
 8005f52:	1851      	adds	r1, r2, r1
 8005f54:	6339      	str	r1, [r7, #48]	; 0x30
 8005f56:	4649      	mov	r1, r9
 8005f58:	414b      	adcs	r3, r1
 8005f5a:	637b      	str	r3, [r7, #52]	; 0x34
 8005f5c:	f04f 0200 	mov.w	r2, #0
 8005f60:	f04f 0300 	mov.w	r3, #0
 8005f64:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005f68:	4659      	mov	r1, fp
 8005f6a:	00cb      	lsls	r3, r1, #3
 8005f6c:	4651      	mov	r1, sl
 8005f6e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005f72:	4651      	mov	r1, sl
 8005f74:	00ca      	lsls	r2, r1, #3
 8005f76:	4610      	mov	r0, r2
 8005f78:	4619      	mov	r1, r3
 8005f7a:	4603      	mov	r3, r0
 8005f7c:	4642      	mov	r2, r8
 8005f7e:	189b      	adds	r3, r3, r2
 8005f80:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005f84:	464b      	mov	r3, r9
 8005f86:	460a      	mov	r2, r1
 8005f88:	eb42 0303 	adc.w	r3, r2, r3
 8005f8c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005f90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f94:	685b      	ldr	r3, [r3, #4]
 8005f96:	2200      	movs	r2, #0
 8005f98:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005f9c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005fa0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005fa4:	460b      	mov	r3, r1
 8005fa6:	18db      	adds	r3, r3, r3
 8005fa8:	62bb      	str	r3, [r7, #40]	; 0x28
 8005faa:	4613      	mov	r3, r2
 8005fac:	eb42 0303 	adc.w	r3, r2, r3
 8005fb0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005fb2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005fb6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005fba:	f7fa fe6d 	bl	8000c98 <__aeabi_uldivmod>
 8005fbe:	4602      	mov	r2, r0
 8005fc0:	460b      	mov	r3, r1
 8005fc2:	4b0d      	ldr	r3, [pc, #52]	; (8005ff8 <UART_SetConfig+0x2d4>)
 8005fc4:	fba3 1302 	umull	r1, r3, r3, r2
 8005fc8:	095b      	lsrs	r3, r3, #5
 8005fca:	2164      	movs	r1, #100	; 0x64
 8005fcc:	fb01 f303 	mul.w	r3, r1, r3
 8005fd0:	1ad3      	subs	r3, r2, r3
 8005fd2:	00db      	lsls	r3, r3, #3
 8005fd4:	3332      	adds	r3, #50	; 0x32
 8005fd6:	4a08      	ldr	r2, [pc, #32]	; (8005ff8 <UART_SetConfig+0x2d4>)
 8005fd8:	fba2 2303 	umull	r2, r3, r2, r3
 8005fdc:	095b      	lsrs	r3, r3, #5
 8005fde:	f003 0207 	and.w	r2, r3, #7
 8005fe2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	4422      	add	r2, r4
 8005fea:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005fec:	e105      	b.n	80061fa <UART_SetConfig+0x4d6>
 8005fee:	bf00      	nop
 8005ff0:	40011000 	.word	0x40011000
 8005ff4:	40011400 	.word	0x40011400
 8005ff8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005ffc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006000:	2200      	movs	r2, #0
 8006002:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006006:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800600a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800600e:	4642      	mov	r2, r8
 8006010:	464b      	mov	r3, r9
 8006012:	1891      	adds	r1, r2, r2
 8006014:	6239      	str	r1, [r7, #32]
 8006016:	415b      	adcs	r3, r3
 8006018:	627b      	str	r3, [r7, #36]	; 0x24
 800601a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800601e:	4641      	mov	r1, r8
 8006020:	1854      	adds	r4, r2, r1
 8006022:	4649      	mov	r1, r9
 8006024:	eb43 0501 	adc.w	r5, r3, r1
 8006028:	f04f 0200 	mov.w	r2, #0
 800602c:	f04f 0300 	mov.w	r3, #0
 8006030:	00eb      	lsls	r3, r5, #3
 8006032:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006036:	00e2      	lsls	r2, r4, #3
 8006038:	4614      	mov	r4, r2
 800603a:	461d      	mov	r5, r3
 800603c:	4643      	mov	r3, r8
 800603e:	18e3      	adds	r3, r4, r3
 8006040:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006044:	464b      	mov	r3, r9
 8006046:	eb45 0303 	adc.w	r3, r5, r3
 800604a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800604e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006052:	685b      	ldr	r3, [r3, #4]
 8006054:	2200      	movs	r2, #0
 8006056:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800605a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800605e:	f04f 0200 	mov.w	r2, #0
 8006062:	f04f 0300 	mov.w	r3, #0
 8006066:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800606a:	4629      	mov	r1, r5
 800606c:	008b      	lsls	r3, r1, #2
 800606e:	4621      	mov	r1, r4
 8006070:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006074:	4621      	mov	r1, r4
 8006076:	008a      	lsls	r2, r1, #2
 8006078:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800607c:	f7fa fe0c 	bl	8000c98 <__aeabi_uldivmod>
 8006080:	4602      	mov	r2, r0
 8006082:	460b      	mov	r3, r1
 8006084:	4b60      	ldr	r3, [pc, #384]	; (8006208 <UART_SetConfig+0x4e4>)
 8006086:	fba3 2302 	umull	r2, r3, r3, r2
 800608a:	095b      	lsrs	r3, r3, #5
 800608c:	011c      	lsls	r4, r3, #4
 800608e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006092:	2200      	movs	r2, #0
 8006094:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006098:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800609c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80060a0:	4642      	mov	r2, r8
 80060a2:	464b      	mov	r3, r9
 80060a4:	1891      	adds	r1, r2, r2
 80060a6:	61b9      	str	r1, [r7, #24]
 80060a8:	415b      	adcs	r3, r3
 80060aa:	61fb      	str	r3, [r7, #28]
 80060ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80060b0:	4641      	mov	r1, r8
 80060b2:	1851      	adds	r1, r2, r1
 80060b4:	6139      	str	r1, [r7, #16]
 80060b6:	4649      	mov	r1, r9
 80060b8:	414b      	adcs	r3, r1
 80060ba:	617b      	str	r3, [r7, #20]
 80060bc:	f04f 0200 	mov.w	r2, #0
 80060c0:	f04f 0300 	mov.w	r3, #0
 80060c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80060c8:	4659      	mov	r1, fp
 80060ca:	00cb      	lsls	r3, r1, #3
 80060cc:	4651      	mov	r1, sl
 80060ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80060d2:	4651      	mov	r1, sl
 80060d4:	00ca      	lsls	r2, r1, #3
 80060d6:	4610      	mov	r0, r2
 80060d8:	4619      	mov	r1, r3
 80060da:	4603      	mov	r3, r0
 80060dc:	4642      	mov	r2, r8
 80060de:	189b      	adds	r3, r3, r2
 80060e0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80060e4:	464b      	mov	r3, r9
 80060e6:	460a      	mov	r2, r1
 80060e8:	eb42 0303 	adc.w	r3, r2, r3
 80060ec:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80060f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060f4:	685b      	ldr	r3, [r3, #4]
 80060f6:	2200      	movs	r2, #0
 80060f8:	67bb      	str	r3, [r7, #120]	; 0x78
 80060fa:	67fa      	str	r2, [r7, #124]	; 0x7c
 80060fc:	f04f 0200 	mov.w	r2, #0
 8006100:	f04f 0300 	mov.w	r3, #0
 8006104:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006108:	4649      	mov	r1, r9
 800610a:	008b      	lsls	r3, r1, #2
 800610c:	4641      	mov	r1, r8
 800610e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006112:	4641      	mov	r1, r8
 8006114:	008a      	lsls	r2, r1, #2
 8006116:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800611a:	f7fa fdbd 	bl	8000c98 <__aeabi_uldivmod>
 800611e:	4602      	mov	r2, r0
 8006120:	460b      	mov	r3, r1
 8006122:	4b39      	ldr	r3, [pc, #228]	; (8006208 <UART_SetConfig+0x4e4>)
 8006124:	fba3 1302 	umull	r1, r3, r3, r2
 8006128:	095b      	lsrs	r3, r3, #5
 800612a:	2164      	movs	r1, #100	; 0x64
 800612c:	fb01 f303 	mul.w	r3, r1, r3
 8006130:	1ad3      	subs	r3, r2, r3
 8006132:	011b      	lsls	r3, r3, #4
 8006134:	3332      	adds	r3, #50	; 0x32
 8006136:	4a34      	ldr	r2, [pc, #208]	; (8006208 <UART_SetConfig+0x4e4>)
 8006138:	fba2 2303 	umull	r2, r3, r2, r3
 800613c:	095b      	lsrs	r3, r3, #5
 800613e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006142:	441c      	add	r4, r3
 8006144:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006148:	2200      	movs	r2, #0
 800614a:	673b      	str	r3, [r7, #112]	; 0x70
 800614c:	677a      	str	r2, [r7, #116]	; 0x74
 800614e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006152:	4642      	mov	r2, r8
 8006154:	464b      	mov	r3, r9
 8006156:	1891      	adds	r1, r2, r2
 8006158:	60b9      	str	r1, [r7, #8]
 800615a:	415b      	adcs	r3, r3
 800615c:	60fb      	str	r3, [r7, #12]
 800615e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006162:	4641      	mov	r1, r8
 8006164:	1851      	adds	r1, r2, r1
 8006166:	6039      	str	r1, [r7, #0]
 8006168:	4649      	mov	r1, r9
 800616a:	414b      	adcs	r3, r1
 800616c:	607b      	str	r3, [r7, #4]
 800616e:	f04f 0200 	mov.w	r2, #0
 8006172:	f04f 0300 	mov.w	r3, #0
 8006176:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800617a:	4659      	mov	r1, fp
 800617c:	00cb      	lsls	r3, r1, #3
 800617e:	4651      	mov	r1, sl
 8006180:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006184:	4651      	mov	r1, sl
 8006186:	00ca      	lsls	r2, r1, #3
 8006188:	4610      	mov	r0, r2
 800618a:	4619      	mov	r1, r3
 800618c:	4603      	mov	r3, r0
 800618e:	4642      	mov	r2, r8
 8006190:	189b      	adds	r3, r3, r2
 8006192:	66bb      	str	r3, [r7, #104]	; 0x68
 8006194:	464b      	mov	r3, r9
 8006196:	460a      	mov	r2, r1
 8006198:	eb42 0303 	adc.w	r3, r2, r3
 800619c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800619e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061a2:	685b      	ldr	r3, [r3, #4]
 80061a4:	2200      	movs	r2, #0
 80061a6:	663b      	str	r3, [r7, #96]	; 0x60
 80061a8:	667a      	str	r2, [r7, #100]	; 0x64
 80061aa:	f04f 0200 	mov.w	r2, #0
 80061ae:	f04f 0300 	mov.w	r3, #0
 80061b2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80061b6:	4649      	mov	r1, r9
 80061b8:	008b      	lsls	r3, r1, #2
 80061ba:	4641      	mov	r1, r8
 80061bc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80061c0:	4641      	mov	r1, r8
 80061c2:	008a      	lsls	r2, r1, #2
 80061c4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80061c8:	f7fa fd66 	bl	8000c98 <__aeabi_uldivmod>
 80061cc:	4602      	mov	r2, r0
 80061ce:	460b      	mov	r3, r1
 80061d0:	4b0d      	ldr	r3, [pc, #52]	; (8006208 <UART_SetConfig+0x4e4>)
 80061d2:	fba3 1302 	umull	r1, r3, r3, r2
 80061d6:	095b      	lsrs	r3, r3, #5
 80061d8:	2164      	movs	r1, #100	; 0x64
 80061da:	fb01 f303 	mul.w	r3, r1, r3
 80061de:	1ad3      	subs	r3, r2, r3
 80061e0:	011b      	lsls	r3, r3, #4
 80061e2:	3332      	adds	r3, #50	; 0x32
 80061e4:	4a08      	ldr	r2, [pc, #32]	; (8006208 <UART_SetConfig+0x4e4>)
 80061e6:	fba2 2303 	umull	r2, r3, r2, r3
 80061ea:	095b      	lsrs	r3, r3, #5
 80061ec:	f003 020f 	and.w	r2, r3, #15
 80061f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	4422      	add	r2, r4
 80061f8:	609a      	str	r2, [r3, #8]
}
 80061fa:	bf00      	nop
 80061fc:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006200:	46bd      	mov	sp, r7
 8006202:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006206:	bf00      	nop
 8006208:	51eb851f 	.word	0x51eb851f

0800620c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800620c:	b480      	push	{r7}
 800620e:	b085      	sub	sp, #20
 8006210:	af00      	add	r7, sp, #0
 8006212:	4603      	mov	r3, r0
 8006214:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006216:	2300      	movs	r3, #0
 8006218:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800621a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800621e:	2b84      	cmp	r3, #132	; 0x84
 8006220:	d005      	beq.n	800622e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8006222:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	4413      	add	r3, r2
 800622a:	3303      	adds	r3, #3
 800622c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800622e:	68fb      	ldr	r3, [r7, #12]
}
 8006230:	4618      	mov	r0, r3
 8006232:	3714      	adds	r7, #20
 8006234:	46bd      	mov	sp, r7
 8006236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623a:	4770      	bx	lr

0800623c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800623c:	b580      	push	{r7, lr}
 800623e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006240:	f000 faf6 	bl	8006830 <vTaskStartScheduler>
  
  return osOK;
 8006244:	2300      	movs	r3, #0
}
 8006246:	4618      	mov	r0, r3
 8006248:	bd80      	pop	{r7, pc}

0800624a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800624a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800624c:	b089      	sub	sp, #36	; 0x24
 800624e:	af04      	add	r7, sp, #16
 8006250:	6078      	str	r0, [r7, #4]
 8006252:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	695b      	ldr	r3, [r3, #20]
 8006258:	2b00      	cmp	r3, #0
 800625a:	d020      	beq.n	800629e <osThreadCreate+0x54>
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	699b      	ldr	r3, [r3, #24]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d01c      	beq.n	800629e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	685c      	ldr	r4, [r3, #4]
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681d      	ldr	r5, [r3, #0]
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	691e      	ldr	r6, [r3, #16]
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006276:	4618      	mov	r0, r3
 8006278:	f7ff ffc8 	bl	800620c <makeFreeRtosPriority>
 800627c:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	695b      	ldr	r3, [r3, #20]
 8006282:	687a      	ldr	r2, [r7, #4]
 8006284:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006286:	9202      	str	r2, [sp, #8]
 8006288:	9301      	str	r3, [sp, #4]
 800628a:	9100      	str	r1, [sp, #0]
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	4632      	mov	r2, r6
 8006290:	4629      	mov	r1, r5
 8006292:	4620      	mov	r0, r4
 8006294:	f000 f8ed 	bl	8006472 <xTaskCreateStatic>
 8006298:	4603      	mov	r3, r0
 800629a:	60fb      	str	r3, [r7, #12]
 800629c:	e01c      	b.n	80062d8 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	685c      	ldr	r4, [r3, #4]
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80062aa:	b29e      	uxth	r6, r3
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80062b2:	4618      	mov	r0, r3
 80062b4:	f7ff ffaa 	bl	800620c <makeFreeRtosPriority>
 80062b8:	4602      	mov	r2, r0
 80062ba:	f107 030c 	add.w	r3, r7, #12
 80062be:	9301      	str	r3, [sp, #4]
 80062c0:	9200      	str	r2, [sp, #0]
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	4632      	mov	r2, r6
 80062c6:	4629      	mov	r1, r5
 80062c8:	4620      	mov	r0, r4
 80062ca:	f000 f92f 	bl	800652c <xTaskCreate>
 80062ce:	4603      	mov	r3, r0
 80062d0:	2b01      	cmp	r3, #1
 80062d2:	d001      	beq.n	80062d8 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80062d4:	2300      	movs	r3, #0
 80062d6:	e000      	b.n	80062da <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80062d8:	68fb      	ldr	r3, [r7, #12]
}
 80062da:	4618      	mov	r0, r3
 80062dc:	3714      	adds	r7, #20
 80062de:	46bd      	mov	sp, r7
 80062e0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080062e2 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80062e2:	b580      	push	{r7, lr}
 80062e4:	b084      	sub	sp, #16
 80062e6:	af00      	add	r7, sp, #0
 80062e8:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d001      	beq.n	80062f8 <osDelay+0x16>
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	e000      	b.n	80062fa <osDelay+0x18>
 80062f8:	2301      	movs	r3, #1
 80062fa:	4618      	mov	r0, r3
 80062fc:	f000 fa64 	bl	80067c8 <vTaskDelay>
  
  return osOK;
 8006300:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8006302:	4618      	mov	r0, r3
 8006304:	3710      	adds	r7, #16
 8006306:	46bd      	mov	sp, r7
 8006308:	bd80      	pop	{r7, pc}

0800630a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800630a:	b480      	push	{r7}
 800630c:	b083      	sub	sp, #12
 800630e:	af00      	add	r7, sp, #0
 8006310:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	f103 0208 	add.w	r2, r3, #8
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	f04f 32ff 	mov.w	r2, #4294967295
 8006322:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	f103 0208 	add.w	r2, r3, #8
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	f103 0208 	add.w	r2, r3, #8
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2200      	movs	r2, #0
 800633c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800633e:	bf00      	nop
 8006340:	370c      	adds	r7, #12
 8006342:	46bd      	mov	sp, r7
 8006344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006348:	4770      	bx	lr

0800634a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800634a:	b480      	push	{r7}
 800634c:	b083      	sub	sp, #12
 800634e:	af00      	add	r7, sp, #0
 8006350:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2200      	movs	r2, #0
 8006356:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006358:	bf00      	nop
 800635a:	370c      	adds	r7, #12
 800635c:	46bd      	mov	sp, r7
 800635e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006362:	4770      	bx	lr

08006364 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006364:	b480      	push	{r7}
 8006366:	b085      	sub	sp, #20
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]
 800636c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	68fa      	ldr	r2, [r7, #12]
 8006378:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	689a      	ldr	r2, [r3, #8]
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	689b      	ldr	r3, [r3, #8]
 8006386:	683a      	ldr	r2, [r7, #0]
 8006388:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	683a      	ldr	r2, [r7, #0]
 800638e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	687a      	ldr	r2, [r7, #4]
 8006394:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	1c5a      	adds	r2, r3, #1
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	601a      	str	r2, [r3, #0]
}
 80063a0:	bf00      	nop
 80063a2:	3714      	adds	r7, #20
 80063a4:	46bd      	mov	sp, r7
 80063a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063aa:	4770      	bx	lr

080063ac <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80063ac:	b480      	push	{r7}
 80063ae:	b085      	sub	sp, #20
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
 80063b4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80063bc:	68bb      	ldr	r3, [r7, #8]
 80063be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063c2:	d103      	bne.n	80063cc <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	691b      	ldr	r3, [r3, #16]
 80063c8:	60fb      	str	r3, [r7, #12]
 80063ca:	e00c      	b.n	80063e6 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	3308      	adds	r3, #8
 80063d0:	60fb      	str	r3, [r7, #12]
 80063d2:	e002      	b.n	80063da <vListInsert+0x2e>
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	685b      	ldr	r3, [r3, #4]
 80063d8:	60fb      	str	r3, [r7, #12]
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	685b      	ldr	r3, [r3, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	68ba      	ldr	r2, [r7, #8]
 80063e2:	429a      	cmp	r2, r3
 80063e4:	d2f6      	bcs.n	80063d4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	685a      	ldr	r2, [r3, #4]
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	685b      	ldr	r3, [r3, #4]
 80063f2:	683a      	ldr	r2, [r7, #0]
 80063f4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	68fa      	ldr	r2, [r7, #12]
 80063fa:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	683a      	ldr	r2, [r7, #0]
 8006400:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	687a      	ldr	r2, [r7, #4]
 8006406:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	1c5a      	adds	r2, r3, #1
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	601a      	str	r2, [r3, #0]
}
 8006412:	bf00      	nop
 8006414:	3714      	adds	r7, #20
 8006416:	46bd      	mov	sp, r7
 8006418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641c:	4770      	bx	lr

0800641e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800641e:	b480      	push	{r7}
 8006420:	b085      	sub	sp, #20
 8006422:	af00      	add	r7, sp, #0
 8006424:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	691b      	ldr	r3, [r3, #16]
 800642a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	685b      	ldr	r3, [r3, #4]
 8006430:	687a      	ldr	r2, [r7, #4]
 8006432:	6892      	ldr	r2, [r2, #8]
 8006434:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	689b      	ldr	r3, [r3, #8]
 800643a:	687a      	ldr	r2, [r7, #4]
 800643c:	6852      	ldr	r2, [r2, #4]
 800643e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	685b      	ldr	r3, [r3, #4]
 8006444:	687a      	ldr	r2, [r7, #4]
 8006446:	429a      	cmp	r2, r3
 8006448:	d103      	bne.n	8006452 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	689a      	ldr	r2, [r3, #8]
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2200      	movs	r2, #0
 8006456:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	1e5a      	subs	r2, r3, #1
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
}
 8006466:	4618      	mov	r0, r3
 8006468:	3714      	adds	r7, #20
 800646a:	46bd      	mov	sp, r7
 800646c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006470:	4770      	bx	lr

08006472 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006472:	b580      	push	{r7, lr}
 8006474:	b08e      	sub	sp, #56	; 0x38
 8006476:	af04      	add	r7, sp, #16
 8006478:	60f8      	str	r0, [r7, #12]
 800647a:	60b9      	str	r1, [r7, #8]
 800647c:	607a      	str	r2, [r7, #4]
 800647e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006480:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006482:	2b00      	cmp	r3, #0
 8006484:	d10a      	bne.n	800649c <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006486:	f04f 0350 	mov.w	r3, #80	; 0x50
 800648a:	f383 8811 	msr	BASEPRI, r3
 800648e:	f3bf 8f6f 	isb	sy
 8006492:	f3bf 8f4f 	dsb	sy
 8006496:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006498:	bf00      	nop
 800649a:	e7fe      	b.n	800649a <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800649c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d10a      	bne.n	80064b8 <xTaskCreateStatic+0x46>
	__asm volatile
 80064a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064a6:	f383 8811 	msr	BASEPRI, r3
 80064aa:	f3bf 8f6f 	isb	sy
 80064ae:	f3bf 8f4f 	dsb	sy
 80064b2:	61fb      	str	r3, [r7, #28]
}
 80064b4:	bf00      	nop
 80064b6:	e7fe      	b.n	80064b6 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80064b8:	23b4      	movs	r3, #180	; 0xb4
 80064ba:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80064bc:	693b      	ldr	r3, [r7, #16]
 80064be:	2bb4      	cmp	r3, #180	; 0xb4
 80064c0:	d00a      	beq.n	80064d8 <xTaskCreateStatic+0x66>
	__asm volatile
 80064c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064c6:	f383 8811 	msr	BASEPRI, r3
 80064ca:	f3bf 8f6f 	isb	sy
 80064ce:	f3bf 8f4f 	dsb	sy
 80064d2:	61bb      	str	r3, [r7, #24]
}
 80064d4:	bf00      	nop
 80064d6:	e7fe      	b.n	80064d6 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80064d8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80064da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d01e      	beq.n	800651e <xTaskCreateStatic+0xac>
 80064e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d01b      	beq.n	800651e <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80064e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064e8:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80064ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064ec:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80064ee:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80064f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064f2:	2202      	movs	r2, #2
 80064f4:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80064f8:	2300      	movs	r3, #0
 80064fa:	9303      	str	r3, [sp, #12]
 80064fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064fe:	9302      	str	r3, [sp, #8]
 8006500:	f107 0314 	add.w	r3, r7, #20
 8006504:	9301      	str	r3, [sp, #4]
 8006506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006508:	9300      	str	r3, [sp, #0]
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	687a      	ldr	r2, [r7, #4]
 800650e:	68b9      	ldr	r1, [r7, #8]
 8006510:	68f8      	ldr	r0, [r7, #12]
 8006512:	f000 f851 	bl	80065b8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006516:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006518:	f000 f8ec 	bl	80066f4 <prvAddNewTaskToReadyList>
 800651c:	e001      	b.n	8006522 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800651e:	2300      	movs	r3, #0
 8006520:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006522:	697b      	ldr	r3, [r7, #20]
	}
 8006524:	4618      	mov	r0, r3
 8006526:	3728      	adds	r7, #40	; 0x28
 8006528:	46bd      	mov	sp, r7
 800652a:	bd80      	pop	{r7, pc}

0800652c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800652c:	b580      	push	{r7, lr}
 800652e:	b08c      	sub	sp, #48	; 0x30
 8006530:	af04      	add	r7, sp, #16
 8006532:	60f8      	str	r0, [r7, #12]
 8006534:	60b9      	str	r1, [r7, #8]
 8006536:	603b      	str	r3, [r7, #0]
 8006538:	4613      	mov	r3, r2
 800653a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800653c:	88fb      	ldrh	r3, [r7, #6]
 800653e:	009b      	lsls	r3, r3, #2
 8006540:	4618      	mov	r0, r3
 8006542:	f000 fef1 	bl	8007328 <pvPortMalloc>
 8006546:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006548:	697b      	ldr	r3, [r7, #20]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d00e      	beq.n	800656c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800654e:	20b4      	movs	r0, #180	; 0xb4
 8006550:	f000 feea 	bl	8007328 <pvPortMalloc>
 8006554:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006556:	69fb      	ldr	r3, [r7, #28]
 8006558:	2b00      	cmp	r3, #0
 800655a:	d003      	beq.n	8006564 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800655c:	69fb      	ldr	r3, [r7, #28]
 800655e:	697a      	ldr	r2, [r7, #20]
 8006560:	631a      	str	r2, [r3, #48]	; 0x30
 8006562:	e005      	b.n	8006570 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006564:	6978      	ldr	r0, [r7, #20]
 8006566:	f000 ffab 	bl	80074c0 <vPortFree>
 800656a:	e001      	b.n	8006570 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800656c:	2300      	movs	r3, #0
 800656e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006570:	69fb      	ldr	r3, [r7, #28]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d017      	beq.n	80065a6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006576:	69fb      	ldr	r3, [r7, #28]
 8006578:	2200      	movs	r2, #0
 800657a:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800657e:	88fa      	ldrh	r2, [r7, #6]
 8006580:	2300      	movs	r3, #0
 8006582:	9303      	str	r3, [sp, #12]
 8006584:	69fb      	ldr	r3, [r7, #28]
 8006586:	9302      	str	r3, [sp, #8]
 8006588:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800658a:	9301      	str	r3, [sp, #4]
 800658c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800658e:	9300      	str	r3, [sp, #0]
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	68b9      	ldr	r1, [r7, #8]
 8006594:	68f8      	ldr	r0, [r7, #12]
 8006596:	f000 f80f 	bl	80065b8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800659a:	69f8      	ldr	r0, [r7, #28]
 800659c:	f000 f8aa 	bl	80066f4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80065a0:	2301      	movs	r3, #1
 80065a2:	61bb      	str	r3, [r7, #24]
 80065a4:	e002      	b.n	80065ac <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80065a6:	f04f 33ff 	mov.w	r3, #4294967295
 80065aa:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80065ac:	69bb      	ldr	r3, [r7, #24]
	}
 80065ae:	4618      	mov	r0, r3
 80065b0:	3720      	adds	r7, #32
 80065b2:	46bd      	mov	sp, r7
 80065b4:	bd80      	pop	{r7, pc}
	...

080065b8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b088      	sub	sp, #32
 80065bc:	af00      	add	r7, sp, #0
 80065be:	60f8      	str	r0, [r7, #12]
 80065c0:	60b9      	str	r1, [r7, #8]
 80065c2:	607a      	str	r2, [r7, #4]
 80065c4:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80065c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80065d0:	3b01      	subs	r3, #1
 80065d2:	009b      	lsls	r3, r3, #2
 80065d4:	4413      	add	r3, r2
 80065d6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80065d8:	69bb      	ldr	r3, [r7, #24]
 80065da:	f023 0307 	bic.w	r3, r3, #7
 80065de:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80065e0:	69bb      	ldr	r3, [r7, #24]
 80065e2:	f003 0307 	and.w	r3, r3, #7
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d00a      	beq.n	8006600 <prvInitialiseNewTask+0x48>
	__asm volatile
 80065ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065ee:	f383 8811 	msr	BASEPRI, r3
 80065f2:	f3bf 8f6f 	isb	sy
 80065f6:	f3bf 8f4f 	dsb	sy
 80065fa:	617b      	str	r3, [r7, #20]
}
 80065fc:	bf00      	nop
 80065fe:	e7fe      	b.n	80065fe <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006600:	68bb      	ldr	r3, [r7, #8]
 8006602:	2b00      	cmp	r3, #0
 8006604:	d01f      	beq.n	8006646 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006606:	2300      	movs	r3, #0
 8006608:	61fb      	str	r3, [r7, #28]
 800660a:	e012      	b.n	8006632 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800660c:	68ba      	ldr	r2, [r7, #8]
 800660e:	69fb      	ldr	r3, [r7, #28]
 8006610:	4413      	add	r3, r2
 8006612:	7819      	ldrb	r1, [r3, #0]
 8006614:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006616:	69fb      	ldr	r3, [r7, #28]
 8006618:	4413      	add	r3, r2
 800661a:	3334      	adds	r3, #52	; 0x34
 800661c:	460a      	mov	r2, r1
 800661e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006620:	68ba      	ldr	r2, [r7, #8]
 8006622:	69fb      	ldr	r3, [r7, #28]
 8006624:	4413      	add	r3, r2
 8006626:	781b      	ldrb	r3, [r3, #0]
 8006628:	2b00      	cmp	r3, #0
 800662a:	d006      	beq.n	800663a <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800662c:	69fb      	ldr	r3, [r7, #28]
 800662e:	3301      	adds	r3, #1
 8006630:	61fb      	str	r3, [r7, #28]
 8006632:	69fb      	ldr	r3, [r7, #28]
 8006634:	2b0f      	cmp	r3, #15
 8006636:	d9e9      	bls.n	800660c <prvInitialiseNewTask+0x54>
 8006638:	e000      	b.n	800663c <prvInitialiseNewTask+0x84>
			{
				break;
 800663a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800663c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800663e:	2200      	movs	r2, #0
 8006640:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006644:	e003      	b.n	800664e <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006646:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006648:	2200      	movs	r2, #0
 800664a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800664e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006650:	2b06      	cmp	r3, #6
 8006652:	d901      	bls.n	8006658 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006654:	2306      	movs	r3, #6
 8006656:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006658:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800665a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800665c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800665e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006660:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006662:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006664:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006666:	2200      	movs	r2, #0
 8006668:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800666a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800666c:	3304      	adds	r3, #4
 800666e:	4618      	mov	r0, r3
 8006670:	f7ff fe6b 	bl	800634a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006674:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006676:	3318      	adds	r3, #24
 8006678:	4618      	mov	r0, r3
 800667a:	f7ff fe66 	bl	800634a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800667e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006680:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006682:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006684:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006686:	f1c3 0207 	rsb	r2, r3, #7
 800668a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800668c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800668e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006690:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006692:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006694:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006696:	2200      	movs	r2, #0
 8006698:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800669c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800669e:	2200      	movs	r2, #0
 80066a0:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80066a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066a6:	334c      	adds	r3, #76	; 0x4c
 80066a8:	2260      	movs	r2, #96	; 0x60
 80066aa:	2100      	movs	r1, #0
 80066ac:	4618      	mov	r0, r3
 80066ae:	f001 f956 	bl	800795e <memset>
 80066b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066b4:	4a0c      	ldr	r2, [pc, #48]	; (80066e8 <prvInitialiseNewTask+0x130>)
 80066b6:	651a      	str	r2, [r3, #80]	; 0x50
 80066b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066ba:	4a0c      	ldr	r2, [pc, #48]	; (80066ec <prvInitialiseNewTask+0x134>)
 80066bc:	655a      	str	r2, [r3, #84]	; 0x54
 80066be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066c0:	4a0b      	ldr	r2, [pc, #44]	; (80066f0 <prvInitialiseNewTask+0x138>)
 80066c2:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80066c4:	683a      	ldr	r2, [r7, #0]
 80066c6:	68f9      	ldr	r1, [r7, #12]
 80066c8:	69b8      	ldr	r0, [r7, #24]
 80066ca:	f000 fc1f 	bl	8006f0c <pxPortInitialiseStack>
 80066ce:	4602      	mov	r2, r0
 80066d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066d2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80066d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d002      	beq.n	80066e0 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80066da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80066de:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80066e0:	bf00      	nop
 80066e2:	3720      	adds	r7, #32
 80066e4:	46bd      	mov	sp, r7
 80066e6:	bd80      	pop	{r7, pc}
 80066e8:	0800c2a4 	.word	0x0800c2a4
 80066ec:	0800c2c4 	.word	0x0800c2c4
 80066f0:	0800c284 	.word	0x0800c284

080066f4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b082      	sub	sp, #8
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80066fc:	f000 fd32 	bl	8007164 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006700:	4b2a      	ldr	r3, [pc, #168]	; (80067ac <prvAddNewTaskToReadyList+0xb8>)
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	3301      	adds	r3, #1
 8006706:	4a29      	ldr	r2, [pc, #164]	; (80067ac <prvAddNewTaskToReadyList+0xb8>)
 8006708:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800670a:	4b29      	ldr	r3, [pc, #164]	; (80067b0 <prvAddNewTaskToReadyList+0xbc>)
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	2b00      	cmp	r3, #0
 8006710:	d109      	bne.n	8006726 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006712:	4a27      	ldr	r2, [pc, #156]	; (80067b0 <prvAddNewTaskToReadyList+0xbc>)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006718:	4b24      	ldr	r3, [pc, #144]	; (80067ac <prvAddNewTaskToReadyList+0xb8>)
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	2b01      	cmp	r3, #1
 800671e:	d110      	bne.n	8006742 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006720:	f000 facc 	bl	8006cbc <prvInitialiseTaskLists>
 8006724:	e00d      	b.n	8006742 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006726:	4b23      	ldr	r3, [pc, #140]	; (80067b4 <prvAddNewTaskToReadyList+0xc0>)
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d109      	bne.n	8006742 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800672e:	4b20      	ldr	r3, [pc, #128]	; (80067b0 <prvAddNewTaskToReadyList+0xbc>)
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006738:	429a      	cmp	r2, r3
 800673a:	d802      	bhi.n	8006742 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800673c:	4a1c      	ldr	r2, [pc, #112]	; (80067b0 <prvAddNewTaskToReadyList+0xbc>)
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006742:	4b1d      	ldr	r3, [pc, #116]	; (80067b8 <prvAddNewTaskToReadyList+0xc4>)
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	3301      	adds	r3, #1
 8006748:	4a1b      	ldr	r2, [pc, #108]	; (80067b8 <prvAddNewTaskToReadyList+0xc4>)
 800674a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006750:	2201      	movs	r2, #1
 8006752:	409a      	lsls	r2, r3
 8006754:	4b19      	ldr	r3, [pc, #100]	; (80067bc <prvAddNewTaskToReadyList+0xc8>)
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	4313      	orrs	r3, r2
 800675a:	4a18      	ldr	r2, [pc, #96]	; (80067bc <prvAddNewTaskToReadyList+0xc8>)
 800675c:	6013      	str	r3, [r2, #0]
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006762:	4613      	mov	r3, r2
 8006764:	009b      	lsls	r3, r3, #2
 8006766:	4413      	add	r3, r2
 8006768:	009b      	lsls	r3, r3, #2
 800676a:	4a15      	ldr	r2, [pc, #84]	; (80067c0 <prvAddNewTaskToReadyList+0xcc>)
 800676c:	441a      	add	r2, r3
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	3304      	adds	r3, #4
 8006772:	4619      	mov	r1, r3
 8006774:	4610      	mov	r0, r2
 8006776:	f7ff fdf5 	bl	8006364 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800677a:	f000 fd23 	bl	80071c4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800677e:	4b0d      	ldr	r3, [pc, #52]	; (80067b4 <prvAddNewTaskToReadyList+0xc0>)
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d00e      	beq.n	80067a4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006786:	4b0a      	ldr	r3, [pc, #40]	; (80067b0 <prvAddNewTaskToReadyList+0xbc>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006790:	429a      	cmp	r2, r3
 8006792:	d207      	bcs.n	80067a4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006794:	4b0b      	ldr	r3, [pc, #44]	; (80067c4 <prvAddNewTaskToReadyList+0xd0>)
 8006796:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800679a:	601a      	str	r2, [r3, #0]
 800679c:	f3bf 8f4f 	dsb	sy
 80067a0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80067a4:	bf00      	nop
 80067a6:	3708      	adds	r7, #8
 80067a8:	46bd      	mov	sp, r7
 80067aa:	bd80      	pop	{r7, pc}
 80067ac:	2000092c 	.word	0x2000092c
 80067b0:	2000082c 	.word	0x2000082c
 80067b4:	20000938 	.word	0x20000938
 80067b8:	20000948 	.word	0x20000948
 80067bc:	20000934 	.word	0x20000934
 80067c0:	20000830 	.word	0x20000830
 80067c4:	e000ed04 	.word	0xe000ed04

080067c8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b084      	sub	sp, #16
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80067d0:	2300      	movs	r3, #0
 80067d2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d017      	beq.n	800680a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80067da:	4b13      	ldr	r3, [pc, #76]	; (8006828 <vTaskDelay+0x60>)
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d00a      	beq.n	80067f8 <vTaskDelay+0x30>
	__asm volatile
 80067e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067e6:	f383 8811 	msr	BASEPRI, r3
 80067ea:	f3bf 8f6f 	isb	sy
 80067ee:	f3bf 8f4f 	dsb	sy
 80067f2:	60bb      	str	r3, [r7, #8]
}
 80067f4:	bf00      	nop
 80067f6:	e7fe      	b.n	80067f6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80067f8:	f000 f884 	bl	8006904 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80067fc:	2100      	movs	r1, #0
 80067fe:	6878      	ldr	r0, [r7, #4]
 8006800:	f000 fb1e 	bl	8006e40 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006804:	f000 f88c 	bl	8006920 <xTaskResumeAll>
 8006808:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d107      	bne.n	8006820 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006810:	4b06      	ldr	r3, [pc, #24]	; (800682c <vTaskDelay+0x64>)
 8006812:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006816:	601a      	str	r2, [r3, #0]
 8006818:	f3bf 8f4f 	dsb	sy
 800681c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006820:	bf00      	nop
 8006822:	3710      	adds	r7, #16
 8006824:	46bd      	mov	sp, r7
 8006826:	bd80      	pop	{r7, pc}
 8006828:	20000954 	.word	0x20000954
 800682c:	e000ed04 	.word	0xe000ed04

08006830 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006830:	b580      	push	{r7, lr}
 8006832:	b08a      	sub	sp, #40	; 0x28
 8006834:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006836:	2300      	movs	r3, #0
 8006838:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800683a:	2300      	movs	r3, #0
 800683c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800683e:	463a      	mov	r2, r7
 8006840:	1d39      	adds	r1, r7, #4
 8006842:	f107 0308 	add.w	r3, r7, #8
 8006846:	4618      	mov	r0, r3
 8006848:	f7fa fbde 	bl	8001008 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800684c:	6839      	ldr	r1, [r7, #0]
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	68ba      	ldr	r2, [r7, #8]
 8006852:	9202      	str	r2, [sp, #8]
 8006854:	9301      	str	r3, [sp, #4]
 8006856:	2300      	movs	r3, #0
 8006858:	9300      	str	r3, [sp, #0]
 800685a:	2300      	movs	r3, #0
 800685c:	460a      	mov	r2, r1
 800685e:	4921      	ldr	r1, [pc, #132]	; (80068e4 <vTaskStartScheduler+0xb4>)
 8006860:	4821      	ldr	r0, [pc, #132]	; (80068e8 <vTaskStartScheduler+0xb8>)
 8006862:	f7ff fe06 	bl	8006472 <xTaskCreateStatic>
 8006866:	4603      	mov	r3, r0
 8006868:	4a20      	ldr	r2, [pc, #128]	; (80068ec <vTaskStartScheduler+0xbc>)
 800686a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800686c:	4b1f      	ldr	r3, [pc, #124]	; (80068ec <vTaskStartScheduler+0xbc>)
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	2b00      	cmp	r3, #0
 8006872:	d002      	beq.n	800687a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006874:	2301      	movs	r3, #1
 8006876:	617b      	str	r3, [r7, #20]
 8006878:	e001      	b.n	800687e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800687a:	2300      	movs	r3, #0
 800687c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800687e:	697b      	ldr	r3, [r7, #20]
 8006880:	2b01      	cmp	r3, #1
 8006882:	d11b      	bne.n	80068bc <vTaskStartScheduler+0x8c>
	__asm volatile
 8006884:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006888:	f383 8811 	msr	BASEPRI, r3
 800688c:	f3bf 8f6f 	isb	sy
 8006890:	f3bf 8f4f 	dsb	sy
 8006894:	613b      	str	r3, [r7, #16]
}
 8006896:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006898:	4b15      	ldr	r3, [pc, #84]	; (80068f0 <vTaskStartScheduler+0xc0>)
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	334c      	adds	r3, #76	; 0x4c
 800689e:	4a15      	ldr	r2, [pc, #84]	; (80068f4 <vTaskStartScheduler+0xc4>)
 80068a0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80068a2:	4b15      	ldr	r3, [pc, #84]	; (80068f8 <vTaskStartScheduler+0xc8>)
 80068a4:	f04f 32ff 	mov.w	r2, #4294967295
 80068a8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80068aa:	4b14      	ldr	r3, [pc, #80]	; (80068fc <vTaskStartScheduler+0xcc>)
 80068ac:	2201      	movs	r2, #1
 80068ae:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80068b0:	4b13      	ldr	r3, [pc, #76]	; (8006900 <vTaskStartScheduler+0xd0>)
 80068b2:	2200      	movs	r2, #0
 80068b4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80068b6:	f000 fbb3 	bl	8007020 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80068ba:	e00e      	b.n	80068da <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80068bc:	697b      	ldr	r3, [r7, #20]
 80068be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068c2:	d10a      	bne.n	80068da <vTaskStartScheduler+0xaa>
	__asm volatile
 80068c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068c8:	f383 8811 	msr	BASEPRI, r3
 80068cc:	f3bf 8f6f 	isb	sy
 80068d0:	f3bf 8f4f 	dsb	sy
 80068d4:	60fb      	str	r3, [r7, #12]
}
 80068d6:	bf00      	nop
 80068d8:	e7fe      	b.n	80068d8 <vTaskStartScheduler+0xa8>
}
 80068da:	bf00      	nop
 80068dc:	3718      	adds	r7, #24
 80068de:	46bd      	mov	sp, r7
 80068e0:	bd80      	pop	{r7, pc}
 80068e2:	bf00      	nop
 80068e4:	0800c264 	.word	0x0800c264
 80068e8:	08006c8d 	.word	0x08006c8d
 80068ec:	20000950 	.word	0x20000950
 80068f0:	2000082c 	.word	0x2000082c
 80068f4:	20000018 	.word	0x20000018
 80068f8:	2000094c 	.word	0x2000094c
 80068fc:	20000938 	.word	0x20000938
 8006900:	20000930 	.word	0x20000930

08006904 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006904:	b480      	push	{r7}
 8006906:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006908:	4b04      	ldr	r3, [pc, #16]	; (800691c <vTaskSuspendAll+0x18>)
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	3301      	adds	r3, #1
 800690e:	4a03      	ldr	r2, [pc, #12]	; (800691c <vTaskSuspendAll+0x18>)
 8006910:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006912:	bf00      	nop
 8006914:	46bd      	mov	sp, r7
 8006916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691a:	4770      	bx	lr
 800691c:	20000954 	.word	0x20000954

08006920 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006920:	b580      	push	{r7, lr}
 8006922:	b084      	sub	sp, #16
 8006924:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006926:	2300      	movs	r3, #0
 8006928:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800692a:	2300      	movs	r3, #0
 800692c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800692e:	4b41      	ldr	r3, [pc, #260]	; (8006a34 <xTaskResumeAll+0x114>)
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	2b00      	cmp	r3, #0
 8006934:	d10a      	bne.n	800694c <xTaskResumeAll+0x2c>
	__asm volatile
 8006936:	f04f 0350 	mov.w	r3, #80	; 0x50
 800693a:	f383 8811 	msr	BASEPRI, r3
 800693e:	f3bf 8f6f 	isb	sy
 8006942:	f3bf 8f4f 	dsb	sy
 8006946:	603b      	str	r3, [r7, #0]
}
 8006948:	bf00      	nop
 800694a:	e7fe      	b.n	800694a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800694c:	f000 fc0a 	bl	8007164 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006950:	4b38      	ldr	r3, [pc, #224]	; (8006a34 <xTaskResumeAll+0x114>)
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	3b01      	subs	r3, #1
 8006956:	4a37      	ldr	r2, [pc, #220]	; (8006a34 <xTaskResumeAll+0x114>)
 8006958:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800695a:	4b36      	ldr	r3, [pc, #216]	; (8006a34 <xTaskResumeAll+0x114>)
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d161      	bne.n	8006a26 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006962:	4b35      	ldr	r3, [pc, #212]	; (8006a38 <xTaskResumeAll+0x118>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d05d      	beq.n	8006a26 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800696a:	e02e      	b.n	80069ca <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800696c:	4b33      	ldr	r3, [pc, #204]	; (8006a3c <xTaskResumeAll+0x11c>)
 800696e:	68db      	ldr	r3, [r3, #12]
 8006970:	68db      	ldr	r3, [r3, #12]
 8006972:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	3318      	adds	r3, #24
 8006978:	4618      	mov	r0, r3
 800697a:	f7ff fd50 	bl	800641e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	3304      	adds	r3, #4
 8006982:	4618      	mov	r0, r3
 8006984:	f7ff fd4b 	bl	800641e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800698c:	2201      	movs	r2, #1
 800698e:	409a      	lsls	r2, r3
 8006990:	4b2b      	ldr	r3, [pc, #172]	; (8006a40 <xTaskResumeAll+0x120>)
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	4313      	orrs	r3, r2
 8006996:	4a2a      	ldr	r2, [pc, #168]	; (8006a40 <xTaskResumeAll+0x120>)
 8006998:	6013      	str	r3, [r2, #0]
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800699e:	4613      	mov	r3, r2
 80069a0:	009b      	lsls	r3, r3, #2
 80069a2:	4413      	add	r3, r2
 80069a4:	009b      	lsls	r3, r3, #2
 80069a6:	4a27      	ldr	r2, [pc, #156]	; (8006a44 <xTaskResumeAll+0x124>)
 80069a8:	441a      	add	r2, r3
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	3304      	adds	r3, #4
 80069ae:	4619      	mov	r1, r3
 80069b0:	4610      	mov	r0, r2
 80069b2:	f7ff fcd7 	bl	8006364 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069ba:	4b23      	ldr	r3, [pc, #140]	; (8006a48 <xTaskResumeAll+0x128>)
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069c0:	429a      	cmp	r2, r3
 80069c2:	d302      	bcc.n	80069ca <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80069c4:	4b21      	ldr	r3, [pc, #132]	; (8006a4c <xTaskResumeAll+0x12c>)
 80069c6:	2201      	movs	r2, #1
 80069c8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80069ca:	4b1c      	ldr	r3, [pc, #112]	; (8006a3c <xTaskResumeAll+0x11c>)
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d1cc      	bne.n	800696c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d001      	beq.n	80069dc <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80069d8:	f000 fa12 	bl	8006e00 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80069dc:	4b1c      	ldr	r3, [pc, #112]	; (8006a50 <xTaskResumeAll+0x130>)
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d010      	beq.n	8006a0a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80069e8:	f000 f836 	bl	8006a58 <xTaskIncrementTick>
 80069ec:	4603      	mov	r3, r0
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d002      	beq.n	80069f8 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80069f2:	4b16      	ldr	r3, [pc, #88]	; (8006a4c <xTaskResumeAll+0x12c>)
 80069f4:	2201      	movs	r2, #1
 80069f6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	3b01      	subs	r3, #1
 80069fc:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d1f1      	bne.n	80069e8 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8006a04:	4b12      	ldr	r3, [pc, #72]	; (8006a50 <xTaskResumeAll+0x130>)
 8006a06:	2200      	movs	r2, #0
 8006a08:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006a0a:	4b10      	ldr	r3, [pc, #64]	; (8006a4c <xTaskResumeAll+0x12c>)
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d009      	beq.n	8006a26 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006a12:	2301      	movs	r3, #1
 8006a14:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006a16:	4b0f      	ldr	r3, [pc, #60]	; (8006a54 <xTaskResumeAll+0x134>)
 8006a18:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006a1c:	601a      	str	r2, [r3, #0]
 8006a1e:	f3bf 8f4f 	dsb	sy
 8006a22:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006a26:	f000 fbcd 	bl	80071c4 <vPortExitCritical>

	return xAlreadyYielded;
 8006a2a:	68bb      	ldr	r3, [r7, #8]
}
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	3710      	adds	r7, #16
 8006a30:	46bd      	mov	sp, r7
 8006a32:	bd80      	pop	{r7, pc}
 8006a34:	20000954 	.word	0x20000954
 8006a38:	2000092c 	.word	0x2000092c
 8006a3c:	200008ec 	.word	0x200008ec
 8006a40:	20000934 	.word	0x20000934
 8006a44:	20000830 	.word	0x20000830
 8006a48:	2000082c 	.word	0x2000082c
 8006a4c:	20000940 	.word	0x20000940
 8006a50:	2000093c 	.word	0x2000093c
 8006a54:	e000ed04 	.word	0xe000ed04

08006a58 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	b086      	sub	sp, #24
 8006a5c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006a5e:	2300      	movs	r3, #0
 8006a60:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006a62:	4b4e      	ldr	r3, [pc, #312]	; (8006b9c <xTaskIncrementTick+0x144>)
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	f040 808e 	bne.w	8006b88 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006a6c:	4b4c      	ldr	r3, [pc, #304]	; (8006ba0 <xTaskIncrementTick+0x148>)
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	3301      	adds	r3, #1
 8006a72:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006a74:	4a4a      	ldr	r2, [pc, #296]	; (8006ba0 <xTaskIncrementTick+0x148>)
 8006a76:	693b      	ldr	r3, [r7, #16]
 8006a78:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006a7a:	693b      	ldr	r3, [r7, #16]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d120      	bne.n	8006ac2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8006a80:	4b48      	ldr	r3, [pc, #288]	; (8006ba4 <xTaskIncrementTick+0x14c>)
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d00a      	beq.n	8006aa0 <xTaskIncrementTick+0x48>
	__asm volatile
 8006a8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a8e:	f383 8811 	msr	BASEPRI, r3
 8006a92:	f3bf 8f6f 	isb	sy
 8006a96:	f3bf 8f4f 	dsb	sy
 8006a9a:	603b      	str	r3, [r7, #0]
}
 8006a9c:	bf00      	nop
 8006a9e:	e7fe      	b.n	8006a9e <xTaskIncrementTick+0x46>
 8006aa0:	4b40      	ldr	r3, [pc, #256]	; (8006ba4 <xTaskIncrementTick+0x14c>)
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	60fb      	str	r3, [r7, #12]
 8006aa6:	4b40      	ldr	r3, [pc, #256]	; (8006ba8 <xTaskIncrementTick+0x150>)
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	4a3e      	ldr	r2, [pc, #248]	; (8006ba4 <xTaskIncrementTick+0x14c>)
 8006aac:	6013      	str	r3, [r2, #0]
 8006aae:	4a3e      	ldr	r2, [pc, #248]	; (8006ba8 <xTaskIncrementTick+0x150>)
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	6013      	str	r3, [r2, #0]
 8006ab4:	4b3d      	ldr	r3, [pc, #244]	; (8006bac <xTaskIncrementTick+0x154>)
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	3301      	adds	r3, #1
 8006aba:	4a3c      	ldr	r2, [pc, #240]	; (8006bac <xTaskIncrementTick+0x154>)
 8006abc:	6013      	str	r3, [r2, #0]
 8006abe:	f000 f99f 	bl	8006e00 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006ac2:	4b3b      	ldr	r3, [pc, #236]	; (8006bb0 <xTaskIncrementTick+0x158>)
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	693a      	ldr	r2, [r7, #16]
 8006ac8:	429a      	cmp	r2, r3
 8006aca:	d348      	bcc.n	8006b5e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006acc:	4b35      	ldr	r3, [pc, #212]	; (8006ba4 <xTaskIncrementTick+0x14c>)
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d104      	bne.n	8006ae0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ad6:	4b36      	ldr	r3, [pc, #216]	; (8006bb0 <xTaskIncrementTick+0x158>)
 8006ad8:	f04f 32ff 	mov.w	r2, #4294967295
 8006adc:	601a      	str	r2, [r3, #0]
					break;
 8006ade:	e03e      	b.n	8006b5e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ae0:	4b30      	ldr	r3, [pc, #192]	; (8006ba4 <xTaskIncrementTick+0x14c>)
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	68db      	ldr	r3, [r3, #12]
 8006ae6:	68db      	ldr	r3, [r3, #12]
 8006ae8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006aea:	68bb      	ldr	r3, [r7, #8]
 8006aec:	685b      	ldr	r3, [r3, #4]
 8006aee:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006af0:	693a      	ldr	r2, [r7, #16]
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	429a      	cmp	r2, r3
 8006af6:	d203      	bcs.n	8006b00 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006af8:	4a2d      	ldr	r2, [pc, #180]	; (8006bb0 <xTaskIncrementTick+0x158>)
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006afe:	e02e      	b.n	8006b5e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006b00:	68bb      	ldr	r3, [r7, #8]
 8006b02:	3304      	adds	r3, #4
 8006b04:	4618      	mov	r0, r3
 8006b06:	f7ff fc8a 	bl	800641e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006b0a:	68bb      	ldr	r3, [r7, #8]
 8006b0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d004      	beq.n	8006b1c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006b12:	68bb      	ldr	r3, [r7, #8]
 8006b14:	3318      	adds	r3, #24
 8006b16:	4618      	mov	r0, r3
 8006b18:	f7ff fc81 	bl	800641e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006b1c:	68bb      	ldr	r3, [r7, #8]
 8006b1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b20:	2201      	movs	r2, #1
 8006b22:	409a      	lsls	r2, r3
 8006b24:	4b23      	ldr	r3, [pc, #140]	; (8006bb4 <xTaskIncrementTick+0x15c>)
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	4313      	orrs	r3, r2
 8006b2a:	4a22      	ldr	r2, [pc, #136]	; (8006bb4 <xTaskIncrementTick+0x15c>)
 8006b2c:	6013      	str	r3, [r2, #0]
 8006b2e:	68bb      	ldr	r3, [r7, #8]
 8006b30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b32:	4613      	mov	r3, r2
 8006b34:	009b      	lsls	r3, r3, #2
 8006b36:	4413      	add	r3, r2
 8006b38:	009b      	lsls	r3, r3, #2
 8006b3a:	4a1f      	ldr	r2, [pc, #124]	; (8006bb8 <xTaskIncrementTick+0x160>)
 8006b3c:	441a      	add	r2, r3
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	3304      	adds	r3, #4
 8006b42:	4619      	mov	r1, r3
 8006b44:	4610      	mov	r0, r2
 8006b46:	f7ff fc0d 	bl	8006364 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006b4a:	68bb      	ldr	r3, [r7, #8]
 8006b4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b4e:	4b1b      	ldr	r3, [pc, #108]	; (8006bbc <xTaskIncrementTick+0x164>)
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b54:	429a      	cmp	r2, r3
 8006b56:	d3b9      	bcc.n	8006acc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8006b58:	2301      	movs	r3, #1
 8006b5a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006b5c:	e7b6      	b.n	8006acc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006b5e:	4b17      	ldr	r3, [pc, #92]	; (8006bbc <xTaskIncrementTick+0x164>)
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b64:	4914      	ldr	r1, [pc, #80]	; (8006bb8 <xTaskIncrementTick+0x160>)
 8006b66:	4613      	mov	r3, r2
 8006b68:	009b      	lsls	r3, r3, #2
 8006b6a:	4413      	add	r3, r2
 8006b6c:	009b      	lsls	r3, r3, #2
 8006b6e:	440b      	add	r3, r1
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	2b01      	cmp	r3, #1
 8006b74:	d901      	bls.n	8006b7a <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8006b76:	2301      	movs	r3, #1
 8006b78:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006b7a:	4b11      	ldr	r3, [pc, #68]	; (8006bc0 <xTaskIncrementTick+0x168>)
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d007      	beq.n	8006b92 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8006b82:	2301      	movs	r3, #1
 8006b84:	617b      	str	r3, [r7, #20]
 8006b86:	e004      	b.n	8006b92 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006b88:	4b0e      	ldr	r3, [pc, #56]	; (8006bc4 <xTaskIncrementTick+0x16c>)
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	3301      	adds	r3, #1
 8006b8e:	4a0d      	ldr	r2, [pc, #52]	; (8006bc4 <xTaskIncrementTick+0x16c>)
 8006b90:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006b92:	697b      	ldr	r3, [r7, #20]
}
 8006b94:	4618      	mov	r0, r3
 8006b96:	3718      	adds	r7, #24
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	bd80      	pop	{r7, pc}
 8006b9c:	20000954 	.word	0x20000954
 8006ba0:	20000930 	.word	0x20000930
 8006ba4:	200008e4 	.word	0x200008e4
 8006ba8:	200008e8 	.word	0x200008e8
 8006bac:	20000944 	.word	0x20000944
 8006bb0:	2000094c 	.word	0x2000094c
 8006bb4:	20000934 	.word	0x20000934
 8006bb8:	20000830 	.word	0x20000830
 8006bbc:	2000082c 	.word	0x2000082c
 8006bc0:	20000940 	.word	0x20000940
 8006bc4:	2000093c 	.word	0x2000093c

08006bc8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006bc8:	b480      	push	{r7}
 8006bca:	b087      	sub	sp, #28
 8006bcc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006bce:	4b29      	ldr	r3, [pc, #164]	; (8006c74 <vTaskSwitchContext+0xac>)
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d003      	beq.n	8006bde <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006bd6:	4b28      	ldr	r3, [pc, #160]	; (8006c78 <vTaskSwitchContext+0xb0>)
 8006bd8:	2201      	movs	r2, #1
 8006bda:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006bdc:	e044      	b.n	8006c68 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8006bde:	4b26      	ldr	r3, [pc, #152]	; (8006c78 <vTaskSwitchContext+0xb0>)
 8006be0:	2200      	movs	r2, #0
 8006be2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006be4:	4b25      	ldr	r3, [pc, #148]	; (8006c7c <vTaskSwitchContext+0xb4>)
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	fab3 f383 	clz	r3, r3
 8006bf0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006bf2:	7afb      	ldrb	r3, [r7, #11]
 8006bf4:	f1c3 031f 	rsb	r3, r3, #31
 8006bf8:	617b      	str	r3, [r7, #20]
 8006bfa:	4921      	ldr	r1, [pc, #132]	; (8006c80 <vTaskSwitchContext+0xb8>)
 8006bfc:	697a      	ldr	r2, [r7, #20]
 8006bfe:	4613      	mov	r3, r2
 8006c00:	009b      	lsls	r3, r3, #2
 8006c02:	4413      	add	r3, r2
 8006c04:	009b      	lsls	r3, r3, #2
 8006c06:	440b      	add	r3, r1
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d10a      	bne.n	8006c24 <vTaskSwitchContext+0x5c>
	__asm volatile
 8006c0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c12:	f383 8811 	msr	BASEPRI, r3
 8006c16:	f3bf 8f6f 	isb	sy
 8006c1a:	f3bf 8f4f 	dsb	sy
 8006c1e:	607b      	str	r3, [r7, #4]
}
 8006c20:	bf00      	nop
 8006c22:	e7fe      	b.n	8006c22 <vTaskSwitchContext+0x5a>
 8006c24:	697a      	ldr	r2, [r7, #20]
 8006c26:	4613      	mov	r3, r2
 8006c28:	009b      	lsls	r3, r3, #2
 8006c2a:	4413      	add	r3, r2
 8006c2c:	009b      	lsls	r3, r3, #2
 8006c2e:	4a14      	ldr	r2, [pc, #80]	; (8006c80 <vTaskSwitchContext+0xb8>)
 8006c30:	4413      	add	r3, r2
 8006c32:	613b      	str	r3, [r7, #16]
 8006c34:	693b      	ldr	r3, [r7, #16]
 8006c36:	685b      	ldr	r3, [r3, #4]
 8006c38:	685a      	ldr	r2, [r3, #4]
 8006c3a:	693b      	ldr	r3, [r7, #16]
 8006c3c:	605a      	str	r2, [r3, #4]
 8006c3e:	693b      	ldr	r3, [r7, #16]
 8006c40:	685a      	ldr	r2, [r3, #4]
 8006c42:	693b      	ldr	r3, [r7, #16]
 8006c44:	3308      	adds	r3, #8
 8006c46:	429a      	cmp	r2, r3
 8006c48:	d104      	bne.n	8006c54 <vTaskSwitchContext+0x8c>
 8006c4a:	693b      	ldr	r3, [r7, #16]
 8006c4c:	685b      	ldr	r3, [r3, #4]
 8006c4e:	685a      	ldr	r2, [r3, #4]
 8006c50:	693b      	ldr	r3, [r7, #16]
 8006c52:	605a      	str	r2, [r3, #4]
 8006c54:	693b      	ldr	r3, [r7, #16]
 8006c56:	685b      	ldr	r3, [r3, #4]
 8006c58:	68db      	ldr	r3, [r3, #12]
 8006c5a:	4a0a      	ldr	r2, [pc, #40]	; (8006c84 <vTaskSwitchContext+0xbc>)
 8006c5c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006c5e:	4b09      	ldr	r3, [pc, #36]	; (8006c84 <vTaskSwitchContext+0xbc>)
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	334c      	adds	r3, #76	; 0x4c
 8006c64:	4a08      	ldr	r2, [pc, #32]	; (8006c88 <vTaskSwitchContext+0xc0>)
 8006c66:	6013      	str	r3, [r2, #0]
}
 8006c68:	bf00      	nop
 8006c6a:	371c      	adds	r7, #28
 8006c6c:	46bd      	mov	sp, r7
 8006c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c72:	4770      	bx	lr
 8006c74:	20000954 	.word	0x20000954
 8006c78:	20000940 	.word	0x20000940
 8006c7c:	20000934 	.word	0x20000934
 8006c80:	20000830 	.word	0x20000830
 8006c84:	2000082c 	.word	0x2000082c
 8006c88:	20000018 	.word	0x20000018

08006c8c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	b082      	sub	sp, #8
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006c94:	f000 f852 	bl	8006d3c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006c98:	4b06      	ldr	r3, [pc, #24]	; (8006cb4 <prvIdleTask+0x28>)
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	2b01      	cmp	r3, #1
 8006c9e:	d9f9      	bls.n	8006c94 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006ca0:	4b05      	ldr	r3, [pc, #20]	; (8006cb8 <prvIdleTask+0x2c>)
 8006ca2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ca6:	601a      	str	r2, [r3, #0]
 8006ca8:	f3bf 8f4f 	dsb	sy
 8006cac:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006cb0:	e7f0      	b.n	8006c94 <prvIdleTask+0x8>
 8006cb2:	bf00      	nop
 8006cb4:	20000830 	.word	0x20000830
 8006cb8:	e000ed04 	.word	0xe000ed04

08006cbc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b082      	sub	sp, #8
 8006cc0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	607b      	str	r3, [r7, #4]
 8006cc6:	e00c      	b.n	8006ce2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006cc8:	687a      	ldr	r2, [r7, #4]
 8006cca:	4613      	mov	r3, r2
 8006ccc:	009b      	lsls	r3, r3, #2
 8006cce:	4413      	add	r3, r2
 8006cd0:	009b      	lsls	r3, r3, #2
 8006cd2:	4a12      	ldr	r2, [pc, #72]	; (8006d1c <prvInitialiseTaskLists+0x60>)
 8006cd4:	4413      	add	r3, r2
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	f7ff fb17 	bl	800630a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	3301      	adds	r3, #1
 8006ce0:	607b      	str	r3, [r7, #4]
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	2b06      	cmp	r3, #6
 8006ce6:	d9ef      	bls.n	8006cc8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006ce8:	480d      	ldr	r0, [pc, #52]	; (8006d20 <prvInitialiseTaskLists+0x64>)
 8006cea:	f7ff fb0e 	bl	800630a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006cee:	480d      	ldr	r0, [pc, #52]	; (8006d24 <prvInitialiseTaskLists+0x68>)
 8006cf0:	f7ff fb0b 	bl	800630a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006cf4:	480c      	ldr	r0, [pc, #48]	; (8006d28 <prvInitialiseTaskLists+0x6c>)
 8006cf6:	f7ff fb08 	bl	800630a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006cfa:	480c      	ldr	r0, [pc, #48]	; (8006d2c <prvInitialiseTaskLists+0x70>)
 8006cfc:	f7ff fb05 	bl	800630a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006d00:	480b      	ldr	r0, [pc, #44]	; (8006d30 <prvInitialiseTaskLists+0x74>)
 8006d02:	f7ff fb02 	bl	800630a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006d06:	4b0b      	ldr	r3, [pc, #44]	; (8006d34 <prvInitialiseTaskLists+0x78>)
 8006d08:	4a05      	ldr	r2, [pc, #20]	; (8006d20 <prvInitialiseTaskLists+0x64>)
 8006d0a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006d0c:	4b0a      	ldr	r3, [pc, #40]	; (8006d38 <prvInitialiseTaskLists+0x7c>)
 8006d0e:	4a05      	ldr	r2, [pc, #20]	; (8006d24 <prvInitialiseTaskLists+0x68>)
 8006d10:	601a      	str	r2, [r3, #0]
}
 8006d12:	bf00      	nop
 8006d14:	3708      	adds	r7, #8
 8006d16:	46bd      	mov	sp, r7
 8006d18:	bd80      	pop	{r7, pc}
 8006d1a:	bf00      	nop
 8006d1c:	20000830 	.word	0x20000830
 8006d20:	200008bc 	.word	0x200008bc
 8006d24:	200008d0 	.word	0x200008d0
 8006d28:	200008ec 	.word	0x200008ec
 8006d2c:	20000900 	.word	0x20000900
 8006d30:	20000918 	.word	0x20000918
 8006d34:	200008e4 	.word	0x200008e4
 8006d38:	200008e8 	.word	0x200008e8

08006d3c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b082      	sub	sp, #8
 8006d40:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006d42:	e019      	b.n	8006d78 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006d44:	f000 fa0e 	bl	8007164 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d48:	4b10      	ldr	r3, [pc, #64]	; (8006d8c <prvCheckTasksWaitingTermination+0x50>)
 8006d4a:	68db      	ldr	r3, [r3, #12]
 8006d4c:	68db      	ldr	r3, [r3, #12]
 8006d4e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	3304      	adds	r3, #4
 8006d54:	4618      	mov	r0, r3
 8006d56:	f7ff fb62 	bl	800641e <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006d5a:	4b0d      	ldr	r3, [pc, #52]	; (8006d90 <prvCheckTasksWaitingTermination+0x54>)
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	3b01      	subs	r3, #1
 8006d60:	4a0b      	ldr	r2, [pc, #44]	; (8006d90 <prvCheckTasksWaitingTermination+0x54>)
 8006d62:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006d64:	4b0b      	ldr	r3, [pc, #44]	; (8006d94 <prvCheckTasksWaitingTermination+0x58>)
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	3b01      	subs	r3, #1
 8006d6a:	4a0a      	ldr	r2, [pc, #40]	; (8006d94 <prvCheckTasksWaitingTermination+0x58>)
 8006d6c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006d6e:	f000 fa29 	bl	80071c4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006d72:	6878      	ldr	r0, [r7, #4]
 8006d74:	f000 f810 	bl	8006d98 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006d78:	4b06      	ldr	r3, [pc, #24]	; (8006d94 <prvCheckTasksWaitingTermination+0x58>)
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d1e1      	bne.n	8006d44 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006d80:	bf00      	nop
 8006d82:	bf00      	nop
 8006d84:	3708      	adds	r7, #8
 8006d86:	46bd      	mov	sp, r7
 8006d88:	bd80      	pop	{r7, pc}
 8006d8a:	bf00      	nop
 8006d8c:	20000900 	.word	0x20000900
 8006d90:	2000092c 	.word	0x2000092c
 8006d94:	20000914 	.word	0x20000914

08006d98 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	b084      	sub	sp, #16
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	334c      	adds	r3, #76	; 0x4c
 8006da4:	4618      	mov	r0, r3
 8006da6:	f001 fcff 	bl	80087a8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d108      	bne.n	8006dc6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006db8:	4618      	mov	r0, r3
 8006dba:	f000 fb81 	bl	80074c0 <vPortFree>
				vPortFree( pxTCB );
 8006dbe:	6878      	ldr	r0, [r7, #4]
 8006dc0:	f000 fb7e 	bl	80074c0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006dc4:	e018      	b.n	8006df8 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8006dcc:	2b01      	cmp	r3, #1
 8006dce:	d103      	bne.n	8006dd8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006dd0:	6878      	ldr	r0, [r7, #4]
 8006dd2:	f000 fb75 	bl	80074c0 <vPortFree>
	}
 8006dd6:	e00f      	b.n	8006df8 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8006dde:	2b02      	cmp	r3, #2
 8006de0:	d00a      	beq.n	8006df8 <prvDeleteTCB+0x60>
	__asm volatile
 8006de2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006de6:	f383 8811 	msr	BASEPRI, r3
 8006dea:	f3bf 8f6f 	isb	sy
 8006dee:	f3bf 8f4f 	dsb	sy
 8006df2:	60fb      	str	r3, [r7, #12]
}
 8006df4:	bf00      	nop
 8006df6:	e7fe      	b.n	8006df6 <prvDeleteTCB+0x5e>
	}
 8006df8:	bf00      	nop
 8006dfa:	3710      	adds	r7, #16
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	bd80      	pop	{r7, pc}

08006e00 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006e00:	b480      	push	{r7}
 8006e02:	b083      	sub	sp, #12
 8006e04:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006e06:	4b0c      	ldr	r3, [pc, #48]	; (8006e38 <prvResetNextTaskUnblockTime+0x38>)
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d104      	bne.n	8006e1a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006e10:	4b0a      	ldr	r3, [pc, #40]	; (8006e3c <prvResetNextTaskUnblockTime+0x3c>)
 8006e12:	f04f 32ff 	mov.w	r2, #4294967295
 8006e16:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006e18:	e008      	b.n	8006e2c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e1a:	4b07      	ldr	r3, [pc, #28]	; (8006e38 <prvResetNextTaskUnblockTime+0x38>)
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	68db      	ldr	r3, [r3, #12]
 8006e20:	68db      	ldr	r3, [r3, #12]
 8006e22:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	685b      	ldr	r3, [r3, #4]
 8006e28:	4a04      	ldr	r2, [pc, #16]	; (8006e3c <prvResetNextTaskUnblockTime+0x3c>)
 8006e2a:	6013      	str	r3, [r2, #0]
}
 8006e2c:	bf00      	nop
 8006e2e:	370c      	adds	r7, #12
 8006e30:	46bd      	mov	sp, r7
 8006e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e36:	4770      	bx	lr
 8006e38:	200008e4 	.word	0x200008e4
 8006e3c:	2000094c 	.word	0x2000094c

08006e40 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006e40:	b580      	push	{r7, lr}
 8006e42:	b084      	sub	sp, #16
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	6078      	str	r0, [r7, #4]
 8006e48:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006e4a:	4b29      	ldr	r3, [pc, #164]	; (8006ef0 <prvAddCurrentTaskToDelayedList+0xb0>)
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006e50:	4b28      	ldr	r3, [pc, #160]	; (8006ef4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	3304      	adds	r3, #4
 8006e56:	4618      	mov	r0, r3
 8006e58:	f7ff fae1 	bl	800641e <uxListRemove>
 8006e5c:	4603      	mov	r3, r0
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d10b      	bne.n	8006e7a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8006e62:	4b24      	ldr	r3, [pc, #144]	; (8006ef4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e68:	2201      	movs	r2, #1
 8006e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8006e6e:	43da      	mvns	r2, r3
 8006e70:	4b21      	ldr	r3, [pc, #132]	; (8006ef8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	4013      	ands	r3, r2
 8006e76:	4a20      	ldr	r2, [pc, #128]	; (8006ef8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006e78:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e80:	d10a      	bne.n	8006e98 <prvAddCurrentTaskToDelayedList+0x58>
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d007      	beq.n	8006e98 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006e88:	4b1a      	ldr	r3, [pc, #104]	; (8006ef4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	3304      	adds	r3, #4
 8006e8e:	4619      	mov	r1, r3
 8006e90:	481a      	ldr	r0, [pc, #104]	; (8006efc <prvAddCurrentTaskToDelayedList+0xbc>)
 8006e92:	f7ff fa67 	bl	8006364 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006e96:	e026      	b.n	8006ee6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006e98:	68fa      	ldr	r2, [r7, #12]
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	4413      	add	r3, r2
 8006e9e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006ea0:	4b14      	ldr	r3, [pc, #80]	; (8006ef4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	68ba      	ldr	r2, [r7, #8]
 8006ea6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006ea8:	68ba      	ldr	r2, [r7, #8]
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	429a      	cmp	r2, r3
 8006eae:	d209      	bcs.n	8006ec4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006eb0:	4b13      	ldr	r3, [pc, #76]	; (8006f00 <prvAddCurrentTaskToDelayedList+0xc0>)
 8006eb2:	681a      	ldr	r2, [r3, #0]
 8006eb4:	4b0f      	ldr	r3, [pc, #60]	; (8006ef4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	3304      	adds	r3, #4
 8006eba:	4619      	mov	r1, r3
 8006ebc:	4610      	mov	r0, r2
 8006ebe:	f7ff fa75 	bl	80063ac <vListInsert>
}
 8006ec2:	e010      	b.n	8006ee6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006ec4:	4b0f      	ldr	r3, [pc, #60]	; (8006f04 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006ec6:	681a      	ldr	r2, [r3, #0]
 8006ec8:	4b0a      	ldr	r3, [pc, #40]	; (8006ef4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	3304      	adds	r3, #4
 8006ece:	4619      	mov	r1, r3
 8006ed0:	4610      	mov	r0, r2
 8006ed2:	f7ff fa6b 	bl	80063ac <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006ed6:	4b0c      	ldr	r3, [pc, #48]	; (8006f08 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	68ba      	ldr	r2, [r7, #8]
 8006edc:	429a      	cmp	r2, r3
 8006ede:	d202      	bcs.n	8006ee6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006ee0:	4a09      	ldr	r2, [pc, #36]	; (8006f08 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006ee2:	68bb      	ldr	r3, [r7, #8]
 8006ee4:	6013      	str	r3, [r2, #0]
}
 8006ee6:	bf00      	nop
 8006ee8:	3710      	adds	r7, #16
 8006eea:	46bd      	mov	sp, r7
 8006eec:	bd80      	pop	{r7, pc}
 8006eee:	bf00      	nop
 8006ef0:	20000930 	.word	0x20000930
 8006ef4:	2000082c 	.word	0x2000082c
 8006ef8:	20000934 	.word	0x20000934
 8006efc:	20000918 	.word	0x20000918
 8006f00:	200008e8 	.word	0x200008e8
 8006f04:	200008e4 	.word	0x200008e4
 8006f08:	2000094c 	.word	0x2000094c

08006f0c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006f0c:	b480      	push	{r7}
 8006f0e:	b085      	sub	sp, #20
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	60f8      	str	r0, [r7, #12]
 8006f14:	60b9      	str	r1, [r7, #8]
 8006f16:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	3b04      	subs	r3, #4
 8006f1c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006f24:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	3b04      	subs	r3, #4
 8006f2a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006f2c:	68bb      	ldr	r3, [r7, #8]
 8006f2e:	f023 0201 	bic.w	r2, r3, #1
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	3b04      	subs	r3, #4
 8006f3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006f3c:	4a0c      	ldr	r2, [pc, #48]	; (8006f70 <pxPortInitialiseStack+0x64>)
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	3b14      	subs	r3, #20
 8006f46:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006f48:	687a      	ldr	r2, [r7, #4]
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	3b04      	subs	r3, #4
 8006f52:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	f06f 0202 	mvn.w	r2, #2
 8006f5a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	3b20      	subs	r3, #32
 8006f60:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006f62:	68fb      	ldr	r3, [r7, #12]
}
 8006f64:	4618      	mov	r0, r3
 8006f66:	3714      	adds	r7, #20
 8006f68:	46bd      	mov	sp, r7
 8006f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6e:	4770      	bx	lr
 8006f70:	08006f75 	.word	0x08006f75

08006f74 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006f74:	b480      	push	{r7}
 8006f76:	b085      	sub	sp, #20
 8006f78:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006f7e:	4b12      	ldr	r3, [pc, #72]	; (8006fc8 <prvTaskExitError+0x54>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f86:	d00a      	beq.n	8006f9e <prvTaskExitError+0x2a>
	__asm volatile
 8006f88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f8c:	f383 8811 	msr	BASEPRI, r3
 8006f90:	f3bf 8f6f 	isb	sy
 8006f94:	f3bf 8f4f 	dsb	sy
 8006f98:	60fb      	str	r3, [r7, #12]
}
 8006f9a:	bf00      	nop
 8006f9c:	e7fe      	b.n	8006f9c <prvTaskExitError+0x28>
	__asm volatile
 8006f9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fa2:	f383 8811 	msr	BASEPRI, r3
 8006fa6:	f3bf 8f6f 	isb	sy
 8006faa:	f3bf 8f4f 	dsb	sy
 8006fae:	60bb      	str	r3, [r7, #8]
}
 8006fb0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006fb2:	bf00      	nop
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d0fc      	beq.n	8006fb4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006fba:	bf00      	nop
 8006fbc:	bf00      	nop
 8006fbe:	3714      	adds	r7, #20
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc6:	4770      	bx	lr
 8006fc8:	20000014 	.word	0x20000014
 8006fcc:	00000000 	.word	0x00000000

08006fd0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006fd0:	4b07      	ldr	r3, [pc, #28]	; (8006ff0 <pxCurrentTCBConst2>)
 8006fd2:	6819      	ldr	r1, [r3, #0]
 8006fd4:	6808      	ldr	r0, [r1, #0]
 8006fd6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fda:	f380 8809 	msr	PSP, r0
 8006fde:	f3bf 8f6f 	isb	sy
 8006fe2:	f04f 0000 	mov.w	r0, #0
 8006fe6:	f380 8811 	msr	BASEPRI, r0
 8006fea:	4770      	bx	lr
 8006fec:	f3af 8000 	nop.w

08006ff0 <pxCurrentTCBConst2>:
 8006ff0:	2000082c 	.word	0x2000082c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006ff4:	bf00      	nop
 8006ff6:	bf00      	nop

08006ff8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006ff8:	4808      	ldr	r0, [pc, #32]	; (800701c <prvPortStartFirstTask+0x24>)
 8006ffa:	6800      	ldr	r0, [r0, #0]
 8006ffc:	6800      	ldr	r0, [r0, #0]
 8006ffe:	f380 8808 	msr	MSP, r0
 8007002:	f04f 0000 	mov.w	r0, #0
 8007006:	f380 8814 	msr	CONTROL, r0
 800700a:	b662      	cpsie	i
 800700c:	b661      	cpsie	f
 800700e:	f3bf 8f4f 	dsb	sy
 8007012:	f3bf 8f6f 	isb	sy
 8007016:	df00      	svc	0
 8007018:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800701a:	bf00      	nop
 800701c:	e000ed08 	.word	0xe000ed08

08007020 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007020:	b580      	push	{r7, lr}
 8007022:	b086      	sub	sp, #24
 8007024:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007026:	4b46      	ldr	r3, [pc, #280]	; (8007140 <xPortStartScheduler+0x120>)
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	4a46      	ldr	r2, [pc, #280]	; (8007144 <xPortStartScheduler+0x124>)
 800702c:	4293      	cmp	r3, r2
 800702e:	d10a      	bne.n	8007046 <xPortStartScheduler+0x26>
	__asm volatile
 8007030:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007034:	f383 8811 	msr	BASEPRI, r3
 8007038:	f3bf 8f6f 	isb	sy
 800703c:	f3bf 8f4f 	dsb	sy
 8007040:	613b      	str	r3, [r7, #16]
}
 8007042:	bf00      	nop
 8007044:	e7fe      	b.n	8007044 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007046:	4b3e      	ldr	r3, [pc, #248]	; (8007140 <xPortStartScheduler+0x120>)
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	4a3f      	ldr	r2, [pc, #252]	; (8007148 <xPortStartScheduler+0x128>)
 800704c:	4293      	cmp	r3, r2
 800704e:	d10a      	bne.n	8007066 <xPortStartScheduler+0x46>
	__asm volatile
 8007050:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007054:	f383 8811 	msr	BASEPRI, r3
 8007058:	f3bf 8f6f 	isb	sy
 800705c:	f3bf 8f4f 	dsb	sy
 8007060:	60fb      	str	r3, [r7, #12]
}
 8007062:	bf00      	nop
 8007064:	e7fe      	b.n	8007064 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007066:	4b39      	ldr	r3, [pc, #228]	; (800714c <xPortStartScheduler+0x12c>)
 8007068:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800706a:	697b      	ldr	r3, [r7, #20]
 800706c:	781b      	ldrb	r3, [r3, #0]
 800706e:	b2db      	uxtb	r3, r3
 8007070:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007072:	697b      	ldr	r3, [r7, #20]
 8007074:	22ff      	movs	r2, #255	; 0xff
 8007076:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007078:	697b      	ldr	r3, [r7, #20]
 800707a:	781b      	ldrb	r3, [r3, #0]
 800707c:	b2db      	uxtb	r3, r3
 800707e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007080:	78fb      	ldrb	r3, [r7, #3]
 8007082:	b2db      	uxtb	r3, r3
 8007084:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007088:	b2da      	uxtb	r2, r3
 800708a:	4b31      	ldr	r3, [pc, #196]	; (8007150 <xPortStartScheduler+0x130>)
 800708c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800708e:	4b31      	ldr	r3, [pc, #196]	; (8007154 <xPortStartScheduler+0x134>)
 8007090:	2207      	movs	r2, #7
 8007092:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007094:	e009      	b.n	80070aa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007096:	4b2f      	ldr	r3, [pc, #188]	; (8007154 <xPortStartScheduler+0x134>)
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	3b01      	subs	r3, #1
 800709c:	4a2d      	ldr	r2, [pc, #180]	; (8007154 <xPortStartScheduler+0x134>)
 800709e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80070a0:	78fb      	ldrb	r3, [r7, #3]
 80070a2:	b2db      	uxtb	r3, r3
 80070a4:	005b      	lsls	r3, r3, #1
 80070a6:	b2db      	uxtb	r3, r3
 80070a8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80070aa:	78fb      	ldrb	r3, [r7, #3]
 80070ac:	b2db      	uxtb	r3, r3
 80070ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070b2:	2b80      	cmp	r3, #128	; 0x80
 80070b4:	d0ef      	beq.n	8007096 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80070b6:	4b27      	ldr	r3, [pc, #156]	; (8007154 <xPortStartScheduler+0x134>)
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f1c3 0307 	rsb	r3, r3, #7
 80070be:	2b04      	cmp	r3, #4
 80070c0:	d00a      	beq.n	80070d8 <xPortStartScheduler+0xb8>
	__asm volatile
 80070c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070c6:	f383 8811 	msr	BASEPRI, r3
 80070ca:	f3bf 8f6f 	isb	sy
 80070ce:	f3bf 8f4f 	dsb	sy
 80070d2:	60bb      	str	r3, [r7, #8]
}
 80070d4:	bf00      	nop
 80070d6:	e7fe      	b.n	80070d6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80070d8:	4b1e      	ldr	r3, [pc, #120]	; (8007154 <xPortStartScheduler+0x134>)
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	021b      	lsls	r3, r3, #8
 80070de:	4a1d      	ldr	r2, [pc, #116]	; (8007154 <xPortStartScheduler+0x134>)
 80070e0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80070e2:	4b1c      	ldr	r3, [pc, #112]	; (8007154 <xPortStartScheduler+0x134>)
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80070ea:	4a1a      	ldr	r2, [pc, #104]	; (8007154 <xPortStartScheduler+0x134>)
 80070ec:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	b2da      	uxtb	r2, r3
 80070f2:	697b      	ldr	r3, [r7, #20]
 80070f4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80070f6:	4b18      	ldr	r3, [pc, #96]	; (8007158 <xPortStartScheduler+0x138>)
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	4a17      	ldr	r2, [pc, #92]	; (8007158 <xPortStartScheduler+0x138>)
 80070fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007100:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007102:	4b15      	ldr	r3, [pc, #84]	; (8007158 <xPortStartScheduler+0x138>)
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	4a14      	ldr	r2, [pc, #80]	; (8007158 <xPortStartScheduler+0x138>)
 8007108:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800710c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800710e:	f000 f8dd 	bl	80072cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007112:	4b12      	ldr	r3, [pc, #72]	; (800715c <xPortStartScheduler+0x13c>)
 8007114:	2200      	movs	r2, #0
 8007116:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007118:	f000 f8fc 	bl	8007314 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800711c:	4b10      	ldr	r3, [pc, #64]	; (8007160 <xPortStartScheduler+0x140>)
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	4a0f      	ldr	r2, [pc, #60]	; (8007160 <xPortStartScheduler+0x140>)
 8007122:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007126:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007128:	f7ff ff66 	bl	8006ff8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800712c:	f7ff fd4c 	bl	8006bc8 <vTaskSwitchContext>
	prvTaskExitError();
 8007130:	f7ff ff20 	bl	8006f74 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007134:	2300      	movs	r3, #0
}
 8007136:	4618      	mov	r0, r3
 8007138:	3718      	adds	r7, #24
 800713a:	46bd      	mov	sp, r7
 800713c:	bd80      	pop	{r7, pc}
 800713e:	bf00      	nop
 8007140:	e000ed00 	.word	0xe000ed00
 8007144:	410fc271 	.word	0x410fc271
 8007148:	410fc270 	.word	0x410fc270
 800714c:	e000e400 	.word	0xe000e400
 8007150:	20000958 	.word	0x20000958
 8007154:	2000095c 	.word	0x2000095c
 8007158:	e000ed20 	.word	0xe000ed20
 800715c:	20000014 	.word	0x20000014
 8007160:	e000ef34 	.word	0xe000ef34

08007164 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007164:	b480      	push	{r7}
 8007166:	b083      	sub	sp, #12
 8007168:	af00      	add	r7, sp, #0
	__asm volatile
 800716a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800716e:	f383 8811 	msr	BASEPRI, r3
 8007172:	f3bf 8f6f 	isb	sy
 8007176:	f3bf 8f4f 	dsb	sy
 800717a:	607b      	str	r3, [r7, #4]
}
 800717c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800717e:	4b0f      	ldr	r3, [pc, #60]	; (80071bc <vPortEnterCritical+0x58>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	3301      	adds	r3, #1
 8007184:	4a0d      	ldr	r2, [pc, #52]	; (80071bc <vPortEnterCritical+0x58>)
 8007186:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007188:	4b0c      	ldr	r3, [pc, #48]	; (80071bc <vPortEnterCritical+0x58>)
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	2b01      	cmp	r3, #1
 800718e:	d10f      	bne.n	80071b0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007190:	4b0b      	ldr	r3, [pc, #44]	; (80071c0 <vPortEnterCritical+0x5c>)
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	b2db      	uxtb	r3, r3
 8007196:	2b00      	cmp	r3, #0
 8007198:	d00a      	beq.n	80071b0 <vPortEnterCritical+0x4c>
	__asm volatile
 800719a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800719e:	f383 8811 	msr	BASEPRI, r3
 80071a2:	f3bf 8f6f 	isb	sy
 80071a6:	f3bf 8f4f 	dsb	sy
 80071aa:	603b      	str	r3, [r7, #0]
}
 80071ac:	bf00      	nop
 80071ae:	e7fe      	b.n	80071ae <vPortEnterCritical+0x4a>
	}
}
 80071b0:	bf00      	nop
 80071b2:	370c      	adds	r7, #12
 80071b4:	46bd      	mov	sp, r7
 80071b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ba:	4770      	bx	lr
 80071bc:	20000014 	.word	0x20000014
 80071c0:	e000ed04 	.word	0xe000ed04

080071c4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80071c4:	b480      	push	{r7}
 80071c6:	b083      	sub	sp, #12
 80071c8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80071ca:	4b12      	ldr	r3, [pc, #72]	; (8007214 <vPortExitCritical+0x50>)
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d10a      	bne.n	80071e8 <vPortExitCritical+0x24>
	__asm volatile
 80071d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071d6:	f383 8811 	msr	BASEPRI, r3
 80071da:	f3bf 8f6f 	isb	sy
 80071de:	f3bf 8f4f 	dsb	sy
 80071e2:	607b      	str	r3, [r7, #4]
}
 80071e4:	bf00      	nop
 80071e6:	e7fe      	b.n	80071e6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80071e8:	4b0a      	ldr	r3, [pc, #40]	; (8007214 <vPortExitCritical+0x50>)
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	3b01      	subs	r3, #1
 80071ee:	4a09      	ldr	r2, [pc, #36]	; (8007214 <vPortExitCritical+0x50>)
 80071f0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80071f2:	4b08      	ldr	r3, [pc, #32]	; (8007214 <vPortExitCritical+0x50>)
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d105      	bne.n	8007206 <vPortExitCritical+0x42>
 80071fa:	2300      	movs	r3, #0
 80071fc:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80071fe:	683b      	ldr	r3, [r7, #0]
 8007200:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007204:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007206:	bf00      	nop
 8007208:	370c      	adds	r7, #12
 800720a:	46bd      	mov	sp, r7
 800720c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007210:	4770      	bx	lr
 8007212:	bf00      	nop
 8007214:	20000014 	.word	0x20000014
	...

08007220 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007220:	f3ef 8009 	mrs	r0, PSP
 8007224:	f3bf 8f6f 	isb	sy
 8007228:	4b15      	ldr	r3, [pc, #84]	; (8007280 <pxCurrentTCBConst>)
 800722a:	681a      	ldr	r2, [r3, #0]
 800722c:	f01e 0f10 	tst.w	lr, #16
 8007230:	bf08      	it	eq
 8007232:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007236:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800723a:	6010      	str	r0, [r2, #0]
 800723c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007240:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007244:	f380 8811 	msr	BASEPRI, r0
 8007248:	f3bf 8f4f 	dsb	sy
 800724c:	f3bf 8f6f 	isb	sy
 8007250:	f7ff fcba 	bl	8006bc8 <vTaskSwitchContext>
 8007254:	f04f 0000 	mov.w	r0, #0
 8007258:	f380 8811 	msr	BASEPRI, r0
 800725c:	bc09      	pop	{r0, r3}
 800725e:	6819      	ldr	r1, [r3, #0]
 8007260:	6808      	ldr	r0, [r1, #0]
 8007262:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007266:	f01e 0f10 	tst.w	lr, #16
 800726a:	bf08      	it	eq
 800726c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007270:	f380 8809 	msr	PSP, r0
 8007274:	f3bf 8f6f 	isb	sy
 8007278:	4770      	bx	lr
 800727a:	bf00      	nop
 800727c:	f3af 8000 	nop.w

08007280 <pxCurrentTCBConst>:
 8007280:	2000082c 	.word	0x2000082c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007284:	bf00      	nop
 8007286:	bf00      	nop

08007288 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007288:	b580      	push	{r7, lr}
 800728a:	b082      	sub	sp, #8
 800728c:	af00      	add	r7, sp, #0
	__asm volatile
 800728e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007292:	f383 8811 	msr	BASEPRI, r3
 8007296:	f3bf 8f6f 	isb	sy
 800729a:	f3bf 8f4f 	dsb	sy
 800729e:	607b      	str	r3, [r7, #4]
}
 80072a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80072a2:	f7ff fbd9 	bl	8006a58 <xTaskIncrementTick>
 80072a6:	4603      	mov	r3, r0
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d003      	beq.n	80072b4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80072ac:	4b06      	ldr	r3, [pc, #24]	; (80072c8 <SysTick_Handler+0x40>)
 80072ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80072b2:	601a      	str	r2, [r3, #0]
 80072b4:	2300      	movs	r3, #0
 80072b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80072b8:	683b      	ldr	r3, [r7, #0]
 80072ba:	f383 8811 	msr	BASEPRI, r3
}
 80072be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80072c0:	bf00      	nop
 80072c2:	3708      	adds	r7, #8
 80072c4:	46bd      	mov	sp, r7
 80072c6:	bd80      	pop	{r7, pc}
 80072c8:	e000ed04 	.word	0xe000ed04

080072cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80072cc:	b480      	push	{r7}
 80072ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80072d0:	4b0b      	ldr	r3, [pc, #44]	; (8007300 <vPortSetupTimerInterrupt+0x34>)
 80072d2:	2200      	movs	r2, #0
 80072d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80072d6:	4b0b      	ldr	r3, [pc, #44]	; (8007304 <vPortSetupTimerInterrupt+0x38>)
 80072d8:	2200      	movs	r2, #0
 80072da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80072dc:	4b0a      	ldr	r3, [pc, #40]	; (8007308 <vPortSetupTimerInterrupt+0x3c>)
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	4a0a      	ldr	r2, [pc, #40]	; (800730c <vPortSetupTimerInterrupt+0x40>)
 80072e2:	fba2 2303 	umull	r2, r3, r2, r3
 80072e6:	099b      	lsrs	r3, r3, #6
 80072e8:	4a09      	ldr	r2, [pc, #36]	; (8007310 <vPortSetupTimerInterrupt+0x44>)
 80072ea:	3b01      	subs	r3, #1
 80072ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80072ee:	4b04      	ldr	r3, [pc, #16]	; (8007300 <vPortSetupTimerInterrupt+0x34>)
 80072f0:	2207      	movs	r2, #7
 80072f2:	601a      	str	r2, [r3, #0]
}
 80072f4:	bf00      	nop
 80072f6:	46bd      	mov	sp, r7
 80072f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fc:	4770      	bx	lr
 80072fe:	bf00      	nop
 8007300:	e000e010 	.word	0xe000e010
 8007304:	e000e018 	.word	0xe000e018
 8007308:	20000008 	.word	0x20000008
 800730c:	10624dd3 	.word	0x10624dd3
 8007310:	e000e014 	.word	0xe000e014

08007314 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007314:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007324 <vPortEnableVFP+0x10>
 8007318:	6801      	ldr	r1, [r0, #0]
 800731a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800731e:	6001      	str	r1, [r0, #0]
 8007320:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007322:	bf00      	nop
 8007324:	e000ed88 	.word	0xe000ed88

08007328 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007328:	b580      	push	{r7, lr}
 800732a:	b08a      	sub	sp, #40	; 0x28
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007330:	2300      	movs	r3, #0
 8007332:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007334:	f7ff fae6 	bl	8006904 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007338:	4b5b      	ldr	r3, [pc, #364]	; (80074a8 <pvPortMalloc+0x180>)
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	2b00      	cmp	r3, #0
 800733e:	d101      	bne.n	8007344 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007340:	f000 f920 	bl	8007584 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007344:	4b59      	ldr	r3, [pc, #356]	; (80074ac <pvPortMalloc+0x184>)
 8007346:	681a      	ldr	r2, [r3, #0]
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	4013      	ands	r3, r2
 800734c:	2b00      	cmp	r3, #0
 800734e:	f040 8093 	bne.w	8007478 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	2b00      	cmp	r3, #0
 8007356:	d01d      	beq.n	8007394 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007358:	2208      	movs	r2, #8
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	4413      	add	r3, r2
 800735e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	f003 0307 	and.w	r3, r3, #7
 8007366:	2b00      	cmp	r3, #0
 8007368:	d014      	beq.n	8007394 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	f023 0307 	bic.w	r3, r3, #7
 8007370:	3308      	adds	r3, #8
 8007372:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	f003 0307 	and.w	r3, r3, #7
 800737a:	2b00      	cmp	r3, #0
 800737c:	d00a      	beq.n	8007394 <pvPortMalloc+0x6c>
	__asm volatile
 800737e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007382:	f383 8811 	msr	BASEPRI, r3
 8007386:	f3bf 8f6f 	isb	sy
 800738a:	f3bf 8f4f 	dsb	sy
 800738e:	617b      	str	r3, [r7, #20]
}
 8007390:	bf00      	nop
 8007392:	e7fe      	b.n	8007392 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2b00      	cmp	r3, #0
 8007398:	d06e      	beq.n	8007478 <pvPortMalloc+0x150>
 800739a:	4b45      	ldr	r3, [pc, #276]	; (80074b0 <pvPortMalloc+0x188>)
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	687a      	ldr	r2, [r7, #4]
 80073a0:	429a      	cmp	r2, r3
 80073a2:	d869      	bhi.n	8007478 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80073a4:	4b43      	ldr	r3, [pc, #268]	; (80074b4 <pvPortMalloc+0x18c>)
 80073a6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80073a8:	4b42      	ldr	r3, [pc, #264]	; (80074b4 <pvPortMalloc+0x18c>)
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80073ae:	e004      	b.n	80073ba <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80073b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073b2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80073b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80073ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073bc:	685b      	ldr	r3, [r3, #4]
 80073be:	687a      	ldr	r2, [r7, #4]
 80073c0:	429a      	cmp	r2, r3
 80073c2:	d903      	bls.n	80073cc <pvPortMalloc+0xa4>
 80073c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d1f1      	bne.n	80073b0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80073cc:	4b36      	ldr	r3, [pc, #216]	; (80074a8 <pvPortMalloc+0x180>)
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80073d2:	429a      	cmp	r2, r3
 80073d4:	d050      	beq.n	8007478 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80073d6:	6a3b      	ldr	r3, [r7, #32]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	2208      	movs	r2, #8
 80073dc:	4413      	add	r3, r2
 80073de:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80073e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073e2:	681a      	ldr	r2, [r3, #0]
 80073e4:	6a3b      	ldr	r3, [r7, #32]
 80073e6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80073e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073ea:	685a      	ldr	r2, [r3, #4]
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	1ad2      	subs	r2, r2, r3
 80073f0:	2308      	movs	r3, #8
 80073f2:	005b      	lsls	r3, r3, #1
 80073f4:	429a      	cmp	r2, r3
 80073f6:	d91f      	bls.n	8007438 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80073f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	4413      	add	r3, r2
 80073fe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007400:	69bb      	ldr	r3, [r7, #24]
 8007402:	f003 0307 	and.w	r3, r3, #7
 8007406:	2b00      	cmp	r3, #0
 8007408:	d00a      	beq.n	8007420 <pvPortMalloc+0xf8>
	__asm volatile
 800740a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800740e:	f383 8811 	msr	BASEPRI, r3
 8007412:	f3bf 8f6f 	isb	sy
 8007416:	f3bf 8f4f 	dsb	sy
 800741a:	613b      	str	r3, [r7, #16]
}
 800741c:	bf00      	nop
 800741e:	e7fe      	b.n	800741e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007422:	685a      	ldr	r2, [r3, #4]
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	1ad2      	subs	r2, r2, r3
 8007428:	69bb      	ldr	r3, [r7, #24]
 800742a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800742c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800742e:	687a      	ldr	r2, [r7, #4]
 8007430:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007432:	69b8      	ldr	r0, [r7, #24]
 8007434:	f000 f908 	bl	8007648 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007438:	4b1d      	ldr	r3, [pc, #116]	; (80074b0 <pvPortMalloc+0x188>)
 800743a:	681a      	ldr	r2, [r3, #0]
 800743c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800743e:	685b      	ldr	r3, [r3, #4]
 8007440:	1ad3      	subs	r3, r2, r3
 8007442:	4a1b      	ldr	r2, [pc, #108]	; (80074b0 <pvPortMalloc+0x188>)
 8007444:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007446:	4b1a      	ldr	r3, [pc, #104]	; (80074b0 <pvPortMalloc+0x188>)
 8007448:	681a      	ldr	r2, [r3, #0]
 800744a:	4b1b      	ldr	r3, [pc, #108]	; (80074b8 <pvPortMalloc+0x190>)
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	429a      	cmp	r2, r3
 8007450:	d203      	bcs.n	800745a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007452:	4b17      	ldr	r3, [pc, #92]	; (80074b0 <pvPortMalloc+0x188>)
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	4a18      	ldr	r2, [pc, #96]	; (80074b8 <pvPortMalloc+0x190>)
 8007458:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800745a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800745c:	685a      	ldr	r2, [r3, #4]
 800745e:	4b13      	ldr	r3, [pc, #76]	; (80074ac <pvPortMalloc+0x184>)
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	431a      	orrs	r2, r3
 8007464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007466:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800746a:	2200      	movs	r2, #0
 800746c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800746e:	4b13      	ldr	r3, [pc, #76]	; (80074bc <pvPortMalloc+0x194>)
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	3301      	adds	r3, #1
 8007474:	4a11      	ldr	r2, [pc, #68]	; (80074bc <pvPortMalloc+0x194>)
 8007476:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007478:	f7ff fa52 	bl	8006920 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800747c:	69fb      	ldr	r3, [r7, #28]
 800747e:	f003 0307 	and.w	r3, r3, #7
 8007482:	2b00      	cmp	r3, #0
 8007484:	d00a      	beq.n	800749c <pvPortMalloc+0x174>
	__asm volatile
 8007486:	f04f 0350 	mov.w	r3, #80	; 0x50
 800748a:	f383 8811 	msr	BASEPRI, r3
 800748e:	f3bf 8f6f 	isb	sy
 8007492:	f3bf 8f4f 	dsb	sy
 8007496:	60fb      	str	r3, [r7, #12]
}
 8007498:	bf00      	nop
 800749a:	e7fe      	b.n	800749a <pvPortMalloc+0x172>
	return pvReturn;
 800749c:	69fb      	ldr	r3, [r7, #28]
}
 800749e:	4618      	mov	r0, r3
 80074a0:	3728      	adds	r7, #40	; 0x28
 80074a2:	46bd      	mov	sp, r7
 80074a4:	bd80      	pop	{r7, pc}
 80074a6:	bf00      	nop
 80074a8:	20004568 	.word	0x20004568
 80074ac:	2000457c 	.word	0x2000457c
 80074b0:	2000456c 	.word	0x2000456c
 80074b4:	20004560 	.word	0x20004560
 80074b8:	20004570 	.word	0x20004570
 80074bc:	20004574 	.word	0x20004574

080074c0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80074c0:	b580      	push	{r7, lr}
 80074c2:	b086      	sub	sp, #24
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d04d      	beq.n	800756e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80074d2:	2308      	movs	r3, #8
 80074d4:	425b      	negs	r3, r3
 80074d6:	697a      	ldr	r2, [r7, #20]
 80074d8:	4413      	add	r3, r2
 80074da:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80074dc:	697b      	ldr	r3, [r7, #20]
 80074de:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80074e0:	693b      	ldr	r3, [r7, #16]
 80074e2:	685a      	ldr	r2, [r3, #4]
 80074e4:	4b24      	ldr	r3, [pc, #144]	; (8007578 <vPortFree+0xb8>)
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	4013      	ands	r3, r2
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d10a      	bne.n	8007504 <vPortFree+0x44>
	__asm volatile
 80074ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074f2:	f383 8811 	msr	BASEPRI, r3
 80074f6:	f3bf 8f6f 	isb	sy
 80074fa:	f3bf 8f4f 	dsb	sy
 80074fe:	60fb      	str	r3, [r7, #12]
}
 8007500:	bf00      	nop
 8007502:	e7fe      	b.n	8007502 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007504:	693b      	ldr	r3, [r7, #16]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	2b00      	cmp	r3, #0
 800750a:	d00a      	beq.n	8007522 <vPortFree+0x62>
	__asm volatile
 800750c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007510:	f383 8811 	msr	BASEPRI, r3
 8007514:	f3bf 8f6f 	isb	sy
 8007518:	f3bf 8f4f 	dsb	sy
 800751c:	60bb      	str	r3, [r7, #8]
}
 800751e:	bf00      	nop
 8007520:	e7fe      	b.n	8007520 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007522:	693b      	ldr	r3, [r7, #16]
 8007524:	685a      	ldr	r2, [r3, #4]
 8007526:	4b14      	ldr	r3, [pc, #80]	; (8007578 <vPortFree+0xb8>)
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	4013      	ands	r3, r2
 800752c:	2b00      	cmp	r3, #0
 800752e:	d01e      	beq.n	800756e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007530:	693b      	ldr	r3, [r7, #16]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	2b00      	cmp	r3, #0
 8007536:	d11a      	bne.n	800756e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007538:	693b      	ldr	r3, [r7, #16]
 800753a:	685a      	ldr	r2, [r3, #4]
 800753c:	4b0e      	ldr	r3, [pc, #56]	; (8007578 <vPortFree+0xb8>)
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	43db      	mvns	r3, r3
 8007542:	401a      	ands	r2, r3
 8007544:	693b      	ldr	r3, [r7, #16]
 8007546:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007548:	f7ff f9dc 	bl	8006904 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800754c:	693b      	ldr	r3, [r7, #16]
 800754e:	685a      	ldr	r2, [r3, #4]
 8007550:	4b0a      	ldr	r3, [pc, #40]	; (800757c <vPortFree+0xbc>)
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	4413      	add	r3, r2
 8007556:	4a09      	ldr	r2, [pc, #36]	; (800757c <vPortFree+0xbc>)
 8007558:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800755a:	6938      	ldr	r0, [r7, #16]
 800755c:	f000 f874 	bl	8007648 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007560:	4b07      	ldr	r3, [pc, #28]	; (8007580 <vPortFree+0xc0>)
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	3301      	adds	r3, #1
 8007566:	4a06      	ldr	r2, [pc, #24]	; (8007580 <vPortFree+0xc0>)
 8007568:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800756a:	f7ff f9d9 	bl	8006920 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800756e:	bf00      	nop
 8007570:	3718      	adds	r7, #24
 8007572:	46bd      	mov	sp, r7
 8007574:	bd80      	pop	{r7, pc}
 8007576:	bf00      	nop
 8007578:	2000457c 	.word	0x2000457c
 800757c:	2000456c 	.word	0x2000456c
 8007580:	20004578 	.word	0x20004578

08007584 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007584:	b480      	push	{r7}
 8007586:	b085      	sub	sp, #20
 8007588:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800758a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800758e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007590:	4b27      	ldr	r3, [pc, #156]	; (8007630 <prvHeapInit+0xac>)
 8007592:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	f003 0307 	and.w	r3, r3, #7
 800759a:	2b00      	cmp	r3, #0
 800759c:	d00c      	beq.n	80075b8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	3307      	adds	r3, #7
 80075a2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	f023 0307 	bic.w	r3, r3, #7
 80075aa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80075ac:	68ba      	ldr	r2, [r7, #8]
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	1ad3      	subs	r3, r2, r3
 80075b2:	4a1f      	ldr	r2, [pc, #124]	; (8007630 <prvHeapInit+0xac>)
 80075b4:	4413      	add	r3, r2
 80075b6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80075bc:	4a1d      	ldr	r2, [pc, #116]	; (8007634 <prvHeapInit+0xb0>)
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80075c2:	4b1c      	ldr	r3, [pc, #112]	; (8007634 <prvHeapInit+0xb0>)
 80075c4:	2200      	movs	r2, #0
 80075c6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	68ba      	ldr	r2, [r7, #8]
 80075cc:	4413      	add	r3, r2
 80075ce:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80075d0:	2208      	movs	r2, #8
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	1a9b      	subs	r3, r3, r2
 80075d6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	f023 0307 	bic.w	r3, r3, #7
 80075de:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	4a15      	ldr	r2, [pc, #84]	; (8007638 <prvHeapInit+0xb4>)
 80075e4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80075e6:	4b14      	ldr	r3, [pc, #80]	; (8007638 <prvHeapInit+0xb4>)
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	2200      	movs	r2, #0
 80075ec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80075ee:	4b12      	ldr	r3, [pc, #72]	; (8007638 <prvHeapInit+0xb4>)
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	2200      	movs	r2, #0
 80075f4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	68fa      	ldr	r2, [r7, #12]
 80075fe:	1ad2      	subs	r2, r2, r3
 8007600:	683b      	ldr	r3, [r7, #0]
 8007602:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007604:	4b0c      	ldr	r3, [pc, #48]	; (8007638 <prvHeapInit+0xb4>)
 8007606:	681a      	ldr	r2, [r3, #0]
 8007608:	683b      	ldr	r3, [r7, #0]
 800760a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800760c:	683b      	ldr	r3, [r7, #0]
 800760e:	685b      	ldr	r3, [r3, #4]
 8007610:	4a0a      	ldr	r2, [pc, #40]	; (800763c <prvHeapInit+0xb8>)
 8007612:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007614:	683b      	ldr	r3, [r7, #0]
 8007616:	685b      	ldr	r3, [r3, #4]
 8007618:	4a09      	ldr	r2, [pc, #36]	; (8007640 <prvHeapInit+0xbc>)
 800761a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800761c:	4b09      	ldr	r3, [pc, #36]	; (8007644 <prvHeapInit+0xc0>)
 800761e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007622:	601a      	str	r2, [r3, #0]
}
 8007624:	bf00      	nop
 8007626:	3714      	adds	r7, #20
 8007628:	46bd      	mov	sp, r7
 800762a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762e:	4770      	bx	lr
 8007630:	20000960 	.word	0x20000960
 8007634:	20004560 	.word	0x20004560
 8007638:	20004568 	.word	0x20004568
 800763c:	20004570 	.word	0x20004570
 8007640:	2000456c 	.word	0x2000456c
 8007644:	2000457c 	.word	0x2000457c

08007648 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007648:	b480      	push	{r7}
 800764a:	b085      	sub	sp, #20
 800764c:	af00      	add	r7, sp, #0
 800764e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007650:	4b28      	ldr	r3, [pc, #160]	; (80076f4 <prvInsertBlockIntoFreeList+0xac>)
 8007652:	60fb      	str	r3, [r7, #12]
 8007654:	e002      	b.n	800765c <prvInsertBlockIntoFreeList+0x14>
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	60fb      	str	r3, [r7, #12]
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	687a      	ldr	r2, [r7, #4]
 8007662:	429a      	cmp	r2, r3
 8007664:	d8f7      	bhi.n	8007656 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	685b      	ldr	r3, [r3, #4]
 800766e:	68ba      	ldr	r2, [r7, #8]
 8007670:	4413      	add	r3, r2
 8007672:	687a      	ldr	r2, [r7, #4]
 8007674:	429a      	cmp	r2, r3
 8007676:	d108      	bne.n	800768a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	685a      	ldr	r2, [r3, #4]
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	685b      	ldr	r3, [r3, #4]
 8007680:	441a      	add	r2, r3
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	685b      	ldr	r3, [r3, #4]
 8007692:	68ba      	ldr	r2, [r7, #8]
 8007694:	441a      	add	r2, r3
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	429a      	cmp	r2, r3
 800769c:	d118      	bne.n	80076d0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	681a      	ldr	r2, [r3, #0]
 80076a2:	4b15      	ldr	r3, [pc, #84]	; (80076f8 <prvInsertBlockIntoFreeList+0xb0>)
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	429a      	cmp	r2, r3
 80076a8:	d00d      	beq.n	80076c6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	685a      	ldr	r2, [r3, #4]
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	685b      	ldr	r3, [r3, #4]
 80076b4:	441a      	add	r2, r3
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	681a      	ldr	r2, [r3, #0]
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	601a      	str	r2, [r3, #0]
 80076c4:	e008      	b.n	80076d8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80076c6:	4b0c      	ldr	r3, [pc, #48]	; (80076f8 <prvInsertBlockIntoFreeList+0xb0>)
 80076c8:	681a      	ldr	r2, [r3, #0]
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	601a      	str	r2, [r3, #0]
 80076ce:	e003      	b.n	80076d8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	681a      	ldr	r2, [r3, #0]
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80076d8:	68fa      	ldr	r2, [r7, #12]
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	429a      	cmp	r2, r3
 80076de:	d002      	beq.n	80076e6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	687a      	ldr	r2, [r7, #4]
 80076e4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80076e6:	bf00      	nop
 80076e8:	3714      	adds	r7, #20
 80076ea:	46bd      	mov	sp, r7
 80076ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f0:	4770      	bx	lr
 80076f2:	bf00      	nop
 80076f4:	20004560 	.word	0x20004560
 80076f8:	20004568 	.word	0x20004568

080076fc <__errno>:
 80076fc:	4b01      	ldr	r3, [pc, #4]	; (8007704 <__errno+0x8>)
 80076fe:	6818      	ldr	r0, [r3, #0]
 8007700:	4770      	bx	lr
 8007702:	bf00      	nop
 8007704:	20000018 	.word	0x20000018

08007708 <std>:
 8007708:	2300      	movs	r3, #0
 800770a:	b510      	push	{r4, lr}
 800770c:	4604      	mov	r4, r0
 800770e:	e9c0 3300 	strd	r3, r3, [r0]
 8007712:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007716:	6083      	str	r3, [r0, #8]
 8007718:	8181      	strh	r1, [r0, #12]
 800771a:	6643      	str	r3, [r0, #100]	; 0x64
 800771c:	81c2      	strh	r2, [r0, #14]
 800771e:	6183      	str	r3, [r0, #24]
 8007720:	4619      	mov	r1, r3
 8007722:	2208      	movs	r2, #8
 8007724:	305c      	adds	r0, #92	; 0x5c
 8007726:	f000 f91a 	bl	800795e <memset>
 800772a:	4b05      	ldr	r3, [pc, #20]	; (8007740 <std+0x38>)
 800772c:	6263      	str	r3, [r4, #36]	; 0x24
 800772e:	4b05      	ldr	r3, [pc, #20]	; (8007744 <std+0x3c>)
 8007730:	62a3      	str	r3, [r4, #40]	; 0x28
 8007732:	4b05      	ldr	r3, [pc, #20]	; (8007748 <std+0x40>)
 8007734:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007736:	4b05      	ldr	r3, [pc, #20]	; (800774c <std+0x44>)
 8007738:	6224      	str	r4, [r4, #32]
 800773a:	6323      	str	r3, [r4, #48]	; 0x30
 800773c:	bd10      	pop	{r4, pc}
 800773e:	bf00      	nop
 8007740:	080088cd 	.word	0x080088cd
 8007744:	080088ef 	.word	0x080088ef
 8007748:	08008927 	.word	0x08008927
 800774c:	0800894b 	.word	0x0800894b

08007750 <_cleanup_r>:
 8007750:	4901      	ldr	r1, [pc, #4]	; (8007758 <_cleanup_r+0x8>)
 8007752:	f000 b8af 	b.w	80078b4 <_fwalk_reent>
 8007756:	bf00      	nop
 8007758:	0800a4f9 	.word	0x0800a4f9

0800775c <__sfmoreglue>:
 800775c:	b570      	push	{r4, r5, r6, lr}
 800775e:	2268      	movs	r2, #104	; 0x68
 8007760:	1e4d      	subs	r5, r1, #1
 8007762:	4355      	muls	r5, r2
 8007764:	460e      	mov	r6, r1
 8007766:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800776a:	f000 f921 	bl	80079b0 <_malloc_r>
 800776e:	4604      	mov	r4, r0
 8007770:	b140      	cbz	r0, 8007784 <__sfmoreglue+0x28>
 8007772:	2100      	movs	r1, #0
 8007774:	e9c0 1600 	strd	r1, r6, [r0]
 8007778:	300c      	adds	r0, #12
 800777a:	60a0      	str	r0, [r4, #8]
 800777c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007780:	f000 f8ed 	bl	800795e <memset>
 8007784:	4620      	mov	r0, r4
 8007786:	bd70      	pop	{r4, r5, r6, pc}

08007788 <__sfp_lock_acquire>:
 8007788:	4801      	ldr	r0, [pc, #4]	; (8007790 <__sfp_lock_acquire+0x8>)
 800778a:	f000 b8d8 	b.w	800793e <__retarget_lock_acquire_recursive>
 800778e:	bf00      	nop
 8007790:	20004581 	.word	0x20004581

08007794 <__sfp_lock_release>:
 8007794:	4801      	ldr	r0, [pc, #4]	; (800779c <__sfp_lock_release+0x8>)
 8007796:	f000 b8d3 	b.w	8007940 <__retarget_lock_release_recursive>
 800779a:	bf00      	nop
 800779c:	20004581 	.word	0x20004581

080077a0 <__sinit_lock_acquire>:
 80077a0:	4801      	ldr	r0, [pc, #4]	; (80077a8 <__sinit_lock_acquire+0x8>)
 80077a2:	f000 b8cc 	b.w	800793e <__retarget_lock_acquire_recursive>
 80077a6:	bf00      	nop
 80077a8:	20004582 	.word	0x20004582

080077ac <__sinit_lock_release>:
 80077ac:	4801      	ldr	r0, [pc, #4]	; (80077b4 <__sinit_lock_release+0x8>)
 80077ae:	f000 b8c7 	b.w	8007940 <__retarget_lock_release_recursive>
 80077b2:	bf00      	nop
 80077b4:	20004582 	.word	0x20004582

080077b8 <__sinit>:
 80077b8:	b510      	push	{r4, lr}
 80077ba:	4604      	mov	r4, r0
 80077bc:	f7ff fff0 	bl	80077a0 <__sinit_lock_acquire>
 80077c0:	69a3      	ldr	r3, [r4, #24]
 80077c2:	b11b      	cbz	r3, 80077cc <__sinit+0x14>
 80077c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80077c8:	f7ff bff0 	b.w	80077ac <__sinit_lock_release>
 80077cc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80077d0:	6523      	str	r3, [r4, #80]	; 0x50
 80077d2:	4b13      	ldr	r3, [pc, #76]	; (8007820 <__sinit+0x68>)
 80077d4:	4a13      	ldr	r2, [pc, #76]	; (8007824 <__sinit+0x6c>)
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	62a2      	str	r2, [r4, #40]	; 0x28
 80077da:	42a3      	cmp	r3, r4
 80077dc:	bf04      	itt	eq
 80077de:	2301      	moveq	r3, #1
 80077e0:	61a3      	streq	r3, [r4, #24]
 80077e2:	4620      	mov	r0, r4
 80077e4:	f000 f820 	bl	8007828 <__sfp>
 80077e8:	6060      	str	r0, [r4, #4]
 80077ea:	4620      	mov	r0, r4
 80077ec:	f000 f81c 	bl	8007828 <__sfp>
 80077f0:	60a0      	str	r0, [r4, #8]
 80077f2:	4620      	mov	r0, r4
 80077f4:	f000 f818 	bl	8007828 <__sfp>
 80077f8:	2200      	movs	r2, #0
 80077fa:	60e0      	str	r0, [r4, #12]
 80077fc:	2104      	movs	r1, #4
 80077fe:	6860      	ldr	r0, [r4, #4]
 8007800:	f7ff ff82 	bl	8007708 <std>
 8007804:	68a0      	ldr	r0, [r4, #8]
 8007806:	2201      	movs	r2, #1
 8007808:	2109      	movs	r1, #9
 800780a:	f7ff ff7d 	bl	8007708 <std>
 800780e:	68e0      	ldr	r0, [r4, #12]
 8007810:	2202      	movs	r2, #2
 8007812:	2112      	movs	r1, #18
 8007814:	f7ff ff78 	bl	8007708 <std>
 8007818:	2301      	movs	r3, #1
 800781a:	61a3      	str	r3, [r4, #24]
 800781c:	e7d2      	b.n	80077c4 <__sinit+0xc>
 800781e:	bf00      	nop
 8007820:	0800c2e4 	.word	0x0800c2e4
 8007824:	08007751 	.word	0x08007751

08007828 <__sfp>:
 8007828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800782a:	4607      	mov	r7, r0
 800782c:	f7ff ffac 	bl	8007788 <__sfp_lock_acquire>
 8007830:	4b1e      	ldr	r3, [pc, #120]	; (80078ac <__sfp+0x84>)
 8007832:	681e      	ldr	r6, [r3, #0]
 8007834:	69b3      	ldr	r3, [r6, #24]
 8007836:	b913      	cbnz	r3, 800783e <__sfp+0x16>
 8007838:	4630      	mov	r0, r6
 800783a:	f7ff ffbd 	bl	80077b8 <__sinit>
 800783e:	3648      	adds	r6, #72	; 0x48
 8007840:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007844:	3b01      	subs	r3, #1
 8007846:	d503      	bpl.n	8007850 <__sfp+0x28>
 8007848:	6833      	ldr	r3, [r6, #0]
 800784a:	b30b      	cbz	r3, 8007890 <__sfp+0x68>
 800784c:	6836      	ldr	r6, [r6, #0]
 800784e:	e7f7      	b.n	8007840 <__sfp+0x18>
 8007850:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007854:	b9d5      	cbnz	r5, 800788c <__sfp+0x64>
 8007856:	4b16      	ldr	r3, [pc, #88]	; (80078b0 <__sfp+0x88>)
 8007858:	60e3      	str	r3, [r4, #12]
 800785a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800785e:	6665      	str	r5, [r4, #100]	; 0x64
 8007860:	f000 f86c 	bl	800793c <__retarget_lock_init_recursive>
 8007864:	f7ff ff96 	bl	8007794 <__sfp_lock_release>
 8007868:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800786c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007870:	6025      	str	r5, [r4, #0]
 8007872:	61a5      	str	r5, [r4, #24]
 8007874:	2208      	movs	r2, #8
 8007876:	4629      	mov	r1, r5
 8007878:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800787c:	f000 f86f 	bl	800795e <memset>
 8007880:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007884:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007888:	4620      	mov	r0, r4
 800788a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800788c:	3468      	adds	r4, #104	; 0x68
 800788e:	e7d9      	b.n	8007844 <__sfp+0x1c>
 8007890:	2104      	movs	r1, #4
 8007892:	4638      	mov	r0, r7
 8007894:	f7ff ff62 	bl	800775c <__sfmoreglue>
 8007898:	4604      	mov	r4, r0
 800789a:	6030      	str	r0, [r6, #0]
 800789c:	2800      	cmp	r0, #0
 800789e:	d1d5      	bne.n	800784c <__sfp+0x24>
 80078a0:	f7ff ff78 	bl	8007794 <__sfp_lock_release>
 80078a4:	230c      	movs	r3, #12
 80078a6:	603b      	str	r3, [r7, #0]
 80078a8:	e7ee      	b.n	8007888 <__sfp+0x60>
 80078aa:	bf00      	nop
 80078ac:	0800c2e4 	.word	0x0800c2e4
 80078b0:	ffff0001 	.word	0xffff0001

080078b4 <_fwalk_reent>:
 80078b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078b8:	4606      	mov	r6, r0
 80078ba:	4688      	mov	r8, r1
 80078bc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80078c0:	2700      	movs	r7, #0
 80078c2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80078c6:	f1b9 0901 	subs.w	r9, r9, #1
 80078ca:	d505      	bpl.n	80078d8 <_fwalk_reent+0x24>
 80078cc:	6824      	ldr	r4, [r4, #0]
 80078ce:	2c00      	cmp	r4, #0
 80078d0:	d1f7      	bne.n	80078c2 <_fwalk_reent+0xe>
 80078d2:	4638      	mov	r0, r7
 80078d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078d8:	89ab      	ldrh	r3, [r5, #12]
 80078da:	2b01      	cmp	r3, #1
 80078dc:	d907      	bls.n	80078ee <_fwalk_reent+0x3a>
 80078de:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80078e2:	3301      	adds	r3, #1
 80078e4:	d003      	beq.n	80078ee <_fwalk_reent+0x3a>
 80078e6:	4629      	mov	r1, r5
 80078e8:	4630      	mov	r0, r6
 80078ea:	47c0      	blx	r8
 80078ec:	4307      	orrs	r7, r0
 80078ee:	3568      	adds	r5, #104	; 0x68
 80078f0:	e7e9      	b.n	80078c6 <_fwalk_reent+0x12>
	...

080078f4 <__libc_init_array>:
 80078f4:	b570      	push	{r4, r5, r6, lr}
 80078f6:	4d0d      	ldr	r5, [pc, #52]	; (800792c <__libc_init_array+0x38>)
 80078f8:	4c0d      	ldr	r4, [pc, #52]	; (8007930 <__libc_init_array+0x3c>)
 80078fa:	1b64      	subs	r4, r4, r5
 80078fc:	10a4      	asrs	r4, r4, #2
 80078fe:	2600      	movs	r6, #0
 8007900:	42a6      	cmp	r6, r4
 8007902:	d109      	bne.n	8007918 <__libc_init_array+0x24>
 8007904:	4d0b      	ldr	r5, [pc, #44]	; (8007934 <__libc_init_array+0x40>)
 8007906:	4c0c      	ldr	r4, [pc, #48]	; (8007938 <__libc_init_array+0x44>)
 8007908:	f004 fc08 	bl	800c11c <_init>
 800790c:	1b64      	subs	r4, r4, r5
 800790e:	10a4      	asrs	r4, r4, #2
 8007910:	2600      	movs	r6, #0
 8007912:	42a6      	cmp	r6, r4
 8007914:	d105      	bne.n	8007922 <__libc_init_array+0x2e>
 8007916:	bd70      	pop	{r4, r5, r6, pc}
 8007918:	f855 3b04 	ldr.w	r3, [r5], #4
 800791c:	4798      	blx	r3
 800791e:	3601      	adds	r6, #1
 8007920:	e7ee      	b.n	8007900 <__libc_init_array+0xc>
 8007922:	f855 3b04 	ldr.w	r3, [r5], #4
 8007926:	4798      	blx	r3
 8007928:	3601      	adds	r6, #1
 800792a:	e7f2      	b.n	8007912 <__libc_init_array+0x1e>
 800792c:	0800c734 	.word	0x0800c734
 8007930:	0800c734 	.word	0x0800c734
 8007934:	0800c734 	.word	0x0800c734
 8007938:	0800c738 	.word	0x0800c738

0800793c <__retarget_lock_init_recursive>:
 800793c:	4770      	bx	lr

0800793e <__retarget_lock_acquire_recursive>:
 800793e:	4770      	bx	lr

08007940 <__retarget_lock_release_recursive>:
 8007940:	4770      	bx	lr

08007942 <memcpy>:
 8007942:	440a      	add	r2, r1
 8007944:	4291      	cmp	r1, r2
 8007946:	f100 33ff 	add.w	r3, r0, #4294967295
 800794a:	d100      	bne.n	800794e <memcpy+0xc>
 800794c:	4770      	bx	lr
 800794e:	b510      	push	{r4, lr}
 8007950:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007954:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007958:	4291      	cmp	r1, r2
 800795a:	d1f9      	bne.n	8007950 <memcpy+0xe>
 800795c:	bd10      	pop	{r4, pc}

0800795e <memset>:
 800795e:	4402      	add	r2, r0
 8007960:	4603      	mov	r3, r0
 8007962:	4293      	cmp	r3, r2
 8007964:	d100      	bne.n	8007968 <memset+0xa>
 8007966:	4770      	bx	lr
 8007968:	f803 1b01 	strb.w	r1, [r3], #1
 800796c:	e7f9      	b.n	8007962 <memset+0x4>
	...

08007970 <sbrk_aligned>:
 8007970:	b570      	push	{r4, r5, r6, lr}
 8007972:	4e0e      	ldr	r6, [pc, #56]	; (80079ac <sbrk_aligned+0x3c>)
 8007974:	460c      	mov	r4, r1
 8007976:	6831      	ldr	r1, [r6, #0]
 8007978:	4605      	mov	r5, r0
 800797a:	b911      	cbnz	r1, 8007982 <sbrk_aligned+0x12>
 800797c:	f000 ff70 	bl	8008860 <_sbrk_r>
 8007980:	6030      	str	r0, [r6, #0]
 8007982:	4621      	mov	r1, r4
 8007984:	4628      	mov	r0, r5
 8007986:	f000 ff6b 	bl	8008860 <_sbrk_r>
 800798a:	1c43      	adds	r3, r0, #1
 800798c:	d00a      	beq.n	80079a4 <sbrk_aligned+0x34>
 800798e:	1cc4      	adds	r4, r0, #3
 8007990:	f024 0403 	bic.w	r4, r4, #3
 8007994:	42a0      	cmp	r0, r4
 8007996:	d007      	beq.n	80079a8 <sbrk_aligned+0x38>
 8007998:	1a21      	subs	r1, r4, r0
 800799a:	4628      	mov	r0, r5
 800799c:	f000 ff60 	bl	8008860 <_sbrk_r>
 80079a0:	3001      	adds	r0, #1
 80079a2:	d101      	bne.n	80079a8 <sbrk_aligned+0x38>
 80079a4:	f04f 34ff 	mov.w	r4, #4294967295
 80079a8:	4620      	mov	r0, r4
 80079aa:	bd70      	pop	{r4, r5, r6, pc}
 80079ac:	20004588 	.word	0x20004588

080079b0 <_malloc_r>:
 80079b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079b4:	1ccd      	adds	r5, r1, #3
 80079b6:	f025 0503 	bic.w	r5, r5, #3
 80079ba:	3508      	adds	r5, #8
 80079bc:	2d0c      	cmp	r5, #12
 80079be:	bf38      	it	cc
 80079c0:	250c      	movcc	r5, #12
 80079c2:	2d00      	cmp	r5, #0
 80079c4:	4607      	mov	r7, r0
 80079c6:	db01      	blt.n	80079cc <_malloc_r+0x1c>
 80079c8:	42a9      	cmp	r1, r5
 80079ca:	d905      	bls.n	80079d8 <_malloc_r+0x28>
 80079cc:	230c      	movs	r3, #12
 80079ce:	603b      	str	r3, [r7, #0]
 80079d0:	2600      	movs	r6, #0
 80079d2:	4630      	mov	r0, r6
 80079d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079d8:	4e2e      	ldr	r6, [pc, #184]	; (8007a94 <_malloc_r+0xe4>)
 80079da:	f003 f969 	bl	800acb0 <__malloc_lock>
 80079de:	6833      	ldr	r3, [r6, #0]
 80079e0:	461c      	mov	r4, r3
 80079e2:	bb34      	cbnz	r4, 8007a32 <_malloc_r+0x82>
 80079e4:	4629      	mov	r1, r5
 80079e6:	4638      	mov	r0, r7
 80079e8:	f7ff ffc2 	bl	8007970 <sbrk_aligned>
 80079ec:	1c43      	adds	r3, r0, #1
 80079ee:	4604      	mov	r4, r0
 80079f0:	d14d      	bne.n	8007a8e <_malloc_r+0xde>
 80079f2:	6834      	ldr	r4, [r6, #0]
 80079f4:	4626      	mov	r6, r4
 80079f6:	2e00      	cmp	r6, #0
 80079f8:	d140      	bne.n	8007a7c <_malloc_r+0xcc>
 80079fa:	6823      	ldr	r3, [r4, #0]
 80079fc:	4631      	mov	r1, r6
 80079fe:	4638      	mov	r0, r7
 8007a00:	eb04 0803 	add.w	r8, r4, r3
 8007a04:	f000 ff2c 	bl	8008860 <_sbrk_r>
 8007a08:	4580      	cmp	r8, r0
 8007a0a:	d13a      	bne.n	8007a82 <_malloc_r+0xd2>
 8007a0c:	6821      	ldr	r1, [r4, #0]
 8007a0e:	3503      	adds	r5, #3
 8007a10:	1a6d      	subs	r5, r5, r1
 8007a12:	f025 0503 	bic.w	r5, r5, #3
 8007a16:	3508      	adds	r5, #8
 8007a18:	2d0c      	cmp	r5, #12
 8007a1a:	bf38      	it	cc
 8007a1c:	250c      	movcc	r5, #12
 8007a1e:	4629      	mov	r1, r5
 8007a20:	4638      	mov	r0, r7
 8007a22:	f7ff ffa5 	bl	8007970 <sbrk_aligned>
 8007a26:	3001      	adds	r0, #1
 8007a28:	d02b      	beq.n	8007a82 <_malloc_r+0xd2>
 8007a2a:	6823      	ldr	r3, [r4, #0]
 8007a2c:	442b      	add	r3, r5
 8007a2e:	6023      	str	r3, [r4, #0]
 8007a30:	e00e      	b.n	8007a50 <_malloc_r+0xa0>
 8007a32:	6822      	ldr	r2, [r4, #0]
 8007a34:	1b52      	subs	r2, r2, r5
 8007a36:	d41e      	bmi.n	8007a76 <_malloc_r+0xc6>
 8007a38:	2a0b      	cmp	r2, #11
 8007a3a:	d916      	bls.n	8007a6a <_malloc_r+0xba>
 8007a3c:	1961      	adds	r1, r4, r5
 8007a3e:	42a3      	cmp	r3, r4
 8007a40:	6025      	str	r5, [r4, #0]
 8007a42:	bf18      	it	ne
 8007a44:	6059      	strne	r1, [r3, #4]
 8007a46:	6863      	ldr	r3, [r4, #4]
 8007a48:	bf08      	it	eq
 8007a4a:	6031      	streq	r1, [r6, #0]
 8007a4c:	5162      	str	r2, [r4, r5]
 8007a4e:	604b      	str	r3, [r1, #4]
 8007a50:	4638      	mov	r0, r7
 8007a52:	f104 060b 	add.w	r6, r4, #11
 8007a56:	f003 f931 	bl	800acbc <__malloc_unlock>
 8007a5a:	f026 0607 	bic.w	r6, r6, #7
 8007a5e:	1d23      	adds	r3, r4, #4
 8007a60:	1af2      	subs	r2, r6, r3
 8007a62:	d0b6      	beq.n	80079d2 <_malloc_r+0x22>
 8007a64:	1b9b      	subs	r3, r3, r6
 8007a66:	50a3      	str	r3, [r4, r2]
 8007a68:	e7b3      	b.n	80079d2 <_malloc_r+0x22>
 8007a6a:	6862      	ldr	r2, [r4, #4]
 8007a6c:	42a3      	cmp	r3, r4
 8007a6e:	bf0c      	ite	eq
 8007a70:	6032      	streq	r2, [r6, #0]
 8007a72:	605a      	strne	r2, [r3, #4]
 8007a74:	e7ec      	b.n	8007a50 <_malloc_r+0xa0>
 8007a76:	4623      	mov	r3, r4
 8007a78:	6864      	ldr	r4, [r4, #4]
 8007a7a:	e7b2      	b.n	80079e2 <_malloc_r+0x32>
 8007a7c:	4634      	mov	r4, r6
 8007a7e:	6876      	ldr	r6, [r6, #4]
 8007a80:	e7b9      	b.n	80079f6 <_malloc_r+0x46>
 8007a82:	230c      	movs	r3, #12
 8007a84:	603b      	str	r3, [r7, #0]
 8007a86:	4638      	mov	r0, r7
 8007a88:	f003 f918 	bl	800acbc <__malloc_unlock>
 8007a8c:	e7a1      	b.n	80079d2 <_malloc_r+0x22>
 8007a8e:	6025      	str	r5, [r4, #0]
 8007a90:	e7de      	b.n	8007a50 <_malloc_r+0xa0>
 8007a92:	bf00      	nop
 8007a94:	20004584 	.word	0x20004584

08007a98 <__cvt>:
 8007a98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007a9c:	ec55 4b10 	vmov	r4, r5, d0
 8007aa0:	2d00      	cmp	r5, #0
 8007aa2:	460e      	mov	r6, r1
 8007aa4:	4619      	mov	r1, r3
 8007aa6:	462b      	mov	r3, r5
 8007aa8:	bfbb      	ittet	lt
 8007aaa:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007aae:	461d      	movlt	r5, r3
 8007ab0:	2300      	movge	r3, #0
 8007ab2:	232d      	movlt	r3, #45	; 0x2d
 8007ab4:	700b      	strb	r3, [r1, #0]
 8007ab6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007ab8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007abc:	4691      	mov	r9, r2
 8007abe:	f023 0820 	bic.w	r8, r3, #32
 8007ac2:	bfbc      	itt	lt
 8007ac4:	4622      	movlt	r2, r4
 8007ac6:	4614      	movlt	r4, r2
 8007ac8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007acc:	d005      	beq.n	8007ada <__cvt+0x42>
 8007ace:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007ad2:	d100      	bne.n	8007ad6 <__cvt+0x3e>
 8007ad4:	3601      	adds	r6, #1
 8007ad6:	2102      	movs	r1, #2
 8007ad8:	e000      	b.n	8007adc <__cvt+0x44>
 8007ada:	2103      	movs	r1, #3
 8007adc:	ab03      	add	r3, sp, #12
 8007ade:	9301      	str	r3, [sp, #4]
 8007ae0:	ab02      	add	r3, sp, #8
 8007ae2:	9300      	str	r3, [sp, #0]
 8007ae4:	ec45 4b10 	vmov	d0, r4, r5
 8007ae8:	4653      	mov	r3, sl
 8007aea:	4632      	mov	r2, r6
 8007aec:	f001 fe90 	bl	8009810 <_dtoa_r>
 8007af0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007af4:	4607      	mov	r7, r0
 8007af6:	d102      	bne.n	8007afe <__cvt+0x66>
 8007af8:	f019 0f01 	tst.w	r9, #1
 8007afc:	d022      	beq.n	8007b44 <__cvt+0xac>
 8007afe:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007b02:	eb07 0906 	add.w	r9, r7, r6
 8007b06:	d110      	bne.n	8007b2a <__cvt+0x92>
 8007b08:	783b      	ldrb	r3, [r7, #0]
 8007b0a:	2b30      	cmp	r3, #48	; 0x30
 8007b0c:	d10a      	bne.n	8007b24 <__cvt+0x8c>
 8007b0e:	2200      	movs	r2, #0
 8007b10:	2300      	movs	r3, #0
 8007b12:	4620      	mov	r0, r4
 8007b14:	4629      	mov	r1, r5
 8007b16:	f7f8 ffdf 	bl	8000ad8 <__aeabi_dcmpeq>
 8007b1a:	b918      	cbnz	r0, 8007b24 <__cvt+0x8c>
 8007b1c:	f1c6 0601 	rsb	r6, r6, #1
 8007b20:	f8ca 6000 	str.w	r6, [sl]
 8007b24:	f8da 3000 	ldr.w	r3, [sl]
 8007b28:	4499      	add	r9, r3
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	2300      	movs	r3, #0
 8007b2e:	4620      	mov	r0, r4
 8007b30:	4629      	mov	r1, r5
 8007b32:	f7f8 ffd1 	bl	8000ad8 <__aeabi_dcmpeq>
 8007b36:	b108      	cbz	r0, 8007b3c <__cvt+0xa4>
 8007b38:	f8cd 900c 	str.w	r9, [sp, #12]
 8007b3c:	2230      	movs	r2, #48	; 0x30
 8007b3e:	9b03      	ldr	r3, [sp, #12]
 8007b40:	454b      	cmp	r3, r9
 8007b42:	d307      	bcc.n	8007b54 <__cvt+0xbc>
 8007b44:	9b03      	ldr	r3, [sp, #12]
 8007b46:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007b48:	1bdb      	subs	r3, r3, r7
 8007b4a:	4638      	mov	r0, r7
 8007b4c:	6013      	str	r3, [r2, #0]
 8007b4e:	b004      	add	sp, #16
 8007b50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b54:	1c59      	adds	r1, r3, #1
 8007b56:	9103      	str	r1, [sp, #12]
 8007b58:	701a      	strb	r2, [r3, #0]
 8007b5a:	e7f0      	b.n	8007b3e <__cvt+0xa6>

08007b5c <__exponent>:
 8007b5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007b5e:	4603      	mov	r3, r0
 8007b60:	2900      	cmp	r1, #0
 8007b62:	bfb8      	it	lt
 8007b64:	4249      	neglt	r1, r1
 8007b66:	f803 2b02 	strb.w	r2, [r3], #2
 8007b6a:	bfb4      	ite	lt
 8007b6c:	222d      	movlt	r2, #45	; 0x2d
 8007b6e:	222b      	movge	r2, #43	; 0x2b
 8007b70:	2909      	cmp	r1, #9
 8007b72:	7042      	strb	r2, [r0, #1]
 8007b74:	dd2a      	ble.n	8007bcc <__exponent+0x70>
 8007b76:	f10d 0407 	add.w	r4, sp, #7
 8007b7a:	46a4      	mov	ip, r4
 8007b7c:	270a      	movs	r7, #10
 8007b7e:	46a6      	mov	lr, r4
 8007b80:	460a      	mov	r2, r1
 8007b82:	fb91 f6f7 	sdiv	r6, r1, r7
 8007b86:	fb07 1516 	mls	r5, r7, r6, r1
 8007b8a:	3530      	adds	r5, #48	; 0x30
 8007b8c:	2a63      	cmp	r2, #99	; 0x63
 8007b8e:	f104 34ff 	add.w	r4, r4, #4294967295
 8007b92:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8007b96:	4631      	mov	r1, r6
 8007b98:	dcf1      	bgt.n	8007b7e <__exponent+0x22>
 8007b9a:	3130      	adds	r1, #48	; 0x30
 8007b9c:	f1ae 0502 	sub.w	r5, lr, #2
 8007ba0:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007ba4:	1c44      	adds	r4, r0, #1
 8007ba6:	4629      	mov	r1, r5
 8007ba8:	4561      	cmp	r1, ip
 8007baa:	d30a      	bcc.n	8007bc2 <__exponent+0x66>
 8007bac:	f10d 0209 	add.w	r2, sp, #9
 8007bb0:	eba2 020e 	sub.w	r2, r2, lr
 8007bb4:	4565      	cmp	r5, ip
 8007bb6:	bf88      	it	hi
 8007bb8:	2200      	movhi	r2, #0
 8007bba:	4413      	add	r3, r2
 8007bbc:	1a18      	subs	r0, r3, r0
 8007bbe:	b003      	add	sp, #12
 8007bc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007bc2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007bc6:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007bca:	e7ed      	b.n	8007ba8 <__exponent+0x4c>
 8007bcc:	2330      	movs	r3, #48	; 0x30
 8007bce:	3130      	adds	r1, #48	; 0x30
 8007bd0:	7083      	strb	r3, [r0, #2]
 8007bd2:	70c1      	strb	r1, [r0, #3]
 8007bd4:	1d03      	adds	r3, r0, #4
 8007bd6:	e7f1      	b.n	8007bbc <__exponent+0x60>

08007bd8 <_printf_float>:
 8007bd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bdc:	ed2d 8b02 	vpush	{d8}
 8007be0:	b08d      	sub	sp, #52	; 0x34
 8007be2:	460c      	mov	r4, r1
 8007be4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007be8:	4616      	mov	r6, r2
 8007bea:	461f      	mov	r7, r3
 8007bec:	4605      	mov	r5, r0
 8007bee:	f003 f82f 	bl	800ac50 <_localeconv_r>
 8007bf2:	f8d0 a000 	ldr.w	sl, [r0]
 8007bf6:	4650      	mov	r0, sl
 8007bf8:	f7f8 faf2 	bl	80001e0 <strlen>
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	930a      	str	r3, [sp, #40]	; 0x28
 8007c00:	6823      	ldr	r3, [r4, #0]
 8007c02:	9305      	str	r3, [sp, #20]
 8007c04:	f8d8 3000 	ldr.w	r3, [r8]
 8007c08:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007c0c:	3307      	adds	r3, #7
 8007c0e:	f023 0307 	bic.w	r3, r3, #7
 8007c12:	f103 0208 	add.w	r2, r3, #8
 8007c16:	f8c8 2000 	str.w	r2, [r8]
 8007c1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c1e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007c22:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007c26:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007c2a:	9307      	str	r3, [sp, #28]
 8007c2c:	f8cd 8018 	str.w	r8, [sp, #24]
 8007c30:	ee08 0a10 	vmov	s16, r0
 8007c34:	4b9f      	ldr	r3, [pc, #636]	; (8007eb4 <_printf_float+0x2dc>)
 8007c36:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007c3a:	f04f 32ff 	mov.w	r2, #4294967295
 8007c3e:	f7f8 ff7d 	bl	8000b3c <__aeabi_dcmpun>
 8007c42:	bb88      	cbnz	r0, 8007ca8 <_printf_float+0xd0>
 8007c44:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007c48:	4b9a      	ldr	r3, [pc, #616]	; (8007eb4 <_printf_float+0x2dc>)
 8007c4a:	f04f 32ff 	mov.w	r2, #4294967295
 8007c4e:	f7f8 ff57 	bl	8000b00 <__aeabi_dcmple>
 8007c52:	bb48      	cbnz	r0, 8007ca8 <_printf_float+0xd0>
 8007c54:	2200      	movs	r2, #0
 8007c56:	2300      	movs	r3, #0
 8007c58:	4640      	mov	r0, r8
 8007c5a:	4649      	mov	r1, r9
 8007c5c:	f7f8 ff46 	bl	8000aec <__aeabi_dcmplt>
 8007c60:	b110      	cbz	r0, 8007c68 <_printf_float+0x90>
 8007c62:	232d      	movs	r3, #45	; 0x2d
 8007c64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007c68:	4b93      	ldr	r3, [pc, #588]	; (8007eb8 <_printf_float+0x2e0>)
 8007c6a:	4894      	ldr	r0, [pc, #592]	; (8007ebc <_printf_float+0x2e4>)
 8007c6c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007c70:	bf94      	ite	ls
 8007c72:	4698      	movls	r8, r3
 8007c74:	4680      	movhi	r8, r0
 8007c76:	2303      	movs	r3, #3
 8007c78:	6123      	str	r3, [r4, #16]
 8007c7a:	9b05      	ldr	r3, [sp, #20]
 8007c7c:	f023 0204 	bic.w	r2, r3, #4
 8007c80:	6022      	str	r2, [r4, #0]
 8007c82:	f04f 0900 	mov.w	r9, #0
 8007c86:	9700      	str	r7, [sp, #0]
 8007c88:	4633      	mov	r3, r6
 8007c8a:	aa0b      	add	r2, sp, #44	; 0x2c
 8007c8c:	4621      	mov	r1, r4
 8007c8e:	4628      	mov	r0, r5
 8007c90:	f000 f9d8 	bl	8008044 <_printf_common>
 8007c94:	3001      	adds	r0, #1
 8007c96:	f040 8090 	bne.w	8007dba <_printf_float+0x1e2>
 8007c9a:	f04f 30ff 	mov.w	r0, #4294967295
 8007c9e:	b00d      	add	sp, #52	; 0x34
 8007ca0:	ecbd 8b02 	vpop	{d8}
 8007ca4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ca8:	4642      	mov	r2, r8
 8007caa:	464b      	mov	r3, r9
 8007cac:	4640      	mov	r0, r8
 8007cae:	4649      	mov	r1, r9
 8007cb0:	f7f8 ff44 	bl	8000b3c <__aeabi_dcmpun>
 8007cb4:	b140      	cbz	r0, 8007cc8 <_printf_float+0xf0>
 8007cb6:	464b      	mov	r3, r9
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	bfbc      	itt	lt
 8007cbc:	232d      	movlt	r3, #45	; 0x2d
 8007cbe:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007cc2:	487f      	ldr	r0, [pc, #508]	; (8007ec0 <_printf_float+0x2e8>)
 8007cc4:	4b7f      	ldr	r3, [pc, #508]	; (8007ec4 <_printf_float+0x2ec>)
 8007cc6:	e7d1      	b.n	8007c6c <_printf_float+0x94>
 8007cc8:	6863      	ldr	r3, [r4, #4]
 8007cca:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007cce:	9206      	str	r2, [sp, #24]
 8007cd0:	1c5a      	adds	r2, r3, #1
 8007cd2:	d13f      	bne.n	8007d54 <_printf_float+0x17c>
 8007cd4:	2306      	movs	r3, #6
 8007cd6:	6063      	str	r3, [r4, #4]
 8007cd8:	9b05      	ldr	r3, [sp, #20]
 8007cda:	6861      	ldr	r1, [r4, #4]
 8007cdc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	9303      	str	r3, [sp, #12]
 8007ce4:	ab0a      	add	r3, sp, #40	; 0x28
 8007ce6:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007cea:	ab09      	add	r3, sp, #36	; 0x24
 8007cec:	ec49 8b10 	vmov	d0, r8, r9
 8007cf0:	9300      	str	r3, [sp, #0]
 8007cf2:	6022      	str	r2, [r4, #0]
 8007cf4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007cf8:	4628      	mov	r0, r5
 8007cfa:	f7ff fecd 	bl	8007a98 <__cvt>
 8007cfe:	9b06      	ldr	r3, [sp, #24]
 8007d00:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007d02:	2b47      	cmp	r3, #71	; 0x47
 8007d04:	4680      	mov	r8, r0
 8007d06:	d108      	bne.n	8007d1a <_printf_float+0x142>
 8007d08:	1cc8      	adds	r0, r1, #3
 8007d0a:	db02      	blt.n	8007d12 <_printf_float+0x13a>
 8007d0c:	6863      	ldr	r3, [r4, #4]
 8007d0e:	4299      	cmp	r1, r3
 8007d10:	dd41      	ble.n	8007d96 <_printf_float+0x1be>
 8007d12:	f1ab 0b02 	sub.w	fp, fp, #2
 8007d16:	fa5f fb8b 	uxtb.w	fp, fp
 8007d1a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007d1e:	d820      	bhi.n	8007d62 <_printf_float+0x18a>
 8007d20:	3901      	subs	r1, #1
 8007d22:	465a      	mov	r2, fp
 8007d24:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007d28:	9109      	str	r1, [sp, #36]	; 0x24
 8007d2a:	f7ff ff17 	bl	8007b5c <__exponent>
 8007d2e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007d30:	1813      	adds	r3, r2, r0
 8007d32:	2a01      	cmp	r2, #1
 8007d34:	4681      	mov	r9, r0
 8007d36:	6123      	str	r3, [r4, #16]
 8007d38:	dc02      	bgt.n	8007d40 <_printf_float+0x168>
 8007d3a:	6822      	ldr	r2, [r4, #0]
 8007d3c:	07d2      	lsls	r2, r2, #31
 8007d3e:	d501      	bpl.n	8007d44 <_printf_float+0x16c>
 8007d40:	3301      	adds	r3, #1
 8007d42:	6123      	str	r3, [r4, #16]
 8007d44:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d09c      	beq.n	8007c86 <_printf_float+0xae>
 8007d4c:	232d      	movs	r3, #45	; 0x2d
 8007d4e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007d52:	e798      	b.n	8007c86 <_printf_float+0xae>
 8007d54:	9a06      	ldr	r2, [sp, #24]
 8007d56:	2a47      	cmp	r2, #71	; 0x47
 8007d58:	d1be      	bne.n	8007cd8 <_printf_float+0x100>
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d1bc      	bne.n	8007cd8 <_printf_float+0x100>
 8007d5e:	2301      	movs	r3, #1
 8007d60:	e7b9      	b.n	8007cd6 <_printf_float+0xfe>
 8007d62:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007d66:	d118      	bne.n	8007d9a <_printf_float+0x1c2>
 8007d68:	2900      	cmp	r1, #0
 8007d6a:	6863      	ldr	r3, [r4, #4]
 8007d6c:	dd0b      	ble.n	8007d86 <_printf_float+0x1ae>
 8007d6e:	6121      	str	r1, [r4, #16]
 8007d70:	b913      	cbnz	r3, 8007d78 <_printf_float+0x1a0>
 8007d72:	6822      	ldr	r2, [r4, #0]
 8007d74:	07d0      	lsls	r0, r2, #31
 8007d76:	d502      	bpl.n	8007d7e <_printf_float+0x1a6>
 8007d78:	3301      	adds	r3, #1
 8007d7a:	440b      	add	r3, r1
 8007d7c:	6123      	str	r3, [r4, #16]
 8007d7e:	65a1      	str	r1, [r4, #88]	; 0x58
 8007d80:	f04f 0900 	mov.w	r9, #0
 8007d84:	e7de      	b.n	8007d44 <_printf_float+0x16c>
 8007d86:	b913      	cbnz	r3, 8007d8e <_printf_float+0x1b6>
 8007d88:	6822      	ldr	r2, [r4, #0]
 8007d8a:	07d2      	lsls	r2, r2, #31
 8007d8c:	d501      	bpl.n	8007d92 <_printf_float+0x1ba>
 8007d8e:	3302      	adds	r3, #2
 8007d90:	e7f4      	b.n	8007d7c <_printf_float+0x1a4>
 8007d92:	2301      	movs	r3, #1
 8007d94:	e7f2      	b.n	8007d7c <_printf_float+0x1a4>
 8007d96:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007d9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d9c:	4299      	cmp	r1, r3
 8007d9e:	db05      	blt.n	8007dac <_printf_float+0x1d4>
 8007da0:	6823      	ldr	r3, [r4, #0]
 8007da2:	6121      	str	r1, [r4, #16]
 8007da4:	07d8      	lsls	r0, r3, #31
 8007da6:	d5ea      	bpl.n	8007d7e <_printf_float+0x1a6>
 8007da8:	1c4b      	adds	r3, r1, #1
 8007daa:	e7e7      	b.n	8007d7c <_printf_float+0x1a4>
 8007dac:	2900      	cmp	r1, #0
 8007dae:	bfd4      	ite	le
 8007db0:	f1c1 0202 	rsble	r2, r1, #2
 8007db4:	2201      	movgt	r2, #1
 8007db6:	4413      	add	r3, r2
 8007db8:	e7e0      	b.n	8007d7c <_printf_float+0x1a4>
 8007dba:	6823      	ldr	r3, [r4, #0]
 8007dbc:	055a      	lsls	r2, r3, #21
 8007dbe:	d407      	bmi.n	8007dd0 <_printf_float+0x1f8>
 8007dc0:	6923      	ldr	r3, [r4, #16]
 8007dc2:	4642      	mov	r2, r8
 8007dc4:	4631      	mov	r1, r6
 8007dc6:	4628      	mov	r0, r5
 8007dc8:	47b8      	blx	r7
 8007dca:	3001      	adds	r0, #1
 8007dcc:	d12c      	bne.n	8007e28 <_printf_float+0x250>
 8007dce:	e764      	b.n	8007c9a <_printf_float+0xc2>
 8007dd0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007dd4:	f240 80e0 	bls.w	8007f98 <_printf_float+0x3c0>
 8007dd8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007ddc:	2200      	movs	r2, #0
 8007dde:	2300      	movs	r3, #0
 8007de0:	f7f8 fe7a 	bl	8000ad8 <__aeabi_dcmpeq>
 8007de4:	2800      	cmp	r0, #0
 8007de6:	d034      	beq.n	8007e52 <_printf_float+0x27a>
 8007de8:	4a37      	ldr	r2, [pc, #220]	; (8007ec8 <_printf_float+0x2f0>)
 8007dea:	2301      	movs	r3, #1
 8007dec:	4631      	mov	r1, r6
 8007dee:	4628      	mov	r0, r5
 8007df0:	47b8      	blx	r7
 8007df2:	3001      	adds	r0, #1
 8007df4:	f43f af51 	beq.w	8007c9a <_printf_float+0xc2>
 8007df8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007dfc:	429a      	cmp	r2, r3
 8007dfe:	db02      	blt.n	8007e06 <_printf_float+0x22e>
 8007e00:	6823      	ldr	r3, [r4, #0]
 8007e02:	07d8      	lsls	r0, r3, #31
 8007e04:	d510      	bpl.n	8007e28 <_printf_float+0x250>
 8007e06:	ee18 3a10 	vmov	r3, s16
 8007e0a:	4652      	mov	r2, sl
 8007e0c:	4631      	mov	r1, r6
 8007e0e:	4628      	mov	r0, r5
 8007e10:	47b8      	blx	r7
 8007e12:	3001      	adds	r0, #1
 8007e14:	f43f af41 	beq.w	8007c9a <_printf_float+0xc2>
 8007e18:	f04f 0800 	mov.w	r8, #0
 8007e1c:	f104 091a 	add.w	r9, r4, #26
 8007e20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e22:	3b01      	subs	r3, #1
 8007e24:	4543      	cmp	r3, r8
 8007e26:	dc09      	bgt.n	8007e3c <_printf_float+0x264>
 8007e28:	6823      	ldr	r3, [r4, #0]
 8007e2a:	079b      	lsls	r3, r3, #30
 8007e2c:	f100 8105 	bmi.w	800803a <_printf_float+0x462>
 8007e30:	68e0      	ldr	r0, [r4, #12]
 8007e32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e34:	4298      	cmp	r0, r3
 8007e36:	bfb8      	it	lt
 8007e38:	4618      	movlt	r0, r3
 8007e3a:	e730      	b.n	8007c9e <_printf_float+0xc6>
 8007e3c:	2301      	movs	r3, #1
 8007e3e:	464a      	mov	r2, r9
 8007e40:	4631      	mov	r1, r6
 8007e42:	4628      	mov	r0, r5
 8007e44:	47b8      	blx	r7
 8007e46:	3001      	adds	r0, #1
 8007e48:	f43f af27 	beq.w	8007c9a <_printf_float+0xc2>
 8007e4c:	f108 0801 	add.w	r8, r8, #1
 8007e50:	e7e6      	b.n	8007e20 <_printf_float+0x248>
 8007e52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	dc39      	bgt.n	8007ecc <_printf_float+0x2f4>
 8007e58:	4a1b      	ldr	r2, [pc, #108]	; (8007ec8 <_printf_float+0x2f0>)
 8007e5a:	2301      	movs	r3, #1
 8007e5c:	4631      	mov	r1, r6
 8007e5e:	4628      	mov	r0, r5
 8007e60:	47b8      	blx	r7
 8007e62:	3001      	adds	r0, #1
 8007e64:	f43f af19 	beq.w	8007c9a <_printf_float+0xc2>
 8007e68:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007e6c:	4313      	orrs	r3, r2
 8007e6e:	d102      	bne.n	8007e76 <_printf_float+0x29e>
 8007e70:	6823      	ldr	r3, [r4, #0]
 8007e72:	07d9      	lsls	r1, r3, #31
 8007e74:	d5d8      	bpl.n	8007e28 <_printf_float+0x250>
 8007e76:	ee18 3a10 	vmov	r3, s16
 8007e7a:	4652      	mov	r2, sl
 8007e7c:	4631      	mov	r1, r6
 8007e7e:	4628      	mov	r0, r5
 8007e80:	47b8      	blx	r7
 8007e82:	3001      	adds	r0, #1
 8007e84:	f43f af09 	beq.w	8007c9a <_printf_float+0xc2>
 8007e88:	f04f 0900 	mov.w	r9, #0
 8007e8c:	f104 0a1a 	add.w	sl, r4, #26
 8007e90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e92:	425b      	negs	r3, r3
 8007e94:	454b      	cmp	r3, r9
 8007e96:	dc01      	bgt.n	8007e9c <_printf_float+0x2c4>
 8007e98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e9a:	e792      	b.n	8007dc2 <_printf_float+0x1ea>
 8007e9c:	2301      	movs	r3, #1
 8007e9e:	4652      	mov	r2, sl
 8007ea0:	4631      	mov	r1, r6
 8007ea2:	4628      	mov	r0, r5
 8007ea4:	47b8      	blx	r7
 8007ea6:	3001      	adds	r0, #1
 8007ea8:	f43f aef7 	beq.w	8007c9a <_printf_float+0xc2>
 8007eac:	f109 0901 	add.w	r9, r9, #1
 8007eb0:	e7ee      	b.n	8007e90 <_printf_float+0x2b8>
 8007eb2:	bf00      	nop
 8007eb4:	7fefffff 	.word	0x7fefffff
 8007eb8:	0800c2e8 	.word	0x0800c2e8
 8007ebc:	0800c2ec 	.word	0x0800c2ec
 8007ec0:	0800c2f4 	.word	0x0800c2f4
 8007ec4:	0800c2f0 	.word	0x0800c2f0
 8007ec8:	0800c2f8 	.word	0x0800c2f8
 8007ecc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007ece:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007ed0:	429a      	cmp	r2, r3
 8007ed2:	bfa8      	it	ge
 8007ed4:	461a      	movge	r2, r3
 8007ed6:	2a00      	cmp	r2, #0
 8007ed8:	4691      	mov	r9, r2
 8007eda:	dc37      	bgt.n	8007f4c <_printf_float+0x374>
 8007edc:	f04f 0b00 	mov.w	fp, #0
 8007ee0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007ee4:	f104 021a 	add.w	r2, r4, #26
 8007ee8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007eea:	9305      	str	r3, [sp, #20]
 8007eec:	eba3 0309 	sub.w	r3, r3, r9
 8007ef0:	455b      	cmp	r3, fp
 8007ef2:	dc33      	bgt.n	8007f5c <_printf_float+0x384>
 8007ef4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007ef8:	429a      	cmp	r2, r3
 8007efa:	db3b      	blt.n	8007f74 <_printf_float+0x39c>
 8007efc:	6823      	ldr	r3, [r4, #0]
 8007efe:	07da      	lsls	r2, r3, #31
 8007f00:	d438      	bmi.n	8007f74 <_printf_float+0x39c>
 8007f02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f04:	9a05      	ldr	r2, [sp, #20]
 8007f06:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007f08:	1a9a      	subs	r2, r3, r2
 8007f0a:	eba3 0901 	sub.w	r9, r3, r1
 8007f0e:	4591      	cmp	r9, r2
 8007f10:	bfa8      	it	ge
 8007f12:	4691      	movge	r9, r2
 8007f14:	f1b9 0f00 	cmp.w	r9, #0
 8007f18:	dc35      	bgt.n	8007f86 <_printf_float+0x3ae>
 8007f1a:	f04f 0800 	mov.w	r8, #0
 8007f1e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007f22:	f104 0a1a 	add.w	sl, r4, #26
 8007f26:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007f2a:	1a9b      	subs	r3, r3, r2
 8007f2c:	eba3 0309 	sub.w	r3, r3, r9
 8007f30:	4543      	cmp	r3, r8
 8007f32:	f77f af79 	ble.w	8007e28 <_printf_float+0x250>
 8007f36:	2301      	movs	r3, #1
 8007f38:	4652      	mov	r2, sl
 8007f3a:	4631      	mov	r1, r6
 8007f3c:	4628      	mov	r0, r5
 8007f3e:	47b8      	blx	r7
 8007f40:	3001      	adds	r0, #1
 8007f42:	f43f aeaa 	beq.w	8007c9a <_printf_float+0xc2>
 8007f46:	f108 0801 	add.w	r8, r8, #1
 8007f4a:	e7ec      	b.n	8007f26 <_printf_float+0x34e>
 8007f4c:	4613      	mov	r3, r2
 8007f4e:	4631      	mov	r1, r6
 8007f50:	4642      	mov	r2, r8
 8007f52:	4628      	mov	r0, r5
 8007f54:	47b8      	blx	r7
 8007f56:	3001      	adds	r0, #1
 8007f58:	d1c0      	bne.n	8007edc <_printf_float+0x304>
 8007f5a:	e69e      	b.n	8007c9a <_printf_float+0xc2>
 8007f5c:	2301      	movs	r3, #1
 8007f5e:	4631      	mov	r1, r6
 8007f60:	4628      	mov	r0, r5
 8007f62:	9205      	str	r2, [sp, #20]
 8007f64:	47b8      	blx	r7
 8007f66:	3001      	adds	r0, #1
 8007f68:	f43f ae97 	beq.w	8007c9a <_printf_float+0xc2>
 8007f6c:	9a05      	ldr	r2, [sp, #20]
 8007f6e:	f10b 0b01 	add.w	fp, fp, #1
 8007f72:	e7b9      	b.n	8007ee8 <_printf_float+0x310>
 8007f74:	ee18 3a10 	vmov	r3, s16
 8007f78:	4652      	mov	r2, sl
 8007f7a:	4631      	mov	r1, r6
 8007f7c:	4628      	mov	r0, r5
 8007f7e:	47b8      	blx	r7
 8007f80:	3001      	adds	r0, #1
 8007f82:	d1be      	bne.n	8007f02 <_printf_float+0x32a>
 8007f84:	e689      	b.n	8007c9a <_printf_float+0xc2>
 8007f86:	9a05      	ldr	r2, [sp, #20]
 8007f88:	464b      	mov	r3, r9
 8007f8a:	4442      	add	r2, r8
 8007f8c:	4631      	mov	r1, r6
 8007f8e:	4628      	mov	r0, r5
 8007f90:	47b8      	blx	r7
 8007f92:	3001      	adds	r0, #1
 8007f94:	d1c1      	bne.n	8007f1a <_printf_float+0x342>
 8007f96:	e680      	b.n	8007c9a <_printf_float+0xc2>
 8007f98:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007f9a:	2a01      	cmp	r2, #1
 8007f9c:	dc01      	bgt.n	8007fa2 <_printf_float+0x3ca>
 8007f9e:	07db      	lsls	r3, r3, #31
 8007fa0:	d538      	bpl.n	8008014 <_printf_float+0x43c>
 8007fa2:	2301      	movs	r3, #1
 8007fa4:	4642      	mov	r2, r8
 8007fa6:	4631      	mov	r1, r6
 8007fa8:	4628      	mov	r0, r5
 8007faa:	47b8      	blx	r7
 8007fac:	3001      	adds	r0, #1
 8007fae:	f43f ae74 	beq.w	8007c9a <_printf_float+0xc2>
 8007fb2:	ee18 3a10 	vmov	r3, s16
 8007fb6:	4652      	mov	r2, sl
 8007fb8:	4631      	mov	r1, r6
 8007fba:	4628      	mov	r0, r5
 8007fbc:	47b8      	blx	r7
 8007fbe:	3001      	adds	r0, #1
 8007fc0:	f43f ae6b 	beq.w	8007c9a <_printf_float+0xc2>
 8007fc4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007fc8:	2200      	movs	r2, #0
 8007fca:	2300      	movs	r3, #0
 8007fcc:	f7f8 fd84 	bl	8000ad8 <__aeabi_dcmpeq>
 8007fd0:	b9d8      	cbnz	r0, 800800a <_printf_float+0x432>
 8007fd2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007fd4:	f108 0201 	add.w	r2, r8, #1
 8007fd8:	3b01      	subs	r3, #1
 8007fda:	4631      	mov	r1, r6
 8007fdc:	4628      	mov	r0, r5
 8007fde:	47b8      	blx	r7
 8007fe0:	3001      	adds	r0, #1
 8007fe2:	d10e      	bne.n	8008002 <_printf_float+0x42a>
 8007fe4:	e659      	b.n	8007c9a <_printf_float+0xc2>
 8007fe6:	2301      	movs	r3, #1
 8007fe8:	4652      	mov	r2, sl
 8007fea:	4631      	mov	r1, r6
 8007fec:	4628      	mov	r0, r5
 8007fee:	47b8      	blx	r7
 8007ff0:	3001      	adds	r0, #1
 8007ff2:	f43f ae52 	beq.w	8007c9a <_printf_float+0xc2>
 8007ff6:	f108 0801 	add.w	r8, r8, #1
 8007ffa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ffc:	3b01      	subs	r3, #1
 8007ffe:	4543      	cmp	r3, r8
 8008000:	dcf1      	bgt.n	8007fe6 <_printf_float+0x40e>
 8008002:	464b      	mov	r3, r9
 8008004:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008008:	e6dc      	b.n	8007dc4 <_printf_float+0x1ec>
 800800a:	f04f 0800 	mov.w	r8, #0
 800800e:	f104 0a1a 	add.w	sl, r4, #26
 8008012:	e7f2      	b.n	8007ffa <_printf_float+0x422>
 8008014:	2301      	movs	r3, #1
 8008016:	4642      	mov	r2, r8
 8008018:	e7df      	b.n	8007fda <_printf_float+0x402>
 800801a:	2301      	movs	r3, #1
 800801c:	464a      	mov	r2, r9
 800801e:	4631      	mov	r1, r6
 8008020:	4628      	mov	r0, r5
 8008022:	47b8      	blx	r7
 8008024:	3001      	adds	r0, #1
 8008026:	f43f ae38 	beq.w	8007c9a <_printf_float+0xc2>
 800802a:	f108 0801 	add.w	r8, r8, #1
 800802e:	68e3      	ldr	r3, [r4, #12]
 8008030:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008032:	1a5b      	subs	r3, r3, r1
 8008034:	4543      	cmp	r3, r8
 8008036:	dcf0      	bgt.n	800801a <_printf_float+0x442>
 8008038:	e6fa      	b.n	8007e30 <_printf_float+0x258>
 800803a:	f04f 0800 	mov.w	r8, #0
 800803e:	f104 0919 	add.w	r9, r4, #25
 8008042:	e7f4      	b.n	800802e <_printf_float+0x456>

08008044 <_printf_common>:
 8008044:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008048:	4616      	mov	r6, r2
 800804a:	4699      	mov	r9, r3
 800804c:	688a      	ldr	r2, [r1, #8]
 800804e:	690b      	ldr	r3, [r1, #16]
 8008050:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008054:	4293      	cmp	r3, r2
 8008056:	bfb8      	it	lt
 8008058:	4613      	movlt	r3, r2
 800805a:	6033      	str	r3, [r6, #0]
 800805c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008060:	4607      	mov	r7, r0
 8008062:	460c      	mov	r4, r1
 8008064:	b10a      	cbz	r2, 800806a <_printf_common+0x26>
 8008066:	3301      	adds	r3, #1
 8008068:	6033      	str	r3, [r6, #0]
 800806a:	6823      	ldr	r3, [r4, #0]
 800806c:	0699      	lsls	r1, r3, #26
 800806e:	bf42      	ittt	mi
 8008070:	6833      	ldrmi	r3, [r6, #0]
 8008072:	3302      	addmi	r3, #2
 8008074:	6033      	strmi	r3, [r6, #0]
 8008076:	6825      	ldr	r5, [r4, #0]
 8008078:	f015 0506 	ands.w	r5, r5, #6
 800807c:	d106      	bne.n	800808c <_printf_common+0x48>
 800807e:	f104 0a19 	add.w	sl, r4, #25
 8008082:	68e3      	ldr	r3, [r4, #12]
 8008084:	6832      	ldr	r2, [r6, #0]
 8008086:	1a9b      	subs	r3, r3, r2
 8008088:	42ab      	cmp	r3, r5
 800808a:	dc26      	bgt.n	80080da <_printf_common+0x96>
 800808c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008090:	1e13      	subs	r3, r2, #0
 8008092:	6822      	ldr	r2, [r4, #0]
 8008094:	bf18      	it	ne
 8008096:	2301      	movne	r3, #1
 8008098:	0692      	lsls	r2, r2, #26
 800809a:	d42b      	bmi.n	80080f4 <_printf_common+0xb0>
 800809c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80080a0:	4649      	mov	r1, r9
 80080a2:	4638      	mov	r0, r7
 80080a4:	47c0      	blx	r8
 80080a6:	3001      	adds	r0, #1
 80080a8:	d01e      	beq.n	80080e8 <_printf_common+0xa4>
 80080aa:	6823      	ldr	r3, [r4, #0]
 80080ac:	68e5      	ldr	r5, [r4, #12]
 80080ae:	6832      	ldr	r2, [r6, #0]
 80080b0:	f003 0306 	and.w	r3, r3, #6
 80080b4:	2b04      	cmp	r3, #4
 80080b6:	bf08      	it	eq
 80080b8:	1aad      	subeq	r5, r5, r2
 80080ba:	68a3      	ldr	r3, [r4, #8]
 80080bc:	6922      	ldr	r2, [r4, #16]
 80080be:	bf0c      	ite	eq
 80080c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80080c4:	2500      	movne	r5, #0
 80080c6:	4293      	cmp	r3, r2
 80080c8:	bfc4      	itt	gt
 80080ca:	1a9b      	subgt	r3, r3, r2
 80080cc:	18ed      	addgt	r5, r5, r3
 80080ce:	2600      	movs	r6, #0
 80080d0:	341a      	adds	r4, #26
 80080d2:	42b5      	cmp	r5, r6
 80080d4:	d11a      	bne.n	800810c <_printf_common+0xc8>
 80080d6:	2000      	movs	r0, #0
 80080d8:	e008      	b.n	80080ec <_printf_common+0xa8>
 80080da:	2301      	movs	r3, #1
 80080dc:	4652      	mov	r2, sl
 80080de:	4649      	mov	r1, r9
 80080e0:	4638      	mov	r0, r7
 80080e2:	47c0      	blx	r8
 80080e4:	3001      	adds	r0, #1
 80080e6:	d103      	bne.n	80080f0 <_printf_common+0xac>
 80080e8:	f04f 30ff 	mov.w	r0, #4294967295
 80080ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080f0:	3501      	adds	r5, #1
 80080f2:	e7c6      	b.n	8008082 <_printf_common+0x3e>
 80080f4:	18e1      	adds	r1, r4, r3
 80080f6:	1c5a      	adds	r2, r3, #1
 80080f8:	2030      	movs	r0, #48	; 0x30
 80080fa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80080fe:	4422      	add	r2, r4
 8008100:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008104:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008108:	3302      	adds	r3, #2
 800810a:	e7c7      	b.n	800809c <_printf_common+0x58>
 800810c:	2301      	movs	r3, #1
 800810e:	4622      	mov	r2, r4
 8008110:	4649      	mov	r1, r9
 8008112:	4638      	mov	r0, r7
 8008114:	47c0      	blx	r8
 8008116:	3001      	adds	r0, #1
 8008118:	d0e6      	beq.n	80080e8 <_printf_common+0xa4>
 800811a:	3601      	adds	r6, #1
 800811c:	e7d9      	b.n	80080d2 <_printf_common+0x8e>
	...

08008120 <_printf_i>:
 8008120:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008124:	7e0f      	ldrb	r7, [r1, #24]
 8008126:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008128:	2f78      	cmp	r7, #120	; 0x78
 800812a:	4691      	mov	r9, r2
 800812c:	4680      	mov	r8, r0
 800812e:	460c      	mov	r4, r1
 8008130:	469a      	mov	sl, r3
 8008132:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008136:	d807      	bhi.n	8008148 <_printf_i+0x28>
 8008138:	2f62      	cmp	r7, #98	; 0x62
 800813a:	d80a      	bhi.n	8008152 <_printf_i+0x32>
 800813c:	2f00      	cmp	r7, #0
 800813e:	f000 80d8 	beq.w	80082f2 <_printf_i+0x1d2>
 8008142:	2f58      	cmp	r7, #88	; 0x58
 8008144:	f000 80a3 	beq.w	800828e <_printf_i+0x16e>
 8008148:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800814c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008150:	e03a      	b.n	80081c8 <_printf_i+0xa8>
 8008152:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008156:	2b15      	cmp	r3, #21
 8008158:	d8f6      	bhi.n	8008148 <_printf_i+0x28>
 800815a:	a101      	add	r1, pc, #4	; (adr r1, 8008160 <_printf_i+0x40>)
 800815c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008160:	080081b9 	.word	0x080081b9
 8008164:	080081cd 	.word	0x080081cd
 8008168:	08008149 	.word	0x08008149
 800816c:	08008149 	.word	0x08008149
 8008170:	08008149 	.word	0x08008149
 8008174:	08008149 	.word	0x08008149
 8008178:	080081cd 	.word	0x080081cd
 800817c:	08008149 	.word	0x08008149
 8008180:	08008149 	.word	0x08008149
 8008184:	08008149 	.word	0x08008149
 8008188:	08008149 	.word	0x08008149
 800818c:	080082d9 	.word	0x080082d9
 8008190:	080081fd 	.word	0x080081fd
 8008194:	080082bb 	.word	0x080082bb
 8008198:	08008149 	.word	0x08008149
 800819c:	08008149 	.word	0x08008149
 80081a0:	080082fb 	.word	0x080082fb
 80081a4:	08008149 	.word	0x08008149
 80081a8:	080081fd 	.word	0x080081fd
 80081ac:	08008149 	.word	0x08008149
 80081b0:	08008149 	.word	0x08008149
 80081b4:	080082c3 	.word	0x080082c3
 80081b8:	682b      	ldr	r3, [r5, #0]
 80081ba:	1d1a      	adds	r2, r3, #4
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	602a      	str	r2, [r5, #0]
 80081c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80081c4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80081c8:	2301      	movs	r3, #1
 80081ca:	e0a3      	b.n	8008314 <_printf_i+0x1f4>
 80081cc:	6820      	ldr	r0, [r4, #0]
 80081ce:	6829      	ldr	r1, [r5, #0]
 80081d0:	0606      	lsls	r6, r0, #24
 80081d2:	f101 0304 	add.w	r3, r1, #4
 80081d6:	d50a      	bpl.n	80081ee <_printf_i+0xce>
 80081d8:	680e      	ldr	r6, [r1, #0]
 80081da:	602b      	str	r3, [r5, #0]
 80081dc:	2e00      	cmp	r6, #0
 80081de:	da03      	bge.n	80081e8 <_printf_i+0xc8>
 80081e0:	232d      	movs	r3, #45	; 0x2d
 80081e2:	4276      	negs	r6, r6
 80081e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80081e8:	485e      	ldr	r0, [pc, #376]	; (8008364 <_printf_i+0x244>)
 80081ea:	230a      	movs	r3, #10
 80081ec:	e019      	b.n	8008222 <_printf_i+0x102>
 80081ee:	680e      	ldr	r6, [r1, #0]
 80081f0:	602b      	str	r3, [r5, #0]
 80081f2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80081f6:	bf18      	it	ne
 80081f8:	b236      	sxthne	r6, r6
 80081fa:	e7ef      	b.n	80081dc <_printf_i+0xbc>
 80081fc:	682b      	ldr	r3, [r5, #0]
 80081fe:	6820      	ldr	r0, [r4, #0]
 8008200:	1d19      	adds	r1, r3, #4
 8008202:	6029      	str	r1, [r5, #0]
 8008204:	0601      	lsls	r1, r0, #24
 8008206:	d501      	bpl.n	800820c <_printf_i+0xec>
 8008208:	681e      	ldr	r6, [r3, #0]
 800820a:	e002      	b.n	8008212 <_printf_i+0xf2>
 800820c:	0646      	lsls	r6, r0, #25
 800820e:	d5fb      	bpl.n	8008208 <_printf_i+0xe8>
 8008210:	881e      	ldrh	r6, [r3, #0]
 8008212:	4854      	ldr	r0, [pc, #336]	; (8008364 <_printf_i+0x244>)
 8008214:	2f6f      	cmp	r7, #111	; 0x6f
 8008216:	bf0c      	ite	eq
 8008218:	2308      	moveq	r3, #8
 800821a:	230a      	movne	r3, #10
 800821c:	2100      	movs	r1, #0
 800821e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008222:	6865      	ldr	r5, [r4, #4]
 8008224:	60a5      	str	r5, [r4, #8]
 8008226:	2d00      	cmp	r5, #0
 8008228:	bfa2      	ittt	ge
 800822a:	6821      	ldrge	r1, [r4, #0]
 800822c:	f021 0104 	bicge.w	r1, r1, #4
 8008230:	6021      	strge	r1, [r4, #0]
 8008232:	b90e      	cbnz	r6, 8008238 <_printf_i+0x118>
 8008234:	2d00      	cmp	r5, #0
 8008236:	d04d      	beq.n	80082d4 <_printf_i+0x1b4>
 8008238:	4615      	mov	r5, r2
 800823a:	fbb6 f1f3 	udiv	r1, r6, r3
 800823e:	fb03 6711 	mls	r7, r3, r1, r6
 8008242:	5dc7      	ldrb	r7, [r0, r7]
 8008244:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008248:	4637      	mov	r7, r6
 800824a:	42bb      	cmp	r3, r7
 800824c:	460e      	mov	r6, r1
 800824e:	d9f4      	bls.n	800823a <_printf_i+0x11a>
 8008250:	2b08      	cmp	r3, #8
 8008252:	d10b      	bne.n	800826c <_printf_i+0x14c>
 8008254:	6823      	ldr	r3, [r4, #0]
 8008256:	07de      	lsls	r6, r3, #31
 8008258:	d508      	bpl.n	800826c <_printf_i+0x14c>
 800825a:	6923      	ldr	r3, [r4, #16]
 800825c:	6861      	ldr	r1, [r4, #4]
 800825e:	4299      	cmp	r1, r3
 8008260:	bfde      	ittt	le
 8008262:	2330      	movle	r3, #48	; 0x30
 8008264:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008268:	f105 35ff 	addle.w	r5, r5, #4294967295
 800826c:	1b52      	subs	r2, r2, r5
 800826e:	6122      	str	r2, [r4, #16]
 8008270:	f8cd a000 	str.w	sl, [sp]
 8008274:	464b      	mov	r3, r9
 8008276:	aa03      	add	r2, sp, #12
 8008278:	4621      	mov	r1, r4
 800827a:	4640      	mov	r0, r8
 800827c:	f7ff fee2 	bl	8008044 <_printf_common>
 8008280:	3001      	adds	r0, #1
 8008282:	d14c      	bne.n	800831e <_printf_i+0x1fe>
 8008284:	f04f 30ff 	mov.w	r0, #4294967295
 8008288:	b004      	add	sp, #16
 800828a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800828e:	4835      	ldr	r0, [pc, #212]	; (8008364 <_printf_i+0x244>)
 8008290:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008294:	6829      	ldr	r1, [r5, #0]
 8008296:	6823      	ldr	r3, [r4, #0]
 8008298:	f851 6b04 	ldr.w	r6, [r1], #4
 800829c:	6029      	str	r1, [r5, #0]
 800829e:	061d      	lsls	r5, r3, #24
 80082a0:	d514      	bpl.n	80082cc <_printf_i+0x1ac>
 80082a2:	07df      	lsls	r7, r3, #31
 80082a4:	bf44      	itt	mi
 80082a6:	f043 0320 	orrmi.w	r3, r3, #32
 80082aa:	6023      	strmi	r3, [r4, #0]
 80082ac:	b91e      	cbnz	r6, 80082b6 <_printf_i+0x196>
 80082ae:	6823      	ldr	r3, [r4, #0]
 80082b0:	f023 0320 	bic.w	r3, r3, #32
 80082b4:	6023      	str	r3, [r4, #0]
 80082b6:	2310      	movs	r3, #16
 80082b8:	e7b0      	b.n	800821c <_printf_i+0xfc>
 80082ba:	6823      	ldr	r3, [r4, #0]
 80082bc:	f043 0320 	orr.w	r3, r3, #32
 80082c0:	6023      	str	r3, [r4, #0]
 80082c2:	2378      	movs	r3, #120	; 0x78
 80082c4:	4828      	ldr	r0, [pc, #160]	; (8008368 <_printf_i+0x248>)
 80082c6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80082ca:	e7e3      	b.n	8008294 <_printf_i+0x174>
 80082cc:	0659      	lsls	r1, r3, #25
 80082ce:	bf48      	it	mi
 80082d0:	b2b6      	uxthmi	r6, r6
 80082d2:	e7e6      	b.n	80082a2 <_printf_i+0x182>
 80082d4:	4615      	mov	r5, r2
 80082d6:	e7bb      	b.n	8008250 <_printf_i+0x130>
 80082d8:	682b      	ldr	r3, [r5, #0]
 80082da:	6826      	ldr	r6, [r4, #0]
 80082dc:	6961      	ldr	r1, [r4, #20]
 80082de:	1d18      	adds	r0, r3, #4
 80082e0:	6028      	str	r0, [r5, #0]
 80082e2:	0635      	lsls	r5, r6, #24
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	d501      	bpl.n	80082ec <_printf_i+0x1cc>
 80082e8:	6019      	str	r1, [r3, #0]
 80082ea:	e002      	b.n	80082f2 <_printf_i+0x1d2>
 80082ec:	0670      	lsls	r0, r6, #25
 80082ee:	d5fb      	bpl.n	80082e8 <_printf_i+0x1c8>
 80082f0:	8019      	strh	r1, [r3, #0]
 80082f2:	2300      	movs	r3, #0
 80082f4:	6123      	str	r3, [r4, #16]
 80082f6:	4615      	mov	r5, r2
 80082f8:	e7ba      	b.n	8008270 <_printf_i+0x150>
 80082fa:	682b      	ldr	r3, [r5, #0]
 80082fc:	1d1a      	adds	r2, r3, #4
 80082fe:	602a      	str	r2, [r5, #0]
 8008300:	681d      	ldr	r5, [r3, #0]
 8008302:	6862      	ldr	r2, [r4, #4]
 8008304:	2100      	movs	r1, #0
 8008306:	4628      	mov	r0, r5
 8008308:	f7f7 ff72 	bl	80001f0 <memchr>
 800830c:	b108      	cbz	r0, 8008312 <_printf_i+0x1f2>
 800830e:	1b40      	subs	r0, r0, r5
 8008310:	6060      	str	r0, [r4, #4]
 8008312:	6863      	ldr	r3, [r4, #4]
 8008314:	6123      	str	r3, [r4, #16]
 8008316:	2300      	movs	r3, #0
 8008318:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800831c:	e7a8      	b.n	8008270 <_printf_i+0x150>
 800831e:	6923      	ldr	r3, [r4, #16]
 8008320:	462a      	mov	r2, r5
 8008322:	4649      	mov	r1, r9
 8008324:	4640      	mov	r0, r8
 8008326:	47d0      	blx	sl
 8008328:	3001      	adds	r0, #1
 800832a:	d0ab      	beq.n	8008284 <_printf_i+0x164>
 800832c:	6823      	ldr	r3, [r4, #0]
 800832e:	079b      	lsls	r3, r3, #30
 8008330:	d413      	bmi.n	800835a <_printf_i+0x23a>
 8008332:	68e0      	ldr	r0, [r4, #12]
 8008334:	9b03      	ldr	r3, [sp, #12]
 8008336:	4298      	cmp	r0, r3
 8008338:	bfb8      	it	lt
 800833a:	4618      	movlt	r0, r3
 800833c:	e7a4      	b.n	8008288 <_printf_i+0x168>
 800833e:	2301      	movs	r3, #1
 8008340:	4632      	mov	r2, r6
 8008342:	4649      	mov	r1, r9
 8008344:	4640      	mov	r0, r8
 8008346:	47d0      	blx	sl
 8008348:	3001      	adds	r0, #1
 800834a:	d09b      	beq.n	8008284 <_printf_i+0x164>
 800834c:	3501      	adds	r5, #1
 800834e:	68e3      	ldr	r3, [r4, #12]
 8008350:	9903      	ldr	r1, [sp, #12]
 8008352:	1a5b      	subs	r3, r3, r1
 8008354:	42ab      	cmp	r3, r5
 8008356:	dcf2      	bgt.n	800833e <_printf_i+0x21e>
 8008358:	e7eb      	b.n	8008332 <_printf_i+0x212>
 800835a:	2500      	movs	r5, #0
 800835c:	f104 0619 	add.w	r6, r4, #25
 8008360:	e7f5      	b.n	800834e <_printf_i+0x22e>
 8008362:	bf00      	nop
 8008364:	0800c2fa 	.word	0x0800c2fa
 8008368:	0800c30b 	.word	0x0800c30b

0800836c <_scanf_float>:
 800836c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008370:	b087      	sub	sp, #28
 8008372:	4617      	mov	r7, r2
 8008374:	9303      	str	r3, [sp, #12]
 8008376:	688b      	ldr	r3, [r1, #8]
 8008378:	1e5a      	subs	r2, r3, #1
 800837a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800837e:	bf83      	ittte	hi
 8008380:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8008384:	195b      	addhi	r3, r3, r5
 8008386:	9302      	strhi	r3, [sp, #8]
 8008388:	2300      	movls	r3, #0
 800838a:	bf86      	itte	hi
 800838c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008390:	608b      	strhi	r3, [r1, #8]
 8008392:	9302      	strls	r3, [sp, #8]
 8008394:	680b      	ldr	r3, [r1, #0]
 8008396:	468b      	mov	fp, r1
 8008398:	2500      	movs	r5, #0
 800839a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800839e:	f84b 3b1c 	str.w	r3, [fp], #28
 80083a2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80083a6:	4680      	mov	r8, r0
 80083a8:	460c      	mov	r4, r1
 80083aa:	465e      	mov	r6, fp
 80083ac:	46aa      	mov	sl, r5
 80083ae:	46a9      	mov	r9, r5
 80083b0:	9501      	str	r5, [sp, #4]
 80083b2:	68a2      	ldr	r2, [r4, #8]
 80083b4:	b152      	cbz	r2, 80083cc <_scanf_float+0x60>
 80083b6:	683b      	ldr	r3, [r7, #0]
 80083b8:	781b      	ldrb	r3, [r3, #0]
 80083ba:	2b4e      	cmp	r3, #78	; 0x4e
 80083bc:	d864      	bhi.n	8008488 <_scanf_float+0x11c>
 80083be:	2b40      	cmp	r3, #64	; 0x40
 80083c0:	d83c      	bhi.n	800843c <_scanf_float+0xd0>
 80083c2:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80083c6:	b2c8      	uxtb	r0, r1
 80083c8:	280e      	cmp	r0, #14
 80083ca:	d93a      	bls.n	8008442 <_scanf_float+0xd6>
 80083cc:	f1b9 0f00 	cmp.w	r9, #0
 80083d0:	d003      	beq.n	80083da <_scanf_float+0x6e>
 80083d2:	6823      	ldr	r3, [r4, #0]
 80083d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80083d8:	6023      	str	r3, [r4, #0]
 80083da:	f10a 3aff 	add.w	sl, sl, #4294967295
 80083de:	f1ba 0f01 	cmp.w	sl, #1
 80083e2:	f200 8113 	bhi.w	800860c <_scanf_float+0x2a0>
 80083e6:	455e      	cmp	r6, fp
 80083e8:	f200 8105 	bhi.w	80085f6 <_scanf_float+0x28a>
 80083ec:	2501      	movs	r5, #1
 80083ee:	4628      	mov	r0, r5
 80083f0:	b007      	add	sp, #28
 80083f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083f6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80083fa:	2a0d      	cmp	r2, #13
 80083fc:	d8e6      	bhi.n	80083cc <_scanf_float+0x60>
 80083fe:	a101      	add	r1, pc, #4	; (adr r1, 8008404 <_scanf_float+0x98>)
 8008400:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008404:	08008543 	.word	0x08008543
 8008408:	080083cd 	.word	0x080083cd
 800840c:	080083cd 	.word	0x080083cd
 8008410:	080083cd 	.word	0x080083cd
 8008414:	080085a3 	.word	0x080085a3
 8008418:	0800857b 	.word	0x0800857b
 800841c:	080083cd 	.word	0x080083cd
 8008420:	080083cd 	.word	0x080083cd
 8008424:	08008551 	.word	0x08008551
 8008428:	080083cd 	.word	0x080083cd
 800842c:	080083cd 	.word	0x080083cd
 8008430:	080083cd 	.word	0x080083cd
 8008434:	080083cd 	.word	0x080083cd
 8008438:	08008509 	.word	0x08008509
 800843c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8008440:	e7db      	b.n	80083fa <_scanf_float+0x8e>
 8008442:	290e      	cmp	r1, #14
 8008444:	d8c2      	bhi.n	80083cc <_scanf_float+0x60>
 8008446:	a001      	add	r0, pc, #4	; (adr r0, 800844c <_scanf_float+0xe0>)
 8008448:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800844c:	080084fb 	.word	0x080084fb
 8008450:	080083cd 	.word	0x080083cd
 8008454:	080084fb 	.word	0x080084fb
 8008458:	0800858f 	.word	0x0800858f
 800845c:	080083cd 	.word	0x080083cd
 8008460:	080084a9 	.word	0x080084a9
 8008464:	080084e5 	.word	0x080084e5
 8008468:	080084e5 	.word	0x080084e5
 800846c:	080084e5 	.word	0x080084e5
 8008470:	080084e5 	.word	0x080084e5
 8008474:	080084e5 	.word	0x080084e5
 8008478:	080084e5 	.word	0x080084e5
 800847c:	080084e5 	.word	0x080084e5
 8008480:	080084e5 	.word	0x080084e5
 8008484:	080084e5 	.word	0x080084e5
 8008488:	2b6e      	cmp	r3, #110	; 0x6e
 800848a:	d809      	bhi.n	80084a0 <_scanf_float+0x134>
 800848c:	2b60      	cmp	r3, #96	; 0x60
 800848e:	d8b2      	bhi.n	80083f6 <_scanf_float+0x8a>
 8008490:	2b54      	cmp	r3, #84	; 0x54
 8008492:	d077      	beq.n	8008584 <_scanf_float+0x218>
 8008494:	2b59      	cmp	r3, #89	; 0x59
 8008496:	d199      	bne.n	80083cc <_scanf_float+0x60>
 8008498:	2d07      	cmp	r5, #7
 800849a:	d197      	bne.n	80083cc <_scanf_float+0x60>
 800849c:	2508      	movs	r5, #8
 800849e:	e029      	b.n	80084f4 <_scanf_float+0x188>
 80084a0:	2b74      	cmp	r3, #116	; 0x74
 80084a2:	d06f      	beq.n	8008584 <_scanf_float+0x218>
 80084a4:	2b79      	cmp	r3, #121	; 0x79
 80084a6:	e7f6      	b.n	8008496 <_scanf_float+0x12a>
 80084a8:	6821      	ldr	r1, [r4, #0]
 80084aa:	05c8      	lsls	r0, r1, #23
 80084ac:	d51a      	bpl.n	80084e4 <_scanf_float+0x178>
 80084ae:	9b02      	ldr	r3, [sp, #8]
 80084b0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80084b4:	6021      	str	r1, [r4, #0]
 80084b6:	f109 0901 	add.w	r9, r9, #1
 80084ba:	b11b      	cbz	r3, 80084c4 <_scanf_float+0x158>
 80084bc:	3b01      	subs	r3, #1
 80084be:	3201      	adds	r2, #1
 80084c0:	9302      	str	r3, [sp, #8]
 80084c2:	60a2      	str	r2, [r4, #8]
 80084c4:	68a3      	ldr	r3, [r4, #8]
 80084c6:	3b01      	subs	r3, #1
 80084c8:	60a3      	str	r3, [r4, #8]
 80084ca:	6923      	ldr	r3, [r4, #16]
 80084cc:	3301      	adds	r3, #1
 80084ce:	6123      	str	r3, [r4, #16]
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	3b01      	subs	r3, #1
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	607b      	str	r3, [r7, #4]
 80084d8:	f340 8084 	ble.w	80085e4 <_scanf_float+0x278>
 80084dc:	683b      	ldr	r3, [r7, #0]
 80084de:	3301      	adds	r3, #1
 80084e0:	603b      	str	r3, [r7, #0]
 80084e2:	e766      	b.n	80083b2 <_scanf_float+0x46>
 80084e4:	eb1a 0f05 	cmn.w	sl, r5
 80084e8:	f47f af70 	bne.w	80083cc <_scanf_float+0x60>
 80084ec:	6822      	ldr	r2, [r4, #0]
 80084ee:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80084f2:	6022      	str	r2, [r4, #0]
 80084f4:	f806 3b01 	strb.w	r3, [r6], #1
 80084f8:	e7e4      	b.n	80084c4 <_scanf_float+0x158>
 80084fa:	6822      	ldr	r2, [r4, #0]
 80084fc:	0610      	lsls	r0, r2, #24
 80084fe:	f57f af65 	bpl.w	80083cc <_scanf_float+0x60>
 8008502:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008506:	e7f4      	b.n	80084f2 <_scanf_float+0x186>
 8008508:	f1ba 0f00 	cmp.w	sl, #0
 800850c:	d10e      	bne.n	800852c <_scanf_float+0x1c0>
 800850e:	f1b9 0f00 	cmp.w	r9, #0
 8008512:	d10e      	bne.n	8008532 <_scanf_float+0x1c6>
 8008514:	6822      	ldr	r2, [r4, #0]
 8008516:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800851a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800851e:	d108      	bne.n	8008532 <_scanf_float+0x1c6>
 8008520:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008524:	6022      	str	r2, [r4, #0]
 8008526:	f04f 0a01 	mov.w	sl, #1
 800852a:	e7e3      	b.n	80084f4 <_scanf_float+0x188>
 800852c:	f1ba 0f02 	cmp.w	sl, #2
 8008530:	d055      	beq.n	80085de <_scanf_float+0x272>
 8008532:	2d01      	cmp	r5, #1
 8008534:	d002      	beq.n	800853c <_scanf_float+0x1d0>
 8008536:	2d04      	cmp	r5, #4
 8008538:	f47f af48 	bne.w	80083cc <_scanf_float+0x60>
 800853c:	3501      	adds	r5, #1
 800853e:	b2ed      	uxtb	r5, r5
 8008540:	e7d8      	b.n	80084f4 <_scanf_float+0x188>
 8008542:	f1ba 0f01 	cmp.w	sl, #1
 8008546:	f47f af41 	bne.w	80083cc <_scanf_float+0x60>
 800854a:	f04f 0a02 	mov.w	sl, #2
 800854e:	e7d1      	b.n	80084f4 <_scanf_float+0x188>
 8008550:	b97d      	cbnz	r5, 8008572 <_scanf_float+0x206>
 8008552:	f1b9 0f00 	cmp.w	r9, #0
 8008556:	f47f af3c 	bne.w	80083d2 <_scanf_float+0x66>
 800855a:	6822      	ldr	r2, [r4, #0]
 800855c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008560:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008564:	f47f af39 	bne.w	80083da <_scanf_float+0x6e>
 8008568:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800856c:	6022      	str	r2, [r4, #0]
 800856e:	2501      	movs	r5, #1
 8008570:	e7c0      	b.n	80084f4 <_scanf_float+0x188>
 8008572:	2d03      	cmp	r5, #3
 8008574:	d0e2      	beq.n	800853c <_scanf_float+0x1d0>
 8008576:	2d05      	cmp	r5, #5
 8008578:	e7de      	b.n	8008538 <_scanf_float+0x1cc>
 800857a:	2d02      	cmp	r5, #2
 800857c:	f47f af26 	bne.w	80083cc <_scanf_float+0x60>
 8008580:	2503      	movs	r5, #3
 8008582:	e7b7      	b.n	80084f4 <_scanf_float+0x188>
 8008584:	2d06      	cmp	r5, #6
 8008586:	f47f af21 	bne.w	80083cc <_scanf_float+0x60>
 800858a:	2507      	movs	r5, #7
 800858c:	e7b2      	b.n	80084f4 <_scanf_float+0x188>
 800858e:	6822      	ldr	r2, [r4, #0]
 8008590:	0591      	lsls	r1, r2, #22
 8008592:	f57f af1b 	bpl.w	80083cc <_scanf_float+0x60>
 8008596:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800859a:	6022      	str	r2, [r4, #0]
 800859c:	f8cd 9004 	str.w	r9, [sp, #4]
 80085a0:	e7a8      	b.n	80084f4 <_scanf_float+0x188>
 80085a2:	6822      	ldr	r2, [r4, #0]
 80085a4:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80085a8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80085ac:	d006      	beq.n	80085bc <_scanf_float+0x250>
 80085ae:	0550      	lsls	r0, r2, #21
 80085b0:	f57f af0c 	bpl.w	80083cc <_scanf_float+0x60>
 80085b4:	f1b9 0f00 	cmp.w	r9, #0
 80085b8:	f43f af0f 	beq.w	80083da <_scanf_float+0x6e>
 80085bc:	0591      	lsls	r1, r2, #22
 80085be:	bf58      	it	pl
 80085c0:	9901      	ldrpl	r1, [sp, #4]
 80085c2:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80085c6:	bf58      	it	pl
 80085c8:	eba9 0101 	subpl.w	r1, r9, r1
 80085cc:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80085d0:	bf58      	it	pl
 80085d2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80085d6:	6022      	str	r2, [r4, #0]
 80085d8:	f04f 0900 	mov.w	r9, #0
 80085dc:	e78a      	b.n	80084f4 <_scanf_float+0x188>
 80085de:	f04f 0a03 	mov.w	sl, #3
 80085e2:	e787      	b.n	80084f4 <_scanf_float+0x188>
 80085e4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80085e8:	4639      	mov	r1, r7
 80085ea:	4640      	mov	r0, r8
 80085ec:	4798      	blx	r3
 80085ee:	2800      	cmp	r0, #0
 80085f0:	f43f aedf 	beq.w	80083b2 <_scanf_float+0x46>
 80085f4:	e6ea      	b.n	80083cc <_scanf_float+0x60>
 80085f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80085fa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80085fe:	463a      	mov	r2, r7
 8008600:	4640      	mov	r0, r8
 8008602:	4798      	blx	r3
 8008604:	6923      	ldr	r3, [r4, #16]
 8008606:	3b01      	subs	r3, #1
 8008608:	6123      	str	r3, [r4, #16]
 800860a:	e6ec      	b.n	80083e6 <_scanf_float+0x7a>
 800860c:	1e6b      	subs	r3, r5, #1
 800860e:	2b06      	cmp	r3, #6
 8008610:	d825      	bhi.n	800865e <_scanf_float+0x2f2>
 8008612:	2d02      	cmp	r5, #2
 8008614:	d836      	bhi.n	8008684 <_scanf_float+0x318>
 8008616:	455e      	cmp	r6, fp
 8008618:	f67f aee8 	bls.w	80083ec <_scanf_float+0x80>
 800861c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008620:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008624:	463a      	mov	r2, r7
 8008626:	4640      	mov	r0, r8
 8008628:	4798      	blx	r3
 800862a:	6923      	ldr	r3, [r4, #16]
 800862c:	3b01      	subs	r3, #1
 800862e:	6123      	str	r3, [r4, #16]
 8008630:	e7f1      	b.n	8008616 <_scanf_float+0x2aa>
 8008632:	9802      	ldr	r0, [sp, #8]
 8008634:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008638:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800863c:	9002      	str	r0, [sp, #8]
 800863e:	463a      	mov	r2, r7
 8008640:	4640      	mov	r0, r8
 8008642:	4798      	blx	r3
 8008644:	6923      	ldr	r3, [r4, #16]
 8008646:	3b01      	subs	r3, #1
 8008648:	6123      	str	r3, [r4, #16]
 800864a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800864e:	fa5f fa8a 	uxtb.w	sl, sl
 8008652:	f1ba 0f02 	cmp.w	sl, #2
 8008656:	d1ec      	bne.n	8008632 <_scanf_float+0x2c6>
 8008658:	3d03      	subs	r5, #3
 800865a:	b2ed      	uxtb	r5, r5
 800865c:	1b76      	subs	r6, r6, r5
 800865e:	6823      	ldr	r3, [r4, #0]
 8008660:	05da      	lsls	r2, r3, #23
 8008662:	d52f      	bpl.n	80086c4 <_scanf_float+0x358>
 8008664:	055b      	lsls	r3, r3, #21
 8008666:	d510      	bpl.n	800868a <_scanf_float+0x31e>
 8008668:	455e      	cmp	r6, fp
 800866a:	f67f aebf 	bls.w	80083ec <_scanf_float+0x80>
 800866e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008672:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008676:	463a      	mov	r2, r7
 8008678:	4640      	mov	r0, r8
 800867a:	4798      	blx	r3
 800867c:	6923      	ldr	r3, [r4, #16]
 800867e:	3b01      	subs	r3, #1
 8008680:	6123      	str	r3, [r4, #16]
 8008682:	e7f1      	b.n	8008668 <_scanf_float+0x2fc>
 8008684:	46aa      	mov	sl, r5
 8008686:	9602      	str	r6, [sp, #8]
 8008688:	e7df      	b.n	800864a <_scanf_float+0x2de>
 800868a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800868e:	6923      	ldr	r3, [r4, #16]
 8008690:	2965      	cmp	r1, #101	; 0x65
 8008692:	f103 33ff 	add.w	r3, r3, #4294967295
 8008696:	f106 35ff 	add.w	r5, r6, #4294967295
 800869a:	6123      	str	r3, [r4, #16]
 800869c:	d00c      	beq.n	80086b8 <_scanf_float+0x34c>
 800869e:	2945      	cmp	r1, #69	; 0x45
 80086a0:	d00a      	beq.n	80086b8 <_scanf_float+0x34c>
 80086a2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80086a6:	463a      	mov	r2, r7
 80086a8:	4640      	mov	r0, r8
 80086aa:	4798      	blx	r3
 80086ac:	6923      	ldr	r3, [r4, #16]
 80086ae:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80086b2:	3b01      	subs	r3, #1
 80086b4:	1eb5      	subs	r5, r6, #2
 80086b6:	6123      	str	r3, [r4, #16]
 80086b8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80086bc:	463a      	mov	r2, r7
 80086be:	4640      	mov	r0, r8
 80086c0:	4798      	blx	r3
 80086c2:	462e      	mov	r6, r5
 80086c4:	6825      	ldr	r5, [r4, #0]
 80086c6:	f015 0510 	ands.w	r5, r5, #16
 80086ca:	d159      	bne.n	8008780 <_scanf_float+0x414>
 80086cc:	7035      	strb	r5, [r6, #0]
 80086ce:	6823      	ldr	r3, [r4, #0]
 80086d0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80086d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80086d8:	d11b      	bne.n	8008712 <_scanf_float+0x3a6>
 80086da:	9b01      	ldr	r3, [sp, #4]
 80086dc:	454b      	cmp	r3, r9
 80086de:	eba3 0209 	sub.w	r2, r3, r9
 80086e2:	d123      	bne.n	800872c <_scanf_float+0x3c0>
 80086e4:	2200      	movs	r2, #0
 80086e6:	4659      	mov	r1, fp
 80086e8:	4640      	mov	r0, r8
 80086ea:	f000 ff57 	bl	800959c <_strtod_r>
 80086ee:	6822      	ldr	r2, [r4, #0]
 80086f0:	9b03      	ldr	r3, [sp, #12]
 80086f2:	f012 0f02 	tst.w	r2, #2
 80086f6:	ec57 6b10 	vmov	r6, r7, d0
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	d021      	beq.n	8008742 <_scanf_float+0x3d6>
 80086fe:	9903      	ldr	r1, [sp, #12]
 8008700:	1d1a      	adds	r2, r3, #4
 8008702:	600a      	str	r2, [r1, #0]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	e9c3 6700 	strd	r6, r7, [r3]
 800870a:	68e3      	ldr	r3, [r4, #12]
 800870c:	3301      	adds	r3, #1
 800870e:	60e3      	str	r3, [r4, #12]
 8008710:	e66d      	b.n	80083ee <_scanf_float+0x82>
 8008712:	9b04      	ldr	r3, [sp, #16]
 8008714:	2b00      	cmp	r3, #0
 8008716:	d0e5      	beq.n	80086e4 <_scanf_float+0x378>
 8008718:	9905      	ldr	r1, [sp, #20]
 800871a:	230a      	movs	r3, #10
 800871c:	462a      	mov	r2, r5
 800871e:	3101      	adds	r1, #1
 8008720:	4640      	mov	r0, r8
 8008722:	f000 ffc3 	bl	80096ac <_strtol_r>
 8008726:	9b04      	ldr	r3, [sp, #16]
 8008728:	9e05      	ldr	r6, [sp, #20]
 800872a:	1ac2      	subs	r2, r0, r3
 800872c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8008730:	429e      	cmp	r6, r3
 8008732:	bf28      	it	cs
 8008734:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8008738:	4912      	ldr	r1, [pc, #72]	; (8008784 <_scanf_float+0x418>)
 800873a:	4630      	mov	r0, r6
 800873c:	f000 f8a6 	bl	800888c <siprintf>
 8008740:	e7d0      	b.n	80086e4 <_scanf_float+0x378>
 8008742:	9903      	ldr	r1, [sp, #12]
 8008744:	f012 0f04 	tst.w	r2, #4
 8008748:	f103 0204 	add.w	r2, r3, #4
 800874c:	600a      	str	r2, [r1, #0]
 800874e:	d1d9      	bne.n	8008704 <_scanf_float+0x398>
 8008750:	f8d3 8000 	ldr.w	r8, [r3]
 8008754:	ee10 2a10 	vmov	r2, s0
 8008758:	ee10 0a10 	vmov	r0, s0
 800875c:	463b      	mov	r3, r7
 800875e:	4639      	mov	r1, r7
 8008760:	f7f8 f9ec 	bl	8000b3c <__aeabi_dcmpun>
 8008764:	b128      	cbz	r0, 8008772 <_scanf_float+0x406>
 8008766:	4808      	ldr	r0, [pc, #32]	; (8008788 <_scanf_float+0x41c>)
 8008768:	f000 f88a 	bl	8008880 <nanf>
 800876c:	ed88 0a00 	vstr	s0, [r8]
 8008770:	e7cb      	b.n	800870a <_scanf_float+0x39e>
 8008772:	4630      	mov	r0, r6
 8008774:	4639      	mov	r1, r7
 8008776:	f7f8 fa3f 	bl	8000bf8 <__aeabi_d2f>
 800877a:	f8c8 0000 	str.w	r0, [r8]
 800877e:	e7c4      	b.n	800870a <_scanf_float+0x39e>
 8008780:	2500      	movs	r5, #0
 8008782:	e634      	b.n	80083ee <_scanf_float+0x82>
 8008784:	0800c31c 	.word	0x0800c31c
 8008788:	0800c728 	.word	0x0800c728

0800878c <cleanup_glue>:
 800878c:	b538      	push	{r3, r4, r5, lr}
 800878e:	460c      	mov	r4, r1
 8008790:	6809      	ldr	r1, [r1, #0]
 8008792:	4605      	mov	r5, r0
 8008794:	b109      	cbz	r1, 800879a <cleanup_glue+0xe>
 8008796:	f7ff fff9 	bl	800878c <cleanup_glue>
 800879a:	4621      	mov	r1, r4
 800879c:	4628      	mov	r0, r5
 800879e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80087a2:	f002 bf69 	b.w	800b678 <_free_r>
	...

080087a8 <_reclaim_reent>:
 80087a8:	4b2c      	ldr	r3, [pc, #176]	; (800885c <_reclaim_reent+0xb4>)
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	4283      	cmp	r3, r0
 80087ae:	b570      	push	{r4, r5, r6, lr}
 80087b0:	4604      	mov	r4, r0
 80087b2:	d051      	beq.n	8008858 <_reclaim_reent+0xb0>
 80087b4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80087b6:	b143      	cbz	r3, 80087ca <_reclaim_reent+0x22>
 80087b8:	68db      	ldr	r3, [r3, #12]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d14a      	bne.n	8008854 <_reclaim_reent+0xac>
 80087be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80087c0:	6819      	ldr	r1, [r3, #0]
 80087c2:	b111      	cbz	r1, 80087ca <_reclaim_reent+0x22>
 80087c4:	4620      	mov	r0, r4
 80087c6:	f002 ff57 	bl	800b678 <_free_r>
 80087ca:	6961      	ldr	r1, [r4, #20]
 80087cc:	b111      	cbz	r1, 80087d4 <_reclaim_reent+0x2c>
 80087ce:	4620      	mov	r0, r4
 80087d0:	f002 ff52 	bl	800b678 <_free_r>
 80087d4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80087d6:	b111      	cbz	r1, 80087de <_reclaim_reent+0x36>
 80087d8:	4620      	mov	r0, r4
 80087da:	f002 ff4d 	bl	800b678 <_free_r>
 80087de:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80087e0:	b111      	cbz	r1, 80087e8 <_reclaim_reent+0x40>
 80087e2:	4620      	mov	r0, r4
 80087e4:	f002 ff48 	bl	800b678 <_free_r>
 80087e8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80087ea:	b111      	cbz	r1, 80087f2 <_reclaim_reent+0x4a>
 80087ec:	4620      	mov	r0, r4
 80087ee:	f002 ff43 	bl	800b678 <_free_r>
 80087f2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80087f4:	b111      	cbz	r1, 80087fc <_reclaim_reent+0x54>
 80087f6:	4620      	mov	r0, r4
 80087f8:	f002 ff3e 	bl	800b678 <_free_r>
 80087fc:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80087fe:	b111      	cbz	r1, 8008806 <_reclaim_reent+0x5e>
 8008800:	4620      	mov	r0, r4
 8008802:	f002 ff39 	bl	800b678 <_free_r>
 8008806:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8008808:	b111      	cbz	r1, 8008810 <_reclaim_reent+0x68>
 800880a:	4620      	mov	r0, r4
 800880c:	f002 ff34 	bl	800b678 <_free_r>
 8008810:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008812:	b111      	cbz	r1, 800881a <_reclaim_reent+0x72>
 8008814:	4620      	mov	r0, r4
 8008816:	f002 ff2f 	bl	800b678 <_free_r>
 800881a:	69a3      	ldr	r3, [r4, #24]
 800881c:	b1e3      	cbz	r3, 8008858 <_reclaim_reent+0xb0>
 800881e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008820:	4620      	mov	r0, r4
 8008822:	4798      	blx	r3
 8008824:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8008826:	b1b9      	cbz	r1, 8008858 <_reclaim_reent+0xb0>
 8008828:	4620      	mov	r0, r4
 800882a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800882e:	f7ff bfad 	b.w	800878c <cleanup_glue>
 8008832:	5949      	ldr	r1, [r1, r5]
 8008834:	b941      	cbnz	r1, 8008848 <_reclaim_reent+0xa0>
 8008836:	3504      	adds	r5, #4
 8008838:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800883a:	2d80      	cmp	r5, #128	; 0x80
 800883c:	68d9      	ldr	r1, [r3, #12]
 800883e:	d1f8      	bne.n	8008832 <_reclaim_reent+0x8a>
 8008840:	4620      	mov	r0, r4
 8008842:	f002 ff19 	bl	800b678 <_free_r>
 8008846:	e7ba      	b.n	80087be <_reclaim_reent+0x16>
 8008848:	680e      	ldr	r6, [r1, #0]
 800884a:	4620      	mov	r0, r4
 800884c:	f002 ff14 	bl	800b678 <_free_r>
 8008850:	4631      	mov	r1, r6
 8008852:	e7ef      	b.n	8008834 <_reclaim_reent+0x8c>
 8008854:	2500      	movs	r5, #0
 8008856:	e7ef      	b.n	8008838 <_reclaim_reent+0x90>
 8008858:	bd70      	pop	{r4, r5, r6, pc}
 800885a:	bf00      	nop
 800885c:	20000018 	.word	0x20000018

08008860 <_sbrk_r>:
 8008860:	b538      	push	{r3, r4, r5, lr}
 8008862:	4d06      	ldr	r5, [pc, #24]	; (800887c <_sbrk_r+0x1c>)
 8008864:	2300      	movs	r3, #0
 8008866:	4604      	mov	r4, r0
 8008868:	4608      	mov	r0, r1
 800886a:	602b      	str	r3, [r5, #0]
 800886c:	f7f9 ff50 	bl	8002710 <_sbrk>
 8008870:	1c43      	adds	r3, r0, #1
 8008872:	d102      	bne.n	800887a <_sbrk_r+0x1a>
 8008874:	682b      	ldr	r3, [r5, #0]
 8008876:	b103      	cbz	r3, 800887a <_sbrk_r+0x1a>
 8008878:	6023      	str	r3, [r4, #0]
 800887a:	bd38      	pop	{r3, r4, r5, pc}
 800887c:	2000458c 	.word	0x2000458c

08008880 <nanf>:
 8008880:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8008888 <nanf+0x8>
 8008884:	4770      	bx	lr
 8008886:	bf00      	nop
 8008888:	7fc00000 	.word	0x7fc00000

0800888c <siprintf>:
 800888c:	b40e      	push	{r1, r2, r3}
 800888e:	b500      	push	{lr}
 8008890:	b09c      	sub	sp, #112	; 0x70
 8008892:	ab1d      	add	r3, sp, #116	; 0x74
 8008894:	9002      	str	r0, [sp, #8]
 8008896:	9006      	str	r0, [sp, #24]
 8008898:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800889c:	4809      	ldr	r0, [pc, #36]	; (80088c4 <siprintf+0x38>)
 800889e:	9107      	str	r1, [sp, #28]
 80088a0:	9104      	str	r1, [sp, #16]
 80088a2:	4909      	ldr	r1, [pc, #36]	; (80088c8 <siprintf+0x3c>)
 80088a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80088a8:	9105      	str	r1, [sp, #20]
 80088aa:	6800      	ldr	r0, [r0, #0]
 80088ac:	9301      	str	r3, [sp, #4]
 80088ae:	a902      	add	r1, sp, #8
 80088b0:	f002 ff8a 	bl	800b7c8 <_svfiprintf_r>
 80088b4:	9b02      	ldr	r3, [sp, #8]
 80088b6:	2200      	movs	r2, #0
 80088b8:	701a      	strb	r2, [r3, #0]
 80088ba:	b01c      	add	sp, #112	; 0x70
 80088bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80088c0:	b003      	add	sp, #12
 80088c2:	4770      	bx	lr
 80088c4:	20000018 	.word	0x20000018
 80088c8:	ffff0208 	.word	0xffff0208

080088cc <__sread>:
 80088cc:	b510      	push	{r4, lr}
 80088ce:	460c      	mov	r4, r1
 80088d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088d4:	f003 f878 	bl	800b9c8 <_read_r>
 80088d8:	2800      	cmp	r0, #0
 80088da:	bfab      	itete	ge
 80088dc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80088de:	89a3      	ldrhlt	r3, [r4, #12]
 80088e0:	181b      	addge	r3, r3, r0
 80088e2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80088e6:	bfac      	ite	ge
 80088e8:	6563      	strge	r3, [r4, #84]	; 0x54
 80088ea:	81a3      	strhlt	r3, [r4, #12]
 80088ec:	bd10      	pop	{r4, pc}

080088ee <__swrite>:
 80088ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088f2:	461f      	mov	r7, r3
 80088f4:	898b      	ldrh	r3, [r1, #12]
 80088f6:	05db      	lsls	r3, r3, #23
 80088f8:	4605      	mov	r5, r0
 80088fa:	460c      	mov	r4, r1
 80088fc:	4616      	mov	r6, r2
 80088fe:	d505      	bpl.n	800890c <__swrite+0x1e>
 8008900:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008904:	2302      	movs	r3, #2
 8008906:	2200      	movs	r2, #0
 8008908:	f002 f9a6 	bl	800ac58 <_lseek_r>
 800890c:	89a3      	ldrh	r3, [r4, #12]
 800890e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008912:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008916:	81a3      	strh	r3, [r4, #12]
 8008918:	4632      	mov	r2, r6
 800891a:	463b      	mov	r3, r7
 800891c:	4628      	mov	r0, r5
 800891e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008922:	f000 bec5 	b.w	80096b0 <_write_r>

08008926 <__sseek>:
 8008926:	b510      	push	{r4, lr}
 8008928:	460c      	mov	r4, r1
 800892a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800892e:	f002 f993 	bl	800ac58 <_lseek_r>
 8008932:	1c43      	adds	r3, r0, #1
 8008934:	89a3      	ldrh	r3, [r4, #12]
 8008936:	bf15      	itete	ne
 8008938:	6560      	strne	r0, [r4, #84]	; 0x54
 800893a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800893e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008942:	81a3      	strheq	r3, [r4, #12]
 8008944:	bf18      	it	ne
 8008946:	81a3      	strhne	r3, [r4, #12]
 8008948:	bd10      	pop	{r4, pc}

0800894a <__sclose>:
 800894a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800894e:	f000 bec1 	b.w	80096d4 <_close_r>

08008952 <sulp>:
 8008952:	b570      	push	{r4, r5, r6, lr}
 8008954:	4604      	mov	r4, r0
 8008956:	460d      	mov	r5, r1
 8008958:	ec45 4b10 	vmov	d0, r4, r5
 800895c:	4616      	mov	r6, r2
 800895e:	f002 fd25 	bl	800b3ac <__ulp>
 8008962:	ec51 0b10 	vmov	r0, r1, d0
 8008966:	b17e      	cbz	r6, 8008988 <sulp+0x36>
 8008968:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800896c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008970:	2b00      	cmp	r3, #0
 8008972:	dd09      	ble.n	8008988 <sulp+0x36>
 8008974:	051b      	lsls	r3, r3, #20
 8008976:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800897a:	2400      	movs	r4, #0
 800897c:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8008980:	4622      	mov	r2, r4
 8008982:	462b      	mov	r3, r5
 8008984:	f7f7 fe40 	bl	8000608 <__aeabi_dmul>
 8008988:	bd70      	pop	{r4, r5, r6, pc}
 800898a:	0000      	movs	r0, r0
 800898c:	0000      	movs	r0, r0
	...

08008990 <_strtod_l>:
 8008990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008994:	ed2d 8b02 	vpush	{d8}
 8008998:	b09d      	sub	sp, #116	; 0x74
 800899a:	461f      	mov	r7, r3
 800899c:	2300      	movs	r3, #0
 800899e:	9318      	str	r3, [sp, #96]	; 0x60
 80089a0:	4ba2      	ldr	r3, [pc, #648]	; (8008c2c <_strtod_l+0x29c>)
 80089a2:	9213      	str	r2, [sp, #76]	; 0x4c
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	9305      	str	r3, [sp, #20]
 80089a8:	4604      	mov	r4, r0
 80089aa:	4618      	mov	r0, r3
 80089ac:	4688      	mov	r8, r1
 80089ae:	f7f7 fc17 	bl	80001e0 <strlen>
 80089b2:	f04f 0a00 	mov.w	sl, #0
 80089b6:	4605      	mov	r5, r0
 80089b8:	f04f 0b00 	mov.w	fp, #0
 80089bc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80089c0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80089c2:	781a      	ldrb	r2, [r3, #0]
 80089c4:	2a2b      	cmp	r2, #43	; 0x2b
 80089c6:	d04e      	beq.n	8008a66 <_strtod_l+0xd6>
 80089c8:	d83b      	bhi.n	8008a42 <_strtod_l+0xb2>
 80089ca:	2a0d      	cmp	r2, #13
 80089cc:	d834      	bhi.n	8008a38 <_strtod_l+0xa8>
 80089ce:	2a08      	cmp	r2, #8
 80089d0:	d834      	bhi.n	8008a3c <_strtod_l+0xac>
 80089d2:	2a00      	cmp	r2, #0
 80089d4:	d03e      	beq.n	8008a54 <_strtod_l+0xc4>
 80089d6:	2300      	movs	r3, #0
 80089d8:	930a      	str	r3, [sp, #40]	; 0x28
 80089da:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80089dc:	7833      	ldrb	r3, [r6, #0]
 80089de:	2b30      	cmp	r3, #48	; 0x30
 80089e0:	f040 80b0 	bne.w	8008b44 <_strtod_l+0x1b4>
 80089e4:	7873      	ldrb	r3, [r6, #1]
 80089e6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80089ea:	2b58      	cmp	r3, #88	; 0x58
 80089ec:	d168      	bne.n	8008ac0 <_strtod_l+0x130>
 80089ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089f0:	9301      	str	r3, [sp, #4]
 80089f2:	ab18      	add	r3, sp, #96	; 0x60
 80089f4:	9702      	str	r7, [sp, #8]
 80089f6:	9300      	str	r3, [sp, #0]
 80089f8:	4a8d      	ldr	r2, [pc, #564]	; (8008c30 <_strtod_l+0x2a0>)
 80089fa:	ab19      	add	r3, sp, #100	; 0x64
 80089fc:	a917      	add	r1, sp, #92	; 0x5c
 80089fe:	4620      	mov	r0, r4
 8008a00:	f001 fe1e 	bl	800a640 <__gethex>
 8008a04:	f010 0707 	ands.w	r7, r0, #7
 8008a08:	4605      	mov	r5, r0
 8008a0a:	d005      	beq.n	8008a18 <_strtod_l+0x88>
 8008a0c:	2f06      	cmp	r7, #6
 8008a0e:	d12c      	bne.n	8008a6a <_strtod_l+0xda>
 8008a10:	3601      	adds	r6, #1
 8008a12:	2300      	movs	r3, #0
 8008a14:	9617      	str	r6, [sp, #92]	; 0x5c
 8008a16:	930a      	str	r3, [sp, #40]	; 0x28
 8008a18:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	f040 8590 	bne.w	8009540 <_strtod_l+0xbb0>
 8008a20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a22:	b1eb      	cbz	r3, 8008a60 <_strtod_l+0xd0>
 8008a24:	4652      	mov	r2, sl
 8008a26:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008a2a:	ec43 2b10 	vmov	d0, r2, r3
 8008a2e:	b01d      	add	sp, #116	; 0x74
 8008a30:	ecbd 8b02 	vpop	{d8}
 8008a34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a38:	2a20      	cmp	r2, #32
 8008a3a:	d1cc      	bne.n	80089d6 <_strtod_l+0x46>
 8008a3c:	3301      	adds	r3, #1
 8008a3e:	9317      	str	r3, [sp, #92]	; 0x5c
 8008a40:	e7be      	b.n	80089c0 <_strtod_l+0x30>
 8008a42:	2a2d      	cmp	r2, #45	; 0x2d
 8008a44:	d1c7      	bne.n	80089d6 <_strtod_l+0x46>
 8008a46:	2201      	movs	r2, #1
 8008a48:	920a      	str	r2, [sp, #40]	; 0x28
 8008a4a:	1c5a      	adds	r2, r3, #1
 8008a4c:	9217      	str	r2, [sp, #92]	; 0x5c
 8008a4e:	785b      	ldrb	r3, [r3, #1]
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d1c2      	bne.n	80089da <_strtod_l+0x4a>
 8008a54:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008a56:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	f040 856e 	bne.w	800953c <_strtod_l+0xbac>
 8008a60:	4652      	mov	r2, sl
 8008a62:	465b      	mov	r3, fp
 8008a64:	e7e1      	b.n	8008a2a <_strtod_l+0x9a>
 8008a66:	2200      	movs	r2, #0
 8008a68:	e7ee      	b.n	8008a48 <_strtod_l+0xb8>
 8008a6a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008a6c:	b13a      	cbz	r2, 8008a7e <_strtod_l+0xee>
 8008a6e:	2135      	movs	r1, #53	; 0x35
 8008a70:	a81a      	add	r0, sp, #104	; 0x68
 8008a72:	f002 fda6 	bl	800b5c2 <__copybits>
 8008a76:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008a78:	4620      	mov	r0, r4
 8008a7a:	f002 f965 	bl	800ad48 <_Bfree>
 8008a7e:	3f01      	subs	r7, #1
 8008a80:	2f04      	cmp	r7, #4
 8008a82:	d806      	bhi.n	8008a92 <_strtod_l+0x102>
 8008a84:	e8df f007 	tbb	[pc, r7]
 8008a88:	1714030a 	.word	0x1714030a
 8008a8c:	0a          	.byte	0x0a
 8008a8d:	00          	.byte	0x00
 8008a8e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8008a92:	0728      	lsls	r0, r5, #28
 8008a94:	d5c0      	bpl.n	8008a18 <_strtod_l+0x88>
 8008a96:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8008a9a:	e7bd      	b.n	8008a18 <_strtod_l+0x88>
 8008a9c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8008aa0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008aa2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008aa6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008aaa:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008aae:	e7f0      	b.n	8008a92 <_strtod_l+0x102>
 8008ab0:	f8df b180 	ldr.w	fp, [pc, #384]	; 8008c34 <_strtod_l+0x2a4>
 8008ab4:	e7ed      	b.n	8008a92 <_strtod_l+0x102>
 8008ab6:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8008aba:	f04f 3aff 	mov.w	sl, #4294967295
 8008abe:	e7e8      	b.n	8008a92 <_strtod_l+0x102>
 8008ac0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008ac2:	1c5a      	adds	r2, r3, #1
 8008ac4:	9217      	str	r2, [sp, #92]	; 0x5c
 8008ac6:	785b      	ldrb	r3, [r3, #1]
 8008ac8:	2b30      	cmp	r3, #48	; 0x30
 8008aca:	d0f9      	beq.n	8008ac0 <_strtod_l+0x130>
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d0a3      	beq.n	8008a18 <_strtod_l+0x88>
 8008ad0:	2301      	movs	r3, #1
 8008ad2:	f04f 0900 	mov.w	r9, #0
 8008ad6:	9304      	str	r3, [sp, #16]
 8008ad8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008ada:	9308      	str	r3, [sp, #32]
 8008adc:	f8cd 901c 	str.w	r9, [sp, #28]
 8008ae0:	464f      	mov	r7, r9
 8008ae2:	220a      	movs	r2, #10
 8008ae4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8008ae6:	7806      	ldrb	r6, [r0, #0]
 8008ae8:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8008aec:	b2d9      	uxtb	r1, r3
 8008aee:	2909      	cmp	r1, #9
 8008af0:	d92a      	bls.n	8008b48 <_strtod_l+0x1b8>
 8008af2:	9905      	ldr	r1, [sp, #20]
 8008af4:	462a      	mov	r2, r5
 8008af6:	f002 ff83 	bl	800ba00 <strncmp>
 8008afa:	b398      	cbz	r0, 8008b64 <_strtod_l+0x1d4>
 8008afc:	2000      	movs	r0, #0
 8008afe:	4632      	mov	r2, r6
 8008b00:	463d      	mov	r5, r7
 8008b02:	9005      	str	r0, [sp, #20]
 8008b04:	4603      	mov	r3, r0
 8008b06:	2a65      	cmp	r2, #101	; 0x65
 8008b08:	d001      	beq.n	8008b0e <_strtod_l+0x17e>
 8008b0a:	2a45      	cmp	r2, #69	; 0x45
 8008b0c:	d118      	bne.n	8008b40 <_strtod_l+0x1b0>
 8008b0e:	b91d      	cbnz	r5, 8008b18 <_strtod_l+0x188>
 8008b10:	9a04      	ldr	r2, [sp, #16]
 8008b12:	4302      	orrs	r2, r0
 8008b14:	d09e      	beq.n	8008a54 <_strtod_l+0xc4>
 8008b16:	2500      	movs	r5, #0
 8008b18:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8008b1c:	f108 0201 	add.w	r2, r8, #1
 8008b20:	9217      	str	r2, [sp, #92]	; 0x5c
 8008b22:	f898 2001 	ldrb.w	r2, [r8, #1]
 8008b26:	2a2b      	cmp	r2, #43	; 0x2b
 8008b28:	d075      	beq.n	8008c16 <_strtod_l+0x286>
 8008b2a:	2a2d      	cmp	r2, #45	; 0x2d
 8008b2c:	d07b      	beq.n	8008c26 <_strtod_l+0x296>
 8008b2e:	f04f 0c00 	mov.w	ip, #0
 8008b32:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8008b36:	2909      	cmp	r1, #9
 8008b38:	f240 8082 	bls.w	8008c40 <_strtod_l+0x2b0>
 8008b3c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008b40:	2600      	movs	r6, #0
 8008b42:	e09d      	b.n	8008c80 <_strtod_l+0x2f0>
 8008b44:	2300      	movs	r3, #0
 8008b46:	e7c4      	b.n	8008ad2 <_strtod_l+0x142>
 8008b48:	2f08      	cmp	r7, #8
 8008b4a:	bfd8      	it	le
 8008b4c:	9907      	ldrle	r1, [sp, #28]
 8008b4e:	f100 0001 	add.w	r0, r0, #1
 8008b52:	bfda      	itte	le
 8008b54:	fb02 3301 	mlale	r3, r2, r1, r3
 8008b58:	9307      	strle	r3, [sp, #28]
 8008b5a:	fb02 3909 	mlagt	r9, r2, r9, r3
 8008b5e:	3701      	adds	r7, #1
 8008b60:	9017      	str	r0, [sp, #92]	; 0x5c
 8008b62:	e7bf      	b.n	8008ae4 <_strtod_l+0x154>
 8008b64:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008b66:	195a      	adds	r2, r3, r5
 8008b68:	9217      	str	r2, [sp, #92]	; 0x5c
 8008b6a:	5d5a      	ldrb	r2, [r3, r5]
 8008b6c:	2f00      	cmp	r7, #0
 8008b6e:	d037      	beq.n	8008be0 <_strtod_l+0x250>
 8008b70:	9005      	str	r0, [sp, #20]
 8008b72:	463d      	mov	r5, r7
 8008b74:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8008b78:	2b09      	cmp	r3, #9
 8008b7a:	d912      	bls.n	8008ba2 <_strtod_l+0x212>
 8008b7c:	2301      	movs	r3, #1
 8008b7e:	e7c2      	b.n	8008b06 <_strtod_l+0x176>
 8008b80:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008b82:	1c5a      	adds	r2, r3, #1
 8008b84:	9217      	str	r2, [sp, #92]	; 0x5c
 8008b86:	785a      	ldrb	r2, [r3, #1]
 8008b88:	3001      	adds	r0, #1
 8008b8a:	2a30      	cmp	r2, #48	; 0x30
 8008b8c:	d0f8      	beq.n	8008b80 <_strtod_l+0x1f0>
 8008b8e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8008b92:	2b08      	cmp	r3, #8
 8008b94:	f200 84d9 	bhi.w	800954a <_strtod_l+0xbba>
 8008b98:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008b9a:	9005      	str	r0, [sp, #20]
 8008b9c:	2000      	movs	r0, #0
 8008b9e:	9308      	str	r3, [sp, #32]
 8008ba0:	4605      	mov	r5, r0
 8008ba2:	3a30      	subs	r2, #48	; 0x30
 8008ba4:	f100 0301 	add.w	r3, r0, #1
 8008ba8:	d014      	beq.n	8008bd4 <_strtod_l+0x244>
 8008baa:	9905      	ldr	r1, [sp, #20]
 8008bac:	4419      	add	r1, r3
 8008bae:	9105      	str	r1, [sp, #20]
 8008bb0:	462b      	mov	r3, r5
 8008bb2:	eb00 0e05 	add.w	lr, r0, r5
 8008bb6:	210a      	movs	r1, #10
 8008bb8:	4573      	cmp	r3, lr
 8008bba:	d113      	bne.n	8008be4 <_strtod_l+0x254>
 8008bbc:	182b      	adds	r3, r5, r0
 8008bbe:	2b08      	cmp	r3, #8
 8008bc0:	f105 0501 	add.w	r5, r5, #1
 8008bc4:	4405      	add	r5, r0
 8008bc6:	dc1c      	bgt.n	8008c02 <_strtod_l+0x272>
 8008bc8:	9907      	ldr	r1, [sp, #28]
 8008bca:	230a      	movs	r3, #10
 8008bcc:	fb03 2301 	mla	r3, r3, r1, r2
 8008bd0:	9307      	str	r3, [sp, #28]
 8008bd2:	2300      	movs	r3, #0
 8008bd4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008bd6:	1c51      	adds	r1, r2, #1
 8008bd8:	9117      	str	r1, [sp, #92]	; 0x5c
 8008bda:	7852      	ldrb	r2, [r2, #1]
 8008bdc:	4618      	mov	r0, r3
 8008bde:	e7c9      	b.n	8008b74 <_strtod_l+0x1e4>
 8008be0:	4638      	mov	r0, r7
 8008be2:	e7d2      	b.n	8008b8a <_strtod_l+0x1fa>
 8008be4:	2b08      	cmp	r3, #8
 8008be6:	dc04      	bgt.n	8008bf2 <_strtod_l+0x262>
 8008be8:	9e07      	ldr	r6, [sp, #28]
 8008bea:	434e      	muls	r6, r1
 8008bec:	9607      	str	r6, [sp, #28]
 8008bee:	3301      	adds	r3, #1
 8008bf0:	e7e2      	b.n	8008bb8 <_strtod_l+0x228>
 8008bf2:	f103 0c01 	add.w	ip, r3, #1
 8008bf6:	f1bc 0f10 	cmp.w	ip, #16
 8008bfa:	bfd8      	it	le
 8008bfc:	fb01 f909 	mulle.w	r9, r1, r9
 8008c00:	e7f5      	b.n	8008bee <_strtod_l+0x25e>
 8008c02:	2d10      	cmp	r5, #16
 8008c04:	bfdc      	itt	le
 8008c06:	230a      	movle	r3, #10
 8008c08:	fb03 2909 	mlale	r9, r3, r9, r2
 8008c0c:	e7e1      	b.n	8008bd2 <_strtod_l+0x242>
 8008c0e:	2300      	movs	r3, #0
 8008c10:	9305      	str	r3, [sp, #20]
 8008c12:	2301      	movs	r3, #1
 8008c14:	e77c      	b.n	8008b10 <_strtod_l+0x180>
 8008c16:	f04f 0c00 	mov.w	ip, #0
 8008c1a:	f108 0202 	add.w	r2, r8, #2
 8008c1e:	9217      	str	r2, [sp, #92]	; 0x5c
 8008c20:	f898 2002 	ldrb.w	r2, [r8, #2]
 8008c24:	e785      	b.n	8008b32 <_strtod_l+0x1a2>
 8008c26:	f04f 0c01 	mov.w	ip, #1
 8008c2a:	e7f6      	b.n	8008c1a <_strtod_l+0x28a>
 8008c2c:	0800c570 	.word	0x0800c570
 8008c30:	0800c324 	.word	0x0800c324
 8008c34:	7ff00000 	.word	0x7ff00000
 8008c38:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008c3a:	1c51      	adds	r1, r2, #1
 8008c3c:	9117      	str	r1, [sp, #92]	; 0x5c
 8008c3e:	7852      	ldrb	r2, [r2, #1]
 8008c40:	2a30      	cmp	r2, #48	; 0x30
 8008c42:	d0f9      	beq.n	8008c38 <_strtod_l+0x2a8>
 8008c44:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8008c48:	2908      	cmp	r1, #8
 8008c4a:	f63f af79 	bhi.w	8008b40 <_strtod_l+0x1b0>
 8008c4e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8008c52:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008c54:	9206      	str	r2, [sp, #24]
 8008c56:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008c58:	1c51      	adds	r1, r2, #1
 8008c5a:	9117      	str	r1, [sp, #92]	; 0x5c
 8008c5c:	7852      	ldrb	r2, [r2, #1]
 8008c5e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8008c62:	2e09      	cmp	r6, #9
 8008c64:	d937      	bls.n	8008cd6 <_strtod_l+0x346>
 8008c66:	9e06      	ldr	r6, [sp, #24]
 8008c68:	1b89      	subs	r1, r1, r6
 8008c6a:	2908      	cmp	r1, #8
 8008c6c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8008c70:	dc02      	bgt.n	8008c78 <_strtod_l+0x2e8>
 8008c72:	4576      	cmp	r6, lr
 8008c74:	bfa8      	it	ge
 8008c76:	4676      	movge	r6, lr
 8008c78:	f1bc 0f00 	cmp.w	ip, #0
 8008c7c:	d000      	beq.n	8008c80 <_strtod_l+0x2f0>
 8008c7e:	4276      	negs	r6, r6
 8008c80:	2d00      	cmp	r5, #0
 8008c82:	d14d      	bne.n	8008d20 <_strtod_l+0x390>
 8008c84:	9904      	ldr	r1, [sp, #16]
 8008c86:	4301      	orrs	r1, r0
 8008c88:	f47f aec6 	bne.w	8008a18 <_strtod_l+0x88>
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	f47f aee1 	bne.w	8008a54 <_strtod_l+0xc4>
 8008c92:	2a69      	cmp	r2, #105	; 0x69
 8008c94:	d027      	beq.n	8008ce6 <_strtod_l+0x356>
 8008c96:	dc24      	bgt.n	8008ce2 <_strtod_l+0x352>
 8008c98:	2a49      	cmp	r2, #73	; 0x49
 8008c9a:	d024      	beq.n	8008ce6 <_strtod_l+0x356>
 8008c9c:	2a4e      	cmp	r2, #78	; 0x4e
 8008c9e:	f47f aed9 	bne.w	8008a54 <_strtod_l+0xc4>
 8008ca2:	499f      	ldr	r1, [pc, #636]	; (8008f20 <_strtod_l+0x590>)
 8008ca4:	a817      	add	r0, sp, #92	; 0x5c
 8008ca6:	f001 ff23 	bl	800aaf0 <__match>
 8008caa:	2800      	cmp	r0, #0
 8008cac:	f43f aed2 	beq.w	8008a54 <_strtod_l+0xc4>
 8008cb0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008cb2:	781b      	ldrb	r3, [r3, #0]
 8008cb4:	2b28      	cmp	r3, #40	; 0x28
 8008cb6:	d12d      	bne.n	8008d14 <_strtod_l+0x384>
 8008cb8:	499a      	ldr	r1, [pc, #616]	; (8008f24 <_strtod_l+0x594>)
 8008cba:	aa1a      	add	r2, sp, #104	; 0x68
 8008cbc:	a817      	add	r0, sp, #92	; 0x5c
 8008cbe:	f001 ff2b 	bl	800ab18 <__hexnan>
 8008cc2:	2805      	cmp	r0, #5
 8008cc4:	d126      	bne.n	8008d14 <_strtod_l+0x384>
 8008cc6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008cc8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8008ccc:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8008cd0:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8008cd4:	e6a0      	b.n	8008a18 <_strtod_l+0x88>
 8008cd6:	210a      	movs	r1, #10
 8008cd8:	fb01 2e0e 	mla	lr, r1, lr, r2
 8008cdc:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8008ce0:	e7b9      	b.n	8008c56 <_strtod_l+0x2c6>
 8008ce2:	2a6e      	cmp	r2, #110	; 0x6e
 8008ce4:	e7db      	b.n	8008c9e <_strtod_l+0x30e>
 8008ce6:	4990      	ldr	r1, [pc, #576]	; (8008f28 <_strtod_l+0x598>)
 8008ce8:	a817      	add	r0, sp, #92	; 0x5c
 8008cea:	f001 ff01 	bl	800aaf0 <__match>
 8008cee:	2800      	cmp	r0, #0
 8008cf0:	f43f aeb0 	beq.w	8008a54 <_strtod_l+0xc4>
 8008cf4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008cf6:	498d      	ldr	r1, [pc, #564]	; (8008f2c <_strtod_l+0x59c>)
 8008cf8:	3b01      	subs	r3, #1
 8008cfa:	a817      	add	r0, sp, #92	; 0x5c
 8008cfc:	9317      	str	r3, [sp, #92]	; 0x5c
 8008cfe:	f001 fef7 	bl	800aaf0 <__match>
 8008d02:	b910      	cbnz	r0, 8008d0a <_strtod_l+0x37a>
 8008d04:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008d06:	3301      	adds	r3, #1
 8008d08:	9317      	str	r3, [sp, #92]	; 0x5c
 8008d0a:	f8df b230 	ldr.w	fp, [pc, #560]	; 8008f3c <_strtod_l+0x5ac>
 8008d0e:	f04f 0a00 	mov.w	sl, #0
 8008d12:	e681      	b.n	8008a18 <_strtod_l+0x88>
 8008d14:	4886      	ldr	r0, [pc, #536]	; (8008f30 <_strtod_l+0x5a0>)
 8008d16:	f002 fe6b 	bl	800b9f0 <nan>
 8008d1a:	ec5b ab10 	vmov	sl, fp, d0
 8008d1e:	e67b      	b.n	8008a18 <_strtod_l+0x88>
 8008d20:	9b05      	ldr	r3, [sp, #20]
 8008d22:	9807      	ldr	r0, [sp, #28]
 8008d24:	1af3      	subs	r3, r6, r3
 8008d26:	2f00      	cmp	r7, #0
 8008d28:	bf08      	it	eq
 8008d2a:	462f      	moveq	r7, r5
 8008d2c:	2d10      	cmp	r5, #16
 8008d2e:	9306      	str	r3, [sp, #24]
 8008d30:	46a8      	mov	r8, r5
 8008d32:	bfa8      	it	ge
 8008d34:	f04f 0810 	movge.w	r8, #16
 8008d38:	f7f7 fbec 	bl	8000514 <__aeabi_ui2d>
 8008d3c:	2d09      	cmp	r5, #9
 8008d3e:	4682      	mov	sl, r0
 8008d40:	468b      	mov	fp, r1
 8008d42:	dd13      	ble.n	8008d6c <_strtod_l+0x3dc>
 8008d44:	4b7b      	ldr	r3, [pc, #492]	; (8008f34 <_strtod_l+0x5a4>)
 8008d46:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8008d4a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8008d4e:	f7f7 fc5b 	bl	8000608 <__aeabi_dmul>
 8008d52:	4682      	mov	sl, r0
 8008d54:	4648      	mov	r0, r9
 8008d56:	468b      	mov	fp, r1
 8008d58:	f7f7 fbdc 	bl	8000514 <__aeabi_ui2d>
 8008d5c:	4602      	mov	r2, r0
 8008d5e:	460b      	mov	r3, r1
 8008d60:	4650      	mov	r0, sl
 8008d62:	4659      	mov	r1, fp
 8008d64:	f7f7 fa9a 	bl	800029c <__adddf3>
 8008d68:	4682      	mov	sl, r0
 8008d6a:	468b      	mov	fp, r1
 8008d6c:	2d0f      	cmp	r5, #15
 8008d6e:	dc38      	bgt.n	8008de2 <_strtod_l+0x452>
 8008d70:	9b06      	ldr	r3, [sp, #24]
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	f43f ae50 	beq.w	8008a18 <_strtod_l+0x88>
 8008d78:	dd24      	ble.n	8008dc4 <_strtod_l+0x434>
 8008d7a:	2b16      	cmp	r3, #22
 8008d7c:	dc0b      	bgt.n	8008d96 <_strtod_l+0x406>
 8008d7e:	496d      	ldr	r1, [pc, #436]	; (8008f34 <_strtod_l+0x5a4>)
 8008d80:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008d84:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d88:	4652      	mov	r2, sl
 8008d8a:	465b      	mov	r3, fp
 8008d8c:	f7f7 fc3c 	bl	8000608 <__aeabi_dmul>
 8008d90:	4682      	mov	sl, r0
 8008d92:	468b      	mov	fp, r1
 8008d94:	e640      	b.n	8008a18 <_strtod_l+0x88>
 8008d96:	9a06      	ldr	r2, [sp, #24]
 8008d98:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8008d9c:	4293      	cmp	r3, r2
 8008d9e:	db20      	blt.n	8008de2 <_strtod_l+0x452>
 8008da0:	4c64      	ldr	r4, [pc, #400]	; (8008f34 <_strtod_l+0x5a4>)
 8008da2:	f1c5 050f 	rsb	r5, r5, #15
 8008da6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008daa:	4652      	mov	r2, sl
 8008dac:	465b      	mov	r3, fp
 8008dae:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008db2:	f7f7 fc29 	bl	8000608 <__aeabi_dmul>
 8008db6:	9b06      	ldr	r3, [sp, #24]
 8008db8:	1b5d      	subs	r5, r3, r5
 8008dba:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008dbe:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008dc2:	e7e3      	b.n	8008d8c <_strtod_l+0x3fc>
 8008dc4:	9b06      	ldr	r3, [sp, #24]
 8008dc6:	3316      	adds	r3, #22
 8008dc8:	db0b      	blt.n	8008de2 <_strtod_l+0x452>
 8008dca:	9b05      	ldr	r3, [sp, #20]
 8008dcc:	1b9e      	subs	r6, r3, r6
 8008dce:	4b59      	ldr	r3, [pc, #356]	; (8008f34 <_strtod_l+0x5a4>)
 8008dd0:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8008dd4:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008dd8:	4650      	mov	r0, sl
 8008dda:	4659      	mov	r1, fp
 8008ddc:	f7f7 fd3e 	bl	800085c <__aeabi_ddiv>
 8008de0:	e7d6      	b.n	8008d90 <_strtod_l+0x400>
 8008de2:	9b06      	ldr	r3, [sp, #24]
 8008de4:	eba5 0808 	sub.w	r8, r5, r8
 8008de8:	4498      	add	r8, r3
 8008dea:	f1b8 0f00 	cmp.w	r8, #0
 8008dee:	dd74      	ble.n	8008eda <_strtod_l+0x54a>
 8008df0:	f018 030f 	ands.w	r3, r8, #15
 8008df4:	d00a      	beq.n	8008e0c <_strtod_l+0x47c>
 8008df6:	494f      	ldr	r1, [pc, #316]	; (8008f34 <_strtod_l+0x5a4>)
 8008df8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008dfc:	4652      	mov	r2, sl
 8008dfe:	465b      	mov	r3, fp
 8008e00:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008e04:	f7f7 fc00 	bl	8000608 <__aeabi_dmul>
 8008e08:	4682      	mov	sl, r0
 8008e0a:	468b      	mov	fp, r1
 8008e0c:	f038 080f 	bics.w	r8, r8, #15
 8008e10:	d04f      	beq.n	8008eb2 <_strtod_l+0x522>
 8008e12:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8008e16:	dd22      	ble.n	8008e5e <_strtod_l+0x4ce>
 8008e18:	2500      	movs	r5, #0
 8008e1a:	462e      	mov	r6, r5
 8008e1c:	9507      	str	r5, [sp, #28]
 8008e1e:	9505      	str	r5, [sp, #20]
 8008e20:	2322      	movs	r3, #34	; 0x22
 8008e22:	f8df b118 	ldr.w	fp, [pc, #280]	; 8008f3c <_strtod_l+0x5ac>
 8008e26:	6023      	str	r3, [r4, #0]
 8008e28:	f04f 0a00 	mov.w	sl, #0
 8008e2c:	9b07      	ldr	r3, [sp, #28]
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	f43f adf2 	beq.w	8008a18 <_strtod_l+0x88>
 8008e34:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008e36:	4620      	mov	r0, r4
 8008e38:	f001 ff86 	bl	800ad48 <_Bfree>
 8008e3c:	9905      	ldr	r1, [sp, #20]
 8008e3e:	4620      	mov	r0, r4
 8008e40:	f001 ff82 	bl	800ad48 <_Bfree>
 8008e44:	4631      	mov	r1, r6
 8008e46:	4620      	mov	r0, r4
 8008e48:	f001 ff7e 	bl	800ad48 <_Bfree>
 8008e4c:	9907      	ldr	r1, [sp, #28]
 8008e4e:	4620      	mov	r0, r4
 8008e50:	f001 ff7a 	bl	800ad48 <_Bfree>
 8008e54:	4629      	mov	r1, r5
 8008e56:	4620      	mov	r0, r4
 8008e58:	f001 ff76 	bl	800ad48 <_Bfree>
 8008e5c:	e5dc      	b.n	8008a18 <_strtod_l+0x88>
 8008e5e:	4b36      	ldr	r3, [pc, #216]	; (8008f38 <_strtod_l+0x5a8>)
 8008e60:	9304      	str	r3, [sp, #16]
 8008e62:	2300      	movs	r3, #0
 8008e64:	ea4f 1828 	mov.w	r8, r8, asr #4
 8008e68:	4650      	mov	r0, sl
 8008e6a:	4659      	mov	r1, fp
 8008e6c:	4699      	mov	r9, r3
 8008e6e:	f1b8 0f01 	cmp.w	r8, #1
 8008e72:	dc21      	bgt.n	8008eb8 <_strtod_l+0x528>
 8008e74:	b10b      	cbz	r3, 8008e7a <_strtod_l+0x4ea>
 8008e76:	4682      	mov	sl, r0
 8008e78:	468b      	mov	fp, r1
 8008e7a:	4b2f      	ldr	r3, [pc, #188]	; (8008f38 <_strtod_l+0x5a8>)
 8008e7c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8008e80:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8008e84:	4652      	mov	r2, sl
 8008e86:	465b      	mov	r3, fp
 8008e88:	e9d9 0100 	ldrd	r0, r1, [r9]
 8008e8c:	f7f7 fbbc 	bl	8000608 <__aeabi_dmul>
 8008e90:	4b2a      	ldr	r3, [pc, #168]	; (8008f3c <_strtod_l+0x5ac>)
 8008e92:	460a      	mov	r2, r1
 8008e94:	400b      	ands	r3, r1
 8008e96:	492a      	ldr	r1, [pc, #168]	; (8008f40 <_strtod_l+0x5b0>)
 8008e98:	428b      	cmp	r3, r1
 8008e9a:	4682      	mov	sl, r0
 8008e9c:	d8bc      	bhi.n	8008e18 <_strtod_l+0x488>
 8008e9e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8008ea2:	428b      	cmp	r3, r1
 8008ea4:	bf86      	itte	hi
 8008ea6:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8008f44 <_strtod_l+0x5b4>
 8008eaa:	f04f 3aff 	movhi.w	sl, #4294967295
 8008eae:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8008eb2:	2300      	movs	r3, #0
 8008eb4:	9304      	str	r3, [sp, #16]
 8008eb6:	e084      	b.n	8008fc2 <_strtod_l+0x632>
 8008eb8:	f018 0f01 	tst.w	r8, #1
 8008ebc:	d005      	beq.n	8008eca <_strtod_l+0x53a>
 8008ebe:	9b04      	ldr	r3, [sp, #16]
 8008ec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ec4:	f7f7 fba0 	bl	8000608 <__aeabi_dmul>
 8008ec8:	2301      	movs	r3, #1
 8008eca:	9a04      	ldr	r2, [sp, #16]
 8008ecc:	3208      	adds	r2, #8
 8008ece:	f109 0901 	add.w	r9, r9, #1
 8008ed2:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008ed6:	9204      	str	r2, [sp, #16]
 8008ed8:	e7c9      	b.n	8008e6e <_strtod_l+0x4de>
 8008eda:	d0ea      	beq.n	8008eb2 <_strtod_l+0x522>
 8008edc:	f1c8 0800 	rsb	r8, r8, #0
 8008ee0:	f018 020f 	ands.w	r2, r8, #15
 8008ee4:	d00a      	beq.n	8008efc <_strtod_l+0x56c>
 8008ee6:	4b13      	ldr	r3, [pc, #76]	; (8008f34 <_strtod_l+0x5a4>)
 8008ee8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008eec:	4650      	mov	r0, sl
 8008eee:	4659      	mov	r1, fp
 8008ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ef4:	f7f7 fcb2 	bl	800085c <__aeabi_ddiv>
 8008ef8:	4682      	mov	sl, r0
 8008efa:	468b      	mov	fp, r1
 8008efc:	ea5f 1828 	movs.w	r8, r8, asr #4
 8008f00:	d0d7      	beq.n	8008eb2 <_strtod_l+0x522>
 8008f02:	f1b8 0f1f 	cmp.w	r8, #31
 8008f06:	dd1f      	ble.n	8008f48 <_strtod_l+0x5b8>
 8008f08:	2500      	movs	r5, #0
 8008f0a:	462e      	mov	r6, r5
 8008f0c:	9507      	str	r5, [sp, #28]
 8008f0e:	9505      	str	r5, [sp, #20]
 8008f10:	2322      	movs	r3, #34	; 0x22
 8008f12:	f04f 0a00 	mov.w	sl, #0
 8008f16:	f04f 0b00 	mov.w	fp, #0
 8008f1a:	6023      	str	r3, [r4, #0]
 8008f1c:	e786      	b.n	8008e2c <_strtod_l+0x49c>
 8008f1e:	bf00      	nop
 8008f20:	0800c2f5 	.word	0x0800c2f5
 8008f24:	0800c338 	.word	0x0800c338
 8008f28:	0800c2ed 	.word	0x0800c2ed
 8008f2c:	0800c47c 	.word	0x0800c47c
 8008f30:	0800c728 	.word	0x0800c728
 8008f34:	0800c608 	.word	0x0800c608
 8008f38:	0800c5e0 	.word	0x0800c5e0
 8008f3c:	7ff00000 	.word	0x7ff00000
 8008f40:	7ca00000 	.word	0x7ca00000
 8008f44:	7fefffff 	.word	0x7fefffff
 8008f48:	f018 0310 	ands.w	r3, r8, #16
 8008f4c:	bf18      	it	ne
 8008f4e:	236a      	movne	r3, #106	; 0x6a
 8008f50:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8009300 <_strtod_l+0x970>
 8008f54:	9304      	str	r3, [sp, #16]
 8008f56:	4650      	mov	r0, sl
 8008f58:	4659      	mov	r1, fp
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	f018 0f01 	tst.w	r8, #1
 8008f60:	d004      	beq.n	8008f6c <_strtod_l+0x5dc>
 8008f62:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008f66:	f7f7 fb4f 	bl	8000608 <__aeabi_dmul>
 8008f6a:	2301      	movs	r3, #1
 8008f6c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8008f70:	f109 0908 	add.w	r9, r9, #8
 8008f74:	d1f2      	bne.n	8008f5c <_strtod_l+0x5cc>
 8008f76:	b10b      	cbz	r3, 8008f7c <_strtod_l+0x5ec>
 8008f78:	4682      	mov	sl, r0
 8008f7a:	468b      	mov	fp, r1
 8008f7c:	9b04      	ldr	r3, [sp, #16]
 8008f7e:	b1c3      	cbz	r3, 8008fb2 <_strtod_l+0x622>
 8008f80:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008f84:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	4659      	mov	r1, fp
 8008f8c:	dd11      	ble.n	8008fb2 <_strtod_l+0x622>
 8008f8e:	2b1f      	cmp	r3, #31
 8008f90:	f340 8124 	ble.w	80091dc <_strtod_l+0x84c>
 8008f94:	2b34      	cmp	r3, #52	; 0x34
 8008f96:	bfde      	ittt	le
 8008f98:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8008f9c:	f04f 33ff 	movle.w	r3, #4294967295
 8008fa0:	fa03 f202 	lslle.w	r2, r3, r2
 8008fa4:	f04f 0a00 	mov.w	sl, #0
 8008fa8:	bfcc      	ite	gt
 8008faa:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8008fae:	ea02 0b01 	andle.w	fp, r2, r1
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	2300      	movs	r3, #0
 8008fb6:	4650      	mov	r0, sl
 8008fb8:	4659      	mov	r1, fp
 8008fba:	f7f7 fd8d 	bl	8000ad8 <__aeabi_dcmpeq>
 8008fbe:	2800      	cmp	r0, #0
 8008fc0:	d1a2      	bne.n	8008f08 <_strtod_l+0x578>
 8008fc2:	9b07      	ldr	r3, [sp, #28]
 8008fc4:	9300      	str	r3, [sp, #0]
 8008fc6:	9908      	ldr	r1, [sp, #32]
 8008fc8:	462b      	mov	r3, r5
 8008fca:	463a      	mov	r2, r7
 8008fcc:	4620      	mov	r0, r4
 8008fce:	f001 ff23 	bl	800ae18 <__s2b>
 8008fd2:	9007      	str	r0, [sp, #28]
 8008fd4:	2800      	cmp	r0, #0
 8008fd6:	f43f af1f 	beq.w	8008e18 <_strtod_l+0x488>
 8008fda:	9b05      	ldr	r3, [sp, #20]
 8008fdc:	1b9e      	subs	r6, r3, r6
 8008fde:	9b06      	ldr	r3, [sp, #24]
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	bfb4      	ite	lt
 8008fe4:	4633      	movlt	r3, r6
 8008fe6:	2300      	movge	r3, #0
 8008fe8:	930c      	str	r3, [sp, #48]	; 0x30
 8008fea:	9b06      	ldr	r3, [sp, #24]
 8008fec:	2500      	movs	r5, #0
 8008fee:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8008ff2:	9312      	str	r3, [sp, #72]	; 0x48
 8008ff4:	462e      	mov	r6, r5
 8008ff6:	9b07      	ldr	r3, [sp, #28]
 8008ff8:	4620      	mov	r0, r4
 8008ffa:	6859      	ldr	r1, [r3, #4]
 8008ffc:	f001 fe64 	bl	800acc8 <_Balloc>
 8009000:	9005      	str	r0, [sp, #20]
 8009002:	2800      	cmp	r0, #0
 8009004:	f43f af0c 	beq.w	8008e20 <_strtod_l+0x490>
 8009008:	9b07      	ldr	r3, [sp, #28]
 800900a:	691a      	ldr	r2, [r3, #16]
 800900c:	3202      	adds	r2, #2
 800900e:	f103 010c 	add.w	r1, r3, #12
 8009012:	0092      	lsls	r2, r2, #2
 8009014:	300c      	adds	r0, #12
 8009016:	f7fe fc94 	bl	8007942 <memcpy>
 800901a:	ec4b ab10 	vmov	d0, sl, fp
 800901e:	aa1a      	add	r2, sp, #104	; 0x68
 8009020:	a919      	add	r1, sp, #100	; 0x64
 8009022:	4620      	mov	r0, r4
 8009024:	f002 fa3e 	bl	800b4a4 <__d2b>
 8009028:	ec4b ab18 	vmov	d8, sl, fp
 800902c:	9018      	str	r0, [sp, #96]	; 0x60
 800902e:	2800      	cmp	r0, #0
 8009030:	f43f aef6 	beq.w	8008e20 <_strtod_l+0x490>
 8009034:	2101      	movs	r1, #1
 8009036:	4620      	mov	r0, r4
 8009038:	f001 ff88 	bl	800af4c <__i2b>
 800903c:	4606      	mov	r6, r0
 800903e:	2800      	cmp	r0, #0
 8009040:	f43f aeee 	beq.w	8008e20 <_strtod_l+0x490>
 8009044:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009046:	9904      	ldr	r1, [sp, #16]
 8009048:	2b00      	cmp	r3, #0
 800904a:	bfab      	itete	ge
 800904c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800904e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8009050:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8009052:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8009056:	bfac      	ite	ge
 8009058:	eb03 0902 	addge.w	r9, r3, r2
 800905c:	1ad7      	sublt	r7, r2, r3
 800905e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009060:	eba3 0801 	sub.w	r8, r3, r1
 8009064:	4490      	add	r8, r2
 8009066:	4ba1      	ldr	r3, [pc, #644]	; (80092ec <_strtod_l+0x95c>)
 8009068:	f108 38ff 	add.w	r8, r8, #4294967295
 800906c:	4598      	cmp	r8, r3
 800906e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8009072:	f280 80c7 	bge.w	8009204 <_strtod_l+0x874>
 8009076:	eba3 0308 	sub.w	r3, r3, r8
 800907a:	2b1f      	cmp	r3, #31
 800907c:	eba2 0203 	sub.w	r2, r2, r3
 8009080:	f04f 0101 	mov.w	r1, #1
 8009084:	f300 80b1 	bgt.w	80091ea <_strtod_l+0x85a>
 8009088:	fa01 f303 	lsl.w	r3, r1, r3
 800908c:	930d      	str	r3, [sp, #52]	; 0x34
 800908e:	2300      	movs	r3, #0
 8009090:	9308      	str	r3, [sp, #32]
 8009092:	eb09 0802 	add.w	r8, r9, r2
 8009096:	9b04      	ldr	r3, [sp, #16]
 8009098:	45c1      	cmp	r9, r8
 800909a:	4417      	add	r7, r2
 800909c:	441f      	add	r7, r3
 800909e:	464b      	mov	r3, r9
 80090a0:	bfa8      	it	ge
 80090a2:	4643      	movge	r3, r8
 80090a4:	42bb      	cmp	r3, r7
 80090a6:	bfa8      	it	ge
 80090a8:	463b      	movge	r3, r7
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	bfc2      	ittt	gt
 80090ae:	eba8 0803 	subgt.w	r8, r8, r3
 80090b2:	1aff      	subgt	r7, r7, r3
 80090b4:	eba9 0903 	subgt.w	r9, r9, r3
 80090b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	dd17      	ble.n	80090ee <_strtod_l+0x75e>
 80090be:	4631      	mov	r1, r6
 80090c0:	461a      	mov	r2, r3
 80090c2:	4620      	mov	r0, r4
 80090c4:	f002 f802 	bl	800b0cc <__pow5mult>
 80090c8:	4606      	mov	r6, r0
 80090ca:	2800      	cmp	r0, #0
 80090cc:	f43f aea8 	beq.w	8008e20 <_strtod_l+0x490>
 80090d0:	4601      	mov	r1, r0
 80090d2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80090d4:	4620      	mov	r0, r4
 80090d6:	f001 ff4f 	bl	800af78 <__multiply>
 80090da:	900b      	str	r0, [sp, #44]	; 0x2c
 80090dc:	2800      	cmp	r0, #0
 80090de:	f43f ae9f 	beq.w	8008e20 <_strtod_l+0x490>
 80090e2:	9918      	ldr	r1, [sp, #96]	; 0x60
 80090e4:	4620      	mov	r0, r4
 80090e6:	f001 fe2f 	bl	800ad48 <_Bfree>
 80090ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80090ec:	9318      	str	r3, [sp, #96]	; 0x60
 80090ee:	f1b8 0f00 	cmp.w	r8, #0
 80090f2:	f300 808c 	bgt.w	800920e <_strtod_l+0x87e>
 80090f6:	9b06      	ldr	r3, [sp, #24]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	dd08      	ble.n	800910e <_strtod_l+0x77e>
 80090fc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80090fe:	9905      	ldr	r1, [sp, #20]
 8009100:	4620      	mov	r0, r4
 8009102:	f001 ffe3 	bl	800b0cc <__pow5mult>
 8009106:	9005      	str	r0, [sp, #20]
 8009108:	2800      	cmp	r0, #0
 800910a:	f43f ae89 	beq.w	8008e20 <_strtod_l+0x490>
 800910e:	2f00      	cmp	r7, #0
 8009110:	dd08      	ble.n	8009124 <_strtod_l+0x794>
 8009112:	9905      	ldr	r1, [sp, #20]
 8009114:	463a      	mov	r2, r7
 8009116:	4620      	mov	r0, r4
 8009118:	f002 f832 	bl	800b180 <__lshift>
 800911c:	9005      	str	r0, [sp, #20]
 800911e:	2800      	cmp	r0, #0
 8009120:	f43f ae7e 	beq.w	8008e20 <_strtod_l+0x490>
 8009124:	f1b9 0f00 	cmp.w	r9, #0
 8009128:	dd08      	ble.n	800913c <_strtod_l+0x7ac>
 800912a:	4631      	mov	r1, r6
 800912c:	464a      	mov	r2, r9
 800912e:	4620      	mov	r0, r4
 8009130:	f002 f826 	bl	800b180 <__lshift>
 8009134:	4606      	mov	r6, r0
 8009136:	2800      	cmp	r0, #0
 8009138:	f43f ae72 	beq.w	8008e20 <_strtod_l+0x490>
 800913c:	9a05      	ldr	r2, [sp, #20]
 800913e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009140:	4620      	mov	r0, r4
 8009142:	f002 f8a9 	bl	800b298 <__mdiff>
 8009146:	4605      	mov	r5, r0
 8009148:	2800      	cmp	r0, #0
 800914a:	f43f ae69 	beq.w	8008e20 <_strtod_l+0x490>
 800914e:	68c3      	ldr	r3, [r0, #12]
 8009150:	930b      	str	r3, [sp, #44]	; 0x2c
 8009152:	2300      	movs	r3, #0
 8009154:	60c3      	str	r3, [r0, #12]
 8009156:	4631      	mov	r1, r6
 8009158:	f002 f882 	bl	800b260 <__mcmp>
 800915c:	2800      	cmp	r0, #0
 800915e:	da60      	bge.n	8009222 <_strtod_l+0x892>
 8009160:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009162:	ea53 030a 	orrs.w	r3, r3, sl
 8009166:	f040 8082 	bne.w	800926e <_strtod_l+0x8de>
 800916a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800916e:	2b00      	cmp	r3, #0
 8009170:	d17d      	bne.n	800926e <_strtod_l+0x8de>
 8009172:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009176:	0d1b      	lsrs	r3, r3, #20
 8009178:	051b      	lsls	r3, r3, #20
 800917a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800917e:	d976      	bls.n	800926e <_strtod_l+0x8de>
 8009180:	696b      	ldr	r3, [r5, #20]
 8009182:	b913      	cbnz	r3, 800918a <_strtod_l+0x7fa>
 8009184:	692b      	ldr	r3, [r5, #16]
 8009186:	2b01      	cmp	r3, #1
 8009188:	dd71      	ble.n	800926e <_strtod_l+0x8de>
 800918a:	4629      	mov	r1, r5
 800918c:	2201      	movs	r2, #1
 800918e:	4620      	mov	r0, r4
 8009190:	f001 fff6 	bl	800b180 <__lshift>
 8009194:	4631      	mov	r1, r6
 8009196:	4605      	mov	r5, r0
 8009198:	f002 f862 	bl	800b260 <__mcmp>
 800919c:	2800      	cmp	r0, #0
 800919e:	dd66      	ble.n	800926e <_strtod_l+0x8de>
 80091a0:	9904      	ldr	r1, [sp, #16]
 80091a2:	4a53      	ldr	r2, [pc, #332]	; (80092f0 <_strtod_l+0x960>)
 80091a4:	465b      	mov	r3, fp
 80091a6:	2900      	cmp	r1, #0
 80091a8:	f000 8081 	beq.w	80092ae <_strtod_l+0x91e>
 80091ac:	ea02 010b 	and.w	r1, r2, fp
 80091b0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80091b4:	dc7b      	bgt.n	80092ae <_strtod_l+0x91e>
 80091b6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80091ba:	f77f aea9 	ble.w	8008f10 <_strtod_l+0x580>
 80091be:	4b4d      	ldr	r3, [pc, #308]	; (80092f4 <_strtod_l+0x964>)
 80091c0:	4650      	mov	r0, sl
 80091c2:	4659      	mov	r1, fp
 80091c4:	2200      	movs	r2, #0
 80091c6:	f7f7 fa1f 	bl	8000608 <__aeabi_dmul>
 80091ca:	460b      	mov	r3, r1
 80091cc:	4303      	orrs	r3, r0
 80091ce:	bf08      	it	eq
 80091d0:	2322      	moveq	r3, #34	; 0x22
 80091d2:	4682      	mov	sl, r0
 80091d4:	468b      	mov	fp, r1
 80091d6:	bf08      	it	eq
 80091d8:	6023      	streq	r3, [r4, #0]
 80091da:	e62b      	b.n	8008e34 <_strtod_l+0x4a4>
 80091dc:	f04f 32ff 	mov.w	r2, #4294967295
 80091e0:	fa02 f303 	lsl.w	r3, r2, r3
 80091e4:	ea03 0a0a 	and.w	sl, r3, sl
 80091e8:	e6e3      	b.n	8008fb2 <_strtod_l+0x622>
 80091ea:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 80091ee:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 80091f2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 80091f6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80091fa:	fa01 f308 	lsl.w	r3, r1, r8
 80091fe:	9308      	str	r3, [sp, #32]
 8009200:	910d      	str	r1, [sp, #52]	; 0x34
 8009202:	e746      	b.n	8009092 <_strtod_l+0x702>
 8009204:	2300      	movs	r3, #0
 8009206:	9308      	str	r3, [sp, #32]
 8009208:	2301      	movs	r3, #1
 800920a:	930d      	str	r3, [sp, #52]	; 0x34
 800920c:	e741      	b.n	8009092 <_strtod_l+0x702>
 800920e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009210:	4642      	mov	r2, r8
 8009212:	4620      	mov	r0, r4
 8009214:	f001 ffb4 	bl	800b180 <__lshift>
 8009218:	9018      	str	r0, [sp, #96]	; 0x60
 800921a:	2800      	cmp	r0, #0
 800921c:	f47f af6b 	bne.w	80090f6 <_strtod_l+0x766>
 8009220:	e5fe      	b.n	8008e20 <_strtod_l+0x490>
 8009222:	465f      	mov	r7, fp
 8009224:	d16e      	bne.n	8009304 <_strtod_l+0x974>
 8009226:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009228:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800922c:	b342      	cbz	r2, 8009280 <_strtod_l+0x8f0>
 800922e:	4a32      	ldr	r2, [pc, #200]	; (80092f8 <_strtod_l+0x968>)
 8009230:	4293      	cmp	r3, r2
 8009232:	d128      	bne.n	8009286 <_strtod_l+0x8f6>
 8009234:	9b04      	ldr	r3, [sp, #16]
 8009236:	4651      	mov	r1, sl
 8009238:	b1eb      	cbz	r3, 8009276 <_strtod_l+0x8e6>
 800923a:	4b2d      	ldr	r3, [pc, #180]	; (80092f0 <_strtod_l+0x960>)
 800923c:	403b      	ands	r3, r7
 800923e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009242:	f04f 32ff 	mov.w	r2, #4294967295
 8009246:	d819      	bhi.n	800927c <_strtod_l+0x8ec>
 8009248:	0d1b      	lsrs	r3, r3, #20
 800924a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800924e:	fa02 f303 	lsl.w	r3, r2, r3
 8009252:	4299      	cmp	r1, r3
 8009254:	d117      	bne.n	8009286 <_strtod_l+0x8f6>
 8009256:	4b29      	ldr	r3, [pc, #164]	; (80092fc <_strtod_l+0x96c>)
 8009258:	429f      	cmp	r7, r3
 800925a:	d102      	bne.n	8009262 <_strtod_l+0x8d2>
 800925c:	3101      	adds	r1, #1
 800925e:	f43f addf 	beq.w	8008e20 <_strtod_l+0x490>
 8009262:	4b23      	ldr	r3, [pc, #140]	; (80092f0 <_strtod_l+0x960>)
 8009264:	403b      	ands	r3, r7
 8009266:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800926a:	f04f 0a00 	mov.w	sl, #0
 800926e:	9b04      	ldr	r3, [sp, #16]
 8009270:	2b00      	cmp	r3, #0
 8009272:	d1a4      	bne.n	80091be <_strtod_l+0x82e>
 8009274:	e5de      	b.n	8008e34 <_strtod_l+0x4a4>
 8009276:	f04f 33ff 	mov.w	r3, #4294967295
 800927a:	e7ea      	b.n	8009252 <_strtod_l+0x8c2>
 800927c:	4613      	mov	r3, r2
 800927e:	e7e8      	b.n	8009252 <_strtod_l+0x8c2>
 8009280:	ea53 030a 	orrs.w	r3, r3, sl
 8009284:	d08c      	beq.n	80091a0 <_strtod_l+0x810>
 8009286:	9b08      	ldr	r3, [sp, #32]
 8009288:	b1db      	cbz	r3, 80092c2 <_strtod_l+0x932>
 800928a:	423b      	tst	r3, r7
 800928c:	d0ef      	beq.n	800926e <_strtod_l+0x8de>
 800928e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009290:	9a04      	ldr	r2, [sp, #16]
 8009292:	4650      	mov	r0, sl
 8009294:	4659      	mov	r1, fp
 8009296:	b1c3      	cbz	r3, 80092ca <_strtod_l+0x93a>
 8009298:	f7ff fb5b 	bl	8008952 <sulp>
 800929c:	4602      	mov	r2, r0
 800929e:	460b      	mov	r3, r1
 80092a0:	ec51 0b18 	vmov	r0, r1, d8
 80092a4:	f7f6 fffa 	bl	800029c <__adddf3>
 80092a8:	4682      	mov	sl, r0
 80092aa:	468b      	mov	fp, r1
 80092ac:	e7df      	b.n	800926e <_strtod_l+0x8de>
 80092ae:	4013      	ands	r3, r2
 80092b0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80092b4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80092b8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80092bc:	f04f 3aff 	mov.w	sl, #4294967295
 80092c0:	e7d5      	b.n	800926e <_strtod_l+0x8de>
 80092c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80092c4:	ea13 0f0a 	tst.w	r3, sl
 80092c8:	e7e0      	b.n	800928c <_strtod_l+0x8fc>
 80092ca:	f7ff fb42 	bl	8008952 <sulp>
 80092ce:	4602      	mov	r2, r0
 80092d0:	460b      	mov	r3, r1
 80092d2:	ec51 0b18 	vmov	r0, r1, d8
 80092d6:	f7f6 ffdf 	bl	8000298 <__aeabi_dsub>
 80092da:	2200      	movs	r2, #0
 80092dc:	2300      	movs	r3, #0
 80092de:	4682      	mov	sl, r0
 80092e0:	468b      	mov	fp, r1
 80092e2:	f7f7 fbf9 	bl	8000ad8 <__aeabi_dcmpeq>
 80092e6:	2800      	cmp	r0, #0
 80092e8:	d0c1      	beq.n	800926e <_strtod_l+0x8de>
 80092ea:	e611      	b.n	8008f10 <_strtod_l+0x580>
 80092ec:	fffffc02 	.word	0xfffffc02
 80092f0:	7ff00000 	.word	0x7ff00000
 80092f4:	39500000 	.word	0x39500000
 80092f8:	000fffff 	.word	0x000fffff
 80092fc:	7fefffff 	.word	0x7fefffff
 8009300:	0800c350 	.word	0x0800c350
 8009304:	4631      	mov	r1, r6
 8009306:	4628      	mov	r0, r5
 8009308:	f002 f928 	bl	800b55c <__ratio>
 800930c:	ec59 8b10 	vmov	r8, r9, d0
 8009310:	ee10 0a10 	vmov	r0, s0
 8009314:	2200      	movs	r2, #0
 8009316:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800931a:	4649      	mov	r1, r9
 800931c:	f7f7 fbf0 	bl	8000b00 <__aeabi_dcmple>
 8009320:	2800      	cmp	r0, #0
 8009322:	d07a      	beq.n	800941a <_strtod_l+0xa8a>
 8009324:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009326:	2b00      	cmp	r3, #0
 8009328:	d04a      	beq.n	80093c0 <_strtod_l+0xa30>
 800932a:	4b95      	ldr	r3, [pc, #596]	; (8009580 <_strtod_l+0xbf0>)
 800932c:	2200      	movs	r2, #0
 800932e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009332:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8009580 <_strtod_l+0xbf0>
 8009336:	f04f 0800 	mov.w	r8, #0
 800933a:	4b92      	ldr	r3, [pc, #584]	; (8009584 <_strtod_l+0xbf4>)
 800933c:	403b      	ands	r3, r7
 800933e:	930d      	str	r3, [sp, #52]	; 0x34
 8009340:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009342:	4b91      	ldr	r3, [pc, #580]	; (8009588 <_strtod_l+0xbf8>)
 8009344:	429a      	cmp	r2, r3
 8009346:	f040 80b0 	bne.w	80094aa <_strtod_l+0xb1a>
 800934a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800934e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8009352:	ec4b ab10 	vmov	d0, sl, fp
 8009356:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800935a:	f002 f827 	bl	800b3ac <__ulp>
 800935e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009362:	ec53 2b10 	vmov	r2, r3, d0
 8009366:	f7f7 f94f 	bl	8000608 <__aeabi_dmul>
 800936a:	4652      	mov	r2, sl
 800936c:	465b      	mov	r3, fp
 800936e:	f7f6 ff95 	bl	800029c <__adddf3>
 8009372:	460b      	mov	r3, r1
 8009374:	4983      	ldr	r1, [pc, #524]	; (8009584 <_strtod_l+0xbf4>)
 8009376:	4a85      	ldr	r2, [pc, #532]	; (800958c <_strtod_l+0xbfc>)
 8009378:	4019      	ands	r1, r3
 800937a:	4291      	cmp	r1, r2
 800937c:	4682      	mov	sl, r0
 800937e:	d960      	bls.n	8009442 <_strtod_l+0xab2>
 8009380:	ee18 3a90 	vmov	r3, s17
 8009384:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8009388:	4293      	cmp	r3, r2
 800938a:	d104      	bne.n	8009396 <_strtod_l+0xa06>
 800938c:	ee18 3a10 	vmov	r3, s16
 8009390:	3301      	adds	r3, #1
 8009392:	f43f ad45 	beq.w	8008e20 <_strtod_l+0x490>
 8009396:	f8df b200 	ldr.w	fp, [pc, #512]	; 8009598 <_strtod_l+0xc08>
 800939a:	f04f 3aff 	mov.w	sl, #4294967295
 800939e:	9918      	ldr	r1, [sp, #96]	; 0x60
 80093a0:	4620      	mov	r0, r4
 80093a2:	f001 fcd1 	bl	800ad48 <_Bfree>
 80093a6:	9905      	ldr	r1, [sp, #20]
 80093a8:	4620      	mov	r0, r4
 80093aa:	f001 fccd 	bl	800ad48 <_Bfree>
 80093ae:	4631      	mov	r1, r6
 80093b0:	4620      	mov	r0, r4
 80093b2:	f001 fcc9 	bl	800ad48 <_Bfree>
 80093b6:	4629      	mov	r1, r5
 80093b8:	4620      	mov	r0, r4
 80093ba:	f001 fcc5 	bl	800ad48 <_Bfree>
 80093be:	e61a      	b.n	8008ff6 <_strtod_l+0x666>
 80093c0:	f1ba 0f00 	cmp.w	sl, #0
 80093c4:	d11b      	bne.n	80093fe <_strtod_l+0xa6e>
 80093c6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80093ca:	b9f3      	cbnz	r3, 800940a <_strtod_l+0xa7a>
 80093cc:	4b6c      	ldr	r3, [pc, #432]	; (8009580 <_strtod_l+0xbf0>)
 80093ce:	2200      	movs	r2, #0
 80093d0:	4640      	mov	r0, r8
 80093d2:	4649      	mov	r1, r9
 80093d4:	f7f7 fb8a 	bl	8000aec <__aeabi_dcmplt>
 80093d8:	b9d0      	cbnz	r0, 8009410 <_strtod_l+0xa80>
 80093da:	4640      	mov	r0, r8
 80093dc:	4649      	mov	r1, r9
 80093de:	4b6c      	ldr	r3, [pc, #432]	; (8009590 <_strtod_l+0xc00>)
 80093e0:	2200      	movs	r2, #0
 80093e2:	f7f7 f911 	bl	8000608 <__aeabi_dmul>
 80093e6:	4680      	mov	r8, r0
 80093e8:	4689      	mov	r9, r1
 80093ea:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80093ee:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 80093f2:	9315      	str	r3, [sp, #84]	; 0x54
 80093f4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80093f8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80093fc:	e79d      	b.n	800933a <_strtod_l+0x9aa>
 80093fe:	f1ba 0f01 	cmp.w	sl, #1
 8009402:	d102      	bne.n	800940a <_strtod_l+0xa7a>
 8009404:	2f00      	cmp	r7, #0
 8009406:	f43f ad83 	beq.w	8008f10 <_strtod_l+0x580>
 800940a:	4b62      	ldr	r3, [pc, #392]	; (8009594 <_strtod_l+0xc04>)
 800940c:	2200      	movs	r2, #0
 800940e:	e78e      	b.n	800932e <_strtod_l+0x99e>
 8009410:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8009590 <_strtod_l+0xc00>
 8009414:	f04f 0800 	mov.w	r8, #0
 8009418:	e7e7      	b.n	80093ea <_strtod_l+0xa5a>
 800941a:	4b5d      	ldr	r3, [pc, #372]	; (8009590 <_strtod_l+0xc00>)
 800941c:	4640      	mov	r0, r8
 800941e:	4649      	mov	r1, r9
 8009420:	2200      	movs	r2, #0
 8009422:	f7f7 f8f1 	bl	8000608 <__aeabi_dmul>
 8009426:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009428:	4680      	mov	r8, r0
 800942a:	4689      	mov	r9, r1
 800942c:	b933      	cbnz	r3, 800943c <_strtod_l+0xaac>
 800942e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009432:	900e      	str	r0, [sp, #56]	; 0x38
 8009434:	930f      	str	r3, [sp, #60]	; 0x3c
 8009436:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800943a:	e7dd      	b.n	80093f8 <_strtod_l+0xa68>
 800943c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8009440:	e7f9      	b.n	8009436 <_strtod_l+0xaa6>
 8009442:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8009446:	9b04      	ldr	r3, [sp, #16]
 8009448:	2b00      	cmp	r3, #0
 800944a:	d1a8      	bne.n	800939e <_strtod_l+0xa0e>
 800944c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009450:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009452:	0d1b      	lsrs	r3, r3, #20
 8009454:	051b      	lsls	r3, r3, #20
 8009456:	429a      	cmp	r2, r3
 8009458:	d1a1      	bne.n	800939e <_strtod_l+0xa0e>
 800945a:	4640      	mov	r0, r8
 800945c:	4649      	mov	r1, r9
 800945e:	f7f7 fc33 	bl	8000cc8 <__aeabi_d2lz>
 8009462:	f7f7 f8a3 	bl	80005ac <__aeabi_l2d>
 8009466:	4602      	mov	r2, r0
 8009468:	460b      	mov	r3, r1
 800946a:	4640      	mov	r0, r8
 800946c:	4649      	mov	r1, r9
 800946e:	f7f6 ff13 	bl	8000298 <__aeabi_dsub>
 8009472:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009474:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009478:	ea43 030a 	orr.w	r3, r3, sl
 800947c:	4313      	orrs	r3, r2
 800947e:	4680      	mov	r8, r0
 8009480:	4689      	mov	r9, r1
 8009482:	d055      	beq.n	8009530 <_strtod_l+0xba0>
 8009484:	a336      	add	r3, pc, #216	; (adr r3, 8009560 <_strtod_l+0xbd0>)
 8009486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800948a:	f7f7 fb2f 	bl	8000aec <__aeabi_dcmplt>
 800948e:	2800      	cmp	r0, #0
 8009490:	f47f acd0 	bne.w	8008e34 <_strtod_l+0x4a4>
 8009494:	a334      	add	r3, pc, #208	; (adr r3, 8009568 <_strtod_l+0xbd8>)
 8009496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800949a:	4640      	mov	r0, r8
 800949c:	4649      	mov	r1, r9
 800949e:	f7f7 fb43 	bl	8000b28 <__aeabi_dcmpgt>
 80094a2:	2800      	cmp	r0, #0
 80094a4:	f43f af7b 	beq.w	800939e <_strtod_l+0xa0e>
 80094a8:	e4c4      	b.n	8008e34 <_strtod_l+0x4a4>
 80094aa:	9b04      	ldr	r3, [sp, #16]
 80094ac:	b333      	cbz	r3, 80094fc <_strtod_l+0xb6c>
 80094ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80094b0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80094b4:	d822      	bhi.n	80094fc <_strtod_l+0xb6c>
 80094b6:	a32e      	add	r3, pc, #184	; (adr r3, 8009570 <_strtod_l+0xbe0>)
 80094b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094bc:	4640      	mov	r0, r8
 80094be:	4649      	mov	r1, r9
 80094c0:	f7f7 fb1e 	bl	8000b00 <__aeabi_dcmple>
 80094c4:	b1a0      	cbz	r0, 80094f0 <_strtod_l+0xb60>
 80094c6:	4649      	mov	r1, r9
 80094c8:	4640      	mov	r0, r8
 80094ca:	f7f7 fb75 	bl	8000bb8 <__aeabi_d2uiz>
 80094ce:	2801      	cmp	r0, #1
 80094d0:	bf38      	it	cc
 80094d2:	2001      	movcc	r0, #1
 80094d4:	f7f7 f81e 	bl	8000514 <__aeabi_ui2d>
 80094d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80094da:	4680      	mov	r8, r0
 80094dc:	4689      	mov	r9, r1
 80094de:	bb23      	cbnz	r3, 800952a <_strtod_l+0xb9a>
 80094e0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80094e4:	9010      	str	r0, [sp, #64]	; 0x40
 80094e6:	9311      	str	r3, [sp, #68]	; 0x44
 80094e8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80094ec:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80094f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094f2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80094f4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80094f8:	1a9b      	subs	r3, r3, r2
 80094fa:	9309      	str	r3, [sp, #36]	; 0x24
 80094fc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009500:	eeb0 0a48 	vmov.f32	s0, s16
 8009504:	eef0 0a68 	vmov.f32	s1, s17
 8009508:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800950c:	f001 ff4e 	bl	800b3ac <__ulp>
 8009510:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009514:	ec53 2b10 	vmov	r2, r3, d0
 8009518:	f7f7 f876 	bl	8000608 <__aeabi_dmul>
 800951c:	ec53 2b18 	vmov	r2, r3, d8
 8009520:	f7f6 febc 	bl	800029c <__adddf3>
 8009524:	4682      	mov	sl, r0
 8009526:	468b      	mov	fp, r1
 8009528:	e78d      	b.n	8009446 <_strtod_l+0xab6>
 800952a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800952e:	e7db      	b.n	80094e8 <_strtod_l+0xb58>
 8009530:	a311      	add	r3, pc, #68	; (adr r3, 8009578 <_strtod_l+0xbe8>)
 8009532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009536:	f7f7 fad9 	bl	8000aec <__aeabi_dcmplt>
 800953a:	e7b2      	b.n	80094a2 <_strtod_l+0xb12>
 800953c:	2300      	movs	r3, #0
 800953e:	930a      	str	r3, [sp, #40]	; 0x28
 8009540:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009542:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009544:	6013      	str	r3, [r2, #0]
 8009546:	f7ff ba6b 	b.w	8008a20 <_strtod_l+0x90>
 800954a:	2a65      	cmp	r2, #101	; 0x65
 800954c:	f43f ab5f 	beq.w	8008c0e <_strtod_l+0x27e>
 8009550:	2a45      	cmp	r2, #69	; 0x45
 8009552:	f43f ab5c 	beq.w	8008c0e <_strtod_l+0x27e>
 8009556:	2301      	movs	r3, #1
 8009558:	f7ff bb94 	b.w	8008c84 <_strtod_l+0x2f4>
 800955c:	f3af 8000 	nop.w
 8009560:	94a03595 	.word	0x94a03595
 8009564:	3fdfffff 	.word	0x3fdfffff
 8009568:	35afe535 	.word	0x35afe535
 800956c:	3fe00000 	.word	0x3fe00000
 8009570:	ffc00000 	.word	0xffc00000
 8009574:	41dfffff 	.word	0x41dfffff
 8009578:	94a03595 	.word	0x94a03595
 800957c:	3fcfffff 	.word	0x3fcfffff
 8009580:	3ff00000 	.word	0x3ff00000
 8009584:	7ff00000 	.word	0x7ff00000
 8009588:	7fe00000 	.word	0x7fe00000
 800958c:	7c9fffff 	.word	0x7c9fffff
 8009590:	3fe00000 	.word	0x3fe00000
 8009594:	bff00000 	.word	0xbff00000
 8009598:	7fefffff 	.word	0x7fefffff

0800959c <_strtod_r>:
 800959c:	4b01      	ldr	r3, [pc, #4]	; (80095a4 <_strtod_r+0x8>)
 800959e:	f7ff b9f7 	b.w	8008990 <_strtod_l>
 80095a2:	bf00      	nop
 80095a4:	20000080 	.word	0x20000080

080095a8 <_strtol_l.constprop.0>:
 80095a8:	2b01      	cmp	r3, #1
 80095aa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095ae:	d001      	beq.n	80095b4 <_strtol_l.constprop.0+0xc>
 80095b0:	2b24      	cmp	r3, #36	; 0x24
 80095b2:	d906      	bls.n	80095c2 <_strtol_l.constprop.0+0x1a>
 80095b4:	f7fe f8a2 	bl	80076fc <__errno>
 80095b8:	2316      	movs	r3, #22
 80095ba:	6003      	str	r3, [r0, #0]
 80095bc:	2000      	movs	r0, #0
 80095be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095c2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80096a8 <_strtol_l.constprop.0+0x100>
 80095c6:	460d      	mov	r5, r1
 80095c8:	462e      	mov	r6, r5
 80095ca:	f815 4b01 	ldrb.w	r4, [r5], #1
 80095ce:	f814 700c 	ldrb.w	r7, [r4, ip]
 80095d2:	f017 0708 	ands.w	r7, r7, #8
 80095d6:	d1f7      	bne.n	80095c8 <_strtol_l.constprop.0+0x20>
 80095d8:	2c2d      	cmp	r4, #45	; 0x2d
 80095da:	d132      	bne.n	8009642 <_strtol_l.constprop.0+0x9a>
 80095dc:	782c      	ldrb	r4, [r5, #0]
 80095de:	2701      	movs	r7, #1
 80095e0:	1cb5      	adds	r5, r6, #2
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d05b      	beq.n	800969e <_strtol_l.constprop.0+0xf6>
 80095e6:	2b10      	cmp	r3, #16
 80095e8:	d109      	bne.n	80095fe <_strtol_l.constprop.0+0x56>
 80095ea:	2c30      	cmp	r4, #48	; 0x30
 80095ec:	d107      	bne.n	80095fe <_strtol_l.constprop.0+0x56>
 80095ee:	782c      	ldrb	r4, [r5, #0]
 80095f0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80095f4:	2c58      	cmp	r4, #88	; 0x58
 80095f6:	d14d      	bne.n	8009694 <_strtol_l.constprop.0+0xec>
 80095f8:	786c      	ldrb	r4, [r5, #1]
 80095fa:	2310      	movs	r3, #16
 80095fc:	3502      	adds	r5, #2
 80095fe:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8009602:	f108 38ff 	add.w	r8, r8, #4294967295
 8009606:	f04f 0c00 	mov.w	ip, #0
 800960a:	fbb8 f9f3 	udiv	r9, r8, r3
 800960e:	4666      	mov	r6, ip
 8009610:	fb03 8a19 	mls	sl, r3, r9, r8
 8009614:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8009618:	f1be 0f09 	cmp.w	lr, #9
 800961c:	d816      	bhi.n	800964c <_strtol_l.constprop.0+0xa4>
 800961e:	4674      	mov	r4, lr
 8009620:	42a3      	cmp	r3, r4
 8009622:	dd24      	ble.n	800966e <_strtol_l.constprop.0+0xc6>
 8009624:	f1bc 0f00 	cmp.w	ip, #0
 8009628:	db1e      	blt.n	8009668 <_strtol_l.constprop.0+0xc0>
 800962a:	45b1      	cmp	r9, r6
 800962c:	d31c      	bcc.n	8009668 <_strtol_l.constprop.0+0xc0>
 800962e:	d101      	bne.n	8009634 <_strtol_l.constprop.0+0x8c>
 8009630:	45a2      	cmp	sl, r4
 8009632:	db19      	blt.n	8009668 <_strtol_l.constprop.0+0xc0>
 8009634:	fb06 4603 	mla	r6, r6, r3, r4
 8009638:	f04f 0c01 	mov.w	ip, #1
 800963c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009640:	e7e8      	b.n	8009614 <_strtol_l.constprop.0+0x6c>
 8009642:	2c2b      	cmp	r4, #43	; 0x2b
 8009644:	bf04      	itt	eq
 8009646:	782c      	ldrbeq	r4, [r5, #0]
 8009648:	1cb5      	addeq	r5, r6, #2
 800964a:	e7ca      	b.n	80095e2 <_strtol_l.constprop.0+0x3a>
 800964c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8009650:	f1be 0f19 	cmp.w	lr, #25
 8009654:	d801      	bhi.n	800965a <_strtol_l.constprop.0+0xb2>
 8009656:	3c37      	subs	r4, #55	; 0x37
 8009658:	e7e2      	b.n	8009620 <_strtol_l.constprop.0+0x78>
 800965a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800965e:	f1be 0f19 	cmp.w	lr, #25
 8009662:	d804      	bhi.n	800966e <_strtol_l.constprop.0+0xc6>
 8009664:	3c57      	subs	r4, #87	; 0x57
 8009666:	e7db      	b.n	8009620 <_strtol_l.constprop.0+0x78>
 8009668:	f04f 3cff 	mov.w	ip, #4294967295
 800966c:	e7e6      	b.n	800963c <_strtol_l.constprop.0+0x94>
 800966e:	f1bc 0f00 	cmp.w	ip, #0
 8009672:	da05      	bge.n	8009680 <_strtol_l.constprop.0+0xd8>
 8009674:	2322      	movs	r3, #34	; 0x22
 8009676:	6003      	str	r3, [r0, #0]
 8009678:	4646      	mov	r6, r8
 800967a:	b942      	cbnz	r2, 800968e <_strtol_l.constprop.0+0xe6>
 800967c:	4630      	mov	r0, r6
 800967e:	e79e      	b.n	80095be <_strtol_l.constprop.0+0x16>
 8009680:	b107      	cbz	r7, 8009684 <_strtol_l.constprop.0+0xdc>
 8009682:	4276      	negs	r6, r6
 8009684:	2a00      	cmp	r2, #0
 8009686:	d0f9      	beq.n	800967c <_strtol_l.constprop.0+0xd4>
 8009688:	f1bc 0f00 	cmp.w	ip, #0
 800968c:	d000      	beq.n	8009690 <_strtol_l.constprop.0+0xe8>
 800968e:	1e69      	subs	r1, r5, #1
 8009690:	6011      	str	r1, [r2, #0]
 8009692:	e7f3      	b.n	800967c <_strtol_l.constprop.0+0xd4>
 8009694:	2430      	movs	r4, #48	; 0x30
 8009696:	2b00      	cmp	r3, #0
 8009698:	d1b1      	bne.n	80095fe <_strtol_l.constprop.0+0x56>
 800969a:	2308      	movs	r3, #8
 800969c:	e7af      	b.n	80095fe <_strtol_l.constprop.0+0x56>
 800969e:	2c30      	cmp	r4, #48	; 0x30
 80096a0:	d0a5      	beq.n	80095ee <_strtol_l.constprop.0+0x46>
 80096a2:	230a      	movs	r3, #10
 80096a4:	e7ab      	b.n	80095fe <_strtol_l.constprop.0+0x56>
 80096a6:	bf00      	nop
 80096a8:	0800c379 	.word	0x0800c379

080096ac <_strtol_r>:
 80096ac:	f7ff bf7c 	b.w	80095a8 <_strtol_l.constprop.0>

080096b0 <_write_r>:
 80096b0:	b538      	push	{r3, r4, r5, lr}
 80096b2:	4d07      	ldr	r5, [pc, #28]	; (80096d0 <_write_r+0x20>)
 80096b4:	4604      	mov	r4, r0
 80096b6:	4608      	mov	r0, r1
 80096b8:	4611      	mov	r1, r2
 80096ba:	2200      	movs	r2, #0
 80096bc:	602a      	str	r2, [r5, #0]
 80096be:	461a      	mov	r2, r3
 80096c0:	f7f8 ffd5 	bl	800266e <_write>
 80096c4:	1c43      	adds	r3, r0, #1
 80096c6:	d102      	bne.n	80096ce <_write_r+0x1e>
 80096c8:	682b      	ldr	r3, [r5, #0]
 80096ca:	b103      	cbz	r3, 80096ce <_write_r+0x1e>
 80096cc:	6023      	str	r3, [r4, #0]
 80096ce:	bd38      	pop	{r3, r4, r5, pc}
 80096d0:	2000458c 	.word	0x2000458c

080096d4 <_close_r>:
 80096d4:	b538      	push	{r3, r4, r5, lr}
 80096d6:	4d06      	ldr	r5, [pc, #24]	; (80096f0 <_close_r+0x1c>)
 80096d8:	2300      	movs	r3, #0
 80096da:	4604      	mov	r4, r0
 80096dc:	4608      	mov	r0, r1
 80096de:	602b      	str	r3, [r5, #0]
 80096e0:	f7f8 ffe1 	bl	80026a6 <_close>
 80096e4:	1c43      	adds	r3, r0, #1
 80096e6:	d102      	bne.n	80096ee <_close_r+0x1a>
 80096e8:	682b      	ldr	r3, [r5, #0]
 80096ea:	b103      	cbz	r3, 80096ee <_close_r+0x1a>
 80096ec:	6023      	str	r3, [r4, #0]
 80096ee:	bd38      	pop	{r3, r4, r5, pc}
 80096f0:	2000458c 	.word	0x2000458c

080096f4 <quorem>:
 80096f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096f8:	6903      	ldr	r3, [r0, #16]
 80096fa:	690c      	ldr	r4, [r1, #16]
 80096fc:	42a3      	cmp	r3, r4
 80096fe:	4607      	mov	r7, r0
 8009700:	f2c0 8081 	blt.w	8009806 <quorem+0x112>
 8009704:	3c01      	subs	r4, #1
 8009706:	f101 0814 	add.w	r8, r1, #20
 800970a:	f100 0514 	add.w	r5, r0, #20
 800970e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009712:	9301      	str	r3, [sp, #4]
 8009714:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009718:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800971c:	3301      	adds	r3, #1
 800971e:	429a      	cmp	r2, r3
 8009720:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009724:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009728:	fbb2 f6f3 	udiv	r6, r2, r3
 800972c:	d331      	bcc.n	8009792 <quorem+0x9e>
 800972e:	f04f 0e00 	mov.w	lr, #0
 8009732:	4640      	mov	r0, r8
 8009734:	46ac      	mov	ip, r5
 8009736:	46f2      	mov	sl, lr
 8009738:	f850 2b04 	ldr.w	r2, [r0], #4
 800973c:	b293      	uxth	r3, r2
 800973e:	fb06 e303 	mla	r3, r6, r3, lr
 8009742:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009746:	b29b      	uxth	r3, r3
 8009748:	ebaa 0303 	sub.w	r3, sl, r3
 800974c:	f8dc a000 	ldr.w	sl, [ip]
 8009750:	0c12      	lsrs	r2, r2, #16
 8009752:	fa13 f38a 	uxtah	r3, r3, sl
 8009756:	fb06 e202 	mla	r2, r6, r2, lr
 800975a:	9300      	str	r3, [sp, #0]
 800975c:	9b00      	ldr	r3, [sp, #0]
 800975e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009762:	b292      	uxth	r2, r2
 8009764:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009768:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800976c:	f8bd 3000 	ldrh.w	r3, [sp]
 8009770:	4581      	cmp	r9, r0
 8009772:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009776:	f84c 3b04 	str.w	r3, [ip], #4
 800977a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800977e:	d2db      	bcs.n	8009738 <quorem+0x44>
 8009780:	f855 300b 	ldr.w	r3, [r5, fp]
 8009784:	b92b      	cbnz	r3, 8009792 <quorem+0x9e>
 8009786:	9b01      	ldr	r3, [sp, #4]
 8009788:	3b04      	subs	r3, #4
 800978a:	429d      	cmp	r5, r3
 800978c:	461a      	mov	r2, r3
 800978e:	d32e      	bcc.n	80097ee <quorem+0xfa>
 8009790:	613c      	str	r4, [r7, #16]
 8009792:	4638      	mov	r0, r7
 8009794:	f001 fd64 	bl	800b260 <__mcmp>
 8009798:	2800      	cmp	r0, #0
 800979a:	db24      	blt.n	80097e6 <quorem+0xf2>
 800979c:	3601      	adds	r6, #1
 800979e:	4628      	mov	r0, r5
 80097a0:	f04f 0c00 	mov.w	ip, #0
 80097a4:	f858 2b04 	ldr.w	r2, [r8], #4
 80097a8:	f8d0 e000 	ldr.w	lr, [r0]
 80097ac:	b293      	uxth	r3, r2
 80097ae:	ebac 0303 	sub.w	r3, ip, r3
 80097b2:	0c12      	lsrs	r2, r2, #16
 80097b4:	fa13 f38e 	uxtah	r3, r3, lr
 80097b8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80097bc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80097c0:	b29b      	uxth	r3, r3
 80097c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80097c6:	45c1      	cmp	r9, r8
 80097c8:	f840 3b04 	str.w	r3, [r0], #4
 80097cc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80097d0:	d2e8      	bcs.n	80097a4 <quorem+0xb0>
 80097d2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80097d6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80097da:	b922      	cbnz	r2, 80097e6 <quorem+0xf2>
 80097dc:	3b04      	subs	r3, #4
 80097de:	429d      	cmp	r5, r3
 80097e0:	461a      	mov	r2, r3
 80097e2:	d30a      	bcc.n	80097fa <quorem+0x106>
 80097e4:	613c      	str	r4, [r7, #16]
 80097e6:	4630      	mov	r0, r6
 80097e8:	b003      	add	sp, #12
 80097ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097ee:	6812      	ldr	r2, [r2, #0]
 80097f0:	3b04      	subs	r3, #4
 80097f2:	2a00      	cmp	r2, #0
 80097f4:	d1cc      	bne.n	8009790 <quorem+0x9c>
 80097f6:	3c01      	subs	r4, #1
 80097f8:	e7c7      	b.n	800978a <quorem+0x96>
 80097fa:	6812      	ldr	r2, [r2, #0]
 80097fc:	3b04      	subs	r3, #4
 80097fe:	2a00      	cmp	r2, #0
 8009800:	d1f0      	bne.n	80097e4 <quorem+0xf0>
 8009802:	3c01      	subs	r4, #1
 8009804:	e7eb      	b.n	80097de <quorem+0xea>
 8009806:	2000      	movs	r0, #0
 8009808:	e7ee      	b.n	80097e8 <quorem+0xf4>
 800980a:	0000      	movs	r0, r0
 800980c:	0000      	movs	r0, r0
	...

08009810 <_dtoa_r>:
 8009810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009814:	ed2d 8b04 	vpush	{d8-d9}
 8009818:	ec57 6b10 	vmov	r6, r7, d0
 800981c:	b093      	sub	sp, #76	; 0x4c
 800981e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009820:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009824:	9106      	str	r1, [sp, #24]
 8009826:	ee10 aa10 	vmov	sl, s0
 800982a:	4604      	mov	r4, r0
 800982c:	9209      	str	r2, [sp, #36]	; 0x24
 800982e:	930c      	str	r3, [sp, #48]	; 0x30
 8009830:	46bb      	mov	fp, r7
 8009832:	b975      	cbnz	r5, 8009852 <_dtoa_r+0x42>
 8009834:	2010      	movs	r0, #16
 8009836:	f001 fa21 	bl	800ac7c <malloc>
 800983a:	4602      	mov	r2, r0
 800983c:	6260      	str	r0, [r4, #36]	; 0x24
 800983e:	b920      	cbnz	r0, 800984a <_dtoa_r+0x3a>
 8009840:	4ba7      	ldr	r3, [pc, #668]	; (8009ae0 <_dtoa_r+0x2d0>)
 8009842:	21ea      	movs	r1, #234	; 0xea
 8009844:	48a7      	ldr	r0, [pc, #668]	; (8009ae4 <_dtoa_r+0x2d4>)
 8009846:	f002 f8fd 	bl	800ba44 <__assert_func>
 800984a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800984e:	6005      	str	r5, [r0, #0]
 8009850:	60c5      	str	r5, [r0, #12]
 8009852:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009854:	6819      	ldr	r1, [r3, #0]
 8009856:	b151      	cbz	r1, 800986e <_dtoa_r+0x5e>
 8009858:	685a      	ldr	r2, [r3, #4]
 800985a:	604a      	str	r2, [r1, #4]
 800985c:	2301      	movs	r3, #1
 800985e:	4093      	lsls	r3, r2
 8009860:	608b      	str	r3, [r1, #8]
 8009862:	4620      	mov	r0, r4
 8009864:	f001 fa70 	bl	800ad48 <_Bfree>
 8009868:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800986a:	2200      	movs	r2, #0
 800986c:	601a      	str	r2, [r3, #0]
 800986e:	1e3b      	subs	r3, r7, #0
 8009870:	bfaa      	itet	ge
 8009872:	2300      	movge	r3, #0
 8009874:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8009878:	f8c8 3000 	strge.w	r3, [r8]
 800987c:	4b9a      	ldr	r3, [pc, #616]	; (8009ae8 <_dtoa_r+0x2d8>)
 800987e:	bfbc      	itt	lt
 8009880:	2201      	movlt	r2, #1
 8009882:	f8c8 2000 	strlt.w	r2, [r8]
 8009886:	ea33 030b 	bics.w	r3, r3, fp
 800988a:	d11b      	bne.n	80098c4 <_dtoa_r+0xb4>
 800988c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800988e:	f242 730f 	movw	r3, #9999	; 0x270f
 8009892:	6013      	str	r3, [r2, #0]
 8009894:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009898:	4333      	orrs	r3, r6
 800989a:	f000 8592 	beq.w	800a3c2 <_dtoa_r+0xbb2>
 800989e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80098a0:	b963      	cbnz	r3, 80098bc <_dtoa_r+0xac>
 80098a2:	4b92      	ldr	r3, [pc, #584]	; (8009aec <_dtoa_r+0x2dc>)
 80098a4:	e022      	b.n	80098ec <_dtoa_r+0xdc>
 80098a6:	4b92      	ldr	r3, [pc, #584]	; (8009af0 <_dtoa_r+0x2e0>)
 80098a8:	9301      	str	r3, [sp, #4]
 80098aa:	3308      	adds	r3, #8
 80098ac:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80098ae:	6013      	str	r3, [r2, #0]
 80098b0:	9801      	ldr	r0, [sp, #4]
 80098b2:	b013      	add	sp, #76	; 0x4c
 80098b4:	ecbd 8b04 	vpop	{d8-d9}
 80098b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098bc:	4b8b      	ldr	r3, [pc, #556]	; (8009aec <_dtoa_r+0x2dc>)
 80098be:	9301      	str	r3, [sp, #4]
 80098c0:	3303      	adds	r3, #3
 80098c2:	e7f3      	b.n	80098ac <_dtoa_r+0x9c>
 80098c4:	2200      	movs	r2, #0
 80098c6:	2300      	movs	r3, #0
 80098c8:	4650      	mov	r0, sl
 80098ca:	4659      	mov	r1, fp
 80098cc:	f7f7 f904 	bl	8000ad8 <__aeabi_dcmpeq>
 80098d0:	ec4b ab19 	vmov	d9, sl, fp
 80098d4:	4680      	mov	r8, r0
 80098d6:	b158      	cbz	r0, 80098f0 <_dtoa_r+0xe0>
 80098d8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80098da:	2301      	movs	r3, #1
 80098dc:	6013      	str	r3, [r2, #0]
 80098de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	f000 856b 	beq.w	800a3bc <_dtoa_r+0xbac>
 80098e6:	4883      	ldr	r0, [pc, #524]	; (8009af4 <_dtoa_r+0x2e4>)
 80098e8:	6018      	str	r0, [r3, #0]
 80098ea:	1e43      	subs	r3, r0, #1
 80098ec:	9301      	str	r3, [sp, #4]
 80098ee:	e7df      	b.n	80098b0 <_dtoa_r+0xa0>
 80098f0:	ec4b ab10 	vmov	d0, sl, fp
 80098f4:	aa10      	add	r2, sp, #64	; 0x40
 80098f6:	a911      	add	r1, sp, #68	; 0x44
 80098f8:	4620      	mov	r0, r4
 80098fa:	f001 fdd3 	bl	800b4a4 <__d2b>
 80098fe:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8009902:	ee08 0a10 	vmov	s16, r0
 8009906:	2d00      	cmp	r5, #0
 8009908:	f000 8084 	beq.w	8009a14 <_dtoa_r+0x204>
 800990c:	ee19 3a90 	vmov	r3, s19
 8009910:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009914:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009918:	4656      	mov	r6, sl
 800991a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800991e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009922:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8009926:	4b74      	ldr	r3, [pc, #464]	; (8009af8 <_dtoa_r+0x2e8>)
 8009928:	2200      	movs	r2, #0
 800992a:	4630      	mov	r0, r6
 800992c:	4639      	mov	r1, r7
 800992e:	f7f6 fcb3 	bl	8000298 <__aeabi_dsub>
 8009932:	a365      	add	r3, pc, #404	; (adr r3, 8009ac8 <_dtoa_r+0x2b8>)
 8009934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009938:	f7f6 fe66 	bl	8000608 <__aeabi_dmul>
 800993c:	a364      	add	r3, pc, #400	; (adr r3, 8009ad0 <_dtoa_r+0x2c0>)
 800993e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009942:	f7f6 fcab 	bl	800029c <__adddf3>
 8009946:	4606      	mov	r6, r0
 8009948:	4628      	mov	r0, r5
 800994a:	460f      	mov	r7, r1
 800994c:	f7f6 fdf2 	bl	8000534 <__aeabi_i2d>
 8009950:	a361      	add	r3, pc, #388	; (adr r3, 8009ad8 <_dtoa_r+0x2c8>)
 8009952:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009956:	f7f6 fe57 	bl	8000608 <__aeabi_dmul>
 800995a:	4602      	mov	r2, r0
 800995c:	460b      	mov	r3, r1
 800995e:	4630      	mov	r0, r6
 8009960:	4639      	mov	r1, r7
 8009962:	f7f6 fc9b 	bl	800029c <__adddf3>
 8009966:	4606      	mov	r6, r0
 8009968:	460f      	mov	r7, r1
 800996a:	f7f7 f8fd 	bl	8000b68 <__aeabi_d2iz>
 800996e:	2200      	movs	r2, #0
 8009970:	9000      	str	r0, [sp, #0]
 8009972:	2300      	movs	r3, #0
 8009974:	4630      	mov	r0, r6
 8009976:	4639      	mov	r1, r7
 8009978:	f7f7 f8b8 	bl	8000aec <__aeabi_dcmplt>
 800997c:	b150      	cbz	r0, 8009994 <_dtoa_r+0x184>
 800997e:	9800      	ldr	r0, [sp, #0]
 8009980:	f7f6 fdd8 	bl	8000534 <__aeabi_i2d>
 8009984:	4632      	mov	r2, r6
 8009986:	463b      	mov	r3, r7
 8009988:	f7f7 f8a6 	bl	8000ad8 <__aeabi_dcmpeq>
 800998c:	b910      	cbnz	r0, 8009994 <_dtoa_r+0x184>
 800998e:	9b00      	ldr	r3, [sp, #0]
 8009990:	3b01      	subs	r3, #1
 8009992:	9300      	str	r3, [sp, #0]
 8009994:	9b00      	ldr	r3, [sp, #0]
 8009996:	2b16      	cmp	r3, #22
 8009998:	d85a      	bhi.n	8009a50 <_dtoa_r+0x240>
 800999a:	9a00      	ldr	r2, [sp, #0]
 800999c:	4b57      	ldr	r3, [pc, #348]	; (8009afc <_dtoa_r+0x2ec>)
 800999e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80099a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099a6:	ec51 0b19 	vmov	r0, r1, d9
 80099aa:	f7f7 f89f 	bl	8000aec <__aeabi_dcmplt>
 80099ae:	2800      	cmp	r0, #0
 80099b0:	d050      	beq.n	8009a54 <_dtoa_r+0x244>
 80099b2:	9b00      	ldr	r3, [sp, #0]
 80099b4:	3b01      	subs	r3, #1
 80099b6:	9300      	str	r3, [sp, #0]
 80099b8:	2300      	movs	r3, #0
 80099ba:	930b      	str	r3, [sp, #44]	; 0x2c
 80099bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80099be:	1b5d      	subs	r5, r3, r5
 80099c0:	1e6b      	subs	r3, r5, #1
 80099c2:	9305      	str	r3, [sp, #20]
 80099c4:	bf45      	ittet	mi
 80099c6:	f1c5 0301 	rsbmi	r3, r5, #1
 80099ca:	9304      	strmi	r3, [sp, #16]
 80099cc:	2300      	movpl	r3, #0
 80099ce:	2300      	movmi	r3, #0
 80099d0:	bf4c      	ite	mi
 80099d2:	9305      	strmi	r3, [sp, #20]
 80099d4:	9304      	strpl	r3, [sp, #16]
 80099d6:	9b00      	ldr	r3, [sp, #0]
 80099d8:	2b00      	cmp	r3, #0
 80099da:	db3d      	blt.n	8009a58 <_dtoa_r+0x248>
 80099dc:	9b05      	ldr	r3, [sp, #20]
 80099de:	9a00      	ldr	r2, [sp, #0]
 80099e0:	920a      	str	r2, [sp, #40]	; 0x28
 80099e2:	4413      	add	r3, r2
 80099e4:	9305      	str	r3, [sp, #20]
 80099e6:	2300      	movs	r3, #0
 80099e8:	9307      	str	r3, [sp, #28]
 80099ea:	9b06      	ldr	r3, [sp, #24]
 80099ec:	2b09      	cmp	r3, #9
 80099ee:	f200 8089 	bhi.w	8009b04 <_dtoa_r+0x2f4>
 80099f2:	2b05      	cmp	r3, #5
 80099f4:	bfc4      	itt	gt
 80099f6:	3b04      	subgt	r3, #4
 80099f8:	9306      	strgt	r3, [sp, #24]
 80099fa:	9b06      	ldr	r3, [sp, #24]
 80099fc:	f1a3 0302 	sub.w	r3, r3, #2
 8009a00:	bfcc      	ite	gt
 8009a02:	2500      	movgt	r5, #0
 8009a04:	2501      	movle	r5, #1
 8009a06:	2b03      	cmp	r3, #3
 8009a08:	f200 8087 	bhi.w	8009b1a <_dtoa_r+0x30a>
 8009a0c:	e8df f003 	tbb	[pc, r3]
 8009a10:	59383a2d 	.word	0x59383a2d
 8009a14:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009a18:	441d      	add	r5, r3
 8009a1a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009a1e:	2b20      	cmp	r3, #32
 8009a20:	bfc1      	itttt	gt
 8009a22:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009a26:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8009a2a:	fa0b f303 	lslgt.w	r3, fp, r3
 8009a2e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8009a32:	bfda      	itte	le
 8009a34:	f1c3 0320 	rsble	r3, r3, #32
 8009a38:	fa06 f003 	lslle.w	r0, r6, r3
 8009a3c:	4318      	orrgt	r0, r3
 8009a3e:	f7f6 fd69 	bl	8000514 <__aeabi_ui2d>
 8009a42:	2301      	movs	r3, #1
 8009a44:	4606      	mov	r6, r0
 8009a46:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8009a4a:	3d01      	subs	r5, #1
 8009a4c:	930e      	str	r3, [sp, #56]	; 0x38
 8009a4e:	e76a      	b.n	8009926 <_dtoa_r+0x116>
 8009a50:	2301      	movs	r3, #1
 8009a52:	e7b2      	b.n	80099ba <_dtoa_r+0x1aa>
 8009a54:	900b      	str	r0, [sp, #44]	; 0x2c
 8009a56:	e7b1      	b.n	80099bc <_dtoa_r+0x1ac>
 8009a58:	9b04      	ldr	r3, [sp, #16]
 8009a5a:	9a00      	ldr	r2, [sp, #0]
 8009a5c:	1a9b      	subs	r3, r3, r2
 8009a5e:	9304      	str	r3, [sp, #16]
 8009a60:	4253      	negs	r3, r2
 8009a62:	9307      	str	r3, [sp, #28]
 8009a64:	2300      	movs	r3, #0
 8009a66:	930a      	str	r3, [sp, #40]	; 0x28
 8009a68:	e7bf      	b.n	80099ea <_dtoa_r+0x1da>
 8009a6a:	2300      	movs	r3, #0
 8009a6c:	9308      	str	r3, [sp, #32]
 8009a6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	dc55      	bgt.n	8009b20 <_dtoa_r+0x310>
 8009a74:	2301      	movs	r3, #1
 8009a76:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009a7a:	461a      	mov	r2, r3
 8009a7c:	9209      	str	r2, [sp, #36]	; 0x24
 8009a7e:	e00c      	b.n	8009a9a <_dtoa_r+0x28a>
 8009a80:	2301      	movs	r3, #1
 8009a82:	e7f3      	b.n	8009a6c <_dtoa_r+0x25c>
 8009a84:	2300      	movs	r3, #0
 8009a86:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009a88:	9308      	str	r3, [sp, #32]
 8009a8a:	9b00      	ldr	r3, [sp, #0]
 8009a8c:	4413      	add	r3, r2
 8009a8e:	9302      	str	r3, [sp, #8]
 8009a90:	3301      	adds	r3, #1
 8009a92:	2b01      	cmp	r3, #1
 8009a94:	9303      	str	r3, [sp, #12]
 8009a96:	bfb8      	it	lt
 8009a98:	2301      	movlt	r3, #1
 8009a9a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8009a9c:	2200      	movs	r2, #0
 8009a9e:	6042      	str	r2, [r0, #4]
 8009aa0:	2204      	movs	r2, #4
 8009aa2:	f102 0614 	add.w	r6, r2, #20
 8009aa6:	429e      	cmp	r6, r3
 8009aa8:	6841      	ldr	r1, [r0, #4]
 8009aaa:	d93d      	bls.n	8009b28 <_dtoa_r+0x318>
 8009aac:	4620      	mov	r0, r4
 8009aae:	f001 f90b 	bl	800acc8 <_Balloc>
 8009ab2:	9001      	str	r0, [sp, #4]
 8009ab4:	2800      	cmp	r0, #0
 8009ab6:	d13b      	bne.n	8009b30 <_dtoa_r+0x320>
 8009ab8:	4b11      	ldr	r3, [pc, #68]	; (8009b00 <_dtoa_r+0x2f0>)
 8009aba:	4602      	mov	r2, r0
 8009abc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009ac0:	e6c0      	b.n	8009844 <_dtoa_r+0x34>
 8009ac2:	2301      	movs	r3, #1
 8009ac4:	e7df      	b.n	8009a86 <_dtoa_r+0x276>
 8009ac6:	bf00      	nop
 8009ac8:	636f4361 	.word	0x636f4361
 8009acc:	3fd287a7 	.word	0x3fd287a7
 8009ad0:	8b60c8b3 	.word	0x8b60c8b3
 8009ad4:	3fc68a28 	.word	0x3fc68a28
 8009ad8:	509f79fb 	.word	0x509f79fb
 8009adc:	3fd34413 	.word	0x3fd34413
 8009ae0:	0800c486 	.word	0x0800c486
 8009ae4:	0800c49d 	.word	0x0800c49d
 8009ae8:	7ff00000 	.word	0x7ff00000
 8009aec:	0800c482 	.word	0x0800c482
 8009af0:	0800c479 	.word	0x0800c479
 8009af4:	0800c2f9 	.word	0x0800c2f9
 8009af8:	3ff80000 	.word	0x3ff80000
 8009afc:	0800c608 	.word	0x0800c608
 8009b00:	0800c4f8 	.word	0x0800c4f8
 8009b04:	2501      	movs	r5, #1
 8009b06:	2300      	movs	r3, #0
 8009b08:	9306      	str	r3, [sp, #24]
 8009b0a:	9508      	str	r5, [sp, #32]
 8009b0c:	f04f 33ff 	mov.w	r3, #4294967295
 8009b10:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009b14:	2200      	movs	r2, #0
 8009b16:	2312      	movs	r3, #18
 8009b18:	e7b0      	b.n	8009a7c <_dtoa_r+0x26c>
 8009b1a:	2301      	movs	r3, #1
 8009b1c:	9308      	str	r3, [sp, #32]
 8009b1e:	e7f5      	b.n	8009b0c <_dtoa_r+0x2fc>
 8009b20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b22:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009b26:	e7b8      	b.n	8009a9a <_dtoa_r+0x28a>
 8009b28:	3101      	adds	r1, #1
 8009b2a:	6041      	str	r1, [r0, #4]
 8009b2c:	0052      	lsls	r2, r2, #1
 8009b2e:	e7b8      	b.n	8009aa2 <_dtoa_r+0x292>
 8009b30:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009b32:	9a01      	ldr	r2, [sp, #4]
 8009b34:	601a      	str	r2, [r3, #0]
 8009b36:	9b03      	ldr	r3, [sp, #12]
 8009b38:	2b0e      	cmp	r3, #14
 8009b3a:	f200 809d 	bhi.w	8009c78 <_dtoa_r+0x468>
 8009b3e:	2d00      	cmp	r5, #0
 8009b40:	f000 809a 	beq.w	8009c78 <_dtoa_r+0x468>
 8009b44:	9b00      	ldr	r3, [sp, #0]
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	dd32      	ble.n	8009bb0 <_dtoa_r+0x3a0>
 8009b4a:	4ab7      	ldr	r2, [pc, #732]	; (8009e28 <_dtoa_r+0x618>)
 8009b4c:	f003 030f 	and.w	r3, r3, #15
 8009b50:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009b54:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009b58:	9b00      	ldr	r3, [sp, #0]
 8009b5a:	05d8      	lsls	r0, r3, #23
 8009b5c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8009b60:	d516      	bpl.n	8009b90 <_dtoa_r+0x380>
 8009b62:	4bb2      	ldr	r3, [pc, #712]	; (8009e2c <_dtoa_r+0x61c>)
 8009b64:	ec51 0b19 	vmov	r0, r1, d9
 8009b68:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009b6c:	f7f6 fe76 	bl	800085c <__aeabi_ddiv>
 8009b70:	f007 070f 	and.w	r7, r7, #15
 8009b74:	4682      	mov	sl, r0
 8009b76:	468b      	mov	fp, r1
 8009b78:	2503      	movs	r5, #3
 8009b7a:	4eac      	ldr	r6, [pc, #688]	; (8009e2c <_dtoa_r+0x61c>)
 8009b7c:	b957      	cbnz	r7, 8009b94 <_dtoa_r+0x384>
 8009b7e:	4642      	mov	r2, r8
 8009b80:	464b      	mov	r3, r9
 8009b82:	4650      	mov	r0, sl
 8009b84:	4659      	mov	r1, fp
 8009b86:	f7f6 fe69 	bl	800085c <__aeabi_ddiv>
 8009b8a:	4682      	mov	sl, r0
 8009b8c:	468b      	mov	fp, r1
 8009b8e:	e028      	b.n	8009be2 <_dtoa_r+0x3d2>
 8009b90:	2502      	movs	r5, #2
 8009b92:	e7f2      	b.n	8009b7a <_dtoa_r+0x36a>
 8009b94:	07f9      	lsls	r1, r7, #31
 8009b96:	d508      	bpl.n	8009baa <_dtoa_r+0x39a>
 8009b98:	4640      	mov	r0, r8
 8009b9a:	4649      	mov	r1, r9
 8009b9c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009ba0:	f7f6 fd32 	bl	8000608 <__aeabi_dmul>
 8009ba4:	3501      	adds	r5, #1
 8009ba6:	4680      	mov	r8, r0
 8009ba8:	4689      	mov	r9, r1
 8009baa:	107f      	asrs	r7, r7, #1
 8009bac:	3608      	adds	r6, #8
 8009bae:	e7e5      	b.n	8009b7c <_dtoa_r+0x36c>
 8009bb0:	f000 809b 	beq.w	8009cea <_dtoa_r+0x4da>
 8009bb4:	9b00      	ldr	r3, [sp, #0]
 8009bb6:	4f9d      	ldr	r7, [pc, #628]	; (8009e2c <_dtoa_r+0x61c>)
 8009bb8:	425e      	negs	r6, r3
 8009bba:	4b9b      	ldr	r3, [pc, #620]	; (8009e28 <_dtoa_r+0x618>)
 8009bbc:	f006 020f 	and.w	r2, r6, #15
 8009bc0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bc8:	ec51 0b19 	vmov	r0, r1, d9
 8009bcc:	f7f6 fd1c 	bl	8000608 <__aeabi_dmul>
 8009bd0:	1136      	asrs	r6, r6, #4
 8009bd2:	4682      	mov	sl, r0
 8009bd4:	468b      	mov	fp, r1
 8009bd6:	2300      	movs	r3, #0
 8009bd8:	2502      	movs	r5, #2
 8009bda:	2e00      	cmp	r6, #0
 8009bdc:	d17a      	bne.n	8009cd4 <_dtoa_r+0x4c4>
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d1d3      	bne.n	8009b8a <_dtoa_r+0x37a>
 8009be2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	f000 8082 	beq.w	8009cee <_dtoa_r+0x4de>
 8009bea:	4b91      	ldr	r3, [pc, #580]	; (8009e30 <_dtoa_r+0x620>)
 8009bec:	2200      	movs	r2, #0
 8009bee:	4650      	mov	r0, sl
 8009bf0:	4659      	mov	r1, fp
 8009bf2:	f7f6 ff7b 	bl	8000aec <__aeabi_dcmplt>
 8009bf6:	2800      	cmp	r0, #0
 8009bf8:	d079      	beq.n	8009cee <_dtoa_r+0x4de>
 8009bfa:	9b03      	ldr	r3, [sp, #12]
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d076      	beq.n	8009cee <_dtoa_r+0x4de>
 8009c00:	9b02      	ldr	r3, [sp, #8]
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	dd36      	ble.n	8009c74 <_dtoa_r+0x464>
 8009c06:	9b00      	ldr	r3, [sp, #0]
 8009c08:	4650      	mov	r0, sl
 8009c0a:	4659      	mov	r1, fp
 8009c0c:	1e5f      	subs	r7, r3, #1
 8009c0e:	2200      	movs	r2, #0
 8009c10:	4b88      	ldr	r3, [pc, #544]	; (8009e34 <_dtoa_r+0x624>)
 8009c12:	f7f6 fcf9 	bl	8000608 <__aeabi_dmul>
 8009c16:	9e02      	ldr	r6, [sp, #8]
 8009c18:	4682      	mov	sl, r0
 8009c1a:	468b      	mov	fp, r1
 8009c1c:	3501      	adds	r5, #1
 8009c1e:	4628      	mov	r0, r5
 8009c20:	f7f6 fc88 	bl	8000534 <__aeabi_i2d>
 8009c24:	4652      	mov	r2, sl
 8009c26:	465b      	mov	r3, fp
 8009c28:	f7f6 fcee 	bl	8000608 <__aeabi_dmul>
 8009c2c:	4b82      	ldr	r3, [pc, #520]	; (8009e38 <_dtoa_r+0x628>)
 8009c2e:	2200      	movs	r2, #0
 8009c30:	f7f6 fb34 	bl	800029c <__adddf3>
 8009c34:	46d0      	mov	r8, sl
 8009c36:	46d9      	mov	r9, fp
 8009c38:	4682      	mov	sl, r0
 8009c3a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8009c3e:	2e00      	cmp	r6, #0
 8009c40:	d158      	bne.n	8009cf4 <_dtoa_r+0x4e4>
 8009c42:	4b7e      	ldr	r3, [pc, #504]	; (8009e3c <_dtoa_r+0x62c>)
 8009c44:	2200      	movs	r2, #0
 8009c46:	4640      	mov	r0, r8
 8009c48:	4649      	mov	r1, r9
 8009c4a:	f7f6 fb25 	bl	8000298 <__aeabi_dsub>
 8009c4e:	4652      	mov	r2, sl
 8009c50:	465b      	mov	r3, fp
 8009c52:	4680      	mov	r8, r0
 8009c54:	4689      	mov	r9, r1
 8009c56:	f7f6 ff67 	bl	8000b28 <__aeabi_dcmpgt>
 8009c5a:	2800      	cmp	r0, #0
 8009c5c:	f040 8295 	bne.w	800a18a <_dtoa_r+0x97a>
 8009c60:	4652      	mov	r2, sl
 8009c62:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8009c66:	4640      	mov	r0, r8
 8009c68:	4649      	mov	r1, r9
 8009c6a:	f7f6 ff3f 	bl	8000aec <__aeabi_dcmplt>
 8009c6e:	2800      	cmp	r0, #0
 8009c70:	f040 8289 	bne.w	800a186 <_dtoa_r+0x976>
 8009c74:	ec5b ab19 	vmov	sl, fp, d9
 8009c78:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	f2c0 8148 	blt.w	8009f10 <_dtoa_r+0x700>
 8009c80:	9a00      	ldr	r2, [sp, #0]
 8009c82:	2a0e      	cmp	r2, #14
 8009c84:	f300 8144 	bgt.w	8009f10 <_dtoa_r+0x700>
 8009c88:	4b67      	ldr	r3, [pc, #412]	; (8009e28 <_dtoa_r+0x618>)
 8009c8a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009c8e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009c92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	f280 80d5 	bge.w	8009e44 <_dtoa_r+0x634>
 8009c9a:	9b03      	ldr	r3, [sp, #12]
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	f300 80d1 	bgt.w	8009e44 <_dtoa_r+0x634>
 8009ca2:	f040 826f 	bne.w	800a184 <_dtoa_r+0x974>
 8009ca6:	4b65      	ldr	r3, [pc, #404]	; (8009e3c <_dtoa_r+0x62c>)
 8009ca8:	2200      	movs	r2, #0
 8009caa:	4640      	mov	r0, r8
 8009cac:	4649      	mov	r1, r9
 8009cae:	f7f6 fcab 	bl	8000608 <__aeabi_dmul>
 8009cb2:	4652      	mov	r2, sl
 8009cb4:	465b      	mov	r3, fp
 8009cb6:	f7f6 ff2d 	bl	8000b14 <__aeabi_dcmpge>
 8009cba:	9e03      	ldr	r6, [sp, #12]
 8009cbc:	4637      	mov	r7, r6
 8009cbe:	2800      	cmp	r0, #0
 8009cc0:	f040 8245 	bne.w	800a14e <_dtoa_r+0x93e>
 8009cc4:	9d01      	ldr	r5, [sp, #4]
 8009cc6:	2331      	movs	r3, #49	; 0x31
 8009cc8:	f805 3b01 	strb.w	r3, [r5], #1
 8009ccc:	9b00      	ldr	r3, [sp, #0]
 8009cce:	3301      	adds	r3, #1
 8009cd0:	9300      	str	r3, [sp, #0]
 8009cd2:	e240      	b.n	800a156 <_dtoa_r+0x946>
 8009cd4:	07f2      	lsls	r2, r6, #31
 8009cd6:	d505      	bpl.n	8009ce4 <_dtoa_r+0x4d4>
 8009cd8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009cdc:	f7f6 fc94 	bl	8000608 <__aeabi_dmul>
 8009ce0:	3501      	adds	r5, #1
 8009ce2:	2301      	movs	r3, #1
 8009ce4:	1076      	asrs	r6, r6, #1
 8009ce6:	3708      	adds	r7, #8
 8009ce8:	e777      	b.n	8009bda <_dtoa_r+0x3ca>
 8009cea:	2502      	movs	r5, #2
 8009cec:	e779      	b.n	8009be2 <_dtoa_r+0x3d2>
 8009cee:	9f00      	ldr	r7, [sp, #0]
 8009cf0:	9e03      	ldr	r6, [sp, #12]
 8009cf2:	e794      	b.n	8009c1e <_dtoa_r+0x40e>
 8009cf4:	9901      	ldr	r1, [sp, #4]
 8009cf6:	4b4c      	ldr	r3, [pc, #304]	; (8009e28 <_dtoa_r+0x618>)
 8009cf8:	4431      	add	r1, r6
 8009cfa:	910d      	str	r1, [sp, #52]	; 0x34
 8009cfc:	9908      	ldr	r1, [sp, #32]
 8009cfe:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009d02:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009d06:	2900      	cmp	r1, #0
 8009d08:	d043      	beq.n	8009d92 <_dtoa_r+0x582>
 8009d0a:	494d      	ldr	r1, [pc, #308]	; (8009e40 <_dtoa_r+0x630>)
 8009d0c:	2000      	movs	r0, #0
 8009d0e:	f7f6 fda5 	bl	800085c <__aeabi_ddiv>
 8009d12:	4652      	mov	r2, sl
 8009d14:	465b      	mov	r3, fp
 8009d16:	f7f6 fabf 	bl	8000298 <__aeabi_dsub>
 8009d1a:	9d01      	ldr	r5, [sp, #4]
 8009d1c:	4682      	mov	sl, r0
 8009d1e:	468b      	mov	fp, r1
 8009d20:	4649      	mov	r1, r9
 8009d22:	4640      	mov	r0, r8
 8009d24:	f7f6 ff20 	bl	8000b68 <__aeabi_d2iz>
 8009d28:	4606      	mov	r6, r0
 8009d2a:	f7f6 fc03 	bl	8000534 <__aeabi_i2d>
 8009d2e:	4602      	mov	r2, r0
 8009d30:	460b      	mov	r3, r1
 8009d32:	4640      	mov	r0, r8
 8009d34:	4649      	mov	r1, r9
 8009d36:	f7f6 faaf 	bl	8000298 <__aeabi_dsub>
 8009d3a:	3630      	adds	r6, #48	; 0x30
 8009d3c:	f805 6b01 	strb.w	r6, [r5], #1
 8009d40:	4652      	mov	r2, sl
 8009d42:	465b      	mov	r3, fp
 8009d44:	4680      	mov	r8, r0
 8009d46:	4689      	mov	r9, r1
 8009d48:	f7f6 fed0 	bl	8000aec <__aeabi_dcmplt>
 8009d4c:	2800      	cmp	r0, #0
 8009d4e:	d163      	bne.n	8009e18 <_dtoa_r+0x608>
 8009d50:	4642      	mov	r2, r8
 8009d52:	464b      	mov	r3, r9
 8009d54:	4936      	ldr	r1, [pc, #216]	; (8009e30 <_dtoa_r+0x620>)
 8009d56:	2000      	movs	r0, #0
 8009d58:	f7f6 fa9e 	bl	8000298 <__aeabi_dsub>
 8009d5c:	4652      	mov	r2, sl
 8009d5e:	465b      	mov	r3, fp
 8009d60:	f7f6 fec4 	bl	8000aec <__aeabi_dcmplt>
 8009d64:	2800      	cmp	r0, #0
 8009d66:	f040 80b5 	bne.w	8009ed4 <_dtoa_r+0x6c4>
 8009d6a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009d6c:	429d      	cmp	r5, r3
 8009d6e:	d081      	beq.n	8009c74 <_dtoa_r+0x464>
 8009d70:	4b30      	ldr	r3, [pc, #192]	; (8009e34 <_dtoa_r+0x624>)
 8009d72:	2200      	movs	r2, #0
 8009d74:	4650      	mov	r0, sl
 8009d76:	4659      	mov	r1, fp
 8009d78:	f7f6 fc46 	bl	8000608 <__aeabi_dmul>
 8009d7c:	4b2d      	ldr	r3, [pc, #180]	; (8009e34 <_dtoa_r+0x624>)
 8009d7e:	4682      	mov	sl, r0
 8009d80:	468b      	mov	fp, r1
 8009d82:	4640      	mov	r0, r8
 8009d84:	4649      	mov	r1, r9
 8009d86:	2200      	movs	r2, #0
 8009d88:	f7f6 fc3e 	bl	8000608 <__aeabi_dmul>
 8009d8c:	4680      	mov	r8, r0
 8009d8e:	4689      	mov	r9, r1
 8009d90:	e7c6      	b.n	8009d20 <_dtoa_r+0x510>
 8009d92:	4650      	mov	r0, sl
 8009d94:	4659      	mov	r1, fp
 8009d96:	f7f6 fc37 	bl	8000608 <__aeabi_dmul>
 8009d9a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009d9c:	9d01      	ldr	r5, [sp, #4]
 8009d9e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009da0:	4682      	mov	sl, r0
 8009da2:	468b      	mov	fp, r1
 8009da4:	4649      	mov	r1, r9
 8009da6:	4640      	mov	r0, r8
 8009da8:	f7f6 fede 	bl	8000b68 <__aeabi_d2iz>
 8009dac:	4606      	mov	r6, r0
 8009dae:	f7f6 fbc1 	bl	8000534 <__aeabi_i2d>
 8009db2:	3630      	adds	r6, #48	; 0x30
 8009db4:	4602      	mov	r2, r0
 8009db6:	460b      	mov	r3, r1
 8009db8:	4640      	mov	r0, r8
 8009dba:	4649      	mov	r1, r9
 8009dbc:	f7f6 fa6c 	bl	8000298 <__aeabi_dsub>
 8009dc0:	f805 6b01 	strb.w	r6, [r5], #1
 8009dc4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009dc6:	429d      	cmp	r5, r3
 8009dc8:	4680      	mov	r8, r0
 8009dca:	4689      	mov	r9, r1
 8009dcc:	f04f 0200 	mov.w	r2, #0
 8009dd0:	d124      	bne.n	8009e1c <_dtoa_r+0x60c>
 8009dd2:	4b1b      	ldr	r3, [pc, #108]	; (8009e40 <_dtoa_r+0x630>)
 8009dd4:	4650      	mov	r0, sl
 8009dd6:	4659      	mov	r1, fp
 8009dd8:	f7f6 fa60 	bl	800029c <__adddf3>
 8009ddc:	4602      	mov	r2, r0
 8009dde:	460b      	mov	r3, r1
 8009de0:	4640      	mov	r0, r8
 8009de2:	4649      	mov	r1, r9
 8009de4:	f7f6 fea0 	bl	8000b28 <__aeabi_dcmpgt>
 8009de8:	2800      	cmp	r0, #0
 8009dea:	d173      	bne.n	8009ed4 <_dtoa_r+0x6c4>
 8009dec:	4652      	mov	r2, sl
 8009dee:	465b      	mov	r3, fp
 8009df0:	4913      	ldr	r1, [pc, #76]	; (8009e40 <_dtoa_r+0x630>)
 8009df2:	2000      	movs	r0, #0
 8009df4:	f7f6 fa50 	bl	8000298 <__aeabi_dsub>
 8009df8:	4602      	mov	r2, r0
 8009dfa:	460b      	mov	r3, r1
 8009dfc:	4640      	mov	r0, r8
 8009dfe:	4649      	mov	r1, r9
 8009e00:	f7f6 fe74 	bl	8000aec <__aeabi_dcmplt>
 8009e04:	2800      	cmp	r0, #0
 8009e06:	f43f af35 	beq.w	8009c74 <_dtoa_r+0x464>
 8009e0a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009e0c:	1e6b      	subs	r3, r5, #1
 8009e0e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009e10:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009e14:	2b30      	cmp	r3, #48	; 0x30
 8009e16:	d0f8      	beq.n	8009e0a <_dtoa_r+0x5fa>
 8009e18:	9700      	str	r7, [sp, #0]
 8009e1a:	e049      	b.n	8009eb0 <_dtoa_r+0x6a0>
 8009e1c:	4b05      	ldr	r3, [pc, #20]	; (8009e34 <_dtoa_r+0x624>)
 8009e1e:	f7f6 fbf3 	bl	8000608 <__aeabi_dmul>
 8009e22:	4680      	mov	r8, r0
 8009e24:	4689      	mov	r9, r1
 8009e26:	e7bd      	b.n	8009da4 <_dtoa_r+0x594>
 8009e28:	0800c608 	.word	0x0800c608
 8009e2c:	0800c5e0 	.word	0x0800c5e0
 8009e30:	3ff00000 	.word	0x3ff00000
 8009e34:	40240000 	.word	0x40240000
 8009e38:	401c0000 	.word	0x401c0000
 8009e3c:	40140000 	.word	0x40140000
 8009e40:	3fe00000 	.word	0x3fe00000
 8009e44:	9d01      	ldr	r5, [sp, #4]
 8009e46:	4656      	mov	r6, sl
 8009e48:	465f      	mov	r7, fp
 8009e4a:	4642      	mov	r2, r8
 8009e4c:	464b      	mov	r3, r9
 8009e4e:	4630      	mov	r0, r6
 8009e50:	4639      	mov	r1, r7
 8009e52:	f7f6 fd03 	bl	800085c <__aeabi_ddiv>
 8009e56:	f7f6 fe87 	bl	8000b68 <__aeabi_d2iz>
 8009e5a:	4682      	mov	sl, r0
 8009e5c:	f7f6 fb6a 	bl	8000534 <__aeabi_i2d>
 8009e60:	4642      	mov	r2, r8
 8009e62:	464b      	mov	r3, r9
 8009e64:	f7f6 fbd0 	bl	8000608 <__aeabi_dmul>
 8009e68:	4602      	mov	r2, r0
 8009e6a:	460b      	mov	r3, r1
 8009e6c:	4630      	mov	r0, r6
 8009e6e:	4639      	mov	r1, r7
 8009e70:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8009e74:	f7f6 fa10 	bl	8000298 <__aeabi_dsub>
 8009e78:	f805 6b01 	strb.w	r6, [r5], #1
 8009e7c:	9e01      	ldr	r6, [sp, #4]
 8009e7e:	9f03      	ldr	r7, [sp, #12]
 8009e80:	1bae      	subs	r6, r5, r6
 8009e82:	42b7      	cmp	r7, r6
 8009e84:	4602      	mov	r2, r0
 8009e86:	460b      	mov	r3, r1
 8009e88:	d135      	bne.n	8009ef6 <_dtoa_r+0x6e6>
 8009e8a:	f7f6 fa07 	bl	800029c <__adddf3>
 8009e8e:	4642      	mov	r2, r8
 8009e90:	464b      	mov	r3, r9
 8009e92:	4606      	mov	r6, r0
 8009e94:	460f      	mov	r7, r1
 8009e96:	f7f6 fe47 	bl	8000b28 <__aeabi_dcmpgt>
 8009e9a:	b9d0      	cbnz	r0, 8009ed2 <_dtoa_r+0x6c2>
 8009e9c:	4642      	mov	r2, r8
 8009e9e:	464b      	mov	r3, r9
 8009ea0:	4630      	mov	r0, r6
 8009ea2:	4639      	mov	r1, r7
 8009ea4:	f7f6 fe18 	bl	8000ad8 <__aeabi_dcmpeq>
 8009ea8:	b110      	cbz	r0, 8009eb0 <_dtoa_r+0x6a0>
 8009eaa:	f01a 0f01 	tst.w	sl, #1
 8009eae:	d110      	bne.n	8009ed2 <_dtoa_r+0x6c2>
 8009eb0:	4620      	mov	r0, r4
 8009eb2:	ee18 1a10 	vmov	r1, s16
 8009eb6:	f000 ff47 	bl	800ad48 <_Bfree>
 8009eba:	2300      	movs	r3, #0
 8009ebc:	9800      	ldr	r0, [sp, #0]
 8009ebe:	702b      	strb	r3, [r5, #0]
 8009ec0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009ec2:	3001      	adds	r0, #1
 8009ec4:	6018      	str	r0, [r3, #0]
 8009ec6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	f43f acf1 	beq.w	80098b0 <_dtoa_r+0xa0>
 8009ece:	601d      	str	r5, [r3, #0]
 8009ed0:	e4ee      	b.n	80098b0 <_dtoa_r+0xa0>
 8009ed2:	9f00      	ldr	r7, [sp, #0]
 8009ed4:	462b      	mov	r3, r5
 8009ed6:	461d      	mov	r5, r3
 8009ed8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009edc:	2a39      	cmp	r2, #57	; 0x39
 8009ede:	d106      	bne.n	8009eee <_dtoa_r+0x6de>
 8009ee0:	9a01      	ldr	r2, [sp, #4]
 8009ee2:	429a      	cmp	r2, r3
 8009ee4:	d1f7      	bne.n	8009ed6 <_dtoa_r+0x6c6>
 8009ee6:	9901      	ldr	r1, [sp, #4]
 8009ee8:	2230      	movs	r2, #48	; 0x30
 8009eea:	3701      	adds	r7, #1
 8009eec:	700a      	strb	r2, [r1, #0]
 8009eee:	781a      	ldrb	r2, [r3, #0]
 8009ef0:	3201      	adds	r2, #1
 8009ef2:	701a      	strb	r2, [r3, #0]
 8009ef4:	e790      	b.n	8009e18 <_dtoa_r+0x608>
 8009ef6:	4ba6      	ldr	r3, [pc, #664]	; (800a190 <_dtoa_r+0x980>)
 8009ef8:	2200      	movs	r2, #0
 8009efa:	f7f6 fb85 	bl	8000608 <__aeabi_dmul>
 8009efe:	2200      	movs	r2, #0
 8009f00:	2300      	movs	r3, #0
 8009f02:	4606      	mov	r6, r0
 8009f04:	460f      	mov	r7, r1
 8009f06:	f7f6 fde7 	bl	8000ad8 <__aeabi_dcmpeq>
 8009f0a:	2800      	cmp	r0, #0
 8009f0c:	d09d      	beq.n	8009e4a <_dtoa_r+0x63a>
 8009f0e:	e7cf      	b.n	8009eb0 <_dtoa_r+0x6a0>
 8009f10:	9a08      	ldr	r2, [sp, #32]
 8009f12:	2a00      	cmp	r2, #0
 8009f14:	f000 80d7 	beq.w	800a0c6 <_dtoa_r+0x8b6>
 8009f18:	9a06      	ldr	r2, [sp, #24]
 8009f1a:	2a01      	cmp	r2, #1
 8009f1c:	f300 80ba 	bgt.w	800a094 <_dtoa_r+0x884>
 8009f20:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009f22:	2a00      	cmp	r2, #0
 8009f24:	f000 80b2 	beq.w	800a08c <_dtoa_r+0x87c>
 8009f28:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009f2c:	9e07      	ldr	r6, [sp, #28]
 8009f2e:	9d04      	ldr	r5, [sp, #16]
 8009f30:	9a04      	ldr	r2, [sp, #16]
 8009f32:	441a      	add	r2, r3
 8009f34:	9204      	str	r2, [sp, #16]
 8009f36:	9a05      	ldr	r2, [sp, #20]
 8009f38:	2101      	movs	r1, #1
 8009f3a:	441a      	add	r2, r3
 8009f3c:	4620      	mov	r0, r4
 8009f3e:	9205      	str	r2, [sp, #20]
 8009f40:	f001 f804 	bl	800af4c <__i2b>
 8009f44:	4607      	mov	r7, r0
 8009f46:	2d00      	cmp	r5, #0
 8009f48:	dd0c      	ble.n	8009f64 <_dtoa_r+0x754>
 8009f4a:	9b05      	ldr	r3, [sp, #20]
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	dd09      	ble.n	8009f64 <_dtoa_r+0x754>
 8009f50:	42ab      	cmp	r3, r5
 8009f52:	9a04      	ldr	r2, [sp, #16]
 8009f54:	bfa8      	it	ge
 8009f56:	462b      	movge	r3, r5
 8009f58:	1ad2      	subs	r2, r2, r3
 8009f5a:	9204      	str	r2, [sp, #16]
 8009f5c:	9a05      	ldr	r2, [sp, #20]
 8009f5e:	1aed      	subs	r5, r5, r3
 8009f60:	1ad3      	subs	r3, r2, r3
 8009f62:	9305      	str	r3, [sp, #20]
 8009f64:	9b07      	ldr	r3, [sp, #28]
 8009f66:	b31b      	cbz	r3, 8009fb0 <_dtoa_r+0x7a0>
 8009f68:	9b08      	ldr	r3, [sp, #32]
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	f000 80af 	beq.w	800a0ce <_dtoa_r+0x8be>
 8009f70:	2e00      	cmp	r6, #0
 8009f72:	dd13      	ble.n	8009f9c <_dtoa_r+0x78c>
 8009f74:	4639      	mov	r1, r7
 8009f76:	4632      	mov	r2, r6
 8009f78:	4620      	mov	r0, r4
 8009f7a:	f001 f8a7 	bl	800b0cc <__pow5mult>
 8009f7e:	ee18 2a10 	vmov	r2, s16
 8009f82:	4601      	mov	r1, r0
 8009f84:	4607      	mov	r7, r0
 8009f86:	4620      	mov	r0, r4
 8009f88:	f000 fff6 	bl	800af78 <__multiply>
 8009f8c:	ee18 1a10 	vmov	r1, s16
 8009f90:	4680      	mov	r8, r0
 8009f92:	4620      	mov	r0, r4
 8009f94:	f000 fed8 	bl	800ad48 <_Bfree>
 8009f98:	ee08 8a10 	vmov	s16, r8
 8009f9c:	9b07      	ldr	r3, [sp, #28]
 8009f9e:	1b9a      	subs	r2, r3, r6
 8009fa0:	d006      	beq.n	8009fb0 <_dtoa_r+0x7a0>
 8009fa2:	ee18 1a10 	vmov	r1, s16
 8009fa6:	4620      	mov	r0, r4
 8009fa8:	f001 f890 	bl	800b0cc <__pow5mult>
 8009fac:	ee08 0a10 	vmov	s16, r0
 8009fb0:	2101      	movs	r1, #1
 8009fb2:	4620      	mov	r0, r4
 8009fb4:	f000 ffca 	bl	800af4c <__i2b>
 8009fb8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	4606      	mov	r6, r0
 8009fbe:	f340 8088 	ble.w	800a0d2 <_dtoa_r+0x8c2>
 8009fc2:	461a      	mov	r2, r3
 8009fc4:	4601      	mov	r1, r0
 8009fc6:	4620      	mov	r0, r4
 8009fc8:	f001 f880 	bl	800b0cc <__pow5mult>
 8009fcc:	9b06      	ldr	r3, [sp, #24]
 8009fce:	2b01      	cmp	r3, #1
 8009fd0:	4606      	mov	r6, r0
 8009fd2:	f340 8081 	ble.w	800a0d8 <_dtoa_r+0x8c8>
 8009fd6:	f04f 0800 	mov.w	r8, #0
 8009fda:	6933      	ldr	r3, [r6, #16]
 8009fdc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009fe0:	6918      	ldr	r0, [r3, #16]
 8009fe2:	f000 ff63 	bl	800aeac <__hi0bits>
 8009fe6:	f1c0 0020 	rsb	r0, r0, #32
 8009fea:	9b05      	ldr	r3, [sp, #20]
 8009fec:	4418      	add	r0, r3
 8009fee:	f010 001f 	ands.w	r0, r0, #31
 8009ff2:	f000 8092 	beq.w	800a11a <_dtoa_r+0x90a>
 8009ff6:	f1c0 0320 	rsb	r3, r0, #32
 8009ffa:	2b04      	cmp	r3, #4
 8009ffc:	f340 808a 	ble.w	800a114 <_dtoa_r+0x904>
 800a000:	f1c0 001c 	rsb	r0, r0, #28
 800a004:	9b04      	ldr	r3, [sp, #16]
 800a006:	4403      	add	r3, r0
 800a008:	9304      	str	r3, [sp, #16]
 800a00a:	9b05      	ldr	r3, [sp, #20]
 800a00c:	4403      	add	r3, r0
 800a00e:	4405      	add	r5, r0
 800a010:	9305      	str	r3, [sp, #20]
 800a012:	9b04      	ldr	r3, [sp, #16]
 800a014:	2b00      	cmp	r3, #0
 800a016:	dd07      	ble.n	800a028 <_dtoa_r+0x818>
 800a018:	ee18 1a10 	vmov	r1, s16
 800a01c:	461a      	mov	r2, r3
 800a01e:	4620      	mov	r0, r4
 800a020:	f001 f8ae 	bl	800b180 <__lshift>
 800a024:	ee08 0a10 	vmov	s16, r0
 800a028:	9b05      	ldr	r3, [sp, #20]
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	dd05      	ble.n	800a03a <_dtoa_r+0x82a>
 800a02e:	4631      	mov	r1, r6
 800a030:	461a      	mov	r2, r3
 800a032:	4620      	mov	r0, r4
 800a034:	f001 f8a4 	bl	800b180 <__lshift>
 800a038:	4606      	mov	r6, r0
 800a03a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d06e      	beq.n	800a11e <_dtoa_r+0x90e>
 800a040:	ee18 0a10 	vmov	r0, s16
 800a044:	4631      	mov	r1, r6
 800a046:	f001 f90b 	bl	800b260 <__mcmp>
 800a04a:	2800      	cmp	r0, #0
 800a04c:	da67      	bge.n	800a11e <_dtoa_r+0x90e>
 800a04e:	9b00      	ldr	r3, [sp, #0]
 800a050:	3b01      	subs	r3, #1
 800a052:	ee18 1a10 	vmov	r1, s16
 800a056:	9300      	str	r3, [sp, #0]
 800a058:	220a      	movs	r2, #10
 800a05a:	2300      	movs	r3, #0
 800a05c:	4620      	mov	r0, r4
 800a05e:	f000 fe95 	bl	800ad8c <__multadd>
 800a062:	9b08      	ldr	r3, [sp, #32]
 800a064:	ee08 0a10 	vmov	s16, r0
 800a068:	2b00      	cmp	r3, #0
 800a06a:	f000 81b1 	beq.w	800a3d0 <_dtoa_r+0xbc0>
 800a06e:	2300      	movs	r3, #0
 800a070:	4639      	mov	r1, r7
 800a072:	220a      	movs	r2, #10
 800a074:	4620      	mov	r0, r4
 800a076:	f000 fe89 	bl	800ad8c <__multadd>
 800a07a:	9b02      	ldr	r3, [sp, #8]
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	4607      	mov	r7, r0
 800a080:	f300 808e 	bgt.w	800a1a0 <_dtoa_r+0x990>
 800a084:	9b06      	ldr	r3, [sp, #24]
 800a086:	2b02      	cmp	r3, #2
 800a088:	dc51      	bgt.n	800a12e <_dtoa_r+0x91e>
 800a08a:	e089      	b.n	800a1a0 <_dtoa_r+0x990>
 800a08c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a08e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a092:	e74b      	b.n	8009f2c <_dtoa_r+0x71c>
 800a094:	9b03      	ldr	r3, [sp, #12]
 800a096:	1e5e      	subs	r6, r3, #1
 800a098:	9b07      	ldr	r3, [sp, #28]
 800a09a:	42b3      	cmp	r3, r6
 800a09c:	bfbf      	itttt	lt
 800a09e:	9b07      	ldrlt	r3, [sp, #28]
 800a0a0:	9607      	strlt	r6, [sp, #28]
 800a0a2:	1af2      	sublt	r2, r6, r3
 800a0a4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800a0a6:	bfb6      	itet	lt
 800a0a8:	189b      	addlt	r3, r3, r2
 800a0aa:	1b9e      	subge	r6, r3, r6
 800a0ac:	930a      	strlt	r3, [sp, #40]	; 0x28
 800a0ae:	9b03      	ldr	r3, [sp, #12]
 800a0b0:	bfb8      	it	lt
 800a0b2:	2600      	movlt	r6, #0
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	bfb7      	itett	lt
 800a0b8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800a0bc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800a0c0:	1a9d      	sublt	r5, r3, r2
 800a0c2:	2300      	movlt	r3, #0
 800a0c4:	e734      	b.n	8009f30 <_dtoa_r+0x720>
 800a0c6:	9e07      	ldr	r6, [sp, #28]
 800a0c8:	9d04      	ldr	r5, [sp, #16]
 800a0ca:	9f08      	ldr	r7, [sp, #32]
 800a0cc:	e73b      	b.n	8009f46 <_dtoa_r+0x736>
 800a0ce:	9a07      	ldr	r2, [sp, #28]
 800a0d0:	e767      	b.n	8009fa2 <_dtoa_r+0x792>
 800a0d2:	9b06      	ldr	r3, [sp, #24]
 800a0d4:	2b01      	cmp	r3, #1
 800a0d6:	dc18      	bgt.n	800a10a <_dtoa_r+0x8fa>
 800a0d8:	f1ba 0f00 	cmp.w	sl, #0
 800a0dc:	d115      	bne.n	800a10a <_dtoa_r+0x8fa>
 800a0de:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a0e2:	b993      	cbnz	r3, 800a10a <_dtoa_r+0x8fa>
 800a0e4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a0e8:	0d1b      	lsrs	r3, r3, #20
 800a0ea:	051b      	lsls	r3, r3, #20
 800a0ec:	b183      	cbz	r3, 800a110 <_dtoa_r+0x900>
 800a0ee:	9b04      	ldr	r3, [sp, #16]
 800a0f0:	3301      	adds	r3, #1
 800a0f2:	9304      	str	r3, [sp, #16]
 800a0f4:	9b05      	ldr	r3, [sp, #20]
 800a0f6:	3301      	adds	r3, #1
 800a0f8:	9305      	str	r3, [sp, #20]
 800a0fa:	f04f 0801 	mov.w	r8, #1
 800a0fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a100:	2b00      	cmp	r3, #0
 800a102:	f47f af6a 	bne.w	8009fda <_dtoa_r+0x7ca>
 800a106:	2001      	movs	r0, #1
 800a108:	e76f      	b.n	8009fea <_dtoa_r+0x7da>
 800a10a:	f04f 0800 	mov.w	r8, #0
 800a10e:	e7f6      	b.n	800a0fe <_dtoa_r+0x8ee>
 800a110:	4698      	mov	r8, r3
 800a112:	e7f4      	b.n	800a0fe <_dtoa_r+0x8ee>
 800a114:	f43f af7d 	beq.w	800a012 <_dtoa_r+0x802>
 800a118:	4618      	mov	r0, r3
 800a11a:	301c      	adds	r0, #28
 800a11c:	e772      	b.n	800a004 <_dtoa_r+0x7f4>
 800a11e:	9b03      	ldr	r3, [sp, #12]
 800a120:	2b00      	cmp	r3, #0
 800a122:	dc37      	bgt.n	800a194 <_dtoa_r+0x984>
 800a124:	9b06      	ldr	r3, [sp, #24]
 800a126:	2b02      	cmp	r3, #2
 800a128:	dd34      	ble.n	800a194 <_dtoa_r+0x984>
 800a12a:	9b03      	ldr	r3, [sp, #12]
 800a12c:	9302      	str	r3, [sp, #8]
 800a12e:	9b02      	ldr	r3, [sp, #8]
 800a130:	b96b      	cbnz	r3, 800a14e <_dtoa_r+0x93e>
 800a132:	4631      	mov	r1, r6
 800a134:	2205      	movs	r2, #5
 800a136:	4620      	mov	r0, r4
 800a138:	f000 fe28 	bl	800ad8c <__multadd>
 800a13c:	4601      	mov	r1, r0
 800a13e:	4606      	mov	r6, r0
 800a140:	ee18 0a10 	vmov	r0, s16
 800a144:	f001 f88c 	bl	800b260 <__mcmp>
 800a148:	2800      	cmp	r0, #0
 800a14a:	f73f adbb 	bgt.w	8009cc4 <_dtoa_r+0x4b4>
 800a14e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a150:	9d01      	ldr	r5, [sp, #4]
 800a152:	43db      	mvns	r3, r3
 800a154:	9300      	str	r3, [sp, #0]
 800a156:	f04f 0800 	mov.w	r8, #0
 800a15a:	4631      	mov	r1, r6
 800a15c:	4620      	mov	r0, r4
 800a15e:	f000 fdf3 	bl	800ad48 <_Bfree>
 800a162:	2f00      	cmp	r7, #0
 800a164:	f43f aea4 	beq.w	8009eb0 <_dtoa_r+0x6a0>
 800a168:	f1b8 0f00 	cmp.w	r8, #0
 800a16c:	d005      	beq.n	800a17a <_dtoa_r+0x96a>
 800a16e:	45b8      	cmp	r8, r7
 800a170:	d003      	beq.n	800a17a <_dtoa_r+0x96a>
 800a172:	4641      	mov	r1, r8
 800a174:	4620      	mov	r0, r4
 800a176:	f000 fde7 	bl	800ad48 <_Bfree>
 800a17a:	4639      	mov	r1, r7
 800a17c:	4620      	mov	r0, r4
 800a17e:	f000 fde3 	bl	800ad48 <_Bfree>
 800a182:	e695      	b.n	8009eb0 <_dtoa_r+0x6a0>
 800a184:	2600      	movs	r6, #0
 800a186:	4637      	mov	r7, r6
 800a188:	e7e1      	b.n	800a14e <_dtoa_r+0x93e>
 800a18a:	9700      	str	r7, [sp, #0]
 800a18c:	4637      	mov	r7, r6
 800a18e:	e599      	b.n	8009cc4 <_dtoa_r+0x4b4>
 800a190:	40240000 	.word	0x40240000
 800a194:	9b08      	ldr	r3, [sp, #32]
 800a196:	2b00      	cmp	r3, #0
 800a198:	f000 80ca 	beq.w	800a330 <_dtoa_r+0xb20>
 800a19c:	9b03      	ldr	r3, [sp, #12]
 800a19e:	9302      	str	r3, [sp, #8]
 800a1a0:	2d00      	cmp	r5, #0
 800a1a2:	dd05      	ble.n	800a1b0 <_dtoa_r+0x9a0>
 800a1a4:	4639      	mov	r1, r7
 800a1a6:	462a      	mov	r2, r5
 800a1a8:	4620      	mov	r0, r4
 800a1aa:	f000 ffe9 	bl	800b180 <__lshift>
 800a1ae:	4607      	mov	r7, r0
 800a1b0:	f1b8 0f00 	cmp.w	r8, #0
 800a1b4:	d05b      	beq.n	800a26e <_dtoa_r+0xa5e>
 800a1b6:	6879      	ldr	r1, [r7, #4]
 800a1b8:	4620      	mov	r0, r4
 800a1ba:	f000 fd85 	bl	800acc8 <_Balloc>
 800a1be:	4605      	mov	r5, r0
 800a1c0:	b928      	cbnz	r0, 800a1ce <_dtoa_r+0x9be>
 800a1c2:	4b87      	ldr	r3, [pc, #540]	; (800a3e0 <_dtoa_r+0xbd0>)
 800a1c4:	4602      	mov	r2, r0
 800a1c6:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a1ca:	f7ff bb3b 	b.w	8009844 <_dtoa_r+0x34>
 800a1ce:	693a      	ldr	r2, [r7, #16]
 800a1d0:	3202      	adds	r2, #2
 800a1d2:	0092      	lsls	r2, r2, #2
 800a1d4:	f107 010c 	add.w	r1, r7, #12
 800a1d8:	300c      	adds	r0, #12
 800a1da:	f7fd fbb2 	bl	8007942 <memcpy>
 800a1de:	2201      	movs	r2, #1
 800a1e0:	4629      	mov	r1, r5
 800a1e2:	4620      	mov	r0, r4
 800a1e4:	f000 ffcc 	bl	800b180 <__lshift>
 800a1e8:	9b01      	ldr	r3, [sp, #4]
 800a1ea:	f103 0901 	add.w	r9, r3, #1
 800a1ee:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800a1f2:	4413      	add	r3, r2
 800a1f4:	9305      	str	r3, [sp, #20]
 800a1f6:	f00a 0301 	and.w	r3, sl, #1
 800a1fa:	46b8      	mov	r8, r7
 800a1fc:	9304      	str	r3, [sp, #16]
 800a1fe:	4607      	mov	r7, r0
 800a200:	4631      	mov	r1, r6
 800a202:	ee18 0a10 	vmov	r0, s16
 800a206:	f7ff fa75 	bl	80096f4 <quorem>
 800a20a:	4641      	mov	r1, r8
 800a20c:	9002      	str	r0, [sp, #8]
 800a20e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a212:	ee18 0a10 	vmov	r0, s16
 800a216:	f001 f823 	bl	800b260 <__mcmp>
 800a21a:	463a      	mov	r2, r7
 800a21c:	9003      	str	r0, [sp, #12]
 800a21e:	4631      	mov	r1, r6
 800a220:	4620      	mov	r0, r4
 800a222:	f001 f839 	bl	800b298 <__mdiff>
 800a226:	68c2      	ldr	r2, [r0, #12]
 800a228:	f109 3bff 	add.w	fp, r9, #4294967295
 800a22c:	4605      	mov	r5, r0
 800a22e:	bb02      	cbnz	r2, 800a272 <_dtoa_r+0xa62>
 800a230:	4601      	mov	r1, r0
 800a232:	ee18 0a10 	vmov	r0, s16
 800a236:	f001 f813 	bl	800b260 <__mcmp>
 800a23a:	4602      	mov	r2, r0
 800a23c:	4629      	mov	r1, r5
 800a23e:	4620      	mov	r0, r4
 800a240:	9207      	str	r2, [sp, #28]
 800a242:	f000 fd81 	bl	800ad48 <_Bfree>
 800a246:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800a24a:	ea43 0102 	orr.w	r1, r3, r2
 800a24e:	9b04      	ldr	r3, [sp, #16]
 800a250:	430b      	orrs	r3, r1
 800a252:	464d      	mov	r5, r9
 800a254:	d10f      	bne.n	800a276 <_dtoa_r+0xa66>
 800a256:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a25a:	d02a      	beq.n	800a2b2 <_dtoa_r+0xaa2>
 800a25c:	9b03      	ldr	r3, [sp, #12]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	dd02      	ble.n	800a268 <_dtoa_r+0xa58>
 800a262:	9b02      	ldr	r3, [sp, #8]
 800a264:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800a268:	f88b a000 	strb.w	sl, [fp]
 800a26c:	e775      	b.n	800a15a <_dtoa_r+0x94a>
 800a26e:	4638      	mov	r0, r7
 800a270:	e7ba      	b.n	800a1e8 <_dtoa_r+0x9d8>
 800a272:	2201      	movs	r2, #1
 800a274:	e7e2      	b.n	800a23c <_dtoa_r+0xa2c>
 800a276:	9b03      	ldr	r3, [sp, #12]
 800a278:	2b00      	cmp	r3, #0
 800a27a:	db04      	blt.n	800a286 <_dtoa_r+0xa76>
 800a27c:	9906      	ldr	r1, [sp, #24]
 800a27e:	430b      	orrs	r3, r1
 800a280:	9904      	ldr	r1, [sp, #16]
 800a282:	430b      	orrs	r3, r1
 800a284:	d122      	bne.n	800a2cc <_dtoa_r+0xabc>
 800a286:	2a00      	cmp	r2, #0
 800a288:	ddee      	ble.n	800a268 <_dtoa_r+0xa58>
 800a28a:	ee18 1a10 	vmov	r1, s16
 800a28e:	2201      	movs	r2, #1
 800a290:	4620      	mov	r0, r4
 800a292:	f000 ff75 	bl	800b180 <__lshift>
 800a296:	4631      	mov	r1, r6
 800a298:	ee08 0a10 	vmov	s16, r0
 800a29c:	f000 ffe0 	bl	800b260 <__mcmp>
 800a2a0:	2800      	cmp	r0, #0
 800a2a2:	dc03      	bgt.n	800a2ac <_dtoa_r+0xa9c>
 800a2a4:	d1e0      	bne.n	800a268 <_dtoa_r+0xa58>
 800a2a6:	f01a 0f01 	tst.w	sl, #1
 800a2aa:	d0dd      	beq.n	800a268 <_dtoa_r+0xa58>
 800a2ac:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a2b0:	d1d7      	bne.n	800a262 <_dtoa_r+0xa52>
 800a2b2:	2339      	movs	r3, #57	; 0x39
 800a2b4:	f88b 3000 	strb.w	r3, [fp]
 800a2b8:	462b      	mov	r3, r5
 800a2ba:	461d      	mov	r5, r3
 800a2bc:	3b01      	subs	r3, #1
 800a2be:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a2c2:	2a39      	cmp	r2, #57	; 0x39
 800a2c4:	d071      	beq.n	800a3aa <_dtoa_r+0xb9a>
 800a2c6:	3201      	adds	r2, #1
 800a2c8:	701a      	strb	r2, [r3, #0]
 800a2ca:	e746      	b.n	800a15a <_dtoa_r+0x94a>
 800a2cc:	2a00      	cmp	r2, #0
 800a2ce:	dd07      	ble.n	800a2e0 <_dtoa_r+0xad0>
 800a2d0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a2d4:	d0ed      	beq.n	800a2b2 <_dtoa_r+0xaa2>
 800a2d6:	f10a 0301 	add.w	r3, sl, #1
 800a2da:	f88b 3000 	strb.w	r3, [fp]
 800a2de:	e73c      	b.n	800a15a <_dtoa_r+0x94a>
 800a2e0:	9b05      	ldr	r3, [sp, #20]
 800a2e2:	f809 ac01 	strb.w	sl, [r9, #-1]
 800a2e6:	4599      	cmp	r9, r3
 800a2e8:	d047      	beq.n	800a37a <_dtoa_r+0xb6a>
 800a2ea:	ee18 1a10 	vmov	r1, s16
 800a2ee:	2300      	movs	r3, #0
 800a2f0:	220a      	movs	r2, #10
 800a2f2:	4620      	mov	r0, r4
 800a2f4:	f000 fd4a 	bl	800ad8c <__multadd>
 800a2f8:	45b8      	cmp	r8, r7
 800a2fa:	ee08 0a10 	vmov	s16, r0
 800a2fe:	f04f 0300 	mov.w	r3, #0
 800a302:	f04f 020a 	mov.w	r2, #10
 800a306:	4641      	mov	r1, r8
 800a308:	4620      	mov	r0, r4
 800a30a:	d106      	bne.n	800a31a <_dtoa_r+0xb0a>
 800a30c:	f000 fd3e 	bl	800ad8c <__multadd>
 800a310:	4680      	mov	r8, r0
 800a312:	4607      	mov	r7, r0
 800a314:	f109 0901 	add.w	r9, r9, #1
 800a318:	e772      	b.n	800a200 <_dtoa_r+0x9f0>
 800a31a:	f000 fd37 	bl	800ad8c <__multadd>
 800a31e:	4639      	mov	r1, r7
 800a320:	4680      	mov	r8, r0
 800a322:	2300      	movs	r3, #0
 800a324:	220a      	movs	r2, #10
 800a326:	4620      	mov	r0, r4
 800a328:	f000 fd30 	bl	800ad8c <__multadd>
 800a32c:	4607      	mov	r7, r0
 800a32e:	e7f1      	b.n	800a314 <_dtoa_r+0xb04>
 800a330:	9b03      	ldr	r3, [sp, #12]
 800a332:	9302      	str	r3, [sp, #8]
 800a334:	9d01      	ldr	r5, [sp, #4]
 800a336:	ee18 0a10 	vmov	r0, s16
 800a33a:	4631      	mov	r1, r6
 800a33c:	f7ff f9da 	bl	80096f4 <quorem>
 800a340:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a344:	9b01      	ldr	r3, [sp, #4]
 800a346:	f805 ab01 	strb.w	sl, [r5], #1
 800a34a:	1aea      	subs	r2, r5, r3
 800a34c:	9b02      	ldr	r3, [sp, #8]
 800a34e:	4293      	cmp	r3, r2
 800a350:	dd09      	ble.n	800a366 <_dtoa_r+0xb56>
 800a352:	ee18 1a10 	vmov	r1, s16
 800a356:	2300      	movs	r3, #0
 800a358:	220a      	movs	r2, #10
 800a35a:	4620      	mov	r0, r4
 800a35c:	f000 fd16 	bl	800ad8c <__multadd>
 800a360:	ee08 0a10 	vmov	s16, r0
 800a364:	e7e7      	b.n	800a336 <_dtoa_r+0xb26>
 800a366:	9b02      	ldr	r3, [sp, #8]
 800a368:	2b00      	cmp	r3, #0
 800a36a:	bfc8      	it	gt
 800a36c:	461d      	movgt	r5, r3
 800a36e:	9b01      	ldr	r3, [sp, #4]
 800a370:	bfd8      	it	le
 800a372:	2501      	movle	r5, #1
 800a374:	441d      	add	r5, r3
 800a376:	f04f 0800 	mov.w	r8, #0
 800a37a:	ee18 1a10 	vmov	r1, s16
 800a37e:	2201      	movs	r2, #1
 800a380:	4620      	mov	r0, r4
 800a382:	f000 fefd 	bl	800b180 <__lshift>
 800a386:	4631      	mov	r1, r6
 800a388:	ee08 0a10 	vmov	s16, r0
 800a38c:	f000 ff68 	bl	800b260 <__mcmp>
 800a390:	2800      	cmp	r0, #0
 800a392:	dc91      	bgt.n	800a2b8 <_dtoa_r+0xaa8>
 800a394:	d102      	bne.n	800a39c <_dtoa_r+0xb8c>
 800a396:	f01a 0f01 	tst.w	sl, #1
 800a39a:	d18d      	bne.n	800a2b8 <_dtoa_r+0xaa8>
 800a39c:	462b      	mov	r3, r5
 800a39e:	461d      	mov	r5, r3
 800a3a0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a3a4:	2a30      	cmp	r2, #48	; 0x30
 800a3a6:	d0fa      	beq.n	800a39e <_dtoa_r+0xb8e>
 800a3a8:	e6d7      	b.n	800a15a <_dtoa_r+0x94a>
 800a3aa:	9a01      	ldr	r2, [sp, #4]
 800a3ac:	429a      	cmp	r2, r3
 800a3ae:	d184      	bne.n	800a2ba <_dtoa_r+0xaaa>
 800a3b0:	9b00      	ldr	r3, [sp, #0]
 800a3b2:	3301      	adds	r3, #1
 800a3b4:	9300      	str	r3, [sp, #0]
 800a3b6:	2331      	movs	r3, #49	; 0x31
 800a3b8:	7013      	strb	r3, [r2, #0]
 800a3ba:	e6ce      	b.n	800a15a <_dtoa_r+0x94a>
 800a3bc:	4b09      	ldr	r3, [pc, #36]	; (800a3e4 <_dtoa_r+0xbd4>)
 800a3be:	f7ff ba95 	b.w	80098ec <_dtoa_r+0xdc>
 800a3c2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	f47f aa6e 	bne.w	80098a6 <_dtoa_r+0x96>
 800a3ca:	4b07      	ldr	r3, [pc, #28]	; (800a3e8 <_dtoa_r+0xbd8>)
 800a3cc:	f7ff ba8e 	b.w	80098ec <_dtoa_r+0xdc>
 800a3d0:	9b02      	ldr	r3, [sp, #8]
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	dcae      	bgt.n	800a334 <_dtoa_r+0xb24>
 800a3d6:	9b06      	ldr	r3, [sp, #24]
 800a3d8:	2b02      	cmp	r3, #2
 800a3da:	f73f aea8 	bgt.w	800a12e <_dtoa_r+0x91e>
 800a3de:	e7a9      	b.n	800a334 <_dtoa_r+0xb24>
 800a3e0:	0800c4f8 	.word	0x0800c4f8
 800a3e4:	0800c2f8 	.word	0x0800c2f8
 800a3e8:	0800c479 	.word	0x0800c479

0800a3ec <__sflush_r>:
 800a3ec:	898a      	ldrh	r2, [r1, #12]
 800a3ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3f2:	4605      	mov	r5, r0
 800a3f4:	0710      	lsls	r0, r2, #28
 800a3f6:	460c      	mov	r4, r1
 800a3f8:	d458      	bmi.n	800a4ac <__sflush_r+0xc0>
 800a3fa:	684b      	ldr	r3, [r1, #4]
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	dc05      	bgt.n	800a40c <__sflush_r+0x20>
 800a400:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a402:	2b00      	cmp	r3, #0
 800a404:	dc02      	bgt.n	800a40c <__sflush_r+0x20>
 800a406:	2000      	movs	r0, #0
 800a408:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a40c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a40e:	2e00      	cmp	r6, #0
 800a410:	d0f9      	beq.n	800a406 <__sflush_r+0x1a>
 800a412:	2300      	movs	r3, #0
 800a414:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a418:	682f      	ldr	r7, [r5, #0]
 800a41a:	602b      	str	r3, [r5, #0]
 800a41c:	d032      	beq.n	800a484 <__sflush_r+0x98>
 800a41e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a420:	89a3      	ldrh	r3, [r4, #12]
 800a422:	075a      	lsls	r2, r3, #29
 800a424:	d505      	bpl.n	800a432 <__sflush_r+0x46>
 800a426:	6863      	ldr	r3, [r4, #4]
 800a428:	1ac0      	subs	r0, r0, r3
 800a42a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a42c:	b10b      	cbz	r3, 800a432 <__sflush_r+0x46>
 800a42e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a430:	1ac0      	subs	r0, r0, r3
 800a432:	2300      	movs	r3, #0
 800a434:	4602      	mov	r2, r0
 800a436:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a438:	6a21      	ldr	r1, [r4, #32]
 800a43a:	4628      	mov	r0, r5
 800a43c:	47b0      	blx	r6
 800a43e:	1c43      	adds	r3, r0, #1
 800a440:	89a3      	ldrh	r3, [r4, #12]
 800a442:	d106      	bne.n	800a452 <__sflush_r+0x66>
 800a444:	6829      	ldr	r1, [r5, #0]
 800a446:	291d      	cmp	r1, #29
 800a448:	d82c      	bhi.n	800a4a4 <__sflush_r+0xb8>
 800a44a:	4a2a      	ldr	r2, [pc, #168]	; (800a4f4 <__sflush_r+0x108>)
 800a44c:	40ca      	lsrs	r2, r1
 800a44e:	07d6      	lsls	r6, r2, #31
 800a450:	d528      	bpl.n	800a4a4 <__sflush_r+0xb8>
 800a452:	2200      	movs	r2, #0
 800a454:	6062      	str	r2, [r4, #4]
 800a456:	04d9      	lsls	r1, r3, #19
 800a458:	6922      	ldr	r2, [r4, #16]
 800a45a:	6022      	str	r2, [r4, #0]
 800a45c:	d504      	bpl.n	800a468 <__sflush_r+0x7c>
 800a45e:	1c42      	adds	r2, r0, #1
 800a460:	d101      	bne.n	800a466 <__sflush_r+0x7a>
 800a462:	682b      	ldr	r3, [r5, #0]
 800a464:	b903      	cbnz	r3, 800a468 <__sflush_r+0x7c>
 800a466:	6560      	str	r0, [r4, #84]	; 0x54
 800a468:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a46a:	602f      	str	r7, [r5, #0]
 800a46c:	2900      	cmp	r1, #0
 800a46e:	d0ca      	beq.n	800a406 <__sflush_r+0x1a>
 800a470:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a474:	4299      	cmp	r1, r3
 800a476:	d002      	beq.n	800a47e <__sflush_r+0x92>
 800a478:	4628      	mov	r0, r5
 800a47a:	f001 f8fd 	bl	800b678 <_free_r>
 800a47e:	2000      	movs	r0, #0
 800a480:	6360      	str	r0, [r4, #52]	; 0x34
 800a482:	e7c1      	b.n	800a408 <__sflush_r+0x1c>
 800a484:	6a21      	ldr	r1, [r4, #32]
 800a486:	2301      	movs	r3, #1
 800a488:	4628      	mov	r0, r5
 800a48a:	47b0      	blx	r6
 800a48c:	1c41      	adds	r1, r0, #1
 800a48e:	d1c7      	bne.n	800a420 <__sflush_r+0x34>
 800a490:	682b      	ldr	r3, [r5, #0]
 800a492:	2b00      	cmp	r3, #0
 800a494:	d0c4      	beq.n	800a420 <__sflush_r+0x34>
 800a496:	2b1d      	cmp	r3, #29
 800a498:	d001      	beq.n	800a49e <__sflush_r+0xb2>
 800a49a:	2b16      	cmp	r3, #22
 800a49c:	d101      	bne.n	800a4a2 <__sflush_r+0xb6>
 800a49e:	602f      	str	r7, [r5, #0]
 800a4a0:	e7b1      	b.n	800a406 <__sflush_r+0x1a>
 800a4a2:	89a3      	ldrh	r3, [r4, #12]
 800a4a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a4a8:	81a3      	strh	r3, [r4, #12]
 800a4aa:	e7ad      	b.n	800a408 <__sflush_r+0x1c>
 800a4ac:	690f      	ldr	r7, [r1, #16]
 800a4ae:	2f00      	cmp	r7, #0
 800a4b0:	d0a9      	beq.n	800a406 <__sflush_r+0x1a>
 800a4b2:	0793      	lsls	r3, r2, #30
 800a4b4:	680e      	ldr	r6, [r1, #0]
 800a4b6:	bf08      	it	eq
 800a4b8:	694b      	ldreq	r3, [r1, #20]
 800a4ba:	600f      	str	r7, [r1, #0]
 800a4bc:	bf18      	it	ne
 800a4be:	2300      	movne	r3, #0
 800a4c0:	eba6 0807 	sub.w	r8, r6, r7
 800a4c4:	608b      	str	r3, [r1, #8]
 800a4c6:	f1b8 0f00 	cmp.w	r8, #0
 800a4ca:	dd9c      	ble.n	800a406 <__sflush_r+0x1a>
 800a4cc:	6a21      	ldr	r1, [r4, #32]
 800a4ce:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a4d0:	4643      	mov	r3, r8
 800a4d2:	463a      	mov	r2, r7
 800a4d4:	4628      	mov	r0, r5
 800a4d6:	47b0      	blx	r6
 800a4d8:	2800      	cmp	r0, #0
 800a4da:	dc06      	bgt.n	800a4ea <__sflush_r+0xfe>
 800a4dc:	89a3      	ldrh	r3, [r4, #12]
 800a4de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a4e2:	81a3      	strh	r3, [r4, #12]
 800a4e4:	f04f 30ff 	mov.w	r0, #4294967295
 800a4e8:	e78e      	b.n	800a408 <__sflush_r+0x1c>
 800a4ea:	4407      	add	r7, r0
 800a4ec:	eba8 0800 	sub.w	r8, r8, r0
 800a4f0:	e7e9      	b.n	800a4c6 <__sflush_r+0xda>
 800a4f2:	bf00      	nop
 800a4f4:	20400001 	.word	0x20400001

0800a4f8 <_fflush_r>:
 800a4f8:	b538      	push	{r3, r4, r5, lr}
 800a4fa:	690b      	ldr	r3, [r1, #16]
 800a4fc:	4605      	mov	r5, r0
 800a4fe:	460c      	mov	r4, r1
 800a500:	b913      	cbnz	r3, 800a508 <_fflush_r+0x10>
 800a502:	2500      	movs	r5, #0
 800a504:	4628      	mov	r0, r5
 800a506:	bd38      	pop	{r3, r4, r5, pc}
 800a508:	b118      	cbz	r0, 800a512 <_fflush_r+0x1a>
 800a50a:	6983      	ldr	r3, [r0, #24]
 800a50c:	b90b      	cbnz	r3, 800a512 <_fflush_r+0x1a>
 800a50e:	f7fd f953 	bl	80077b8 <__sinit>
 800a512:	4b14      	ldr	r3, [pc, #80]	; (800a564 <_fflush_r+0x6c>)
 800a514:	429c      	cmp	r4, r3
 800a516:	d11b      	bne.n	800a550 <_fflush_r+0x58>
 800a518:	686c      	ldr	r4, [r5, #4]
 800a51a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d0ef      	beq.n	800a502 <_fflush_r+0xa>
 800a522:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a524:	07d0      	lsls	r0, r2, #31
 800a526:	d404      	bmi.n	800a532 <_fflush_r+0x3a>
 800a528:	0599      	lsls	r1, r3, #22
 800a52a:	d402      	bmi.n	800a532 <_fflush_r+0x3a>
 800a52c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a52e:	f7fd fa06 	bl	800793e <__retarget_lock_acquire_recursive>
 800a532:	4628      	mov	r0, r5
 800a534:	4621      	mov	r1, r4
 800a536:	f7ff ff59 	bl	800a3ec <__sflush_r>
 800a53a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a53c:	07da      	lsls	r2, r3, #31
 800a53e:	4605      	mov	r5, r0
 800a540:	d4e0      	bmi.n	800a504 <_fflush_r+0xc>
 800a542:	89a3      	ldrh	r3, [r4, #12]
 800a544:	059b      	lsls	r3, r3, #22
 800a546:	d4dd      	bmi.n	800a504 <_fflush_r+0xc>
 800a548:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a54a:	f7fd f9f9 	bl	8007940 <__retarget_lock_release_recursive>
 800a54e:	e7d9      	b.n	800a504 <_fflush_r+0xc>
 800a550:	4b05      	ldr	r3, [pc, #20]	; (800a568 <_fflush_r+0x70>)
 800a552:	429c      	cmp	r4, r3
 800a554:	d101      	bne.n	800a55a <_fflush_r+0x62>
 800a556:	68ac      	ldr	r4, [r5, #8]
 800a558:	e7df      	b.n	800a51a <_fflush_r+0x22>
 800a55a:	4b04      	ldr	r3, [pc, #16]	; (800a56c <_fflush_r+0x74>)
 800a55c:	429c      	cmp	r4, r3
 800a55e:	bf08      	it	eq
 800a560:	68ec      	ldreq	r4, [r5, #12]
 800a562:	e7da      	b.n	800a51a <_fflush_r+0x22>
 800a564:	0800c2a4 	.word	0x0800c2a4
 800a568:	0800c2c4 	.word	0x0800c2c4
 800a56c:	0800c284 	.word	0x0800c284

0800a570 <rshift>:
 800a570:	6903      	ldr	r3, [r0, #16]
 800a572:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a576:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a57a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a57e:	f100 0414 	add.w	r4, r0, #20
 800a582:	dd45      	ble.n	800a610 <rshift+0xa0>
 800a584:	f011 011f 	ands.w	r1, r1, #31
 800a588:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a58c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a590:	d10c      	bne.n	800a5ac <rshift+0x3c>
 800a592:	f100 0710 	add.w	r7, r0, #16
 800a596:	4629      	mov	r1, r5
 800a598:	42b1      	cmp	r1, r6
 800a59a:	d334      	bcc.n	800a606 <rshift+0x96>
 800a59c:	1a9b      	subs	r3, r3, r2
 800a59e:	009b      	lsls	r3, r3, #2
 800a5a0:	1eea      	subs	r2, r5, #3
 800a5a2:	4296      	cmp	r6, r2
 800a5a4:	bf38      	it	cc
 800a5a6:	2300      	movcc	r3, #0
 800a5a8:	4423      	add	r3, r4
 800a5aa:	e015      	b.n	800a5d8 <rshift+0x68>
 800a5ac:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a5b0:	f1c1 0820 	rsb	r8, r1, #32
 800a5b4:	40cf      	lsrs	r7, r1
 800a5b6:	f105 0e04 	add.w	lr, r5, #4
 800a5ba:	46a1      	mov	r9, r4
 800a5bc:	4576      	cmp	r6, lr
 800a5be:	46f4      	mov	ip, lr
 800a5c0:	d815      	bhi.n	800a5ee <rshift+0x7e>
 800a5c2:	1a9a      	subs	r2, r3, r2
 800a5c4:	0092      	lsls	r2, r2, #2
 800a5c6:	3a04      	subs	r2, #4
 800a5c8:	3501      	adds	r5, #1
 800a5ca:	42ae      	cmp	r6, r5
 800a5cc:	bf38      	it	cc
 800a5ce:	2200      	movcc	r2, #0
 800a5d0:	18a3      	adds	r3, r4, r2
 800a5d2:	50a7      	str	r7, [r4, r2]
 800a5d4:	b107      	cbz	r7, 800a5d8 <rshift+0x68>
 800a5d6:	3304      	adds	r3, #4
 800a5d8:	1b1a      	subs	r2, r3, r4
 800a5da:	42a3      	cmp	r3, r4
 800a5dc:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a5e0:	bf08      	it	eq
 800a5e2:	2300      	moveq	r3, #0
 800a5e4:	6102      	str	r2, [r0, #16]
 800a5e6:	bf08      	it	eq
 800a5e8:	6143      	streq	r3, [r0, #20]
 800a5ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a5ee:	f8dc c000 	ldr.w	ip, [ip]
 800a5f2:	fa0c fc08 	lsl.w	ip, ip, r8
 800a5f6:	ea4c 0707 	orr.w	r7, ip, r7
 800a5fa:	f849 7b04 	str.w	r7, [r9], #4
 800a5fe:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a602:	40cf      	lsrs	r7, r1
 800a604:	e7da      	b.n	800a5bc <rshift+0x4c>
 800a606:	f851 cb04 	ldr.w	ip, [r1], #4
 800a60a:	f847 cf04 	str.w	ip, [r7, #4]!
 800a60e:	e7c3      	b.n	800a598 <rshift+0x28>
 800a610:	4623      	mov	r3, r4
 800a612:	e7e1      	b.n	800a5d8 <rshift+0x68>

0800a614 <__hexdig_fun>:
 800a614:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800a618:	2b09      	cmp	r3, #9
 800a61a:	d802      	bhi.n	800a622 <__hexdig_fun+0xe>
 800a61c:	3820      	subs	r0, #32
 800a61e:	b2c0      	uxtb	r0, r0
 800a620:	4770      	bx	lr
 800a622:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800a626:	2b05      	cmp	r3, #5
 800a628:	d801      	bhi.n	800a62e <__hexdig_fun+0x1a>
 800a62a:	3847      	subs	r0, #71	; 0x47
 800a62c:	e7f7      	b.n	800a61e <__hexdig_fun+0xa>
 800a62e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800a632:	2b05      	cmp	r3, #5
 800a634:	d801      	bhi.n	800a63a <__hexdig_fun+0x26>
 800a636:	3827      	subs	r0, #39	; 0x27
 800a638:	e7f1      	b.n	800a61e <__hexdig_fun+0xa>
 800a63a:	2000      	movs	r0, #0
 800a63c:	4770      	bx	lr
	...

0800a640 <__gethex>:
 800a640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a644:	ed2d 8b02 	vpush	{d8}
 800a648:	b089      	sub	sp, #36	; 0x24
 800a64a:	ee08 0a10 	vmov	s16, r0
 800a64e:	9304      	str	r3, [sp, #16]
 800a650:	4bb4      	ldr	r3, [pc, #720]	; (800a924 <__gethex+0x2e4>)
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	9301      	str	r3, [sp, #4]
 800a656:	4618      	mov	r0, r3
 800a658:	468b      	mov	fp, r1
 800a65a:	4690      	mov	r8, r2
 800a65c:	f7f5 fdc0 	bl	80001e0 <strlen>
 800a660:	9b01      	ldr	r3, [sp, #4]
 800a662:	f8db 2000 	ldr.w	r2, [fp]
 800a666:	4403      	add	r3, r0
 800a668:	4682      	mov	sl, r0
 800a66a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800a66e:	9305      	str	r3, [sp, #20]
 800a670:	1c93      	adds	r3, r2, #2
 800a672:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800a676:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800a67a:	32fe      	adds	r2, #254	; 0xfe
 800a67c:	18d1      	adds	r1, r2, r3
 800a67e:	461f      	mov	r7, r3
 800a680:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a684:	9100      	str	r1, [sp, #0]
 800a686:	2830      	cmp	r0, #48	; 0x30
 800a688:	d0f8      	beq.n	800a67c <__gethex+0x3c>
 800a68a:	f7ff ffc3 	bl	800a614 <__hexdig_fun>
 800a68e:	4604      	mov	r4, r0
 800a690:	2800      	cmp	r0, #0
 800a692:	d13a      	bne.n	800a70a <__gethex+0xca>
 800a694:	9901      	ldr	r1, [sp, #4]
 800a696:	4652      	mov	r2, sl
 800a698:	4638      	mov	r0, r7
 800a69a:	f001 f9b1 	bl	800ba00 <strncmp>
 800a69e:	4605      	mov	r5, r0
 800a6a0:	2800      	cmp	r0, #0
 800a6a2:	d168      	bne.n	800a776 <__gethex+0x136>
 800a6a4:	f817 000a 	ldrb.w	r0, [r7, sl]
 800a6a8:	eb07 060a 	add.w	r6, r7, sl
 800a6ac:	f7ff ffb2 	bl	800a614 <__hexdig_fun>
 800a6b0:	2800      	cmp	r0, #0
 800a6b2:	d062      	beq.n	800a77a <__gethex+0x13a>
 800a6b4:	4633      	mov	r3, r6
 800a6b6:	7818      	ldrb	r0, [r3, #0]
 800a6b8:	2830      	cmp	r0, #48	; 0x30
 800a6ba:	461f      	mov	r7, r3
 800a6bc:	f103 0301 	add.w	r3, r3, #1
 800a6c0:	d0f9      	beq.n	800a6b6 <__gethex+0x76>
 800a6c2:	f7ff ffa7 	bl	800a614 <__hexdig_fun>
 800a6c6:	2301      	movs	r3, #1
 800a6c8:	fab0 f480 	clz	r4, r0
 800a6cc:	0964      	lsrs	r4, r4, #5
 800a6ce:	4635      	mov	r5, r6
 800a6d0:	9300      	str	r3, [sp, #0]
 800a6d2:	463a      	mov	r2, r7
 800a6d4:	4616      	mov	r6, r2
 800a6d6:	3201      	adds	r2, #1
 800a6d8:	7830      	ldrb	r0, [r6, #0]
 800a6da:	f7ff ff9b 	bl	800a614 <__hexdig_fun>
 800a6de:	2800      	cmp	r0, #0
 800a6e0:	d1f8      	bne.n	800a6d4 <__gethex+0x94>
 800a6e2:	9901      	ldr	r1, [sp, #4]
 800a6e4:	4652      	mov	r2, sl
 800a6e6:	4630      	mov	r0, r6
 800a6e8:	f001 f98a 	bl	800ba00 <strncmp>
 800a6ec:	b980      	cbnz	r0, 800a710 <__gethex+0xd0>
 800a6ee:	b94d      	cbnz	r5, 800a704 <__gethex+0xc4>
 800a6f0:	eb06 050a 	add.w	r5, r6, sl
 800a6f4:	462a      	mov	r2, r5
 800a6f6:	4616      	mov	r6, r2
 800a6f8:	3201      	adds	r2, #1
 800a6fa:	7830      	ldrb	r0, [r6, #0]
 800a6fc:	f7ff ff8a 	bl	800a614 <__hexdig_fun>
 800a700:	2800      	cmp	r0, #0
 800a702:	d1f8      	bne.n	800a6f6 <__gethex+0xb6>
 800a704:	1bad      	subs	r5, r5, r6
 800a706:	00ad      	lsls	r5, r5, #2
 800a708:	e004      	b.n	800a714 <__gethex+0xd4>
 800a70a:	2400      	movs	r4, #0
 800a70c:	4625      	mov	r5, r4
 800a70e:	e7e0      	b.n	800a6d2 <__gethex+0x92>
 800a710:	2d00      	cmp	r5, #0
 800a712:	d1f7      	bne.n	800a704 <__gethex+0xc4>
 800a714:	7833      	ldrb	r3, [r6, #0]
 800a716:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a71a:	2b50      	cmp	r3, #80	; 0x50
 800a71c:	d13b      	bne.n	800a796 <__gethex+0x156>
 800a71e:	7873      	ldrb	r3, [r6, #1]
 800a720:	2b2b      	cmp	r3, #43	; 0x2b
 800a722:	d02c      	beq.n	800a77e <__gethex+0x13e>
 800a724:	2b2d      	cmp	r3, #45	; 0x2d
 800a726:	d02e      	beq.n	800a786 <__gethex+0x146>
 800a728:	1c71      	adds	r1, r6, #1
 800a72a:	f04f 0900 	mov.w	r9, #0
 800a72e:	7808      	ldrb	r0, [r1, #0]
 800a730:	f7ff ff70 	bl	800a614 <__hexdig_fun>
 800a734:	1e43      	subs	r3, r0, #1
 800a736:	b2db      	uxtb	r3, r3
 800a738:	2b18      	cmp	r3, #24
 800a73a:	d82c      	bhi.n	800a796 <__gethex+0x156>
 800a73c:	f1a0 0210 	sub.w	r2, r0, #16
 800a740:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a744:	f7ff ff66 	bl	800a614 <__hexdig_fun>
 800a748:	1e43      	subs	r3, r0, #1
 800a74a:	b2db      	uxtb	r3, r3
 800a74c:	2b18      	cmp	r3, #24
 800a74e:	d91d      	bls.n	800a78c <__gethex+0x14c>
 800a750:	f1b9 0f00 	cmp.w	r9, #0
 800a754:	d000      	beq.n	800a758 <__gethex+0x118>
 800a756:	4252      	negs	r2, r2
 800a758:	4415      	add	r5, r2
 800a75a:	f8cb 1000 	str.w	r1, [fp]
 800a75e:	b1e4      	cbz	r4, 800a79a <__gethex+0x15a>
 800a760:	9b00      	ldr	r3, [sp, #0]
 800a762:	2b00      	cmp	r3, #0
 800a764:	bf14      	ite	ne
 800a766:	2700      	movne	r7, #0
 800a768:	2706      	moveq	r7, #6
 800a76a:	4638      	mov	r0, r7
 800a76c:	b009      	add	sp, #36	; 0x24
 800a76e:	ecbd 8b02 	vpop	{d8}
 800a772:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a776:	463e      	mov	r6, r7
 800a778:	4625      	mov	r5, r4
 800a77a:	2401      	movs	r4, #1
 800a77c:	e7ca      	b.n	800a714 <__gethex+0xd4>
 800a77e:	f04f 0900 	mov.w	r9, #0
 800a782:	1cb1      	adds	r1, r6, #2
 800a784:	e7d3      	b.n	800a72e <__gethex+0xee>
 800a786:	f04f 0901 	mov.w	r9, #1
 800a78a:	e7fa      	b.n	800a782 <__gethex+0x142>
 800a78c:	230a      	movs	r3, #10
 800a78e:	fb03 0202 	mla	r2, r3, r2, r0
 800a792:	3a10      	subs	r2, #16
 800a794:	e7d4      	b.n	800a740 <__gethex+0x100>
 800a796:	4631      	mov	r1, r6
 800a798:	e7df      	b.n	800a75a <__gethex+0x11a>
 800a79a:	1bf3      	subs	r3, r6, r7
 800a79c:	3b01      	subs	r3, #1
 800a79e:	4621      	mov	r1, r4
 800a7a0:	2b07      	cmp	r3, #7
 800a7a2:	dc0b      	bgt.n	800a7bc <__gethex+0x17c>
 800a7a4:	ee18 0a10 	vmov	r0, s16
 800a7a8:	f000 fa8e 	bl	800acc8 <_Balloc>
 800a7ac:	4604      	mov	r4, r0
 800a7ae:	b940      	cbnz	r0, 800a7c2 <__gethex+0x182>
 800a7b0:	4b5d      	ldr	r3, [pc, #372]	; (800a928 <__gethex+0x2e8>)
 800a7b2:	4602      	mov	r2, r0
 800a7b4:	21de      	movs	r1, #222	; 0xde
 800a7b6:	485d      	ldr	r0, [pc, #372]	; (800a92c <__gethex+0x2ec>)
 800a7b8:	f001 f944 	bl	800ba44 <__assert_func>
 800a7bc:	3101      	adds	r1, #1
 800a7be:	105b      	asrs	r3, r3, #1
 800a7c0:	e7ee      	b.n	800a7a0 <__gethex+0x160>
 800a7c2:	f100 0914 	add.w	r9, r0, #20
 800a7c6:	f04f 0b00 	mov.w	fp, #0
 800a7ca:	f1ca 0301 	rsb	r3, sl, #1
 800a7ce:	f8cd 9008 	str.w	r9, [sp, #8]
 800a7d2:	f8cd b000 	str.w	fp, [sp]
 800a7d6:	9306      	str	r3, [sp, #24]
 800a7d8:	42b7      	cmp	r7, r6
 800a7da:	d340      	bcc.n	800a85e <__gethex+0x21e>
 800a7dc:	9802      	ldr	r0, [sp, #8]
 800a7de:	9b00      	ldr	r3, [sp, #0]
 800a7e0:	f840 3b04 	str.w	r3, [r0], #4
 800a7e4:	eba0 0009 	sub.w	r0, r0, r9
 800a7e8:	1080      	asrs	r0, r0, #2
 800a7ea:	0146      	lsls	r6, r0, #5
 800a7ec:	6120      	str	r0, [r4, #16]
 800a7ee:	4618      	mov	r0, r3
 800a7f0:	f000 fb5c 	bl	800aeac <__hi0bits>
 800a7f4:	1a30      	subs	r0, r6, r0
 800a7f6:	f8d8 6000 	ldr.w	r6, [r8]
 800a7fa:	42b0      	cmp	r0, r6
 800a7fc:	dd63      	ble.n	800a8c6 <__gethex+0x286>
 800a7fe:	1b87      	subs	r7, r0, r6
 800a800:	4639      	mov	r1, r7
 800a802:	4620      	mov	r0, r4
 800a804:	f000 ff00 	bl	800b608 <__any_on>
 800a808:	4682      	mov	sl, r0
 800a80a:	b1a8      	cbz	r0, 800a838 <__gethex+0x1f8>
 800a80c:	1e7b      	subs	r3, r7, #1
 800a80e:	1159      	asrs	r1, r3, #5
 800a810:	f003 021f 	and.w	r2, r3, #31
 800a814:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800a818:	f04f 0a01 	mov.w	sl, #1
 800a81c:	fa0a f202 	lsl.w	r2, sl, r2
 800a820:	420a      	tst	r2, r1
 800a822:	d009      	beq.n	800a838 <__gethex+0x1f8>
 800a824:	4553      	cmp	r3, sl
 800a826:	dd05      	ble.n	800a834 <__gethex+0x1f4>
 800a828:	1eb9      	subs	r1, r7, #2
 800a82a:	4620      	mov	r0, r4
 800a82c:	f000 feec 	bl	800b608 <__any_on>
 800a830:	2800      	cmp	r0, #0
 800a832:	d145      	bne.n	800a8c0 <__gethex+0x280>
 800a834:	f04f 0a02 	mov.w	sl, #2
 800a838:	4639      	mov	r1, r7
 800a83a:	4620      	mov	r0, r4
 800a83c:	f7ff fe98 	bl	800a570 <rshift>
 800a840:	443d      	add	r5, r7
 800a842:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a846:	42ab      	cmp	r3, r5
 800a848:	da4c      	bge.n	800a8e4 <__gethex+0x2a4>
 800a84a:	ee18 0a10 	vmov	r0, s16
 800a84e:	4621      	mov	r1, r4
 800a850:	f000 fa7a 	bl	800ad48 <_Bfree>
 800a854:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a856:	2300      	movs	r3, #0
 800a858:	6013      	str	r3, [r2, #0]
 800a85a:	27a3      	movs	r7, #163	; 0xa3
 800a85c:	e785      	b.n	800a76a <__gethex+0x12a>
 800a85e:	1e73      	subs	r3, r6, #1
 800a860:	9a05      	ldr	r2, [sp, #20]
 800a862:	9303      	str	r3, [sp, #12]
 800a864:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a868:	4293      	cmp	r3, r2
 800a86a:	d019      	beq.n	800a8a0 <__gethex+0x260>
 800a86c:	f1bb 0f20 	cmp.w	fp, #32
 800a870:	d107      	bne.n	800a882 <__gethex+0x242>
 800a872:	9b02      	ldr	r3, [sp, #8]
 800a874:	9a00      	ldr	r2, [sp, #0]
 800a876:	f843 2b04 	str.w	r2, [r3], #4
 800a87a:	9302      	str	r3, [sp, #8]
 800a87c:	2300      	movs	r3, #0
 800a87e:	9300      	str	r3, [sp, #0]
 800a880:	469b      	mov	fp, r3
 800a882:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800a886:	f7ff fec5 	bl	800a614 <__hexdig_fun>
 800a88a:	9b00      	ldr	r3, [sp, #0]
 800a88c:	f000 000f 	and.w	r0, r0, #15
 800a890:	fa00 f00b 	lsl.w	r0, r0, fp
 800a894:	4303      	orrs	r3, r0
 800a896:	9300      	str	r3, [sp, #0]
 800a898:	f10b 0b04 	add.w	fp, fp, #4
 800a89c:	9b03      	ldr	r3, [sp, #12]
 800a89e:	e00d      	b.n	800a8bc <__gethex+0x27c>
 800a8a0:	9b03      	ldr	r3, [sp, #12]
 800a8a2:	9a06      	ldr	r2, [sp, #24]
 800a8a4:	4413      	add	r3, r2
 800a8a6:	42bb      	cmp	r3, r7
 800a8a8:	d3e0      	bcc.n	800a86c <__gethex+0x22c>
 800a8aa:	4618      	mov	r0, r3
 800a8ac:	9901      	ldr	r1, [sp, #4]
 800a8ae:	9307      	str	r3, [sp, #28]
 800a8b0:	4652      	mov	r2, sl
 800a8b2:	f001 f8a5 	bl	800ba00 <strncmp>
 800a8b6:	9b07      	ldr	r3, [sp, #28]
 800a8b8:	2800      	cmp	r0, #0
 800a8ba:	d1d7      	bne.n	800a86c <__gethex+0x22c>
 800a8bc:	461e      	mov	r6, r3
 800a8be:	e78b      	b.n	800a7d8 <__gethex+0x198>
 800a8c0:	f04f 0a03 	mov.w	sl, #3
 800a8c4:	e7b8      	b.n	800a838 <__gethex+0x1f8>
 800a8c6:	da0a      	bge.n	800a8de <__gethex+0x29e>
 800a8c8:	1a37      	subs	r7, r6, r0
 800a8ca:	4621      	mov	r1, r4
 800a8cc:	ee18 0a10 	vmov	r0, s16
 800a8d0:	463a      	mov	r2, r7
 800a8d2:	f000 fc55 	bl	800b180 <__lshift>
 800a8d6:	1bed      	subs	r5, r5, r7
 800a8d8:	4604      	mov	r4, r0
 800a8da:	f100 0914 	add.w	r9, r0, #20
 800a8de:	f04f 0a00 	mov.w	sl, #0
 800a8e2:	e7ae      	b.n	800a842 <__gethex+0x202>
 800a8e4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800a8e8:	42a8      	cmp	r0, r5
 800a8ea:	dd72      	ble.n	800a9d2 <__gethex+0x392>
 800a8ec:	1b45      	subs	r5, r0, r5
 800a8ee:	42ae      	cmp	r6, r5
 800a8f0:	dc36      	bgt.n	800a960 <__gethex+0x320>
 800a8f2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a8f6:	2b02      	cmp	r3, #2
 800a8f8:	d02a      	beq.n	800a950 <__gethex+0x310>
 800a8fa:	2b03      	cmp	r3, #3
 800a8fc:	d02c      	beq.n	800a958 <__gethex+0x318>
 800a8fe:	2b01      	cmp	r3, #1
 800a900:	d11c      	bne.n	800a93c <__gethex+0x2fc>
 800a902:	42ae      	cmp	r6, r5
 800a904:	d11a      	bne.n	800a93c <__gethex+0x2fc>
 800a906:	2e01      	cmp	r6, #1
 800a908:	d112      	bne.n	800a930 <__gethex+0x2f0>
 800a90a:	9a04      	ldr	r2, [sp, #16]
 800a90c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a910:	6013      	str	r3, [r2, #0]
 800a912:	2301      	movs	r3, #1
 800a914:	6123      	str	r3, [r4, #16]
 800a916:	f8c9 3000 	str.w	r3, [r9]
 800a91a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a91c:	2762      	movs	r7, #98	; 0x62
 800a91e:	601c      	str	r4, [r3, #0]
 800a920:	e723      	b.n	800a76a <__gethex+0x12a>
 800a922:	bf00      	nop
 800a924:	0800c570 	.word	0x0800c570
 800a928:	0800c4f8 	.word	0x0800c4f8
 800a92c:	0800c509 	.word	0x0800c509
 800a930:	1e71      	subs	r1, r6, #1
 800a932:	4620      	mov	r0, r4
 800a934:	f000 fe68 	bl	800b608 <__any_on>
 800a938:	2800      	cmp	r0, #0
 800a93a:	d1e6      	bne.n	800a90a <__gethex+0x2ca>
 800a93c:	ee18 0a10 	vmov	r0, s16
 800a940:	4621      	mov	r1, r4
 800a942:	f000 fa01 	bl	800ad48 <_Bfree>
 800a946:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a948:	2300      	movs	r3, #0
 800a94a:	6013      	str	r3, [r2, #0]
 800a94c:	2750      	movs	r7, #80	; 0x50
 800a94e:	e70c      	b.n	800a76a <__gethex+0x12a>
 800a950:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a952:	2b00      	cmp	r3, #0
 800a954:	d1f2      	bne.n	800a93c <__gethex+0x2fc>
 800a956:	e7d8      	b.n	800a90a <__gethex+0x2ca>
 800a958:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d1d5      	bne.n	800a90a <__gethex+0x2ca>
 800a95e:	e7ed      	b.n	800a93c <__gethex+0x2fc>
 800a960:	1e6f      	subs	r7, r5, #1
 800a962:	f1ba 0f00 	cmp.w	sl, #0
 800a966:	d131      	bne.n	800a9cc <__gethex+0x38c>
 800a968:	b127      	cbz	r7, 800a974 <__gethex+0x334>
 800a96a:	4639      	mov	r1, r7
 800a96c:	4620      	mov	r0, r4
 800a96e:	f000 fe4b 	bl	800b608 <__any_on>
 800a972:	4682      	mov	sl, r0
 800a974:	117b      	asrs	r3, r7, #5
 800a976:	2101      	movs	r1, #1
 800a978:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800a97c:	f007 071f 	and.w	r7, r7, #31
 800a980:	fa01 f707 	lsl.w	r7, r1, r7
 800a984:	421f      	tst	r7, r3
 800a986:	4629      	mov	r1, r5
 800a988:	4620      	mov	r0, r4
 800a98a:	bf18      	it	ne
 800a98c:	f04a 0a02 	orrne.w	sl, sl, #2
 800a990:	1b76      	subs	r6, r6, r5
 800a992:	f7ff fded 	bl	800a570 <rshift>
 800a996:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a99a:	2702      	movs	r7, #2
 800a99c:	f1ba 0f00 	cmp.w	sl, #0
 800a9a0:	d048      	beq.n	800aa34 <__gethex+0x3f4>
 800a9a2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a9a6:	2b02      	cmp	r3, #2
 800a9a8:	d015      	beq.n	800a9d6 <__gethex+0x396>
 800a9aa:	2b03      	cmp	r3, #3
 800a9ac:	d017      	beq.n	800a9de <__gethex+0x39e>
 800a9ae:	2b01      	cmp	r3, #1
 800a9b0:	d109      	bne.n	800a9c6 <__gethex+0x386>
 800a9b2:	f01a 0f02 	tst.w	sl, #2
 800a9b6:	d006      	beq.n	800a9c6 <__gethex+0x386>
 800a9b8:	f8d9 0000 	ldr.w	r0, [r9]
 800a9bc:	ea4a 0a00 	orr.w	sl, sl, r0
 800a9c0:	f01a 0f01 	tst.w	sl, #1
 800a9c4:	d10e      	bne.n	800a9e4 <__gethex+0x3a4>
 800a9c6:	f047 0710 	orr.w	r7, r7, #16
 800a9ca:	e033      	b.n	800aa34 <__gethex+0x3f4>
 800a9cc:	f04f 0a01 	mov.w	sl, #1
 800a9d0:	e7d0      	b.n	800a974 <__gethex+0x334>
 800a9d2:	2701      	movs	r7, #1
 800a9d4:	e7e2      	b.n	800a99c <__gethex+0x35c>
 800a9d6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a9d8:	f1c3 0301 	rsb	r3, r3, #1
 800a9dc:	9315      	str	r3, [sp, #84]	; 0x54
 800a9de:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d0f0      	beq.n	800a9c6 <__gethex+0x386>
 800a9e4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a9e8:	f104 0314 	add.w	r3, r4, #20
 800a9ec:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a9f0:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a9f4:	f04f 0c00 	mov.w	ip, #0
 800a9f8:	4618      	mov	r0, r3
 800a9fa:	f853 2b04 	ldr.w	r2, [r3], #4
 800a9fe:	f1b2 3fff 	cmp.w	r2, #4294967295
 800aa02:	d01c      	beq.n	800aa3e <__gethex+0x3fe>
 800aa04:	3201      	adds	r2, #1
 800aa06:	6002      	str	r2, [r0, #0]
 800aa08:	2f02      	cmp	r7, #2
 800aa0a:	f104 0314 	add.w	r3, r4, #20
 800aa0e:	d13f      	bne.n	800aa90 <__gethex+0x450>
 800aa10:	f8d8 2000 	ldr.w	r2, [r8]
 800aa14:	3a01      	subs	r2, #1
 800aa16:	42b2      	cmp	r2, r6
 800aa18:	d10a      	bne.n	800aa30 <__gethex+0x3f0>
 800aa1a:	1171      	asrs	r1, r6, #5
 800aa1c:	2201      	movs	r2, #1
 800aa1e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800aa22:	f006 061f 	and.w	r6, r6, #31
 800aa26:	fa02 f606 	lsl.w	r6, r2, r6
 800aa2a:	421e      	tst	r6, r3
 800aa2c:	bf18      	it	ne
 800aa2e:	4617      	movne	r7, r2
 800aa30:	f047 0720 	orr.w	r7, r7, #32
 800aa34:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800aa36:	601c      	str	r4, [r3, #0]
 800aa38:	9b04      	ldr	r3, [sp, #16]
 800aa3a:	601d      	str	r5, [r3, #0]
 800aa3c:	e695      	b.n	800a76a <__gethex+0x12a>
 800aa3e:	4299      	cmp	r1, r3
 800aa40:	f843 cc04 	str.w	ip, [r3, #-4]
 800aa44:	d8d8      	bhi.n	800a9f8 <__gethex+0x3b8>
 800aa46:	68a3      	ldr	r3, [r4, #8]
 800aa48:	459b      	cmp	fp, r3
 800aa4a:	db19      	blt.n	800aa80 <__gethex+0x440>
 800aa4c:	6861      	ldr	r1, [r4, #4]
 800aa4e:	ee18 0a10 	vmov	r0, s16
 800aa52:	3101      	adds	r1, #1
 800aa54:	f000 f938 	bl	800acc8 <_Balloc>
 800aa58:	4681      	mov	r9, r0
 800aa5a:	b918      	cbnz	r0, 800aa64 <__gethex+0x424>
 800aa5c:	4b1a      	ldr	r3, [pc, #104]	; (800aac8 <__gethex+0x488>)
 800aa5e:	4602      	mov	r2, r0
 800aa60:	2184      	movs	r1, #132	; 0x84
 800aa62:	e6a8      	b.n	800a7b6 <__gethex+0x176>
 800aa64:	6922      	ldr	r2, [r4, #16]
 800aa66:	3202      	adds	r2, #2
 800aa68:	f104 010c 	add.w	r1, r4, #12
 800aa6c:	0092      	lsls	r2, r2, #2
 800aa6e:	300c      	adds	r0, #12
 800aa70:	f7fc ff67 	bl	8007942 <memcpy>
 800aa74:	4621      	mov	r1, r4
 800aa76:	ee18 0a10 	vmov	r0, s16
 800aa7a:	f000 f965 	bl	800ad48 <_Bfree>
 800aa7e:	464c      	mov	r4, r9
 800aa80:	6923      	ldr	r3, [r4, #16]
 800aa82:	1c5a      	adds	r2, r3, #1
 800aa84:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800aa88:	6122      	str	r2, [r4, #16]
 800aa8a:	2201      	movs	r2, #1
 800aa8c:	615a      	str	r2, [r3, #20]
 800aa8e:	e7bb      	b.n	800aa08 <__gethex+0x3c8>
 800aa90:	6922      	ldr	r2, [r4, #16]
 800aa92:	455a      	cmp	r2, fp
 800aa94:	dd0b      	ble.n	800aaae <__gethex+0x46e>
 800aa96:	2101      	movs	r1, #1
 800aa98:	4620      	mov	r0, r4
 800aa9a:	f7ff fd69 	bl	800a570 <rshift>
 800aa9e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800aaa2:	3501      	adds	r5, #1
 800aaa4:	42ab      	cmp	r3, r5
 800aaa6:	f6ff aed0 	blt.w	800a84a <__gethex+0x20a>
 800aaaa:	2701      	movs	r7, #1
 800aaac:	e7c0      	b.n	800aa30 <__gethex+0x3f0>
 800aaae:	f016 061f 	ands.w	r6, r6, #31
 800aab2:	d0fa      	beq.n	800aaaa <__gethex+0x46a>
 800aab4:	4453      	add	r3, sl
 800aab6:	f1c6 0620 	rsb	r6, r6, #32
 800aaba:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800aabe:	f000 f9f5 	bl	800aeac <__hi0bits>
 800aac2:	42b0      	cmp	r0, r6
 800aac4:	dbe7      	blt.n	800aa96 <__gethex+0x456>
 800aac6:	e7f0      	b.n	800aaaa <__gethex+0x46a>
 800aac8:	0800c4f8 	.word	0x0800c4f8

0800aacc <L_shift>:
 800aacc:	f1c2 0208 	rsb	r2, r2, #8
 800aad0:	0092      	lsls	r2, r2, #2
 800aad2:	b570      	push	{r4, r5, r6, lr}
 800aad4:	f1c2 0620 	rsb	r6, r2, #32
 800aad8:	6843      	ldr	r3, [r0, #4]
 800aada:	6804      	ldr	r4, [r0, #0]
 800aadc:	fa03 f506 	lsl.w	r5, r3, r6
 800aae0:	432c      	orrs	r4, r5
 800aae2:	40d3      	lsrs	r3, r2
 800aae4:	6004      	str	r4, [r0, #0]
 800aae6:	f840 3f04 	str.w	r3, [r0, #4]!
 800aaea:	4288      	cmp	r0, r1
 800aaec:	d3f4      	bcc.n	800aad8 <L_shift+0xc>
 800aaee:	bd70      	pop	{r4, r5, r6, pc}

0800aaf0 <__match>:
 800aaf0:	b530      	push	{r4, r5, lr}
 800aaf2:	6803      	ldr	r3, [r0, #0]
 800aaf4:	3301      	adds	r3, #1
 800aaf6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aafa:	b914      	cbnz	r4, 800ab02 <__match+0x12>
 800aafc:	6003      	str	r3, [r0, #0]
 800aafe:	2001      	movs	r0, #1
 800ab00:	bd30      	pop	{r4, r5, pc}
 800ab02:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ab06:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800ab0a:	2d19      	cmp	r5, #25
 800ab0c:	bf98      	it	ls
 800ab0e:	3220      	addls	r2, #32
 800ab10:	42a2      	cmp	r2, r4
 800ab12:	d0f0      	beq.n	800aaf6 <__match+0x6>
 800ab14:	2000      	movs	r0, #0
 800ab16:	e7f3      	b.n	800ab00 <__match+0x10>

0800ab18 <__hexnan>:
 800ab18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab1c:	680b      	ldr	r3, [r1, #0]
 800ab1e:	115e      	asrs	r6, r3, #5
 800ab20:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ab24:	f013 031f 	ands.w	r3, r3, #31
 800ab28:	b087      	sub	sp, #28
 800ab2a:	bf18      	it	ne
 800ab2c:	3604      	addne	r6, #4
 800ab2e:	2500      	movs	r5, #0
 800ab30:	1f37      	subs	r7, r6, #4
 800ab32:	4690      	mov	r8, r2
 800ab34:	6802      	ldr	r2, [r0, #0]
 800ab36:	9301      	str	r3, [sp, #4]
 800ab38:	4682      	mov	sl, r0
 800ab3a:	f846 5c04 	str.w	r5, [r6, #-4]
 800ab3e:	46b9      	mov	r9, r7
 800ab40:	463c      	mov	r4, r7
 800ab42:	9502      	str	r5, [sp, #8]
 800ab44:	46ab      	mov	fp, r5
 800ab46:	7851      	ldrb	r1, [r2, #1]
 800ab48:	1c53      	adds	r3, r2, #1
 800ab4a:	9303      	str	r3, [sp, #12]
 800ab4c:	b341      	cbz	r1, 800aba0 <__hexnan+0x88>
 800ab4e:	4608      	mov	r0, r1
 800ab50:	9205      	str	r2, [sp, #20]
 800ab52:	9104      	str	r1, [sp, #16]
 800ab54:	f7ff fd5e 	bl	800a614 <__hexdig_fun>
 800ab58:	2800      	cmp	r0, #0
 800ab5a:	d14f      	bne.n	800abfc <__hexnan+0xe4>
 800ab5c:	9904      	ldr	r1, [sp, #16]
 800ab5e:	9a05      	ldr	r2, [sp, #20]
 800ab60:	2920      	cmp	r1, #32
 800ab62:	d818      	bhi.n	800ab96 <__hexnan+0x7e>
 800ab64:	9b02      	ldr	r3, [sp, #8]
 800ab66:	459b      	cmp	fp, r3
 800ab68:	dd13      	ble.n	800ab92 <__hexnan+0x7a>
 800ab6a:	454c      	cmp	r4, r9
 800ab6c:	d206      	bcs.n	800ab7c <__hexnan+0x64>
 800ab6e:	2d07      	cmp	r5, #7
 800ab70:	dc04      	bgt.n	800ab7c <__hexnan+0x64>
 800ab72:	462a      	mov	r2, r5
 800ab74:	4649      	mov	r1, r9
 800ab76:	4620      	mov	r0, r4
 800ab78:	f7ff ffa8 	bl	800aacc <L_shift>
 800ab7c:	4544      	cmp	r4, r8
 800ab7e:	d950      	bls.n	800ac22 <__hexnan+0x10a>
 800ab80:	2300      	movs	r3, #0
 800ab82:	f1a4 0904 	sub.w	r9, r4, #4
 800ab86:	f844 3c04 	str.w	r3, [r4, #-4]
 800ab8a:	f8cd b008 	str.w	fp, [sp, #8]
 800ab8e:	464c      	mov	r4, r9
 800ab90:	461d      	mov	r5, r3
 800ab92:	9a03      	ldr	r2, [sp, #12]
 800ab94:	e7d7      	b.n	800ab46 <__hexnan+0x2e>
 800ab96:	2929      	cmp	r1, #41	; 0x29
 800ab98:	d156      	bne.n	800ac48 <__hexnan+0x130>
 800ab9a:	3202      	adds	r2, #2
 800ab9c:	f8ca 2000 	str.w	r2, [sl]
 800aba0:	f1bb 0f00 	cmp.w	fp, #0
 800aba4:	d050      	beq.n	800ac48 <__hexnan+0x130>
 800aba6:	454c      	cmp	r4, r9
 800aba8:	d206      	bcs.n	800abb8 <__hexnan+0xa0>
 800abaa:	2d07      	cmp	r5, #7
 800abac:	dc04      	bgt.n	800abb8 <__hexnan+0xa0>
 800abae:	462a      	mov	r2, r5
 800abb0:	4649      	mov	r1, r9
 800abb2:	4620      	mov	r0, r4
 800abb4:	f7ff ff8a 	bl	800aacc <L_shift>
 800abb8:	4544      	cmp	r4, r8
 800abba:	d934      	bls.n	800ac26 <__hexnan+0x10e>
 800abbc:	f1a8 0204 	sub.w	r2, r8, #4
 800abc0:	4623      	mov	r3, r4
 800abc2:	f853 1b04 	ldr.w	r1, [r3], #4
 800abc6:	f842 1f04 	str.w	r1, [r2, #4]!
 800abca:	429f      	cmp	r7, r3
 800abcc:	d2f9      	bcs.n	800abc2 <__hexnan+0xaa>
 800abce:	1b3b      	subs	r3, r7, r4
 800abd0:	f023 0303 	bic.w	r3, r3, #3
 800abd4:	3304      	adds	r3, #4
 800abd6:	3401      	adds	r4, #1
 800abd8:	3e03      	subs	r6, #3
 800abda:	42b4      	cmp	r4, r6
 800abdc:	bf88      	it	hi
 800abde:	2304      	movhi	r3, #4
 800abe0:	4443      	add	r3, r8
 800abe2:	2200      	movs	r2, #0
 800abe4:	f843 2b04 	str.w	r2, [r3], #4
 800abe8:	429f      	cmp	r7, r3
 800abea:	d2fb      	bcs.n	800abe4 <__hexnan+0xcc>
 800abec:	683b      	ldr	r3, [r7, #0]
 800abee:	b91b      	cbnz	r3, 800abf8 <__hexnan+0xe0>
 800abf0:	4547      	cmp	r7, r8
 800abf2:	d127      	bne.n	800ac44 <__hexnan+0x12c>
 800abf4:	2301      	movs	r3, #1
 800abf6:	603b      	str	r3, [r7, #0]
 800abf8:	2005      	movs	r0, #5
 800abfa:	e026      	b.n	800ac4a <__hexnan+0x132>
 800abfc:	3501      	adds	r5, #1
 800abfe:	2d08      	cmp	r5, #8
 800ac00:	f10b 0b01 	add.w	fp, fp, #1
 800ac04:	dd06      	ble.n	800ac14 <__hexnan+0xfc>
 800ac06:	4544      	cmp	r4, r8
 800ac08:	d9c3      	bls.n	800ab92 <__hexnan+0x7a>
 800ac0a:	2300      	movs	r3, #0
 800ac0c:	f844 3c04 	str.w	r3, [r4, #-4]
 800ac10:	2501      	movs	r5, #1
 800ac12:	3c04      	subs	r4, #4
 800ac14:	6822      	ldr	r2, [r4, #0]
 800ac16:	f000 000f 	and.w	r0, r0, #15
 800ac1a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800ac1e:	6022      	str	r2, [r4, #0]
 800ac20:	e7b7      	b.n	800ab92 <__hexnan+0x7a>
 800ac22:	2508      	movs	r5, #8
 800ac24:	e7b5      	b.n	800ab92 <__hexnan+0x7a>
 800ac26:	9b01      	ldr	r3, [sp, #4]
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d0df      	beq.n	800abec <__hexnan+0xd4>
 800ac2c:	f04f 32ff 	mov.w	r2, #4294967295
 800ac30:	f1c3 0320 	rsb	r3, r3, #32
 800ac34:	fa22 f303 	lsr.w	r3, r2, r3
 800ac38:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ac3c:	401a      	ands	r2, r3
 800ac3e:	f846 2c04 	str.w	r2, [r6, #-4]
 800ac42:	e7d3      	b.n	800abec <__hexnan+0xd4>
 800ac44:	3f04      	subs	r7, #4
 800ac46:	e7d1      	b.n	800abec <__hexnan+0xd4>
 800ac48:	2004      	movs	r0, #4
 800ac4a:	b007      	add	sp, #28
 800ac4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ac50 <_localeconv_r>:
 800ac50:	4800      	ldr	r0, [pc, #0]	; (800ac54 <_localeconv_r+0x4>)
 800ac52:	4770      	bx	lr
 800ac54:	20000170 	.word	0x20000170

0800ac58 <_lseek_r>:
 800ac58:	b538      	push	{r3, r4, r5, lr}
 800ac5a:	4d07      	ldr	r5, [pc, #28]	; (800ac78 <_lseek_r+0x20>)
 800ac5c:	4604      	mov	r4, r0
 800ac5e:	4608      	mov	r0, r1
 800ac60:	4611      	mov	r1, r2
 800ac62:	2200      	movs	r2, #0
 800ac64:	602a      	str	r2, [r5, #0]
 800ac66:	461a      	mov	r2, r3
 800ac68:	f7f7 fd44 	bl	80026f4 <_lseek>
 800ac6c:	1c43      	adds	r3, r0, #1
 800ac6e:	d102      	bne.n	800ac76 <_lseek_r+0x1e>
 800ac70:	682b      	ldr	r3, [r5, #0]
 800ac72:	b103      	cbz	r3, 800ac76 <_lseek_r+0x1e>
 800ac74:	6023      	str	r3, [r4, #0]
 800ac76:	bd38      	pop	{r3, r4, r5, pc}
 800ac78:	2000458c 	.word	0x2000458c

0800ac7c <malloc>:
 800ac7c:	4b02      	ldr	r3, [pc, #8]	; (800ac88 <malloc+0xc>)
 800ac7e:	4601      	mov	r1, r0
 800ac80:	6818      	ldr	r0, [r3, #0]
 800ac82:	f7fc be95 	b.w	80079b0 <_malloc_r>
 800ac86:	bf00      	nop
 800ac88:	20000018 	.word	0x20000018

0800ac8c <__ascii_mbtowc>:
 800ac8c:	b082      	sub	sp, #8
 800ac8e:	b901      	cbnz	r1, 800ac92 <__ascii_mbtowc+0x6>
 800ac90:	a901      	add	r1, sp, #4
 800ac92:	b142      	cbz	r2, 800aca6 <__ascii_mbtowc+0x1a>
 800ac94:	b14b      	cbz	r3, 800acaa <__ascii_mbtowc+0x1e>
 800ac96:	7813      	ldrb	r3, [r2, #0]
 800ac98:	600b      	str	r3, [r1, #0]
 800ac9a:	7812      	ldrb	r2, [r2, #0]
 800ac9c:	1e10      	subs	r0, r2, #0
 800ac9e:	bf18      	it	ne
 800aca0:	2001      	movne	r0, #1
 800aca2:	b002      	add	sp, #8
 800aca4:	4770      	bx	lr
 800aca6:	4610      	mov	r0, r2
 800aca8:	e7fb      	b.n	800aca2 <__ascii_mbtowc+0x16>
 800acaa:	f06f 0001 	mvn.w	r0, #1
 800acae:	e7f8      	b.n	800aca2 <__ascii_mbtowc+0x16>

0800acb0 <__malloc_lock>:
 800acb0:	4801      	ldr	r0, [pc, #4]	; (800acb8 <__malloc_lock+0x8>)
 800acb2:	f7fc be44 	b.w	800793e <__retarget_lock_acquire_recursive>
 800acb6:	bf00      	nop
 800acb8:	20004580 	.word	0x20004580

0800acbc <__malloc_unlock>:
 800acbc:	4801      	ldr	r0, [pc, #4]	; (800acc4 <__malloc_unlock+0x8>)
 800acbe:	f7fc be3f 	b.w	8007940 <__retarget_lock_release_recursive>
 800acc2:	bf00      	nop
 800acc4:	20004580 	.word	0x20004580

0800acc8 <_Balloc>:
 800acc8:	b570      	push	{r4, r5, r6, lr}
 800acca:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800accc:	4604      	mov	r4, r0
 800acce:	460d      	mov	r5, r1
 800acd0:	b976      	cbnz	r6, 800acf0 <_Balloc+0x28>
 800acd2:	2010      	movs	r0, #16
 800acd4:	f7ff ffd2 	bl	800ac7c <malloc>
 800acd8:	4602      	mov	r2, r0
 800acda:	6260      	str	r0, [r4, #36]	; 0x24
 800acdc:	b920      	cbnz	r0, 800ace8 <_Balloc+0x20>
 800acde:	4b18      	ldr	r3, [pc, #96]	; (800ad40 <_Balloc+0x78>)
 800ace0:	4818      	ldr	r0, [pc, #96]	; (800ad44 <_Balloc+0x7c>)
 800ace2:	2166      	movs	r1, #102	; 0x66
 800ace4:	f000 feae 	bl	800ba44 <__assert_func>
 800ace8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800acec:	6006      	str	r6, [r0, #0]
 800acee:	60c6      	str	r6, [r0, #12]
 800acf0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800acf2:	68f3      	ldr	r3, [r6, #12]
 800acf4:	b183      	cbz	r3, 800ad18 <_Balloc+0x50>
 800acf6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800acf8:	68db      	ldr	r3, [r3, #12]
 800acfa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800acfe:	b9b8      	cbnz	r0, 800ad30 <_Balloc+0x68>
 800ad00:	2101      	movs	r1, #1
 800ad02:	fa01 f605 	lsl.w	r6, r1, r5
 800ad06:	1d72      	adds	r2, r6, #5
 800ad08:	0092      	lsls	r2, r2, #2
 800ad0a:	4620      	mov	r0, r4
 800ad0c:	f000 fc9d 	bl	800b64a <_calloc_r>
 800ad10:	b160      	cbz	r0, 800ad2c <_Balloc+0x64>
 800ad12:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ad16:	e00e      	b.n	800ad36 <_Balloc+0x6e>
 800ad18:	2221      	movs	r2, #33	; 0x21
 800ad1a:	2104      	movs	r1, #4
 800ad1c:	4620      	mov	r0, r4
 800ad1e:	f000 fc94 	bl	800b64a <_calloc_r>
 800ad22:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ad24:	60f0      	str	r0, [r6, #12]
 800ad26:	68db      	ldr	r3, [r3, #12]
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d1e4      	bne.n	800acf6 <_Balloc+0x2e>
 800ad2c:	2000      	movs	r0, #0
 800ad2e:	bd70      	pop	{r4, r5, r6, pc}
 800ad30:	6802      	ldr	r2, [r0, #0]
 800ad32:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ad36:	2300      	movs	r3, #0
 800ad38:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ad3c:	e7f7      	b.n	800ad2e <_Balloc+0x66>
 800ad3e:	bf00      	nop
 800ad40:	0800c486 	.word	0x0800c486
 800ad44:	0800c584 	.word	0x0800c584

0800ad48 <_Bfree>:
 800ad48:	b570      	push	{r4, r5, r6, lr}
 800ad4a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ad4c:	4605      	mov	r5, r0
 800ad4e:	460c      	mov	r4, r1
 800ad50:	b976      	cbnz	r6, 800ad70 <_Bfree+0x28>
 800ad52:	2010      	movs	r0, #16
 800ad54:	f7ff ff92 	bl	800ac7c <malloc>
 800ad58:	4602      	mov	r2, r0
 800ad5a:	6268      	str	r0, [r5, #36]	; 0x24
 800ad5c:	b920      	cbnz	r0, 800ad68 <_Bfree+0x20>
 800ad5e:	4b09      	ldr	r3, [pc, #36]	; (800ad84 <_Bfree+0x3c>)
 800ad60:	4809      	ldr	r0, [pc, #36]	; (800ad88 <_Bfree+0x40>)
 800ad62:	218a      	movs	r1, #138	; 0x8a
 800ad64:	f000 fe6e 	bl	800ba44 <__assert_func>
 800ad68:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ad6c:	6006      	str	r6, [r0, #0]
 800ad6e:	60c6      	str	r6, [r0, #12]
 800ad70:	b13c      	cbz	r4, 800ad82 <_Bfree+0x3a>
 800ad72:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ad74:	6862      	ldr	r2, [r4, #4]
 800ad76:	68db      	ldr	r3, [r3, #12]
 800ad78:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ad7c:	6021      	str	r1, [r4, #0]
 800ad7e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ad82:	bd70      	pop	{r4, r5, r6, pc}
 800ad84:	0800c486 	.word	0x0800c486
 800ad88:	0800c584 	.word	0x0800c584

0800ad8c <__multadd>:
 800ad8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad90:	690d      	ldr	r5, [r1, #16]
 800ad92:	4607      	mov	r7, r0
 800ad94:	460c      	mov	r4, r1
 800ad96:	461e      	mov	r6, r3
 800ad98:	f101 0c14 	add.w	ip, r1, #20
 800ad9c:	2000      	movs	r0, #0
 800ad9e:	f8dc 3000 	ldr.w	r3, [ip]
 800ada2:	b299      	uxth	r1, r3
 800ada4:	fb02 6101 	mla	r1, r2, r1, r6
 800ada8:	0c1e      	lsrs	r6, r3, #16
 800adaa:	0c0b      	lsrs	r3, r1, #16
 800adac:	fb02 3306 	mla	r3, r2, r6, r3
 800adb0:	b289      	uxth	r1, r1
 800adb2:	3001      	adds	r0, #1
 800adb4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800adb8:	4285      	cmp	r5, r0
 800adba:	f84c 1b04 	str.w	r1, [ip], #4
 800adbe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800adc2:	dcec      	bgt.n	800ad9e <__multadd+0x12>
 800adc4:	b30e      	cbz	r6, 800ae0a <__multadd+0x7e>
 800adc6:	68a3      	ldr	r3, [r4, #8]
 800adc8:	42ab      	cmp	r3, r5
 800adca:	dc19      	bgt.n	800ae00 <__multadd+0x74>
 800adcc:	6861      	ldr	r1, [r4, #4]
 800adce:	4638      	mov	r0, r7
 800add0:	3101      	adds	r1, #1
 800add2:	f7ff ff79 	bl	800acc8 <_Balloc>
 800add6:	4680      	mov	r8, r0
 800add8:	b928      	cbnz	r0, 800ade6 <__multadd+0x5a>
 800adda:	4602      	mov	r2, r0
 800addc:	4b0c      	ldr	r3, [pc, #48]	; (800ae10 <__multadd+0x84>)
 800adde:	480d      	ldr	r0, [pc, #52]	; (800ae14 <__multadd+0x88>)
 800ade0:	21b5      	movs	r1, #181	; 0xb5
 800ade2:	f000 fe2f 	bl	800ba44 <__assert_func>
 800ade6:	6922      	ldr	r2, [r4, #16]
 800ade8:	3202      	adds	r2, #2
 800adea:	f104 010c 	add.w	r1, r4, #12
 800adee:	0092      	lsls	r2, r2, #2
 800adf0:	300c      	adds	r0, #12
 800adf2:	f7fc fda6 	bl	8007942 <memcpy>
 800adf6:	4621      	mov	r1, r4
 800adf8:	4638      	mov	r0, r7
 800adfa:	f7ff ffa5 	bl	800ad48 <_Bfree>
 800adfe:	4644      	mov	r4, r8
 800ae00:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ae04:	3501      	adds	r5, #1
 800ae06:	615e      	str	r6, [r3, #20]
 800ae08:	6125      	str	r5, [r4, #16]
 800ae0a:	4620      	mov	r0, r4
 800ae0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ae10:	0800c4f8 	.word	0x0800c4f8
 800ae14:	0800c584 	.word	0x0800c584

0800ae18 <__s2b>:
 800ae18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae1c:	460c      	mov	r4, r1
 800ae1e:	4615      	mov	r5, r2
 800ae20:	461f      	mov	r7, r3
 800ae22:	2209      	movs	r2, #9
 800ae24:	3308      	adds	r3, #8
 800ae26:	4606      	mov	r6, r0
 800ae28:	fb93 f3f2 	sdiv	r3, r3, r2
 800ae2c:	2100      	movs	r1, #0
 800ae2e:	2201      	movs	r2, #1
 800ae30:	429a      	cmp	r2, r3
 800ae32:	db09      	blt.n	800ae48 <__s2b+0x30>
 800ae34:	4630      	mov	r0, r6
 800ae36:	f7ff ff47 	bl	800acc8 <_Balloc>
 800ae3a:	b940      	cbnz	r0, 800ae4e <__s2b+0x36>
 800ae3c:	4602      	mov	r2, r0
 800ae3e:	4b19      	ldr	r3, [pc, #100]	; (800aea4 <__s2b+0x8c>)
 800ae40:	4819      	ldr	r0, [pc, #100]	; (800aea8 <__s2b+0x90>)
 800ae42:	21ce      	movs	r1, #206	; 0xce
 800ae44:	f000 fdfe 	bl	800ba44 <__assert_func>
 800ae48:	0052      	lsls	r2, r2, #1
 800ae4a:	3101      	adds	r1, #1
 800ae4c:	e7f0      	b.n	800ae30 <__s2b+0x18>
 800ae4e:	9b08      	ldr	r3, [sp, #32]
 800ae50:	6143      	str	r3, [r0, #20]
 800ae52:	2d09      	cmp	r5, #9
 800ae54:	f04f 0301 	mov.w	r3, #1
 800ae58:	6103      	str	r3, [r0, #16]
 800ae5a:	dd16      	ble.n	800ae8a <__s2b+0x72>
 800ae5c:	f104 0909 	add.w	r9, r4, #9
 800ae60:	46c8      	mov	r8, r9
 800ae62:	442c      	add	r4, r5
 800ae64:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ae68:	4601      	mov	r1, r0
 800ae6a:	3b30      	subs	r3, #48	; 0x30
 800ae6c:	220a      	movs	r2, #10
 800ae6e:	4630      	mov	r0, r6
 800ae70:	f7ff ff8c 	bl	800ad8c <__multadd>
 800ae74:	45a0      	cmp	r8, r4
 800ae76:	d1f5      	bne.n	800ae64 <__s2b+0x4c>
 800ae78:	f1a5 0408 	sub.w	r4, r5, #8
 800ae7c:	444c      	add	r4, r9
 800ae7e:	1b2d      	subs	r5, r5, r4
 800ae80:	1963      	adds	r3, r4, r5
 800ae82:	42bb      	cmp	r3, r7
 800ae84:	db04      	blt.n	800ae90 <__s2b+0x78>
 800ae86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae8a:	340a      	adds	r4, #10
 800ae8c:	2509      	movs	r5, #9
 800ae8e:	e7f6      	b.n	800ae7e <__s2b+0x66>
 800ae90:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ae94:	4601      	mov	r1, r0
 800ae96:	3b30      	subs	r3, #48	; 0x30
 800ae98:	220a      	movs	r2, #10
 800ae9a:	4630      	mov	r0, r6
 800ae9c:	f7ff ff76 	bl	800ad8c <__multadd>
 800aea0:	e7ee      	b.n	800ae80 <__s2b+0x68>
 800aea2:	bf00      	nop
 800aea4:	0800c4f8 	.word	0x0800c4f8
 800aea8:	0800c584 	.word	0x0800c584

0800aeac <__hi0bits>:
 800aeac:	0c03      	lsrs	r3, r0, #16
 800aeae:	041b      	lsls	r3, r3, #16
 800aeb0:	b9d3      	cbnz	r3, 800aee8 <__hi0bits+0x3c>
 800aeb2:	0400      	lsls	r0, r0, #16
 800aeb4:	2310      	movs	r3, #16
 800aeb6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800aeba:	bf04      	itt	eq
 800aebc:	0200      	lsleq	r0, r0, #8
 800aebe:	3308      	addeq	r3, #8
 800aec0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800aec4:	bf04      	itt	eq
 800aec6:	0100      	lsleq	r0, r0, #4
 800aec8:	3304      	addeq	r3, #4
 800aeca:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800aece:	bf04      	itt	eq
 800aed0:	0080      	lsleq	r0, r0, #2
 800aed2:	3302      	addeq	r3, #2
 800aed4:	2800      	cmp	r0, #0
 800aed6:	db05      	blt.n	800aee4 <__hi0bits+0x38>
 800aed8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800aedc:	f103 0301 	add.w	r3, r3, #1
 800aee0:	bf08      	it	eq
 800aee2:	2320      	moveq	r3, #32
 800aee4:	4618      	mov	r0, r3
 800aee6:	4770      	bx	lr
 800aee8:	2300      	movs	r3, #0
 800aeea:	e7e4      	b.n	800aeb6 <__hi0bits+0xa>

0800aeec <__lo0bits>:
 800aeec:	6803      	ldr	r3, [r0, #0]
 800aeee:	f013 0207 	ands.w	r2, r3, #7
 800aef2:	4601      	mov	r1, r0
 800aef4:	d00b      	beq.n	800af0e <__lo0bits+0x22>
 800aef6:	07da      	lsls	r2, r3, #31
 800aef8:	d423      	bmi.n	800af42 <__lo0bits+0x56>
 800aefa:	0798      	lsls	r0, r3, #30
 800aefc:	bf49      	itett	mi
 800aefe:	085b      	lsrmi	r3, r3, #1
 800af00:	089b      	lsrpl	r3, r3, #2
 800af02:	2001      	movmi	r0, #1
 800af04:	600b      	strmi	r3, [r1, #0]
 800af06:	bf5c      	itt	pl
 800af08:	600b      	strpl	r3, [r1, #0]
 800af0a:	2002      	movpl	r0, #2
 800af0c:	4770      	bx	lr
 800af0e:	b298      	uxth	r0, r3
 800af10:	b9a8      	cbnz	r0, 800af3e <__lo0bits+0x52>
 800af12:	0c1b      	lsrs	r3, r3, #16
 800af14:	2010      	movs	r0, #16
 800af16:	b2da      	uxtb	r2, r3
 800af18:	b90a      	cbnz	r2, 800af1e <__lo0bits+0x32>
 800af1a:	3008      	adds	r0, #8
 800af1c:	0a1b      	lsrs	r3, r3, #8
 800af1e:	071a      	lsls	r2, r3, #28
 800af20:	bf04      	itt	eq
 800af22:	091b      	lsreq	r3, r3, #4
 800af24:	3004      	addeq	r0, #4
 800af26:	079a      	lsls	r2, r3, #30
 800af28:	bf04      	itt	eq
 800af2a:	089b      	lsreq	r3, r3, #2
 800af2c:	3002      	addeq	r0, #2
 800af2e:	07da      	lsls	r2, r3, #31
 800af30:	d403      	bmi.n	800af3a <__lo0bits+0x4e>
 800af32:	085b      	lsrs	r3, r3, #1
 800af34:	f100 0001 	add.w	r0, r0, #1
 800af38:	d005      	beq.n	800af46 <__lo0bits+0x5a>
 800af3a:	600b      	str	r3, [r1, #0]
 800af3c:	4770      	bx	lr
 800af3e:	4610      	mov	r0, r2
 800af40:	e7e9      	b.n	800af16 <__lo0bits+0x2a>
 800af42:	2000      	movs	r0, #0
 800af44:	4770      	bx	lr
 800af46:	2020      	movs	r0, #32
 800af48:	4770      	bx	lr
	...

0800af4c <__i2b>:
 800af4c:	b510      	push	{r4, lr}
 800af4e:	460c      	mov	r4, r1
 800af50:	2101      	movs	r1, #1
 800af52:	f7ff feb9 	bl	800acc8 <_Balloc>
 800af56:	4602      	mov	r2, r0
 800af58:	b928      	cbnz	r0, 800af66 <__i2b+0x1a>
 800af5a:	4b05      	ldr	r3, [pc, #20]	; (800af70 <__i2b+0x24>)
 800af5c:	4805      	ldr	r0, [pc, #20]	; (800af74 <__i2b+0x28>)
 800af5e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800af62:	f000 fd6f 	bl	800ba44 <__assert_func>
 800af66:	2301      	movs	r3, #1
 800af68:	6144      	str	r4, [r0, #20]
 800af6a:	6103      	str	r3, [r0, #16]
 800af6c:	bd10      	pop	{r4, pc}
 800af6e:	bf00      	nop
 800af70:	0800c4f8 	.word	0x0800c4f8
 800af74:	0800c584 	.word	0x0800c584

0800af78 <__multiply>:
 800af78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af7c:	4691      	mov	r9, r2
 800af7e:	690a      	ldr	r2, [r1, #16]
 800af80:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800af84:	429a      	cmp	r2, r3
 800af86:	bfb8      	it	lt
 800af88:	460b      	movlt	r3, r1
 800af8a:	460c      	mov	r4, r1
 800af8c:	bfbc      	itt	lt
 800af8e:	464c      	movlt	r4, r9
 800af90:	4699      	movlt	r9, r3
 800af92:	6927      	ldr	r7, [r4, #16]
 800af94:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800af98:	68a3      	ldr	r3, [r4, #8]
 800af9a:	6861      	ldr	r1, [r4, #4]
 800af9c:	eb07 060a 	add.w	r6, r7, sl
 800afa0:	42b3      	cmp	r3, r6
 800afa2:	b085      	sub	sp, #20
 800afa4:	bfb8      	it	lt
 800afa6:	3101      	addlt	r1, #1
 800afa8:	f7ff fe8e 	bl	800acc8 <_Balloc>
 800afac:	b930      	cbnz	r0, 800afbc <__multiply+0x44>
 800afae:	4602      	mov	r2, r0
 800afb0:	4b44      	ldr	r3, [pc, #272]	; (800b0c4 <__multiply+0x14c>)
 800afb2:	4845      	ldr	r0, [pc, #276]	; (800b0c8 <__multiply+0x150>)
 800afb4:	f240 115d 	movw	r1, #349	; 0x15d
 800afb8:	f000 fd44 	bl	800ba44 <__assert_func>
 800afbc:	f100 0514 	add.w	r5, r0, #20
 800afc0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800afc4:	462b      	mov	r3, r5
 800afc6:	2200      	movs	r2, #0
 800afc8:	4543      	cmp	r3, r8
 800afca:	d321      	bcc.n	800b010 <__multiply+0x98>
 800afcc:	f104 0314 	add.w	r3, r4, #20
 800afd0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800afd4:	f109 0314 	add.w	r3, r9, #20
 800afd8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800afdc:	9202      	str	r2, [sp, #8]
 800afde:	1b3a      	subs	r2, r7, r4
 800afe0:	3a15      	subs	r2, #21
 800afe2:	f022 0203 	bic.w	r2, r2, #3
 800afe6:	3204      	adds	r2, #4
 800afe8:	f104 0115 	add.w	r1, r4, #21
 800afec:	428f      	cmp	r7, r1
 800afee:	bf38      	it	cc
 800aff0:	2204      	movcc	r2, #4
 800aff2:	9201      	str	r2, [sp, #4]
 800aff4:	9a02      	ldr	r2, [sp, #8]
 800aff6:	9303      	str	r3, [sp, #12]
 800aff8:	429a      	cmp	r2, r3
 800affa:	d80c      	bhi.n	800b016 <__multiply+0x9e>
 800affc:	2e00      	cmp	r6, #0
 800affe:	dd03      	ble.n	800b008 <__multiply+0x90>
 800b000:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b004:	2b00      	cmp	r3, #0
 800b006:	d05a      	beq.n	800b0be <__multiply+0x146>
 800b008:	6106      	str	r6, [r0, #16]
 800b00a:	b005      	add	sp, #20
 800b00c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b010:	f843 2b04 	str.w	r2, [r3], #4
 800b014:	e7d8      	b.n	800afc8 <__multiply+0x50>
 800b016:	f8b3 a000 	ldrh.w	sl, [r3]
 800b01a:	f1ba 0f00 	cmp.w	sl, #0
 800b01e:	d024      	beq.n	800b06a <__multiply+0xf2>
 800b020:	f104 0e14 	add.w	lr, r4, #20
 800b024:	46a9      	mov	r9, r5
 800b026:	f04f 0c00 	mov.w	ip, #0
 800b02a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b02e:	f8d9 1000 	ldr.w	r1, [r9]
 800b032:	fa1f fb82 	uxth.w	fp, r2
 800b036:	b289      	uxth	r1, r1
 800b038:	fb0a 110b 	mla	r1, sl, fp, r1
 800b03c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b040:	f8d9 2000 	ldr.w	r2, [r9]
 800b044:	4461      	add	r1, ip
 800b046:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b04a:	fb0a c20b 	mla	r2, sl, fp, ip
 800b04e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b052:	b289      	uxth	r1, r1
 800b054:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b058:	4577      	cmp	r7, lr
 800b05a:	f849 1b04 	str.w	r1, [r9], #4
 800b05e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b062:	d8e2      	bhi.n	800b02a <__multiply+0xb2>
 800b064:	9a01      	ldr	r2, [sp, #4]
 800b066:	f845 c002 	str.w	ip, [r5, r2]
 800b06a:	9a03      	ldr	r2, [sp, #12]
 800b06c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b070:	3304      	adds	r3, #4
 800b072:	f1b9 0f00 	cmp.w	r9, #0
 800b076:	d020      	beq.n	800b0ba <__multiply+0x142>
 800b078:	6829      	ldr	r1, [r5, #0]
 800b07a:	f104 0c14 	add.w	ip, r4, #20
 800b07e:	46ae      	mov	lr, r5
 800b080:	f04f 0a00 	mov.w	sl, #0
 800b084:	f8bc b000 	ldrh.w	fp, [ip]
 800b088:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b08c:	fb09 220b 	mla	r2, r9, fp, r2
 800b090:	4492      	add	sl, r2
 800b092:	b289      	uxth	r1, r1
 800b094:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800b098:	f84e 1b04 	str.w	r1, [lr], #4
 800b09c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b0a0:	f8be 1000 	ldrh.w	r1, [lr]
 800b0a4:	0c12      	lsrs	r2, r2, #16
 800b0a6:	fb09 1102 	mla	r1, r9, r2, r1
 800b0aa:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800b0ae:	4567      	cmp	r7, ip
 800b0b0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b0b4:	d8e6      	bhi.n	800b084 <__multiply+0x10c>
 800b0b6:	9a01      	ldr	r2, [sp, #4]
 800b0b8:	50a9      	str	r1, [r5, r2]
 800b0ba:	3504      	adds	r5, #4
 800b0bc:	e79a      	b.n	800aff4 <__multiply+0x7c>
 800b0be:	3e01      	subs	r6, #1
 800b0c0:	e79c      	b.n	800affc <__multiply+0x84>
 800b0c2:	bf00      	nop
 800b0c4:	0800c4f8 	.word	0x0800c4f8
 800b0c8:	0800c584 	.word	0x0800c584

0800b0cc <__pow5mult>:
 800b0cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b0d0:	4615      	mov	r5, r2
 800b0d2:	f012 0203 	ands.w	r2, r2, #3
 800b0d6:	4606      	mov	r6, r0
 800b0d8:	460f      	mov	r7, r1
 800b0da:	d007      	beq.n	800b0ec <__pow5mult+0x20>
 800b0dc:	4c25      	ldr	r4, [pc, #148]	; (800b174 <__pow5mult+0xa8>)
 800b0de:	3a01      	subs	r2, #1
 800b0e0:	2300      	movs	r3, #0
 800b0e2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b0e6:	f7ff fe51 	bl	800ad8c <__multadd>
 800b0ea:	4607      	mov	r7, r0
 800b0ec:	10ad      	asrs	r5, r5, #2
 800b0ee:	d03d      	beq.n	800b16c <__pow5mult+0xa0>
 800b0f0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b0f2:	b97c      	cbnz	r4, 800b114 <__pow5mult+0x48>
 800b0f4:	2010      	movs	r0, #16
 800b0f6:	f7ff fdc1 	bl	800ac7c <malloc>
 800b0fa:	4602      	mov	r2, r0
 800b0fc:	6270      	str	r0, [r6, #36]	; 0x24
 800b0fe:	b928      	cbnz	r0, 800b10c <__pow5mult+0x40>
 800b100:	4b1d      	ldr	r3, [pc, #116]	; (800b178 <__pow5mult+0xac>)
 800b102:	481e      	ldr	r0, [pc, #120]	; (800b17c <__pow5mult+0xb0>)
 800b104:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b108:	f000 fc9c 	bl	800ba44 <__assert_func>
 800b10c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b110:	6004      	str	r4, [r0, #0]
 800b112:	60c4      	str	r4, [r0, #12]
 800b114:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b118:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b11c:	b94c      	cbnz	r4, 800b132 <__pow5mult+0x66>
 800b11e:	f240 2171 	movw	r1, #625	; 0x271
 800b122:	4630      	mov	r0, r6
 800b124:	f7ff ff12 	bl	800af4c <__i2b>
 800b128:	2300      	movs	r3, #0
 800b12a:	f8c8 0008 	str.w	r0, [r8, #8]
 800b12e:	4604      	mov	r4, r0
 800b130:	6003      	str	r3, [r0, #0]
 800b132:	f04f 0900 	mov.w	r9, #0
 800b136:	07eb      	lsls	r3, r5, #31
 800b138:	d50a      	bpl.n	800b150 <__pow5mult+0x84>
 800b13a:	4639      	mov	r1, r7
 800b13c:	4622      	mov	r2, r4
 800b13e:	4630      	mov	r0, r6
 800b140:	f7ff ff1a 	bl	800af78 <__multiply>
 800b144:	4639      	mov	r1, r7
 800b146:	4680      	mov	r8, r0
 800b148:	4630      	mov	r0, r6
 800b14a:	f7ff fdfd 	bl	800ad48 <_Bfree>
 800b14e:	4647      	mov	r7, r8
 800b150:	106d      	asrs	r5, r5, #1
 800b152:	d00b      	beq.n	800b16c <__pow5mult+0xa0>
 800b154:	6820      	ldr	r0, [r4, #0]
 800b156:	b938      	cbnz	r0, 800b168 <__pow5mult+0x9c>
 800b158:	4622      	mov	r2, r4
 800b15a:	4621      	mov	r1, r4
 800b15c:	4630      	mov	r0, r6
 800b15e:	f7ff ff0b 	bl	800af78 <__multiply>
 800b162:	6020      	str	r0, [r4, #0]
 800b164:	f8c0 9000 	str.w	r9, [r0]
 800b168:	4604      	mov	r4, r0
 800b16a:	e7e4      	b.n	800b136 <__pow5mult+0x6a>
 800b16c:	4638      	mov	r0, r7
 800b16e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b172:	bf00      	nop
 800b174:	0800c6d0 	.word	0x0800c6d0
 800b178:	0800c486 	.word	0x0800c486
 800b17c:	0800c584 	.word	0x0800c584

0800b180 <__lshift>:
 800b180:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b184:	460c      	mov	r4, r1
 800b186:	6849      	ldr	r1, [r1, #4]
 800b188:	6923      	ldr	r3, [r4, #16]
 800b18a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b18e:	68a3      	ldr	r3, [r4, #8]
 800b190:	4607      	mov	r7, r0
 800b192:	4691      	mov	r9, r2
 800b194:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b198:	f108 0601 	add.w	r6, r8, #1
 800b19c:	42b3      	cmp	r3, r6
 800b19e:	db0b      	blt.n	800b1b8 <__lshift+0x38>
 800b1a0:	4638      	mov	r0, r7
 800b1a2:	f7ff fd91 	bl	800acc8 <_Balloc>
 800b1a6:	4605      	mov	r5, r0
 800b1a8:	b948      	cbnz	r0, 800b1be <__lshift+0x3e>
 800b1aa:	4602      	mov	r2, r0
 800b1ac:	4b2a      	ldr	r3, [pc, #168]	; (800b258 <__lshift+0xd8>)
 800b1ae:	482b      	ldr	r0, [pc, #172]	; (800b25c <__lshift+0xdc>)
 800b1b0:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b1b4:	f000 fc46 	bl	800ba44 <__assert_func>
 800b1b8:	3101      	adds	r1, #1
 800b1ba:	005b      	lsls	r3, r3, #1
 800b1bc:	e7ee      	b.n	800b19c <__lshift+0x1c>
 800b1be:	2300      	movs	r3, #0
 800b1c0:	f100 0114 	add.w	r1, r0, #20
 800b1c4:	f100 0210 	add.w	r2, r0, #16
 800b1c8:	4618      	mov	r0, r3
 800b1ca:	4553      	cmp	r3, sl
 800b1cc:	db37      	blt.n	800b23e <__lshift+0xbe>
 800b1ce:	6920      	ldr	r0, [r4, #16]
 800b1d0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b1d4:	f104 0314 	add.w	r3, r4, #20
 800b1d8:	f019 091f 	ands.w	r9, r9, #31
 800b1dc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b1e0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b1e4:	d02f      	beq.n	800b246 <__lshift+0xc6>
 800b1e6:	f1c9 0e20 	rsb	lr, r9, #32
 800b1ea:	468a      	mov	sl, r1
 800b1ec:	f04f 0c00 	mov.w	ip, #0
 800b1f0:	681a      	ldr	r2, [r3, #0]
 800b1f2:	fa02 f209 	lsl.w	r2, r2, r9
 800b1f6:	ea42 020c 	orr.w	r2, r2, ip
 800b1fa:	f84a 2b04 	str.w	r2, [sl], #4
 800b1fe:	f853 2b04 	ldr.w	r2, [r3], #4
 800b202:	4298      	cmp	r0, r3
 800b204:	fa22 fc0e 	lsr.w	ip, r2, lr
 800b208:	d8f2      	bhi.n	800b1f0 <__lshift+0x70>
 800b20a:	1b03      	subs	r3, r0, r4
 800b20c:	3b15      	subs	r3, #21
 800b20e:	f023 0303 	bic.w	r3, r3, #3
 800b212:	3304      	adds	r3, #4
 800b214:	f104 0215 	add.w	r2, r4, #21
 800b218:	4290      	cmp	r0, r2
 800b21a:	bf38      	it	cc
 800b21c:	2304      	movcc	r3, #4
 800b21e:	f841 c003 	str.w	ip, [r1, r3]
 800b222:	f1bc 0f00 	cmp.w	ip, #0
 800b226:	d001      	beq.n	800b22c <__lshift+0xac>
 800b228:	f108 0602 	add.w	r6, r8, #2
 800b22c:	3e01      	subs	r6, #1
 800b22e:	4638      	mov	r0, r7
 800b230:	612e      	str	r6, [r5, #16]
 800b232:	4621      	mov	r1, r4
 800b234:	f7ff fd88 	bl	800ad48 <_Bfree>
 800b238:	4628      	mov	r0, r5
 800b23a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b23e:	f842 0f04 	str.w	r0, [r2, #4]!
 800b242:	3301      	adds	r3, #1
 800b244:	e7c1      	b.n	800b1ca <__lshift+0x4a>
 800b246:	3904      	subs	r1, #4
 800b248:	f853 2b04 	ldr.w	r2, [r3], #4
 800b24c:	f841 2f04 	str.w	r2, [r1, #4]!
 800b250:	4298      	cmp	r0, r3
 800b252:	d8f9      	bhi.n	800b248 <__lshift+0xc8>
 800b254:	e7ea      	b.n	800b22c <__lshift+0xac>
 800b256:	bf00      	nop
 800b258:	0800c4f8 	.word	0x0800c4f8
 800b25c:	0800c584 	.word	0x0800c584

0800b260 <__mcmp>:
 800b260:	b530      	push	{r4, r5, lr}
 800b262:	6902      	ldr	r2, [r0, #16]
 800b264:	690c      	ldr	r4, [r1, #16]
 800b266:	1b12      	subs	r2, r2, r4
 800b268:	d10e      	bne.n	800b288 <__mcmp+0x28>
 800b26a:	f100 0314 	add.w	r3, r0, #20
 800b26e:	3114      	adds	r1, #20
 800b270:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b274:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b278:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b27c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b280:	42a5      	cmp	r5, r4
 800b282:	d003      	beq.n	800b28c <__mcmp+0x2c>
 800b284:	d305      	bcc.n	800b292 <__mcmp+0x32>
 800b286:	2201      	movs	r2, #1
 800b288:	4610      	mov	r0, r2
 800b28a:	bd30      	pop	{r4, r5, pc}
 800b28c:	4283      	cmp	r3, r0
 800b28e:	d3f3      	bcc.n	800b278 <__mcmp+0x18>
 800b290:	e7fa      	b.n	800b288 <__mcmp+0x28>
 800b292:	f04f 32ff 	mov.w	r2, #4294967295
 800b296:	e7f7      	b.n	800b288 <__mcmp+0x28>

0800b298 <__mdiff>:
 800b298:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b29c:	460c      	mov	r4, r1
 800b29e:	4606      	mov	r6, r0
 800b2a0:	4611      	mov	r1, r2
 800b2a2:	4620      	mov	r0, r4
 800b2a4:	4690      	mov	r8, r2
 800b2a6:	f7ff ffdb 	bl	800b260 <__mcmp>
 800b2aa:	1e05      	subs	r5, r0, #0
 800b2ac:	d110      	bne.n	800b2d0 <__mdiff+0x38>
 800b2ae:	4629      	mov	r1, r5
 800b2b0:	4630      	mov	r0, r6
 800b2b2:	f7ff fd09 	bl	800acc8 <_Balloc>
 800b2b6:	b930      	cbnz	r0, 800b2c6 <__mdiff+0x2e>
 800b2b8:	4b3a      	ldr	r3, [pc, #232]	; (800b3a4 <__mdiff+0x10c>)
 800b2ba:	4602      	mov	r2, r0
 800b2bc:	f240 2132 	movw	r1, #562	; 0x232
 800b2c0:	4839      	ldr	r0, [pc, #228]	; (800b3a8 <__mdiff+0x110>)
 800b2c2:	f000 fbbf 	bl	800ba44 <__assert_func>
 800b2c6:	2301      	movs	r3, #1
 800b2c8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b2cc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2d0:	bfa4      	itt	ge
 800b2d2:	4643      	movge	r3, r8
 800b2d4:	46a0      	movge	r8, r4
 800b2d6:	4630      	mov	r0, r6
 800b2d8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b2dc:	bfa6      	itte	ge
 800b2de:	461c      	movge	r4, r3
 800b2e0:	2500      	movge	r5, #0
 800b2e2:	2501      	movlt	r5, #1
 800b2e4:	f7ff fcf0 	bl	800acc8 <_Balloc>
 800b2e8:	b920      	cbnz	r0, 800b2f4 <__mdiff+0x5c>
 800b2ea:	4b2e      	ldr	r3, [pc, #184]	; (800b3a4 <__mdiff+0x10c>)
 800b2ec:	4602      	mov	r2, r0
 800b2ee:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b2f2:	e7e5      	b.n	800b2c0 <__mdiff+0x28>
 800b2f4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b2f8:	6926      	ldr	r6, [r4, #16]
 800b2fa:	60c5      	str	r5, [r0, #12]
 800b2fc:	f104 0914 	add.w	r9, r4, #20
 800b300:	f108 0514 	add.w	r5, r8, #20
 800b304:	f100 0e14 	add.w	lr, r0, #20
 800b308:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b30c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b310:	f108 0210 	add.w	r2, r8, #16
 800b314:	46f2      	mov	sl, lr
 800b316:	2100      	movs	r1, #0
 800b318:	f859 3b04 	ldr.w	r3, [r9], #4
 800b31c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b320:	fa1f f883 	uxth.w	r8, r3
 800b324:	fa11 f18b 	uxtah	r1, r1, fp
 800b328:	0c1b      	lsrs	r3, r3, #16
 800b32a:	eba1 0808 	sub.w	r8, r1, r8
 800b32e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b332:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b336:	fa1f f888 	uxth.w	r8, r8
 800b33a:	1419      	asrs	r1, r3, #16
 800b33c:	454e      	cmp	r6, r9
 800b33e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b342:	f84a 3b04 	str.w	r3, [sl], #4
 800b346:	d8e7      	bhi.n	800b318 <__mdiff+0x80>
 800b348:	1b33      	subs	r3, r6, r4
 800b34a:	3b15      	subs	r3, #21
 800b34c:	f023 0303 	bic.w	r3, r3, #3
 800b350:	3304      	adds	r3, #4
 800b352:	3415      	adds	r4, #21
 800b354:	42a6      	cmp	r6, r4
 800b356:	bf38      	it	cc
 800b358:	2304      	movcc	r3, #4
 800b35a:	441d      	add	r5, r3
 800b35c:	4473      	add	r3, lr
 800b35e:	469e      	mov	lr, r3
 800b360:	462e      	mov	r6, r5
 800b362:	4566      	cmp	r6, ip
 800b364:	d30e      	bcc.n	800b384 <__mdiff+0xec>
 800b366:	f10c 0203 	add.w	r2, ip, #3
 800b36a:	1b52      	subs	r2, r2, r5
 800b36c:	f022 0203 	bic.w	r2, r2, #3
 800b370:	3d03      	subs	r5, #3
 800b372:	45ac      	cmp	ip, r5
 800b374:	bf38      	it	cc
 800b376:	2200      	movcc	r2, #0
 800b378:	441a      	add	r2, r3
 800b37a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b37e:	b17b      	cbz	r3, 800b3a0 <__mdiff+0x108>
 800b380:	6107      	str	r7, [r0, #16]
 800b382:	e7a3      	b.n	800b2cc <__mdiff+0x34>
 800b384:	f856 8b04 	ldr.w	r8, [r6], #4
 800b388:	fa11 f288 	uxtah	r2, r1, r8
 800b38c:	1414      	asrs	r4, r2, #16
 800b38e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b392:	b292      	uxth	r2, r2
 800b394:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b398:	f84e 2b04 	str.w	r2, [lr], #4
 800b39c:	1421      	asrs	r1, r4, #16
 800b39e:	e7e0      	b.n	800b362 <__mdiff+0xca>
 800b3a0:	3f01      	subs	r7, #1
 800b3a2:	e7ea      	b.n	800b37a <__mdiff+0xe2>
 800b3a4:	0800c4f8 	.word	0x0800c4f8
 800b3a8:	0800c584 	.word	0x0800c584

0800b3ac <__ulp>:
 800b3ac:	b082      	sub	sp, #8
 800b3ae:	ed8d 0b00 	vstr	d0, [sp]
 800b3b2:	9b01      	ldr	r3, [sp, #4]
 800b3b4:	4912      	ldr	r1, [pc, #72]	; (800b400 <__ulp+0x54>)
 800b3b6:	4019      	ands	r1, r3
 800b3b8:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800b3bc:	2900      	cmp	r1, #0
 800b3be:	dd05      	ble.n	800b3cc <__ulp+0x20>
 800b3c0:	2200      	movs	r2, #0
 800b3c2:	460b      	mov	r3, r1
 800b3c4:	ec43 2b10 	vmov	d0, r2, r3
 800b3c8:	b002      	add	sp, #8
 800b3ca:	4770      	bx	lr
 800b3cc:	4249      	negs	r1, r1
 800b3ce:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800b3d2:	ea4f 5021 	mov.w	r0, r1, asr #20
 800b3d6:	f04f 0200 	mov.w	r2, #0
 800b3da:	f04f 0300 	mov.w	r3, #0
 800b3de:	da04      	bge.n	800b3ea <__ulp+0x3e>
 800b3e0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800b3e4:	fa41 f300 	asr.w	r3, r1, r0
 800b3e8:	e7ec      	b.n	800b3c4 <__ulp+0x18>
 800b3ea:	f1a0 0114 	sub.w	r1, r0, #20
 800b3ee:	291e      	cmp	r1, #30
 800b3f0:	bfda      	itte	le
 800b3f2:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800b3f6:	fa20 f101 	lsrle.w	r1, r0, r1
 800b3fa:	2101      	movgt	r1, #1
 800b3fc:	460a      	mov	r2, r1
 800b3fe:	e7e1      	b.n	800b3c4 <__ulp+0x18>
 800b400:	7ff00000 	.word	0x7ff00000

0800b404 <__b2d>:
 800b404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b406:	6905      	ldr	r5, [r0, #16]
 800b408:	f100 0714 	add.w	r7, r0, #20
 800b40c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800b410:	1f2e      	subs	r6, r5, #4
 800b412:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800b416:	4620      	mov	r0, r4
 800b418:	f7ff fd48 	bl	800aeac <__hi0bits>
 800b41c:	f1c0 0320 	rsb	r3, r0, #32
 800b420:	280a      	cmp	r0, #10
 800b422:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800b4a0 <__b2d+0x9c>
 800b426:	600b      	str	r3, [r1, #0]
 800b428:	dc14      	bgt.n	800b454 <__b2d+0x50>
 800b42a:	f1c0 0e0b 	rsb	lr, r0, #11
 800b42e:	fa24 f10e 	lsr.w	r1, r4, lr
 800b432:	42b7      	cmp	r7, r6
 800b434:	ea41 030c 	orr.w	r3, r1, ip
 800b438:	bf34      	ite	cc
 800b43a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b43e:	2100      	movcs	r1, #0
 800b440:	3015      	adds	r0, #21
 800b442:	fa04 f000 	lsl.w	r0, r4, r0
 800b446:	fa21 f10e 	lsr.w	r1, r1, lr
 800b44a:	ea40 0201 	orr.w	r2, r0, r1
 800b44e:	ec43 2b10 	vmov	d0, r2, r3
 800b452:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b454:	42b7      	cmp	r7, r6
 800b456:	bf3a      	itte	cc
 800b458:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b45c:	f1a5 0608 	subcc.w	r6, r5, #8
 800b460:	2100      	movcs	r1, #0
 800b462:	380b      	subs	r0, #11
 800b464:	d017      	beq.n	800b496 <__b2d+0x92>
 800b466:	f1c0 0c20 	rsb	ip, r0, #32
 800b46a:	fa04 f500 	lsl.w	r5, r4, r0
 800b46e:	42be      	cmp	r6, r7
 800b470:	fa21 f40c 	lsr.w	r4, r1, ip
 800b474:	ea45 0504 	orr.w	r5, r5, r4
 800b478:	bf8c      	ite	hi
 800b47a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800b47e:	2400      	movls	r4, #0
 800b480:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800b484:	fa01 f000 	lsl.w	r0, r1, r0
 800b488:	fa24 f40c 	lsr.w	r4, r4, ip
 800b48c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800b490:	ea40 0204 	orr.w	r2, r0, r4
 800b494:	e7db      	b.n	800b44e <__b2d+0x4a>
 800b496:	ea44 030c 	orr.w	r3, r4, ip
 800b49a:	460a      	mov	r2, r1
 800b49c:	e7d7      	b.n	800b44e <__b2d+0x4a>
 800b49e:	bf00      	nop
 800b4a0:	3ff00000 	.word	0x3ff00000

0800b4a4 <__d2b>:
 800b4a4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b4a8:	4689      	mov	r9, r1
 800b4aa:	2101      	movs	r1, #1
 800b4ac:	ec57 6b10 	vmov	r6, r7, d0
 800b4b0:	4690      	mov	r8, r2
 800b4b2:	f7ff fc09 	bl	800acc8 <_Balloc>
 800b4b6:	4604      	mov	r4, r0
 800b4b8:	b930      	cbnz	r0, 800b4c8 <__d2b+0x24>
 800b4ba:	4602      	mov	r2, r0
 800b4bc:	4b25      	ldr	r3, [pc, #148]	; (800b554 <__d2b+0xb0>)
 800b4be:	4826      	ldr	r0, [pc, #152]	; (800b558 <__d2b+0xb4>)
 800b4c0:	f240 310a 	movw	r1, #778	; 0x30a
 800b4c4:	f000 fabe 	bl	800ba44 <__assert_func>
 800b4c8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b4cc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b4d0:	bb35      	cbnz	r5, 800b520 <__d2b+0x7c>
 800b4d2:	2e00      	cmp	r6, #0
 800b4d4:	9301      	str	r3, [sp, #4]
 800b4d6:	d028      	beq.n	800b52a <__d2b+0x86>
 800b4d8:	4668      	mov	r0, sp
 800b4da:	9600      	str	r6, [sp, #0]
 800b4dc:	f7ff fd06 	bl	800aeec <__lo0bits>
 800b4e0:	9900      	ldr	r1, [sp, #0]
 800b4e2:	b300      	cbz	r0, 800b526 <__d2b+0x82>
 800b4e4:	9a01      	ldr	r2, [sp, #4]
 800b4e6:	f1c0 0320 	rsb	r3, r0, #32
 800b4ea:	fa02 f303 	lsl.w	r3, r2, r3
 800b4ee:	430b      	orrs	r3, r1
 800b4f0:	40c2      	lsrs	r2, r0
 800b4f2:	6163      	str	r3, [r4, #20]
 800b4f4:	9201      	str	r2, [sp, #4]
 800b4f6:	9b01      	ldr	r3, [sp, #4]
 800b4f8:	61a3      	str	r3, [r4, #24]
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	bf14      	ite	ne
 800b4fe:	2202      	movne	r2, #2
 800b500:	2201      	moveq	r2, #1
 800b502:	6122      	str	r2, [r4, #16]
 800b504:	b1d5      	cbz	r5, 800b53c <__d2b+0x98>
 800b506:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b50a:	4405      	add	r5, r0
 800b50c:	f8c9 5000 	str.w	r5, [r9]
 800b510:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b514:	f8c8 0000 	str.w	r0, [r8]
 800b518:	4620      	mov	r0, r4
 800b51a:	b003      	add	sp, #12
 800b51c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b520:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b524:	e7d5      	b.n	800b4d2 <__d2b+0x2e>
 800b526:	6161      	str	r1, [r4, #20]
 800b528:	e7e5      	b.n	800b4f6 <__d2b+0x52>
 800b52a:	a801      	add	r0, sp, #4
 800b52c:	f7ff fcde 	bl	800aeec <__lo0bits>
 800b530:	9b01      	ldr	r3, [sp, #4]
 800b532:	6163      	str	r3, [r4, #20]
 800b534:	2201      	movs	r2, #1
 800b536:	6122      	str	r2, [r4, #16]
 800b538:	3020      	adds	r0, #32
 800b53a:	e7e3      	b.n	800b504 <__d2b+0x60>
 800b53c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b540:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b544:	f8c9 0000 	str.w	r0, [r9]
 800b548:	6918      	ldr	r0, [r3, #16]
 800b54a:	f7ff fcaf 	bl	800aeac <__hi0bits>
 800b54e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b552:	e7df      	b.n	800b514 <__d2b+0x70>
 800b554:	0800c4f8 	.word	0x0800c4f8
 800b558:	0800c584 	.word	0x0800c584

0800b55c <__ratio>:
 800b55c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b560:	4688      	mov	r8, r1
 800b562:	4669      	mov	r1, sp
 800b564:	4681      	mov	r9, r0
 800b566:	f7ff ff4d 	bl	800b404 <__b2d>
 800b56a:	a901      	add	r1, sp, #4
 800b56c:	4640      	mov	r0, r8
 800b56e:	ec55 4b10 	vmov	r4, r5, d0
 800b572:	f7ff ff47 	bl	800b404 <__b2d>
 800b576:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b57a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800b57e:	eba3 0c02 	sub.w	ip, r3, r2
 800b582:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b586:	1a9b      	subs	r3, r3, r2
 800b588:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800b58c:	ec51 0b10 	vmov	r0, r1, d0
 800b590:	2b00      	cmp	r3, #0
 800b592:	bfd6      	itet	le
 800b594:	460a      	movle	r2, r1
 800b596:	462a      	movgt	r2, r5
 800b598:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b59c:	468b      	mov	fp, r1
 800b59e:	462f      	mov	r7, r5
 800b5a0:	bfd4      	ite	le
 800b5a2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800b5a6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b5aa:	4620      	mov	r0, r4
 800b5ac:	ee10 2a10 	vmov	r2, s0
 800b5b0:	465b      	mov	r3, fp
 800b5b2:	4639      	mov	r1, r7
 800b5b4:	f7f5 f952 	bl	800085c <__aeabi_ddiv>
 800b5b8:	ec41 0b10 	vmov	d0, r0, r1
 800b5bc:	b003      	add	sp, #12
 800b5be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b5c2 <__copybits>:
 800b5c2:	3901      	subs	r1, #1
 800b5c4:	b570      	push	{r4, r5, r6, lr}
 800b5c6:	1149      	asrs	r1, r1, #5
 800b5c8:	6914      	ldr	r4, [r2, #16]
 800b5ca:	3101      	adds	r1, #1
 800b5cc:	f102 0314 	add.w	r3, r2, #20
 800b5d0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b5d4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b5d8:	1f05      	subs	r5, r0, #4
 800b5da:	42a3      	cmp	r3, r4
 800b5dc:	d30c      	bcc.n	800b5f8 <__copybits+0x36>
 800b5de:	1aa3      	subs	r3, r4, r2
 800b5e0:	3b11      	subs	r3, #17
 800b5e2:	f023 0303 	bic.w	r3, r3, #3
 800b5e6:	3211      	adds	r2, #17
 800b5e8:	42a2      	cmp	r2, r4
 800b5ea:	bf88      	it	hi
 800b5ec:	2300      	movhi	r3, #0
 800b5ee:	4418      	add	r0, r3
 800b5f0:	2300      	movs	r3, #0
 800b5f2:	4288      	cmp	r0, r1
 800b5f4:	d305      	bcc.n	800b602 <__copybits+0x40>
 800b5f6:	bd70      	pop	{r4, r5, r6, pc}
 800b5f8:	f853 6b04 	ldr.w	r6, [r3], #4
 800b5fc:	f845 6f04 	str.w	r6, [r5, #4]!
 800b600:	e7eb      	b.n	800b5da <__copybits+0x18>
 800b602:	f840 3b04 	str.w	r3, [r0], #4
 800b606:	e7f4      	b.n	800b5f2 <__copybits+0x30>

0800b608 <__any_on>:
 800b608:	f100 0214 	add.w	r2, r0, #20
 800b60c:	6900      	ldr	r0, [r0, #16]
 800b60e:	114b      	asrs	r3, r1, #5
 800b610:	4298      	cmp	r0, r3
 800b612:	b510      	push	{r4, lr}
 800b614:	db11      	blt.n	800b63a <__any_on+0x32>
 800b616:	dd0a      	ble.n	800b62e <__any_on+0x26>
 800b618:	f011 011f 	ands.w	r1, r1, #31
 800b61c:	d007      	beq.n	800b62e <__any_on+0x26>
 800b61e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b622:	fa24 f001 	lsr.w	r0, r4, r1
 800b626:	fa00 f101 	lsl.w	r1, r0, r1
 800b62a:	428c      	cmp	r4, r1
 800b62c:	d10b      	bne.n	800b646 <__any_on+0x3e>
 800b62e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b632:	4293      	cmp	r3, r2
 800b634:	d803      	bhi.n	800b63e <__any_on+0x36>
 800b636:	2000      	movs	r0, #0
 800b638:	bd10      	pop	{r4, pc}
 800b63a:	4603      	mov	r3, r0
 800b63c:	e7f7      	b.n	800b62e <__any_on+0x26>
 800b63e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b642:	2900      	cmp	r1, #0
 800b644:	d0f5      	beq.n	800b632 <__any_on+0x2a>
 800b646:	2001      	movs	r0, #1
 800b648:	e7f6      	b.n	800b638 <__any_on+0x30>

0800b64a <_calloc_r>:
 800b64a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b64c:	fba1 2402 	umull	r2, r4, r1, r2
 800b650:	b94c      	cbnz	r4, 800b666 <_calloc_r+0x1c>
 800b652:	4611      	mov	r1, r2
 800b654:	9201      	str	r2, [sp, #4]
 800b656:	f7fc f9ab 	bl	80079b0 <_malloc_r>
 800b65a:	9a01      	ldr	r2, [sp, #4]
 800b65c:	4605      	mov	r5, r0
 800b65e:	b930      	cbnz	r0, 800b66e <_calloc_r+0x24>
 800b660:	4628      	mov	r0, r5
 800b662:	b003      	add	sp, #12
 800b664:	bd30      	pop	{r4, r5, pc}
 800b666:	220c      	movs	r2, #12
 800b668:	6002      	str	r2, [r0, #0]
 800b66a:	2500      	movs	r5, #0
 800b66c:	e7f8      	b.n	800b660 <_calloc_r+0x16>
 800b66e:	4621      	mov	r1, r4
 800b670:	f7fc f975 	bl	800795e <memset>
 800b674:	e7f4      	b.n	800b660 <_calloc_r+0x16>
	...

0800b678 <_free_r>:
 800b678:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b67a:	2900      	cmp	r1, #0
 800b67c:	d044      	beq.n	800b708 <_free_r+0x90>
 800b67e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b682:	9001      	str	r0, [sp, #4]
 800b684:	2b00      	cmp	r3, #0
 800b686:	f1a1 0404 	sub.w	r4, r1, #4
 800b68a:	bfb8      	it	lt
 800b68c:	18e4      	addlt	r4, r4, r3
 800b68e:	f7ff fb0f 	bl	800acb0 <__malloc_lock>
 800b692:	4a1e      	ldr	r2, [pc, #120]	; (800b70c <_free_r+0x94>)
 800b694:	9801      	ldr	r0, [sp, #4]
 800b696:	6813      	ldr	r3, [r2, #0]
 800b698:	b933      	cbnz	r3, 800b6a8 <_free_r+0x30>
 800b69a:	6063      	str	r3, [r4, #4]
 800b69c:	6014      	str	r4, [r2, #0]
 800b69e:	b003      	add	sp, #12
 800b6a0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b6a4:	f7ff bb0a 	b.w	800acbc <__malloc_unlock>
 800b6a8:	42a3      	cmp	r3, r4
 800b6aa:	d908      	bls.n	800b6be <_free_r+0x46>
 800b6ac:	6825      	ldr	r5, [r4, #0]
 800b6ae:	1961      	adds	r1, r4, r5
 800b6b0:	428b      	cmp	r3, r1
 800b6b2:	bf01      	itttt	eq
 800b6b4:	6819      	ldreq	r1, [r3, #0]
 800b6b6:	685b      	ldreq	r3, [r3, #4]
 800b6b8:	1949      	addeq	r1, r1, r5
 800b6ba:	6021      	streq	r1, [r4, #0]
 800b6bc:	e7ed      	b.n	800b69a <_free_r+0x22>
 800b6be:	461a      	mov	r2, r3
 800b6c0:	685b      	ldr	r3, [r3, #4]
 800b6c2:	b10b      	cbz	r3, 800b6c8 <_free_r+0x50>
 800b6c4:	42a3      	cmp	r3, r4
 800b6c6:	d9fa      	bls.n	800b6be <_free_r+0x46>
 800b6c8:	6811      	ldr	r1, [r2, #0]
 800b6ca:	1855      	adds	r5, r2, r1
 800b6cc:	42a5      	cmp	r5, r4
 800b6ce:	d10b      	bne.n	800b6e8 <_free_r+0x70>
 800b6d0:	6824      	ldr	r4, [r4, #0]
 800b6d2:	4421      	add	r1, r4
 800b6d4:	1854      	adds	r4, r2, r1
 800b6d6:	42a3      	cmp	r3, r4
 800b6d8:	6011      	str	r1, [r2, #0]
 800b6da:	d1e0      	bne.n	800b69e <_free_r+0x26>
 800b6dc:	681c      	ldr	r4, [r3, #0]
 800b6de:	685b      	ldr	r3, [r3, #4]
 800b6e0:	6053      	str	r3, [r2, #4]
 800b6e2:	4421      	add	r1, r4
 800b6e4:	6011      	str	r1, [r2, #0]
 800b6e6:	e7da      	b.n	800b69e <_free_r+0x26>
 800b6e8:	d902      	bls.n	800b6f0 <_free_r+0x78>
 800b6ea:	230c      	movs	r3, #12
 800b6ec:	6003      	str	r3, [r0, #0]
 800b6ee:	e7d6      	b.n	800b69e <_free_r+0x26>
 800b6f0:	6825      	ldr	r5, [r4, #0]
 800b6f2:	1961      	adds	r1, r4, r5
 800b6f4:	428b      	cmp	r3, r1
 800b6f6:	bf04      	itt	eq
 800b6f8:	6819      	ldreq	r1, [r3, #0]
 800b6fa:	685b      	ldreq	r3, [r3, #4]
 800b6fc:	6063      	str	r3, [r4, #4]
 800b6fe:	bf04      	itt	eq
 800b700:	1949      	addeq	r1, r1, r5
 800b702:	6021      	streq	r1, [r4, #0]
 800b704:	6054      	str	r4, [r2, #4]
 800b706:	e7ca      	b.n	800b69e <_free_r+0x26>
 800b708:	b003      	add	sp, #12
 800b70a:	bd30      	pop	{r4, r5, pc}
 800b70c:	20004584 	.word	0x20004584

0800b710 <__ssputs_r>:
 800b710:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b714:	688e      	ldr	r6, [r1, #8]
 800b716:	429e      	cmp	r6, r3
 800b718:	4682      	mov	sl, r0
 800b71a:	460c      	mov	r4, r1
 800b71c:	4690      	mov	r8, r2
 800b71e:	461f      	mov	r7, r3
 800b720:	d838      	bhi.n	800b794 <__ssputs_r+0x84>
 800b722:	898a      	ldrh	r2, [r1, #12]
 800b724:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b728:	d032      	beq.n	800b790 <__ssputs_r+0x80>
 800b72a:	6825      	ldr	r5, [r4, #0]
 800b72c:	6909      	ldr	r1, [r1, #16]
 800b72e:	eba5 0901 	sub.w	r9, r5, r1
 800b732:	6965      	ldr	r5, [r4, #20]
 800b734:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b738:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b73c:	3301      	adds	r3, #1
 800b73e:	444b      	add	r3, r9
 800b740:	106d      	asrs	r5, r5, #1
 800b742:	429d      	cmp	r5, r3
 800b744:	bf38      	it	cc
 800b746:	461d      	movcc	r5, r3
 800b748:	0553      	lsls	r3, r2, #21
 800b74a:	d531      	bpl.n	800b7b0 <__ssputs_r+0xa0>
 800b74c:	4629      	mov	r1, r5
 800b74e:	f7fc f92f 	bl	80079b0 <_malloc_r>
 800b752:	4606      	mov	r6, r0
 800b754:	b950      	cbnz	r0, 800b76c <__ssputs_r+0x5c>
 800b756:	230c      	movs	r3, #12
 800b758:	f8ca 3000 	str.w	r3, [sl]
 800b75c:	89a3      	ldrh	r3, [r4, #12]
 800b75e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b762:	81a3      	strh	r3, [r4, #12]
 800b764:	f04f 30ff 	mov.w	r0, #4294967295
 800b768:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b76c:	6921      	ldr	r1, [r4, #16]
 800b76e:	464a      	mov	r2, r9
 800b770:	f7fc f8e7 	bl	8007942 <memcpy>
 800b774:	89a3      	ldrh	r3, [r4, #12]
 800b776:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b77a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b77e:	81a3      	strh	r3, [r4, #12]
 800b780:	6126      	str	r6, [r4, #16]
 800b782:	6165      	str	r5, [r4, #20]
 800b784:	444e      	add	r6, r9
 800b786:	eba5 0509 	sub.w	r5, r5, r9
 800b78a:	6026      	str	r6, [r4, #0]
 800b78c:	60a5      	str	r5, [r4, #8]
 800b78e:	463e      	mov	r6, r7
 800b790:	42be      	cmp	r6, r7
 800b792:	d900      	bls.n	800b796 <__ssputs_r+0x86>
 800b794:	463e      	mov	r6, r7
 800b796:	6820      	ldr	r0, [r4, #0]
 800b798:	4632      	mov	r2, r6
 800b79a:	4641      	mov	r1, r8
 800b79c:	f000 f982 	bl	800baa4 <memmove>
 800b7a0:	68a3      	ldr	r3, [r4, #8]
 800b7a2:	1b9b      	subs	r3, r3, r6
 800b7a4:	60a3      	str	r3, [r4, #8]
 800b7a6:	6823      	ldr	r3, [r4, #0]
 800b7a8:	4433      	add	r3, r6
 800b7aa:	6023      	str	r3, [r4, #0]
 800b7ac:	2000      	movs	r0, #0
 800b7ae:	e7db      	b.n	800b768 <__ssputs_r+0x58>
 800b7b0:	462a      	mov	r2, r5
 800b7b2:	f000 f991 	bl	800bad8 <_realloc_r>
 800b7b6:	4606      	mov	r6, r0
 800b7b8:	2800      	cmp	r0, #0
 800b7ba:	d1e1      	bne.n	800b780 <__ssputs_r+0x70>
 800b7bc:	6921      	ldr	r1, [r4, #16]
 800b7be:	4650      	mov	r0, sl
 800b7c0:	f7ff ff5a 	bl	800b678 <_free_r>
 800b7c4:	e7c7      	b.n	800b756 <__ssputs_r+0x46>
	...

0800b7c8 <_svfiprintf_r>:
 800b7c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7cc:	4698      	mov	r8, r3
 800b7ce:	898b      	ldrh	r3, [r1, #12]
 800b7d0:	061b      	lsls	r3, r3, #24
 800b7d2:	b09d      	sub	sp, #116	; 0x74
 800b7d4:	4607      	mov	r7, r0
 800b7d6:	460d      	mov	r5, r1
 800b7d8:	4614      	mov	r4, r2
 800b7da:	d50e      	bpl.n	800b7fa <_svfiprintf_r+0x32>
 800b7dc:	690b      	ldr	r3, [r1, #16]
 800b7de:	b963      	cbnz	r3, 800b7fa <_svfiprintf_r+0x32>
 800b7e0:	2140      	movs	r1, #64	; 0x40
 800b7e2:	f7fc f8e5 	bl	80079b0 <_malloc_r>
 800b7e6:	6028      	str	r0, [r5, #0]
 800b7e8:	6128      	str	r0, [r5, #16]
 800b7ea:	b920      	cbnz	r0, 800b7f6 <_svfiprintf_r+0x2e>
 800b7ec:	230c      	movs	r3, #12
 800b7ee:	603b      	str	r3, [r7, #0]
 800b7f0:	f04f 30ff 	mov.w	r0, #4294967295
 800b7f4:	e0d1      	b.n	800b99a <_svfiprintf_r+0x1d2>
 800b7f6:	2340      	movs	r3, #64	; 0x40
 800b7f8:	616b      	str	r3, [r5, #20]
 800b7fa:	2300      	movs	r3, #0
 800b7fc:	9309      	str	r3, [sp, #36]	; 0x24
 800b7fe:	2320      	movs	r3, #32
 800b800:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b804:	f8cd 800c 	str.w	r8, [sp, #12]
 800b808:	2330      	movs	r3, #48	; 0x30
 800b80a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b9b4 <_svfiprintf_r+0x1ec>
 800b80e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b812:	f04f 0901 	mov.w	r9, #1
 800b816:	4623      	mov	r3, r4
 800b818:	469a      	mov	sl, r3
 800b81a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b81e:	b10a      	cbz	r2, 800b824 <_svfiprintf_r+0x5c>
 800b820:	2a25      	cmp	r2, #37	; 0x25
 800b822:	d1f9      	bne.n	800b818 <_svfiprintf_r+0x50>
 800b824:	ebba 0b04 	subs.w	fp, sl, r4
 800b828:	d00b      	beq.n	800b842 <_svfiprintf_r+0x7a>
 800b82a:	465b      	mov	r3, fp
 800b82c:	4622      	mov	r2, r4
 800b82e:	4629      	mov	r1, r5
 800b830:	4638      	mov	r0, r7
 800b832:	f7ff ff6d 	bl	800b710 <__ssputs_r>
 800b836:	3001      	adds	r0, #1
 800b838:	f000 80aa 	beq.w	800b990 <_svfiprintf_r+0x1c8>
 800b83c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b83e:	445a      	add	r2, fp
 800b840:	9209      	str	r2, [sp, #36]	; 0x24
 800b842:	f89a 3000 	ldrb.w	r3, [sl]
 800b846:	2b00      	cmp	r3, #0
 800b848:	f000 80a2 	beq.w	800b990 <_svfiprintf_r+0x1c8>
 800b84c:	2300      	movs	r3, #0
 800b84e:	f04f 32ff 	mov.w	r2, #4294967295
 800b852:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b856:	f10a 0a01 	add.w	sl, sl, #1
 800b85a:	9304      	str	r3, [sp, #16]
 800b85c:	9307      	str	r3, [sp, #28]
 800b85e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b862:	931a      	str	r3, [sp, #104]	; 0x68
 800b864:	4654      	mov	r4, sl
 800b866:	2205      	movs	r2, #5
 800b868:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b86c:	4851      	ldr	r0, [pc, #324]	; (800b9b4 <_svfiprintf_r+0x1ec>)
 800b86e:	f7f4 fcbf 	bl	80001f0 <memchr>
 800b872:	9a04      	ldr	r2, [sp, #16]
 800b874:	b9d8      	cbnz	r0, 800b8ae <_svfiprintf_r+0xe6>
 800b876:	06d0      	lsls	r0, r2, #27
 800b878:	bf44      	itt	mi
 800b87a:	2320      	movmi	r3, #32
 800b87c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b880:	0711      	lsls	r1, r2, #28
 800b882:	bf44      	itt	mi
 800b884:	232b      	movmi	r3, #43	; 0x2b
 800b886:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b88a:	f89a 3000 	ldrb.w	r3, [sl]
 800b88e:	2b2a      	cmp	r3, #42	; 0x2a
 800b890:	d015      	beq.n	800b8be <_svfiprintf_r+0xf6>
 800b892:	9a07      	ldr	r2, [sp, #28]
 800b894:	4654      	mov	r4, sl
 800b896:	2000      	movs	r0, #0
 800b898:	f04f 0c0a 	mov.w	ip, #10
 800b89c:	4621      	mov	r1, r4
 800b89e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b8a2:	3b30      	subs	r3, #48	; 0x30
 800b8a4:	2b09      	cmp	r3, #9
 800b8a6:	d94e      	bls.n	800b946 <_svfiprintf_r+0x17e>
 800b8a8:	b1b0      	cbz	r0, 800b8d8 <_svfiprintf_r+0x110>
 800b8aa:	9207      	str	r2, [sp, #28]
 800b8ac:	e014      	b.n	800b8d8 <_svfiprintf_r+0x110>
 800b8ae:	eba0 0308 	sub.w	r3, r0, r8
 800b8b2:	fa09 f303 	lsl.w	r3, r9, r3
 800b8b6:	4313      	orrs	r3, r2
 800b8b8:	9304      	str	r3, [sp, #16]
 800b8ba:	46a2      	mov	sl, r4
 800b8bc:	e7d2      	b.n	800b864 <_svfiprintf_r+0x9c>
 800b8be:	9b03      	ldr	r3, [sp, #12]
 800b8c0:	1d19      	adds	r1, r3, #4
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	9103      	str	r1, [sp, #12]
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	bfbb      	ittet	lt
 800b8ca:	425b      	neglt	r3, r3
 800b8cc:	f042 0202 	orrlt.w	r2, r2, #2
 800b8d0:	9307      	strge	r3, [sp, #28]
 800b8d2:	9307      	strlt	r3, [sp, #28]
 800b8d4:	bfb8      	it	lt
 800b8d6:	9204      	strlt	r2, [sp, #16]
 800b8d8:	7823      	ldrb	r3, [r4, #0]
 800b8da:	2b2e      	cmp	r3, #46	; 0x2e
 800b8dc:	d10c      	bne.n	800b8f8 <_svfiprintf_r+0x130>
 800b8de:	7863      	ldrb	r3, [r4, #1]
 800b8e0:	2b2a      	cmp	r3, #42	; 0x2a
 800b8e2:	d135      	bne.n	800b950 <_svfiprintf_r+0x188>
 800b8e4:	9b03      	ldr	r3, [sp, #12]
 800b8e6:	1d1a      	adds	r2, r3, #4
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	9203      	str	r2, [sp, #12]
 800b8ec:	2b00      	cmp	r3, #0
 800b8ee:	bfb8      	it	lt
 800b8f0:	f04f 33ff 	movlt.w	r3, #4294967295
 800b8f4:	3402      	adds	r4, #2
 800b8f6:	9305      	str	r3, [sp, #20]
 800b8f8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b9c4 <_svfiprintf_r+0x1fc>
 800b8fc:	7821      	ldrb	r1, [r4, #0]
 800b8fe:	2203      	movs	r2, #3
 800b900:	4650      	mov	r0, sl
 800b902:	f7f4 fc75 	bl	80001f0 <memchr>
 800b906:	b140      	cbz	r0, 800b91a <_svfiprintf_r+0x152>
 800b908:	2340      	movs	r3, #64	; 0x40
 800b90a:	eba0 000a 	sub.w	r0, r0, sl
 800b90e:	fa03 f000 	lsl.w	r0, r3, r0
 800b912:	9b04      	ldr	r3, [sp, #16]
 800b914:	4303      	orrs	r3, r0
 800b916:	3401      	adds	r4, #1
 800b918:	9304      	str	r3, [sp, #16]
 800b91a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b91e:	4826      	ldr	r0, [pc, #152]	; (800b9b8 <_svfiprintf_r+0x1f0>)
 800b920:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b924:	2206      	movs	r2, #6
 800b926:	f7f4 fc63 	bl	80001f0 <memchr>
 800b92a:	2800      	cmp	r0, #0
 800b92c:	d038      	beq.n	800b9a0 <_svfiprintf_r+0x1d8>
 800b92e:	4b23      	ldr	r3, [pc, #140]	; (800b9bc <_svfiprintf_r+0x1f4>)
 800b930:	bb1b      	cbnz	r3, 800b97a <_svfiprintf_r+0x1b2>
 800b932:	9b03      	ldr	r3, [sp, #12]
 800b934:	3307      	adds	r3, #7
 800b936:	f023 0307 	bic.w	r3, r3, #7
 800b93a:	3308      	adds	r3, #8
 800b93c:	9303      	str	r3, [sp, #12]
 800b93e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b940:	4433      	add	r3, r6
 800b942:	9309      	str	r3, [sp, #36]	; 0x24
 800b944:	e767      	b.n	800b816 <_svfiprintf_r+0x4e>
 800b946:	fb0c 3202 	mla	r2, ip, r2, r3
 800b94a:	460c      	mov	r4, r1
 800b94c:	2001      	movs	r0, #1
 800b94e:	e7a5      	b.n	800b89c <_svfiprintf_r+0xd4>
 800b950:	2300      	movs	r3, #0
 800b952:	3401      	adds	r4, #1
 800b954:	9305      	str	r3, [sp, #20]
 800b956:	4619      	mov	r1, r3
 800b958:	f04f 0c0a 	mov.w	ip, #10
 800b95c:	4620      	mov	r0, r4
 800b95e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b962:	3a30      	subs	r2, #48	; 0x30
 800b964:	2a09      	cmp	r2, #9
 800b966:	d903      	bls.n	800b970 <_svfiprintf_r+0x1a8>
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d0c5      	beq.n	800b8f8 <_svfiprintf_r+0x130>
 800b96c:	9105      	str	r1, [sp, #20]
 800b96e:	e7c3      	b.n	800b8f8 <_svfiprintf_r+0x130>
 800b970:	fb0c 2101 	mla	r1, ip, r1, r2
 800b974:	4604      	mov	r4, r0
 800b976:	2301      	movs	r3, #1
 800b978:	e7f0      	b.n	800b95c <_svfiprintf_r+0x194>
 800b97a:	ab03      	add	r3, sp, #12
 800b97c:	9300      	str	r3, [sp, #0]
 800b97e:	462a      	mov	r2, r5
 800b980:	4b0f      	ldr	r3, [pc, #60]	; (800b9c0 <_svfiprintf_r+0x1f8>)
 800b982:	a904      	add	r1, sp, #16
 800b984:	4638      	mov	r0, r7
 800b986:	f7fc f927 	bl	8007bd8 <_printf_float>
 800b98a:	1c42      	adds	r2, r0, #1
 800b98c:	4606      	mov	r6, r0
 800b98e:	d1d6      	bne.n	800b93e <_svfiprintf_r+0x176>
 800b990:	89ab      	ldrh	r3, [r5, #12]
 800b992:	065b      	lsls	r3, r3, #25
 800b994:	f53f af2c 	bmi.w	800b7f0 <_svfiprintf_r+0x28>
 800b998:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b99a:	b01d      	add	sp, #116	; 0x74
 800b99c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9a0:	ab03      	add	r3, sp, #12
 800b9a2:	9300      	str	r3, [sp, #0]
 800b9a4:	462a      	mov	r2, r5
 800b9a6:	4b06      	ldr	r3, [pc, #24]	; (800b9c0 <_svfiprintf_r+0x1f8>)
 800b9a8:	a904      	add	r1, sp, #16
 800b9aa:	4638      	mov	r0, r7
 800b9ac:	f7fc fbb8 	bl	8008120 <_printf_i>
 800b9b0:	e7eb      	b.n	800b98a <_svfiprintf_r+0x1c2>
 800b9b2:	bf00      	nop
 800b9b4:	0800c6dc 	.word	0x0800c6dc
 800b9b8:	0800c6e6 	.word	0x0800c6e6
 800b9bc:	08007bd9 	.word	0x08007bd9
 800b9c0:	0800b711 	.word	0x0800b711
 800b9c4:	0800c6e2 	.word	0x0800c6e2

0800b9c8 <_read_r>:
 800b9c8:	b538      	push	{r3, r4, r5, lr}
 800b9ca:	4d07      	ldr	r5, [pc, #28]	; (800b9e8 <_read_r+0x20>)
 800b9cc:	4604      	mov	r4, r0
 800b9ce:	4608      	mov	r0, r1
 800b9d0:	4611      	mov	r1, r2
 800b9d2:	2200      	movs	r2, #0
 800b9d4:	602a      	str	r2, [r5, #0]
 800b9d6:	461a      	mov	r2, r3
 800b9d8:	f7f6 fe2c 	bl	8002634 <_read>
 800b9dc:	1c43      	adds	r3, r0, #1
 800b9de:	d102      	bne.n	800b9e6 <_read_r+0x1e>
 800b9e0:	682b      	ldr	r3, [r5, #0]
 800b9e2:	b103      	cbz	r3, 800b9e6 <_read_r+0x1e>
 800b9e4:	6023      	str	r3, [r4, #0]
 800b9e6:	bd38      	pop	{r3, r4, r5, pc}
 800b9e8:	2000458c 	.word	0x2000458c
 800b9ec:	00000000 	.word	0x00000000

0800b9f0 <nan>:
 800b9f0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800b9f8 <nan+0x8>
 800b9f4:	4770      	bx	lr
 800b9f6:	bf00      	nop
 800b9f8:	00000000 	.word	0x00000000
 800b9fc:	7ff80000 	.word	0x7ff80000

0800ba00 <strncmp>:
 800ba00:	b510      	push	{r4, lr}
 800ba02:	b17a      	cbz	r2, 800ba24 <strncmp+0x24>
 800ba04:	4603      	mov	r3, r0
 800ba06:	3901      	subs	r1, #1
 800ba08:	1884      	adds	r4, r0, r2
 800ba0a:	f813 0b01 	ldrb.w	r0, [r3], #1
 800ba0e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800ba12:	4290      	cmp	r0, r2
 800ba14:	d101      	bne.n	800ba1a <strncmp+0x1a>
 800ba16:	42a3      	cmp	r3, r4
 800ba18:	d101      	bne.n	800ba1e <strncmp+0x1e>
 800ba1a:	1a80      	subs	r0, r0, r2
 800ba1c:	bd10      	pop	{r4, pc}
 800ba1e:	2800      	cmp	r0, #0
 800ba20:	d1f3      	bne.n	800ba0a <strncmp+0xa>
 800ba22:	e7fa      	b.n	800ba1a <strncmp+0x1a>
 800ba24:	4610      	mov	r0, r2
 800ba26:	e7f9      	b.n	800ba1c <strncmp+0x1c>

0800ba28 <__ascii_wctomb>:
 800ba28:	b149      	cbz	r1, 800ba3e <__ascii_wctomb+0x16>
 800ba2a:	2aff      	cmp	r2, #255	; 0xff
 800ba2c:	bf85      	ittet	hi
 800ba2e:	238a      	movhi	r3, #138	; 0x8a
 800ba30:	6003      	strhi	r3, [r0, #0]
 800ba32:	700a      	strbls	r2, [r1, #0]
 800ba34:	f04f 30ff 	movhi.w	r0, #4294967295
 800ba38:	bf98      	it	ls
 800ba3a:	2001      	movls	r0, #1
 800ba3c:	4770      	bx	lr
 800ba3e:	4608      	mov	r0, r1
 800ba40:	4770      	bx	lr
	...

0800ba44 <__assert_func>:
 800ba44:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ba46:	4614      	mov	r4, r2
 800ba48:	461a      	mov	r2, r3
 800ba4a:	4b09      	ldr	r3, [pc, #36]	; (800ba70 <__assert_func+0x2c>)
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	4605      	mov	r5, r0
 800ba50:	68d8      	ldr	r0, [r3, #12]
 800ba52:	b14c      	cbz	r4, 800ba68 <__assert_func+0x24>
 800ba54:	4b07      	ldr	r3, [pc, #28]	; (800ba74 <__assert_func+0x30>)
 800ba56:	9100      	str	r1, [sp, #0]
 800ba58:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ba5c:	4906      	ldr	r1, [pc, #24]	; (800ba78 <__assert_func+0x34>)
 800ba5e:	462b      	mov	r3, r5
 800ba60:	f000 f80e 	bl	800ba80 <fiprintf>
 800ba64:	f000 fa80 	bl	800bf68 <abort>
 800ba68:	4b04      	ldr	r3, [pc, #16]	; (800ba7c <__assert_func+0x38>)
 800ba6a:	461c      	mov	r4, r3
 800ba6c:	e7f3      	b.n	800ba56 <__assert_func+0x12>
 800ba6e:	bf00      	nop
 800ba70:	20000018 	.word	0x20000018
 800ba74:	0800c6ed 	.word	0x0800c6ed
 800ba78:	0800c6fa 	.word	0x0800c6fa
 800ba7c:	0800c728 	.word	0x0800c728

0800ba80 <fiprintf>:
 800ba80:	b40e      	push	{r1, r2, r3}
 800ba82:	b503      	push	{r0, r1, lr}
 800ba84:	4601      	mov	r1, r0
 800ba86:	ab03      	add	r3, sp, #12
 800ba88:	4805      	ldr	r0, [pc, #20]	; (800baa0 <fiprintf+0x20>)
 800ba8a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba8e:	6800      	ldr	r0, [r0, #0]
 800ba90:	9301      	str	r3, [sp, #4]
 800ba92:	f000 f879 	bl	800bb88 <_vfiprintf_r>
 800ba96:	b002      	add	sp, #8
 800ba98:	f85d eb04 	ldr.w	lr, [sp], #4
 800ba9c:	b003      	add	sp, #12
 800ba9e:	4770      	bx	lr
 800baa0:	20000018 	.word	0x20000018

0800baa4 <memmove>:
 800baa4:	4288      	cmp	r0, r1
 800baa6:	b510      	push	{r4, lr}
 800baa8:	eb01 0402 	add.w	r4, r1, r2
 800baac:	d902      	bls.n	800bab4 <memmove+0x10>
 800baae:	4284      	cmp	r4, r0
 800bab0:	4623      	mov	r3, r4
 800bab2:	d807      	bhi.n	800bac4 <memmove+0x20>
 800bab4:	1e43      	subs	r3, r0, #1
 800bab6:	42a1      	cmp	r1, r4
 800bab8:	d008      	beq.n	800bacc <memmove+0x28>
 800baba:	f811 2b01 	ldrb.w	r2, [r1], #1
 800babe:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bac2:	e7f8      	b.n	800bab6 <memmove+0x12>
 800bac4:	4402      	add	r2, r0
 800bac6:	4601      	mov	r1, r0
 800bac8:	428a      	cmp	r2, r1
 800baca:	d100      	bne.n	800bace <memmove+0x2a>
 800bacc:	bd10      	pop	{r4, pc}
 800bace:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bad2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bad6:	e7f7      	b.n	800bac8 <memmove+0x24>

0800bad8 <_realloc_r>:
 800bad8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800badc:	4680      	mov	r8, r0
 800bade:	4614      	mov	r4, r2
 800bae0:	460e      	mov	r6, r1
 800bae2:	b921      	cbnz	r1, 800baee <_realloc_r+0x16>
 800bae4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bae8:	4611      	mov	r1, r2
 800baea:	f7fb bf61 	b.w	80079b0 <_malloc_r>
 800baee:	b92a      	cbnz	r2, 800bafc <_realloc_r+0x24>
 800baf0:	f7ff fdc2 	bl	800b678 <_free_r>
 800baf4:	4625      	mov	r5, r4
 800baf6:	4628      	mov	r0, r5
 800baf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bafc:	f000 faa0 	bl	800c040 <_malloc_usable_size_r>
 800bb00:	4284      	cmp	r4, r0
 800bb02:	4607      	mov	r7, r0
 800bb04:	d802      	bhi.n	800bb0c <_realloc_r+0x34>
 800bb06:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bb0a:	d812      	bhi.n	800bb32 <_realloc_r+0x5a>
 800bb0c:	4621      	mov	r1, r4
 800bb0e:	4640      	mov	r0, r8
 800bb10:	f7fb ff4e 	bl	80079b0 <_malloc_r>
 800bb14:	4605      	mov	r5, r0
 800bb16:	2800      	cmp	r0, #0
 800bb18:	d0ed      	beq.n	800baf6 <_realloc_r+0x1e>
 800bb1a:	42bc      	cmp	r4, r7
 800bb1c:	4622      	mov	r2, r4
 800bb1e:	4631      	mov	r1, r6
 800bb20:	bf28      	it	cs
 800bb22:	463a      	movcs	r2, r7
 800bb24:	f7fb ff0d 	bl	8007942 <memcpy>
 800bb28:	4631      	mov	r1, r6
 800bb2a:	4640      	mov	r0, r8
 800bb2c:	f7ff fda4 	bl	800b678 <_free_r>
 800bb30:	e7e1      	b.n	800baf6 <_realloc_r+0x1e>
 800bb32:	4635      	mov	r5, r6
 800bb34:	e7df      	b.n	800baf6 <_realloc_r+0x1e>

0800bb36 <__sfputc_r>:
 800bb36:	6893      	ldr	r3, [r2, #8]
 800bb38:	3b01      	subs	r3, #1
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	b410      	push	{r4}
 800bb3e:	6093      	str	r3, [r2, #8]
 800bb40:	da08      	bge.n	800bb54 <__sfputc_r+0x1e>
 800bb42:	6994      	ldr	r4, [r2, #24]
 800bb44:	42a3      	cmp	r3, r4
 800bb46:	db01      	blt.n	800bb4c <__sfputc_r+0x16>
 800bb48:	290a      	cmp	r1, #10
 800bb4a:	d103      	bne.n	800bb54 <__sfputc_r+0x1e>
 800bb4c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bb50:	f000 b94a 	b.w	800bde8 <__swbuf_r>
 800bb54:	6813      	ldr	r3, [r2, #0]
 800bb56:	1c58      	adds	r0, r3, #1
 800bb58:	6010      	str	r0, [r2, #0]
 800bb5a:	7019      	strb	r1, [r3, #0]
 800bb5c:	4608      	mov	r0, r1
 800bb5e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bb62:	4770      	bx	lr

0800bb64 <__sfputs_r>:
 800bb64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb66:	4606      	mov	r6, r0
 800bb68:	460f      	mov	r7, r1
 800bb6a:	4614      	mov	r4, r2
 800bb6c:	18d5      	adds	r5, r2, r3
 800bb6e:	42ac      	cmp	r4, r5
 800bb70:	d101      	bne.n	800bb76 <__sfputs_r+0x12>
 800bb72:	2000      	movs	r0, #0
 800bb74:	e007      	b.n	800bb86 <__sfputs_r+0x22>
 800bb76:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb7a:	463a      	mov	r2, r7
 800bb7c:	4630      	mov	r0, r6
 800bb7e:	f7ff ffda 	bl	800bb36 <__sfputc_r>
 800bb82:	1c43      	adds	r3, r0, #1
 800bb84:	d1f3      	bne.n	800bb6e <__sfputs_r+0xa>
 800bb86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800bb88 <_vfiprintf_r>:
 800bb88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb8c:	460d      	mov	r5, r1
 800bb8e:	b09d      	sub	sp, #116	; 0x74
 800bb90:	4614      	mov	r4, r2
 800bb92:	4698      	mov	r8, r3
 800bb94:	4606      	mov	r6, r0
 800bb96:	b118      	cbz	r0, 800bba0 <_vfiprintf_r+0x18>
 800bb98:	6983      	ldr	r3, [r0, #24]
 800bb9a:	b90b      	cbnz	r3, 800bba0 <_vfiprintf_r+0x18>
 800bb9c:	f7fb fe0c 	bl	80077b8 <__sinit>
 800bba0:	4b89      	ldr	r3, [pc, #548]	; (800bdc8 <_vfiprintf_r+0x240>)
 800bba2:	429d      	cmp	r5, r3
 800bba4:	d11b      	bne.n	800bbde <_vfiprintf_r+0x56>
 800bba6:	6875      	ldr	r5, [r6, #4]
 800bba8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bbaa:	07d9      	lsls	r1, r3, #31
 800bbac:	d405      	bmi.n	800bbba <_vfiprintf_r+0x32>
 800bbae:	89ab      	ldrh	r3, [r5, #12]
 800bbb0:	059a      	lsls	r2, r3, #22
 800bbb2:	d402      	bmi.n	800bbba <_vfiprintf_r+0x32>
 800bbb4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bbb6:	f7fb fec2 	bl	800793e <__retarget_lock_acquire_recursive>
 800bbba:	89ab      	ldrh	r3, [r5, #12]
 800bbbc:	071b      	lsls	r3, r3, #28
 800bbbe:	d501      	bpl.n	800bbc4 <_vfiprintf_r+0x3c>
 800bbc0:	692b      	ldr	r3, [r5, #16]
 800bbc2:	b9eb      	cbnz	r3, 800bc00 <_vfiprintf_r+0x78>
 800bbc4:	4629      	mov	r1, r5
 800bbc6:	4630      	mov	r0, r6
 800bbc8:	f000 f960 	bl	800be8c <__swsetup_r>
 800bbcc:	b1c0      	cbz	r0, 800bc00 <_vfiprintf_r+0x78>
 800bbce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bbd0:	07dc      	lsls	r4, r3, #31
 800bbd2:	d50e      	bpl.n	800bbf2 <_vfiprintf_r+0x6a>
 800bbd4:	f04f 30ff 	mov.w	r0, #4294967295
 800bbd8:	b01d      	add	sp, #116	; 0x74
 800bbda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbde:	4b7b      	ldr	r3, [pc, #492]	; (800bdcc <_vfiprintf_r+0x244>)
 800bbe0:	429d      	cmp	r5, r3
 800bbe2:	d101      	bne.n	800bbe8 <_vfiprintf_r+0x60>
 800bbe4:	68b5      	ldr	r5, [r6, #8]
 800bbe6:	e7df      	b.n	800bba8 <_vfiprintf_r+0x20>
 800bbe8:	4b79      	ldr	r3, [pc, #484]	; (800bdd0 <_vfiprintf_r+0x248>)
 800bbea:	429d      	cmp	r5, r3
 800bbec:	bf08      	it	eq
 800bbee:	68f5      	ldreq	r5, [r6, #12]
 800bbf0:	e7da      	b.n	800bba8 <_vfiprintf_r+0x20>
 800bbf2:	89ab      	ldrh	r3, [r5, #12]
 800bbf4:	0598      	lsls	r0, r3, #22
 800bbf6:	d4ed      	bmi.n	800bbd4 <_vfiprintf_r+0x4c>
 800bbf8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bbfa:	f7fb fea1 	bl	8007940 <__retarget_lock_release_recursive>
 800bbfe:	e7e9      	b.n	800bbd4 <_vfiprintf_r+0x4c>
 800bc00:	2300      	movs	r3, #0
 800bc02:	9309      	str	r3, [sp, #36]	; 0x24
 800bc04:	2320      	movs	r3, #32
 800bc06:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bc0a:	f8cd 800c 	str.w	r8, [sp, #12]
 800bc0e:	2330      	movs	r3, #48	; 0x30
 800bc10:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800bdd4 <_vfiprintf_r+0x24c>
 800bc14:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bc18:	f04f 0901 	mov.w	r9, #1
 800bc1c:	4623      	mov	r3, r4
 800bc1e:	469a      	mov	sl, r3
 800bc20:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bc24:	b10a      	cbz	r2, 800bc2a <_vfiprintf_r+0xa2>
 800bc26:	2a25      	cmp	r2, #37	; 0x25
 800bc28:	d1f9      	bne.n	800bc1e <_vfiprintf_r+0x96>
 800bc2a:	ebba 0b04 	subs.w	fp, sl, r4
 800bc2e:	d00b      	beq.n	800bc48 <_vfiprintf_r+0xc0>
 800bc30:	465b      	mov	r3, fp
 800bc32:	4622      	mov	r2, r4
 800bc34:	4629      	mov	r1, r5
 800bc36:	4630      	mov	r0, r6
 800bc38:	f7ff ff94 	bl	800bb64 <__sfputs_r>
 800bc3c:	3001      	adds	r0, #1
 800bc3e:	f000 80aa 	beq.w	800bd96 <_vfiprintf_r+0x20e>
 800bc42:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bc44:	445a      	add	r2, fp
 800bc46:	9209      	str	r2, [sp, #36]	; 0x24
 800bc48:	f89a 3000 	ldrb.w	r3, [sl]
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	f000 80a2 	beq.w	800bd96 <_vfiprintf_r+0x20e>
 800bc52:	2300      	movs	r3, #0
 800bc54:	f04f 32ff 	mov.w	r2, #4294967295
 800bc58:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bc5c:	f10a 0a01 	add.w	sl, sl, #1
 800bc60:	9304      	str	r3, [sp, #16]
 800bc62:	9307      	str	r3, [sp, #28]
 800bc64:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bc68:	931a      	str	r3, [sp, #104]	; 0x68
 800bc6a:	4654      	mov	r4, sl
 800bc6c:	2205      	movs	r2, #5
 800bc6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc72:	4858      	ldr	r0, [pc, #352]	; (800bdd4 <_vfiprintf_r+0x24c>)
 800bc74:	f7f4 fabc 	bl	80001f0 <memchr>
 800bc78:	9a04      	ldr	r2, [sp, #16]
 800bc7a:	b9d8      	cbnz	r0, 800bcb4 <_vfiprintf_r+0x12c>
 800bc7c:	06d1      	lsls	r1, r2, #27
 800bc7e:	bf44      	itt	mi
 800bc80:	2320      	movmi	r3, #32
 800bc82:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bc86:	0713      	lsls	r3, r2, #28
 800bc88:	bf44      	itt	mi
 800bc8a:	232b      	movmi	r3, #43	; 0x2b
 800bc8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bc90:	f89a 3000 	ldrb.w	r3, [sl]
 800bc94:	2b2a      	cmp	r3, #42	; 0x2a
 800bc96:	d015      	beq.n	800bcc4 <_vfiprintf_r+0x13c>
 800bc98:	9a07      	ldr	r2, [sp, #28]
 800bc9a:	4654      	mov	r4, sl
 800bc9c:	2000      	movs	r0, #0
 800bc9e:	f04f 0c0a 	mov.w	ip, #10
 800bca2:	4621      	mov	r1, r4
 800bca4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bca8:	3b30      	subs	r3, #48	; 0x30
 800bcaa:	2b09      	cmp	r3, #9
 800bcac:	d94e      	bls.n	800bd4c <_vfiprintf_r+0x1c4>
 800bcae:	b1b0      	cbz	r0, 800bcde <_vfiprintf_r+0x156>
 800bcb0:	9207      	str	r2, [sp, #28]
 800bcb2:	e014      	b.n	800bcde <_vfiprintf_r+0x156>
 800bcb4:	eba0 0308 	sub.w	r3, r0, r8
 800bcb8:	fa09 f303 	lsl.w	r3, r9, r3
 800bcbc:	4313      	orrs	r3, r2
 800bcbe:	9304      	str	r3, [sp, #16]
 800bcc0:	46a2      	mov	sl, r4
 800bcc2:	e7d2      	b.n	800bc6a <_vfiprintf_r+0xe2>
 800bcc4:	9b03      	ldr	r3, [sp, #12]
 800bcc6:	1d19      	adds	r1, r3, #4
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	9103      	str	r1, [sp, #12]
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	bfbb      	ittet	lt
 800bcd0:	425b      	neglt	r3, r3
 800bcd2:	f042 0202 	orrlt.w	r2, r2, #2
 800bcd6:	9307      	strge	r3, [sp, #28]
 800bcd8:	9307      	strlt	r3, [sp, #28]
 800bcda:	bfb8      	it	lt
 800bcdc:	9204      	strlt	r2, [sp, #16]
 800bcde:	7823      	ldrb	r3, [r4, #0]
 800bce0:	2b2e      	cmp	r3, #46	; 0x2e
 800bce2:	d10c      	bne.n	800bcfe <_vfiprintf_r+0x176>
 800bce4:	7863      	ldrb	r3, [r4, #1]
 800bce6:	2b2a      	cmp	r3, #42	; 0x2a
 800bce8:	d135      	bne.n	800bd56 <_vfiprintf_r+0x1ce>
 800bcea:	9b03      	ldr	r3, [sp, #12]
 800bcec:	1d1a      	adds	r2, r3, #4
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	9203      	str	r2, [sp, #12]
 800bcf2:	2b00      	cmp	r3, #0
 800bcf4:	bfb8      	it	lt
 800bcf6:	f04f 33ff 	movlt.w	r3, #4294967295
 800bcfa:	3402      	adds	r4, #2
 800bcfc:	9305      	str	r3, [sp, #20]
 800bcfe:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800bde4 <_vfiprintf_r+0x25c>
 800bd02:	7821      	ldrb	r1, [r4, #0]
 800bd04:	2203      	movs	r2, #3
 800bd06:	4650      	mov	r0, sl
 800bd08:	f7f4 fa72 	bl	80001f0 <memchr>
 800bd0c:	b140      	cbz	r0, 800bd20 <_vfiprintf_r+0x198>
 800bd0e:	2340      	movs	r3, #64	; 0x40
 800bd10:	eba0 000a 	sub.w	r0, r0, sl
 800bd14:	fa03 f000 	lsl.w	r0, r3, r0
 800bd18:	9b04      	ldr	r3, [sp, #16]
 800bd1a:	4303      	orrs	r3, r0
 800bd1c:	3401      	adds	r4, #1
 800bd1e:	9304      	str	r3, [sp, #16]
 800bd20:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd24:	482c      	ldr	r0, [pc, #176]	; (800bdd8 <_vfiprintf_r+0x250>)
 800bd26:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bd2a:	2206      	movs	r2, #6
 800bd2c:	f7f4 fa60 	bl	80001f0 <memchr>
 800bd30:	2800      	cmp	r0, #0
 800bd32:	d03f      	beq.n	800bdb4 <_vfiprintf_r+0x22c>
 800bd34:	4b29      	ldr	r3, [pc, #164]	; (800bddc <_vfiprintf_r+0x254>)
 800bd36:	bb1b      	cbnz	r3, 800bd80 <_vfiprintf_r+0x1f8>
 800bd38:	9b03      	ldr	r3, [sp, #12]
 800bd3a:	3307      	adds	r3, #7
 800bd3c:	f023 0307 	bic.w	r3, r3, #7
 800bd40:	3308      	adds	r3, #8
 800bd42:	9303      	str	r3, [sp, #12]
 800bd44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd46:	443b      	add	r3, r7
 800bd48:	9309      	str	r3, [sp, #36]	; 0x24
 800bd4a:	e767      	b.n	800bc1c <_vfiprintf_r+0x94>
 800bd4c:	fb0c 3202 	mla	r2, ip, r2, r3
 800bd50:	460c      	mov	r4, r1
 800bd52:	2001      	movs	r0, #1
 800bd54:	e7a5      	b.n	800bca2 <_vfiprintf_r+0x11a>
 800bd56:	2300      	movs	r3, #0
 800bd58:	3401      	adds	r4, #1
 800bd5a:	9305      	str	r3, [sp, #20]
 800bd5c:	4619      	mov	r1, r3
 800bd5e:	f04f 0c0a 	mov.w	ip, #10
 800bd62:	4620      	mov	r0, r4
 800bd64:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bd68:	3a30      	subs	r2, #48	; 0x30
 800bd6a:	2a09      	cmp	r2, #9
 800bd6c:	d903      	bls.n	800bd76 <_vfiprintf_r+0x1ee>
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d0c5      	beq.n	800bcfe <_vfiprintf_r+0x176>
 800bd72:	9105      	str	r1, [sp, #20]
 800bd74:	e7c3      	b.n	800bcfe <_vfiprintf_r+0x176>
 800bd76:	fb0c 2101 	mla	r1, ip, r1, r2
 800bd7a:	4604      	mov	r4, r0
 800bd7c:	2301      	movs	r3, #1
 800bd7e:	e7f0      	b.n	800bd62 <_vfiprintf_r+0x1da>
 800bd80:	ab03      	add	r3, sp, #12
 800bd82:	9300      	str	r3, [sp, #0]
 800bd84:	462a      	mov	r2, r5
 800bd86:	4b16      	ldr	r3, [pc, #88]	; (800bde0 <_vfiprintf_r+0x258>)
 800bd88:	a904      	add	r1, sp, #16
 800bd8a:	4630      	mov	r0, r6
 800bd8c:	f7fb ff24 	bl	8007bd8 <_printf_float>
 800bd90:	4607      	mov	r7, r0
 800bd92:	1c78      	adds	r0, r7, #1
 800bd94:	d1d6      	bne.n	800bd44 <_vfiprintf_r+0x1bc>
 800bd96:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bd98:	07d9      	lsls	r1, r3, #31
 800bd9a:	d405      	bmi.n	800bda8 <_vfiprintf_r+0x220>
 800bd9c:	89ab      	ldrh	r3, [r5, #12]
 800bd9e:	059a      	lsls	r2, r3, #22
 800bda0:	d402      	bmi.n	800bda8 <_vfiprintf_r+0x220>
 800bda2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bda4:	f7fb fdcc 	bl	8007940 <__retarget_lock_release_recursive>
 800bda8:	89ab      	ldrh	r3, [r5, #12]
 800bdaa:	065b      	lsls	r3, r3, #25
 800bdac:	f53f af12 	bmi.w	800bbd4 <_vfiprintf_r+0x4c>
 800bdb0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bdb2:	e711      	b.n	800bbd8 <_vfiprintf_r+0x50>
 800bdb4:	ab03      	add	r3, sp, #12
 800bdb6:	9300      	str	r3, [sp, #0]
 800bdb8:	462a      	mov	r2, r5
 800bdba:	4b09      	ldr	r3, [pc, #36]	; (800bde0 <_vfiprintf_r+0x258>)
 800bdbc:	a904      	add	r1, sp, #16
 800bdbe:	4630      	mov	r0, r6
 800bdc0:	f7fc f9ae 	bl	8008120 <_printf_i>
 800bdc4:	e7e4      	b.n	800bd90 <_vfiprintf_r+0x208>
 800bdc6:	bf00      	nop
 800bdc8:	0800c2a4 	.word	0x0800c2a4
 800bdcc:	0800c2c4 	.word	0x0800c2c4
 800bdd0:	0800c284 	.word	0x0800c284
 800bdd4:	0800c6dc 	.word	0x0800c6dc
 800bdd8:	0800c6e6 	.word	0x0800c6e6
 800bddc:	08007bd9 	.word	0x08007bd9
 800bde0:	0800bb65 	.word	0x0800bb65
 800bde4:	0800c6e2 	.word	0x0800c6e2

0800bde8 <__swbuf_r>:
 800bde8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdea:	460e      	mov	r6, r1
 800bdec:	4614      	mov	r4, r2
 800bdee:	4605      	mov	r5, r0
 800bdf0:	b118      	cbz	r0, 800bdfa <__swbuf_r+0x12>
 800bdf2:	6983      	ldr	r3, [r0, #24]
 800bdf4:	b90b      	cbnz	r3, 800bdfa <__swbuf_r+0x12>
 800bdf6:	f7fb fcdf 	bl	80077b8 <__sinit>
 800bdfa:	4b21      	ldr	r3, [pc, #132]	; (800be80 <__swbuf_r+0x98>)
 800bdfc:	429c      	cmp	r4, r3
 800bdfe:	d12b      	bne.n	800be58 <__swbuf_r+0x70>
 800be00:	686c      	ldr	r4, [r5, #4]
 800be02:	69a3      	ldr	r3, [r4, #24]
 800be04:	60a3      	str	r3, [r4, #8]
 800be06:	89a3      	ldrh	r3, [r4, #12]
 800be08:	071a      	lsls	r2, r3, #28
 800be0a:	d52f      	bpl.n	800be6c <__swbuf_r+0x84>
 800be0c:	6923      	ldr	r3, [r4, #16]
 800be0e:	b36b      	cbz	r3, 800be6c <__swbuf_r+0x84>
 800be10:	6923      	ldr	r3, [r4, #16]
 800be12:	6820      	ldr	r0, [r4, #0]
 800be14:	1ac0      	subs	r0, r0, r3
 800be16:	6963      	ldr	r3, [r4, #20]
 800be18:	b2f6      	uxtb	r6, r6
 800be1a:	4283      	cmp	r3, r0
 800be1c:	4637      	mov	r7, r6
 800be1e:	dc04      	bgt.n	800be2a <__swbuf_r+0x42>
 800be20:	4621      	mov	r1, r4
 800be22:	4628      	mov	r0, r5
 800be24:	f7fe fb68 	bl	800a4f8 <_fflush_r>
 800be28:	bb30      	cbnz	r0, 800be78 <__swbuf_r+0x90>
 800be2a:	68a3      	ldr	r3, [r4, #8]
 800be2c:	3b01      	subs	r3, #1
 800be2e:	60a3      	str	r3, [r4, #8]
 800be30:	6823      	ldr	r3, [r4, #0]
 800be32:	1c5a      	adds	r2, r3, #1
 800be34:	6022      	str	r2, [r4, #0]
 800be36:	701e      	strb	r6, [r3, #0]
 800be38:	6963      	ldr	r3, [r4, #20]
 800be3a:	3001      	adds	r0, #1
 800be3c:	4283      	cmp	r3, r0
 800be3e:	d004      	beq.n	800be4a <__swbuf_r+0x62>
 800be40:	89a3      	ldrh	r3, [r4, #12]
 800be42:	07db      	lsls	r3, r3, #31
 800be44:	d506      	bpl.n	800be54 <__swbuf_r+0x6c>
 800be46:	2e0a      	cmp	r6, #10
 800be48:	d104      	bne.n	800be54 <__swbuf_r+0x6c>
 800be4a:	4621      	mov	r1, r4
 800be4c:	4628      	mov	r0, r5
 800be4e:	f7fe fb53 	bl	800a4f8 <_fflush_r>
 800be52:	b988      	cbnz	r0, 800be78 <__swbuf_r+0x90>
 800be54:	4638      	mov	r0, r7
 800be56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800be58:	4b0a      	ldr	r3, [pc, #40]	; (800be84 <__swbuf_r+0x9c>)
 800be5a:	429c      	cmp	r4, r3
 800be5c:	d101      	bne.n	800be62 <__swbuf_r+0x7a>
 800be5e:	68ac      	ldr	r4, [r5, #8]
 800be60:	e7cf      	b.n	800be02 <__swbuf_r+0x1a>
 800be62:	4b09      	ldr	r3, [pc, #36]	; (800be88 <__swbuf_r+0xa0>)
 800be64:	429c      	cmp	r4, r3
 800be66:	bf08      	it	eq
 800be68:	68ec      	ldreq	r4, [r5, #12]
 800be6a:	e7ca      	b.n	800be02 <__swbuf_r+0x1a>
 800be6c:	4621      	mov	r1, r4
 800be6e:	4628      	mov	r0, r5
 800be70:	f000 f80c 	bl	800be8c <__swsetup_r>
 800be74:	2800      	cmp	r0, #0
 800be76:	d0cb      	beq.n	800be10 <__swbuf_r+0x28>
 800be78:	f04f 37ff 	mov.w	r7, #4294967295
 800be7c:	e7ea      	b.n	800be54 <__swbuf_r+0x6c>
 800be7e:	bf00      	nop
 800be80:	0800c2a4 	.word	0x0800c2a4
 800be84:	0800c2c4 	.word	0x0800c2c4
 800be88:	0800c284 	.word	0x0800c284

0800be8c <__swsetup_r>:
 800be8c:	4b32      	ldr	r3, [pc, #200]	; (800bf58 <__swsetup_r+0xcc>)
 800be8e:	b570      	push	{r4, r5, r6, lr}
 800be90:	681d      	ldr	r5, [r3, #0]
 800be92:	4606      	mov	r6, r0
 800be94:	460c      	mov	r4, r1
 800be96:	b125      	cbz	r5, 800bea2 <__swsetup_r+0x16>
 800be98:	69ab      	ldr	r3, [r5, #24]
 800be9a:	b913      	cbnz	r3, 800bea2 <__swsetup_r+0x16>
 800be9c:	4628      	mov	r0, r5
 800be9e:	f7fb fc8b 	bl	80077b8 <__sinit>
 800bea2:	4b2e      	ldr	r3, [pc, #184]	; (800bf5c <__swsetup_r+0xd0>)
 800bea4:	429c      	cmp	r4, r3
 800bea6:	d10f      	bne.n	800bec8 <__swsetup_r+0x3c>
 800bea8:	686c      	ldr	r4, [r5, #4]
 800beaa:	89a3      	ldrh	r3, [r4, #12]
 800beac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800beb0:	0719      	lsls	r1, r3, #28
 800beb2:	d42c      	bmi.n	800bf0e <__swsetup_r+0x82>
 800beb4:	06dd      	lsls	r5, r3, #27
 800beb6:	d411      	bmi.n	800bedc <__swsetup_r+0x50>
 800beb8:	2309      	movs	r3, #9
 800beba:	6033      	str	r3, [r6, #0]
 800bebc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bec0:	81a3      	strh	r3, [r4, #12]
 800bec2:	f04f 30ff 	mov.w	r0, #4294967295
 800bec6:	e03e      	b.n	800bf46 <__swsetup_r+0xba>
 800bec8:	4b25      	ldr	r3, [pc, #148]	; (800bf60 <__swsetup_r+0xd4>)
 800beca:	429c      	cmp	r4, r3
 800becc:	d101      	bne.n	800bed2 <__swsetup_r+0x46>
 800bece:	68ac      	ldr	r4, [r5, #8]
 800bed0:	e7eb      	b.n	800beaa <__swsetup_r+0x1e>
 800bed2:	4b24      	ldr	r3, [pc, #144]	; (800bf64 <__swsetup_r+0xd8>)
 800bed4:	429c      	cmp	r4, r3
 800bed6:	bf08      	it	eq
 800bed8:	68ec      	ldreq	r4, [r5, #12]
 800beda:	e7e6      	b.n	800beaa <__swsetup_r+0x1e>
 800bedc:	0758      	lsls	r0, r3, #29
 800bede:	d512      	bpl.n	800bf06 <__swsetup_r+0x7a>
 800bee0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bee2:	b141      	cbz	r1, 800bef6 <__swsetup_r+0x6a>
 800bee4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bee8:	4299      	cmp	r1, r3
 800beea:	d002      	beq.n	800bef2 <__swsetup_r+0x66>
 800beec:	4630      	mov	r0, r6
 800beee:	f7ff fbc3 	bl	800b678 <_free_r>
 800bef2:	2300      	movs	r3, #0
 800bef4:	6363      	str	r3, [r4, #52]	; 0x34
 800bef6:	89a3      	ldrh	r3, [r4, #12]
 800bef8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800befc:	81a3      	strh	r3, [r4, #12]
 800befe:	2300      	movs	r3, #0
 800bf00:	6063      	str	r3, [r4, #4]
 800bf02:	6923      	ldr	r3, [r4, #16]
 800bf04:	6023      	str	r3, [r4, #0]
 800bf06:	89a3      	ldrh	r3, [r4, #12]
 800bf08:	f043 0308 	orr.w	r3, r3, #8
 800bf0c:	81a3      	strh	r3, [r4, #12]
 800bf0e:	6923      	ldr	r3, [r4, #16]
 800bf10:	b94b      	cbnz	r3, 800bf26 <__swsetup_r+0x9a>
 800bf12:	89a3      	ldrh	r3, [r4, #12]
 800bf14:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bf18:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bf1c:	d003      	beq.n	800bf26 <__swsetup_r+0x9a>
 800bf1e:	4621      	mov	r1, r4
 800bf20:	4630      	mov	r0, r6
 800bf22:	f000 f84d 	bl	800bfc0 <__smakebuf_r>
 800bf26:	89a0      	ldrh	r0, [r4, #12]
 800bf28:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bf2c:	f010 0301 	ands.w	r3, r0, #1
 800bf30:	d00a      	beq.n	800bf48 <__swsetup_r+0xbc>
 800bf32:	2300      	movs	r3, #0
 800bf34:	60a3      	str	r3, [r4, #8]
 800bf36:	6963      	ldr	r3, [r4, #20]
 800bf38:	425b      	negs	r3, r3
 800bf3a:	61a3      	str	r3, [r4, #24]
 800bf3c:	6923      	ldr	r3, [r4, #16]
 800bf3e:	b943      	cbnz	r3, 800bf52 <__swsetup_r+0xc6>
 800bf40:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800bf44:	d1ba      	bne.n	800bebc <__swsetup_r+0x30>
 800bf46:	bd70      	pop	{r4, r5, r6, pc}
 800bf48:	0781      	lsls	r1, r0, #30
 800bf4a:	bf58      	it	pl
 800bf4c:	6963      	ldrpl	r3, [r4, #20]
 800bf4e:	60a3      	str	r3, [r4, #8]
 800bf50:	e7f4      	b.n	800bf3c <__swsetup_r+0xb0>
 800bf52:	2000      	movs	r0, #0
 800bf54:	e7f7      	b.n	800bf46 <__swsetup_r+0xba>
 800bf56:	bf00      	nop
 800bf58:	20000018 	.word	0x20000018
 800bf5c:	0800c2a4 	.word	0x0800c2a4
 800bf60:	0800c2c4 	.word	0x0800c2c4
 800bf64:	0800c284 	.word	0x0800c284

0800bf68 <abort>:
 800bf68:	b508      	push	{r3, lr}
 800bf6a:	2006      	movs	r0, #6
 800bf6c:	f000 f898 	bl	800c0a0 <raise>
 800bf70:	2001      	movs	r0, #1
 800bf72:	f7f6 fb55 	bl	8002620 <_exit>

0800bf76 <__swhatbuf_r>:
 800bf76:	b570      	push	{r4, r5, r6, lr}
 800bf78:	460e      	mov	r6, r1
 800bf7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf7e:	2900      	cmp	r1, #0
 800bf80:	b096      	sub	sp, #88	; 0x58
 800bf82:	4614      	mov	r4, r2
 800bf84:	461d      	mov	r5, r3
 800bf86:	da08      	bge.n	800bf9a <__swhatbuf_r+0x24>
 800bf88:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800bf8c:	2200      	movs	r2, #0
 800bf8e:	602a      	str	r2, [r5, #0]
 800bf90:	061a      	lsls	r2, r3, #24
 800bf92:	d410      	bmi.n	800bfb6 <__swhatbuf_r+0x40>
 800bf94:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bf98:	e00e      	b.n	800bfb8 <__swhatbuf_r+0x42>
 800bf9a:	466a      	mov	r2, sp
 800bf9c:	f000 f89c 	bl	800c0d8 <_fstat_r>
 800bfa0:	2800      	cmp	r0, #0
 800bfa2:	dbf1      	blt.n	800bf88 <__swhatbuf_r+0x12>
 800bfa4:	9a01      	ldr	r2, [sp, #4]
 800bfa6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800bfaa:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800bfae:	425a      	negs	r2, r3
 800bfb0:	415a      	adcs	r2, r3
 800bfb2:	602a      	str	r2, [r5, #0]
 800bfb4:	e7ee      	b.n	800bf94 <__swhatbuf_r+0x1e>
 800bfb6:	2340      	movs	r3, #64	; 0x40
 800bfb8:	2000      	movs	r0, #0
 800bfba:	6023      	str	r3, [r4, #0]
 800bfbc:	b016      	add	sp, #88	; 0x58
 800bfbe:	bd70      	pop	{r4, r5, r6, pc}

0800bfc0 <__smakebuf_r>:
 800bfc0:	898b      	ldrh	r3, [r1, #12]
 800bfc2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bfc4:	079d      	lsls	r5, r3, #30
 800bfc6:	4606      	mov	r6, r0
 800bfc8:	460c      	mov	r4, r1
 800bfca:	d507      	bpl.n	800bfdc <__smakebuf_r+0x1c>
 800bfcc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bfd0:	6023      	str	r3, [r4, #0]
 800bfd2:	6123      	str	r3, [r4, #16]
 800bfd4:	2301      	movs	r3, #1
 800bfd6:	6163      	str	r3, [r4, #20]
 800bfd8:	b002      	add	sp, #8
 800bfda:	bd70      	pop	{r4, r5, r6, pc}
 800bfdc:	ab01      	add	r3, sp, #4
 800bfde:	466a      	mov	r2, sp
 800bfe0:	f7ff ffc9 	bl	800bf76 <__swhatbuf_r>
 800bfe4:	9900      	ldr	r1, [sp, #0]
 800bfe6:	4605      	mov	r5, r0
 800bfe8:	4630      	mov	r0, r6
 800bfea:	f7fb fce1 	bl	80079b0 <_malloc_r>
 800bfee:	b948      	cbnz	r0, 800c004 <__smakebuf_r+0x44>
 800bff0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bff4:	059a      	lsls	r2, r3, #22
 800bff6:	d4ef      	bmi.n	800bfd8 <__smakebuf_r+0x18>
 800bff8:	f023 0303 	bic.w	r3, r3, #3
 800bffc:	f043 0302 	orr.w	r3, r3, #2
 800c000:	81a3      	strh	r3, [r4, #12]
 800c002:	e7e3      	b.n	800bfcc <__smakebuf_r+0xc>
 800c004:	4b0d      	ldr	r3, [pc, #52]	; (800c03c <__smakebuf_r+0x7c>)
 800c006:	62b3      	str	r3, [r6, #40]	; 0x28
 800c008:	89a3      	ldrh	r3, [r4, #12]
 800c00a:	6020      	str	r0, [r4, #0]
 800c00c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c010:	81a3      	strh	r3, [r4, #12]
 800c012:	9b00      	ldr	r3, [sp, #0]
 800c014:	6163      	str	r3, [r4, #20]
 800c016:	9b01      	ldr	r3, [sp, #4]
 800c018:	6120      	str	r0, [r4, #16]
 800c01a:	b15b      	cbz	r3, 800c034 <__smakebuf_r+0x74>
 800c01c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c020:	4630      	mov	r0, r6
 800c022:	f000 f86b 	bl	800c0fc <_isatty_r>
 800c026:	b128      	cbz	r0, 800c034 <__smakebuf_r+0x74>
 800c028:	89a3      	ldrh	r3, [r4, #12]
 800c02a:	f023 0303 	bic.w	r3, r3, #3
 800c02e:	f043 0301 	orr.w	r3, r3, #1
 800c032:	81a3      	strh	r3, [r4, #12]
 800c034:	89a0      	ldrh	r0, [r4, #12]
 800c036:	4305      	orrs	r5, r0
 800c038:	81a5      	strh	r5, [r4, #12]
 800c03a:	e7cd      	b.n	800bfd8 <__smakebuf_r+0x18>
 800c03c:	08007751 	.word	0x08007751

0800c040 <_malloc_usable_size_r>:
 800c040:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c044:	1f18      	subs	r0, r3, #4
 800c046:	2b00      	cmp	r3, #0
 800c048:	bfbc      	itt	lt
 800c04a:	580b      	ldrlt	r3, [r1, r0]
 800c04c:	18c0      	addlt	r0, r0, r3
 800c04e:	4770      	bx	lr

0800c050 <_raise_r>:
 800c050:	291f      	cmp	r1, #31
 800c052:	b538      	push	{r3, r4, r5, lr}
 800c054:	4604      	mov	r4, r0
 800c056:	460d      	mov	r5, r1
 800c058:	d904      	bls.n	800c064 <_raise_r+0x14>
 800c05a:	2316      	movs	r3, #22
 800c05c:	6003      	str	r3, [r0, #0]
 800c05e:	f04f 30ff 	mov.w	r0, #4294967295
 800c062:	bd38      	pop	{r3, r4, r5, pc}
 800c064:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c066:	b112      	cbz	r2, 800c06e <_raise_r+0x1e>
 800c068:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c06c:	b94b      	cbnz	r3, 800c082 <_raise_r+0x32>
 800c06e:	4620      	mov	r0, r4
 800c070:	f000 f830 	bl	800c0d4 <_getpid_r>
 800c074:	462a      	mov	r2, r5
 800c076:	4601      	mov	r1, r0
 800c078:	4620      	mov	r0, r4
 800c07a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c07e:	f000 b817 	b.w	800c0b0 <_kill_r>
 800c082:	2b01      	cmp	r3, #1
 800c084:	d00a      	beq.n	800c09c <_raise_r+0x4c>
 800c086:	1c59      	adds	r1, r3, #1
 800c088:	d103      	bne.n	800c092 <_raise_r+0x42>
 800c08a:	2316      	movs	r3, #22
 800c08c:	6003      	str	r3, [r0, #0]
 800c08e:	2001      	movs	r0, #1
 800c090:	e7e7      	b.n	800c062 <_raise_r+0x12>
 800c092:	2400      	movs	r4, #0
 800c094:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c098:	4628      	mov	r0, r5
 800c09a:	4798      	blx	r3
 800c09c:	2000      	movs	r0, #0
 800c09e:	e7e0      	b.n	800c062 <_raise_r+0x12>

0800c0a0 <raise>:
 800c0a0:	4b02      	ldr	r3, [pc, #8]	; (800c0ac <raise+0xc>)
 800c0a2:	4601      	mov	r1, r0
 800c0a4:	6818      	ldr	r0, [r3, #0]
 800c0a6:	f7ff bfd3 	b.w	800c050 <_raise_r>
 800c0aa:	bf00      	nop
 800c0ac:	20000018 	.word	0x20000018

0800c0b0 <_kill_r>:
 800c0b0:	b538      	push	{r3, r4, r5, lr}
 800c0b2:	4d07      	ldr	r5, [pc, #28]	; (800c0d0 <_kill_r+0x20>)
 800c0b4:	2300      	movs	r3, #0
 800c0b6:	4604      	mov	r4, r0
 800c0b8:	4608      	mov	r0, r1
 800c0ba:	4611      	mov	r1, r2
 800c0bc:	602b      	str	r3, [r5, #0]
 800c0be:	f7f6 fa9f 	bl	8002600 <_kill>
 800c0c2:	1c43      	adds	r3, r0, #1
 800c0c4:	d102      	bne.n	800c0cc <_kill_r+0x1c>
 800c0c6:	682b      	ldr	r3, [r5, #0]
 800c0c8:	b103      	cbz	r3, 800c0cc <_kill_r+0x1c>
 800c0ca:	6023      	str	r3, [r4, #0]
 800c0cc:	bd38      	pop	{r3, r4, r5, pc}
 800c0ce:	bf00      	nop
 800c0d0:	2000458c 	.word	0x2000458c

0800c0d4 <_getpid_r>:
 800c0d4:	f7f6 ba8c 	b.w	80025f0 <_getpid>

0800c0d8 <_fstat_r>:
 800c0d8:	b538      	push	{r3, r4, r5, lr}
 800c0da:	4d07      	ldr	r5, [pc, #28]	; (800c0f8 <_fstat_r+0x20>)
 800c0dc:	2300      	movs	r3, #0
 800c0de:	4604      	mov	r4, r0
 800c0e0:	4608      	mov	r0, r1
 800c0e2:	4611      	mov	r1, r2
 800c0e4:	602b      	str	r3, [r5, #0]
 800c0e6:	f7f6 faea 	bl	80026be <_fstat>
 800c0ea:	1c43      	adds	r3, r0, #1
 800c0ec:	d102      	bne.n	800c0f4 <_fstat_r+0x1c>
 800c0ee:	682b      	ldr	r3, [r5, #0]
 800c0f0:	b103      	cbz	r3, 800c0f4 <_fstat_r+0x1c>
 800c0f2:	6023      	str	r3, [r4, #0]
 800c0f4:	bd38      	pop	{r3, r4, r5, pc}
 800c0f6:	bf00      	nop
 800c0f8:	2000458c 	.word	0x2000458c

0800c0fc <_isatty_r>:
 800c0fc:	b538      	push	{r3, r4, r5, lr}
 800c0fe:	4d06      	ldr	r5, [pc, #24]	; (800c118 <_isatty_r+0x1c>)
 800c100:	2300      	movs	r3, #0
 800c102:	4604      	mov	r4, r0
 800c104:	4608      	mov	r0, r1
 800c106:	602b      	str	r3, [r5, #0]
 800c108:	f7f6 fae9 	bl	80026de <_isatty>
 800c10c:	1c43      	adds	r3, r0, #1
 800c10e:	d102      	bne.n	800c116 <_isatty_r+0x1a>
 800c110:	682b      	ldr	r3, [r5, #0]
 800c112:	b103      	cbz	r3, 800c116 <_isatty_r+0x1a>
 800c114:	6023      	str	r3, [r4, #0]
 800c116:	bd38      	pop	{r3, r4, r5, pc}
 800c118:	2000458c 	.word	0x2000458c

0800c11c <_init>:
 800c11c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c11e:	bf00      	nop
 800c120:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c122:	bc08      	pop	{r3}
 800c124:	469e      	mov	lr, r3
 800c126:	4770      	bx	lr

0800c128 <_fini>:
 800c128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c12a:	bf00      	nop
 800c12c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c12e:	bc08      	pop	{r3}
 800c130:	469e      	mov	lr, r3
 800c132:	4770      	bx	lr
