ARM GAS  C:\Users\Calin\AppData\Local\Temp\ccgNK5Fm.s 			page 1


   1              		.cpu cortex-m0
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.code	16
  13              		.file	"SPI_1_SPI.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SPI_1_SpiPostEnable,"ax",%progbits
  18              		.align	2
  19              		.global	SPI_1_SpiPostEnable
  20              		.code	16
  21              		.thumb_func
  22              		.type	SPI_1_SpiPostEnable, %function
  23              	SPI_1_SpiPostEnable:
  24              	.LFB1:
  25              		.file 1 ".\\Generated_Source\\PSoC4\\SPI_1_SPI.c"
   1:.\Generated_Source\PSoC4/SPI_1_SPI.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * File Name: SPI_1_SPI.c
   3:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * Version 3.10
   4:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *
   5:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * Description:
   6:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *  This file provides the source code to the API for the SCB Component in
   7:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *  SPI mode.
   8:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *
   9:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * Note:
  10:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *
  11:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *******************************************************************************
  12:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * Copyright 2013-2015, Cypress Semiconductor Corporation.  All rights reserved.
  13:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * You may use this file only in accordance with the license, terms, conditions,
  14:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * disclaimers, and limitations in the end user license agreement accompanying
  15:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * the software package with which this file was provided.
  16:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *******************************************************************************/
  17:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
  18:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #include "SPI_1_PVT.h"
  19:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #include "SPI_1_SPI_UART_PVT.h"
  20:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
  21:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #if(SPI_1_SCB_MODE_UNCONFIG_CONST_CFG)
  22:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
  23:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /***************************************
  24:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  Configuration Structure Initialization
  25:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     ***************************************/
  26:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
  27:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     const SPI_1_SPI_INIT_STRUCT SPI_1_configSpi =
  28:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     {
  29:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_MODE,
  30:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_SUB_MODE,
  31:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_CLOCK_MODE,
  32:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_OVS_FACTOR,
ARM GAS  C:\Users\Calin\AppData\Local\Temp\ccgNK5Fm.s 			page 2


  33:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_MEDIAN_FILTER_ENABLE,
  34:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_LATE_MISO_SAMPLE_ENABLE,
  35:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_WAKE_ENABLE,
  36:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_RX_DATA_BITS_NUM,
  37:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_TX_DATA_BITS_NUM,
  38:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_BITS_ORDER,
  39:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_TRANSFER_SEPARATION,
  40:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         0u,
  41:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         NULL,
  42:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         0u,
  43:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         NULL,
  44:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         (uint32) SPI_1_SCB_IRQ_INTERNAL,
  45:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_INTR_RX_MASK,
  46:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_RX_TRIGGER_LEVEL,
  47:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_INTR_TX_MASK,
  48:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_TX_TRIGGER_LEVEL,
  49:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         (uint8) SPI_1_SPI_BYTE_MODE_ENABLE,
  50:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         (uint8) SPI_1_SPI_FREE_RUN_SCLK_ENABLE,
  51:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         (uint8) SPI_1_SPI_SS_POLARITY
  52:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     };
  53:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
  54:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
  55:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /*******************************************************************************
  56:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     * Function Name: SPI_1_SpiInit
  57:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     ********************************************************************************
  58:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *
  59:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     * Summary:
  60:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  Configures the SCB for the SPI operation.
  61:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *
  62:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     * Parameters:
  63:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  config:  Pointer to a structure that contains the following ordered list of
  64:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *           fields. These fields match the selections available in the
  65:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *           customizer.
  66:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *
  67:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     * Return:
  68:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  None
  69:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *
  70:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *******************************************************************************/
  71:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     void SPI_1_SpiInit(const SPI_1_SPI_INIT_STRUCT *config)
  72:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     {
  73:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         if(NULL == config)
  74:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         {
  75:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             CYASSERT(0u != 0u); /* Halt execution due to bad function parameter */
  76:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         }
  77:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         else
  78:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         {
  79:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Configure pins */
  80:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_SetPins(SPI_1_SCB_MODE_SPI, config->mode, SPI_1_DUMMY_PARAM);
  81:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
  82:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Store internal configuration */
  83:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_scbMode       = (uint8) SPI_1_SCB_MODE_SPI;
  84:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_scbEnableWake = (uint8) config->enableWake;
  85:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_scbEnableIntr = (uint8) config->enableInterrupt;
  86:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
  87:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Set RX direction internal variables */
  88:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_rxBuffer      =         config->rxBuffer;
  89:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_rxDataBits    = (uint8) config->rxDataBits;
ARM GAS  C:\Users\Calin\AppData\Local\Temp\ccgNK5Fm.s 			page 3


  90:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_rxBufferSize  = (uint8) config->rxBufferSize;
  91:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
  92:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Set TX direction internal variables */
  93:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_txBuffer      =         config->txBuffer;
  94:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_txDataBits    = (uint8) config->txDataBits;
  95:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_txBufferSize  = (uint8) config->txBufferSize;
  96:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
  97:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Configure SPI interface */
  98:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_CTRL_REG     = SPI_1_GET_CTRL_OVS(config->oversample)           |
  99:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_CTRL_BYTE_MODE(config->enableByteMode) |
 100:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_CTRL_EC_AM_MODE(config->enableWake)    |
 101:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_CTRL_SPI;
 102:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 103:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_SPI_CTRL_REG = SPI_1_GET_SPI_CTRL_CONTINUOUS    (config->transferSeperation)  |
 104:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_SELECT_PRECEDE(config->submode &
 105:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                                                           SPI_1_SPI_MODE_TI_PRECEDE
 106:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_SCLK_MODE     (config->sclkMode)    
 107:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_LATE_MISO_SAMPLE(config->enableLateS
 108:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_SCLK_CONTINUOUS(config->enableFreeRu
 109:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_SSEL_POLARITY (config->polaritySs)  
 110:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_SUB_MODE      (config->submode)     
 111:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_MASTER_MODE   (config->mode);
 112:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 113:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Configure RX direction */
 114:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_RX_CTRL_REG     =  SPI_1_GET_RX_CTRL_DATA_WIDTH(config->rxDataBits)         |
 115:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                                 SPI_1_GET_RX_CTRL_BIT_ORDER (config->bitOrder)     
 116:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                                 SPI_1_GET_RX_CTRL_MEDIAN    (config->enableMedianFi
 117:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                                 SPI_1_SPI_RX_CTRL;
 118:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 119:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_RX_FIFO_CTRL_REG = SPI_1_GET_RX_FIFO_CTRL_TRIGGER_LEVEL(config->rxTriggerLevel);
 120:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 121:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Configure TX direction */
 122:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_TX_CTRL_REG      = SPI_1_GET_TX_CTRL_DATA_WIDTH(config->txDataBits) |
 123:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                                 SPI_1_GET_TX_CTRL_BIT_ORDER (config->bitOrder)   |
 124:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                                 SPI_1_SPI_TX_CTRL;
 125:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 126:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_TX_FIFO_CTRL_REG = SPI_1_GET_TX_FIFO_CTRL_TRIGGER_LEVEL(config->txTriggerLevel);
 127:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 128:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Configure interrupt with SPI handler but do not enable it */
 129:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             CyIntDisable    (SPI_1_ISR_NUMBER);
 130:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             CyIntSetPriority(SPI_1_ISR_NUMBER, SPI_1_ISR_PRIORITY);
 131:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             (void) CyIntSetVector(SPI_1_ISR_NUMBER, &SPI_1_SPI_UART_ISR);
 132:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 133:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Configure interrupt sources */
 134:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_INTR_I2C_EC_MASK_REG = SPI_1_NO_INTR_SOURCES;
 135:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_INTR_SPI_EC_MASK_REG = SPI_1_NO_INTR_SOURCES;
 136:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_INTR_SLAVE_MASK_REG  = SPI_1_GET_SPI_INTR_SLAVE_MASK(config->rxInterruptMask);
 137:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_INTR_MASTER_MASK_REG = SPI_1_GET_SPI_INTR_MASTER_MASK(config->txInterruptMask);
 138:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_INTR_RX_MASK_REG     = SPI_1_GET_SPI_INTR_RX_MASK(config->rxInterruptMask);
 139:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_INTR_TX_MASK_REG     = SPI_1_GET_SPI_INTR_TX_MASK(config->txInterruptMask);
 140:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 141:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Set active SS0 */
 142:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_SpiSetActiveSlaveSelect(SPI_1_SPI_SLAVE_SELECT0);
 143:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 144:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Clear RX buffer indexes */
 145:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_rxBufferHead     = 0u;
 146:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_rxBufferTail     = 0u;
ARM GAS  C:\Users\Calin\AppData\Local\Temp\ccgNK5Fm.s 			page 4


 147:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_rxBufferOverflow = 0u;
 148:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 149:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Clear TX buffer indexes */
 150:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_txBufferHead = 0u;
 151:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_txBufferTail = 0u;
 152:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         }
 153:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     }
 154:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 155:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #else
 156:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 157:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /*******************************************************************************
 158:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     * Function Name: SPI_1_SpiInit
 159:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     ********************************************************************************
 160:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 161:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     * Summary:
 162:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  Configures the SCB for the SPI operation.
 163:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 164:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     * Parameters:
 165:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  None
 166:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 167:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     * Return:
 168:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  None
 169:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 170:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *******************************************************************************/
 171:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     void SPI_1_SpiInit(void)
 172:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     {
 173:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Configure SPI interface */
 174:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_CTRL_REG     = SPI_1_SPI_DEFAULT_CTRL;
 175:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_CTRL_REG = SPI_1_SPI_DEFAULT_SPI_CTRL;
 176:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 177:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Configure TX and RX direction */
 178:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_RX_CTRL_REG      = SPI_1_SPI_DEFAULT_RX_CTRL;
 179:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_RX_FIFO_CTRL_REG = SPI_1_SPI_DEFAULT_RX_FIFO_CTRL;
 180:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 181:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Configure TX and RX direction */
 182:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_TX_CTRL_REG      = SPI_1_SPI_DEFAULT_TX_CTRL;
 183:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_TX_FIFO_CTRL_REG = SPI_1_SPI_DEFAULT_TX_FIFO_CTRL;
 184:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 185:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Configure interrupt with SPI handler but do not enable it */
 186:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if(SPI_1_SCB_IRQ_INTERNAL)
 187:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             CyIntDisable    (SPI_1_ISR_NUMBER);
 188:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             CyIntSetPriority(SPI_1_ISR_NUMBER, SPI_1_ISR_PRIORITY);
 189:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             (void) CyIntSetVector(SPI_1_ISR_NUMBER, &SPI_1_SPI_UART_ISR);
 190:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SCB_IRQ_INTERNAL) */
 191:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 192:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Configure interrupt sources */
 193:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_I2C_EC_MASK_REG = SPI_1_SPI_DEFAULT_INTR_I2C_EC_MASK;
 194:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_SPI_EC_MASK_REG = SPI_1_SPI_DEFAULT_INTR_SPI_EC_MASK;
 195:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_SLAVE_MASK_REG  = SPI_1_SPI_DEFAULT_INTR_SLAVE_MASK;
 196:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_MASTER_MASK_REG = SPI_1_SPI_DEFAULT_INTR_MASTER_MASK;
 197:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_RX_MASK_REG     = SPI_1_SPI_DEFAULT_INTR_RX_MASK;
 198:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_TX_MASK_REG     = SPI_1_SPI_DEFAULT_INTR_TX_MASK;
 199:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 200:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set active SS0 for master */
 201:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SPI_MASTER_CONST)
 202:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SpiSetActiveSlaveSelect(SPI_1_SPI_SLAVE_SELECT0);
 203:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SPI_MASTER_CONST) */
ARM GAS  C:\Users\Calin\AppData\Local\Temp\ccgNK5Fm.s 			page 5


 204:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 205:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if(SPI_1_INTERNAL_RX_SW_BUFFER_CONST)
 206:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_rxBufferHead     = 0u;
 207:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_rxBufferTail     = 0u;
 208:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_rxBufferOverflow = 0u;
 209:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_INTERNAL_RX_SW_BUFFER_CONST) */
 210:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 211:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if(SPI_1_INTERNAL_TX_SW_BUFFER_CONST)
 212:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_txBufferHead = 0u;
 213:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_txBufferTail = 0u;
 214:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_INTERNAL_TX_SW_BUFFER_CONST) */
 215:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     }
 216:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SCB_MODE_UNCONFIG_CONST_CFG) */
 217:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 218:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 219:.\Generated_Source\PSoC4/SPI_1_SPI.c **** /*******************************************************************************
 220:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * Function Name: SPI_1_SpiPostEnable
 221:.\Generated_Source\PSoC4/SPI_1_SPI.c **** ********************************************************************************
 222:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *
 223:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * Summary:
 224:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *  Restores HSIOM settings for the SPI master output pins (SCLK and/or SS0-SS3) 
 225:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *  to be controlled by the SCB SPI.
 226:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *
 227:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * Parameters:
 228:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *  None
 229:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *
 230:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * Return:
 231:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *  None
 232:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *
 233:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *******************************************************************************/
 234:.\Generated_Source\PSoC4/SPI_1_SPI.c **** void SPI_1_SpiPostEnable(void)
 235:.\Generated_Source\PSoC4/SPI_1_SPI.c **** {
  26              		.loc 1 235 0
  27              		.cfi_startproc
 236:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #if(SPI_1_SCB_MODE_UNCONFIG_CONST_CFG)
 237:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 238:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     if (SPI_1_CHECK_SPI_MASTER)
 239:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     {
 240:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SCLK_PIN)
 241:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 242:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SCLK_HSIOM_REG, SPI_1_SCLK_HSIOM_MASK,
 243:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SCLK_HSIOM_POS, SPI_1_HSIOM_SPI_SEL);
 244:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SCLK_PIN) */
 245:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 246:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS0_PIN)
 247:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 248:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS0_HSIOM_REG, SPI_1_SS0_HSIOM_MASK,
 249:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS0_HSIOM_POS, SPI_1_HSIOM_SPI_SEL);
 250:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS0_PIN) */
 251:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 252:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS1_PIN)
 253:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 254:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS1_HSIOM_REG, SPI_1_SS1_HSIOM_MASK,
 255:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS1_HSIOM_POS, SPI_1_HSIOM_SPI_SEL);
 256:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS1_PIN) */
 257:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 258:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS2_PIN)
ARM GAS  C:\Users\Calin\AppData\Local\Temp\ccgNK5Fm.s 			page 6


 259:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 260:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS2_HSIOM_REG, SPI_1_SS2_HSIOM_MASK,
 261:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS2_HSIOM_POS, SPI_1_HSIOM_SPI_SEL);
 262:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS2_PIN) */
 263:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 264:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS3_PIN)
 265:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 266:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS3_HSIOM_REG, SPI_1_SS3_HSIOM_MASK,
 267:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS3_HSIOM_POS, SPI_1_HSIOM_SPI_SEL);
 268:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS3_PIN) */
 269:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     }
 270:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 271:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #else
 272:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 273:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_SCLK_PIN)
 274:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set SCB SPI to drive output pin */
 275:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SET_HSIOM_SEL(SPI_1_SCLK_M_HSIOM_REG, SPI_1_SCLK_M_HSIOM_MASK,
  28              		.loc 1 275 0
  29 0000 054B     		ldr	r3, .L2
  30 0002 1A68     		ldr	r2, [r3]
  31 0004 F021     		mov	r1, #240
  32 0006 0905     		lsl	r1, r1, #20
  33 0008 0A43     		orr	r2, r1
  34 000a 1A60     		str	r2, [r3]
 276:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SCLK_M_HSIOM_POS, SPI_1_HSIOM_SPI_SEL);
 277:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_MISO_SDA_TX_PIN_PIN) */
 278:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 279:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_SS0_PIN)
 280:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set SCB SPI to drive output pin */
 281:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SET_HSIOM_SEL(SPI_1_SS0_M_HSIOM_REG, SPI_1_SS0_M_HSIOM_MASK,
  35              		.loc 1 281 0
  36 000c 1A68     		ldr	r2, [r3]
  37 000e F021     		mov	r1, #240
  38 0010 0906     		lsl	r1, r1, #24
  39 0012 0A43     		orr	r2, r1
  40 0014 1A60     		str	r2, [r3]
 282:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SS0_M_HSIOM_POS, SPI_1_HSIOM_SPI_SEL);
 283:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SPI_MASTER_SS0_PIN) */
 284:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 285:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_SS1_PIN)
 286:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set SCB SPI to drive output pin */
 287:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SET_HSIOM_SEL(SPI_1_SS1_M_HSIOM_REG, SPI_1_SS1_M_HSIOM_MASK,
 288:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SS1_M_HSIOM_POS, SPI_1_HSIOM_SPI_SEL);
 289:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SPI_MASTER_SS1_PIN) */
 290:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 291:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_SS2_PIN)
 292:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set SCB SPI to drive output pin */
 293:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SET_HSIOM_SEL(SPI_1_SS2_M_HSIOM_REG, SPI_1_SS2_M_HSIOM_MASK,
 294:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SS2_M_HSIOM_POS, SPI_1_HSIOM_SPI_SEL);
 295:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SPI_MASTER_SS2_PIN) */
 296:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 297:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_SS3_PIN)
 298:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set SCB SPI to drive output pin */
 299:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SET_HSIOM_SEL(SPI_1_SS3_M_HSIOM_REG, SPI_1_SS3_M_HSIOM_MASK,
 300:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SS3_M_HSIOM_POS, SPI_1_HSIOM_SPI_SEL);
 301:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SPI_MASTER_SS3_PIN) */
 302:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
ARM GAS  C:\Users\Calin\AppData\Local\Temp\ccgNK5Fm.s 			page 7


 303:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SCB_MODE_UNCONFIG_CONST_CFG) */
 304:.\Generated_Source\PSoC4/SPI_1_SPI.c **** }
  41              		.loc 1 304 0
  42              		@ sp needed
  43 0016 7047     		bx	lr
  44              	.L3:
  45              		.align	2
  46              	.L2:
  47 0018 00000140 		.word	1073807360
  48              		.cfi_endproc
  49              	.LFE1:
  50              		.size	SPI_1_SpiPostEnable, .-SPI_1_SpiPostEnable
  51              		.section	.text.SPI_1_SpiStop,"ax",%progbits
  52              		.align	2
  53              		.global	SPI_1_SpiStop
  54              		.code	16
  55              		.thumb_func
  56              		.type	SPI_1_SpiStop, %function
  57              	SPI_1_SpiStop:
  58              	.LFB2:
 305:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 306:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 307:.\Generated_Source\PSoC4/SPI_1_SPI.c **** /*******************************************************************************
 308:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * Function Name: SPI_1_SpiStop
 309:.\Generated_Source\PSoC4/SPI_1_SPI.c **** ********************************************************************************
 310:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *
 311:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * Summary:
 312:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *  Changes the HSIOM settings for the SPI master output pins (SCLK and/or SS0-SS3) to
 313:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *  keep them inactive after the block is disabled. The output pins are
 314:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *  controlled by the GPIO data register.
 315:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *
 316:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * Parameters:
 317:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *  None
 318:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *
 319:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * Return:
 320:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *  None
 321:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *
 322:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *******************************************************************************/
 323:.\Generated_Source\PSoC4/SPI_1_SPI.c **** void SPI_1_SpiStop(void)
 324:.\Generated_Source\PSoC4/SPI_1_SPI.c **** {
  59              		.loc 1 324 0
  60              		.cfi_startproc
  61 0000 10B5     		push	{r4, lr}
  62              		.cfi_def_cfa_offset 8
  63              		.cfi_offset 4, -8
  64              		.cfi_offset 14, -4
 325:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #if(SPI_1_SCB_MODE_UNCONFIG_CONST_CFG)
 326:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 327:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     if (SPI_1_CHECK_SPI_MASTER)
 328:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     {
 329:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SCLK_PIN)
 330:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set output pin state after block is disabled */
 331:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_spi_sclk_Write(SPI_1_GET_SPI_SCLK_INACTIVE);
 332:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 333:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set GPIO to drive output pin */
 334:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SCLK_HSIOM_REG, SPI_1_SCLK_HSIOM_MASK,
 335:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SCLK_HSIOM_POS, SPI_1_HSIOM_GPIO_SEL);
ARM GAS  C:\Users\Calin\AppData\Local\Temp\ccgNK5Fm.s 			page 8


 336:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_MISO_SDA_TX_PIN_PIN) */
 337:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 338:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS0_PIN)
 339:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set output pin state after block is disabled */
 340:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_spi_ss0_Write(SPI_1_GET_SPI_SS0_INACTIVE);
 341:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 342:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set GPIO to drive output pin */
 343:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS0_HSIOM_REG, SPI_1_SS0_HSIOM_MASK,
 344:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS0_HSIOM_POS, SPI_1_HSIOM_GPIO_SEL);
 345:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS0_PIN) */
 346:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 347:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS1_PIN)
 348:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set output pin state after block is disabled */
 349:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_spi_ss1_Write(SPI_1_GET_SPI_SS1_INACTIVE);
 350:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 351:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set GPIO to drive output pin */
 352:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS1_HSIOM_REG, SPI_1_SS1_HSIOM_MASK,
 353:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS1_HSIOM_POS, SPI_1_HSIOM_GPIO_SEL);
 354:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS1_PIN) */
 355:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 356:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS2_PIN)
 357:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set output pin state after block is disabled */
 358:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_spi_ss2_Write(SPI_1_GET_SPI_SS2_INACTIVE);
 359:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 360:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set GPIO to drive output pin */
 361:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS2_HSIOM_REG, SPI_1_SS2_HSIOM_MASK,
 362:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS2_HSIOM_POS, SPI_1_HSIOM_GPIO_SEL);
 363:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS2_PIN) */
 364:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 365:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS3_PIN)
 366:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set output pin state after block is disabled */
 367:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_spi_ss3_Write(SPI_1_GET_SPI_SS3_INACTIVE);
 368:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 369:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set GPIO to drive output pin */
 370:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS3_HSIOM_REG, SPI_1_SS3_HSIOM_MASK,
 371:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS3_HSIOM_POS, SPI_1_HSIOM_GPIO_SEL);
 372:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS3_PIN) */
 373:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     }
 374:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 375:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #else
 376:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 377:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_SCLK_PIN)
 378:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set output pin state after block is disabled */
 379:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_sclk_m_Write(SPI_1_GET_SPI_SCLK_INACTIVE);
  65              		.loc 1 379 0
  66 0002 094B     		ldr	r3, .L5
  67 0004 1868     		ldr	r0, [r3]
  68 0006 0007     		lsl	r0, r0, #28
  69 0008 C00F     		lsr	r0, r0, #31
  70 000a FFF7FEFF 		bl	SPI_1_sclk_m_Write
  71              	.LVL0:
 380:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 381:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set GPIO to drive output pin */
 382:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SET_HSIOM_SEL(SPI_1_SCLK_M_HSIOM_REG, SPI_1_SCLK_M_HSIOM_MASK,
  72              		.loc 1 382 0
  73 000e 074C     		ldr	r4, .L5+4
  74 0010 2268     		ldr	r2, [r4]
ARM GAS  C:\Users\Calin\AppData\Local\Temp\ccgNK5Fm.s 			page 9


  75 0012 074B     		ldr	r3, .L5+8
  76 0014 1340     		and	r3, r2
  77 0016 2360     		str	r3, [r4]
 383:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SCLK_M_HSIOM_POS, SPI_1_HSIOM_GPIO_SEL);
 384:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_MISO_SDA_TX_PIN_PIN) */
 385:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 386:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_SS0_PIN)
 387:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set output pin state after block is disabled */
 388:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_ss0_m_Write(SPI_1_GET_SPI_SS0_INACTIVE);
  78              		.loc 1 388 0
  79 0018 0120     		mov	r0, #1
  80 001a FFF7FEFF 		bl	SPI_1_ss0_m_Write
  81              	.LVL1:
 389:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 390:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set GPIO to drive output pin */
 391:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SET_HSIOM_SEL(SPI_1_SS0_M_HSIOM_REG, SPI_1_SS0_M_HSIOM_MASK,
  82              		.loc 1 391 0
  83 001e 2368     		ldr	r3, [r4]
  84 0020 1B01     		lsl	r3, r3, #4
  85 0022 1B09     		lsr	r3, r3, #4
  86 0024 2360     		str	r3, [r4]
 392:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SS0_M_HSIOM_POS, SPI_1_HSIOM_GPIO_SEL);
 393:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SPI_MASTER_SS0_PIN) */
 394:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 395:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_SS1_PIN)
 396:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set output pin state after block is disabled */
 397:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_ss1_m_Write(SPI_1_GET_SPI_SS1_INACTIVE);
 398:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 399:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set GPIO to drive output pin */
 400:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SET_HSIOM_SEL(SPI_1_SS1_M_HSIOM_REG, SPI_1_SS1_M_HSIOM_MASK,
 401:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SS1_M_HSIOM_POS, SPI_1_HSIOM_GPIO_SEL);
 402:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SPI_MASTER_SS1_PIN) */
 403:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 404:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_SS2_PIN)
 405:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set output pin state after block is disabled */
 406:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_ss2_m_Write(SPI_1_GET_SPI_SS2_INACTIVE);
 407:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 408:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set GPIO to drive output pin */
 409:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SET_HSIOM_SEL(SPI_1_SS2_M_HSIOM_REG, SPI_1_SS2_M_HSIOM_MASK,
 410:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SS2_M_HSIOM_POS, SPI_1_HSIOM_GPIO_SEL);
 411:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SPI_MASTER_SS2_PIN) */
 412:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 413:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_SS3_PIN)
 414:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set output pin state after block is disabled */
 415:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_ss3_m_Write(SPI_1_GET_SPI_SS3_INACTIVE);
 416:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 417:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set GPIO to drive output pin */
 418:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SET_HSIOM_SEL(SPI_1_SS3_M_HSIOM_REG, SPI_1_SS3_M_HSIOM_MASK,
 419:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SS3_M_HSIOM_POS, SPI_1_HSIOM_GPIO_SEL);
 420:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SPI_MASTER_SS3_PIN) */
 421:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 422:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SCB_MODE_UNCONFIG_CONST_CFG) */
 423:.\Generated_Source\PSoC4/SPI_1_SPI.c **** }
  87              		.loc 1 423 0
  88              		@ sp needed
  89 0026 10BD     		pop	{r4, pc}
  90              	.L6:
ARM GAS  C:\Users\Calin\AppData\Local\Temp\ccgNK5Fm.s 			page 10


  91              		.align	2
  92              	.L5:
  93 0028 20000740 		.word	1074200608
  94 002c 00000140 		.word	1073807360
  95 0030 FFFFFFF0 		.word	-251658241
  96              		.cfi_endproc
  97              	.LFE2:
  98              		.size	SPI_1_SpiStop, .-SPI_1_SpiStop
  99              		.section	.text.SPI_1_SpiSetActiveSlaveSelect,"ax",%progbits
 100              		.align	2
 101              		.global	SPI_1_SpiSetActiveSlaveSelect
 102              		.code	16
 103              		.thumb_func
 104              		.type	SPI_1_SpiSetActiveSlaveSelect, %function
 105              	SPI_1_SpiSetActiveSlaveSelect:
 106              	.LFB3:
 424:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 425:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 426:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_CONST)
 427:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /*******************************************************************************
 428:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     * Function Name: SPI_1_SetActiveSlaveSelect
 429:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     ********************************************************************************
 430:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 431:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     * Summary:
 432:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  Selects one of the four slave select lines to be active during the transfer.
 433:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  After initialization the active slave select line is 0.
 434:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  The component should be in one of the following states to change the active
 435:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  slave select signal source correctly:
 436:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *   - The component is disabled
 437:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *   - The component has completed transfer (TX FIFO is empty and the
 438:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *     SCB_INTR_MASTER_SPI_DONE status is set)
 439:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  This function does not check that these conditions are met.
 440:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  This function is only applicable to SPI Master mode of operation.
 441:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 442:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     * Parameters:
 443:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  slaveSelect: slave select line which will be active while the following
 444:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *               transfer.
 445:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *   SPI_1_SPI_SLAVE_SELECT0 - Slave select 0
 446:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *   SPI_1_SPI_SLAVE_SELECT1 - Slave select 1
 447:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *   SPI_1_SPI_SLAVE_SELECT2 - Slave select 2
 448:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *   SPI_1_SPI_SLAVE_SELECT3 - Slave select 3
 449:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 450:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     * Return:
 451:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  None
 452:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 453:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *******************************************************************************/
 454:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     void SPI_1_SpiSetActiveSlaveSelect(uint32 slaveSelect)
 455:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     {
 107              		.loc 1 455 0
 108              		.cfi_startproc
 109              	.LVL2:
 456:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         uint32 spiCtrl;
 457:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 458:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         spiCtrl = SPI_1_SPI_CTRL_REG;
 110              		.loc 1 458 0
 111 0000 0549     		ldr	r1, .L8
 112 0002 0A68     		ldr	r2, [r1]
ARM GAS  C:\Users\Calin\AppData\Local\Temp\ccgNK5Fm.s 			page 11


 113              	.LVL3:
 459:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 460:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         spiCtrl &= (uint32) ~SPI_1_SPI_CTRL_SLAVE_SELECT_MASK;
 114              		.loc 1 460 0
 115 0004 054B     		ldr	r3, .L8+4
 116 0006 1340     		and	r3, r2
 117              	.LVL4:
 461:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         spiCtrl |= (uint32)  SPI_1_GET_SPI_CTRL_SS(slaveSelect);
 118              		.loc 1 461 0
 119 0008 8006     		lsl	r0, r0, #26
 120              	.LVL5:
 121 000a C022     		mov	r2, #192
 122 000c 1205     		lsl	r2, r2, #20
 123 000e 1040     		and	r0, r2
 124 0010 1843     		orr	r0, r3
 125              	.LVL6:
 462:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 463:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_CTRL_REG = spiCtrl;
 126              		.loc 1 463 0
 127 0012 0860     		str	r0, [r1]
 464:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     }
 128              		.loc 1 464 0
 129              		@ sp needed
 130 0014 7047     		bx	lr
 131              	.L9:
 132 0016 C046     		.align	2
 133              	.L8:
 134 0018 20000740 		.word	1074200608
 135 001c FFFFFFF3 		.word	-201326593
 136              		.cfi_endproc
 137              	.LFE3:
 138              		.size	SPI_1_SpiSetActiveSlaveSelect, .-SPI_1_SpiSetActiveSlaveSelect
 139              		.section	.text.SPI_1_SpiInit,"ax",%progbits
 140              		.align	2
 141              		.global	SPI_1_SpiInit
 142              		.code	16
 143              		.thumb_func
 144              		.type	SPI_1_SpiInit, %function
 145              	SPI_1_SpiInit:
 146              	.LFB0:
 172:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Configure SPI interface */
 147              		.loc 1 172 0
 148              		.cfi_startproc
 149 0000 10B5     		push	{r4, lr}
 150              		.cfi_def_cfa_offset 8
 151              		.cfi_offset 4, -8
 152              		.cfi_offset 14, -4
 174:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_CTRL_REG = SPI_1_SPI_DEFAULT_SPI_CTRL;
 153              		.loc 1 174 0
 154 0002 174A     		ldr	r2, .L11
 155 0004 174B     		ldr	r3, .L11+4
 156 0006 1A60     		str	r2, [r3]
 175:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 157              		.loc 1 175 0
 158 0008 8022     		mov	r2, #128
 159 000a 1206     		lsl	r2, r2, #24
 160 000c 164B     		ldr	r3, .L11+8
ARM GAS  C:\Users\Calin\AppData\Local\Temp\ccgNK5Fm.s 			page 12


 161 000e 1A60     		str	r2, [r3]
 178:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_RX_FIFO_CTRL_REG = SPI_1_SPI_DEFAULT_RX_FIFO_CTRL;
 162              		.loc 1 178 0
 163 0010 164B     		ldr	r3, .L11+12
 164 0012 174A     		ldr	r2, .L11+16
 165 0014 1360     		str	r3, [r2]
 179:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 166              		.loc 1 179 0
 167 0016 0721     		mov	r1, #7
 168 0018 164A     		ldr	r2, .L11+20
 169 001a 1160     		str	r1, [r2]
 182:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_TX_FIFO_CTRL_REG = SPI_1_SPI_DEFAULT_TX_FIFO_CTRL;
 170              		.loc 1 182 0
 171 001c 164A     		ldr	r2, .L11+24
 172 001e 1360     		str	r3, [r2]
 183:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 173              		.loc 1 183 0
 174 0020 0024     		mov	r4, #0
 175 0022 164B     		ldr	r3, .L11+28
 176 0024 1C60     		str	r4, [r3]
 187:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             CyIntSetPriority(SPI_1_ISR_NUMBER, SPI_1_ISR_PRIORITY);
 177              		.loc 1 187 0
 178 0026 0B20     		mov	r0, #11
 179 0028 FFF7FEFF 		bl	CyIntDisable
 180              	.LVL7:
 188:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             (void) CyIntSetVector(SPI_1_ISR_NUMBER, &SPI_1_SPI_UART_ISR);
 181              		.loc 1 188 0
 182 002c 0B20     		mov	r0, #11
 183 002e 0321     		mov	r1, #3
 184 0030 FFF7FEFF 		bl	CyIntSetPriority
 185              	.LVL8:
 189:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SCB_IRQ_INTERNAL) */
 186              		.loc 1 189 0
 187 0034 0B20     		mov	r0, #11
 188 0036 1249     		ldr	r1, .L11+32
 189 0038 FFF7FEFF 		bl	CyIntSetVector
 190              	.LVL9:
 193:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_SPI_EC_MASK_REG = SPI_1_SPI_DEFAULT_INTR_SPI_EC_MASK;
 191              		.loc 1 193 0
 192 003c 114B     		ldr	r3, .L11+36
 193 003e 1C60     		str	r4, [r3]
 194:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_SLAVE_MASK_REG  = SPI_1_SPI_DEFAULT_INTR_SLAVE_MASK;
 194              		.loc 1 194 0
 195 0040 114B     		ldr	r3, .L11+40
 196 0042 1C60     		str	r4, [r3]
 195:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_MASTER_MASK_REG = SPI_1_SPI_DEFAULT_INTR_MASTER_MASK;
 197              		.loc 1 195 0
 198 0044 114B     		ldr	r3, .L11+44
 199 0046 1C60     		str	r4, [r3]
 196:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_RX_MASK_REG     = SPI_1_SPI_DEFAULT_INTR_RX_MASK;
 200              		.loc 1 196 0
 201 0048 8022     		mov	r2, #128
 202 004a 9200     		lsl	r2, r2, #2
 203 004c 104B     		ldr	r3, .L11+48
 204 004e 1A60     		str	r2, [r3]
 197:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_TX_MASK_REG     = SPI_1_SPI_DEFAULT_INTR_TX_MASK;
 205              		.loc 1 197 0
ARM GAS  C:\Users\Calin\AppData\Local\Temp\ccgNK5Fm.s 			page 13


 206 0050 104B     		ldr	r3, .L11+52
 207 0052 1C60     		str	r4, [r3]
 198:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 208              		.loc 1 198 0
 209 0054 104B     		ldr	r3, .L11+56
 210 0056 1C60     		str	r4, [r3]
 202:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SPI_MASTER_CONST) */
 211              		.loc 1 202 0
 212 0058 0020     		mov	r0, #0
 213 005a FFF7FEFF 		bl	SPI_1_SpiSetActiveSlaveSelect
 214              	.LVL10:
 215:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SCB_MODE_UNCONFIG_CONST_CFG) */
 215              		.loc 1 215 0
 216              		@ sp needed
 217 005e 10BD     		pop	{r4, pc}
 218              	.L12:
 219              		.align	2
 220              	.L11:
 221 0060 0F000001 		.word	16777231
 222 0064 00000740 		.word	1074200576
 223 0068 20000740 		.word	1074200608
 224 006c 07010080 		.word	-2147483385
 225 0070 00030740 		.word	1074201344
 226 0074 04030740 		.word	1074201348
 227 0078 00020740 		.word	1074201088
 228 007c 04020740 		.word	1074201092
 229 0080 00000000 		.word	SPI_1_SPI_UART_ISR
 230 0084 880E0740 		.word	1074204296
 231 0088 C80E0740 		.word	1074204360
 232 008c 480F0740 		.word	1074204488
 233 0090 080F0740 		.word	1074204424
 234 0094 C80F0740 		.word	1074204616
 235 0098 880F0740 		.word	1074204552
 236              		.cfi_endproc
 237              	.LFE0:
 238              		.size	SPI_1_SpiInit, .-SPI_1_SpiInit
 239              		.text
 240              	.Letext0:
 241              		.file 2 "Generated_Source\\PSoC4/cytypes.h"
 242              		.file 3 ".\\Generated_Source\\PSoC4\\SPI_1_sclk_m.h"
 243              		.file 4 ".\\Generated_Source\\PSoC4\\SPI_1_ss0_m.h"
 244              		.file 5 "Generated_Source\\PSoC4/CyLib.h"
 245              		.section	.debug_info,"",%progbits
 246              	.Ldebug_info0:
 247 0000 FA010000 		.4byte	0x1fa
 248 0004 0400     		.2byte	0x4
 249 0006 00000000 		.4byte	.Ldebug_abbrev0
 250 000a 04       		.byte	0x4
 251 000b 01       		.uleb128 0x1
 252 000c 63010000 		.4byte	.LASF25
 253 0010 01       		.byte	0x1
 254 0011 3E020000 		.4byte	.LASF26
 255 0015 CD000000 		.4byte	.LASF27
 256 0019 00000000 		.4byte	.Ldebug_ranges0+0
 257 001d 00000000 		.4byte	0
 258 0021 00000000 		.4byte	.Ldebug_line0
 259 0025 02       		.uleb128 0x2
ARM GAS  C:\Users\Calin\AppData\Local\Temp\ccgNK5Fm.s 			page 14


 260 0026 01       		.byte	0x1
 261 0027 06       		.byte	0x6
 262 0028 24020000 		.4byte	.LASF0
 263 002c 02       		.uleb128 0x2
 264 002d 01       		.byte	0x1
 265 002e 08       		.byte	0x8
 266 002f 5A000000 		.4byte	.LASF1
 267 0033 02       		.uleb128 0x2
 268 0034 02       		.byte	0x2
 269 0035 05       		.byte	0x5
 270 0036 FE010000 		.4byte	.LASF2
 271 003a 02       		.uleb128 0x2
 272 003b 02       		.byte	0x2
 273 003c 07       		.byte	0x7
 274 003d 21000000 		.4byte	.LASF3
 275 0041 02       		.uleb128 0x2
 276 0042 04       		.byte	0x4
 277 0043 05       		.byte	0x5
 278 0044 08020000 		.4byte	.LASF4
 279 0048 02       		.uleb128 0x2
 280 0049 04       		.byte	0x4
 281 004a 07       		.byte	0x7
 282 004b 68000000 		.4byte	.LASF5
 283 004f 02       		.uleb128 0x2
 284 0050 08       		.byte	0x8
 285 0051 05       		.byte	0x5
 286 0052 48010000 		.4byte	.LASF6
 287 0056 02       		.uleb128 0x2
 288 0057 08       		.byte	0x8
 289 0058 07       		.byte	0x7
 290 0059 0A010000 		.4byte	.LASF7
 291 005d 03       		.uleb128 0x3
 292 005e 04       		.byte	0x4
 293 005f 05       		.byte	0x5
 294 0060 696E7400 		.ascii	"int\000"
 295 0064 02       		.uleb128 0x2
 296 0065 04       		.byte	0x4
 297 0066 07       		.byte	0x7
 298 0067 C0000000 		.4byte	.LASF8
 299 006b 04       		.uleb128 0x4
 300 006c 7A000000 		.4byte	.LASF9
 301 0070 02       		.byte	0x2
 302 0071 3801     		.2byte	0x138
 303 0073 2C000000 		.4byte	0x2c
 304 0077 04       		.uleb128 0x4
 305 0078 B9000000 		.4byte	.LASF10
 306 007c 02       		.byte	0x2
 307 007d 3A01     		.2byte	0x13a
 308 007f 48000000 		.4byte	0x48
 309 0083 02       		.uleb128 0x2
 310 0084 04       		.byte	0x4
 311 0085 04       		.byte	0x4
 312 0086 46000000 		.4byte	.LASF11
 313 008a 02       		.uleb128 0x2
 314 008b 08       		.byte	0x8
 315 008c 04       		.byte	0x4
 316 008d 9E000000 		.4byte	.LASF12
ARM GAS  C:\Users\Calin\AppData\Local\Temp\ccgNK5Fm.s 			page 15


 317 0091 02       		.uleb128 0x2
 318 0092 01       		.byte	0x1
 319 0093 08       		.byte	0x8
 320 0094 56010000 		.4byte	.LASF13
 321 0098 04       		.uleb128 0x4
 322 0099 00000000 		.4byte	.LASF14
 323 009d 02       		.byte	0x2
 324 009e E401     		.2byte	0x1e4
 325 00a0 A4000000 		.4byte	0xa4
 326 00a4 05       		.uleb128 0x5
 327 00a5 77000000 		.4byte	0x77
 328 00a9 04       		.uleb128 0x4
 329 00aa 32010000 		.4byte	.LASF15
 330 00ae 02       		.byte	0x2
 331 00af F401     		.2byte	0x1f4
 332 00b1 B5000000 		.4byte	0xb5
 333 00b5 06       		.uleb128 0x6
 334 00b6 04       		.byte	0x4
 335 00b7 BB000000 		.4byte	0xbb
 336 00bb 07       		.uleb128 0x7
 337 00bc 02       		.uleb128 0x2
 338 00bd 04       		.byte	0x4
 339 00be 07       		.byte	0x7
 340 00bf 3F010000 		.4byte	.LASF16
 341 00c3 08       		.uleb128 0x8
 342 00c4 A5000000 		.4byte	.LASF28
 343 00c8 01       		.byte	0x1
 344 00c9 EA       		.byte	0xea
 345 00ca 00000000 		.4byte	.LFB1
 346 00ce 1C000000 		.4byte	.LFE1-.LFB1
 347 00d2 01       		.uleb128 0x1
 348 00d3 9C       		.byte	0x9c
 349 00d4 09       		.uleb128 0x9
 350 00d5 4C000000 		.4byte	.LASF17
 351 00d9 01       		.byte	0x1
 352 00da 4301     		.2byte	0x143
 353 00dc 00000000 		.4byte	.LFB2
 354 00e0 34000000 		.4byte	.LFE2-.LFB2
 355 00e4 01       		.uleb128 0x1
 356 00e5 9C       		.byte	0x9c
 357 00e6 03010000 		.4byte	0x103
 358 00ea 0A       		.uleb128 0xa
 359 00eb 0E000000 		.4byte	.LVL0
 360 00ef 9E010000 		.4byte	0x19e
 361 00f3 0B       		.uleb128 0xb
 362 00f4 1E000000 		.4byte	.LVL1
 363 00f8 AF010000 		.4byte	0x1af
 364 00fc 0C       		.uleb128 0xc
 365 00fd 01       		.uleb128 0x1
 366 00fe 50       		.byte	0x50
 367 00ff 01       		.uleb128 0x1
 368 0100 31       		.byte	0x31
 369 0101 00       		.byte	0
 370 0102 00       		.byte	0
 371 0103 09       		.uleb128 0x9
 372 0104 80000000 		.4byte	.LASF18
 373 0108 01       		.byte	0x1
ARM GAS  C:\Users\Calin\AppData\Local\Temp\ccgNK5Fm.s 			page 16


 374 0109 C601     		.2byte	0x1c6
 375 010b 00000000 		.4byte	.LFB3
 376 010f 20000000 		.4byte	.LFE3-.LFB3
 377 0113 01       		.uleb128 0x1
 378 0114 9C       		.byte	0x9c
 379 0115 3A010000 		.4byte	0x13a
 380 0119 0D       		.uleb128 0xd
 381 011a 06000000 		.4byte	.LASF29
 382 011e 01       		.byte	0x1
 383 011f C601     		.2byte	0x1c6
 384 0121 77000000 		.4byte	0x77
 385 0125 00000000 		.4byte	.LLST0
 386 0129 0E       		.uleb128 0xe
 387 012a 5B010000 		.4byte	.LASF30
 388 012e 01       		.byte	0x1
 389 012f C801     		.2byte	0x1c8
 390 0131 77000000 		.4byte	0x77
 391 0135 21000000 		.4byte	.LLST1
 392 0139 00       		.byte	0
 393 013a 0F       		.uleb128 0xf
 394 013b 30020000 		.4byte	.LASF19
 395 013f 01       		.byte	0x1
 396 0140 AB       		.byte	0xab
 397 0141 00000000 		.4byte	.LFB0
 398 0145 9C000000 		.4byte	.LFE0-.LFB0
 399 0149 01       		.uleb128 0x1
 400 014a 9C       		.byte	0x9c
 401 014b 9E010000 		.4byte	0x19e
 402 014f 10       		.uleb128 0x10
 403 0150 2C000000 		.4byte	.LVL7
 404 0154 C0010000 		.4byte	0x1c0
 405 0158 62010000 		.4byte	0x162
 406 015c 0C       		.uleb128 0xc
 407 015d 01       		.uleb128 0x1
 408 015e 50       		.byte	0x50
 409 015f 01       		.uleb128 0x1
 410 0160 3B       		.byte	0x3b
 411 0161 00       		.byte	0
 412 0162 10       		.uleb128 0x10
 413 0163 34000000 		.4byte	.LVL8
 414 0167 D1010000 		.4byte	0x1d1
 415 016b 7A010000 		.4byte	0x17a
 416 016f 0C       		.uleb128 0xc
 417 0170 01       		.uleb128 0x1
 418 0171 51       		.byte	0x51
 419 0172 01       		.uleb128 0x1
 420 0173 33       		.byte	0x33
 421 0174 0C       		.uleb128 0xc
 422 0175 01       		.uleb128 0x1
 423 0176 50       		.byte	0x50
 424 0177 01       		.uleb128 0x1
 425 0178 3B       		.byte	0x3b
 426 0179 00       		.byte	0
 427 017a 10       		.uleb128 0x10
 428 017b 3C000000 		.4byte	.LVL9
 429 017f E7010000 		.4byte	0x1e7
 430 0183 8D010000 		.4byte	0x18d
ARM GAS  C:\Users\Calin\AppData\Local\Temp\ccgNK5Fm.s 			page 17


 431 0187 0C       		.uleb128 0xc
 432 0188 01       		.uleb128 0x1
 433 0189 50       		.byte	0x50
 434 018a 01       		.uleb128 0x1
 435 018b 3B       		.byte	0x3b
 436 018c 00       		.byte	0
 437 018d 0B       		.uleb128 0xb
 438 018e 5E000000 		.4byte	.LVL10
 439 0192 03010000 		.4byte	0x103
 440 0196 0C       		.uleb128 0xc
 441 0197 01       		.uleb128 0x1
 442 0198 50       		.byte	0x50
 443 0199 02       		.uleb128 0x2
 444 019a 74       		.byte	0x74
 445 019b 00       		.sleb128 0
 446 019c 00       		.byte	0
 447 019d 00       		.byte	0
 448 019e 11       		.uleb128 0x11
 449 019f 11020000 		.4byte	.LASF20
 450 01a3 03       		.byte	0x3
 451 01a4 33       		.byte	0x33
 452 01a5 AF010000 		.4byte	0x1af
 453 01a9 12       		.uleb128 0x12
 454 01aa 6B000000 		.4byte	0x6b
 455 01ae 00       		.byte	0
 456 01af 11       		.uleb128 0x11
 457 01b0 34000000 		.4byte	.LASF21
 458 01b4 04       		.byte	0x4
 459 01b5 33       		.byte	0x33
 460 01b6 C0010000 		.4byte	0x1c0
 461 01ba 12       		.uleb128 0x12
 462 01bb 6B000000 		.4byte	0x6b
 463 01bf 00       		.byte	0
 464 01c0 11       		.uleb128 0x11
 465 01c1 F1010000 		.4byte	.LASF22
 466 01c5 05       		.byte	0x5
 467 01c6 51       		.byte	0x51
 468 01c7 D1010000 		.4byte	0x1d1
 469 01cb 12       		.uleb128 0x12
 470 01cc 6B000000 		.4byte	0x6b
 471 01d0 00       		.byte	0
 472 01d1 11       		.uleb128 0x11
 473 01d2 21010000 		.4byte	.LASF23
 474 01d6 05       		.byte	0x5
 475 01d7 4C       		.byte	0x4c
 476 01d8 E7010000 		.4byte	0x1e7
 477 01dc 12       		.uleb128 0x12
 478 01dd 6B000000 		.4byte	0x6b
 479 01e1 12       		.uleb128 0x12
 480 01e2 6B000000 		.4byte	0x6b
 481 01e6 00       		.byte	0
 482 01e7 13       		.uleb128 0x13
 483 01e8 12000000 		.4byte	.LASF24
 484 01ec 05       		.byte	0x5
 485 01ed 49       		.byte	0x49
 486 01ee A9000000 		.4byte	0xa9
 487 01f2 12       		.uleb128 0x12
ARM GAS  C:\Users\Calin\AppData\Local\Temp\ccgNK5Fm.s 			page 18


 488 01f3 6B000000 		.4byte	0x6b
 489 01f7 12       		.uleb128 0x12
 490 01f8 A9000000 		.4byte	0xa9
 491 01fc 00       		.byte	0
 492 01fd 00       		.byte	0
 493              		.section	.debug_abbrev,"",%progbits
 494              	.Ldebug_abbrev0:
 495 0000 01       		.uleb128 0x1
 496 0001 11       		.uleb128 0x11
 497 0002 01       		.byte	0x1
 498 0003 25       		.uleb128 0x25
 499 0004 0E       		.uleb128 0xe
 500 0005 13       		.uleb128 0x13
 501 0006 0B       		.uleb128 0xb
 502 0007 03       		.uleb128 0x3
 503 0008 0E       		.uleb128 0xe
 504 0009 1B       		.uleb128 0x1b
 505 000a 0E       		.uleb128 0xe
 506 000b 55       		.uleb128 0x55
 507 000c 17       		.uleb128 0x17
 508 000d 11       		.uleb128 0x11
 509 000e 01       		.uleb128 0x1
 510 000f 10       		.uleb128 0x10
 511 0010 17       		.uleb128 0x17
 512 0011 00       		.byte	0
 513 0012 00       		.byte	0
 514 0013 02       		.uleb128 0x2
 515 0014 24       		.uleb128 0x24
 516 0015 00       		.byte	0
 517 0016 0B       		.uleb128 0xb
 518 0017 0B       		.uleb128 0xb
 519 0018 3E       		.uleb128 0x3e
 520 0019 0B       		.uleb128 0xb
 521 001a 03       		.uleb128 0x3
 522 001b 0E       		.uleb128 0xe
 523 001c 00       		.byte	0
 524 001d 00       		.byte	0
 525 001e 03       		.uleb128 0x3
 526 001f 24       		.uleb128 0x24
 527 0020 00       		.byte	0
 528 0021 0B       		.uleb128 0xb
 529 0022 0B       		.uleb128 0xb
 530 0023 3E       		.uleb128 0x3e
 531 0024 0B       		.uleb128 0xb
 532 0025 03       		.uleb128 0x3
 533 0026 08       		.uleb128 0x8
 534 0027 00       		.byte	0
 535 0028 00       		.byte	0
 536 0029 04       		.uleb128 0x4
 537 002a 16       		.uleb128 0x16
 538 002b 00       		.byte	0
 539 002c 03       		.uleb128 0x3
 540 002d 0E       		.uleb128 0xe
 541 002e 3A       		.uleb128 0x3a
 542 002f 0B       		.uleb128 0xb
 543 0030 3B       		.uleb128 0x3b
 544 0031 05       		.uleb128 0x5
ARM GAS  C:\Users\Calin\AppData\Local\Temp\ccgNK5Fm.s 			page 19


 545 0032 49       		.uleb128 0x49
 546 0033 13       		.uleb128 0x13
 547 0034 00       		.byte	0
 548 0035 00       		.byte	0
 549 0036 05       		.uleb128 0x5
 550 0037 35       		.uleb128 0x35
 551 0038 00       		.byte	0
 552 0039 49       		.uleb128 0x49
 553 003a 13       		.uleb128 0x13
 554 003b 00       		.byte	0
 555 003c 00       		.byte	0
 556 003d 06       		.uleb128 0x6
 557 003e 0F       		.uleb128 0xf
 558 003f 00       		.byte	0
 559 0040 0B       		.uleb128 0xb
 560 0041 0B       		.uleb128 0xb
 561 0042 49       		.uleb128 0x49
 562 0043 13       		.uleb128 0x13
 563 0044 00       		.byte	0
 564 0045 00       		.byte	0
 565 0046 07       		.uleb128 0x7
 566 0047 15       		.uleb128 0x15
 567 0048 00       		.byte	0
 568 0049 27       		.uleb128 0x27
 569 004a 19       		.uleb128 0x19
 570 004b 00       		.byte	0
 571 004c 00       		.byte	0
 572 004d 08       		.uleb128 0x8
 573 004e 2E       		.uleb128 0x2e
 574 004f 00       		.byte	0
 575 0050 3F       		.uleb128 0x3f
 576 0051 19       		.uleb128 0x19
 577 0052 03       		.uleb128 0x3
 578 0053 0E       		.uleb128 0xe
 579 0054 3A       		.uleb128 0x3a
 580 0055 0B       		.uleb128 0xb
 581 0056 3B       		.uleb128 0x3b
 582 0057 0B       		.uleb128 0xb
 583 0058 27       		.uleb128 0x27
 584 0059 19       		.uleb128 0x19
 585 005a 11       		.uleb128 0x11
 586 005b 01       		.uleb128 0x1
 587 005c 12       		.uleb128 0x12
 588 005d 06       		.uleb128 0x6
 589 005e 40       		.uleb128 0x40
 590 005f 18       		.uleb128 0x18
 591 0060 9742     		.uleb128 0x2117
 592 0062 19       		.uleb128 0x19
 593 0063 00       		.byte	0
 594 0064 00       		.byte	0
 595 0065 09       		.uleb128 0x9
 596 0066 2E       		.uleb128 0x2e
 597 0067 01       		.byte	0x1
 598 0068 3F       		.uleb128 0x3f
 599 0069 19       		.uleb128 0x19
 600 006a 03       		.uleb128 0x3
 601 006b 0E       		.uleb128 0xe
ARM GAS  C:\Users\Calin\AppData\Local\Temp\ccgNK5Fm.s 			page 20


 602 006c 3A       		.uleb128 0x3a
 603 006d 0B       		.uleb128 0xb
 604 006e 3B       		.uleb128 0x3b
 605 006f 05       		.uleb128 0x5
 606 0070 27       		.uleb128 0x27
 607 0071 19       		.uleb128 0x19
 608 0072 11       		.uleb128 0x11
 609 0073 01       		.uleb128 0x1
 610 0074 12       		.uleb128 0x12
 611 0075 06       		.uleb128 0x6
 612 0076 40       		.uleb128 0x40
 613 0077 18       		.uleb128 0x18
 614 0078 9742     		.uleb128 0x2117
 615 007a 19       		.uleb128 0x19
 616 007b 01       		.uleb128 0x1
 617 007c 13       		.uleb128 0x13
 618 007d 00       		.byte	0
 619 007e 00       		.byte	0
 620 007f 0A       		.uleb128 0xa
 621 0080 898201   		.uleb128 0x4109
 622 0083 00       		.byte	0
 623 0084 11       		.uleb128 0x11
 624 0085 01       		.uleb128 0x1
 625 0086 31       		.uleb128 0x31
 626 0087 13       		.uleb128 0x13
 627 0088 00       		.byte	0
 628 0089 00       		.byte	0
 629 008a 0B       		.uleb128 0xb
 630 008b 898201   		.uleb128 0x4109
 631 008e 01       		.byte	0x1
 632 008f 11       		.uleb128 0x11
 633 0090 01       		.uleb128 0x1
 634 0091 31       		.uleb128 0x31
 635 0092 13       		.uleb128 0x13
 636 0093 00       		.byte	0
 637 0094 00       		.byte	0
 638 0095 0C       		.uleb128 0xc
 639 0096 8A8201   		.uleb128 0x410a
 640 0099 00       		.byte	0
 641 009a 02       		.uleb128 0x2
 642 009b 18       		.uleb128 0x18
 643 009c 9142     		.uleb128 0x2111
 644 009e 18       		.uleb128 0x18
 645 009f 00       		.byte	0
 646 00a0 00       		.byte	0
 647 00a1 0D       		.uleb128 0xd
 648 00a2 05       		.uleb128 0x5
 649 00a3 00       		.byte	0
 650 00a4 03       		.uleb128 0x3
 651 00a5 0E       		.uleb128 0xe
 652 00a6 3A       		.uleb128 0x3a
 653 00a7 0B       		.uleb128 0xb
 654 00a8 3B       		.uleb128 0x3b
 655 00a9 05       		.uleb128 0x5
 656 00aa 49       		.uleb128 0x49
 657 00ab 13       		.uleb128 0x13
 658 00ac 02       		.uleb128 0x2
ARM GAS  C:\Users\Calin\AppData\Local\Temp\ccgNK5Fm.s 			page 21


 659 00ad 17       		.uleb128 0x17
 660 00ae 00       		.byte	0
 661 00af 00       		.byte	0
 662 00b0 0E       		.uleb128 0xe
 663 00b1 34       		.uleb128 0x34
 664 00b2 00       		.byte	0
 665 00b3 03       		.uleb128 0x3
 666 00b4 0E       		.uleb128 0xe
 667 00b5 3A       		.uleb128 0x3a
 668 00b6 0B       		.uleb128 0xb
 669 00b7 3B       		.uleb128 0x3b
 670 00b8 05       		.uleb128 0x5
 671 00b9 49       		.uleb128 0x49
 672 00ba 13       		.uleb128 0x13
 673 00bb 02       		.uleb128 0x2
 674 00bc 17       		.uleb128 0x17
 675 00bd 00       		.byte	0
 676 00be 00       		.byte	0
 677 00bf 0F       		.uleb128 0xf
 678 00c0 2E       		.uleb128 0x2e
 679 00c1 01       		.byte	0x1
 680 00c2 3F       		.uleb128 0x3f
 681 00c3 19       		.uleb128 0x19
 682 00c4 03       		.uleb128 0x3
 683 00c5 0E       		.uleb128 0xe
 684 00c6 3A       		.uleb128 0x3a
 685 00c7 0B       		.uleb128 0xb
 686 00c8 3B       		.uleb128 0x3b
 687 00c9 0B       		.uleb128 0xb
 688 00ca 27       		.uleb128 0x27
 689 00cb 19       		.uleb128 0x19
 690 00cc 11       		.uleb128 0x11
 691 00cd 01       		.uleb128 0x1
 692 00ce 12       		.uleb128 0x12
 693 00cf 06       		.uleb128 0x6
 694 00d0 40       		.uleb128 0x40
 695 00d1 18       		.uleb128 0x18
 696 00d2 9742     		.uleb128 0x2117
 697 00d4 19       		.uleb128 0x19
 698 00d5 01       		.uleb128 0x1
 699 00d6 13       		.uleb128 0x13
 700 00d7 00       		.byte	0
 701 00d8 00       		.byte	0
 702 00d9 10       		.uleb128 0x10
 703 00da 898201   		.uleb128 0x4109
 704 00dd 01       		.byte	0x1
 705 00de 11       		.uleb128 0x11
 706 00df 01       		.uleb128 0x1
 707 00e0 31       		.uleb128 0x31
 708 00e1 13       		.uleb128 0x13
 709 00e2 01       		.uleb128 0x1
 710 00e3 13       		.uleb128 0x13
 711 00e4 00       		.byte	0
 712 00e5 00       		.byte	0
 713 00e6 11       		.uleb128 0x11
 714 00e7 2E       		.uleb128 0x2e
 715 00e8 01       		.byte	0x1
ARM GAS  C:\Users\Calin\AppData\Local\Temp\ccgNK5Fm.s 			page 22


 716 00e9 3F       		.uleb128 0x3f
 717 00ea 19       		.uleb128 0x19
 718 00eb 03       		.uleb128 0x3
 719 00ec 0E       		.uleb128 0xe
 720 00ed 3A       		.uleb128 0x3a
 721 00ee 0B       		.uleb128 0xb
 722 00ef 3B       		.uleb128 0x3b
 723 00f0 0B       		.uleb128 0xb
 724 00f1 27       		.uleb128 0x27
 725 00f2 19       		.uleb128 0x19
 726 00f3 3C       		.uleb128 0x3c
 727 00f4 19       		.uleb128 0x19
 728 00f5 01       		.uleb128 0x1
 729 00f6 13       		.uleb128 0x13
 730 00f7 00       		.byte	0
 731 00f8 00       		.byte	0
 732 00f9 12       		.uleb128 0x12
 733 00fa 05       		.uleb128 0x5
 734 00fb 00       		.byte	0
 735 00fc 49       		.uleb128 0x49
 736 00fd 13       		.uleb128 0x13
 737 00fe 00       		.byte	0
 738 00ff 00       		.byte	0
 739 0100 13       		.uleb128 0x13
 740 0101 2E       		.uleb128 0x2e
 741 0102 01       		.byte	0x1
 742 0103 3F       		.uleb128 0x3f
 743 0104 19       		.uleb128 0x19
 744 0105 03       		.uleb128 0x3
 745 0106 0E       		.uleb128 0xe
 746 0107 3A       		.uleb128 0x3a
 747 0108 0B       		.uleb128 0xb
 748 0109 3B       		.uleb128 0x3b
 749 010a 0B       		.uleb128 0xb
 750 010b 27       		.uleb128 0x27
 751 010c 19       		.uleb128 0x19
 752 010d 49       		.uleb128 0x49
 753 010e 13       		.uleb128 0x13
 754 010f 3C       		.uleb128 0x3c
 755 0110 19       		.uleb128 0x19
 756 0111 00       		.byte	0
 757 0112 00       		.byte	0
 758 0113 00       		.byte	0
 759              		.section	.debug_loc,"",%progbits
 760              	.Ldebug_loc0:
 761              	.LLST0:
 762 0000 00000000 		.4byte	.LVL2
 763 0004 0A000000 		.4byte	.LVL5
 764 0008 0100     		.2byte	0x1
 765 000a 50       		.byte	0x50
 766 000b 0A000000 		.4byte	.LVL5
 767 000f 20000000 		.4byte	.LFE3
 768 0013 0400     		.2byte	0x4
 769 0015 F3       		.byte	0xf3
 770 0016 01       		.uleb128 0x1
 771 0017 50       		.byte	0x50
 772 0018 9F       		.byte	0x9f
ARM GAS  C:\Users\Calin\AppData\Local\Temp\ccgNK5Fm.s 			page 23


 773 0019 00000000 		.4byte	0
 774 001d 00000000 		.4byte	0
 775              	.LLST1:
 776 0021 04000000 		.4byte	.LVL3
 777 0025 08000000 		.4byte	.LVL4
 778 0029 0100     		.2byte	0x1
 779 002b 52       		.byte	0x52
 780 002c 08000000 		.4byte	.LVL4
 781 0030 12000000 		.4byte	.LVL6
 782 0034 0100     		.2byte	0x1
 783 0036 53       		.byte	0x53
 784 0037 12000000 		.4byte	.LVL6
 785 003b 20000000 		.4byte	.LFE3
 786 003f 0100     		.2byte	0x1
 787 0041 50       		.byte	0x50
 788 0042 00000000 		.4byte	0
 789 0046 00000000 		.4byte	0
 790              		.section	.debug_aranges,"",%progbits
 791 0000 34000000 		.4byte	0x34
 792 0004 0200     		.2byte	0x2
 793 0006 00000000 		.4byte	.Ldebug_info0
 794 000a 04       		.byte	0x4
 795 000b 00       		.byte	0
 796 000c 0000     		.2byte	0
 797 000e 0000     		.2byte	0
 798 0010 00000000 		.4byte	.LFB1
 799 0014 1C000000 		.4byte	.LFE1-.LFB1
 800 0018 00000000 		.4byte	.LFB2
 801 001c 34000000 		.4byte	.LFE2-.LFB2
 802 0020 00000000 		.4byte	.LFB3
 803 0024 20000000 		.4byte	.LFE3-.LFB3
 804 0028 00000000 		.4byte	.LFB0
 805 002c 9C000000 		.4byte	.LFE0-.LFB0
 806 0030 00000000 		.4byte	0
 807 0034 00000000 		.4byte	0
 808              		.section	.debug_ranges,"",%progbits
 809              	.Ldebug_ranges0:
 810 0000 00000000 		.4byte	.LFB1
 811 0004 1C000000 		.4byte	.LFE1
 812 0008 00000000 		.4byte	.LFB2
 813 000c 34000000 		.4byte	.LFE2
 814 0010 00000000 		.4byte	.LFB3
 815 0014 20000000 		.4byte	.LFE3
 816 0018 00000000 		.4byte	.LFB0
 817 001c 9C000000 		.4byte	.LFE0
 818 0020 00000000 		.4byte	0
 819 0024 00000000 		.4byte	0
 820              		.section	.debug_line,"",%progbits
 821              	.Ldebug_line0:
 822 0000 FB000000 		.section	.debug_str,"MS",%progbits,1
 822      02008D00 
 822      00000201 
 822      FB0E0D00 
 822      01010101 
 823              	.LASF14:
 824 0000 72656733 		.ascii	"reg32\000"
 824      3200
ARM GAS  C:\Users\Calin\AppData\Local\Temp\ccgNK5Fm.s 			page 24


 825              	.LASF29:
 826 0006 736C6176 		.ascii	"slaveSelect\000"
 826      6553656C 
 826      65637400 
 827              	.LASF24:
 828 0012 4379496E 		.ascii	"CyIntSetVector\000"
 828      74536574 
 828      56656374 
 828      6F7200
 829              	.LASF3:
 830 0021 73686F72 		.ascii	"short unsigned int\000"
 830      7420756E 
 830      7369676E 
 830      65642069 
 830      6E7400
 831              	.LASF21:
 832 0034 5350495F 		.ascii	"SPI_1_ss0_m_Write\000"
 832      315F7373 
 832      305F6D5F 
 832      57726974 
 832      6500
 833              	.LASF11:
 834 0046 666C6F61 		.ascii	"float\000"
 834      7400
 835              	.LASF17:
 836 004c 5350495F 		.ascii	"SPI_1_SpiStop\000"
 836      315F5370 
 836      6953746F 
 836      7000
 837              	.LASF1:
 838 005a 756E7369 		.ascii	"unsigned char\000"
 838      676E6564 
 838      20636861 
 838      7200
 839              	.LASF5:
 840 0068 6C6F6E67 		.ascii	"long unsigned int\000"
 840      20756E73 
 840      69676E65 
 840      6420696E 
 840      7400
 841              	.LASF9:
 842 007a 75696E74 		.ascii	"uint8\000"
 842      3800
 843              	.LASF18:
 844 0080 5350495F 		.ascii	"SPI_1_SpiSetActiveSlaveSelect\000"
 844      315F5370 
 844      69536574 
 844      41637469 
 844      7665536C 
 845              	.LASF12:
 846 009e 646F7562 		.ascii	"double\000"
 846      6C6500
 847              	.LASF28:
 848 00a5 5350495F 		.ascii	"SPI_1_SpiPostEnable\000"
 848      315F5370 
 848      69506F73 
 848      74456E61 
ARM GAS  C:\Users\Calin\AppData\Local\Temp\ccgNK5Fm.s 			page 25


 848      626C6500 
 849              	.LASF10:
 850 00b9 75696E74 		.ascii	"uint32\000"
 850      333200
 851              	.LASF8:
 852 00c0 756E7369 		.ascii	"unsigned int\000"
 852      676E6564 
 852      20696E74 
 852      00
 853              	.LASF27:
 854 00cd 433A5C55 		.ascii	"C:\\Users\\Calin\\Documents\\PSoC Creator\\PSU\\Ben"
 854      73657273 
 854      5C43616C 
 854      696E5C44 
 854      6F63756D 
 855 00fa 6368746F 		.ascii	"chtop PSU.cydsn\000"
 855      70205053 
 855      552E6379 
 855      64736E00 
 856              	.LASF7:
 857 010a 6C6F6E67 		.ascii	"long long unsigned int\000"
 857      206C6F6E 
 857      6720756E 
 857      7369676E 
 857      65642069 
 858              	.LASF23:
 859 0121 4379496E 		.ascii	"CyIntSetPriority\000"
 859      74536574 
 859      5072696F 
 859      72697479 
 859      00
 860              	.LASF15:
 861 0132 63796973 		.ascii	"cyisraddress\000"
 861      72616464 
 861      72657373 
 861      00
 862              	.LASF16:
 863 013f 73697A65 		.ascii	"sizetype\000"
 863      74797065 
 863      00
 864              	.LASF6:
 865 0148 6C6F6E67 		.ascii	"long long int\000"
 865      206C6F6E 
 865      6720696E 
 865      7400
 866              	.LASF13:
 867 0156 63686172 		.ascii	"char\000"
 867      00
 868              	.LASF30:
 869 015b 73706943 		.ascii	"spiCtrl\000"
 869      74726C00 
 870              	.LASF25:
 871 0163 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 871      4320342E 
 871      392E3320 
 871      32303135 
 871      30333033 
ARM GAS  C:\Users\Calin\AppData\Local\Temp\ccgNK5Fm.s 			page 26


 872 0196 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m0 -mthumb -g -O"
 872      20726576 
 872      6973696F 
 872      6E203232 
 872      31323230 
 873 01c9 67202D66 		.ascii	"g -ffunction-sections -ffat-lto-objects\000"
 873      66756E63 
 873      74696F6E 
 873      2D736563 
 873      74696F6E 
 874              	.LASF22:
 875 01f1 4379496E 		.ascii	"CyIntDisable\000"
 875      74446973 
 875      61626C65 
 875      00
 876              	.LASF2:
 877 01fe 73686F72 		.ascii	"short int\000"
 877      7420696E 
 877      7400
 878              	.LASF4:
 879 0208 6C6F6E67 		.ascii	"long int\000"
 879      20696E74 
 879      00
 880              	.LASF20:
 881 0211 5350495F 		.ascii	"SPI_1_sclk_m_Write\000"
 881      315F7363 
 881      6C6B5F6D 
 881      5F577269 
 881      746500
 882              	.LASF0:
 883 0224 7369676E 		.ascii	"signed char\000"
 883      65642063 
 883      68617200 
 884              	.LASF19:
 885 0230 5350495F 		.ascii	"SPI_1_SpiInit\000"
 885      315F5370 
 885      69496E69 
 885      7400
 886              	.LASF26:
 887 023e 2E5C4765 		.ascii	".\\Generated_Source\\PSoC4\\SPI_1_SPI.c\000"
 887      6E657261 
 887      7465645F 
 887      536F7572 
 887      63655C50 
 888              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
