<stg><name>decoder_bit_Block_.split148_proc3</name>


<trans_list>

<trans id="436" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp><and_exp><literal name="t_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="3" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="7" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:0 %best_branch_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="best_branch_loc"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %y0300, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %y1301, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:3 %temp_trellis_metric = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_trellis_metric"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="33" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:4 %temp_trellis_survivor_V_addr = getelementptr i33 %temp_trellis_survivor_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="temp_trellis_survivor_V_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="33" op_1_bw="6">
<![CDATA[
newFuncRoot:5 %store_ln315 = store i33 0, i6 %temp_trellis_survivor_V_addr

]]></Node>
<StgValue><ssdm name="store_ln315"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1">
<![CDATA[
newFuncRoot:6 %t_load = load i1 %t

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln135 = br i1 %t_load, void %.preheader17.preheader, void %.split220

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="32">
<![CDATA[
.preheader17.preheader:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader17.preheader:1 %store_ln136 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
.preheader17.preheader:2 %br_ln136 = br void %.preheader17

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader17:0 %i_5 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="7">
<![CDATA[
.preheader17:1 %zext_ln136 = zext i7 %i_5

]]></Node>
<StgValue><ssdm name="zext_ln136"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader17:2 %icmp_ln136 = icmp_eq  i7 %i_5, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln136"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader17:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader17:4 %add_ln136 = add i7 %i_5, i7 1

]]></Node>
<StgValue><ssdm name="add_ln136"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader17:5 %br_ln136 = br i1 %icmp_ln136, void, void

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %specloopname_ln137 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln137"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="2" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %tmp = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %i_5, i32 5, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %icmp_ln137 = icmp_eq  i2 %tmp, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln137"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="7">
<![CDATA[
:3 %trunc_ln147 = trunc i7 %i_5

]]></Node>
<StgValue><ssdm name="trunc_ln147"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="7">
<![CDATA[
:4 %trunc_ln147_1 = trunc i7 %i_5

]]></Node>
<StgValue><ssdm name="trunc_ln147_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
:5 %ns_0 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln147_1, i1 0

]]></Node>
<StgValue><ssdm name="ns_0"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="6">
<![CDATA[
:6 %zext_ln152 = zext i6 %ns_0

]]></Node>
<StgValue><ssdm name="zext_ln152"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:7 %ns_1 = or i6 %ns_0, i6 1

]]></Node>
<StgValue><ssdm name="ns_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="6">
<![CDATA[
:8 %zext_ln148 = zext i6 %ns_1

]]></Node>
<StgValue><ssdm name="zext_ln148"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:9 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %i_5, i32 1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:10 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %i_5, i32 2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:11 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %i_5, i32 4

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:12 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %i_5, i32 5

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13 %xor_ln153 = xor i1 %trunc_ln147, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="xor_ln153"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14 %xor_ln153_1 = xor i1 %tmp_2, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="xor_ln153_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15 %xor_ln153_2 = xor i1 %xor_ln153_1, i1 %xor_ln153

]]></Node>
<StgValue><ssdm name="xor_ln153_2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16 %xor_ln152 = xor i1 %tmp_2, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="xor_ln152"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17 %xor_ln152_1 = xor i1 %tmp_4, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="xor_ln152_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18 %xor_ln152_2 = xor i1 %xor_ln152_1, i1 %xor_ln152

]]></Node>
<StgValue><ssdm name="xor_ln152_2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:19 %xor_ln148 = xor i1 %tmp_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln148"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:20 %xor_ln148_1 = xor i1 %xor_ln153_1, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="xor_ln148_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:21 %xor_ln148_2 = xor i1 %xor_ln148_1, i1 %xor_ln148

]]></Node>
<StgValue><ssdm name="xor_ln148_2"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:22 %xor_ln149 = xor i1 %tmp_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln149"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:23 %xor_ln149_1 = xor i1 %trunc_ln147, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="xor_ln149_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:24 %xor_ln149_2 = xor i1 %xor_ln149_1, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="xor_ln149_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:25 %xor_ln149_3 = xor i1 %xor_ln149_2, i1 %xor_ln149

]]></Node>
<StgValue><ssdm name="xor_ln149_3"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:26 %br_ln137 = br i1 %icmp_ln137, void, void

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %trellis_table_1_0_addr = getelementptr i1 %trellis_table_1_0, i64 0, i64 %zext_ln148

]]></Node>
<StgValue><ssdm name="trellis_table_1_0_addr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="6">
<![CDATA[
:1 %store_ln148 = store i1 %xor_ln148_2, i6 %trellis_table_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %trellis_table_1_1_addr = getelementptr i1 %trellis_table_1_1, i64 0, i64 %zext_ln148

]]></Node>
<StgValue><ssdm name="trellis_table_1_1_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="6">
<![CDATA[
:3 %store_ln149 = store i1 %xor_ln149_3, i6 %trellis_table_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %trellis_table_1_0_addr_1 = getelementptr i1 %trellis_table_1_0, i64 0, i64 %zext_ln152

]]></Node>
<StgValue><ssdm name="trellis_table_1_0_addr_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="6">
<![CDATA[
:5 %store_ln152 = store i1 %xor_ln152_2, i6 %trellis_table_1_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %trellis_table_1_1_addr_1 = getelementptr i1 %trellis_table_1_1, i64 0, i64 %zext_ln152

]]></Node>
<StgValue><ssdm name="trellis_table_1_1_addr_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="6">
<![CDATA[
:7 %store_ln153 = store i1 %xor_ln153_2, i6 %trellis_table_1_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %trellis_table_0_0_addr = getelementptr i1 %trellis_table_0_0, i64 0, i64 %zext_ln148

]]></Node>
<StgValue><ssdm name="trellis_table_0_0_addr"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="6">
<![CDATA[
:1 %store_ln139 = store i1 %xor_ln148_2, i6 %trellis_table_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %trellis_table_0_1_addr = getelementptr i1 %trellis_table_0_1, i64 0, i64 %zext_ln148

]]></Node>
<StgValue><ssdm name="trellis_table_0_1_addr"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="6">
<![CDATA[
:3 %store_ln140 = store i1 %xor_ln149_3, i6 %trellis_table_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %trellis_table_0_0_addr_1 = getelementptr i1 %trellis_table_0_0, i64 0, i64 %zext_ln152

]]></Node>
<StgValue><ssdm name="trellis_table_0_0_addr_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="1" op_1_bw="6">
<![CDATA[
:5 %store_ln143 = store i1 %xor_ln152_2, i6 %trellis_table_0_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %trellis_table_0_1_addr_1 = getelementptr i1 %trellis_table_0_1, i64 0, i64 %zext_ln152

]]></Node>
<StgValue><ssdm name="trellis_table_0_1_addr_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="6">
<![CDATA[
:7 %store_ln144 = store i1 %xor_ln153_2, i6 %trellis_table_0_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln146 = br void

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %trellis_metric_addr = getelementptr i32 %trellis_metric, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="trellis_metric_addr"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:1 %store_ln156 = store i32 500, i6 %trellis_metric_addr

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
:2 %store_ln136 = store i7 %add_ln136, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln136 = br void %.preheader17

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %store_ln158 = store i32 0, i32 0

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
:1 %store_ln159 = store i1 1, i1 %t

]]></Node>
<StgValue><ssdm name="store_ln159"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
<literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln160 = br void %.split220

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp><and_exp><literal name="t_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="7" op_0_bw="32">
<![CDATA[
.split220:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp><and_exp><literal name="t_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split220:1 %tmp_9 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %y0300

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp><and_exp><literal name="t_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split220:2 %tmp_10 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %y1301

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp><and_exp><literal name="t_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split220:3 %store_ln166 = store i7 0, i7 %i_1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp><and_exp><literal name="t_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
.split220:4 %br_ln166 = br void

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:0 %normal_flag = phi i1 %normal_flag_1, void, i1 0, void %.split220

]]></Node>
<StgValue><ssdm name="normal_flag"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:1 %i_6 = load i7 %i_1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="7">
<![CDATA[
:2 %zext_ln130 = zext i7 %i_6

]]></Node>
<StgValue><ssdm name="zext_ln130"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %icmp_ln166 = icmp_eq  i7 %i_6, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln166"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5 %add_ln166 = add i7 %i_6, i7 1

]]></Node>
<StgValue><ssdm name="add_ln166"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln166 = br i1 %icmp_ln166, void %_ifconv, void %.split221

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="6" op_0_bw="7">
<![CDATA[
_ifconv:1 %empty_26 = trunc i7 %i_6

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2 %trellis_table_0_0_addr_2 = getelementptr i1 %trellis_table_0_0, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="trellis_table_0_0_addr_2"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="6">
<![CDATA[
_ifconv:3 %trellis_table_0_0_load = load i6 %trellis_table_0_0_addr_2

]]></Node>
<StgValue><ssdm name="trellis_table_0_0_load"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4 %trellis_table_0_1_addr_2 = getelementptr i1 %trellis_table_0_1, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="trellis_table_0_1_addr_2"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="6">
<![CDATA[
_ifconv:5 %trellis_table_0_1_load = load i6 %trellis_table_0_1_addr_2

]]></Node>
<StgValue><ssdm name="trellis_table_0_1_load"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:6 %trellis_table_1_0_addr_2 = getelementptr i1 %trellis_table_1_0, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="trellis_table_1_0_addr_2"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="6">
<![CDATA[
_ifconv:7 %trellis_table_1_0_load = load i6 %trellis_table_1_0_addr_2

]]></Node>
<StgValue><ssdm name="trellis_table_1_0_load"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:8 %trellis_table_1_1_addr_2 = getelementptr i1 %trellis_table_1_1, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="trellis_table_1_1_addr_2"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="6">
<![CDATA[
_ifconv:9 %trellis_table_1_1_load = load i6 %trellis_table_1_1_addr_2

]]></Node>
<StgValue><ssdm name="trellis_table_1_1_load"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="7">
<![CDATA[
_ifconv:18 %empty_27 = trunc i7 %i_6

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="7" op_0_bw="6">
<![CDATA[
_ifconv:19 %zext_ln168_1 = zext i6 %empty_26

]]></Node>
<StgValue><ssdm name="zext_ln168_1"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:20 %add_ln168 = add i7 %zext_ln168_1, i7 127

]]></Node>
<StgValue><ssdm name="add_ln168"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
_ifconv:21 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add_ln168, i32 6

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:22 %sub_ln168 = sub i7 1, i7 %zext_ln168_1

]]></Node>
<StgValue><ssdm name="sub_ln168"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:23 %trunc_ln168_1 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %sub_ln168, i32 1, i32 6

]]></Node>
<StgValue><ssdm name="trunc_ln168_1"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:24 %sub_ln168_1 = sub i6 0, i6 %trunc_ln168_1

]]></Node>
<StgValue><ssdm name="sub_ln168_1"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:25 %trunc_ln168_2 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %add_ln168, i32 1, i32 6

]]></Node>
<StgValue><ssdm name="trunc_ln168_2"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:26 %select_ln168 = select i1 %tmp_8, i6 %sub_ln168_1, i6 %trunc_ln168_2

]]></Node>
<StgValue><ssdm name="select_ln168"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:27 %xor_ln170_2 = xor i6 %select_ln168, i6 32

]]></Node>
<StgValue><ssdm name="xor_ln170_2"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:28 %div185_udiv = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i_6, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="div185_udiv"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="5">
<![CDATA[
_ifconv:29 %div185_udiv_cast = zext i5 %div185_udiv

]]></Node>
<StgValue><ssdm name="div185_udiv_cast"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
_ifconv:30 %or_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %div185_udiv

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:31 %p_pn_v = select i1 %empty_27, i6 %xor_ln170_2, i6 %or_ln

]]></Node>
<StgValue><ssdm name="p_pn_v"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="6">
<![CDATA[
_ifconv:32 %p_pn = zext i6 %p_pn_v

]]></Node>
<StgValue><ssdm name="p_pn"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:33 %trellis_metric_addr_1 = getelementptr i32 %trellis_metric, i64 0, i64 %p_pn

]]></Node>
<StgValue><ssdm name="trellis_metric_addr_1"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:34 %trellis_metric_load = load i6 %trellis_metric_addr_1

]]></Node>
<StgValue><ssdm name="trellis_metric_load"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:35 %p_pn13_v = select i1 %empty_27, i6 %select_ln168, i6 %div185_udiv_cast

]]></Node>
<StgValue><ssdm name="p_pn13_v"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="6">
<![CDATA[
_ifconv:36 %p_pn13 = zext i6 %p_pn13_v

]]></Node>
<StgValue><ssdm name="p_pn13"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:37 %trellis_metric_addr_2 = getelementptr i32 %trellis_metric, i64 0, i64 %p_pn13

]]></Node>
<StgValue><ssdm name="trellis_metric_addr_2"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:38 %trellis_metric_load_1 = load i6 %trellis_metric_addr_2

]]></Node>
<StgValue><ssdm name="trellis_metric_load_1"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:46 %temp_trellis_metric_addr_1 = getelementptr i32 %temp_trellis_metric, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="temp_trellis_metric_addr_1"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="6" op_0_bw="33" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:47 %temp_trellis_survivor_V_addr_1 = getelementptr i33 %temp_trellis_survivor_V, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="temp_trellis_survivor_V_addr_1"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split221:0 %temp_trellis_metric_addr = getelementptr i32 %temp_trellis_metric, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="temp_trellis_metric_addr"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="6">
<![CDATA[
.split221:1 %best_metric = load i6 %temp_trellis_metric_addr

]]></Node>
<StgValue><ssdm name="best_metric"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="6">
<![CDATA[
_ifconv:3 %trellis_table_0_0_load = load i6 %trellis_table_0_0_addr_2

]]></Node>
<StgValue><ssdm name="trellis_table_0_0_load"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="6">
<![CDATA[
_ifconv:5 %trellis_table_0_1_load = load i6 %trellis_table_0_1_addr_2

]]></Node>
<StgValue><ssdm name="trellis_table_0_1_load"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="6">
<![CDATA[
_ifconv:7 %trellis_table_1_0_load = load i6 %trellis_table_1_0_addr_2

]]></Node>
<StgValue><ssdm name="trellis_table_1_0_load"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="6">
<![CDATA[
_ifconv:9 %trellis_table_1_1_load = load i6 %trellis_table_1_1_addr_2

]]></Node>
<StgValue><ssdm name="trellis_table_1_1_load"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:10 %xor_ln168 = xor i1 %tmp_9, i1 %trellis_table_0_0_load

]]></Node>
<StgValue><ssdm name="xor_ln168"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:11 %zext_ln168 = zext i1 %xor_ln168

]]></Node>
<StgValue><ssdm name="zext_ln168"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:12 %xor_ln168_1 = xor i1 %tmp_10, i1 %trellis_table_0_1_load

]]></Node>
<StgValue><ssdm name="xor_ln168_1"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:13 %zext_ln170 = zext i1 %xor_ln168_1

]]></Node>
<StgValue><ssdm name="zext_ln170"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:14 %xor_ln170 = xor i1 %tmp_9, i1 %trellis_table_1_0_load

]]></Node>
<StgValue><ssdm name="xor_ln170"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:15 %zext_ln170_1 = zext i1 %xor_ln170

]]></Node>
<StgValue><ssdm name="zext_ln170_1"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:16 %xor_ln170_1 = xor i1 %tmp_10, i1 %trellis_table_1_1_load

]]></Node>
<StgValue><ssdm name="xor_ln170_1"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:17 %zext_ln167 = zext i1 %xor_ln170_1

]]></Node>
<StgValue><ssdm name="zext_ln167"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:34 %trellis_metric_load = load i6 %trellis_metric_addr_1

]]></Node>
<StgValue><ssdm name="trellis_metric_load"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:38 %trellis_metric_load_1 = load i6 %trellis_metric_addr_2

]]></Node>
<StgValue><ssdm name="trellis_metric_load_1"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:39 %add_ln173 = add i2 %zext_ln170, i2 %zext_ln168

]]></Node>
<StgValue><ssdm name="add_ln173"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="2">
<![CDATA[
_ifconv:40 %zext_ln126 = zext i2 %add_ln173

]]></Node>
<StgValue><ssdm name="zext_ln126"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:41 %up = add i32 %trellis_metric_load_1, i32 %zext_ln126

]]></Node>
<StgValue><ssdm name="up"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:42 %add_ln174 = add i2 %zext_ln167, i2 %zext_ln170_1

]]></Node>
<StgValue><ssdm name="add_ln174"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="2">
<![CDATA[
_ifconv:43 %zext_ln126_1 = zext i2 %add_ln174

]]></Node>
<StgValue><ssdm name="zext_ln126_1"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44 %down = add i32 %trellis_metric_load, i32 %zext_ln126_1

]]></Node>
<StgValue><ssdm name="down"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:45 %icmp_ln177 = icmp_sgt  i32 %up, i32 %down

]]></Node>
<StgValue><ssdm name="icmp_ln177"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0" op_64_bw="6" op_65_bw="0" op_66_bw="6" op_67_bw="0" op_68_bw="6" op_69_bw="0" op_70_bw="6" op_71_bw="0" op_72_bw="6" op_73_bw="0" op_74_bw="6" op_75_bw="0" op_76_bw="6" op_77_bw="0" op_78_bw="6" op_79_bw="0" op_80_bw="6" op_81_bw="0" op_82_bw="6" op_83_bw="0" op_84_bw="6" op_85_bw="0" op_86_bw="6" op_87_bw="0" op_88_bw="6" op_89_bw="0" op_90_bw="6" op_91_bw="0" op_92_bw="6" op_93_bw="0" op_94_bw="6" op_95_bw="0" op_96_bw="6" op_97_bw="0" op_98_bw="6" op_99_bw="0" op_100_bw="6" op_101_bw="0" op_102_bw="6" op_103_bw="0" op_104_bw="6" op_105_bw="0" op_106_bw="6" op_107_bw="0" op_108_bw="6" op_109_bw="0" op_110_bw="6" op_111_bw="0" op_112_bw="6" op_113_bw="0" op_114_bw="6" op_115_bw="0" op_116_bw="6" op_117_bw="0" op_118_bw="6" op_119_bw="0" op_120_bw="6" op_121_bw="0" op_122_bw="6" op_123_bw="0" op_124_bw="6" op_125_bw="0" op_126_bw="6" op_127_bw="0">
<![CDATA[
_ifconv:48 %switch_ln129 = switch i6 %empty_26, void %case63.i.i, i6 0, void %case0.i.i, i6 1, void %case1.i.i, i6 2, void %case2.i.i, i6 3, void %case3.i.i, i6 4, void %case4.i.i, i6 5, void %case5.i.i, i6 6, void %case6.i.i, i6 7, void %case7.i.i, i6 8, void %case8.i.i, i6 9, void %case9.i.i, i6 10, void %case10.i.i, i6 11, void %case11.i.i, i6 12, void %case12.i.i, i6 13, void %case13.i.i, i6 14, void %case14.i.i, i6 15, void %case15.i.i, i6 16, void %case16.i.i, i6 17, void %case17.i.i, i6 18, void %case18.i.i, i6 19, void %case19.i.i, i6 20, void %case20.i.i, i6 21, void %case21.i.i, i6 22, void %case22.i.i, i6 23, void %case23.i.i, i6 24, void %case24.i.i, i6 25, void %case25.i.i, i6 26, void %case26.i.i, i6 27, void %case27.i.i, i6 28, void %case28.i.i, i6 29, void %case29.i.i, i6 30, void %case30.i.i, i6 31, void %case31.i.i, i6 32, void %case32.i.i, i6 33, void %case33.i.i, i6 34, void %case34.i.i, i6 35, void %case35.i.i, i6 36, void %case36.i.i, i6 37, void %case37.i.i, i6 38, void %case38.i.i, i6 39, void %case39.i.i, i6 40, void %case40.i.i, i6 41, void %case41.i.i, i6 42, void %case42.i.i, i6 43, void %case43.i.i, i6 44, void %case44.i.i, i6 45, void %case45.i.i, i6 46, void %case46.i.i, i6 47, void %case47.i.i, i6 48, void %case48.i.i, i6 49, void %case49.i.i, i6 50, void %case50.i.i, i6 51, void %case51.i.i, i6 52, void %case52.i.i, i6 53, void %case53.i.i, i6 54, void %case54.i.i, i6 55, void %case55.i.i, i6 56, void %case56.i.i, i6 57, void %case57.i.i, i6 58, void %case58.i.i, i6 59, void %case59.i.i, i6 60, void %case60.i.i, i6 61, void %case61.i.i, i6 62, void %case62.i.i

]]></Node>
<StgValue><ssdm name="switch_ln129"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32">
<![CDATA[
case62.i.i:0 %trellis_survivor_V_62_load = load i32 %trellis_survivor_V_62

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_62_load"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
case62.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32">
<![CDATA[
case61.i.i:0 %trellis_survivor_V_61_load = load i32 %trellis_survivor_V_61

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_61_load"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
case61.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
case60.i.i:0 %trellis_survivor_V_60_load = load i32 %trellis_survivor_V_60

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_60_load"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
case60.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32">
<![CDATA[
case59.i.i:0 %trellis_survivor_V_59_load = load i32 %trellis_survivor_V_59

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_59_load"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
case59.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32">
<![CDATA[
case58.i.i:0 %trellis_survivor_V_58_load = load i32 %trellis_survivor_V_58

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_58_load"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
case58.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32">
<![CDATA[
case57.i.i:0 %trellis_survivor_V_57_load = load i32 %trellis_survivor_V_57

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_57_load"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
case57.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32">
<![CDATA[
case56.i.i:0 %trellis_survivor_V_56_load = load i32 %trellis_survivor_V_56

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_56_load"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
case56.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32">
<![CDATA[
case55.i.i:0 %trellis_survivor_V_55_load = load i32 %trellis_survivor_V_55

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_55_load"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
case55.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32">
<![CDATA[
case54.i.i:0 %trellis_survivor_V_54_load = load i32 %trellis_survivor_V_54

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_54_load"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
case54.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32">
<![CDATA[
case53.i.i:0 %trellis_survivor_V_53_load = load i32 %trellis_survivor_V_53

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_53_load"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
case53.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32">
<![CDATA[
case52.i.i:0 %trellis_survivor_V_52_load = load i32 %trellis_survivor_V_52

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_52_load"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
case52.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32">
<![CDATA[
case51.i.i:0 %trellis_survivor_V_51_load = load i32 %trellis_survivor_V_51

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_51_load"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
case51.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32">
<![CDATA[
case50.i.i:0 %trellis_survivor_V_50_load = load i32 %trellis_survivor_V_50

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_50_load"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
case50.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32">
<![CDATA[
case49.i.i:0 %trellis_survivor_V_49_load = load i32 %trellis_survivor_V_49

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_49_load"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
case49.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32">
<![CDATA[
case48.i.i:0 %trellis_survivor_V_48_load = load i32 %trellis_survivor_V_48

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_48_load"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
case48.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32">
<![CDATA[
case47.i.i:0 %trellis_survivor_V_47_load = load i32 %trellis_survivor_V_47

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_47_load"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
case47.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32">
<![CDATA[
case46.i.i:0 %trellis_survivor_V_46_load = load i32 %trellis_survivor_V_46

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_46_load"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
case46.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32">
<![CDATA[
case45.i.i:0 %trellis_survivor_V_45_load = load i32 %trellis_survivor_V_45

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_45_load"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
case45.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32">
<![CDATA[
case44.i.i:0 %trellis_survivor_V_44_load = load i32 %trellis_survivor_V_44

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_44_load"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
case44.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32">
<![CDATA[
case43.i.i:0 %trellis_survivor_V_43_load = load i32 %trellis_survivor_V_43

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_43_load"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
case43.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32">
<![CDATA[
case42.i.i:0 %trellis_survivor_V_42_load = load i32 %trellis_survivor_V_42

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_42_load"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
case42.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32">
<![CDATA[
case41.i.i:0 %trellis_survivor_V_41_load = load i32 %trellis_survivor_V_41

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_41_load"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
case41.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32">
<![CDATA[
case40.i.i:0 %trellis_survivor_V_40_load = load i32 %trellis_survivor_V_40

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_40_load"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
case40.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32">
<![CDATA[
case39.i.i:0 %trellis_survivor_V_39_load = load i32 %trellis_survivor_V_39

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_39_load"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
case39.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32">
<![CDATA[
case38.i.i:0 %trellis_survivor_V_38_load = load i32 %trellis_survivor_V_38

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_38_load"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
case38.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32">
<![CDATA[
case37.i.i:0 %trellis_survivor_V_37_load = load i32 %trellis_survivor_V_37

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_37_load"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
case37.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32">
<![CDATA[
case36.i.i:0 %trellis_survivor_V_36_load = load i32 %trellis_survivor_V_36

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_36_load"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
case36.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32">
<![CDATA[
case35.i.i:0 %trellis_survivor_V_35_load = load i32 %trellis_survivor_V_35

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_35_load"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
case35.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32">
<![CDATA[
case34.i.i:0 %trellis_survivor_V_34_load = load i32 %trellis_survivor_V_34

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_34_load"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
case34.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32">
<![CDATA[
case33.i.i:0 %trellis_survivor_V_33_load = load i32 %trellis_survivor_V_33

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_33_load"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
case33.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32">
<![CDATA[
case32.i.i:0 %trellis_survivor_V_32_load = load i32 %trellis_survivor_V_32

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_32_load"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
case32.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32">
<![CDATA[
case31.i.i:0 %trellis_survivor_V_31_load = load i32 %trellis_survivor_V_31

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_31_load"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
case31.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32">
<![CDATA[
case30.i.i:0 %trellis_survivor_V_30_load = load i32 %trellis_survivor_V_30

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_30_load"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
case30.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32">
<![CDATA[
case29.i.i:0 %trellis_survivor_V_29_load = load i32 %trellis_survivor_V_29

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_29_load"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
case29.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32">
<![CDATA[
case28.i.i:0 %trellis_survivor_V_28_load = load i32 %trellis_survivor_V_28

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_28_load"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
case28.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32">
<![CDATA[
case27.i.i:0 %trellis_survivor_V_27_load = load i32 %trellis_survivor_V_27

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_27_load"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
case27.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32">
<![CDATA[
case26.i.i:0 %trellis_survivor_V_26_load = load i32 %trellis_survivor_V_26

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_26_load"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
case26.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32">
<![CDATA[
case25.i.i:0 %trellis_survivor_V_25_load = load i32 %trellis_survivor_V_25

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_25_load"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
case25.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32">
<![CDATA[
case24.i.i:0 %trellis_survivor_V_24_load = load i32 %trellis_survivor_V_24

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_24_load"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
case24.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32">
<![CDATA[
case23.i.i:0 %trellis_survivor_V_23_load = load i32 %trellis_survivor_V_23

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_23_load"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
case23.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32">
<![CDATA[
case22.i.i:0 %trellis_survivor_V_22_load = load i32 %trellis_survivor_V_22

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_22_load"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
case22.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32">
<![CDATA[
case21.i.i:0 %trellis_survivor_V_21_load = load i32 %trellis_survivor_V_21

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_21_load"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
case21.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32">
<![CDATA[
case20.i.i:0 %trellis_survivor_V_20_load = load i32 %trellis_survivor_V_20

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_20_load"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
case20.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32">
<![CDATA[
case19.i.i:0 %trellis_survivor_V_19_load = load i32 %trellis_survivor_V_19

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_19_load"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
case19.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32">
<![CDATA[
case18.i.i:0 %trellis_survivor_V_18_load = load i32 %trellis_survivor_V_18

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_18_load"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
case18.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32">
<![CDATA[
case17.i.i:0 %trellis_survivor_V_17_load = load i32 %trellis_survivor_V_17

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_17_load"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
case17.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32">
<![CDATA[
case16.i.i:0 %trellis_survivor_V_16_load = load i32 %trellis_survivor_V_16

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_16_load"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0">
<![CDATA[
case16.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32">
<![CDATA[
case15.i.i:0 %trellis_survivor_V_15_load = load i32 %trellis_survivor_V_15

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_15_load"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
case15.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32">
<![CDATA[
case14.i.i:0 %trellis_survivor_V_14_load = load i32 %trellis_survivor_V_14

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_14_load"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
case14.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32">
<![CDATA[
case13.i.i:0 %trellis_survivor_V_13_load = load i32 %trellis_survivor_V_13

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_13_load"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
case13.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32">
<![CDATA[
case12.i.i:0 %trellis_survivor_V_12_load = load i32 %trellis_survivor_V_12

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_12_load"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
case12.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32">
<![CDATA[
case11.i.i:0 %trellis_survivor_V_11_load = load i32 %trellis_survivor_V_11

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_11_load"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
case11.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32">
<![CDATA[
case10.i.i:0 %trellis_survivor_V_10_load = load i32 %trellis_survivor_V_10

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_10_load"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
case10.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32">
<![CDATA[
case9.i.i:0 %trellis_survivor_V_9_load = load i32 %trellis_survivor_V_9

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_9_load"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
case9.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32">
<![CDATA[
case8.i.i:0 %trellis_survivor_V_8_load = load i32 %trellis_survivor_V_8

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_8_load"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
case8.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32">
<![CDATA[
case7.i.i:0 %trellis_survivor_V_7_load = load i32 %trellis_survivor_V_7

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_7_load"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
case7.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32">
<![CDATA[
case6.i.i:0 %trellis_survivor_V_6_load = load i32 %trellis_survivor_V_6

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_6_load"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
case6.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32">
<![CDATA[
case5.i.i:0 %trellis_survivor_V_5_load = load i32 %trellis_survivor_V_5

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_5_load"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0">
<![CDATA[
case5.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32">
<![CDATA[
case4.i.i:0 %trellis_survivor_V_4_load = load i32 %trellis_survivor_V_4

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_4_load"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
case4.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32">
<![CDATA[
case3.i.i:0 %trellis_survivor_V_3_load = load i32 %trellis_survivor_V_3

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_3_load"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
case3.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32">
<![CDATA[
case2.i.i:0 %trellis_survivor_V_2_load = load i32 %trellis_survivor_V_2

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_2_load"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
case2.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32">
<![CDATA[
case1.i.i:0 %trellis_survivor_V_1_load = load i32 %trellis_survivor_V_1

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_1_load"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
case1.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32">
<![CDATA[
case0.i.i:0 %trellis_survivor_V_0_load = load i32 %trellis_survivor_V_0

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_0_load"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
case0.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32">
<![CDATA[
case63.i.i:0 %trellis_survivor_V_63_load = load i32 %trellis_survivor_V_63

]]></Node>
<StgValue><ssdm name="trellis_survivor_V_63_load"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
case63.i.i:1 %br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0">
<![CDATA[
aesl_mux_load.64i33P0A.i6.exit:0 %UnifiedRetVal_i_i = phi i32 %trellis_survivor_V_0_load, void %case0.i.i, i32 %trellis_survivor_V_1_load, void %case1.i.i, i32 %trellis_survivor_V_2_load, void %case2.i.i, i32 %trellis_survivor_V_3_load, void %case3.i.i, i32 %trellis_survivor_V_4_load, void %case4.i.i, i32 %trellis_survivor_V_5_load, void %case5.i.i, i32 %trellis_survivor_V_6_load, void %case6.i.i, i32 %trellis_survivor_V_7_load, void %case7.i.i, i32 %trellis_survivor_V_8_load, void %case8.i.i, i32 %trellis_survivor_V_9_load, void %case9.i.i, i32 %trellis_survivor_V_10_load, void %case10.i.i, i32 %trellis_survivor_V_11_load, void %case11.i.i, i32 %trellis_survivor_V_12_load, void %case12.i.i, i32 %trellis_survivor_V_13_load, void %case13.i.i, i32 %trellis_survivor_V_14_load, void %case14.i.i, i32 %trellis_survivor_V_15_load, void %case15.i.i, i32 %trellis_survivor_V_16_load, void %case16.i.i, i32 %trellis_survivor_V_17_load, void %case17.i.i, i32 %trellis_survivor_V_18_load, void %case18.i.i, i32 %trellis_survivor_V_19_load, void %case19.i.i, i32 %trellis_survivor_V_20_load, void %case20.i.i, i32 %trellis_survivor_V_21_load, void %case21.i.i, i32 %trellis_survivor_V_22_load, void %case22.i.i, i32 %trellis_survivor_V_23_load, void %case23.i.i, i32 %trellis_survivor_V_24_load, void %case24.i.i, i32 %trellis_survivor_V_25_load, void %case25.i.i, i32 %trellis_survivor_V_26_load, void %case26.i.i, i32 %trellis_survivor_V_27_load, void %case27.i.i, i32 %trellis_survivor_V_28_load, void %case28.i.i, i32 %trellis_survivor_V_29_load, void %case29.i.i, i32 %trellis_survivor_V_30_load, void %case30.i.i, i32 %trellis_survivor_V_31_load, void %case31.i.i, i32 %trellis_survivor_V_32_load, void %case32.i.i, i32 %trellis_survivor_V_33_load, void %case33.i.i, i32 %trellis_survivor_V_34_load, void %case34.i.i, i32 %trellis_survivor_V_35_load, void %case35.i.i, i32 %trellis_survivor_V_36_load, void %case36.i.i, i32 %trellis_survivor_V_37_load, void %case37.i.i, i32 %trellis_survivor_V_38_load, void %case38.i.i, i32 %trellis_survivor_V_39_load, void %case39.i.i, i32 %trellis_survivor_V_40_load, void %case40.i.i, i32 %trellis_survivor_V_41_load, void %case41.i.i, i32 %trellis_survivor_V_42_load, void %case42.i.i, i32 %trellis_survivor_V_43_load, void %case43.i.i, i32 %trellis_survivor_V_44_load, void %case44.i.i, i32 %trellis_survivor_V_45_load, void %case45.i.i, i32 %trellis_survivor_V_46_load, void %case46.i.i, i32 %trellis_survivor_V_47_load, void %case47.i.i, i32 %trellis_survivor_V_48_load, void %case48.i.i, i32 %trellis_survivor_V_49_load, void %case49.i.i, i32 %trellis_survivor_V_50_load, void %case50.i.i, i32 %trellis_survivor_V_51_load, void %case51.i.i, i32 %trellis_survivor_V_52_load, void %case52.i.i, i32 %trellis_survivor_V_53_load, void %case53.i.i, i32 %trellis_survivor_V_54_load, void %case54.i.i, i32 %trellis_survivor_V_55_load, void %case55.i.i, i32 %trellis_survivor_V_56_load, void %case56.i.i, i32 %trellis_survivor_V_57_load, void %case57.i.i, i32 %trellis_survivor_V_58_load, void %case58.i.i, i32 %trellis_survivor_V_59_load, void %case59.i.i, i32 %trellis_survivor_V_60_load, void %case60.i.i, i32 %trellis_survivor_V_61_load, void %case61.i.i, i32 %trellis_survivor_V_62_load, void %case62.i.i, i32 %trellis_survivor_V_63_load, void %case63.i.i

]]></Node>
<StgValue><ssdm name="UnifiedRetVal_i_i"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
aesl_mux_load.64i33P0A.i6.exit:1 %r_V = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %UnifiedRetVal_i_i, i1 0

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
aesl_mux_load.64i33P0A.i6.exit:2 %br_ln177 = br i1 %icmp_ln177, void, void

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:0 %store_ln178 = store i32 %up, i6 %temp_trellis_metric_addr_1

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln184 = br void

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:0 %store_ln185 = store i32 %down, i6 %temp_trellis_metric_addr_1

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:1 %or_ln223 = or i33 %r_V, i33 1

]]></Node>
<StgValue><ssdm name="or_ln223"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="287" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="33" op_0_bw="33" op_1_bw="0" op_2_bw="33" op_3_bw="0">
<![CDATA[
:0 %storemerge14 = phi i33 %r_V, void, i33 %or_ln223, void

]]></Node>
<StgValue><ssdm name="storemerge14"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %cmp227_pn_in = phi i32 %up, void, i32 %down, void

]]></Node>
<StgValue><ssdm name="cmp227_pn_in"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="33">
<![CDATA[
:2 %trunc_ln186 = trunc i33 %storemerge14

]]></Node>
<StgValue><ssdm name="trunc_ln186"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %icmp_ln186 = icmp_sgt  i32 %cmp227_pn_in, i32 100000000

]]></Node>
<StgValue><ssdm name="icmp_ln186"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4 %normal_flag_1 = or i1 %icmp_ln186, i1 %normal_flag

]]></Node>
<StgValue><ssdm name="normal_flag_1"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="33" op_1_bw="6">
<![CDATA[
:5 %store_ln188 = store i33 %storemerge14, i6 %temp_trellis_survivor_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0" op_64_bw="6" op_65_bw="0" op_66_bw="6" op_67_bw="0" op_68_bw="6" op_69_bw="0" op_70_bw="6" op_71_bw="0" op_72_bw="6" op_73_bw="0" op_74_bw="6" op_75_bw="0" op_76_bw="6" op_77_bw="0" op_78_bw="6" op_79_bw="0" op_80_bw="6" op_81_bw="0" op_82_bw="6" op_83_bw="0" op_84_bw="6" op_85_bw="0" op_86_bw="6" op_87_bw="0" op_88_bw="6" op_89_bw="0" op_90_bw="6" op_91_bw="0" op_92_bw="6" op_93_bw="0" op_94_bw="6" op_95_bw="0" op_96_bw="6" op_97_bw="0" op_98_bw="6" op_99_bw="0" op_100_bw="6" op_101_bw="0" op_102_bw="6" op_103_bw="0" op_104_bw="6" op_105_bw="0" op_106_bw="6" op_107_bw="0" op_108_bw="6" op_109_bw="0" op_110_bw="6" op_111_bw="0" op_112_bw="6" op_113_bw="0" op_114_bw="6" op_115_bw="0" op_116_bw="6" op_117_bw="0" op_118_bw="6" op_119_bw="0" op_120_bw="6" op_121_bw="0" op_122_bw="6" op_123_bw="0" op_124_bw="6" op_125_bw="0" op_126_bw="6" op_127_bw="0">
<![CDATA[
:6 %switch_ln189 = switch i6 %empty_26, void %branch63, i6 0, void %branch0, i6 1, void %branch1, i6 2, void %branch2, i6 3, void %branch3, i6 4, void %branch4, i6 5, void %branch5, i6 6, void %branch6, i6 7, void %branch7, i6 8, void %branch8, i6 9, void %branch9, i6 10, void %branch10, i6 11, void %branch11, i6 12, void %branch12, i6 13, void %branch13, i6 14, void %branch14, i6 15, void %branch15, i6 16, void %branch16, i6 17, void %branch17, i6 18, void %branch18, i6 19, void %branch19, i6 20, void %branch20, i6 21, void %branch21, i6 22, void %branch22, i6 23, void %branch23, i6 24, void %branch24, i6 25, void %branch25, i6 26, void %branch26, i6 27, void %branch27, i6 28, void %branch28, i6 29, void %branch29, i6 30, void %branch30, i6 31, void %branch31, i6 32, void %branch32, i6 33, void %branch33, i6 34, void %branch34, i6 35, void %branch35, i6 36, void %branch36, i6 37, void %branch37, i6 38, void %branch38, i6 39, void %branch39, i6 40, void %branch40, i6 41, void %branch41, i6 42, void %branch42, i6 43, void %branch43, i6 44, void %branch44, i6 45, void %branch45, i6 46, void %branch46, i6 47, void %branch47, i6 48, void %branch48, i6 49, void %branch49, i6 50, void %branch50, i6 51, void %branch51, i6 52, void %branch52, i6 53, void %branch53, i6 54, void %branch54, i6 55, void %branch55, i6 56, void %branch56, i6 57, void %branch57, i6 58, void %branch58, i6 59, void %branch59, i6 60, void %branch60, i6 61, void %branch61, i6 62, void %branch62

]]></Node>
<StgValue><ssdm name="switch_ln189"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch62:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_62

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
branch62:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch61:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_61

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
branch61:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch60:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_60

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0">
<![CDATA[
branch60:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch59:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_59

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0">
<![CDATA[
branch59:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch58:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_58

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0">
<![CDATA[
branch58:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch57:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_57

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0">
<![CDATA[
branch57:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch56:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_56

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0">
<![CDATA[
branch56:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch55:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_55

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
branch55:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch54:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_54

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0">
<![CDATA[
branch54:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch53:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_53

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
branch53:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch52:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_52

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
branch52:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch51:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_51

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0">
<![CDATA[
branch51:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch50:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_50

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
branch50:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch49:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_49

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0">
<![CDATA[
branch49:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch48:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_48

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0">
<![CDATA[
branch48:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch47:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_47

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0">
<![CDATA[
branch47:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch46:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_46

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0">
<![CDATA[
branch46:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch45:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_45

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0">
<![CDATA[
branch45:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch44:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_44

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0">
<![CDATA[
branch44:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch43:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_43

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0">
<![CDATA[
branch43:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch42:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_42

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
branch42:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch41:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_41

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0">
<![CDATA[
branch41:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch40:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_40

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0">
<![CDATA[
branch40:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch39:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_39

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
branch39:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch38:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_38

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0">
<![CDATA[
branch38:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch37:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_37

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0">
<![CDATA[
branch37:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch36:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_36

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="347" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0">
<![CDATA[
branch36:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch35:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_35

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0">
<![CDATA[
branch35:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch34:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_34

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0">
<![CDATA[
branch34:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch33:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_33

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0">
<![CDATA[
branch33:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch32:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_32

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
branch32:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch31:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_31

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0">
<![CDATA[
branch31:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch30:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_30

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0">
<![CDATA[
branch30:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch29:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_29

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0">
<![CDATA[
branch29:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch28:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_28

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0">
<![CDATA[
branch28:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch27:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_27

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0">
<![CDATA[
branch27:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch26:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_26

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0">
<![CDATA[
branch26:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch25:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_25

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0">
<![CDATA[
branch25:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch24:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_24

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0">
<![CDATA[
branch24:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch23:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_23

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
branch23:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch22:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_22

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0">
<![CDATA[
branch22:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch21:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_21

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0">
<![CDATA[
branch21:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch20:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_20

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
branch20:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch19:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_19

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0">
<![CDATA[
branch19:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch18:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_18

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0">
<![CDATA[
branch18:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch17:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_17

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0">
<![CDATA[
branch17:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch16:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_16

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0">
<![CDATA[
branch16:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch15:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_15

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0">
<![CDATA[
branch15:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch14:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_14

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="391" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0">
<![CDATA[
branch14:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="392" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch13:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_13

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="393" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0">
<![CDATA[
branch13:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="394" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch12:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_12

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="395" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0">
<![CDATA[
branch12:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="396" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch11:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_11

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="397" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0">
<![CDATA[
branch11:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="398" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch10:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_10

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="399" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0">
<![CDATA[
branch10:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="400" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch9:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_9

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="401" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0">
<![CDATA[
branch9:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="402" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch8:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_8

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0">
<![CDATA[
branch8:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch7:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_7

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch6:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_6

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="407" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="408" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch5:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_5

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="409" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="410" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch4:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_4

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="411" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="412" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch3:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_3

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="413" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="414" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch2:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_2

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="415" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="416" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch1:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_1

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="417" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="418" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch0:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_0

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="419" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0">
<![CDATA[
branch0:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="420" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch63:0 %store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_63

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="421" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0">
<![CDATA[
branch63:1 %br_ln189 = br void

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="422" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln166 = store i7 %add_ln166, i7 %i_1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="423" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln166 = br void

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="424" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="6">
<![CDATA[
.split221:1 %best_metric = load i6 %temp_trellis_metric_addr

]]></Node>
<StgValue><ssdm name="best_metric"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="425" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split221:2 %call_ln192 = call void @decoder_bit_Block_.split148_proc3_Pipeline_VITIS_LOOP_198_3, i32 %best_metric, i32 %temp_trellis_metric, i32 %best_branch_loc

]]></Node>
<StgValue><ssdm name="call_ln192"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="426" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split221:2 %call_ln192 = call void @decoder_bit_Block_.split148_proc3_Pipeline_VITIS_LOOP_198_3, i32 %best_metric, i32 %temp_trellis_metric, i32 %best_branch_loc

]]></Node>
<StgValue><ssdm name="call_ln192"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="427" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split221:3 %best_branch_loc_load = load i32 %best_branch_loc

]]></Node>
<StgValue><ssdm name="best_branch_loc_load"/></StgValue>
</operation>

<operation id="428" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split221:4 %br_ln215 = br i1 %normal_flag, void %.preheader.preheader, void %.preheader15.preheader

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="429" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="normal_flag" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.preheader.preheader:0 %call_ln0 = call void @decoder_bit_Block_.split148_proc3_Pipeline_VITIS_LOOP_221_5, i32 %temp_trellis_metric, i32 %trellis_metric

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="430" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="normal_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.preheader15.preheader:0 %call_ln0 = call void @decoder_bit_Block_.split148_proc3_Pipeline_VITIS_LOOP_216_4, i32 %temp_trellis_metric, i32 %trellis_metric

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="431" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="normal_flag" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.preheader.preheader:0 %call_ln0 = call void @decoder_bit_Block_.split148_proc3_Pipeline_VITIS_LOOP_221_5, i32 %temp_trellis_metric, i32 %trellis_metric

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="432" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="normal_flag" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1 %br_ln0 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="433" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="normal_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.preheader15.preheader:0 %call_ln0 = call void @decoder_bit_Block_.split148_proc3_Pipeline_VITIS_LOOP_216_4, i32 %temp_trellis_metric, i32 %trellis_metric

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="434" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="normal_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.preheader:1 %br_ln0 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="435" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="32">
<![CDATA[
.loopexit:0 %ret_ln0 = ret i32 %best_branch_loc_load

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
