\t (00:00:01) allegro 17.2 P028 Windows SPB 64-bit Edition
\t (00:00:01)     Journal start - Tue Jul 18 22:59:26 2017
\t (00:00:01)         Host=QUANGTHANH-PC User=Thanh Pid=1844 CPUs=4
\t (00:00:01) CmdLine= C:\Cadence\Cadence_SPB_17.2-2016\tools\bin\allegro.exe
\t (00:00:01) 
   (00:00:01) Loading axlcore.cxt 
\t (00:00:04) Opening existing design...
\d (00:00:04) Design opened: C:/DATA/GIT/CADENCE/MODULES/ZWAVE_SWITCHV2/allegro/ZWAVE_SWITCHV2.brd
\t (00:00:04) Grids are drawn 0.6000, 0.6000 apart for enhanced viewability.
\i (00:00:04) trapsize 4351
\i (00:00:04) trapsize 4426
\t (00:00:04) Grids are drawn 0.6000, 0.6000 apart for enhanced viewability.
\i (00:00:04) trapsize 4426
\i (00:00:04) trapsize 4115
\i (00:00:05) generaledit 
\i (00:00:07) open 
\i (00:00:15) fillin "C:\DATA\git\Cadence\modules\Wifi_Switch2\allegro\ESP8266_SWITCH.brd"
\i (00:00:15) cd "C:\DATA\git\Cadence\modules\Wifi_Switch2\allegro"
\t (00:00:15) Opening existing design...
\i (00:00:15) trapsize 1
\t (00:00:15)     Journal end - Tue Jul 18 22:59:40 2017
