git clone --depth 1 --no-tags https://github.com/huifuhao/CNN.git f:/verilog_sva_gh_scraper/data/full_repos/675236920
git clone --depth 1 --no-tags https://github.com/gunavant-s/UP_COUNTER_Day-018.git f:/verilog_sva_gh_scraper/data/full_repos/675160028
git clone --depth 1 --no-tags https://github.com/HarshPatel1503/mux8_1.git f:/verilog_sva_gh_scraper/data/full_repos/677364656
git clone --depth 1 --no-tags https://github.com/HarshPatel1503/Booth_mult.git f:/verilog_sva_gh_scraper/data/full_repos/677354968
git clone --depth 1 --no-tags https://github.com/Muhammed-Hamzaa/verilog_practice.git f:/verilog_sva_gh_scraper/data/full_repos/675624238
git clone --depth 1 --no-tags https://github.com/Muhammadussain/verilog_practice.git f:/verilog_sva_gh_scraper/data/full_repos/675623777
git clone --depth 1 --no-tags https://github.com/MohamedKhaledMohamedAli/CRC.git f:/verilog_sva_gh_scraper/data/full_repos/674648283
git clone --depth 1 --no-tags https://github.com/TKAles/DividerFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/674355269
git clone --depth 1 --no-tags https://github.com/himanshu-gaurav/2D_Ping_Pong_Game.git f:/verilog_sva_gh_scraper/data/full_repos/674960746
git clone --depth 1 --no-tags https://github.com/ibrahim0moakkit/moore_det_110101.git f:/verilog_sva_gh_scraper/data/full_repos/675081247
git clone --depth 1 --no-tags https://github.com/RahimullahShaik/AsyncFifo.git f:/verilog_sva_gh_scraper/data/full_repos/677224185
git clone --depth 1 --no-tags https://github.com/rishavraj1515/Traffic-Light-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/676457826
git clone --depth 1 --no-tags https://github.com/matil99/PRESENT.git f:/verilog_sva_gh_scraper/data/full_repos/676583007
git clone --depth 1 --no-tags https://github.com/NamrathaCTR/32bit-Brent-Kung.git f:/verilog_sva_gh_scraper/data/full_repos/676548670
git clone --depth 1 --no-tags https://github.com/deepsita/testcase.git f:/verilog_sva_gh_scraper/data/full_repos/676943879
git clone --depth 1 --no-tags https://github.com/vansharya/32-bit-Floating-Point-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/674261289
git clone --depth 1 --no-tags https://github.com/massout/test7seg.git f:/verilog_sva_gh_scraper/data/full_repos/674158101
git clone --depth 1 --no-tags https://github.com/gcourchinoux/gaspardsoc.git f:/verilog_sva_gh_scraper/data/full_repos/677541600
git clone --depth 1 --no-tags https://github.com/Mohamedaboelnaga/Cordic-Alogrithm-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/674752875
git clone --depth 1 --no-tags https://github.com/Mohamedaboelnaga/-SPI-Interface-with-a-Single-Port-RAM.git f:/verilog_sva_gh_scraper/data/full_repos/674752378
git clone --depth 1 --no-tags https://github.com/MohamedhaysamECE/ALU_16bit.git f:/verilog_sva_gh_scraper/data/full_repos/675327963
git clone --depth 1 --no-tags https://github.com/wjh888666/new_design.git f:/verilog_sva_gh_scraper/data/full_repos/675382794
git clone --depth 1 --no-tags https://github.com/UsefulDemigod/EE2003-Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/677113318
git clone --depth 1 --no-tags https://github.com/marsohod4you/MCY316.git f:/verilog_sva_gh_scraper/data/full_repos/671531538
git clone --depth 1 --no-tags https://github.com/FPaddle007/LogicDesign.git f:/verilog_sva_gh_scraper/data/full_repos/677868442
git clone --depth 1 --no-tags https://github.com/EsraaHemdan24/AES-128.git f:/verilog_sva_gh_scraper/data/full_repos/677134437
git clone --depth 1 --no-tags https://github.com/MateusGomix/labAOC.git f:/verilog_sva_gh_scraper/data/full_repos/675435237
git clone --depth 1 --no-tags https://github.com/AdamMooers/upsilon.git f:/verilog_sva_gh_scraper/data/full_repos/672388705
git clone --depth 1 --no-tags https://github.com/julisaverdejo/proyecto_ubolometro.git f:/verilog_sva_gh_scraper/data/full_repos/674821028
git clone --depth 1 --no-tags https://github.com/PROJECT-SLASIC/SL-ASIC-NOSE.git f:/verilog_sva_gh_scraper/data/full_repos/675727443
git clone --depth 1 --no-tags https://github.com/ricardofss1/ProcessadorRISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/674441983
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-22.git f:/verilog_sva_gh_scraper/data/full_repos/674265069
git clone --depth 1 --no-tags https://github.com/Microchip-Vectorblox/VectorBlox-SoC-Video-Kit-Demo.git f:/verilog_sva_gh_scraper/data/full_repos/674337020
git clone --depth 1 --no-tags https://github.com/xixiyu5/HDLBITS_Answers.git f:/verilog_sva_gh_scraper/data/full_repos/674419196
git clone --depth 1 --no-tags https://github.com/MoustafaDarsh/UART.git f:/verilog_sva_gh_scraper/data/full_repos/675524759
git clone --depth 1 --no-tags https://github.com/stef2805/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/672828258
git clone --depth 1 --no-tags https://github.com/nzaupa/FPGA_resonant_converter.git f:/verilog_sva_gh_scraper/data/full_repos/672950907
git clone --depth 1 --no-tags https://github.com/waghsagar2016/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/673732035
git clone --depth 1 --no-tags https://github.com/CDurbala/mazesolving.git f:/verilog_sva_gh_scraper/data/full_repos/675390864
git clone --depth 1 --no-tags https://github.com/12562/caravel_project.git f:/verilog_sva_gh_scraper/data/full_repos/675381328
git clone --depth 1 --no-tags https://github.com/Mahmoud1172/VeryRISC_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/675387121
git clone --depth 1 --no-tags https://github.com/PumkTbt/FPGA_8LED_FSM.git f:/verilog_sva_gh_scraper/data/full_repos/675200988
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-layer1to4-08.06-END.git f:/verilog_sva_gh_scraper/data/full_repos/675231518
git clone --depth 1 --no-tags https://github.com/princemahi2001/VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/674957653
git clone --depth 1 --no-tags https://github.com/Syedhasan7/Cordic-algorithm-rotation.git f:/verilog_sva_gh_scraper/data/full_repos/676213784
git clone --depth 1 --no-tags https://github.com/smergeolacx/VGA_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/672963323
git clone --depth 1 --no-tags https://github.com/SanjanaHoskote/Internship_IERY.git f:/verilog_sva_gh_scraper/data/full_repos/676849568
git clone --depth 1 --no-tags https://github.com/Manikgar/Vending_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/672165899
git clone --depth 1 --no-tags https://github.com/ahmed23shaf/GuessWhichHand.git f:/verilog_sva_gh_scraper/data/full_repos/672103500
git clone --depth 1 --no-tags https://github.com/ThomasMJosline/CTBhackthon.git f:/verilog_sva_gh_scraper/data/full_repos/671949430
git clone --depth 1 --no-tags https://github.com/ahmedqamesh/uart-core-interface-fw.git f:/verilog_sva_gh_scraper/data/full_repos/671495241
git clone --depth 1 --no-tags https://github.com/aadeesh06/4_bit_Array_Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/677263307
git clone --depth 1 --no-tags https://github.com/YongukSim/RRAM_mem.git f:/verilog_sva_gh_scraper/data/full_repos/677041835
git clone --depth 1 --no-tags https://github.com/Sarthak14082003/vending-machine.git f:/verilog_sva_gh_scraper/data/full_repos/677411561
git clone --depth 1 --no-tags https://github.com/Talin-Estiban/chip-design.git f:/verilog_sva_gh_scraper/data/full_repos/673899323
git clone --depth 1 --no-tags https://github.com/tipsharsha/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/675564402
git clone --depth 1 --no-tags https://github.com/Jonathan684/AC_TPF.git f:/verilog_sva_gh_scraper/data/full_repos/672084080
git clone --depth 1 --no-tags https://github.com/HajraKamran/verilog_practice.git f:/verilog_sva_gh_scraper/data/full_repos/675624386
git clone --depth 1 --no-tags https://github.com/trong420/icc.git f:/verilog_sva_gh_scraper/data/full_repos/677576997
git clone --depth 1 --no-tags https://github.com/muhammadtalhasami/verilog_practice.git f:/verilog_sva_gh_scraper/data/full_repos/675607476
git clone --depth 1 --no-tags https://github.com/Raunak445/CompArch-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/672541398
git clone --depth 1 --no-tags https://github.com/sasi-kiran123/asyn_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/672458385
git clone --depth 1 --no-tags https://github.com/akshayanr/rtl_calculator.git f:/verilog_sva_gh_scraper/data/full_repos/672713170
git clone --depth 1 --no-tags https://github.com/yannickreiss/tt04-riscv-alu.git f:/verilog_sva_gh_scraper/data/full_repos/672789411
git clone --depth 1 --no-tags https://github.com/liruixianglrx/all-in-one.git f:/verilog_sva_gh_scraper/data/full_repos/672980986
git clone --depth 1 --no-tags https://github.com/Feng573795502/cyclone-source.git f:/verilog_sva_gh_scraper/data/full_repos/672872482
git clone --depth 1 --no-tags https://github.com/zxtres/test_carta_ajuste.git f:/verilog_sva_gh_scraper/data/full_repos/672986244
git clone --depth 1 --no-tags https://github.com/oguzhanvtnsvr/caravel-tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/673643172
git clone --depth 1 --no-tags https://github.com/2jyun/HD74HC165_Project.git f:/verilog_sva_gh_scraper/data/full_repos/673228529
git clone --depth 1 --no-tags https://github.com/Strateago/IF817_InterfaceHardware-Software.git f:/verilog_sva_gh_scraper/data/full_repos/673513220
git clone --depth 1 --no-tags https://github.com/jtss9/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/671349298
git clone --depth 1 --no-tags https://github.com/PrathammGupta/task1.1p.git f:/verilog_sva_gh_scraper/data/full_repos/671367591
git clone --depth 1 --no-tags https://github.com/MohamedKhaleeed/UART.git f:/verilog_sva_gh_scraper/data/full_repos/672071507
git clone --depth 1 --no-tags https://github.com/OmarMahmoudElsherif/CRC-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/674724425
git clone --depth 1 --no-tags https://github.com/MJoergen/ChipChatData.git f:/verilog_sva_gh_scraper/data/full_repos/673328823
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-layer1-08.02-final.git f:/verilog_sva_gh_scraper/data/full_repos/673757204
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-layer1nlayer2-08.04-END.git f:/verilog_sva_gh_scraper/data/full_repos/674607474
git clone --depth 1 --no-tags https://github.com/Mohamedaboelnaga/CRC-Using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/674744075
git clone --depth 1 --no-tags https://github.com/mo-hosni/caravel_ram.git f:/verilog_sva_gh_scraper/data/full_repos/674166175
git clone --depth 1 --no-tags https://github.com/2jyun/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/674468579
git clone --depth 1 --no-tags https://github.com/kayak44/Test_Caravel.git f:/verilog_sva_gh_scraper/data/full_repos/673994740
git clone --depth 1 --no-tags https://github.com/hyunjunekim02/CSED273.git f:/verilog_sva_gh_scraper/data/full_repos/674144594
git clone --depth 1 --no-tags https://github.com/PratMaha/VerilogExpFunction.git f:/verilog_sva_gh_scraper/data/full_repos/676243035
git clone --depth 1 --no-tags https://github.com/AARONKOSHY22/intelunnati_Incognito.git f:/verilog_sva_gh_scraper/data/full_repos/676532349
git clone --depth 1 --no-tags https://github.com/Africanuncle/210.git f:/verilog_sva_gh_scraper/data/full_repos/676571257
git clone --depth 1 --no-tags https://github.com/hasibulhasanjoy/HDL_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/675209759
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-23.git f:/verilog_sva_gh_scraper/data/full_repos/675257607
git clone --depth 1 --no-tags https://github.com/amirmuallim/ALU-8-bit.git f:/verilog_sva_gh_scraper/data/full_repos/675251053
git clone --depth 1 --no-tags https://github.com/farhanaafrin12/FarhanaAfrin.git f:/verilog_sva_gh_scraper/data/full_repos/675376726
git clone --depth 1 --no-tags https://github.com/jollyfello/mwscas.git f:/verilog_sva_gh_scraper/data/full_repos/675376997
git clone --depth 1 --no-tags https://github.com/Foxlisic/C6502M25.git f:/verilog_sva_gh_scraper/data/full_repos/675609286
git clone --depth 1 --no-tags https://github.com/I-am-VarunM/ZCU104_src_EMA.git f:/verilog_sva_gh_scraper/data/full_repos/676542149
git clone --depth 1 --no-tags https://github.com/hanqian1997/gitstudy.git f:/verilog_sva_gh_scraper/data/full_repos/675916859
git clone --depth 1 --no-tags https://github.com/Buteau17/Computer-organization.git f:/verilog_sva_gh_scraper/data/full_repos/676682564
git clone --depth 1 --no-tags https://github.com/mhamdy2712/Debouncer-Button.git f:/verilog_sva_gh_scraper/data/full_repos/676711739
git clone --depth 1 --no-tags https://github.com/HarshPatel1503/Sync_down_counter.git f:/verilog_sva_gh_scraper/data/full_repos/677357667
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-27.git f:/verilog_sva_gh_scraper/data/full_repos/677737940
git clone --depth 1 --no-tags https://github.com/manglamayank/High-Performance-Adders.git f:/verilog_sva_gh_scraper/data/full_repos/677721128
git clone --depth 1 --no-tags https://github.com/kabyadeb/CSE2112-Digital_System_Design_Lab_work.git f:/verilog_sva_gh_scraper/data/full_repos/677338413
git clone --depth 1 --no-tags https://github.com/Chengwu0203/ICDC_JAM.git f:/verilog_sva_gh_scraper/data/full_repos/675316395
