<HTML><HEAD><TITLE>Device Usage Statistics Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'><H3>Device Usage Page (usage_statistics_webtalk.html)</H3>This HTML page displays the device usage statistics that will be sent to Xilinx.<BR>To see the actual file transmitted to Xilinx, please click <A HREF="./usage_statistics_webtalk.xml">here</A>.<BR><BR><HR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>software_version_and_target_device</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>date_generated</B></TD><TD>Thu Aug 25 21:36:59 2016</TD>
  <TD BGCOLOR='#DBE5F1'><B>product_version</B></TD><TD>Vivado v2015.4 (64-bit)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>build_version</B></TD><TD>1412921</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_platform</B></TD><TD>LIN64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>registration_id</B></TD><TD>174123318_174133242_210623260_204</TD>
  <TD BGCOLOR='#DBE5F1'><B>tool_flow</B></TD><TD>Vivado</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>beta</B></TD><TD>FALSE</TD>
  <TD BGCOLOR='#DBE5F1'><B>route_design</B></TD><TD>TRUE</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_family</B></TD><TD>virtex7</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_device</B></TD><TD>xc7vx485t</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_package</B></TD><TD>ffg1761</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_speed</B></TD><TD>-2</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>random_id</B></TD><TD>5375cca58ca3536ea5bbaef507058b58</TD>
  <TD BGCOLOR='#DBE5F1'><B>project_id</B></TD><TD>7d5752e4a8694bc381a07f95ad117324</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>project_iteration</B></TD><TD>3</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>user_environment</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>os_name</B></TD><TD>Ubuntu</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_release</B></TD><TD>Ubuntu 14.04.4 LTS</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>cpu_name</B></TD><TD>Intel(R) Core(TM) i7-3770K CPU @ 3.50GHz</TD>
  <TD BGCOLOR='#DBE5F1'><B>cpu_speed</B></TD><TD>1664.140 MHz</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>total_processors</B></TD><TD>1</TD>
  <TD BGCOLOR='#DBE5F1'><B>system_ram</B></TD><TD>16.000 GB</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>vivado_usage</B></TD></TR>
<TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>project_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>srcsetcount=168</TD>
   <TD>constraintsetcount=1</TD>
   <TD>designmode=RTL</TD>
   <TD>prproject=false</TD>
</TR><TR ALIGN='LEFT'>   <TD>reconfigpartitioncount=0</TD>
   <TD>reconfigmodulecount=0</TD>
   <TD>hdproject=false</TD>
   <TD>partitioncount=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>synthesisstrategy=Flow_PerfOptimized_high</TD>
   <TD>implstrategy=Performance_ExplorePostRoutePhysOpt</TD>
   <TD>currentsynthesisrun=synth_1</TD>
   <TD>currentimplrun=impl_1</TD>
</TR><TR ALIGN='LEFT'>   <TD>totalsynthesisruns=2</TD>
   <TD>totalimplruns=2</TD>
   <TD>board=Virtex-7 VC707 Evaluation Platform</TD>
   <TD>core_container=false</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>other_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>guimode=4</TD>
</TR>  </TABLE>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>unisim_transformation</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pre_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg=9</TD>
    <TD>bufgctrl=1</TD>
    <TD>bufh=2</TD>
    <TD>carry4=4095</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdce=115</TD>
    <TD>fdpe=96</TD>
    <TD>fdre=64975</TD>
    <TD>fdse=1047</TD>
</TR><TR ALIGN='LEFT'>    <TD>gnd=641</TD>
    <TD>gtxe2_channel=8</TD>
    <TD>gtxe2_common=2</TD>
    <TD>ibuf=19</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds=1</TD>
    <TD>ibufds_gte2=1</TD>
    <TD>iddr=8</TD>
    <TD>idelayctrl=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>idelaye2_finedelay=64</TD>
    <TD>in_fifo=8</TD>
    <TD>iobufds_diff_out_dcien=8</TD>
    <TD>iobuf_dcien=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>iserdese2=64</TD>
    <TD>lut1=4588</TD>
    <TD>lut2=11283</TD>
    <TD>lut3=30734</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut4=30348</TD>
    <TD>lut5=9700</TD>
    <TD>lut6=10872</TD>
    <TD>mmcme2_adv=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf7=5982</TD>
    <TD>muxf8=1940</TD>
    <TD>obuf=42</TD>
    <TD>obufds=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuft=12</TD>
    <TD>oddr=17</TD>
    <TD>oserdese2=105</TD>
    <TD>out_fifo=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_2_1=1</TD>
    <TD>phaser_in_phy=8</TD>
    <TD>phaser_out_phy=11</TD>
    <TD>phaser_ref=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>phy_control=3</TD>
    <TD>plle2_adv=1</TD>
    <TD>ram32m=5904</TD>
    <TD>ram32x1d=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ram64m=9</TD>
    <TD>ramb18e1=46</TD>
    <TD>ramb36e1=269</TD>
    <TD>srl16e=244</TD>
</TR><TR ALIGN='LEFT'>    <TD>srlc32e=56</TD>
    <TD>vcc=628</TD>
    <TD>xadc=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>post_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg=9</TD>
    <TD>bufgctrl=1</TD>
    <TD>bufh=2</TD>
    <TD>carry4=4095</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdce=115</TD>
    <TD>fdpe=96</TD>
    <TD>fdre=64975</TD>
    <TD>fdse=1047</TD>
</TR><TR ALIGN='LEFT'>    <TD>gnd=641</TD>
    <TD>gtxe2_channel=8</TD>
    <TD>gtxe2_common=2</TD>
    <TD>ibuf=19</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds=1</TD>
    <TD>ibufds_gte2=1</TD>
    <TD>ibufds_ibufdisable_int=16</TD>
    <TD>ibuf_ibufdisable=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>iddr=8</TD>
    <TD>idelayctrl=2</TD>
    <TD>idelaye2_finedelay=64</TD>
    <TD>inv=9</TD>
</TR><TR ALIGN='LEFT'>    <TD>in_fifo=8</TD>
    <TD>iserdese2=64</TD>
    <TD>lut1=4588</TD>
    <TD>lut2=11283</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut3=30734</TD>
    <TD>lut4=30348</TD>
    <TD>lut5=9700</TD>
    <TD>lut6=10872</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme2_adv=3</TD>
    <TD>muxf7=5982</TD>
    <TD>muxf8=1940</TD>
    <TD>obuf=42</TD>
</TR><TR ALIGN='LEFT'>    <TD>obufds=2</TD>
    <TD>obuft=12</TD>
    <TD>obuftds_dcien=16</TD>
    <TD>obuft_dcien=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>oddr=17</TD>
    <TD>oserdese2=105</TD>
    <TD>out_fifo=11</TD>
    <TD>pcie_2_1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>phaser_in_phy=8</TD>
    <TD>phaser_out_phy=11</TD>
    <TD>phaser_ref=3</TD>
    <TD>phy_control=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>plle2_adv=1</TD>
    <TD>ramb18e1=46</TD>
    <TD>ramb36e1=269</TD>
    <TD>ramd32=35426</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramd64e=36</TD>
    <TD>rams32=11808</TD>
    <TD>srl16e=244</TD>
    <TD>srlc32e=56</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc=628</TD>
    <TD>xadc=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>phys_opt_design_post_place</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-fanout_opt=default::[not_specified]</TD>
    <TD>-critical_cell_opt=default::[not_specified]</TD>
    <TD>-critical_pin_opt=default::[not_specified]</TD>
    <TD>-placement_opt=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-rewire=default::[not_specified]</TD>
    <TD>-restruct=default::[not_specified]</TD>
    <TD>-retime=default::[not_specified]</TD>
    <TD>-hold_fix=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-multi_clock_opt=default::[not_specified]</TD>
    <TD>-dsp_register_opt=default::[not_specified]</TD>
    <TD>-bram_register_opt=default::[not_specified]</TD>
    <TD>-shift_register_opt=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-vhfn=default::[not_specified]</TD>
    <TD>-clock_opt=default::[not_specified]</TD>
    <TD>-verbose=default::[not_specified]</TD>
    <TD>-effort_level=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-directive=Explore</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>prewns=-0.366397</TD>
    <TD>pretns=-21.193538</TD>
    <TD>prewhs=0.000000</TD>
    <TD>preths=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>postwns=-0.025447</TD>
    <TD>posttns=-0.040845</TD>
    <TD>postwhs=0.000000</TD>
    <TD>postths=0.000000</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>phys_opt_design_post_route</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-fanout_opt=default::[not_specified]</TD>
    <TD>-critical_cell_opt=default::[not_specified]</TD>
    <TD>-critical_pin_opt=default::[not_specified]</TD>
    <TD>-placement_opt=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-rewire=default::[not_specified]</TD>
    <TD>-restruct=default::[not_specified]</TD>
    <TD>-retime=default::[not_specified]</TD>
    <TD>-hold_fix=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-multi_clock_opt=default::[not_specified]</TD>
    <TD>-dsp_register_opt=default::[not_specified]</TD>
    <TD>-bram_register_opt=default::[not_specified]</TD>
    <TD>-shift_register_opt=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-vhfn=default::[not_specified]</TD>
    <TD>-clock_opt=default::[not_specified]</TD>
    <TD>-verbose=default::[not_specified]</TD>
    <TD>-effort_level=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-directive=Explore</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>power_opt_design</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>slice_registers_augmented=0</TD>
    <TD>slice_registers_newly_gated=0</TD>
    <TD>slice_registers_total=63594</TD>
    <TD>srls_augmented=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>srls_newly_gated=0</TD>
    <TD>srls_total=300</TD>
    <TD>bram_ports_augmented=272</TD>
    <TD>bram_ports_newly_gated=309</TD>
</TR><TR ALIGN='LEFT'>    <TD>bram_ports_total=630</TD>
    <TD>flow_state=default</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options_spo</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-clocks=default::[not_specified]</TD>
    <TD>-include_cells=default::[not_specified]</TD>
    <TD>-exclude_cells=default::[not_specified]</TD>
    <TD>-cell_types=default::all</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>ip_statistics</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>PCIeGen2x8If128_pcie2_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>core_container=NA</TD>
    <TD>x_ipproduct=Vivado 2015.4</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=pcie_7x</TD>
    <TD>x_ipversion=3.2</TD>
    <TD>x_ipcorerevision=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_component_name=PCIeGen2x8If128</TD>
    <TD>dev_port_type=0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dev_port_type=0</TD>
    <TD>c_header_type=00</TD>
    <TD>c_upstream_facing=TRUE</TD>
    <TD>max_lnk_wdt=001000</TD>
</TR><TR ALIGN='LEFT'>    <TD>max_lnk_spd=2</TD>
    <TD>c_gen1=true</TD>
    <TD>pci_exp_int_freq=3</TD>
    <TD>c_pcie_fast_config=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>bar_0=FFFFFC00</TD>
    <TD>bar_1=00000000</TD>
    <TD>bar_2=00000000</TD>
    <TD>bar_3=00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>bar_4=00000000</TD>
    <TD>bar_5=00000000</TD>
    <TD>xrom_bar=00000000</TD>
    <TD>cost_table=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ven_id=10EE</TD>
    <TD>dev_id=7028</TD>
    <TD>rev_id=00</TD>
    <TD>subsys_ven_id=10EE</TD>
</TR><TR ALIGN='LEFT'>    <TD>subsys_id=0007</TD>
    <TD>class_code=058000</TD>
    <TD>cardbus_cis_ptr=00000000</TD>
    <TD>cap_ver=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pcie_cap_slot_implemented=FALSE</TD>
    <TD>mps=001</TD>
    <TD>cmps=1</TD>
    <TD>ext_tag_fld_sup=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dev_control_ext_tag_default=FALSE</TD>
    <TD>phantm_func_sup=00</TD>
    <TD>c_phantom_functions=0</TD>
    <TD>ep_l0s_accpt_lat=000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ep_l0s_accpt_lat=0</TD>
    <TD>ep_l1_accpt_lat=111</TD>
    <TD>c_ep_l1_accpt_lat=7</TD>
    <TD>c_cpl_timeout_disable_sup=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_cpl_timeout_range=0010</TD>
    <TD>c_cpl_timeout_ranges_sup=2</TD>
    <TD>c_buf_opt_bma=FALSE</TD>
    <TD>c_perf_level_high=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_last_tlp=28</TD>
    <TD>c_rx_ram_limit=3FF</TD>
    <TD>c_fc_ph=4</TD>
    <TD>c_fc_pd=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fc_nph=4</TD>
    <TD>c_fc_npd=8</TD>
    <TD>c_fc_cplh=72</TD>
    <TD>c_fc_cpld=370</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_cpl_inf=TRUE</TD>
    <TD>c_cpl_infinite=TRUE</TD>
    <TD>c_dll_lnk_actv_cap=FALSE</TD>
    <TD>c_trgt_lnk_spd=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_hw_auton_spd_disable=FALSE</TD>
    <TD>c_de_emph=FALSE</TD>
    <TD>slot_clk=TRUE</TD>
    <TD>c_rcb=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_root_cap_crs=FALSE</TD>
    <TD>c_slot_cap_attn_butn=FALSE</TD>
    <TD>c_slot_cap_attn_ind=FALSE</TD>
    <TD>c_slot_cap_pwr_ctrl=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_slot_cap_pwr_ind=FALSE</TD>
    <TD>c_slot_cap_hotplug_surprise=FALSE</TD>
    <TD>c_slot_cap_hotplug_cap=FALSE</TD>
    <TD>c_slot_cap_mrl=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_slot_cap_elec_interlock=FALSE</TD>
    <TD>c_slot_cap_no_cmd_comp_sup=FALSE</TD>
    <TD>c_slot_cap_pwr_limit_value=0</TD>
    <TD>c_slot_cap_pwr_limit_scale=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_slot_cap_physical_slot_num=0</TD>
    <TD>intx=FALSE</TD>
    <TD>int_pin=0</TD>
    <TD>c_msi_cap_on=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pm_cap_next_ptr=48</TD>
    <TD>c_msi_64b_addr=TRUE</TD>
    <TD>c_msi=0</TD>
    <TD>c_msi_mult_msg_extn=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_msi_per_vctr_mask_cap=FALSE</TD>
    <TD>c_msix_cap_on=FALSE</TD>
    <TD>c_msix_next_ptr=00</TD>
    <TD>c_pcie_cap_next_ptr=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_msix_table_size=000</TD>
    <TD>c_msix_table_offset=0</TD>
    <TD>c_msix_table_bir=0</TD>
    <TD>c_msix_pba_offset=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_msix_pba_bir=0</TD>
    <TD>dsi=0</TD>
    <TD>c_dsi_bool=FALSE</TD>
    <TD>d1_sup=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_d1_support=FALSE</TD>
    <TD>d2_sup=0</TD>
    <TD>c_d2_support=FALSE</TD>
    <TD>pme_sup=0F</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pme_support=0F</TD>
    <TD>no_soft_rst=TRUE</TD>
    <TD>pwr_con_d0_state=00</TD>
    <TD>con_scl_fctr_d0_state=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pwr_con_d1_state=00</TD>
    <TD>con_scl_fctr_d1_state=0</TD>
    <TD>pwr_con_d2_state=00</TD>
    <TD>con_scl_fctr_d2_state=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pwr_con_d3_state=00</TD>
    <TD>con_scl_fctr_d3_state=0</TD>
    <TD>pwr_dis_d0_state=00</TD>
    <TD>dis_scl_fctr_d0_state=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pwr_dis_d1_state=00</TD>
    <TD>dis_scl_fctr_d1_state=0</TD>
    <TD>pwr_dis_d2_state=00</TD>
    <TD>dis_scl_fctr_d2_state=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pwr_dis_d3_state=00</TD>
    <TD>dis_scl_fctr_d3_state=0</TD>
    <TD>c_dsn_cap_enabled=TRUE</TD>
    <TD>c_dsn_base_ptr=100</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_vc_cap_enabled=FALSE</TD>
    <TD>c_vc_base_ptr=000</TD>
    <TD>c_vc_cap_reject_snoop=FALSE</TD>
    <TD>c_vsec_cap_enabled=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_vsec_base_ptr=000</TD>
    <TD>c_vsec_next_ptr=000</TD>
    <TD>c_dsn_next_ptr=000</TD>
    <TD>c_vc_next_ptr=000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pci_cfg_space_addr=3F</TD>
    <TD>c_ext_pci_cfg_space_addr=3FF</TD>
    <TD>c_last_cfg_dw=10C</TD>
    <TD>c_enable_msg_route=00000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>bram_lat=0</TD>
    <TD>c_rx_raddr_lat=0</TD>
    <TD>c_rx_rdata_lat=2</TD>
    <TD>c_rx_write_lat=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_raddr_lat=0</TD>
    <TD>c_tx_rdata_lat=2</TD>
    <TD>c_tx_write_lat=0</TD>
    <TD>c_ll_ack_timeout_enable=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ll_ack_timeout_function=0</TD>
    <TD>c_ll_ack_timeout=0000</TD>
    <TD>c_ll_replay_timeout_enable=FALSE</TD>
    <TD>c_ll_replay_timeout_func=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ll_replay_timeout=0000</TD>
    <TD>c_dis_lane_reverse=TRUE</TD>
    <TD>c_upconfig_capable=TRUE</TD>
    <TD>c_disable_scrambling=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_disable_tx_aspm_l0s=FALSE</TD>
    <TD>c_pcie_dbg_ports=FALSE</TD>
    <TD>pci_exp_ref_freq=0</TD>
    <TD>c_xlnx_ref_board=VC707</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pcie_blk_locn=3</TD>
    <TD>c_ur_atomic=FALSE</TD>
    <TD>c_dev_cap2_atomicop32_completer_supported=FALSE</TD>
    <TD>c_dev_cap2_atomicop64_completer_supported=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dev_cap2_cas128_completer_supported=FALSE</TD>
    <TD>c_dev_cap2_tph_completer_supported=00</TD>
    <TD>c_dev_cap2_ari_forwarding_supported=FALSE</TD>
    <TD>c_dev_cap2_atomicop_routing_supported=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_link_cap_aspm_optionality=FALSE</TD>
    <TD>c_aer_cap_on=FALSE</TD>
    <TD>c_aer_base_ptr=000</TD>
    <TD>c_aer_cap_nextptr=000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_aer_cap_ecrc_check_capable=FALSE</TD>
    <TD>c_aer_cap_ecrc_gen_capable=FALSE</TD>
    <TD>c_aer_cap_multiheader=FALSE</TD>
    <TD>c_aer_cap_permit_rooterr_update=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rbar_cap_on=FALSE</TD>
    <TD>c_rbar_base_ptr=000</TD>
    <TD>c_rbar_cap_nextptr=000</TD>
    <TD>c_rbar_num=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rbar_cap_sup0=00001</TD>
    <TD>c_rbar_cap_index0=0</TD>
    <TD>c_rbar_cap_control_encodedbar0=00</TD>
    <TD>c_rbar_cap_sup1=00001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rbar_cap_index1=0</TD>
    <TD>c_rbar_cap_control_encodedbar1=00</TD>
    <TD>c_rbar_cap_sup2=00001</TD>
    <TD>c_rbar_cap_index2=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rbar_cap_control_encodedbar2=00</TD>
    <TD>c_rbar_cap_sup3=00001</TD>
    <TD>c_rbar_cap_index3=0</TD>
    <TD>c_rbar_cap_control_encodedbar3=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rbar_cap_sup4=00001</TD>
    <TD>c_rbar_cap_index4=0</TD>
    <TD>c_rbar_cap_control_encodedbar4=00</TD>
    <TD>c_rbar_cap_sup5=00001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rbar_cap_index5=0</TD>
    <TD>c_rbar_cap_control_encodedbar5=00</TD>
    <TD>c_recrc_check=0</TD>
    <TD>c_recrc_check_trim=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_disable_rx_poisoned_resp=FALSE</TD>
    <TD>c_trn_np_fc=TRUE</TD>
    <TD>c_ur_inv_req=TRUE</TD>
    <TD>c_ur_prs_response=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_silicon_rev=2</TD>
    <TD>c_aer_cap_optional_err_support=000000</TD>
    <TD>link_cap_max_link_width=8</TD>
    <TD>c_data_width=128</TD>
</TR><TR ALIGN='LEFT'>    <TD>pipe_sim=FALSE</TD>
    <TD>pcie_ext_clk=FALSE</TD>
    <TD>pcie_ext_gt_common=FALSE</TD>
    <TD>ext_ch_gt_drp=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>transceiver_ctrl_status_ports=FALSE</TD>
    <TD>shared_logic_in_core=FALSE</TD>
    <TD>err_reporting_if=FALSE</TD>
    <TD>pl_interface=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>cfg_mgmt_if=FALSE</TD>
    <TD>cfg_ctl_if=TRUE</TD>
    <TD>cfg_status_if=TRUE</TD>
    <TD>rcv_msg_if=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>cfg_fc_if=TRUE</TD>
    <TD>ext_pipe_interface=FALSE</TD>
    <TD>ext_startup_primitive=FALSE</TD>
    <TD>keep_width=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_async_en=FALSE</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>mig_7series_v2_3/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>core_container=NA</TD>
    <TD>language=Verilog</TD>
    <TD>synthesis_tool=Vivado</TD>
</TR><TR ALIGN='LEFT'>    <TD>level=CONTROLLER</TD>
    <TD>axi_enable=0</TD>
    <TD>no_of_controllers=1</TD>
    <TD>interface_type=DDR3</TD>
</TR><TR ALIGN='LEFT'>    <TD>axi_enable=0</TD>
    <TD>clk_period=1250</TD>
    <TD>phy_ratio=4</TD>
    <TD>clkin_period=5000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_io=2.0V</TD>
    <TD>memory_type=SODIMM</TD>
    <TD>memory_part=mt8ktf51264hz-1g6</TD>
    <TD>dq_width=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>ecc=OFF</TD>
    <TD>data_mask=1</TD>
    <TD>ordering=NORM</TD>
    <TD>burst_mode=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>burst_type=SEQ</TD>
    <TD>ca_mirror=OFF</TD>
    <TD>output_drv=HIGH</TD>
    <TD>use_cs_port=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_odt_port=1</TD>
    <TD>rtt_nom=40</TD>
    <TD>memory_address_map=BANK_ROW_COLUMN</TD>
    <TD>refclk_freq=200</TD>
</TR><TR ALIGN='LEFT'>    <TD>debug_port=OFF</TD>
    <TD>internal_vref=0</TD>
    <TD>sysclk_type=DIFFERENTIAL</TD>
    <TD>refclk_type=USE_SYSTEM_CLOCK</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pcie_7x_v3_2_1/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>core_container=false</TD>
    <TD>link_cap_max_link_speed=2</TD>
    <TD>link_cap_max_link_width=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_cap_device_port_type=0000</TD>
    <TD>dev_cap_max_payload_supported=1</TD>
    <TD>user_clk_freq=4</TD>
    <TD>ref_clk_freq=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>msi_cap_on=TRUE</TD>
    <TD>msi_cap_multimsgcap=0</TD>
    <TD>msi_cap_multimsg_extension=0</TD>
    <TD>msix_cap_on=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>tl_tx_ram_raddr_latency=0</TD>
    <TD>tl_tx_ram_rdata_latency=2</TD>
    <TD>tl_rx_ram_raddr_latency=0</TD>
    <TD>tl_rx_ram_rdata_latency=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>tl_rx_ram_write_latency=0</TD>
    <TD>vc0_tx_lastpacket=28</TD>
    <TD>vc0_rx_ram_limit=3FF</TD>
    <TD>vc0_total_credits_ph=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>vc0_total_credits_pd=32</TD>
    <TD>vc0_total_credits_nph=4</TD>
    <TD>vc0_total_credits_npd=8</TD>
    <TD>vc0_total_credits_ch=72</TD>
</TR><TR ALIGN='LEFT'>    <TD>vc0_total_credits_cd=370</TD>
    <TD>vc0_cpl_infinite=TRUE</TD>
    <TD>dev_cap_phantom_functions_support=0</TD>
    <TD>dev_cap_ext_tag_supported=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>link_status_slot_clock_config=TRUE</TD>
    <TD>disable_lane_reversal=TRUE</TD>
    <TD>disable_scrambling=FALSE</TD>
    <TD>dsn_cap_on=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>revision_id=00</TD>
    <TD>vc_cap_on=FALSE</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_power</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-verbose=default::[not_specified]</TD>
    <TD>-hier=default::power</TD>
    <TD>-no_propagation=default::[not_specified]</TD>
    <TD>-format=default::text</TD>
</TR><TR ALIGN='LEFT'>    <TD>-file=[specified]</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-xpe=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-vid=default::[not_specified]</TD>
    <TD>-append=default::[not_specified]</TD>
    <TD>-l=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>customer=TBD</TD>
    <TD>customer_class=TBD</TD>
    <TD>flow_state=routed</TD>
    <TD>family=virtex7</TD>
</TR><TR ALIGN='LEFT'>    <TD>die=xc7vx485tffg1761-2</TD>
    <TD>package=ffg1761</TD>
    <TD>speedgrade=-2</TD>
    <TD>version=2015.4</TD>
</TR><TR ALIGN='LEFT'>    <TD>platform=lin64</TD>
    <TD>temp_grade=commercial</TD>
    <TD>process=typical</TD>
    <TD>simulation_file=None</TD>
</TR><TR ALIGN='LEFT'>    <TD>netlist_net_matched=NA</TD>
    <TD>pct_clock_constrained=46.189999</TD>
    <TD>pct_inputs_defined=1</TD>
    <TD>user_junc_temp=34.6 (C)</TD>
</TR><TR ALIGN='LEFT'>    <TD>ambient_temp=25.0 (C)</TD>
    <TD>user_effective_thetaja=1.1</TD>
    <TD>airflow=250 (LFM)</TD>
    <TD>heatsink=medium (Medium Profile)</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_thetasa=2.2 (C/W)</TD>
    <TD>board_selection=medium (10&quot;x10&quot;)</TD>
    <TD>board_layers=12to15 (12 to 15 Layers)</TD>
    <TD>user_thetajb=2.1 (C/W)</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_board_temp=25.0 (C)</TD>
    <TD>junction_temp=34.6 (C)</TD>
    <TD>input_toggle=12.500000</TD>
    <TD>output_toggle=12.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>bi-dir_toggle=12.500000</TD>
    <TD>output_enable=1.000000</TD>
    <TD>bidir_output_enable=1.000000</TD>
    <TD>output_load=5.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>ff_toggle=12.500000</TD>
    <TD>ram_enable=50.000000</TD>
    <TD>ram_write=50.000000</TD>
    <TD>dsp_output_toggle=12.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>set/reset_probability=0.000000</TD>
    <TD>enable_probability=0.990000</TD>
    <TD>toggle_rate=False</TD>
    <TD>signal_rate=False</TD>
</TR><TR ALIGN='LEFT'>    <TD>static_prob=False</TD>
    <TD>read_saif=False</TD>
    <TD>on-chip_power=8.389241</TD>
    <TD>dynamic=8.031559</TD>
</TR><TR ALIGN='LEFT'>    <TD>effective_thetaja=1.1</TD>
    <TD>thetasa=2.2 (C/W)</TD>
    <TD>thetajb=2.1 (C/W)</TD>
    <TD>off-chip_power=0.454245</TD>
</TR><TR ALIGN='LEFT'>    <TD>clocks=0.696435</TD>
    <TD>logic=0.718901</TD>
    <TD>signals=1.273170</TD>
    <TD>bram=0.547421</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcm=0.324281</TD>
    <TD>pll=0.133246</TD>
    <TD>i/o=1.095142</TD>
    <TD>gtx=2.536704</TD>
</TR><TR ALIGN='LEFT'>    <TD>phaser=0.660954</TD>
    <TD>xadc=0.003880</TD>
    <TD>=0.082000</TD>
    <TD>devstatic=0.357681</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccint_voltage=1.000000</TD>
    <TD>vccint_total_current=3.950626</TD>
    <TD>vccint_dynamic_current=3.740280</TD>
    <TD>vccint_static_current=0.210346</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_voltage=1.800000</TD>
    <TD>vccaux_total_current=0.569082</TD>
    <TD>vccaux_dynamic_current=0.529216</TD>
    <TD>vccaux_static_current=0.039866</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco33_voltage=3.300000</TD>
    <TD>vcco33_total_current=0.000000</TD>
    <TD>vcco33_dynamic_current=0.000000</TD>
    <TD>vcco33_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco25_voltage=2.500000</TD>
    <TD>vcco25_total_current=0.000000</TD>
    <TD>vcco25_dynamic_current=0.000000</TD>
    <TD>vcco25_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco18_voltage=1.800000</TD>
    <TD>vcco18_total_current=0.001000</TD>
    <TD>vcco18_dynamic_current=0.000000</TD>
    <TD>vcco18_static_current=0.001000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco15_voltage=1.500000</TD>
    <TD>vcco15_total_current=0.724814</TD>
    <TD>vcco15_dynamic_current=0.723814</TD>
    <TD>vcco15_static_current=0.001000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco135_voltage=1.350000</TD>
    <TD>vcco135_total_current=0.000000</TD>
    <TD>vcco135_dynamic_current=0.000000</TD>
    <TD>vcco135_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco12_voltage=1.200000</TD>
    <TD>vcco12_total_current=0.000000</TD>
    <TD>vcco12_dynamic_current=0.000000</TD>
    <TD>vcco12_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_io_voltage=2.000000</TD>
    <TD>vccaux_io_total_current=0.218127</TD>
    <TD>vccaux_io_dynamic_current=0.218127</TD>
    <TD>vccaux_io_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccbram_voltage=1.000000</TD>
    <TD>vccbram_total_current=0.038986</TD>
    <TD>vccbram_dynamic_current=0.020975</TD>
    <TD>vccbram_static_current=0.018011</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtavcc_voltage=1.000000</TD>
    <TD>mgtavcc_total_current=1.219849</TD>
    <TD>mgtavcc_dynamic_current=1.210832</TD>
    <TD>mgtavcc_static_current=0.009017</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtavtt_voltage=1.200000</TD>
    <TD>mgtavtt_total_current=0.871222</TD>
    <TD>mgtavtt_dynamic_current=0.863560</TD>
    <TD>mgtavtt_static_current=0.007662</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtvccaux_voltage=1.800000</TD>
    <TD>mgtvccaux_total_current=0.000030</TD>
    <TD>mgtvccaux_dynamic_current=0.000000</TD>
    <TD>mgtvccaux_static_current=0.000030</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtzvccl_voltage=1.075000</TD>
    <TD>mgtzvccl_total_current=0.000000</TD>
    <TD>mgtzvccl_dynamic_current=0.000000</TD>
    <TD>mgtzvccl_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtzavcc_voltage=1.075000</TD>
    <TD>mgtzavcc_total_current=0.000000</TD>
    <TD>mgtzavcc_dynamic_current=0.000000</TD>
    <TD>mgtzavcc_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtzvcch_voltage=1.800000</TD>
    <TD>mgtzvcch_total_current=0.000000</TD>
    <TD>mgtzvcch_dynamic_current=0.000000</TD>
    <TD>mgtzvcch_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccadc_voltage=1.800000</TD>
    <TD>vccadc_total_current=0.021600</TD>
    <TD>vccadc_dynamic_current=0.001600</TD>
    <TD>vccadc_static_current=0.020000</TD>
</TR><TR ALIGN='LEFT'>    <TD>confidence_level_design_state=High</TD>
    <TD>confidence_level_clock_activity=High</TD>
    <TD>confidence_level_io_activity=Low</TD>
    <TD>confidence_level_internal_activity=Medium</TD>
</TR><TR ALIGN='LEFT'>    <TD>confidence_level_device_models=High</TD>
    <TD>confidence_level_overall=Low</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_utilization</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>slice_logic</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>slice_luts_used=104857</TD>
    <TD>slice_luts_fixed=0</TD>
    <TD>slice_luts_available=303600</TD>
    <TD>slice_luts_util_percentage=34.54</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=81016</TD>
    <TD>lut_as_logic_fixed=0</TD>
    <TD>lut_as_logic_available=303600</TD>
    <TD>lut_as_logic_util_percentage=26.69</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_used=23841</TD>
    <TD>lut_as_memory_fixed=0</TD>
    <TD>lut_as_memory_available=130800</TD>
    <TD>lut_as_memory_util_percentage=18.23</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_distributed_ram_used=23654</TD>
    <TD>lut_as_distributed_ram_fixed=0</TD>
    <TD>lut_as_shift_register_used=187</TD>
    <TD>lut_as_shift_register_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_used=63636</TD>
    <TD>slice_registers_fixed=0</TD>
    <TD>slice_registers_available=607200</TD>
    <TD>slice_registers_util_percentage=10.48</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_flip_flop_used=63636</TD>
    <TD>register_as_flip_flop_fixed=0</TD>
    <TD>register_as_flip_flop_available=607200</TD>
    <TD>register_as_flip_flop_util_percentage=10.48</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_latch_used=0</TD>
    <TD>register_as_latch_fixed=0</TD>
    <TD>register_as_latch_available=607200</TD>
    <TD>register_as_latch_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>f7_muxes_used=5966</TD>
    <TD>f7_muxes_fixed=0</TD>
    <TD>f7_muxes_available=151800</TD>
    <TD>f7_muxes_util_percentage=3.93</TD>
</TR><TR ALIGN='LEFT'>    <TD>f8_muxes_used=1940</TD>
    <TD>f8_muxes_fixed=0</TD>
    <TD>f8_muxes_available=75900</TD>
    <TD>f8_muxes_util_percentage=2.56</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_used=31736</TD>
    <TD>slice_fixed=0</TD>
    <TD>slice_available=75900</TD>
    <TD>slice_util_percentage=41.81</TD>
</TR><TR ALIGN='LEFT'>    <TD>slicel_used=17145</TD>
    <TD>slicel_fixed=0</TD>
    <TD>slicem_used=14591</TD>
    <TD>slicem_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=81016</TD>
    <TD>lut_as_logic_fixed=0</TD>
    <TD>lut_as_logic_available=303600</TD>
    <TD>lut_as_logic_util_percentage=26.69</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_output_only_used=4</TD>
    <TD>using_o5_output_only_fixed=</TD>
    <TD>using_o6_output_only_used=68475</TD>
    <TD>using_o6_output_only_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_used=12537</TD>
    <TD>using_o5_and_o6_fixed=</TD>
    <TD>lut_as_memory_used=23841</TD>
    <TD>lut_as_memory_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_available=130800</TD>
    <TD>lut_as_memory_util_percentage=18.23</TD>
    <TD>lut_as_distributed_ram_used=23654</TD>
    <TD>lut_as_distributed_ram_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_output_only_used=0</TD>
    <TD>using_o5_output_only_fixed=</TD>
    <TD>using_o6_output_only_used=38</TD>
    <TD>using_o6_output_only_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_used=23616</TD>
    <TD>using_o5_and_o6_fixed=</TD>
    <TD>lut_as_shift_register_used=187</TD>
    <TD>lut_as_shift_register_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_output_only_used=8</TD>
    <TD>using_o5_output_only_fixed=</TD>
    <TD>using_o6_output_only_used=66</TD>
    <TD>using_o6_output_only_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_used=113</TD>
    <TD>using_o5_and_o6_fixed=</TD>
    <TD>lut_flip_flop_pairs_used=114936</TD>
    <TD>lut_flip_flop_pairs_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_flip_flop_pairs_available=303600</TD>
    <TD>lut_flip_flop_pairs_util_percentage=37.86</TD>
    <TD>fully_used_lut_ff_pairs_used=46513</TD>
    <TD>fully_used_lut_ff_pairs_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_ff_pairs_with_unused_lut_used=10091</TD>
    <TD>lut_ff_pairs_with_unused_lut_fixed=</TD>
    <TD>lut_ff_pairs_with_unused_flip_flop_used=58332</TD>
    <TD>lut_ff_pairs_with_unused_flip_flop_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>unique_control_sets_used=1159</TD>
    <TD>minimum_number_of_registers_lost_to_control_set_restriction_used=2548(Lost)</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>memory</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>block_ram_tile_used=292</TD>
    <TD>block_ram_tile_fixed=0</TD>
    <TD>block_ram_tile_available=1030</TD>
    <TD>block_ram_tile_util_percentage=28.35</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36_fifo_used=269</TD>
    <TD>ramb36_fifo_fixed=4</TD>
    <TD>ramb36_fifo_available=1030</TD>
    <TD>ramb36_fifo_util_percentage=26.12</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1_only_used=269</TD>
    <TD>ramb18_used=46</TD>
    <TD>ramb18_fixed=0</TD>
    <TD>ramb18_available=2060</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18_util_percentage=2.23</TD>
    <TD>ramb18e1_only_used=46</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>dsp</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>dsps_used=0</TD>
    <TD>dsps_fixed=0</TD>
    <TD>dsps_available=2800</TD>
    <TD>dsps_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clocking</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufgctrl_used=10</TD>
    <TD>bufgctrl_fixed=0</TD>
    <TD>bufgctrl_available=32</TD>
    <TD>bufgctrl_util_percentage=31.25</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufio_used=0</TD>
    <TD>bufio_fixed=0</TD>
    <TD>bufio_available=56</TD>
    <TD>bufio_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme2_adv_used=3</TD>
    <TD>mmcme2_adv_fixed=1</TD>
    <TD>mmcme2_adv_available=14</TD>
    <TD>mmcme2_adv_util_percentage=21.43</TD>
</TR><TR ALIGN='LEFT'>    <TD>plle2_adv_used=1</TD>
    <TD>plle2_adv_fixed=1</TD>
    <TD>plle2_adv_available=14</TD>
    <TD>plle2_adv_util_percentage=7.14</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufmrce_used=0</TD>
    <TD>bufmrce_fixed=0</TD>
    <TD>bufmrce_available=28</TD>
    <TD>bufmrce_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufhce_used=1</TD>
    <TD>bufhce_fixed=0</TD>
    <TD>bufhce_available=168</TD>
    <TD>bufhce_util_percentage=0.60</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufr_used=0</TD>
    <TD>bufr_fixed=0</TD>
    <TD>bufr_available=56</TD>
    <TD>bufr_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>specific_feature</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bscane2_used=0</TD>
    <TD>bscane2_fixed=0</TD>
    <TD>bscane2_available=4</TD>
    <TD>bscane2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>capturee2_used=0</TD>
    <TD>capturee2_fixed=0</TD>
    <TD>capturee2_available=1</TD>
    <TD>capturee2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>dna_port_used=0</TD>
    <TD>dna_port_fixed=0</TD>
    <TD>dna_port_available=1</TD>
    <TD>dna_port_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>efuse_usr_used=0</TD>
    <TD>efuse_usr_fixed=0</TD>
    <TD>efuse_usr_available=1</TD>
    <TD>efuse_usr_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>frame_ecce2_used=0</TD>
    <TD>frame_ecce2_fixed=0</TD>
    <TD>frame_ecce2_available=1</TD>
    <TD>frame_ecce2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>icape2_used=0</TD>
    <TD>icape2_fixed=0</TD>
    <TD>icape2_available=2</TD>
    <TD>icape2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_2_1_used=1</TD>
    <TD>pcie_2_1_fixed=1</TD>
    <TD>pcie_2_1_available=4</TD>
    <TD>pcie_2_1_util_percentage=25.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>startupe2_used=0</TD>
    <TD>startupe2_fixed=0</TD>
    <TD>startupe2_available=1</TD>
    <TD>startupe2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>xadc_used=1</TD>
    <TD>xadc_fixed=0</TD>
    <TD>xadc_available=1</TD>
    <TD>xadc_util_percentage=100.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>primitives</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>fdre_used=62351</TD>
    <TD>fdre_functional_category=Flop &amp; Latch</TD>
    <TD>ramd32_used=35426</TD>
    <TD>ramd32_functional_category=Distributed Memory</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut4_used=30849</TD>
    <TD>lut4_functional_category=LUT</TD>
    <TD>lut3_used=30558</TD>
    <TD>lut3_functional_category=LUT</TD>
</TR><TR ALIGN='LEFT'>    <TD>rams32_used=11808</TD>
    <TD>rams32_functional_category=Distributed Memory</TD>
    <TD>lut2_used=11796</TD>
    <TD>lut2_functional_category=LUT</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut6_used=10332</TD>
    <TD>lut6_functional_category=LUT</TD>
    <TD>lut5_used=9051</TD>
    <TD>lut5_functional_category=LUT</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf7_used=5966</TD>
    <TD>muxf7_functional_category=MuxFx</TD>
    <TD>carry4_used=4095</TD>
    <TD>carry4_functional_category=CarryLogic</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf8_used=1940</TD>
    <TD>muxf8_functional_category=MuxFx</TD>
    <TD>fdse_used=1047</TD>
    <TD>fdse_functional_category=Flop &amp; Latch</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut1_used=967</TD>
    <TD>lut1_functional_category=LUT</TD>
    <TD>ramb36e1_used=269</TD>
    <TD>ramb36e1_functional_category=Block Memory</TD>
</TR><TR ALIGN='LEFT'>    <TD>srl16e_used=244</TD>
    <TD>srl16e_functional_category=Distributed Memory</TD>
    <TD>fdce_used=157</TD>
    <TD>fdce_functional_category=Flop &amp; Latch</TD>
</TR><TR ALIGN='LEFT'>    <TD>oserdese2_used=105</TD>
    <TD>oserdese2_functional_category=IO</TD>
    <TD>fdpe_used=81</TD>
    <TD>fdpe_functional_category=Flop &amp; Latch</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuft_dcien_used=64</TD>
    <TD>obuft_dcien_functional_category=IO</TD>
    <TD>iserdese2_used=64</TD>
    <TD>iserdese2_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>idelaye2_finedelay_used=64</TD>
    <TD>idelaye2_finedelay_functional_category=IO</TD>
    <TD>ibuf_ibufdisable_used=64</TD>
    <TD>ibuf_ibufdisable_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>srlc32e_used=56</TD>
    <TD>srlc32e_functional_category=Distributed Memory</TD>
    <TD>ramb18e1_used=46</TD>
    <TD>ramb18e1_functional_category=Block Memory</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuf_used=42</TD>
    <TD>obuf_functional_category=IO</TD>
    <TD>ramd64e_used=36</TD>
    <TD>ramd64e_functional_category=Distributed Memory</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibuf_used=19</TD>
    <TD>ibuf_functional_category=IO</TD>
    <TD>oddr_used=17</TD>
    <TD>oddr_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuftds_dcien_used=16</TD>
    <TD>obuftds_dcien_functional_category=IO</TD>
    <TD>ibufds_ibufdisable_int_used=16</TD>
    <TD>ibufds_ibufdisable_int_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>phaser_out_phy_used=11</TD>
    <TD>phaser_out_phy_functional_category=IO</TD>
    <TD>out_fifo_used=11</TD>
    <TD>out_fifo_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>inv_used=9</TD>
    <TD>inv_functional_category=LUT</TD>
    <TD>bufg_used=9</TD>
    <TD>bufg_functional_category=Clock</TD>
</TR><TR ALIGN='LEFT'>    <TD>phaser_in_phy_used=8</TD>
    <TD>phaser_in_phy_functional_category=IO</TD>
    <TD>obuft_used=8</TD>
    <TD>obuft_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>in_fifo_used=8</TD>
    <TD>in_fifo_functional_category=IO</TD>
    <TD>iddr_used=8</TD>
    <TD>iddr_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>gtxe2_channel_used=8</TD>
    <TD>gtxe2_channel_functional_category=IO</TD>
    <TD>phy_control_used=3</TD>
    <TD>phy_control_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>phaser_ref_used=3</TD>
    <TD>phaser_ref_functional_category=IO</TD>
    <TD>mmcme2_adv_used=3</TD>
    <TD>mmcme2_adv_functional_category=Clock</TD>
</TR><TR ALIGN='LEFT'>    <TD>obufds_used=2</TD>
    <TD>obufds_functional_category=IO</TD>
    <TD>idelayctrl_used=2</TD>
    <TD>idelayctrl_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>gtxe2_common_used=2</TD>
    <TD>gtxe2_common_functional_category=IO</TD>
    <TD>xadc_used=1</TD>
    <TD>xadc_functional_category=Others</TD>
</TR><TR ALIGN='LEFT'>    <TD>plle2_adv_used=1</TD>
    <TD>plle2_adv_functional_category=Clock</TD>
    <TD>pcie_2_1_used=1</TD>
    <TD>pcie_2_1_functional_category=Specialized Resource</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds_gte2_used=1</TD>
    <TD>ibufds_gte2_functional_category=IO</TD>
    <TD>ibufds_used=1</TD>
    <TD>ibufds_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufh_used=1</TD>
    <TD>bufh_functional_category=Clock</TD>
    <TD>bufgctrl_used=1</TD>
    <TD>bufgctrl_functional_category=Clock</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>io_standard</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>lvds=0</TD>
    <TD>diff_hsul_12_dci=0</TD>
    <TD>diff_sstl12_t_dci=0</TD>
    <TD>diff_sstl12_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl135_t_dci=0</TD>
    <TD>diff_sstl135_dci=0</TD>
    <TD>diff_sstl15_t_dci=1</TD>
    <TD>diff_sstl15_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl18_ii_t_dci=0</TD>
    <TD>diff_sstl18_ii_dci=0</TD>
    <TD>diff_sstl18_i_dci=0</TD>
    <TD>diff_hstl_ii_t_dci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_ii_18=1</TD>
    <TD>diff_hstl_ii_dci_18=0</TD>
    <TD>diff_hstl_i_18=0</TD>
    <TD>diff_hstl_i_dci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_ii=0</TD>
    <TD>diff_hstl_ii_t_dci=0</TD>
    <TD>diff_hstl_i=0</TD>
    <TD>hstl_ii_t_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_ii_dci=0</TD>
    <TD>hstl_i_dci=0</TD>
    <TD>hstl_ii=0</TD>
    <TD>hstl_i=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvdci_dv2_15=0</TD>
    <TD>lvdci_dv2_18=0</TD>
    <TD>hslvdci_15=0</TD>
    <TD>hslvdci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hsul_12_dci=0</TD>
    <TD>lvcmos15=1</TD>
    <TD>lvcmos18=1</TD>
    <TD>diff_hstl_ii_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl12_t_dci=0</TD>
    <TD>lvcmos12=0</TD>
    <TD>hsul_12=0</TD>
    <TD>lvdci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvdci_15=0</TD>
    <TD>hstl_i_18=0</TD>
    <TD>hstl_ii_18=0</TD>
    <TD>hstl_i_dci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_ii_dci_18=0</TD>
    <TD>hstl_ii_t_dci_18=0</TD>
    <TD>hstl_i_12=0</TD>
    <TD>sstl18_i=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl18_ii=0</TD>
    <TD>sstl15=1</TD>
    <TD>sstl135=0</TD>
    <TD>diff_sstl18_i=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl12=0</TD>
    <TD>diff_sstl18_ii=0</TD>
    <TD>sstl18_i_dci=0</TD>
    <TD>diff_sstl15=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl18_ii_dci=0</TD>
    <TD>sstl18_ii_t_dci=0</TD>
    <TD>diff_sstl135=0</TD>
    <TD>sstl15_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl15_t_dci=1</TD>
    <TD>diff_sstl12=0</TD>
    <TD>sstl135_dci=0</TD>
    <TD>diff_hsul_12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl135_t_dci=0</TD>
    <TD>diff_hstl_i_dci=0</TD>
    <TD>sstl12_dci=0</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>router</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>lut=106927</TD>
    <TD>ff=63726</TD>
    <TD>bram36=269</TD>
    <TD>bram18=46</TD>
</TR><TR ALIGN='LEFT'>    <TD>ctrls=1277</TD>
    <TD>dsp=0</TD>
    <TD>iob=119</TD>
    <TD>bufg=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>global_clocks=10</TD>
    <TD>pll=1</TD>
    <TD>bufr=0</TD>
    <TD>nets=246769</TD>
</TR><TR ALIGN='LEFT'>    <TD>movable_instances=219159</TD>
    <TD>pins=1555193</TD>
    <TD>bogomips=6984</TD>
    <TD>high_fanout_nets=275</TD>
</TR><TR ALIGN='LEFT'>    <TD>effort=2</TD>
    <TD>threads=8</TD>
    <TD>router_timing_driven=1</TD>
    <TD>timing_constraints_exist=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>congestion_level=2</TD>
    <TD>estimated_expansions=209265138</TD>
    <TD>actual_expansions=1262610</TD>
    <TD>router_runtime=514.400000</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>synthesis</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-part=xc7vx485tffg1761-2</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-top=top</TD>
    <TD>-include_dirs=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-generic=default::[not_specified]</TD>
    <TD>-verilog_define=default::[not_specified]</TD>
    <TD>-constrset=default::[not_specified]</TD>
    <TD>-seu_protect=default::none</TD>
</TR><TR ALIGN='LEFT'>    <TD>-flatten_hierarchy=default::rebuilt</TD>
    <TD>-gated_clock_conversion=default::off</TD>
    <TD>-directive=default::default</TD>
    <TD>-rtl=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-link_dcps=default::[not_specified]</TD>
    <TD>-rtl_load_constraints=default::[not_specified]</TD>
    <TD>-bufg=default::12</TD>
    <TD>-fanout_limit=400</TD>
</TR><TR ALIGN='LEFT'>    <TD>-shreg_min_size=5</TD>
    <TD>-mode=default::default</TD>
    <TD>-fsm_extraction=one_hot</TD>
    <TD>-keep_equivalent_registers=[specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-resource_sharing=off</TD>
    <TD>-cascade_dsp=default::auto</TD>
    <TD>-control_set_opt_threshold=default::auto</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>elapsed=00:05:16s</TD>
    <TD>memory_peak=2447.977MB</TD>
    <TD>memory_gain=1529.574MB</TD>
    <TD>hls_ip=0</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
</BODY>
</HTML>
