{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745501740350 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745501740350 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 24 21:35:40 2025 " "Processing started: Thu Apr 24 21:35:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745501740350 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745501740350 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_FSK -c top_FSK " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_FSK -c top_FSK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745501740350 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745501740424 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745501740424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/da_wave_send.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/da_wave_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 da_wave_send " "Found entity 1: da_wave_send" {  } { { "../rtl/da_wave_send.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/da_wave_send.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745501743866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745501743866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSK " "Found entity 1: FSK" {  } { { "../rtl/FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745501743866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745501743866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_FSK " "Found entity 1: top_FSK" {  } { { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745501743867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745501743867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ipcore/pll/pll.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/pll/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745501743867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745501743867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/rom/rom_256x8b.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/rom/rom_256x8b.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_256x8b " "Found entity 1: rom_256x8b" {  } { { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745501743868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745501743868 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_n FSK.v(36) " "Verilog HDL Implicit Net warning at FSK.v(36): created implicit net for \"rst_n\"" {  } { { "../rtl/FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745501743868 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "_rd_address_A FSK.v(38) " "Verilog HDL Implicit Net warning at FSK.v(38): created implicit net for \"_rd_address_A\"" {  } { { "../rtl/FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745501743868 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "_rd_address_B FSK.v(47) " "Verilog HDL Implicit Net warning at FSK.v(47): created implicit net for \"_rd_address_B\"" {  } { { "../rtl/FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745501743868 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_n top_FSK.v(11) " "Verilog HDL Implicit Net warning at top_FSK.v(11): created implicit net for \"rst_n\"" {  } { { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745501743868 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_100m top_FSK.v(15) " "Verilog HDL Implicit Net warning at top_FSK.v(15): created implicit net for \"clk_100m\"" {  } { { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745501743868 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_10m top_FSK.v(16) " "Verilog HDL Implicit Net warning at top_FSK.v(16): created implicit net for \"clk_10m\"" {  } { { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745501743868 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "locked top_FSK.v(17) " "Verilog HDL Implicit Net warning at top_FSK.v(17): created implicit net for \"locked\"" {  } { { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745501743868 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_FSK " "Elaborating entity \"top_FSK\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745501743892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:u_pll " "Elaborating entity \"pll\" for hierarchy \"pll:u_pll\"" {  } { { "../rtl/top_FSK.v" "u_pll" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745501743895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:u_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:u_pll\|altpll:altpll_component\"" {  } { { "ipcore/pll/pll.v" "altpll_component" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/pll/pll.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745501743911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:u_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:u_pll\|altpll:altpll_component\"" {  } { { "ipcore/pll/pll.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/pll/pll.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745501743911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:u_pll\|altpll:altpll_component " "Instantiated megafunction \"pll:u_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743911 ""}  } { { "ipcore/pll/pll.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/pll/pll.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745501743911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745501743930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745501743930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745501743931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSK FSK:u_FSK " "Elaborating entity \"FSK\" for hierarchy \"FSK:u_FSK\"" {  } { { "../rtl/top_FSK.v" "u_FSK" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745501743931 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 FSK.v(31) " "Verilog HDL assignment warning at FSK.v(31): truncated value with size 8 to match size of target (1)" {  } { { "../rtl/FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745501743932 "|top_FSK|FSK:u_FSK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_wave_send FSK:u_FSK\|da_wave_send:u_da_wave_send_A " "Elaborating entity \"da_wave_send\" for hierarchy \"FSK:u_FSK\|da_wave_send:u_da_wave_send_A\"" {  } { { "../rtl/FSK.v" "u_da_wave_send_A" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745501743934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_wave_send FSK:u_FSK\|da_wave_send:u_da_wave_send_B " "Elaborating entity \"da_wave_send\" for hierarchy \"FSK:u_FSK\|da_wave_send:u_da_wave_send_B\"" {  } { { "../rtl/FSK.v" "u_da_wave_send_B" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745501743934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_256x8b FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A " "Elaborating entity \"rom_256x8b\" for hierarchy \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\"" {  } { { "../rtl/FSK.v" "u_rom_256x8b_A" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745501743937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom/rom_256x8b.v" "altsyncram_component" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745501743946 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745501743946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component " "Instantiated megafunction \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dds_256x8b_wave.mif " "Parameter \"init_file\" = \"dds_256x8b_wave.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745501743946 ""}  } { { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745501743946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gla1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gla1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gla1 " "Found entity 1: altsyncram_gla1" {  } { { "db/altsyncram_gla1.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/altsyncram_gla1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745501743964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745501743964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gla1 FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated " "Elaborating entity \"altsyncram_gla1\" for hierarchy \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745501743964 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FSK:u_FSK\|rst_n " "Net \"FSK:u_FSK\|rst_n\" is missing source, defaulting to GND" {  } { { "../rtl/FSK.v" "rst_n" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745501743975 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1745501743975 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FSK:u_FSK\|rom_256x8b:u_rom_256x8b_B\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[1\] " "Synthesized away node \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_B\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_gla1.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/altsyncram_gla1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v" 82 0 0 } } { "../rtl/FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 62 0 0 } } { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745501743999 "|top_FSK|FSK:u_FSK|rom_256x8b:u_rom_256x8b_B|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FSK:u_FSK\|rom_256x8b:u_rom_256x8b_B\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[2\] " "Synthesized away node \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_B\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_gla1.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/altsyncram_gla1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v" 82 0 0 } } { "../rtl/FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 62 0 0 } } { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745501743999 "|top_FSK|FSK:u_FSK|rom_256x8b:u_rom_256x8b_B|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FSK:u_FSK\|rom_256x8b:u_rom_256x8b_B\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[3\] " "Synthesized away node \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_B\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_gla1.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/altsyncram_gla1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v" 82 0 0 } } { "../rtl/FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 62 0 0 } } { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745501743999 "|top_FSK|FSK:u_FSK|rom_256x8b:u_rom_256x8b_B|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FSK:u_FSK\|rom_256x8b:u_rom_256x8b_B\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[4\] " "Synthesized away node \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_B\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_gla1.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/altsyncram_gla1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v" 82 0 0 } } { "../rtl/FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 62 0 0 } } { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745501743999 "|top_FSK|FSK:u_FSK|rom_256x8b:u_rom_256x8b_B|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FSK:u_FSK\|rom_256x8b:u_rom_256x8b_B\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[5\] " "Synthesized away node \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_B\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_gla1.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/altsyncram_gla1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v" 82 0 0 } } { "../rtl/FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 62 0 0 } } { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745501743999 "|top_FSK|FSK:u_FSK|rom_256x8b:u_rom_256x8b_B|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FSK:u_FSK\|rom_256x8b:u_rom_256x8b_B\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[6\] " "Synthesized away node \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_B\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_gla1.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/altsyncram_gla1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v" 82 0 0 } } { "../rtl/FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 62 0 0 } } { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745501743999 "|top_FSK|FSK:u_FSK|rom_256x8b:u_rom_256x8b_B|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FSK:u_FSK\|rom_256x8b:u_rom_256x8b_B\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[7\] " "Synthesized away node \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_B\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_gla1.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/altsyncram_gla1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v" 82 0 0 } } { "../rtl/FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 62 0 0 } } { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745501743999 "|top_FSK|FSK:u_FSK|rom_256x8b:u_rom_256x8b_B|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[1\] " "Synthesized away node \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_gla1.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/altsyncram_gla1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v" 82 0 0 } } { "../rtl/FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 56 0 0 } } { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745501743999 "|top_FSK|FSK:u_FSK|rom_256x8b:u_rom_256x8b_A|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[2\] " "Synthesized away node \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_gla1.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/altsyncram_gla1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v" 82 0 0 } } { "../rtl/FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 56 0 0 } } { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745501743999 "|top_FSK|FSK:u_FSK|rom_256x8b:u_rom_256x8b_A|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[3\] " "Synthesized away node \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_gla1.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/altsyncram_gla1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v" 82 0 0 } } { "../rtl/FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 56 0 0 } } { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745501743999 "|top_FSK|FSK:u_FSK|rom_256x8b:u_rom_256x8b_A|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[4\] " "Synthesized away node \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_gla1.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/altsyncram_gla1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v" 82 0 0 } } { "../rtl/FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 56 0 0 } } { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745501743999 "|top_FSK|FSK:u_FSK|rom_256x8b:u_rom_256x8b_A|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[5\] " "Synthesized away node \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_gla1.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/altsyncram_gla1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v" 82 0 0 } } { "../rtl/FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 56 0 0 } } { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745501743999 "|top_FSK|FSK:u_FSK|rom_256x8b:u_rom_256x8b_A|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[6\] " "Synthesized away node \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_gla1.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/altsyncram_gla1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v" 82 0 0 } } { "../rtl/FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 56 0 0 } } { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745501743999 "|top_FSK|FSK:u_FSK|rom_256x8b:u_rom_256x8b_A|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[7\] " "Synthesized away node \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_gla1.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/altsyncram_gla1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v" 82 0 0 } } { "../rtl/FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 56 0 0 } } { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745501743999 "|top_FSK|FSK:u_FSK|rom_256x8b:u_rom_256x8b_A|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1745501743999 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1745501743999 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "da_data 0 " "Ignored assignment(s) for \"da_data\[0\]\" because \"da_data\" is not a bus or array" {  } { { "../rtl/top_FSK.v" "da_data" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 5 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1745501744240 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "da_data 1 " "Ignored assignment(s) for \"da_data\[1\]\" because \"da_data\" is not a bus or array" {  } { { "../rtl/top_FSK.v" "da_data" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 5 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1745501744240 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "da_data 2 " "Ignored assignment(s) for \"da_data\[2\]\" because \"da_data\" is not a bus or array" {  } { { "../rtl/top_FSK.v" "da_data" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 5 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1745501744240 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "da_data 3 " "Ignored assignment(s) for \"da_data\[3\]\" because \"da_data\" is not a bus or array" {  } { { "../rtl/top_FSK.v" "da_data" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 5 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1745501744240 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "da_data 4 " "Ignored assignment(s) for \"da_data\[4\]\" because \"da_data\" is not a bus or array" {  } { { "../rtl/top_FSK.v" "da_data" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 5 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1745501744240 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "da_data 5 " "Ignored assignment(s) for \"da_data\[5\]\" because \"da_data\" is not a bus or array" {  } { { "../rtl/top_FSK.v" "da_data" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 5 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1745501744240 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "da_data 6 " "Ignored assignment(s) for \"da_data\[6\]\" because \"da_data\" is not a bus or array" {  } { { "../rtl/top_FSK.v" "da_data" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 5 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1745501744240 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "da_data 7 " "Ignored assignment(s) for \"da_data\[7\]\" because \"da_data\" is not a bus or array" {  } { { "../rtl/top_FSK.v" "da_data" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 5 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1745501744240 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1745501744250 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1745501744304 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|ALTSYNCRAM 7 " "Removed 7 MSB VCC or GND address nodes from RAM block \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_A\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_gla1.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/altsyncram_gla1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v" 82 0 0 } } { "../rtl/FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 56 0 0 } } { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 30 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745501744523 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "FSK:u_FSK\|rom_256x8b:u_rom_256x8b_B\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|ALTSYNCRAM 7 " "Removed 7 MSB VCC or GND address nodes from RAM block \"FSK:u_FSK\|rom_256x8b:u_rom_256x8b_B\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_gla1.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/altsyncram_gla1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v" 82 0 0 } } { "../rtl/FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v" 62 0 0 } } { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 30 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745501744523 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745501744570 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745501744570 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745501744582 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745501744582 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1745501744582 ""} { "Info" "ICUT_CUT_TM_RAMS" "2 " "Implemented 2 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1745501744582 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1745501744582 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745501744582 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "639 " "Peak virtual memory: 639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745501744588 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 24 21:35:44 2025 " "Processing ended: Thu Apr 24 21:35:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745501744588 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745501744588 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745501744588 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745501744588 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1745501745499 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745501745499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 24 21:35:45 2025 " "Processing started: Thu Apr 24 21:35:45 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745501745499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1745501745499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_FSK -c top_FSK " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top_FSK -c top_FSK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1745501745499 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1745501745518 ""}
{ "Info" "0" "" "Project  = top_FSK" {  } {  } 0 0 "Project  = top_FSK" 0 0 "Fitter" 0 0 1745501745518 ""}
{ "Info" "0" "" "Revision = top_FSK" {  } {  } 0 0 "Revision = top_FSK" 0 0 "Fitter" 0 0 1745501745518 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1745501745549 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1745501745549 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_FSK EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"top_FSK\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1745501745551 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1745501745592 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1745501745592 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1745501745618 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1745501745618 ""}  } { { "db/pll_altpll.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1745501745618 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1745501745651 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1745501745653 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745501745671 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745501745671 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745501745671 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1745501745671 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/visier/altera_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/visier/altera_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745501745672 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/visier/altera_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/visier/altera_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745501745672 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/visier/altera_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/visier/altera_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745501745672 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/visier/altera_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/visier/altera_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745501745672 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/visier/altera_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/visier/altera_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745501745672 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1745501745672 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1745501745673 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1745501745673 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 5 " "No exact pin location assignment(s) for 2 pins of 5 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1745501745848 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_FSK.sdc " "Synopsys Design Constraints File file not found: 'top_FSK.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1745501745924 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1745501745925 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1745501745925 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1745501745925 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1745501745926 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1745501745926 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1745501745926 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745501745928 ""}  } { { "db/pll_altpll.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745501745928 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745501745928 ""}  } { { "db/pll_altpll.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745501745928 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1745501746004 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1745501746005 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1745501746005 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1745501746005 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1745501746005 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1745501746005 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1745501746005 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1745501746005 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1745501746005 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1745501746005 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1745501746005 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 1 1 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 1 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1745501746006 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1745501746006 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1745501746006 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 13 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1745501746006 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 17 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1745501746006 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 25 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1745501746006 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1745501746006 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1745501746006 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1745501746006 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1745501746006 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1745501746006 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1745501746006 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1745501746006 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745501746009 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1745501746010 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1745501746188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745501746200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1745501746205 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1745501746254 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745501746254 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1745501746340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1745501746499 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1745501746499 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1745501746510 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1745501746510 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1745501746510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745501746511 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1745501746561 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1745501746565 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1745501746635 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1745501746635 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1745501746708 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745501746880 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/output_files/top_FSK.fit.smsg " "Generated suppressed messages file /home/visier/FPGA_Porject/VisierCustom/12.FSK/par/output_files/top_FSK.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1745501747058 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2147 " "Peak virtual memory: 2147 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745501747168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 24 21:35:47 2025 " "Processing ended: Thu Apr 24 21:35:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745501747168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745501747168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745501747168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1745501747168 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1745501748097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745501748097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 24 21:35:48 2025 " "Processing started: Thu Apr 24 21:35:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745501748097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1745501748097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top_FSK -c top_FSK " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top_FSK -c top_FSK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1745501748097 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1745501748190 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1745501748330 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1745501748336 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "551 " "Peak virtual memory: 551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745501748365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 24 21:35:48 2025 " "Processing ended: Thu Apr 24 21:35:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745501748365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745501748365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745501748365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1745501748365 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1745501748998 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1745501749287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745501749287 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 24 21:35:49 2025 " "Processing started: Thu Apr 24 21:35:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745501749287 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1745501749287 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_FSK -c top_FSK " "Command: quartus_sta top_FSK -c top_FSK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1745501749287 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1745501749307 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "da_data\[0\] 0 " "Incompatible bus dimensions on node name \"da_data\[0\]\", expecting <= 0 dimension(s) " {  } { { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 5 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1745501749318 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "da_data\[1\] 0 " "Incompatible bus dimensions on node name \"da_data\[1\]\", expecting <= 0 dimension(s) " {  } { { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 5 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1745501749318 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "da_data\[2\] 0 " "Incompatible bus dimensions on node name \"da_data\[2\]\", expecting <= 0 dimension(s) " {  } { { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 5 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1745501749318 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "da_data\[3\] 0 " "Incompatible bus dimensions on node name \"da_data\[3\]\", expecting <= 0 dimension(s) " {  } { { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 5 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1745501749318 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "da_data\[4\] 0 " "Incompatible bus dimensions on node name \"da_data\[4\]\", expecting <= 0 dimension(s) " {  } { { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 5 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1745501749318 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "da_data\[5\] 0 " "Incompatible bus dimensions on node name \"da_data\[5\]\", expecting <= 0 dimension(s) " {  } { { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 5 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1745501749318 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "da_data\[6\] 0 " "Incompatible bus dimensions on node name \"da_data\[6\]\", expecting <= 0 dimension(s) " {  } { { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 5 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1745501749318 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "da_data\[7\] 0 " "Incompatible bus dimensions on node name \"da_data\[7\]\", expecting <= 0 dimension(s) " {  } { { "../rtl/top_FSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v" 5 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1745501749318 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1745501749338 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1745501749338 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745501749381 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745501749381 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_FSK.sdc " "Synopsys Design Constraints File file not found: 'top_FSK.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1745501749475 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1745501749475 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name sys_clk sys_clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name sys_clk sys_clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1745501749476 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1745501749476 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1745501749476 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745501749476 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1745501749476 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1745501749476 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1745501749476 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1745501749476 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1745501749477 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1745501749479 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745501749479 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745501749481 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745501749481 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745501749481 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745501749482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.733 " "Worst-case minimum pulse width slack is 4.733" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745501749482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745501749482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.733               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.733               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745501749482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.934               0.000 sys_clk  " "    9.934               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745501749482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745501749482 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1745501749483 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1745501749495 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1745501749586 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1745501749604 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745501749604 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745501749605 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745501749605 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745501749605 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745501749606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.728 " "Worst-case minimum pulse width slack is 4.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745501749606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745501749606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.728               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.728               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745501749606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.943               0.000 sys_clk  " "    9.943               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745501749606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745501749606 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1745501749607 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1745501749652 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745501749653 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745501749653 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745501749654 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745501749654 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.735 " "Worst-case minimum pulse width slack is 4.735" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745501749654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745501749654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.735               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.735               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745501749654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.594               0.000 sys_clk  " "    9.594               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745501749654 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745501749654 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1745501749809 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1745501749809 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "834 " "Peak virtual memory: 834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745501749817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 24 21:35:49 2025 " "Processing ended: Thu Apr 24 21:35:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745501749817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745501749817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745501749817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1745501749817 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1745501750695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745501750695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 24 21:35:50 2025 " "Processing started: Thu Apr 24 21:35:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745501750695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1745501750695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top_FSK -c top_FSK " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top_FSK -c top_FSK" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1745501750695 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1745501750808 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_FSK.vo /home/visier/FPGA_Porject/VisierCustom/12.FSK/par/simulation/questa/ simulation " "Generated file top_FSK.vo in folder \"/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1745501750824 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "794 " "Peak virtual memory: 794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745501750830 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 24 21:35:50 2025 " "Processing ended: Thu Apr 24 21:35:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745501750830 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745501750830 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745501750830 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1745501750830 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 53 s " "Quartus Prime Full Compilation was successful. 0 errors, 53 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1745501751402 ""}
