;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB <0, @2
	SPL 0, <332
	CMP -207, <-120
	SUB 2, @-10
	SPL @300, 90
	SUB -207, <-140
	DJN -1, @-20
	MOV -7, <-20
	SUB -127, 900
	MOV 0, 0
	MOV -7, <-20
	SUB -127, 900
	MOV 0, 0
	SUB 0, 6
	ADD <-30, 9
	SUB 21, @100
	SPL 0, <332
	SUB @121, 103
	SUB #112, 0
	SUB @2, @-10
	SUB 2, @-10
	SUB @121, 103
	SUB 21, @100
	SPL @300, 90
	MOV 0, 0
	JMN -7, @-20
	SUB #112, 0
	SUB #0, -33
	SPL 0, <332
	SUB #0, -33
	SUB #112, 0
	SUB #112, 0
	SUB 0, 6
	DJN -1, @-20
	SPL 0, <332
	SPL 0, <332
	SPL @300, 90
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	MOV 0, 0
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, #-24
	MOV -1, <-26
	MOV -16, <-20
	SUB @0, @2
	MOV -17, <-20
	MOV -17, <-20
	MOV -16, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	JMP -7, -20
	JMN <80, 5
	JMZ 80, 5
	JMZ 80, 5
	SUB #-3, 22
	SPL @30, 220
	SUB @127, @106
	SUB @107, 105
	JMP -1, @-26
	SUB -277, <120
	JMP 0, 5
	JMP 80, 5
	JMP 0, 20
	JMP 80, 5
	SUB -277, <120
	SUB -277, <120
	JMP 0, 20
	SUB #0, @2
	JMZ <190, 9
	CMP -287, <121
	JMP 0, 5
	MOV -16, <-20
	ADD 70, 51
	SUB 27, @12
	ADD 70, 51
	SPL 0, <-742
	JMP -1, @-26
	ADD -210, 80
	ADD #277, <1
	ADD #277, <1
	ADD #277, <1
	JMZ -7, -20
	JMP -1, @-26
	SUB @0, @2
	JMZ -7, -20
	MOV -17, <-20
	SLT #0, @2
	SUB @0, @2
	MOV -1, <-26
	MOV -17, <-20
