<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2//EN">
<HTML>
<HEAD>
    <!-- SGI_COMMENT COSMOCREATE -->
    <!-- SGI_COMMENT VERSION NUMBER="1.0.2" -->
    <TITLE>MCO Diagnostics </TITLE>
</HEAD>
<BODY>
<H2>
Summary of ICO/OCO ide diagnostics:</H2>
<PRE>

</PRE>
<P>
<B><FONT SIZE="4">1. MCO Basic Probe and Initialization functions 
(mco_probe.c, mco_fpga.c)</FONT></B></P>
<TABLE BORDER="4" CELLPADDING="4">
    <TR ALIGN="CENTER" VALIGN="MIDDLE">
        <TD><B><U>IDE command</U></B></TD>
        <TD><B><U>Function Name</U></B></TD>
        <TD><B><U>Description</U></B></TD>
    </TR>
    <TR>
        <TD><TT>mco_probe</TT></TD>
        <TD>mco_Probe</TD>
        <TD>probe for MCO board</TD>
    </TR>
    <TR>
        <TD><TT>mco_nic_check</TT></TD>
        <TD>mco_nic_check</TD>
        <TD>Check MCO board NICs (OCO Only!)</TD>
    </TR>
    <TR>
        <TD><TT>mco_initfpga</TT></TD>
        <TD>mco_Initfpga</TD>
        <TD>Initialize MCO Altera FPGAs</TD>
    </TR>
    <TR>
        <TD><TT>mco_indextest</TT></TD>
        <TD>mco_IndexTest</TD>
        <TD>Test MCO Index register</TD>
    </TR>
</TABLE>
<H2>
<B><FONT SIZE="4">2. VC2 Diagnostics (mco_vc2.c, mco_vc2_register.c)</FONT></B></H2>
<TABLE BORDER="4" CELLPADDING="4">
    <TR ALIGN="CENTER" VALIGN="MIDDLE">
        <TD><B><U>IDE command</U></B></TD>
        <TD><B><U>Function Name</U></B></TD>
        <TD><B><U>Description</U></B></TD>
    </TR>
    <TR>
        <TD>mco_VC2probe</TD>
        <TD>mco_VC2probe</TD>
        <TD>MCO VC2 probe and initialization</TD>
    </TR>
    <TR>
        <TD>mco_vc2internalreg</TD>
        <TD>mco_VC2InternalRegTest</TD>
        <TD>MCO VC2 Internal Register Tests</TD>
    </TR>
    <TR>
        <TD>mco_vc2addrsbus</TD>
        <TD>mco_VC2AddrsBusTest</TD>
        <TD>MCO VC2 Address Bus Test</TD>
    </TR>
    <TR>
        <TD><TT>mco_vc2databus</TT></TD>
        <TD>mco_VC2DataBusTest</TD>
        <TD>MCO VC2 Data Bus Test</TD>
    </TR>
    <TR>
        <TD>mco_vc2addrsuniq</TD>
        <TD>mco_VC2AddrsUniqTest</TD>
        <TD>MCO VC2 Address Uniqueness Test</TD>
    </TR>
    <TR>
        <TD>mco_vc2patrn</TD>
        <TD>mco_VC2PatrnTest</TD>
        <TD>MCO VC2 SRAM Pattern Test</TD>
    </TR>
    <TR>
        <TD>mco_setvof</TD>
        <TD>mco_SetVOF</TD>
        <TD>Load and start MGRAS and MCO VOF</TD>
    </TR>
    <TR>
        <TD>mco_loadvof</TD>
        <TD>mco_LoadVOF</TD>
        <TD>Load and start MCO VOF (no MGRAS)</TD>
    </TR>
    <TR>
        <TD>mgras_loadvof</TD>
        <TD>mgras_LoadVOF</TD>
        <TD>Load and start MGRAS VOF (no MCO)</TD>
    </TR>
    <TR>
        <TD>mgras_setgenlock</TD>
        <TD>mgras_setgenlock</TD>
        <TD>Turn on/off MRAS genlock</TD>
    </TR>
    <TR>
        <TD></TD>
        <TD></TD>
        <TD></TD>
    </TR>
    <TR>
        <TD><TT>mco_pokevc2</TT></TD>
        <TD>mco_PokeVC2</TD>
        <TD>Utility to write VC2 Reg Values</TD>
    </TR>
    <TR>
        <TD><TT>mco_peekvc2</TT></TD>
        <TD>mco_PeekVC2</TD>
        <TD>Utility to read VC2 Reg Values</TD>
    </TR>
    <TR>
        <TD><TT>mco_pokevc2ram</TT></TD>
        <TD>mco_PokeVC2Ram</TD>
        <TD>Utility to write VC2 SRAM</TD>
    </TR>
    <TR>
        <TD><TT>mco_peekvc2ram</TT></TD>
        <TD>mco_PeekVC2Ram</TD>
        <TD>Utility to read VC2 SRAM</TD>
    </TR>
</TABLE>
<H3>
3. MCO ADV7162 DAC Diagnostics (mco_7162.c)</H3>
<TABLE BORDER="4" CELLPADDING="4">
    <TR ALIGN="CENTER" VALIGN="MIDDLE">
        <TD><B><U>IDE command</U></B></TD>
        <TD><B><U>Function Name</U></B></TD>
        <TD><B><U>Description</U></B></TD>
    </TR>
    <TR>
        <TD><TT>mco_7162dacreset</TT></TD>
        <TD>mco_Dac7162Reset</TD>
        <TD>MCO 7162 reset</TD>
    </TR>
    <TR>
        <TD><TT>mco_7162dacload</TT></TD>
        <TD>mco_Load7162</TD>
        <TD>Init MCO 7162 for specified VOF</TD>
    </TR>
    <TR>
        <TD><TT>mco_7162probe</TT></TD>
        <TD>mco_Dac7162Probe</TD>
        <TD>MCO 7162 probe &amp; initialization</TD>
    </TR>
    <TR>
        <TD><TT>mco_7162ctrlreg</TT></TD>
        <TD>mco_Dac7162CtrlRegTest</TD>
        <TD>MCO 7162 Control Register Test</TD>
    </TR>
    <TR>
        <TD><TT>mco_7162modereg</TT></TD>
        <TD>mco_Dac7162ModeRegTest</TD>
        <TD WIDTH="160">MCO 7162 Mode Register Test</TD>
    </TR>
    <TR>
        <TD><TT>mco_7162addrreg</TT></TD>
        <TD>mco_Dac7162AddrRegTest</TD>
        <TD>MCO 7162 Address Register Test</TD>
    </TR>
    <TR>
        <TD><TT>mco_7162clrpaletteaddrUniq</TT></TD>
        <TD>mco_Dac7162ClrPaletteAddrUniqTest</TD>
        <TD>MCO 7162 Color Palette Address Uniqueness Test</TD>
    </TR>
    <TR>
        <TD><TT>mco_7162clrpalettewalkbit</TT></TD>
        <TD>mco_Dac7162ClrPaletteWalkBitTest</TD>
        <TD>MCO 7162 Color Palette Walking Bit Test</TD>
    </TR>
    <TR>
        <TD><TT>mco_7162clrpalettepatrn</TT></TD>
        <TD>mco_Dac7162ClrPalettePatrnTest</TD>
        <TD>MCO 7162 Color Palette Pattern Test</TD>
    </TR>
    <TR>
        <TD></TD>
        <TD></TD>
        <TD></TD>
    </TR>
    <TR>
        <TD><TT>mco_poke7162addr</TT></TD>
        <TD>mco_Poke7162Addr</TD>
        <TD>Utility to write 7162 Address Reg</TD>
    </TR>
    <TR>
        <TD><TT>mco_peek7162addr</TT></TD>
        <TD>mco_Peek7162Addr</TD>
        <TD>Utility to read 7162 Address Reg</TD>
    </TR>
    <TR>
        <TD><TT>mco_poke7162mode</TT></TD>
        <TD>mco_Poke7162Mode</TD>
        <TD>Utility to write 7162 Mode Reg</TD>
    </TR>
    <TR>
        <TD><TT>mco_peek7162mode</TT></TD>
        <TD>mco_Peek7162Mode</TD>
        <TD>Utility to read 7162 Mode Reg</TD>
    </TR>
    <TR>
        <TD><TT>mco_poke7162ctrl</TT></TD>
        <TD>mco_Poke7162Ctrl</TD>
        <TD>Utility to write 7162 Control Reg</TD>
    </TR>
    <TR>
        <TD><TT>mco_peek7162ctrl</TT></TD>
        <TD>mco_Peek7162Ctrl</TD>
        <TD>Utility to read 7162 Control Reg</TD>
    </TR>
    <TR>
        <TD><TT>mco_poke7162clrpalette</TT></TD>
        <TD>mco_Poke7162ClrPalette</TD>
        <TD>Utility to write 7162 Color Palette RAM</TD>
    </TR>
    <TR>
        <TD><TT>mco_peek7162clrpalette</TT></TD>
        <TD>mco_Peek7162ClrPalette</TD>
        <TD>Utility to read 7162 Color Palette RAM</TD>
    </TR>
</TABLE>
<H3>
4. MCO ADV473 DAC Diagnostics (mco_473.c)</H3>
<TABLE BORDER="4" CELLPADDING="4">
    <TR ALIGN="CENTER" VALIGN="MIDDLE">
        <TD><B><U>IDE command</U></B></TD>
        <TD><B><U>Function Name</U></B></TD>
        <TD><B><U>Description</U></B></TD>
    </TR>
    <TR>
        <TD><TT>mco_473probe</TT></TD>
        <TD>mco_Dac473Probe</TD>
        <TD>MCO 473 DAC probe and init</TD>
    </TR>
    <TR>
        <TD><TT>mco_473RAMaddrreg</TT></TD>
        <TD>mco_Dac473RAMAddrRegTest</TD>
        <TD>MCO 473 DAC RAM Address Register Test</TD>
    </TR>
    <TR>
        <TD><TT>mco_473Ovrlayaddrreg</TT></TD>
        <TD>mco_Dac473OverlayAddrRegTest</TD>
        <TD>MCO 473 DAC Overlay Address Register Test</TD>
    </TR>
    <TR>
        <TD><TT>mco_473clrpaletteaddrUniq</TT></TD>
        <TD>mco_Dac473ClrPaletteAddrUniqTest</TD>
        <TD WIDTH="160">MCO 473 DAC Color Palette Address Uniqueness 
            Test</TD>
    </TR>
    <TR>
        <TD><TT>mco_473clrpalettewalkbit</TT></TD>
        <TD>mco_Dac473ClrPaletteWalkBitTest</TD>
        <TD>MCO 473 DAC Color Palette Walking Bit Test</TD>
    </TR>
    <TR>
        <TD><TT>mco_473clrpalettepatrn</TT></TD>
        <TD>mco_Dac473ClrPalettePatrnTest</TD>
        <TD>MCO 473 DAC Color Palette Pattern Test</TD>
    </TR>
    <TR>
        <TD><TT>mco_473overlayaddrUniq</TT></TD>
        <TD>mco_Dac473OvrlayPaletteAddrUniqTest</TD>
        <TD>MCO 473 DAC Overlay Palette Address Uniqueness Test</TD>
    </TR>
    <TR>
        <TD><TT>mco_473overlaywalkbit</TT></TD>
        <TD>mco_Dac473OvrlayPaletteWalkBitTest</TD>
        <TD>MCO 473 DAC Overlay Palette Walking Bit Test</TD>
    </TR>
    <TR>
        <TD><TT>mco_473overlaypatrn</TT></TD>
        <TD>mco_Dac473OvrlayPalettePatrnTest</TD>
        <TD>MCO 473 DAC Overlay Palette Pattern Test</TD>
    </TR>
</TABLE>
<H3>
5. MCO Input/Output Swizzle Diagnostics (mco_swizzletests.c)</H3>
<TABLE BORDER="4" CELLPADDING="4">
    <TR ALIGN="CENTER" VALIGN="MIDDLE">
        <TD><B><U>IDE command</U></B></TD>
        <TD><B><U>Function Name</U></B></TD>
        <TD><B><U>Description</U></B></TD>
    </TR>
    <TR>
        <TD><TT>mco_chkcmpbittest</TT></TD>
        <TD>mco_ChkCompareBitTest</TD>
        <TD>MCO Check Compare Bit Test (ICO Only!)</TD>
    </TR>
    <TR>
        <TD><TT>mco_oschksumtest</TT></TD>
        <TD>mco_OSChksumTest</TD>
        <TD>MCO Input/Output Swizzle Test</TD>
    </TR>
    <TR>
        <TD><TT>mco_daccrctest</TT></TD>
        <TD>mco_DacCrcTest</TD>
        <TD>MCO 7162 DAC Signature Test</TD>
    </TR>
</TABLE>
<H2>
II. Test Descriptions</H2>
<P>
<B><FONT SIZE="4">mco_probe</FONT></B><FONT SIZE="4"> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<TT>mco_probe 
[-d]</TT></FONT></P>
<PRE>
       This test tries to read the MCO board ID on the MGRAS DCBus.
       The following command line option is recognized:
           -d  runs extra MCO verification tests of the DCBus interface PAL.

       PREREQUISITES:
           This test assumes the Mardi Gras (Impact/Gamera) DCBus has been 
           initialized (e.g. allsetup)

       TESTING:
           mco_probe does the following:
           a. Set HQ3 dcbcontrol register for MCO CRS(0) addresses
           b. Write 0xff to MCO FPGA Config address
           c. Read MCO BOARD ID register
           d. Write 0x00 to MCO FPGA Config address
           e. Read and compare MCO BOARD ID register
              If the board ID register value is incorrect, then the
              following message will be printed:
              &quot;No MCO Board found&quot;
           f. If -d option is specified, the following tests are done to
              verify the integrity of the MCO DCBus interface PAL:
              1. Write 0xff to MCO FPGA Config address
              2. Read MCO FPGA Control address
              3. Verify BIT[2] is high, and BIT[3] is low
              4. Write 0x00 to MCO FPGA Control address
              5. Read MCO FPGA Control address
              6. Verify BIT[2] is low, and BIT[3] is low
           g. If the board ID register value is correct, then the
              following message will be printed:
              &quot;mco_Probe: MCO Board is present&quot;
</PRE>
<P>
<B><FONT SIZE="4">mco_nic_check &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</FONT></B><FONT
 SIZE="4"><TT>mco_nic_check</TT></FONT></P>
<P>
This test verifies the MCO board NIC contains the name &quot;MCO&quot;. </P>
<P>
This test runs on OCO Only!</P>
<P>
<B><FONT SIZE="4">mco_initfpga</FONT></B> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<TT>mco_initfpga 
-f {path_prefix}/fpga.file</TT></P>
<P>
This test programs all eight Altera FPGA chips on the MCOusing the 
specified Altera microcode file fpga.file.</P>
<P>
</P>
<P>
The {path_prefix} may have one of two forms:</P>
<BLOCKQUOTE>
<TT>bootp()machine:/path</TT> &nbsp;&nbsp;&nbsp;(boot from a remote 
server on the network)</BLOCKQUOTE>
<BLOCKQUOTE>
<TT>dksc(0,1,0)/path</TT> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(boot 
from the local scsi drive)</BLOCKQUOTE>
<P>
</P>
<DL>
    <DT>
    <B>PREREQUISITES:</B> 
    <DD>
    This test assumes the Mardi Gras (Impact/Gamera) DCBus has been 
    initialized (e.g. <B><TT>allsetup</TT></B>) 
</DL>
<P>
</P>
<DL>
    <DT>
    <B>TESTING: </B>
    <DD>
    <B><TT>mco_initfpga</TT></B> does the following: 
</DL>
<OL>
    <LI>

    <DL>
        <DT>
        Attempt to open and read the specified file containingthe Altera FPGA 
        microcode. 
        <DD>

        <DT>
        <BR>
         If the file cannot be accessed, messages similar to any of the 
        following error messages may be printed: 
        <DD>
        <BR>
         
        <DD>
        <TT>Error: Unable to access file bootp():mco_a0c0f0.rbf</TT> 
        <DD>

        <DD>
        <TT>*** error termination on read</TT> 
        <DD>

        <DD>
        <TT>mco_initfpga: ERROR: Couldn't download FPGA file 
        bootp():mco_a0c0f0.rbf</TT> 
        <DD>
        <BR>
         
    </DL>
    <LI>

    <DL>
        <DT>
        Write the Altera FPGA microcode into all eight FPGAs simultaneously, 
        checking the FPGA control bits during each write cycle. After all of 
        the microcode has been written, verify the FPGA configuration/control 
        bits are correct, indicating a successful download. 
        <DD>

        <DT>
        <BR>
         If errors occur during the programming of the Altera FPGAs, messages 
        similar to the following may be printed: 
        <DD>
        <BR>
         
        <DD>
        <TT><FONT SIZE="3">MCO FPGA Reset Failed: nCONFIG is not low 
        (Expected = 0xYY, Actual 0xZZ)</FONT></TT> 
        <DD>

        <DD>
        <TT><FONT SIZE="3">MCO FPGA Reset Failed: nSTATUS is not low 
        (Expected = 0xYY, Actual 0xZZ)</FONT></TT> 
        <DD>

        <DD>
        <TT><FONT SIZE="3">MCO FPGA Reset Failed: CONFDONE is not low 
        (Expected = 0xYY, Actual 0xZZ)</FONT></TT> 
        <DD>

        <DD>
        <TT><FONT SIZE="3">MCO FPGA Reset Failed: nCONFIG never went 
        high (Expected = 0xYY, Actual 0xZZ)</FONT></TT> 
        <DD>

        <DD>
        <TT><FONT SIZE="3">MCO FPGA Reset Failed: nSTATUS never went 
        high (Expected = 0xYY, Actual 0xZZ)</FONT></TT> 
        <DD>

        <DD>
        <TT><FONT SIZE="3">MCO FPGA Reset Failed: CONFDONE went high 
        (Expected = 0xYY, Actual 0xZZ)</FONT></TT> 
        <DD>

        <DD>
        <TT><FONT SIZE="3">MCO FPGA Download Failed: nCONFIG_RD is not 
        high (Expected = 0xYY, Actual 0xZZ)</FONT></TT> 
        <DD>

        <DD>
        <TT><FONT SIZE="3">MCO FPGA Download Failed: nSTATUS indicates 
        error (Expected = 0xYY, Actual 0xZZ)</FONT></TT> 
        <DD>

        <DD>
        <TT><FONT SIZE="3">MCO FPGA Download Failed: CONFDONE is not 
        low (Expected = 0xYY, Actual 0xZZ)</FONT></TT> 
        <DD>

        <DD>
        <TT><FONT SIZE="3">MCO FPGA Download Failed: nSTATUS indicates 
        error (Expected = 0xYY, Actual 0xZZ)</FONT></TT> 
        <DD>

        <DD>
        <TT><FONT SIZE="3">MCO FPGA Download Failed: CONFDONE never 
        went high (Expected = 0xYY, Actual 0xZZ)</FONT></TT> 
        <DD>
        <BR>
         
    </DL>
    <LI>
    Write to MCO Control Reg 2 to start an on-board oscillator to provide a 
    clock to the VC2. 
</OL>
<P>
</P>
<P>
<B><FONT SIZE="4">mco_indextest</FONT></B> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<TT>mco_indextest</TT></P>
<P>
This test writes and verifies the values 0 to 255 to the MCO Index 
Register. This verifies the Altera FPGA which contains the DCBus 
interface is alive and healthy, and that the DCBus data lines are sound.</P>
<PRE>

       PREREQUISITES:
           This test assumes the Mardi Gras (Impact/Gamera) DCBus has been 
           initialized (e.g. allsetup)

       TESTING:
           mco_indextest does the following:
           a. Write, then read and compare values 0-255 to the 
              MCO Index Register

              A successful MCO index register test will display the
              following:
                  MCO Index Reg Test passed.

              An unsuccessful MCO index register test will display messages
              similar to any of the following:
                  MCO Index Test Failed -- Exp 170 Actual 165
                                                               - ERROR -
                  **** MCO Index Reg Test failed.  ErrCode FPGA002 Errors 10

              

</PRE>
<H3>
2. VC2 Diagnostics (mco_vc2.c, mco_vc2_register.c)</H3>
<PRE>

</PRE>
<P>
<B><FONT SIZE="4">mco_VC2probe</FONT></B></P>
<PRE>
       This test probes for the VC2 and does a quick write and compare of 
       the VC2 Video Entry Ptr Register.

       PREREQUISITES:
           This test assumes the Mardi Gras (Impact/Gamera) DCBus has been 
           initialized (e.g. allsetup)

           This test assumes the MCO FPGAs have been initialized,
           and the MCO DCBus interface is active.

           This test assumes the 7162A DAC has been initialized (mco_7162probe)

       TESTING:
           mco_VC2probe does the following:
           a. Starts the on-board oscillator to the VC2 by setting the 
              appropriate bits in MCO Control Register 2

           b. Resets the VC2 by toggling the VC2_Reset bit in the VC2 
              configuration register

           c. Writes and verifies 0 to 0xFFFF to the VC2 Video Entry Ptr
              Register


</PRE>
<P>
<B><FONT SIZE="4">mco_vc2internalreg</FONT></B> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<TT>mco_VC2internalreg </TT></P>
<PRE>
       This test writes, reads, and compares the values 0 - 0xFFFF various
       VC2 internal registers:

       PREREQUISITES:
           This test assumes the Mardi Gras (Impact/Gamera) DCBus has been 
           initialized (e.g. allsetup)

           This test assumes the MCO FPGAs have been initialized,
           and the MCO DCBus interface is active.

           This test assumes the 7162A DAC has been initialized (mco_7162probe)

       TESTING:
           mco_vc2internalreg writes and verifies walking 1s and 0s patterns
           to the following VC2 internal registers:
               VC2_VIDEO_ENTRY_PTR
               VC2_CURS_ENTRY_PTR
               VC2_CURS_X_LOC
               VC2_CURS_Y_LOC
               VC2_DID_ENTRY_PTR
               VC2_SCAN_LENGTH
               VC2_RAM_ADDR Register
               VC2_VT_FRAME_TBL_PTR
               VC2_VT_LINESEQ_PTR
               VC2_VT_LINES_IN_RUN
               VC2_VERTICAL_LINE_CTR
               VC2_CURS_TABLE_PTR
               VC2_WORKING_CURS_Y
               VC2_CURRENT_CURS_X_LOC
               VC2_DID_FRAME_PTR
               VC2_DID_LINE_TABLE_PTR


</PRE>
<P>
<B><FONT SIZE="4">mco_vc2addrsbus </FONT></B></P>
<PRE>
       This test tests the Address lines going to the VC2 SRAM chips

       PREREQUISITES:
           This test assumes the Mardi Gras (Impact/Gamera) DCBus has been 
           initialized (e.g. allsetup)

           This test assumes the MCO FPGAs have been initialized,
           and the MCO DCBus interface is active.

           This test assumes the 7162A DAC has been initialized (mco_7162probe)

       TESTING:
           mco_vc2addrsbus does the following:
           a. Set 7162 DAC clock output (which serves as the VC2 input
              clock) to 40 MHz
           b. write the values 0xfffe, 0xfffd, 0xfff7, 0xffef, 0xffdf, ..., 
              etc to VC2 SRAM locations 1, 2, 4, 8, 0x10, ..., etc.
           c. After each write specified above, write data to the 
              7162A DAC color palette ram -- this ensures the DCBus address 
              and data lines get toggled to something different.
           d. Read and verify the values in VC2 SRAM locations 1, 2, 4, 8, 
              0x10, etc.

</PRE>
<P>
<B><FONT SIZE="4">mco_vc2databus</FONT></B></P>
<PRE>
       This test verifies the data bus lines going to the VC2 SRAM by 
       writing walking 1s and walking 0s patterns to location 1
       of the VC2 SRAM.

       PREREQUISITES:
           This test assumes the Mardi Gras (Impact/Gamera) DCBus has been 
           initialized (e.g. allsetup)

           This test assumes the MCO FPGAs have been initialized,
           and the MCO DCBus interface is active.

           This test assumes the 7162A DAC has been initialized (mco_7162probe)

       TESTING:
           mco_vc2databus does the following:
           a. Set 7162 DAC clock output (which serves as the VC2 input
              clock) to 40 MHz
           b. write the values 1, 2, 4, 8, 0x10, ..., etc. to VC2 SRAM 
              location 1
           c. After each write specified above, write data to the 
              7162A DAC color palette ram -- this ensures the DCBus address 
              and data lines get toggled to something different.
           d. Read and verify the values in VC2 SRAM location 1.


</PRE>
<P>
<B><FONT SIZE="4">mco_vc2addrsuniq</FONT></B></P>
<PRE>
       This test checks VC2 SRAM address uniqueness by writing the valures
       0, 1, 2, 3, etc. into VC2 SRAM locations 0, 1, 2, 3, etc.

       PREREQUISITES:
           This test assumes the Mardi Gras (Impact/Gamera) DCBus has been 
           initialized (e.g. allsetup)

           This test assumes the MCO FPGAs have been initialized,
           and the MCO DCBus interface is active.

           This test assumes the 7162A DAC has been initialized (mco_7162probe)

       TESTING:
           mco_vc2addrsuniq does the following:
           a. Set 7162 DAC clock output (which serves as the VC2 input
              clock) to 40 MHz
           b. write the values 0, 1, 2, 3, ..., etc. to VC2 SRAM 
              location 0, 1, 2, 3, ..., etc.
           c. Read and verify the values in VC2 SRAM locations
              0, 1, 2, 3, ..., etc.
           d. write the values 0xffff, 0xfffe, 0xfffd, 0xfff7, ..., etc. 
              to VC2 SRAM location 0, 1, 2, 3, ..., etc.
           e. Read and verify the values in VC2 SRAM locations
              0, 1, 2, 3, ..., etc.

</PRE>
<P>
<B><FONT SIZE="4">mco_vc2patrn</FONT></B></P>
<PRE>
       This test writes and verifies patterns to the VC2 SRAM.

       PREREQUISITES:
           This test assumes the Mardi Gras (Impact/Gamera) DCBus has been 
           initialized (e.g. allsetup)

           This test assumes the MCO FPGAs have been initialized,
           and the MCO DCBus interface is active.

           This test assumes the 7162A DAC has been initialized (mco_7162probe)

       TESTING:
           mco_vc2patrn does the following:
           a. Set 7162 DAC clock output (which serves as the VC2 input
              clock) to 40 MHz
           b. Fill the VC2 SRAM sequentially with different values for
              adjacent locations.
           c. Read and verify the values in VC2 SRAM locations
              0, 1, 2, 3, ..., etc.
           d. Repeat b. and c. above 5 more times to assure each pattern
              is written to each location at least once.


</PRE>
<P>
<B><FONT SIZE="4">mco_setvof</FONT> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</B><TT>mco_setvof 
[-g] MCO_format</TT><B> </B></P>
<PRE>
       This test loads and starts the specified MCO_format.

       The following command line option is recognized:
           -g  Enable framelock (genlock) on MGRAS boards.

       PREREQUISITES:
           This test assumes the Mardi Gras (Impact/Gamera) DCBus has been 
           initialized (e.g. allsetup)

           This test assumes the MCO FPGAs have been initialized,
           and the MCO DCBus interface is active.

           This test assumes the 7162 DACs, 473 DACs, and VC2 are functional.

       TESTING:
           mco_setvof does the following:
           a. Parse the command line arguments (MCO_format and genlock 
              enable).  If the specified MCO_format does not exist,
              it prints a list of the available MCO formats.
           b. Initialize the MGRAS boards:
               * Reset MGRAS boards
               * Initialize the HQ3
               * Initialize the MGRAS Dac
               * Synch the PP-RDRAMs
               * Load the VC3 Timing Table associated with the specified
                 MCO format.
               * Initialize the VC3 internal registers
               * Initialize the XMAP
               * Initialize the CCR
               * Initialize the Raster Subsystem
               * Initialize the CMAP
           c. Load the MCO FPGA file associated with the specified MCO format
           d. Initialize the MCO 7162 DACs and 473 DACs
           e. Set MCO Control Registers
           f. Initialize MCO VC2 -- load timing tables, etc.
           g. If specified, turn on framelock bits in MGRAS VC3.

</PRE>
<P>
<B><FONT SIZE="4">mco_loadvof</FONT></B> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<TT>mco_loadvof 
[-g] MCO_format </TT></P>
<PRE>
       This test loads and starts the specified MCO_format.

       Unlike the similar command &quot;mco_setvof&quot;, this command loads and
       starts the MCO VOF only! 

       The following command line option is recognized:
           -g  Enable framelock (genlock) on MGRAS boards.

       PREREQUISITES:
           This test assumes the Mardi Gras (Impact/Gamera) DCBus has been 
           initialized (e.g. allsetup)

           This test assumes the MGRAS (Impact/Gamera) has been initialized
           with the appropriate VOF.

           This test assumes the MCO FPGAs have been initialized,
           and the MCO DCBus interface is active.

           This test assumes the 7162 DACs, 473 DACs, and VC2 are functional.

       TESTING:
           mco_loadvof does the following:
           a. Parse the command line arguments (MCO_format and genlock 
              enable).  If the specified MCO_format does not exist,
              it prints a list of the available MCO formats.
           b. Load the MCO FPGA file associated with the specified MCO format
           c. Initialize the MCO 7162 DACs and 473 DACs
           d. Set MCO Control Registers
           e. Initialize MCO VC2 -- load timing tables, etc.
           f. If specified, turn on framelock bits in MGRAS VC3.

</PRE>
<P>
<B><FONT SIZE="4">mgras_loadvof</FONT></B> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<TT>mgras_loadvof 
[-g] MCO_format </TT></P>
<PRE>
       This test loads and starts the specified MGRAS VOF corresponding to
       the specified MCO_format.

       Unlike the similar command &quot;mco_setvof&quot;, this command loads and
       starts the MGRAS VOF only! 

       The following command line option is recognized:
           -g  Enable framelock (genlock) on MGRAS boards.

       PREREQUISITES:
           This test assumes the Mardi Gras (Impact/Gamera) DCBus has been 
           initialized (e.g. allsetup)

       TESTING:
           mgras_loadvof does the following:
           a. Parse the command line arguments (MCO_format and genlock 
              enable).  If the specified MCO_format does not exist,
              it prints a list of the available MCO formats.
           b. Initialize the MGRAS boards:
               * Reset MGRAS boards
               * Initialize the HQ3
               * Initialize the MGRAS Dac
               * Synch the PP-RDRAMs
               * Load the VC3 Timing Table associated with the specified
                 MCO format.
               * Initialize the VC3 internal registers
               * Initialize the XMAP
               * Initialize the CCR
               * Initialize the Raster Subsystem
               * Initialize the CMAP
           c. If specified, turn on framelock bits in MGRAS VC3.

</PRE>
<P>
<B><FONT SIZE="4">mgras_setgenlock</FONT></B> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<TT>mgras_setgenlock 
[on|off]</TT></P>
<PRE>
       This command turns MGRAS genlock on or off 

       The following command line options are recognized:
           on  Enable framelock (genlock) on MGRAS boards.
           off Disable framelock (genlock) on MGRAS boards.

       PREREQUISITES:
           This test assumes the appropriate Mardi Gras (Impact/Gamera) VOF 
           has been initialized.


</PRE>
<P>
<B><FONT SIZE="4">mco_pokevc2</FONT></B> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<TT>mco_pokevc2 
[-l LOOPCOUNT] -r VC2Register -d DATA</TT><BR>
 <B><FONT SIZE="4">mco_peekvc2</FONT></B> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<TT>mco_peekvc2 
[-l LOOPCOUNT] -r VC2Register</TT></P>
<PRE>
       These utilities allow an operator to write (mco_pokevc2) values to or 
       read (mco_peekvc2) ICO VC2 registers.

       PREREQUISITES:
           These utilities assume the Mardi Gras (Impact/Gamera) DCBus has been 
           initialized (e.g. allsetup)

           These utilities assume the ICO FPGAs have been initialized,
           and the ICO DCBus interface is active.

           These utilities assume the input clock to the VC2 has been 
           initialized.

</PRE>
<P>
<B><FONT SIZE="4">mco_pokevc2ram</FONT></B> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<TT>mco_pokevc2ram 
[-l loopcount] -a Addrs Range -d Data</TT><BR>
<TT> </TT><B><FONT SIZE="4">mco_peekvc2ram</FONT></B> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<TT>mco_peekvc2ram 
[-l loopcount] -a Addrs Range</TT></P>
<PRE>
       These utilities allow an operator to write (mco_pokevc2ram) values to 
       or read (mco_peekvc2ram) ICO VC2 SRAM locations.

       PREREQUISITES:
           These utilities assume the Mardi Gras (Impact/Gamera) DCBus has been 
           initialized (e.g. allsetup)

           These utilities assume the ICO FPGAs have been initialized,
           and the ICO DCBus interface is active.

           These utilities assume the input clock to the VC2 has been 
           initialized.


</PRE>
<H3>
3. MCO ADV7162 DAC Diagnostics (mco_7162.c)</H3>
<PRE>

</PRE>
<P>
<B><FONT SIZE="4">mco_7162probe</FONT></B> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<TT>mco_7162probe 
[A|B]</TT></P>
<PRE>
       This test tries to probe for the specified 7162 DAC
       The following command line option is recognized:
           A,B  specifies which 7162 DAC to probe for

       PREREQUISITES:
           This test assumes the Mardi Gras (Impact/Gamera) DCBus has been 
           initialized (e.g. allsetup)

           This test assumes the MCO FPGAs have been initialized,
           and the MCO DCBus interface is active.

       TESTING:
           mco_7162probe does the following:
           a. Set HQ3 dcbcontrol register for MCO CRS(2) addresses
           b. Reset the DAC
           c. Read and verify the DAC ID register
           d. Set DAC for 24 bit true color
           e. Set DAC to 4:1 mux
           f. Disable signature, set sync recognition for red and blue
           g. Disable Cursors
           h. Set up Gamma Tables to a ramp

</PRE>
<P>
<B><FONT SIZE="4">mco_7162dacload</FONT></B> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<TT>mco_7162dacload 
[A|B] MCO_format</TT></P>
<PRE>
       This test initializes the specified 7162 DAC with parameters
       determined by the specified MCO_format

       The following command line option is recognized:
           A,B  specifies which 7162 DAC to probe for

       PREREQUISITES:
           This test assumes the Mardi Gras (Impact/Gamera) DCBus has been 
           initialized (e.g. allsetup)

           This test assumes the MCO FPGAs have been initialized,
           and the MCO DCBus interface is active.

       TESTING:
           mco_7162dacload does the following:
           a. Parse the command line arguments (7162 Device and MCO_format).
              If the specified MCO_format does not exist,
              it prints a list of the available MCO formats.
           b. Set HQ3 dcbcontrol register for MCO CRS(2) addresses
           c. Reset the DAC
           d. Read and verify the DAC ID register
           e. Set the DAC cmd2, cmd3, cmd4 registers.
           f. Set the DAC PLL registers (pllr, pllv, pllcntl)
           g. Enable the DAC internal PLL
           h. Disable Cursors
           i. Set up Gamma Tables to a ramp

</PRE>
<P>
<B><FONT SIZE="4">mco_7162ctrlreg</FONT></B> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<TT>mco_7162ctrlreg 
[A|B] </TT></P>
<PRE>
       mco7162ctrlreg tests the Control Register of the specified 7162 DAC
       The following command line option is recognized:
           A,B  specifies which 7162 DAC to test

       PREREQUISITES:
           This test assumes the Mardi Gras (Impact/Gamera) DCBus has been 
           initialized (e.g. allsetup)

           This test assumes the MCO FPGAs have been initialized,
           and the MCO DCBus interface is active.

       TESTING:
           mco_7162ctrlreg does the following:
           a. Set HQ3 dcbcontrol register for MCO CRS(2) addresses
           b. Write and compare the values 0-255 to the following
              7162 DAC internal registers:
               MCO_ADV7162_PIXMASK_ADDR
           c. Read and verify expected values from the following internal
              registers:
               MCO_ADV7162_ID_ADDR
               MCO_ADV7162_REV_ADDR


</PRE>
<P>
<B><FONT SIZE="4">mco_7162modereg</FONT></B> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<TT>mco_7162modereg 
[A|B] </TT></P>
<PRE>
       This test writes, reads, and compares walking ones and zeros patterns
       to the Mode Register of the specified 7162 DAC.

       The following command line option is recognized:
           A,B  specifies which 7162 DAC to test

       PREREQUISITES:
           This test assumes the Mardi Gras (Impact/Gamera) DCBus has been 
           initialized (e.g. allsetup)

           This test assumes the MCO FPGAs have been initialized,
           and the MCO DCBus interface is active.

       TESTING:
           mco_7162modereg does the following:
           a. Set HQ3 dcbcontrol register for MCO CRS(2) addresses
           b. Read and save the original value of the Mode Register.
           c. For the values 1, 2, 4, 8, 0x10, etc:
              * Write the value to the Mode Register
              * Write different data to a different 7162 DAC register
                to ensure the data and address lines are changed.
              * Read and verify data from the Mode Register
           d. Restore the Mode Register to the original value

</PRE>
<P>
<B><FONT SIZE="4">mco_7162addrreg</FONT></B> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<TT>mco_7162addrreg 
[A|B]</TT> </P>
<PRE>
       This test writes, reads, and compares walking ones and zeros patterns
       to the Address Register of the specified 7162 DAC.

       The following command line option is recognized:
           A,B  specifies which 7162 DAC to test

       PREREQUISITES:
           This test assumes the Mardi Gras (Impact/Gamera) DCBus has been 
           initialized (e.g. allsetup)

           This test assumes the MCO FPGAs have been initialized,
           and the MCO DCBus interface is active.

       TESTING:
           mco_7162addrreg does the following:
           a. Set HQ3 dcbcontrol register for MCO CRS(2) addresses
           b. For a series of values:
              * Write the value to the Address Register
              * Read and verify data from the Address Register

</PRE>
<P>
<B><FONT SIZE="4">mco_poke7162addr</FONT></B> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<TT>mco_poke7162addr 
[A|B] AddressValue <BR>
</TT><B><FONT SIZE="4">mco_peek7162addr</FONT></B> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<TT>mco_peek7162addr 
[A|B] </TT></P>
<PRE>
       These utilities write (mco_poke7162addr) or read (mco_peek7162addr)
       the Address Register of the specified 7162 DAC.

       The following command line arguments are recognized:
           A,B  specifies which 7162 DAC to test
           AddressValue        specifies the value to write to 
                               the Address Register

       PREREQUISITES:
           This test assumes the Mardi Gras (Impact/Gamera) DCBus has been 
           initialized (e.g. allsetup)

           This test assumes the MCO FPGAs have been initialized,
           and the MCO DCBus interface is active.

</PRE>
<P>
<B><FONT SIZE="4">mco_poke7162mode&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</FONT></B>
 <TT>mco_poke7162mode [A|B] ModeValue</TT> <BR>
<B><FONT SIZE="4">mco_peek7162mode&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</FONT></B><TT>mco_peek7162mode 
[A|B] </TT></P>
<PRE>
       These utilities write (mco_poke7162mode) or read (mco_peek7162mode)
       the Mode Register of the specified 7162 DAC.

       The following command line arguments are recognized:
           A,B  specifies which 7162 DAC to test
           ModeValue   specifies the value to write to the Mode Register

       PREREQUISITES:
           This test assumes the Mardi Gras (Impact/Gamera) DCBus has been 
           initialized (e.g. allsetup)

           This test assumes the MCO FPGAs have been initialized,
           and the MCO DCBus interface is active.

</PRE>
<P>
<B><FONT SIZE="4">mco_poke7162ctrl</FONT></B> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<TT>mco_poke7162ctrl 
[A|B] CtrlValue </TT><BR>
<B><FONT SIZE="4">mco_peek7162ctrl</FONT></B> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<TT>mco_peek7162ctrl 
[A|B] </TT></P>
<PRE>
       These utilities write (mco_poke7162ctrl) or read (mco_peek7162ctrl)
       the Control Register of the specified 7162 DAC.

       The following command line arguments are recognized:
           A,B  specifies which 7162 DAC to test
           CtrlValue   specifies the value to write to the Control Register

       PREREQUISITES:
           This test assumes the Mardi Gras (Impact/Gamera) DCBus has been 
           initialized (e.g. allsetup)

           This test assumes the MCO FPGAs have been initialized,
           and the MCO DCBus interface is active.

</PRE>
<P>
<B><FONT SIZE="4">mco_poke7162clrpalette&nbsp;&nbsp;</FONT></B> <TT>mco_poke7162clrpalette 
[A|B] Addr Red Green Blue<BR>
</TT><B><FONT SIZE="4">mco_peek7162clrpalette&nbsp;&nbsp;</FONT></B> <TT>mco_peek7162clrpalette 
[A|B] Addr</TT></P>
<PRE>
       These utilities write (mco_poke7162clrpalette) or 
       read (mco_peek7162clrpalette) the Color Palette of the specified 
       7162 DAC.

       The following command line arguments are recognized:
           A,B  specifies which 7162 DAC to test
           Addr specifies the Color Palette address to write to or read from
           Red         specifies the Red value to write to the 
                       Color Palette address
           Green       specifies the Green value to write to the 
                       Color Palette address
           Blue        specifies the Blue value to write to the 
                       Color Palette address

       PREREQUISITES:
           This test assumes the Mardi Gras (Impact/Gamera) DCBus has been 
           initialized (e.g. allsetup)

           This test assumes the MCO FPGAs have been initialized,
           and the MCO DCBus interface is active.

</PRE>
<H3>
4. MCO ADV473 DAC Diagnostics (mco_473.c)</H3>
<PRE>

</PRE>
<P>
<B><FONT SIZE="4">mco_473probe</FONT></B> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<TT>mco_473probe 
[A|B]</TT></P>
<PRE>
       This test probes and initializes the specified 473 DAC

       The following command line option is recognized:
           A,B  specifies which 473 DAC to probe for

       PREREQUISITES:
           This test assumes the Mardi Gras (Impact/Gamera) DCBus has been 
           initialized (e.g. allsetup)

           This test assumes the MCO FPGAs have been initialized,
           and the MCO DCBus interface is active.

       TESTING:
           mco_473probe does the following:
           a. Set HQ3 dcbcontrol register for MCO CRS(2) addresses
           b. Initialize the 473 Command Register
           c. Read and verify the 473 Command Register


</PRE>
<P>
<B><FONT SIZE="4">mco_473RAMaddrreg</FONT></B> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<TT>mco_473RAMaddrreg 
[A|B] </TT></P>
<PRE>
       This test writes and compares the values 0 - 0xFF to the specified
       Bt473 RAM Address Register

       The following command line option is recognized:
           A,B  specifies which 473 DAC to test

       PREREQUISITES:
           This test assumes the Mardi Gras (Impact/Gamera) DCBus has been 
           initialized (e.g. allsetup)

           This test assumes the MCO FPGAs have been initialized,
           and the MCO DCBus interface is active.

       TESTING:
           mco_473RAMaddrreg does the following:
           a. Set HQ3 dcbcontrol register for MCO CRS(2) addresses
           b. For the values 0 - 0xFF:
              * Write data to Color Palette Write Mode Address Register
              * Read and compare data from Color Palette Address 
                Write Mode Register

</PRE>
<P>
<B><FONT SIZE="4">mco_473Ovrlayaddrreg</FONT></B> &nbsp;&nbsp;&nbsp;&nbsp;<TT>mco_473Ovrlayaddrreg 
[A|B] </TT></P>
<PRE>
       This test writes and compares the values 0 - 0xF to the specified
       Bt473 Overlay Address Register

       The following command line option is recognized:
           A,B  specifies which 473 DAC to test

       PREREQUISITES:
           This test assumes the Mardi Gras (Impact/Gamera) DCBus has been 
           initialized (e.g. allsetup)

           This test assumes the MCO FPGAs have been initialized,
           and the MCO DCBus interface is active.

       TESTING:
           mco_473Ovrlayaddrreg does the following:
           a. Set HQ3 dcbcontrol register for MCO CRS(2) addresses
           b. For the values 0 - 0xF:
              * Write data to Overlay Write Mode Address Register
              * Read and compare data from Overlay Address Write Mode Register


</PRE>
<P>
<B><FONT SIZE="4">mco_473clrpaletteaddrUniq</FONT></B> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<TT>mco_473clrpaletteaddrUniq 
[A|B] </TT></P>
<PRE>
       This test writes and compares unique values to the Color Palette RAM
       of the specified Bt473 DAC

       The following command line option is recognized:
           A,B  specifies which 473 DAC to test

       PREREQUISITES:
           This test assumes the Mardi Gras (Impact/Gamera) DCBus has been 
           initialized (e.g. allsetup)

           This test assumes the MCO FPGAs have been initialized,
           and the MCO DCBus interface is active.

       TESTING:
           mco_473clrpaletteaddrUniq does the following:
           a. Set HQ3 dcbcontrol register for MCO CRS(2) addresses
           b. Fill the Red, Green, and Blue Color Palette Ram with
              values 0 - 0xFF.
           c. Read and compare data from the Red, Green, and Blue 
              Color Palette Ram

</PRE>
<P>
<B><FONT SIZE="4">mco_473clrpalettewalkbit</FONT></B> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<TT>mco_473clrpalettewalkbit 
[A|B] </TT></P>
<PRE>
       This test writes and compares unique values to the Color Palette RAM
       of the specified Bt473 DAC

       The following command line option is recognized:
           A,B  specifies which 473 DAC to test

       PREREQUISITES:
           This test assumes the Mardi Gras (Impact/Gamera) DCBus has been 
           initialized (e.g. allsetup)

           This test assumes the MCO FPGAs have been initialized,
           and the MCO DCBus interface is active.

       TESTING:
           mco_473clrpalettewalkbit does the following:
           a. Set HQ3 dcbcontrol register for MCO CRS(2) addresses
           b. Fill Red, Green, and Blue Color Palette RAM with 
              walking ones and walking zeros pattern
           c. Read and compare data from the Red, Green, and Blue 
              Color Palette Ram
           d. Do b. and c. above until each Color Palette RAM location
              has walked a one and a zero on all data lines.

</PRE>
<P>
<B><FONT SIZE="4">mco_473clrpalettepatrn</FONT></B> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<TT>mco_473clrpalettepatrn 
[A|B] </TT></P>
<PRE>
       This test writes and compares various patterns to the Color Palette RAM
       of the specified Bt473 DAC

       The following command line option is recognized:
           A,B  specifies which 473 DAC to test

       PREREQUISITES:
           This test assumes the Mardi Gras (Impact/Gamera) DCBus has been 
           initialized (e.g. allsetup)

           This test assumes the MCO FPGAs have been initialized,
           and the MCO DCBus interface is active.

       TESTING:
           mco_473clrpalettepatrn does the following:
           a. Set HQ3 dcbcontrol register for MCO CRS(2) addresses
           b. Fill Red, Green, and Blue Color Palette RAM with 
              a pattern
           c. Read and compare data from the Red, Green, and Blue 
              Color Palette Ram
           d. Do b. and c. above until each Color Palette RAM location
              has been tested with each pattern.

</PRE>
<P>
<B><FONT SIZE="4">mco_473overlayaddrUniq</FONT></B> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<TT>mco_473overlayaddrUniq 
[A|B] </TT></P>
<PRE>
       This test writes and compares unique values to the Overlay Palette RAM
       of the specified Bt473 DAC

       The following command line option is recognized:
           A,B  specifies which 473 DAC to test

       PREREQUISITES:
           This test assumes the Mardi Gras (Impact/Gamera) DCBus has been 
           initialized (e.g. allsetup)

           This test assumes the MCO FPGAs have been initialized,
           and the MCO DCBus interface is active.

       TESTING:
           mco_473overlayaddrUniq does the following:
           a. Set HQ3 dcbcontrol register for MCO CRS(2) addresses
           b. Fill the Red, Green, and Blue Overlay Palette Ram with
              values 0 - 0xF.
           c. Read and compare data from the Red, Green, and Blue 
              Overlay Palette Ram

</PRE>
<P>
<B><FONT SIZE="4">mco_473overlaywalkbit</FONT></B> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<TT>mco_473overlaywalkbit 
[A|B] </TT></P>
<PRE>
       This test writes and compares unique values to the Overlay Palette RAM
       of the specified Bt473 DAC

       The following command line option is recognized:
           A,B  specifies which 473 DAC to test

       PREREQUISITES:
           This test assumes the Mardi Gras (Impact/Gamera) DCBus has been 
           initialized (e.g. allsetup)

           This test assumes the MCO FPGAs have been initialized,
           and the MCO DCBus interface is active.

       TESTING:
           mco_473overlaywalkbit does the following:
           a. Set HQ3 dcbcontrol register for MCO CRS(2) addresses
           b. Fill Red, Green, and Blue Overlay Palette RAM with 
              walking ones and walking zeros pattern
           c. Read and compare data from the Red, Green, and Blue 
              Overlay Palette Ram
           d. Do b. and c. above until each Overlay Palette RAM location
              has walked a one and a zero on all data lines.

</PRE>
<P>
<B><FONT SIZE="4">mco_473overlaypatrn</FONT></B> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<TT>mco_473overlaypatrn 
[A|B] </TT></P>
<PRE>
       This test writes and compares various patterns to the 
       Overlay Palette RAM of the specified Bt473 DAC

       The following command line option is recognized:
           A,B  specifies which 473 DAC to test

       PREREQUISITES:
           This test assumes the Mardi Gras (Impact/Gamera) DCBus has been 
           initialized (e.g. allsetup)

           This test assumes the MCO FPGAs have been initialized,
           and the MCO DCBus interface is active.

       TESTING:
           mco_473overlaypatrn does the following:
           a. Set HQ3 dcbcontrol register for MCO CRS(2) addresses
           b. Fill Red, Green, and Blue Overlay Palette RAM with 
              a pattern
           c. Read and compare data from the Red, Green, and Blue 
              Overlay Palette Ram
           d. Do b. and c. above until each Overlay Palette RAM location
              has been tested with each pattern.



</PRE>
<H3>
5. MCO Input/Output Swizzle Diagnostics (mco_swizzletests.c)</H3>
<PRE>

</PRE>
<P>
<B><FONT SIZE="4">mco_chkcmpbittest</FONT></B> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<TT>mco_chkcmpbittest </TT></P>
<PRE>
       This test reads the Test Result bits from the Input and Output
       Swizzle FPGAs and checks the results.

       This test runs on ICO Only!

       PREREQUISITES:
           This test assumes the Mardi Gras (Impact/Gamera) DCBus has been 
           initialized (e.g. allsetup)

           This test assumes the MCO FPGAs have been initialized,
           and the MCO DCBus interface is active.

           This test assumes the MGRAS is running a valid video format.

       TESTING:
           mco_chkcmpbittest does the following:
           a. Load special FPGA microcode (&quot;bootp()chkcmpbittest1.rbf&quot;)
              which sets the Check Compare Bits high.
           b. Read the Check Compare Bits in the MCO_ISOS_TESTREG register
              and verify they are all high.
           c. Load special FPGA microcode (&quot;bootp()chkcmpbittest1.rbf&quot;)
              which sets the Check Compare Bits low.
           d. Read the Check Compare Bits in the MCO_ISOS_TESTREG register
              and verify they are all low.

</PRE>
<P>
<B><FONT SIZE="4">mco_oschksumtest</FONT></B> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<TT>mco_oschksumtest 
mode testpattern </TT></P>
<PRE>
       This test reads the Output Swizzle checksums and compares them with the
       pre-computed OS checksum values.  If the values don't match, it 
       attempts to determine likely failing chipsling chips.

       The following command line options are recognized:
           mode        can be one of:  vga mini field
           testpattern specifies which test pattern CRC values (1 - 6) to use 

       PREREQUISITES:
           This test assumes the Mardi Gras (Impact/Gamera) DCBus has been 
           initialized (e.g. allsetup)

           This test assumes the MCO FPGAs have been initialized,
           and the MCO DCBus interface is active.

           This test assumes the MCO VOF is set up already (mco_setvof)
           and that the test pattern is written into the MGRAS framebuffer.

       TESTING:
           mco_oschksumtest does the following:
           a. Parse the command line arguments (MCO_format and pattern 
              number).  If the specified MCO_format does not exist,
              it prints a list of the available MCO formats.
           b. Reset the DIAG state machine
           c. Read 64 bits (8 bits * 8 swizzle buses)
           d. Compare data received with expected (compiled-in) values
              If failures are detected, attempt to pinpoint the 
              failing Swizzle or Field Memory chip.


</PRE>
<P>
<B><FONT SIZE="4">mco_daccrctest</FONT></B> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<TT>mco_daccrctest 
[A|B] testpattern</TT></P>
<PRE>
       This test reads CRC Signature from specified 7162 DAC and 
       compares against &quot;known good&quot; precomputed CRC signatures

       The following command line options are recognized:
           A,B         specifies which 7162 DAC to test
           testpattern specifies which test pattern CRC values (1 - 6) to use 

       PREREQUISITES:
           This test assumes the Mardi Gras (Impact/Gamera) DCBus has been 
           initialized (e.g. allsetup)

           This test assumes the MCO FPGAs have been initialized,
           and the MCO DCBus interface is active.

           This test assumes the MCO VOF is set up already and that the 
           test pattern is written into the MGRAS framebuffer

       TESTING:
           mco_daccrctest does the following:
           a. Reads the CRC signature from the specified 7162 DAC
           b. Compares the actual signature values received with the 
              expected signature values


</PRE>
<P>
</P>
<H5>
Last Modified on $Date: 1997/08/26 16:52:43 $ </H5>
</BODY>
</HTML>
