#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Mar 25 15:03:17 2024
# Process ID: 6292
# Current directory: C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.runs/design_1_manchester_rs_compos_0_0_synth_1
# Command line: vivado.exe -log design_1_manchester_rs_compos_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_manchester_rs_compos_0_0.tcl
# Log file: C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.runs/design_1_manchester_rs_compos_0_0_synth_1/design_1_manchester_rs_compos_0_0.vds
# Journal file: C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.runs/design_1_manchester_rs_compos_0_0_synth_1\vivado.jou
# Running On: DESKTOP-FT2RUUG, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 6, Host memory: 34254 MB
#-----------------------------------------------------------
source design_1_manchester_rs_compos_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 555.418 ; gain = 181.852
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx2023_workspace/vivado_workspace/cmod_4/ip_repo/decoded_data_mem_map_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
Command: synth_design -top design_1_manchester_rs_compos_0_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14740
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1427.770 ; gain = 439.227
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:277]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:310]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:312]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:345]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:347]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:380]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:382]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:415]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:450]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:452]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:485]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:487]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:277]
INFO: [Common 17-14] Message 'Synth 8-11241' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'design_1_manchester_rs_compos_0_0' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ip/design_1_manchester_rs_compos_0_0/synth/design_1_manchester_rs_compos_0_0.vhd:68]
	Parameter N bound to: 255 - type: integer 
	Parameter K bound to: 239 - type: integer 
	Parameter GENERATE_MANCHESTER_RS_COMPOSITE_ILA bound to: 0 - type: bool 
	Parameter GENERATE_RS_SM_ILA bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'manchester_rs_composite_1' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/new/manchester_rs_composite_1.vhd:34' bound to instance 'U0' of component 'manchester_rs_composite_1' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ip/design_1_manchester_rs_compos_0_0/synth/design_1_manchester_rs_compos_0_0.vhd:97]
INFO: [Synth 8-638] synthesizing module 'manchester_rs_composite_1' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/new/manchester_rs_composite_1.vhd:53]
INFO: [Synth 8-638] synthesizing module 'uart_manchester_decoder_1' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/new/uart_manchester_decoder_1.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'uart_manchester_decoder_1' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/new/uart_manchester_decoder_1.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rs_decoder_sm_1' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/new/rs_decoder_sm_1.vhd:51]
INFO: [Synth 8-638] synthesizing module 'rs_decoder' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_decoder.vhd:47]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'async_dff' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/async_dff.vhd:11' bound to instance 'INPUT_ASYNC_DFF' of component 'async_dff' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_decoder.vhd:115]
INFO: [Synth 8-638] synthesizing module 'async_dff' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/async_dff.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'async_dff' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/async_dff.vhd:23]
	Parameter N bound to: 255 - type: integer 
	Parameter K bound to: 239 - type: integer 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TWO_TIMES_T bound to: 16 - type: integer 
	Parameter OUTPUT_PARITY_SYMBOLS bound to: 1 - type: bool 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_syndrome' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome.vhd:6' bound to instance 'RS_SYNDROME_INST' of component 'rs_syndrome' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_decoder.vhd:122]
INFO: [Synth 8-638] synthesizing module 'rs_syndrome' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome.vhd:35]
	Parameter N bound to: 255 - type: integer 
	Parameter K bound to: 239 - type: integer 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter OUTPUT_PARITY_SYMBOLS bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'rs_syndrome_control' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome.vhd:128' bound to instance 'RS_SYNDROME_CONTROL_INST' of component 'rs_syndrome_control' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome.vhd:91]
INFO: [Synth 8-638] synthesizing module 'rs_syndrome_control' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'rs_syndrome_control' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome.vhd:155]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TWO_TIMES_T bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'rs_syndrome_unit' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome.vhd:339' bound to instance 'RS_SYNDROME_UNIT_INST' of component 'rs_syndrome_unit' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome.vhd:113]
INFO: [Synth 8-638] synthesizing module 'rs_syndrome_unit' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome.vhd:355]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter I bound to: 0 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_syndrome_subunit' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:9' bound to instance 'RS_SYNDROME_SUBUNIT_INST' of component 'rs_syndrome_subunit' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome.vhd:358]
INFO: [Synth 8-638] synthesizing module 'rs_syndrome_subunit' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:25]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_adder' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_adder.vhd:4' bound to instance 'END_ADDER' of component 'rs_adder' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:48]
INFO: [Synth 8-638] synthesizing module 'rs_adder' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_adder.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'rs_adder' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_adder.vhd:16]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 1 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_multiplier' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:8' bound to instance 'MULTIPLIER' of component 'rs_multiplier' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'rs_multiplier' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:20]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'rs_multiplier_lut' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:15' bound to instance 'MULT_LUT' of component 'rs_multiplier_lut' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:37]
INFO: [Synth 8-638] synthesizing module 'rs_multiplier_lut' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'rs_multiplier_lut' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'rs_multiplier' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:20]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'async_dff' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/async_dff.vhd:11' bound to instance 'LOOP_ASYNC_DFF' of component 'async_dff' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:62]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'async_dff' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/async_dff.vhd:11' bound to instance 'OUTPUT_ASYNC_DFF' of component 'async_dff' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'rs_syndrome_subunit' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:25]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter I bound to: 1 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_syndrome_subunit' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:9' bound to instance 'RS_SYNDROME_SUBUNIT_INST' of component 'rs_syndrome_subunit' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome.vhd:358]
INFO: [Synth 8-638] synthesizing module 'rs_syndrome_subunit__parameterized1' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:25]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_adder' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_adder.vhd:4' bound to instance 'END_ADDER' of component 'rs_adder' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:48]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 2 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_multiplier' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:8' bound to instance 'MULTIPLIER' of component 'rs_multiplier' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'rs_multiplier__parameterized1' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:20]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'rs_multiplier_lut' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:15' bound to instance 'MULT_LUT' of component 'rs_multiplier_lut' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:37]
INFO: [Synth 8-638] synthesizing module 'rs_multiplier_lut__parameterized1' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'rs_multiplier_lut__parameterized1' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'rs_multiplier__parameterized1' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:20]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'async_dff' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/async_dff.vhd:11' bound to instance 'LOOP_ASYNC_DFF' of component 'async_dff' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:62]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'async_dff' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/async_dff.vhd:11' bound to instance 'OUTPUT_ASYNC_DFF' of component 'async_dff' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'rs_syndrome_subunit__parameterized1' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:25]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter I bound to: 2 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_syndrome_subunit' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:9' bound to instance 'RS_SYNDROME_SUBUNIT_INST' of component 'rs_syndrome_subunit' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome.vhd:358]
INFO: [Synth 8-638] synthesizing module 'rs_syndrome_subunit__parameterized3' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:25]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_adder' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_adder.vhd:4' bound to instance 'END_ADDER' of component 'rs_adder' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:48]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 4 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_multiplier' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:8' bound to instance 'MULTIPLIER' of component 'rs_multiplier' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'rs_multiplier__parameterized3' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:20]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'rs_multiplier_lut' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:15' bound to instance 'MULT_LUT' of component 'rs_multiplier_lut' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:37]
INFO: [Synth 8-638] synthesizing module 'rs_multiplier_lut__parameterized3' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'rs_multiplier_lut__parameterized3' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'rs_multiplier__parameterized3' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:20]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'async_dff' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/async_dff.vhd:11' bound to instance 'LOOP_ASYNC_DFF' of component 'async_dff' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:62]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'async_dff' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/async_dff.vhd:11' bound to instance 'OUTPUT_ASYNC_DFF' of component 'async_dff' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'rs_syndrome_subunit__parameterized3' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:25]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter I bound to: 3 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_syndrome_subunit' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:9' bound to instance 'RS_SYNDROME_SUBUNIT_INST' of component 'rs_syndrome_subunit' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome.vhd:358]
INFO: [Synth 8-638] synthesizing module 'rs_syndrome_subunit__parameterized5' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:25]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_adder' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_adder.vhd:4' bound to instance 'END_ADDER' of component 'rs_adder' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:48]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_multiplier' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:8' bound to instance 'MULTIPLIER' of component 'rs_multiplier' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'rs_multiplier__parameterized5' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:20]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'rs_multiplier_lut' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:15' bound to instance 'MULT_LUT' of component 'rs_multiplier_lut' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:37]
INFO: [Synth 8-638] synthesizing module 'rs_multiplier_lut__parameterized5' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'rs_multiplier_lut__parameterized5' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'rs_multiplier__parameterized5' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:20]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'async_dff' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/async_dff.vhd:11' bound to instance 'LOOP_ASYNC_DFF' of component 'async_dff' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:62]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'async_dff' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/async_dff.vhd:11' bound to instance 'OUTPUT_ASYNC_DFF' of component 'async_dff' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'rs_syndrome_subunit__parameterized5' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:25]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter I bound to: 4 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_syndrome_subunit' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:9' bound to instance 'RS_SYNDROME_SUBUNIT_INST' of component 'rs_syndrome_subunit' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome.vhd:358]
INFO: [Synth 8-638] synthesizing module 'rs_syndrome_subunit__parameterized7' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:25]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_adder' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_adder.vhd:4' bound to instance 'END_ADDER' of component 'rs_adder' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:48]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 16 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_multiplier' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:8' bound to instance 'MULTIPLIER' of component 'rs_multiplier' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'rs_multiplier__parameterized7' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:20]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'rs_multiplier_lut' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:15' bound to instance 'MULT_LUT' of component 'rs_multiplier_lut' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:37]
INFO: [Synth 8-638] synthesizing module 'rs_multiplier_lut__parameterized7' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'rs_multiplier_lut__parameterized7' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'rs_multiplier__parameterized7' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:20]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'async_dff' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/async_dff.vhd:11' bound to instance 'LOOP_ASYNC_DFF' of component 'async_dff' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:62]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'async_dff' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/async_dff.vhd:11' bound to instance 'OUTPUT_ASYNC_DFF' of component 'async_dff' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'rs_syndrome_subunit__parameterized7' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:25]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter I bound to: 5 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_syndrome_subunit' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:9' bound to instance 'RS_SYNDROME_SUBUNIT_INST' of component 'rs_syndrome_subunit' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome.vhd:358]
INFO: [Synth 8-638] synthesizing module 'rs_syndrome_subunit__parameterized9' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:25]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_adder' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_adder.vhd:4' bound to instance 'END_ADDER' of component 'rs_adder' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:48]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 32 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_multiplier' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:8' bound to instance 'MULTIPLIER' of component 'rs_multiplier' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'rs_multiplier__parameterized9' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:20]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'rs_multiplier_lut' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:15' bound to instance 'MULT_LUT' of component 'rs_multiplier_lut' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:37]
INFO: [Synth 8-638] synthesizing module 'rs_multiplier_lut__parameterized9' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'rs_multiplier_lut__parameterized9' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'rs_multiplier__parameterized9' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:20]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'async_dff' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/async_dff.vhd:11' bound to instance 'LOOP_ASYNC_DFF' of component 'async_dff' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:62]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'async_dff' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/async_dff.vhd:11' bound to instance 'OUTPUT_ASYNC_DFF' of component 'async_dff' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'rs_syndrome_subunit__parameterized9' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:25]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter I bound to: 6 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_syndrome_subunit' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:9' bound to instance 'RS_SYNDROME_SUBUNIT_INST' of component 'rs_syndrome_subunit' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome.vhd:358]
INFO: [Synth 8-638] synthesizing module 'rs_syndrome_subunit__parameterized11' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:25]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_adder' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_adder.vhd:4' bound to instance 'END_ADDER' of component 'rs_adder' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:48]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 64 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_multiplier' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:8' bound to instance 'MULTIPLIER' of component 'rs_multiplier' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'rs_multiplier__parameterized11' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:20]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'rs_multiplier_lut' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:15' bound to instance 'MULT_LUT' of component 'rs_multiplier_lut' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:37]
INFO: [Synth 8-638] synthesizing module 'rs_multiplier_lut__parameterized11' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'rs_multiplier_lut__parameterized11' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'rs_multiplier__parameterized11' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:20]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'async_dff' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/async_dff.vhd:11' bound to instance 'LOOP_ASYNC_DFF' of component 'async_dff' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:62]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'async_dff' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/async_dff.vhd:11' bound to instance 'OUTPUT_ASYNC_DFF' of component 'async_dff' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'rs_syndrome_subunit__parameterized11' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:25]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter I bound to: 7 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_syndrome_subunit' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:9' bound to instance 'RS_SYNDROME_SUBUNIT_INST' of component 'rs_syndrome_subunit' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome.vhd:358]
INFO: [Synth 8-638] synthesizing module 'rs_syndrome_subunit__parameterized13' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:25]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_adder' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_adder.vhd:4' bound to instance 'END_ADDER' of component 'rs_adder' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:48]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 128 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_multiplier' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:8' bound to instance 'MULTIPLIER' of component 'rs_multiplier' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'rs_multiplier__parameterized13' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:20]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'rs_multiplier_lut' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:15' bound to instance 'MULT_LUT' of component 'rs_multiplier_lut' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:37]
INFO: [Synth 8-638] synthesizing module 'rs_multiplier_lut__parameterized13' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'rs_multiplier_lut__parameterized13' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'rs_multiplier__parameterized13' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:20]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'async_dff' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/async_dff.vhd:11' bound to instance 'LOOP_ASYNC_DFF' of component 'async_dff' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:62]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'async_dff' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/async_dff.vhd:11' bound to instance 'OUTPUT_ASYNC_DFF' of component 'async_dff' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'rs_syndrome_subunit__parameterized13' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:25]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter I bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_syndrome_subunit' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:9' bound to instance 'RS_SYNDROME_SUBUNIT_INST' of component 'rs_syndrome_subunit' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome.vhd:358]
INFO: [Synth 8-638] synthesizing module 'rs_syndrome_subunit__parameterized15' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:25]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_adder' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_adder.vhd:4' bound to instance 'END_ADDER' of component 'rs_adder' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:48]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 29 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_multiplier' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:8' bound to instance 'MULTIPLIER' of component 'rs_multiplier' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'rs_multiplier__parameterized15' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:20]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'rs_multiplier_lut' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:15' bound to instance 'MULT_LUT' of component 'rs_multiplier_lut' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:37]
INFO: [Synth 8-638] synthesizing module 'rs_multiplier_lut__parameterized15' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'rs_multiplier_lut__parameterized15' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'rs_multiplier__parameterized15' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:20]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'async_dff' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/async_dff.vhd:11' bound to instance 'LOOP_ASYNC_DFF' of component 'async_dff' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:62]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'async_dff' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/async_dff.vhd:11' bound to instance 'OUTPUT_ASYNC_DFF' of component 'async_dff' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'rs_syndrome_subunit__parameterized15' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:25]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter I bound to: 9 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_syndrome_subunit' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:9' bound to instance 'RS_SYNDROME_SUBUNIT_INST' of component 'rs_syndrome_subunit' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome.vhd:358]
INFO: [Synth 8-638] synthesizing module 'rs_syndrome_subunit__parameterized17' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:25]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_adder' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_adder.vhd:4' bound to instance 'END_ADDER' of component 'rs_adder' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:48]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 58 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_multiplier' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:8' bound to instance 'MULTIPLIER' of component 'rs_multiplier' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'rs_multiplier__parameterized17' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:20]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 58 - type: integer 
INFO: [Synth 8-3491] module 'rs_multiplier_lut' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:15' bound to instance 'MULT_LUT' of component 'rs_multiplier_lut' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:37]
INFO: [Synth 8-638] synthesizing module 'rs_multiplier_lut__parameterized17' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'rs_multiplier_lut__parameterized17' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'rs_multiplier__parameterized17' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:20]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'async_dff' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/async_dff.vhd:11' bound to instance 'LOOP_ASYNC_DFF' of component 'async_dff' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:62]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'async_dff' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/async_dff.vhd:11' bound to instance 'OUTPUT_ASYNC_DFF' of component 'async_dff' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'rs_syndrome_subunit__parameterized17' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:25]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter I bound to: 10 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_syndrome_subunit' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:9' bound to instance 'RS_SYNDROME_SUBUNIT_INST' of component 'rs_syndrome_subunit' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome.vhd:358]
INFO: [Synth 8-638] synthesizing module 'rs_syndrome_subunit__parameterized19' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:25]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_adder' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_adder.vhd:4' bound to instance 'END_ADDER' of component 'rs_adder' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:48]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 116 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_multiplier' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:8' bound to instance 'MULTIPLIER' of component 'rs_multiplier' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'rs_multiplier__parameterized19' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:20]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 116 - type: integer 
INFO: [Synth 8-3491] module 'rs_multiplier_lut' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:15' bound to instance 'MULT_LUT' of component 'rs_multiplier_lut' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:37]
INFO: [Synth 8-638] synthesizing module 'rs_multiplier_lut__parameterized19' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'rs_multiplier_lut__parameterized19' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'rs_multiplier__parameterized19' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:20]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'async_dff' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/async_dff.vhd:11' bound to instance 'LOOP_ASYNC_DFF' of component 'async_dff' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:62]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'async_dff' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/async_dff.vhd:11' bound to instance 'OUTPUT_ASYNC_DFF' of component 'async_dff' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'rs_syndrome_subunit__parameterized19' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:25]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter I bound to: 11 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_syndrome_subunit' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:9' bound to instance 'RS_SYNDROME_SUBUNIT_INST' of component 'rs_syndrome_subunit' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome.vhd:358]
INFO: [Synth 8-638] synthesizing module 'rs_syndrome_subunit__parameterized21' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:25]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_adder' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_adder.vhd:4' bound to instance 'END_ADDER' of component 'rs_adder' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:48]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 232 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_multiplier' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:8' bound to instance 'MULTIPLIER' of component 'rs_multiplier' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'rs_multiplier__parameterized21' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:20]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 232 - type: integer 
INFO: [Synth 8-3491] module 'rs_multiplier_lut' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:15' bound to instance 'MULT_LUT' of component 'rs_multiplier_lut' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:37]
INFO: [Synth 8-638] synthesizing module 'rs_multiplier_lut__parameterized21' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'rs_multiplier_lut__parameterized21' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'rs_multiplier__parameterized21' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:20]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'async_dff' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/async_dff.vhd:11' bound to instance 'LOOP_ASYNC_DFF' of component 'async_dff' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:62]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'async_dff' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/async_dff.vhd:11' bound to instance 'OUTPUT_ASYNC_DFF' of component 'async_dff' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'rs_syndrome_subunit__parameterized21' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:25]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter I bound to: 12 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_syndrome_subunit' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:9' bound to instance 'RS_SYNDROME_SUBUNIT_INST' of component 'rs_syndrome_subunit' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome.vhd:358]
INFO: [Synth 8-638] synthesizing module 'rs_syndrome_subunit__parameterized23' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:25]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_adder' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_adder.vhd:4' bound to instance 'END_ADDER' of component 'rs_adder' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:48]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 205 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_multiplier' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:8' bound to instance 'MULTIPLIER' of component 'rs_multiplier' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'rs_multiplier__parameterized23' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:20]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 205 - type: integer 
INFO: [Synth 8-3491] module 'rs_multiplier_lut' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:15' bound to instance 'MULT_LUT' of component 'rs_multiplier_lut' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:37]
INFO: [Synth 8-638] synthesizing module 'rs_multiplier_lut__parameterized23' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'rs_multiplier_lut__parameterized23' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'rs_multiplier__parameterized23' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:20]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'async_dff' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/async_dff.vhd:11' bound to instance 'LOOP_ASYNC_DFF' of component 'async_dff' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:62]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'async_dff' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/async_dff.vhd:11' bound to instance 'OUTPUT_ASYNC_DFF' of component 'async_dff' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'rs_syndrome_subunit__parameterized23' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:25]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter I bound to: 13 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_syndrome_subunit' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:9' bound to instance 'RS_SYNDROME_SUBUNIT_INST' of component 'rs_syndrome_subunit' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome.vhd:358]
INFO: [Synth 8-638] synthesizing module 'rs_syndrome_subunit__parameterized25' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:25]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_adder' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_adder.vhd:4' bound to instance 'END_ADDER' of component 'rs_adder' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:48]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 135 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_multiplier' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:8' bound to instance 'MULTIPLIER' of component 'rs_multiplier' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'rs_multiplier__parameterized25' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:20]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 135 - type: integer 
INFO: [Synth 8-3491] module 'rs_multiplier_lut' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:15' bound to instance 'MULT_LUT' of component 'rs_multiplier_lut' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:37]
INFO: [Synth 8-638] synthesizing module 'rs_multiplier_lut__parameterized25' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'rs_multiplier_lut__parameterized25' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'rs_multiplier__parameterized25' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:20]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'async_dff' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/async_dff.vhd:11' bound to instance 'LOOP_ASYNC_DFF' of component 'async_dff' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:62]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'async_dff' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/async_dff.vhd:11' bound to instance 'OUTPUT_ASYNC_DFF' of component 'async_dff' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'rs_syndrome_subunit__parameterized25' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:25]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter I bound to: 14 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_syndrome_subunit' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:9' bound to instance 'RS_SYNDROME_SUBUNIT_INST' of component 'rs_syndrome_subunit' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome.vhd:358]
INFO: [Synth 8-638] synthesizing module 'rs_syndrome_subunit__parameterized27' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:25]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_adder' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_adder.vhd:4' bound to instance 'END_ADDER' of component 'rs_adder' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:48]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 19 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_multiplier' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:8' bound to instance 'MULTIPLIER' of component 'rs_multiplier' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'rs_multiplier__parameterized27' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:20]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 19 - type: integer 
INFO: [Synth 8-3491] module 'rs_multiplier_lut' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:15' bound to instance 'MULT_LUT' of component 'rs_multiplier_lut' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:37]
INFO: [Synth 8-638] synthesizing module 'rs_multiplier_lut__parameterized27' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'rs_multiplier_lut__parameterized27' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'rs_multiplier__parameterized27' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:20]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'async_dff' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/async_dff.vhd:11' bound to instance 'LOOP_ASYNC_DFF' of component 'async_dff' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:62]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'async_dff' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/async_dff.vhd:11' bound to instance 'OUTPUT_ASYNC_DFF' of component 'async_dff' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'rs_syndrome_subunit__parameterized27' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:25]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter I bound to: 15 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_syndrome_subunit' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:9' bound to instance 'RS_SYNDROME_SUBUNIT_INST' of component 'rs_syndrome_subunit' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome.vhd:358]
INFO: [Synth 8-638] synthesizing module 'rs_syndrome_subunit__parameterized29' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:25]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_adder' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_adder.vhd:4' bound to instance 'END_ADDER' of component 'rs_adder' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:48]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 38 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rs_multiplier' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:8' bound to instance 'MULTIPLIER' of component 'rs_multiplier' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'rs_multiplier__parameterized29' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:20]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 38 - type: integer 
INFO: [Synth 8-3491] module 'rs_multiplier_lut' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:15' bound to instance 'MULT_LUT' of component 'rs_multiplier_lut' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:37]
INFO: [Synth 8-638] synthesizing module 'rs_multiplier_lut__parameterized29' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'rs_multiplier_lut__parameterized29' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier_lut.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'rs_multiplier__parameterized29' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_multiplier.vhd:20]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'async_dff' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/async_dff.vhd:11' bound to instance 'LOOP_ASYNC_DFF' of component 'async_dff' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:62]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rs_syndrome_subunit__parameterized29' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome_subunit.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'rs_syndrome_unit' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome.vhd:355]
INFO: [Synth 8-256] done synthesizing module 'rs_syndrome' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_syndrome.vhd:35]
	Parameter ARRAY_WIDTH bound to: 16 - type: integer 
	Parameter NUM_OF_ELEMENTS bound to: 1 - type: integer 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_fifo_array' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/reg_fifo_array.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'reg_fifo_array' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/reg_fifo_array.vhd:52]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TWO_TIMES_T bound to: 16 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'rs_berlekamp_massey' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_berlekamp_massey.vhd:493]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TWO_TIMES_T bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_berlekamp_massey_control' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_berlekamp_massey.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'rs_berlekamp_massey_control' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_berlekamp_massey.vhd:25]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TWO_TIMES_T bound to: 16 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'rs_berlekamp_massey_unit' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_berlekamp_massey.vhd:252]
	Parameter NUM_OF_ELEMENTS bound to: 16 - type: integer 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'config_dff_array' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/config_dff_array.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'config_dff_array' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/config_dff_array.vhd:26]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sync_dff' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/d_sync_flop.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'sync_dff' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/d_sync_flop.vhd:23]
	Parameter NUM_OF_ELEMENTS bound to: 8 - type: integer 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'register_shifter' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_berlekamp_massey.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'register_shifter' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_berlekamp_massey.vhd:153]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'rs_full_multiplier' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_full_multiplier.vhd:26]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_full_multiplier_core' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_full_multiplier_core.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'rs_full_multiplier_core' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_full_multiplier_core.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'rs_full_multiplier' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_full_multiplier.vhd:26]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter NUM_OF_ELEMENTS bound to: 9 - type: integer 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_reduce_adder' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_reduce_adder.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'rs_reduce_adder' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_reduce_adder.vhd:25]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'rs_inverse' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_inverse.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'rs_inverse' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_inverse.vhd:26]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter NUM_OF_ELEMENTS bound to: 8 - type: integer 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'register_feedback_shifter' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_berlekamp_massey.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'register_feedback_shifter' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_berlekamp_massey.vhd:194]
	Parameter NUM_OF_ELEMENTS bound to: 8 - type: integer 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sync_dff_array' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/sync_dff_array.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'sync_dff_array' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/sync_dff_array.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'rs_berlekamp_massey_unit' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_berlekamp_massey.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'rs_berlekamp_massey' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_berlekamp_massey.vhd:493]
	Parameter ARRAY_WIDTH bound to: 9 - type: integer 
	Parameter NUM_OF_ELEMENTS bound to: 1 - type: integer 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_fifo_array__parameterized1' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/reg_fifo_array.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'reg_fifo_array__parameterized1' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/reg_fifo_array.vhd:52]
	Parameter ARRAY_WIDTH bound to: 8 - type: integer 
	Parameter NUM_OF_ELEMENTS bound to: 1 - type: integer 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_fifo_array__parameterized3' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/reg_fifo_array.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'reg_fifo_array__parameterized3' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/reg_fifo_array.vhd:52]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TWO_TIMES_T bound to: 16 - type: integer 
	Parameter OUTPUT_PARITY_SYMBOLS bound to: 1 - type: bool 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'rs_chien_forney' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_chien_forney.vhd:38]
	Parameter WORD_LENGTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'no_rst_dff' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/no_rst_dff.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'no_rst_dff' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/no_rst_dff.vhd:15]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'no_rst_dff__parameterized1' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/no_rst_dff.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'no_rst_dff__parameterized1' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/no_rst_dff.vhd:15]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter T bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'rs_chien' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_chien.vhd:30]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 1 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 2 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 4 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 16 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 32 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 64 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 128 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 29 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter NUM_OF_ELEMENTS bound to: 5 - type: integer 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_reduce_adder__parameterized1' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_reduce_adder.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'rs_reduce_adder__parameterized1' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_reduce_adder.vhd:25]
	Parameter NUM_OF_ELEMENTS bound to: 4 - type: integer 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_reduce_adder__parameterized3' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_reduce_adder.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'rs_reduce_adder__parameterized3' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_reduce_adder.vhd:25]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'rs_chien' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_chien.vhd:30]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter T bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'rs_forney' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_forney.vhd:30]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 1 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 2 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 4 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 16 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 32 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 64 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter MULT_CONSTANT bound to: 128 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter NUM_OF_ELEMENTS bound to: 8 - type: integer 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_reduce_adder__parameterized5' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_reduce_adder.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'rs_reduce_adder__parameterized5' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_reduce_adder.vhd:25]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'rs_forney' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_forney.vhd:30]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TWO_TIMES_T bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_chien_forney_control' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_chien_forney.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'rs_chien_forney_control' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_chien_forney.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'rs_chien_forney' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_chien_forney.vhd:38]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter NUM_OF_ELEMENTS bound to: 1276 - type: integer 
	Parameter O_FULL_MINUS_ONE bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'reg_fifo' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/reg_fifo.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'reg_fifo' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/reg_fifo.vhd:50]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter NUM_OF_ELEMENTS bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_fifo__parameterized1' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/reg_fifo.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'reg_fifo__parameterized1' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/reg_fifo.vhd:50]
	Parameter WORD_LENGTH bound to: 8 - type: integer 
	Parameter TEST_MODE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'rs_decoder' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/rs_decoder.vhd:47]
INFO: [Synth 8-226] default block is never used [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/new/rs_decoder_sm_1.vhd:155]
WARNING: [Synth 8-614] signal 'decryption_done_s' is read in the process but is not in the sensitivity list [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/new/rs_decoder_sm_1.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'rs_decoder_sm_1' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/new/rs_decoder_sm_1.vhd:51]
INFO: [Synth 8-226] default block is never used [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/new/manchester_rs_composite_1.vhd:121]
INFO: [Synth 8-256] done synthesizing module 'manchester_rs_composite_1' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/new/manchester_rs_composite_1.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'design_1_manchester_rs_compos_0_0' (0#1) [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ip/design_1_manchester_rs_compos_0_0/synth/design_1_manchester_rs_compos_0_0.vhd:68]
WARNING: [Synth 8-3848] Net target_detected_o in module/entity uart_manchester_decoder_1 does not have driver. [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/new/uart_manchester_decoder_1.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element r_WR_INDEX_reg was removed.  [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/reg_fifo_array.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element r_RD_INDEX_reg was removed.  [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/reg_fifo_array.vhd:74]
WARNING: [Synth 8-6014] Unused sequential element r_WR_INDEX_reg was removed.  [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/reg_fifo_array.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element r_RD_INDEX_reg was removed.  [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/reg_fifo_array.vhd:74]
WARNING: [Synth 8-6014] Unused sequential element r_WR_INDEX_reg was removed.  [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/reg_fifo_array.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element r_RD_INDEX_reg was removed.  [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/imports/rs_vhdl_files/reg_fifo_array.vhd:74]
WARNING: [Synth 8-6014] Unused sequential element state_int_s_reg was removed.  [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/new/rs_decoder_sm_1.vhd:152]
WARNING: [Synth 8-6014] Unused sequential element state_int_s_reg was removed.  [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/new/manchester_rs_composite_1.vhd:123]
WARNING: [Synth 8-7129] Port target_detected_o in module uart_manchester_decoder_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2076.621 ; gain = 1088.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2076.621 ; gain = 1088.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2076.621 ; gain = 1088.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.303 . Memory (MB): peak = 2076.621 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'manchester_rs_composite_ila'. The XDC file c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/manchester_rs_composite_ila/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'rs_decoder_sm_1_ila'. The XDC file c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/rs_decoder_sm_1_ila/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.runs/design_1_manchester_rs_compos_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.runs/design_1_manchester_rs_compos_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.runs/design_1_manchester_rs_compos_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_manchester_rs_compos_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_manchester_rs_compos_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2076.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.406 . Memory (MB): peak = 2076.621 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 2076.621 ; gain = 1088.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 2076.621 ; gain = 1088.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 2076.621 ; gain = 1088.078
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'rs_syndrome_control'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'rs_berlekamp_massey_control'
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buff_s_reg' and it is trimmed from '2048' to '2040' bits. [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/new/rs_decoder_sm_1.vhd:208]
INFO: [Synth 8-802] inferred FSM for state register 'state_s_reg' in module 'rs_decoder_sm_1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             wait_symbol |                              000 |                              000
          start_syndrome |                              001 |                              001
        compute_syndrome |                              010 |                              010
            end_syndrome |                              011 |                              011
         register_result |                              100 |                              100
                   stall |                              101 |                              101
                   error |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'rs_syndrome_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       wait_for_syndrome |                           000001 |                              000
                start_bm |                           000010 |                              001
        compute_location |                           000100 |                              010
     clear_syndrome_regs |                           001000 |                              011
          compute_values |                           010000 |                              100
                  end_bm |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'one-hot' in module 'rs_berlekamp_massey_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                              000 |                              111
                    idle |                              001 |                              000
     start_writing_input |                              010 |                              001
     shift_writing_input |                              011 |                              010
                 waiting |                              100 |                              011
          reading_output |                              101 |                              100
                msg_done |                              110 |                              101
              msg_output |                              111 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_s_reg' using encoding 'sequential' in module 'rs_decoder_sm_1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 2076.621 ; gain = 1088.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "mt_8[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mt_8[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mt_8[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mt_8[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mt_8[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mt_8[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mt_8[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mt_8[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mt_8[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mt_8[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mt_8[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mt_8[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mt_8[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mt_8[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mt_8[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mt_8[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mt_8[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mt_8[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mt_8[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mt_8[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mt_8[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mt_8[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mt_8[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mt_8[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mt_8[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mt_8[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mt_8[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mt_8[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mt_8[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mt_8[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mt_8[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gp_inverse_8[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mt_8[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gp_inverse_8[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST /\r_2l_reg[0] )
INFO: [Synth 8-3886] merging instance 'GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_RD_INDEX_reg_rep[0]' (FDRE) to 'GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_RD_INDEX_reg[0]'
INFO: [Synth 8-3886] merging instance 'GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_RD_INDEX_reg_rep[1]' (FDRE) to 'GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_RD_INDEX_reg[1]'
INFO: [Synth 8-3886] merging instance 'GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_RD_INDEX_reg_rep[2]' (FDRE) to 'GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_RD_INDEX_reg[2]'
INFO: [Synth 8-3886] merging instance 'GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_RD_INDEX_reg_rep[3]' (FDRE) to 'GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_RD_INDEX_reg[3]'
INFO: [Synth 8-3886] merging instance 'GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_RD_INDEX_reg_rep[4]' (FDRE) to 'GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_RD_INDEX_reg[4]'
INFO: [Synth 8-3886] merging instance 'GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_RD_INDEX_reg_rep[5]' (FDRE) to 'GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_RD_INDEX_reg[5]'
INFO: [Synth 8-3886] merging instance 'GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_RD_INDEX_reg_rep[8]' (FDRE) to 'GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_RD_INDEX_reg[8]'
INFO: [Synth 8-3886] merging instance 'GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_RD_INDEX_reg_rep[10]' (FDRE) to 'GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_RD_INDEX_reg[10]'
INFO: [Synth 8-3886] merging instance 'GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_RD_INDEX_reg_rep[7]' (FDRE) to 'GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_RD_INDEX_reg[7]'
INFO: [Synth 8-3886] merging instance 'GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_RD_INDEX_reg_rep[6]' (FDRE) to 'GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_RD_INDEX_reg[6]'
INFO: [Synth 8-3886] merging instance 'GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_RD_INDEX_reg_rep[9]' (FDRE) to 'GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_RD_INDEX_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\CHIEN_FIFO_ARRAY_INST/r_FIFO_DATA_reg[0][0][0] )
INFO: [Synth 8-3886] merging instance 'CHIEN_FIFO_ARRAY_INST/r_FIFO_DATA_reg[0][0][1]' (FDE) to 'CHIEN_FIFO_ARRAY_INST/r_FIFO_DATA_reg[0][0][2]'
INFO: [Synth 8-3886] merging instance 'CHIEN_FIFO_ARRAY_INST/r_FIFO_DATA_reg[0][0][2]' (FDE) to 'CHIEN_FIFO_ARRAY_INST/r_FIFO_DATA_reg[0][0][3]'
INFO: [Synth 8-3886] merging instance 'CHIEN_FIFO_ARRAY_INST/r_FIFO_DATA_reg[0][0][3]' (FDE) to 'CHIEN_FIFO_ARRAY_INST/r_FIFO_DATA_reg[0][0][4]'
INFO: [Synth 8-3886] merging instance 'CHIEN_FIFO_ARRAY_INST/r_FIFO_DATA_reg[0][0][4]' (FDE) to 'CHIEN_FIFO_ARRAY_INST/r_FIFO_DATA_reg[0][0][5]'
INFO: [Synth 8-3886] merging instance 'CHIEN_FIFO_ARRAY_INST/r_FIFO_DATA_reg[0][0][5]' (FDE) to 'CHIEN_FIFO_ARRAY_INST/r_FIFO_DATA_reg[0][0][6]'
INFO: [Synth 8-3886] merging instance 'CHIEN_FIFO_ARRAY_INST/r_FIFO_DATA_reg[0][0][6]' (FDE) to 'CHIEN_FIFO_ARRAY_INST/r_FIFO_DATA_reg[0][0][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIEN_FIFO_ARRAY_INST/r_FIFO_DATA_reg[0][0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (internal_rst_s_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:40 . Memory (MB): peak = 2076.621 ; gain = 1088.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:15 ; elapsed = 00:01:46 . Memory (MB): peak = 2076.621 ; gain = 1088.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:47 . Memory (MB): peak = 2076.621 ; gain = 1088.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:17 ; elapsed = 00:01:57 . Memory (MB): peak = 2076.621 ; gain = 1088.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:25 ; elapsed = 00:02:05 . Memory (MB): peak = 2076.621 ; gain = 1088.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:25 ; elapsed = 00:02:05 . Memory (MB): peak = 2076.621 ; gain = 1088.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:26 ; elapsed = 00:02:06 . Memory (MB): peak = 2076.621 ; gain = 1088.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:26 ; elapsed = 00:02:06 . Memory (MB): peak = 2076.621 ; gain = 1088.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:27 ; elapsed = 00:02:07 . Memory (MB): peak = 2076.621 ; gain = 1088.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:27 ; elapsed = 00:02:07 . Memory (MB): peak = 2076.621 ; gain = 1088.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    26|
|2     |LUT1     |     5|
|3     |LUT2     |   681|
|4     |LUT3     |  2354|
|5     |LUT4     |   332|
|6     |LUT5     |   309|
|7     |LUT6     |   877|
|8     |MUXF7    |    64|
|9     |MUXF8    |    32|
|10    |RAM32M   |     1|
|11    |RAM32X1D |     2|
|12    |RAM64M   |    60|
|13    |SRL16E   |   517|
|14    |FDCE     |   272|
|15    |FDPE     |     1|
|16    |FDRE     | 18763|
|17    |FDSE     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:27 ; elapsed = 00:02:07 . Memory (MB): peak = 2076.621 ; gain = 1088.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:02:02 . Memory (MB): peak = 2076.621 ; gain = 1088.078
Synthesis Optimization Complete : Time (s): cpu = 00:01:27 ; elapsed = 00:02:08 . Memory (MB): peak = 2076.621 ; gain = 1088.078
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.351 . Memory (MB): peak = 2076.621 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 185 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2076.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 63 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM64M => RAM64M (RAMD64E(x4)): 60 instances

Synth Design complete | Checksum: 2bf0e4c0
INFO: [Common 17-83] Releasing license: Synthesis
452 Infos, 12 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:02:18 . Memory (MB): peak = 2076.621 ; gain = 1475.629
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 175 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2076.621 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.runs/design_1_manchester_rs_compos_0_0_synth_1/design_1_manchester_rs_compos_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_manchester_rs_compos_0_0_utilization_synth.rpt -pb design_1_manchester_rs_compos_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 25 15:05:55 2024...
