###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        55225   # Number of WRITE/WRITEP commands
num_reads_done                 =      1999481   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1644012   # Number of read row buffer hits
num_read_cmds                  =      1999466   # Number of READ/READP commands
num_writes_done                =        55253   # Number of read requests issued
num_write_row_hits             =        34879   # Number of write row buffer hits
num_act_cmds                   =       378442   # Number of ACT commands
num_pre_cmds                   =       378414   # Number of PRE commands
num_ondemand_pres              =       352319   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9627957   # Cyles of rank active rank.0
rank_active_cycles.1           =      9502346   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       372043   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       497654   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1901933   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        65187   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        23101   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        15248   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        12533   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         8628   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6054   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4425   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3268   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2547   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        11949   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            2   # Write cmd latency (cycles)
write_latency[40-59]           =            3   # Write cmd latency (cycles)
write_latency[60-79]           =           13   # Write cmd latency (cycles)
write_latency[80-99]           =           31   # Write cmd latency (cycles)
write_latency[100-119]         =           58   # Write cmd latency (cycles)
write_latency[120-139]         =           74   # Write cmd latency (cycles)
write_latency[140-159]         =           89   # Write cmd latency (cycles)
write_latency[160-179]         =          129   # Write cmd latency (cycles)
write_latency[180-199]         =          158   # Write cmd latency (cycles)
write_latency[200-]            =        54668   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           21   # Read request latency (cycles)
read_latency[20-39]            =       464666   # Read request latency (cycles)
read_latency[40-59]            =       198638   # Read request latency (cycles)
read_latency[60-79]            =       197132   # Read request latency (cycles)
read_latency[80-99]            =       130748   # Read request latency (cycles)
read_latency[100-119]          =       106259   # Read request latency (cycles)
read_latency[120-139]          =        92751   # Read request latency (cycles)
read_latency[140-159]          =        74094   # Read request latency (cycles)
read_latency[160-179]          =        61878   # Read request latency (cycles)
read_latency[180-199]          =        53165   # Read request latency (cycles)
read_latency[200-]             =       620129   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.75683e+08   # Write energy
read_energy                    =  8.06185e+09   # Read energy
act_energy                     =  1.03542e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.78581e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.38874e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.00785e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.92946e+09   # Active standby energy rank.1
average_read_latency           =      241.677   # Average read request latency (cycles)
average_interarrival           =      4.86648   # Average request interarrival latency (cycles)
total_energy                   =  2.24324e+10   # Total energy (pJ)
average_power                  =      2243.24   # Average power (mW)
average_bandwidth              =      17.5337   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        56507   # Number of WRITE/WRITEP commands
num_reads_done                 =      2052623   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1706404   # Number of read row buffer hits
num_read_cmds                  =      2052618   # Number of READ/READP commands
num_writes_done                =        56511   # Number of read requests issued
num_write_row_hits             =        36204   # Number of write row buffer hits
num_act_cmds                   =       369246   # Number of ACT commands
num_pre_cmds                   =       369221   # Number of PRE commands
num_ondemand_pres              =       342854   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9586066   # Cyles of rank active rank.0
rank_active_cycles.1           =      9558685   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       413934   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       441315   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1955730   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        69272   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        22133   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        14698   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        12230   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         8185   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5705   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4081   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3113   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2596   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        11405   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            3   # Write cmd latency (cycles)
write_latency[40-59]           =            4   # Write cmd latency (cycles)
write_latency[60-79]           =           13   # Write cmd latency (cycles)
write_latency[80-99]           =           27   # Write cmd latency (cycles)
write_latency[100-119]         =           43   # Write cmd latency (cycles)
write_latency[120-139]         =           74   # Write cmd latency (cycles)
write_latency[140-159]         =           90   # Write cmd latency (cycles)
write_latency[160-179]         =           84   # Write cmd latency (cycles)
write_latency[180-199]         =          104   # Write cmd latency (cycles)
write_latency[200-]            =        56065   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       449104   # Read request latency (cycles)
read_latency[40-59]            =       192206   # Read request latency (cycles)
read_latency[60-79]            =       193449   # Read request latency (cycles)
read_latency[80-99]            =       131127   # Read request latency (cycles)
read_latency[100-119]          =       105961   # Read request latency (cycles)
read_latency[120-139]          =        94127   # Read request latency (cycles)
read_latency[140-159]          =        74341   # Read request latency (cycles)
read_latency[160-179]          =        62304   # Read request latency (cycles)
read_latency[180-199]          =        52561   # Read request latency (cycles)
read_latency[200-]             =       697433   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.82083e+08   # Write energy
read_energy                    =  8.27616e+09   # Read energy
act_energy                     =  1.01026e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.98688e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.11831e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.98171e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.96462e+09   # Active standby energy rank.1
average_read_latency           =      278.985   # Average read request latency (cycles)
average_interarrival           =      4.74125   # Average request interarrival latency (cycles)
total_energy                   =    2.263e+10   # Total energy (pJ)
average_power                  =         2263   # Average power (mW)
average_bandwidth              =      17.9979   # Average bandwidth
