10:11:01
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Mar 31 10:13:06 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@E: CS160 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":6:1:6:3|Bad or missing port direction for 'CLK'
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 31 10:13:06 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 31 10:13:06 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Mar 31 10:13:36 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG146 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Creating black box for empty module top

@N: CG706 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected top-level module top is a black box, ignoring black box ...
@N: CL159 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":6:1:6:3|Input CLK is unused.
@N: CL159 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":7:1:7:5|Input RST_N is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 10:13:36 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 10:13:36 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 10:13:36 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 10:13:38 2025

###########################################################]
Pre-mapping Report

# Mon Mar 31 10:13:38 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 31 10:13:38 2025

###########################################################]
Map & Optimize Report

# Mon Mar 31 10:13:38 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Mon Mar 31 10:13:39 2025
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 31 10:13:39 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	0
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	0/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	0
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	0/63
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 1.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Mar 31 10:19:51 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":14:39:14:39|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":15:40:15:40|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":18:43:18:43|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":20:31:20:31|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:32:22:32|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 10:19:51 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 10:19:51 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 10:19:51 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 10:19:52 2025

###########################################################]
Pre-mapping Report

# Mon Mar 31 10:19:52 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 31 10:19:52 2025

###########################################################]
Map & Optimize Report

# Mon Mar 31 10:19:53 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Mon Mar 31 10:19:53 2025
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         0 uses

I/O ports: 3
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 31 10:19:54 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
pr_PLL_test_Implmnt: newer file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Warning: property TEST_MODE doesn't exist at instance top_pll_inst.top_pll_inst. default value (0) is added.
Warning: property EXTERNAL_DIVIDE_FACTOR doesn't exist at instance top_pll_inst.top_pll_inst. default value (1) is added.
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	3/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1403: No clock is reaching the reference clock pin 'REFERENCECLK' of PLL instance 'top_pll_inst.top_pll_inst'. So, no clocks will be inferred at output of this PLL
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	3/63
    PLLs                        :	1/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 1.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 63
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 63
used logic cells: 1
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Warning-1403: No clock is reaching the reference clock pin 'REFERENCECLK' of PLL instance 'top_pll_inst.top_pll_inst'. So, no clocks will be inferred at output of this PLL
Read device time: 10
I1209: Started routing
I1223: Total Nets : 4 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1403: No clock is reaching the reference clock pin 'REFERENCECLK' of PLL instance 'top_pll_inst.top_pll_inst'. So, no clocks will be inferred at output of this PLL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Mar 31 11:07:55 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top_pll.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":14:39:14:39|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":15:40:15:40|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":18:43:18:43|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":20:31:20:31|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:32:22:32|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 11:07:56 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 11:07:56 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 11:07:56 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 11:07:57 2025

###########################################################]
Pre-mapping Report

# Mon Mar 31 11:07:57 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 31 11:07:57 2025

###########################################################]
Map & Optimize Report

# Mon Mar 31 11:07:58 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Mon Mar 31 11:07:58 2025
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         0 uses

I/O ports: 3
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 31 11:07:59 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Warning: property TEST_MODE doesn't exist at instance top_pll_inst.top_pll_inst. default value (0) is added.
Warning: property EXTERNAL_DIVIDE_FACTOR doesn't exist at instance top_pll_inst.top_pll_inst. default value (1) is added.
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	3/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1403: No clock is reaching the reference clock pin 'REFERENCECLK' of PLL instance 'top_pll_inst.top_pll_inst'. So, no clocks will be inferred at output of this PLL
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	3/63
    PLLs                        :	1/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 1.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 111
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 111
used logic cells: 1
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Warning-1403: No clock is reaching the reference clock pin 'REFERENCECLK' of PLL instance 'top_pll_inst.top_pll_inst'. So, no clocks will be inferred at output of this PLL
Read device time: 10
I1209: Started routing
I1223: Total Nets : 4 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1403: No clock is reaching the reference clock pin 'REFERENCECLK' of PLL instance 'top_pll_inst.top_pll_inst'. So, no clocks will be inferred at output of this PLL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Mar 31 11:25:55 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top_pll.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":14:39:14:39|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":15:40:15:40|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":18:43:18:43|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":20:31:20:31|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:32:22:32|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 11:25:56 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 11:25:56 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 11:25:56 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 11:25:59 2025

###########################################################]
Pre-mapping Report

# Mon Mar 31 11:25:59 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 31 11:26:00 2025

###########################################################]
Map & Optimize Report

# Mon Mar 31 11:26:00 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Mon Mar 31 11:26:02 2025
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         0 uses

I/O ports: 3
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 31 11:26:02 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 9 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Warning: property TEST_MODE doesn't exist at instance top_pll_inst.top_pll_inst. default value (0) is added.
Warning: property EXTERNAL_DIVIDE_FACTOR doesn't exist at instance top_pll_inst.top_pll_inst. default value (1) is added.
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	3/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1403: No clock is reaching the reference clock pin 'REFERENCECLK' of PLL instance 'top_pll_inst.top_pll_inst'. So, no clocks will be inferred at output of this PLL
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	3/63
    PLLs                        :	1/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 1.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 111
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 111
used logic cells: 1
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Warning-1403: No clock is reaching the reference clock pin 'REFERENCECLK' of PLL instance 'top_pll_inst.top_pll_inst'. So, no clocks will be inferred at output of this PLL
Read device time: 11
I1209: Started routing
I1223: Total Nets : 4 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 13 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1403: No clock is reaching the reference clock pin 'REFERENCECLK' of PLL instance 'top_pll_inst.top_pll_inst'. So, no clocks will be inferred at output of this PLL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Mar 31 12:09:03 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":14:39:14:39|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":15:40:15:40|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":18:43:18:43|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":20:31:20:31|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:32:22:32|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 12:09:03 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 12:09:03 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 12:09:03 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 12:09:05 2025

###########################################################]
Pre-mapping Report

# Mon Mar 31 12:09:07 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 31 12:09:08 2025

###########################################################]
Map & Optimize Report

# Mon Mar 31 12:09:08 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Mon Mar 31 12:09:10 2025
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         0 uses

I/O ports: 3
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 31 12:09:10 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Warning: property TEST_MODE doesn't exist at instance top_pll_inst.top_pll_inst. default value (0) is added.
Warning: property EXTERNAL_DIVIDE_FACTOR doesn't exist at instance top_pll_inst.top_pll_inst. default value (1) is added.
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	3/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
Warning-1403: No clock is reaching the reference clock pin 'REFERENCECLK' of PLL instance 'top_pll_inst.top_pll_inst'. So, no clocks will be inferred at output of this PLL
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	3/63
    PLLs                        :	1/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 1.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 111
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 111
used logic cells: 1
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Warning-1403: No clock is reaching the reference clock pin 'REFERENCECLK' of PLL instance 'top_pll_inst.top_pll_inst'. So, no clocks will be inferred at output of this PLL
Read device time: 13
I1209: Started routing
I1223: Total Nets : 4 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 14 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1403: No clock is reaching the reference clock pin 'REFERENCECLK' of PLL instance 'top_pll_inst.top_pll_inst'. So, no clocks will be inferred at output of this PLL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Mar 31 13:04:31 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top_pll.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":14:39:14:39|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":15:40:15:40|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":18:43:18:43|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":20:31:20:31|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:32:22:32|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 13:04:31 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 13:04:36 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:05s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 13:04:37 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 13:04:38 2025

###########################################################]
Pre-mapping Report

# Mon Mar 31 13:04:42 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 31 13:04:43 2025

###########################################################]
Map & Optimize Report

# Mon Mar 31 13:04:43 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Mon Mar 31 13:04:51 2025
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         0 uses

I/O ports: 3
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:01s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:08s realtime, 0h:00m:01s cputime
# Mon Mar 31 13:04:51 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
pr_PLL_test_Implmnt: newer file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 23 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Warning: property TEST_MODE doesn't exist at instance top_pll_inst.top_pll_inst. default value (0) is added.
Warning: property EXTERNAL_DIVIDE_FACTOR doesn't exist at instance top_pll_inst.top_pll_inst. default value (1) is added.
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 3 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	3/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 2.5 (sec)

Phase 4
Warning-1403: No clock is reaching the reference clock pin 'REFERENCECLK' of PLL instance 'top_pll_inst.top_pll_inst'. So, no clocks will be inferred at output of this PLL
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.9 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	3/63
    PLLs                        :	1/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 4.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 111
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 111
used logic cells: 1
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Warning-1403: No clock is reaching the reference clock pin 'REFERENCECLK' of PLL instance 'top_pll_inst.top_pll_inst'. So, no clocks will be inferred at output of this PLL
Read device time: 13
I1209: Started routing
I1223: Total Nets : 4 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 14 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1403: No clock is reaching the reference clock pin 'REFERENCECLK' of PLL instance 'top_pll_inst.top_pll_inst'. So, no clocks will be inferred at output of this PLL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Mar 31 13:36:37 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":14:39:14:39|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":15:40:15:40|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":18:43:18:43|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":20:31:20:31|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:32:22:32|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module fsm_ctrl in library work.

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":64:1:64:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CL168 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":28:10:28:22|Removing instance fsm_ctrl_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":45:5:45:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 3 reachable states with original encodings of:
   000
   001
   010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 13:36:37 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 13:36:37 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 13:36:37 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 13:36:39 2025

###########################################################]
Pre-mapping Report

# Mon Mar 31 13:36:42 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 31 13:36:42 2025

###########################################################]
Map & Optimize Report

# Mon Mar 31 13:36:42 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Mon Mar 31 13:36:46 2025
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         0 uses

I/O ports: 3
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:08s realtime, 0h:00m:01s cputime
# Mon Mar 31 13:36:51 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
pr_PLL_test_Implmnt: newer file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 15 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Warning: property TEST_MODE doesn't exist at instance top_pll_inst.top_pll_inst. default value (0) is added.
Warning: property EXTERNAL_DIVIDE_FACTOR doesn't exist at instance top_pll_inst.top_pll_inst. default value (1) is added.
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	3/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
Warning-1403: No clock is reaching the reference clock pin 'REFERENCECLK' of PLL instance 'top_pll_inst.top_pll_inst'. So, no clocks will be inferred at output of this PLL
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.6 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	3/63
    PLLs                        :	1/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 5.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 111
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 111
used logic cells: 1
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Warning-1403: No clock is reaching the reference clock pin 'REFERENCECLK' of PLL instance 'top_pll_inst.top_pll_inst'. So, no clocks will be inferred at output of this PLL
Read device time: 11
I1209: Started routing
I1223: Total Nets : 4 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 12 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1403: No clock is reaching the reference clock pin 'REFERENCECLK' of PLL instance 'top_pll_inst.top_pll_inst'. So, no clocks will be inferred at output of this PLL
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Mar 31 13:39:07 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top.v changed - recompiling
File C:\Users\raul.lora\Documents\prPLL_test\top_pll.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":16:39:16:39|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":17:40:17:40|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:31:22:31|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":24:32:24:32|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module fsm_ctrl in library work.

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":64:1:64:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":45:5:45:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 3 reachable states with original encodings of:
   000
   001
   010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 13:39:07 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 13:39:07 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 13:39:07 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 13:39:13 2025

###########################################################]
Pre-mapping Report

# Mon Mar 31 13:39:14 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":64:1:64:6|Removing sequential instance MOSI (in view: work.fsm_ctrl(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":64:1:64:6|Removing sequential instance bit_sequence_stat[87:0] (in view: work.fsm_ctrl(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":64:1:64:6|Removing sequential instance bit_sequence_din[15:0] (in view: work.fsm_ctrl(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                  Requested      Requested     Clock                      Clock                     Clock
Clock                                  Frequency      Period        Type                       Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBAL_derived_clock     3450.7 MHz     0.290         derived (from top|CLK)     Autoconstr_clkgroup_0     0    
top|CLK                                202.9 MHz      4.929         inferred                   Autoconstr_clkgroup_0     20   
==============================================================================================================================

@W: MT529 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":45:5:45:10|Found inferred clock top|CLK which controls 20 sequential elements including fsm_ctrl_inst.current_state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine current_state[2:0] (in view: work.fsm_ctrl(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 31 13:39:15 2025

###########################################################]
Map & Optimize Report

# Mon Mar 31 13:39:15 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine current_state[2:0] (in view: work.fsm_ctrl(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":123:5:123:10|Found counter in view:work.fsm_ctrl(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":101:5:101:10|Found counter in view:work.fsm_ctrl(verilog) instance counter_idle[4:0] 

Starting factoring (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  43 /        19
   2		0h:00m:00s		    -1.56ns		  43 /        19
   3		0h:00m:00s		    -1.56ns		  43 /        19

   4		0h:00m:00s		    -1.56ns		  44 /        19


@N: FX1016 :"c:\users\raul.lora\documents\prpll_test\top.v":6:1:6:3|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTGLOBAL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 19 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================== Non-Gated/Non-Generated Clocks ===================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance              
-----------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               19         fsm_ctrl_inst.counter_idle[4]
=====================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock top|CLK with period 7.21ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Mar 31 13:39:23 2025
#


Top view:               top
Requested Frequency:    138.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.273

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            138.7 MHz     117.9 MHz     7.211         8.484         -1.273     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.211       -1.273  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                Arrival           
Instance                           Reference     Type         Pin     Net                  Time        Slack 
                                   Clock                                                                     
-------------------------------------------------------------------------------------------------------------
fsm_ctrl_inst.counter_din[1]       top|CLK       SB_DFFR      Q       counter_din[1]       0.796       -1.273
fsm_ctrl_inst.counter_din[2]       top|CLK       SB_DFFR      Q       counter_din[2]       0.796       -1.200
fsm_ctrl_inst.counter_din[3]       top|CLK       SB_DFFR      Q       counter_din[3]       0.796       -1.169
fsm_ctrl_inst.current_state[0]     top|CLK       SB_DFFR      Q       current_state[0]     0.796       -1.076
fsm_ctrl_inst.counter_din[0]       top|CLK       SB_DFFR      Q       counter_din[0]       0.796       0.460 
fsm_ctrl_inst.current_state[1]     top|CLK       SB_DFFR      Q       current_state[1]     0.796       0.553 
fsm_ctrl_inst.counter_idle[1]      top|CLK       SB_DFFER     Q       counter_idle[1]      0.796       0.564 
fsm_ctrl_inst.counter_stat[0]      top|CLK       SB_DFFER     Q       counter_stat[0]      0.796       0.564 
fsm_ctrl_inst.counter_stat[1]      top|CLK       SB_DFFER     Q       counter_stat[1]      0.796       0.605 
fsm_ctrl_inst.counter_idle[2]      top|CLK       SB_DFFER     Q       counter_idle[2]      0.796       0.636 
=============================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                  Required           
Instance                           Reference     Type         Pin     Net                    Time         Slack 
                                   Clock                                                                        
----------------------------------------------------------------------------------------------------------------
fsm_ctrl_inst.current_state[1]     top|CLK       SB_DFFR      D       i10_mux_i              7.056        -1.273
fsm_ctrl_inst.counter_din[3]       top|CLK       SB_DFFR      D       N_183_0                7.056        0.460 
fsm_ctrl_inst.current_state[0]     top|CLK       SB_DFFR      D       N_25                   7.056        0.460 
fsm_ctrl_inst.counter_idle[0]      top|CLK       SB_DFFER     D       counter_idle_lm[0]     7.056        0.553 
fsm_ctrl_inst.counter_idle[1]      top|CLK       SB_DFFER     D       counter_idle_lm[1]     7.056        0.553 
fsm_ctrl_inst.counter_idle[2]      top|CLK       SB_DFFER     D       counter_idle_lm[2]     7.056        0.553 
fsm_ctrl_inst.counter_idle[3]      top|CLK       SB_DFFER     D       counter_idle_lm[3]     7.056        0.553 
fsm_ctrl_inst.counter_stat[0]      top|CLK       SB_DFFER     D       counter_stat_lm[0]     7.056        0.553 
fsm_ctrl_inst.counter_stat[1]      top|CLK       SB_DFFER     D       counter_stat_lm[1]     7.056        0.553 
fsm_ctrl_inst.counter_stat[2]      top|CLK       SB_DFFER     D       counter_stat_lm[2]     7.056        0.553 
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.329
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.273

    Number of logic level(s):                3
    Starting point:                          fsm_ctrl_inst.counter_din[1] / Q
    Ending point:                            fsm_ctrl_inst.current_state[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
fsm_ctrl_inst.counter_din[1]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[1]                           Net         -        -       1.599     -           5         
fsm_ctrl_inst.current_state_RNO_3[1]     SB_LUT4     I0       In      -         2.395       -         
fsm_ctrl_inst.current_state_RNO_3[1]     SB_LUT4     O        Out     0.661     3.056       -         
current_state_RNO_3[1]                   Net         -        -       1.371     -           1         
fsm_ctrl_inst.current_state_RNO_2[1]     SB_LUT4     I2       In      -         4.427       -         
fsm_ctrl_inst.current_state_RNO_2[1]     SB_LUT4     O        Out     0.558     4.986       -         
i16_mux                                  Net         -        -       1.371     -           1         
fsm_ctrl_inst.current_state_RNO[1]       SB_LUT4     I3       In      -         6.356       -         
fsm_ctrl_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.465     6.822       -         
i10_mux_i                                Net         -        -       1.507     -           1         
fsm_ctrl_inst.current_state[1]           SB_DFFR     D        In      -         8.329       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.484 is 2.636(31.1%) logic and 5.848(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.256
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.200

    Number of logic level(s):                3
    Starting point:                          fsm_ctrl_inst.counter_din[2] / Q
    Ending point:                            fsm_ctrl_inst.current_state[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
fsm_ctrl_inst.counter_din[2]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[2]                           Net         -        -       1.599     -           4         
fsm_ctrl_inst.current_state_RNO_3[1]     SB_LUT4     I1       In      -         2.395       -         
fsm_ctrl_inst.current_state_RNO_3[1]     SB_LUT4     O        Out     0.589     2.984       -         
current_state_RNO_3[1]                   Net         -        -       1.371     -           1         
fsm_ctrl_inst.current_state_RNO_2[1]     SB_LUT4     I2       In      -         4.355       -         
fsm_ctrl_inst.current_state_RNO_2[1]     SB_LUT4     O        Out     0.558     4.913       -         
i16_mux                                  Net         -        -       1.371     -           1         
fsm_ctrl_inst.current_state_RNO[1]       SB_LUT4     I3       In      -         6.284       -         
fsm_ctrl_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.465     6.749       -         
i10_mux_i                                Net         -        -       1.507     -           1         
fsm_ctrl_inst.current_state[1]           SB_DFFR     D        In      -         8.256       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.411 is 2.563(30.5%) logic and 5.848(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.225
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.169

    Number of logic level(s):                3
    Starting point:                          fsm_ctrl_inst.counter_din[3] / Q
    Ending point:                            fsm_ctrl_inst.current_state[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
fsm_ctrl_inst.counter_din[3]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[3]                           Net         -        -       1.599     -           3         
fsm_ctrl_inst.current_state_RNO_3[1]     SB_LUT4     I2       In      -         2.395       -         
fsm_ctrl_inst.current_state_RNO_3[1]     SB_LUT4     O        Out     0.558     2.953       -         
current_state_RNO_3[1]                   Net         -        -       1.371     -           1         
fsm_ctrl_inst.current_state_RNO_2[1]     SB_LUT4     I2       In      -         4.324       -         
fsm_ctrl_inst.current_state_RNO_2[1]     SB_LUT4     O        Out     0.558     4.882       -         
i16_mux                                  Net         -        -       1.371     -           1         
fsm_ctrl_inst.current_state_RNO[1]       SB_LUT4     I3       In      -         6.253       -         
fsm_ctrl_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.465     6.718       -         
i10_mux_i                                Net         -        -       1.507     -           1         
fsm_ctrl_inst.current_state[1]           SB_DFFR     D        In      -         8.225       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.380 is 2.532(30.2%) logic and 5.848(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.132
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.076

    Number of logic level(s):                3
    Starting point:                          fsm_ctrl_inst.current_state[0] / Q
    Ending point:                            fsm_ctrl_inst.current_state[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
fsm_ctrl_inst.current_state[0]           SB_DFFR     Q        Out     0.796     0.796       -         
current_state[0]                         Net         -        -       1.599     -           9         
fsm_ctrl_inst.current_state_RNO_3[1]     SB_LUT4     I3       In      -         2.395       -         
fsm_ctrl_inst.current_state_RNO_3[1]     SB_LUT4     O        Out     0.465     2.860       -         
current_state_RNO_3[1]                   Net         -        -       1.371     -           1         
fsm_ctrl_inst.current_state_RNO_2[1]     SB_LUT4     I2       In      -         4.231       -         
fsm_ctrl_inst.current_state_RNO_2[1]     SB_LUT4     O        Out     0.558     4.789       -         
i16_mux                                  Net         -        -       1.371     -           1         
fsm_ctrl_inst.current_state_RNO[1]       SB_LUT4     I3       In      -         6.160       -         
fsm_ctrl_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.465     6.625       -         
i10_mux_i                                Net         -        -       1.507     -           1         
fsm_ctrl_inst.current_state[1]           SB_DFFR     D        In      -         8.132       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.287 is 2.439(29.4%) logic and 5.848(70.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.460

    Number of logic level(s):                2
    Starting point:                          fsm_ctrl_inst.counter_din[0] / Q
    Ending point:                            fsm_ctrl_inst.counter_din[3] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
fsm_ctrl_inst.counter_din[0]           SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[0]                         Net         -        -       1.599     -           6         
fsm_ctrl_inst.counter_din_RNO_0[3]     SB_LUT4     I0       In      -         2.395       -         
fsm_ctrl_inst.counter_din_RNO_0[3]     SB_LUT4     O        Out     0.661     3.056       -         
N_19                                   Net         -        -       1.371     -           1         
fsm_ctrl_inst.counter_din_RNO[3]       SB_LUT4     I0       In      -         4.427       -         
fsm_ctrl_inst.counter_din_RNO[3]       SB_LUT4     O        Out     0.661     5.089       -         
N_183_0                                Net         -        -       1.507     -           1         
fsm_ctrl_inst.counter_din[3]           SB_DFFR     D        In      -         6.596       -         
====================================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             2 uses
SB_CARRY        10 uses
SB_DFFER        12 uses
SB_DFFR         6 uses
SB_DFFS         1 use
SB_GB           1 use
SB_PLL40_CORE   1 use
VCC             2 uses
SB_LUT4         33 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   19 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 33 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 33 = 33 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:08s realtime, 0h:00m:01s cputime
# Mon Mar 31 13:39:23 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 23 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	33
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.3 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	37
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	9
        LUT, DFF and CARRY	:	10
    Combinational LogicCells
        Only LUT         	:	18
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	37/7680
    PLBs                        :	6/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	3/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 2.3 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_clk_pll_c_THRU_LUT4_0_LC_34", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_g_THRU_LUT4_0_LC_35", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.1 (sec)

Final Design Statistics
    Number of LUTs      	:	37
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	37/7680
    PLBs                        :	12/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	3/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: top_pll_inst.top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 2357.84 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 2357.84 MHz
Clock: top|CLK | Frequency: 248.41 MHz | Target: 138.70 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 13.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 138
used logic cells: 37
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 138
used logic cells: 37
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBAL
Read device time: 15
I1209: Started routing
I1223: Total Nets : 54 
I1212: Iteration  1 :    20 unrouted : 1 seconds
I1212: Iteration  2 :     3 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 17 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "clk_pll_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Mar 31 13:51:05 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top.v changed - recompiling
File C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":16:39:16:39|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":17:40:17:40|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:31:22:31|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":24:32:24:32|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":64:1:64:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":45:5:45:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 3 reachable states with original encodings of:
   000
   001
   010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 13:51:05 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 13:51:05 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 13:51:05 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 13:51:13 2025

###########################################################]
Pre-mapping Report

# Mon Mar 31 13:51:15 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":64:1:64:6|Removing sequential instance MOSI (in view: work.FSM_TEST(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":64:1:64:6|Removing sequential instance bit_sequence_stat[87:0] (in view: work.FSM_TEST(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":64:1:64:6|Removing sequential instance bit_sequence_din[15:0] (in view: work.FSM_TEST(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                  Requested      Requested     Clock                      Clock                     Clock
Clock                                  Frequency      Period        Type                       Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBAL_derived_clock     3450.7 MHz     0.290         derived (from top|CLK)     Autoconstr_clkgroup_0     0    
top|CLK                                202.9 MHz      4.929         inferred                   Autoconstr_clkgroup_0     20   
==============================================================================================================================

@W: MT529 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":45:5:45:10|Found inferred clock top|CLK which controls 20 sequential elements including FSM_TEST_inst.current_state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine current_state[2:0] (in view: work.FSM_TEST(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:05s realtime, 0h:00m:01s cputime
# Mon Mar 31 13:51:20 2025

###########################################################]
Map & Optimize Report

# Mon Mar 31 13:51:20 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine current_state[2:0] (in view: work.FSM_TEST(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":123:5:123:10|Found counter in view:work.FSM_TEST(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":101:5:101:10|Found counter in view:work.FSM_TEST(verilog) instance counter_idle[4:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  43 /        19
   2		0h:00m:00s		    -1.56ns		  43 /        19
   3		0h:00m:00s		    -1.56ns		  43 /        19

   4		0h:00m:00s		    -1.56ns		  44 /        19


@N: FX1016 :"c:\users\raul.lora\documents\prpll_test\top.v":6:1:6:3|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTGLOBAL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 19 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================== Non-Gated/Non-Generated Clocks ===================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance              
-----------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               19         FSM_TEST_inst.counter_idle[4]
=====================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock top|CLK with period 7.21ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Mar 31 13:51:25 2025
#


Top view:               top
Requested Frequency:    138.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.273

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            138.7 MHz     117.9 MHz     7.211         8.484         -1.273     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.211       -1.273  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                Arrival           
Instance                           Reference     Type         Pin     Net                  Time        Slack 
                                   Clock                                                                     
-------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_din[1]       top|CLK       SB_DFFR      Q       counter_din[1]       0.796       -1.273
FSM_TEST_inst.counter_din[2]       top|CLK       SB_DFFR      Q       counter_din[2]       0.796       -1.200
FSM_TEST_inst.counter_din[3]       top|CLK       SB_DFFR      Q       counter_din[3]       0.796       -1.169
FSM_TEST_inst.current_state[0]     top|CLK       SB_DFFR      Q       current_state[0]     0.796       -1.076
FSM_TEST_inst.counter_idle[1]      top|CLK       SB_DFFER     Q       counter_idle[1]      0.796       0.532 
FSM_TEST_inst.current_state[1]     top|CLK       SB_DFFR      Q       current_state[1]     0.796       0.553 
FSM_TEST_inst.counter_idle[0]      top|CLK       SB_DFFER     Q       counter_idle[0]      0.796       0.564 
FSM_TEST_inst.counter_stat[0]      top|CLK       SB_DFFER     Q       counter_stat[0]      0.796       0.564 
FSM_TEST_inst.counter_idle[2]      top|CLK       SB_DFFER     Q       counter_idle[2]      0.796       0.605 
FSM_TEST_inst.counter_stat[2]      top|CLK       SB_DFFER     Q       counter_stat[2]      0.796       0.605 
=============================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                  Required           
Instance                           Reference     Type         Pin     Net                    Time         Slack 
                                   Clock                                                                        
----------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.current_state[1]     top|CLK       SB_DFFR      D       i10_mux_i              7.056        -1.273
FSM_TEST_inst.current_state[0]     top|CLK       SB_DFFR      D       N_25                   7.056        0.532 
FSM_TEST_inst.counter_idle[0]      top|CLK       SB_DFFER     D       counter_idle_lm[0]     7.056        0.553 
FSM_TEST_inst.counter_idle[1]      top|CLK       SB_DFFER     D       counter_idle_lm[1]     7.056        0.553 
FSM_TEST_inst.counter_idle[2]      top|CLK       SB_DFFER     D       counter_idle_lm[2]     7.056        0.553 
FSM_TEST_inst.counter_idle[3]      top|CLK       SB_DFFER     D       counter_idle_lm[3]     7.056        0.553 
FSM_TEST_inst.counter_stat[0]      top|CLK       SB_DFFER     D       counter_stat_lm[0]     7.056        0.553 
FSM_TEST_inst.counter_stat[1]      top|CLK       SB_DFFER     D       counter_stat_lm[1]     7.056        0.553 
FSM_TEST_inst.counter_stat[2]      top|CLK       SB_DFFER     D       counter_stat_lm[2]     7.056        0.553 
FSM_TEST_inst.counter_stat[3]      top|CLK       SB_DFFER     D       counter_stat_lm[3]     7.056        0.553 
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.329
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.273

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_din[1] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_din[1]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[1]                           Net         -        -       1.599     -           5         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     O        Out     0.661     3.056       -         
current_state_RNO_3[1]                   Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     I2       In      -         4.427       -         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     O        Out     0.558     4.986       -         
i16_mux                                  Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     I3       In      -         6.356       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.465     6.822       -         
i10_mux_i                                Net         -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR     D        In      -         8.329       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.484 is 2.636(31.1%) logic and 5.848(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.256
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.200

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_din[2] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_din[2]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[2]                           Net         -        -       1.599     -           4         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     I1       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     O        Out     0.589     2.984       -         
current_state_RNO_3[1]                   Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     I2       In      -         4.355       -         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     O        Out     0.558     4.913       -         
i16_mux                                  Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     I3       In      -         6.284       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.465     6.749       -         
i10_mux_i                                Net         -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR     D        In      -         8.256       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.411 is 2.563(30.5%) logic and 5.848(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.225
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.169

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_din[3] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_din[3]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[3]                           Net         -        -       1.599     -           3         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     I2       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     O        Out     0.558     2.953       -         
current_state_RNO_3[1]                   Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     I2       In      -         4.324       -         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     O        Out     0.558     4.882       -         
i16_mux                                  Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     I3       In      -         6.253       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.465     6.718       -         
i10_mux_i                                Net         -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR     D        In      -         8.225       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.380 is 2.532(30.2%) logic and 5.848(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.132
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.076

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.current_state[0] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FSM_TEST_inst.current_state[0]           SB_DFFR     Q        Out     0.796     0.796       -         
current_state[0]                         Net         -        -       1.599     -           9         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     I3       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     O        Out     0.465     2.860       -         
current_state_RNO_3[1]                   Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     I2       In      -         4.231       -         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     O        Out     0.558     4.789       -         
i16_mux                                  Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     I3       In      -         6.160       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.465     6.625       -         
i10_mux_i                                Net         -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR     D        In      -         8.132       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.287 is 2.439(29.4%) logic and 5.848(70.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.532

    Number of logic level(s):                2
    Starting point:                          FSM_TEST_inst.counter_idle[1] / Q
    Ending point:                            FSM_TEST_inst.current_state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_idle[1]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_idle[1]                          Net          -        -       1.599     -           4         
FSM_TEST_inst.current_state_RNO_0[0]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_0[0]     SB_LUT4      O        Out     0.661     3.056       -         
g0_0_2                                   Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[0]       SB_LUT4      I1       In      -         4.427       -         
FSM_TEST_inst.current_state_RNO[0]       SB_LUT4      O        Out     0.589     5.017       -         
N_25                                     Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[0]           SB_DFFR      D        In      -         6.524       -         
=======================================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             2 uses
SB_CARRY        10 uses
SB_DFFER        12 uses
SB_DFFR         6 uses
SB_DFFS         1 use
SB_GB           1 use
SB_PLL40_CORE   1 use
VCC             2 uses
SB_LUT4         33 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   19 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 33 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 33 = 33 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:05s realtime, 0h:00m:01s cputime
# Mon Mar 31 13:51:25 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 26 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	33
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_clk_pll_c_THRU_LUT4_0_LC_34", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_g_THRU_LUT4_0_LC_35", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	37
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	9
        LUT, DFF and CARRY	:	10
    Combinational LogicCells
        Only LUT         	:	18
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	37/7680
    PLBs                        :	6/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	3/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.1 (sec)

Final Design Statistics
    Number of LUTs      	:	37
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	37/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	3/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: top_pll_inst.top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 2357.84 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 2357.84 MHz
Clock: top|CLK | Frequency: 248.51 MHz | Target: 138.70 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 16.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 134
used logic cells: 37
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 134
used logic cells: 37
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBAL
Read device time: 14
I1209: Started routing
I1223: Total Nets : 54 
I1212: Iteration  1 :    19 unrouted : 1 seconds
I1212: Iteration  2 :     7 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 16 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "clk_pll_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Mar 31 14:53:12 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":16:39:16:39|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":17:40:17:40|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:31:22:31|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":24:32:24:32|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":64:1:64:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":45:5:45:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 3 reachable states with original encodings of:
   000
   001
   010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 14:53:13 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 14:53:13 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 14:53:13 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 14:53:20 2025

###########################################################]
Pre-mapping Report

# Mon Mar 31 14:53:20 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":64:1:64:6|Removing sequential instance MOSI (in view: work.FSM_TEST(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":64:1:64:6|Removing sequential instance bit_sequence_stat[87:0] (in view: work.FSM_TEST(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":64:1:64:6|Removing sequential instance bit_sequence_din[15:0] (in view: work.FSM_TEST(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                  Requested      Requested     Clock                      Clock                     Clock
Clock                                  Frequency      Period        Type                       Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBAL_derived_clock     3450.7 MHz     0.290         derived (from top|CLK)     Autoconstr_clkgroup_0     0    
top|CLK                                202.9 MHz      4.929         inferred                   Autoconstr_clkgroup_0     20   
==============================================================================================================================

@W: MT529 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":45:5:45:10|Found inferred clock top|CLK which controls 20 sequential elements including FSM_TEST_inst.current_state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine current_state[2:0] (in view: work.FSM_TEST(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 31 14:53:21 2025

###########################################################]
Map & Optimize Report

# Mon Mar 31 14:53:21 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine current_state[2:0] (in view: work.FSM_TEST(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":123:5:123:10|Found counter in view:work.FSM_TEST(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":101:5:101:10|Found counter in view:work.FSM_TEST(verilog) instance counter_idle[4:0] 

Starting factoring (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  44 /        19
   2		0h:00m:00s		    -1.56ns		  44 /        19
   3		0h:00m:00s		    -1.56ns		  44 /        19

   4		0h:00m:00s		    -1.56ns		  45 /        19


@N: FX1016 :"c:\users\raul.lora\documents\prpll_test\top.v":6:1:6:3|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTGLOBAL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 19 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================== Non-Gated/Non-Generated Clocks ===================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance              
-----------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               19         FSM_TEST_inst.counter_idle[4]
=====================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock top|CLK with period 7.21ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Mar 31 14:53:29 2025
#


Top view:               top
Requested Frequency:    138.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.273

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            138.7 MHz     117.9 MHz     7.211         8.484         -1.273     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.211       -1.273  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                Arrival           
Instance                           Reference     Type         Pin     Net                  Time        Slack 
                                   Clock                                                                     
-------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_din[1]       top|CLK       SB_DFFR      Q       counter_din[1]       0.796       -1.273
FSM_TEST_inst.counter_din[2]       top|CLK       SB_DFFR      Q       counter_din[2]       0.796       -1.200
FSM_TEST_inst.counter_din[3]       top|CLK       SB_DFFR      Q       counter_din[3]       0.796       -1.169
FSM_TEST_inst.current_state[0]     top|CLK       SB_DFFR      Q       current_state[0]     0.796       -1.076
FSM_TEST_inst.counter_idle[1]      top|CLK       SB_DFFER     Q       counter_idle[1]      0.796       0.532 
FSM_TEST_inst.current_state[1]     top|CLK       SB_DFFR      Q       current_state[1]     0.796       0.553 
FSM_TEST_inst.counter_idle[0]      top|CLK       SB_DFFER     Q       counter_idle[0]      0.796       0.564 
FSM_TEST_inst.counter_stat[0]      top|CLK       SB_DFFER     Q       counter_stat[0]      0.796       0.564 
FSM_TEST_inst.counter_idle[2]      top|CLK       SB_DFFER     Q       counter_idle[2]      0.796       0.605 
FSM_TEST_inst.counter_stat[2]      top|CLK       SB_DFFER     Q       counter_stat[2]      0.796       0.605 
=============================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                  Required           
Instance                           Reference     Type         Pin     Net                    Time         Slack 
                                   Clock                                                                        
----------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.current_state[1]     top|CLK       SB_DFFR      D       i10_mux_i              7.056        -1.273
FSM_TEST_inst.current_state[0]     top|CLK       SB_DFFR      D       N_25                   7.056        0.532 
FSM_TEST_inst.counter_idle[0]      top|CLK       SB_DFFER     D       counter_idle_lm[0]     7.056        0.553 
FSM_TEST_inst.counter_idle[1]      top|CLK       SB_DFFER     D       counter_idle_lm[1]     7.056        0.553 
FSM_TEST_inst.counter_idle[2]      top|CLK       SB_DFFER     D       counter_idle_lm[2]     7.056        0.553 
FSM_TEST_inst.counter_idle[3]      top|CLK       SB_DFFER     D       counter_idle_lm[3]     7.056        0.553 
FSM_TEST_inst.counter_stat[0]      top|CLK       SB_DFFER     D       counter_stat_lm[0]     7.056        0.553 
FSM_TEST_inst.counter_stat[1]      top|CLK       SB_DFFER     D       counter_stat_lm[1]     7.056        0.553 
FSM_TEST_inst.counter_stat[2]      top|CLK       SB_DFFER     D       counter_stat_lm[2]     7.056        0.553 
FSM_TEST_inst.counter_stat[3]      top|CLK       SB_DFFER     D       counter_stat_lm[3]     7.056        0.553 
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.329
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.273

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_din[1] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_din[1]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[1]                           Net         -        -       1.599     -           5         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     O        Out     0.661     3.056       -         
current_state_RNO_3[1]                   Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     I2       In      -         4.427       -         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     O        Out     0.558     4.986       -         
i16_mux                                  Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     I3       In      -         6.356       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.465     6.822       -         
i10_mux_i                                Net         -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR     D        In      -         8.329       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.484 is 2.636(31.1%) logic and 5.848(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.256
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.200

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_din[2] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_din[2]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[2]                           Net         -        -       1.599     -           4         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     I1       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     O        Out     0.589     2.984       -         
current_state_RNO_3[1]                   Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     I2       In      -         4.355       -         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     O        Out     0.558     4.913       -         
i16_mux                                  Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     I3       In      -         6.284       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.465     6.749       -         
i10_mux_i                                Net         -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR     D        In      -         8.256       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.411 is 2.563(30.5%) logic and 5.848(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.225
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.169

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_din[3] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_din[3]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[3]                           Net         -        -       1.599     -           3         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     I2       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     O        Out     0.558     2.953       -         
current_state_RNO_3[1]                   Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     I2       In      -         4.324       -         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     O        Out     0.558     4.882       -         
i16_mux                                  Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     I3       In      -         6.253       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.465     6.718       -         
i10_mux_i                                Net         -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR     D        In      -         8.225       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.380 is 2.532(30.2%) logic and 5.848(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.132
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.076

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.current_state[0] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FSM_TEST_inst.current_state[0]           SB_DFFR     Q        Out     0.796     0.796       -         
current_state[0]                         Net         -        -       1.599     -           9         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     I3       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     O        Out     0.465     2.860       -         
current_state_RNO_3[1]                   Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     I2       In      -         4.231       -         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     O        Out     0.558     4.789       -         
i16_mux                                  Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     I3       In      -         6.160       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.465     6.625       -         
i10_mux_i                                Net         -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR     D        In      -         8.132       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.287 is 2.439(29.4%) logic and 5.848(70.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.532

    Number of logic level(s):                2
    Starting point:                          FSM_TEST_inst.counter_idle[1] / Q
    Ending point:                            FSM_TEST_inst.current_state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_idle[1]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_idle[1]                          Net          -        -       1.599     -           4         
FSM_TEST_inst.current_state_RNO_0[0]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_0[0]     SB_LUT4      O        Out     0.661     3.056       -         
g0_0_2                                   Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[0]       SB_LUT4      I1       In      -         4.427       -         
FSM_TEST_inst.current_state_RNO[0]       SB_LUT4      O        Out     0.589     5.017       -         
N_25                                     Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[0]           SB_DFFR      D        In      -         6.524       -         
=======================================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             2 uses
SB_CARRY        10 uses
SB_DFFER        12 uses
SB_DFFR         6 uses
SB_DFFS         1 use
SB_GB           1 use
SB_PLL40_CORE   1 use
VCC             2 uses
SB_LUT4         34 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   19 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:07s realtime, 0h:00m:01s cputime
# Mon Mar 31 14:53:29 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 23 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	34
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 1.9 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	38
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	9
        LUT, DFF and CARRY	:	10
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	38/7680
    PLBs                        :	6/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	3/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_clk_pll_c_THRU_LUT4_0_LC_35", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_g_THRU_LUT4_0_LC_36", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 9.7 (sec)

Final Design Statistics
    Number of LUTs      	:	38
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	38/7680
    PLBs                        :	12/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	3/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: top_pll_inst.top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 2357.84 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 2357.84 MHz
Clock: top|CLK | Frequency: 248.53 MHz | Target: 138.70 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 134
used logic cells: 38
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 134
used logic cells: 38
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBAL
Read device time: 13
I1209: Started routing
I1223: Total Nets : 55 
I1212: Iteration  1 :    19 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 15 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "clk_pll_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Mar 31 15:04:09 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":16:39:16:39|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":17:40:17:40|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:31:22:31|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":24:32:24:32|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":578:7:578:11|Synthesizing module SB_GB in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":64:1:64:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CL168 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":31:7:31:16|Removing instance clk_buffer because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":45:5:45:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 3 reachable states with original encodings of:
   000
   001
   010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 15:04:09 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 15:04:09 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 15:04:09 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 15:04:13 2025

###########################################################]
Pre-mapping Report

# Mon Mar 31 15:04:15 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":64:1:64:6|Removing sequential instance MOSI (in view: work.FSM_TEST(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":64:1:64:6|Removing sequential instance bit_sequence_stat[87:0] (in view: work.FSM_TEST(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":64:1:64:6|Removing sequential instance bit_sequence_din[15:0] (in view: work.FSM_TEST(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                  Requested      Requested     Clock                      Clock                     Clock
Clock                                  Frequency      Period        Type                       Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBAL_derived_clock     3450.7 MHz     0.290         derived (from top|CLK)     Autoconstr_clkgroup_0     0    
top|CLK                                202.9 MHz      4.929         inferred                   Autoconstr_clkgroup_0     20   
==============================================================================================================================

@W: MT529 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":45:5:45:10|Found inferred clock top|CLK which controls 20 sequential elements including FSM_TEST_inst.current_state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine current_state[2:0] (in view: work.FSM_TEST(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 31 15:04:15 2025

###########################################################]
Map & Optimize Report

# Mon Mar 31 15:04:15 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine current_state[2:0] (in view: work.FSM_TEST(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":123:5:123:10|Found counter in view:work.FSM_TEST(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":101:5:101:10|Found counter in view:work.FSM_TEST(verilog) instance counter_idle[4:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  44 /        19
   2		0h:00m:00s		    -1.56ns		  44 /        19
   3		0h:00m:00s		    -1.56ns		  44 /        19

   4		0h:00m:00s		    -1.56ns		  45 /        19


@N: FX1016 :"c:\users\raul.lora\documents\prpll_test\top.v":6:1:6:3|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTGLOBAL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 19 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================== Non-Gated/Non-Generated Clocks ===================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance              
-----------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               19         FSM_TEST_inst.counter_idle[4]
=====================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock top|CLK with period 7.21ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Mar 31 15:04:22 2025
#


Top view:               top
Requested Frequency:    138.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.273

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            138.7 MHz     117.9 MHz     7.211         8.484         -1.273     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.211       -1.273  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                Arrival           
Instance                           Reference     Type         Pin     Net                  Time        Slack 
                                   Clock                                                                     
-------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_din[1]       top|CLK       SB_DFFR      Q       counter_din[1]       0.796       -1.273
FSM_TEST_inst.counter_din[2]       top|CLK       SB_DFFR      Q       counter_din[2]       0.796       -1.200
FSM_TEST_inst.counter_din[3]       top|CLK       SB_DFFR      Q       counter_din[3]       0.796       -1.169
FSM_TEST_inst.current_state[0]     top|CLK       SB_DFFR      Q       current_state[0]     0.796       -1.076
FSM_TEST_inst.counter_idle[1]      top|CLK       SB_DFFER     Q       counter_idle[1]      0.796       0.532 
FSM_TEST_inst.current_state[1]     top|CLK       SB_DFFR      Q       current_state[1]     0.796       0.553 
FSM_TEST_inst.counter_idle[0]      top|CLK       SB_DFFER     Q       counter_idle[0]      0.796       0.564 
FSM_TEST_inst.counter_stat[0]      top|CLK       SB_DFFER     Q       counter_stat[0]      0.796       0.564 
FSM_TEST_inst.counter_idle[2]      top|CLK       SB_DFFER     Q       counter_idle[2]      0.796       0.605 
FSM_TEST_inst.counter_stat[2]      top|CLK       SB_DFFER     Q       counter_stat[2]      0.796       0.605 
=============================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                  Required           
Instance                           Reference     Type         Pin     Net                    Time         Slack 
                                   Clock                                                                        
----------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.current_state[1]     top|CLK       SB_DFFR      D       i10_mux_i              7.056        -1.273
FSM_TEST_inst.current_state[0]     top|CLK       SB_DFFR      D       N_25                   7.056        0.532 
FSM_TEST_inst.counter_idle[0]      top|CLK       SB_DFFER     D       counter_idle_lm[0]     7.056        0.553 
FSM_TEST_inst.counter_idle[1]      top|CLK       SB_DFFER     D       counter_idle_lm[1]     7.056        0.553 
FSM_TEST_inst.counter_idle[2]      top|CLK       SB_DFFER     D       counter_idle_lm[2]     7.056        0.553 
FSM_TEST_inst.counter_idle[3]      top|CLK       SB_DFFER     D       counter_idle_lm[3]     7.056        0.553 
FSM_TEST_inst.counter_stat[0]      top|CLK       SB_DFFER     D       counter_stat_lm[0]     7.056        0.553 
FSM_TEST_inst.counter_stat[1]      top|CLK       SB_DFFER     D       counter_stat_lm[1]     7.056        0.553 
FSM_TEST_inst.counter_stat[2]      top|CLK       SB_DFFER     D       counter_stat_lm[2]     7.056        0.553 
FSM_TEST_inst.counter_stat[3]      top|CLK       SB_DFFER     D       counter_stat_lm[3]     7.056        0.553 
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.329
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.273

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_din[1] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_din[1]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[1]                           Net         -        -       1.599     -           5         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     O        Out     0.661     3.056       -         
current_state_RNO_3[1]                   Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     I2       In      -         4.427       -         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     O        Out     0.558     4.986       -         
i16_mux                                  Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     I3       In      -         6.356       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.465     6.822       -         
i10_mux_i                                Net         -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR     D        In      -         8.329       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.484 is 2.636(31.1%) logic and 5.848(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.256
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.200

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_din[2] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_din[2]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[2]                           Net         -        -       1.599     -           4         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     I1       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     O        Out     0.589     2.984       -         
current_state_RNO_3[1]                   Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     I2       In      -         4.355       -         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     O        Out     0.558     4.913       -         
i16_mux                                  Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     I3       In      -         6.284       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.465     6.749       -         
i10_mux_i                                Net         -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR     D        In      -         8.256       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.411 is 2.563(30.5%) logic and 5.848(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.225
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.169

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_din[3] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_din[3]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[3]                           Net         -        -       1.599     -           3         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     I2       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     O        Out     0.558     2.953       -         
current_state_RNO_3[1]                   Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     I2       In      -         4.324       -         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     O        Out     0.558     4.882       -         
i16_mux                                  Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     I3       In      -         6.253       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.465     6.718       -         
i10_mux_i                                Net         -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR     D        In      -         8.225       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.380 is 2.532(30.2%) logic and 5.848(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.132
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.076

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.current_state[0] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FSM_TEST_inst.current_state[0]           SB_DFFR     Q        Out     0.796     0.796       -         
current_state[0]                         Net         -        -       1.599     -           9         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     I3       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     O        Out     0.465     2.860       -         
current_state_RNO_3[1]                   Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     I2       In      -         4.231       -         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     O        Out     0.558     4.789       -         
i16_mux                                  Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     I3       In      -         6.160       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.465     6.625       -         
i10_mux_i                                Net         -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR     D        In      -         8.132       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.287 is 2.439(29.4%) logic and 5.848(70.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.532

    Number of logic level(s):                2
    Starting point:                          FSM_TEST_inst.counter_idle[1] / Q
    Ending point:                            FSM_TEST_inst.current_state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_idle[1]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_idle[1]                          Net          -        -       1.599     -           4         
FSM_TEST_inst.current_state_RNO_0[0]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_0[0]     SB_LUT4      O        Out     0.661     3.056       -         
g0_0_2                                   Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[0]       SB_LUT4      I1       In      -         4.427       -         
FSM_TEST_inst.current_state_RNO[0]       SB_LUT4      O        Out     0.589     5.017       -         
N_25                                     Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[0]           SB_DFFR      D        In      -         6.524       -         
=======================================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             2 uses
SB_CARRY        10 uses
SB_DFFER        12 uses
SB_DFFR         6 uses
SB_DFFS         1 use
SB_GB           1 use
SB_PLL40_CORE   1 use
VCC             2 uses
SB_LUT4         34 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   19 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:09s realtime, 0h:00m:01s cputime
# Mon Mar 31 15:04:25 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 18 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	34
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'
I2088: Phase 2, elapsed time : 0.4 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	38
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	9
        LUT, DFF and CARRY	:	10
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	38/7680
    PLBs                        :	6/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	3/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 2.4 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_clk_pll_c_THRU_LUT4_0_LC_35", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_g_THRU_LUT4_0_LC_36", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.5 (sec)

Final Design Statistics
    Number of LUTs      	:	38
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	38/7680
    PLBs                        :	12/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	3/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: top_pll_inst.top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 2357.84 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 2357.84 MHz
Clock: top|CLK | Frequency: 248.53 MHz | Target: 138.70 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 14.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 134
used logic cells: 38
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 134
used logic cells: 38
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBAL
Read device time: 11
I1209: Started routing
I1223: Total Nets : 55 
I1212: Iteration  1 :    19 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 13 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "clk_pll_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Mar 31 15:32:01 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top.v changed - recompiling
File C:\Users\raul.lora\Documents\prPLL_test\top_pll.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":64:1:64:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":45:5:45:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 3 reachable states with original encodings of:
   000
   001
   010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 15:32:01 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 15:32:02 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 15:32:02 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 15:32:03 2025

###########################################################]
Pre-mapping Report

# Mon Mar 31 15:32:04 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":64:1:64:6|Removing sequential instance MOSI (in view: work.FSM_TEST(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":64:1:64:6|Removing sequential instance bit_sequence_stat[87:0] (in view: work.FSM_TEST(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":64:1:64:6|Removing sequential instance bit_sequence_din[15:0] (in view: work.FSM_TEST(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                   Requested     Requested     Clock                      Clock                     Clock
Clock                                   Frequency     Period        Type                       Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock     405.8 MHz     2.464         derived (from top|CLK)     Autoconstr_clkgroup_0     0    
top_pll|PLLOUTGLOBALB_derived_clock     202.9 MHz     4.929         derived (from top|CLK)     Autoconstr_clkgroup_0     20   
top|CLK                                 23.9 MHz      41.912        inferred                   Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine current_state[2:0] (in view: work.FSM_TEST(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 31 15:32:05 2025

###########################################################]
Map & Optimize Report

# Mon Mar 31 15:32:05 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine current_state[2:0] (in view: work.FSM_TEST(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":123:5:123:10|Found counter in view:work.FSM_TEST(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":101:5:101:10|Found counter in view:work.FSM_TEST(verilog) instance counter_idle[4:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  42 /        19
   2		0h:00m:00s		    -1.56ns		  42 /        19
   3		0h:00m:00s		    -1.56ns		  42 /        19

   4		0h:00m:00s		    -1.56ns		  43 /        19


@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTGLOBALA_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 19 clock pin(s) of sequential element(s)
0 instances converted, 19 sequential instances remain driven by gated/generated clocks

============================================================================================================= Gated/Generated Clocks =============================================================================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst     SB_PLL40_2F_CORE       19         FSM_TEST_inst.counter_idle[4]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock top|CLK with period 7.21ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock top_pll|PLLOUTGLOBALB_derived_clock with period 7.21ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Mar 31 15:32:06 2025
#


Top view:               top
Requested Frequency:    138.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.273

                                        Requested     Estimated     Requested     Estimated                 Clock                      Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type                       Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALB_derived_clock     138.7 MHz     117.9 MHz     7.211         8.484         -1.273      derived (from top|CLK)     Autoconstr_clkgroup_0
top|CLK                                 138.7 MHz     NA            7.211         NA            DCM/PLL     inferred                   Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALB_derived_clock  top_pll|PLLOUTGLOBALB_derived_clock  |  7.211       -1.273  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                          Arrival           
Instance                           Reference                               Type         Pin     Net                  Time        Slack 
                                   Clock                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_din[1]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       counter_din[1]       0.796       -1.273
FSM_TEST_inst.counter_din[2]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       counter_din[2]       0.796       -1.200
FSM_TEST_inst.counter_din[3]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       counter_din[3]       0.796       -1.169
FSM_TEST_inst.current_state[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       current_state[0]     0.796       -1.076
FSM_TEST_inst.counter_idle[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_idle[1]      0.796       0.532 
FSM_TEST_inst.current_state[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       current_state[1]     0.796       0.553 
FSM_TEST_inst.counter_idle[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_idle[0]      0.796       0.564 
FSM_TEST_inst.counter_stat[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[0]      0.796       0.564 
FSM_TEST_inst.counter_idle[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_idle[2]      0.796       0.605 
FSM_TEST_inst.counter_stat[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[2]      0.796       0.605 
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                            Required           
Instance                           Reference                               Type         Pin     Net                    Time         Slack 
                                   Clock                                                                                                  
------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.current_state[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       i10_mux_i              7.056        -1.273
FSM_TEST_inst.current_state[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       N_25                   7.056        0.532 
FSM_TEST_inst.counter_idle[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[0]     7.056        0.553 
FSM_TEST_inst.counter_idle[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[1]     7.056        0.553 
FSM_TEST_inst.counter_idle[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[2]     7.056        0.553 
FSM_TEST_inst.counter_idle[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[3]     7.056        0.553 
FSM_TEST_inst.counter_stat[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_stat_lm[0]     7.056        0.553 
FSM_TEST_inst.counter_stat[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_stat_lm[1]     7.056        0.553 
FSM_TEST_inst.counter_stat[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_stat_lm[2]     7.056        0.553 
FSM_TEST_inst.counter_stat[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_stat_lm[3]     7.056        0.553 
==========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.329
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.273

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_din[1] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_din[1]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[1]                           Net         -        -       1.599     -           5         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     O        Out     0.661     3.056       -         
current_state_RNO_3[1]                   Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     I2       In      -         4.427       -         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     O        Out     0.558     4.986       -         
i16_mux                                  Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     I3       In      -         6.356       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.465     6.822       -         
i10_mux_i                                Net         -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR     D        In      -         8.329       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.484 is 2.636(31.1%) logic and 5.848(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.256
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.200

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_din[2] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_din[2]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[2]                           Net         -        -       1.599     -           4         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     I1       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     O        Out     0.589     2.984       -         
current_state_RNO_3[1]                   Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     I2       In      -         4.355       -         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     O        Out     0.558     4.913       -         
i16_mux                                  Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     I3       In      -         6.284       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.465     6.749       -         
i10_mux_i                                Net         -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR     D        In      -         8.256       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.411 is 2.563(30.5%) logic and 5.848(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.225
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.169

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_din[3] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_din[3]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[3]                           Net         -        -       1.599     -           3         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     I2       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     O        Out     0.558     2.953       -         
current_state_RNO_3[1]                   Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     I2       In      -         4.324       -         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     O        Out     0.558     4.882       -         
i16_mux                                  Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     I3       In      -         6.253       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.465     6.718       -         
i10_mux_i                                Net         -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR     D        In      -         8.225       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.380 is 2.532(30.2%) logic and 5.848(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.132
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.076

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.current_state[0] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FSM_TEST_inst.current_state[0]           SB_DFFR     Q        Out     0.796     0.796       -         
current_state[0]                         Net         -        -       1.599     -           9         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     I3       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     O        Out     0.465     2.860       -         
current_state_RNO_3[1]                   Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     I2       In      -         4.231       -         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     O        Out     0.558     4.789       -         
i16_mux                                  Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     I3       In      -         6.160       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.465     6.625       -         
i10_mux_i                                Net         -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR     D        In      -         8.132       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.287 is 2.439(29.4%) logic and 5.848(70.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.532

    Number of logic level(s):                2
    Starting point:                          FSM_TEST_inst.counter_idle[1] / Q
    Ending point:                            FSM_TEST_inst.current_state[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_idle[1]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_idle[1]                          Net          -        -       1.599     -           4         
FSM_TEST_inst.current_state_RNO_0[0]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_0[0]     SB_LUT4      O        Out     0.661     3.056       -         
g0_0_2                                   Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[0]       SB_LUT4      I1       In      -         4.427       -         
FSM_TEST_inst.current_state_RNO[0]       SB_LUT4      O        Out     0.589     5.017       -         
N_25                                     Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[0]           SB_DFFR      D        In      -         6.524       -         
=======================================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             2 uses
SB_CARRY        10 uses
SB_DFFER        12 uses
SB_DFFR         6 uses
SB_DFFS         1 use
SB_GB           1 use
SB_PLL40_2F_CORE  1 use
VCC             2 uses
SB_LUT4         34 uses

I/O ports: 3
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   19 (0%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALB_derived_clock: 19

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 31 15:32:06 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	34
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	37
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	9
        LUT, DFF and CARRY	:	10
    Combinational LogicCells
        Only LUT         	:	18
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	37/7680
    PLBs                        :	6/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	3/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_clk_pll_c_THRU_LUT4_0_LC_35", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.1 (sec)

Final Design Statistics
    Number of LUTs      	:	37
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	37/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	3/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 2357.84 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 1178.92 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 2357.84 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 247.99 MHz | Target: 1178.92 MHz
Clock: top|CLK | Frequency: N/A | Target: 138.70 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 9.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 197
used logic cells: 37
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 197
used logic cells: 37
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 12
I1209: Started routing
I1223: Total Nets : 54 
I1212: Iteration  1 :    22 unrouted : 1 seconds
I1212: Iteration  2 :     9 unrouted : 0 seconds
I1212: Iteration  3 :     9 unrouted : 0 seconds
I1212: Iteration  4 :     6 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 15 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "clk_pll_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Mar 31 15:41:33 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":64:1:64:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":45:5:45:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 3 reachable states with original encodings of:
   000
   001
   010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 15:41:33 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 15:41:33 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 15:41:33 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 15:41:34 2025

###########################################################]
Pre-mapping Report

# Mon Mar 31 15:41:34 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":64:1:64:6|Removing sequential instance MOSI (in view: work.FSM_TEST(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":64:1:64:6|Removing sequential instance bit_sequence_stat[87:0] (in view: work.FSM_TEST(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":64:1:64:6|Removing sequential instance bit_sequence_din[15:0] (in view: work.FSM_TEST(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                   Requested      Requested     Clock                      Clock                     Clock
Clock                                   Frequency      Period        Type                       Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock     3450.7 MHz     0.290         derived (from top|CLK)     Autoconstr_clkgroup_0     0    
top|CLK                                 202.9 MHz      4.929         inferred                   Autoconstr_clkgroup_0     20   
===============================================================================================================================

@W: MT529 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":45:5:45:10|Found inferred clock top|CLK which controls 20 sequential elements including FSM_TEST_inst.current_state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine current_state[2:0] (in view: work.FSM_TEST(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 31 15:41:35 2025

###########################################################]
Map & Optimize Report

# Mon Mar 31 15:41:35 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine current_state[2:0] (in view: work.FSM_TEST(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":123:5:123:10|Found counter in view:work.FSM_TEST(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":101:5:101:10|Found counter in view:work.FSM_TEST(verilog) instance counter_idle[4:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  44 /        19
   2		0h:00m:00s		    -1.56ns		  44 /        19
   3		0h:00m:00s		    -1.56ns		  44 /        19

   4		0h:00m:00s		    -1.56ns		  45 /        19


@N: FX1016 :"c:\users\raul.lora\documents\prpll_test\top.v":6:1:6:3|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTGLOBALA_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 19 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================== Non-Gated/Non-Generated Clocks ===================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance              
-----------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               19         FSM_TEST_inst.counter_idle[4]
=====================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock top|CLK with period 7.21ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Mar 31 15:41:36 2025
#


Top view:               top
Requested Frequency:    138.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.273

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            138.7 MHz     117.9 MHz     7.211         8.484         -1.273     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.211       -1.273  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                Arrival           
Instance                           Reference     Type         Pin     Net                  Time        Slack 
                                   Clock                                                                     
-------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_din[1]       top|CLK       SB_DFFR      Q       counter_din[1]       0.796       -1.273
FSM_TEST_inst.counter_din[2]       top|CLK       SB_DFFR      Q       counter_din[2]       0.796       -1.200
FSM_TEST_inst.counter_din[3]       top|CLK       SB_DFFR      Q       counter_din[3]       0.796       -1.169
FSM_TEST_inst.current_state[0]     top|CLK       SB_DFFR      Q       current_state[0]     0.796       -1.076
FSM_TEST_inst.counter_idle[1]      top|CLK       SB_DFFER     Q       counter_idle[1]      0.796       0.532 
FSM_TEST_inst.current_state[1]     top|CLK       SB_DFFR      Q       current_state[1]     0.796       0.553 
FSM_TEST_inst.counter_idle[0]      top|CLK       SB_DFFER     Q       counter_idle[0]      0.796       0.564 
FSM_TEST_inst.counter_stat[0]      top|CLK       SB_DFFER     Q       counter_stat[0]      0.796       0.564 
FSM_TEST_inst.counter_idle[2]      top|CLK       SB_DFFER     Q       counter_idle[2]      0.796       0.605 
FSM_TEST_inst.counter_stat[2]      top|CLK       SB_DFFER     Q       counter_stat[2]      0.796       0.605 
=============================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                  Required           
Instance                           Reference     Type         Pin     Net                    Time         Slack 
                                   Clock                                                                        
----------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.current_state[1]     top|CLK       SB_DFFR      D       i10_mux_i              7.056        -1.273
FSM_TEST_inst.current_state[0]     top|CLK       SB_DFFR      D       N_25                   7.056        0.532 
FSM_TEST_inst.counter_idle[0]      top|CLK       SB_DFFER     D       counter_idle_lm[0]     7.056        0.553 
FSM_TEST_inst.counter_idle[1]      top|CLK       SB_DFFER     D       counter_idle_lm[1]     7.056        0.553 
FSM_TEST_inst.counter_idle[2]      top|CLK       SB_DFFER     D       counter_idle_lm[2]     7.056        0.553 
FSM_TEST_inst.counter_idle[3]      top|CLK       SB_DFFER     D       counter_idle_lm[3]     7.056        0.553 
FSM_TEST_inst.counter_stat[0]      top|CLK       SB_DFFER     D       counter_stat_lm[0]     7.056        0.553 
FSM_TEST_inst.counter_stat[1]      top|CLK       SB_DFFER     D       counter_stat_lm[1]     7.056        0.553 
FSM_TEST_inst.counter_stat[2]      top|CLK       SB_DFFER     D       counter_stat_lm[2]     7.056        0.553 
FSM_TEST_inst.counter_stat[3]      top|CLK       SB_DFFER     D       counter_stat_lm[3]     7.056        0.553 
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.329
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.273

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_din[1] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_din[1]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[1]                           Net         -        -       1.599     -           5         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     O        Out     0.661     3.056       -         
current_state_RNO_3[1]                   Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     I2       In      -         4.427       -         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     O        Out     0.558     4.986       -         
i16_mux                                  Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     I3       In      -         6.356       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.465     6.822       -         
i10_mux_i                                Net         -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR     D        In      -         8.329       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.484 is 2.636(31.1%) logic and 5.848(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.256
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.200

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_din[2] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_din[2]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[2]                           Net         -        -       1.599     -           4         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     I1       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     O        Out     0.589     2.984       -         
current_state_RNO_3[1]                   Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     I2       In      -         4.355       -         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     O        Out     0.558     4.913       -         
i16_mux                                  Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     I3       In      -         6.284       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.465     6.749       -         
i10_mux_i                                Net         -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR     D        In      -         8.256       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.411 is 2.563(30.5%) logic and 5.848(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.225
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.169

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_din[3] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_din[3]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[3]                           Net         -        -       1.599     -           3         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     I2       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     O        Out     0.558     2.953       -         
current_state_RNO_3[1]                   Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     I2       In      -         4.324       -         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     O        Out     0.558     4.882       -         
i16_mux                                  Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     I3       In      -         6.253       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.465     6.718       -         
i10_mux_i                                Net         -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR     D        In      -         8.225       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.380 is 2.532(30.2%) logic and 5.848(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.132
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.076

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.current_state[0] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FSM_TEST_inst.current_state[0]           SB_DFFR     Q        Out     0.796     0.796       -         
current_state[0]                         Net         -        -       1.599     -           9         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     I3       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     O        Out     0.465     2.860       -         
current_state_RNO_3[1]                   Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     I2       In      -         4.231       -         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     O        Out     0.558     4.789       -         
i16_mux                                  Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     I3       In      -         6.160       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.465     6.625       -         
i10_mux_i                                Net         -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR     D        In      -         8.132       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.287 is 2.439(29.4%) logic and 5.848(70.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.532

    Number of logic level(s):                2
    Starting point:                          FSM_TEST_inst.counter_idle[1] / Q
    Ending point:                            FSM_TEST_inst.current_state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_idle[1]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_idle[1]                          Net          -        -       1.599     -           4         
FSM_TEST_inst.current_state_RNO_0[0]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_0[0]     SB_LUT4      O        Out     0.661     3.056       -         
g0_0_2                                   Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[0]       SB_LUT4      I1       In      -         4.427       -         
FSM_TEST_inst.current_state_RNO[0]       SB_LUT4      O        Out     0.589     5.017       -         
N_25                                     Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[0]           SB_DFFR      D        In      -         6.524       -         
=======================================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             2 uses
SB_CARRY        10 uses
SB_DFFER        12 uses
SB_DFFR         6 uses
SB_DFFS         1 use
SB_GB           1 use
SB_PLL40_2F_CORE  1 use
VCC             2 uses
SB_LUT4         34 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   19 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 31 15:41:36 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	34
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	38
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	9
        LUT, DFF and CARRY	:	10
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	38/7680
    PLBs                        :	6/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	3/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_clk_pll_c_THRU_LUT4_0_LC_35", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_g_THRU_LUT4_0_LC_36", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.4 (sec)

Final Design Statistics
    Number of LUTs      	:	38
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	38/7680
    PLBs                        :	12/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	3/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 2357.84 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 1178.92 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 2357.84 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: N/A | Target: 1178.92 MHz
Clock: top|CLK | Frequency: 248.53 MHz | Target: 138.70 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 134
used logic cells: 38
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 134
used logic cells: 38
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 12
I1209: Started routing
I1223: Total Nets : 55 
I1212: Iteration  1 :    19 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 13 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "clk_pll_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Mar 31 16:10:25 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\cont_clock.v" (library work)
@E: CG342 :"C:\Users\raul.lora\Documents\prPLL_test\cont_clock.v":19:14:19:28|Expecting target variable, found clock_delay_out -- possible misspelling
@E: CS187 :"C:\Users\raul.lora\Documents\prPLL_test\cont_clock.v":28:0:28:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 31 16:10:25 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 31 16:10:25 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Mar 31 16:11:10 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\cont_clock.v" (library work)
@E: CG426 :"C:\Users\raul.lora\Documents\prPLL_test\cont_clock.v":19:14:19:22|Assignment target aux_clock must be of type reg or genvar
@E: CG426 :"C:\Users\raul.lora\Documents\prPLL_test\cont_clock.v":21:14:21:22|Assignment target aux_clock must be of type reg or genvar
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 31 16:11:10 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 31 16:11:10 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Mar 31 16:11:26 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\cont_clock.v" (library work)
@E: CG376 :"C:\Users\raul.lora\Documents\prPLL_test\cont_clock.v":14:5:14:8|Expecting variable name
@E: CG426 :"C:\Users\raul.lora\Documents\prPLL_test\cont_clock.v":19:14:19:22|Assignment target aux_clock must be of type reg or genvar
@E: CG426 :"C:\Users\raul.lora\Documents\prPLL_test\cont_clock.v":21:14:21:22|Assignment target aux_clock must be of type reg or genvar
3 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 31 16:11:27 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 31 16:11:27 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Mar 31 16:11:38 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\cont_clock.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\cont_clock.v":3:7:3:16|Synthesizing module cont_clock in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":64:1:64:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CL168 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":33:12:33:26|Removing instance cont_clock_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":45:5:45:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 3 reachable states with original encodings of:
   000
   001
   010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 16:11:38 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 16:11:39 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 16:11:39 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 16:11:40 2025

###########################################################]
Pre-mapping Report

# Mon Mar 31 16:11:40 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":64:1:64:6|Removing sequential instance MOSI (in view: work.FSM_TEST(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":64:1:64:6|Removing sequential instance bit_sequence_stat[87:0] (in view: work.FSM_TEST(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":64:1:64:6|Removing sequential instance bit_sequence_din[15:0] (in view: work.FSM_TEST(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                   Requested      Requested     Clock                      Clock                     Clock
Clock                                   Frequency      Period        Type                       Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock     3450.7 MHz     0.290         derived (from top|CLK)     Autoconstr_clkgroup_0     0    
top_pll|PLLOUTGLOBALB_derived_clock     1725.3 MHz     0.580         derived (from top|CLK)     Autoconstr_clkgroup_0     0    
top|CLK                                 202.9 MHz      4.929         inferred                   Autoconstr_clkgroup_0     20   
===============================================================================================================================

@W: MT529 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":45:5:45:10|Found inferred clock top|CLK which controls 20 sequential elements including FSM_TEST_inst.current_state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine current_state[2:0] (in view: work.FSM_TEST(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 31 16:11:40 2025

###########################################################]
Map & Optimize Report

# Mon Mar 31 16:11:40 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine current_state[2:0] (in view: work.FSM_TEST(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":123:5:123:10|Found counter in view:work.FSM_TEST(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":101:5:101:10|Found counter in view:work.FSM_TEST(verilog) instance counter_idle[4:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  44 /        19
   2		0h:00m:00s		    -1.56ns		  44 /        19
   3		0h:00m:00s		    -1.56ns		  44 /        19

   4		0h:00m:00s		    -1.56ns		  45 /        19


@N: FX1016 :"c:\users\raul.lora\documents\prpll_test\top.v":6:1:6:3|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTGLOBALA_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top_pll|PLLOUTGLOBALB_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 19 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================== Non-Gated/Non-Generated Clocks ===================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance              
-----------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               19         FSM_TEST_inst.counter_idle[4]
=====================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock top|CLK with period 7.21ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Mar 31 16:11:41 2025
#


Top view:               top
Requested Frequency:    138.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.273

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            138.7 MHz     117.9 MHz     7.211         8.484         -1.273     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.211       -1.273  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                Arrival           
Instance                           Reference     Type         Pin     Net                  Time        Slack 
                                   Clock                                                                     
-------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_din[1]       top|CLK       SB_DFFR      Q       counter_din[1]       0.796       -1.273
FSM_TEST_inst.counter_din[2]       top|CLK       SB_DFFR      Q       counter_din[2]       0.796       -1.200
FSM_TEST_inst.counter_din[3]       top|CLK       SB_DFFR      Q       counter_din[3]       0.796       -1.169
FSM_TEST_inst.current_state[0]     top|CLK       SB_DFFR      Q       current_state[0]     0.796       -1.076
FSM_TEST_inst.counter_idle[1]      top|CLK       SB_DFFER     Q       counter_idle[1]      0.796       0.532 
FSM_TEST_inst.current_state[1]     top|CLK       SB_DFFR      Q       current_state[1]     0.796       0.553 
FSM_TEST_inst.counter_idle[0]      top|CLK       SB_DFFER     Q       counter_idle[0]      0.796       0.564 
FSM_TEST_inst.counter_stat[0]      top|CLK       SB_DFFER     Q       counter_stat[0]      0.796       0.564 
FSM_TEST_inst.counter_idle[2]      top|CLK       SB_DFFER     Q       counter_idle[2]      0.796       0.605 
FSM_TEST_inst.counter_stat[2]      top|CLK       SB_DFFER     Q       counter_stat[2]      0.796       0.605 
=============================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                  Required           
Instance                           Reference     Type         Pin     Net                    Time         Slack 
                                   Clock                                                                        
----------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.current_state[1]     top|CLK       SB_DFFR      D       i10_mux_i              7.056        -1.273
FSM_TEST_inst.current_state[0]     top|CLK       SB_DFFR      D       N_25                   7.056        0.532 
FSM_TEST_inst.counter_idle[0]      top|CLK       SB_DFFER     D       counter_idle_lm[0]     7.056        0.553 
FSM_TEST_inst.counter_idle[1]      top|CLK       SB_DFFER     D       counter_idle_lm[1]     7.056        0.553 
FSM_TEST_inst.counter_idle[2]      top|CLK       SB_DFFER     D       counter_idle_lm[2]     7.056        0.553 
FSM_TEST_inst.counter_idle[3]      top|CLK       SB_DFFER     D       counter_idle_lm[3]     7.056        0.553 
FSM_TEST_inst.counter_stat[0]      top|CLK       SB_DFFER     D       counter_stat_lm[0]     7.056        0.553 
FSM_TEST_inst.counter_stat[1]      top|CLK       SB_DFFER     D       counter_stat_lm[1]     7.056        0.553 
FSM_TEST_inst.counter_stat[2]      top|CLK       SB_DFFER     D       counter_stat_lm[2]     7.056        0.553 
FSM_TEST_inst.counter_stat[3]      top|CLK       SB_DFFER     D       counter_stat_lm[3]     7.056        0.553 
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.329
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.273

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_din[1] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_din[1]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[1]                           Net         -        -       1.599     -           5         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     O        Out     0.661     3.056       -         
current_state_RNO_3[1]                   Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     I2       In      -         4.427       -         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     O        Out     0.558     4.986       -         
i16_mux                                  Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     I3       In      -         6.356       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.465     6.822       -         
i10_mux_i                                Net         -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR     D        In      -         8.329       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.484 is 2.636(31.1%) logic and 5.848(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.256
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.200

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_din[2] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_din[2]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[2]                           Net         -        -       1.599     -           4         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     I1       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     O        Out     0.589     2.984       -         
current_state_RNO_3[1]                   Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     I2       In      -         4.355       -         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     O        Out     0.558     4.913       -         
i16_mux                                  Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     I3       In      -         6.284       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.465     6.749       -         
i10_mux_i                                Net         -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR     D        In      -         8.256       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.411 is 2.563(30.5%) logic and 5.848(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.225
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.169

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_din[3] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_din[3]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[3]                           Net         -        -       1.599     -           3         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     I2       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     O        Out     0.558     2.953       -         
current_state_RNO_3[1]                   Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     I2       In      -         4.324       -         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     O        Out     0.558     4.882       -         
i16_mux                                  Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     I3       In      -         6.253       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.465     6.718       -         
i10_mux_i                                Net         -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR     D        In      -         8.225       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.380 is 2.532(30.2%) logic and 5.848(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.132
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.076

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.current_state[0] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FSM_TEST_inst.current_state[0]           SB_DFFR     Q        Out     0.796     0.796       -         
current_state[0]                         Net         -        -       1.599     -           9         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     I3       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     O        Out     0.465     2.860       -         
current_state_RNO_3[1]                   Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     I2       In      -         4.231       -         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     O        Out     0.558     4.789       -         
i16_mux                                  Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     I3       In      -         6.160       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.465     6.625       -         
i10_mux_i                                Net         -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR     D        In      -         8.132       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.287 is 2.439(29.4%) logic and 5.848(70.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.532

    Number of logic level(s):                2
    Starting point:                          FSM_TEST_inst.counter_idle[1] / Q
    Ending point:                            FSM_TEST_inst.current_state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_idle[1]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_idle[1]                          Net          -        -       1.599     -           4         
FSM_TEST_inst.current_state_RNO_0[0]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_0[0]     SB_LUT4      O        Out     0.661     3.056       -         
g0_0_2                                   Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[0]       SB_LUT4      I1       In      -         4.427       -         
FSM_TEST_inst.current_state_RNO[0]       SB_LUT4      O        Out     0.589     5.017       -         
N_25                                     Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[0]           SB_DFFR      D        In      -         6.524       -         
=======================================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             2 uses
SB_CARRY        10 uses
SB_DFFER        12 uses
SB_DFFR         6 uses
SB_DFFS         1 use
SB_GB           1 use
SB_PLL40_2F_CORE  1 use
VCC             2 uses
SB_LUT4         34 uses

I/O ports: 4
I/O primitives: 4
SB_GB_IO       1 use
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   19 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 31 16:11:41 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	34
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	3
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_clk_pll_c_THRU_LUT4_0_LC_35", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_clk_pll_continuous_c_THRU_LUT4_0_LC_36", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_g_THRU_LUT4_0_LC_37", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	39
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	9
        LUT, DFF and CARRY	:	10
    Combinational LogicCells
        Only LUT         	:	20
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	39/7680
    PLBs                        :	6/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	4/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.9 (sec)

Final Design Statistics
    Number of LUTs      	:	39
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	39/7680
    PLBs                        :	14/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	4/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 2357.84 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 1178.92 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 2357.84 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: N/A | Target: 1178.92 MHz
Clock: top|CLK | Frequency: 248.12 MHz | Target: 138.70 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 172
used logic cells: 39
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 172
used logic cells: 39
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 9
I1209: Started routing
I1223: Total Nets : 57 
I1212: Iteration  1 :    19 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "clk_pll_continuous_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "clk_pll_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Mar 31 16:19:38 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\cont_clock.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top.v changed - recompiling
File C:\Users\raul.lora\Documents\prPLL_test\top_pll.v changed - recompiling
Selecting top level module cont_clock
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\cont_clock.v":3:7:3:16|Synthesizing module cont_clock in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 16:19:38 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\cont_clock.v":3:7:3:16|Selected library: work cell: cont_clock view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\cont_clock.v":3:7:3:16|Selected library: work cell: cont_clock view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 16:19:38 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 16:19:38 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\cont_clock.v":3:7:3:16|Selected library: work cell: cont_clock view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\cont_clock.v":3:7:3:16|Selected library: work cell: cont_clock view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 16:19:39 2025

###########################################################]
Pre-mapping Report

# Mon Mar 31 16:19:39 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist cont_clock

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start              Requested     Requested     Clock        Clock                     Clock
Clock              Frequency     Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------
cont_clock|CLK     1.0 MHz       1000.000      inferred     Autoconstr_clkgroup_0     1    
===========================================================================================

@W: MT529 :"c:\users\raul.lora\documents\prpll_test\cont_clock.v":17:5:17:10|Found inferred clock cont_clock|CLK which controls 1 sequential elements including aux_clock. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 31 16:19:40 2025

###########################################################]
Map & Optimize Report

# Mon Mar 31 16:19:40 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		100000.00ns		   2 /         1
@N: FX1016 :"c:\users\raul.lora\documents\prpll_test\cont_clock.v":4:1:4:3|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               1          aux_clock      
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock cont_clock|CLK with period 1000.00ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Mar 31 16:19:41 2025
#


Top view:               cont_clock
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------
cont_clock|CLK     1.0 MHz       NA            1000.000      NA            NA        inferred     Autoconstr_clkgroup_0
=======================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for cont_clock 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_DFFR         1 use
SB_LUT4         2 uses

I/O ports: 4
I/O primitives: 4
SB_GB_IO       1 use
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   1 (0%)
Total load per clock:
   cont_clock|CLK: 1

@S |Mapping Summary:
Total  LUTs: 2 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 2 = 2 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 31 16:19:41 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf ...
Warning: pin clk_pll doesn't exist in the design netlist.ignoring the set_io command on line 8 of file C:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf 
parse file C:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-cont_clock...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: cont_clock

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-cont_clock" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\cont_clock_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-cont_clock --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\cont_clock_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-cont_clock
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-cont_clock/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	2
    Number of DFFs      	:	1
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	3
    Number of DFFs      	:	1
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	3/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	4/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.1 (sec)

Final Design Statistics
    Number of LUTs      	:	3
    Number of DFFs      	:	1
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	3/7680
    PLBs                        :	2/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	4/63
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 1.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-cont_clock" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\cont_clock_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\cont_clock_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 71
used logic cells: 3
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-cont_clock" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\cont_clock_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\cont_clock_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 71
used logic cells: 3
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\cont_clock_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\cont_clock_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-cont_clock" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\cont_clock_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\cont_clock_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-cont_clock C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\cont_clock_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\cont_clock_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design cont_clock
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 11
I1209: Started routing
I1223: Total Nets : 7 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design cont_clock
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 12 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\cont_clock_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\cont_clock_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-cont_clock" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\cont_clock_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\cont_clock_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\cont_clock_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\cont_clock_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-cont_clock" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\cont_clock_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\cont_clock_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\cont_clock_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-cont_clock --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\cont_clock_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\cont_clock_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\cont_clock_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-cont_clock" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Mar 31 16:41:23 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@E: CS187 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":53:1:53:6|Expecting endmodule
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
@W: CG679 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":53:8:53:34|Previous module with same name config_register_latched_dec
@N: CG1223 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Setting "set_option -allow_duplicate_modules 1" in project file allows duplicate modules
@E: CG855 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Duplicate module name config_register_latched_dec
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 31 16:41:24 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 31 16:41:24 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Mar 31 16:42:14 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":64:1:64:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":27:22:27:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":28:23:28:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CL168 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":53:29:53:60|Removing instance config_register_latched_dec_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":45:10:45:22|Removing instance FSM_TEST_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":34:9:34:20|Removing instance top_pll_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CL159 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":6:1:6:3|Input CLK is unused.
@N: CL159 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":7:1:7:5|Input RST_N is unused.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":101:5:101:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":45:5:45:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 3 reachable states with original encodings of:
   000
   001
   010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 16:42:14 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 16:42:14 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 16:42:14 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 16:42:15 2025

###########################################################]
Pre-mapping Report

# Mon Mar 31 16:42:15 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 31 16:42:16 2025

###########################################################]
Map & Optimize Report

# Mon Mar 31 16:42:16 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Mon Mar 31 16:42:17 2025
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 31 16:42:17 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
pr_PLL_test_Implmnt: newer file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf ...
Warning: pin clk_pll doesn't exist in the design netlist.ignoring the set_io command on line 8 of file C:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf 
parse file C:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	0
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for CLK, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RST_N, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	0/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	0
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	0/63
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 1.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 10
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Mar 31 16:59:24 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top.v changed - recompiling
File C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":66:1:66:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":35:22:35:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":36:23:36:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":47:5:47:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 3 reachable states with original encodings of:
   000
   001
   010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 16:59:24 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 16:59:24 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 16:59:24 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 16:59:25 2025

###########################################################]
Pre-mapping Report

# Mon Mar 31 16:59:25 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[1:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                   Requested     Requested     Clock                                                  Clock                     Clock
Clock                                   Frequency     Period        Type                                                   Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST|SEL_derived_clock              67.6 MHz      14.798        derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     118  
top_pll|PLLOUTGLOBALA_derived_clock     67.6 MHz      14.798        derived (from top|CLK)                                 Autoconstr_clkgroup_0     104  
top_pll|PLLOUTGLOBALB_derived_clock     67.6 MHz      14.798        derived (from top|CLK)                                 Autoconstr_clkgroup_0     126  
top|CLK                                 4.0 MHz       251.674       inferred                                               Autoconstr_clkgroup_0     0    
==========================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[2:0] (in view: work.FSM_TEST(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 31 16:59:26 2025

###########################################################]
Map & Optimize Report

# Mon Mar 31 16:59:26 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87:0] (in view: work.top(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[4] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[5] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[6] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[7] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[8] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[9] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[10] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[11] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[12] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[13] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[4] (in view: work.top(verilog)) because it does not drive other instances.
Encoding state machine current_state[2:0] (in view: work.FSM_TEST(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":130:5:130:10|Found counter in view:work.FSM_TEST(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":108:5:108:10|Found counter in view:work.FSM_TEST(verilog) instance counter_idle[4:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		 155 /       133
   2		0h:00m:00s		    -1.56ns		 155 /       133
   3		0h:00m:00s		    -1.56ns		 155 /       133

   4		0h:00m:00s		    -1.56ns		 155 /       133


   5		0h:00m:00s		    -1.56ns		 155 /       133
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net N_127_i_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT611 :|Automatically generated clock FSM_TEST|SEL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 133 clock pin(s) of sequential element(s)
0 instances converted, 133 sequential instances remain driven by gated/generated clocks

==================================================================================================================== Gated/Generated Clocks =====================================================================================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance                                  Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst     SB_PLL40_2F_CORE       129        config_register_latched_dec_inst.DYNCNF_1[3]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       top_pll_inst.top_pll_inst     SB_PLL40_2F_CORE       4          config_register_latched_dec_inst.DYNSR[3]        Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|CLK with period 7.18ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock top_pll|PLLOUTGLOBALB_derived_clock with period 7.18ns 
@N: MT615 |Found clock top_pll|PLLOUTGLOBALA_derived_clock with period 7.18ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Mar 31 16:59:27 2025
#


Top view:               top
Requested Frequency:    139.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.266

                                        Requested     Estimated     Requested     Estimated                 Clock                      Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type                       Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock     139.4 MHz     215.2 MHz     7.176         4.646         2.530       derived (from top|CLK)     Autoconstr_clkgroup_0
top_pll|PLLOUTGLOBALB_derived_clock     139.4 MHz     118.5 MHz     7.176         8.442         -1.266      derived (from top|CLK)     Autoconstr_clkgroup_0
top|CLK                                 139.4 MHz     NA            7.176         NA            DCM/PLL     inferred                   Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  7.176       3.657   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALB_derived_clock  |  7.176       2.530   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  7.176       3.657   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top_pll|PLLOUTGLOBALB_derived_clock  |  7.176       -1.266  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                                  Arrival          
Instance                                      Reference                               Type         Pin     Net          Time        Slack
                                              Clock                                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNSR[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[3]     0.796       2.530
config_register_latched_dec_inst.DYNSR[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[0]     0.796       2.654
config_register_latched_dec_inst.DYNSR[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[1]     0.796       2.654
config_register_latched_dec_inst.DYNSR[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[2]     0.796       2.654
=========================================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                                        Required          
Instance                                         Reference                               Type         Pin     Net                Time         Slack
                                                 Clock                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNCNF_1[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNCNF_1_rst_2     7.021        2.530
config_register_latched_dec_inst.DYNCNF_1[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFR      D       DYNCNF_1           7.021        2.654
config_register_latched_dec_inst.DYNCNF_1[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFR      D       DYNCNF_1_0         7.021        2.654
config_register_latched_dec_inst.DYNCNF_1[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFR      D       DYNCNF_1_1         7.021        2.654
config_register_latched_dec_inst.DYNSR[1]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[0]           7.021        3.657
config_register_latched_dec_inst.DYNSR[2]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[1]           7.021        3.657
config_register_latched_dec_inst.DYNSR[3]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[2]           7.021        3.657
===================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.176
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.021

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.530

    Number of logic level(s):                1
    Starting point:                          config_register_latched_dec_inst.DYNSR[3] / Q
    Ending point:                            config_register_latched_dec_inst.DYNCNF_1[3] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALA_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNSR[3]             SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[3]                                              Net          -        -       1.599     -           1         
config_register_latched_dec_inst.DYNSR_RNIA46G[3]     SB_LUT4      I1       In      -         2.395       -         
config_register_latched_dec_inst.DYNSR_RNIA46G[3]     SB_LUT4      O        Out     0.589     2.984       -         
DYNCNF_1_rst_2                                        Net          -        -       1.507     -           2         
config_register_latched_dec_inst.DYNCNF_1[3]          SB_DFFER     D        In      -         4.491       -         
====================================================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                          Arrival           
Instance                           Reference                               Type         Pin     Net                  Time        Slack 
                                   Clock                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[0]      0.796       -1.266
FSM_TEST_inst.counter_stat[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[1]      0.796       -1.194
FSM_TEST_inst.counter_stat[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[3]      0.796       -1.163
FSM_TEST_inst.counter_stat[6]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[6]      0.796       -1.070
FSM_TEST_inst.counter_din[0]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       counter_din[0]       0.796       0.425 
FSM_TEST_inst.current_state[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       N_127_i              0.796       0.425 
FSM_TEST_inst.SEL                  top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFS      Q       aux_selection        0.796       0.497 
FSM_TEST_inst.counter_din[1]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       counter_din[1]       0.796       0.497 
FSM_TEST_inst.counter_idle[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_idle[2]      0.796       0.497 
FSM_TEST_inst.current_state[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       current_state[1]     0.796       0.518 
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                                              Required           
Instance                                         Reference                               Type         Pin     Net                      Time         Slack 
                                                 Clock                                                                                                    
----------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.current_state[1]                   top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       N_103_0                  7.021        -1.266
config_register_latched_dec_inst.DYNCNF_1[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       DYNCNF_1                 7.021        0.425 
config_register_latched_dec_inst.DYNCNF_1[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       DYNCNF_1_0               7.021        0.425 
config_register_latched_dec_inst.DYNCNF_1[2]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       DYNCNF_1_1               7.021        0.425 
FSM_TEST_inst.counter_din[3]                     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       N_83_0                   7.021        0.425 
FSM_TEST_inst.current_state[0]                   top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       current_state_RNO[0]     7.021        0.497 
FSM_TEST_inst.counter_idle[0]                    top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[0]       7.021        0.518 
FSM_TEST_inst.counter_idle[1]                    top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[1]       7.021        0.518 
FSM_TEST_inst.counter_idle[2]                    top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[2]       7.021        0.518 
FSM_TEST_inst.counter_idle[3]                    top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[3]       7.021        0.518 
==========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.176
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.021

    - Propagation time:                      8.287
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.266

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_stat[0] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[0]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[0]                          Net          -        -       1.599     -           3         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      O        Out     0.661     3.056       -         
current_state_ns_i_a3_0_4[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      I3       In      -         4.427       -         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      O        Out     0.465     4.893       -         
current_state_ns_i_a3_0_5[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      I2       In      -         6.263       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      O        Out     0.517     6.780       -         
N_103_0                                  Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR      D        In      -         8.287       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.442 is 2.594(30.7%) logic and 5.848(69.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.176
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.021

    - Propagation time:                      8.215
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.194

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_stat[1] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[1]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[1]                          Net          -        -       1.599     -           3         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      I1       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      O        Out     0.589     2.984       -         
current_state_ns_i_a3_0_4[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      I3       In      -         4.355       -         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      O        Out     0.465     4.820       -         
current_state_ns_i_a3_0_5[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      I2       In      -         6.191       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      O        Out     0.517     6.708       -         
N_103_0                                  Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR      D        In      -         8.215       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.370 is 2.522(30.1%) logic and 5.848(69.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.176
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.021

    - Propagation time:                      8.184
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.163

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_stat[3] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[3]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[3]                          Net          -        -       1.599     -           4         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      I2       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      O        Out     0.558     2.953       -         
current_state_ns_i_a3_0_4[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      I3       In      -         4.324       -         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      O        Out     0.465     4.789       -         
current_state_ns_i_a3_0_5[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      I2       In      -         6.160       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      O        Out     0.517     6.677       -         
N_103_0                                  Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR      D        In      -         8.184       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.339 is 2.491(29.9%) logic and 5.848(70.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.176
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.021

    - Propagation time:                      8.091
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.070

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_stat[6] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[6]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[6]                          Net          -        -       1.599     -           3         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      I3       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      O        Out     0.465     2.860       -         
current_state_ns_i_a3_0_4[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      I3       In      -         4.231       -         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      O        Out     0.465     4.696       -         
current_state_ns_i_a3_0_5[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      I2       In      -         6.067       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      O        Out     0.517     6.584       -         
N_103_0                                  Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR      D        In      -         8.091       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.246 is 2.398(29.1%) logic and 5.848(70.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.176
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.021

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.425

    Number of logic level(s):                2
    Starting point:                          FSM_TEST_inst.counter_din[0] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_din[0]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[0]                           Net         -        -       1.599     -           5         
FSM_TEST_inst.counter_din_RNIE46N[3]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst.counter_din_RNIE46N[3]     SB_LUT4     O        Out     0.661     3.056       -         
N_106_0                                  Net         -        -       1.371     -           2         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.661     5.089       -         
N_103_0                                  Net         -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR     D        In      -         6.596       -         
======================================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_CARRY        10 uses
SB_DFFER        67 uses
SB_DFFES        54 uses
SB_DFFR         11 uses
SB_DFFS         1 use
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         145 uses

I/O ports: 6
I/O primitives: 6
SB_IO          6 uses

I/O Register bits:                  0
Register bits not including I/Os:   133 (1%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALA_derived_clock: 4
   top_pll|PLLOUTGLOBALB_derived_clock: 129

@S |Mapping Summary:
Total  LUTs: 145 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 145 = 145 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 31 16:59:27 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	145
    Number of DFFs      	:	133
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	4
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	9
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	154
    Number of DFFs      	:	133
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	123
        LUT, DFF and CARRY	:	10
    Combinational LogicCells
        Only LUT         	:	21
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	154/7680
    PLBs                        :	22/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 32.8 (sec)

Final Design Statistics
    Number of LUTs      	:	154
    Number of DFFs      	:	133
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	154/7680
    PLBs                        :	36/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 2367.69 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 2367.69 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: 491.86 MHz | Target: 2367.69 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 198.28 MHz | Target: 2367.69 MHz
Clock: top|CLK | Frequency: N/A | Target: 139.28 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 34.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 440
used logic cells: 154
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 440
used logic cells: 154
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 9
I1209: Started routing
I1223: Total Nets : 172 
I1212: Iteration  1 :    23 unrouted : 1 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 13 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Mar 31 17:06:16 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":66:1:66:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":35:22:35:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":36:23:36:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":47:5:47:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 3 reachable states with original encodings of:
   000
   001
   010

At c_ver Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 17:06:19 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 17:06:20 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:04s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 17:06:20 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 17:06:22 2025

###########################################################]
Pre-mapping Report

# Mon Mar 31 17:06:24 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                   Requested     Requested     Clock                                                  Clock                     Clock
Clock                                   Frequency     Period        Type                                                   Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST|SEL_derived_clock              202.9 MHz     4.929         derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     108  
top_pll|PLLOUTGLOBALA_derived_clock     202.9 MHz     4.929         derived (from top|CLK)                                 Autoconstr_clkgroup_0     104  
top_pll|PLLOUTGLOBALB_derived_clock     202.9 MHz     4.929         derived (from top|CLK)                                 Autoconstr_clkgroup_0     126  
top|CLK                                 11.9 MHz      83.824        inferred                                               Autoconstr_clkgroup_0     0    
==========================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[2:0] (in view: work.FSM_TEST(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:05s realtime, 0h:00m:01s cputime
# Mon Mar 31 17:06:30 2025

###########################################################]
Map & Optimize Report

# Mon Mar 31 17:06:30 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15:0] (in view: work.top(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[86] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[85] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[84] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[83] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[82] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[81] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[80] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[79] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[78] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[77] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[76] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[75] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[74] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[73] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[72] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[71] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[70] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[69] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[68] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[67] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[66] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[65] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[64] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[63] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[62] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[61] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[60] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[59] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[58] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[57] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[56] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[55] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[54] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[53] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[52] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[51] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[50] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[49] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[48] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[47] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[46] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[45] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[44] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[43] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[42] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[41] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[40] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[39] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[38] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[37] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[36] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[35] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[34] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[33] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[32] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[31] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[30] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[29] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[28] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[27] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[26] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[25] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[24] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[16] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[4] (in view: work.top(verilog)) because it does not drive other instances.
Encoding state machine current_state[2:0] (in view: work.FSM_TEST(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":130:5:130:10|Found counter in view:work.FSM_TEST(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":108:5:108:10|Found counter in view:work.FSM_TEST(verilog) instance counter_idle[4:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		 159 /       133
   2		0h:00m:00s		    -1.56ns		 159 /       133
   3		0h:00m:00s		    -1.56ns		 159 /       133

   4		0h:00m:00s		    -1.56ns		 159 /       133


   5		0h:00m:00s		    -1.56ns		 159 /       133
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst.current_state_i[0].

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT611 :|Automatically generated clock FSM_TEST|SEL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 133 clock pin(s) of sequential element(s)
0 instances converted, 133 sequential instances remain driven by gated/generated clocks

===================================================================================================================== Gated/Generated Clocks =====================================================================================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance                                   Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst     SB_PLL40_2F_CORE       129        config_register_latched_dec_inst.STATCNF_1[2]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       top_pll_inst.top_pll_inst     SB_PLL40_2F_CORE       4          config_register_latched_dec_inst.STATSR[3]        Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|CLK with period 7.10ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock top_pll|PLLOUTGLOBALB_derived_clock with period 7.10ns 
@N: MT615 |Found clock top_pll|PLLOUTGLOBALA_derived_clock with period 7.10ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Mar 31 17:06:35 2025
#


Top view:               top
Requested Frequency:    140.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.252

                                        Requested     Estimated     Requested     Estimated                 Clock                      Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type                       Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock     140.9 MHz     219.1 MHz     7.097         4.564         2.575       derived (from top|CLK)     Autoconstr_clkgroup_0
top_pll|PLLOUTGLOBALB_derived_clock     140.9 MHz     119.8 MHz     7.097         8.349         -1.252      derived (from top|CLK)     Autoconstr_clkgroup_0
top|CLK                                 140.9 MHz     NA            7.097         NA            DCM/PLL     inferred                   Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  7.097       3.578   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALB_derived_clock  |  7.097       2.575   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  7.097       2.533   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top_pll|PLLOUTGLOBALB_derived_clock  |  7.097       -1.252  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                                   Arrival          
Instance                                          Reference                               Type         Pin     Net           Time        Slack
                                                  Clock                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR[3]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[3]     0.796       2.575
config_register_latched_dec_inst.STATSR_er[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[0]     0.796       2.575
config_register_latched_dec_inst.STATSR_er[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[1]     0.796       2.575
config_register_latched_dec_inst.STATSR_es[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFES     Q       STATSR[2]     0.796       2.575
==============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                     Required          
Instance                                          Reference                               Type         Pin     Net             Time         Slack
                                                  Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATCNF_1[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFR      D       STATCNF_1       6.942        2.575
config_register_latched_dec_inst.STATCNF_1[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFR      D       STATCNF_1_0     6.942        2.575
config_register_latched_dec_inst.STATCNF_1[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFS      D       STATCNF_1_2     6.942        2.575
config_register_latched_dec_inst.STATCNF_1[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFR      D       STATCNF_1_1     6.942        2.575
config_register_latched_dec_inst.STATSR[3]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       STATSR[2]       6.942        3.578
config_register_latched_dec_inst.STATSR_er[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       STATSR[0]       6.942        3.578
config_register_latched_dec_inst.STATSR_es[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFES     D       STATSR[1]       6.942        3.578
=================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.097
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.942

    - Propagation time:                      4.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.575

    Number of logic level(s):                1
    Starting point:                          config_register_latched_dec_inst.STATSR[3] / Q
    Ending point:                            config_register_latched_dec_inst.STATCNF_1[3] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALA_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR[3]            SB_DFFER     Q        Out     0.796     0.796       -         
STATSR[3]                                             Net          -        -       1.599     -           2         
config_register_latched_dec_inst.STATCNF_1_RNO[3]     SB_LUT4      I3       In      -         2.395       -         
config_register_latched_dec_inst.STATCNF_1_RNO[3]     SB_LUT4      O        Out     0.465     2.860       -         
STATCNF_1_1                                           Net          -        -       1.507     -           1         
config_register_latched_dec_inst.STATCNF_1[3]         SB_DFFR      D        In      -         4.367       -         
====================================================================================================================
Total path delay (propagation time + setup) of 4.522 is 1.416(31.3%) logic and 3.106(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                          Arrival           
Instance                           Reference                               Type         Pin     Net                  Time        Slack 
                                   Clock                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[0]      0.796       -1.252
FSM_TEST_inst.counter_stat[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[1]      0.796       -1.180
FSM_TEST_inst.counter_stat[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[3]      0.796       -1.149
FSM_TEST_inst.counter_stat[6]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[6]      0.796       -1.056
FSM_TEST_inst.SEL                  top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFS      Q       SEL_i                0.796       0.346 
FSM_TEST_inst.counter_din[0]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       counter_din[0]       0.796       0.346 
FSM_TEST_inst.counter_din[1]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       counter_din[1]       0.796       0.418 
FSM_TEST_inst.counter_idle[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_idle[2]      0.796       0.418 
FSM_TEST_inst.current_state[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       current_state[0]     0.796       0.418 
FSM_TEST_inst.current_state[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       current_state[1]     0.796       0.439 
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                              Required           
Instance                                          Reference                               Type         Pin     Net                      Time         Slack 
                                                  Clock                                                                                                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.current_state[1]                    top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       N_103_0                  6.942        -1.252
config_register_latched_dec_inst.STATCNF_1[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       STATCNF_1                6.942        0.346 
config_register_latched_dec_inst.STATCNF_1[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       STATCNF_1_0              6.942        0.346 
config_register_latched_dec_inst.STATCNF_1[2]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFS      D       STATCNF_1_2              6.942        0.346 
config_register_latched_dec_inst.STATCNF_1[3]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       STATCNF_1_1              6.942        0.346 
FSM_TEST_inst.counter_din[3]                      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       N_83_0                   6.942        0.418 
FSM_TEST_inst.current_state[0]                    top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       current_state_RNO[0]     6.942        0.418 
FSM_TEST_inst.counter_idle[0]                     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[0]       6.942        0.439 
FSM_TEST_inst.counter_idle[1]                     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[1]       6.942        0.439 
FSM_TEST_inst.counter_idle[2]                     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[2]       6.942        0.439 
===========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.097
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.942

    - Propagation time:                      8.194
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.252

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_stat[0] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[0]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[0]                          Net          -        -       1.599     -           3         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      O        Out     0.661     3.056       -         
current_state_ns_i_a3_0_4[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      I3       In      -         4.427       -         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      O        Out     0.465     4.893       -         
current_state_ns_i_a3_0_5[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      I3       In      -         6.263       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      O        Out     0.424     6.687       -         
N_103_0                                  Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR      D        In      -         8.194       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.349 is 2.501(30.0%) logic and 5.848(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.097
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.942

    - Propagation time:                      8.122
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.180

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_stat[1] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[1]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[1]                          Net          -        -       1.599     -           3         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      I1       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      O        Out     0.589     2.984       -         
current_state_ns_i_a3_0_4[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      I3       In      -         4.355       -         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      O        Out     0.465     4.820       -         
current_state_ns_i_a3_0_5[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      I3       In      -         6.191       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      O        Out     0.424     6.615       -         
N_103_0                                  Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR      D        In      -         8.122       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.277 is 2.429(29.3%) logic and 5.848(70.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.097
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.942

    - Propagation time:                      8.091
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.149

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_stat[3] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[3]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[3]                          Net          -        -       1.599     -           4         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      I2       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      O        Out     0.558     2.953       -         
current_state_ns_i_a3_0_4[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      I3       In      -         4.324       -         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      O        Out     0.465     4.789       -         
current_state_ns_i_a3_0_5[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      I3       In      -         6.160       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      O        Out     0.424     6.584       -         
N_103_0                                  Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR      D        In      -         8.091       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.246 is 2.398(29.1%) logic and 5.848(70.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.097
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.942

    - Propagation time:                      7.998
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.056

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_stat[6] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[6]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[6]                          Net          -        -       1.599     -           3         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      I3       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      O        Out     0.465     2.860       -         
current_state_ns_i_a3_0_4[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      I3       In      -         4.231       -         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      O        Out     0.465     4.696       -         
current_state_ns_i_a3_0_5[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      I3       In      -         6.067       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      O        Out     0.424     6.491       -         
N_103_0                                  Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR      D        In      -         7.998       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.153 is 2.305(28.3%) logic and 5.848(71.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.097
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.942

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.346

    Number of logic level(s):                2
    Starting point:                          FSM_TEST_inst.SEL / Q
    Ending point:                            config_register_latched_dec_inst.STATCNF_1[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                  Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.SEL                                     SB_DFFS     Q        Out     0.796     0.796       -         
SEL_i                                                 Net         -        -       1.599     -           6         
FSM_TEST_inst.SEL_RNIFJDA                             SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst.SEL_RNIFJDA                             SB_LUT4     O        Out     0.661     3.056       -         
SEL_RNIFJDA                                           Net         -        -       1.371     -           4         
config_register_latched_dec_inst.STATCNF_1_RNO[0]     SB_LUT4     I0       In      -         4.427       -         
config_register_latched_dec_inst.STATCNF_1_RNO[0]     SB_LUT4     O        Out     0.661     5.089       -         
STATCNF_1                                             Net         -        -       1.507     -           1         
config_register_latched_dec_inst.STATCNF_1[0]         SB_DFFR     D        In      -         6.596       -         
===================================================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_CARRY        10 uses
SB_DFFER        65 uses
SB_DFFES        55 uses
SB_DFFR         11 uses
SB_DFFS         2 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         146 uses

I/O ports: 6
I/O primitives: 6
SB_IO          6 uses

I/O Register bits:                  0
Register bits not including I/Os:   133 (1%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALA_derived_clock: 4
   top_pll|PLLOUTGLOBALB_derived_clock: 129

@S |Mapping Summary:
Total  LUTs: 146 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 146 = 146 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:05s realtime, 0h:00m:01s cputime
# Mon Mar 31 17:06:35 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 26 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	146
    Number of DFFs      	:	133
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	8
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	154
    Number of DFFs      	:	133
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	123
        LUT, DFF and CARRY	:	10
    Combinational LogicCells
        Only LUT         	:	21
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	154/7680
    PLBs                        :	21/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 1.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 1.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 62.3 (sec)

Final Design Statistics
    Number of LUTs      	:	154
    Number of DFFs      	:	133
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	154/7680
    PLBs                        :	32/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 2394.37 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 2394.37 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: 491.86 MHz | Target: 2394.37 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 199.85 MHz | Target: 2394.37 MHz
Clock: top|CLK | Frequency: N/A | Target: 140.85 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 66.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 428
used logic cells: 154
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 428
used logic cells: 154
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 14
I1209: Started routing
I1223: Total Nets : 172 
I1212: Iteration  1 :    24 unrouted : 3 seconds
I1212: Iteration  2 :     5 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 19 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 8 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Mar 31 17:12:28 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":66:1:66:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":35:22:35:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":36:23:36:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":47:5:47:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 3 reachable states with original encodings of:
   000
   001
   010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 17:12:28 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 17:12:28 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 17:12:28 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 17:12:30 2025

###########################################################]
Pre-mapping Report

# Mon Mar 31 17:12:30 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[1:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                   Requested     Requested     Clock                                                  Clock                     Clock
Clock                                   Frequency     Period        Type                                                   Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST|SEL_derived_clock              202.9 MHz     4.929         derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     113  
top_pll|PLLOUTGLOBALA_derived_clock     202.9 MHz     4.929         derived (from top|CLK)                                 Autoconstr_clkgroup_0     104  
top_pll|PLLOUTGLOBALB_derived_clock     202.9 MHz     4.929         derived (from top|CLK)                                 Autoconstr_clkgroup_0     126  
top|CLK                                 11.9 MHz      83.824        inferred                                               Autoconstr_clkgroup_0     0    
==========================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[2:0] (in view: work.FSM_TEST(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 31 17:12:32 2025

###########################################################]
Map & Optimize Report

# Mon Mar 31 17:12:33 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15:0] (in view: work.top(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance config_register_latched_dec_inst.STATCNF_1[79] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance config_register_latched_dec_inst.STATCNF_1[80] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance config_register_latched_dec_inst.STATCNF_1[81] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance config_register_latched_dec_inst.STATCNF_1[82] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance config_register_latched_dec_inst.STATCNF_1[83] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
Encoding state machine current_state[2:0] (in view: work.FSM_TEST(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":130:5:130:10|Found counter in view:work.FSM_TEST(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":108:5:108:10|Found counter in view:work.FSM_TEST(verilog) instance counter_idle[4:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		 156 /       217
   2		0h:00m:00s		    -1.56ns		 156 /       217
   3		0h:00m:00s		    -1.56ns		 156 /       217

   4		0h:00m:00s		    -1.56ns		 156 /       217


   5		0h:00m:00s		    -1.56ns		 156 /       217
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst.current_state_i[0].
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst.SEL_i_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT611 :|Automatically generated clock FSM_TEST|SEL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 217 clock pin(s) of sequential element(s)
0 instances converted, 217 sequential instances remain driven by gated/generated clocks

===================================================================================================================== Gated/Generated Clocks ======================================================================================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance                                    Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst     SB_PLL40_2F_CORE       129        config_register_latched_dec_inst.STATCNF_1[85]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       top_pll_inst.top_pll_inst     SB_PLL40_2F_CORE       88         config_register_latched_dec_inst.STATSR[87]        Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
===================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|CLK with period 7.10ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock top_pll|PLLOUTGLOBALB_derived_clock with period 7.10ns 
@N: MT615 |Found clock top_pll|PLLOUTGLOBALA_derived_clock with period 7.10ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Mar 31 17:12:38 2025
#


Top view:               top
Requested Frequency:    140.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.252

                                        Requested     Estimated     Requested     Estimated                 Clock                      Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type                       Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock     140.9 MHz     221.1 MHz     7.097         4.522         2.575       derived (from top|CLK)     Autoconstr_clkgroup_0
top_pll|PLLOUTGLOBALB_derived_clock     140.9 MHz     119.8 MHz     7.097         8.349         -1.252      derived (from top|CLK)     Autoconstr_clkgroup_0
top|CLK                                 140.9 MHz     NA            7.097         NA            DCM/PLL     inferred                   Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  7.097       3.578   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALB_derived_clock  |  7.097       2.575   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  7.097       3.131   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top_pll|PLLOUTGLOBALB_derived_clock  |  7.097       -1.252  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                Starting                                                                    Arrival          
Instance                                        Reference                               Type         Pin     Net            Time        Slack
                                                Clock                                                                                        
---------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR[84]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[84]     0.796       2.575
config_register_latched_dec_inst.STATSR[85]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[85]     0.796       2.575
config_register_latched_dec_inst.STATSR[86]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[86]     0.796       2.575
config_register_latched_dec_inst.STATSR[87]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[87]     0.796       2.575
config_register_latched_dec_inst.STATSR[0]      top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[0]      0.796       3.578
config_register_latched_dec_inst.STATSR[1]      top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[1]      0.796       3.578
config_register_latched_dec_inst.STATSR[2]      top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFES     Q       STATSR[2]      0.796       3.578
config_register_latched_dec_inst.STATSR[3]      top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[3]      0.796       3.578
config_register_latched_dec_inst.STATSR[4]      top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFES     Q       STATSR[4]      0.796       3.578
config_register_latched_dec_inst.STATSR[5]      top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[5]      0.796       3.578
=============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                   Starting                                                                     Required          
Instance                                           Reference                               Type         Pin     Net             Time         Slack
                                                   Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATCNF_1[84]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFR      D       STATCNF_1_1     6.942        2.575
config_register_latched_dec_inst.STATCNF_1[85]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFR      D       STATCNF_1_2     6.942        2.575
config_register_latched_dec_inst.STATCNF_1[86]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFR      D       STATCNF_1       6.942        2.575
config_register_latched_dec_inst.STATCNF_1[87]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFR      D       STATCNF_1_0     6.942        2.575
config_register_latched_dec_inst.STATSR[1]         top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       STATSR[0]       6.942        3.578
config_register_latched_dec_inst.STATSR[2]         top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFES     D       STATSR[1]       6.942        3.578
config_register_latched_dec_inst.STATSR[3]         top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       STATSR[2]       6.942        3.578
config_register_latched_dec_inst.STATSR[4]         top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFES     D       STATSR[3]       6.942        3.578
config_register_latched_dec_inst.STATSR[5]         top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       STATSR[4]       6.942        3.578
config_register_latched_dec_inst.STATSR[6]         top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFES     D       STATSR[5]       6.942        3.578
==================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.097
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.942

    - Propagation time:                      4.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.575

    Number of logic level(s):                1
    Starting point:                          config_register_latched_dec_inst.STATSR[84] / Q
    Ending point:                            config_register_latched_dec_inst.STATCNF_1[84] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALA_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR[84]            SB_DFFER     Q        Out     0.796     0.796       -         
STATSR[84]                                             Net          -        -       1.599     -           3         
config_register_latched_dec_inst.STATCNF_1_RNO[84]     SB_LUT4      I3       In      -         2.395       -         
config_register_latched_dec_inst.STATCNF_1_RNO[84]     SB_LUT4      O        Out     0.465     2.860       -         
STATCNF_1_1                                            Net          -        -       1.507     -           1         
config_register_latched_dec_inst.STATCNF_1[84]         SB_DFFR      D        In      -         4.367       -         
=====================================================================================================================
Total path delay (propagation time + setup) of 4.522 is 1.416(31.3%) logic and 3.106(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                          Arrival           
Instance                           Reference                               Type         Pin     Net                  Time        Slack 
                                   Clock                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[0]      0.796       -1.252
FSM_TEST_inst.counter_stat[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[1]      0.796       -1.180
FSM_TEST_inst.counter_stat[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[3]      0.796       -1.149
FSM_TEST_inst.counter_stat[6]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[6]      0.796       -1.056
FSM_TEST_inst.SEL                  top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFS      Q       SEL_i                0.796       0.346 
FSM_TEST_inst.counter_din[0]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       counter_din[0]       0.796       0.346 
FSM_TEST_inst.counter_din[1]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       counter_din[1]       0.796       0.418 
FSM_TEST_inst.counter_idle[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_idle[2]      0.796       0.418 
FSM_TEST_inst.current_state[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       current_state[0]     0.796       0.418 
FSM_TEST_inst.current_state[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       current_state[1]     0.796       0.439 
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                                                   Starting                                                                              Required           
Instance                                           Reference                               Type         Pin     Net                      Time         Slack 
                                                   Clock                                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.current_state[1]                     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       N_103_0                  6.942        -1.252
config_register_latched_dec_inst.STATCNF_1[84]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       STATCNF_1_1              6.942        0.346 
config_register_latched_dec_inst.STATCNF_1[85]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       STATCNF_1_2              6.942        0.346 
config_register_latched_dec_inst.STATCNF_1[86]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       STATCNF_1                6.942        0.346 
config_register_latched_dec_inst.STATCNF_1[87]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       STATCNF_1_0              6.942        0.346 
FSM_TEST_inst.counter_din[3]                       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       N_83_0                   6.942        0.418 
FSM_TEST_inst.current_state[0]                     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       current_state_RNO[0]     6.942        0.418 
FSM_TEST_inst.counter_idle[0]                      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[0]       6.942        0.439 
FSM_TEST_inst.counter_idle[1]                      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[1]       6.942        0.439 
FSM_TEST_inst.counter_idle[2]                      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[2]       6.942        0.439 
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.097
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.942

    - Propagation time:                      8.194
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.252

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_stat[0] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[0]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[0]                          Net          -        -       1.599     -           3         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      O        Out     0.661     3.056       -         
current_state_ns_i_a3_0_4[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      I3       In      -         4.427       -         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      O        Out     0.465     4.893       -         
current_state_ns_i_a3_0_5[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      I3       In      -         6.263       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      O        Out     0.424     6.687       -         
N_103_0                                  Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR      D        In      -         8.194       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.349 is 2.501(30.0%) logic and 5.848(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.097
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.942

    - Propagation time:                      8.122
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.180

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_stat[1] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[1]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[1]                          Net          -        -       1.599     -           3         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      I1       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      O        Out     0.589     2.984       -         
current_state_ns_i_a3_0_4[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      I3       In      -         4.355       -         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      O        Out     0.465     4.820       -         
current_state_ns_i_a3_0_5[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      I3       In      -         6.191       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      O        Out     0.424     6.615       -         
N_103_0                                  Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR      D        In      -         8.122       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.277 is 2.429(29.3%) logic and 5.848(70.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.097
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.942

    - Propagation time:                      8.091
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.149

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_stat[3] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[3]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[3]                          Net          -        -       1.599     -           4         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      I2       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      O        Out     0.558     2.953       -         
current_state_ns_i_a3_0_4[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      I3       In      -         4.324       -         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      O        Out     0.465     4.789       -         
current_state_ns_i_a3_0_5[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      I3       In      -         6.160       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      O        Out     0.424     6.584       -         
N_103_0                                  Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR      D        In      -         8.091       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.246 is 2.398(29.1%) logic and 5.848(70.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.097
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.942

    - Propagation time:                      7.998
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.056

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_stat[6] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[6]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[6]                          Net          -        -       1.599     -           3         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      I3       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      O        Out     0.465     2.860       -         
current_state_ns_i_a3_0_4[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      I3       In      -         4.231       -         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      O        Out     0.465     4.696       -         
current_state_ns_i_a3_0_5[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      I3       In      -         6.067       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      O        Out     0.424     6.491       -         
N_103_0                                  Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR      D        In      -         7.998       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.153 is 2.305(28.3%) logic and 5.848(71.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.097
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.942

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.346

    Number of logic level(s):                2
    Starting point:                          FSM_TEST_inst.SEL / Q
    Ending point:                            config_register_latched_dec_inst.STATCNF_1[84] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                   Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.SEL                                      SB_DFFS     Q        Out     0.796     0.796       -         
SEL_i                                                  Net         -        -       1.599     -           6         
FSM_TEST_inst.SEL_RNIFJDA                              SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst.SEL_RNIFJDA                              SB_LUT4     O        Out     0.661     3.056       -         
SEL_RNIFJDA                                            Net         -        -       1.371     -           4         
config_register_latched_dec_inst.STATCNF_1_RNO[84]     SB_LUT4     I0       In      -         4.427       -         
config_register_latched_dec_inst.STATCNF_1_RNO[84]     SB_LUT4     O        Out     0.661     5.089       -         
STATCNF_1_1                                            Net         -        -       1.507     -           1         
config_register_latched_dec_inst.STATCNF_1[84]         SB_DFFR     D        In      -         6.596       -         
====================================================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_CARRY        10 uses
SB_DFFER        121 uses
SB_DFFES        83 uses
SB_DFFR         12 uses
SB_DFFS         1 use
SB_GB           3 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         146 uses

I/O ports: 6
I/O primitives: 6
SB_IO          6 uses

I/O Register bits:                  0
Register bits not including I/Os:   217 (2%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALA_derived_clock: 88
   top_pll|PLLOUTGLOBALB_derived_clock: 129

@S |Mapping Summary:
Total  LUTs: 146 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 146 = 146 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:05s realtime, 0h:00m:02s cputime
# Mon Mar 31 17:12:38 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 14 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	146
    Number of DFFs      	:	217
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	89
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	92
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	238
    Number of DFFs      	:	217
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	207
        LUT, DFF and CARRY	:	10
    Combinational LogicCells
        Only LUT         	:	21
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	238/7680
    PLBs                        :	31/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 38.4 (sec)

Final Design Statistics
    Number of LUTs      	:	238
    Number of DFFs      	:	217
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	238/7680
    PLBs                        :	59/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 2394.37 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 2394.37 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: 491.33 MHz | Target: 2394.37 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 204.61 MHz | Target: 2394.37 MHz
Clock: top|CLK | Frequency: N/A | Target: 140.85 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 41.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 505
used logic cells: 238
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 505
used logic cells: 238
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 11
I1209: Started routing
I1223: Total Nets : 257 
I1212: Iteration  1 :    26 unrouted : 3 seconds
I1212: Iteration  2 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 16 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 8 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Mar 31 17:20:53 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top.v changed - recompiling
File C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":66:1:66:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":35:22:35:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":36:23:36:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":47:5:47:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 3 reachable states with original encodings of:
   000
   001
   010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 17:20:53 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 17:20:53 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 17:20:53 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 17:20:55 2025

###########################################################]
Pre-mapping Report

# Mon Mar 31 17:20:56 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[1:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                   Requested     Requested     Clock                                                  Clock                     Clock
Clock                                   Frequency     Period        Type                                                   Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST|SEL_derived_clock              67.6 MHz      14.798        derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     118  
top_pll|PLLOUTGLOBALA_derived_clock     67.6 MHz      14.798        derived (from top|CLK)                                 Autoconstr_clkgroup_0     104  
top_pll|PLLOUTGLOBALB_derived_clock     67.6 MHz      14.798        derived (from top|CLK)                                 Autoconstr_clkgroup_0     126  
top|CLK                                 4.0 MHz       251.674       inferred                                               Autoconstr_clkgroup_0     0    
==========================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[2:0] (in view: work.FSM_TEST(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime
# Mon Mar 31 17:20:59 2025

###########################################################]
Map & Optimize Report

# Mon Mar 31 17:20:59 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87:0] (in view: work.top(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[4] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[5] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[6] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[7] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[8] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[9] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[10] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[11] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[12] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[13] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[4] (in view: work.top(verilog)) because it does not drive other instances.
Encoding state machine current_state[2:0] (in view: work.FSM_TEST(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":130:5:130:10|Found counter in view:work.FSM_TEST(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":108:5:108:10|Found counter in view:work.FSM_TEST(verilog) instance counter_idle[4:0] 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":66:1:66:6|Removing sequential instance bit_sequence_din[0] (in view: work.FSM_TEST(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		 154 /       132
   2		0h:00m:00s		    -1.56ns		 154 /       132
   3		0h:00m:00s		    -1.56ns		 154 /       132

   4		0h:00m:00s		    -1.56ns		 154 /       132


   5		0h:00m:00s		    -1.56ns		 154 /       132
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net N_127_i_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT611 :|Automatically generated clock FSM_TEST|SEL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 132 clock pin(s) of sequential element(s)
0 instances converted, 132 sequential instances remain driven by gated/generated clocks

==================================================================================================================== Gated/Generated Clocks =====================================================================================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance                                  Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst     SB_PLL40_2F_CORE       128        config_register_latched_dec_inst.DYNCNF_1[0]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       top_pll_inst.top_pll_inst     SB_PLL40_2F_CORE       4          config_register_latched_dec_inst.DYNSR[3]        Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|CLK with period 7.18ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock top_pll|PLLOUTGLOBALB_derived_clock with period 7.18ns 
@N: MT615 |Found clock top_pll|PLLOUTGLOBALA_derived_clock with period 7.18ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Mar 31 17:21:02 2025
#


Top view:               top
Requested Frequency:    139.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.266

                                        Requested     Estimated     Requested     Estimated                 Clock                      Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type                       Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock     139.4 MHz     215.2 MHz     7.176         4.646         2.530       derived (from top|CLK)     Autoconstr_clkgroup_0
top_pll|PLLOUTGLOBALB_derived_clock     139.4 MHz     118.5 MHz     7.176         8.442         -1.266      derived (from top|CLK)     Autoconstr_clkgroup_0
top|CLK                                 139.4 MHz     NA            7.176         NA            DCM/PLL     inferred                   Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  7.176       3.657   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALB_derived_clock  |  7.176       2.530   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  7.176       3.657   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top_pll|PLLOUTGLOBALB_derived_clock  |  7.176       -1.266  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                                  Arrival          
Instance                                      Reference                               Type         Pin     Net          Time        Slack
                                              Clock                                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNSR[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[3]     0.796       2.530
config_register_latched_dec_inst.DYNSR[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[0]     0.796       2.654
config_register_latched_dec_inst.DYNSR[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[1]     0.796       2.654
config_register_latched_dec_inst.DYNSR[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[2]     0.796       2.654
=========================================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                                        Required          
Instance                                         Reference                               Type         Pin     Net                Time         Slack
                                                 Clock                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNCNF_1[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNCNF_1_rst_2     7.021        2.530
config_register_latched_dec_inst.DYNCNF_1[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFR      D       DYNCNF_1_1         7.021        2.654
config_register_latched_dec_inst.DYNCNF_1[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFR      D       DYNCNF_1           7.021        2.654
config_register_latched_dec_inst.DYNCNF_1[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFR      D       DYNCNF_1_0         7.021        2.654
config_register_latched_dec_inst.DYNSR[1]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[0]           7.021        3.657
config_register_latched_dec_inst.DYNSR[2]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[1]           7.021        3.657
config_register_latched_dec_inst.DYNSR[3]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[2]           7.021        3.657
===================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.176
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.021

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.530

    Number of logic level(s):                1
    Starting point:                          config_register_latched_dec_inst.DYNSR[3] / Q
    Ending point:                            config_register_latched_dec_inst.DYNCNF_1[3] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALA_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNSR[3]             SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[3]                                              Net          -        -       1.599     -           1         
config_register_latched_dec_inst.DYNSR_RNIA46G[3]     SB_LUT4      I1       In      -         2.395       -         
config_register_latched_dec_inst.DYNSR_RNIA46G[3]     SB_LUT4      O        Out     0.589     2.984       -         
DYNCNF_1_rst_2                                        Net          -        -       1.507     -           2         
config_register_latched_dec_inst.DYNCNF_1[3]          SB_DFFER     D        In      -         4.491       -         
====================================================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                          Arrival           
Instance                           Reference                               Type         Pin     Net                  Time        Slack 
                                   Clock                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[0]      0.796       -1.266
FSM_TEST_inst.counter_stat[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[1]      0.796       -1.194
FSM_TEST_inst.counter_stat[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[3]      0.796       -1.163
FSM_TEST_inst.counter_stat[6]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[6]      0.796       -1.070
FSM_TEST_inst.counter_din[0]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       counter_din[0]       0.796       0.425 
FSM_TEST_inst.current_state[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       N_127_i              0.796       0.425 
FSM_TEST_inst.SEL                  top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFS      Q       aux_selection        0.796       0.497 
FSM_TEST_inst.counter_din[1]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       counter_din[1]       0.796       0.497 
FSM_TEST_inst.counter_idle[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_idle[2]      0.796       0.497 
FSM_TEST_inst.current_state[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       current_state[1]     0.796       0.518 
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                                              Required           
Instance                                         Reference                               Type         Pin     Net                      Time         Slack 
                                                 Clock                                                                                                    
----------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.current_state[1]                   top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       N_103_0                  7.021        -1.266
config_register_latched_dec_inst.DYNCNF_1[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       DYNCNF_1_1               7.021        0.425 
config_register_latched_dec_inst.DYNCNF_1[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       DYNCNF_1                 7.021        0.425 
config_register_latched_dec_inst.DYNCNF_1[2]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       DYNCNF_1_0               7.021        0.425 
FSM_TEST_inst.counter_din[3]                     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       N_83_0                   7.021        0.425 
FSM_TEST_inst.current_state[0]                   top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       current_state_RNO[0]     7.021        0.497 
FSM_TEST_inst.counter_idle[0]                    top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[0]       7.021        0.518 
FSM_TEST_inst.counter_idle[1]                    top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[1]       7.021        0.518 
FSM_TEST_inst.counter_idle[2]                    top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[2]       7.021        0.518 
FSM_TEST_inst.counter_idle[3]                    top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[3]       7.021        0.518 
==========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.176
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.021

    - Propagation time:                      8.287
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.266

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_stat[0] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[0]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[0]                          Net          -        -       1.599     -           3         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      O        Out     0.661     3.056       -         
current_state_ns_i_a3_0_4[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      I3       In      -         4.427       -         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      O        Out     0.465     4.893       -         
current_state_ns_i_a3_0_5[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      I2       In      -         6.263       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      O        Out     0.517     6.780       -         
N_103_0                                  Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR      D        In      -         8.287       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.442 is 2.594(30.7%) logic and 5.848(69.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.176
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.021

    - Propagation time:                      8.215
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.194

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_stat[1] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[1]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[1]                          Net          -        -       1.599     -           3         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      I1       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      O        Out     0.589     2.984       -         
current_state_ns_i_a3_0_4[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      I3       In      -         4.355       -         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      O        Out     0.465     4.820       -         
current_state_ns_i_a3_0_5[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      I2       In      -         6.191       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      O        Out     0.517     6.708       -         
N_103_0                                  Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR      D        In      -         8.215       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.370 is 2.522(30.1%) logic and 5.848(69.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.176
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.021

    - Propagation time:                      8.184
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.163

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_stat[3] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[3]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[3]                          Net          -        -       1.599     -           4         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      I2       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      O        Out     0.558     2.953       -         
current_state_ns_i_a3_0_4[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      I3       In      -         4.324       -         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      O        Out     0.465     4.789       -         
current_state_ns_i_a3_0_5[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      I2       In      -         6.160       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      O        Out     0.517     6.677       -         
N_103_0                                  Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR      D        In      -         8.184       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.339 is 2.491(29.9%) logic and 5.848(70.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.176
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.021

    - Propagation time:                      8.091
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.070

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_stat[6] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[6]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[6]                          Net          -        -       1.599     -           3         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      I3       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      O        Out     0.465     2.860       -         
current_state_ns_i_a3_0_4[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      I3       In      -         4.231       -         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      O        Out     0.465     4.696       -         
current_state_ns_i_a3_0_5[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      I2       In      -         6.067       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      O        Out     0.517     6.584       -         
N_103_0                                  Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR      D        In      -         8.091       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.246 is 2.398(29.1%) logic and 5.848(70.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.176
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.021

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.425

    Number of logic level(s):                2
    Starting point:                          FSM_TEST_inst.counter_din[0] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_din[0]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[0]                           Net         -        -       1.599     -           5         
FSM_TEST_inst.counter_din_RNIE46N[3]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst.counter_din_RNIE46N[3]     SB_LUT4     O        Out     0.661     3.056       -         
N_106_0                                  Net         -        -       1.371     -           2         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.661     5.089       -         
N_103_0                                  Net         -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR     D        In      -         6.596       -         
======================================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_CARRY        10 uses
SB_DFFER        67 uses
SB_DFFES        53 uses
SB_DFFR         11 uses
SB_DFFS         1 use
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         144 uses

I/O ports: 6
I/O primitives: 6
SB_IO          6 uses

I/O Register bits:                  0
Register bits not including I/Os:   132 (1%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALA_derived_clock: 4
   top_pll|PLLOUTGLOBALB_derived_clock: 128

@S |Mapping Summary:
Total  LUTs: 144 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 144 = 144 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Mon Mar 31 17:21:02 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 13 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	144
    Number of DFFs      	:	132
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	4
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	9
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	153
    Number of DFFs      	:	132
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	122
        LUT, DFF and CARRY	:	10
    Combinational LogicCells
        Only LUT         	:	21
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	153/7680
    PLBs                        :	22/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.8 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 61.0 (sec)

Final Design Statistics
    Number of LUTs      	:	153
    Number of DFFs      	:	132
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	153/7680
    PLBs                        :	34/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 2367.69 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 2367.69 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: 491.86 MHz | Target: 2367.69 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 199.85 MHz | Target: 2367.69 MHz
Clock: top|CLK | Frequency: N/A | Target: 139.28 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 64.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 445
used logic cells: 153
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 445
used logic cells: 153
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 14
I1209: Started routing
I1223: Total Nets : 171 
I1212: Iteration  1 :    25 unrouted : 2 seconds
I1212: Iteration  2 :     6 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 17 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 8 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Tue Apr 01 08:25:31 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top_pll.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":66:1:66:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":35:22:35:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":36:23:36:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":47:5:47:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 3 reachable states with original encodings of:
   000
   001
   010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 08:25:32 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 08:25:32 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 08:25:32 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 08:25:33 2025

###########################################################]
Pre-mapping Report

# Tue Apr 01 08:25:34 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[1:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                   Requested     Requested     Clock                                                  Clock                     Clock
Clock                                   Frequency     Period        Type                                                   Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST|SEL_derived_clock              52.2 MHz      19.142        derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     118  
top_pll|PLLOUTGLOBALA_derived_clock     52.2 MHz      19.142        derived (from top|CLK)                                 Autoconstr_clkgroup_0     104  
top_pll|PLLOUTGLOBALB_derived_clock     52.2 MHz      19.142        derived (from top|CLK)                                 Autoconstr_clkgroup_0     126  
top|CLK                                 4.0 MHz       248.926       inferred                                               Autoconstr_clkgroup_0     0    
==========================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[2:0] (in view: work.FSM_TEST(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 01 08:25:35 2025

###########################################################]
Map & Optimize Report

# Tue Apr 01 08:25:35 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87:0] (in view: work.top(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[4] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[5] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[6] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[7] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[8] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[9] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[10] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[11] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[12] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[13] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[4] (in view: work.top(verilog)) because it does not drive other instances.
Encoding state machine current_state[2:0] (in view: work.FSM_TEST(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":130:5:130:10|Found counter in view:work.FSM_TEST(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":108:5:108:10|Found counter in view:work.FSM_TEST(verilog) instance counter_idle[4:0] 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":66:1:66:6|Removing sequential instance bit_sequence_din[0] (in view: work.FSM_TEST(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		 154 /       132
   2		0h:00m:00s		    -1.56ns		 154 /       132
   3		0h:00m:00s		    -1.56ns		 154 /       132

   4		0h:00m:00s		    -1.56ns		 154 /       132


   5		0h:00m:00s		    -1.56ns		 154 /       132
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net N_127_i_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT611 :|Automatically generated clock FSM_TEST|SEL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 132 clock pin(s) of sequential element(s)
0 instances converted, 132 sequential instances remain driven by gated/generated clocks

==================================================================================================================== Gated/Generated Clocks =====================================================================================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance                                  Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst     SB_PLL40_2F_CORE       128        config_register_latched_dec_inst.DYNCNF_1[0]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       top_pll_inst.top_pll_inst     SB_PLL40_2F_CORE       4          config_register_latched_dec_inst.DYNSR[3]        Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|CLK with period 7.18ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock top_pll|PLLOUTGLOBALB_derived_clock with period 7.18ns 
@N: MT615 |Found clock top_pll|PLLOUTGLOBALA_derived_clock with period 7.18ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Apr 01 08:25:36 2025
#


Top view:               top
Requested Frequency:    139.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.266

                                        Requested     Estimated     Requested     Estimated                 Clock                      Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type                       Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock     139.4 MHz     215.2 MHz     7.176         4.646         2.530       derived (from top|CLK)     Autoconstr_clkgroup_0
top_pll|PLLOUTGLOBALB_derived_clock     139.4 MHz     118.5 MHz     7.176         8.442         -1.266      derived (from top|CLK)     Autoconstr_clkgroup_0
top|CLK                                 139.4 MHz     NA            7.176         NA            DCM/PLL     inferred                   Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  7.176       3.657   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALB_derived_clock  |  7.176       2.530   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  7.176       3.657   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top_pll|PLLOUTGLOBALB_derived_clock  |  7.176       -1.266  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                                  Arrival          
Instance                                      Reference                               Type         Pin     Net          Time        Slack
                                              Clock                                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNSR[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[3]     0.796       2.530
config_register_latched_dec_inst.DYNSR[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[0]     0.796       2.654
config_register_latched_dec_inst.DYNSR[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[1]     0.796       2.654
config_register_latched_dec_inst.DYNSR[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[2]     0.796       2.654
=========================================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                                        Required          
Instance                                         Reference                               Type         Pin     Net                Time         Slack
                                                 Clock                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNCNF_1[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNCNF_1_rst_2     7.021        2.530
config_register_latched_dec_inst.DYNCNF_1[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFR      D       DYNCNF_1_1         7.021        2.654
config_register_latched_dec_inst.DYNCNF_1[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFR      D       DYNCNF_1           7.021        2.654
config_register_latched_dec_inst.DYNCNF_1[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFR      D       DYNCNF_1_0         7.021        2.654
config_register_latched_dec_inst.DYNSR[1]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[0]           7.021        3.657
config_register_latched_dec_inst.DYNSR[2]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[1]           7.021        3.657
config_register_latched_dec_inst.DYNSR[3]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[2]           7.021        3.657
===================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.176
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.021

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.530

    Number of logic level(s):                1
    Starting point:                          config_register_latched_dec_inst.DYNSR[3] / Q
    Ending point:                            config_register_latched_dec_inst.DYNCNF_1[3] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALA_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNSR[3]             SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[3]                                              Net          -        -       1.599     -           1         
config_register_latched_dec_inst.DYNSR_RNIA46G[3]     SB_LUT4      I1       In      -         2.395       -         
config_register_latched_dec_inst.DYNSR_RNIA46G[3]     SB_LUT4      O        Out     0.589     2.984       -         
DYNCNF_1_rst_2                                        Net          -        -       1.507     -           2         
config_register_latched_dec_inst.DYNCNF_1[3]          SB_DFFER     D        In      -         4.491       -         
====================================================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                          Arrival           
Instance                           Reference                               Type         Pin     Net                  Time        Slack 
                                   Clock                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[0]      0.796       -1.266
FSM_TEST_inst.counter_stat[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[1]      0.796       -1.194
FSM_TEST_inst.counter_stat[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[3]      0.796       -1.163
FSM_TEST_inst.counter_stat[6]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[6]      0.796       -1.070
FSM_TEST_inst.counter_din[0]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       counter_din[0]       0.796       0.425 
FSM_TEST_inst.current_state[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       N_127_i              0.796       0.425 
FSM_TEST_inst.SEL                  top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFS      Q       aux_selection        0.796       0.497 
FSM_TEST_inst.counter_din[1]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       counter_din[1]       0.796       0.497 
FSM_TEST_inst.counter_idle[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_idle[2]      0.796       0.497 
FSM_TEST_inst.current_state[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       current_state[1]     0.796       0.518 
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                                              Required           
Instance                                         Reference                               Type         Pin     Net                      Time         Slack 
                                                 Clock                                                                                                    
----------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.current_state[1]                   top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       N_103_0                  7.021        -1.266
config_register_latched_dec_inst.DYNCNF_1[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       DYNCNF_1_1               7.021        0.425 
config_register_latched_dec_inst.DYNCNF_1[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       DYNCNF_1                 7.021        0.425 
config_register_latched_dec_inst.DYNCNF_1[2]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       DYNCNF_1_0               7.021        0.425 
FSM_TEST_inst.counter_din[3]                     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       N_83_0                   7.021        0.425 
FSM_TEST_inst.current_state[0]                   top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       current_state_RNO[0]     7.021        0.497 
FSM_TEST_inst.counter_idle[0]                    top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[0]       7.021        0.518 
FSM_TEST_inst.counter_idle[1]                    top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[1]       7.021        0.518 
FSM_TEST_inst.counter_idle[2]                    top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[2]       7.021        0.518 
FSM_TEST_inst.counter_idle[3]                    top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[3]       7.021        0.518 
==========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.176
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.021

    - Propagation time:                      8.287
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.266

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_stat[0] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[0]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[0]                          Net          -        -       1.599     -           3         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      O        Out     0.661     3.056       -         
current_state_ns_i_a3_0_4[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      I3       In      -         4.427       -         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      O        Out     0.465     4.893       -         
current_state_ns_i_a3_0_5[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      I2       In      -         6.263       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      O        Out     0.517     6.780       -         
N_103_0                                  Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR      D        In      -         8.287       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.442 is 2.594(30.7%) logic and 5.848(69.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.176
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.021

    - Propagation time:                      8.215
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.194

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_stat[1] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[1]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[1]                          Net          -        -       1.599     -           3         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      I1       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      O        Out     0.589     2.984       -         
current_state_ns_i_a3_0_4[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      I3       In      -         4.355       -         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      O        Out     0.465     4.820       -         
current_state_ns_i_a3_0_5[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      I2       In      -         6.191       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      O        Out     0.517     6.708       -         
N_103_0                                  Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR      D        In      -         8.215       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.370 is 2.522(30.1%) logic and 5.848(69.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.176
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.021

    - Propagation time:                      8.184
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.163

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_stat[3] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[3]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[3]                          Net          -        -       1.599     -           4         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      I2       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      O        Out     0.558     2.953       -         
current_state_ns_i_a3_0_4[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      I3       In      -         4.324       -         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      O        Out     0.465     4.789       -         
current_state_ns_i_a3_0_5[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      I2       In      -         6.160       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      O        Out     0.517     6.677       -         
N_103_0                                  Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR      D        In      -         8.184       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.339 is 2.491(29.9%) logic and 5.848(70.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.176
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.021

    - Propagation time:                      8.091
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.070

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_stat[6] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[6]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[6]                          Net          -        -       1.599     -           3         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      I3       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      O        Out     0.465     2.860       -         
current_state_ns_i_a3_0_4[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      I3       In      -         4.231       -         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      O        Out     0.465     4.696       -         
current_state_ns_i_a3_0_5[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      I2       In      -         6.067       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      O        Out     0.517     6.584       -         
N_103_0                                  Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR      D        In      -         8.091       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.246 is 2.398(29.1%) logic and 5.848(70.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.176
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.021

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.425

    Number of logic level(s):                2
    Starting point:                          FSM_TEST_inst.counter_din[0] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_din[0]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[0]                           Net         -        -       1.599     -           5         
FSM_TEST_inst.counter_din_RNIE46N[3]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst.counter_din_RNIE46N[3]     SB_LUT4     O        Out     0.661     3.056       -         
N_106_0                                  Net         -        -       1.371     -           2         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.661     5.089       -         
N_103_0                                  Net         -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR     D        In      -         6.596       -         
======================================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_CARRY        10 uses
SB_DFFER        67 uses
SB_DFFES        53 uses
SB_DFFR         11 uses
SB_DFFS         1 use
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         144 uses

I/O ports: 6
I/O primitives: 6
SB_IO          6 uses

I/O Register bits:                  0
Register bits not including I/Os:   132 (1%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALA_derived_clock: 4
   top_pll|PLLOUTGLOBALB_derived_clock: 128

@S |Mapping Summary:
Total  LUTs: 144 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 144 = 144 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 01 08:25:36 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	144
    Number of DFFs      	:	132
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	4
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	9
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	153
    Number of DFFs      	:	132
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	122
        LUT, DFF and CARRY	:	10
    Combinational LogicCells
        Only LUT         	:	21
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	153/7680
    PLBs                        :	22/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 37.8 (sec)

Final Design Statistics
    Number of LUTs      	:	153
    Number of DFFs      	:	132
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	153/7680
    PLBs                        :	34/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 1810.58 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 1810.58 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: 491.86 MHz | Target: 1810.58 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 199.85 MHz | Target: 1810.58 MHz
Clock: top|CLK | Frequency: N/A | Target: 139.28 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 39.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 445
used logic cells: 153
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 445
used logic cells: 153
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 9
I1209: Started routing
I1223: Total Nets : 171 
I1212: Iteration  1 :    25 unrouted : 2 seconds
I1212: Iteration  2 :     6 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 6 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Tue Apr 01 08:31:49 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top_pll.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":66:1:66:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":35:22:35:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":36:23:36:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":47:5:47:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 3 reachable states with original encodings of:
   000
   001
   010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 08:31:49 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 08:31:49 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 08:31:49 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 08:31:50 2025

###########################################################]
Pre-mapping Report

# Tue Apr 01 08:31:51 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[1:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                   Requested     Requested     Clock                                                  Clock                     Clock
Clock                                   Frequency     Period        Type                                                   Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST|SEL_derived_clock              16.5 MHz      60.686        derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     118  
top_pll|PLLOUTGLOBALA_derived_clock     16.5 MHz      60.686        derived (from top|CLK)                                 Autoconstr_clkgroup_0     104  
top_pll|PLLOUTGLOBALB_derived_clock     16.5 MHz      60.686        derived (from top|CLK)                                 Autoconstr_clkgroup_0     126  
top|CLK                                 4.1 MHz       242.746       inferred                                               Autoconstr_clkgroup_0     0    
==========================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[2:0] (in view: work.FSM_TEST(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 01 08:31:51 2025

###########################################################]
Map & Optimize Report

# Tue Apr 01 08:31:51 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87:0] (in view: work.top(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[4] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[5] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[6] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[7] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[8] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[9] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[10] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[11] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[12] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[13] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[4] (in view: work.top(verilog)) because it does not drive other instances.
Encoding state machine current_state[2:0] (in view: work.FSM_TEST(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":130:5:130:10|Found counter in view:work.FSM_TEST(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":108:5:108:10|Found counter in view:work.FSM_TEST(verilog) instance counter_idle[4:0] 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":66:1:66:6|Removing sequential instance bit_sequence_din[0] (in view: work.FSM_TEST(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		 154 /       132
   2		0h:00m:00s		    -1.56ns		 154 /       132
   3		0h:00m:00s		    -1.56ns		 154 /       132

   4		0h:00m:00s		    -1.56ns		 154 /       132


   5		0h:00m:00s		    -1.56ns		 154 /       132
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net N_127_i_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT611 :|Automatically generated clock FSM_TEST|SEL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 132 clock pin(s) of sequential element(s)
0 instances converted, 132 sequential instances remain driven by gated/generated clocks

==================================================================================================================== Gated/Generated Clocks =====================================================================================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance                                  Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst     SB_PLL40_2F_CORE       128        config_register_latched_dec_inst.DYNCNF_1[0]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       top_pll_inst.top_pll_inst     SB_PLL40_2F_CORE       4          config_register_latched_dec_inst.DYNSR[3]        Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|CLK with period 7.18ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock top_pll|PLLOUTGLOBALB_derived_clock with period 7.18ns 
@N: MT615 |Found clock top_pll|PLLOUTGLOBALA_derived_clock with period 7.18ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Apr 01 08:31:54 2025
#


Top view:               top
Requested Frequency:    139.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.266

                                        Requested     Estimated     Requested     Estimated                 Clock                      Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type                       Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock     139.4 MHz     215.2 MHz     7.176         4.646         2.530       derived (from top|CLK)     Autoconstr_clkgroup_0
top_pll|PLLOUTGLOBALB_derived_clock     139.4 MHz     118.5 MHz     7.176         8.442         -1.266      derived (from top|CLK)     Autoconstr_clkgroup_0
top|CLK                                 139.4 MHz     NA            7.176         NA            DCM/PLL     inferred                   Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  7.176       3.657   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALB_derived_clock  |  7.176       2.530   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  7.176       3.657   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top_pll|PLLOUTGLOBALB_derived_clock  |  7.176       -1.266  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                                  Arrival          
Instance                                      Reference                               Type         Pin     Net          Time        Slack
                                              Clock                                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNSR[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[3]     0.796       2.530
config_register_latched_dec_inst.DYNSR[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[0]     0.796       2.654
config_register_latched_dec_inst.DYNSR[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[1]     0.796       2.654
config_register_latched_dec_inst.DYNSR[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[2]     0.796       2.654
=========================================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                                        Required          
Instance                                         Reference                               Type         Pin     Net                Time         Slack
                                                 Clock                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNCNF_1[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNCNF_1_rst_2     7.021        2.530
config_register_latched_dec_inst.DYNCNF_1[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFR      D       DYNCNF_1_1         7.021        2.654
config_register_latched_dec_inst.DYNCNF_1[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFR      D       DYNCNF_1           7.021        2.654
config_register_latched_dec_inst.DYNCNF_1[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFR      D       DYNCNF_1_0         7.021        2.654
config_register_latched_dec_inst.DYNSR[1]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[0]           7.021        3.657
config_register_latched_dec_inst.DYNSR[2]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[1]           7.021        3.657
config_register_latched_dec_inst.DYNSR[3]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[2]           7.021        3.657
===================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.176
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.021

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.530

    Number of logic level(s):                1
    Starting point:                          config_register_latched_dec_inst.DYNSR[3] / Q
    Ending point:                            config_register_latched_dec_inst.DYNCNF_1[3] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALA_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNSR[3]             SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[3]                                              Net          -        -       1.599     -           1         
config_register_latched_dec_inst.DYNSR_RNIA46G[3]     SB_LUT4      I1       In      -         2.395       -         
config_register_latched_dec_inst.DYNSR_RNIA46G[3]     SB_LUT4      O        Out     0.589     2.984       -         
DYNCNF_1_rst_2                                        Net          -        -       1.507     -           2         
config_register_latched_dec_inst.DYNCNF_1[3]          SB_DFFER     D        In      -         4.491       -         
====================================================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                          Arrival           
Instance                           Reference                               Type         Pin     Net                  Time        Slack 
                                   Clock                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[0]      0.796       -1.266
FSM_TEST_inst.counter_stat[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[1]      0.796       -1.194
FSM_TEST_inst.counter_stat[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[3]      0.796       -1.163
FSM_TEST_inst.counter_stat[6]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[6]      0.796       -1.070
FSM_TEST_inst.counter_din[0]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       counter_din[0]       0.796       0.425 
FSM_TEST_inst.current_state[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       N_127_i              0.796       0.425 
FSM_TEST_inst.SEL                  top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFS      Q       aux_selection        0.796       0.497 
FSM_TEST_inst.counter_din[1]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       counter_din[1]       0.796       0.497 
FSM_TEST_inst.counter_idle[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_idle[2]      0.796       0.497 
FSM_TEST_inst.current_state[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       current_state[1]     0.796       0.518 
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                                              Required           
Instance                                         Reference                               Type         Pin     Net                      Time         Slack 
                                                 Clock                                                                                                    
----------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.current_state[1]                   top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       N_103_0                  7.021        -1.266
config_register_latched_dec_inst.DYNCNF_1[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       DYNCNF_1_1               7.021        0.425 
config_register_latched_dec_inst.DYNCNF_1[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       DYNCNF_1                 7.021        0.425 
config_register_latched_dec_inst.DYNCNF_1[2]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       DYNCNF_1_0               7.021        0.425 
FSM_TEST_inst.counter_din[3]                     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       N_83_0                   7.021        0.425 
FSM_TEST_inst.current_state[0]                   top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       current_state_RNO[0]     7.021        0.497 
FSM_TEST_inst.counter_idle[0]                    top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[0]       7.021        0.518 
FSM_TEST_inst.counter_idle[1]                    top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[1]       7.021        0.518 
FSM_TEST_inst.counter_idle[2]                    top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[2]       7.021        0.518 
FSM_TEST_inst.counter_idle[3]                    top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[3]       7.021        0.518 
==========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.176
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.021

    - Propagation time:                      8.287
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.266

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_stat[0] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[0]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[0]                          Net          -        -       1.599     -           3         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      O        Out     0.661     3.056       -         
current_state_ns_i_a3_0_4[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      I3       In      -         4.427       -         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      O        Out     0.465     4.893       -         
current_state_ns_i_a3_0_5[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      I2       In      -         6.263       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      O        Out     0.517     6.780       -         
N_103_0                                  Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR      D        In      -         8.287       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.442 is 2.594(30.7%) logic and 5.848(69.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.176
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.021

    - Propagation time:                      8.215
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.194

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_stat[1] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[1]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[1]                          Net          -        -       1.599     -           3         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      I1       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      O        Out     0.589     2.984       -         
current_state_ns_i_a3_0_4[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      I3       In      -         4.355       -         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      O        Out     0.465     4.820       -         
current_state_ns_i_a3_0_5[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      I2       In      -         6.191       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      O        Out     0.517     6.708       -         
N_103_0                                  Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR      D        In      -         8.215       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.370 is 2.522(30.1%) logic and 5.848(69.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.176
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.021

    - Propagation time:                      8.184
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.163

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_stat[3] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[3]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[3]                          Net          -        -       1.599     -           4         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      I2       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      O        Out     0.558     2.953       -         
current_state_ns_i_a3_0_4[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      I3       In      -         4.324       -         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      O        Out     0.465     4.789       -         
current_state_ns_i_a3_0_5[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      I2       In      -         6.160       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      O        Out     0.517     6.677       -         
N_103_0                                  Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR      D        In      -         8.184       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.339 is 2.491(29.9%) logic and 5.848(70.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.176
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.021

    - Propagation time:                      8.091
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.070

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_stat[6] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[6]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[6]                          Net          -        -       1.599     -           3         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      I3       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      O        Out     0.465     2.860       -         
current_state_ns_i_a3_0_4[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      I3       In      -         4.231       -         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      O        Out     0.465     4.696       -         
current_state_ns_i_a3_0_5[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      I2       In      -         6.067       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      O        Out     0.517     6.584       -         
N_103_0                                  Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR      D        In      -         8.091       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.246 is 2.398(29.1%) logic and 5.848(70.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.176
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.021

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.425

    Number of logic level(s):                2
    Starting point:                          FSM_TEST_inst.counter_din[0] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_din[0]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[0]                           Net         -        -       1.599     -           5         
FSM_TEST_inst.counter_din_RNIE46N[3]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst.counter_din_RNIE46N[3]     SB_LUT4     O        Out     0.661     3.056       -         
N_106_0                                  Net         -        -       1.371     -           2         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.661     5.089       -         
N_103_0                                  Net         -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR     D        In      -         6.596       -         
======================================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_CARRY        10 uses
SB_DFFER        67 uses
SB_DFFES        53 uses
SB_DFFR         11 uses
SB_DFFS         1 use
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         144 uses

I/O ports: 6
I/O primitives: 6
SB_IO          6 uses

I/O Register bits:                  0
Register bits not including I/Os:   132 (1%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALA_derived_clock: 4
   top_pll|PLLOUTGLOBALB_derived_clock: 128

@S |Mapping Summary:
Total  LUTs: 144 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 144 = 144 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Tue Apr 01 08:31:54 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	144
    Number of DFFs      	:	132
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	4
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	9
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	153
    Number of DFFs      	:	132
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	122
        LUT, DFF and CARRY	:	10
    Combinational LogicCells
        Only LUT         	:	21
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	153/7680
    PLBs                        :	22/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 63.0 (sec)

Final Design Statistics
    Number of LUTs      	:	153
    Number of DFFs      	:	132
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	153/7680
    PLBs                        :	34/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 557.10 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 557.10 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: 491.86 MHz | Target: 557.10 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 199.85 MHz | Target: 557.10 MHz
Clock: top|CLK | Frequency: N/A | Target: 139.28 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 65.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 445
used logic cells: 153
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 445
used logic cells: 153
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 14
I1209: Started routing
I1223: Total Nets : 171 
I1212: Iteration  1 :    25 unrouted : 2 seconds
I1212: Iteration  2 :     6 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 18 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 7 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Tue Apr 01 08:37:00 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":66:1:66:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":35:22:35:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":36:23:36:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CL168 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":62:29:62:60|Removing instance config_register_latched_dec_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":53:10:53:22|Removing instance FSM_TEST_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":42:9:42:20|Removing instance top_pll_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CL159 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":6:1:6:3|Input CLK is unused.
@N: CL159 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":7:1:7:5|Input RST_N is unused.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":47:5:47:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 3 reachable states with original encodings of:
   000
   001
   010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 08:37:01 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 08:37:01 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 08:37:01 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 08:37:02 2025

###########################################################]
Pre-mapping Report

# Tue Apr 01 08:37:02 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 01 08:37:03 2025

###########################################################]
Map & Optimize Report

# Tue Apr 01 08:37:04 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Tue Apr 01 08:37:06 2025
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_LUT4         0 uses

I/O ports: 6
I/O primitives: 4
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Tue Apr 01 08:37:06 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 9 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for RST_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for CLK, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	4/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.5 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	4/63
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 2.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 16
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 18 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top
Ignore unconnected port:CLK, when loading IO constraint.
Ignore unconnected port:RST_N, when loading IO constraint.
8:42:07
