Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,71
design__inferred_latch__count,0
design__instance__count,33044
design__instance__area,179319
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,82
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,1369
design__max_cap_violation__count__corner:nom_tt_025C_1v80,5
power__internal__total,0.000757506990339607
power__switching__total,0.00041461316868662834
power__leakage__total,1.6328546337263106E-7
power__total,0.0011722835479304194
clock__skew__worst_hold__corner:nom_tt_025C_1v80,1.9420750002303713
clock__skew__worst_setup__corner:nom_tt_025C_1v80,2.4420750557415243
timing__hold__ws__corner:nom_tt_025C_1v80,0.2882191233922999
timing__setup__ws__corner:nom_tt_025C_1v80,57.345454452599526
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.288219
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,90.727234
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,1226
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,1369
design__max_cap_violation__count__corner:nom_ss_100C_1v60,8
clock__skew__worst_hold__corner:nom_ss_100C_1v60,3.779572317653912
clock__skew__worst_setup__corner:nom_ss_100C_1v60,4.279572373165065
timing__hold__ws__corner:nom_ss_100C_1v60,0.8759788697907085
timing__setup__ws__corner:nom_ss_100C_1v60,54.45097682420473
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.875979
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,82.060738
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,1369
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,4
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,1.1999237498805122
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,1.699923805391665
timing__hold__ws__corner:nom_ff_n40C_1v95,0.07574563413109892
timing__setup__ws__corner:nom_ff_n40C_1v95,58.30658076944897
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.075746
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,93.883781
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,1509
design__max_fanout_violation__count,1369
design__max_cap_violation__count,21
clock__skew__worst_hold,4.011731949077621
clock__skew__worst_setup,1.622474422958791
timing__hold__ws,0.07143630333914017
timing__setup__ws,54.42520899116362
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.071436
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,81.636917
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 305.0 1000.0
design__core__bbox,5.52 10.88 299.46 987.36
flow__warnings__count,1
flow__errors__count,0
design__io,425
design__die__area,305000
design__core__area,287027
design__instance__count__stdcell,33044
design__instance__area__stdcell,179319
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.624749
design__instance__utilization__stdcell,0.624749
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,581015
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,683
antenna__violating__nets,3
antenna__violating__pins,3
route__antenna_violation__count,3
route__net,14368
route__net__special,2
route__drc_errors__iter:1,21614
route__wirelength__iter:1,783034
route__drc_errors__iter:2,9325
route__wirelength__iter:2,774970
route__drc_errors__iter:3,8550
route__wirelength__iter:3,772087
route__drc_errors__iter:4,1662
route__wirelength__iter:4,770834
route__drc_errors__iter:5,99
route__wirelength__iter:5,770567
route__drc_errors__iter:6,11
route__wirelength__iter:6,770551
route__drc_errors__iter:7,6
route__wirelength__iter:7,770570
route__drc_errors__iter:8,0
route__wirelength__iter:8,770578
route__drc_errors,0
route__wirelength,770578
route__vias,150784
route__vias__singlecut,150784
route__vias__multicut,0
design__disconnected_pin__count,164
design__critical_disconnected_pin__count,0
route__wirelength__max,982.605
timing__unannotated_net__count__corner:nom_tt_025C_1v80,389
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,389
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,389
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,46
design__max_fanout_violation__count__corner:min_tt_025C_1v80,1369
design__max_cap_violation__count__corner:min_tt_025C_1v80,1
clock__skew__worst_hold__corner:min_tt_025C_1v80,1.830120329305481
clock__skew__worst_setup__corner:min_tt_025C_1v80,2.330120384816634
timing__hold__ws__corner:min_tt_025C_1v80,0.2874932595582711
timing__setup__ws__corner:min_tt_025C_1v80,57.36771575714048
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.287493
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,91.052216
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,389
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,926
design__max_fanout_violation__count__corner:min_ss_100C_1v60,1369
design__max_cap_violation__count__corner:min_ss_100C_1v60,2
clock__skew__worst_hold__corner:min_ss_100C_1v60,3.5734864967455477
clock__skew__worst_setup__corner:min_ss_100C_1v60,4.073486552256701
timing__hold__ws__corner:min_ss_100C_1v60,0.8691141385906984
timing__setup__ws__corner:min_ss_100C_1v60,54.48922889346621
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.869114
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,82.517975
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,389
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,1369
design__max_cap_violation__count__corner:min_ff_n40C_1v95,1
clock__skew__worst_hold__corner:min_ff_n40C_1v95,1.1224743674476383
clock__skew__worst_setup__corner:min_ff_n40C_1v95,1.622474422958791
timing__hold__ws__corner:min_ff_n40C_1v95,0.07777101405220424
timing__setup__ws__corner:min_ff_n40C_1v95,58.321086499809766
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.077771
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,94.130196
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,389
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,138
design__max_fanout_violation__count__corner:max_tt_025C_1v80,1369
design__max_cap_violation__count__corner:max_tt_025C_1v80,15
clock__skew__worst_hold__corner:max_tt_025C_1v80,2.067467811025381
clock__skew__worst_setup__corner:max_tt_025C_1v80,2.567467866536534
timing__hold__ws__corner:max_tt_025C_1v80,0.2857086870180175
timing__setup__ws__corner:max_tt_025C_1v80,57.33037673532027
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.285709
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,90.379944
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,389
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,1509
design__max_fanout_violation__count__corner:max_ss_100C_1v60,1369
design__max_cap_violation__count__corner:max_ss_100C_1v60,21
clock__skew__worst_hold__corner:max_ss_100C_1v60,4.011731949077621
clock__skew__worst_setup__corner:max_ss_100C_1v60,4.511732004588774
timing__hold__ws__corner:max_ss_100C_1v60,0.877181241360383
timing__setup__ws__corner:max_ss_100C_1v60,54.42520899116362
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.877181
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,81.636917
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,389
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,34
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,1369
design__max_cap_violation__count__corner:max_ff_n40C_1v95,14
clock__skew__worst_hold__corner:max_ff_n40C_1v95,1.2878586339660087
clock__skew__worst_setup__corner:max_ff_n40C_1v95,1.7878586894771615
timing__hold__ws__corner:max_ff_n40C_1v95,0.07143630333914017
timing__setup__ws__corner:max_ff_n40C_1v95,58.296487509602045
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.071436
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,93.654587
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,389
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,389
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79985
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.000153025
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000162067
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000088915
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000162067
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000009209999999999999911455376977453823883479344658553600311279296875
ir__drop__worst,0.00015300000000000000557019708136152758015668950974941253662109375
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
