{"files":[{"patch":"@@ -1258,2 +1258,0 @@\n-  INSN(vrsub_vx,  0b1010111, 0b100, 0b000011);\n-\n@@ -1417,2 +1415,3 @@\n-  INSN(vsub_vx, 0b1010111, 0b100, 0b000010);\n-  INSN(vadd_vx, 0b1010111, 0b100, 0b000000);\n+  INSN(vsub_vx,  0b1010111, 0b100, 0b000010);\n+  INSN(vadd_vx,  0b1010111, 0b100, 0b000000);\n+  INSN(vrsub_vx, 0b1010111, 0b100, 0b000011);\n@@ -1459,1 +1458,1 @@\n-    patch_VArith(op, Vd, funct3, (uint32_t)imm & 0x1f, Vs2, vm, funct6);                           \\\n+    patch_VArith(op, Vd, funct3, (uint32_t)(imm & 0x1f), Vs2, vm, funct6);                         \\\n@@ -1472,10 +1471,1 @@\n-\n-#undef INSN\n-\n-#define INSN(NAME, op, funct3, funct6)                                                             \\\n-  void NAME(VectorRegister Vd, int32_t imm, VectorRegister Vs2, VectorMask vm = unmasked) {        \\\n-    guarantee(is_imm_in_range(imm, 5, 0), \"imm is invalid\");                                       \\\n-    patch_VArith(op, Vd, funct3, (uint32_t)(imm & 0x1f), Vs2, vm, funct6);                         \\\n-  }\n-\n-  INSN(vrsub_vi, 0b1010111, 0b011, 0b000011);\n+  INSN(vrsub_vi,  0b1010111, 0b011, 0b000011);\n","filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp","additions":5,"deletions":15,"binary":false,"changes":20,"status":"modified"},{"patch":"@@ -756,1 +756,1 @@\n-  vrsub_vx(vd, x0, vs);\n+  vrsub_vx(vd, vs, x0);\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -139,1 +139,1 @@\n-    __ vrsub_vi(as_VectorRegister($tmp$$reg), 0, as_VectorRegister($src$$reg));\n+    __ vrsub_vi(as_VectorRegister($tmp$$reg), as_VectorRegister($src$$reg), 0);\n@@ -153,1 +153,1 @@\n-    __ vrsub_vi(as_VectorRegister($tmp$$reg), 0, as_VectorRegister($src$$reg));\n+    __ vrsub_vi(as_VectorRegister($tmp$$reg), as_VectorRegister($src$$reg), 0);\n@@ -167,1 +167,1 @@\n-    __ vrsub_vi(as_VectorRegister($tmp$$reg), 0, as_VectorRegister($src$$reg));\n+    __ vrsub_vi(as_VectorRegister($tmp$$reg), as_VectorRegister($src$$reg), 0);\n@@ -181,1 +181,1 @@\n-    __ vrsub_vi(as_VectorRegister($tmp$$reg), 0, as_VectorRegister($src$$reg));\n+    __ vrsub_vi(as_VectorRegister($tmp$$reg), as_VectorRegister($src$$reg), 0);\n","filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad","additions":4,"deletions":4,"binary":false,"changes":8,"status":"modified"}]}