v 20201216 2
C 14700 2300 1 0 0 in-1.sym
{
T 14700 2800 5 10 0 0 0 0 1
footprint=anchor
T 14700 2600 5 10 0 0 0 0 1
device=INPUT
T 14700 2400 5 10 1 1 0 7 1
refdes=A6
}
C 14700 2100 1 0 0 in-1.sym
{
T 14700 2600 5 10 0 0 0 0 1
footprint=anchor
T 14700 2400 5 10 0 0 0 0 1
device=INPUT
T 14700 2200 5 10 1 1 0 7 1
refdes=A7
}
N 16100 2200 16100 2400 4
{
T 16100 2450 5 10 1 1 90 1 1
netname=OE
}
C 13100 1600 1 0 0 in-1.sym
{
T 13100 2100 5 10 0 0 0 0 1
footprint=anchor
T 13100 1900 5 10 0 0 0 0 1
device=INPUT
T 13100 1700 5 10 1 1 0 7 1
refdes=A0#
}
C 13100 1400 1 0 0 in-1.sym
{
T 13100 1900 5 10 0 0 0 0 1
footprint=anchor
T 13100 1700 5 10 0 0 0 0 1
device=INPUT
T 13100 1500 5 10 1 1 0 7 1
refdes=A1#
}
C 13100 1200 1 0 0 in-1.sym
{
T 13100 1700 5 10 0 0 0 0 1
footprint=anchor
T 13100 1500 5 10 0 0 0 0 1
device=INPUT
T 13100 1300 5 10 1 1 0 7 1
refdes=A2#
}
C 13100 1000 1 0 0 in-1.sym
{
T 13100 1500 5 10 0 0 0 0 1
footprint=anchor
T 13100 1300 5 10 0 0 0 0 1
device=INPUT
T 13100 1100 5 10 1 1 0 7 1
refdes=A3#
}
C 10000 1600 1 0 0 in-1.sym
{
T 10000 2100 5 10 0 0 0 0 1
footprint=anchor
T 10000 1900 5 10 0 0 0 0 1
device=INPUT
T 10000 1700 5 10 1 1 0 7 1
refdes=A0
}
C 10000 1400 1 0 0 in-1.sym
{
T 10000 1900 5 10 0 0 0 0 1
footprint=anchor
T 10000 1700 5 10 0 0 0 0 1
device=INPUT
T 10000 1500 5 10 1 1 0 7 1
refdes=A1
}
C 10000 1200 1 0 0 in-1.sym
{
T 10000 1700 5 10 0 0 0 0 1
footprint=anchor
T 10000 1500 5 10 0 0 0 0 1
device=INPUT
T 10000 1300 5 10 1 1 0 7 1
refdes=A2
}
C 10000 1000 1 0 0 in-1.sym
{
T 10000 1500 5 10 0 0 0 0 1
footprint=anchor
T 10000 1300 5 10 0 0 0 0 1
device=INPUT
T 10000 1100 5 10 1 1 0 7 1
refdes=A3
}
C 1900 5300 1 0 0 gnd-1.sym
C 1900 1000 1 0 0 gnd-1.sym
C 11100 6100 1 0 0 gnd-1.sym
C 13300 6100 1 0 0 gnd-1.sym
C 15500 6100 1 0 0 gnd-1.sym
C 8900 2900 1 0 0 gnd-1.sym
C 11100 2900 1 0 0 gnd-1.sym
C 13300 2900 1 0 0 gnd-1.sym
N 8100 7400 8300 7400 4
{
T 8050 7400 5 10 1 1 0 7 1
netname=L0
}
C 14700 1900 1 0 0 in-1.sym
{
T 14700 2400 5 10 0 0 0 0 1
footprint=anchor
T 14700 2200 5 10 0 0 0 0 1
device=INPUT
T 14700 2000 5 10 1 1 0 7 1
refdes=MR#
}
C 9800 7400 1 90 0 out-1.sym
{
T 9300 7400 5 10 0 0 90 0 1
footprint=anchor
T 9500 7400 5 10 0 0 90 0 1
device=OUTPUT
T 9700 8000 5 10 1 1 0 3 1
refdes=Q0
}
C 12000 7400 1 90 0 out-1.sym
{
T 11500 7400 5 10 0 0 90 0 1
footprint=anchor
T 11700 7400 5 10 0 0 90 0 1
device=OUTPUT
T 11900 8000 5 10 1 1 0 3 1
refdes=Q1
}
C 14200 7400 1 90 0 out-1.sym
{
T 13700 7400 5 10 0 0 90 0 1
footprint=anchor
T 13900 7400 5 10 0 0 90 0 1
device=OUTPUT
T 14100 8000 5 10 1 1 0 3 1
refdes=Q2
}
C 16400 7400 1 90 0 out-1.sym
{
T 15900 7400 5 10 0 0 90 0 1
footprint=anchor
T 16100 7400 5 10 0 0 90 0 1
device=OUTPUT
T 16300 8000 5 10 1 1 0 3 1
refdes=Q3
}
C 12000 4200 1 90 0 out-1.sym
{
T 11500 4200 5 10 0 0 90 0 1
footprint=anchor
T 11700 4200 5 10 0 0 90 0 1
device=OUTPUT
T 11900 4800 5 10 1 1 0 3 1
refdes=Q5
}
C 9800 4200 1 90 0 out-1.sym
{
T 9300 4200 5 10 0 0 90 0 1
footprint=anchor
T 9500 4200 5 10 0 0 90 0 1
device=OUTPUT
T 9700 4800 5 10 1 1 0 3 1
refdes=Q4
}
C 14200 4200 1 90 0 out-1.sym
{
T 13700 4200 5 10 0 0 90 0 1
footprint=anchor
T 13900 4200 5 10 0 0 90 0 1
device=OUTPUT
T 14100 4800 5 10 1 1 0 3 1
refdes=Q6
}
C 16400 4200 1 90 0 out-1.sym
{
T 15900 4200 5 10 0 0 90 0 1
footprint=anchor
T 16100 4200 5 10 0 0 90 0 1
device=OUTPUT
T 16300 4800 5 10 1 1 0 3 1
refdes=Q7
}
C 1800 8900 1 0 0 vdd-1.sym
C 1800 4600 1 0 0 vdd-1.sym
C 8800 8300 1 0 0 vdd-1.sym
C 11000 8300 1 0 0 vdd-1.sym
C 13200 8300 1 0 0 vdd-1.sym
C 15400 8300 1 0 0 vdd-1.sym
C 8800 5100 1 0 0 vdd-1.sym
C 11000 5100 1 0 0 vdd-1.sym
C 13200 5100 1 0 0 vdd-1.sym
C 15400 5100 1 0 0 vdd-1.sym
C 8900 6100 1 0 0 gnd-1.sym
C 15500 2900 1 0 0 gnd-1.sym
C 8100 8900 1 270 0 in-1.sym
{
T 8600 8900 5 10 0 0 270 0 1
footprint=anchor
T 8400 8900 5 10 0 0 270 0 1
device=INPUT
T 8275 8900 5 10 1 1 0 3 1
refdes=D0
}
C 7900 8900 1 270 0 in-1.sym
{
T 8400 8900 5 10 0 0 270 0 1
footprint=anchor
T 8200 8900 5 10 0 0 270 0 1
device=INPUT
T 7975 8900 5 10 1 1 0 3 1
refdes=D0#
}
C 10300 8900 1 270 0 in-1.sym
{
T 10800 8900 5 10 0 0 270 0 1
footprint=anchor
T 10600 8900 5 10 0 0 270 0 1
device=INPUT
T 10475 8900 5 10 1 1 0 3 1
refdes=D1
}
C 10100 8900 1 270 0 in-1.sym
{
T 10600 8900 5 10 0 0 270 0 1
footprint=anchor
T 10400 8900 5 10 0 0 270 0 1
device=INPUT
T 10175 8900 5 10 1 1 0 3 1
refdes=D1#
}
C 12500 8900 1 270 0 in-1.sym
{
T 13000 8900 5 10 0 0 270 0 1
footprint=anchor
T 12800 8900 5 10 0 0 270 0 1
device=INPUT
T 12675 8900 5 10 1 1 0 3 1
refdes=D2
}
C 12300 8900 1 270 0 in-1.sym
{
T 12800 8900 5 10 0 0 270 0 1
footprint=anchor
T 12600 8900 5 10 0 0 270 0 1
device=INPUT
T 12375 8900 5 10 1 1 0 3 1
refdes=D2#
}
C 14700 8900 1 270 0 in-1.sym
{
T 15200 8900 5 10 0 0 270 0 1
footprint=anchor
T 15000 8900 5 10 0 0 270 0 1
device=INPUT
T 14875 8900 5 10 1 1 0 3 1
refdes=D3
}
C 14500 8900 1 270 0 in-1.sym
{
T 15000 8900 5 10 0 0 270 0 1
footprint=anchor
T 14800 8900 5 10 0 0 270 0 1
device=INPUT
T 14575 8900 5 10 1 1 0 3 1
refdes=D3#
}
C 8100 5700 1 270 0 in-1.sym
{
T 8600 5700 5 10 0 0 270 0 1
footprint=anchor
T 8400 5700 5 10 0 0 270 0 1
device=INPUT
T 8275 5700 5 10 1 1 0 3 1
refdes=D4
}
C 7900 5700 1 270 0 in-1.sym
{
T 8400 5700 5 10 0 0 270 0 1
footprint=anchor
T 8200 5700 5 10 0 0 270 0 1
device=INPUT
T 7975 5700 5 10 1 1 0 3 1
refdes=D4#
}
C 10300 5700 1 270 0 in-1.sym
{
T 10800 5700 5 10 0 0 270 0 1
footprint=anchor
T 10600 5700 5 10 0 0 270 0 1
device=INPUT
T 10475 5700 5 10 1 1 0 3 1
refdes=D5
}
C 10100 5700 1 270 0 in-1.sym
{
T 10600 5700 5 10 0 0 270 0 1
footprint=anchor
T 10400 5700 5 10 0 0 270 0 1
device=INPUT
T 10175 5700 5 10 1 1 0 3 1
refdes=D5#
}
C 12500 5700 1 270 0 in-1.sym
{
T 13000 5700 5 10 0 0 270 0 1
footprint=anchor
T 12800 5700 5 10 0 0 270 0 1
device=INPUT
T 12675 5700 5 10 1 1 0 3 1
refdes=D6
}
C 12300 5700 1 270 0 in-1.sym
{
T 12800 5700 5 10 0 0 270 0 1
footprint=anchor
T 12600 5700 5 10 0 0 270 0 1
device=INPUT
T 12375 5700 5 10 1 1 0 3 1
refdes=D6#
}
C 14700 5700 1 270 0 in-1.sym
{
T 15200 5700 5 10 0 0 270 0 1
footprint=anchor
T 15000 5700 5 10 0 0 270 0 1
device=INPUT
T 14875 5700 5 10 1 1 0 3 1
refdes=D7
}
C 14500 5700 1 270 0 in-1.sym
{
T 15000 5700 5 10 0 0 270 0 1
footprint=anchor
T 14800 5700 5 10 0 0 270 0 1
device=INPUT
T 14575 5700 5 10 1 1 0 3 1
refdes=D7#
}
C 15400 2700 1 0 0 vdd-1.sym
C 1100 1200 1 0 0 in-1.sym
{
T 1100 1700 5 10 0 0 0 0 1
footprint=anchor
T 1100 1500 5 10 0 0 0 0 1
device=INPUT
T 1100 1300 5 10 1 1 0 7 1
refdes=GND
}
N 8200 8300 8200 8000 4
N 8200 8000 8300 8000 4
N 8000 8300 8000 7800 4
N 8000 7800 8300 7800 4
N 10400 8300 10400 8000 4
N 10400 8000 10500 8000 4
N 10200 8300 10200 7800 4
N 10200 7800 10500 7800 4
N 12600 8300 12600 8000 4
N 12600 8000 12700 8000 4
N 12400 8300 12400 7800 4
N 12400 7800 12700 7800 4
N 14800 8300 14800 8000 4
N 14800 8000 14900 8000 4
N 14600 8300 14600 7800 4
N 14600 7800 14900 7800 4
N 8200 5100 8200 4800 4
N 8200 4800 8300 4800 4
N 8000 5100 8000 4600 4
N 8000 4600 8300 4600 4
N 10400 5100 10400 4800 4
N 10400 4800 10500 4800 4
N 10200 5100 10200 4600 4
N 10200 4600 10500 4600 4
N 12600 5100 12600 4800 4
N 12600 4800 12700 4800 4
N 12400 5100 12400 4600 4
N 12400 4600 12700 4600 4
N 14800 5100 14800 4800 4
N 14800 4800 14900 4800 4
N 14600 5100 14600 4600 4
N 14600 4600 14900 4600 4
N 1200 8600 1000 8600 4
{
T 950 8600 5 10 1 1 0 7 1
netname=L0
}
N 1200 8400 1000 8400 4
{
T 950 8400 5 10 1 1 0 7 1
netname=L1
}
N 1200 8200 1000 8200 4
{
T 950 8200 5 10 1 1 0 7 1
netname=L2
}
N 1200 8000 1000 8000 4
{
T 950 8000 5 10 1 1 0 7 1
netname=L3
}
N 1200 7800 1000 7800 4
{
T 950 7800 5 10 1 1 0 7 1
netname=L4
}
N 1200 7600 1000 7600 4
{
T 950 7600 5 10 1 1 0 7 1
netname=L5
}
N 1200 7400 1000 7400 4
{
T 950 7400 5 10 1 1 0 7 1
netname=L6
}
N 1200 7200 1000 7200 4
{
T 950 7200 5 10 1 1 0 7 1
netname=L7
}
N 1200 4300 1000 4300 4
{
T 950 4300 5 10 1 1 0 7 1
netname=L0
}
N 1200 4100 1000 4100 4
{
T 950 4100 5 10 1 1 0 7 1
netname=L1
}
N 1200 3900 1000 3900 4
{
T 950 3900 5 10 1 1 0 7 1
netname=L2
}
N 1200 3700 1000 3700 4
{
T 950 3700 5 10 1 1 0 7 1
netname=L3
}
N 1200 3500 1000 3500 4
{
T 950 3500 5 10 1 1 0 7 1
netname=L4
}
N 1200 3300 1000 3300 4
{
T 950 3300 5 10 1 1 0 7 1
netname=L5
}
N 1200 3100 1000 3100 4
{
T 950 3100 5 10 1 1 0 7 1
netname=L6
}
N 1200 2900 1000 2900 4
{
T 950 2900 5 10 1 1 0 7 1
netname=L7
}
N 10300 7400 10500 7400 4
{
T 10250 7400 5 10 1 1 0 7 1
netname=L1
}
N 12500 7400 12700 7400 4
{
T 12450 7400 5 10 1 1 0 7 1
netname=L2
}
N 14700 7400 14900 7400 4
{
T 14650 7400 5 10 1 1 0 7 1
netname=L3
}
N 8100 4200 8300 4200 4
{
T 8050 4200 5 10 1 1 0 7 1
netname=L4
}
N 10300 4200 10500 4200 4
{
T 10250 4200 5 10 1 1 0 7 1
netname=L5
}
N 12500 4200 12700 4200 4
{
T 12450 4200 5 10 1 1 0 7 1
netname=L6
}
N 14700 4200 14900 4200 4
{
T 14650 4200 5 10 1 1 0 7 1
netname=L7
}
N 8100 6800 8300 6800 4
{
T 8050 6800 5 10 1 1 0 7 1
netname=WE#
}
N 10300 6800 10500 6800 4
{
T 10250 6800 5 10 1 1 0 7 1
netname=WE#
}
N 12500 6800 12700 6800 4
{
T 12450 6800 5 10 1 1 0 7 1
netname=WE#
}
N 14700 6800 14900 6800 4
{
T 14650 6800 5 10 1 1 0 7 1
netname=WE#
}
N 8100 3600 8300 3600 4
{
T 8050 3600 5 10 1 1 0 7 1
netname=WE#
}
N 10300 3600 10500 3600 4
{
T 10250 3600 5 10 1 1 0 7 1
netname=WE#
}
N 12500 3600 12700 3600 4
{
T 12450 3600 5 10 1 1 0 7 1
netname=WE#
}
N 14700 3600 14900 3600 4
{
T 14650 3600 5 10 1 1 0 7 1
netname=WE#
}
N 1000 6800 1200 6800 4
{
T 950 6800 5 10 1 1 0 7 1
netname=A0
}
N 1000 1900 1200 1900 4
{
T 950 1900 5 10 1 1 0 7 1
netname=A0
}
N 1000 6600 1200 6600 4
{
T 950 6600 5 10 1 1 0 7 1
netname=A1
}
N 1000 2100 1200 2100 4
{
T 950 2100 5 10 1 1 0 7 1
netname=A1
}
N 1000 2500 1200 2500 4
{
T 950 2500 5 10 1 1 0 7 1
netname=A3
}
N 1000 6200 1200 6200 4
{
T 950 6200 5 10 1 1 0 7 1
netname=A3
}
N 1000 6400 1200 6400 4
{
T 950 6400 5 10 1 1 0 7 1
netname=A2
}
N 1000 2300 1200 2300 4
{
T 950 2300 5 10 1 1 0 7 1
netname=A2
}
N 3000 6800 2800 6800 4
{
T 3050 6800 5 10 1 1 0 1 1
netname=A0#
}
N 3000 6600 2800 6600 4
{
T 3050 6600 5 10 1 1 0 1 1
netname=A1#
}
N 3000 6200 2800 6200 4
{
T 3050 6200 5 10 1 1 0 1 1
netname=A3#
}
N 3000 6400 2800 6400 4
{
T 3050 6400 5 10 1 1 0 1 1
netname=A2#
}
N 3000 1900 2800 1900 4
{
T 3050 1900 5 10 1 1 0 1 1
netname=A0#
}
N 3000 2100 2800 2100 4
{
T 3050 2100 5 10 1 1 0 1 1
netname=A1#
}
N 3000 2500 2800 2500 4
{
T 3050 2500 5 10 1 1 0 1 1
netname=A3#
}
N 3000 2300 2800 2300 4
{
T 3050 2300 5 10 1 1 0 1 1
netname=A2#
}
N 10800 1700 10600 1700 4
{
T 10850 1700 5 10 1 1 0 1 1
netname=A0
}
N 10800 1500 10600 1500 4
{
T 10850 1500 5 10 1 1 0 1 1
netname=A1
}
N 10800 1100 10600 1100 4
{
T 10850 1100 5 10 1 1 0 1 1
netname=A3
}
N 10800 1300 10600 1300 4
{
T 10850 1300 5 10 1 1 0 1 1
netname=A2
}
N 13900 1700 13700 1700 4
{
T 13950 1700 5 10 1 1 0 1 1
netname=A0#
}
N 13900 1500 13700 1500 4
{
T 13950 1500 5 10 1 1 0 1 1
netname=A1#
}
N 13900 1100 13700 1100 4
{
T 13950 1100 5 10 1 1 0 1 1
netname=A3#
}
N 13900 1300 13700 1300 4
{
T 13950 1300 5 10 1 1 0 1 1
netname=A2#
}
N 11900 3600 11900 3400 4
{
T 11900 3350 5 10 1 1 0 5 1
netname=OE
}
N 9700 3600 9700 3400 4
{
T 9700 3350 5 10 1 1 0 5 1
netname=OE
}
N 14100 3600 14100 3400 4
{
T 14100 3350 5 10 1 1 0 5 1
netname=OE
}
N 16300 3600 16300 3400 4
{
T 16300 3350 5 10 1 1 0 5 1
netname=OE
}
N 1700 1300 2000 1300 4
N 16300 6800 16300 6600 4
{
T 16300 6550 5 10 1 1 0 5 1
netname=OE
}
N 14100 6800 14100 6600 4
{
T 14100 6550 5 10 1 1 0 5 1
netname=OE
}
N 11900 6800 11900 6600 4
{
T 11900 6550 5 10 1 1 0 5 1
netname=OE
}
N 9700 6800 9700 6600 4
{
T 9700 6550 5 10 1 1 0 5 1
netname=OE
}
C 1200 5600 1 0 0 dram16byte.sym
{
T 2000 6975 5 8 1 1 0 4 1
source=dram16byte.sch
T 2000 7700 5 10 1 1 0 3 1
refdes=A
}
C 1200 1300 1 0 0 dram16byte.sym
{
T 2000 2675 5 8 1 1 0 4 1
source=dram16byte.sch
T 2000 3400 5 10 1 1 0 3 1
refdes=B
}
C 5500 5300 1 0 0 gnd-1.sym
C 5500 1000 1 0 0 gnd-1.sym
C 5400 8900 1 0 0 vdd-1.sym
C 5400 4600 1 0 0 vdd-1.sym
N 4800 8600 4600 8600 4
{
T 4550 8600 5 10 1 1 0 7 1
netname=L0
}
N 4800 8400 4600 8400 4
{
T 4550 8400 5 10 1 1 0 7 1
netname=L1
}
N 4800 8200 4600 8200 4
{
T 4550 8200 5 10 1 1 0 7 1
netname=L2
}
N 4800 8000 4600 8000 4
{
T 4550 8000 5 10 1 1 0 7 1
netname=L3
}
N 4800 7800 4600 7800 4
{
T 4550 7800 5 10 1 1 0 7 1
netname=L4
}
N 4800 7600 4600 7600 4
{
T 4550 7600 5 10 1 1 0 7 1
netname=L5
}
N 4800 7400 4600 7400 4
{
T 4550 7400 5 10 1 1 0 7 1
netname=L6
}
N 4800 7200 4600 7200 4
{
T 4550 7200 5 10 1 1 0 7 1
netname=L7
}
N 4800 4300 4600 4300 4
{
T 4550 4300 5 10 1 1 0 7 1
netname=L0
}
N 4800 4100 4600 4100 4
{
T 4550 4100 5 10 1 1 0 7 1
netname=L1
}
N 4800 3900 4600 3900 4
{
T 4550 3900 5 10 1 1 0 7 1
netname=L2
}
N 4800 3700 4600 3700 4
{
T 4550 3700 5 10 1 1 0 7 1
netname=L3
}
N 4800 3500 4600 3500 4
{
T 4550 3500 5 10 1 1 0 7 1
netname=L4
}
N 4800 3300 4600 3300 4
{
T 4550 3300 5 10 1 1 0 7 1
netname=L5
}
N 4800 3100 4600 3100 4
{
T 4550 3100 5 10 1 1 0 7 1
netname=L6
}
N 4800 2900 4600 2900 4
{
T 4550 2900 5 10 1 1 0 7 1
netname=L7
}
N 4600 6800 4800 6800 4
{
T 4550 6800 5 10 1 1 0 7 1
netname=A1
}
N 4600 1900 4800 1900 4
{
T 4550 1900 5 10 1 1 0 7 1
netname=A1
}
N 4600 6600 4800 6600 4
{
T 4550 6600 5 10 1 1 0 7 1
netname=A2
}
N 4600 2100 4800 2100 4
{
T 4550 2100 5 10 1 1 0 7 1
netname=A2
}
N 4600 2500 4800 2500 4
{
T 4550 2500 5 10 1 1 0 7 1
netname=A4
}
N 4600 6200 4800 6200 4
{
T 4550 6200 5 10 1 1 0 7 1
netname=A4
}
N 4600 6400 4800 6400 4
{
T 4550 6400 5 10 1 1 0 7 1
netname=A3
}
N 4600 2300 4800 2300 4
{
T 4550 2300 5 10 1 1 0 7 1
netname=A3
}
N 6600 6800 6400 6800 4
{
T 6650 6800 5 10 1 1 0 1 1
netname=A1#
}
N 6600 6600 6400 6600 4
{
T 6650 6600 5 10 1 1 0 1 1
netname=A2#
}
N 6600 6200 6400 6200 4
{
T 6650 6200 5 10 1 1 0 1 1
netname=A4#
}
N 6600 6400 6400 6400 4
{
T 6650 6400 5 10 1 1 0 1 1
netname=A3#
}
N 6600 1900 6400 1900 4
{
T 6650 1900 5 10 1 1 0 1 1
netname=A1#
}
N 6600 2100 6400 2100 4
{
T 6650 2100 5 10 1 1 0 1 1
netname=A2#
}
N 6600 2500 6400 2500 4
{
T 6650 2500 5 10 1 1 0 1 1
netname=A4#
}
N 6600 2300 6400 2300 4
{
T 6650 2300 5 10 1 1 0 1 1
netname=A3#
}
C 4800 5600 1 0 0 dram16byte.sym
{
T 5600 6975 5 8 1 1 0 4 1
source=dram16byte.sch
T 5600 7700 5 10 1 1 0 3 1
refdes=C
}
C 4800 1300 1 0 0 dram16byte.sym
{
T 5600 2675 5 8 1 1 0 4 1
source=dram16byte.sch
T 5600 3400 5 10 1 1 0 3 1
refdes=D
}
C 10000 800 1 0 0 in-1.sym
{
T 10000 1300 5 10 0 0 0 0 1
footprint=anchor
T 10000 1100 5 10 0 0 0 0 1
device=INPUT
T 10000 900 5 10 1 1 0 7 1
refdes=A4
}
N 10800 900 10600 900 4
{
T 10850 900 5 10 1 1 0 1 1
netname=A4
}
C 10000 600 1 0 0 in-1.sym
{
T 10000 1100 5 10 0 0 0 0 1
footprint=anchor
T 10000 900 5 10 0 0 0 0 1
device=INPUT
T 10000 700 5 10 1 1 0 7 1
refdes=A5
}
N 10800 700 10600 700 4
{
T 10850 700 5 10 1 1 0 1 1
netname=A5
}
C 13100 800 1 0 0 in-1.sym
{
T 13100 1300 5 10 0 0 0 0 1
footprint=anchor
T 13100 1100 5 10 0 0 0 0 1
device=INPUT
T 13100 900 5 10 1 1 0 7 1
refdes=A4#
}
C 13100 600 1 0 0 in-1.sym
{
T 13100 1100 5 10 0 0 0 0 1
footprint=anchor
T 13100 900 5 10 0 0 0 0 1
device=INPUT
T 13100 700 5 10 1 1 0 7 1
refdes=A5#
}
N 13900 700 13700 700 4
{
T 13950 700 5 10 1 1 0 1 1
netname=A5#
}
N 13900 900 13700 900 4
{
T 13950 900 5 10 1 1 0 1 1
netname=A4#
}
C 8100 800 1 0 0 in-1.sym
{
T 8100 1300 5 10 0 0 0 0 1
footprint=anchor
T 8100 1100 5 10 0 0 0 0 1
device=INPUT
T 8100 900 5 10 1 1 0 7 1
refdes=ϕ0
}
C 9000 800 1 0 1 phi0.sym
C 7700 1500 1 0 0 BSS84.sym
{
T 7900 1800 5 8 1 1 0 1 1
refdes=M1
T 7800 2300 5 10 0 1 0 0 1
value=BSS84
T 8200 2100 5 10 0 1 0 0 1
footprint=sot23-pmos
T 9200 2100 5 10 0 1 0 0 1
device=PMOS
}
C 9000 1500 1 0 1 BSS84.sym
{
T 8800 1800 5 8 1 1 0 7 1
refdes=M2
T 8900 2300 5 10 0 1 0 6 1
value=BSS84
T 8500 2100 5 10 0 1 0 6 1
footprint=sot23-pmos
T 7500 2100 5 10 0 1 0 6 1
device=PMOS
}
N 8100 2000 8100 2200 4
N 8100 2100 8600 2100 4
N 8600 2100 8600 2000 4
N 7500 1800 7700 1800 4
{
T 7450 1800 5 10 1 1 0 7 1
netname=A5
}
N 9200 1800 9000 1800 4
{
T 9250 1800 5 10 1 1 0 1 1
netname=A5#
}
N 8100 1600 8100 1400 4
{
T 8100 1350 5 10 1 1 0 5 1
netname=SL
}
N 8600 1600 8600 1400 4
{
T 8600 1350 5 10 1 1 0 5 1
netname=SH
}
N 1000 6000 1200 6000 4
{
T 950 6000 5 10 1 1 0 7 1
netname=SL
}
N 1000 1700 1200 1700 4
{
T 950 1700 5 10 1 1 0 7 1
netname=SL
}
N 4600 6000 4800 6000 4
{
T 4550 6000 5 10 1 1 0 7 1
netname=SH
}
N 4600 1700 4800 1700 4
{
T 4550 1700 5 10 1 1 0 7 1
netname=SH
}
N 3000 6000 2800 6000 4
{
T 3050 6000 5 10 1 1 0 1 1
netname=A4
}
N 3000 1700 2800 1700 4
{
T 3050 1700 5 10 1 1 0 1 1
netname=A4#
}
N 6600 6000 6400 6000 4
{
T 6650 6000 5 10 1 1 0 1 1
netname=A0
}
N 6600 1700 6400 1700 4
{
T 6650 1700 5 10 1 1 0 1 1
netname=A0#
}
C 8300 6400 1 0 0 dramio.sym
{
T 9000 7600 5 10 1 1 0 4 1
source=dramio.sch
T 9000 7100 5 10 1 1 0 4 1
refdes=S0
}
C 10500 6400 1 0 0 dramio.sym
{
T 11200 7600 5 10 1 1 0 4 1
source=dramio.sch
T 11200 7100 5 10 1 1 0 4 1
refdes=S1
}
C 12700 6400 1 0 0 dramio.sym
{
T 13400 7600 5 10 1 1 0 4 1
source=dramio.sch
T 13400 7100 5 10 1 1 0 4 1
refdes=S2
}
C 14900 6400 1 0 0 dramio.sym
{
T 15600 7600 5 10 1 1 0 4 1
source=dramio.sch
T 15600 7100 5 10 1 1 0 4 1
refdes=S3
}
C 8300 3200 1 0 0 dramio.sym
{
T 9000 4400 5 10 1 1 0 4 1
source=dramio.sch
T 9000 3900 5 10 1 1 0 4 1
refdes=S4
}
C 10500 3200 1 0 0 dramio.sym
{
T 11200 4400 5 10 1 1 0 4 1
source=dramio.sch
T 11200 3900 5 10 1 1 0 4 1
refdes=S5
}
C 12700 3200 1 0 0 dramio.sym
{
T 13400 4400 5 10 1 1 0 4 1
source=dramio.sch
T 13400 3900 5 10 1 1 0 4 1
refdes=S6
}
C 14900 3200 1 0 0 dramio.sym
{
T 15600 4400 5 10 1 1 0 4 1
source=dramio.sch
T 15600 3900 5 10 1 1 0 4 1
refdes=S7
}
C 10000 6900 1 0 1 phi0.sym
C 12200 6900 1 0 1 phi0.sym
C 14400 6900 1 0 1 phi0.sym
C 16600 6900 1 0 1 phi0.sym
C 10000 3700 1 0 1 phi0.sym
C 12200 3700 1 0 1 phi0.sym
C 14400 3700 1 0 1 phi0.sym
C 16600 3700 1 0 1 phi0.sym
C 15300 1700 1 0 0 nor3.sym
{
T 15700 2200 5 10 1 1 0 4 1
refdes=U2
}
C 15500 1400 1 0 0 gnd-1.sym
C 11300 2300 1 0 0 in-1.sym
{
T 11300 2800 5 10 0 0 0 0 1
footprint=anchor
T 11300 2600 5 10 0 0 0 0 1
device=INPUT
T 11300 2400 5 10 1 1 0 7 1
refdes=A6#
}
C 11300 2100 1 0 0 in-1.sym
{
T 11300 2600 5 10 0 0 0 0 1
footprint=anchor
T 11300 2400 5 10 0 0 0 0 1
device=INPUT
T 11300 2200 5 10 1 1 0 7 1
refdes=A7#
}
N 12700 2200 12700 2400 4
{
T 12700 2450 5 10 1 1 90 1 1
netname=WE#
}
C 11300 1900 1 0 0 in-1.sym
{
T 11300 2400 5 10 0 0 0 0 1
footprint=anchor
T 11300 2200 5 10 0 0 0 0 1
device=INPUT
T 11300 2000 5 10 1 1 0 7 1
refdes=MW
}
C 12000 2700 1 0 0 vdd-1.sym
C 1100 4500 1 0 0 in-1.sym
{
T 1100 5000 5 10 0 0 0 0 1
footprint=anchor
T 1100 4800 5 10 0 0 0 0 1
device=INPUT
T 1100 4600 5 10 1 1 0 7 1
refdes=Vdd
}
C 12100 1400 1 0 0 gnd-1.sym
C 11900 1700 1 0 0 nand3.sym
{
T 12300 2200 5 10 1 1 0 4 1
refdes=U1
}
N 1700 4600 2000 4600 4
C 8100 600 1 0 0 in-1.sym
{
T 8100 1100 5 10 0 0 0 0 1
footprint=anchor
T 8100 900 5 10 0 0 0 0 1
device=INPUT
T 8100 700 5 10 1 1 0 7 1
refdes=ϕ1
}
C 8000 2500 1 270 0 phi1.sym
C 9000 800 1 180 0 phi1.sym
