INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TowerSketch/WowerSketch.srcs/sources_1/ip/ram_32_16k/sim/ram_32_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_32_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TowerSketch/WowerSketch.srcs/sources_1/ip/ram_16_32k/sim/ram_16_32k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_16_32k
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TowerSketch/WowerSketch.srcs/sources_1/ip/ram_8_64k/sim/ram_8_64k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_8_64k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hanyh/Desktop/insert/insert.srcs/sources_1/new/CRC32_D64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CRC32_D64
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TowerSketch
INFO: [VRFC 10-2458] undeclared symbol clkb_layer1, assumed default net type wire [F:/TowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:387]
INFO: [VRFC 10-2458] undeclared symbol clkb_layer2, assumed default net type wire [F:/TowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:403]
INFO: [VRFC 10-2458] undeclared symbol clkb_layer3, assumed default net type wire [F:/TowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:419]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hanyh/Desktop/insert/insert.srcs/sources_1/new/crc32_64bit_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc32_64bit_gen
WARNING: [VRFC 10-1315] redeclaration of ansi port crcvalid is not allowed [C:/Users/hanyh/Desktop/insert/insert.srcs/sources_1/new/crc32_64bit_gen.v:12]
WARNING: [VRFC 10-1315] redeclaration of ansi port checksum is not allowed [C:/Users/hanyh/Desktop/insert/insert.srcs/sources_1/new/crc32_64bit_gen.v:15]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TowerSketch/WowerSketch.srcs/sim_1/new/TowerSketch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TowerSketch_tb
