# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Top_Controller_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra {C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/decoderBDC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:30 on Mar 11,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra" C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/decoderBDC.sv 
# -- Compiling module decoderBDC
# 
# Top level modules:
# 	decoderBDC
# End time: 20:36:30 on Mar 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra {C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/Decoder7seg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:30 on Mar 11,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra" C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/Decoder7seg.sv 
# -- Compiling module Decoder7seg
# 
# Top level modules:
# 	Decoder7seg
# End time: 20:36:30 on Mar 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra {C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/Top_Controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:30 on Mar 11,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra" C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/Top_Controller.sv 
# -- Compiling module Top_Controller
# 
# Top level modules:
# 	Top_Controller
# End time: 20:36:30 on Mar 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra {C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/fulladderbit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:30 on Mar 11,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra" C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/fulladderbit.sv 
# -- Compiling module fulladderbit
# 
# Top level modules:
# 	fulladderbit
# End time: 20:36:31 on Mar 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra {C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/Decoder_prob1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:31 on Mar 11,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra" C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/Decoder_prob1.sv 
# -- Compiling module Decoder_prob1
# 
# Top level modules:
# 	Decoder_prob1
# End time: 20:36:31 on Mar 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra {C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/Adder_prob3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:31 on Mar 11,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra" C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/Adder_prob3.sv 
# -- Compiling module Adder_prob3
# 
# Top level modules:
# 	Adder_prob3
# End time: 20:36:31 on Mar 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra {C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/deco_prob3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:31 on Mar 11,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra" C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/deco_prob3.sv 
# -- Compiling module deco_prob3
# 
# Top level modules:
# 	deco_prob3
# End time: 20:36:31 on Mar 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra {C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/Sub_prob3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:31 on Mar 11,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra" C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/Sub_prob3.sv 
# -- Compiling module Sub_prob3
# 
# Top level modules:
# 	Sub_prob3
# End time: 20:36:32 on Mar 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra {C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/deco_sub3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:32 on Mar 11,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra" C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/deco_sub3.sv 
# -- Compiling module deco_sub3
# 
# Top level modules:
# 	deco_sub3
# End time: 20:36:32 on Mar 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra {C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/Top_Controller_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:32 on Mar 11,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra" C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/Top_Controller_tb.sv 
# -- Compiling module Top_Controller_tb
# 
# Top level modules:
# 	Top_Controller_tb
# End time: 20:36:32 on Mar 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  Top_Controller_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" Top_Controller_tb 
# Start time: 20:36:32 on Mar 11,2025
# Loading sv_std.std
# Loading work.Top_Controller_tb
# Loading work.Top_Controller
# Loading work.Decoder_prob1
# Loading work.decoderBDC
# Loading work.Decoder7seg
# Loading work.Adder_prob3
# Loading work.fulladderbit
# Loading work.deco_prob3
# Loading work.Sub_prob3
# Loading work.deco_sub3
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Modo Decoder (count = 00)
# Modo Adder (count = 01)
# Reiniciando...
# ** Note: $finish    : C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/Top_Controller_tb.sv(63)
#    Time: 135 ns  Iteration: 0  Instance: /Top_Controller_tb
# 1
# Break in Module Top_Controller_tb at C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/Top_Controller_tb.sv line 63
# End time: 20:37:39 on Mar 11,2025, Elapsed time: 0:01:07
# Errors: 0, Warnings: 0
