<html><body><samp><pre>
<!@TC:1605339375>
# Sat Nov 14 15:36:07 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03P-Beta2
Install: E:\pango\syn
OS: Windows 6.2

Hostname: LAPTOP-A17CE172

Implementation : synplify_impl
<a name=mapperReport5></a>Synopsys Generic Technology Pre-mapping, Version map2019q1p1, Build 1238R, Built Mar 15 2019 09:38:46</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 116MB)

Reading constraint file: E:\Image_Rotat_master\Image\source\Image_Rotate.fdc
Linked File:  <a href="E:\Image_Rotat_master\Image\synthesize\synplify_impl\synplify_scck.rpt:@XP_FILE">synplify_scck.rpt</a>
Printing clock  summary report in "E:\Image_Rotat_master\Image\synthesize\synplify_impl\synplify_scck.rpt" file 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1605339375> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1605339375> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1605339375> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 148MB peak: 148MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 148MB peak: 148MB)

Adding property PAP_IO_DIRECTION, value "Input", to port sys_clk
Adding property PAP_IO_LOC, value "B5", to port sys_clk
Adding property PAP_IO_VCCIO, value 3.3, to port sys_clk
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port sys_clk
Adding property PAP_IO_PULLUP, value "TRUE", to port sys_clk
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port sys_clk
Adding property PAP_IO_DIRECTION, value "Input", to port rst_n
Adding property PAP_IO_LOC, value "U12", to port rst_n
Adding property PAP_IO_VCCIO, value 3.3, to port rst_n
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port rst_n
Adding property PAP_IO_PULLUP, value "TRUE", to port rst_n
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port rst_n
Adding property PAP_IO_DIRECTION, value "Input", to port key[1]
Adding property PAP_IO_LOC, value "V12", to port key[1]
Adding property PAP_IO_VCCIO, value 3.3, to port key[1]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port key[1]
Adding property PAP_IO_PULLUP, value "TRUE", to port key[1]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port key[1]
Adding property PAP_IO_DIRECTION, value "Input", to port key[2]
Adding property PAP_IO_LOC, value "P17", to port key[2]
Adding property PAP_IO_VCCIO, value 3.3, to port key[2]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port key[2]
Adding property PAP_IO_PULLUP, value "TRUE", to port key[2]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port key[2]
Adding property PAP_IO_DIRECTION, value "Input", to port key[3]
Adding property PAP_IO_LOC, value "L12", to port key[3]
Adding property PAP_IO_VCCIO, value 3.3, to port key[3]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port key[3]
Adding property PAP_IO_PULLUP, value "TRUE", to port key[3]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port key[3]
Adding property PAP_IO_DIRECTION, value "Output", to port uart_tx
Adding property PAP_IO_LOC, value "C10", to port uart_tx
Adding property PAP_IO_VCCIO, value 3.3, to port uart_tx
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port uart_tx
Adding property PAP_IO_DRIVE, value 4, to port uart_tx
Adding property PAP_IO_PULLUP, value "TRUE", to port uart_tx
Adding property PAP_IO_SLEW, value "SLOW", to port uart_tx
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port uart_tx
Adding property PAP_IO_DIRECTION, value "Input", to port uart_rx
Adding property PAP_IO_LOC, value "A12", to port uart_rx
Adding property PAP_IO_VCCIO, value 3.3, to port uart_rx
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port uart_rx
Adding property PAP_IO_PULLUP, value "TRUE", to port uart_rx
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port uart_rx
Adding property PAP_IO_DIRECTION, value "Output", to port led[0]
Adding property PAP_IO_LOC, value "U10", to port led[0]
Adding property PAP_IO_VCCIO, value 3.3, to port led[0]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port led[0]
Adding property PAP_IO_DRIVE, value 4, to port led[0]
Adding property PAP_IO_PULLUP, value "TRUE", to port led[0]
Adding property PAP_IO_SLEW, value "FAST", to port led[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port led[0]
Adding property PAP_IO_DIRECTION, value "Output", to port led[1]
Adding property PAP_IO_LOC, value "V10", to port led[1]
Adding property PAP_IO_VCCIO, value 3.3, to port led[1]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port led[1]
Adding property PAP_IO_DRIVE, value 4, to port led[1]
Adding property PAP_IO_PULLUP, value "TRUE", to port led[1]
Adding property PAP_IO_SLEW, value "FAST", to port led[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port led[1]
Adding property PAP_IO_DIRECTION, value "Output", to port led[2]
Adding property PAP_IO_LOC, value "U11", to port led[2]
Adding property PAP_IO_VCCIO, value 3.3, to port led[2]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port led[2]
Adding property PAP_IO_DRIVE, value 4, to port led[2]
Adding property PAP_IO_PULLUP, value "TRUE", to port led[2]
Adding property PAP_IO_SLEW, value "FAST", to port led[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port led[2]
Adding property PAP_IO_DIRECTION, value "Output", to port led[3]
Adding property PAP_IO_LOC, value "V11", to port led[3]
Adding property PAP_IO_VCCIO, value 3.3, to port led[3]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port led[3]
Adding property PAP_IO_DRIVE, value 4, to port led[3]
Adding property PAP_IO_PULLUP, value "TRUE", to port led[3]
Adding property PAP_IO_SLEW, value "FAST", to port led[3]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port led[3]
Adding property PAP_IO_DIRECTION, value "Inout", to port cmos_scl
Adding property PAP_IO_LOC, value "J14", to port cmos_scl
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_scl
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_scl
Adding property PAP_IO_DRIVE, value 4, to port cmos_scl
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_scl
Adding property PAP_IO_SLEW, value "FAST", to port cmos_scl
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_scl
Adding property PAP_IO_DIRECTION, value "Inout", to port cmos_sda
Adding property PAP_IO_LOC, value "J15", to port cmos_sda
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_sda
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_sda
Adding property PAP_IO_DRIVE, value 4, to port cmos_sda
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_sda
Adding property PAP_IO_SLEW, value "FAST", to port cmos_sda
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_sda
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_vsync
Adding property PAP_IO_LOC, value "J18", to port cmos_vsync
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_vsync
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_vsync
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_vsync
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_vsync
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_href
Adding property PAP_IO_LOC, value "H14", to port cmos_href
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_href
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_href
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_href
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_href
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_pclk
Adding property PAP_IO_LOC, value "J17", to port cmos_pclk
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_pclk
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_pclk
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_pclk
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_pclk
Adding property PAP_IO_DIRECTION, value "Output", to port cmos_xclk
Adding property PAP_IO_LOC, value "H13", to port cmos_xclk
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_xclk
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_xclk
Adding property PAP_IO_DRIVE, value 4, to port cmos_xclk
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_xclk
Adding property PAP_IO_SLEW, value "FAST", to port cmos_xclk
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port cmos_xclk
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[0]
Adding property PAP_IO_LOC, value "E18", to port cmos_db[0]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[0]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[0]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[0]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[0]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[1]
Adding property PAP_IO_LOC, value "D18", to port cmos_db[1]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[1]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[1]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[1]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[1]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[2]
Adding property PAP_IO_LOC, value "F14", to port cmos_db[2]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[2]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[2]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[2]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[2]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[3]
Adding property PAP_IO_LOC, value "F13", to port cmos_db[3]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[3]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[3]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[3]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[3]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[4]
Adding property PAP_IO_LOC, value "E17", to port cmos_db[4]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[4]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[4]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[4]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[4]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[5]
Adding property PAP_IO_LOC, value "D17", to port cmos_db[5]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[5]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[5]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[5]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[5]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[6]
Adding property PAP_IO_LOC, value "G14", to port cmos_db[6]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[6]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[6]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[6]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[6]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[7]
Adding property PAP_IO_LOC, value "G13", to port cmos_db[7]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[7]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[7]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[7]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[7]
Adding property PAP_IO_DIRECTION, value "Input", to port pad_loop_in
Adding property PAP_IO_LOC, value "P7", to port pad_loop_in
Adding property PAP_IO_VCCIO, value 1.5, to port pad_loop_in
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_loop_in
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_loop_in
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_loop_in
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_loop_in
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_loop_in
Adding property PAP_IO_DIRECTION, value "Input", to port pad_loop_in_h
Adding property PAP_IO_LOC, value "V4", to port pad_loop_in_h
Adding property PAP_IO_VCCIO, value 1.5, to port pad_loop_in_h
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_loop_in_h
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_loop_in_h
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_loop_in_h
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_loop_in_h
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_loop_in_h
Adding property PAP_IO_DIRECTION, value "Output", to port pad_rstn_ch0
Adding property PAP_IO_LOC, value "M2", to port pad_rstn_ch0
Adding property PAP_IO_VCCIO, value 1.5, to port pad_rstn_ch0
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_rstn_ch0
Adding property PAP_IO_DRIVE, value 7.5, to port pad_rstn_ch0
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_rstn_ch0
Adding property PAP_IO_SLEW, value "FAST", to port pad_rstn_ch0
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ddr_clk_w
Adding property PAP_IO_LOC, value "U3", to port pad_ddr_clk_w
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ddr_clk_w
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_ddr_clk_w
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ddr_clk_w
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ddr_clk_w
Adding property PAP_IO_SLEW, value "FAST", to port pad_ddr_clk_w
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ddr_clkn_w
Adding property PAP_IO_LOC, value "V3", to port pad_ddr_clkn_w
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ddr_clkn_w
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_ddr_clkn_w
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ddr_clkn_w
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ddr_clkn_w
Adding property PAP_IO_SLEW, value "FAST", to port pad_ddr_clkn_w
Adding property PAP_IO_DIRECTION, value "Output", to port pad_csn_ch0
Adding property PAP_IO_LOC, value "R1", to port pad_csn_ch0
Adding property PAP_IO_VCCIO, value 1.5, to port pad_csn_ch0
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_csn_ch0
Adding property PAP_IO_DRIVE, value 7.5, to port pad_csn_ch0
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_csn_ch0
Adding property PAP_IO_SLEW, value "FAST", to port pad_csn_ch0
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[0]
Adding property PAP_IO_LOC, value "M4", to port pad_addr_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[10]
Adding property PAP_IO_LOC, value "M6", to port pad_addr_ch0[10]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[10]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[10]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[10]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[10]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[10]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[11]
Adding property PAP_IO_LOC, value "L1", to port pad_addr_ch0[11]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[11]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[11]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[11]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[11]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[11]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[12]
Adding property PAP_IO_LOC, value "K2", to port pad_addr_ch0[12]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[12]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[12]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[12]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[12]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[12]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[13]
Adding property PAP_IO_LOC, value "K1", to port pad_addr_ch0[13]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[13]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[13]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[13]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[13]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[13]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[14]
Adding property PAP_IO_LOC, value "J2", to port pad_addr_ch0[14]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[14]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[14]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[14]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[14]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[14]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[15]
Adding property PAP_IO_LOC, value "J1", to port pad_addr_ch0[15]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[15]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[15]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[15]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[15]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[15]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[1]
Adding property PAP_IO_LOC, value "M3", to port pad_addr_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[2]
Adding property PAP_IO_LOC, value "P2", to port pad_addr_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[2]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[3]
Adding property PAP_IO_LOC, value "P1", to port pad_addr_ch0[3]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[3]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[3]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[3]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[3]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[3]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[4]
Adding property PAP_IO_LOC, value "L5", to port pad_addr_ch0[4]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[4]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[4]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[4]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[4]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[4]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[5]
Adding property PAP_IO_LOC, value "M5", to port pad_addr_ch0[5]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[5]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[5]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[5]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[5]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[5]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[6]
Adding property PAP_IO_LOC, value "N2", to port pad_addr_ch0[6]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[6]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[6]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[6]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[6]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[6]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[7]
Adding property PAP_IO_LOC, value "N1", to port pad_addr_ch0[7]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[7]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[7]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[7]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[7]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[7]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[8]
Adding property PAP_IO_LOC, value "K4", to port pad_addr_ch0[8]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[8]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[8]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[8]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[8]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[8]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[9]
Adding property PAP_IO_LOC, value "M1", to port pad_addr_ch0[9]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[9]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[9]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[9]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[9]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[9]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[0]
Adding property PAP_IO_LOC, value "T8", to port pad_dq_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[0]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[0]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[10]
Adding property PAP_IO_LOC, value "U9", to port pad_dq_ch0[10]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[10]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[10]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[10]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[10]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[10]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[10]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[10]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[10]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[11]
Adding property PAP_IO_LOC, value "V7", to port pad_dq_ch0[11]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[11]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[11]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[11]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[11]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[11]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[11]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[11]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[11]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[12]
Adding property PAP_IO_LOC, value "U7", to port pad_dq_ch0[12]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[12]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[12]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[12]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[12]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[12]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[12]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[12]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[12]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[13]
Adding property PAP_IO_LOC, value "V6", to port pad_dq_ch0[13]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[13]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[13]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[13]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[13]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[13]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[13]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[13]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[13]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[14]
Adding property PAP_IO_LOC, value "U6", to port pad_dq_ch0[14]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[14]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[14]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[14]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[14]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[14]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[14]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[14]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[14]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[15]
Adding property PAP_IO_LOC, value "V5", to port pad_dq_ch0[15]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[15]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[15]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[15]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[15]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[15]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[15]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[15]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[15]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[1]
Adding property PAP_IO_LOC, value "T6", to port pad_dq_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[1]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[1]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[1]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[2]
Adding property PAP_IO_LOC, value "R6", to port pad_dq_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[2]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[2]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[2]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[2]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[3]
Adding property PAP_IO_LOC, value "R9", to port pad_dq_ch0[3]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[3]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[3]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[3]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[3]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[3]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[3]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[3]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[3]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[4]
Adding property PAP_IO_LOC, value "T9", to port pad_dq_ch0[4]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[4]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[4]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[4]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[4]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[4]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[4]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[4]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[4]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[5]
Adding property PAP_IO_LOC, value "N4", to port pad_dq_ch0[5]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[5]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[5]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[5]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[5]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[5]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[5]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[5]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[5]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[6]
Adding property PAP_IO_LOC, value "N5", to port pad_dq_ch0[6]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[6]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[6]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[6]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[6]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[6]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[6]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[6]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[6]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[7]
Adding property PAP_IO_LOC, value "P6", to port pad_dq_ch0[7]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[7]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[7]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[7]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[7]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[7]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[7]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[7]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[7]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[8]
Adding property PAP_IO_LOC, value "T4", to port pad_dq_ch0[8]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[8]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[8]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[8]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[8]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[8]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[8]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[8]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[8]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[9]
Adding property PAP_IO_LOC, value "V9", to port pad_dq_ch0[9]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[9]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[9]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[9]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[9]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[9]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[9]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[9]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[9]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqs_ch0[0]
Adding property PAP_IO_LOC, value "N6", to port pad_dqs_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqs_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqs_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqs_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqs_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqs_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqs_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqs_ch0[1]
Adding property PAP_IO_LOC, value "U8", to port pad_dqs_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqs_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqs_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqs_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqs_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqs_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqs_ch0[1]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqsn_ch0[0]
Adding property PAP_IO_LOC, value "N7", to port pad_dqsn_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqsn_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqsn_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqsn_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqsn_ch0[1]
Adding property PAP_IO_LOC, value "V8", to port pad_dqsn_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqsn_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqsn_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqsn_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_LOC, value "R8", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_LOC, value "U5", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_cke_ch0
Adding property PAP_IO_LOC, value "L4", to port pad_cke_ch0
Adding property PAP_IO_VCCIO, value 1.5, to port pad_cke_ch0
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_cke_ch0
Adding property PAP_IO_DRIVE, value 7.5, to port pad_cke_ch0
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_cke_ch0
Adding property PAP_IO_SLEW, value "FAST", to port pad_cke_ch0
Adding property PAP_IO_DIRECTION, value "Output", to port pad_odt_ch0
Adding property PAP_IO_LOC, value "V2", to port pad_odt_ch0
Adding property PAP_IO_VCCIO, value 1.5, to port pad_odt_ch0
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_odt_ch0
Adding property PAP_IO_DRIVE, value 7.5, to port pad_odt_ch0
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_odt_ch0
Adding property PAP_IO_SLEW, value "FAST", to port pad_odt_ch0
Adding property PAP_IO_DIRECTION, value "Output", to port pad_rasn_ch0
Adding property PAP_IO_LOC, value "R2", to port pad_rasn_ch0
Adding property PAP_IO_VCCIO, value 1.5, to port pad_rasn_ch0
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_rasn_ch0
Adding property PAP_IO_DRIVE, value 7.5, to port pad_rasn_ch0
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_rasn_ch0
Adding property PAP_IO_SLEW, value "FAST", to port pad_rasn_ch0
Adding property PAP_IO_DIRECTION, value "Output", to port pad_casn_ch0
Adding property PAP_IO_LOC, value "T1", to port pad_casn_ch0
Adding property PAP_IO_VCCIO, value 1.5, to port pad_casn_ch0
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_casn_ch0
Adding property PAP_IO_DRIVE, value 7.5, to port pad_casn_ch0
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_casn_ch0
Adding property PAP_IO_SLEW, value "FAST", to port pad_casn_ch0
Adding property PAP_IO_DIRECTION, value "Output", to port pad_wen_ch0
Adding property PAP_IO_LOC, value "V1", to port pad_wen_ch0
Adding property PAP_IO_VCCIO, value 1.5, to port pad_wen_ch0
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_wen_ch0
Adding property PAP_IO_DRIVE, value 7.5, to port pad_wen_ch0
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_wen_ch0
Adding property PAP_IO_SLEW, value "FAST", to port pad_wen_ch0
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[0]
Adding property PAP_IO_LOC, value "U2", to port pad_ba_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[1]
Adding property PAP_IO_LOC, value "U1", to port pad_ba_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[2]
Adding property PAP_IO_LOC, value "T2", to port pad_ba_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[2]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_loop_out
Adding property PAP_IO_LOC, value "P8", to port pad_loop_out
Adding property PAP_IO_VCCIO, value 1.5, to port pad_loop_out
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_loop_out
Adding property PAP_IO_DRIVE, value 7.5, to port pad_loop_out
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_loop_out
Adding property PAP_IO_SLEW, value "FAST", to port pad_loop_out
Adding property PAP_IO_DIRECTION, value "Output", to port pad_loop_out_h
Adding property PAP_IO_LOC, value "U4", to port pad_loop_out_h
Adding property PAP_IO_VCCIO, value 1.5, to port pad_loop_out_h
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_loop_out_h
Adding property PAP_IO_DRIVE, value 7.5, to port pad_loop_out_h
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_loop_out_h
Adding property PAP_IO_SLEW, value "FAST", to port pad_loop_out_h
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_clk_p
Adding property PAP_IO_LOC, value "B16", to port tmds_clk_p
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_clk_p
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_clk_p
Adding property PAP_IO_DRIVE, value 12, to port tmds_clk_p
Adding property PAP_IO_NONE, value "TRUE", to port tmds_clk_p
Adding property PAP_IO_SLEW, value "FAST", to port tmds_clk_p
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_clk_p
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_clk_n
Adding property PAP_IO_LOC, value "A16", to port tmds_clk_n
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_clk_n
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_clk_n
Adding property PAP_IO_DRIVE, value 12, to port tmds_clk_n
Adding property PAP_IO_NONE, value "TRUE", to port tmds_clk_n
Adding property PAP_IO_SLEW, value "FAST", to port tmds_clk_n
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_clk_n
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[0]
Adding property PAP_IO_LOC, value "B14", to port tmds_data_p[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[0]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[1]
Adding property PAP_IO_LOC, value "B11", to port tmds_data_p[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[1]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[2]
Adding property PAP_IO_LOC, value "B10", to port tmds_data_p[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[2]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[0]
Adding property PAP_IO_LOC, value "A14", to port tmds_data_n[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[0]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[1]
Adding property PAP_IO_LOC, value "A11", to port tmds_data_n[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[1]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[2]
Adding property PAP_IO_LOC, value "A10", to port tmds_data_n[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[2]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[2]
Adding property PAP_LOC, value "PLL_82_71", to instance u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1

Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 152MB peak: 152MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 153MB peak: 154MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="e:\image_rotat_master\image\source\sources_1\top.v:7:21:7:28:@N:MO111:@XP_MSG">top.v(7)</a><!@TM:1605339375> | Tristate driver uart_tx (in view: work.top(verilog)) on net uart_tx (in view: work.top(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:175:41:175:52:@N:MO111:@XP_MSG">ipsl_phy_io.v(175)</a><!@TM:1605339375> | Tristate driver DQS_DRIFT_H_1 (in view: work.ipsl_phy_io_Z5(verilog)) on net DQS_DRIFT_H_1 (in view: work.ipsl_phy_io_Z5(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:175:41:175:52:@N:MO111:@XP_MSG">ipsl_phy_io.v(175)</a><!@TM:1605339375> | Tristate driver DQS_DRIFT_H_2 (in view: work.ipsl_phy_io_Z5(verilog)) on net DQS_DRIFT_H_2 (in view: work.ipsl_phy_io_Z5(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:174:41:174:52:@N:MO111:@XP_MSG">ipsl_phy_io.v(174)</a><!@TM:1605339375> | Tristate driver DQS_DRIFT_L_1 (in view: work.ipsl_phy_io_Z5(verilog)) on net DQS_DRIFT_L_1 (in view: work.ipsl_phy_io_Z5(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:174:41:174:52:@N:MO111:@XP_MSG">ipsl_phy_io.v(174)</a><!@TM:1605339375> | Tristate driver DQS_DRIFT_L_2 (in view: work.ipsl_phy_io_Z5(verilog)) on net DQS_DRIFT_L_2 (in view: work.ipsl_phy_io_Z5(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:100:41:100:48:@N:MO111:@XP_MSG">ipsl_phy_io.v(100)</a><!@TM:1605339375> | Tristate driver PSLVERR (in view: work.ipsl_phy_io_Z5(verilog)) on net PSLVERR (in view: work.ipsl_phy_io_Z5(verilog)) has its enable tied to GND.
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="e:\image_rotat_master\image\source\dvi_tx\encode.v:135:2:135:8:@W:MO171:@XP_MSG">encode.v(135)</a><!@TM:1605339375> | Sequential instance dvi_encoder_m0.encg.c0_q is reduced to a combinational gate by constant propagation. </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="e:\image_rotat_master\image\source\dvi_tx\encode.v:135:2:135:8:@W:MO171:@XP_MSG">encode.v(135)</a><!@TM:1605339375> | Sequential instance dvi_encoder_m0.encr.c0_q is reduced to a combinational gate by constant propagation. </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="e:\image_rotat_master\image\source\dvi_tx\encode.v:135:2:135:8:@W:MO171:@XP_MSG">encode.v(135)</a><!@TM:1605339375> | Sequential instance dvi_encoder_m0.encg.c1_q is reduced to a combinational gate by constant propagation. </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="e:\image_rotat_master\image\source\dvi_tx\encode.v:135:2:135:8:@W:MO171:@XP_MSG">encode.v(135)</a><!@TM:1605339375> | Sequential instance dvi_encoder_m0.encr.c1_q is reduced to a combinational gate by constant propagation. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="e:\image_rotat_master\image\source\dvi_tx\serdes_4b_10to1.v:48:0:48:6:@W:FX1172:@XP_MSG">serdes_4b_10to1.v(48)</a><!@TM:1605339375> | User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="e:\image_rotat_master\image\source\dvi_tx\serdes_4b_10to1.v:48:0:48:6:@W:FX1172:@XP_MSG">serdes_4b_10to1.v(48)</a><!@TM:1605339375> | User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3l[4:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="e:\image_rotat_master\image\source\dvi_tx\serdes_4b_10to1.v:48:0:48:6:@W:FX1172:@XP_MSG">serdes_4b_10to1.v(48)</a><!@TM:1605339375> | User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[4:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="e:\image_rotat_master\image\source\dvi_tx\serdes_4b_10to1.v:48:0:48:6:@W:FX1172:@XP_MSG">serdes_4b_10to1.v(48)</a><!@TM:1605339375> | User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_2l[4:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="e:\image_rotat_master\image\source\dvi_tx\serdes_4b_10to1.v:48:0:48:6:@W:FX1172:@XP_MSG">serdes_4b_10to1.v(48)</a><!@TM:1605339375> | User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_2h[4:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="e:\image_rotat_master\image\source\dvi_tx\serdes_4b_10to1.v:48:0:48:6:@W:FX1172:@XP_MSG">serdes_4b_10to1.v(48)</a><!@TM:1605339375> | User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_1l[4:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="e:\image_rotat_master\image\source\dvi_tx\serdes_4b_10to1.v:48:0:48:6:@W:FX1172:@XP_MSG">serdes_4b_10to1.v(48)</a><!@TM:1605339375> | User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_1h[4:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="e:\image_rotat_master\image\source\dvi_tx\serdes_4b_10to1.v:48:0:48:6:@W:FX1172:@XP_MSG">serdes_4b_10to1.v(48)</a><!@TM:1605339375> | User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_0l[4:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="e:\image_rotat_master\image\source\dvi_tx\serdes_4b_10to1.v:48:0:48:6:@W:FX1172:@XP_MSG">serdes_4b_10to1.v(48)</a><!@TM:1605339375> | User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_0h[4:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="e:\image_rotat_master\image\source\display_module\timing_gen_xy.v:91:0:91:6:@W:FX1172:@XP_MSG">timing_gen_xy.v(91)</a><!@TM:1605339375> | User-specified initial value defined for instance timing_gen_xy_inst.y_cnt[11:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="e:\image_rotat_master\image\source\display_module\timing_gen_xy.v:80:0:80:6:@W:FX1172:@XP_MSG">timing_gen_xy.v(80)</a><!@TM:1605339375> | User-specified initial value defined for instance timing_gen_xy_inst.x_cnt[11:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\image_rotat_master\image\source\sources_1\cmos_8_16bit.v:151:0:151:6:@W:BN132:@XP_MSG">cmos_8_16bit.v(151)</a><!@TM:1605339375> | Removing sequential instance cmos_8_16bit_m0.h_data1_1[15:0] because it is equivalent to instance cmos_8_16bit_m0.h_data1[15:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_ddrphy_reset_ctrl.v:141:0:141:6:@W:BN132:@XP_MSG">ipsl_ddrphy_reset_ctrl.v(141)</a><!@TM:1605339375> | Removing sequential instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_ddrphy_reset_ctrl.srb_ioclkdiv_rstn because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_ddrphy_reset_ctrl.srb_dqs_rstn. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_ddrc_reset_ctrl.v:125:0:125:6:@W:BN132:@XP_MSG">ipsl_ddrc_reset_ctrl.v(125)</a><!@TM:1605339375> | Removing sequential instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_axi_reset2 because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_ddrc_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_ddrc_reset_ctrl.v:125:0:125:6:@W:BN132:@XP_MSG">ipsl_ddrc_reset_ctrl.v(125)</a><!@TM:1605339375> | Removing sequential instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_axi_reset1 because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_ddrc_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_ddrc_reset_ctrl.v:125:0:125:6:@W:BN132:@XP_MSG">ipsl_ddrc_reset_ctrl.v(125)</a><!@TM:1605339375> | Removing sequential instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_axi_reset0 because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_ddrc_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
Adding property PAP_IO_DIRECTION, value "Input", to port key[1]
Adding property PAP_IO_LOC, value "V12", to port key[1]
Adding property PAP_IO_VCCIO, value 3.3, to port key[1]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port key[1]
Adding property PAP_IO_PULLUP, value "TRUE", to port key[1]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port key[1]
Adding property PAP_IO_DIRECTION, value "Input", to port key[2]
Adding property PAP_IO_LOC, value "P17", to port key[2]
Adding property PAP_IO_VCCIO, value 3.3, to port key[2]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port key[2]
Adding property PAP_IO_PULLUP, value "TRUE", to port key[2]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port key[2]
Adding property PAP_IO_DIRECTION, value "Input", to port key[3]
Adding property PAP_IO_LOC, value "L12", to port key[3]
Adding property PAP_IO_VCCIO, value 3.3, to port key[3]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port key[3]
Adding property PAP_IO_PULLUP, value "TRUE", to port key[3]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port key[3]
Adding property PAP_IO_DIRECTION, value "Output", to port led[0]
Adding property PAP_IO_LOC, value "U10", to port led[0]
Adding property PAP_IO_VCCIO, value 3.3, to port led[0]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port led[0]
Adding property PAP_IO_DRIVE, value 4, to port led[0]
Adding property PAP_IO_PULLUP, value "TRUE", to port led[0]
Adding property PAP_IO_SLEW, value "FAST", to port led[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port led[0]
Adding property PAP_IO_DIRECTION, value "Output", to port led[1]
Adding property PAP_IO_LOC, value "V10", to port led[1]
Adding property PAP_IO_VCCIO, value 3.3, to port led[1]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port led[1]
Adding property PAP_IO_DRIVE, value 4, to port led[1]
Adding property PAP_IO_PULLUP, value "TRUE", to port led[1]
Adding property PAP_IO_SLEW, value "FAST", to port led[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port led[1]
Adding property PAP_IO_DIRECTION, value "Output", to port led[2]
Adding property PAP_IO_LOC, value "U11", to port led[2]
Adding property PAP_IO_VCCIO, value 3.3, to port led[2]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port led[2]
Adding property PAP_IO_DRIVE, value 4, to port led[2]
Adding property PAP_IO_PULLUP, value "TRUE", to port led[2]
Adding property PAP_IO_SLEW, value "FAST", to port led[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port led[2]
Adding property PAP_IO_DIRECTION, value "Output", to port led[3]
Adding property PAP_IO_LOC, value "V11", to port led[3]
Adding property PAP_IO_VCCIO, value 3.3, to port led[3]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port led[3]
Adding property PAP_IO_DRIVE, value 4, to port led[3]
Adding property PAP_IO_PULLUP, value "TRUE", to port led[3]
Adding property PAP_IO_SLEW, value "FAST", to port led[3]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port led[3]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[0]
Adding property PAP_IO_LOC, value "E18", to port cmos_db[0]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[0]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[0]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[0]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[0]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[1]
Adding property PAP_IO_LOC, value "D18", to port cmos_db[1]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[1]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[1]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[1]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[1]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[2]
Adding property PAP_IO_LOC, value "F14", to port cmos_db[2]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[2]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[2]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[2]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[2]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[3]
Adding property PAP_IO_LOC, value "F13", to port cmos_db[3]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[3]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[3]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[3]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[3]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[4]
Adding property PAP_IO_LOC, value "E17", to port cmos_db[4]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[4]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[4]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[4]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[4]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[5]
Adding property PAP_IO_LOC, value "D17", to port cmos_db[5]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[5]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[5]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[5]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[5]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[6]
Adding property PAP_IO_LOC, value "G14", to port cmos_db[6]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[6]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[6]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[6]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[6]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[7]
Adding property PAP_IO_LOC, value "G13", to port cmos_db[7]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[7]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[7]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[7]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[7]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[0]
Adding property PAP_IO_LOC, value "M4", to port pad_addr_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[10]
Adding property PAP_IO_LOC, value "M6", to port pad_addr_ch0[10]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[10]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[10]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[10]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[10]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[10]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[11]
Adding property PAP_IO_LOC, value "L1", to port pad_addr_ch0[11]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[11]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[11]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[11]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[11]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[11]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[12]
Adding property PAP_IO_LOC, value "K2", to port pad_addr_ch0[12]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[12]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[12]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[12]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[12]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[12]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[13]
Adding property PAP_IO_LOC, value "K1", to port pad_addr_ch0[13]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[13]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[13]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[13]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[13]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[13]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[14]
Adding property PAP_IO_LOC, value "J2", to port pad_addr_ch0[14]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[14]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[14]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[14]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[14]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[14]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[15]
Adding property PAP_IO_LOC, value "J1", to port pad_addr_ch0[15]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[15]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[15]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[15]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[15]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[15]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[1]
Adding property PAP_IO_LOC, value "M3", to port pad_addr_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[2]
Adding property PAP_IO_LOC, value "P2", to port pad_addr_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[2]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[3]
Adding property PAP_IO_LOC, value "P1", to port pad_addr_ch0[3]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[3]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[3]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[3]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[3]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[3]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[4]
Adding property PAP_IO_LOC, value "L5", to port pad_addr_ch0[4]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[4]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[4]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[4]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[4]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[4]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[5]
Adding property PAP_IO_LOC, value "M5", to port pad_addr_ch0[5]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[5]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[5]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[5]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[5]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[5]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[6]
Adding property PAP_IO_LOC, value "N2", to port pad_addr_ch0[6]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[6]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[6]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[6]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[6]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[6]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[7]
Adding property PAP_IO_LOC, value "N1", to port pad_addr_ch0[7]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[7]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[7]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[7]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[7]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[7]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[8]
Adding property PAP_IO_LOC, value "K4", to port pad_addr_ch0[8]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[8]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[8]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[8]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[8]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[8]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[9]
Adding property PAP_IO_LOC, value "M1", to port pad_addr_ch0[9]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[9]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[9]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[9]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[9]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[9]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[0]
Adding property PAP_IO_LOC, value "T8", to port pad_dq_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[0]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[0]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[10]
Adding property PAP_IO_LOC, value "U9", to port pad_dq_ch0[10]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[10]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[10]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[10]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[10]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[10]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[10]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[10]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[10]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[11]
Adding property PAP_IO_LOC, value "V7", to port pad_dq_ch0[11]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[11]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[11]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[11]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[11]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[11]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[11]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[11]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[11]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[12]
Adding property PAP_IO_LOC, value "U7", to port pad_dq_ch0[12]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[12]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[12]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[12]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[12]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[12]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[12]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[12]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[12]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[13]
Adding property PAP_IO_LOC, value "V6", to port pad_dq_ch0[13]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[13]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[13]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[13]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[13]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[13]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[13]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[13]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[13]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[14]
Adding property PAP_IO_LOC, value "U6", to port pad_dq_ch0[14]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[14]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[14]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[14]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[14]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[14]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[14]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[14]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[14]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[15]
Adding property PAP_IO_LOC, value "V5", to port pad_dq_ch0[15]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[15]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[15]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[15]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[15]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[15]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[15]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[15]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[15]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[1]
Adding property PAP_IO_LOC, value "T6", to port pad_dq_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[1]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[1]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[1]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[2]
Adding property PAP_IO_LOC, value "R6", to port pad_dq_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[2]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[2]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[2]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[2]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[3]
Adding property PAP_IO_LOC, value "R9", to port pad_dq_ch0[3]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[3]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[3]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[3]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[3]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[3]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[3]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[3]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[3]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[4]
Adding property PAP_IO_LOC, value "T9", to port pad_dq_ch0[4]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[4]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[4]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[4]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[4]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[4]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[4]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[4]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[4]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[5]
Adding property PAP_IO_LOC, value "N4", to port pad_dq_ch0[5]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[5]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[5]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[5]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[5]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[5]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[5]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[5]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[5]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[6]
Adding property PAP_IO_LOC, value "N5", to port pad_dq_ch0[6]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[6]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[6]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[6]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[6]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[6]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[6]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[6]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[6]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[7]
Adding property PAP_IO_LOC, value "P6", to port pad_dq_ch0[7]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[7]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[7]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[7]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[7]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[7]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[7]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[7]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[7]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[8]
Adding property PAP_IO_LOC, value "T4", to port pad_dq_ch0[8]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[8]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[8]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[8]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[8]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[8]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[8]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[8]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[8]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[9]
Adding property PAP_IO_LOC, value "V9", to port pad_dq_ch0[9]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[9]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[9]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[9]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[9]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[9]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[9]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[9]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[9]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqs_ch0[0]
Adding property PAP_IO_LOC, value "N6", to port pad_dqs_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqs_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqs_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqs_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqs_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqs_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqs_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqs_ch0[1]
Adding property PAP_IO_LOC, value "U8", to port pad_dqs_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqs_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqs_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqs_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqs_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqs_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqs_ch0[1]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqsn_ch0[0]
Adding property PAP_IO_LOC, value "N7", to port pad_dqsn_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqsn_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqsn_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqsn_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqsn_ch0[1]
Adding property PAP_IO_LOC, value "V8", to port pad_dqsn_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqsn_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqsn_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqsn_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_LOC, value "R8", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_LOC, value "U5", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[0]
Adding property PAP_IO_LOC, value "U2", to port pad_ba_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[1]
Adding property PAP_IO_LOC, value "U1", to port pad_ba_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[2]
Adding property PAP_IO_LOC, value "T2", to port pad_ba_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[0]
Adding property PAP_IO_LOC, value "B14", to port tmds_data_p[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[0]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[1]
Adding property PAP_IO_LOC, value "B11", to port tmds_data_p[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[1]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[2]
Adding property PAP_IO_LOC, value "B10", to port tmds_data_p[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[2]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[0]
Adding property PAP_IO_LOC, value "A14", to port tmds_data_n[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[0]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[1]
Adding property PAP_IO_LOC, value "A11", to port tmds_data_n[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[1]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[2]
Adding property PAP_IO_LOC, value "A10", to port tmds_data_n[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[2]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[2]
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
Adding property PAP_IO_DIRECTION, value "Input", to port key[1]
Adding property PAP_IO_LOC, value "V12", to port key[1]
Adding property PAP_IO_VCCIO, value 3.3, to port key[1]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port key[1]
Adding property PAP_IO_PULLUP, value "TRUE", to port key[1]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port key[1]
Adding property PAP_IO_DIRECTION, value "Input", to port key[2]
Adding property PAP_IO_LOC, value "P17", to port key[2]
Adding property PAP_IO_VCCIO, value 3.3, to port key[2]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port key[2]
Adding property PAP_IO_PULLUP, value "TRUE", to port key[2]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port key[2]
Adding property PAP_IO_DIRECTION, value "Input", to port key[3]
Adding property PAP_IO_LOC, value "L12", to port key[3]
Adding property PAP_IO_VCCIO, value 3.3, to port key[3]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port key[3]
Adding property PAP_IO_PULLUP, value "TRUE", to port key[3]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port key[3]
Adding property PAP_IO_DIRECTION, value "Output", to port led[0]
Adding property PAP_IO_LOC, value "U10", to port led[0]
Adding property PAP_IO_VCCIO, value 3.3, to port led[0]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port led[0]
Adding property PAP_IO_DRIVE, value 4, to port led[0]
Adding property PAP_IO_PULLUP, value "TRUE", to port led[0]
Adding property PAP_IO_SLEW, value "FAST", to port led[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port led[0]
Adding property PAP_IO_DIRECTION, value "Output", to port led[1]
Adding property PAP_IO_LOC, value "V10", to port led[1]
Adding property PAP_IO_VCCIO, value 3.3, to port led[1]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port led[1]
Adding property PAP_IO_DRIVE, value 4, to port led[1]
Adding property PAP_IO_PULLUP, value "TRUE", to port led[1]
Adding property PAP_IO_SLEW, value "FAST", to port led[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port led[1]
Adding property PAP_IO_DIRECTION, value "Output", to port led[2]
Adding property PAP_IO_LOC, value "U11", to port led[2]
Adding property PAP_IO_VCCIO, value 3.3, to port led[2]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port led[2]
Adding property PAP_IO_DRIVE, value 4, to port led[2]
Adding property PAP_IO_PULLUP, value "TRUE", to port led[2]
Adding property PAP_IO_SLEW, value "FAST", to port led[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port led[2]
Adding property PAP_IO_DIRECTION, value "Output", to port led[3]
Adding property PAP_IO_LOC, value "V11", to port led[3]
Adding property PAP_IO_VCCIO, value 3.3, to port led[3]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port led[3]
Adding property PAP_IO_DRIVE, value 4, to port led[3]
Adding property PAP_IO_PULLUP, value "TRUE", to port led[3]
Adding property PAP_IO_SLEW, value "FAST", to port led[3]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port led[3]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[0]
Adding property PAP_IO_LOC, value "E18", to port cmos_db[0]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[0]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[0]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[0]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[0]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[1]
Adding property PAP_IO_LOC, value "D18", to port cmos_db[1]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[1]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[1]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[1]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[1]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[2]
Adding property PAP_IO_LOC, value "F14", to port cmos_db[2]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[2]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[2]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[2]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[2]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[3]
Adding property PAP_IO_LOC, value "F13", to port cmos_db[3]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[3]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[3]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[3]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[3]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[4]
Adding property PAP_IO_LOC, value "E17", to port cmos_db[4]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[4]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[4]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[4]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[4]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[5]
Adding property PAP_IO_LOC, value "D17", to port cmos_db[5]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[5]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[5]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[5]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[5]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[6]
Adding property PAP_IO_LOC, value "G14", to port cmos_db[6]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[6]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[6]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[6]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[6]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[7]
Adding property PAP_IO_LOC, value "G13", to port cmos_db[7]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[7]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[7]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[7]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[7]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[0]
Adding property PAP_IO_LOC, value "M4", to port pad_addr_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[10]
Adding property PAP_IO_LOC, value "M6", to port pad_addr_ch0[10]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[10]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[10]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[10]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[10]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[10]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[11]
Adding property PAP_IO_LOC, value "L1", to port pad_addr_ch0[11]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[11]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[11]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[11]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[11]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[11]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[12]
Adding property PAP_IO_LOC, value "K2", to port pad_addr_ch0[12]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[12]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[12]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[12]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[12]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[12]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[13]
Adding property PAP_IO_LOC, value "K1", to port pad_addr_ch0[13]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[13]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[13]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[13]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[13]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[13]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[14]
Adding property PAP_IO_LOC, value "J2", to port pad_addr_ch0[14]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[14]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[14]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[14]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[14]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[14]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[15]
Adding property PAP_IO_LOC, value "J1", to port pad_addr_ch0[15]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[15]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[15]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[15]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[15]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[15]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[1]
Adding property PAP_IO_LOC, value "M3", to port pad_addr_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[2]
Adding property PAP_IO_LOC, value "P2", to port pad_addr_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[2]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[3]
Adding property PAP_IO_LOC, value "P1", to port pad_addr_ch0[3]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[3]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[3]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[3]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[3]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[3]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[4]
Adding property PAP_IO_LOC, value "L5", to port pad_addr_ch0[4]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[4]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[4]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[4]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[4]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[4]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[5]
Adding property PAP_IO_LOC, value "M5", to port pad_addr_ch0[5]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[5]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[5]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[5]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[5]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[5]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[6]
Adding property PAP_IO_LOC, value "N2", to port pad_addr_ch0[6]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[6]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[6]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[6]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[6]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[6]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[7]
Adding property PAP_IO_LOC, value "N1", to port pad_addr_ch0[7]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[7]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[7]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[7]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[7]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[7]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[8]
Adding property PAP_IO_LOC, value "K4", to port pad_addr_ch0[8]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[8]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[8]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[8]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[8]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[8]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[9]
Adding property PAP_IO_LOC, value "M1", to port pad_addr_ch0[9]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[9]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[9]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[9]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[9]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[9]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[0]
Adding property PAP_IO_LOC, value "T8", to port pad_dq_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[0]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[0]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[10]
Adding property PAP_IO_LOC, value "U9", to port pad_dq_ch0[10]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[10]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[10]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[10]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[10]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[10]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[10]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[10]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[10]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[11]
Adding property PAP_IO_LOC, value "V7", to port pad_dq_ch0[11]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[11]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[11]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[11]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[11]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[11]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[11]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[11]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[11]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[12]
Adding property PAP_IO_LOC, value "U7", to port pad_dq_ch0[12]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[12]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[12]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[12]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[12]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[12]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[12]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[12]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[12]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[13]
Adding property PAP_IO_LOC, value "V6", to port pad_dq_ch0[13]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[13]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[13]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[13]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[13]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[13]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[13]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[13]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[13]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[14]
Adding property PAP_IO_LOC, value "U6", to port pad_dq_ch0[14]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[14]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[14]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[14]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[14]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[14]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[14]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[14]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[14]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[15]
Adding property PAP_IO_LOC, value "V5", to port pad_dq_ch0[15]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[15]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[15]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[15]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[15]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[15]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[15]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[15]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[15]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[1]
Adding property PAP_IO_LOC, value "T6", to port pad_dq_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[1]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[1]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[1]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[2]
Adding property PAP_IO_LOC, value "R6", to port pad_dq_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[2]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[2]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[2]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[2]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[3]
Adding property PAP_IO_LOC, value "R9", to port pad_dq_ch0[3]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[3]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[3]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[3]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[3]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[3]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[3]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[3]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[3]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[4]
Adding property PAP_IO_LOC, value "T9", to port pad_dq_ch0[4]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[4]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[4]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[4]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[4]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[4]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[4]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[4]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[4]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[5]
Adding property PAP_IO_LOC, value "N4", to port pad_dq_ch0[5]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[5]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[5]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[5]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[5]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[5]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[5]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[5]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[5]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[6]
Adding property PAP_IO_LOC, value "N5", to port pad_dq_ch0[6]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[6]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[6]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[6]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[6]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[6]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[6]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[6]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[6]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[7]
Adding property PAP_IO_LOC, value "P6", to port pad_dq_ch0[7]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[7]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[7]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[7]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[7]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[7]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[7]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[7]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[7]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[8]
Adding property PAP_IO_LOC, value "T4", to port pad_dq_ch0[8]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[8]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[8]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[8]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[8]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[8]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[8]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[8]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[8]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[9]
Adding property PAP_IO_LOC, value "V9", to port pad_dq_ch0[9]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[9]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[9]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[9]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[9]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[9]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[9]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[9]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[9]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqs_ch0[0]
Adding property PAP_IO_LOC, value "N6", to port pad_dqs_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqs_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqs_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqs_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqs_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqs_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqs_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqs_ch0[1]
Adding property PAP_IO_LOC, value "U8", to port pad_dqs_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqs_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqs_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqs_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqs_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqs_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqs_ch0[1]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqsn_ch0[0]
Adding property PAP_IO_LOC, value "N7", to port pad_dqsn_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqsn_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqsn_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqsn_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqsn_ch0[1]
Adding property PAP_IO_LOC, value "V8", to port pad_dqsn_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqsn_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqsn_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqsn_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_LOC, value "R8", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_LOC, value "U5", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[0]
Adding property PAP_IO_LOC, value "U2", to port pad_ba_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[1]
Adding property PAP_IO_LOC, value "U1", to port pad_ba_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[2]
Adding property PAP_IO_LOC, value "T2", to port pad_ba_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[0]
Adding property PAP_IO_LOC, value "B14", to port tmds_data_p[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[0]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[1]
Adding property PAP_IO_LOC, value "B11", to port tmds_data_p[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[1]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[2]
Adding property PAP_IO_LOC, value "B10", to port tmds_data_p[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[2]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[0]
Adding property PAP_IO_LOC, value "A14", to port tmds_data_n[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[0]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[1]
Adding property PAP_IO_LOC, value "A11", to port tmds_data_n[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[1]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[2]
Adding property PAP_IO_LOC, value "A10", to port tmds_data_n[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[2]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[2]
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>
<font color=#A52A2A>@W:<a href="@W:FX367:@XP_HELP">FX367</a> : <a href="e:\image_rotat_master\image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v:557:10:557:22:@W:FX367:@XP_MSG">ipml_spram_v1_3_osd_rom.v(557)</a><!@TM:1605339375> | Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.</font>

Only the first 100 messages of id 'FX367' are reported. To see all messages use 'report_messages -log E:\Image_Rotat_master\Image\synthesize\synplify_impl\synlog\synplify_premap.srr -id FX367' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX367} -count unlimited' in the Tcl shell.
Adding property PAP_IO_DIRECTION, value "Input", to port key[1]
Adding property PAP_IO_LOC, value "V12", to port key[1]
Adding property PAP_IO_VCCIO, value 3.3, to port key[1]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port key[1]
Adding property PAP_IO_PULLUP, value "TRUE", to port key[1]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port key[1]
Adding property PAP_IO_DIRECTION, value "Input", to port key[2]
Adding property PAP_IO_LOC, value "P17", to port key[2]
Adding property PAP_IO_VCCIO, value 3.3, to port key[2]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port key[2]
Adding property PAP_IO_PULLUP, value "TRUE", to port key[2]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port key[2]
Adding property PAP_IO_DIRECTION, value "Input", to port key[3]
Adding property PAP_IO_LOC, value "L12", to port key[3]
Adding property PAP_IO_VCCIO, value 3.3, to port key[3]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port key[3]
Adding property PAP_IO_PULLUP, value "TRUE", to port key[3]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port key[3]
Adding property PAP_IO_DIRECTION, value "Output", to port led[0]
Adding property PAP_IO_LOC, value "U10", to port led[0]
Adding property PAP_IO_VCCIO, value 3.3, to port led[0]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port led[0]
Adding property PAP_IO_DRIVE, value 4, to port led[0]
Adding property PAP_IO_PULLUP, value "TRUE", to port led[0]
Adding property PAP_IO_SLEW, value "FAST", to port led[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port led[0]
Adding property PAP_IO_DIRECTION, value "Output", to port led[1]
Adding property PAP_IO_LOC, value "V10", to port led[1]
Adding property PAP_IO_VCCIO, value 3.3, to port led[1]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port led[1]
Adding property PAP_IO_DRIVE, value 4, to port led[1]
Adding property PAP_IO_PULLUP, value "TRUE", to port led[1]
Adding property PAP_IO_SLEW, value "FAST", to port led[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port led[1]
Adding property PAP_IO_DIRECTION, value "Output", to port led[2]
Adding property PAP_IO_LOC, value "U11", to port led[2]
Adding property PAP_IO_VCCIO, value 3.3, to port led[2]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port led[2]
Adding property PAP_IO_DRIVE, value 4, to port led[2]
Adding property PAP_IO_PULLUP, value "TRUE", to port led[2]
Adding property PAP_IO_SLEW, value "FAST", to port led[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port led[2]
Adding property PAP_IO_DIRECTION, value "Output", to port led[3]
Adding property PAP_IO_LOC, value "V11", to port led[3]
Adding property PAP_IO_VCCIO, value 3.3, to port led[3]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port led[3]
Adding property PAP_IO_DRIVE, value 4, to port led[3]
Adding property PAP_IO_PULLUP, value "TRUE", to port led[3]
Adding property PAP_IO_SLEW, value "FAST", to port led[3]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port led[3]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[0]
Adding property PAP_IO_LOC, value "E18", to port cmos_db[0]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[0]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[0]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[0]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[0]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[1]
Adding property PAP_IO_LOC, value "D18", to port cmos_db[1]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[1]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[1]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[1]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[1]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[2]
Adding property PAP_IO_LOC, value "F14", to port cmos_db[2]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[2]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[2]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[2]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[2]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[3]
Adding property PAP_IO_LOC, value "F13", to port cmos_db[3]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[3]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[3]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[3]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[3]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[4]
Adding property PAP_IO_LOC, value "E17", to port cmos_db[4]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[4]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[4]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[4]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[4]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[5]
Adding property PAP_IO_LOC, value "D17", to port cmos_db[5]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[5]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[5]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[5]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[5]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[6]
Adding property PAP_IO_LOC, value "G14", to port cmos_db[6]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[6]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[6]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[6]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[6]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[7]
Adding property PAP_IO_LOC, value "G13", to port cmos_db[7]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[7]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[7]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[7]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[7]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[0]
Adding property PAP_IO_LOC, value "M4", to port pad_addr_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[10]
Adding property PAP_IO_LOC, value "M6", to port pad_addr_ch0[10]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[10]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[10]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[10]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[10]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[10]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[11]
Adding property PAP_IO_LOC, value "L1", to port pad_addr_ch0[11]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[11]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[11]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[11]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[11]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[11]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[12]
Adding property PAP_IO_LOC, value "K2", to port pad_addr_ch0[12]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[12]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[12]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[12]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[12]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[12]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[13]
Adding property PAP_IO_LOC, value "K1", to port pad_addr_ch0[13]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[13]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[13]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[13]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[13]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[13]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[14]
Adding property PAP_IO_LOC, value "J2", to port pad_addr_ch0[14]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[14]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[14]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[14]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[14]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[14]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[15]
Adding property PAP_IO_LOC, value "J1", to port pad_addr_ch0[15]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[15]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[15]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[15]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[15]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[15]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[1]
Adding property PAP_IO_LOC, value "M3", to port pad_addr_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[2]
Adding property PAP_IO_LOC, value "P2", to port pad_addr_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[2]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[3]
Adding property PAP_IO_LOC, value "P1", to port pad_addr_ch0[3]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[3]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[3]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[3]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[3]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[3]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[4]
Adding property PAP_IO_LOC, value "L5", to port pad_addr_ch0[4]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[4]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[4]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[4]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[4]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[4]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[5]
Adding property PAP_IO_LOC, value "M5", to port pad_addr_ch0[5]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[5]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[5]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[5]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[5]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[5]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[6]
Adding property PAP_IO_LOC, value "N2", to port pad_addr_ch0[6]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[6]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[6]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[6]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[6]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[6]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[7]
Adding property PAP_IO_LOC, value "N1", to port pad_addr_ch0[7]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[7]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[7]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[7]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[7]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[7]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[8]
Adding property PAP_IO_LOC, value "K4", to port pad_addr_ch0[8]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[8]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[8]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[8]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[8]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[8]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[9]
Adding property PAP_IO_LOC, value "M1", to port pad_addr_ch0[9]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[9]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[9]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[9]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[9]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[9]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[0]
Adding property PAP_IO_LOC, value "T8", to port pad_dq_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[0]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[0]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[10]
Adding property PAP_IO_LOC, value "U9", to port pad_dq_ch0[10]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[10]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[10]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[10]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[10]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[10]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[10]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[10]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[10]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[11]
Adding property PAP_IO_LOC, value "V7", to port pad_dq_ch0[11]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[11]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[11]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[11]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[11]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[11]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[11]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[11]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[11]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[12]
Adding property PAP_IO_LOC, value "U7", to port pad_dq_ch0[12]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[12]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[12]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[12]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[12]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[12]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[12]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[12]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[12]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[13]
Adding property PAP_IO_LOC, value "V6", to port pad_dq_ch0[13]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[13]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[13]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[13]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[13]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[13]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[13]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[13]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[13]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[14]
Adding property PAP_IO_LOC, value "U6", to port pad_dq_ch0[14]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[14]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[14]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[14]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[14]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[14]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[14]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[14]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[14]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[15]
Adding property PAP_IO_LOC, value "V5", to port pad_dq_ch0[15]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[15]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[15]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[15]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[15]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[15]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[15]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[15]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[15]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[1]
Adding property PAP_IO_LOC, value "T6", to port pad_dq_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[1]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[1]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[1]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[2]
Adding property PAP_IO_LOC, value "R6", to port pad_dq_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[2]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[2]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[2]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[2]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[3]
Adding property PAP_IO_LOC, value "R9", to port pad_dq_ch0[3]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[3]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[3]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[3]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[3]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[3]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[3]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[3]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[3]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[4]
Adding property PAP_IO_LOC, value "T9", to port pad_dq_ch0[4]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[4]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[4]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[4]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[4]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[4]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[4]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[4]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[4]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[5]
Adding property PAP_IO_LOC, value "N4", to port pad_dq_ch0[5]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[5]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[5]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[5]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[5]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[5]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[5]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[5]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[5]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[6]
Adding property PAP_IO_LOC, value "N5", to port pad_dq_ch0[6]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[6]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[6]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[6]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[6]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[6]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[6]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[6]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[6]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[7]
Adding property PAP_IO_LOC, value "P6", to port pad_dq_ch0[7]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[7]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[7]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[7]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[7]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[7]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[7]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[7]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[7]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[8]
Adding property PAP_IO_LOC, value "T4", to port pad_dq_ch0[8]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[8]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[8]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[8]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[8]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[8]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[8]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[8]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[8]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[9]
Adding property PAP_IO_LOC, value "V9", to port pad_dq_ch0[9]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[9]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[9]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[9]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[9]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[9]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[9]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[9]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[9]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqs_ch0[0]
Adding property PAP_IO_LOC, value "N6", to port pad_dqs_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqs_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqs_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqs_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqs_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqs_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqs_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqs_ch0[1]
Adding property PAP_IO_LOC, value "U8", to port pad_dqs_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqs_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqs_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqs_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqs_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqs_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqs_ch0[1]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqsn_ch0[0]
Adding property PAP_IO_LOC, value "N7", to port pad_dqsn_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqsn_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqsn_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqsn_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqsn_ch0[1]
Adding property PAP_IO_LOC, value "V8", to port pad_dqsn_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqsn_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqsn_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqsn_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_LOC, value "R8", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_LOC, value "U5", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[0]
Adding property PAP_IO_LOC, value "U2", to port pad_ba_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[1]
Adding property PAP_IO_LOC, value "U1", to port pad_ba_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[2]
Adding property PAP_IO_LOC, value "T2", to port pad_ba_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[0]
Adding property PAP_IO_LOC, value "B14", to port tmds_data_p[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[0]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[1]
Adding property PAP_IO_LOC, value "B11", to port tmds_data_p[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[1]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[2]
Adding property PAP_IO_LOC, value "B10", to port tmds_data_p[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[2]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[0]
Adding property PAP_IO_LOC, value "A14", to port tmds_data_n[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[0]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[1]
Adding property PAP_IO_LOC, value "A11", to port tmds_data_n[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[1]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[2]
Adding property PAP_IO_LOC, value "A10", to port tmds_data_n[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[2]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[2]
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\image_rotat_master\image\source\i2c_master\i2c_master_top.v:233:0:233:6:@N:BN362:@XP_MSG">i2c_master_top.v(233)</a><!@TM:1605339375> | Removing sequential instance i2c_read_data[7:0] (in view: work.i2c_master_top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\image_rotat_master\image\source\display_module\color_bar.v:286:0:286:6:@N:BN362:@XP_MSG">color_bar.v(286)</a><!@TM:1605339375> | Removing sequential instance rgb_r_reg[0] (in view: work.color_bar(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\image_rotat_master\image\source\display_module\color_bar.v:286:0:286:6:@N:BN362:@XP_MSG">color_bar.v(286)</a><!@TM:1605339375> | Removing sequential instance rgb_g_reg[0] (in view: work.color_bar(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\image_rotat_master\image\source\display_module\color_bar.v:286:0:286:6:@N:BN362:@XP_MSG">color_bar.v(286)</a><!@TM:1605339375> | Removing sequential instance rgb_b_reg[0] (in view: work.color_bar(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\image_rotat_master\image\source\i2c_master\i2c_config.v:81:0:81:6:@N:BN362:@XP_MSG">i2c_config.v(81)</a><!@TM:1605339375> | Removing sequential instance error (in view: work.i2c_config(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\image_rotat_master\image\source\sources_1\cmos_8_16bit.v:133:0:133:6:@N:BN362:@XP_MSG">cmos_8_16bit.v(133)</a><!@TM:1605339375> | Removing sequential instance hblank (in view: work.cmos_8_16bit_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\image_rotat_master\image\source\sources_1\cmos_write_req_gen.v:86:0:86:6:@N:BN362:@XP_MSG">cmos_write_req_gen.v(86)</a><!@TM:1605339375> | Removing sequential instance read_addr_index[1:0] (in view: work.cmos_write_req_gen_2s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_ddrphy_reset_ctrl.v:141:0:141:6:@N:BN362:@XP_MSG">ipsl_ddrphy_reset_ctrl.v(141)</a><!@TM:1605339375> | Removing sequential instance led0_ddrphy_rst (in view: work.ipsl_ddrphy_reset_ctrl(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\image_rotat_master\image\source\display_module\rgb_gary_binary.v:93:0:93:6:@N:BN362:@XP_MSG">rgb_gary_binary.v(93)</a><!@TM:1605339375> | Removing sequential instance threshold[7:0] (in view: work.RGB_Gary_Binary(verilog)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\image_rotat_master\image\ipcore\afifo_16i_16o_512\rtl\ipml_fifo_ctrl_v1_3.v:349:0:349:6:@N:BN362:@XP_MSG">ipml_fifo_ctrl_v1_3.v(349)</a><!@TM:1605339375> | Removing sequential instance wr_water_level[12:0] (in view: work.ipml_fifo_ctrl_v1_3_12s_12s_ASYN_1020s_4s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\image_rotat_master\image\ipcore\afifo_16i_16o_512\rtl\ipml_fifo_ctrl_v1_3.v:370:0:370:6:@N:BN362:@XP_MSG">ipml_fifo_ctrl_v1_3.v(370)</a><!@TM:1605339375> | Removing sequential instance rd_water_level[12:0] (in view: work.ipml_fifo_ctrl_v1_3_12s_12s_ASYN_1020s_4s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\image_rotat_master\image\source\display_module\color_bar.v:215:0:215:6:@N:BN362:@XP_MSG">color_bar.v(215)</a><!@TM:1605339375> | Removing sequential instance active_x[11:0] (in view: work.color_bar(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\image_rotat_master\image\source\i2c_master\i2c_master_top.v:179:0:179:6:@N:BN362:@XP_MSG">i2c_master_top.v(179)</a><!@TM:1605339375> | Removing sequential instance error (in view: work.i2c_master_top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
Adding property PAP_IO_DIRECTION, value "Input", to port key[1]
Adding property PAP_IO_LOC, value "V12", to port key[1]
Adding property PAP_IO_VCCIO, value 3.3, to port key[1]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port key[1]
Adding property PAP_IO_PULLUP, value "TRUE", to port key[1]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port key[1]
Adding property PAP_IO_DIRECTION, value "Input", to port key[2]
Adding property PAP_IO_LOC, value "P17", to port key[2]
Adding property PAP_IO_VCCIO, value 3.3, to port key[2]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port key[2]
Adding property PAP_IO_PULLUP, value "TRUE", to port key[2]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port key[2]
Adding property PAP_IO_DIRECTION, value "Input", to port key[3]
Adding property PAP_IO_LOC, value "L12", to port key[3]
Adding property PAP_IO_VCCIO, value 3.3, to port key[3]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port key[3]
Adding property PAP_IO_PULLUP, value "TRUE", to port key[3]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port key[3]
Adding property PAP_IO_DIRECTION, value "Output", to port led[0]
Adding property PAP_IO_LOC, value "U10", to port led[0]
Adding property PAP_IO_VCCIO, value 3.3, to port led[0]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port led[0]
Adding property PAP_IO_DRIVE, value 4, to port led[0]
Adding property PAP_IO_PULLUP, value "TRUE", to port led[0]
Adding property PAP_IO_SLEW, value "FAST", to port led[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port led[0]
Adding property PAP_IO_DIRECTION, value "Output", to port led[1]
Adding property PAP_IO_LOC, value "V10", to port led[1]
Adding property PAP_IO_VCCIO, value 3.3, to port led[1]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port led[1]
Adding property PAP_IO_DRIVE, value 4, to port led[1]
Adding property PAP_IO_PULLUP, value "TRUE", to port led[1]
Adding property PAP_IO_SLEW, value "FAST", to port led[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port led[1]
Adding property PAP_IO_DIRECTION, value "Output", to port led[2]
Adding property PAP_IO_LOC, value "U11", to port led[2]
Adding property PAP_IO_VCCIO, value 3.3, to port led[2]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port led[2]
Adding property PAP_IO_DRIVE, value 4, to port led[2]
Adding property PAP_IO_PULLUP, value "TRUE", to port led[2]
Adding property PAP_IO_SLEW, value "FAST", to port led[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port led[2]
Adding property PAP_IO_DIRECTION, value "Output", to port led[3]
Adding property PAP_IO_LOC, value "V11", to port led[3]
Adding property PAP_IO_VCCIO, value 3.3, to port led[3]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port led[3]
Adding property PAP_IO_DRIVE, value 4, to port led[3]
Adding property PAP_IO_PULLUP, value "TRUE", to port led[3]
Adding property PAP_IO_SLEW, value "FAST", to port led[3]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port led[3]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[0]
Adding property PAP_IO_LOC, value "E18", to port cmos_db[0]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[0]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[0]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[0]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[0]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[1]
Adding property PAP_IO_LOC, value "D18", to port cmos_db[1]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[1]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[1]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[1]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[1]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[2]
Adding property PAP_IO_LOC, value "F14", to port cmos_db[2]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[2]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[2]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[2]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[2]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[3]
Adding property PAP_IO_LOC, value "F13", to port cmos_db[3]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[3]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[3]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[3]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[3]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[4]
Adding property PAP_IO_LOC, value "E17", to port cmos_db[4]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[4]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[4]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[4]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[4]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[5]
Adding property PAP_IO_LOC, value "D17", to port cmos_db[5]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[5]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[5]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[5]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[5]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[6]
Adding property PAP_IO_LOC, value "G14", to port cmos_db[6]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[6]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[6]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[6]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[6]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[7]
Adding property PAP_IO_LOC, value "G13", to port cmos_db[7]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[7]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[7]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[7]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[7]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[0]
Adding property PAP_IO_LOC, value "M4", to port pad_addr_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[10]
Adding property PAP_IO_LOC, value "M6", to port pad_addr_ch0[10]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[10]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[10]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[10]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[10]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[10]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[11]
Adding property PAP_IO_LOC, value "L1", to port pad_addr_ch0[11]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[11]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[11]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[11]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[11]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[11]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[12]
Adding property PAP_IO_LOC, value "K2", to port pad_addr_ch0[12]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[12]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[12]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[12]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[12]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[12]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[13]
Adding property PAP_IO_LOC, value "K1", to port pad_addr_ch0[13]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[13]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[13]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[13]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[13]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[13]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[14]
Adding property PAP_IO_LOC, value "J2", to port pad_addr_ch0[14]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[14]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[14]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[14]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[14]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[14]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[15]
Adding property PAP_IO_LOC, value "J1", to port pad_addr_ch0[15]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[15]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[15]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[15]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[15]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[15]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[1]
Adding property PAP_IO_LOC, value "M3", to port pad_addr_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[2]
Adding property PAP_IO_LOC, value "P2", to port pad_addr_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[2]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[3]
Adding property PAP_IO_LOC, value "P1", to port pad_addr_ch0[3]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[3]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[3]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[3]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[3]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[3]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[4]
Adding property PAP_IO_LOC, value "L5", to port pad_addr_ch0[4]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[4]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[4]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[4]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[4]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[4]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[5]
Adding property PAP_IO_LOC, value "M5", to port pad_addr_ch0[5]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[5]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[5]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[5]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[5]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[5]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[6]
Adding property PAP_IO_LOC, value "N2", to port pad_addr_ch0[6]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[6]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[6]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[6]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[6]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[6]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[7]
Adding property PAP_IO_LOC, value "N1", to port pad_addr_ch0[7]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[7]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[7]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[7]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[7]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[7]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[8]
Adding property PAP_IO_LOC, value "K4", to port pad_addr_ch0[8]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[8]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[8]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[8]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[8]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[8]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[9]
Adding property PAP_IO_LOC, value "M1", to port pad_addr_ch0[9]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[9]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[9]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[9]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[9]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[9]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[0]
Adding property PAP_IO_LOC, value "T8", to port pad_dq_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[0]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[0]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[10]
Adding property PAP_IO_LOC, value "U9", to port pad_dq_ch0[10]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[10]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[10]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[10]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[10]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[10]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[10]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[10]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[10]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[11]
Adding property PAP_IO_LOC, value "V7", to port pad_dq_ch0[11]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[11]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[11]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[11]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[11]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[11]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[11]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[11]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[11]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[12]
Adding property PAP_IO_LOC, value "U7", to port pad_dq_ch0[12]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[12]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[12]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[12]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[12]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[12]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[12]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[12]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[12]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[13]
Adding property PAP_IO_LOC, value "V6", to port pad_dq_ch0[13]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[13]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[13]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[13]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[13]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[13]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[13]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[13]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[13]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[14]
Adding property PAP_IO_LOC, value "U6", to port pad_dq_ch0[14]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[14]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[14]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[14]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[14]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[14]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[14]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[14]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[14]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[15]
Adding property PAP_IO_LOC, value "V5", to port pad_dq_ch0[15]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[15]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[15]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[15]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[15]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[15]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[15]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[15]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[15]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[1]
Adding property PAP_IO_LOC, value "T6", to port pad_dq_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[1]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[1]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[1]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[2]
Adding property PAP_IO_LOC, value "R6", to port pad_dq_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[2]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[2]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[2]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[2]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[3]
Adding property PAP_IO_LOC, value "R9", to port pad_dq_ch0[3]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[3]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[3]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[3]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[3]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[3]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[3]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[3]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[3]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[4]
Adding property PAP_IO_LOC, value "T9", to port pad_dq_ch0[4]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[4]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[4]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[4]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[4]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[4]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[4]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[4]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[4]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[5]
Adding property PAP_IO_LOC, value "N4", to port pad_dq_ch0[5]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[5]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[5]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[5]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[5]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[5]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[5]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[5]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[5]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[6]
Adding property PAP_IO_LOC, value "N5", to port pad_dq_ch0[6]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[6]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[6]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[6]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[6]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[6]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[6]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[6]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[6]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[7]
Adding property PAP_IO_LOC, value "P6", to port pad_dq_ch0[7]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[7]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[7]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[7]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[7]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[7]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[7]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[7]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[7]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[8]
Adding property PAP_IO_LOC, value "T4", to port pad_dq_ch0[8]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[8]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[8]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[8]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[8]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[8]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[8]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[8]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[8]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[9]
Adding property PAP_IO_LOC, value "V9", to port pad_dq_ch0[9]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[9]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[9]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[9]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[9]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[9]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[9]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[9]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[9]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqs_ch0[0]
Adding property PAP_IO_LOC, value "N6", to port pad_dqs_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqs_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqs_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqs_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqs_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqs_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqs_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqs_ch0[1]
Adding property PAP_IO_LOC, value "U8", to port pad_dqs_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqs_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqs_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqs_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqs_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqs_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqs_ch0[1]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqsn_ch0[0]
Adding property PAP_IO_LOC, value "N7", to port pad_dqsn_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqsn_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqsn_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqsn_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqsn_ch0[1]
Adding property PAP_IO_LOC, value "V8", to port pad_dqsn_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqsn_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqsn_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqsn_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_LOC, value "R8", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_LOC, value "U5", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[0]
Adding property PAP_IO_LOC, value "U2", to port pad_ba_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[1]
Adding property PAP_IO_LOC, value "U1", to port pad_ba_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[2]
Adding property PAP_IO_LOC, value "T2", to port pad_ba_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[0]
Adding property PAP_IO_LOC, value "B14", to port tmds_data_p[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[0]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[1]
Adding property PAP_IO_LOC, value "B11", to port tmds_data_p[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[1]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[2]
Adding property PAP_IO_LOC, value "B10", to port tmds_data_p[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[2]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[0]
Adding property PAP_IO_LOC, value "A14", to port tmds_data_n[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[0]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[1]
Adding property PAP_IO_LOC, value "A11", to port tmds_data_n[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[1]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[2]
Adding property PAP_IO_LOC, value "A10", to port tmds_data_n[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[2]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[2]

Encoding state machine c_state[17:0] (in view: work.i2c_master_bit_ctrl(verilog))
original code -> new code
   000000000000000000 -> 000000000000000001
   000000000000000001 -> 000000000000000010
   000000000000000010 -> 000000000000000100
   000000000000000100 -> 000000000000001000
   000000000000001000 -> 000000000000010000
   000000000000010000 -> 000000000000100000
   000000000000100000 -> 000000000001000000
   000000000001000000 -> 000000000010000000
   000000000010000000 -> 000000000100000000
   000000000100000000 -> 000000001000000000
   000000001000000000 -> 000000010000000000
   000000010000000000 -> 000000100000000000
   000000100000000000 -> 000001000000000000
   000001000000000000 -> 000010000000000000
   000010000000000000 -> 000100000000000000
   000100000000000000 -> 001000000000000000
   001000000000000000 -> 010000000000000000
   010000000000000000 -> 100000000000000000
Encoding state machine c_state[5:0] (in view: work.i2c_master_byte_ctrl(verilog))
original code -> new code
   00000 -> 000001
   00001 -> 000010
   00010 -> 000100
   00100 -> 001000
   01000 -> 010000
   10000 -> 100000
Encoding state machine state[15:0] (in view: work.i2c_master_top(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine state[3:0] (in view: work.i2c_config(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="e:\image_rotat_master\image\source\i2c_master\i2c_config.v:81:0:81:6:@N:MO225:@XP_MSG">i2c_config.v(81)</a><!@TM:1605339375> | There are no possible illegal states for state machine state[3:0] (in view: work.i2c_config(verilog)); safe FSM implementation is not required.
Encoding state machine state[5:0] (in view: work.frame_fifo_write_Z3(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0011 -> 001000
   0100 -> 010000
   0101 -> 100000
Encoding state machine state[6:0] (in view: work.frame_fifo_read_Z4(verilog))
original code -> new code
   0000 -> 0000001
   0001 -> 0000010
   0010 -> 0000100
   0011 -> 0001000
   0100 -> 0010000
   0101 -> 0100000
   0110 -> 1000000
Encoding state machine state[2:0] (in view: work.image_processing(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
Encoding state machine state[10:0] (in view: work.ipsl_ddrphy_reset_ctrl(verilog))
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   0101 -> 00000100000
   0110 -> 00001000000
   0111 -> 00010000000
   1000 -> 00100000000
   1001 -> 01000000000
   1010 -> 10000000000
Encoding state machine state[3:0] (in view: work.ipsl_ddrphy_dll_update_ctrl(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_ddrphy_dll_update_ctrl.v:36:0:36:6:@N:MO225:@XP_MSG">ipsl_ddrphy_dll_update_ctrl.v(36)</a><!@TM:1605339375> | There are no possible illegal states for state machine state[3:0] (in view: work.ipsl_ddrphy_dll_update_ctrl(verilog)); safe FSM implementation is not required.
Encoding state machine state[1:0] (in view: work.ipsl_ddrphy_update_ctrl_16BIT_2s_0s_1s_2s_3s_1(verilog))
original code -> new code
   00 -> 0
   10 -> 1
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_ddrphy_update_ctrl.v:293:0:293:6:@N:MO225:@XP_MSG">ipsl_ddrphy_update_ctrl.v(293)</a><!@TM:1605339375> | There are no possible illegal states for state machine state[1:0] (in view: work.ipsl_ddrphy_update_ctrl_16BIT_2s_0s_1s_2s_3s_1(verilog)); safe FSM implementation is not required.
Encoding state machine wr_state[6:0] (in view: work.aq_axi_master(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine rd_state[5:0] (in view: work.aq_axi_master(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine wr_state[6:0] (in view: work.aq_axi_master_0(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine rd_state[5:0] (in view: work.aq_axi_master_0(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000

Starting clock optimization phase (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 253MB peak: 253MB)

@N:<a href="@N:MF578:@XP_HELP">MF578</a> : <!@TM:1605339375> | Incompatible asynchronous control logic preventing generated clock conversion. 

Finished clock optimization phase (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 254MB peak: 254MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 254MB peak: 255MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 256MB peak: 256MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 256MB peak: 256MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                                                        Requested     Requested     Clock        Clock                    Clock
Level     Clock                                                        Frequency     Period        Type         Group                    Load 
----------------------------------------------------------------------------------------------------------------------------------------------
0 -       coms_pclk                                                    100.0 MHz     10.000        declared     default_clkgroup         4224 
                                                                                                                                              
0 -       sys_clk                                                      50.0 MHz      20.000        declared     default_clkgroup         141  
                                                                                                                                              
0 -       System                                                       1.0 MHz       1000.000      system       system_clkgroup          1    
                                                                                                                                              
0 -       pll_50_400|clkout3_inferred_clock                            1.0 MHz       1000.000      inferred     Inferred_clkgroup_1      1057 
                                                                                                                                              
0 -       video_pll|clkout0_inferred_clock                             1.0 MHz       1000.000      inferred     Inferred_clkgroup_0      359  
                                                                                                                                              
0 -       pll_50_400|clkout1_inferred_clock                            1.0 MHz       1000.000      inferred     Inferred_clkgroup_2      147  
                                                                                                                                              
0 -       video_pll|clkout1_inferred_clock                             1.0 MHz       1000.000      inferred     Inferred_clkgroup_72     59   
                                                                                                                                              
0 -       ipsl_phy_io_Z5|ioclk_01_inferred_clock                       1.0 MHz       1000.000      inferred     Inferred_clkgroup_5      19   
                                                                                                                                              
0 -       ipsl_phy_io_Z5|dqs_ca_clk_r_03_inferred_clock                1.0 MHz       1000.000      inferred     Inferred_clkgroup_50     12   
                                                                                                                                              
0 -       ipsl_phy_io_Z5|dqs_clkw_ca_03_inferred_clock                 1.0 MHz       1000.000      inferred     Inferred_clkgroup_52     12   
                                                                                                                                              
0 -       ipsl_phy_io_Z5|dqs0_clk_r_inferred_clock                     1.0 MHz       1000.000      inferred     Inferred_clkgroup_11     10   
                                                                                                                                              
0 -       ipsl_phy_io_Z5|dqs1_clk_r_inferred_clock                     1.0 MHz       1000.000      inferred     Inferred_clkgroup_38     10   
                                                                                                                                              
0 -       ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock      1.0 MHz       1000.000      inferred     Inferred_clkgroup_71     9    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|dqs_ca_clk_r_01_inferred_clock                1.0 MHz       1000.000      inferred     Inferred_clkgroup_25     9    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|dqs_clkw290_0_inferred_clock                  1.0 MHz       1000.000      inferred     Inferred_clkgroup_13     9    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|dqs_clkw290_1_inferred_clock                  1.0 MHz       1000.000      inferred     Inferred_clkgroup_39     9    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|dqs_clkw_ca_01_inferred_clock                 1.0 MHz       1000.000      inferred     Inferred_clkgroup_27     9    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|dqs_90_0_inferred_clock                       1.0 MHz       1000.000      inferred     Inferred_clkgroup_15     8    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|dqs_90_1_inferred_clock                       1.0 MHz       1000.000      inferred     Inferred_clkgroup_37     8    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|dqs_ca_clk_r_04_inferred_clock                1.0 MHz       1000.000      inferred     Inferred_clkgroup_64     5    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|dqs_clkw_ca_04_inferred_clock                 1.0 MHz       1000.000      inferred     Inferred_clkgroup_66     5    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|IOCLK_DIV_inferred_clock                      1.0 MHz       1000.000      inferred     Inferred_clkgroup_3      2    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[3]              1.0 MHz       1000.000      inferred     Inferred_clkgroup_14     2    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[4]              1.0 MHz       1000.000      inferred     Inferred_clkgroup_16     2    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[5]              1.0 MHz       1000.000      inferred     Inferred_clkgroup_17     2    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[6]              1.0 MHz       1000.000      inferred     Inferred_clkgroup_18     2    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[7]              1.0 MHz       1000.000      inferred     Inferred_clkgroup_19     2    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[10]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_22     2    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[11]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_23     2    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[12]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_24     2    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[27]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_36     2    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[28]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_40     2    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[29]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_41     2    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[32]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_44     2    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[33]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_45     2    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[34]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_46     2    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[35]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_47     2    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[36]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_48     2    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|ioclk_02_inferred_clock                       1.0 MHz       1000.000      inferred     Inferred_clkgroup_9      2    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[2]              1.0 MHz       1000.000      inferred     Inferred_clkgroup_12     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[9]              1.0 MHz       1000.000      inferred     Inferred_clkgroup_20     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[17]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_26     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[18]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_28     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[19]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_29     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[20]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_30     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[21]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_31     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[22]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_32     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[23]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_33     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[24]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_34     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[25]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_35     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[31]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_42     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[37]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_49     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[40]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_51     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[41]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_53     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[42]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_54     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[43]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_55     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[44]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_56     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[45]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_57     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[46]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_58     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[47]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_59     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[48]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_60     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[49]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_61     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[51]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_62     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[52]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_63     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[55]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_65     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[56]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_67     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[57]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_68     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[58]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_69     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[59]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_70     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_dqs_clk_regional_inferred_clock[0]     1.0 MHz       1000.000      inferred     Inferred_clkgroup_4      1    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_dqs_clk_regional_inferred_clock[1]     1.0 MHz       1000.000      inferred     Inferred_clkgroup_6      1    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_dqs_clk_regional_inferred_clock[2]     1.0 MHz       1000.000      inferred     Inferred_clkgroup_7      1    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_dqs_clk_regional_inferred_clock[3]     1.0 MHz       1000.000      inferred     Inferred_clkgroup_8      1    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|buffer_dqs_clk_regional_inferred_clock[4]     1.0 MHz       1000.000      inferred     Inferred_clkgroup_10     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|dqs_clkw_0_inferred_clock                     1.0 MHz       1000.000      inferred     Inferred_clkgroup_21     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z5|dqs_clkw_1_inferred_clock                     1.0 MHz       1000.000      inferred     Inferred_clkgroup_43     1    
==============================================================================================================================================



Clock Load Summary
***********************

                                                             Clock     Source                                                                                             Clock Pin                                                                                                  Non-clock Pin                                                                   Non-clock Pin
Clock                                                        Load      Pin                                                                                                Seq Example                                                                                                Seq Example                                                                     Comb Example 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
coms_pclk                                                    4224      cmos_pclk(port)                                                                                    frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_16o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wrptr2[12:0].C     -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
sys_clk                                                      141       sys_clk(port)                                                                                      i2c_config_m0.lut_index[9:0].C                                                                             -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
System                                                       1         -                                                                                                  u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc.ACLK_0                                                       -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
pll_50_400|clkout3_inferred_clock                            1057      u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1.CLKOUT3(GTP_PLL_E1)                                         u_aq_axi_master_m2.reg_r_last.C                                                                            -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
video_pll|clkout0_inferred_clock                             359       video_pll_m0.u_pll_e1.CLKOUT0(GTP_PLL_E1)                                                          Char_Pic_Disply_inst.de_d0.C                                                                               -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
pll_50_400|clkout1_inferred_clock                            147       u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1.CLKOUT1(GTP_PLL_E1)                                         u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc.PCLK                                                         -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
video_pll|clkout1_inferred_clock                             59        video_pll_m0.u_pll_e1.CLKOUT1(GTP_PLL_E1)                                                          dvi_encoder_m0.serdes_4b_10to1_m0.gtp_ogddr0.SERCLK                                                        -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|ioclk_01_inferred_clock                       19        u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ioclkbuf01_dut.CLKOUT(GTP_IOCLKBUF)            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.CLKA                                          -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|dqs_ca_clk_r_03_inferred_clock                12        u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs3_dut.RCLK(GTP_DDC_E1)                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr40_dut.SERCLK                                  -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|dqs_clkw_ca_03_inferred_clock                 12        u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs3_dut.WCLK(GTP_DDC_E1)                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr40_dut.OCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|dqs0_clk_r_inferred_clock                     10        u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.RCLK(GTP_DDC_E1)                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr2_dut.SERCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|dqs1_clk_r_inferred_clock                     10        u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut.RCLK(GTP_DDC_E1)                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr27_dut.SERCLK                                  -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock      9         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_dll_update_ctrl.dll_update_n.Q[0](dffr)             u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step[7:0].C                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DLL_UPDATE_N     -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|dqs_ca_clk_r_01_inferred_clock                9         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_dut.RCLK(GTP_DDC_E1)                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr17_dut.SERCLK                                  -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|dqs_clkw290_0_inferred_clock                  9         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.WCLK_DELAY(GTP_DDC_E1)                u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr2_dut.OCLK                                     -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|dqs_clkw290_1_inferred_clock                  9         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut.WCLK_DELAY(GTP_DDC_E1)                u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr27_dut.OCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|dqs_clkw_ca_01_inferred_clock                 9         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_dut.WCLK(GTP_DDC_E1)                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr17_dut.OCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|dqs_90_0_inferred_clock                       8         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.DQSI_DELAY(GTP_DDC_E1)                u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut.ICLK                                     -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|dqs_90_1_inferred_clock                       8         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut.DQSI_DELAY(GTP_DDC_E1)                u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr27_dut.ICLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|dqs_ca_clk_r_04_inferred_clock                5         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut.RCLK(GTP_DDC_E1)                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr55_dut.SERCLK                                  -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|dqs_clkw_ca_04_inferred_clock                 5         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut.WCLK(GTP_DDC_E1)                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr55_dut.OCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|IOCLK_DIV_inferred_clock                      2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ioclkdiv_dut.CLKDIVOUT(GTP_IOCLKDIV)           u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc.CORE_DDRC_CORE_CLK                                           -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[3]              2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[3](GTP_DDRPHY)          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut.RCLK                                     -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[4]              2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[4](GTP_DDRPHY)          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr4_dut.RCLK                                     -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[5]              2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[5](GTP_DDRPHY)          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr5_dut.RCLK                                     -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[6]              2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[6](GTP_DDRPHY)          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr6_dut.RCLK                                     -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[7]              2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[7](GTP_DDRPHY)          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr7_dut.RCLK                                     -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[10]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[10](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr10_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[11]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[11](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr11_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[12]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[12](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr12_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[27]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[27](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr27_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[28]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[28](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr28_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[29]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[29](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr29_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[32]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[32](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr32_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[33]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[33](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr33_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[34]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[34](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr34_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[35]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[35](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr35_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[36]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[36](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr36_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|ioclk_02_inferred_clock                       2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ioclkbuf02_dut.CLKOUT(GTP_IOCLKBUF)            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs3_dut.CLKA                                          -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[2]              1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[2](GTP_DDRPHY)          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr2_dut.RCLK                                     -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[9]              1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[9](GTP_DDRPHY)          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr9_dut.RCLK                                     -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[17]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[17](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr17_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[18]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[18](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr18_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[19]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[19](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr19_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[20]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[20](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr20_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[21]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[21](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr21_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[22]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[22](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr22_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[23]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[23](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr23_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[24]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[24](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr24_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[25]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[25](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[31]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[31](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr31_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[37]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[37](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[40]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[40](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr40_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[41]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[41](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr41_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[42]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[42](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr42_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[43]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[43](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr43_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[44]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[44](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr44_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[45]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[45](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr45_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[46]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[46](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr46_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[47]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[47](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr47_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[48]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[48](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr48_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[49]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[49](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr49_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[51]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[51](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr51_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[52]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[52](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[55]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[55](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr55_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[56]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[56](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr56_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[57]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[57](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr57_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[58]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[58](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr58_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[59]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[59](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_dqs_clk_regional_inferred_clock[0]     1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[0](GTP_DDRPHY)     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.CLKB                                          -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_dqs_clk_regional_inferred_clock[1]     1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[1](GTP_DDRPHY)     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_dut.CLKB                                          -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_dqs_clk_regional_inferred_clock[2]     1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[2](GTP_DDRPHY)     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut.CLKB                                          -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_dqs_clk_regional_inferred_clock[3]     1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[3](GTP_DDRPHY)     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs3_dut.CLKB                                          -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|buffer_dqs_clk_regional_inferred_clock[4]     1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[4](GTP_DDRPHY)     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut.CLKB                                          -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|dqs_clkw_0_inferred_clock                     1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.WCLK(GTP_DDC_E1)                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr9_dut.OCLK                                     -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                  
ipsl_phy_io_Z5|dqs_clkw_1_inferred_clock                     1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut.WCLK(GTP_DDC_E1)                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr31_dut.OCLK                                    -                                                                               -            
==================================================================================================================================================================================================================================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT531:@XP_HELP">MT531</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_hmemc_ddrc_top.v:337:9:337:15:@W:MT531:@XP_MSG">ipsl_hmemc_ddrc_top.v(337)</a><!@TM:1605339375> | Found signal identified as System clock which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\dvi_tx\encode.v:108:2:108:8:@W:MT529:@XP_MSG">encode.v(108)</a><!@TM:1605339375> | Found inferred clock video_pll|clkout0_inferred_clock which controls 359 sequential elements including dvi_encoder_m0.encb.n0q_m[3:1]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v:826:10:826:22:@W:MT529:@XP_MSG">ipml_sdpram_v1_4_afifo_16i_16o_512.v(826)</a><!@TM:1605339375> | Found inferred clock pll_50_400|clkout3_inferred_clock which controls 1057 sequential elements including frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_16o_512.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[3\]\.U_GTP_DRM18K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_ddrphy_reset_ctrl.v:52:0:52:6:@W:MT529:@XP_MSG">ipsl_ddrphy_reset_ctrl.v(52)</a><!@TM:1605339375> | Found inferred clock pll_50_400|clkout1_inferred_clock which controls 147 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_ddrphy_reset_ctrl.state[10]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:960:6:960:16:@W:MT529:@XP_MSG">ipsl_phy_io.v(960)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|IOCLK_DIV_inferred_clock which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1134:5:1134:13:@W:MT529:@XP_MSG">ipsl_phy_io.v(1134)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_dqs_clk_regional_inferred_clock[0] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1956:12:1956:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(1956)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|ioclk_01_inferred_clock which controls 19 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr36_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1171:13:1171:21:@W:MT529:@XP_MSG">ipsl_phy_io.v(1171)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_dqs_clk_regional_inferred_clock[1] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1211:6:1211:14:@W:MT529:@XP_MSG">ipsl_phy_io.v(1211)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_dqs_clk_regional_inferred_clock[2] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1248:13:1248:21:@W:MT529:@XP_MSG">ipsl_phy_io.v(1248)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_dqs_clk_regional_inferred_clock[3] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs3_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1285:13:1285:21:@W:MT529:@XP_MSG">ipsl_phy_io.v(1285)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|ioclk_02_inferred_clock which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1285:13:1285:21:@W:MT529:@XP_MSG">ipsl_phy_io.v(1285)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_dqs_clk_regional_inferred_clock[4] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1597:12:1597:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(1597)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|dqs0_clk_r_inferred_clock which controls 10 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr12_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1332:12:1332:25:@W:MT529:@XP_MSG">ipsl_phy_io.v(1332)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[2] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr2_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1597:12:1597:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(1597)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|dqs_clkw290_0_inferred_clock which controls 9 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr12_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1363:12:1363:25:@W:MT529:@XP_MSG">ipsl_phy_io.v(1363)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[3] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr3_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1586:12:1586:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(1586)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|dqs_90_0_inferred_clock which controls 8 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr12_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1395:12:1395:25:@W:MT529:@XP_MSG">ipsl_phy_io.v(1395)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[4] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr4_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1426:12:1426:25:@W:MT529:@XP_MSG">ipsl_phy_io.v(1426)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[5] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr5_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1458:12:1458:25:@W:MT529:@XP_MSG">ipsl_phy_io.v(1458)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[6] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr6_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1489:12:1489:25:@W:MT529:@XP_MSG">ipsl_phy_io.v(1489)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[7] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr7_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1502:12:1502:25:@W:MT529:@XP_MSG">ipsl_phy_io.v(1502)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[9] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr9_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1502:12:1502:25:@W:MT529:@XP_MSG">ipsl_phy_io.v(1502)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|dqs_clkw_0_inferred_clock which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr9_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1534:12:1534:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(1534)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[10] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr10_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1565:12:1565:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(1565)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[11] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr11_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1597:12:1597:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(1597)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[12] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr12_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1700:12:1700:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(1700)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|dqs_ca_clk_r_01_inferred_clock which controls 9 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1609:12:1609:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(1609)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[17] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr17_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1700:12:1700:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(1700)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|dqs_clkw_ca_01_inferred_clock which controls 9 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1621:12:1621:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(1621)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[18] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr18_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1632:12:1632:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(1632)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[19] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr19_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1644:12:1644:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(1644)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[20] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr20_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1655:12:1655:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(1655)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[21] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr21_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1666:12:1666:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(1666)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[22] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr22_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1677:12:1677:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(1677)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[23] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr23_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1689:12:1689:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(1689)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[24] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr24_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1700:12:1700:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(1700)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[25] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1733:12:1733:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(1733)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[27] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr27_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1956:12:1956:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(1956)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|dqs_90_1_inferred_clock which controls 8 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr36_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1978:12:1978:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(1978)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|dqs1_clk_r_inferred_clock which controls 10 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1978:12:1978:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(1978)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|dqs_clkw290_1_inferred_clock which controls 9 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1765:12:1765:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(1765)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[28] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr28_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1796:12:1796:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(1796)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[29] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr29_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1809:12:1809:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(1809)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[31] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr31_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1809:12:1809:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(1809)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|dqs_clkw_1_inferred_clock which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr31_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1841:12:1841:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(1841)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[32] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr32_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1872:12:1872:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(1872)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[33] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr33_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1904:12:1904:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(1904)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[34] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr34_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1935:12:1935:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(1935)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[35] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr35_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1967:12:1967:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(1967)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[36] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr36_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1978:12:1978:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(1978)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[37] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:2126:12:2126:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(2126)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|dqs_ca_clk_r_03_inferred_clock which controls 12 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:1993:12:1993:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(1993)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[40] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr40_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:2126:12:2126:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(2126)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|dqs_clkw_ca_03_inferred_clock which controls 12 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:2006:12:2006:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(2006)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[41] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr41_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:2020:12:2020:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(2020)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[42] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr42_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:2031:12:2031:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(2031)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[43] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr43_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:2045:12:2045:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(2045)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[44] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr44_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:2056:12:2056:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(2056)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[45] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr45_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:2068:12:2068:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(2068)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[46] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr46_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:2078:12:2078:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(2078)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[47] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr47_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:2090:12:2090:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(2090)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[48] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr48_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:2101:12:2101:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(2101)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[49] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr49_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:2114:12:2114:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(2114)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[51] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr51_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:2126:12:2126:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(2126)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[52] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:2187:12:2187:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(2187)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|dqs_ca_clk_r_04_inferred_clock which controls 5 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:2140:12:2140:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(2140)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[55] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr55_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:2187:12:2187:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(2187)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|dqs_clkw_ca_04_inferred_clock which controls 5 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:2152:12:2152:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(2152)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[56] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr56_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:2162:12:2162:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(2162)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[57] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr57_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:2174:12:2174:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(2174)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[58] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr58_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v:2187:12:2187:26:@W:MT529:@XP_MSG">ipsl_phy_io.v(2187)</a><!@TM:1605339375> | Found inferred clock ipsl_phy_io_Z5|buffer_clk_sys_inferred_clock[59] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\ddr3\rtl\ipsl_ddrphy_update_ctrl.v:54:0:54:6:@W:MT529:@XP_MSG">ipsl_ddrphy_update_ctrl.v(54)</a><!@TM:1605339375> | Found inferred clock ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock which controls 9 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\image_rotat_master\image\source\dvi_tx\serdes_4b_10to1.v:48:0:48:6:@W:MT529:@XP_MSG">serdes_4b_10to1.v(48)</a><!@TM:1605339375> | Found inferred clock video_pll|clkout1_inferred_clock which controls 59 sequential elements including dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



<a name=clockReport7></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

2 non-gated/non-generated clock tree(s) driving 4335 clock pin(s) of sequential element(s)
74 gated/generated clock tree(s) driving 1829 clock pin(s) of sequential element(s)
0 instances converted, 1829 sequential instances remain driven by gated/generated clocks

=================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                
-------------------------------------------------------------------------------------------------------
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:cmos_pclk@|E:cmos_write_req_gen_m0.write_req@|F:@syn_dgcc_clockid0_142==1@|M:ClockId_0_142 @XP_NAMES_BY_PROP">ClockId_0_142</a>     cmos_pclk           port                   4194       cmos_write_req_gen_m0.write_req
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:sys_clk@|E:i2c_config_m0.state[1]@|F:@syn_dgcc_clockid0_143==1@|M:ClockId_0_143 @XP_NAMES_BY_PROP">ClockId_0_143</a>     sys_clk             port                   141        i2c_config_m0.state[1]         
=======================================================================================================
======================================================================================================================== Gated/Generated Clocks ========================================================================================================================
Clock Tree ID     Driving Element                                                                        Drive Element Type     Unconverted Fanout     Sample Instance                                                                   Explanation                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:video_pll_m0.u_pll_e1.CLKOUT0@|E:Char_Pic_Disply_inst.vout_data[23:0]@|F:@syn_dgcc_clockid0_1==1@|M:ClockId_0_1 @XP_NAMES_BY_PROP">ClockId_0_1</a>       video_pll_m0.u_pll_e1.CLKOUT0                                                          GTP_PLL_E1             359                    Char_Pic_Disply_inst.vout_data[23:0]                                              Black box on clock path        
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1.CLKOUT3@|E:u_aq_axi_master_m2.rd_state[5]@|F:@syn_dgcc_clockid0_2==1@|M:ClockId_0_2 @XP_NAMES_BY_PROP">ClockId_0_2</a>       u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1.CLKOUT3                                         GTP_PLL_E1             1057                   u_aq_axi_master_m2.rd_state[5]                                                    Black box on clock path        
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1.CLKOUT1@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc@|F:@syn_dgcc_clockid0_4==1@|M:ClockId_0_4 @XP_NAMES_BY_PROP">ClockId_0_4</a>       u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1.CLKOUT1                                         GTP_PLL_E1             147                    u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                                     Black box on clock path        
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.aclk_0.O[0]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc@|F:@syn_dgcc_clockid0_5==1@|M:ClockId_0_5 @XP_NAMES_BY_PROP">ClockId_0_5</a>       u_ipsl_hmemc_top.aclk_0.O[0]                                                           variable               1                      u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                                     Black box on clock path        
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ioclkdiv_dut.CLKDIVOUT@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut@|F:@syn_dgcc_clockid0_7==1@|M:ClockId_0_7 @XP_NAMES_BY_PROP">ClockId_0_7</a>       u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ioclkdiv_dut.CLKDIVOUT             GTP_IOCLKDIV           2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut                    Black box on clock path        
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut.WCLK@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut@|F:@syn_dgcc_clockid0_8==1@|M:ClockId_0_8 @XP_NAMES_BY_PROP">ClockId_0_8</a>       u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut.WCLK                      GTP_DDC_E1             5                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[59]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut@|F:@syn_dgcc_clockid0_10==1@|M:ClockId_0_10 @XP_NAMES_BY_PROP">ClockId_0_10</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[59]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut.RCLK@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut@|F:@syn_dgcc_clockid0_12==1@|M:ClockId_0_12 @XP_NAMES_BY_PROP">ClockId_0_12</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut.RCLK                      GTP_DDC_E1             5                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[58]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr58_dut@|F:@syn_dgcc_clockid0_14==1@|M:ClockId_0_14 @XP_NAMES_BY_PROP">ClockId_0_14</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[58]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr58_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[57]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr57_dut@|F:@syn_dgcc_clockid0_16==1@|M:ClockId_0_16 @XP_NAMES_BY_PROP">ClockId_0_16</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[57]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr57_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[56]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr56_dut@|F:@syn_dgcc_clockid0_18==1@|M:ClockId_0_18 @XP_NAMES_BY_PROP">ClockId_0_18</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[56]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr56_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[55]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr55_dut@|F:@syn_dgcc_clockid0_20==1@|M:ClockId_0_20 @XP_NAMES_BY_PROP">ClockId_0_20</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[55]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr55_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs3_dut.WCLK@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut@|F:@syn_dgcc_clockid0_22==1@|M:ClockId_0_22 @XP_NAMES_BY_PROP">ClockId_0_22</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs3_dut.WCLK                      GTP_DDC_E1             12                     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[52]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut@|F:@syn_dgcc_clockid0_24==1@|M:ClockId_0_24 @XP_NAMES_BY_PROP">ClockId_0_24</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[52]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs3_dut.RCLK@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut@|F:@syn_dgcc_clockid0_26==1@|M:ClockId_0_26 @XP_NAMES_BY_PROP">ClockId_0_26</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs3_dut.RCLK                      GTP_DDC_E1             12                     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[51]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr51_dut@|F:@syn_dgcc_clockid0_28==1@|M:ClockId_0_28 @XP_NAMES_BY_PROP">ClockId_0_28</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[51]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr51_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[49]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr49_dut@|F:@syn_dgcc_clockid0_30==1@|M:ClockId_0_30 @XP_NAMES_BY_PROP">ClockId_0_30</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[49]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr49_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[48]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr48_dut@|F:@syn_dgcc_clockid0_32==1@|M:ClockId_0_32 @XP_NAMES_BY_PROP">ClockId_0_32</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[48]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr48_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[47]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr47_dut@|F:@syn_dgcc_clockid0_34==1@|M:ClockId_0_34 @XP_NAMES_BY_PROP">ClockId_0_34</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[47]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr47_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[46]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr46_dut@|F:@syn_dgcc_clockid0_36==1@|M:ClockId_0_36 @XP_NAMES_BY_PROP">ClockId_0_36</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[46]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr46_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[45]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr45_dut@|F:@syn_dgcc_clockid0_38==1@|M:ClockId_0_38 @XP_NAMES_BY_PROP">ClockId_0_38</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[45]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr45_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[44]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr44_dut@|F:@syn_dgcc_clockid0_40==1@|M:ClockId_0_40 @XP_NAMES_BY_PROP">ClockId_0_40</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[44]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr44_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[43]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr43_dut@|F:@syn_dgcc_clockid0_42==1@|M:ClockId_0_42 @XP_NAMES_BY_PROP">ClockId_0_42</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[43]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr43_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[42]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr42_dut@|F:@syn_dgcc_clockid0_44==1@|M:ClockId_0_44 @XP_NAMES_BY_PROP">ClockId_0_44</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[42]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr42_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[41]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr41_dut@|F:@syn_dgcc_clockid0_46==1@|M:ClockId_0_46 @XP_NAMES_BY_PROP">ClockId_0_46</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[41]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr41_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[40]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr40_dut@|F:@syn_dgcc_clockid0_48==1@|M:ClockId_0_48 @XP_NAMES_BY_PROP">ClockId_0_48</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[40]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr40_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut.WCLK_DELAY@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut@|F:@syn_dgcc_clockid0_50==1@|M:ClockId_0_50 @XP_NAMES_BY_PROP">ClockId_0_50</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut.WCLK_DELAY                GTP_DDC_E1             9                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[37]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut@|F:@syn_dgcc_clockid0_52==1@|M:ClockId_0_52 @XP_NAMES_BY_PROP">ClockId_0_52</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[37]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut.RCLK@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut@|F:@syn_dgcc_clockid0_54==1@|M:ClockId_0_54 @XP_NAMES_BY_PROP">ClockId_0_54</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut.RCLK                      GTP_DDC_E1             10                     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[36]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr36_dut@|F:@syn_dgcc_clockid0_56==1@|M:ClockId_0_56 @XP_NAMES_BY_PROP">ClockId_0_56</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[36]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr36_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ioclkbuf01_dut.CLKOUT@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr36_dut@|F:@syn_dgcc_clockid0_58==1@|M:ClockId_0_58 @XP_NAMES_BY_PROP">ClockId_0_58</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ioclkbuf01_dut.CLKOUT              GTP_IOCLKBUF           19                     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr36_dut                Black box on clock path        
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut.DQSI_DELAY@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr36_dut@|F:@syn_dgcc_clockid0_59==1@|M:ClockId_0_59 @XP_NAMES_BY_PROP">ClockId_0_59</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut.DQSI_DELAY                GTP_DDC_E1             8                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr36_dut                Black box on clock path        
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[35]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr35_dut@|F:@syn_dgcc_clockid0_61==1@|M:ClockId_0_61 @XP_NAMES_BY_PROP">ClockId_0_61</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[35]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr35_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[34]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr34_dut@|F:@syn_dgcc_clockid0_63==1@|M:ClockId_0_63 @XP_NAMES_BY_PROP">ClockId_0_63</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[34]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr34_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[33]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr33_dut@|F:@syn_dgcc_clockid0_65==1@|M:ClockId_0_65 @XP_NAMES_BY_PROP">ClockId_0_65</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[33]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr33_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[32]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr32_dut@|F:@syn_dgcc_clockid0_67==1@|M:ClockId_0_67 @XP_NAMES_BY_PROP">ClockId_0_67</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[32]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr32_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut.WCLK@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr31_dut@|F:@syn_dgcc_clockid0_69==1@|M:ClockId_0_69 @XP_NAMES_BY_PROP">ClockId_0_69</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut.WCLK                      GTP_DDC_E1             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr31_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[31]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr31_dut@|F:@syn_dgcc_clockid0_71==1@|M:ClockId_0_71 @XP_NAMES_BY_PROP">ClockId_0_71</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[31]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr31_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[29]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr29_dut@|F:@syn_dgcc_clockid0_73==1@|M:ClockId_0_73 @XP_NAMES_BY_PROP">ClockId_0_73</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[29]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr29_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[28]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr28_dut@|F:@syn_dgcc_clockid0_75==1@|M:ClockId_0_75 @XP_NAMES_BY_PROP">ClockId_0_75</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[28]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr28_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[27]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr27_dut@|F:@syn_dgcc_clockid0_77==1@|M:ClockId_0_77 @XP_NAMES_BY_PROP">ClockId_0_77</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[27]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr27_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_dut.WCLK@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut@|F:@syn_dgcc_clockid0_79==1@|M:ClockId_0_79 @XP_NAMES_BY_PROP">ClockId_0_79</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_dut.WCLK                      GTP_DDC_E1             9                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[25]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut@|F:@syn_dgcc_clockid0_81==1@|M:ClockId_0_81 @XP_NAMES_BY_PROP">ClockId_0_81</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[25]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_dut.RCLK@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut@|F:@syn_dgcc_clockid0_83==1@|M:ClockId_0_83 @XP_NAMES_BY_PROP">ClockId_0_83</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_dut.RCLK                      GTP_DDC_E1             9                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[24]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr24_dut@|F:@syn_dgcc_clockid0_85==1@|M:ClockId_0_85 @XP_NAMES_BY_PROP">ClockId_0_85</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[24]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr24_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[23]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr23_dut@|F:@syn_dgcc_clockid0_87==1@|M:ClockId_0_87 @XP_NAMES_BY_PROP">ClockId_0_87</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[23]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr23_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[22]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr22_dut@|F:@syn_dgcc_clockid0_89==1@|M:ClockId_0_89 @XP_NAMES_BY_PROP">ClockId_0_89</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[22]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr22_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[21]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr21_dut@|F:@syn_dgcc_clockid0_91==1@|M:ClockId_0_91 @XP_NAMES_BY_PROP">ClockId_0_91</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[21]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr21_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[20]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr20_dut@|F:@syn_dgcc_clockid0_93==1@|M:ClockId_0_93 @XP_NAMES_BY_PROP">ClockId_0_93</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[20]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr20_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[19]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr19_dut@|F:@syn_dgcc_clockid0_95==1@|M:ClockId_0_95 @XP_NAMES_BY_PROP">ClockId_0_95</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[19]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr19_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[18]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr18_dut@|F:@syn_dgcc_clockid0_97==1@|M:ClockId_0_97 @XP_NAMES_BY_PROP">ClockId_0_97</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[18]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr18_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[17]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr17_dut@|F:@syn_dgcc_clockid0_99==1@|M:ClockId_0_99 @XP_NAMES_BY_PROP">ClockId_0_99</a>      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[17]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr17_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.WCLK_DELAY@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr12_dut@|F:@syn_dgcc_clockid0_101==1@|M:ClockId_0_101 @XP_NAMES_BY_PROP">ClockId_0_101</a>     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.WCLK_DELAY                GTP_DDC_E1             9                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr12_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[12]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr12_dut@|F:@syn_dgcc_clockid0_103==1@|M:ClockId_0_103 @XP_NAMES_BY_PROP">ClockId_0_103</a>     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[12]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr12_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.RCLK@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr12_dut@|F:@syn_dgcc_clockid0_105==1@|M:ClockId_0_105 @XP_NAMES_BY_PROP">ClockId_0_105</a>     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.RCLK                      GTP_DDC_E1             10                     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr12_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.DQSI_DELAY@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr12_dut@|F:@syn_dgcc_clockid0_107==1@|M:ClockId_0_107 @XP_NAMES_BY_PROP">ClockId_0_107</a>     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.DQSI_DELAY                GTP_DDC_E1             8                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr12_dut                Black box on clock path        
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[11]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr11_dut@|F:@syn_dgcc_clockid0_109==1@|M:ClockId_0_109 @XP_NAMES_BY_PROP">ClockId_0_109</a>     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[11]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr11_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[10]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr10_dut@|F:@syn_dgcc_clockid0_111==1@|M:ClockId_0_111 @XP_NAMES_BY_PROP">ClockId_0_111</a>     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[10]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr10_dut                Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.WCLK@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr9_dut@|F:@syn_dgcc_clockid0_113==1@|M:ClockId_0_113 @XP_NAMES_BY_PROP">ClockId_0_113</a>     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.WCLK                      GTP_DDC_E1             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr9_dut                 Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[9]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr9_dut@|F:@syn_dgcc_clockid0_115==1@|M:ClockId_0_115 @XP_NAMES_BY_PROP">ClockId_0_115</a>     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[9]          GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr9_dut                 Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[7]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr7_dut@|F:@syn_dgcc_clockid0_117==1@|M:ClockId_0_117 @XP_NAMES_BY_PROP">ClockId_0_117</a>     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[7]          GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr7_dut                 Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[6]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr6_dut@|F:@syn_dgcc_clockid0_119==1@|M:ClockId_0_119 @XP_NAMES_BY_PROP">ClockId_0_119</a>     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[6]          GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr6_dut                 Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[5]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr5_dut@|F:@syn_dgcc_clockid0_121==1@|M:ClockId_0_121 @XP_NAMES_BY_PROP">ClockId_0_121</a>     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[5]          GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr5_dut                 Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[4]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr4_dut@|F:@syn_dgcc_clockid0_123==1@|M:ClockId_0_123 @XP_NAMES_BY_PROP">ClockId_0_123</a>     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[4]          GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr4_dut                 Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[3]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr3_dut@|F:@syn_dgcc_clockid0_125==1@|M:ClockId_0_125 @XP_NAMES_BY_PROP">ClockId_0_125</a>     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[3]          GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr3_dut                 Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[2]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr2_dut@|F:@syn_dgcc_clockid0_127==1@|M:ClockId_0_127 @XP_NAMES_BY_PROP">ClockId_0_127</a>     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[2]          GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr2_dut                 Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ioclkbuf02_dut.CLKOUT@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut@|F:@syn_dgcc_clockid0_129==1@|M:ClockId_0_129 @XP_NAMES_BY_PROP">ClockId_0_129</a>     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ioclkbuf02_dut.CLKOUT              GTP_IOCLKBUF           2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut                      Black box on clock path        
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[4]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut@|F:@syn_dgcc_clockid0_130==1@|M:ClockId_0_130 @XP_NAMES_BY_PROP">ClockId_0_130</a>     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[4]     GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut                      Black box on clock path        
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[3]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs3_dut@|F:@syn_dgcc_clockid0_132==1@|M:ClockId_0_132 @XP_NAMES_BY_PROP">ClockId_0_132</a>     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[3]     GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs3_dut                      Black box on clock path        
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[2]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut@|F:@syn_dgcc_clockid0_134==1@|M:ClockId_0_134 @XP_NAMES_BY_PROP">ClockId_0_134</a>     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[2]     GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut                      Black box on clock path        
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[1]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_dut@|F:@syn_dgcc_clockid0_136==1@|M:ClockId_0_136 @XP_NAMES_BY_PROP">ClockId_0_136</a>     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[1]     GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_dut                      Black box on clock path        
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[0]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut@|F:@syn_dgcc_clockid0_138==1@|M:ClockId_0_138 @XP_NAMES_BY_PROP">ClockId_0_138</a>     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[0]     GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut                      Black box on clock path        
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_dll_update_ctrl.dll_update_n.Q[0]@|E:u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step[7:0]@|F:@syn_dgcc_clockid0_140==1@|M:ClockId_0_140 @XP_NAMES_BY_PROP">ClockId_0_140</a>     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_dll_update_ctrl.dll_update_n.Q[0]       dffr                   8                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step[7:0]     Clock source is invalid for GCC
<a href="@|L:E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\synplify_prem.srm@|S:video_pll_m0.u_pll_e1.CLKOUT1@|E:dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2:0]@|F:@syn_dgcc_clockid0_144==1@|M:ClockId_0_144 @XP_NAMES_BY_PROP">ClockId_0_144</a>     video_pll_m0.u_pll_e1.CLKOUT1                                                          GTP_PLL_E1             59                     dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2:0]                                  Black box on clock path        
========================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1605339375> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="e:\image_rotat_master\image\source\sources_1\top.v:7:21:7:28:@N:MO111:@XP_MSG">top.v(7)</a><!@TM:1605339375> | Tristate driver uart_tx (in view: work.top(verilog)) on net uart_tx (in view: work.top(verilog)) has its enable tied to GND.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1605339375> | Writing default property annotation file E:\Image_Rotat_master\Image\synthesize\synplify_impl\synplify.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 248MB peak: 256MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 253MB peak: 256MB)


Finished constraint checker (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 259MB peak: 259MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 167MB peak: 259MB)

Process took 0h:00m:07s realtime, 0h:00m:07s cputime
# Sat Nov 14 15:36:15 2020

###########################################################]

</pre></samp></body></html>
