	component sys is
		port (
			clk_clk                            : in  std_logic                     := 'X';             -- clk
			master_0_master_reset_reset        : out std_logic;                                        -- reset
			pio_in_external_connection_export  : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			pio_out_external_connection_export : out std_logic_vector(31 downto 0);                    -- export
			pulpino_0_config_testmode_i        : in  std_logic                     := 'X';             -- testmode_i
			pulpino_0_config_fetch_enable_i    : in  std_logic                     := 'X';             -- fetch_enable_i
			pulpino_0_config_clock_gating_i    : in  std_logic                     := 'X';             -- clock_gating_i
			pulpino_0_config_boot_addr_i       : in  std_logic_vector(31 downto 0) := (others => 'X'); -- boot_addr_i
			reset_reset_n                      : in  std_logic                     := 'X'              -- reset_n
		);
	end component sys;

