/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Dec  4 13:59:03 2014
 *                 Full Compile MD5 Checksum  7f8620d6db569529bdb0529f9fa1fcf2
 *                     (minus title and desc)
 *                 MD5 Checksum               48c8fdf2af4291bac0fa2b0d5245d05c
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15262
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_RAAGA_DSP_MISC_1_H__
#define BCHP_RAAGA_DSP_MISC_1_H__

/***************************************************************************
 *RAAGA_DSP_MISC_1 - Raaga DSP MISC Registers
 ***************************************************************************/
#define BCHP_RAAGA_DSP_MISC_1_REVISION           0x00d20000 /* [RO] Audio DSP System Revision Register */
#define BCHP_RAAGA_DSP_MISC_1_SOFT_INIT          0x00d20004 /* [RW] Audio DSP System Soft Reset Control */
#define BCHP_RAAGA_DSP_MISC_1_CORE_ID            0x00d20008 /* [RO] DSP Core ID */
#define BCHP_RAAGA_DSP_MISC_1_PROC_ID            0x00d2000c /* [RO] DSP Processor ID */
#define BCHP_RAAGA_DSP_MISC_1_FP_INTG_TEST_0     0x00d20010 /* [RW] FP Integration test register */
#define BCHP_RAAGA_DSP_MISC_1_FP_INTG_TEST_1     0x00d20014 /* [RW] FP Integration test register */
#define BCHP_RAAGA_DSP_MISC_1_FP_INTG_TEST_2     0x00d20018 /* [RW] FP Integration test register */
#define BCHP_RAAGA_DSP_MISC_1_FP_INTG_TEST_3     0x00d2001c /* [RW] FP Integration test register */
#define BCHP_RAAGA_DSP_MISC_1_SCRATCH_0          0x00d20020 /* [RW] Raaga Scratch register */
#define BCHP_RAAGA_DSP_MISC_1_SCRATCH_1          0x00d20024 /* [RW] Raaga Scratch register */
#define BCHP_RAAGA_DSP_MISC_1_SCRATCH_2          0x00d20028 /* [RW] Raaga Scratch register */
#define BCHP_RAAGA_DSP_MISC_1_SCRATCH_3          0x00d2002c /* [RW] Raaga Scratch register */
#define BCHP_RAAGA_DSP_MISC_1_MBIST_TM           0x00d20030 /* [RW] Audio DSP System MBIST Control */
#define BCHP_RAAGA_DSP_MISC_1_MISC_DBG_STATUS    0x00d2040c /* [RO] Misc module status reg */
#define BCHP_RAAGA_DSP_MISC_1_SOFTBIST_STATUS    0x00d2044c /* [RO] Softbist Status reg */

#endif /* #ifndef BCHP_RAAGA_DSP_MISC_1_H__ */

/* End of File */
