<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: cpukit/score/cpu/sparc64/include/rtems/score/cpu.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_cd198e36225ba3f41de97552050ac017.html">cpukit</a></li><li class="navelem"><a class="el" href="dir_de9e040fbb31a9f85c4a8e8e0a0eeca8.html">score</a></li><li class="navelem"><a class="el" href="dir_19f76e80a70030fb9c388ff4e4a84222.html">cpu</a></li><li class="navelem"><a class="el" href="dir_ca59ad49b63f65d78ad749ff7bc84c8e.html">sparc64</a></li><li class="navelem"><a class="el" href="dir_cee7af1851f54cb22ef28a8acee32df6.html">include</a></li><li class="navelem"><a class="el" href="dir_082b70b1227199d1157833a693b84d8b.html">rtems</a></li><li class="navelem"><a class="el" href="dir_5a583954b06d92e79b9c5e44ecfaacd8.html">score</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">cpu.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="sparc64_2include_2rtems_2score_2cpu_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *  COPYRIGHT (c) 1989-2006. On-Line Applications Research Corporation (OAR).</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *  This file is based on the SPARC cpu.h file. Modifications are made</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *  to support the SPARC64 processor.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *  COPYRIGHT (c) 2010. Gedare Bloom.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *  The license and distribution terms for this file may be</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *  found in the file LICENSE in this distribution or at</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *  http://www.rtems.org/license/LICENSE.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#ifndef _RTEMS_SCORE_CPU_H</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define _RTEMS_SCORE_CPU_H</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="basedefs_8h.html">rtems/score/basedefs.h</a>&gt;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="sparc64_8h.html">rtems/score/sparc64.h</a>&gt;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">/* conditional compilation parameters */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *  Does the CPU follow the simple vectored interrupt model?</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *  If TRUE, then RTEMS allocates the vector table it internally manages.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *  If FALSE, then the BSP is assumed to allocate and manage the vector</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> *  table</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> *  SPARC Specific Information:</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> *  XXX document implementation including references if appropriate</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define CPU_SIMPLE_VECTORED_INTERRUPTS TRUE</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> *  Does the RTEMS invoke the user&#39;s ISR with the vector number and</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> *  a pointer to the saved interrupt frame (1) or just the vector</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> *  number (0)?</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define CPU_ISR_PASSES_FRAME_POINTER FALSE</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"> *  Does the CPU have hardware floating point?</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"> *  If TRUE, then the FLOATING_POINT task attribute is supported.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"> *  If FALSE, then the FLOATING_POINT task attribute is ignored.</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#if ( SPARC_HAS_FPU == 1 )</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define CPU_HARDWARE_FP     TRUE</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define CPU_HARDWARE_FP     FALSE</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define CPU_SOFTWARE_FP     FALSE</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"> *  Are all tasks FLOATING_POINT tasks implicitly?</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"> *  If TRUE, then the FLOATING_POINT task attribute is assumed.</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"> *  If FALSE, then the FLOATING_POINT task attribute is followed.</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define CPU_ALL_TASKS_ARE_FP     FALSE</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"> *  Should the IDLE task have a floating point context?</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"> *  If TRUE, then the IDLE task is created as a FLOATING_POINT task</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"> *  and it has a floating point context which is switched in and out.</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"> *  If FALSE, then the IDLE task does not have a floating point context.</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define CPU_IDLE_TASK_IS_FP      FALSE</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> *  Should the saving of the floating point registers be deferred</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> *  until a context switch is made to another different floating point</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> *  task?</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> *  If TRUE, then the floating point context will not be stored until</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> *  necessary.  It will remain in the floating point registers and not</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> *  disturned until another floating point task is switched to.</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> *  If FALSE, then the floating point context is saved when a floating</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> *  point task is switched out and restored when the next floating point</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"> *  task is restored.  The state of the floating point registers between</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"> *  those two operations is not specified.</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define CPU_USE_DEFERRED_FP_SWITCH       TRUE</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define CPU_ENABLE_ROBUST_THREAD_DISPATCH FALSE</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"> *  Does the stack grow up (toward higher addresses) or down</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"> *  (toward lower addresses)?</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"> *  If TRUE, then the grows upward.</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"> *  If FALSE, then the grows toward smaller addresses.</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment"> *  The stack grows to lower addresses on the SPARC.</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define CPU_STACK_GROWS_UP               FALSE</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">/* FIXME: Is this the right value? */</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define CPU_CACHE_LINE_BYTES 32</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment"> *  The following is the variable attribute used to force alignment</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"> *  of critical data structures.  On some processors it may make</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"> *  sense to have these aligned on tighter boundaries than</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"> *  the minimum requirements of the compiler in order to have as</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"> *  much of the critical data area as possible in a cache line.</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"> *  The SPARC does not appear to have particularly strict alignment</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment"> *  requirements.  This value (16) was chosen to take advantages of caches.</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"> *  SPARC 64 requirements on floating point alignment is at least 8,</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment"> *  and is 16 if quad-word fp instructions are available (e.g. LDQF).</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define CPU_STRUCTURE_ALIGNMENT RTEMS_ALIGNED( 16 )</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"> *  The following defines the number of bits actually used in the</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"> *  interrupt field of the task mode.  How those bits map to the</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"> *  CPU interrupt levels is defined by the routine _CPU_ISR_Set_level().</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment"> *  The SPARC v9 has 16 interrupt levels in the PIL field of the PSR.</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define CPU_MODES_INTERRUPT_MASK   0x0000000F</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define CPU_MAXIMUM_PROCESSORS 32</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"> *  This structure represents the organization of the minimum stack frame</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment"> *  for the SPARC.  More framing information is required in certain situaions</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"> *  such as when there are a large number of out parameters or when the callee</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"> *  must save floating point registers.</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#ifndef ASM</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="structSPARC64__Minimum__stack__frame.html">  161</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  uint64_t    l0;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  uint64_t    l1;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  uint64_t    l2;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  uint64_t    l3;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  uint64_t    l4;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  uint64_t    l5;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  uint64_t    l6;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  uint64_t    l7;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  uint64_t    i0;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  uint64_t    i1;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  uint64_t    i2;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  uint64_t    i3;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  uint64_t    i4;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  uint64_t    i5;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  uint64_t    i6_fp;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  uint64_t    i7;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="keywordtype">void</span>       *structure_return_address;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="comment">/*</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">   *  The following are for the callee to save the register arguments in</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">   *  should this be necessary.</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  uint64_t    saved_arg0;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  uint64_t    saved_arg1;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  uint64_t    saved_arg2;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  uint64_t    saved_arg3;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  uint64_t    saved_arg4;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  uint64_t    saved_arg5;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  uint64_t    pad0;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;} <a class="code" href="structSPARC64__Minimum__stack__frame.html">SPARC64_Minimum_stack_frame</a>;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !ASM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define CPU_STACK_FRAME_L0_OFFSET             0x00</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define CPU_STACK_FRAME_L1_OFFSET             0x08</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define CPU_STACK_FRAME_L2_OFFSET             0x10</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define CPU_STACK_FRAME_L3_OFFSET             0x18</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define CPU_STACK_FRAME_L4_OFFSET             0x20</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define CPU_STACK_FRAME_L5_OFFSET             0x28</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define CPU_STACK_FRAME_L6_OFFSET             0x30</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define CPU_STACK_FRAME_L7_OFFSET             0x38</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define CPU_STACK_FRAME_I0_OFFSET             0x40</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define CPU_STACK_FRAME_I1_OFFSET             0x48</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define CPU_STACK_FRAME_I2_OFFSET             0x50</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define CPU_STACK_FRAME_I3_OFFSET             0x58</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define CPU_STACK_FRAME_I4_OFFSET             0x60</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define CPU_STACK_FRAME_I5_OFFSET             0x68</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define CPU_STACK_FRAME_I6_FP_OFFSET          0x70</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define CPU_STACK_FRAME_I7_OFFSET             0x78</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define CPU_STRUCTURE_RETURN_ADDRESS_OFFSET   0x80</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define CPU_STACK_FRAME_SAVED_ARG0_OFFSET     0x88</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define CPU_STACK_FRAME_SAVED_ARG1_OFFSET     0x90</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define CPU_STACK_FRAME_SAVED_ARG2_OFFSET     0x98</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define CPU_STACK_FRAME_SAVED_ARG3_OFFSET     0xA0</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define CPU_STACK_FRAME_SAVED_ARG4_OFFSET     0xA8</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define CPU_STACK_FRAME_SAVED_ARG5_OFFSET     0xB0</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define CPU_STACK_FRAME_PAD0_OFFSET           0xB8</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define SPARC64_MINIMUM_STACK_FRAME_SIZE          0xC0</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment"> * Contexts</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment"> *  Generally there are 2 types of context to save.</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment"> *     1. Interrupt registers to save</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment"> *     2. Task level registers to save</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment"> *  This means we have the following 3 context items:</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment"> *     1. task level context stuff::  Context_Control</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment"> *     2. floating point task stuff:: Context_Control_fp</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment"> *     3. special interrupt level context :: Context_Control_interrupt</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment"> *  On the SPARC, we are relatively conservative in that we save most</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment"> *  of the CPU state in the context area.  The ET (enable trap) bit and</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment"> *  the CWP (current window pointer) fields of the PSR are considered</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment"> *  system wide resources and are not maintained on a per-thread basis.</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#ifndef ASM</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    uint64_t   g1;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    uint64_t   g2;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    uint64_t   g3;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    uint64_t   g4;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    uint64_t   g5;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    uint64_t   g6;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    uint64_t   g7;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    uint64_t   l0;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    uint64_t   l1;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    uint64_t   l2;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    uint64_t   l3;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    uint64_t   l4;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    uint64_t   l5;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    uint64_t   l6;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    uint64_t   l7;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    uint64_t   i0;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    uint64_t   i1;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    uint64_t   i2;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    uint64_t   i3;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    uint64_t   i4;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    uint64_t   i5;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    uint64_t   i6_fp;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    uint64_t   i7;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    uint64_t   o0;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    uint64_t   o1;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    uint64_t   o2;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    uint64_t   o3;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    uint64_t   o4;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    uint64_t   o5;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    uint64_t   o6_sp;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    uint64_t   o7;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    uint32_t   isr_dispatch_disable;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    uint32_t   pad;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;} <a class="code" href="structContext__Control.html">Context_Control</a>;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define _CPU_Context_Get_SP( _context ) \</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">  (_context)-&gt;o6_sp</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ASM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment"> *  Offsets of fields with Context_Control for assembly routines.</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define G1_OFFSET    0x00</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define G2_OFFSET    0x08</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define G3_OFFSET    0x10</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define G4_OFFSET    0x18</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define G5_OFFSET    0x20</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define G6_OFFSET    0x28</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define G7_OFFSET    0x30</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define L0_OFFSET    0x38</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define L1_OFFSET    0x40</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define L2_OFFSET    0x48</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define L3_OFFSET    0x50</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define L4_OFFSET    0x58</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define L5_OFFSET    0x60</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define L6_OFFSET    0x68</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define L7_OFFSET    0x70</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define I0_OFFSET    0x78</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define I1_OFFSET    0x80</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define I2_OFFSET    0x88</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define I3_OFFSET    0x90</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define I4_OFFSET    0x98</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define I5_OFFSET    0xA0</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define I6_FP_OFFSET    0xA8</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define I7_OFFSET 0xB0</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define O0_OFFSET    0xB8</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define O1_OFFSET    0xC0</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define O2_OFFSET    0xC8</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define O3_OFFSET    0xD0</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define O4_OFFSET    0xD8</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define O5_OFFSET    0xE0</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define O6_SP_OFFSET    0xE8</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define O7_OFFSET 0xF0</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define ISR_DISPATCH_DISABLE_STACK_OFFSET 0xF8</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define ISR_PAD_OFFSET 0xFC</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment"> *  The floating point context area.</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#ifndef ASM</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    <span class="keywordtype">double</span>      f0; <span class="comment">/* f0-f1 */</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    <span class="keywordtype">double</span>      f2; <span class="comment">/* f2-f3 */</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    <span class="keywordtype">double</span>      f4; <span class="comment">/* f4-f5 */</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    <span class="keywordtype">double</span>      f6; <span class="comment">/* f6-f7 */</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    <span class="keywordtype">double</span>      f8; <span class="comment">/* f8-f9 */</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    <span class="keywordtype">double</span>      f10;    <span class="comment">/* f10-f11 */</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    <span class="keywordtype">double</span>      f12;    <span class="comment">/* f12-f13 */</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <span class="keywordtype">double</span>      f14;    <span class="comment">/* f14-f15 */</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="keywordtype">double</span>      f16;    <span class="comment">/* f16-f17 */</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    <span class="keywordtype">double</span>      f18;    <span class="comment">/* f18-f19 */</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    <span class="keywordtype">double</span>      f20;    <span class="comment">/* f20-f21 */</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <span class="keywordtype">double</span>      f22;    <span class="comment">/* f22-f23 */</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <span class="keywordtype">double</span>      f24;    <span class="comment">/* f24-f25 */</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    <span class="keywordtype">double</span>      f26;    <span class="comment">/* f26-f27 */</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    <span class="keywordtype">double</span>      f28;    <span class="comment">/* f28-f29 */</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <span class="keywordtype">double</span>      f30;    <span class="comment">/* f30-f31 */</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    <span class="keywordtype">double</span>      f32;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    <span class="keywordtype">double</span>      f34;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    <span class="keywordtype">double</span>      f36;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    <span class="keywordtype">double</span>      f38;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    <span class="keywordtype">double</span>      f40;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    <span class="keywordtype">double</span>      f42;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    <span class="keywordtype">double</span>      f44;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    <span class="keywordtype">double</span>      f46;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    <span class="keywordtype">double</span>      f48;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    <span class="keywordtype">double</span>      f50;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    <span class="keywordtype">double</span>      f52;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    <span class="keywordtype">double</span>      f54;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    <span class="keywordtype">double</span>      f56;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    <span class="keywordtype">double</span>      f58;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <span class="keywordtype">double</span>      f60;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <span class="keywordtype">double</span>      f62;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    uint64_t    fsr;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;} <a class="code" href="structContext__Control__fp.html">Context_Control_fp</a>;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !ASM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment"> *  Offsets of fields with Context_Control_fp for assembly routines.</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define FO_OFFSET    0x00</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define F2_OFFSET    0x08</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define F4_OFFSET    0x10</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define F6_OFFSET    0x18</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define F8_OFFSET    0x20</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define F1O_OFFSET   0x28</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define F12_OFFSET   0x30</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define F14_OFFSET   0x38</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define F16_OFFSET   0x40</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define F18_OFFSET   0x48</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define F2O_OFFSET   0x50</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define F22_OFFSET   0x58</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define F24_OFFSET   0x60</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define F26_OFFSET   0x68</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define F28_OFFSET   0x70</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define F3O_OFFSET   0x78</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define F32_OFFSET   0x80</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define F34_OFFSET   0x88</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define F36_OFFSET   0x90</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define F38_OFFSET   0x98</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define F4O_OFFSET   0xA0</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define F42_OFFSET   0xA8</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define F44_OFFSET   0xB0</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define F46_OFFSET   0xB8</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define F48_OFFSET   0xC0</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define F5O_OFFSET   0xC8</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define F52_OFFSET   0xD0</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define F54_OFFSET   0xD8</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define F56_OFFSET   0xE0</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define F58_OFFSET   0xE8</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define F6O_OFFSET   0xF0</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define F62_OFFSET   0xF8</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define FSR_OFFSET   0x100</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define CONTEXT_CONTROL_FP_SIZE 0x108</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#ifndef ASM</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment"> *  Context saved on stack for an interrupt.</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment"> *  NOTE:  The tstate, tpc, and tnpc are saved in this structure</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment"> *         to allow resetting the TL while still being able to return</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment"> *         from a trap later.  The PIL is saved because</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment"> *         if this is an external interrupt, we will mask lower</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment"> *         priority interrupts until finishing. Even though the y register</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment"> *         is deprecated, gcc still uses it.</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <a class="code" href="structSPARC64__Minimum__stack__frame.html">SPARC64_Minimum_stack_frame</a> Stack_frame;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  uint64_t                 tstate;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  uint64_t                 tpc;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  uint64_t                 tnpc;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  uint64_t                 pil;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  uint64_t                 y;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  uint64_t                 g1;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  uint64_t                 g2;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  uint64_t                 g3;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  uint64_t                 g4;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  uint64_t                 g5;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  uint64_t                 g6;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  uint64_t                 g7;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  uint64_t                 o0;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  uint64_t                 o1;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  uint64_t                 o2;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  uint64_t                 o3;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  uint64_t                 o4;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  uint64_t                 o5;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  uint64_t                 o6_sp;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  uint64_t                 o7;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  uint64_t                 tvec;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;} <a class="code" href="structCPU__Interrupt__frame.html">CPU_Interrupt_frame</a>;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ASM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment"> *  Offsets of fields with CPU_Interrupt_frame for assembly routines.</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#define ISF_TSTATE_OFFSET      SPARC64_MINIMUM_STACK_FRAME_SIZE + 0x00</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define ISF_TPC_OFFSET         SPARC64_MINIMUM_STACK_FRAME_SIZE + 0x08</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define ISF_TNPC_OFFSET        SPARC64_MINIMUM_STACK_FRAME_SIZE + 0x10</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define ISF_PIL_OFFSET         SPARC64_MINIMUM_STACK_FRAME_SIZE + 0x18</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define ISF_Y_OFFSET           SPARC64_MINIMUM_STACK_FRAME_SIZE + 0x20</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define ISF_G1_OFFSET          SPARC64_MINIMUM_STACK_FRAME_SIZE + 0x28</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define ISF_G2_OFFSET          SPARC64_MINIMUM_STACK_FRAME_SIZE + 0x30</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define ISF_G3_OFFSET          SPARC64_MINIMUM_STACK_FRAME_SIZE + 0x38</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define ISF_G4_OFFSET          SPARC64_MINIMUM_STACK_FRAME_SIZE + 0x40</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define ISF_G5_OFFSET          SPARC64_MINIMUM_STACK_FRAME_SIZE + 0x48</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define ISF_G6_OFFSET          SPARC64_MINIMUM_STACK_FRAME_SIZE + 0x50</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define ISF_G7_OFFSET          SPARC64_MINIMUM_STACK_FRAME_SIZE + 0x58</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define ISF_O0_OFFSET          SPARC64_MINIMUM_STACK_FRAME_SIZE + 0x60</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define ISF_O1_OFFSET          SPARC64_MINIMUM_STACK_FRAME_SIZE + 0x68</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define ISF_O2_OFFSET          SPARC64_MINIMUM_STACK_FRAME_SIZE + 0x70</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define ISF_O3_OFFSET          SPARC64_MINIMUM_STACK_FRAME_SIZE + 0x78</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define ISF_O4_OFFSET          SPARC64_MINIMUM_STACK_FRAME_SIZE + 0x80</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define ISF_O5_OFFSET          SPARC64_MINIMUM_STACK_FRAME_SIZE + 0x88</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define ISF_O6_SP_OFFSET       SPARC64_MINIMUM_STACK_FRAME_SIZE + 0x90</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define ISF_O7_OFFSET          SPARC64_MINIMUM_STACK_FRAME_SIZE + 0x98</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define ISF_TVEC_OFFSET        SPARC64_MINIMUM_STACK_FRAME_SIZE + 0xA0</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define CONTEXT_CONTROL_INTERRUPT_FRAME_SIZE SPARC64_MINIMUM_STACK_FRAME_SIZE + 0xA8</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#ifndef ASM</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment"> *  This variable is contains the initialize context for the FP unit.</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment"> *  It is filled in by _CPU_Initialize and copied into the task&#39;s FP</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment"> *  context area during _CPU_Context_Initialize.</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="keyword">extern</span> <a class="code" href="structContext__Control__fp.html">Context_Control_fp</a> <a class="code" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#af07fa780651217bccbbd992ae527164c">_CPU_Null_fp_context</a>;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment"> *  This flag is context switched with each thread.  It indicates</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment"> *  that THIS thread has an interrupt stack frame on its stack.</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment"> *  By using this flag, we can avoid nesting more interrupt dispatching</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment"> *  attempts on a previously interrupted thread&#39;s stack.</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> uint32_t _CPU_ISR_Dispatch_disable;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment"> *  The following type defines an entry in the SPARC&#39;s trap table.</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment"> *  NOTE: The instructions chosen are RTEMS dependent although one is</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment"> *        obligated to use two of the four instructions to perform a</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment"> *        long jump.  The other instructions load one register with the</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment"> *        trap type (a.k.a. vector) and another with the psr.</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">/* For SPARC V9, we must use 6 of these instructions to perform a long</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment"> * jump, because the _handler value is now 64-bits. We also need to store</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment"> * temporary values in the global register set at this trap level. Because</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment"> * the handler runs at TL &gt; 0 with GL &gt; 0, it should be OK to use g2 and g3</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment"> * to pass parameters to ISR_Handler.</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment"> * The instruction sequence is now more like:</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment"> *  rdpr %tstate, %g4</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment"> *  setx _handler, %g2, %g3</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment"> *  jmp %g3+0</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment"> *  mov _vector, %g2</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  uint32_t     rdpr_tstate_g4;                  <span class="comment">/* rdpr  %tstate, %g4        */</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  uint32_t     sethi_of_hh_handler_to_g2;       <span class="comment">/* sethi %hh(_handler), %g2  */</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  uint32_t     or_g2_hm_handler_to_g2;      <span class="comment">/* or %l3, %hm(_handler), %g2 */</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  uint32_t     sllx_g2_by_32_to_g2;     <span class="comment">/* sllx   %g2, 32, %g2 */</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  uint32_t     sethi_of_handler_to_g3;      <span class="comment">/* sethi %hi(_handler), %g3  */</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  uint32_t     or_g3_g2_to_g3;          <span class="comment">/* or     %g3, %g2, %g3 */</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  uint32_t     jmp_to_low_of_handler_plus_g3;   <span class="comment">/* jmp   %g3 + %lo(_handler) */</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  uint32_t     mov_vector_g2;           <span class="comment">/* mov   _vector, %g2        */</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;} <a class="code" href="structCPU__Trap__table__entry.html">CPU_Trap_table_entry</a>;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment"> *  This is the set of opcodes for the instructions loaded into a trap</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment"> *  table entry.  The routine which installs a handler is responsible</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment"> *  for filling in the fields for the _handler address and the _vector</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment"> *  trap type.</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment"> *  The constants following this structure are masks for the fields which</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment"> *  must be filled in when the handler is installed.</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="structCPU__Trap__table__entry.html">CPU_Trap_table_entry</a> <a class="code" href="sparc_2include_2rtems_2score_2cpu_8h.html#a379cc535ebfbfead96c7914b3f1de861">_CPU_Trap_slot_template</a>;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment"> *  The size of the floating point context area.</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define CPU_CONTEXT_FP_SIZE sizeof( Context_Control_fp )</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment"> *  Amount of extra stack (above minimum stack size) required by</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment"> *  MPCI receive server thread.  Remember that in a multiprocessor</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment"> *  system this thread must exist and be able to process all directives.</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define CPU_MPCI_RECEIVE_SERVER_EXTRA_STACK 1024</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment"> *  This defines the number of entries in the ISR_Vector_table managed</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment"> *  by the executive.</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment"> *  On the SPARC, there are really only 256 vectors.  However, the executive</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment"> *  has no easy, fast, reliable way to determine which traps are synchronous</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment"> *  and which are asynchronous.  By default, synchronous traps return to the</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment"> *  instruction which caused the interrupt.  So if you install a software</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment"> *  trap handler as an executive interrupt handler (which is desirable since</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment"> *  RTEMS takes care of window and register issues), then the executive needs</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment"> *  to know that the return address is to the trap rather than the instruction</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment"> *  following the trap.</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment"> *  So vectors 0 through 255 are treated as regular asynchronous traps which</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment"> *  provide the &quot;correct&quot; return address.  Vectors 256 through 512 are assumed</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment"> *  by the executive to be synchronous and to require that the return address</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment"> *  be fudged.</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment"> *  If you use this mechanism to install a trap handler which must reexecute</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment"> *  the instruction which caused the trap, then it should be installed as</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment"> *  an asynchronous trap.  This will avoid the executive changing the return</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment"> *  address.</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment">/* On SPARC v9, there are 512 vectors. The same philosophy applies to</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment"> * vector installation and use, we just provide a larger table.</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define CPU_INTERRUPT_NUMBER_OF_VECTORS     512</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#define CPU_INTERRUPT_MAXIMUM_VECTOR_NUMBER 1023</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#define SPARC_SYNCHRONOUS_TRAP_BIT_MASK     0x200</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define SPARC_ASYNCHRONOUS_TRAP( _trap )    (_trap)</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define SPARC_SYNCHRONOUS_TRAP( _trap )     ((_trap) + 512 )</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define SPARC_REAL_TRAP_NUMBER( _trap )     ((_trap) % 512)</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment"> *  This is defined if the port has a special way to report the ISR nesting</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment"> *  level.  Most ports maintain the variable _ISR_Nest_level.</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define CPU_PROVIDES_ISR_IS_IN_PROGRESS FALSE</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment"> *  Should be large enough to run all tests.  This ensures</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment"> *  that a &quot;reasonable&quot; small application should not have any problems.</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment"> *  This appears to be a fairly generous number for the SPARC since</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment"> *  represents a call depth of about 20 routines based on the minimum</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment"> *  stack frame.</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define CPU_STACK_MINIMUM_SIZE  (1024*8)</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#define CPU_SIZEOF_POINTER 8</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment"> *  CPU&#39;s worst alignment requirement for data types on a byte boundary.  This</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment"> *  alignment does not take into account the requirements for the stack.</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment"> *  On the SPARC, this is required for double word loads and stores.</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment"> *  Note: quad-word loads/stores need alignment of 16, but currently supported</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment"> *  architectures do not provide HW implemented quad-word operations.</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define CPU_ALIGNMENT      8</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment"> *  This number corresponds to the byte alignment requirement for the</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment"> *  heap handler.  This alignment requirement may be stricter than that</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment"> *  for the data types alignment specified by CPU_ALIGNMENT.  It is</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment"> *  common for the heap to follow the same alignment requirement as</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment"> *  CPU_ALIGNMENT.  If the CPU_ALIGNMENT is strict enough for the heap,</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment"> *  then this should be set to CPU_ALIGNMENT.</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment"> *  NOTE:  This does not have to be a power of 2.  It does have to</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment"> *         be greater or equal to than CPU_ALIGNMENT.</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor">#define CPU_HEAP_ALIGNMENT         CPU_ALIGNMENT</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment"> *  This number corresponds to the byte alignment requirement for the</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment"> *  stack.  This alignment requirement may be stricter than that for the</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment"> *  data types alignment specified by CPU_ALIGNMENT.  If the CPU_ALIGNMENT</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment"> *  is strict enough for the stack, then this should be set to 0.</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment"> *  NOTE:  This must be a power of 2 either 0 or greater than CPU_ALIGNMENT.</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment"> *  The alignment restrictions for the SPARC are not that strict but this</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment"> *  should unsure that the stack is always sufficiently alignment that the</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment"> *  window overflow, underflow, and flush routines can use double word loads</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment"> *  and stores.</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define CPU_STACK_ALIGNMENT        16</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">#define CPU_INTERRUPT_STACK_ALIGNMENT CPU_CACHE_LINE_BYTES</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#ifndef ASM</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment"> *  ISR handler macros</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment"> *  Support routine to initialize the RTEMS vector table after it is allocated.</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define _CPU_Initialize_vectors()</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment"> *  Disable all interrupts for a critical section.  The previous</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment"> *  level is returned in _level.</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor"> #define _CPU_ISR_Disable( _level ) \</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">  (_level) = sparc_disable_interrupts()</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment"> *  Enable interrupts to the previous level (returned by _CPU_ISR_Disable).</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment"> *  This indicates the end of a critical section.  The parameter</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment"> *  _level is not modified.</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">#define _CPU_ISR_Enable( _level ) \</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">  sparc_enable_interrupts( _level )</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment"> *  This temporarily restores the interrupt to _level before immediately</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment"> *  disabling them again.  This is used to divide long critical</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment"> *  sections into two or more parts.  The parameter _level is not</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment"> *  modified.</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">#define _CPU_ISR_Flash( _level ) \</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">   sparc_flash_interrupts( _level )</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;</div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group__RTEMSScoreCPUARM.html#ga5254669b54a06e96ebb585fd50a02c4d">  694</a></span>&#160;<a class="code" href="group__RTEMSScoreBaseDefs.html#gac216239df231d5dbd15e3520b0b9313f">RTEMS_INLINE_ROUTINE</a> <span class="keywordtype">bool</span> <a class="code" href="group__RTEMSScoreCPUARM.html#ga5254669b54a06e96ebb585fd50a02c4d">_CPU_ISR_Is_enabled</a>( uint32_t level )</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;{</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  <span class="keywordflow">return</span> ( level &amp; SPARC_PSTATE_IE_MASK ) != 0;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;}</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment"> *  Map interrupt level in task mode onto the hardware that the CPU</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment"> *  actually provides.  Currently, interrupt levels which do not</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment"> *  map onto the CPU in a straight fashion are undefined.</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define _CPU_ISR_Set_level( _newlevel ) \</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">   sparc_enable_interrupts( _newlevel)</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;uint32_t   <a class="code" href="group__RTEMSScoreCPUBfinCPUInterrupt.html#ga1d9dcab9170d532b6634a5620385adbd">_CPU_ISR_Get_level</a>( <span class="keywordtype">void</span> );</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment">/* end of ISR handler macros */</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment">/* Context handler macros */</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment"> *  Initialize the context to a state suitable for starting a</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment"> *  task after a context restore operation.  Generally, this</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment"> *  involves:</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment"> *     - setting a starting address</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment"> *     - preparing the stack</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment"> *     - preparing the stack and frame pointers</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment"> *     - setting the proper interrupt level in the context</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment"> *     - initializing the floating point context</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment"> *  NOTE:  Implemented as a subroutine for the SPARC port.</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RTEMSScoreCPUEpiphany.html#ga7b9d8ca4fc632d4e2e0ea4415ac3b868">_CPU_Context_Initialize</a>(</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;  <a class="code" href="structContext__Control.html">Context_Control</a>  *the_context,</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;  <span class="keywordtype">void</span>         *stack_base,</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  uint32_t          <a class="code" href="sun4u_2tte_8h.html#a245260f6f74972558f61b85227df5aae">size</a>,</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;  uint32_t          new_level,</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;  <span class="keywordtype">void</span>             *entry_point,</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;  <span class="keywordtype">bool</span>              is_fp,</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;  <span class="keywordtype">void</span>             *tls_area</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;);</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment"> *  This macro is invoked from _Thread_Handler to do whatever CPU</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment"> *  specific magic is required that must be done in the context of</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment"> *  the thread when it starts.</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment"> *  On the SPARC, this is setting the frame pointer so GDB is happy.</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment"> *  Make GDB stop unwinding at _Thread_Handler, previous register window</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment"> *  Frame pointer is 0 and calling address must be a function with starting</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment"> *  with a SAVE instruction. If return address is leaf-function (no SAVE)</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment"> *  GDB will not look at prev reg window fp.</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment"> *  _Thread_Handler is known to start with SAVE.</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define _CPU_Context_Initialization_at_thread_begin() \</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">  do { \</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">    __asm__ volatile (&quot;set _Thread_Handler,%%i7\n&quot;::); \</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">  } while (0)</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="comment"> *  This routine is responsible for somehow restarting the currently</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="comment"> *  executing task.</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="comment"> *  On the SPARC, this is is relatively painless but requires a small</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment"> *  amount of wrapper code before using the regular restore code in</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment"> *  of the context switch.</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#define _CPU_Context_Restart_self( _the_context ) \</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">   _CPU_Context_restore( (_the_context) );</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment"> *  This routine initializes the FP context area passed to it to.</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment"> *  The SPARC allows us to use the simple initialization model</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment"> *  in which an &quot;initial&quot; FP context was saved into _CPU_Null_fp_context</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment"> *  at CPU initialization and it is simply copied into the destination</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment"> *  context.</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#define _CPU_Context_Initialize_fp( _destination ) \</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">  do { \</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">   *(*(_destination)) = _CPU_Null_fp_context; \</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">  } while (0)</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment">/* end of Context handler macros */</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment">/* Fatal Error manager macros */</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment"> *  This routine copies _error into a known place -- typically a stack</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment"> *  location or a register, optionally disables interrupts, and</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment"> *  halts/stops the CPU.</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define _CPU_Fatal_halt( _source, _error ) \</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">  do { \</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">    uint32_t   level; \</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">    \</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">    level = sparc_disable_interrupts(); \</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">    __asm__ volatile ( &quot;mov  %0, %%g1 &quot; : &quot;=r&quot; (level) : &quot;0&quot; (level) ); \</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">    while (1); </span><span class="comment">/* loop forever */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">  } while (0)</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment">/* end of Fatal Error manager macros */</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment">/* Bitfield handler macros */</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment"> *  The SPARC port uses the generic C algorithm for bitfield scan if the</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment"> *  CPU model does not have a scan instruction.</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#if ( SPARC_HAS_BITSCAN == 0 )</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">#define CPU_USE_GENERIC_BITFIELD_CODE TRUE</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#error &quot;scan instruction not currently supported by RTEMS!!&quot;</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment">/* end of Bitfield handler macros */</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment">/* Priority handler handler macros */</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment"> *  The SPARC port uses the generic C algorithm for bitfield scan if the</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="comment"> *  CPU model does not have a scan instruction.</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#if ( SPARC_HAS_BITSCAN == 1 )</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#error &quot;scan instruction not currently supported by RTEMS!!&quot;</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment">/* end of Priority handler macros */</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment">/* functions */</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment"> *  _CPU_Initialize</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="comment"> *  This routine performs CPU dependent initialization.</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RTEMSScoreCPUARM.html#ga869484e3d851b032fd826c69ff21fc72">_CPU_Initialize</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="keyword">typedef</span> void ( *CPU_ISR_raw_handler )( void );</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RTEMSScoreCPUlm32Interrupt.html#gaa993b7752d5db306f85586ac400432ab">_CPU_ISR_install_raw_handler</a>(</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;  uint32_t             vector,</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;  CPU_ISR_raw_handler  new_handler,</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;  CPU_ISR_raw_handler *old_handler</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;);</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="keyword">typedef</span> void ( *CPU_ISR_handler )( uint32_t );</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RTEMSScoreCPUARM.html#gaa3480454768ad843ce97909111a48a1f">_CPU_ISR_install_vector</a>(</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;  uint32_t         vector,</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;  CPU_ISR_handler  new_handler,</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;  CPU_ISR_handler *old_handler</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;);</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="keywordtype">void</span> *<a class="code" href="group__RTEMSScoreCPUARM.html#ga903a802003c95d6ef5206cb330424a1b">_CPU_Thread_Idle_body</a>( uintptr_t ignored );</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment"> *  _CPU_Context_switch</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment"> *  This routine switches from the run context to the heir context.</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RTEMSScoreCPUARM.html#gaa9f8cc989454b28232e5375e30c90970">_CPU_Context_switch</a>(</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;  <a class="code" href="structContext__Control.html">Context_Control</a>  *run,</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;  <a class="code" href="structContext__Control.html">Context_Control</a>  *heir</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;);</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="comment"> *  _CPU_Context_restore</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="comment"> *  This routine is generally used only to restart self in an</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="comment"> *  efficient manner.</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RTEMSScoreCPUBfinCPUContext.html#ga80726ebfe00f31a88b086cc4474c472f">_CPU_Context_restore</a>(</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;  <a class="code" href="structContext__Control.html">Context_Control</a> *new_context</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;) <a class="code" href="group__RTEMSScoreBaseDefs.html#gaa2f0ed67aa174f684bb31b7e8bdb386f">RTEMS_NO_RETURN</a>;</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="comment"> *  _CPU_Context_save_fp</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment"> *  This routine saves the floating point context passed to it.</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="keywordtype">void</span> <a class="code" href="sparc_2include_2rtems_2score_2cpu_8h.html#ae8d9251a320d6920e3c8d6e45eb38fad">_CPU_Context_save_fp</a>(</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;  <a class="code" href="structContext__Control__fp.html">Context_Control_fp</a> **fp_context_ptr</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;);</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment"> *  _CPU_Context_restore_fp</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment"> *  This routine restores the floating point context passed to it.</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="keywordtype">void</span> <a class="code" href="sparc_2include_2rtems_2score_2cpu_8h.html#a8d77a957f827a9250794f9ad754acbf5">_CPU_Context_restore_fp</a>(</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;  <a class="code" href="structContext__Control__fp.html">Context_Control_fp</a> **fp_context_ptr</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;);</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="comment">/* FIXME */</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="keyword">typedef</span> <a class="code" href="structCPU__Interrupt__frame.html">CPU_Interrupt_frame</a> <a class="code" href="structCPU__Exception__frame.html">CPU_Exception_frame</a>;</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RTEMSScoreCPUEpiphany.html#gaa34a35de496258577c1454ba1ee07ce0">_CPU_Exception_frame_print</a>( <span class="keyword">const</span> <a class="code" href="structCPU__Exception__frame.html">CPU_Exception_frame</a> *frame );</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="comment"> *  CPU_swap_u32</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="comment"> *  The following routine swaps the endian format of an unsigned int.</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment"> *  It must be static because it is referenced indirectly.</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment"> *  This version will work on any processor, but if you come across a better</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="comment"> *  way for the SPARC PLEASE use it.  The most common way to swap a 32-bit</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="comment"> *  entity as shown below is not any more efficient on the SPARC.</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="comment"> *     swap least significant two bytes with 16-bit rotate</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="comment"> *     swap upper and lower 16-bits</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment"> *     swap most significant two bytes with 16-bit rotate</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment"> *  It is not obvious how the SPARC can do significantly better than the</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment"> *  generic code.  gcc 2.7.0 only generates about 12 instructions for the</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="comment"> *  following code at optimization level four (i.e. -O4).</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t CPU_swap_u32(</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;  uint32_t value</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;)</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;{</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;  uint32_t   byte1, byte2, byte3, byte4, swapped;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;  byte4 = (value &gt;&gt; 24) &amp; 0xff;</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;  byte3 = (value &gt;&gt; 16) &amp; 0xff;</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;  byte2 = (value &gt;&gt; 8)  &amp; 0xff;</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;  byte1 =  value        &amp; 0xff;</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;  swapped = (byte1 &lt;&lt; 24) | (byte2 &lt;&lt; 16) | (byte3 &lt;&lt; 8) | byte4;</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;  <span class="keywordflow">return</span>( swapped );</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;}</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#define CPU_swap_u16( value ) \</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">  (((value&amp;0xff) &lt;&lt; 8) | ((value &gt;&gt; 8)&amp;0xff))</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="keyword">typedef</span> uint32_t <a class="code" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#a67f8550aad58bccb6fcb4589894444ad">CPU_Counter_ticks</a>;</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;uint32_t <a class="code" href="group__RTEMSScoreCPUARM.html#gaa675150e5d00169c99410a82011b6117">_CPU_Counter_frequency</a>( <span class="keywordtype">void</span> );</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;CPU_Counter_ticks <a class="code" href="group__RTEMSScoreCPUARM.html#gac016ae4ed92ed2607bd65408a36d908b">_CPU_Counter_read</a>( <span class="keywordtype">void</span> );</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> CPU_Counter_ticks _CPU_Counter_difference(</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;  CPU_Counter_ticks second,</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;  CPU_Counter_ticks first</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;)</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;{</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;  <span class="keywordflow">return</span> second - first;</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;}</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;</div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="sparc64_2include_2rtems_2score_2cpu_8h.html#a9fca17f81f850e128fcc8ed5b87ff2ab">  959</a></span>&#160;<span class="keyword">typedef</span> uintptr_t <a class="code" href="group__RTEMSScoreCPUARM.html#ga9fca17f81f850e128fcc8ed5b87ff2ab">CPU_Uint32ptr</a>;</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ASM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;}</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="sparc_2include_2rtems_2score_2cpu_8h_html_a8d77a957f827a9250794f9ad754acbf5"><div class="ttname"><a href="sparc_2include_2rtems_2score_2cpu_8h.html#a8d77a957f827a9250794f9ad754acbf5">_CPU_Context_restore_fp</a></div><div class="ttdeci">#define _CPU_Context_restore_fp(_fp_context_ptr)</div><div class="ttdoc">Nothing to do due to the synchronous or lazy floating point switch.</div><div class="ttdef"><b>Definition:</b> cpu.h:904</div></div>
<div class="ttc" id="group__RTEMSScoreCPUEpiphany_html_gaa34a35de496258577c1454ba1ee07ce0"><div class="ttname"><a href="group__RTEMSScoreCPUEpiphany.html#gaa34a35de496258577c1454ba1ee07ce0">_CPU_Exception_frame_print</a></div><div class="ttdeci">void _CPU_Exception_frame_print(const CPU_Exception_frame *frame)</div><div class="ttdoc">Prints the exception frame via printk().</div><div class="ttdef"><b>Definition:</b> vectorexceptions.c:45</div></div>
<div class="ttc" id="structCPU__Trap__table__entry_html"><div class="ttname"><a href="structCPU__Trap__table__entry.html">CPU_Trap_table_entry</a></div><div class="ttdef"><b>Definition:</b> cpu.h:627</div></div>
<div class="ttc" id="group__RTEMSScoreCPUARM_html_gac016ae4ed92ed2607bd65408a36d908b"><div class="ttname"><a href="group__RTEMSScoreCPUARM.html#gac016ae4ed92ed2607bd65408a36d908b">_CPU_Counter_read</a></div><div class="ttdeci">CPU_Counter_ticks _CPU_Counter_read(void)</div><div class="ttdoc">Returns the current CPU counter value.</div><div class="ttdef"><b>Definition:</b> system-clocks.c:117</div></div>
<div class="ttc" id="structContext__Control_html"><div class="ttname"><a href="structContext__Control.html">Context_Control</a></div><div class="ttdoc">Thread register context.</div><div class="ttdef"><b>Definition:</b> cpu.h:194</div></div>
<div class="ttc" id="group__RTEMSScoreCPUARM_html_ga903a802003c95d6ef5206cb330424a1b"><div class="ttname"><a href="group__RTEMSScoreCPUARM.html#ga903a802003c95d6ef5206cb330424a1b">_CPU_Thread_Idle_body</a></div><div class="ttdeci">void * _CPU_Thread_Idle_body(uintptr_t ignored)</div><div class="ttdef"><b>Definition:</b> idle-mcf5272.c:20</div></div>
<div class="ttc" id="structCPU__Interrupt__frame_html"><div class="ttname"><a href="structCPU__Interrupt__frame.html">CPU_Interrupt_frame</a></div><div class="ttdoc">Interrupt stack frame (ISF).</div><div class="ttdef"><b>Definition:</b> cpu.h:191</div></div>
<div class="ttc" id="group__RTEMSScoreBaseDefs_html_gaa2f0ed67aa174f684bb31b7e8bdb386f"><div class="ttname"><a href="group__RTEMSScoreBaseDefs.html#gaa2f0ed67aa174f684bb31b7e8bdb386f">RTEMS_NO_RETURN</a></div><div class="ttdeci">#define RTEMS_NO_RETURN</div><div class="ttdef"><b>Definition:</b> basedefs.h:102</div></div>
<div class="ttc" id="group__RTEMSScoreCPUEpiphany_html_ga7b9d8ca4fc632d4e2e0ea4415ac3b868"><div class="ttname"><a href="group__RTEMSScoreCPUEpiphany.html#ga7b9d8ca4fc632d4e2e0ea4415ac3b868">_CPU_Context_Initialize</a></div><div class="ttdeci">void _CPU_Context_Initialize(Context_Control *context, void *stack_area_begin, size_t stack_area_size, uint32_t new_level, void(*entry_point)(void), bool is_fp, void *tls_area)</div><div class="ttdoc">Initializes the CPU context.</div><div class="ttdef"><b>Definition:</b> epiphany-context-initialize.c:40</div></div>
<div class="ttc" id="group__RTEMSScoreCPUARM_html_gaa9f8cc989454b28232e5375e30c90970"><div class="ttname"><a href="group__RTEMSScoreCPUARM.html#gaa9f8cc989454b28232e5375e30c90970">_CPU_Context_switch</a></div><div class="ttdeci">void _CPU_Context_switch(Context_Control *run, Context_Control *heir)</div><div class="ttdoc">CPU switch context.</div><div class="ttdef"><b>Definition:</b> cpu_asm.c:91</div></div>
<div class="ttc" id="structSPARC64__Minimum__stack__frame_html"><div class="ttname"><a href="structSPARC64__Minimum__stack__frame.html">SPARC64_Minimum_stack_frame</a></div><div class="ttdef"><b>Definition:</b> cpu.h:161</div></div>
<div class="ttc" id="sparc64_8h_html"><div class="ttname"><a href="sparc64_8h.html">sparc64.h</a></div><div class="ttdoc">Information Required to Build RTEMS for a Particular Member of the SPARC Family.</div></div>
<div class="ttc" id="sparc_2include_2rtems_2score_2cpu_8h_html_ae8d9251a320d6920e3c8d6e45eb38fad"><div class="ttname"><a href="sparc_2include_2rtems_2score_2cpu_8h.html#ae8d9251a320d6920e3c8d6e45eb38fad">_CPU_Context_save_fp</a></div><div class="ttdeci">#define _CPU_Context_save_fp(_fp_context_ptr)</div><div class="ttdoc">Nothing to do due to the synchronous or lazy floating point switch.</div><div class="ttdef"><b>Definition:</b> cpu.h:898</div></div>
<div class="ttc" id="group__RTEMSScoreCPUARM_html_ga869484e3d851b032fd826c69ff21fc72"><div class="ttname"><a href="group__RTEMSScoreCPUARM.html#ga869484e3d851b032fd826c69ff21fc72">_CPU_Initialize</a></div><div class="ttdeci">void _CPU_Initialize(void)</div><div class="ttdoc">CPU initialization.</div><div class="ttdef"><b>Definition:</b> cpu.c:45</div></div>
<div class="ttc" id="structContext__Control__fp_html"><div class="ttname"><a href="structContext__Control__fp.html">Context_Control_fp</a></div><div class="ttdoc">SPARC basic context.</div><div class="ttdef"><b>Definition:</b> cpu.h:194</div></div>
<div class="ttc" id="sparc_2include_2rtems_2score_2cpu_8h_html_a379cc535ebfbfead96c7914b3f1de861"><div class="ttname"><a href="sparc_2include_2rtems_2score_2cpu_8h.html#a379cc535ebfbfead96c7914b3f1de861">_CPU_Trap_slot_template</a></div><div class="ttdeci">const CPU_Trap_table_entry _CPU_Trap_slot_template</div><div class="ttdef"><b>Definition:</b> cpu.c:156</div></div>
<div class="ttc" id="no__cpu_2include_2rtems_2score_2cpu_8h_html_a67f8550aad58bccb6fcb4589894444ad"><div class="ttname"><a href="no__cpu_2include_2rtems_2score_2cpu_8h.html#a67f8550aad58bccb6fcb4589894444ad">CPU_Counter_ticks</a></div><div class="ttdeci">uint32_t CPU_Counter_ticks</div><div class="ttdoc">Unsigned integer type for CPU counter values.</div><div class="ttdef"><b>Definition:</b> cpu.h:1210</div></div>
<div class="ttc" id="group__RTEMSScoreCPUBfinCPUInterrupt_html_ga1d9dcab9170d532b6634a5620385adbd"><div class="ttname"><a href="group__RTEMSScoreCPUBfinCPUInterrupt.html#ga1d9dcab9170d532b6634a5620385adbd">_CPU_ISR_Get_level</a></div><div class="ttdeci">uint32_t _CPU_ISR_Get_level(void)</div><div class="ttdef"><b>Definition:</b> cpu.c:88</div></div>
<div class="ttc" id="group__RTEMSScoreCPUlm32Interrupt_html_gaa993b7752d5db306f85586ac400432ab"><div class="ttname"><a href="group__RTEMSScoreCPUlm32Interrupt.html#gaa993b7752d5db306f85586ac400432ab">_CPU_ISR_install_raw_handler</a></div><div class="ttdeci">RTEMS_INLINE_ROUTINE void _CPU_ISR_install_raw_handler(uint32_t vector, CPU_ISR_raw_handler new_handler, CPU_ISR_raw_handler *old_handler)</div><div class="ttdoc">SPARC specific raw ISR installer.</div><div class="ttdef"><b>Definition:</b> cpu.h:649</div></div>
<div class="ttc" id="no__cpu_2include_2rtems_2score_2cpu_8h_html_af07fa780651217bccbbd992ae527164c"><div class="ttname"><a href="no__cpu_2include_2rtems_2score_2cpu_8h.html#af07fa780651217bccbbd992ae527164c">_CPU_Null_fp_context</a></div><div class="ttdeci">Context_Control_fp _CPU_Null_fp_context</div></div>
<div class="ttc" id="group__RTEMSScoreCPUARM_html_ga5254669b54a06e96ebb585fd50a02c4d"><div class="ttname"><a href="group__RTEMSScoreCPUARM.html#ga5254669b54a06e96ebb585fd50a02c4d">_CPU_ISR_Is_enabled</a></div><div class="ttdeci">bool _CPU_ISR_Is_enabled(uint32_t level)</div><div class="ttdoc">Returns true if interrupts are enabled in the specified ISR level, otherwise returns false.</div><div class="ttdef"><b>Definition:</b> cpu.h:375</div></div>
<div class="ttc" id="group__RTEMSScoreCPUBfinCPUContext_html_ga80726ebfe00f31a88b086cc4474c472f"><div class="ttname"><a href="group__RTEMSScoreCPUBfinCPUContext.html#ga80726ebfe00f31a88b086cc4474c472f">_CPU_Context_restore</a></div><div class="ttdeci">void _CPU_Context_restore(Context_Control *new_context) RTEMS_NO_RETURN</div><div class="ttdef"><b>Definition:</b> cpu_asm.c:111</div></div>
<div class="ttc" id="group__RTEMSScoreCPUARM_html_ga9fca17f81f850e128fcc8ed5b87ff2ab"><div class="ttname"><a href="group__RTEMSScoreCPUARM.html#ga9fca17f81f850e128fcc8ed5b87ff2ab">CPU_Uint32ptr</a></div><div class="ttdeci">uintptr_t CPU_Uint32ptr</div><div class="ttdef"><b>Definition:</b> cpu.h:662</div></div>
<div class="ttc" id="group__RTEMSScoreCPUARM_html_gaa675150e5d00169c99410a82011b6117"><div class="ttname"><a href="group__RTEMSScoreCPUARM.html#gaa675150e5d00169c99410a82011b6117">_CPU_Counter_frequency</a></div><div class="ttdeci">uint32_t _CPU_Counter_frequency(void)</div><div class="ttdoc">Returns the current CPU counter frequency in Hz.</div><div class="ttdef"><b>Definition:</b> system-clocks.c:112</div></div>
<div class="ttc" id="basedefs_8h_html"><div class="ttname"><a href="basedefs_8h.html">basedefs.h</a></div><div class="ttdoc">Basic Definitions.</div></div>
<div class="ttc" id="sun4u_2tte_8h_html_a245260f6f74972558f61b85227df5aae"><div class="ttname"><a href="sun4u_2tte_8h.html#a245260f6f74972558f61b85227df5aae">size</a></div><div class="ttdeci">unsigned size</div><div class="ttdef"><b>Definition:</b> tte.h:74</div></div>
<div class="ttc" id="group__RTEMSScoreCPUARM_html_gaa3480454768ad843ce97909111a48a1f"><div class="ttname"><a href="group__RTEMSScoreCPUARM.html#gaa3480454768ad843ce97909111a48a1f">_CPU_ISR_install_vector</a></div><div class="ttdeci">RTEMS_INLINE_ROUTINE void _CPU_ISR_install_vector(uint32_t vector, CPU_ISR_handler new_handler, CPU_ISR_handler *old_handler)</div><div class="ttdoc">SPARC specific RTEMS ISR installer.</div><div class="ttdef"><b>Definition:</b> cpu.h:493</div></div>
<div class="ttc" id="structCPU__Exception__frame_html"><div class="ttname"><a href="structCPU__Exception__frame.html">CPU_Exception_frame</a></div><div class="ttdoc">The set of registers that specifies the complete processor state.</div><div class="ttdef"><b>Definition:</b> cpu.h:629</div></div>
<div class="ttc" id="group__RTEMSScoreBaseDefs_html_gac216239df231d5dbd15e3520b0b9313f"><div class="ttname"><a href="group__RTEMSScoreBaseDefs.html#gac216239df231d5dbd15e3520b0b9313f">RTEMS_INLINE_ROUTINE</a></div><div class="ttdeci">#define RTEMS_INLINE_ROUTINE</div><div class="ttdef"><b>Definition:</b> basedefs.h:66</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
