<?xml version="1.0" encoding="UTF-8"?>
<avr-tools-device-file xmlns:xalan="http://xml.apache.org/xalan" xmlns:NumHelper="NumHelper" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" schema-version="0.3" xsi:noNamespaceSchemaLocation="../../schema/avr_tools_device_file.xsd">
  <variants>
    <variant tempmin="0" tempmax="0" speedmax="0" pinout="" package="" ordercode="standard" vccmin="2.7" vccmax="5.5"/>
  </variants>
  <devices>
    <device name="ATA5702M322" architecture="AVR8" family="megaAVR">
      <address-spaces>
        <address-space endianness="little" name="prog" id="prog" start="0x0000" size="0x10000">
          <memory-segment start="0x0000" size="0x10000" type="flash" rw="RW" exec="1" name="FLASH" pagesize="0x20"/>
          <memory-segment start="0xe000" size="0x0100" type="flash" rw="RW" exec="1" name="BOOT_SECTION_1" pagesize="0x20"/>
          <memory-segment start="0xc000" size="0x0200" type="flash" rw="RW" exec="1" name="BOOT_SECTION_2" pagesize="0x20"/>
          <memory-segment start="0x8000" size="0x0400" type="flash" rw="RW" exec="1" name="BOOT_SECTION_3" pagesize="0x20"/>
          <memory-segment start="0x7000" size="0x0800" type="flash" rw="RW" exec="1" name="BOOT_SECTION_4" pagesize="0x20"/>
        </address-space>
        <address-space endianness="little" name="signatures" id="signatures" start="0" size="3">
          <memory-segment start="0" size="3" type="signatures" rw="R" exec="0" name="SIGNATURES"/>
        </address-space>
        <address-space endianness="little" name="fuses" id="fuses" start="0" size="0x0001">
          <memory-segment start="0" size="0x0001" type="fuses" rw="RW" exec="0" name="FUSES"/>
        </address-space>
        <address-space endianness="little" name="lockbits" id="lockbits" start="0" size="0x0001">
          <memory-segment start="0" size="0x0001" type="lockbits" rw="RW" exec="0" name="LOCKBITS"/>
        </address-space>
        <address-space endianness="little" name="data" id="data" start="0x0000" size="0x0600">
          <memory-segment external="0" type="regs" size="0x0020" start="0x0000" name="REGISTERS"/>
          <memory-segment name="MAPPED_IO" start="0x0020" size="0x01e0" type="io" external="0"/>
          <memory-segment name="IRAM" start="0x0200" size="0x0400" type="ram" external="0"/>
        </address-space>
        <address-space endianness="little" name="eeprom" id="eeprom" start="0x0000" size="0x0900">
          <memory-segment start="0x0000" size="0x0900" type="eeprom" rw="RW" exec="0" name="EEPROM" pagesize="0x10"/>
        </address-space>
        <address-space size="0x40" start="0x00" endianness="little" name="io" id="io"/>
      </address-spaces>
      <peripherals>
        <module name="AES">
          <instance name="AES">
            <register-group name="AES" name-in-module="AES" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="CLK">
          <instance name="CLK">
            <register-group name="CLK" name-in-module="CLK" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="CPU">
          <instance name="CPU">
            <register-group name="CPU" name-in-module="CPU" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="CRC">
          <instance name="CRC">
            <register-group name="CRC" name-in-module="CRC" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="DEBOUNCE">
          <instance name="DEBOUNCE">
            <register-group name="DEBOUNCE" name-in-module="DEBOUNCE" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="DEBUG">
          <instance name="DEBUG">
            <register-group name="DEBUG" name-in-module="DEBUG" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="DFIFO">
          <instance name="DFIFO">
            <register-group name="DFIFO" name-in-module="DFIFO" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="EEPROM">
          <instance name="EEPROM">
            <register-group name="EEPROM" name-in-module="EEPROM" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="FE">
          <instance name="FE">
            <register-group name="FE" name-in-module="FE" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="GPIOREGS">
          <instance name="GPIOREGS">
            <register-group name="GPIOREGS" name-in-module="GPIOREGS" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="INT">
          <instance name="INT">
            <register-group name="INT" name-in-module="INT" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="LED">
          <instance name="LED">
            <register-group name="LED" name-in-module="LED" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="LF3D">
          <instance name="LF3D">
            <register-group name="LF3D" name-in-module="LF3D" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="LF_PROTOCOL_HANDLER">
          <instance name="LF_PROTOCOL_HANDLER">
            <register-group name="LF_PROTOCOL_HANDLER" name-in-module="LF_PROTOCOL_HANDLER" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="LF_RSSI">
          <instance name="LF_RSSI">
            <register-group name="LF_RSSI" name-in-module="LF_RSSI" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="MEM">
          <instance name="MEM">
            <register-group name="MEM" name-in-module="MEM" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="PORTB">
          <instance name="PORTB">
            <register-group name="PORTB" name-in-module="PORTB" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="PORTC">
          <instance name="PORTC">
            <register-group name="PORTC" name-in-module="PORTC" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="PORTD">
          <instance name="PORTD">
            <register-group name="PORTD" name-in-module="PORTD" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="SFIFO">
          <instance name="SFIFO">
            <register-group name="SFIFO" name-in-module="SFIFO" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="SPI">
          <instance name="SPI">
            <register-group name="SPI" name-in-module="SPI" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="SSM">
          <instance name="SSM">
            <register-group name="SSM" name-in-module="SSM" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="SUP">
          <instance name="SUP">
            <register-group name="SUP" name-in-module="SUP" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="TIMER0_WDT">
          <instance name="TIMER0_WDT">
            <register-group name="TIMER0_WDT" name-in-module="TIMER0_WDT" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="TIMER1">
          <instance name="TIMER1">
            <register-group name="TIMER1" name-in-module="TIMER1" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="TIMER2">
          <instance name="TIMER2">
            <register-group name="TIMER2" name-in-module="TIMER2" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="TIMER3">
          <instance name="TIMER3">
            <register-group name="TIMER3" name-in-module="TIMER3" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="TIMER4">
          <instance name="TIMER4">
            <register-group name="TIMER4" name-in-module="TIMER4" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="TIMER5">
          <instance name="TIMER5">
            <register-group name="TIMER5" name-in-module="TIMER5" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="TMO">
          <instance name="TMO">
            <register-group name="TMO" name-in-module="TMO" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="TPLF_CAL">
          <instance name="TPLF_CAL">
            <register-group name="TPLF_CAL" name-in-module="TPLF_CAL" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="TRANSPONDER">
          <instance name="TRANSPONDER">
            <register-group name="TRANSPONDER" name-in-module="TRANSPONDER" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="TWI">
          <instance name="TWI">
            <register-group name="TWI" name-in-module="TWI" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="TXDSP">
          <instance name="TXDSP">
            <register-group name="TXDSP" name-in-module="TXDSP" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="TXM">
          <instance name="TXM">
            <register-group name="TXM" name-in-module="TXM" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="FUSE">
          <instance name="FUSE">
            <register-group name="FUSE" name-in-module="FUSE" offset="0" address-space="fuses"/>
          </instance>
        </module>
        <module name="LOCKBIT">
          <instance name="LOCKBIT">
            <register-group name="LOCKBIT" name-in-module="LOCKBIT" offset="0" address-space="lockbits"/>
          </instance>
        </module>
      </peripherals>
      <interrupts>
        <interrupt index="0" name="RESET" caption="External Pin, Power-on Reset, Brown-out Reset and Watchdog Reset"/>
        <interrupt index="1" name="INT0" caption="External Interrupt Request 0"/>
        <interrupt index="2" name="INT1" caption="External Interrupt Request 1"/>
        <interrupt index="3" name="PCI0" caption="Pin Change Interrupt Request 0"/>
        <interrupt index="4" name="PCI1" caption="Pin Change Interrupt Request 1"/>
        <interrupt index="5" name="VMON" caption="Voltage Monitoring Interrupt"/>
        <interrupt index="6" name="AVCCR" caption="AVCC Reset Interrupt"/>
        <interrupt index="7" name="AVCCL" caption="AVCC Low Interrupt"/>
        <interrupt index="8" name="T0INT" caption="Timer0 Interval Interrupt"/>
        <interrupt index="9" name="T1COMP" caption="Timer/Counter1 Compare Match Interrupt"/>
        <interrupt index="10" name="T1OVF" caption="Timer/Counter1 Overflow Interrupt"/>
        <interrupt index="11" name="T2COMP" caption="Timer/Counter2 Compare Match Interrupt"/>
        <interrupt index="12" name="T2OVF" caption="Timer/Counter2 Overflow Interrupt"/>
        <interrupt index="13" name="T3CAP" caption="Timer/Counter3 Capture Event Interrupt"/>
        <interrupt index="14" name="T3COMP" caption="Timer/Counter3 Compare Match Interrupt"/>
        <interrupt index="15" name="T3OVF" caption="Timer/Counter3 Overflow Interrupt"/>
        <interrupt index="16" name="T4CAP" caption="Timer/Counter4 Capture Event Interrupt"/>
        <interrupt index="17" name="T4COMP" caption="Timer/Counter4 Compare Match Interrupt"/>
        <interrupt index="18" name="T4OVF" caption="Timer/Counter4 Overflow Interrupt"/>
        <interrupt index="19" name="T5COMP" caption="Timer/Counter5 Compare Match Interrupt"/>
        <interrupt index="20" name="T5OVF" caption="Timer/Counter5 Overflow Interrupt"/>
        <interrupt index="21" name="SPI" caption="SPI Serial Transfer Complete Interrupt"/>
        <interrupt index="22" name="SRX_FIFO" caption="SPI Rx Buffer Interrupt"/>
        <interrupt index="23" name="STX_FIFO" caption="SPI Tx Buffer Interrupt"/>
        <interrupt index="24" name="SSM" caption="Sequencer State Machine Interrupt"/>
        <interrupt index="25" name="DFFLR" caption="Data FIFO fill level reached Interrupt"/>
        <interrupt index="26" name="DFOUE" caption="Data FIFO overflow or underflow error Interrupt"/>
        <interrupt index="27" name="SFFLR" caption="RSSI/Preamble FIFO fill level reached Interrupt"/>
        <interrupt index="28" name="SFOUE" caption="RSSI/Preamble FIFO overflow or underflow error Interrupt"/>
        <interrupt index="29" name="TMTCF" caption="Tx Modulator Telegram Finish Interrupt"/>
        <interrupt index="30" name="AES" caption="AES Krypto Unit Interrupt"/>
        <interrupt index="31" name="TPINT" caption="Transponder Mode Interrupt"/>
        <interrupt index="32" name="TPTOERR" caption="Transponder Timeout Error Interrupt"/>
        <interrupt index="33" name="LFID0INT" caption="LF receiver Identifier 0 Interrupt"/>
        <interrupt index="34" name="LFID1INT" caption="LF receiver Identifier 1 Interrupt"/>
        <interrupt index="35" name="LFFEINT" caption="LF receiver Frame End Interrupt"/>
        <interrupt index="36" name="LFBCR" caption="LF receiver Bit Count Reached Interrupt"/>
        <interrupt index="37" name="LFPBD" caption="LF receiver PreBurst Detected Interrupt"/>
        <interrupt index="38" name="LFDE" caption="LF receiver Decoder Error Interrupt"/>
        <interrupt index="39" name="LFEOT" caption="LF receiver End of Telegram Interrupt"/>
        <interrupt index="40" name="LFTCOR" caption="LF receiver Timer Compare Match Interrupt"/>
        <interrupt index="41" name="LFRSCO" caption="LF receiver RSSI measurement Interrupt"/>
        <interrupt index="42" name="PHFFLR" caption="Protocol Handler FIFO Fill Level Reached Interrupt"/>
        <interrupt index="43" name="PHFOUE" caption="Protocol Handler FIFO Overflow or Underflow Error Interrupt"/>
        <interrupt index="44" name="EXCM" caption="External input Clock monitoring Interrupt"/>
        <interrupt index="45" name="E2CINT" caption="EEPROM Error Correction Interrupt"/>
        <interrupt index="46" name="ERDY" caption="EEPROM Ready Interrupt"/>
        <interrupt index="47" name="SPMR" caption="Store Program Memory Ready"/>
        <interrupt index="48" name="TWI" caption="TWI Interrupt"/>
      </interrupts>
      <interfaces>
        <interface name="ISP" type="isp"/>
        <interface name="HVSP" type="hvsp"/>
        <interface name="debugWIRE" type="dw"/>
      </interfaces>
      <property-groups>
        <property-group name="SIGNATURES">
          <property name="JTAGID" value="0x9569"/>
          <property name="SIGNATURE0" value="0x1e"/>
          <property name="SIGNATURE1" value="0x95"/>
          <property name="SIGNATURE2" value="0x69"/>
        </property-group>
        <property-group name="OCD">
          <property name="OCD_REVISION" value="1"/>
          <property name="OCD_DATAREG" value="0x31"/>
          <property name="PROGBASE" value="0x0000"/>
        </property-group>
        <property-group name="JTAG_INTERFACE">
          <property name="ALLOWFULLPAGESTREAM" value="0x00"/>
        </property-group>
        <property-group name="ISP_INTERFACE">
          <property name="IspEnterProgMode_timeout" value="255"/>
          <property name="IspEnterProgMode_stabDelay" value="255"/>
          <property name="IspEnterProgMode_cmdexeDelay" value="45"/>
          <property name="IspEnterProgMode_synchLoops" value="64"/>
          <property name="IspEnterProgMode_bitDelay" value="5"/>
          <property name="IspEnterProgMode_byteDelay" value="5"/>
          <property name="IspEnterProgMode_pollIndex" value="3"/>
          <property name="IspEnterProgMode_pollValue" value="0x53"/>
          <property name="IspLeaveProgMode_preDelay" value="1"/>
          <property name="IspLeaveProgMode_postDelay" value="1"/>
          <property name="IspChipErase_eraseDelay" value="45"/>
          <property name="IspChipErase_pollMethod" value="1"/>
          <property name="IspProgramFlash_mode" value="0x41"/>
          <property name="IspProgramFlash_blockSize" value="32"/>
          <property name="IspProgramFlash_delay" value="10"/>
          <property name="IspProgramFlash_cmd1" value="0x40"/>
          <property name="IspProgramFlash_cmd2" value="0x4C"/>
          <property name="IspProgramFlash_cmd3" value="0x00"/>
          <property name="IspProgramFlash_pollVal1" value="0x00"/>
          <property name="IspProgramFlash_pollVal2" value="0x00"/>
          <property name="IspProgramEeprom_mode" value="0x41"/>
          <property name="IspProgramEeprom_blockSize" value="8"/>
          <property name="IspProgramEeprom_delay" value="20"/>
          <property name="IspProgramEeprom_cmd1" value="0xC1"/>
          <property name="IspProgramEeprom_cmd2" value="0xC2"/>
          <property name="IspProgramEeprom_cmd3" value="0x00"/>
          <property name="IspProgramEeprom_pollVal1" value="0x00"/>
          <property name="IspProgramEeprom_pollVal2" value="0x00"/>
          <property name="IspReadFlash_blockSize" value="256"/>
          <property name="IspReadEeprom_blockSize" value="256"/>
          <property name="IspReadFuse_pollIndex" value="4"/>
          <property name="IspReadLock_pollIndex" value="4"/>
          <property name="IspReadSign_pollIndex" value="4"/>
          <property name="IspReadOsccal_pollIndex" value="4"/>
        </property-group>
        <property-group name="HVSP_INTERFACE">
          <property name="HvspControlStack" value="0x4C 0x0C 0x1C 0x2C 0x3C 0x64 0x74 0x66 0x68 0x78 0x68 0x68 0x7A 0x6A 0x68 0x78 0x78 0x7D 0x6D 0x0C 0x80 0x40 0x20 0x10 0x11 0x08 0x04 0x02 0x03 0x08 0x04 0x00"/>
          <property name="HvspEnterProgMode_stabDelay" value="100"/>
          <property name="HvspEnterProgMode_cmdexeDelay" value="0"/>
          <property name="HvspEnterProgMode_synchCycles" value="6"/>
          <property name="HvspEnterProgMode_latchCycles" value="1"/>
          <property name="HvspEnterProgMode_toggleVtg" value="1"/>
          <property name="HvspEnterProgMode_powoffDelay" value="25"/>
          <property name="HvspEnterProgMode_resetDelay1" value="2"/>
          <property name="HvspEnterProgMode_resetDelay2" value="0"/>
          <property name="HvspLeaveProgMode_stabDelay" value="100"/>
          <property name="HvspLeaveProgMode_resetDelay" value="25"/>
          <property name="HvspChipErase_pollTimeout" value="40"/>
          <property name="HvspChipErase_eraseTime" value="0"/>
          <property name="HvspProgramFlash_mode" value="0x0B"/>
          <property name="HvspProgramFlash_blockSize" value="32"/>
          <property name="HvspProgramFlash_pollTimeout" value="5"/>
          <property name="HvspReadFlash_blockSize" value="256"/>
          <property name="HvspProgramEeprom_mode" value="0x05"/>
          <property name="HvspProgramEeprom_blockSize" value="8"/>
          <property name="HvspProgramEeprom_pollTimeout" value="5"/>
          <property name="HvspReadEeprom_blockSize" value="256"/>
          <property name="HvspProgramFuse_pollTimeout" value="25"/>
          <property name="HvspProgramLock_pollTimeout" value="25"/>
        </property-group>
        <property-group name="ISP_INTERFACE_STK600">
          <property name="IspEnterProgMode_timeout" value="255"/>
          <property name="IspEnterProgMode_stabDelay" value="255"/>
          <property name="IspEnterProgMode_cmdexeDelay" value="45"/>
          <property name="IspEnterProgMode_synchLoops" value="64"/>
          <property name="IspEnterProgMode_byteDelay" value="4"/>
          <property name="IspEnterProgMode_pollIndex" value="3"/>
          <property name="IspEnterProgMode_pollValue" value="0x53"/>
          <property name="IspLeaveProgMode_preDelay" value="1"/>
          <property name="IspLeaveProgMode_postDelay" value="1"/>
          <property name="IspChipErase_eraseDelay" value="45"/>
          <property name="IspChipErase_pollMethod" value="1"/>
          <property name="IspProgramFlash_mode" value="0x41"/>
          <property name="IspProgramFlash_blockSize" value="32"/>
          <property name="IspProgramFlash_delay" value="10"/>
          <property name="IspProgramFlash_cmd1" value="0x40"/>
          <property name="IspProgramFlash_cmd2" value="0x4C"/>
          <property name="IspProgramFlash_cmd3" value="0x00"/>
          <property name="IspProgramFlash_pollVal1" value="0x00"/>
          <property name="IspProgramFlash_pollVal2" value="0x00"/>
          <property name="IspProgramEeprom_mode" value="0x41"/>
          <property name="IspProgramEeprom_blockSize" value="8"/>
          <property name="IspProgramEeprom_delay" value="20"/>
          <property name="IspProgramEeprom_cmd1" value="0xC1"/>
          <property name="IspProgramEeprom_cmd2" value="0xC2"/>
          <property name="IspProgramEeprom_cmd3" value="0x00"/>
          <property name="IspProgramEeprom_pollVal1" value="0x00"/>
          <property name="IspProgramEeprom_pollVal2" value="0x00"/>
          <property name="IspReadFlash_blockSize" value="256"/>
          <property name="IspReadEeprom_blockSize" value="256"/>
          <property name="IspReadFuse_pollIndex" value="4"/>
          <property name="IspReadLock_pollIndex" value="4"/>
          <property name="IspReadSign_pollIndex" value="4"/>
          <property name="IspReadOsccal_pollIndex" value="4"/>
        </property-group>
        <property-group name="HVSP_INTERFACE_STK600">
          <property name="HvspControlStack" value="0x4C 0x0C 0x1C 0x2C 0x3C 0x64 0x74 0x66 0x68 0x78 0x68 0x68 0x7A 0x6A 0x68 0x78 0x78 0x7D 0x6D 0x0C 0x80 0x40 0x20 0x10 0x11 0x08 0x04 0x02 0x03 0x08 0x04 0x00"/>
          <property name="HvspEnterProgMode_stabDelay" value="100"/>
          <property name="HvspEnterProgMode_cmdexeDelay" value="0"/>
          <property name="HvspEnterProgMode_synchCycles" value="6"/>
          <property name="HvspEnterProgMode_latchCycles" value="1"/>
          <property name="HvspEnterProgMode_toggleVtg" value="1"/>
          <property name="HvspEnterProgMode_powoffDelay" value="20"/>
          <property name="HvspEnterProgMode_resetDelay1" value="0"/>
          <property name="HvspEnterProgMode_resetDelay2" value="50"/>
          <property name="HvspLeaveProgMode_stabDelay" value="100"/>
          <property name="HvspLeaveProgMode_resetDelay" value="25"/>
          <property name="HvspChipErase_pollTimeout" value="40"/>
          <property name="HvspChipErase_eraseTime" value="0"/>
          <property name="HvspProgramFlash_mode" value="0x0B"/>
          <property name="HvspProgramFlash_blockSize" value="32"/>
          <property name="HvspProgramFlash_pollTimeout" value="5"/>
          <property name="HvspReadFlash_blockSize" value="256"/>
          <property name="HvspProgramEeprom_mode" value="0x05"/>
          <property name="HvspProgramEeprom_blockSize" value="8"/>
          <property name="HvspProgramEeprom_pollTimeout" value="5"/>
          <property name="HvspReadEeprom_blockSize" value="256"/>
          <property name="HvspProgramFuse_pollTimeout" value="25"/>
          <property name="HvspProgramLock_pollTimeout" value="25"/>
        </property-group>
      </property-groups>
    </device>
  </devices>
  <modules>
    <module caption="" name="AES">
      <register-group caption="" name="AES">
        <register caption="AES Control Register" name="AESCR" offset="0x003D" size="1">
          <bitfield caption="AES Enable" mask="0x80" name="AESE"/>
          <bitfield caption="AES Load Key Memory" mask="0x40" name="AESLKM"/>
          <bitfield caption="AES Reset" mask="0x20" name="AESRES"/>
          <bitfield caption="AES State XOR load" mask="0x10" name="AESXOR"/>
          <bitfield caption="AES Direction" mask="0x08" name="AESD"/>
          <bitfield caption="AES Interrupt Mask" mask="0x04" name="AESIM"/>
          <bitfield caption="AES Write Data" mask="0x02" name="AESWD"/>
          <bitfield caption="AES Write Key" mask="0x01" name="AESWK"/>
        </register>
        <register caption="AES Data Pointer Register" name="AESDPR" offset="0x017F" size="1" mask="0x0F"/>
        <register caption="AES Data Register" name="AESDR" offset="0x0181" size="1" mask="0xFF"/>
        <register caption="AES Key Register" name="AESKR" offset="0x0180" size="1" mask="0xFF"/>
        <register caption="AES Status Register" name="AESSR" offset="0x003E" size="1">
          <bitfield caption="AES Error Flag" mask="0x80" name="AESERF"/>
          <bitfield caption="AES Ready Flag" mask="0x01" name="AESRF"/>
        </register>
      </register-group>
    </module>
    <module caption="" name="CLK">
      <register-group caption="" name="CLK">
        <register caption="Clock output control Register" name="CLKOCR" offset="0x00C4" size="1">
          <bitfield caption="Clock output driver enable" mask="0x04" name="CLKOEN"/>
          <bitfield caption="Clock output source" mask="0x03" name="CLKOS" values="CLKOUT_CLOCK_SELECT"/>
        </register>
        <register caption="Clock output divider settings Register" name="CLKOD" offset="0x00C3" size="1" mask="0xFF"/>
        <register caption="Clock management override control register" name="CMOCR" offset="0x00CA" size="1">
          <bitfield caption="FRC Active" mask="0x04" name="FRCACT"/>
          <bitfield caption="MRC Always On" mask="0x02" name="MRCAO"/>
          <bitfield caption="FRC Always On" mask="0x01" name="FRCAO"/>
        </register>
        <register caption="Clock management status Register" name="CMSR" offset="0x00C9" size="1">
          <bitfield caption="External clock fail" mask="0x01" name="ECF"/>
        </register>
        <register caption="Fast RC oscillator calibration Register" name="FRCCAL" offset="0x00C7" size="1" mask="0x1F"/>
        <register caption="Middle RC oscillator calibration Register" name="MRCCAL" offset="0x00C6" size="1" mask="0xFE"/>
        <register caption="Power reduction Register 0" name="PRR0" offset="0x003A" size="1">
          <bitfield caption="Power Reduction Two Wire Interface" mask="0x80" name="PRTWI"/>
          <bitfield caption="Power Reduction Crypto Unit" mask="0x40" name="PRCU"/>
          <bitfield caption="Power Reduction Clock Output" mask="0x20" name="PRCO"/>
          <bitfield caption="Power Reduction Voltage Monitor" mask="0x10" name="PRVM"/>
          <bitfield caption="Power Reduction CRC" mask="0x08" name="PRCRC"/>
          <bitfield caption="Power Reduction Transmit DSP Control" mask="0x04" name="PRTXDC"/>
          <bitfield caption="Power Reduction Serial Peripheral Interface" mask="0x01" name="PRSPI"/>
        </register>
        <register caption="Power reduction Register 1" name="PRR1" offset="0x0021" size="1">
          <bitfield caption="Power Reduction Contactless Interface" mask="0x40" name="PRCI"/>
          <bitfield caption="Power Reduction LF Receiver" mask="0x20" name="PRLFR"/>
          <bitfield caption="Power Reduction Timer 5" mask="0x10" name="PRT5"/>
          <bitfield caption="Power Reduction Timer 4" mask="0x08" name="PRT4"/>
          <bitfield caption="Power Reduction Timer 3" mask="0x04" name="PRT3"/>
          <bitfield caption="Power Reduction Timer 2" mask="0x02" name="PRT2"/>
          <bitfield caption="Power Reduction Timer 1" mask="0x01" name="PRT1"/>
        </register>
        <register caption="Power reduction register 2" name="PRR2" offset="0x0022" size="1">
          <bitfield caption="Power Reduction Sequencer State Machine" mask="0x80" name="PRSSM"/>
          <bitfield caption="Power Reduction Tx Modulator" mask="0x40" name="PRTM"/>
          <bitfield caption="Power Reduction Data FIFO" mask="0x08" name="PRDF"/>
          <bitfield caption="Power Reduction Preamble/RSSI FIFO" mask="0x04" name="PRSF"/>
        </register>
      </register-group>
      <value-group caption="" name="CLKOUT_CLOCK_SELECT">
        <value caption="clk_src" name="VAL_0x00" value="0x00"/>
        <value caption="clk_frc" name="VAL_0x01" value="0x01"/>
        <value caption="clk_mrc" name="VAL_0x02" value="0x02"/>
        <value caption="clk_xto" name="VAL_0x03" value="0x03"/>
      </value-group>
    </module>
    <module caption="" name="CPU">
      <register-group caption="" name="CPU">
        <register caption="Clock Prescaler Register" name="CLPR" offset="0x01E5" size="1">
          <bitfield caption="Clock Prescaler Change Enable" mask="0x80" name="CLPCE"/>
          <bitfield caption="Timer Clock Prescaler Select" mask="0x38" name="CLTPS" values="CPU_CLT_PRESCALE_3BITS"/>
          <bitfield caption="System Clock Prescaler Select" mask="0x07" name="CLKPS" values="CPU_CLK_PRESCALE_3BITS"/>
        </register>
        <register caption="Clock Management Control Register" name="CMCR" offset="0x01E3" size="1">
          <bitfield caption="Clock management control change enable" mask="0x80" name="CMCCE"/>
          <bitfield caption="Clock monitor enable" mask="0x40" name="CMONEN"/>
          <bitfield caption="Core Clock Select" mask="0x08" name="CCS"/>
          <bitfield caption="Clock Management Mode" mask="0x07" name="CMM"/>
        </register>
        <register caption="Clock interrupt mask Register" name="CMIMR" offset="0x01E4" size="1">
          <bitfield caption="External clock interrupt enable" mask="0x01" name="ECIE"/>
        </register>
        <register caption="Debug Wire Data Register" name="DWDR" offset="0x0051" size="1" mask="0xFF" ocd-rw=""/>
        <register caption="MCU control Register" name="MCUCR" offset="0x002E" size="1">
          <bitfield caption="Trace Enable" mask="0x40" name="TRCEN"/>
          <bitfield caption="Trace Change Enable" mask="0x20" name="TRCCE"/>
          <bitfield caption="Pull-up Resistors Disable" mask="0x10" name="PUD"/>
          <bitfield caption="Enable Port Settings" mask="0x08" name="ENPS"/>
          <bitfield caption="SPI Interrupt Only" mask="0x04" name="SPIIO"/>
          <bitfield caption="Interrupt Vector Select" mask="0x02" name="IVSEL"/>
          <bitfield caption="Interrupt Vector Change Enable" mask="0x01" name="IVCE"/>
        </register>
        <register caption="MCU Status Register" name="MCUSR" offset="0x004B" size="1">
          <bitfield caption="DVCC Reset Flag" mask="0x40" name="DVCCRF"/>
          <bitfield caption="Transponder Reset Flag" mask="0x20" name="TPRF"/>
          <bitfield caption="Watchdog Reset Flag" mask="0x08" name="WDRF"/>
          <bitfield caption="Brown Out Detection Reset Flag" mask="0x04" name="BODRF"/>
          <bitfield caption="External Reset Flag" mask="0x02" name="EXTRF"/>
          <bitfield caption="Power-On Reset Flag" mask="0x01" name="PORF"/>
        </register>
        <register caption="Sleep mode control Register" name="SMCR" offset="0x0058" size="1">
          <bitfield caption="Sleep Mode Select" mask="0x0E" name="SM" values="CPU_SLEEP_MODE_3BITS"/>
          <bitfield caption="Sleep Enable" mask="0x01" name="SE"/>
        </register>
        <register caption="Stack Pointer" name="SP" offset="0x005D" size="2" mask="0x07FF"/>
        <register caption="Store Program Memory Control and Status Register" name="SPMCSR" offset="0x0057" size="1">
          <bitfield caption="SPM Interrupt Enable" mask="0x80" name="SPMIE"/>
          <bitfield caption="Boot Lock Bit Set" mask="0x08" name="BLBSET"/>
          <bitfield caption="Page Write" mask="0x04" name="PGWRT"/>
          <bitfield caption="Page Erase" mask="0x02" name="PGERS"/>
          <bitfield caption="Self Programming Enable" mask="0x01" name="SELFPRGEN"/>
        </register>
        <register caption="Status Register" name="SREG" offset="0x005F" size="1">
          <bitfield caption="Global Interrupt Enable" mask="0x80" name="I"/>
          <bitfield caption="Bit Copy Storage" mask="0x40" name="T"/>
          <bitfield caption="Half Carry Flag" mask="0x20" name="H"/>
          <bitfield caption="Sign Bit" mask="0x10" name="S"/>
          <bitfield caption="Two's Complement Overflow Flag" mask="0x08" name="V"/>
          <bitfield caption="Negative Flag" mask="0x04" name="N"/>
          <bitfield caption="Zero Flag" mask="0x02" name="Z"/>
          <bitfield caption="Carry Flag" mask="0x01" name="C"/>
        </register>
      </register-group>
      <value-group caption="" name="CPU_CLT_PRESCALE_3BITS">
        <value caption="disabled" name="VAL_0x00" value="0x00"/>
        <value caption="1" name="VAL_0x01" value="0x01"/>
        <value caption="2" name="VAL_0x02" value="0x02"/>
        <value caption="4" name="VAL_0x03" value="0x03"/>
        <value caption="8" name="VAL_0x04" value="0x04"/>
        <value caption="16" name="VAL_0x05" value="0x05"/>
        <value caption="32" name="VAL_0x06" value="0x06"/>
        <value caption="64" name="VAL_0x07" value="0x07"/>
      </value-group>
      <value-group caption="" name="CPU_CLK_PRESCALE_3BITS">
        <value caption="1" name="VAL_0x00" value="0x00"/>
        <value caption="2" name="VAL_0x01" value="0x01"/>
        <value caption="4" name="VAL_0x02" value="0x02"/>
        <value caption="8" name="VAL_0x03" value="0x03"/>
        <value caption="16" name="VAL_0x04" value="0x04"/>
        <value caption="32" name="VAL_0x05" value="0x05"/>
        <value caption="64" name="VAL_0x06" value="0x06"/>
        <value caption="128" name="VAL_0x07" value="0x07"/>
      </value-group>
      <value-group caption="" name="CPU_SLEEP_MODE_3BITS">
        <value caption="Idle" name="IDLE" value="0x00"/>
        <value caption="Power save" name="PSAVE" value="0x01"/>
        <value caption="Extended power save" name="EPSAVE" value="0x02"/>
        <value caption="Power down" name="PDOWN" value="0x03"/>
        <value caption="Extended power down" name="EPDOWN" value="0x04"/>
        <value caption="Power off" name="POFF" value="0x05"/>
      </value-group>
    </module>
    <module caption="" name="CRC">
      <register-group caption="" name="CRC">
        <register caption="CRC Control Register" name="CRCCR" offset="0x0145" size="1">
          <bitfield caption="Reflect Data Output Byte" mask="0x04" name="REFLO"/>
          <bitfield caption="Reflect Data Input Byte" mask="0x02" name="REFLI"/>
          <bitfield caption="CRC Data Register Reset" mask="0x01" name="CRCRS"/>
        </register>
        <register caption="CRC Data Input Register" name="CRCDIR" offset="0x0049" size="1" mask="0xFF" ocd-rw="W"/>
        <register caption="CRC Data Output Register" name="CRCDOR" offset="0x0146" size="1" mask="0xFF" ocd-rw="R"/>
      </register-group>
    </module>
    <module caption="" name="DEBOUNCE">
      <register-group caption="" name="DEBOUNCE">
        <register caption="DeBounce Control Register" name="DBCR" offset="0x0152" size="1">
          <bitfield caption="Debounce Handshake Active" mask="0x08" name="DBHA"/>
          <bitfield caption="Debounce Timer Mask Select" mask="0x04" name="DBTMS"/>
          <bitfield caption="Debounce Clock Select" mask="0x02" name="DBCS"/>
          <bitfield caption="Debounce Mode" mask="0x01" name="DBMD"/>
        </register>
        <register caption="DeBounce Enable Port B" name="DBENB" offset="0x0154" size="1" mask="0xFF"/>
        <register caption="DeBounce Enable Port C" name="DBENC" offset="0x0155" size="1" mask="0x07"/>
        <register caption="DeBounce Enable Port D" name="DBEND" offset="0x0164" size="1" mask="0xFF"/>
        <register caption="Debounce Timer Compare Register" name="DBTC" offset="0x0153" size="1" mask="0xFF"/>
      </register-group>
    </module>
    <module caption="" name="DEBUG">
      <register-group caption="" name="DEBUG">
        <register caption="Debugging Support Switch" name="DBGSW" offset="0x0156" size="1">
          <bitfield caption="Analog Test Pins Enable" mask="0x80" name="ATEST"/>
          <bitfield caption="CPU Busy Flag" mask="0x40" name="CPBF"/>
          <bitfield caption="CPU Busy Flag Output Select" mask="0x30" name="CPBFOS" values="CPU_BUSY_OUT"/>
          <bitfield caption="Debugging Support Group Select" mask="0x0F" name="DBGGS"/>
        </register>
        <register caption="Trace Data Register" name="TRCDR" offset="0x00FF" size="1" mask="0xFF"/>
        <register caption="Trace ID Register" name="TRCID" offset="0x00FC" size="2" mask="0xFFFF"/>
      </register-group>
      <value-group caption="" name="CPU_BUSY_OUT">
        <value caption="disabled" name="VAL_0x00" value="0x00"/>
        <value caption="PB0" name="VAL_0x01" value="0x01"/>
        <value caption="PB3" name="VAL_0x02" value="0x02"/>
        <value caption="PC1" name="VAL_0x03" value="0x03"/>
      </value-group>
    </module>
    <module caption="" name="DFIFO">
      <register-group caption="" name="DFIFO">
        <register caption="Data FIFO Configuration Register" name="DFC" offset="0x00DA" size="1">
          <bitfield caption="Data FIFO Direct Read Access Operational Mode" mask="0x80" name="DFDRA"/>
          <bitfield caption="Data FIFO Fill-Level Configuration" mask="0x3F" name="DFFLC"/>
        </register>
        <register caption="Data FIFO Data Register" name="DFD" offset="0x00D8" size="1" mask="0xFF" ocd-rw=""/>
        <register caption="Data FIFO Interrupt Mask Register" name="DFI" offset="0x00D9" size="1">
          <bitfield caption="Data FIFO Error Interrupt Mask" mask="0x02" name="DFERIM"/>
          <bitfield caption="Data FIFO Fill-level Interrupt Mask" mask="0x01" name="DFFLIM"/>
        </register>
        <register caption="Data FIFO Fill Level Register" name="DFL" offset="0x00D5" size="1">
          <bitfield caption="Data FIFO Clear" mask="0x80" name="DFCLR"/>
          <bitfield caption="Data FIFO Fill Level Status" mask="0x3F" name="DFFLS"/>
        </register>
        <register caption="Data FIFO Read Pointer" name="DFRP" offset="0x00D7" size="1" mask="0x3F"/>
        <register caption="Data FIFO Status Register" name="DFS" offset="0x00D2" size="1">
          <bitfield caption="Data FIFO Overflow Flag" mask="0x04" name="DFOFL"/>
          <bitfield caption="Data FIFO Underflow Flag" mask="0x02" name="DFUFL"/>
          <bitfield caption="Data FIFO Fill-Level Reached Status Flag" mask="0x01" name="DFFLRF"/>
        </register>
        <register caption="Data FIFO Telegram Length" name="DFTL" offset="0x00D3" size="2" mask="0x0FFF"/>
        <register caption="Data FIFO Write Pointer" name="DFWP" offset="0x00D6" size="1" mask="0x3F"/>
      </register-group>
    </module>
    <module caption="" name="EEPROM">
      <register-group caption="" name="EEPROM">
        <register caption="EEPROM Address Register" name="EEAR" offset="0x0041" size="2" mask="0x0FFF"/>
        <register caption="EEPROM Control Register" name="EECR" offset="0x003F" size="1">
          <bitfield caption="Non-volatile memory busy" mask="0x80" name="NVMBSY"/>
          <bitfield caption="EEPROM page access (multiple bytes access mode)" mask="0x40" name="EEPAGE"/>
          <bitfield caption="EEPROM Programming Mode" mask="0x30" name="EEPM" values="EEP_MODE"/>
          <bitfield caption="EEPROM Ready Interrupt Enable" mask="0x08" name="EERIE"/>
          <bitfield caption="EEPROM Master Write Enable" mask="0x04" name="EEMWE"/>
          <bitfield caption="EEPROM Write Enable" mask="0x02" name="EEWE"/>
          <bitfield caption="EEPROM Read Enable" mask="0x01" name="EERE"/>
        </register>
        <register caption="EEPROM Control Register 2" name="EECR2" offset="0x0159" size="1">
          <bitfield caption="EEPROM Error Correction Code Flag" mask="0x80" name="E2CF"/>
          <bitfield caption="EEPROM error Fault Flag bit" mask="0x40" name="E2FF"/>
          <bitfield caption="EEPROM Error Code Correction Interrupt Mask" mask="0x02" name="E2CIM"/>
          <bitfield caption="EEPROM Burst Read Enable" mask="0x01" name="EEBRE"/>
        </register>
        <register caption="EEPROM Data Register" name="EEDR" offset="0x0040" size="1" mask="0xFF" ocd-rw=""/>
        <register caption="EEPROM Protection Register" name="EEPR" offset="0x0043" size="1">
          <bitfield caption="EEPROM Access Protection" mask="0x0F" name="EEAP"/>
        </register>
      </register-group>
      <value-group caption="" name="EEP_MODE">
        <value caption="Erase and Write in one operation" name="VAL_0x00" value="0x00"/>
        <value caption="Erase Only" name="VAL_0x01" value="0x01"/>
        <value caption="Write Only" name="VAL_0x02" value="0x02"/>
      </value-group>
    </module>
    <module caption="" name="FE">
      <register-group caption="" name="FE">
        <register caption="Front-End Antenna Level Detector Range" name="FEALR" offset="0x010C" size="1">
          <bitfield caption="Range of the ANT_TUNE level detector" mask="0x03" name="RNGE" values="FE_ALR_RANGE"/>
        </register>
        <register caption="Front-End Antenna" name="FEANT" offset="0x010D" size="1">
          <bitfield caption="antenna signal LeVeL" mask="0x0F" name="LVLC"/>
        </register>
        <register caption="Front-End Antenna Tuning" name="FEAT" offset="0x0104" size="1">
          <bitfield caption="Antenna Tuning" mask="0x0F" name="ANTN"/>
        </register>
        <register caption="Front-End RC Tuning Register" name="FEBT" offset="0x0107" size="1">
          <bitfield caption="Resistor Tuning" mask="0x0C" name="RTN2"/>
          <bitfield caption="Capacitor Tuning" mask="0x03" name="CTN2"/>
        </register>
        <register caption="Front-End Control Register" name="FECR" offset="0x010A" size="1">
          <bitfield caption="ASK Not DPSK Switch" mask="0x20" name="ANPS"/>
          <bitfield caption="PLL Lock Detect Gate" mask="0x10" name="PLCKG"/>
          <bitfield caption="Select 433 Not 315MHz Band" mask="0x02" name="S4N3"/>
          <bitfield caption="Select Low-Band Not High-Band" mask="0x01" name="LBNHB"/>
        </register>
        <register caption="Front-End Enable Register 1" name="FEEN1" offset="0x0101" size="1">
          <bitfield caption="Antenna Tuning Enable" mask="0x80" name="ATEN"/>
          <bitfield caption="PLL Speedup 1" mask="0x40" name="PLSP1"/>
          <bitfield caption="Cristal Oscillator enable" mask="0x04" name="XTOEN"/>
          <bitfield caption="PLL calibration mode" mask="0x02" name="PLCAL"/>
          <bitfield caption="PLL enable" mask="0x01" name="PLEN"/>
        </register>
        <register caption="Front-End Enable Register 2" name="FEEN2" offset="0x0102" size="1">
          <bitfield caption="Cap Array Bias" mask="0x40" name="CPBIA"/>
          <bitfield caption="PLL Post En IQ divider" mask="0x10" name="PLPEN"/>
          <bitfield caption="Power Amplifier enable" mask="0x04" name="PAEN"/>
        </register>
        <register caption="Front-End Main and Swallow Control Register" name="FEMS" offset="0x0108" size="1">
          <bitfield caption="PLL Mode" mask="0xF0" name="PLLM"/>
          <bitfield caption="PLL Swallow" mask="0x0F" name="PLLS"/>
        </register>
        <register caption="Front-End Power Amplifier Control Register" name="FEPAC" offset="0x0105" size="1">
	  <bitfield caption="Front-End Power Amplifier Control Register Pout/dBm LowBand HighBand" mask="0xFF" name="PACR" values="FE_POWER_AMPLIFIER_CONTROL"/>
        </register>
        <register caption="Front-End Status Register" name="FESR" offset="0x0100" size="1">
          <bitfield caption="Antenna saturated" mask="0x10" name="ANTS"/>
          <bitfield caption="PLL locked" mask="0x08" name="PLCK"/>
          <bitfield caption="XTO ready" mask="0x04" name="XRDY"/>
        </register>
        <register caption="Front-End RC Tuning 4bit Register" name="FETN4" offset="0x0109" size="1">
          <bitfield caption="4 bit Resistor Tuning" mask="0xF0" name="RTN4"/>
          <bitfield caption="4 bit Capacitor Tuning" mask="0x0F" name="CTN4"/>
        </register>
        <register caption="Front-End VCO and PLL control" name="FEVCO" offset="0x010B" size="1">
          <bitfield caption="VCO Bias" mask="0xF0" name="VCOB"/>
          <bitfield caption="Charge pump current control" mask="0x0F" name="CPCC"/>
        </register>
        <register caption="Front-End VCO Tuning Register" name="FEVCT" offset="0x0106" size="1" mask="0x0F"/>
      </register-group>
      <value-group caption="" name="FE_POWER_AMPLIFIER_CONTROL">
        <value caption="-11.80  -12.90" name="VAL_0x00" value="0x00"/>
        <value caption="-11.30  -12.33" name="VAL_0x01" value="0x01"/>
        <value caption="-10.70  -11.76" name="VAL_0x02" value="0x02"/>
        <value caption="-10.20  -11.10" name="VAL_0x03" value="0x03"/>
        <value caption=" -9.70  -10.60" name="VAL_0x04" value="0x04"/>
        <value caption=" -9.20  -10.00" name="VAL_0x05" value="0x05"/>
        <value caption=" -8.60   -9.50" name="VAL_0x06" value="0x06"/>
        <value caption=" -8.00   -9.00" name="VAL_0x07" value="0x07"/>
        <value caption=" -7.50   -8.50" name="VAL_0x08" value="0x08"/>
        <value caption=" -7.00   -7.90" name="VAL_0x09" value="0x09"/>
        <value caption=" -6.40   -7.30" name="VAL_0x0A" value="0x0A"/>
        <value caption=" -5.90   -6.80" name="VAL_0x0B" value="0x0B"/>
        <value caption=" -5.30   -6.30" name="VAL_0x0C" value="0x0C"/>
        <value caption=" -4.77   -5.70" name="VAL_0x0D" value="0x0D"/>
        <value caption=" -4.17   -5.20" name="VAL_0x0E" value="0x0E"/>
        <value caption=" -3.67   -4.60" name="VAL_0x0F" value="0x0F"/>
        <value caption=" -3.12   -4.07" name="VAL_0x10" value="0x10"/>
        <value caption=" -2.56   -3.47" name="VAL_0x11" value="0x11"/>
        <value caption=" -2.10   -2.97" name="VAL_0x12" value="0x12"/>
        <value caption=" -1.58   -2.42" name="VAL_0x13" value="0x13"/>
        <value caption=" -1.08   -1.86" name="VAL_0x14" value="0x14"/>
        <value caption=" -0.50   -1.40" name="VAL_0x15" value="0x15"/>
        <value caption="  0.00   -0.88" name="VAL_0x16" value="0x16"/>
        <value caption="  0.41   -0.38" name="VAL_0x17" value="0x17"/>
        <value caption="  1.00    0.20 " name="VAL_0x18" value="0x18"/>
        <value caption="  1.42    0.70 " name="VAL_0x19" value="0x19"/>
        <value caption="  1.83    1.11 " name="VAL_0x1A" value="0x1A"/>
        <value caption="  2.42    1.70 " name="VAL_0x1B" value="0x1B"/>
        <value caption="  2.88    2.12 " name="VAL_0x1C" value="0x1C"/>
        <value caption="  3.38    2.53 " name="VAL_0x1D" value="0x1D"/>
        <value caption="  3.81    3.12 " name="VAL_0x1E" value="0x1E"/>
        <value caption="  4.31    3.58 " name="VAL_0x1F" value="0x1F"/>
        <value caption="  4.72    4.08 " name="VAL_0x20" value="0x20"/>
        <value caption="  5.09    4.51 " name="VAL_0x21" value="0x21"/>
        <value caption="  5.57    5.01 " name="VAL_0x22" value="0x22"/>
        <value caption="  6.00    5.42 " name="VAL_0x23" value="0x23"/>
        <value caption="  6.41    5.79 " name="VAL_0x24" value="0x24"/>
        <value caption="  6.77    6.27 " name="VAL_0x25" value="0x25"/>
        <value caption="  7.19    6.70 " name="VAL_0x26" value="0x26"/>
        <value caption="  7.55    7.11 " name="VAL_0x27" value="0x27"/>
        <value caption="  7.98    7.47 " name="VAL_0x28" value="0x28"/>
        <value caption="  8.40    7.89 " name="VAL_0x29" value="0x29"/>
        <value caption="  8.79    8.25 " name="VAL_0x2A" value="0x2A"/>
        <value caption="  9.11    8.68 " name="VAL_0x2B" value="0x2B"/>
        <value caption="  9.46    9.10 " name="VAL_0x2C" value="0x2C"/>
        <value caption="  9.82    9.49 " name="VAL_0x2D" value="0x2D"/>
        <value caption=" 10.18    9.81 " name="VAL_0x2E" value="0x2E"/>
        <value caption=" 10.60   10.16" name="VAL_0x2F" value="0x2F"/>
        <value caption=" 10.89   10.52" name="VAL_0x30" value="0x30"/>
        <value caption=" 11.30   10.88" name="VAL_0x31" value="0x31"/>
        <value caption=" 11.62   11.30" name="VAL_0x32" value="0x32"/>
        <value caption=" 12.06   11.59" name="VAL_0x33" value="0x33"/>
        <value caption=" 12.39   12.00" name="VAL_0x34" value="0x34"/>
        <value caption=" 12.82   12.32" name="VAL_0x35" value="0x35"/>
        <value caption=" 13.22   12.76" name="VAL_0x36" value="0x36"/>
        <value caption=" 13.58   13.09" name="VAL_0x37" value="0x37"/>
        <value caption=" 13.95   13.52" name="VAL_0x38" value="0x38"/>
        <value caption=" 14.22   13.92" name="VAL_0x39" value="0x39"/>
        <value caption=" 14.41   14.28" name="VAL_0x3A" value="0x3A"/>
        <value caption=" 14.49   14.65" name="VAL_0x3B" value="0x3B"/>
        <value caption=" 14.60   14.65" name="VAL_0x3C" value="0x3C"/>
        <value caption=" 14.60   14.65" name="VAL_0x3D" value="0x3D"/>
        <value caption=" 14.60   14.65" name="VAL_0x3E" value="0x3E"/>
        <value caption=" 14.60   14.65" name="VAL_0x3F" value="0x3F"/>
      </value-group>
      <value-group caption="" name="FE_ALR_RANGE">
        <value caption="0..3 dBm" name="VAL_0x00" value="0x00"/>
        <value caption="4..7 dBm" name="VAL_0x01" value="0x01"/>
        <value caption="8..14 dBm" name="VAL_0x02" value="0x02"/>
        <value caption="Secure Measurement" name="VAL_0x03" value="0x03"/>
      </value-group>
    </module>
    <module caption="" name="GPIOREGS">
      <register-group caption="" name="GPIOREGS">
        <register caption="General Purpose I/O Register 0" name="GPIOR0" offset="0x0020" size="1" mask="0xFF"/>
        <register caption="General Purpose I/O Register 1" name="GPIOR1" offset="0x0044" size="1" mask="0xFF"/>
        <register caption="General Purpose I/O Register 2" name="GPIOR2" offset="0x0045" size="1" mask="0xFF"/>
        <register caption="General Purpose I/O Register 3" name="GPIOR3" offset="0x0182" size="1" mask="0xFF"/>
        <register caption="General Purpose I/O Register 4" name="GPIOR4" offset="0x0183" size="1" mask="0xFF"/>
        <register caption="General Purpose I/O Register 5" name="GPIOR5" offset="0x0184" size="1" mask="0xFF"/>
        <register caption="General Purpose I/O Register 6" name="GPIOR6" offset="0x0185" size="1" mask="0xFF"/>
      </register-group>
    </module>
    <module caption="" name="INT">
      <register-group caption="" name="INT">
        <register caption="External Interrupt control Register" name="EICRA" offset="0x006B" size="1">
          <bitfield caption="Interrupt Sense Control 1" mask="0x0C" name="ISC1" values="INTERRUPT_SENSE_CONTROL"/>
          <bitfield caption="Interrupt Sense Control 0" mask="0x03" name="ISC0" values="INTERRUPT_SENSE_CONTROL"/>
        </register>
        <register caption="External Interrupt Flag Register" name="EIFR" offset="0x0048" size="1">
          <bitfield caption="External Interrupt Flag 1" mask="0x02" name="INTF1"/>
          <bitfield caption="External Interrupt Flag 0" mask="0x01" name="INTF0"/>
        </register>
        <register caption="External Interrupt Mask Register" name="EIMSK" offset="0x0047" size="1">
          <bitfield caption="External Interrupt Request 1 Enable" mask="0x02" name="INT1"/>
          <bitfield caption="External Interrupt Request 0 Enable" mask="0x01" name="INT0"/>
        </register>
        <register caption="Pin change Interrupt control Register" name="PCICR" offset="0x0046" size="1">
          <bitfield caption="Pin Change Interrupt Enable 1" mask="0x02" name="PCIE1"/>
          <bitfield caption="Pin Change Interrupt Enable 0" mask="0x01" name="PCIE0"/>
        </register>
        <register caption="Pin change Interrupt flag Register" name="PCIFR" offset="0x0161" size="1">
          <bitfield caption="Pin Change Interrupt Flag 1" mask="0x02" name="PCIF1"/>
          <bitfield caption="Pin Change Interrupt Flag 0" mask="0x01" name="PCIF0"/>
        </register>
        <register caption="Pin change Mask Register 0" name="PCMSK0" offset="0x006C" size="1">
          <bitfield caption="Pin Change Enable Mask bit 7" mask="0x80" name="PCINT7"/>
          <bitfield caption="Pin Change Enable Mask bit 6" mask="0x40" name="PCINT6"/>
          <bitfield caption="Pin Change Enable Mask bit 5" mask="0x20" name="PCINT5"/>
          <bitfield caption="Pin Change Enable Mask bit 4" mask="0x10" name="PCINT4"/>
          <bitfield caption="Pin Change Enable Mask bit 3" mask="0x08" name="PCINT3"/>
          <bitfield caption="Pin Change Enable Mask bit 2" mask="0x04" name="PCINT2"/>
          <bitfield caption="Pin Change Enable Mask bit 1" mask="0x02" name="PCINT1"/>
          <bitfield caption="Pin Change Enable Mask bit 0" mask="0x01" name="PCINT0"/>
        </register>
        <register caption="Pin change Mask Register 1" name="PCMSK1" offset="0x006D" size="1">
          <bitfield caption="Pin Change Enable Mask bit 15" mask="0x80" name="PCINT15"/>
          <bitfield caption="Pin Change Enable Mask bit 14" mask="0x40" name="PCINT14"/>
          <bitfield caption="Pin Change Enable Mask bit 13" mask="0x20" name="PCINT13"/>
          <bitfield caption="Pin Change Enable Mask bit 12" mask="0x10" name="PCINT12"/>
          <bitfield caption="Pin Change Enable Mask bit 11" mask="0x08" name="PCINT11"/>
          <bitfield caption="Pin Change Enable Mask bit 10" mask="0x04" name="PCINT10"/>
          <bitfield caption="Pin Change Enable Mask bit 9" mask="0x02" name="PCINT9"/>
          <bitfield caption="Pin Change Enable Mask bit 8" mask="0x01" name="PCINT8"/>
        </register>
      </register-group>
      <value-group caption="Interrupt Sense Control" name="INTERRUPT_SENSE_CONTROL">
        <value caption="Low Level of INTX" name="VAL_0x00" value="0x00"/>
        <value caption="Logical Change of INTX" name="VAL_0x01" value="0x01"/>
        <value caption="Falling Edge of INTX" name="VAL_0x02" value="0x02"/>
        <value caption="Rising Edge of INTX" name="VAL_0x03" value="0x03"/>
      </value-group>
    </module>
    <module caption="" name="LED">
      <register-group caption="" name="LED">
        <register caption="Pad Driver Strength Control Register" name="PDSCR" offset="0x01EF" size="1">
          <bitfield caption="Pad Driver Strength Control" mask="0x1F" name="PDSC"/>
        </register>
      </register-group>
    </module>
    <module caption="" name="LF3D">
      <register-group caption="" name="LF3D">
        <register caption="LF Receiver Calibration Protect Register" name="LFCPR" offset="0x018E" size="1">
          <bitfield caption="LF Calibration Protect Change Enable" mask="0x80" name="LFCPCE"/>
          <bitfield caption="LF Calibration Ready" mask="0x02" name="LFCALRY"/>
          <bitfield caption="LF Calibration Protection" mask="0x01" name="LFCALP"/>
        </register>
        <register caption="LF Receiver Decode Unit Control Register 0" name="LFCR0" offset="0x004F" size="1">
          <bitfield caption="LF Receiver Reset Time select" mask="0xC0" name="LFRRT"/>
          <bitfield caption="LF Receiver Maximum Gain Select" mask="0x20" name="LFMG"/>
          <bitfield caption="LF Receiver Bit Rate" mask="0x18" name="LFBR"/>
          <bitfield caption="LF Receiver Channel 3 Enable" mask="0x04" name="LFCE3"/>
          <bitfield caption="LF Receiver Channel 2 Enable" mask="0x02" name="LFCE2"/>
          <bitfield caption="LF Receiver Channel 1 Enable" mask="0x01" name="LFCE1"/>
        </register>
        <register caption="LF Receiver Decode Unit Control Register 1" name="LFCR1" offset="0x0050" size="1">
          <bitfield caption="LF Receiver Enable" mask="0x80" name="LFRE"/>
          <bitfield caption="LF Port Event Enable" mask="0x40" name="LFPEEN"/>
          <bitfield caption="Adapt Threshold Enable" mask="0x20" name="ADTHEN"/>
          <bitfield caption="FLL Enable" mask="0x10" name="FLLEN"/>
          <bitfield caption="Analog Reset Manchester Detector Enable" mask="0x04" name="ARMDE"/>
          <bitfield caption="LF Function Mode" mask="0x03" name="LFFM" values="LF_FUNCTIONM"/>
        </register>
        <register caption="LF Receiver Decode Unit Control Register 2" name="LFCR2" offset="0x005A" size="1">
          <bitfield caption="LF Velocity Control" mask="0xE0" name="LFVC"/>
          <bitfield caption="LF coil Damping level select" mask="0x04" name="LFDAMP"/>
          <bitfield caption="LF Sensitivity Mode" mask="0x03" name="LFSEN" values="LF_SENSITIVITY"/>
        </register>
        <register caption="LF Receiver Decode Unit Control Register 3" name="LFCR3" offset="0x005B" size="1">
          <bitfield caption="LF RC Pump mode Enable" mask="0x04" name="LFRCPM"/>
          <bitfield caption="LF RC Pump Continuous Enable" mask="0x02" name="LFRCPCEN"/>
          <bitfield caption="LF RC Trim Enable" mask="0x01" name="LFRCTEN"/>
        </register>
        <register caption="LF Decoder SRC Tuning Register" name="LFDSRR" offset="0x0151" size="1">
          <bitfield caption="SRC oscillator Decoder Tuning value" mask="0xFF" name="SRCDT"/>
        </register>
        <register caption="LF Receiver Decode Unit Flag Register" name="LFFR" offset="0x003C" size="1">
          <bitfield caption="LF Envelope Signal" mask="0x80" name="LFES"/>
          <bitfield caption="LF Signal Detect" mask="0x40" name="LFSD"/>
          <bitfield caption="LF Telegram Time Out Flag" mask="0x08" name="LFTOF"/>
          <bitfield caption="LF End of Telegram Flag" mask="0x04" name="LFEOF"/>
          <bitfield caption="LF Decoder Error Flag" mask="0x02" name="LFDEF"/>
          <bitfield caption="LF Synchronization Detect Flag" mask="0x01" name="LFSYDF"/>
        </register>
        <register caption="LF Receiver Decode Unit Interrupt Mask Register" name="LFIMR" offset="0x018F" size="1">
          <bitfield caption="LF End Of telegram Interrupt Mask" mask="0x04" name="LFEOIM"/>
          <bitfield caption="LF Decoder Error Interrupt Mask" mask="0x02" name="LFDEIM"/>
          <bitfield caption="LF Synchronization Detected Interrupt Mask" mask="0x01" name="LFSYDIM"/>
        </register>
        <register caption="LF Receiver Decode Unit Channel 1 Quality Faktor Register" name="LFQC1" offset="0x01A9" size="1">
          <bitfield caption="LF capacitor select channel 1" mask="0xF0" name="LFCS1"/>
          <bitfield caption="LF resistor select channel 1" mask="0x0F" name="LFQS1"/>
        </register>
        <register caption="LF Receiver Decode Unit Channel 2 Quality Faktor Register" name="LFQC2" offset="0x01A8" size="1">
          <bitfield caption="LF capacitor select channel 2" mask="0xF0" name="LFCS2"/>
          <bitfield caption="LF resistor select channel 2" mask="0x0F" name="LFQS2"/>
        </register>
        <register caption="LF Receiver Decode Unit Channel 3 Quality Faktor Register" name="LFQC3" offset="0x01A7" size="1">
          <bitfield caption="LF capacitor select channel 3" mask="0xF0" name="LFCS3"/>
          <bitfield caption="LF resistor select channel 3" mask="0x0F" name="LFQS3"/>
        </register>
        <register caption="LF Receiver Decode Unit Stop Bit Register" name="LFSTOP" offset="0x01A0" size="1">
          <bitfield caption="LF Stop Bits Length" mask="0x70" name="LFSTL"/>
          <bitfield caption="LF Stop Bits Symbols" mask="0x0F" name="LFSTSY"/>
        </register>
        <register caption="LF Receiver Decode Unit Synchronization Length Register" name="LFSYLE" offset="0x019F" size="1" mask="0x3F"/>
        <register caption="LF Receiver Decode Unit Synchronization Symbols Register0" name="LFSYSY0" offset="0x019B" size="1" mask="0xFF"/>
        <register caption="LF Receiver Decode Unit Synchronization Symbols Register1" name="LFSYSY1" offset="0x019C" size="1" mask="0xFF"/>
        <register caption="LF Receiver Decode Unit Synchronization Symbols Register2" name="LFSYSY2" offset="0x019D" size="1" mask="0xFF"/>
        <register caption="LF Receiver Decode Unit Synchronization Symbols Register3" name="LFSYSY3" offset="0x019E" size="1" mask="0xFF"/>
      </register-group>
      <value-group caption="" name="LF_FUNCTIONM">
        <value caption="ID and Data" name="VAL_0x00" value="0x00"/>
        <value caption="Transparent" name="VAL_0x01" value="0x01"/>
        <value caption="RSSI Measurement" name="VAL_0x02" value="0x02"/>
      </value-group>
      <value-group caption="" name="LF_SENSITIVITY">
        <value caption="High Sensitivity" name="VAL_0x00" value="0x00"/>
        <value caption="Med Sensitivity" name="VAL_0x01" value="0x01"/>
        <value caption="Low Sensitivity" name="VAL_0x02" value="0x02"/>
      </value-group>
    </module>
    <module caption="" name="LF_PROTOCOL_HANDLER">
      <register-group caption="" name="LF_PROTOCOL_HANDLER">
        <register caption="Protocol Handler Bit Counter Read Register" name="PHBCRR" offset="0x0186" size="1" ocd-rw="R">
          <bitfield caption="Protocol Handler Bit Counter Read" mask="0xFF" name="PHBCR"/>
        </register>
        <register caption="PH FIFO Clock Gen. Control Register" name="PHCKCR" offset="0x01E1" size="1">
          <bitfield caption="Continue or Single receive Mode" mask="0x80" name="CSM"/>
          <bitfield caption="Continuous Pattern Mode" mask="0x40" name="CPM"/>
          <bitfield caption="Frame stored in FIFO" mask="0x20" name="FRFIFO"/>
          <bitfield caption="FIFO Synchronous Clock Switch" mask="0x01" name="FIFSCSW"/>
        </register>
        <register caption="PH FIFO Clock Gen. Status Register" name="PHCKSR" offset="0x01E0" size="1">
          <bitfield caption="FIFO Clock Switch" mask="0x01" name="FIFO_SW"/>
        </register>
        <register caption="Protocol Handler CRC Control Register" name="PHCRCR" offset="0x01D9" size="1">
          <bitfield caption="CRC Enable" mask="0x80" name="CRCEN"/>
          <bitfield caption="Strobe Enable" mask="0x40" name="STREN"/>
          <bitfield caption="CRC Select" mask="0x30" name="CRCSE" values="PH_CRC_SELECT"/>
          <bitfield caption="CRC MSB" mask="0x08" name="CRCMSB"/>
          <bitfield caption="CRC ID Frame" mask="0x04" name="CRCFR"/>
        </register>
        <register caption="PH CRC Polynomial" name="PHCRP" offset="0x01DC" size="2" mask="0xFFFF"/>
        <register caption="PH CRC Checksum" name="PHCSR" offset="0x01DE" size="2" mask="0xFFFF"/>
        <register caption="PH CRC Start Value" name="PHCST" offset="0x01DA" size="2" mask="0xFFFF"/>
        <register caption="Protocol Handler Data Frame end Register" name="PHDFR" offset="0x01A5" size="1">
          <bitfield caption="Protocol Handler Data Frame end" mask="0xFF" name="PHDF"/>
        </register>
        <register caption="PH FIFO Configuration Register" name="PHFC" offset="0x01D7" size="1">
          <bitfield caption="PH FIFO Direct Read Access Operational Mode" mask="0x80" name="DRA"/>
          <bitfield caption="PH FIFO MSB alignment bit" mask="0x40" name="FFMSB"/>
          <bitfield caption="PH FIFO Fill-Level Configuration" mask="0x3F" name="FLC"/>
        </register>
        <register caption="PH FIFO Data Register" name="PHFD" offset="0x01D5" size="1" mask="0xFF" ocd-rw=""/>
        <register caption="PH FIFO Interrupt Mask Register" name="PHFI" offset="0x01D6" size="1">
          <bitfield caption="PH FIFO Error Interrupt Mask" mask="0x02" name="ERIM"/>
          <bitfield caption="PH FIFO Fill-level Interrupt Mask" mask="0x01" name="FLIM"/>
        </register>
        <register caption="PH FIFO Fill Level Register" name="PHFL" offset="0x01D2" size="1">
          <bitfield caption="PH FIFO Clear" mask="0x80" name="PHCLR"/>
          <bitfield caption="PH FIFO Fill Level Status" mask="0x3F" name="FLS"/>
        </register>
        <register caption="Protocol Handler Flag Register" name="PHFR" offset="0x003B" size="1">
          <bitfield caption="Protocol Handler IDentifier 1 Flag" mask="0x20" name="PHID1F"/>
          <bitfield caption="Protocol Handler IDentifier 0 Flag" mask="0x10" name="PHID0F"/>
          <bitfield caption="Protocol Handler ID Frame Flag" mask="0x08" name="PHIDFF"/>
          <bitfield caption="Protocol Handler Date Frame Flag" mask="0x04" name="PHDFF"/>
          <bitfield caption="Protocol Handler Telegram Bit Length Flag" mask="0x02" name="PHTBLF"/>
          <bitfield caption="PH CRC Error Status Flag" mask="0x01" name="CRCEF"/>
        </register>
        <register caption="PH FIFO Read Pointer" name="PHFRP" offset="0x01D4" size="1">
          <bitfield caption="PH FIFO Read Pointer" mask="0x3F" name="FRP"/>
        </register>
        <register caption="Protocol Handler FIFO Status Register" name="PHFS" offset="0x01D1" size="1">
          <bitfield caption="PH FIFO Overflow Flag" mask="0x04" name="FOFL"/>
          <bitfield caption="PH FIFO Underflow Flag" mask="0x02" name="FUFL"/>
          <bitfield caption="PH FIFO Fill-Level Reached Status Flag" mask="0x01" name="FLRF"/>
        </register>
        <register caption="PH FIFO Write Pointer" name="PHFWP" offset="0x01D3" size="1">
          <bitfield caption="PH FIFO Write Pointer" mask="0x3F" name="FWP"/>
        </register>
        <register caption="PH ID0[7:0] Register" name="PHID00" offset="0x0190" size="1">
          <bitfield caption="PH ID0[7:0]" mask="0xFF" name="ID00"/>
        </register>
        <register caption="PH ID0[15:8] Register" name="PHID01" offset="0x0191" size="1">
          <bitfield caption="PH ID0[15:8]" mask="0xFF" name="ID01"/>
        </register>
        <register caption="PH ID0[23:16] Register" name="PHID02" offset="0x0192" size="1">
          <bitfield caption="PH ID0[23:16]" mask="0xFF" name="ID02"/>
        </register>
        <register caption="PH ID0[31:24] Register" name="PHID03" offset="0x0193" size="1">
          <bitfield caption="PH ID0[31:24]" mask="0xFF" name="ID03"/>
        </register>
        <register caption="PH Identifier 0 Length Register" name="PHID0L" offset="0x0194" size="1">
          <bitfield caption="Identifier 0 Frame Select" mask="0x3F" name="ID0FS"/>
        </register>
        <register caption="PH ID1[7:0] Register" name="PHID10" offset="0x0195" size="1">
          <bitfield caption="PH ID1[7:0]" mask="0xFF" name="ID10"/>
        </register>
        <register caption="PH ID1[15:8] Register" name="PHID11" offset="0x0196" size="1">
          <bitfield caption="PH ID1[15:8]" mask="0xFF" name="ID11"/>
        </register>
        <register caption="PH ID1[23:16] Register" name="PHID12" offset="0x0197" size="1">
          <bitfield caption="PH ID1[23:16]" mask="0xFF" name="ID12"/>
        </register>
        <register caption="PH ID1[31:24] Register" name="PHID13" offset="0x0198" size="1">
          <bitfield caption="PH ID1[31:24]" mask="0xFF" name="ID13"/>
        </register>
        <register caption="PH Identifier 1 Length Register" name="PHID1L" offset="0x0199" size="1">
          <bitfield caption="Identifier 1 Frame Select" mask="0x3F" name="ID1FS"/>
        </register>
        <register caption="Protocol Handler ID Frame Register" name="PHIDFR" offset="0x019A" size="1">
          <bitfield caption="ID Frame Select" mask="0xFF" name="RDFS"/>
        </register>
        <register caption="Protocol Handler Interrupt Mask Register" name="PHIMR" offset="0x01D8" size="1">
          <bitfield caption="Protocol Handler IDentifier 1 Interrupt Mask" mask="0x20" name="PHID1IM"/>
          <bitfield caption="Protocol Handler IDentifier 0 Interrupt Mask" mask="0x10" name="PHID0IM"/>
          <bitfield caption="Protocol Handler ID Frame Interrupt Mask" mask="0x08" name="PHIDFIM"/>
          <bitfield caption="Protocol Handler Date Frame Interrupt Mask" mask="0x04" name="PHDFIM"/>
          <bitfield caption="Protocol Handler Telegram Bit Length Interrupt Mask" mask="0x02" name="PHTBLIM"/>
        </register>
        <register caption="Protocol Handler Telegram Bit Length Register" name="PHTBLR" offset="0x01A4" size="1">
          <bitfield caption="Protocol Handler Telegram Bit Length" mask="0xFF" name="PHTBL"/>
        </register>
        <register caption="Protocol Handler Timer Control Mode Register" name="PHTCMR" offset="0x01A2" size="1">
          <bitfield caption="PH timer Enable" mask="0x80" name="PHTE"/>
          <bitfield caption="PH timer Start Mode" mask="0x40" name="PHSM"/>
          <bitfield caption="PH timer Reset" mask="0x20" name="PHRES"/>
          <bitfield caption="PH timer Compare Interrupt Mask" mask="0x10" name="PHCIM"/>
          <bitfield caption="PH timer Compare Reset Mask" mask="0x08" name="PHCRM"/>
          <bitfield caption="PH timer Prescaler Select" mask="0x07" name="PHPS"/>
        </register>
        <register caption="Protocol Handler Timer Compare Register" name="PHTCOR" offset="0x01A1" size="1" mask="0xFF"/>
        <register caption="Protocol Handler Timer Event Mask Register" name="PHTEMR" offset="0x01A6" size="1">
          <bitfield caption="PH timer Compare Flag" mask="0x80" name="PHCOF"/>
          <bitfield caption="End Of telegram Event Mask" mask="0x40" name="EOFEM"/>
          <bitfield caption="Fill Level reached Event Mask" mask="0x20" name="FLEM"/>
          <bitfield caption="Telegram Bit Length reached Event Mask" mask="0x10" name="TBLEM"/>
          <bitfield caption="Data Frame end reached Event Mask" mask="0x08" name="DFEM"/>
          <bitfield caption="Identifier Frame Event Mask" mask="0x04" name="IDFEM"/>
          <bitfield caption="ID1 Event Mask" mask="0x02" name="ID1EM"/>
          <bitfield caption="ID0 Event Mask" mask="0x01" name="ID0EM"/>
        </register>
      </register-group>
      <value-group caption="" name="PH_CRC_SELECT">
        <value caption="CRC 4-bit" name="VAL_0x00" value="0x00"/>
        <value caption="CRC 8-bit" name="VAL_0x01" value="0x01"/>
        <value caption="CRC 16-bit" name="VAL_0x03" value="0x03"/>
      </value-group>
    </module>
    <module caption="" name="LF_RSSI">
      <register-group caption="" name="LF_RSSI">
        <register caption="LF RSSI Value Channel 1" name="LFRSC1" offset="0x0188" size="2" mask="0xFFFF" ocd-rw="R"/>
        <register caption="LF RSSI Value Channel 2" name="LFRSC2" offset="0x018A" size="2" mask="0xFFFF" ocd-rw="R"/>
        <register caption="LF RSSI Value Channel 3" name="LFRSC3" offset="0x018C" size="2" mask="0xFFFF" ocd-rw="R"/>
        <register caption="LF RSSI Control Register" name="LFRSCR" offset="0x0187" size="1">
          <bitfield caption="LF RSSI Reset Select" mask="0x20" name="LFRSRS"/>
          <bitfield caption="LF RSSI Interrupt Mask" mask="0x10" name="LFRSIM"/>
          <bitfield caption="LF RSSI Measurement Start" mask="0x08" name="LFRSMS"/>
          <bitfield caption="LF RSSI Average Number" mask="0x07" name="LFRSA"/>
        </register>
        <register caption="LF RSSI FLAG Register" name="LFRSFR" offset="0x0160" size="1">
          <bitfield caption="LF RSSI Time Out channel 3" mask="0x08" name="LFRSTO3"/>
          <bitfield caption="LF RSSI Time Out channel 2" mask="0x04" name="LFRSTO2"/>
          <bitfield caption="LF RSSI Time Out channel 1" mask="0x02" name="LFRSTO1"/>
          <bitfield caption="LF RSSI Measure Flag" mask="0x01" name="LFRSMF"/>
        </register>
        <register caption="LF RSSI Mode Register" name="LFRSMR" offset="0x0174" size="1">
          <bitfield caption="LF RSSI T2 delay select" mask="0xC0" name="LFRSD"/>
          <bitfield caption="LF RSSI Full average Data select" mask="0x20" name="LFRSFD"/>
          <bitfield caption="LF RSSI Current Mode select" mask="0x10" name="LFRSCM"/>
          <bitfield caption="LF RSSI Mode" mask="0x0F" name="LFRSM"/>
        </register>
      </register-group>
    </module>
    <module caption="" name="MEM">
      <register-group caption="" name="MEM">
        <register caption="EEPROM Status Register" name="EEST" offset="0x015B" size="1" ocd-rw="R">
          <bitfield caption="EEPROM Syndrome" mask="0x0F" name="EESYN"/>
        </register>
      </register-group>
    </module>
    <module caption="" name="PORTB">
      <register-group caption="" name="PORTB">
        <register caption="Port B Data Register" name="PORTB" offset="0x0025" size="1" mask="0xFF"/>
        <register caption="Port B Data Direction Register" name="DDRB" offset="0x0024" size="1" mask="0xFF"/>
        <register caption="Port B Input Pins" name="PINB" offset="0x0023" size="1" mask="0xFF" ocd-rw="R"/>
      </register-group>
    </module>
    <module caption="" name="PORTC">
      <register-group caption="" name="PORTC">
        <register caption="Port C Data Register" name="PORTC" offset="0x0028" size="1" mask="0x07"/>
        <register caption="Port C Data Direction Register" name="DDRC" offset="0x0027" size="1" mask="0x07"/>
        <register caption="Port C Input Pins" name="PINC" offset="0x0026" size="1" mask="0x07" ocd-rw="R"/>
      </register-group>
    </module>
    <module caption="" name="PORTD">
      <register-group caption="" name="PORTD">
        <register caption="Port D Data Register" name="PORTD" offset="0x002B" size="1" mask="0xFF"/>
        <register caption="Port D Data Direction Register" name="DDRD" offset="0x002A" size="1" mask="0xFF"/>
        <register caption="Port D Input Pins" name="PIND" offset="0x0029" size="1" mask="0xFF"/>
      </register-group>
    </module>
    <module caption="" name="SFIFO">
      <register-group caption="" name="SFIFO">
        <register caption="Support FIFO Configuration Register" name="SFC" offset="0x00E1" size="1">
          <bitfield caption="Support FIFO Direct Read Access Operational Mode" mask="0x80" name="SFDRA"/>
          <bitfield caption="Support FIFO Fill-Level Configuration" mask="0x1F" name="SFFLC"/>
        </register>
        <register caption="Support FIFO Data Register" name="SFD" offset="0x00DF" size="1" mask="0xFF" ocd-rw=""/>
        <register caption="Support FIFO Interrupt Mask Register" name="SFI" offset="0x00E0" size="1">
          <bitfield caption="Support FIFO Error Interrupt Mask" mask="0x02" name="SFERIM"/>
          <bitfield caption="Support FIFO Fill-level Interrupt Mask" mask="0x01" name="SFFLIM"/>
        </register>
        <register caption="Support FIFO Fill Level Register" name="SFL" offset="0x00DC" size="1">
          <bitfield caption="Support FIFO Clear" mask="0x80" name="SFCLR"/>
          <bitfield caption="Support FIFO Fill Level Status" mask="0x1F" name="SFFLS"/>
        </register>
        <register caption="Support FIFO Read Pointer" name="SFRP" offset="0x00DE" size="1" mask="0x1F"/>
        <register caption="Support FIFO Status Register" name="SFS" offset="0x00DB" size="1">
          <bitfield caption="Support FIFO Overflow Flag" mask="0x04" name="SFOFL"/>
          <bitfield caption="Support FIFO Underflow Flag" mask="0x02" name="SFUFL"/>
          <bitfield caption="Support FIFO Fill-Level Reached Status Flag" mask="0x01" name="SFFLRF"/>
        </register>
        <register caption="Support FIFO Write Pointer" name="SFWP" offset="0x00DD" size="1" mask="0x1F"/>
      </register-group>
    </module>
    <module caption="" name="SPI">
      <register-group caption="" name="SPI">
        <register caption="SPI FIFO Fill Status Register" name="SFFR" offset="0x0157" size="1">
          <bitfield caption="SPI Tx Buffer Clear" mask="0x80" name="TFC"/>
          <bitfield caption="Transmit Buffer Fill Level" mask="0x70" name="TFL"/>
          <bitfield caption="Rx Buffer Clear" mask="0x08" name="RFC"/>
          <bitfield caption="Receive Buffer Fill Level" mask="0x07" name="RFL"/>
        </register>
        <register caption="SPI FIFO Interrupt Register" name="SFIR" offset="0x0158" size="1">
          <bitfield caption="SPI Rx Buffer Interrupt Enable" mask="0x80" name="STIE"/>
          <bitfield caption="Transmit Buffer Interrupt Level" mask="0x70" name="TIL"/>
          <bitfield caption="Rx Buffer Interrupt Enable" mask="0x08" name="SRIE"/>
          <bitfield caption="Receive Buffer Interrupt Level" mask="0x07" name="RIL"/>
        </register>
        <register caption="SPI control Register" name="SPCR" offset="0x004C" size="1">
          <bitfield caption="Spe Interrupt Enable" mask="0x80" name="SPIE"/>
          <bitfield caption="SPI Enable" mask="0x40" name="SPE"/>
          <bitfield caption="Data Order" mask="0x20" name="DORD"/>
          <bitfield caption="Master/Slave Select" mask="0x10" name="MSTR"/>
          <bitfield caption="Clock Polarity" mask="0x08" name="CPOL"/>
          <bitfield caption="Clock Phase" mask="0x04" name="CPHA"/>
          <bitfield caption="SPI Clock Rate Select" mask="0x03" name="SPR" values="COMM_SCK_RATE_3BIT"/>
        </register>
        <register caption="SPI Data Register" name="SPDR" offset="0x004E" size="1" mask="0xFF" ocd-rw=""/>
        <register caption="SPI Status Register" name="SPSR" offset="0x004D" size="1">
          <bitfield caption="SPI Interrupt Flag" mask="0x80" name="SPIF"/>
          <bitfield caption="Tx Buffer Interrupt Flag" mask="0x20" name="TXIF"/>
          <bitfield caption="Rx Buffer Interrupt Flag" mask="0x10" name="RXIF"/>
          <bitfield caption="Double SPI Speed Bit" mask="0x01" name="SPI2X"/>
        </register>
      </register-group>
      <value-group caption="" name="COMM_SCK_RATE_3BIT">
        <value caption="clkio/4" name="VAL_0x00" value="0x00"/>
        <value caption="clkio/16" name="VAL_0x01" value="0x01"/>
        <value caption="clkio/64" name="VAL_0x02" value="0x02"/>
        <value caption="clkio/128" name="VAL_0x03" value="0x03"/>
        <value caption="clkio/2" name="VAL_0x04" value="0x04"/>
        <value caption="clkio/8" name="VAL_0x05" value="0x05"/>
        <value caption="clkio/32" name="VAL_0x06" value="0x06"/>
        <value caption="clkio/64" name="VAL_0x07" value="0x07"/>
      </value-group>
    </module>
    <module caption="" name="SSM">
      <register-group caption="" name="SSM">
        <register caption="Master State Machine Control Register 1" name="MSMCR1" offset="0x00EC" size="1">
          <bitfield caption="Master State Machine SubState Machine Select 0" mask="0x0F" name="MSMSM0" values="SSM_SUB_STATE_MACHINE"/>
          <bitfield caption="Master State Machine SubState Machine Select 1" mask="0xF0" name="MSMSM1" values="SSM_SUB_STATE_MACHINE"/>
        </register>
        <register caption="Master State Machine Control Register 2" name="MSMCR2" offset="0x00ED" size="1">
          <bitfield caption="Master State Machine SubState Machine Select 2" mask="0x0F" name="MSMSM2" values="SSM_SUB_STATE_MACHINE"/>
          <bitfield caption="Master State Machine SubState Machine Select 3" mask="0xF0" name="MSMSM3" values="SSM_SUB_STATE_MACHINE"/>
        </register>
        <register caption="Master State Machine Control Register 3" name="MSMCR3" offset="0x00EE" size="1">
          <bitfield caption="Master State Machine SubState Machine Select 4" mask="0x0F" name="MSMSM4" values="SSM_SUB_STATE_MACHINE"/>
          <bitfield caption="Master State Machine SubState Machine Select 5" mask="0xF0" name="MSMSM5" values="SSM_SUB_STATE_MACHINE"/>
        </register>
        <register caption="Master State Machine Control Register 4" name="MSMCR4" offset="0x00EF" size="1">
          <bitfield caption="Master State Machine SubState Machine Select 6" mask="0x0F" name="MSMSM6" values="SSM_SUB_STATE_MACHINE"/>
          <bitfield caption="Master State Machine SubState Machine Select 7" mask="0xF0" name="MSMSM7" values="SSM_SUB_STATE_MACHINE"/>
        </register>
        <register caption="Master State Machine state register" name="MSMSTR" offset="0x00E9" size="1" ocd-rw="R">
          <bitfield caption="Sequencer State Machine Master State" mask="0x1F" name="SSMMST"/>
        </register>
        <register caption="SSM Control Register" name="SSMCR" offset="0x00E2" size="1">
          <bitfield caption="Sequencer State Machine Tx Ask-Shaping Enable" mask="0x20" name="SSMTAE"/>
          <bitfield caption="Sequencer State Machine PV Enable" mask="0x10" name="SSMPVE"/>
          <bitfield caption="Sequencer State Machine Tx Preemphasis Enable" mask="0x08" name="SSMTPE"/>
          <bitfield caption="Sequencer State Machine Tx Gauss Enable" mask="0x04" name="SSMTGE"/>
        </register>
        <register caption="SSM Filter Bandwidth Register" name="SSMFBR" offset="0x00E4" size="1">
          <bitfield caption="Sequencer State Machine PLL Lock Delay Time" mask="0x20" name="SSMPLDT"/>
        </register>
        <register caption="SSM Interrupt Flag Register" name="SSMIFR" offset="0x00E7" size="1">
          <bitfield caption="Sequencer State Machine Interrupt Flag" mask="0x01" name="SSMIF"/>
        </register>
        <register caption="SSM interrupt mask register" name="SSMIMR" offset="0x00E8" size="1">
          <bitfield caption="Sequencer State Machine Interrupt Mask" mask="0x01" name="SSMIM"/>
        </register>
        <register caption="SSM Run Register" name="SSMRR" offset="0x00E5" size="1">
          <bitfield caption="Sequencer State Machine Stop" mask="0x02" name="SSMST"/>
          <bitfield caption="Sequencer State Machine Run" mask="0x01" name="SSMR"/>
        </register>
        <register caption="SSM Status Register" name="SSMSR" offset="0x00E6" size="1">
          <bitfield caption="Sequencer State Machine Error" mask="0x80" name="SSMERR"/>
          <bitfield caption="Sequencer State Machine Error State Machine" mask="0x0F" name="SSMESM"/>
        </register>
        <register caption="SSM State Register" name="SSMSTR" offset="0x00EA" size="1" ocd-rw="R">
          <bitfield caption="Sequencer State Machine State A" mask="0x3F" name="SSMSTA"/>
        </register>
      </register-group>
      <value-group caption="" name="SSM_SUB_STATE_MACHINE">
        <value caption="None/Stop" name="VAL_0x00" value="0x00"/>
        <value caption="PLL en" name="VAL_0x01" value="0x01"/>
        <value caption="PLL lock" name="VAL_0x02" value="0x02"/>
        <value caption="TX DSP enable" name="VAL_0x03" value="0x03"/>
        <value caption="TX DSP disable" name="VAL_0x04" value="0x04"/>
        <value caption="Send telegram" name="VAL_0x05" value="0x05"/>
        <value caption="Shut down" name="VAL_0x06" value="0x06"/>
        <value caption="VCO Tuning" name="VAL_0x07" value="0x07"/>
        <value caption="Antenna Tuning" name="VAL_0x08" value="0x08"/>
      </value-group>
    </module>
    <module caption="" name="SUP">
      <register-group caption="" name="SUP">
        <register caption="Supply Control Register" name="SUPCR" offset="0x00CC" size="1">
          <bitfield caption="DVCC High Current Mode Enable" mask="0x20" name="DVHEN"/>
          <bitfield caption="AVCC Enable" mask="0x10" name="AVEN"/>
          <bitfield caption="AVCC Double Internal Current" mask="0x08" name="AVDIC"/>
          <bitfield caption="Power amplifier Voltage supply Enable" mask="0x04" name="PVEN"/>
          <bitfield caption="AVCC Low Interrupt Mask" mask="0x02" name="AVCCLM"/>
          <bitfield caption="AVCC Reset Interrupt Mask" mask="0x01" name="AVCCRM"/>
        </register>
        <register caption="Supply Interrupt Flag Register" name="SUPFR" offset="0x00CB" size="1">
          <bitfield caption="AVCC low interrupt flag" mask="0x02" name="AVCCLF"/>
          <bitfield caption="AVCC reset interrupt flag" mask="0x01" name="AVCCRF"/>
        </register>
        <register caption="Voltage Monitor Control Register" name="VMCR" offset="0x01E6" size="1">
          <bitfield caption="Voltage Monitor Range Select" mask="0x80" name="VMRS"/>
          <bitfield caption="Voltage Monitor Power Supply Select" mask="0x60" name="VMPS"/>
          <bitfield caption="Voltage Monitor Interrupt Mask" mask="0x10" name="VMIM"/>
          <bitfield caption="Voltage Monitor Level Select" mask="0x0F" name="VMLS"/>
        </register>
        <register caption="Voltage Monitor Status Register" name="VMSR" offset="0x004A" size="1">
          <bitfield caption="Voltage Monitor Flag" mask="0x01" name="VMF"/>
        </register>
      </register-group>
    </module>
    <module caption="" name="TIMER0_WDT">
      <register-group caption="" name="TIMER0_WDT">
        <register caption="Timer0 Control Register" name="T0CR" offset="0x0162" size="1">
          <bitfield caption="Timer0 Prescaler Reset" mask="0x10" name="T0PR"/>
          <bitfield caption="Timer0 Interrupt Enable" mask="0x08" name="T0IE"/>
          <bitfield caption="Timer0 Prescaler Select" mask="0x07" name="T0PS" values="TIM0_PS_SELECT"/>
        </register>
        <register caption="Timer0 Interrupt Flag Register" name="T0IFR" offset="0x0052" size="1">
          <bitfield caption="Timer0 Flag" mask="0x01" name="T0F"/>
        </register>
        <register caption="Watchdog Timer0 control Register" name="WDTCR" offset="0x006E" size="1">
          <bitfield caption="Watchdog Change Enable" mask="0x10" name="WDCE"/>
          <bitfield caption="Watchdog System Reset Enable" mask="0x08" name="WDE"/>
          <bitfield caption="Watchdog Prescaler Select" mask="0x07" name="WDPS" values="TIM0_WDPS_SELECT"/>
        </register>
      </register-group>
      <value-group caption="" name="TIM0_PS_SELECT">
        <value caption="0.256ms typ" name="VAL_0x00" value="0x00"/>
        <value caption="1ms typ" name="VAL_0x01" value="0x01"/>
        <value caption="8ms typ" name="VAL_0x02" value="0x02"/>
        <value caption="0.5s typ" name="VAL_0x03" value="0x03"/>
        <value caption="1s typ" name="VAL_0x04" value="0x04"/>
        <value caption="8s typ" name="VAL_0x05" value="0x05"/>
        <value caption="67s typ" name="VAL_0x06" value="0x06"/>
        <value caption="134s typ" name="VAL_0x07" value="0x07"/>
      </value-group>
      <value-group caption="" name="TIM0_WDPS_SELECT">
        <value caption="1ms typ (0.85ms min)" name="VAL_0x00" value="0x00"/>
        <value caption="4ms typ (3.4ms min)" name="VAL_0x01" value="0x01"/>
        <value caption="32ms typ (27ms min)" name="VAL_0x02" value="0x02"/>
        <value caption="2.1s typ (1.75s min)" name="VAL_0x03" value="0x03"/>
        <value caption="4.2s typ (3.5s min)" name="VAL_0x04" value="0x04"/>
        <value caption="16.8s typ (14s min)" name="VAL_0x05" value="0x05"/>
        <value caption="134s typ (110s min)" name="VAL_0x06" value="0x06"/>
        <value caption="268s typ (220s min)" name="VAL_0x07" value="0x07"/>
      </value-group>
    </module>
    <module caption="" name="TIMER1">
      <register-group caption="" name="TIMER1">
        <register caption="Timer1 Counter Register" name="T1CNT" offset="0x006F" size="1" mask="0xFF" ocd-rw="R"/>
        <register caption="Timer1 Compare Register" name="T1COR" offset="0x0070" size="1" mask="0xFF"/>
        <register caption="Timer1 control Register" name="T1CR" offset="0x0031" size="1">
          <bitfield caption="Timer1 Enable" mask="0x80" name="T1ENA"/>
          <bitfield caption="Timer1 Toggle with Start" mask="0x40" name="T1TOS"/>
          <bitfield caption="Timer1 Reset" mask="0x20" name="T1RES"/>
          <bitfield caption="Timer1 Toggle Output Preset" mask="0x10" name="T1TOP"/>
          <bitfield caption="Timer1 Compare Reset Mask" mask="0x04" name="T1CRM"/>
          <bitfield caption="Timer1 Compare Toggle Mask" mask="0x02" name="T1CTM"/>
          <bitfield caption="Timer1 Overflow Toggle Mask" mask="0x01" name="T1OTM"/>
        </register>
        <register caption="Timer1 Interrupt Flag Register" name="T1IFR" offset="0x0035" size="1">
          <bitfield caption="Timer1 Compare Flag" mask="0x02" name="T1COF"/>
          <bitfield caption="Timer1 Overflow Flag" mask="0x01" name="T1OFF"/>
        </register>
        <register caption="Timer1 Interrupt Mask Register" name="T1IMR" offset="0x0072" size="1">
          <bitfield caption="Timer1 Compare Interrupt Mask" mask="0x02" name="T1CIM"/>
          <bitfield caption="Timer1 Overflow Interrupt Mask" mask="0x01" name="T1OIM"/>
        </register>
        <register caption="Timer1 Mode Register" name="T1MR" offset="0x0071" size="1">
          <bitfield caption="Timer1 Duty Cycle" mask="0xC0" name="T1DC" values="TIM1_DC_SELECT"/>
          <bitfield caption="Timer1 Prescaler Select" mask="0x3C" name="T1PS"/>
          <bitfield caption="Timer1 Clock Select" mask="0x03" name="T1CS" values="TIM1_CLOCK_SELECT"/>
        </register>
      </register-group>
      <value-group caption="" name="TIM1_DC_SELECT">
        <value caption="Bypass" name="VAL_0x00" value="0x00"/>
        <value caption="Duty cycle 1/1 (div 2)" name="VAL_0x01" value="0x01"/>
        <value caption="Duty cycle 1/2 (div 3)" name="VAL_0x02" value="0x02"/>
        <value caption="Duty cycle 1/3 (div 4)" name="VAL_0x03" value="0x03"/>
      </value-group>
      <value-group caption="" name="TIM1_CLOCK_SELECT">
        <value caption="clk_src" name="VAL_0x00" value="0x00"/>
        <value caption="clk_frc" name="VAL_0x01" value="0x01"/>
        <value caption="clk_T" name="VAL_0x02" value="0x02"/>
        <value caption="clk_mrc" name="VAL_0x03" value="0x03"/>
      </value-group>
    </module>
    <module caption="" name="TIMER2">
      <register-group caption="" name="TIMER2">
        <register caption="Timer2 Counter Register" name="T2CNT" offset="0x0073" size="1" mask="0xFF" ocd-rw="R"/>
        <register caption="Timer2 Compare Register" name="T2COR" offset="0x0074" size="1" mask="0xFF"/>
        <register caption="Timer2 Control Register" name="T2CR" offset="0x0032" size="1">
          <bitfield caption="Timer2 Enable" mask="0x80" name="T2ENA"/>
          <bitfield caption="Timer2 Toggle with Start" mask="0x40" name="T2TOS"/>
          <bitfield caption="Timer2 Reset" mask="0x20" name="T2RES"/>
          <bitfield caption="Timer2 Toggle Output Preset" mask="0x10" name="T2TOP"/>
          <bitfield caption="Timer2 Compare Reset Mask" mask="0x04" name="T2CRM"/>
          <bitfield caption="Timer2 Compare Toggle Mask" mask="0x02" name="T2CTM"/>
          <bitfield caption="Timer2 Overflow Toggle Mask" mask="0x01" name="T2OTM"/>
        </register>
        <register caption="Timer2 Interrupt Flag Register" name="T2IFR" offset="0x0036" size="1">
          <bitfield caption="Timer2 Compare Flag" mask="0x02" name="T2COF"/>
          <bitfield caption="Timer2 Overflow Flag" mask="0x01" name="T2OFF"/>
        </register>
        <register caption="Timer2 Interrupt Mask Register" name="T2IMR" offset="0x0076" size="1">
          <bitfield caption="Timer2 Compare Interrupt Mask" mask="0x02" name="T2CIM"/>
          <bitfield caption="Timer2 Overflow Interrupt Mask" mask="0x01" name="T2OIM"/>
        </register>
        <register caption="Timer2 Mode Register" name="T2MR" offset="0x0075" size="1">
          <bitfield caption="Timer2 Duty Cycle" mask="0xC0" name="T2DC" values="TIM2_DC_SELECT"/>
          <bitfield caption="Timer2 Prescaler Select" mask="0x3C" name="T2PS"/>
          <bitfield caption="Timer2 Clock Select" mask="0x03" name="T2CS" values="TIM2_CLOCK_SELECT"/>
        </register>
      </register-group>
      <value-group caption="" name="TIM2_DC_SELECT">
        <value caption="Bypass" name="VAL_0x00" value="0x00"/>
        <value caption="Duty cycle 1/1 (div 2)" name="VAL_0x01" value="0x01"/>
        <value caption="Duty cycle 1/2 (div 3)" name="VAL_0x02" value="0x02"/>
        <value caption="Duty cycle 1/3 (div 4)" name="VAL_0x03" value="0x03"/>
      </value-group>
      <value-group caption="" name="TIM2_CLOCK_SELECT">
        <value caption="clk_src" name="VAL_0x00" value="0x00"/>
        <value caption="clk_mrc" name="VAL_0x01" value="0x01"/>
        <value caption="clk_T" name="VAL_0x02" value="0x02"/>
        <value caption="clk_xto4" name="VAL_0x03" value="0x03"/>
      </value-group>
    </module>
    <module caption="" name="TIMER3">
      <register-group caption="" name="TIMER3">
        <register caption="Timer3 counter Register" name="T3CNT" offset="0x0077" size="2" mask="0xFFFF" ocd-rw="R"/>
        <register caption="Timer3 compare Register" name="T3COR" offset="0x0079" size="2" mask="0xFFFF"/>
        <register caption="Timer3 control Register" name="T3CR" offset="0x0033" size="1">
          <bitfield caption="Timer3 Enable" mask="0x80" name="T3ENA"/>
          <bitfield caption="Timer3 Toggle with Start" mask="0x40" name="T3TOS"/>
          <bitfield caption="Timer3 Reset" mask="0x20" name="T3RES"/>
          <bitfield caption="Timer3 Toggle Output Preset" mask="0x10" name="T3TOP"/>
          <bitfield caption="Timer3 CaPture Reset Mask" mask="0x08" name="T3CPRM"/>
          <bitfield caption="Timer3 Compare Reset Mask" mask="0x04" name="T3CRM"/>
          <bitfield caption="Timer3 Compare Toggle Mask" mask="0x02" name="T3CTM"/>
          <bitfield caption="Timer3 Overflow Toggle Mask" mask="0x01" name="T3OTM"/>
        </register>
        <register caption="Timer3 input capture Register" name="T3ICR" offset="0x007B" size="2" mask="0xFFFF" ocd-rw="R"/>
        <register caption="Timer3 interrupt flag Register" name="T3IFR" offset="0x0037" size="1">
          <bitfield caption="Timer3 Input Capture Flag" mask="0x04" name="T3ICF"/>
          <bitfield caption="Timer3 Compare Flag" mask="0x02" name="T3COF"/>
          <bitfield caption="Timer3 OverFlow Flag" mask="0x01" name="T3OFF"/>
        </register>
        <register caption="Timer3 interrupt mask Register" name="T3IMR" offset="0x007F" size="1">
          <bitfield caption="Timer3 Capture Interrupt Mask" mask="0x04" name="T3CPIM"/>
          <bitfield caption="Timer3 Compare Interrupt Mask" mask="0x02" name="T3CIM"/>
          <bitfield caption="Timer3 Overflow Interrupt Mask" mask="0x01" name="T3OIM"/>
        </register>
        <register caption="Timer3 mode Register" name="T3MRA" offset="0x007D" size="1">
          <bitfield caption="Timer3 Prescaler Select" mask="0x1C" name="T3PS"/>
          <bitfield caption="Timer3 Clock Select" mask="0x03" name="T3CS" values="TIM3_CLOCK_SELECT"/>
        </register>
        <register caption="Timer3 mode Register" name="T3MRB" offset="0x007E" size="1">
          <bitfield caption="Timer3 Input Capture Select" mask="0xE0" name="T3ICS" values="TIM3_CAPTURE_SELECT"/>
          <bitfield caption="Timer3 Capture Edge select" mask="0x18" name="T3CE" values="TIM3_CAPTURE_EDGE_SELECT"/>
          <bitfield caption="Timer3 input Capture Noise Canceller" mask="0x04" name="T3CNC"/>
          <bitfield caption="Timer3 Software Capture Enable" mask="0x02" name="T3SCE"/>
        </register>
      </register-group>
      <value-group caption="" name="TIM3_CLOCK_SELECT">
        <value caption="clk_frc" name="VAL_0x00" value="0x00"/>
        <value caption="clk_T" name="VAL_0x01" value="0x01"/>
        <value caption="clk_xto4" name="VAL_0x02" value="0x02"/>
        <value caption="clk_TEI" name="VAL_0x03" value="0x03"/>
      </value-group>
      <value-group caption="" name="TIM3_CAPTURE_SELECT">
        <value caption="clk_T2" name="VAL_0x00" value="0x00"/>
        <value caption="clk_T1" name="VAL_0x01" value="0x01"/>
        <value caption="clk_T4" name="VAL_0x02" value="0x02"/>
        <value caption="TICP" name="VAL_0x03" value="0x03"/>
        <value caption="LFES" name="VAL_0x04" value="0x04"/>
        <value caption="clk_src" name="VAL_0x05" value="0x05"/>
        <value caption="TPGAP" name="VAL_0x06" value="0x06"/>
      </value-group>
      <value-group caption="" name="TIM3_CAPTURE_EDGE_SELECT">
        <value caption="disable" name="VAL_0x00" value="0x00"/>
        <value caption="rising edge" name="VAL_0x01" value="0x01"/>
        <value caption="falling edge" name="VAL_0x02" value="0x02"/>
        <value caption="both edges" name="VAL_0x03" value="0x03"/>
      </value-group>
    </module>
    <module caption="" name="TIMER4">
      <register-group caption="" name="TIMER4">
        <register caption="Timer4 counter Register" name="T4CNT" offset="0x0080" size="2" mask="0xFFFF" ocd-rw="R"/>
        <register caption="Timer4 compare Register" name="T4COR" offset="0x0082" size="2" mask="0xFFFF"/>
        <register caption="Timer4 control Register" name="T4CR" offset="0x0034" size="1">
          <bitfield caption="Timer4 Enable" mask="0x80" name="T4ENA"/>
          <bitfield caption="Timer4 Toggle with Start" mask="0x40" name="T4TOS"/>
          <bitfield caption="Timer4 Reset" mask="0x20" name="T4RES"/>
          <bitfield caption="Timer4 Toggle Output Preset" mask="0x10" name="T4TOP"/>
          <bitfield caption="Timer4 CaPture Reset Mask" mask="0x08" name="T4CPRM"/>
          <bitfield caption="Timer4 Compare Reset Mask" mask="0x04" name="T4CRM"/>
          <bitfield caption="Timer4 Compare Toggle Mask" mask="0x02" name="T4CTM"/>
          <bitfield caption="Timer4 Overflow Toggle Mask" mask="0x01" name="T4OTM"/>
        </register>
        <register caption="Timer4 input capture Register" name="T4ICR" offset="0x0084" size="2" mask="0xFFFF" ocd-rw="R"/>
        <register caption="Timer4 interrupt flag Register" name="T4IFR" offset="0x0038" size="1">
          <bitfield caption="Timer4 Input Capture Flag" mask="0x04" name="T4ICF"/>
          <bitfield caption="Timer4 Compare Flag" mask="0x02" name="T4COF"/>
          <bitfield caption="Timer4 OverFlow Flag" mask="0x01" name="T4OFF"/>
        </register>
        <register caption="Timer4 interrupt mask Register" name="T4IMR" offset="0x0088" size="1">
          <bitfield caption="Timer4 Capture Interrupt Mask" mask="0x04" name="T4CPIM"/>
          <bitfield caption="Timer4 Compare Interrupt Mask" mask="0x02" name="T4CIM"/>
          <bitfield caption="Timer4 Overflow Interrupt Mask" mask="0x01" name="T4OIM"/>
        </register>
        <register caption="Timer4 mode Register" name="T4MRA" offset="0x0086" size="1">
          <bitfield caption="Timer4 Prescaler Select" mask="0x1C" name="T4PS"/>
          <bitfield caption="Timer4 Clock Select" mask="0x03" name="T4CS" values="TIM4_CLOCK_SELECT"/>
        </register>
        <register caption="Timer4 mode Register" name="T4MRB" offset="0x0087" size="1">
          <bitfield caption="Timer4 Input Capture Select" mask="0xE0" name="T4ICS" values="TIM4_CAPTURE_SELECT"/>
          <bitfield caption="Timer4 Capture Edge select" mask="0x18" name="T4CE" values="TIM4_CAPTURE_EDGE_SELECT"/>
          <bitfield caption="Timer4 input Capture Noise Canceller" mask="0x04" name="T4CNC"/>
          <bitfield caption="Timer4 Software Capture Enable" mask="0x02" name="T4SCE"/>
        </register>
      </register-group>
      <value-group caption="" name="TIM4_CLOCK_SELECT">
        <value caption="clk_src" name="VAL_0x00" value="0x00"/>
        <value caption="clk_T" name="VAL_0x01" value="0x01"/>
        <value caption="clk_mrc" name="VAL_0x02" value="0x02"/>
        <value caption="clk_frc" name="VAL_0x03" value="0x03"/>
      </value-group>
      <value-group caption="" name="TIM4_CAPTURE_SELECT">
        <value caption="clk_T2" name="VAL_0x00" value="0x00"/>
        <value caption="clk_T1" name="VAL_0x01" value="0x01"/>
        <value caption="clk_T3" name="VAL_0x02" value="0x02"/>
        <value caption="TICP" name="VAL_0x03" value="0x03"/>
        <value caption="LFES" name="VAL_0x04" value="0x04"/>
        <value caption="clk_src" name="VAL_0x05" value="0x05"/>
        <value caption="TPGAP" name="VAL_0x06" value="0x06"/>
      </value-group>
      <value-group caption="" name="TIM4_CAPTURE_EDGE_SELECT">
        <value caption="disable" name="VAL_0x00" value="0x00"/>
        <value caption="rising edge" name="VAL_0x01" value="0x01"/>
        <value caption="falling edge" name="VAL_0x02" value="0x02"/>
        <value caption="both edges" name="VAL_0x03" value="0x03"/>
      </value-group>
    </module>
    <module caption="" name="TIMER5">
      <register-group caption="" name="TIMER5">
        <register caption="General Timer/Counter Control Register" name="GTCCR" offset="0x0090" size="1">
          <bitfield caption="Timer/Counter Synchronization Mode" mask="0x80" name="TSM"/>
          <bitfield caption="PreScaler Reset" mask="0x01" name="PSR10"/>
        </register>
        <register caption="Timer5 Control Register" name="T5CCR" offset="0x008C" size="1">
          <bitfield caption="Clear Timer5 on Compare Match" mask="0x08" name="T5CTC"/>
          <bitfield caption="Timer5 Clock Select" mask="0x07" name="T5CS" values="CLK_SEL_3BIT"/>
        </register>
        <register caption="Timer5 Counter" name="T5CNT" offset="0x008D" size="2" mask="0xFFFF"/>
        <register caption="Timer5 Interrupt Flag Register" name="T5IFR" offset="0x0039" size="1">
          <bitfield caption="Timer5 Output Compare Output Match Flag" mask="0x02" name="T5COF"/>
          <bitfield caption="Timer5 Output Overflow Flag" mask="0x01" name="T5OFF"/>
        </register>
        <register caption="Timer5 Interrupt Mask Register" name="T5IMR" offset="0x008F" size="1">
          <bitfield caption="Timer5 Output Compare Interrupt Mask" mask="0x02" name="T5CIM"/>
          <bitfield caption="Timer5 Output Overflow Interrupt Mask" mask="0x01" name="T5OIM"/>
        </register>
        <register caption="Timer5 Output Compare Register" name="T5OCR" offset="0x008A" size="2" mask="0xFFFF"/>
        <register caption="Timer5 Temp Register" name="T5TEMP" offset="0x0089" size="1" mask="0xFF"/>
      </register-group>
      <value-group caption="" name="CLK_SEL_3BIT">
        <value caption="No Clock Source (Stopped)" name="VAL_0x00" value="0x00"/>
        <value caption="Running, No Prescaling" name="VAL_0x01" value="0x01"/>
        <value caption="Running, CLK/8" name="VAL_0x02" value="0x02"/>
        <value caption="Running, CLK/32" name="VAL_0x03" value="0x03"/>
        <value caption="Running, CLK/64" name="VAL_0x04" value="0x04"/>
        <value caption="Running, CLK/128" name="VAL_0x05" value="0x05"/>
        <value caption="Running, CLK/256" name="VAL_0x06" value="0x06"/>
        <value caption="Running, CLK/1024" name="VAL_0x07" value="0x07"/>
      </value-group>
    </module>
    <module caption="" name="TMO">
      <register-group caption="" name="TMO">
        <register caption="Timer Modulator Output Control Register" name="TMOCR" offset="0x01F0" size="1">
          <bitfield caption="Timer modulator Output 4 Port Interface Select" mask="0xC0" name="TO4PIS" values="TO4PIS_SELECT"/>
          <bitfield caption="Timer modulator Output 3 Port Interface Select" mask="0x30" name="TO3PIS" values="TO3PIS_SELECT"/>
          <bitfield caption="Timer modulator Output 2 Port Interface Select" mask="0x0C" name="TO2PIS" values="TO2PIS_SELECT"/>
          <bitfield caption="Timer modulator Output 1 Port Interface Select" mask="0x03" name="TO1PIS" values="TO1PIS_SELECT"/>
        </register>
      </register-group>
      <value-group caption="" name="TO4PIS_SELECT">
        <value caption="Port D5 Data Register" name="VAL_0x00" value="0x00"/>
        <value caption="M1 - Toggle Register Timer1" name="VAL_0x01" value="0x01"/>
        <value caption="M2 - Toggle Register Timer2" name="VAL_0x02" value="0x02"/>
        <value caption="M3 - Toggle Register Timer3" name="VAL_0x03" value="0x03"/>
      </value-group>
      <value-group caption="" name="TO3PIS_SELECT">
        <value caption="Port D4 Data Register" name="VAL_0x00" value="0x00"/>
        <value caption="M1 - Toggle Register Timer1" name="VAL_0x01" value="0x01"/>
        <value caption="M3 - Toggle Register Timer3" name="VAL_0x02" value="0x02"/>
        <value caption="M4 - Toggle Register Timer4" name="VAL_0x03" value="0x03"/>
      </value-group>
      <value-group caption="" name="TO2PIS_SELECT">
        <value caption="Port D3 Data Register" name="VAL_0x00" value="0x00"/>
        <value caption="M1 - Toggle Register Timer1" name="VAL_0x01" value="0x01"/>
        <value caption="M2 - Toggle Register Timer2" name="VAL_0x02" value="0x02"/>
        <value caption="M4 - Toggle Register Timer4" name="VAL_0x03" value="0x03"/>
      </value-group>
      <value-group caption="" name="TO1PIS_SELECT">
        <value caption="Port D2 Data Register" name="VAL_0x00" value="0x00"/>
        <value caption="M1 - Toggle Register Timer1" name="VAL_0x01" value="0x01"/>
        <value caption="M2 - Toggle Register Timer2" name="VAL_0x02" value="0x02"/>
        <value caption="M3 - Toggle Register Timer3" name="VAL_0x03" value="0x03"/>
      </value-group>
    </module>
    <module caption="" name="TPLF_CAL">
      <register-group caption="" name="TPLF_CAL">
        <register caption="Slow RC oscillator calibration Register" name="SRCCAL" offset="0x01F1" size="1" mask="0xFF"/>
      </register-group>
    </module>
    <module caption="" name="TRANSPONDER">
      <register-group caption="" name="TRANSPONDER">
        <register caption="Transponder Control Register 1" name="TPCR1" offset="0x0165" size="1">
          <bitfield caption="Transponder Mode" mask="0x80" name="TPMODE"/>
          <bitfield caption="Transponder Decoder Field Clock Prescaler value" mask="0x60" name="TPDFCP"/>
          <bitfield caption="Transponder Bit Rate" mask="0x10" name="TPBR"/>
          <bitfield caption="Transponder Quadrature Pulse Length Operation Modulation" mask="0x04" name="TPQPLM"/>
        </register>
        <register caption="Transponder Control 2 Register" name="TPCR2" offset="0x002C" size="1">
          <bitfield caption="Transponder watch dog value for No Field timeout (with SRC clk)" mask="0x60" name="TPWDLV"/>
          <bitfield caption="Transponder No Field Timeout enable" mask="0x10" name="TPNFTO"/>
          <bitfield caption="Transponder Disable" mask="0x08" name="TPD"/>
          <bitfield caption="Transponder Power Switch Disable" mask="0x04" name="TPPSD"/>
          <bitfield caption="Transponder Modulation" mask="0x02" name="TPMOD"/>
          <bitfield caption="Transponder Mode Acknowledge" mask="0x01" name="TPMA"/>
        </register>
        <register caption="Transponder Control Register 3" name="TPCR3" offset="0x0171" size="1">
          <bitfield caption="Transponder Reception Continuous Damping" mask="0x20" name="TPRCD"/>
          <bitfield caption="Transponder Transmit Listen Window" mask="0x04" name="TPTLIW"/>
          <bitfield caption="Transponder Receive Data" mask="0x02" name="TPRD"/>
          <bitfield caption="Transponder Transmit Data" mask="0x01" name="TPTD"/>
        </register>
        <register caption="Transponder Control Register 4" name="TPCR4" offset="0x0172" size="1">
          <bitfield caption="Transponder Battery Charge Mode" mask="0x10" name="TPBCM"/>
          <bitfield caption="Transponder Battery Charge Current Select" mask="0x0F" name="TPBCCS"/>
        </register>
        <register caption="Transponder Control Register 5" name="TPCR5" offset="0x0173" size="1">
          <bitfield caption="Transponder Modulation Damping Select" mask="0x70" name="TPMD"/>
          <bitfield caption="Transponder Modulation Undamped Level Select" mask="0x07" name="TPMUD"/>
        </register>
        <register caption="Transponder Decoder Comparator Register 1" name="TPDCR1" offset="0x0167" size="1">
          <bitfield caption="Transponder Decode Comparator Length value 1" mask="0x3F" name="TPDCL1"/>
        </register>
        <register caption="Transponder Decoder Comparator Register 2" name="TPDCR2" offset="0x0168" size="1">
          <bitfield caption="Transponder Decode Comparator Length value 2" mask="0x3F" name="TPDCL2"/>
        </register>
        <register caption="Transponder Decoder Comparator Register 3" name="TPDCR3" offset="0x0169" size="1">
          <bitfield caption="Transponder Decode Comparator Length value 3" mask="0x3F" name="TPDCL3"/>
        </register>
        <register caption="Transponder Decoder Comparator Register 4" name="TPDCR4" offset="0x016A" size="1">
          <bitfield caption="Transponder Decode Comparator Length value 4" mask="0x3F" name="TPDCL4"/>
        </register>
        <register caption="Transponder Decoder Comparator Register 5" name="TPDCR5" offset="0x016B" size="1">
          <bitfield caption="Transponder Decode Comparator Length value 5" mask="0x3F" name="TPDCL5"/>
        </register>
        <register caption="Transponder Encoder Mode Register" name="TPECMR" offset="0x0170" size="1">
          <bitfield caption="Transponder Encoder Mode 4" mask="0xC0" name="TPECM4" values="TPEC_MODE"/>
          <bitfield caption="Transponder Encoder Mode 3" mask="0x30" name="TPECM3" values="TPEC_MODE"/>
          <bitfield caption="Transponder Encoder Mode 2" mask="0x0C" name="TPECM2" values="TPEC_MODE"/>
          <bitfield caption="Transponder Encoder Mode 1" mask="0x03" name="TPECM1" values="TPEC_MODE"/>
        </register>
        <register caption="Transponder Encoder Comparator Register 1" name="TPECR1" offset="0x016C" size="1">
          <bitfield caption="Transponder Encode Comparator Length value 1" mask="0xFF" name="TPECL1"/>
        </register>
        <register caption="Transponder Encoder Comparator Register 2" name="TPECR2" offset="0x016D" size="1">
          <bitfield caption="Transponder Encode Comparator Length value 2" mask="0xFF" name="TPECL2"/>
        </register>
        <register caption="Transponder Encoder Comparator Register 3" name="TPECR3" offset="0x016E" size="1">
          <bitfield caption="Transponder Encode Comparator Length value 3" mask="0xFF" name="TPECL3"/>
        </register>
        <register caption="Transponder Encoder Comparator Register 4" name="TPECR4" offset="0x016F" size="1">
          <bitfield caption="Transponder Encode Comparator Length value 4" mask="0xFF" name="TPECL4"/>
        </register>
        <register caption="Transponder Flag Register" name="TPFR" offset="0x002D" size="1">
          <bitfield caption="Transponder Bit Error Flag" mask="0x08" name="TPBERF"/>
          <bitfield caption="Transponder No Field Timeout Flag" mask="0x04" name="TPNFTF"/>
          <bitfield caption="Transponder Field Timeout Flag" mask="0x02" name="TPFTF"/>
          <bitfield caption="Transponder Flag" mask="0x01" name="TPF"/>
        </register>
        <register caption="Transponder Interrupt Mask Register" name="TPIMR" offset="0x0166" size="1">
          <bitfield caption="Transponder Bit Error Interrupt Mask" mask="0x08" name="TPBERIM"/>
          <bitfield caption="Transponder No Field Timeout Interrupt Mask" mask="0x04" name="TPNFTIM"/>
          <bitfield caption="Transponder Field Timeout Interrupt Mask" mask="0x02" name="TPFTIM"/>
          <bitfield caption="Transponder Interrupt Mask" mask="0x01" name="TPIM"/>
        </register>
        <register caption="Transponder Status Register" name="TPSR" offset="0x0059" size="1" ocd-rw="R">
          <bitfield caption="Transponder Battery Charge OK" mask="0x08" name="TPBCOK"/>
          <bitfield caption="Transponder Power Switch" mask="0x04" name="TPPSW"/>
          <bitfield caption="Transponder GAP Signal" mask="0x02" name="TPGAP"/>
          <bitfield caption="Transponder Active" mask="0x01" name="TPA"/>
        </register>
      </register-group>
      <value-group caption="" name="TPEC_MODE">
        <value caption="Manchester" name="VAL_0x00" value="0x00"/>
        <value caption="Biphase" name="VAL_0x01" value="0x01"/>
        <value caption="NRZ" name="VAL_0x02" value="0x02"/>
      </value-group>
    </module>
    <module caption="" name="TWI">
      <register-group caption="" name="TWI">
        <register caption="TWI Address Mask Register" name="TWAMR" offset="0x01EE" size="1">
          <bitfield caption="TWI Address Mask" mask="0xFE" name="TWAM"/>
        </register>
        <register caption="TWI (Slave) Address Register" name="TWAR" offset="0x01ED" size="1">
          <bitfield caption="TWI (Slave) Address" mask="0xFE" name="TWA"/>
          <bitfield caption="TWI General Call Recognition Enable" mask="0x01" name="TWGCE"/>
        </register>
        <register caption="TWI Bit Rate Register" name="TWBR" offset="0x01E9" size="1" mask="0xFF"/>
        <register caption="TWI Control Register" name="TWCR" offset="0x01EA" size="1">
          <bitfield caption="TWI Interrupt Flag" mask="0x80" name="TWINT"/>
          <bitfield caption="TWI Enable Acknowledge" mask="0x40" name="TWEA"/>
          <bitfield caption="TWI START Condition" mask="0x20" name="TWSTA"/>
          <bitfield caption="TWI STOP Condition" mask="0x10" name="TWSTO"/>
          <bitfield caption="TWI Write Collision Flag" mask="0x08" name="TWWC"/>
          <bitfield caption="TWI Enable Bit" mask="0x04" name="TWEN"/>
          <bitfield caption="TWI Interrupt Enable" mask="0x01" name="TWIE"/>
        </register>
        <register caption="TWI Data Register" name="TWDR" offset="0x01EC" size="1" mask="0xFF" ocd-rw=""/>
        <register caption="TWI Status Register" name="TWSR" offset="0x01EB" size="1">
          <bitfield caption="TWI Status" mask="0xF8" name="TWS"/>
          <bitfield caption="TWI Prescaler" mask="0x03" name="TWPS" values="COMM_TWI_PRESCALE"/>
        </register>
      </register-group>
      <value-group caption="" name="COMM_TWI_PRESCALE">
        <value caption="1" name="VAL_0x00" value="0x00"/>
        <value caption="4" name="VAL_0x01" value="0x01"/>
        <value caption="16" name="VAL_0x02" value="0x02"/>
        <value caption="64" name="VAL_0x03" value="0x03"/>
      </value-group>
    </module>
    <module caption="" name="TXDSP">
      <register-group caption="" name="TXDSP">
        <register caption="Fractional Frequency 1 Setting, High Byte" name="FFREQ1H" offset="0x0066" size="1" mask="0x03"/>
        <register caption="Fractional Frequency 1 Setting, Middle Byte" name="FFREQ1M" offset="0x0065" size="1" mask="0xFF"/>
        <register caption="Fractional Frequency 1 Setting, Low Byte" name="FFREQ1L" offset="0x0064" size="1" mask="0xFF"/>
        <register caption="Fractional Frequency 2 Setting, High Byte" name="FFREQ2H" offset="0x0069" size="1" mask="0x03"/>
        <register caption="Fractional Frequency 2 Setting, Middle Byte" name="FFREQ2M" offset="0x0068" size="1" mask="0xFF"/>
        <register caption="Fractional Frequency 2 Setting, Low Byte" name="FFREQ2L" offset="0x0067" size="1" mask="0xFF"/>
        <register caption="Frequency Synthesizer Control Register" name="FSCR" offset="0x002F" size="1">
          <bitfield caption="Power Amplifier Output is On" mask="0x80" name="PAON"/>
          <bitfield caption="Power Amplifier Output Enable Register" mask="0x10" name="PAOER"/>
          <bitfield caption="Tx Modulation Source" mask="0x0C" name="TXMS" values="TX_MODULATION_SOURCE"/>
          <bitfield caption="Select FSK Modulation" mask="0x02" name="SFM"/>
          <bitfield caption="Tx Modulation" mask="0x01" name="TXMOD"/>
        </register>
        <register caption="Frequency Synthesizer Enable register" name="FSEN" offset="0x0060" size="1">
          <bitfield caption="Antenna Tuning Active" mask="0x20" name="ANTT"/>
          <bitfield caption="ASK Shaping Enable" mask="0x10" name="ASEN"/>
          <bitfield caption="Pre-emphasis Filtering Enable" mask="0x08" name="PEEN"/>
          <bitfield caption="Gauss Filtering Enable" mask="0x04" name="GAEN"/>
          <bitfield caption="Sigma-delta Modulator Enable" mask="0x02" name="SDEN"/>
          <bitfield caption="Sigma-delta Modulator Power Up" mask="0x01" name="SDPU"/>
        </register>
        <register caption="Frequency Synthesizer Filter Control Register" name="FSFCR" offset="0x0061" size="1">
          <bitfield caption="ASK Shaping Divider" mask="0xF0" name="ASDIV"/>
          <bitfield caption="Gauss Filter BT Selection" mask="0x03" name="BTSEL" values="GAUSS_BT_SELECT"/>
        </register>
        <register caption="Gauss Clock Divider" name="GACDIV" offset="0x0062" size="2" mask="0x1FFF"/>
      </register-group>
      <value-group caption="" name="TX_MODULATION_SOURCE">
        <value caption="TXMOD Register" name="VAL_0x00" value="0x00"/>
        <value caption="TMDI Input" name="VAL_0x01" value="0x01"/>
        <value caption="Tx Modulator Serial Out" name="VAL_0x02" value="0x02"/>
      </value-group>
      <value-group caption="" name="GAUSS_BT_SELECT">
        <value caption="BT = 2" name="VAL_0x00" value="0x00"/>
        <value caption="BT = 1.5" name="VAL_0x01" value="0x01"/>
        <value caption="BT = 1" name="VAL_0x02" value="0x02"/>
        <value caption="BT = 0.5" name="VAL_0x03" value="0x03"/>
      </value-group>
    </module>
    <module caption="" name="TXM">
      <register-group caption="" name="TXM">
        <register caption="Tx Modulator CRC Init Value" name="TMCI" offset="0x0124" size="2" mask="0xFFFF"/>
        <register caption="Tx Modulator CRC Polynomial" name="TMCP" offset="0x0126" size="2" mask="0xFFFF"/>
        <register caption="Tx Modulator Control Register 1" name="TMCR1" offset="0x012E" size="1">
          <bitfield caption="Tx Modulator Transmission Complete Interrupt Mask" mask="0x10" name="TMCIM"/>
          <bitfield caption="Tx Modulator Serial Output Clock Select" mask="0x08" name="TMSCS"/>
          <bitfield caption="Tx Modulator Port Interface Select" mask="0x07" name="TMPIS" values="TXM_PINTERFACE_SELECT"/>
        </register>
        <register caption="Tx Modulator Control Register 2" name="TMCR2" offset="0x012D" size="1">
          <bitfield caption="Tx Modulator Least Significant Bit First" mask="0x40" name="TMLSB"/>
          <bitfield caption="Tx Modulator Stop Sequence Enable" mask="0x20" name="TMSSE"/>
          <bitfield caption="Tx Modulator Polarity" mask="0x10" name="TMPOL"/>
          <bitfield caption="Tx Modulator NRZ Mode Enable" mask="0x08" name="TMNRZE"/>
          <bitfield caption="Tx Modulator CRC Select" mask="0x06" name="TMCRCSE" values="TXM_CRC_SELECT"/>
          <bitfield caption="Tx Modulator CRC Enable" mask="0x01" name="TMCRCE"/>
        </register>
        <register caption="Tx Modulator CRC Result" name="TMCRC" offset="0x0121" size="2" mask="0xFFFF" ocd-rw="R"/>
        <register caption="Tx Modulator CRC Skip Bit Number" name="TMCSB" offset="0x0123" size="1" mask="0xFF"/>
        <register caption="Tx Modulator Finite State Machine" name="TMFSM" offset="0x0120" size="1" ocd-rw="R">
          <bitfield caption="Tx Modulator Master State Machine" mask="0x70" name="TMMSM"/>
          <bitfield caption="Tx Modulator Sub State Machine" mask="0x0F" name="TMSSM"/>
        </register>
        <register caption="Tx Modulator Shift Register" name="TMSHR" offset="0x0128" size="1" mask="0xFF" ocd-rw="R"/>
        <register caption="Tx Modulator Status Register" name="TMSR" offset="0x012C" size="1">
          <bitfield caption="Tx Modulator Transmission Complete Status Flag" mask="0x01" name="TMTCF"/>
        </register>
        <register caption="Tx Modulator Stop Sequence Configuration" name="TMSSC" offset="0x012B" size="1">
          <bitfield caption="Tx Modulator Stop Sequence Hold Mode" mask="0x80" name="TMSSH"/>
          <bitfield caption="Tx Modulator Stop Sequence Length" mask="0x70" name="TMSSL"/>
          <bitfield caption="Tx Modulator Stop Sequence Pattern" mask="0x0F" name="TMSSP"/>
        </register>
        <register caption="Tx Modulator Telegram Length Register" name="TMTLL" offset="0x0129" size="2" mask="0x0FFF"/>
      </register-group>
      <value-group caption="" name="TXM_CRC_SELECT">
        <value caption="CRC 4-bit" name="VAL_0x00" value="0x00"/>
        <value caption="CRC 8-bit" name="VAL_0x01" value="0x01"/>
        <value caption="CRC 16-bit" name="VAL_0x03" value="0x03"/>
      </value-group>
      <value-group caption="" name="TXM_PINTERFACE_SELECT">
        <value caption="Port D1" name="VAL_0x00" value="0x00"/>
        <value caption="M2 - Toggle Register Timer2" name="VAL_0x01" value="0x01"/>
        <value caption="M3 - Toggle Register Timer3" name="VAL_0x02" value="0x02"/>
        <value caption="M4 - Toggle Register Timer4" name="VAL_0x03" value="0x03"/>
        <value caption="SO Tx Modulator Serial Output" name="VAL_0x04" value="0x04"/>
        <value caption="M1 - Toggle Register Timer1" name="VAL_0x05" value="0x05"/>
      </value-group>
    </module>
    <module caption="" name="FUSE">
      <register-group caption="" name="FUSE">
        <register caption="" name="LOW" offset="0x00" size="1">
          <bitfield caption="Divide clock by 8 internally" mask="0x80" name="CKDIV8"/>
          <bitfield caption="Debug Wire enable" mask="0x40" name="DWEN"/>
          <bitfield caption="Serial program downloading (SPI) enabled" mask="0x20" name="SPIEN"/>
          <bitfield caption="Watch-dog Timer always on" mask="0x10" name="WDTON"/>
          <bitfield caption="Preserve EEPROM memory through the Chip Erase cycle" mask="0x08" name="EESAVE"/>
          <bitfield caption="Select interrupt vector location" mask="0x04" name="BOOTRST"/>
          <bitfield caption="EEPROM Access Control" mask="0x02" name="EEACC"/>
          <bitfield caption="External Clock enable" mask="0x01" name="EXTCLKEN"/>
        </register>
      </register-group>
    </module>
    <module caption="" name="LOCKBIT">
      <register-group caption="" name="LOCKBIT">
        <register caption="" name="LOCKBIT" offset="0x00" size="1">
          <bitfield caption="Memory Lock" mask="0x03" name="LB" values="ENUM_LB"/>
        </register>
      </register-group>
      <value-group caption="" name="ENUM_LB">
        <value caption="Further programming and verification disabled" name="VAL_0x00" value="0x00"/>
        <value caption="Further programming disabled" name="VAL_0x02" value="0x02"/>
        <value caption="No memory lock features enable" name="VAL_0x03" value="0x03"/>
      </value-group>
    </module>
  </modules>
</avr-tools-device-file>
