
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.46

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rx_done$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_done$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rx_done$_SDFFE_PN0P_/CK (DFF_X1)
     2    3.31    0.01    0.07    0.07 ^ rx_done$_SDFFE_PN0P_/QN (DFF_X1)
                                         _002_ (net)
                  0.01    0.00    0.07 ^ _208_/B1 (AOI21_X1)
     1    1.50    0.01    0.01    0.08 v _208_/ZN (AOI21_X1)
                                         _059_ (net)
                  0.01    0.00    0.08 v _209_/A2 (NAND2_X1)
     1    1.68    0.01    0.02    0.10 ^ _209_/ZN (NAND2_X1)
                                         _060_ (net)
                  0.01    0.00    0.10 ^ _210_/B2 (AOI21_X1)
     1    1.06    0.01    0.01    0.11 v _210_/ZN (AOI21_X1)
                                         _010_ (net)
                  0.01    0.00    0.11 v rx_done$_SDFFE_PN0P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rx_done$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: tx_bit_counter[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: serial_out (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ tx_bit_counter[1]$_SDFFE_PN0P_/CK (DFF_X1)
     2    4.42    0.01    0.09    0.09 ^ tx_bit_counter[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         tx_bit_counter[1] (net)
                  0.01    0.00    0.09 ^ _243_/A (BUF_X1)
     6   11.02    0.03    0.05    0.14 ^ _243_/Z (BUF_X1)
                                         _085_ (net)
                  0.03    0.00    0.14 ^ _294_/S (MUX2_X1)
     1    0.90    0.01    0.06    0.20 v _294_/Z (MUX2_X1)
                                         _119_ (net)
                  0.01    0.00    0.20 v _295_/B (MUX2_X1)
     1    0.90    0.01    0.06    0.25 v _295_/Z (MUX2_X1)
                                         _120_ (net)
                  0.01    0.00    0.25 v _296_/B (MUX2_X1)
     1    0.88    0.01    0.06    0.31 v _296_/Z (MUX2_X1)
                                         _121_ (net)
                  0.01    0.00    0.31 v _297_/A3 (AND3_X1)
     1    0.00    0.00    0.03    0.34 v _297_/ZN (AND3_X1)
                                         serial_out (net)
                  0.00    0.00    0.34 v serial_out (out)
                                  0.34   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.34   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: tx_bit_counter[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: serial_out (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ tx_bit_counter[1]$_SDFFE_PN0P_/CK (DFF_X1)
     2    4.42    0.01    0.09    0.09 ^ tx_bit_counter[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         tx_bit_counter[1] (net)
                  0.01    0.00    0.09 ^ _243_/A (BUF_X1)
     6   11.02    0.03    0.05    0.14 ^ _243_/Z (BUF_X1)
                                         _085_ (net)
                  0.03    0.00    0.14 ^ _294_/S (MUX2_X1)
     1    0.90    0.01    0.06    0.20 v _294_/Z (MUX2_X1)
                                         _119_ (net)
                  0.01    0.00    0.20 v _295_/B (MUX2_X1)
     1    0.90    0.01    0.06    0.25 v _295_/Z (MUX2_X1)
                                         _120_ (net)
                  0.01    0.00    0.25 v _296_/B (MUX2_X1)
     1    0.88    0.01    0.06    0.31 v _296_/Z (MUX2_X1)
                                         _121_ (net)
                  0.01    0.00    0.31 v _297_/A3 (AND3_X1)
     1    0.00    0.00    0.03    0.34 v _297_/ZN (AND3_X1)
                                         serial_out (net)
                  0.00    0.00    0.34 v serial_out (out)
                                  0.34   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.34   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.29e-04   1.46e-06   2.52e-06   2.33e-04  87.3%
Combinational          1.57e-05   1.41e-05   3.94e-06   3.37e-05  12.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.44e-04   1.56e-05   6.46e-06   2.67e-04 100.0%
                          91.7%       5.8%       2.4%
