
*** Running vivado
    with args -log openmips_min_sopc.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source openmips_min_sopc.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source openmips_min_sopc.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/utils_1/imports/synth_1/openmips_min_sopc.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/utils_1/imports/synth_1/openmips_min_sopc.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top openmips_min_sopc -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19784 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 722.109 ; gain = 178.699
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'openmips_min_sopc' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/openmips_min_sopc.v:5]
INFO: [Synth 8-6157] synthesizing module 'openmips' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/openmips.v:12]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/pc_reg.v:12]
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (1#1) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/pc_reg.v:12]
INFO: [Synth 8-6157] synthesizing module 'if_id' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/if_id.v:12]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (2#1) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/if_id.v:12]
INFO: [Synth 8-6157] synthesizing module 'id' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/id.v:12]
INFO: [Synth 8-6155] done synthesizing module 'id' (3#1) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/id.v:12]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/regfile.v:12]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (4#1) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/regfile.v:12]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/id_ex.v:12]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (5#1) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/id_ex.v:12]
INFO: [Synth 8-6157] synthesizing module 'ex' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ex.v:12]
INFO: [Synth 8-6155] done synthesizing module 'ex' (6#1) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ex.v:12]
INFO: [Synth 8-6157] synthesizing module 'ex_mem' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ex_mem.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem' (7#1) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ex_mem.v:35]
INFO: [Synth 8-6157] synthesizing module 'mem' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/mem.v:12]
INFO: [Synth 8-226] default block is never used [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/mem.v:152]
INFO: [Synth 8-226] default block is never used [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/mem.v:178]
INFO: [Synth 8-226] default block is never used [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/mem.v:248]
INFO: [Synth 8-226] default block is never used [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/mem.v:271]
INFO: [Synth 8-226] default block is never used [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/mem.v:303]
INFO: [Synth 8-226] default block is never used [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/mem.v:349]
INFO: [Synth 8-226] default block is never used [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/mem.v:375]
INFO: [Synth 8-6155] done synthesizing module 'mem' (8#1) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/mem.v:12]
INFO: [Synth 8-6157] synthesizing module 'mem_wb' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/mem_wb.v:12]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb' (9#1) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/mem_wb.v:12]
INFO: [Synth 8-6157] synthesizing module 'hilo_reg' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/hilo_reg.v:12]
INFO: [Synth 8-6155] done synthesizing module 'hilo_reg' (10#1) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/hilo_reg.v:12]
INFO: [Synth 8-6157] synthesizing module 'ctrl' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ctrl.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ctrl' (11#1) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ctrl.v:11]
INFO: [Synth 8-6157] synthesizing module 'div' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/div.v:12]
WARNING: [Synth 8-6014] Unused sequential element temp_op1_reg was removed.  [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/div.v:52]
WARNING: [Synth 8-6014] Unused sequential element temp_op2_reg was removed.  [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/div.v:57]
INFO: [Synth 8-6155] done synthesizing module 'div' (12#1) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/div.v:12]
INFO: [Synth 8-6157] synthesizing module 'LLbit_reg' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/LLbit_reg.v:12]
INFO: [Synth 8-6155] done synthesizing module 'LLbit_reg' (13#1) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/LLbit_reg.v:12]
INFO: [Synth 8-6157] synthesizing module 'cp0_reg' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/cp0_reg.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/cp0_reg.v:62]
INFO: [Synth 8-6155] done synthesizing module 'cp0_reg' (14#1) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/cp0_reg.v:11]
INFO: [Synth 8-6157] synthesizing module 'wishbone_bus_if' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/wishbone_bus_if.v:12]
INFO: [Synth 8-6155] done synthesizing module 'wishbone_bus_if' (15#1) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/wishbone_bus_if.v:12]
INFO: [Synth 8-6155] done synthesizing module 'openmips' (16#1) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/openmips.v:12]
INFO: [Synth 8-6157] synthesizing module 'uart_top' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_top.v:140]
	Parameter uart_data_width bound to: 32 - type: integer 
	Parameter uart_addr_width bound to: 5 - type: integer 
INFO: [Synth 8-251] () UART INFO: Data bus width is 32. Debug Interface present.
 [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_top.v:329]
INFO: [Synth 8-251] () UART INFO: Doesn't have baudrate output
 [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_top.v:334]
INFO: [Synth 8-6157] synthesizing module 'uart_wb' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_wb.v:12]
INFO: [Synth 8-6155] done synthesizing module 'uart_wb' (17#1) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_wb.v:12]
INFO: [Synth 8-6157] synthesizing module 'uart_regs' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_regs.v:231]
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_transmitter.v:154]
	Parameter s_idle bound to: 3'b000 
	Parameter s_send_start bound to: 3'b001 
	Parameter s_send_byte bound to: 3'b010 
	Parameter s_send_parity bound to: 3'b011 
	Parameter s_send_stop bound to: 3'b100 
	Parameter s_pop_byte bound to: 3'b101 
INFO: [Synth 8-6157] synthesizing module 'uart_tfifo' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_tfifo.v:144]
	Parameter fifo_width bound to: 8 - type: integer 
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_pointer_w bound to: 4 - type: integer 
	Parameter fifo_counter_w bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'raminfr' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/raminfr.v:83]
	Parameter addr_width bound to: 4 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter depth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'raminfr' (18#1) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/raminfr.v:83]
INFO: [Synth 8-6155] done synthesizing module 'uart_tfifo' (19#1) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_tfifo.v:144]
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (20#1) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_transmitter.v:154]
INFO: [Synth 8-6157] synthesizing module 'uart_sync_flops' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_sync_flops.v:71]
	Parameter Tp bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'uart_sync_flops' (21#1) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_sync_flops.v:71]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_receiver.v:198]
	Parameter sr_idle bound to: 4'b0000 
	Parameter sr_rec_start bound to: 4'b0001 
	Parameter sr_rec_bit bound to: 4'b0010 
	Parameter sr_rec_parity bound to: 4'b0011 
	Parameter sr_rec_stop bound to: 4'b0100 
	Parameter sr_check_parity bound to: 4'b0101 
	Parameter sr_rec_prepare bound to: 4'b0110 
	Parameter sr_end_bit bound to: 4'b0111 
	Parameter sr_ca_lc_parity bound to: 4'b1000 
	Parameter sr_wait1 bound to: 4'b1001 
	Parameter sr_push bound to: 4'b1010 
INFO: [Synth 8-6157] synthesizing module 'uart_rfifo' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_rfifo.v:150]
	Parameter fifo_width bound to: 11 - type: integer 
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_pointer_w bound to: 4 - type: integer 
	Parameter fifo_counter_w bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rfifo' (22#1) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_rfifo.v:150]
WARNING: [Synth 8-6014] Unused sequential element rbit_in_reg was removed.  [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_receiver.v:280]
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (23#1) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_receiver.v:198]
INFO: [Synth 8-6155] done synthesizing module 'uart_regs' (24#1) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_regs.v:231]
INFO: [Synth 8-6157] synthesizing module 'uart_debug_if' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_debug_if.v:89]
INFO: [Synth 8-6155] done synthesizing module 'uart_debug_if' (25#1) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_debug_if.v:89]
INFO: [Synth 8-6155] done synthesizing module 'uart_top' (26#1) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_top.v:140]
INFO: [Synth 8-6157] synthesizing module 'gpio_top' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/gpio/gpio_top.v:6]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 8 - type: integer 
	Parameter gw bound to: 32 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/gpio/gpio_top.v:878]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/gpio/gpio_top.v:878]
INFO: [Synth 8-6155] done synthesizing module 'gpio_top' (27#1) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/gpio/gpio_top.v:6]
INFO: [Synth 8-6157] synthesizing module 'flash_rom' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/flash_rom.v:4]
	Parameter IDLE bound to: 5'b00000 
	Parameter START bound to: 5'b00010 
	Parameter INST_OUT bound to: 5'b00011 
	Parameter ADDR1_OUT bound to: 5'b00100 
	Parameter ADDR2_OUT bound to: 5'b00101 
	Parameter ADDR3_OUT bound to: 5'b00110 
	Parameter WRITE_DATA bound to: 5'b00111 
	Parameter READ_DATA bound to: 5'b01000 
	Parameter READ_DATA1 bound to: 5'b01001 
	Parameter READ_DATA2 bound to: 5'b01010 
	Parameter READ_DATA3 bound to: 5'b01011 
	Parameter READ_DATA4 bound to: 5'b01100 
	Parameter READ_DATA5 bound to: 5'b01101 
	Parameter WAITING bound to: 5'b10000 
	Parameter ENDING bound to: 5'b10001 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/flash_rom.v:43]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/flash_rom.v:45]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/flash_rom.v:46]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/flash_rom.v:49]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/flash_rom.v:50]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/flash_rom.v:51]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/flash_rom.v:52]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/flash_rom.v:53]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/flash_rom.v:54]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/flash_rom.v:55]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/flash_rom.v:59]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/flash_rom.v:62]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/flash_rom.v:67]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/flash_rom.v:126]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/flash_rom.v:383]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77870]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 10.000000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (28#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77870]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/flash_rom.v:119]
WARNING: [Synth 8-6014] Unused sequential element wait_count_reg was removed.  [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/flash_rom.v:121]
INFO: [Synth 8-4471] merging register 'hld_n_reg' into 'wp_n_reg' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/flash_rom.v:104]
INFO: [Synth 8-4471] merging register 'addr_req_reg' into 'wp_n_reg' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/flash_rom.v:402]
WARNING: [Synth 8-6014] Unused sequential element hld_n_reg was removed.  [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/flash_rom.v:104]
WARNING: [Synth 8-6014] Unused sequential element addr_req_reg was removed.  [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/flash_rom.v:402]
INFO: [Synth 8-6155] done synthesizing module 'flash_rom' (29#1) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/flash_rom.v:4]
INFO: [Synth 8-6157] synthesizing module 'DDR2' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/ddr/DDR2.v:27]
	Parameter tenhz bound to: 10000000 - type: integer 
	Parameter IDLE bound to: 5'b00000 
	Parameter START bound to: 5'b00001 
	Parameter WRITE bound to: 5'b00010 
	Parameter READ bound to: 5'b00011 
	Parameter WAIT bound to: 5'b00100 
	Parameter ENDING bound to: 5'b00101 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.runs/synth_1/.Xil/Vivado-20056-RayBeast/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (30#1) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.runs/synth_1/.Xil/Vivado-20056-RayBeast/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'Ram2Ddr' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/ddr/Ram2Ddr.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "GRAY" *) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/ddr/Ram2Ddr.vhd:132]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/ddr/Ram2Ddr.vhd:139]
INFO: [Synth 8-3491] module 'mig_7series_0' declared at 'D:/Ray/Vivado/OpenMIPS/OpenMIPS.runs/synth_1/.Xil/Vivado-20056-RayBeast/realtime/mig_7series_0_stub.v:5' bound to instance 'Inst_DDR' of component 'mig_7series_0' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/ddr/Ram2Ddr.vhd:196]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_0' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.runs/synth_1/.Xil/Vivado-20056-RayBeast/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_0' (31#1) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.runs/synth_1/.Xil/Vivado-20056-RayBeast/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-614] signal 'calib_complete' is read in the process but is not in the sensitivity list [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/ddr/Ram2Ddr.vhd:436]
WARNING: [Synth 8-6014] Unused sequential element ram_ub_int_reg was removed.  [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/ddr/Ram2Ddr.vhd:250]
WARNING: [Synth 8-6014] Unused sequential element ram_lb_int_reg was removed.  [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/ddr/Ram2Ddr.vhd:251]
INFO: [Synth 8-256] done synthesizing module 'Ram2Ddr' (32#1) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/ddr/Ram2Ddr.vhd:63]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/ddr/DDR2.v:229]
WARNING: [Synth 8-5788] Register wait_count_reg in module DDR2 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/ddr/DDR2.v:235]
WARNING: [Synth 8-5788] Register mem_a_reg in module DDR2 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/ddr/DDR2.v:89]
WARNING: [Synth 8-5788] Register mem_dq_i_reg in module DDR2 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/ddr/DDR2.v:94]
WARNING: [Synth 8-5788] Register wb_dat_o_reg in module DDR2 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/ddr/DDR2.v:278]
WARNING: [Synth 8-3848] Net chipTemp in module/entity DDR2 does not have driver. [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/ddr/DDR2.v:115]
INFO: [Synth 8-6155] done synthesizing module 'DDR2' (33#1) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/ddr/DDR2.v:27]
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_top' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_top.v:56]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
	Parameter rf_addr bound to: 4'b1111 
	Parameter pri_sel0 bound to: 2'b10 
	Parameter pri_sel1 bound to: 2'b10 
	Parameter pri_sel2 bound to: 2'b10 
	Parameter pri_sel3 bound to: 2'b10 
	Parameter pri_sel4 bound to: 2'b10 
	Parameter pri_sel5 bound to: 2'b10 
	Parameter pri_sel6 bound to: 2'b10 
	Parameter pri_sel7 bound to: 2'b10 
	Parameter pri_sel8 bound to: 2'b10 
	Parameter pri_sel9 bound to: 2'b10 
	Parameter pri_sel10 bound to: 2'b10 
	Parameter pri_sel11 bound to: 2'b10 
	Parameter pri_sel12 bound to: 2'b10 
	Parameter pri_sel13 bound to: 2'b10 
	Parameter pri_sel14 bound to: 2'b10 
	Parameter pri_sel15 bound to: 2'b10 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_master_if' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v:61]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v:442]
INFO: [Synth 8-226] default block is never used [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v:442]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v:586]
INFO: [Synth 8-226] default block is never used [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v:586]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v:610]
INFO: [Synth 8-226] default block is never used [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v:610]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v:634]
INFO: [Synth 8-226] default block is never used [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v:634]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_master_if' (34#1) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v:61]
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_slave_if' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:61]
	Parameter pri_sel bound to: 2'b10 
	Parameter aw bound to: 32 - type: integer 
	Parameter dw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_arb' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_arb.v:63]
	Parameter grant0 bound to: 3'b000 
	Parameter grant1 bound to: 3'b001 
	Parameter grant2 bound to: 3'b010 
	Parameter grant3 bound to: 3'b011 
	Parameter grant4 bound to: 3'b100 
	Parameter grant5 bound to: 3'b101 
	Parameter grant6 bound to: 3'b110 
	Parameter grant7 bound to: 3'b111 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_arb.v:115]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_arb.v:115]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_arb' (35#1) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_arb.v:63]
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_msel' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_msel.v:61]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_pri_enc' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_pri_enc.v:61]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_pri_dec' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_pri_dec.v:61]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_pri_dec' (36#1) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_pri_dec.v:61]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_pri_enc' (37#1) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_pri_enc.v:61]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_msel' (38#1) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_msel.v:61]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:296]
INFO: [Synth 8-226] default block is never used [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:296]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:310]
INFO: [Synth 8-226] default block is never used [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:310]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:324]
INFO: [Synth 8-226] default block is never used [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:324]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:352]
INFO: [Synth 8-226] default block is never used [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:352]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:392]
INFO: [Synth 8-226] default block is never used [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:392]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:406]
INFO: [Synth 8-226] default block is never used [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:406]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_slave_if' (39#1) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:61]
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_rf' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_rf.v:61]
	Parameter rf_addr bound to: 4'b1111 
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_rf' (40#1) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_rf.v:61]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_top' (41#1) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_top.v:56]
WARNING: [Synth 8-7023] instance 'wb_conmax_top0' of module 'wb_conmax_top' has 242 connections declared, but only 238 given [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/openmips_min_sopc.v:185]
INFO: [Synth 8-6155] done synthesizing module 'openmips_min_sopc' (42#1) [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/openmips_min_sopc.v:5]
WARNING: [Synth 8-3331] design Ram2Ddr has unconnected port ram_ub
WARNING: [Synth 8-3331] design Ram2Ddr has unconnected port ram_lb
WARNING: [Synth 8-3331] design flash_rom has unconnected port wb_we_i
WARNING: [Synth 8-3331] design flash_rom has unconnected port wb_sel_i[3]
WARNING: [Synth 8-3331] design flash_rom has unconnected port wb_sel_i[2]
WARNING: [Synth 8-3331] design flash_rom has unconnected port wb_sel_i[1]
WARNING: [Synth 8-3331] design flash_rom has unconnected port wb_sel_i[0]
WARNING: [Synth 8-3331] design flash_rom has unconnected port wb_dat_i[31]
WARNING: [Synth 8-3331] design flash_rom has unconnected port wb_dat_i[30]
WARNING: [Synth 8-3331] design flash_rom has unconnected port wb_dat_i[29]
WARNING: [Synth 8-3331] design flash_rom has unconnected port wb_dat_i[28]
WARNING: [Synth 8-3331] design flash_rom has unconnected port wb_dat_i[27]
WARNING: [Synth 8-3331] design flash_rom has unconnected port wb_dat_i[26]
WARNING: [Synth 8-3331] design flash_rom has unconnected port wb_dat_i[25]
WARNING: [Synth 8-3331] design flash_rom has unconnected port wb_dat_i[24]
WARNING: [Synth 8-3331] design flash_rom has unconnected port wb_dat_i[23]
WARNING: [Synth 8-3331] design flash_rom has unconnected port wb_dat_i[22]
WARNING: [Synth 8-3331] design flash_rom has unconnected port wb_dat_i[21]
WARNING: [Synth 8-3331] design flash_rom has unconnected port wb_dat_i[20]
WARNING: [Synth 8-3331] design flash_rom has unconnected port wb_dat_i[19]
WARNING: [Synth 8-3331] design flash_rom has unconnected port wb_dat_i[18]
WARNING: [Synth 8-3331] design flash_rom has unconnected port wb_dat_i[17]
WARNING: [Synth 8-3331] design flash_rom has unconnected port wb_dat_i[16]
WARNING: [Synth 8-3331] design flash_rom has unconnected port wb_dat_i[15]
WARNING: [Synth 8-3331] design flash_rom has unconnected port wb_dat_i[14]
WARNING: [Synth 8-3331] design flash_rom has unconnected port wb_dat_i[13]
WARNING: [Synth 8-3331] design flash_rom has unconnected port wb_dat_i[12]
WARNING: [Synth 8-3331] design flash_rom has unconnected port wb_dat_i[11]
WARNING: [Synth 8-3331] design flash_rom has unconnected port wb_dat_i[10]
WARNING: [Synth 8-3331] design flash_rom has unconnected port wb_dat_i[9]
WARNING: [Synth 8-3331] design flash_rom has unconnected port wb_dat_i[8]
WARNING: [Synth 8-3331] design flash_rom has unconnected port wb_dat_i[7]
WARNING: [Synth 8-3331] design flash_rom has unconnected port wb_dat_i[6]
WARNING: [Synth 8-3331] design flash_rom has unconnected port wb_dat_i[5]
WARNING: [Synth 8-3331] design flash_rom has unconnected port wb_dat_i[4]
WARNING: [Synth 8-3331] design flash_rom has unconnected port wb_dat_i[3]
WARNING: [Synth 8-3331] design flash_rom has unconnected port wb_dat_i[2]
WARNING: [Synth 8-3331] design flash_rom has unconnected port wb_dat_i[1]
WARNING: [Synth 8-3331] design flash_rom has unconnected port wb_dat_i[0]
WARNING: [Synth 8-3331] design uart_receiver has unconnected port lcr[7]
WARNING: [Synth 8-3331] design uart_receiver has unconnected port lcr[6]
WARNING: [Synth 8-3331] design uart_transmitter has unconnected port lcr[7]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[3]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[2]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[1]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[0]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[31]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[30]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[29]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[28]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[27]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[26]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[25]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[24]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[23]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[22]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[21]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[20]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[19]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[18]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[17]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[16]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[15]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[14]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[13]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[7]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[6]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[5]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[4]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[3]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[2]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[1]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[0]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[5]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[2]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[1]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[0]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[31]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[30]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[29]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[28]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[27]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[26]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[25]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[24]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[23]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[22]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[21]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[20]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[19]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[18]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[17]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[16]
WARNING: [Synth 8-3331] design ex has unconnected port excepttype_i[11]
WARNING: [Synth 8-3331] design ex has unconnected port excepttype_i[10]
WARNING: [Synth 8-3331] design ex has unconnected port excepttype_i[7]
WARNING: [Synth 8-3331] design ex has unconnected port excepttype_i[6]
WARNING: [Synth 8-3331] design ex has unconnected port excepttype_i[5]
WARNING: [Synth 8-3331] design ex has unconnected port excepttype_i[4]
WARNING: [Synth 8-3331] design ex has unconnected port excepttype_i[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 829.207 ; gain = 285.797
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 843.609 ; gain = 300.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 843.609 ; gain = 300.199
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc] for cell 'DDR2/Ram/Inst_DDR'
Finished Parsing XDC File [d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc] for cell 'DDR2/Ram/Inst_DDR'
Parsing XDC File [d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'DDR2/clk_1'
Finished Parsing XDC File [d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'DDR2/clk_1'
Parsing XDC File [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/constrs_1/new/nexys4ddr.xdc]
Finished Parsing XDC File [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/constrs_1/new/nexys4ddr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/constrs_1/new/nexys4ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/openmips_min_sopc_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/openmips_min_sopc_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1014.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 1014.254 ; gain = 0.000
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1014.254 ; gain = 470.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1014.254 ; gain = 470.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[0]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[0]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[10]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[10]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[11]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[11]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[12]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[12]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[1]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[1]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[2]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[2]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[3]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[3]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[4]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[4]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[5]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[5]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[6]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[6]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[7]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[7]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[8]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[8]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[9]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[9]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[0]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[0]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[1]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[1]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[2]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[2]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cas_n. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cas_n. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ck_n[0]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ck_n[0]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ck_p[0]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ck_p[0]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cke[0]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cke[0]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cs_n[0]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cs_n[0]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dm[0]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dm[0]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dm[1]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dm[1]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[0]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[0]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[10]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[10]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[11]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[11]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[12]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[12]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[13]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[13]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[14]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[14]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[15]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[15]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[1]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[1]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[2]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[2]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[3]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[3]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[4]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[4]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[5]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[5]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[6]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[6]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[7]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[7]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[8]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[8]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[9]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[9]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_n[0]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_n[0]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_n[1]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_n[1]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_p[0]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_p[0]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_p[1]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_p[1]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_odt[0]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_odt[0]. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ras_n. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ras_n. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_we_n. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_we_n. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for clk_in. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in. (constraint file  d:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for DDR2/Ram/Inst_DDR. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DDR2/clk_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1014.254 ; gain = 470.844
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "reg1_read_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg1_read_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "reg2_read_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "aluop_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "aluop_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "aluop_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alusel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "alusel_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "alusel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wreg_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_flag_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instvalid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instvalid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ex.v:292]
INFO: [Synth 8-5546] ROM "LLbit_value_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "LLbit_value_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mem_sel_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_sel_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_sel_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_sel_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_sel_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'div'
INFO: [Synth 8-5546] ROM "status_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cause_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'wishbone_cyc_o_reg' into 'wishbone_stb_o_reg' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/wishbone_bus_if.v:54]
INFO: [Synth 8-802] inferred FSM for state register 'wishbone_state_reg' in module 'wishbone_bus_if'
INFO: [Synth 8-802] inferred FSM for state register 'wbstate_reg' in module 'uart_wb'
INFO: [Synth 8-5544] ROM "wb_adr_int_lsb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_tfifo.v:211]
INFO: [Synth 8-802] inferred FSM for state register 'tstate_reg' in module 'uart_transmitter'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_rfifo.v:254]
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'uart_receiver'
INFO: [Synth 8-5544] ROM "toc_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rparity_xor" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_regs.v:697]
INFO: [Synth 8-5544] ROM "block_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "block_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trigger_level" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sck_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "dataout" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "sdo_count" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "datain" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "read_data" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "read_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cState_reg' in module 'Ram2Ddr'
WARNING: [Synth 8-327] inferring latch for variable 'reg1_o_reg' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/id.v:701]
WARNING: [Synth 8-327] inferring latch for variable 'reg2_o_reg' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/id.v:723]
WARNING: [Synth 8-327] inferring latch for variable 'cp0_reg_read_addr_o_reg' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ex.v:452]
WARNING: [Synth 8-327] inferring latch for variable 'hilo_temp1_reg' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ex.v:340]
WARNING: [Synth 8-327] inferring latch for variable 'hilo_temp_o_reg' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ex.v:329]
WARNING: [Synth 8-327] inferring latch for variable 'cnt_o_reg' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ex.v:330]
WARNING: [Synth 8-327] inferring latch for variable 'stallreq_for_madd_msub_reg' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ex.v:331]
WARNING: [Synth 8-327] inferring latch for variable 'cp0_cause_reg' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/mem.v:442]
WARNING: [Synth 8-327] inferring latch for variable 'mem_data_o_reg' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/mem.v:124]
WARNING: [Synth 8-327] inferring latch for variable 'new_pc_reg' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ctrl.v:35]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                  iSTATE |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'div'
WARNING: [Synth 8-327] inferring latch for variable 'data_o_reg' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/cp0_reg.v:163]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wishbone_state_reg' using encoding 'sequential' in module 'wishbone_bus_if'
WARNING: [Synth 8-327] inferring latch for variable 'cpu_data_o_reg' [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/wishbone_bus_if.v:122]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE2 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wbstate_reg' using encoding 'one-hot' in module 'uart_wb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
              s_pop_byte |                              001 |                              101
            s_send_start |                              010 |                              001
             s_send_byte |                              011 |                              010
           s_send_parity |                              100 |                              011
             s_send_stop |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tstate_reg' using encoding 'sequential' in module 'uart_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sr_idle |                             0000 |                             0000
            sr_rec_start |                             0001 |                             0001
          sr_rec_prepare |                             0010 |                             0110
              sr_rec_bit |                             0011 |                             0010
              sr_end_bit |                             0100 |                             0111
           sr_rec_parity |                             0101 |                             0011
         sr_ca_lc_parity |                             0110 |                             1000
         sr_check_parity |                             0111 |                             0101
                sr_wait1 |                             1000 |                             1001
             sr_rec_stop |                             1001 |                             0100
                 sr_push |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'sequential' in module 'uart_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                           000001 |                              000
                stpreset |                           000010 |                              001
              stsenddata |                           000100 |                              010
              stsetcmdwr |                           001000 |                              100
              stsetcmdrd |                           010000 |                              011
               stwaitcen |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cState_reg' using encoding 'one-hot' in module 'Ram2Ddr'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1014.254 ; gain = 470.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |openmips_min_sopc__GB0 |           1|     45126|
|2     |openmips               |           1|     23192|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 4     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 13    
	   2 Input     16 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---XORs : 
	                9 Bit    Wide XORs := 1     
	                8 Bit    Wide XORs := 1     
	                7 Bit    Wide XORs := 1     
	                6 Bit    Wide XORs := 1     
	                5 Bit    Wide XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 54    
	               27 Bit    Registers := 3     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 22    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 15    
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 100   
	                2 Bit    Registers := 21    
	                1 Bit    Registers := 368   
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 5     
	   4 Input     65 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 10    
	   3 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 89    
	  11 Input     32 Bit        Muxes := 3     
	   8 Input     32 Bit        Muxes := 1     
	  33 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 7     
	   3 Input     32 Bit        Muxes := 13    
	   9 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 4     
	   7 Input     24 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  15 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	  11 Input     11 Bit        Muxes := 1     
	  16 Input     11 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  33 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 19    
	   4 Input      8 Bit        Muxes := 4     
	  11 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	  28 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 11    
	   6 Input      7 Bit        Muxes := 2     
	  33 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   4 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 27    
	  11 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 4     
	   6 Input      5 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	  15 Input      5 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 14    
	  11 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 128   
	   8 Input      3 Bit        Muxes := 5     
	  28 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 2     
	  33 Input      3 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 9     
	   4 Input      3 Bit        Muxes := 18    
	   6 Input      3 Bit        Muxes := 85    
	   7 Input      3 Bit        Muxes := 480   
	  33 Input      2 Bit        Muxes := 1     
	  27 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 46    
	   3 Input      2 Bit        Muxes := 3     
	   7 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  15 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 436   
	  28 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 11    
	  11 Input      1 Bit        Muxes := 15    
	  33 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 37    
	   5 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 644   
	   6 Input      1 Bit        Muxes := 24    
	   3 Input      1 Bit        Muxes := 24    
	  15 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pc_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module if_id 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module id 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	  11 Input     32 Bit        Muxes := 3     
	   8 Input     32 Bit        Muxes := 1     
	  33 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  33 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 1     
	  28 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	  11 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 5     
	  28 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	  33 Input      3 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 1     
	  33 Input      2 Bit        Muxes := 1     
	  27 Input      2 Bit        Muxes := 1     
	  28 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 9     
	  11 Input      1 Bit        Muxes := 4     
	  33 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
Module regfile 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
Module id_ex 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module ex 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   3 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 27    
	   4 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 2     
	  33 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
Module ex_mem 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module mem 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 12    
	  15 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	  15 Input      1 Bit        Muxes := 5     
Module mem_wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module hilo_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module div 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 5     
	   4 Input     65 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module LLbit_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cp0_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   6 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     24 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
Module wishbone_bus_if__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 8     
Module wishbone_bus_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 8     
Module uart_wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
Module uart_tfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module uart_transmitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
	                7 Bit    Wide XORs := 1     
	                6 Bit    Wide XORs := 1     
	                5 Bit    Wide XORs := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 10    
Module uart_sync_flops 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module uart_rfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 16    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 52    
	   4 Input      1 Bit        Muxes := 19    
Module uart_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	                9 Bit    Wide XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	  11 Input     11 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	  11 Input      4 Bit        Muxes := 3     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 11    
Module uart_regs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 35    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module uart_debug_if 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module gpio_top 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 10    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module flash_rom 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	  15 Input     16 Bit        Muxes := 1     
	  16 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 8     
	   3 Input      5 Bit        Muxes := 1     
	  15 Input      5 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	  15 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	  15 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 1     
Module Ram2Ddr 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module DDR2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               27 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 8     
Module wb_conmax_master_if__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module wb_conmax_master_if__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module wb_conmax_master_if__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module wb_conmax_master_if__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module wb_conmax_master_if__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module wb_conmax_master_if__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module wb_conmax_master_if__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module wb_conmax_master_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module wb_conmax_arb__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_pri_dec__15 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__14 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__13 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__12 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__11 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__10 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__9 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__8 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_msel__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_pri_dec__23 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__22 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__21 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__20 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__19 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__18 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__17 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__16 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_msel__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__19 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_pri_dec__31 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__30 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__29 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__28 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__27 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__26 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__25 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__24 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__18 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__17 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__16 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_msel__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__24 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_pri_dec__39 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__38 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__37 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__36 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__35 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__34 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__33 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__32 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__23 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__22 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__21 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__20 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_msel__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__29 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_pri_dec__47 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__46 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__45 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__44 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__43 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__42 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__41 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__40 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__28 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__27 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__26 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__25 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_msel__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__34 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_pri_dec__55 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__54 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__53 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__52 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__51 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__50 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__49 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__48 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__33 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__32 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__31 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__30 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_msel__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__39 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_pri_dec__63 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__62 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__61 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__60 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__59 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__58 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__57 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__56 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__38 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__37 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__36 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__35 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_msel__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__44 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_pri_dec__71 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__70 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__69 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__68 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__67 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__66 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__65 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__64 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__43 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__42 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__41 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__40 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_msel__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__49 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_pri_dec__79 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__78 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__77 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__76 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__75 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__74 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__73 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__72 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__48 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__47 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__46 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__45 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_msel__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__54 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_pri_dec__87 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__86 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__85 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__84 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__83 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__82 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__81 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__80 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__53 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__52 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__51 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__50 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_msel__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__59 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_pri_dec__95 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__94 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__93 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__92 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__91 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__90 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__89 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__88 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__58 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__57 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__56 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__55 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_msel__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__64 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_pri_dec__103 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__102 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__101 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__100 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__99 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__98 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__97 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__96 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__63 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__62 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__61 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__60 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_msel__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__69 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_pri_dec__111 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__110 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__109 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__108 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__107 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__106 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__105 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__104 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__68 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__67 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__66 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__65 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_msel__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__74 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_pri_dec__119 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__118 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__117 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__116 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__115 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__114 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__113 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__112 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__73 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__72 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__71 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__70 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_msel__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__79 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_pri_dec__127 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__126 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__125 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__124 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__123 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__122 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__121 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__120 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__78 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__77 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__76 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__75 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_msel__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_pri_dec__1 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__2 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__3 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__4 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__5 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__6 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__7 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_msel 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_rf 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 17    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "aluop_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aluop_o" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP hilo_temp, operation Mode is: A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: Generating DSP hilo_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: Generating DSP hilo_temp, operation Mode is: A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: Generating DSP hilo_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
INFO: [Synth 8-5544] ROM "regs/receiver/toc_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs/receiver/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[2]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[2]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[1]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[1]' (FDSE) to 'openmips0/cp0_reg0/prid_o_reg[8]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/cause_o_reg[1]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[0]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[0]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/cause_o_reg[0]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[3]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[3]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[4]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[4]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[4]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[4]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[5]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[5]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[5]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[5]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[6]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[6]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[6]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[6]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (openmips0/cp0_reg0/\cause_o_reg[6] )
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[7]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[7]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[7]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[9]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/cause_o_reg[7]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[9]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[8]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[9]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[8]' (FDSE) to 'openmips0/cp0_reg0/prid_o_reg[18]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[9]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[9]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[9]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[10]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[10]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[10]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[10]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[11]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[11]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[11]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[11]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[12]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[12]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[12]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[12]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[13]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[13]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[13]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[13]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[14]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[14]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[15]' (FDSE) to 'openmips0/cp0_reg0/prid_o_reg[18]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[15]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[16]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[16]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[16]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[16]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[17]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/cause_o_reg[16]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[17]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[17]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[17]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[17]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[20]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/cause_o_reg[17]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[20]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[18]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[20]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[18]' (FDSE) to 'openmips0/cp0_reg0/prid_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/cause_o_reg[18]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[20]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[19]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[20]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[19]' (FDSE) to 'openmips0/cp0_reg0/prid_o_reg[22]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/cause_o_reg[19]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[20]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[20]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[20]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[20]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[21]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/cause_o_reg[20]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[21]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[21]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[21]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[21]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/cause_o_reg[21]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[22]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[23]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (openmips0/cp0_reg0/\prid_o_reg[22] )
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[23]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[23]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[24]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[24]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[24]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[24]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[25]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/cause_o_reg[24]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[25]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[25]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[25]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[25]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[26]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/cause_o_reg[25]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[26]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[26]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[26]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[26]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[27]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/cause_o_reg[26]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[27]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[27]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[27]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[27]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[28]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/cause_o_reg[27]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[28]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[28]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[28]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[28]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[29]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/cause_o_reg[28]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[29]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[29]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[29]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[29]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[30]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/cause_o_reg[29]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[30]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[30]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[30]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/prid_o_reg[30]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/cause_o_reg[30]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'openmips0/cp0_reg0/config_o_reg[31]' (FDRE) to 'openmips0/cp0_reg0/prid_o_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (openmips0/cp0_reg0/\prid_o_reg[31] )
INFO: [Synth 8-3886] merging instance 'openmips0/iwishbone_bus_if/wishbone_sel_o_reg[0]' (FDRE) to 'openmips0/iwishbone_bus_if/wishbone_sel_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'openmips0/iwishbone_bus_if/wishbone_sel_o_reg[1]' (FDRE) to 'openmips0/iwishbone_bus_if/wishbone_sel_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'openmips0/iwishbone_bus_if/wishbone_sel_o_reg[2]' (FDRE) to 'openmips0/iwishbone_bus_if/wishbone_sel_o_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (openmips0/iwishbone_bus_if/wishbone_we_o_reg)
INFO: [Synth 8-3886] merging instance 'openmips0/iwishbone_bus_if/wishbone_data_o_reg[0]' (FDRE) to 'openmips0/iwishbone_bus_if/wishbone_data_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'openmips0/iwishbone_bus_if/wishbone_data_o_reg[1]' (FDRE) to 'openmips0/iwishbone_bus_if/wishbone_data_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'openmips0/iwishbone_bus_if/wishbone_data_o_reg[2]' (FDRE) to 'openmips0/iwishbone_bus_if/wishbone_data_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'openmips0/iwishbone_bus_if/wishbone_data_o_reg[3]' (FDRE) to 'openmips0/iwishbone_bus_if/wishbone_data_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'openmips0/iwishbone_bus_if/wishbone_data_o_reg[4]' (FDRE) to 'openmips0/iwishbone_bus_if/wishbone_data_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'openmips0/iwishbone_bus_if/wishbone_data_o_reg[5]' (FDRE) to 'openmips0/iwishbone_bus_if/wishbone_data_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'openmips0/iwishbone_bus_if/wishbone_data_o_reg[6]' (FDRE) to 'openmips0/iwishbone_bus_if/wishbone_data_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'openmips0/iwishbone_bus_if/wishbone_data_o_reg[7]' (FDRE) to 'openmips0/iwishbone_bus_if/wishbone_data_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'openmips0/iwishbone_bus_if/wishbone_data_o_reg[8]' (FDRE) to 'openmips0/iwishbone_bus_if/wishbone_data_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'openmips0/iwishbone_bus_if/wishbone_data_o_reg[9]' (FDRE) to 'openmips0/iwishbone_bus_if/wishbone_data_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'openmips0/iwishbone_bus_if/wishbone_data_o_reg[10]' (FDRE) to 'openmips0/iwishbone_bus_if/wishbone_data_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'openmips0/iwishbone_bus_if/wishbone_data_o_reg[11]' (FDRE) to 'openmips0/iwishbone_bus_if/wishbone_data_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'openmips0/iwishbone_bus_if/wishbone_data_o_reg[12]' (FDRE) to 'openmips0/iwishbone_bus_if/wishbone_data_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'openmips0/iwishbone_bus_if/wishbone_data_o_reg[13]' (FDRE) to 'openmips0/iwishbone_bus_if/wishbone_data_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'openmips0/iwishbone_bus_if/wishbone_data_o_reg[14]' (FDRE) to 'openmips0/iwishbone_bus_if/wishbone_data_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'openmips0/iwishbone_bus_if/wishbone_data_o_reg[15]' (FDRE) to 'openmips0/iwishbone_bus_if/wishbone_data_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'openmips0/iwishbone_bus_if/wishbone_data_o_reg[16]' (FDRE) to 'openmips0/iwishbone_bus_if/wishbone_data_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'openmips0/iwishbone_bus_if/wishbone_data_o_reg[17]' (FDRE) to 'openmips0/iwishbone_bus_if/wishbone_data_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'openmips0/iwishbone_bus_if/wishbone_data_o_reg[18]' (FDRE) to 'openmips0/iwishbone_bus_if/wishbone_data_o_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (openmips0/iwishbone_bus_if/\wishbone_data_o_reg[31] )
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[31]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[30]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[29]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[28]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[27]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[26]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[25]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[24]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[23]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[22]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[21]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[20]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[19]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[18]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[17]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[16]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[7]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[6]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[5]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[4]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[3]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[2]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[1]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[0]) is unused and will be removed from module mem.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\flash_rom/wrh_rdl_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\DDR2/mem_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\gpio_top0/sync_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\DDR2/next_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\DDR2/Ram/mem_addr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/m7/s15_cyc_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/m6/s15_cyc_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/m5/s15_cyc_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/m4/s15_cyc_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/m3/s15_cyc_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/m2/s15_cyc_o_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\flash_rom/wp_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\DDR2/Ram/ram_a_int_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/s1/m2_cyc_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\gpio_top0/sync_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/s3/m2_cyc_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/s2/m2_cyc_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/s15/m2_cyc_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\gpio_top0/sync_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\DDR2/Ram/mem_wdf_mask_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (openmips0/cp0_reg0/\cause_o_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (openmips0/mem0/\cp0_cause_reg[13] )
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[13]) is unused and will be removed from module mem.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:59 ; elapsed = 00:02:02 . Memory (MB): peak = 1142.336 ; gain = 598.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------+--------------------------------------------------+-----------+----------------------+---------------+
|Module Name        | RTL Object                                       | Inference | Size (Depth x Width) | Primitives    | 
+-------------------+--------------------------------------------------+-----------+----------------------+---------------+
|openmips0/regfile1 | regs_reg                                         | Implied   | 32 x 32              | RAM32M x 12   | 
|openmips_min_sopc  | uart_top0/regs/receiver/fifo_rx/rfifo/ram_reg    | Implied   | 16 x 8               | RAM32M x 2    | 
|openmips_min_sopc  | uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg | Implied   | 16 x 8               | RAM32M x 2    | 
+-------------------+--------------------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ex          | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |openmips_min_sopc__GB0 |           1|      5598|
|2     |openmips               |           1|     12835|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'DDR2/Ram/Inst_DDR/ui_clk' to pin 'DDR2/Ram/Inst_DDR/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'DDR2/clk_1/clk_out1' to pin 'DDR2/clk_1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'DDR2/clk_1/clk_out2' to pin 'DDR2/clk_1/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:14 ; elapsed = 00:02:16 . Memory (MB): peak = 1142.336 ; gain = 598.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:28 ; elapsed = 00:02:31 . Memory (MB): peak = 1194.039 ; gain = 650.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+-------------------+--------------------------------------------------+-----------+----------------------+---------------+
|Module Name        | RTL Object                                       | Inference | Size (Depth x Width) | Primitives    | 
+-------------------+--------------------------------------------------+-----------+----------------------+---------------+
|openmips0/regfile1 | regs_reg                                         | Implied   | 32 x 32              | RAM32M x 12   | 
|openmips_min_sopc  | uart_top0/regs/receiver/fifo_rx/rfifo/ram_reg    | Implied   | 16 x 8               | RAM32M x 2    | 
|openmips_min_sopc  | uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg | Implied   | 16 x 8               | RAM32M x 2    | 
+-------------------+--------------------------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |openmips_min_sopc__GB0 |           1|      5598|
|2     |openmips               |           1|     12835|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5966] Removing register instance (\flash_rom/read_count_reg[10] ) from module (openmips_min_sopc) as it has self-loop and (\flash_rom/read_count_reg[10]__0 ) is actual driver [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/flash_rom.v:75]
INFO: [Synth 8-5966] Removing register instance (\flash_rom/read_count_reg[9] ) from module (openmips_min_sopc) as it has self-loop and (\flash_rom/read_count_reg[9]__0 ) is actual driver [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/flash_rom.v:75]
INFO: [Synth 8-5966] Removing register instance (\flash_rom/read_count_reg[8] ) from module (openmips_min_sopc) as it has self-loop and (\flash_rom/read_count_reg[8]__0 ) is actual driver [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/flash_rom.v:75]
INFO: [Synth 8-5966] Removing register instance (\flash_rom/read_count_reg[7] ) from module (openmips_min_sopc) as it has self-loop and (\flash_rom/read_count_reg[7]__0 ) is actual driver [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/flash_rom.v:75]
INFO: [Synth 8-5966] Removing register instance (\flash_rom/read_count_reg[6] ) from module (openmips_min_sopc) as it has self-loop and (\flash_rom/read_count_reg[6]__0 ) is actual driver [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/flash_rom.v:75]
INFO: [Synth 8-5966] Removing register instance (\flash_rom/read_count_reg[5] ) from module (openmips_min_sopc) as it has self-loop and (\flash_rom/read_count_reg[5]__0 ) is actual driver [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/flash_rom.v:75]
INFO: [Synth 8-5966] Removing register instance (\flash_rom/read_count_reg[4] ) from module (openmips_min_sopc) as it has self-loop and (\flash_rom/read_count_reg[4]__0 ) is actual driver [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/flash_rom.v:75]
INFO: [Synth 8-5966] Removing register instance (\flash_rom/read_count_reg[3] ) from module (openmips_min_sopc) as it has self-loop and (\flash_rom/read_count_reg[3]__0 ) is actual driver [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/flash_rom.v:75]
INFO: [Synth 8-5966] Removing register instance (\flash_rom/read_count_reg[2] ) from module (openmips_min_sopc) as it has self-loop and (\flash_rom/read_count_reg[2]__0 ) is actual driver [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/flash_rom.v:75]
INFO: [Synth 8-5966] Removing register instance (\flash_rom/read_count_reg[1] ) from module (openmips_min_sopc) as it has self-loop and (\flash_rom/read_count_reg[1]__0 ) is actual driver [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/flash_rom.v:75]
INFO: [Synth 8-5966] Removing register instance (\flash_rom/read_count_reg[0] ) from module (openmips_min_sopc) as it has self-loop and (\flash_rom/read_count_reg[0]__0 ) is actual driver [D:/Ray/Vivado/OpenMIPS/OpenMIPS.srcs/sources_1/new/flash_rom.v:75]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:34 ; elapsed = 00:02:37 . Memory (MB): peak = 1194.039 ; gain = 650.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin DDR2/p_r_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin DDR2/r_r_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:37 ; elapsed = 00:02:40 . Memory (MB): peak = 1194.039 ; gain = 650.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:37 ; elapsed = 00:02:40 . Memory (MB): peak = 1194.039 ; gain = 650.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:38 ; elapsed = 00:02:41 . Memory (MB): peak = 1194.039 ; gain = 650.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:38 ; elapsed = 00:02:41 . Memory (MB): peak = 1194.039 ; gain = 650.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:39 ; elapsed = 00:02:41 . Memory (MB): peak = 1194.039 ; gain = 650.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:39 ; elapsed = 00:02:42 . Memory (MB): peak = 1194.039 ; gain = 650.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |mig_7series_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |clk_wiz_0     |     1|
|2     |mig_7series_0 |     1|
|3     |BUFG          |     9|
|4     |CARRY4        |   222|
|5     |DSP48E1       |     4|
|6     |LUT1          |   217|
|7     |LUT2          |   713|
|8     |LUT3          |   498|
|9     |LUT4          |   715|
|10    |LUT5          |   724|
|11    |LUT6          |  2076|
|12    |MUXF7         |    40|
|13    |MUXF8         |    16|
|14    |RAM32M        |    16|
|15    |STARTUPE2     |     1|
|16    |FDCE          |  1002|
|17    |FDPE          |    34|
|18    |FDRE          |  1642|
|19    |FDSE          |    12|
|20    |LD            |    69|
|21    |LDC           |   295|
|22    |IBUF          |    20|
|23    |OBUF          |    37|
+------+--------------+------+

Report Instance Areas: 
+------+------------------------+----------------------+------+
|      |Instance                |Module                |Cells |
+------+------------------------+----------------------+------+
|1     |top                     |                      |  8529|
|2     |  gpio_top0             |gpio_top              |   327|
|3     |  DDR2                  |DDR2                  |   520|
|4     |    Ram                 |Ram2Ddr               |   375|
|5     |  flash_rom             |flash_rom             |   348|
|6     |  openmips0             |openmips              |  5836|
|7     |    ctrl0               |ctrl                  |    32|
|8     |    LLbit_reg0          |LLbit_reg             |     1|
|9     |    cp0_reg0            |cp0_reg               |   229|
|10    |    div0                |div                   |   444|
|11    |    dwishbone_bus_if    |wishbone_bus_if       |   527|
|12    |    ex0                 |ex                    |   406|
|13    |    ex_mem0             |ex_mem                |  1038|
|14    |    hilo_reg0           |hilo_reg              |    64|
|15    |    id0                 |id                    |   112|
|16    |    id_ex0              |id_ex                 |  1566|
|17    |    if_id0              |if_id                 |   621|
|18    |    iwishbone_bus_if    |wishbone_bus_if_29    |   396|
|19    |    mem0                |mem                   |    71|
|20    |    mem_wb0             |mem_wb                |   228|
|21    |    pc_reg0             |pc_reg                |    87|
|22    |    regfile1            |regfile               |    12|
|23    |  uart_top0             |uart_top              |   886|
|24    |    regs                |uart_regs             |   686|
|25    |      i_uart_sync_flops |uart_sync_flops       |     3|
|26    |      receiver          |uart_receiver         |   402|
|27    |        fifo_rx         |uart_rfifo            |   259|
|28    |          rfifo         |raminfr_28            |    18|
|29    |      transmitter       |uart_transmitter      |   102|
|30    |        fifo_tx         |uart_tfifo            |    51|
|31    |          tfifo         |raminfr               |    12|
|32    |    wb_interface        |uart_wb               |   200|
|33    |  wb_conmax_top0        |wb_conmax_top         |   546|
|34    |    m0                  |wb_conmax_master_if   |     5|
|35    |    m1                  |wb_conmax_master_if_0 |     5|
|36    |    rf                  |wb_conmax_rf          |   462|
|37    |    s0                  |wb_conmax_slave_if    |    13|
|38    |      msel              |wb_conmax_msel_23     |    10|
|39    |        arb0            |wb_conmax_arb_24      |     1|
|40    |        arb1            |wb_conmax_arb_25      |     1|
|41    |        arb2            |wb_conmax_arb_26      |     4|
|42    |        arb3            |wb_conmax_arb_27      |     1|
|43    |    s1                  |wb_conmax_slave_if_1  |    17|
|44    |      msel              |wb_conmax_msel_18     |    14|
|45    |        arb0            |wb_conmax_arb_19      |     1|
|46    |        arb1            |wb_conmax_arb_20      |     1|
|47    |        arb2            |wb_conmax_arb_21      |     8|
|48    |        arb3            |wb_conmax_arb_22      |     1|
|49    |    s15                 |wb_conmax_slave_if_2  |    15|
|50    |      msel              |wb_conmax_msel_13     |    12|
|51    |        arb0            |wb_conmax_arb_14      |     1|
|52    |        arb1            |wb_conmax_arb_15      |     1|
|53    |        arb2            |wb_conmax_arb_16      |     6|
|54    |        arb3            |wb_conmax_arb_17      |     1|
|55    |    s2                  |wb_conmax_slave_if_3  |    14|
|56    |      msel              |wb_conmax_msel_8      |    11|
|57    |        arb0            |wb_conmax_arb_9       |     1|
|58    |        arb1            |wb_conmax_arb_10      |     1|
|59    |        arb2            |wb_conmax_arb_11      |     5|
|60    |        arb3            |wb_conmax_arb_12      |     1|
|61    |    s3                  |wb_conmax_slave_if_4  |    15|
|62    |      msel              |wb_conmax_msel        |    12|
|63    |        arb0            |wb_conmax_arb         |     1|
|64    |        arb1            |wb_conmax_arb_5       |     1|
|65    |        arb2            |wb_conmax_arb_6       |     6|
|66    |        arb3            |wb_conmax_arb_7       |     1|
+------+------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:39 ; elapsed = 00:02:42 . Memory (MB): peak = 1194.039 ; gain = 650.629
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:24 ; elapsed = 00:02:35 . Memory (MB): peak = 1194.039 ; gain = 479.984
Synthesis Optimization Complete : Time (s): cpu = 00:02:39 ; elapsed = 00:02:42 . Memory (MB): peak = 1194.039 ; gain = 650.629
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 663 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1194.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 380 instances were transformed.
  LD => LDCE: 69 instances
  LDC => LDCE: 295 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
355 Infos, 158 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:47 ; elapsed = 00:02:51 . Memory (MB): peak = 1194.039 ; gain = 902.762
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1194.039 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Ray/Vivado/OpenMIPS/OpenMIPS.runs/synth_1/openmips_min_sopc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file openmips_min_sopc_utilization_synth.rpt -pb openmips_min_sopc_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 29 03:57:19 2022...
