// Peripheral: FMC_Bank5_6_Periph  Flexible Memory Controller Bank5_6.
// Instances:
//  FMC_Bank5_6  mmap.FMC_Bank5_6_R_BASE
// Registers:
//  0x00 32  SDCR[2] SDRAM Control registers .
//  0x08 32  SDTR[2] SDRAM Timing registers .
//  0x10 32  SDCMR   SDRAM Command Mode register.
//  0x14 32  SDRTR   SDRAM Refresh Timer register.
//  0x18 32  SDSR    SDRAM Status register.
// Import:
//  stm32/o/f746xx/mmap
package fmc

// DO NOT EDIT THIS FILE. GENERATED BY stm32xgen.
