LIBRARY IEEE;
USE STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;

ENTITY LAB7PART6 IS
	PORT (SW: IN STD_LOGIC_VECTOR(9 DOWNTO 0);
			LEDR: OUT STD_LOGIC_VECTOR(9 DOWNTO 0);
			HEX0: OUT STD_LOGIC_VECTOR(0 TO 6);
			HEX1: OUT STD_LOGIC_VECTOR(0 TO 6));

END LAB7PART6;

ARCHITECTURE BEHAVIOR OF LAB7PART6 IS

	COMPONENT DECODER
	PORT 



BEGIN
END BEHAVIOR;