var DataHeading = 'Code'; var dataJson = {"arch":{"ispc":true,"isunix":false,"ismac":false},"build":"gm_Moving_Average_sim/Moving Average","ref":false,"current":[],"files":[{"name":"nfp_gain_pow2_double.vhd","type":"source","group":"model","path":"hdl_prj\\hdlsrc\\gm_Moving_Average_sim","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: hdl_prj\\hdlsrc\\gm_Moving_Average_sim\\nfp_gain_pow2_double.vhd\n-- Created: 2025-09-08 20:52:44\n-- \n-- Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: nfp_gain_pow2_double\n-- Source Path: gm_Moving_Average_sim/Moving Average/Gain1/nfp_gain_pow2_double\n-- Hierarchy Level: 2\n-- Model version: 1.2\n-- \n-- {Latency Strategy = \"Max\", Denormal Handling = \"off\"}\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY nfp_gain_pow2_double IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        nfp_in1                           :   IN    std_logic_vector(63 DOWNTO 0);  -- ufix64\n        nfp_in2                           :   IN    std_logic;  -- ufix1\n        nfp_in3                           :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12\n        nfp_out                           :   OUT   std_logic_vector(63 DOWNTO 0)  -- ufix64\n        );\nEND nfp_gain_pow2_double;\n\n\nARCHITECTURE rtl OF nfp_gain_pow2_double IS\n\n  -- Signals\n  SIGNAL nfp_in1_unsigned                 : unsigned(63 DOWNTO 0);  -- ufix64\n  SIGNAL aSign                            : std_logic;  -- ufix1\n  SIGNAL aExponent                        : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL aMantissa                        : unsigned(51 DOWNTO 0);  -- ufix52\n  SIGNAL Delay2_PS_1_out1                 : std_logic;  -- ufix1\n  SIGNAL Delay5_PS_1_out1                 : std_logic;  -- ufix1\n  SIGNAL Logical_Operator1_out1           : std_logic;  -- ufix1\n  SIGNAL Delay3_PS_5_out1                 : std_logic;  -- ufix1\n  SIGNAL Delay1_PS_1_out1                 : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL Bit_Reduce_out1                  : std_logic;  -- ufix1\n  SIGNAL Bit_Reduce1_out1                 : std_logic;  -- ufix1\n  SIGNAL Logical_Operator6_out1           : std_logic;  -- ufix1\n  SIGNAL Constant_out1                    : unsigned(1 DOWNTO 0);  -- ufix2\n  SIGNAL nfp_in3_signed                   : signed(11 DOWNTO 0);  -- sfix12\n  SIGNAL Delay4_PS_1_out1                 : signed(11 DOWNTO 0);  -- sfix12\n  SIGNAL Bit_Slice_out1                   : std_logic;  -- ufix1\n  SIGNAL Bit_Concat_out1                  : unsigned(12 DOWNTO 0);  -- ufix13\n  SIGNAL Data_Type_Conversion_out1        : signed(12 DOWNTO 0);  -- sfix13\n  SIGNAL Bit_Concat1_out1                 : unsigned(12 DOWNTO 0);  -- ufix13\n  SIGNAL Data_Type_Conversion1_out1       : signed(12 DOWNTO 0);  -- sfix13\n  SIGNAL Add_out1                         : signed(12 DOWNTO 0);  -- sfix13\n  SIGNAL Bit_Slice3_out1                  : std_logic;  -- ufix1\n  SIGNAL Bit_Slice2_out1                  : std_logic;  -- ufix1\n  SIGNAL Logical_Operator_out1            : std_logic;  -- ufix1\n  SIGNAL Bit_Slice1_out1                  : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL Logical_Operator4_out1           : std_logic;  -- ufix1\n  SIGNAL Logical_Operator7_out1           : std_logic;  -- ufix1\n  SIGNAL Logical_Operator5_out1           : std_logic;  -- ufix1\n  SIGNAL Bit_Concat4_out1                 : unsigned(1 DOWNTO 0);  -- ufix2\n  SIGNAL Bit_Concat5_out1                 : unsigned(3 DOWNTO 0);  -- ufix4\n  SIGNAL Bit_Concat6_out1                 : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL Bit_Concat1_out1_1               : unsigned(9 DOWNTO 0);  -- ufix10\n  SIGNAL Bit_Concat2_out1                 : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL Switch1_out1                     : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL Delay6_PS_5_out1                 : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL Bit_Reduce2_out1                 : std_logic;  -- ufix1\n  SIGNAL Bit_Reduce3_out1                 : std_logic;  -- ufix1\n  SIGNAL Logical_Operator8_out1           : std_logic;  -- ufix1\n  SIGNAL Logical_Operator2_out1           : std_logic;  -- ufix1\n  SIGNAL Logical_Operator3_out1           : std_logic;  -- ufix1\n  SIGNAL Constant1_out1                   : unsigned(51 DOWNTO 0);  -- ufix52\n  SIGNAL Delay_PS_1_out1                  : unsigned(51 DOWNTO 0);  -- ufix52\n  SIGNAL Switch_out1                      : unsigned(51 DOWNTO 0);  -- ufix52\n  SIGNAL Delay7_PS_5_out1                 : unsigned(51 DOWNTO 0);  -- ufix52\n  SIGNAL nfp_out_pack                     : unsigned(63 DOWNTO 0);  -- ufix64\n\nBEGIN\n  nfp_in1_unsigned <= unsigned(nfp_in1);\n\n  -- Split 64 bit word into FP sign, exponent, mantissa\n  aSign <= nfp_in1_unsigned(63);\n  aExponent <= nfp_in1_unsigned(62 DOWNTO 52);\n  aMantissa <= nfp_in1_unsigned(51 DOWNTO 0);\n\n  Delay2_PS_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay2_PS_1_out1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay2_PS_1_out1 <= aSign;\n      END IF;\n    END IF;\n  END PROCESS Delay2_PS_1_process;\n\n\n  Delay5_PS_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay5_PS_1_out1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay5_PS_1_out1 <= nfp_in2;\n      END IF;\n    END IF;\n  END PROCESS Delay5_PS_1_process;\n\n\n  Logical_Operator1_out1 <= Delay2_PS_1_out1 XOR Delay5_PS_1_out1;\n\n  Delay3_PS_5_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay3_PS_5_out1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay3_PS_5_out1 <= Logical_Operator1_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay3_PS_5_process;\n\n\n  Delay1_PS_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay1_PS_1_out1 <= to_unsigned(16#000#, 11);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay1_PS_1_out1 <= aExponent;\n      END IF;\n    END IF;\n  END PROCESS Delay1_PS_1_process;\n\n\n  Bit_Reduce_out1 <= (Delay1_PS_1_out1(10) AND Delay1_PS_1_out1(9) AND Delay1_PS_1_out1(8) AND Delay1_PS_1_out1(7) AND Delay1_PS_1_out1(6) AND Delay1_PS_1_out1(5) AND Delay1_PS_1_out1(4) AND Delay1_PS_1_out1(3) AND Delay1_PS_1_out1(2) AND Delay1_PS_1_out1(1) AND Delay1_PS_1_out1(0));\n\n  Bit_Reduce1_out1 <= (Delay1_PS_1_out1(10) OR Delay1_PS_1_out1(9) OR Delay1_PS_1_out1(8) OR Delay1_PS_1_out1(7) OR Delay1_PS_1_out1(6) OR Delay1_PS_1_out1(5) OR Delay1_PS_1_out1(4) OR Delay1_PS_1_out1(3) OR Delay1_PS_1_out1(2) OR Delay1_PS_1_out1(1) OR Delay1_PS_1_out1(0));\n\n  Logical_Operator6_out1 <=  NOT Bit_Reduce1_out1;\n\n  Constant_out1 <= to_unsigned(16#0#, 2);\n\n  nfp_in3_signed <= signed(nfp_in3);\n\n  Delay4_PS_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay4_PS_1_out1 <= to_signed(16#000#, 12);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay4_PS_1_out1 <= nfp_in3_signed;\n      END IF;\n    END IF;\n  END PROCESS Delay4_PS_1_process;\n\n\n  Bit_Slice_out1 <= Delay4_PS_1_out1(11);\n\n  Bit_Concat_out1 <= Constant_out1 & Delay1_PS_1_out1;\n\n  Data_Type_Conversion_out1 <= signed(Bit_Concat_out1);\n\n  Bit_Concat1_out1 <= Bit_Slice_out1 & unsigned(Delay4_PS_1_out1);\n\n  Data_Type_Conversion1_out1 <= signed(Bit_Concat1_out1);\n\n  Add_out1 <= Data_Type_Conversion_out1 + Data_Type_Conversion1_out1;\n\n  Bit_Slice3_out1 <= Add_out1(12);\n\n  Bit_Slice2_out1 <= Add_out1(11);\n\n  Logical_Operator_out1 <= Bit_Slice2_out1 OR (Bit_Slice3_out1 OR (Bit_Reduce_out1 OR Logical_Operator6_out1));\n\n  Bit_Slice1_out1 <= unsigned(Add_out1(10 DOWNTO 0));\n\n  Logical_Operator4_out1 <=  NOT Bit_Slice3_out1;\n\n  Logical_Operator7_out1 <= Bit_Reduce1_out1 AND Logical_Operator4_out1;\n\n  Logical_Operator5_out1 <= Bit_Reduce_out1 OR Logical_Operator7_out1;\n\n  Bit_Concat4_out1 <= unsigned'(Logical_Operator5_out1 & Logical_Operator5_out1);\n\n  Bit_Concat5_out1 <= Bit_Concat4_out1 & Bit_Concat4_out1;\n\n  Bit_Concat6_out1 <= Bit_Concat5_out1 & Bit_Concat5_out1;\n\n  Bit_Concat1_out1_1 <= Bit_Concat6_out1 & Bit_Concat4_out1;\n\n  Bit_Concat2_out1 <= Bit_Concat1_out1_1 & Logical_Operator5_out1;\n\n  \n  Switch1_out1 <= Bit_Slice1_out1 WHEN Logical_Operator_out1 = '0' ELSE\n      Bit_Concat2_out1;\n\n  Delay6_PS_5_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay6_PS_5_out1 <= to_unsigned(16#000#, 11);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay6_PS_5_out1 <= Switch1_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay6_PS_5_process;\n\n\n  Bit_Reduce2_out1 <= (Bit_Slice1_out1(10) AND Bit_Slice1_out1(9) AND Bit_Slice1_out1(8) AND Bit_Slice1_out1(7) AND Bit_Slice1_out1(6) AND Bit_Slice1_out1(5) AND Bit_Slice1_out1(4) AND Bit_Slice1_out1(3) AND Bit_Slice1_out1(2) AND Bit_Slice1_out1(1) AND Bit_Slice1_out1(0));\n\n  Bit_Reduce3_out1 <= (Bit_Slice1_out1(10) OR Bit_Slice1_out1(9) OR Bit_Slice1_out1(8) OR Bit_Slice1_out1(7) OR Bit_Slice1_out1(6) OR Bit_Slice1_out1(5) OR Bit_Slice1_out1(4) OR Bit_Slice1_out1(3) OR Bit_Slice1_out1(2) OR Bit_Slice1_out1(1) OR Bit_Slice1_out1(0));\n\n  Logical_Operator8_out1 <=  NOT Bit_Reduce3_out1;\n\n  Logical_Operator2_out1 <=  NOT (Logical_Operator8_out1 OR (Logical_Operator6_out1 OR (Bit_Reduce2_out1 OR (Bit_Slice3_out1 OR Bit_Slice2_out1))));\n\n  Logical_Operator3_out1 <= Bit_Reduce_out1 OR Logical_Operator2_out1;\n\n  Constant1_out1 <= to_unsigned(0, 52);\n\n  Delay_PS_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay_PS_1_out1 <= to_unsigned(0, 52);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay_PS_1_out1 <= aMantissa;\n      END IF;\n    END IF;\n  END PROCESS Delay_PS_1_process;\n\n\n  \n  Switch_out1 <= Constant1_out1 WHEN Logical_Operator3_out1 = '0' ELSE\n      Delay_PS_1_out1;\n\n  Delay7_PS_5_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay7_PS_5_out1 <= to_unsigned(0, 52);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay7_PS_5_out1 <= Switch_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay7_PS_5_process;\n\n\n  -- Combine FP sign, exponent, mantissa into 64 bit word\n  nfp_out_pack <= Delay3_PS_5_out1 & Delay6_PS_5_out1 & Delay7_PS_5_out1;\n\n  nfp_out <= std_logic_vector(nfp_out_pack);\n\nEND rtl;\n\n"},{"name":"Gain1.vhd","type":"source","group":"model","path":"hdl_prj\\hdlsrc\\gm_Moving_Average_sim","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: hdl_prj\\hdlsrc\\gm_Moving_Average_sim\\Gain1.vhd\n-- Created: 2025-09-08 20:52:44\n-- \n-- Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: Gain1\n-- Source Path: gm_Moving_Average_sim/Moving Average/Gain1\n-- Hierarchy Level: 1\n-- Model version: 1.2\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY Gain1 IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        In1                               :   IN    std_logic_vector(63 DOWNTO 0);  -- double\n        Out1                              :   OUT   std_logic_vector(63 DOWNTO 0)  -- double\n        );\nEND Gain1;\n\n\nARCHITECTURE rtl OF Gain1 IS\n\n  -- Component Declarations\n  COMPONENT nfp_gain_pow2_double\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          nfp_in1                         :   IN    std_logic_vector(63 DOWNTO 0);  -- double\n          nfp_in2                         :   IN    std_logic;  -- ufix1\n          nfp_in3                         :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12\n          nfp_out                         :   OUT   std_logic_vector(63 DOWNTO 0)  -- double\n          );\n  END COMPONENT;\n\n  -- Component Configuration Statements\n  FOR ALL : nfp_gain_pow2_double\n    USE ENTITY work.nfp_gain_pow2_double(rtl);\n\n  -- Signals\n  SIGNAL pw2_sign_const                   : std_logic;  -- ufix1\n  SIGNAL pw2_shift_const                  : signed(11 DOWNTO 0);  -- sfix12\n  SIGNAL Gain1_out1                       : std_logic_vector(63 DOWNTO 0);  -- ufix64\n\nBEGIN\n  u_nfp_gain_pow2_double : nfp_gain_pow2_double\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              nfp_in1 => In1,  -- double\n              nfp_in2 => pw2_sign_const,  -- ufix1\n              nfp_in3 => std_logic_vector(pw2_shift_const),  -- sfix12\n              nfp_out => Gain1_out1  -- double\n              );\n\n  pw2_sign_const <= '0';\n\n  pw2_shift_const <= to_signed(16#002#, 12);\n\n  Out1 <= Gain1_out1;\n\nEND rtl;\n\n"},{"name":"Gain2.vhd","type":"source","group":"model","path":"hdl_prj\\hdlsrc\\gm_Moving_Average_sim","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: hdl_prj\\hdlsrc\\gm_Moving_Average_sim\\Gain2.vhd\n-- Created: 2025-09-08 20:52:44\n-- \n-- Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: Gain2\n-- Source Path: gm_Moving_Average_sim/Moving Average/Gain2\n-- Hierarchy Level: 1\n-- Model version: 1.2\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY Gain2 IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        In1                               :   IN    std_logic_vector(63 DOWNTO 0);  -- double\n        Out1                              :   OUT   std_logic_vector(63 DOWNTO 0)  -- double\n        );\nEND Gain2;\n\n\nARCHITECTURE rtl OF Gain2 IS\n\n  -- Component Declarations\n  COMPONENT nfp_gain_pow2_double\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          nfp_in1                         :   IN    std_logic_vector(63 DOWNTO 0);  -- double\n          nfp_in2                         :   IN    std_logic;  -- ufix1\n          nfp_in3                         :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12\n          nfp_out                         :   OUT   std_logic_vector(63 DOWNTO 0)  -- double\n          );\n  END COMPONENT;\n\n  -- Component Configuration Statements\n  FOR ALL : nfp_gain_pow2_double\n    USE ENTITY work.nfp_gain_pow2_double(rtl);\n\n  -- Signals\n  SIGNAL pw2_sign_const                   : std_logic;  -- ufix1\n  SIGNAL pw2_shift_const                  : signed(11 DOWNTO 0);  -- sfix12\n  SIGNAL Gain2_out1                       : std_logic_vector(63 DOWNTO 0);  -- ufix64\n\nBEGIN\n  u_nfp_gain_pow2_double : nfp_gain_pow2_double\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              nfp_in1 => In1,  -- double\n              nfp_in2 => pw2_sign_const,  -- ufix1\n              nfp_in3 => std_logic_vector(pw2_shift_const),  -- sfix12\n              nfp_out => Gain2_out1  -- double\n              );\n\n  pw2_sign_const <= '0';\n\n  pw2_shift_const <= to_signed(16#001#, 12);\n\n  Out1 <= Gain2_out1;\n\nEND rtl;\n\n"},{"name":"nfp_uminus_double.vhd","type":"source","group":"model","path":"hdl_prj\\hdlsrc\\gm_Moving_Average_sim","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: hdl_prj\\hdlsrc\\gm_Moving_Average_sim\\nfp_uminus_double.vhd\n-- Created: 2025-09-08 20:52:44\n-- \n-- Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: nfp_uminus_double\n-- Source Path: gm_Moving_Average_sim/Moving Average/Gain_unaryminus/nfp_uminus_double\n-- Hierarchy Level: 2\n-- Model version: 1.2\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY nfp_uminus_double IS\n  PORT( nfp_in                            :   IN    std_logic_vector(63 DOWNTO 0);  -- ufix64\n        nfp_out                           :   OUT   std_logic_vector(63 DOWNTO 0)  -- ufix64\n        );\nEND nfp_uminus_double;\n\n\nARCHITECTURE rtl OF nfp_uminus_double IS\n\n  -- Signals\n  SIGNAL nfp_in_unsigned                  : unsigned(63 DOWNTO 0);  -- ufix64\n  SIGNAL XS                               : std_logic;  -- ufix1\n  SIGNAL XE                               : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL XM                               : unsigned(51 DOWNTO 0);  -- ufix52\n  SIGNAL Constant1_out1                   : std_logic;  -- ufix1\n  SIGNAL Constant_out1                    : std_logic;  -- ufix1\n  SIGNAL Switch_out1                      : std_logic;  -- ufix1\n  SIGNAL nfp_out_pack                     : unsigned(63 DOWNTO 0);  -- ufix64\n\nBEGIN\n  nfp_in_unsigned <= unsigned(nfp_in);\n\n  -- Split 64 bit word into FP sign, exponent, mantissa\n  XS <= nfp_in_unsigned(63);\n  XE <= nfp_in_unsigned(62 DOWNTO 52);\n  XM <= nfp_in_unsigned(51 DOWNTO 0);\n\n  Constant1_out1 <= '1';\n\n  Constant_out1 <= '0';\n\n  \n  Switch_out1 <= Constant1_out1 WHEN XS = '0' ELSE\n      Constant_out1;\n\n  -- Combine FP sign, exponent, mantissa into 64 bit word\n  nfp_out_pack <= Switch_out1 & XE & XM;\n\n  nfp_out <= std_logic_vector(nfp_out_pack);\n\nEND rtl;\n\n"},{"name":"Gain_unaryminus.vhd","type":"source","group":"model","path":"hdl_prj\\hdlsrc\\gm_Moving_Average_sim","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: hdl_prj\\hdlsrc\\gm_Moving_Average_sim\\Gain_unaryminus.vhd\n-- Created: 2025-09-08 20:52:44\n-- \n-- Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: Gain_unaryminus\n-- Source Path: gm_Moving_Average_sim/Moving Average/Gain_unaryminus\n-- Hierarchy Level: 1\n-- Model version: 1.2\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY Gain_unaryminus IS\n  PORT( In1                               :   IN    std_logic_vector(63 DOWNTO 0);  -- double\n        Out1                              :   OUT   std_logic_vector(63 DOWNTO 0)  -- double\n        );\nEND Gain_unaryminus;\n\n\nARCHITECTURE rtl OF Gain_unaryminus IS\n\n  -- Component Declarations\n  COMPONENT nfp_uminus_double\n    PORT( nfp_in                          :   IN    std_logic_vector(63 DOWNTO 0);  -- double\n          nfp_out                         :   OUT   std_logic_vector(63 DOWNTO 0)  -- double\n          );\n  END COMPONENT;\n\n  -- Component Configuration Statements\n  FOR ALL : nfp_uminus_double\n    USE ENTITY work.nfp_uminus_double(rtl);\n\n  -- Signals\n  SIGNAL Gain_unaryminus_out1             : std_logic_vector(63 DOWNTO 0);  -- ufix64\n\nBEGIN\n  u_nfp_uminus_comp : nfp_uminus_double\n    PORT MAP( nfp_in => In1,  -- double\n              nfp_out => Gain_unaryminus_out1  -- double\n              );\n\n  Out1 <= Gain_unaryminus_out1;\n\nEND rtl;\n\n"},{"name":"Rate_Transition.vhd","type":"source","group":"model","path":"hdl_prj\\hdlsrc\\gm_Moving_Average_sim","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: hdl_prj\\hdlsrc\\gm_Moving_Average_sim\\Rate_Transition.vhd\n-- Created: 2025-09-08 20:52:44\n-- \n-- Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: Rate_Transition\n-- Source Path: gm_Moving_Average_sim/Moving Average/Rate Transition\n-- Hierarchy Level: 1\n-- Model version: 1.2\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY Rate_Transition IS\n  PORT( in_rsvd                           :   IN    std_logic_vector(63 DOWNTO 0);  -- double\n        out_rsvd                          :   OUT   std_logic_vector(63 DOWNTO 0)  -- double\n        );\nEND Rate_Transition;\n\n\nARCHITECTURE rtl OF Rate_Transition IS\n\nBEGIN\n  out_rsvd <= in_rsvd;\n\nEND rtl;\n\n"},{"name":"nfp_add_double.vhd","type":"source","group":"model","path":"hdl_prj\\hdlsrc\\gm_Moving_Average_sim","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: hdl_prj\\hdlsrc\\gm_Moving_Average_sim\\nfp_add_double.vhd\n-- Created: 2025-09-08 20:52:44\n-- \n-- Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: nfp_add_double\n-- Source Path: gm_Moving_Average_sim/Moving Average/Sum/nfp_add_double\n-- Hierarchy Level: 2\n-- Model version: 1.2\n-- \n-- {Latency Strategy = \"Max\"}\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\nUSE work.Moving_Average_pkg.ALL;\n\nENTITY nfp_add_double IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        nfp_in1                           :   IN    std_logic_vector(63 DOWNTO 0);  -- ufix64\n        nfp_in2                           :   IN    std_logic_vector(63 DOWNTO 0);  -- ufix64\n        nfp_out                           :   OUT   std_logic_vector(63 DOWNTO 0)  -- ufix64\n        );\nEND nfp_add_double;\n\n\nARCHITECTURE rtl OF nfp_add_double IS\n\n  -- Signals\n  SIGNAL nfp_in1_unsigned                 : unsigned(63 DOWNTO 0);  -- ufix64\n  SIGNAL aSign                            : std_logic;  -- ufix1\n  SIGNAL aExponent                        : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL aMantissa                        : unsigned(51 DOWNTO 0);  -- ufix52\n  SIGNAL Delay1_PS_1_out1                 : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL nfp_in2_unsigned                 : unsigned(63 DOWNTO 0);  -- ufix64\n  SIGNAL bSign                            : std_logic;  -- ufix1\n  SIGNAL bExponent                        : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL bMantissa                        : unsigned(51 DOWNTO 0);  -- ufix52\n  SIGNAL Delay4_PS_1_out1                 : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL Relational_Operator1_out1        : std_logic;  -- ufix1\n  SIGNAL Delay2_PS_1_out1                 : unsigned(51 DOWNTO 0);  -- ufix52\n  SIGNAL Delay5_PS_1_out1                 : unsigned(51 DOWNTO 0);  -- ufix52\n  SIGNAL Relational_Operator_out1         : std_logic;  -- ufix1\n  SIGNAL bitconcat_aExponent_aMantissa_out1 : std_logic;  -- ufix1\n  SIGNAL Logical_Operator_out1            : std_logic;  -- ufix1\n  SIGNAL Logical_Operator1_out1           : std_logic;  -- ufix1\n  SIGNAL Delay_PS_2_out1                  : std_logic;  -- ufix1\n  SIGNAL Delay2_PS_2_out1                 : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL Delay5_PS_2_out1                 : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL if_bitconcat_aExponent_aMantiss_out1 : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL aExponent_cfType_Exponent_I_out1 : std_logic;  -- ufix1\n  SIGNAL Delay18_PS_7_10_reg              : std_logic_vector(7 DOWNTO 0);  -- ufix1 [8]\n  SIGNAL Delay18_PS_7_10_out1             : std_logic;  -- ufix1\n  SIGNAL Exponent_0_out1                  : std_logic;  -- ufix1\n  SIGNAL C_out1                           : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL if_Exponent_0_out1               : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL Delay1_PS_3_out1                 : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL Delay2_PS_7_reg                  : vector_of_unsigned11(0 TO 3);  -- ufix11 [4]\n  SIGNAL Delay2_PS_7_out1                 : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL Delay8_PS_8_out1                 : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL exp_norm_cfType_Exponent_In_out1 : std_logic;  -- ufix1\n  SIGNAL alpha_Exponent_0_cfType_Exp_out1 : std_logic;  -- ufix1\n  SIGNAL alpha1_out1                      : std_logic;  -- ufix1\n  SIGNAL alpha0_out1                      : std_logic;  -- ufix1\n  SIGNAL if_Exponent_0_cfType_Exp_out1    : std_logic;  -- ufix1\n  SIGNAL Delay1_PS_2_out1                 : unsigned(51 DOWNTO 0);  -- ufix52\n  SIGNAL Delay4_PS_2_out1                 : unsigned(51 DOWNTO 0);  -- ufix52\n  SIGNAL if_bitconcat_aExponent_aMantiss_1_out1 : unsigned(51 DOWNTO 0);  -- ufix52\n  SIGNAL Bit_Concat1_out1                 : unsigned(52 DOWNTO 0);  -- ufix53\n  SIGNAL alpha0_1_out1                    : unsigned(1 DOWNTO 0);  -- ufix2\n  SIGNAL Bit_Concat_out1                  : unsigned(54 DOWNTO 0);  -- ufix55\n  SIGNAL Data_Type_Conversion_out1        : signed(56 DOWNTO 0);  -- sfix57\n  SIGNAL Delay2_PS_3_out1                 : signed(56 DOWNTO 0);  -- sfix57\n  SIGNAL Delay1_PS_5_reg                  : vector_of_signed57(0 TO 1);  -- sfix57 [2]\n  SIGNAL Delay1_PS_5_out1                 : signed(56 DOWNTO 0);  -- sfix57\n  SIGNAL Delay3_PS_1_out1                 : std_logic;  -- ufix1\n  SIGNAL Delay3_PS_2_out1                 : std_logic;  -- ufix1\n  SIGNAL Delay6_PS_2_reg                  : std_logic_vector(1 DOWNTO 0);  -- ufix1 [2]\n  SIGNAL Delay6_PS_2_out1                 : std_logic;  -- ufix1\n  SIGNAL if_bitconcat_aExponent_aMantiss_2_out1 : std_logic;  -- ufix1\n  SIGNAL if_bitconcat_aExponent_aMantiss_5_out1 : std_logic;  -- ufix1\n  SIGNAL bitxor_out1                      : std_logic;  -- ufix1\n  SIGNAL Delay10_PS_3_out1                : std_logic;  -- ufix1\n  SIGNAL if_bitconcat_aExponent_aMantiss_3_out1 : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL Exponent_0_out1_1                : std_logic;  -- ufix1\n  SIGNAL exp_b_cfType_Exponent_Inf_o_out1 : std_logic;  -- ufix1\n  SIGNAL alpha_Exponent_0_cfType_Exp_out1_1 : std_logic;  -- ufix1\n  SIGNAL alpha1_out1_1                    : std_logic;  -- ufix1\n  SIGNAL alpha0_out1_1                    : std_logic;  -- ufix1\n  SIGNAL if_Exponent_0_cfType_Exp_out1_1  : std_logic;  -- ufix1\n  SIGNAL if_bitconcat_aExponent_aMantiss_4_out1 : unsigned(51 DOWNTO 0);  -- ufix52\n  SIGNAL Bit_Concat1_out1_1               : unsigned(52 DOWNTO 0);  -- ufix53\n  SIGNAL alpha0_1_out1_1                  : unsigned(1 DOWNTO 0);  -- ufix2\n  SIGNAL Bit_Concat_out1_1                : unsigned(54 DOWNTO 0);  -- ufix55\n  SIGNAL Data_Type_Conversion_out1_1      : signed(56 DOWNTO 0);  -- sfix57\n  SIGNAL Delay2_PS_3_out1_1               : signed(56 DOWNTO 0);  -- sfix57\n  SIGNAL alpha_mant_b_ext_in0             : signed(57 DOWNTO 0);  -- sfix58\n  SIGNAL alpha_mant_b_ext_out1            : signed(56 DOWNTO 0);  -- sfix57\n  SIGNAL if_opp_Sign_out1                 : signed(56 DOWNTO 0);  -- sfix57\n  SIGNAL Delay6_PS_4_out1                 : signed(56 DOWNTO 0);  -- sfix57\n  SIGNAL C_out1_1                         : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL if_Exponent_0_out1_1             : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL Delay1_PS_3_out1_1               : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL storedInteger_exp_a_cor_sto_sub_cast : signed(11 DOWNTO 0);  -- sfix12\n  SIGNAL storedInteger_exp_a_cor_sto_sub_cast_1 : signed(11 DOWNTO 0);  -- sfix12\n  SIGNAL storedInteger_exp_a_cor_sto_out1 : signed(11 DOWNTO 0);  -- sfix12\n  SIGNAL Bit_Slice2_out1                  : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Compare_To_Zero_out1             : std_logic;  -- ufix1\n  SIGNAL Constant_out1                    : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Bit_Slice_out1                   : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL if_opp_Sign_1_out1               : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Delay7_PS_4_out1                 : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL bitsra_mant_b_ext_shift_lengt_out1 : signed(56 DOWNTO 0);  -- sfix57\n  SIGNAL Delay_PS_5_out1                  : signed(56 DOWNTO 0);  -- sfix57\n  SIGNAL mant_a_ext_mant_b_shifted_add_temp : signed(57 DOWNTO 0);  -- sfix58\n  SIGNAL mant_a_ext_mant_b_shifted_out1   : unsigned(55 DOWNTO 0);  -- ufix56\n  SIGNAL Delay_PS_6_out1                  : unsigned(55 DOWNTO 0);  -- ufix56\n  SIGNAL BitSlice_out1                    : std_logic;  -- ufix1\n  SIGNAL Delay9_PS_8_reg                  : std_logic_vector(1 DOWNTO 0);  -- ufix1 [2]\n  SIGNAL Delay9_PS_8_out1                 : std_logic;  -- ufix1\n  SIGNAL Logical_Operator_out1_1          : std_logic;  -- ufix1\n  SIGNAL Delay13_PS_9_out1                : std_logic;  -- ufix1\n  SIGNAL Delay7_PS_8_reg                  : vector_of_unsigned56(0 TO 1);  -- ufix56 [2]\n  SIGNAL Delay7_PS_8_out1                 : unsigned(55 DOWNTO 0);  -- ufix56\n  SIGNAL BitSlice3_out1                   : unsigned(54 DOWNTO 0);  -- ufix55\n  SIGNAL Bit_Slice2_out1_1                : unsigned(6 DOWNTO 0);  -- ufix7\n  SIGNAL Bit_Slice15_out1                 : std_logic;  -- ufix1\n  SIGNAL Bit_Slice14_out1                 : std_logic;  -- ufix1\n  SIGNAL Bit_Slice13_out1                 : std_logic;  -- ufix1\n  SIGNAL Logical_Operator7_out1           : std_logic;  -- ufix1\n  SIGNAL Logical_Operator6_out1           : std_logic;  -- ufix1\n  SIGNAL Bit_Slice12_out1                 : std_logic;  -- ufix1\n  SIGNAL Bit_Slice11_out1                 : std_logic;  -- ufix1\n  SIGNAL Logical_Operator4_out1           : std_logic;  -- ufix1\n  SIGNAL Bit_Slice10_out1                 : std_logic;  -- ufix1\n  SIGNAL Bit_Slice9_out1                  : std_logic;  -- ufix1\n  SIGNAL Logical_Operator14_out1          : std_logic;  -- ufix1\n  SIGNAL Logical_Operator13_out1          : std_logic;  -- ufix1\n  SIGNAL Logical_Operator12_out1          : std_logic;  -- ufix1\n  SIGNAL Bit_Slice9_out1_1                : unsigned(7 DOWNTO 0);  -- uint8\n  SIGNAL Bit_Slice16_out1                 : std_logic;  -- ufix1\n  SIGNAL Bit_Slice15_out1_1               : std_logic;  -- ufix1\n  SIGNAL Logical_Operator5_out1           : std_logic;  -- ufix1\n  SIGNAL Bit_Slice14_out1_1               : std_logic;  -- ufix1\n  SIGNAL Bit_Slice13_out1_1               : std_logic;  -- ufix1\n  SIGNAL Logical_Operator7_out1_1         : std_logic;  -- ufix1\n  SIGNAL Logical_Operator6_out1_1         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice12_out1_1               : std_logic;  -- ufix1\n  SIGNAL Bit_Slice11_out1_1               : std_logic;  -- ufix1\n  SIGNAL Logical_Operator4_out1_1         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice10_out1_1               : std_logic;  -- ufix1\n  SIGNAL Bit_Slice9_out1_2                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator14_out1_1        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator13_out1_1        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator12_out1_1        : std_logic;  -- ufix1\n  SIGNAL Bit_Slice8_out1                  : unsigned(7 DOWNTO 0);  -- uint8\n  SIGNAL Bit_Slice16_out1_1               : std_logic;  -- ufix1\n  SIGNAL Bit_Slice15_out1_2               : std_logic;  -- ufix1\n  SIGNAL Logical_Operator5_out1_1         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice14_out1_2               : std_logic;  -- ufix1\n  SIGNAL Bit_Slice13_out1_2               : std_logic;  -- ufix1\n  SIGNAL Logical_Operator7_out1_2         : std_logic;  -- ufix1\n  SIGNAL Logical_Operator6_out1_2         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice12_out1_2               : std_logic;  -- ufix1\n  SIGNAL Bit_Slice11_out1_2               : std_logic;  -- ufix1\n  SIGNAL Logical_Operator4_out1_2         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice10_out1_2               : std_logic;  -- ufix1\n  SIGNAL Bit_Slice9_out1_3                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator14_out1_2        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator13_out1_2        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator12_out1_2        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator2_out1           : std_logic;  -- ufix1\n  SIGNAL Bit_Slice7_out1                  : unsigned(7 DOWNTO 0);  -- uint8\n  SIGNAL Bit_Slice16_out1_2               : std_logic;  -- ufix1\n  SIGNAL Bit_Slice15_out1_3               : std_logic;  -- ufix1\n  SIGNAL Logical_Operator5_out1_2         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice14_out1_3               : std_logic;  -- ufix1\n  SIGNAL Bit_Slice13_out1_3               : std_logic;  -- ufix1\n  SIGNAL Logical_Operator7_out1_3         : std_logic;  -- ufix1\n  SIGNAL Logical_Operator6_out1_3         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice12_out1_3               : std_logic;  -- ufix1\n  SIGNAL Bit_Slice11_out1_3               : std_logic;  -- ufix1\n  SIGNAL Logical_Operator4_out1_3         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice10_out1_3               : std_logic;  -- ufix1\n  SIGNAL Bit_Slice9_out1_4                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator14_out1_3        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator13_out1_3        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator12_out1_3        : std_logic;  -- ufix1\n  SIGNAL Bit_Slice6_out1                  : unsigned(7 DOWNTO 0);  -- uint8\n  SIGNAL Bit_Slice16_out1_3               : std_logic;  -- ufix1\n  SIGNAL Bit_Slice15_out1_4               : std_logic;  -- ufix1\n  SIGNAL Logical_Operator5_out1_3         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice14_out1_4               : std_logic;  -- ufix1\n  SIGNAL Bit_Slice13_out1_4               : std_logic;  -- ufix1\n  SIGNAL Logical_Operator7_out1_4         : std_logic;  -- ufix1\n  SIGNAL Logical_Operator6_out1_4         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice12_out1_4               : std_logic;  -- ufix1\n  SIGNAL Bit_Slice11_out1_4               : std_logic;  -- ufix1\n  SIGNAL Logical_Operator4_out1_4         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice10_out1_4               : std_logic;  -- ufix1\n  SIGNAL Bit_Slice9_out1_5                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator14_out1_4        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator13_out1_4        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator12_out1_4        : std_logic;  -- ufix1\n  SIGNAL Bit_Slice1_out1                  : unsigned(7 DOWNTO 0);  -- uint8\n  SIGNAL Bit_Slice16_out1_4               : std_logic;  -- ufix1\n  SIGNAL Bit_Slice15_out1_5               : std_logic;  -- ufix1\n  SIGNAL Logical_Operator5_out1_4         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice14_out1_5               : std_logic;  -- ufix1\n  SIGNAL Bit_Slice13_out1_5               : std_logic;  -- ufix1\n  SIGNAL Logical_Operator7_out1_5         : std_logic;  -- ufix1\n  SIGNAL Logical_Operator6_out1_5         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice12_out1_5               : std_logic;  -- ufix1\n  SIGNAL Bit_Slice11_out1_5               : std_logic;  -- ufix1\n  SIGNAL Logical_Operator4_out1_5         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice10_out1_5               : std_logic;  -- ufix1\n  SIGNAL Bit_Slice9_out1_6                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator14_out1_5        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator13_out1_5        : std_logic;  -- ufix1\n  SIGNAL Bit_Slice4_out1                  : unsigned(7 DOWNTO 0);  -- uint8\n  SIGNAL Bit_Slice8_out1_1                : std_logic;  -- ufix1\n  SIGNAL Bit_Slice7_out1_1                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator1_out1_1         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice6_out1_1                : std_logic;  -- ufix1\n  SIGNAL Bit_Slice5_out1                  : std_logic;  -- ufix1\n  SIGNAL Logical_Operator3_out1           : std_logic;  -- ufix1\n  SIGNAL Bit_Slice3_out1                  : std_logic;  -- ufix1\n  SIGNAL Bit_Slice2_out1_2                : std_logic;  -- ufix1\n  SIGNAL Bit_Slice1_out1_1                : std_logic;  -- ufix1\n  SIGNAL Bit_Slice_out1_1                 : std_logic;  -- ufix1\n  SIGNAL Constant_out1_1                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant1_out1                   : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch_out1                      : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Logical_Operator_out1_2          : std_logic;  -- ufix1\n  SIGNAL Constant2_out1                   : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch1_out1                     : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant3_out1                   : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch2_out1                     : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant4_out1                   : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Logical_Operator2_out1_1         : std_logic;  -- ufix1\n  SIGNAL Switch3_out1                     : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch4_out1                     : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant5_out1                   : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch5_out1                     : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant6_out1                   : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch6_out1                     : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant7_out1                   : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch7_out1                     : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant8_out1                   : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch8_out1                     : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Logical_Operator12_out1_5        : std_logic;  -- ufix1\n  SIGNAL Switch9_out1                     : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch10_out1                    : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant9_out1                   : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch11_out1                    : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant10_out1                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch12_out1                    : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant11_out1                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch14_out1                    : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant12_out1                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch15_out1                    : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch16_out1                    : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant13_out1                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch17_out1                    : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant14_out1                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch18_out1                    : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant15_out1                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch19_out1                    : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant16_out1                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch20_out1                    : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch21_out1                    : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Logical_Operator_out1_3          : std_logic;  -- ufix1\n  SIGNAL Switch13_out1                    : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch_out1_1                    : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant9_out1_1                 : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch11_out1_1                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant10_out1_1                : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch12_out1_1                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant11_out1_1                : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch14_out1_1                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant12_out1_1                : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch15_out1_1                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch16_out1_1                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant13_out1_1                : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch17_out1_1                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant14_out1_1                : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch18_out1_1                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant15_out1_1                : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch19_out1_1                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant16_out1_1                : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch20_out1_1                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch21_out1_1                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch13_out1_1                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant9_out1_2                 : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch11_out1_2                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant10_out1_2                : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch12_out1_2                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant11_out1_2                : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch14_out1_2                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant12_out1_2                : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch15_out1_2                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch16_out1_2                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant13_out1_2                : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch17_out1_2                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant14_out1_2                : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch18_out1_2                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant15_out1_2                : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch19_out1_2                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant16_out1_2                : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch20_out1_2                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch21_out1_2                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch13_out1_2                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Logical_Operator3_out1_1         : std_logic;  -- ufix1\n  SIGNAL Switch2_out1_1                   : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch1_out1_1                   : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant9_out1_3                 : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch11_out1_3                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant10_out1_3                : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch12_out1_3                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant11_out1_3                : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch14_out1_3                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant12_out1_3                : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch15_out1_3                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch16_out1_3                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant13_out1_3                : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch17_out1_3                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant14_out1_3                : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch18_out1_3                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant15_out1_3                : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch19_out1_3                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant16_out1_3                : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch20_out1_3                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch21_out1_3                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch13_out1_3                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant9_out1_4                 : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch11_out1_4                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant10_out1_4                : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch12_out1_4                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant11_out1_4                : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch14_out1_4                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant12_out1_4                : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch15_out1_4                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch16_out1_4                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant13_out1_4                : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch17_out1_4                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant14_out1_4                : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch18_out1_4                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant15_out1_4                : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch19_out1_4                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant16_out1_4                : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch20_out1_4                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch21_out1_4                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch13_out1_4                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch3_out1_1                   : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant9_out1_5                 : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch11_out1_5                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant10_out1_5                : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch12_out1_5                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant11_out1_5                : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch14_out1_5                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant12_out1_5                : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch15_out1_5                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch16_out1_5                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant13_out1_5                : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch17_out1_5                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant14_out1_5                : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch18_out1_5                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Constant15_out1_5                : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch19_out1_5                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch21_out1_5                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch13_out1_5                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch5_out1_1                   : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Switch6_out1_1                   : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Delay_PS_7_out1                  : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Bit_Slice_out1_2                 : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL shift_length_exp_a_cor_out1      : std_logic;  -- ufix1\n  SIGNAL Bit_Slice1_out1_2                : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Compare_To_Zero_out1_1           : std_logic;  -- ufix1\n  SIGNAL Logical_Operator1_out1_2         : std_logic;  -- ufix1\n  SIGNAL C1_out1                          : unsigned(7 DOWNTO 0);  -- uint8\n  SIGNAL exp_a_cor_1_out1                 : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL if_shift_length_exp_a_cor_1_out1 : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL Delay6_PS_8_out1                 : unsigned(5 DOWNTO 0);  -- ufix6\n  SIGNAL bitsll_Sum_shift_length_out1     : unsigned(55 DOWNTO 0);  -- ufix56\n  SIGNAL bitsrl_Sum_1_out1                : unsigned(55 DOWNTO 0);  -- ufix56\n  SIGNAL if_bitget_Sum_Sum_WordLength_out1 : unsigned(55 DOWNTO 0);  -- ufix56\n  SIGNAL Delay15_PS_9_out1                : unsigned(55 DOWNTO 0);  -- ufix56\n  SIGNAL C5_out1                          : unsigned(55 DOWNTO 0);  -- ufix56\n  SIGNAL if_exp_norm_cfType_Exponent_I_out1 : unsigned(55 DOWNTO 0);  -- ufix56\n  SIGNAL BitSlice6_out1                   : unsigned(52 DOWNTO 0);  -- ufix53\n  SIGNAL BitSlice5_out1                   : std_logic;  -- ufix1\n  SIGNAL Bit_Slice1_out1_3                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator_out1_4          : std_logic;  -- ufix1\n  SIGNAL Bit_Slice35_out1                 : std_logic;  -- ufix1\n  SIGNAL Bit_Slice33_out1                 : unsigned(2 DOWNTO 0);  -- ufix3\n  SIGNAL Bit_Reduce13_out1                : std_logic;  -- ufix1\n  SIGNAL Bit_Slice32_out1                 : unsigned(3 DOWNTO 0);  -- ufix4\n  SIGNAL Bit_Reduce12_out1                : std_logic;  -- ufix1\n  SIGNAL Bit_Slice30_out1                 : unsigned(3 DOWNTO 0);  -- ufix4\n  SIGNAL Bit_Reduce11_out1                : std_logic;  -- ufix1\n  SIGNAL Bit_Slice24_out1                 : unsigned(3 DOWNTO 0);  -- ufix4\n  SIGNAL Bit_Reduce10_out1                : std_logic;  -- ufix1\n  SIGNAL Bit_Slice28_out1                 : unsigned(3 DOWNTO 0);  -- ufix4\n  SIGNAL Bit_Reduce9_out1                 : std_logic;  -- ufix1\n  SIGNAL Bit_Slice22_out1                 : unsigned(3 DOWNTO 0);  -- ufix4\n  SIGNAL Bit_Reduce8_out1                 : std_logic;  -- ufix1\n  SIGNAL Bit_Slice20_out1                 : unsigned(3 DOWNTO 0);  -- ufix4\n  SIGNAL Bit_Reduce7_out1                 : std_logic;  -- ufix1\n  SIGNAL Bit_Slice16_out1_5               : unsigned(3 DOWNTO 0);  -- ufix4\n  SIGNAL Bit_Reduce6_out1                 : std_logic;  -- ufix1\n  SIGNAL Bit_Slice14_out1_6               : unsigned(3 DOWNTO 0);  -- ufix4\n  SIGNAL Bit_Reduce5_out1                 : std_logic;  -- ufix1\n  SIGNAL Bit_Slice18_out1                 : unsigned(3 DOWNTO 0);  -- ufix4\n  SIGNAL Bit_Reduce4_out1                 : std_logic;  -- ufix1\n  SIGNAL Bit_Slice12_out1_6               : unsigned(3 DOWNTO 0);  -- ufix4\n  SIGNAL Bit_Reduce3_out1                 : std_logic;  -- ufix1\n  SIGNAL Bit_Slice10_out1_6               : unsigned(3 DOWNTO 0);  -- ufix4\n  SIGNAL Bit_Reduce2_out1                 : std_logic;  -- ufix1\n  SIGNAL Bit_Slice8_out1_2                : unsigned(3 DOWNTO 0);  -- ufix4\n  SIGNAL Bit_Reduce1_out1                 : std_logic;  -- ufix1\n  SIGNAL Bit_Slice6_out1_2                : unsigned(3 DOWNTO 0);  -- ufix4\n  SIGNAL Bit_Reduce_out1                  : std_logic;  -- ufix1\n  SIGNAL Logical_Operator1_out1_3         : std_logic;  -- ufix1\n  SIGNAL Logical_Operator2_out1_2         : std_logic;  -- ufix1\n  SIGNAL Logical_Operator3_out1_2         : std_logic;  -- ufix1\n  SIGNAL Logical_Operator4_out1_6         : std_logic;  -- ufix1\n  SIGNAL Logical_Operator5_out1_5         : std_logic;  -- ufix1\n  SIGNAL Logical_Operator6_out1_6         : std_logic;  -- ufix1\n  SIGNAL Logical_Operator7_out1_6         : std_logic;  -- ufix1\n  SIGNAL Logical_Operator8_out1           : std_logic;  -- ufix1\n  SIGNAL Logical_Operator9_out1           : std_logic;  -- ufix1\n  SIGNAL Logical_Operator10_out1          : std_logic;  -- ufix1\n  SIGNAL Logical_Operator12_out1_6        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator13_out1_6        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator14_out1_6        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator11_out1          : std_logic;  -- ufix1\n  SIGNAL Logical_Operator_out1_5          : std_logic;  -- ufix1\n  SIGNAL Bit_Slice1_out1_4                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator2_out1_3         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice5_out1_1                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator2_out1_4         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice2_out1_3                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator_out1_6          : std_logic;  -- ufix1\n  SIGNAL Logical_Operator1_out1_4         : std_logic;  -- ufix1\n  SIGNAL Switch_out1_2                    : std_logic;  -- ufix1\n  SIGNAL Logical_Operator1_out1_5         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice3_out1_1                : std_logic;  -- ufix1\n  SIGNAL Bit_Slice2_out1_4                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator2_out1_5         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice1_out1_5                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator1_out1_6         : std_logic;  -- ufix1\n  SIGNAL Logical_Operator4_out1_7         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice_out1_3                 : std_logic;  -- ufix1\n  SIGNAL Logical_Operator7_out1_7         : std_logic;  -- ufix1\n  SIGNAL Logical_Operator3_out1_3         : std_logic;  -- ufix1\n  SIGNAL Logical_Operator6_out1_7         : std_logic;  -- ufix1\n  SIGNAL Logical_Operator5_out1_6         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice31_out1                 : unsigned(2 DOWNTO 0);  -- ufix3\n  SIGNAL Bit_Slice2_out1_5                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator2_out1_6         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice1_out1_6                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator1_out1_7         : std_logic;  -- ufix1\n  SIGNAL Logical_Operator4_out1_8         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice_out1_4                 : std_logic;  -- ufix1\n  SIGNAL Logical_Operator7_out1_8         : std_logic;  -- ufix1\n  SIGNAL Logical_Operator3_out1_4         : std_logic;  -- ufix1\n  SIGNAL Logical_Operator4_out1_9         : std_logic;  -- ufix1\n  SIGNAL Logical_Operator3_out1_5         : std_logic;  -- ufix1\n  SIGNAL Logical_Operator6_out1_8         : std_logic;  -- ufix1\n  SIGNAL Logical_Operator5_out1_7         : std_logic;  -- ufix1\n  SIGNAL Logical_Operator6_out1_9         : std_logic;  -- ufix1\n  SIGNAL Logical_Operator5_out1_8         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice4_out1_1                : std_logic;  -- ufix1\n  SIGNAL Bit_Slice25_out1                 : unsigned(2 DOWNTO 0);  -- ufix3\n  SIGNAL Bit_Slice2_out1_6                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator2_out1_7         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice1_out1_7                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator1_out1_8         : std_logic;  -- ufix1\n  SIGNAL Logical_Operator4_out1_10        : std_logic;  -- ufix1\n  SIGNAL Bit_Slice_out1_5                 : std_logic;  -- ufix1\n  SIGNAL Logical_Operator7_out1_9         : std_logic;  -- ufix1\n  SIGNAL Logical_Operator3_out1_6         : std_logic;  -- ufix1\n  SIGNAL Logical_Operator6_out1_10        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator5_out1_9         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice29_out1                 : unsigned(2 DOWNTO 0);  -- ufix3\n  SIGNAL Bit_Slice2_out1_7                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator2_out1_8         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice1_out1_8                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator1_out1_9         : std_logic;  -- ufix1\n  SIGNAL Logical_Operator4_out1_11        : std_logic;  -- ufix1\n  SIGNAL Bit_Slice_out1_6                 : std_logic;  -- ufix1\n  SIGNAL Logical_Operator7_out1_10        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator3_out1_7         : std_logic;  -- ufix1\n  SIGNAL Logical_Operator2_out1_9         : std_logic;  -- ufix1\n  SIGNAL Logical_Operator6_out1_11        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator5_out1_10        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator1_out1_10        : std_logic;  -- ufix1\n  SIGNAL Bit_Slice23_out1                 : unsigned(2 DOWNTO 0);  -- ufix3\n  SIGNAL Bit_Slice2_out1_8                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator2_out1_10        : std_logic;  -- ufix1\n  SIGNAL Bit_Slice1_out1_9                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator1_out1_11        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator4_out1_12        : std_logic;  -- ufix1\n  SIGNAL Bit_Slice_out1_7                 : std_logic;  -- ufix1\n  SIGNAL Logical_Operator7_out1_11        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator3_out1_8         : std_logic;  -- ufix1\n  SIGNAL Logical_Operator6_out1_12        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator5_out1_11        : std_logic;  -- ufix1\n  SIGNAL Bit_Slice21_out1                 : unsigned(2 DOWNTO 0);  -- ufix3\n  SIGNAL Bit_Slice2_out1_9                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator2_out1_11        : std_logic;  -- ufix1\n  SIGNAL Bit_Slice1_out1_10               : std_logic;  -- ufix1\n  SIGNAL Logical_Operator1_out1_12        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator4_out1_13        : std_logic;  -- ufix1\n  SIGNAL Bit_Slice_out1_8                 : std_logic;  -- ufix1\n  SIGNAL Logical_Operator7_out1_12        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator3_out1_9         : std_logic;  -- ufix1\n  SIGNAL Logical_Operator2_out1_12        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator4_out1_14        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator3_out1_10        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator6_out1_13        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator5_out1_12        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator6_out1_14        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator5_out1_13        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator1_out1_13        : std_logic;  -- ufix1\n  SIGNAL Bit_Slice17_out1                 : unsigned(2 DOWNTO 0);  -- ufix3\n  SIGNAL Bit_Slice2_out1_10               : std_logic;  -- ufix1\n  SIGNAL Logical_Operator2_out1_13        : std_logic;  -- ufix1\n  SIGNAL Bit_Slice1_out1_11               : std_logic;  -- ufix1\n  SIGNAL Logical_Operator1_out1_14        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator4_out1_15        : std_logic;  -- ufix1\n  SIGNAL Bit_Slice_out1_9                 : std_logic;  -- ufix1\n  SIGNAL Logical_Operator7_out1_13        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator3_out1_11        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator6_out1_15        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator5_out1_14        : std_logic;  -- ufix1\n  SIGNAL Bit_Slice15_out1_6               : unsigned(2 DOWNTO 0);  -- ufix3\n  SIGNAL Bit_Slice2_out1_11               : std_logic;  -- ufix1\n  SIGNAL Logical_Operator2_out1_14        : std_logic;  -- ufix1\n  SIGNAL Bit_Slice1_out1_12               : std_logic;  -- ufix1\n  SIGNAL Logical_Operator1_out1_15        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator4_out1_16        : std_logic;  -- ufix1\n  SIGNAL Bit_Slice_out1_10                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator7_out1_14        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator3_out1_12        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator2_out1_15        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator6_out1_16        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator5_out1_15        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator1_out1_16        : std_logic;  -- ufix1\n  SIGNAL Bit_Slice19_out1                 : unsigned(2 DOWNTO 0);  -- ufix3\n  SIGNAL Bit_Slice2_out1_12               : std_logic;  -- ufix1\n  SIGNAL Logical_Operator2_out1_16        : std_logic;  -- ufix1\n  SIGNAL Bit_Slice1_out1_13               : std_logic;  -- ufix1\n  SIGNAL Logical_Operator1_out1_17        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator4_out1_17        : std_logic;  -- ufix1\n  SIGNAL Bit_Slice_out1_11                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator7_out1_15        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator3_out1_13        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator6_out1_17        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator5_out1_16        : std_logic;  -- ufix1\n  SIGNAL Bit_Slice13_out1_6               : unsigned(2 DOWNTO 0);  -- ufix3\n  SIGNAL Bit_Slice2_out1_13               : std_logic;  -- ufix1\n  SIGNAL Logical_Operator2_out1_17        : std_logic;  -- ufix1\n  SIGNAL Bit_Slice1_out1_14               : std_logic;  -- ufix1\n  SIGNAL Logical_Operator1_out1_18        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator4_out1_18        : std_logic;  -- ufix1\n  SIGNAL Bit_Slice_out1_12                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator7_out1_16        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator3_out1_14        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator4_out1_19        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator3_out1_15        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator6_out1_18        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator5_out1_17        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator6_out1_19        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator5_out1_18        : std_logic;  -- ufix1\n  SIGNAL Bit_Slice11_out1_6               : unsigned(2 DOWNTO 0);  -- ufix3\n  SIGNAL Bit_Slice2_out1_14               : std_logic;  -- ufix1\n  SIGNAL Logical_Operator2_out1_18        : std_logic;  -- ufix1\n  SIGNAL Bit_Slice1_out1_15               : std_logic;  -- ufix1\n  SIGNAL Logical_Operator1_out1_19        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator4_out1_20        : std_logic;  -- ufix1\n  SIGNAL Bit_Slice_out1_13                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator7_out1_17        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator3_out1_16        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator6_out1_20        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator5_out1_19        : std_logic;  -- ufix1\n  SIGNAL Bit_Slice9_out1_7                : unsigned(2 DOWNTO 0);  -- ufix3\n  SIGNAL Bit_Slice2_out1_15               : std_logic;  -- ufix1\n  SIGNAL Logical_Operator2_out1_19        : std_logic;  -- ufix1\n  SIGNAL Bit_Slice1_out1_16               : std_logic;  -- ufix1\n  SIGNAL Logical_Operator1_out1_20        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator4_out1_21        : std_logic;  -- ufix1\n  SIGNAL Bit_Slice_out1_14                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator7_out1_18        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator3_out1_17        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator2_out1_20        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator6_out1_21        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator5_out1_20        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator1_out1_21        : std_logic;  -- ufix1\n  SIGNAL Bit_Slice7_out1_2                : unsigned(2 DOWNTO 0);  -- ufix3\n  SIGNAL Bit_Slice2_out1_16               : std_logic;  -- ufix1\n  SIGNAL Logical_Operator2_out1_21        : std_logic;  -- ufix1\n  SIGNAL Bit_Slice1_out1_17               : std_logic;  -- ufix1\n  SIGNAL Logical_Operator1_out1_22        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator4_out1_22        : std_logic;  -- ufix1\n  SIGNAL Bit_Slice_out1_15                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator7_out1_19        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator3_out1_18        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator6_out1_22        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator5_out1_21        : std_logic;  -- ufix1\n  SIGNAL Bit_Slice_out1_16                : unsigned(2 DOWNTO 0);  -- ufix3\n  SIGNAL Bit_Slice2_out1_17               : std_logic;  -- ufix1\n  SIGNAL Logical_Operator2_out1_22        : std_logic;  -- ufix1\n  SIGNAL Bit_Slice1_out1_18               : std_logic;  -- ufix1\n  SIGNAL Logical_Operator1_out1_23        : std_logic;  -- ufix1\n  SIGNAL Bit_Slice_out1_17                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator7_out1_20        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator3_out1_19        : std_logic;  -- ufix1\n  SIGNAL Bit_Slice27_out1                 : std_logic;  -- ufix1\n  SIGNAL Logical_Operator4_out1_23        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator3_out1_20        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator4_out1_24        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator3_out1_21        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator4_out1_25        : std_logic;  -- ufix1\n  SIGNAL Constant_out1_2                  : std_logic;  -- ufix1\n  SIGNAL Logical_Operator6_out1_23        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator5_out1_22        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator6_out1_24        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator5_out1_23        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator6_out1_25        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator5_out1_24        : std_logic;  -- ufix1\n  SIGNAL Delay1_PS_5_out1_1               : std_logic;  -- ufix1\n  SIGNAL Delay6_PS_6_out1                 : std_logic;  -- ufix1\n  SIGNAL Delay11_PS_8_reg                 : std_logic_vector(1 DOWNTO 0);  -- ufix1 [2]\n  SIGNAL Delay11_PS_8_out1                : std_logic;  -- ufix1\n  SIGNAL BitSlice1_out1                   : std_logic;  -- ufix1\n  SIGNAL sticky_bitget_Sum_1_out1         : std_logic;  -- ufix1\n  SIGNAL Delay10_PS_8_reg                 : std_logic_vector(1 DOWNTO 0);  -- ufix1 [2]\n  SIGNAL Delay10_PS_8_out1                : std_logic;  -- ufix1\n  SIGNAL if_bitget_Sum_Sum_WordLength_2_out1 : std_logic;  -- ufix1\n  SIGNAL BitSlice_out1_1                  : std_logic;  -- ufix1\n  SIGNAL BitSlice1_out1_1                 : std_logic;  -- ufix1\n  SIGNAL Delay19_PS_9_out1                : std_logic;  -- ufix1\n  SIGNAL sticky_bitget_Sum_1_out1_1       : std_logic;  -- ufix1\n  SIGNAL alpha_bitget_Mant_tmp_2_0_out1   : std_logic;  -- ufix1\n  SIGNAL alpha_bitget_Mant_tmp_1_0_out1   : std_logic;  -- ufix1\n  SIGNAL alpha0_out1_2                    : std_logic;  -- ufix1\n  SIGNAL BitSlice4_out1                   : unsigned(51 DOWNTO 0);  -- ufix52\n  SIGNAL Bit_Concat_out1_2                : unsigned(52 DOWNTO 0);  -- ufix53\n  SIGNAL cast_2_like_Mant_tmp_out1        : unsigned(52 DOWNTO 0);  -- ufix53\n  SIGNAL Mant_tmp_cast_2_like_Man_out1    : unsigned(52 DOWNTO 0);  -- ufix53\n  SIGNAL if_bitget_Mant_tmp_1_0_out1      : unsigned(52 DOWNTO 0);  -- ufix53\n  SIGNAL Delay_PS_10_out1                 : unsigned(52 DOWNTO 0);  -- ufix53\n  SIGNAL BitSlice2_out1                   : std_logic;  -- ufix1\n  SIGNAL BitSlice4_out1_1                 : std_logic;  -- ufix1\n  SIGNAL C4_out1                          : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL Sum_0_out1                       : std_logic;  -- ufix1\n  SIGNAL exp_a_cor_shift_length_out1      : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL C2_out1                          : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL if_shift_length_exp_a_cor_out1   : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL Delay5_PS_8_out1                 : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL BitSlice2_out1_1                 : std_logic;  -- ufix1\n  SIGNAL C3_out1                          : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL if_Sum_0_out1                    : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL if_bitget_Sum_Sum_WordLength_1_out1 : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL C_out1_2                         : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL exp_a_cor_1_out1_1               : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL if_bitget_Sum_Sum_WordLength_1_out1_1 : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL Delay14_PS_9_out1                : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL if_bitget_Sum_Sum_WordLength_out1_1 : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL Delay1_PS_10_out1                : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL cast_1_like_Exp_out1             : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL Exp_cast_1_like_Exp_out1         : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL if_bitget_Mant_tmp_Mant_tmp_Wor_out1 : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL Exponent_0_out1_2                : std_logic;  -- ufix1\n  SIGNAL BitSlice3_out1_1                 : unsigned(51 DOWNTO 0);  -- ufix52\n  SIGNAL Mantissa_0_out1                  : std_logic;  -- ufix1\n  SIGNAL alpha_Exponent_0_Mantissa_out1   : std_logic;  -- ufix1\n  SIGNAL Constant_out1_3                  : std_logic;  -- ufix1\n  SIGNAL Switch_out1_3                    : std_logic;  -- ufix1\n  SIGNAL Delay14_PS_7_10_reg              : std_logic_vector(7 DOWNTO 0);  -- ufix1 [8]\n  SIGNAL Delay14_PS_7_10_out1             : std_logic;  -- ufix1\n  SIGNAL alpha_aSign_1_bSign_1_out1       : std_logic;  -- ufix1\n  SIGNAL Delay13_PS_7_10_reg              : std_logic_vector(7 DOWNTO 0);  -- ufix1 [8]\n  SIGNAL Delay13_PS_7_10_out1             : std_logic;  -- ufix1\n  SIGNAL if_Exponent_0_Mantissa_out1      : std_logic;  -- ufix1\n  SIGNAL Delay6_PS_11_out1                : std_logic;  -- ufix1\n  SIGNAL Delay15_PS_7_10_reg              : vector_of_unsigned11(0 TO 7);  -- ufix11 [8]\n  SIGNAL Delay15_PS_7_10_out1             : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL if_aExponent_cfType_Exponent_out1 : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL Delay7_PS_11_out1                : unsigned(10 DOWNTO 0);  -- ufix11\n  SIGNAL mant_a_0_out1                    : std_logic;  -- ufix1\n  SIGNAL opp_signs_exp_b_cfType_out1      : std_logic;  -- ufix1\n  SIGNAL alpha_mant_a_0_opp_signs_out1    : std_logic;  -- ufix1\n  SIGNAL BitSet_out1                      : unsigned(51 DOWNTO 0);  -- ufix52\n  SIGNAL if_mant_a_0_opp_signs_out1       : unsigned(51 DOWNTO 0);  -- ufix52\n  SIGNAL Delay2_PS_3_out1_2               : unsigned(51 DOWNTO 0);  -- ufix52\n  SIGNAL Delay17_PS_7_10_reg              : vector_of_unsigned52(0 TO 6);  -- ufix52 [7]\n  SIGNAL Delay17_PS_7_10_out1             : unsigned(51 DOWNTO 0);  -- ufix52\n  SIGNAL if_aExponent_cfType_Exponent_1_out1 : unsigned(51 DOWNTO 0);  -- ufix52\n  SIGNAL Delay8_PS_11_out1                : unsigned(51 DOWNTO 0);  -- ufix52\n  SIGNAL nfp_out_pack                     : unsigned(63 DOWNTO 0);  -- ufix64\n\nBEGIN\n  nfp_in1_unsigned <= unsigned(nfp_in1);\n\n  -- Split 64 bit word into FP sign, exponent, mantissa\n  aSign <= nfp_in1_unsigned(63);\n  aExponent <= nfp_in1_unsigned(62 DOWNTO 52);\n  aMantissa <= nfp_in1_unsigned(51 DOWNTO 0);\n\n  Delay1_PS_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay1_PS_1_out1 <= to_unsigned(16#000#, 11);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay1_PS_1_out1 <= aExponent;\n      END IF;\n    END IF;\n  END PROCESS Delay1_PS_1_process;\n\n\n  nfp_in2_unsigned <= unsigned(nfp_in2);\n\n  -- Split 64 bit word into FP sign, exponent, mantissa\n  bSign <= nfp_in2_unsigned(63);\n  bExponent <= nfp_in2_unsigned(62 DOWNTO 52);\n  bMantissa <= nfp_in2_unsigned(51 DOWNTO 0);\n\n  Delay4_PS_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay4_PS_1_out1 <= to_unsigned(16#000#, 11);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay4_PS_1_out1 <= bExponent;\n      END IF;\n    END IF;\n  END PROCESS Delay4_PS_1_process;\n\n\n  \n  Relational_Operator1_out1 <= '1' WHEN Delay1_PS_1_out1 = Delay4_PS_1_out1 ELSE\n      '0';\n\n  Delay2_PS_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay2_PS_1_out1 <= to_unsigned(0, 52);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay2_PS_1_out1 <= aMantissa;\n      END IF;\n    END IF;\n  END PROCESS Delay2_PS_1_process;\n\n\n  Delay5_PS_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay5_PS_1_out1 <= to_unsigned(0, 52);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay5_PS_1_out1 <= bMantissa;\n      END IF;\n    END IF;\n  END PROCESS Delay5_PS_1_process;\n\n\n  \n  Relational_Operator_out1 <= '1' WHEN Delay1_PS_1_out1 > Delay4_PS_1_out1 ELSE\n      '0';\n\n  \n  bitconcat_aExponent_aMantissa_out1 <= '1' WHEN Delay2_PS_1_out1 >= Delay5_PS_1_out1 ELSE\n      '0';\n\n  Logical_Operator_out1 <= Relational_Operator1_out1 AND bitconcat_aExponent_aMantissa_out1;\n\n  Logical_Operator1_out1 <= Relational_Operator_out1 OR Logical_Operator_out1;\n\n  Delay_PS_2_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay_PS_2_out1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay_PS_2_out1 <= Logical_Operator1_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay_PS_2_process;\n\n\n  Delay2_PS_2_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay2_PS_2_out1 <= to_unsigned(16#000#, 11);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay2_PS_2_out1 <= Delay4_PS_1_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay2_PS_2_process;\n\n\n  Delay5_PS_2_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay5_PS_2_out1 <= to_unsigned(16#000#, 11);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay5_PS_2_out1 <= Delay1_PS_1_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay5_PS_2_process;\n\n\n  \n  if_bitconcat_aExponent_aMantiss_out1 <= Delay2_PS_2_out1 WHEN Delay_PS_2_out1 = '0' ELSE\n      Delay5_PS_2_out1;\n\n  \n  aExponent_cfType_Exponent_I_out1 <= '1' WHEN if_bitconcat_aExponent_aMantiss_out1 = to_unsigned(16#7FF#, 11) ELSE\n      '0';\n\n  Delay18_PS_7_10_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay18_PS_7_10_reg <= (OTHERS => '0');\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay18_PS_7_10_reg(0) <= aExponent_cfType_Exponent_I_out1;\n        Delay18_PS_7_10_reg(7 DOWNTO 1) <= Delay18_PS_7_10_reg(6 DOWNTO 0);\n      END IF;\n    END IF;\n  END PROCESS Delay18_PS_7_10_process;\n\n  Delay18_PS_7_10_out1 <= Delay18_PS_7_10_reg(7);\n\n  \n  Exponent_0_out1 <= '1' WHEN if_bitconcat_aExponent_aMantiss_out1 = to_unsigned(16#000#, 11) ELSE\n      '0';\n\n  C_out1 <= to_unsigned(16#001#, 11);\n\n  \n  if_Exponent_0_out1 <= if_bitconcat_aExponent_aMantiss_out1 WHEN Exponent_0_out1 = '0' ELSE\n      C_out1;\n\n  Delay1_PS_3_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay1_PS_3_out1 <= to_unsigned(16#000#, 11);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay1_PS_3_out1 <= if_Exponent_0_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay1_PS_3_process;\n\n\n  Delay2_PS_7_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay2_PS_7_reg <= (OTHERS => to_unsigned(16#000#, 11));\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay2_PS_7_reg(0) <= Delay1_PS_3_out1;\n        Delay2_PS_7_reg(1 TO 3) <= Delay2_PS_7_reg(0 TO 2);\n      END IF;\n    END IF;\n  END PROCESS Delay2_PS_7_process;\n\n  Delay2_PS_7_out1 <= Delay2_PS_7_reg(3);\n\n  Delay8_PS_8_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay8_PS_8_out1 <= to_unsigned(16#000#, 11);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay8_PS_8_out1 <= Delay2_PS_7_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay8_PS_8_process;\n\n\n  \n  exp_norm_cfType_Exponent_In_out1 <= '1' WHEN Delay8_PS_8_out1 = to_unsigned(16#7FE#, 11) ELSE\n      '0';\n\n  alpha_Exponent_0_cfType_Exp_out1 <= Exponent_0_out1 OR aExponent_cfType_Exponent_I_out1;\n\n  alpha1_out1 <= '1';\n\n  alpha0_out1 <= '0';\n\n  \n  if_Exponent_0_cfType_Exp_out1 <= alpha1_out1 WHEN alpha_Exponent_0_cfType_Exp_out1 = '0' ELSE\n      alpha0_out1;\n\n  Delay1_PS_2_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay1_PS_2_out1 <= to_unsigned(0, 52);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay1_PS_2_out1 <= Delay5_PS_1_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay1_PS_2_process;\n\n\n  Delay4_PS_2_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay4_PS_2_out1 <= to_unsigned(0, 52);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay4_PS_2_out1 <= Delay2_PS_1_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay4_PS_2_process;\n\n\n  \n  if_bitconcat_aExponent_aMantiss_1_out1 <= Delay1_PS_2_out1 WHEN Delay_PS_2_out1 = '0' ELSE\n      Delay4_PS_2_out1;\n\n  Bit_Concat1_out1 <= if_Exponent_0_cfType_Exp_out1 & if_bitconcat_aExponent_aMantiss_1_out1;\n\n  alpha0_1_out1 <= to_unsigned(16#0#, 2);\n\n  Bit_Concat_out1 <= Bit_Concat1_out1 & alpha0_1_out1;\n\n  Data_Type_Conversion_out1 <= signed(resize(Bit_Concat_out1, 57));\n\n  Delay2_PS_3_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay2_PS_3_out1 <= to_signed(0, 57);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay2_PS_3_out1 <= Data_Type_Conversion_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay2_PS_3_process;\n\n\n  Delay1_PS_5_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay1_PS_5_reg <= (OTHERS => to_signed(0, 57));\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay1_PS_5_reg(0) <= Delay2_PS_3_out1;\n        Delay1_PS_5_reg(1) <= Delay1_PS_5_reg(0);\n      END IF;\n    END IF;\n  END PROCESS Delay1_PS_5_process;\n\n  Delay1_PS_5_out1 <= Delay1_PS_5_reg(1);\n\n  Delay3_PS_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay3_PS_1_out1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay3_PS_1_out1 <= bSign;\n      END IF;\n    END IF;\n  END PROCESS Delay3_PS_1_process;\n\n\n  Delay3_PS_2_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay3_PS_2_out1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay3_PS_2_out1 <= Delay3_PS_1_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay3_PS_2_process;\n\n\n  Delay6_PS_2_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay6_PS_2_reg <= (OTHERS => '0');\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay6_PS_2_reg(0) <= aSign;\n        Delay6_PS_2_reg(1) <= Delay6_PS_2_reg(0);\n      END IF;\n    END IF;\n  END PROCESS Delay6_PS_2_process;\n\n  Delay6_PS_2_out1 <= Delay6_PS_2_reg(1);\n\n  \n  if_bitconcat_aExponent_aMantiss_2_out1 <= Delay3_PS_2_out1 WHEN Delay_PS_2_out1 = '0' ELSE\n      Delay6_PS_2_out1;\n\n  \n  if_bitconcat_aExponent_aMantiss_5_out1 <= Delay6_PS_2_out1 WHEN Delay_PS_2_out1 = '0' ELSE\n      Delay3_PS_2_out1;\n\n  bitxor_out1 <= if_bitconcat_aExponent_aMantiss_2_out1 XOR if_bitconcat_aExponent_aMantiss_5_out1;\n\n  Delay10_PS_3_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay10_PS_3_out1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay10_PS_3_out1 <= bitxor_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay10_PS_3_process;\n\n\n  \n  if_bitconcat_aExponent_aMantiss_3_out1 <= Delay5_PS_2_out1 WHEN Delay_PS_2_out1 = '0' ELSE\n      Delay2_PS_2_out1;\n\n  \n  Exponent_0_out1_1 <= '1' WHEN if_bitconcat_aExponent_aMantiss_3_out1 = to_unsigned(16#000#, 11) ELSE\n      '0';\n\n  \n  exp_b_cfType_Exponent_Inf_o_out1 <= '1' WHEN if_bitconcat_aExponent_aMantiss_3_out1 = to_unsigned(16#7FF#, 11) ELSE\n      '0';\n\n  alpha_Exponent_0_cfType_Exp_out1_1 <= Exponent_0_out1_1 OR exp_b_cfType_Exponent_Inf_o_out1;\n\n  alpha1_out1_1 <= '1';\n\n  alpha0_out1_1 <= '0';\n\n  \n  if_Exponent_0_cfType_Exp_out1_1 <= alpha1_out1_1 WHEN alpha_Exponent_0_cfType_Exp_out1_1 = '0' ELSE\n      alpha0_out1_1;\n\n  \n  if_bitconcat_aExponent_aMantiss_4_out1 <= Delay4_PS_2_out1 WHEN Delay_PS_2_out1 = '0' ELSE\n      Delay1_PS_2_out1;\n\n  Bit_Concat1_out1_1 <= if_Exponent_0_cfType_Exp_out1_1 & if_bitconcat_aExponent_aMantiss_4_out1;\n\n  alpha0_1_out1_1 <= to_unsigned(16#0#, 2);\n\n  Bit_Concat_out1_1 <= Bit_Concat1_out1_1 & alpha0_1_out1_1;\n\n  Data_Type_Conversion_out1_1 <= signed(resize(Bit_Concat_out1_1, 57));\n\n  Delay2_PS_3_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay2_PS_3_out1_1 <= to_signed(0, 57);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay2_PS_3_out1_1 <= Data_Type_Conversion_out1_1;\n      END IF;\n    END IF;\n  END PROCESS Delay2_PS_3_1_process;\n\n\n  alpha_mant_b_ext_in0 <=  - (resize(Delay2_PS_3_out1_1, 58));\n  alpha_mant_b_ext_out1 <= alpha_mant_b_ext_in0(56 DOWNTO 0);\n\n  \n  if_opp_Sign_out1 <= Delay2_PS_3_out1_1 WHEN Delay10_PS_3_out1 = '0' ELSE\n      alpha_mant_b_ext_out1;\n\n  Delay6_PS_4_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay6_PS_4_out1 <= to_signed(0, 57);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay6_PS_4_out1 <= if_opp_Sign_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay6_PS_4_process;\n\n\n  C_out1_1 <= to_unsigned(16#001#, 11);\n\n  \n  if_Exponent_0_out1_1 <= if_bitconcat_aExponent_aMantiss_3_out1 WHEN Exponent_0_out1_1 = '0' ELSE\n      C_out1_1;\n\n  Delay1_PS_3_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay1_PS_3_out1_1 <= to_unsigned(16#000#, 11);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay1_PS_3_out1_1 <= if_Exponent_0_out1_1;\n      END IF;\n    END IF;\n  END PROCESS Delay1_PS_3_1_process;\n\n\n  storedInteger_exp_a_cor_sto_sub_cast <= signed(resize(Delay1_PS_3_out1, 12));\n  storedInteger_exp_a_cor_sto_sub_cast_1 <= signed(resize(Delay1_PS_3_out1_1, 12));\n  storedInteger_exp_a_cor_sto_out1 <= storedInteger_exp_a_cor_sto_sub_cast - storedInteger_exp_a_cor_sto_sub_cast_1;\n\n  Bit_Slice2_out1 <= unsigned(storedInteger_exp_a_cor_sto_out1(10 DOWNTO 6));\n\n  \n  Compare_To_Zero_out1 <= '1' WHEN Bit_Slice2_out1 = to_unsigned(16#00#, 5) ELSE\n      '0';\n\n  Constant_out1 <= to_unsigned(16#3F#, 6);\n\n  Bit_Slice_out1 <= unsigned(storedInteger_exp_a_cor_sto_out1(5 DOWNTO 0));\n\n  \n  if_opp_Sign_1_out1 <= Constant_out1 WHEN Compare_To_Zero_out1 = '0' ELSE\n      Bit_Slice_out1;\n\n  Delay7_PS_4_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay7_PS_4_out1 <= to_unsigned(16#00#, 6);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay7_PS_4_out1 <= if_opp_Sign_1_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay7_PS_4_process;\n\n\n  bitsra_mant_b_ext_shift_lengt_out1 <= SHIFT_RIGHT(Delay6_PS_4_out1, to_integer(Delay7_PS_4_out1));\n\n  Delay_PS_5_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay_PS_5_out1 <= to_signed(0, 57);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay_PS_5_out1 <= bitsra_mant_b_ext_shift_lengt_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay_PS_5_process;\n\n\n  mant_a_ext_mant_b_shifted_add_temp <= resize(Delay1_PS_5_out1, 58) + resize(Delay_PS_5_out1, 58);\n  mant_a_ext_mant_b_shifted_out1 <= unsigned(mant_a_ext_mant_b_shifted_add_temp(55 DOWNTO 0));\n\n  Delay_PS_6_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay_PS_6_out1 <= to_unsigned(0, 56);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay_PS_6_out1 <= mant_a_ext_mant_b_shifted_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay_PS_6_process;\n\n\n  BitSlice_out1 <= Delay_PS_6_out1(55);\n\n  Delay9_PS_8_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay9_PS_8_reg <= (OTHERS => '0');\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay9_PS_8_reg(0) <= BitSlice_out1;\n        Delay9_PS_8_reg(1) <= Delay9_PS_8_reg(0);\n      END IF;\n    END IF;\n  END PROCESS Delay9_PS_8_process;\n\n  Delay9_PS_8_out1 <= Delay9_PS_8_reg(1);\n\n  Logical_Operator_out1_1 <= exp_norm_cfType_Exponent_In_out1 AND Delay9_PS_8_out1;\n\n  Delay13_PS_9_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay13_PS_9_out1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay13_PS_9_out1 <= Logical_Operator_out1_1;\n      END IF;\n    END IF;\n  END PROCESS Delay13_PS_9_process;\n\n\n  Delay7_PS_8_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay7_PS_8_reg <= (OTHERS => to_unsigned(0, 56));\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay7_PS_8_reg(0) <= Delay_PS_6_out1;\n        Delay7_PS_8_reg(1) <= Delay7_PS_8_reg(0);\n      END IF;\n    END IF;\n  END PROCESS Delay7_PS_8_process;\n\n  Delay7_PS_8_out1 <= Delay7_PS_8_reg(1);\n\n  BitSlice3_out1 <= Delay_PS_6_out1(54 DOWNTO 0);\n\n  Bit_Slice2_out1_1 <= BitSlice3_out1(54 DOWNTO 48);\n\n  Bit_Slice15_out1 <= Bit_Slice2_out1_1(6);\n\n  Bit_Slice14_out1 <= Bit_Slice2_out1_1(5);\n\n  Bit_Slice13_out1 <= Bit_Slice2_out1_1(4);\n\n  Logical_Operator7_out1 <= Bit_Slice14_out1 OR Bit_Slice13_out1;\n\n  Logical_Operator6_out1 <= Bit_Slice15_out1 OR Logical_Operator7_out1;\n\n  Bit_Slice12_out1 <= Bit_Slice2_out1_1(3);\n\n  Bit_Slice11_out1 <= Bit_Slice2_out1_1(2);\n\n  Logical_Operator4_out1 <= Bit_Slice12_out1 OR Bit_Slice11_out1;\n\n  Bit_Slice10_out1 <= Bit_Slice2_out1_1(1);\n\n  Bit_Slice9_out1 <= Bit_Slice2_out1_1(0);\n\n  Logical_Operator14_out1 <= Bit_Slice10_out1 OR Bit_Slice9_out1;\n\n  Logical_Operator13_out1 <= Logical_Operator4_out1 OR Logical_Operator14_out1;\n\n  Logical_Operator12_out1 <= Logical_Operator6_out1 OR Logical_Operator13_out1;\n\n  Bit_Slice9_out1_1 <= BitSlice3_out1(47 DOWNTO 40);\n\n  Bit_Slice16_out1 <= Bit_Slice9_out1_1(7);\n\n  Bit_Slice15_out1_1 <= Bit_Slice9_out1_1(6);\n\n  Logical_Operator5_out1 <= Bit_Slice16_out1 OR Bit_Slice15_out1_1;\n\n  Bit_Slice14_out1_1 <= Bit_Slice9_out1_1(5);\n\n  Bit_Slice13_out1_1 <= Bit_Slice9_out1_1(4);\n\n  Logical_Operator7_out1_1 <= Bit_Slice14_out1_1 OR Bit_Slice13_out1_1;\n\n  Logical_Operator6_out1_1 <= Logical_Operator5_out1 OR Logical_Operator7_out1_1;\n\n  Bit_Slice12_out1_1 <= Bit_Slice9_out1_1(3);\n\n  Bit_Slice11_out1_1 <= Bit_Slice9_out1_1(2);\n\n  Logical_Operator4_out1_1 <= Bit_Slice12_out1_1 OR Bit_Slice11_out1_1;\n\n  Bit_Slice10_out1_1 <= Bit_Slice9_out1_1(1);\n\n  Bit_Slice9_out1_2 <= Bit_Slice9_out1_1(0);\n\n  Logical_Operator14_out1_1 <= Bit_Slice10_out1_1 OR Bit_Slice9_out1_2;\n\n  Logical_Operator13_out1_1 <= Logical_Operator4_out1_1 OR Logical_Operator14_out1_1;\n\n  Logical_Operator12_out1_1 <= Logical_Operator6_out1_1 OR Logical_Operator13_out1_1;\n\n  Bit_Slice8_out1 <= BitSlice3_out1(39 DOWNTO 32);\n\n  Bit_Slice16_out1_1 <= Bit_Slice8_out1(7);\n\n  Bit_Slice15_out1_2 <= Bit_Slice8_out1(6);\n\n  Logical_Operator5_out1_1 <= Bit_Slice16_out1_1 OR Bit_Slice15_out1_2;\n\n  Bit_Slice14_out1_2 <= Bit_Slice8_out1(5);\n\n  Bit_Slice13_out1_2 <= Bit_Slice8_out1(4);\n\n  Logical_Operator7_out1_2 <= Bit_Slice14_out1_2 OR Bit_Slice13_out1_2;\n\n  Logical_Operator6_out1_2 <= Logical_Operator5_out1_1 OR Logical_Operator7_out1_2;\n\n  Bit_Slice12_out1_2 <= Bit_Slice8_out1(3);\n\n  Bit_Slice11_out1_2 <= Bit_Slice8_out1(2);\n\n  Logical_Operator4_out1_2 <= Bit_Slice12_out1_2 OR Bit_Slice11_out1_2;\n\n  Bit_Slice10_out1_2 <= Bit_Slice8_out1(1);\n\n  Bit_Slice9_out1_3 <= Bit_Slice8_out1(0);\n\n  Logical_Operator14_out1_2 <= Bit_Slice10_out1_2 OR Bit_Slice9_out1_3;\n\n  Logical_Operator13_out1_2 <= Logical_Operator4_out1_2 OR Logical_Operator14_out1_2;\n\n  Logical_Operator12_out1_2 <= Logical_Operator6_out1_2 OR Logical_Operator13_out1_2;\n\n  Logical_Operator2_out1 <= Logical_Operator12_out1_1 OR Logical_Operator12_out1_2;\n\n  Bit_Slice7_out1 <= BitSlice3_out1(31 DOWNTO 24);\n\n  Bit_Slice16_out1_2 <= Bit_Slice7_out1(7);\n\n  Bit_Slice15_out1_3 <= Bit_Slice7_out1(6);\n\n  Logical_Operator5_out1_2 <= Bit_Slice16_out1_2 OR Bit_Slice15_out1_3;\n\n  Bit_Slice14_out1_3 <= Bit_Slice7_out1(5);\n\n  Bit_Slice13_out1_3 <= Bit_Slice7_out1(4);\n\n  Logical_Operator7_out1_3 <= Bit_Slice14_out1_3 OR Bit_Slice13_out1_3;\n\n  Logical_Operator6_out1_3 <= Logical_Operator5_out1_2 OR Logical_Operator7_out1_3;\n\n  Bit_Slice12_out1_3 <= Bit_Slice7_out1(3);\n\n  Bit_Slice11_out1_3 <= Bit_Slice7_out1(2);\n\n  Logical_Operator4_out1_3 <= Bit_Slice12_out1_3 OR Bit_Slice11_out1_3;\n\n  Bit_Slice10_out1_3 <= Bit_Slice7_out1(1);\n\n  Bit_Slice9_out1_4 <= Bit_Slice7_out1(0);\n\n  Logical_Operator14_out1_3 <= Bit_Slice10_out1_3 OR Bit_Slice9_out1_4;\n\n  Logical_Operator13_out1_3 <= Logical_Operator4_out1_3 OR Logical_Operator14_out1_3;\n\n  Logical_Operator12_out1_3 <= Logical_Operator6_out1_3 OR Logical_Operator13_out1_3;\n\n  Bit_Slice6_out1 <= BitSlice3_out1(23 DOWNTO 16);\n\n  Bit_Slice16_out1_3 <= Bit_Slice6_out1(7);\n\n  Bit_Slice15_out1_4 <= Bit_Slice6_out1(6);\n\n  Logical_Operator5_out1_3 <= Bit_Slice16_out1_3 OR Bit_Slice15_out1_4;\n\n  Bit_Slice14_out1_4 <= Bit_Slice6_out1(5);\n\n  Bit_Slice13_out1_4 <= Bit_Slice6_out1(4);\n\n  Logical_Operator7_out1_4 <= Bit_Slice14_out1_4 OR Bit_Slice13_out1_4;\n\n  Logical_Operator6_out1_4 <= Logical_Operator5_out1_3 OR Logical_Operator7_out1_4;\n\n  Bit_Slice12_out1_4 <= Bit_Slice6_out1(3);\n\n  Bit_Slice11_out1_4 <= Bit_Slice6_out1(2);\n\n  Logical_Operator4_out1_4 <= Bit_Slice12_out1_4 OR Bit_Slice11_out1_4;\n\n  Bit_Slice10_out1_4 <= Bit_Slice6_out1(1);\n\n  Bit_Slice9_out1_5 <= Bit_Slice6_out1(0);\n\n  Logical_Operator14_out1_4 <= Bit_Slice10_out1_4 OR Bit_Slice9_out1_5;\n\n  Logical_Operator13_out1_4 <= Logical_Operator4_out1_4 OR Logical_Operator14_out1_4;\n\n  Logical_Operator12_out1_4 <= Logical_Operator6_out1_4 OR Logical_Operator13_out1_4;\n\n  Bit_Slice1_out1 <= BitSlice3_out1(15 DOWNTO 8);\n\n  Bit_Slice16_out1_4 <= Bit_Slice1_out1(7);\n\n  Bit_Slice15_out1_5 <= Bit_Slice1_out1(6);\n\n  Logical_Operator5_out1_4 <= Bit_Slice16_out1_4 OR Bit_Slice15_out1_5;\n\n  Bit_Slice14_out1_5 <= Bit_Slice1_out1(5);\n\n  Bit_Slice13_out1_5 <= Bit_Slice1_out1(4);\n\n  Logical_Operator7_out1_5 <= Bit_Slice14_out1_5 OR Bit_Slice13_out1_5;\n\n  Logical_Operator6_out1_5 <= Logical_Operator5_out1_4 OR Logical_Operator7_out1_5;\n\n  Bit_Slice12_out1_5 <= Bit_Slice1_out1(3);\n\n  Bit_Slice11_out1_5 <= Bit_Slice1_out1(2);\n\n  Logical_Operator4_out1_5 <= Bit_Slice12_out1_5 OR Bit_Slice11_out1_5;\n\n  Bit_Slice10_out1_5 <= Bit_Slice1_out1(1);\n\n  Bit_Slice9_out1_6 <= Bit_Slice1_out1(0);\n\n  Logical_Operator14_out1_5 <= Bit_Slice10_out1_5 OR Bit_Slice9_out1_6;\n\n  Logical_Operator13_out1_5 <= Logical_Operator4_out1_5 OR Logical_Operator14_out1_5;\n\n  Bit_Slice4_out1 <= BitSlice3_out1(7 DOWNTO 0);\n\n  Bit_Slice8_out1_1 <= Bit_Slice4_out1(7);\n\n  Bit_Slice7_out1_1 <= Bit_Slice4_out1(6);\n\n  Logical_Operator1_out1_1 <= Bit_Slice8_out1_1 OR Bit_Slice7_out1_1;\n\n  Bit_Slice6_out1_1 <= Bit_Slice4_out1(5);\n\n  Bit_Slice5_out1 <= Bit_Slice4_out1(4);\n\n  Logical_Operator3_out1 <= Bit_Slice6_out1_1 OR Bit_Slice5_out1;\n\n  Bit_Slice3_out1 <= Bit_Slice4_out1(3);\n\n  Bit_Slice2_out1_2 <= Bit_Slice4_out1(2);\n\n  Bit_Slice1_out1_1 <= Bit_Slice4_out1(1);\n\n  Bit_Slice_out1_1 <= Bit_Slice4_out1(0);\n\n  Constant_out1_1 <= to_unsigned(16#37#, 6);\n\n  Constant1_out1 <= to_unsigned(16#36#, 6);\n\n  \n  Switch_out1 <= Constant_out1_1 WHEN Bit_Slice_out1_1 = '0' ELSE\n      Constant1_out1;\n\n  Logical_Operator_out1_2 <= Bit_Slice3_out1 OR Bit_Slice2_out1_2;\n\n  Constant2_out1 <= to_unsigned(16#35#, 6);\n\n  \n  Switch1_out1 <= Switch_out1 WHEN Bit_Slice1_out1_1 = '0' ELSE\n      Constant2_out1;\n\n  Constant3_out1 <= to_unsigned(16#34#, 6);\n\n  \n  Switch2_out1 <= Constant_out1_1 WHEN Bit_Slice2_out1_2 = '0' ELSE\n      Constant3_out1;\n\n  Constant4_out1 <= to_unsigned(16#33#, 6);\n\n  Logical_Operator2_out1_1 <= Logical_Operator1_out1_1 OR Logical_Operator3_out1;\n\n  \n  Switch3_out1 <= Switch2_out1 WHEN Bit_Slice3_out1 = '0' ELSE\n      Constant4_out1;\n\n  \n  Switch4_out1 <= Switch1_out1 WHEN Logical_Operator_out1_2 = '0' ELSE\n      Switch3_out1;\n\n  Constant5_out1 <= to_unsigned(16#32#, 6);\n\n  \n  Switch5_out1 <= Constant_out1_1 WHEN Bit_Slice5_out1 = '0' ELSE\n      Constant5_out1;\n\n  Constant6_out1 <= to_unsigned(16#31#, 6);\n\n  \n  Switch6_out1 <= Switch5_out1 WHEN Bit_Slice6_out1_1 = '0' ELSE\n      Constant6_out1;\n\n  Constant7_out1 <= to_unsigned(16#30#, 6);\n\n  \n  Switch7_out1 <= Constant_out1_1 WHEN Bit_Slice7_out1_1 = '0' ELSE\n      Constant7_out1;\n\n  Constant8_out1 <= to_unsigned(16#2F#, 6);\n\n  \n  Switch8_out1 <= Switch7_out1 WHEN Bit_Slice8_out1_1 = '0' ELSE\n      Constant8_out1;\n\n  Logical_Operator12_out1_5 <= Logical_Operator6_out1_5 OR Logical_Operator13_out1_5;\n\n  \n  Switch9_out1 <= Switch6_out1 WHEN Logical_Operator1_out1_1 = '0' ELSE\n      Switch8_out1;\n\n  \n  Switch10_out1 <= Switch4_out1 WHEN Logical_Operator2_out1_1 = '0' ELSE\n      Switch9_out1;\n\n  Constant9_out1 <= to_unsigned(16#2E#, 6);\n\n  \n  Switch11_out1 <= Constant_out1_1 WHEN Bit_Slice9_out1_6 = '0' ELSE\n      Constant9_out1;\n\n  Constant10_out1 <= to_unsigned(16#2D#, 6);\n\n  \n  Switch12_out1 <= Switch11_out1 WHEN Bit_Slice10_out1_5 = '0' ELSE\n      Constant10_out1;\n\n  Constant11_out1 <= to_unsigned(16#2C#, 6);\n\n  \n  Switch14_out1 <= Constant_out1_1 WHEN Bit_Slice11_out1_5 = '0' ELSE\n      Constant11_out1;\n\n  Constant12_out1 <= to_unsigned(16#2B#, 6);\n\n  \n  Switch15_out1 <= Switch14_out1 WHEN Bit_Slice12_out1_5 = '0' ELSE\n      Constant12_out1;\n\n  \n  Switch16_out1 <= Switch12_out1 WHEN Logical_Operator4_out1_5 = '0' ELSE\n      Switch15_out1;\n\n  Constant13_out1 <= to_unsigned(16#2A#, 6);\n\n  \n  Switch17_out1 <= Constant_out1_1 WHEN Bit_Slice13_out1_5 = '0' ELSE\n      Constant13_out1;\n\n  Constant14_out1 <= to_unsigned(16#29#, 6);\n\n  \n  Switch18_out1 <= Switch17_out1 WHEN Bit_Slice14_out1_5 = '0' ELSE\n      Constant14_out1;\n\n  Constant15_out1 <= to_unsigned(16#28#, 6);\n\n  \n  Switch19_out1 <= Constant_out1_1 WHEN Bit_Slice15_out1_5 = '0' ELSE\n      Constant15_out1;\n\n  Constant16_out1 <= to_unsigned(16#27#, 6);\n\n  \n  Switch20_out1 <= Switch19_out1 WHEN Bit_Slice16_out1_4 = '0' ELSE\n      Constant16_out1;\n\n  \n  Switch21_out1 <= Switch18_out1 WHEN Logical_Operator5_out1_4 = '0' ELSE\n      Switch20_out1;\n\n  Logical_Operator_out1_3 <= Logical_Operator12_out1_3 OR Logical_Operator12_out1_4;\n\n  \n  Switch13_out1 <= Switch16_out1 WHEN Logical_Operator6_out1_5 = '0' ELSE\n      Switch21_out1;\n\n  \n  Switch_out1_1 <= Switch10_out1 WHEN Logical_Operator12_out1_5 = '0' ELSE\n      Switch13_out1;\n\n  Constant9_out1_1 <= to_unsigned(16#26#, 6);\n\n  \n  Switch11_out1_1 <= Constant_out1_1 WHEN Bit_Slice9_out1_5 = '0' ELSE\n      Constant9_out1_1;\n\n  Constant10_out1_1 <= to_unsigned(16#25#, 6);\n\n  \n  Switch12_out1_1 <= Switch11_out1_1 WHEN Bit_Slice10_out1_4 = '0' ELSE\n      Constant10_out1_1;\n\n  Constant11_out1_1 <= to_unsigned(16#24#, 6);\n\n  \n  Switch14_out1_1 <= Constant_out1_1 WHEN Bit_Slice11_out1_4 = '0' ELSE\n      Constant11_out1_1;\n\n  Constant12_out1_1 <= to_unsigned(16#23#, 6);\n\n  \n  Switch15_out1_1 <= Switch14_out1_1 WHEN Bit_Slice12_out1_4 = '0' ELSE\n      Constant12_out1_1;\n\n  \n  Switch16_out1_1 <= Switch12_out1_1 WHEN Logical_Operator4_out1_4 = '0' ELSE\n      Switch15_out1_1;\n\n  Constant13_out1_1 <= to_unsigned(16#22#, 6);\n\n  \n  Switch17_out1_1 <= Constant_out1_1 WHEN Bit_Slice13_out1_4 = '0' ELSE\n      Constant13_out1_1;\n\n  Constant14_out1_1 <= to_unsigned(16#21#, 6);\n\n  \n  Switch18_out1_1 <= Switch17_out1_1 WHEN Bit_Slice14_out1_4 = '0' ELSE\n      Constant14_out1_1;\n\n  Constant15_out1_1 <= to_unsigned(16#20#, 6);\n\n  \n  Switch19_out1_1 <= Constant_out1_1 WHEN Bit_Slice15_out1_4 = '0' ELSE\n      Constant15_out1_1;\n\n  Constant16_out1_1 <= to_unsigned(16#1F#, 6);\n\n  \n  Switch20_out1_1 <= Switch19_out1_1 WHEN Bit_Slice16_out1_3 = '0' ELSE\n      Constant16_out1_1;\n\n  \n  Switch21_out1_1 <= Switch18_out1_1 WHEN Logical_Operator5_out1_3 = '0' ELSE\n      Switch20_out1_1;\n\n  \n  Switch13_out1_1 <= Switch16_out1_1 WHEN Logical_Operator6_out1_4 = '0' ELSE\n      Switch21_out1_1;\n\n  Constant9_out1_2 <= to_unsigned(16#1E#, 6);\n\n  \n  Switch11_out1_2 <= Constant_out1_1 WHEN Bit_Slice9_out1_4 = '0' ELSE\n      Constant9_out1_2;\n\n  Constant10_out1_2 <= to_unsigned(16#1D#, 6);\n\n  \n  Switch12_out1_2 <= Switch11_out1_2 WHEN Bit_Slice10_out1_3 = '0' ELSE\n      Constant10_out1_2;\n\n  Constant11_out1_2 <= to_unsigned(16#1C#, 6);\n\n  \n  Switch14_out1_2 <= Constant_out1_1 WHEN Bit_Slice11_out1_3 = '0' ELSE\n      Constant11_out1_2;\n\n  Constant12_out1_2 <= to_unsigned(16#1B#, 6);\n\n  \n  Switch15_out1_2 <= Switch14_out1_2 WHEN Bit_Slice12_out1_3 = '0' ELSE\n      Constant12_out1_2;\n\n  \n  Switch16_out1_2 <= Switch12_out1_2 WHEN Logical_Operator4_out1_3 = '0' ELSE\n      Switch15_out1_2;\n\n  Constant13_out1_2 <= to_unsigned(16#1A#, 6);\n\n  \n  Switch17_out1_2 <= Constant_out1_1 WHEN Bit_Slice13_out1_3 = '0' ELSE\n      Constant13_out1_2;\n\n  Constant14_out1_2 <= to_unsigned(16#19#, 6);\n\n  \n  Switch18_out1_2 <= Switch17_out1_2 WHEN Bit_Slice14_out1_3 = '0' ELSE\n      Constant14_out1_2;\n\n  Constant15_out1_2 <= to_unsigned(16#18#, 6);\n\n  \n  Switch19_out1_2 <= Constant_out1_1 WHEN Bit_Slice15_out1_3 = '0' ELSE\n      Constant15_out1_2;\n\n  Constant16_out1_2 <= to_unsigned(16#17#, 6);\n\n  \n  Switch20_out1_2 <= Switch19_out1_2 WHEN Bit_Slice16_out1_2 = '0' ELSE\n      Constant16_out1_2;\n\n  \n  Switch21_out1_2 <= Switch18_out1_2 WHEN Logical_Operator5_out1_2 = '0' ELSE\n      Switch20_out1_2;\n\n  \n  Switch13_out1_2 <= Switch16_out1_2 WHEN Logical_Operator6_out1_3 = '0' ELSE\n      Switch21_out1_2;\n\n  Logical_Operator3_out1_1 <= Logical_Operator12_out1 OR Logical_Operator2_out1;\n\n  \n  Switch2_out1_1 <= Switch13_out1_1 WHEN Logical_Operator12_out1_3 = '0' ELSE\n      Switch13_out1_2;\n\n  \n  Switch1_out1_1 <= Switch_out1_1 WHEN Logical_Operator_out1_3 = '0' ELSE\n      Switch2_out1_1;\n\n  Constant9_out1_3 <= to_unsigned(16#16#, 6);\n\n  \n  Switch11_out1_3 <= Constant_out1_1 WHEN Bit_Slice9_out1_3 = '0' ELSE\n      Constant9_out1_3;\n\n  Constant10_out1_3 <= to_unsigned(16#15#, 6);\n\n  \n  Switch12_out1_3 <= Switch11_out1_3 WHEN Bit_Slice10_out1_2 = '0' ELSE\n      Constant10_out1_3;\n\n  Constant11_out1_3 <= to_unsigned(16#14#, 6);\n\n  \n  Switch14_out1_3 <= Constant_out1_1 WHEN Bit_Slice11_out1_2 = '0' ELSE\n      Constant11_out1_3;\n\n  Constant12_out1_3 <= to_unsigned(16#13#, 6);\n\n  \n  Switch15_out1_3 <= Switch14_out1_3 WHEN Bit_Slice12_out1_2 = '0' ELSE\n      Constant12_out1_3;\n\n  \n  Switch16_out1_3 <= Switch12_out1_3 WHEN Logical_Operator4_out1_2 = '0' ELSE\n      Switch15_out1_3;\n\n  Constant13_out1_3 <= to_unsigned(16#12#, 6);\n\n  \n  Switch17_out1_3 <= Constant_out1_1 WHEN Bit_Slice13_out1_2 = '0' ELSE\n      Constant13_out1_3;\n\n  Constant14_out1_3 <= to_unsigned(16#11#, 6);\n\n  \n  Switch18_out1_3 <= Switch17_out1_3 WHEN Bit_Slice14_out1_2 = '0' ELSE\n      Constant14_out1_3;\n\n  Constant15_out1_3 <= to_unsigned(16#10#, 6);\n\n  \n  Switch19_out1_3 <= Constant_out1_1 WHEN Bit_Slice15_out1_2 = '0' ELSE\n      Constant15_out1_3;\n\n  Constant16_out1_3 <= to_unsigned(16#0F#, 6);\n\n  \n  Switch20_out1_3 <= Switch19_out1_3 WHEN Bit_Slice16_out1_1 = '0' ELSE\n      Constant16_out1_3;\n\n  \n  Switch21_out1_3 <= Switch18_out1_3 WHEN Logical_Operator5_out1_1 = '0' ELSE\n      Switch20_out1_3;\n\n  \n  Switch13_out1_3 <= Switch16_out1_3 WHEN Logical_Operator6_out1_2 = '0' ELSE\n      Switch21_out1_3;\n\n  Constant9_out1_4 <= to_unsigned(16#0E#, 6);\n\n  \n  Switch11_out1_4 <= Constant_out1_1 WHEN Bit_Slice9_out1_2 = '0' ELSE\n      Constant9_out1_4;\n\n  Constant10_out1_4 <= to_unsigned(16#0D#, 6);\n\n  \n  Switch12_out1_4 <= Switch11_out1_4 WHEN Bit_Slice10_out1_1 = '0' ELSE\n      Constant10_out1_4;\n\n  Constant11_out1_4 <= to_unsigned(16#0C#, 6);\n\n  \n  Switch14_out1_4 <= Constant_out1_1 WHEN Bit_Slice11_out1_1 = '0' ELSE\n      Constant11_out1_4;\n\n  Constant12_out1_4 <= to_unsigned(16#0B#, 6);\n\n  \n  Switch15_out1_4 <= Switch14_out1_4 WHEN Bit_Slice12_out1_1 = '0' ELSE\n      Constant12_out1_4;\n\n  \n  Switch16_out1_4 <= Switch12_out1_4 WHEN Logical_Operator4_out1_1 = '0' ELSE\n      Switch15_out1_4;\n\n  Constant13_out1_4 <= to_unsigned(16#0A#, 6);\n\n  \n  Switch17_out1_4 <= Constant_out1_1 WHEN Bit_Slice13_out1_1 = '0' ELSE\n      Constant13_out1_4;\n\n  Constant14_out1_4 <= to_unsigned(16#09#, 6);\n\n  \n  Switch18_out1_4 <= Switch17_out1_4 WHEN Bit_Slice14_out1_1 = '0' ELSE\n      Constant14_out1_4;\n\n  Constant15_out1_4 <= to_unsigned(16#08#, 6);\n\n  \n  Switch19_out1_4 <= Constant_out1_1 WHEN Bit_Slice15_out1_1 = '0' ELSE\n      Constant15_out1_4;\n\n  Constant16_out1_4 <= to_unsigned(16#07#, 6);\n\n  \n  Switch20_out1_4 <= Switch19_out1_4 WHEN Bit_Slice16_out1 = '0' ELSE\n      Constant16_out1_4;\n\n  \n  Switch21_out1_4 <= Switch18_out1_4 WHEN Logical_Operator5_out1 = '0' ELSE\n      Switch20_out1_4;\n\n  \n  Switch13_out1_4 <= Switch16_out1_4 WHEN Logical_Operator6_out1_1 = '0' ELSE\n      Switch21_out1_4;\n\n  \n  Switch3_out1_1 <= Switch13_out1_3 WHEN Logical_Operator12_out1_1 = '0' ELSE\n      Switch13_out1_4;\n\n  Constant9_out1_5 <= to_unsigned(16#06#, 6);\n\n  \n  Switch11_out1_5 <= Constant_out1_1 WHEN Bit_Slice9_out1 = '0' ELSE\n      Constant9_out1_5;\n\n  Constant10_out1_5 <= to_unsigned(16#05#, 6);\n\n  \n  Switch12_out1_5 <= Switch11_out1_5 WHEN Bit_Slice10_out1 = '0' ELSE\n      Constant10_out1_5;\n\n  Constant11_out1_5 <= to_unsigned(16#04#, 6);\n\n  \n  Switch14_out1_5 <= Constant_out1_1 WHEN Bit_Slice11_out1 = '0' ELSE\n      Constant11_out1_5;\n\n  Constant12_out1_5 <= to_unsigned(16#03#, 6);\n\n  \n  Switch15_out1_5 <= Switch14_out1_5 WHEN Bit_Slice12_out1 = '0' ELSE\n      Constant12_out1_5;\n\n  \n  Switch16_out1_5 <= Switch12_out1_5 WHEN Logical_Operator4_out1 = '0' ELSE\n      Switch15_out1_5;\n\n  Constant13_out1_5 <= to_unsigned(16#02#, 6);\n\n  \n  Switch17_out1_5 <= Constant_out1_1 WHEN Bit_Slice13_out1 = '0' ELSE\n      Constant13_out1_5;\n\n  Constant14_out1_5 <= to_unsigned(16#01#, 6);\n\n  \n  Switch18_out1_5 <= Switch17_out1_5 WHEN Bit_Slice14_out1 = '0' ELSE\n      Constant14_out1_5;\n\n  Constant15_out1_5 <= to_unsigned(16#00#, 6);\n\n  \n  Switch19_out1_5 <= Constant_out1_1 WHEN Bit_Slice15_out1 = '0' ELSE\n      Constant15_out1_5;\n\n  \n  Switch21_out1_5 <= Switch18_out1_5 WHEN Bit_Slice15_out1 = '0' ELSE\n      Switch19_out1_5;\n\n  \n  Switch13_out1_5 <= Switch16_out1_5 WHEN Logical_Operator6_out1 = '0' ELSE\n      Switch21_out1_5;\n\n  \n  Switch5_out1_1 <= Switch3_out1_1 WHEN Logical_Operator12_out1 = '0' ELSE\n      Switch13_out1_5;\n\n  \n  Switch6_out1_1 <= Switch1_out1_1 WHEN Logical_Operator3_out1_1 = '0' ELSE\n      Switch5_out1_1;\n\n  Delay_PS_7_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay_PS_7_out1 <= to_unsigned(16#00#, 6);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay_PS_7_out1 <= Switch6_out1_1;\n      END IF;\n    END IF;\n  END PROCESS Delay_PS_7_process;\n\n\n  Bit_Slice_out1_2 <= Delay2_PS_7_out1(5 DOWNTO 0);\n\n  \n  shift_length_exp_a_cor_out1 <= '1' WHEN Delay_PS_7_out1 >= Bit_Slice_out1_2 ELSE\n      '0';\n\n  Bit_Slice1_out1_2 <= Delay2_PS_7_out1(10 DOWNTO 6);\n\n  \n  Compare_To_Zero_out1_1 <= '1' WHEN Bit_Slice1_out1_2 = to_unsigned(16#00#, 5) ELSE\n      '0';\n\n  Logical_Operator1_out1_2 <= shift_length_exp_a_cor_out1 AND Compare_To_Zero_out1_1;\n\n  C1_out1 <= to_unsigned(16#01#, 8);\n\n  exp_a_cor_1_out1 <= Bit_Slice_out1_2 - resize(C1_out1, 6);\n\n  \n  if_shift_length_exp_a_cor_1_out1 <= Delay_PS_7_out1 WHEN Logical_Operator1_out1_2 = '0' ELSE\n      exp_a_cor_1_out1;\n\n  Delay6_PS_8_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay6_PS_8_out1 <= to_unsigned(16#00#, 6);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay6_PS_8_out1 <= if_shift_length_exp_a_cor_1_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay6_PS_8_process;\n\n\n  bitsll_Sum_shift_length_out1 <= Delay7_PS_8_out1 sll to_integer(Delay6_PS_8_out1);\n\n  bitsrl_Sum_1_out1 <= Delay7_PS_8_out1 srl 1;\n\n  \n  if_bitget_Sum_Sum_WordLength_out1 <= bitsll_Sum_shift_length_out1 WHEN Delay9_PS_8_out1 = '0' ELSE\n      bitsrl_Sum_1_out1;\n\n  Delay15_PS_9_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay15_PS_9_out1 <= to_unsigned(0, 56);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay15_PS_9_out1 <= if_bitget_Sum_Sum_WordLength_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay15_PS_9_process;\n\n\n  C5_out1 <= to_unsigned(0, 56);\n\n  \n  if_exp_norm_cfType_Exponent_I_out1 <= Delay15_PS_9_out1 WHEN Delay13_PS_9_out1 = '0' ELSE\n      C5_out1;\n\n  BitSlice6_out1 <= if_exp_norm_cfType_Exponent_I_out1(53 DOWNTO 1);\n\n  BitSlice5_out1 <= if_exp_norm_cfType_Exponent_I_out1(0);\n\n  Bit_Slice1_out1_3 <= Delay6_PS_4_out1(56);\n\n  Logical_Operator_out1_4 <=  NOT Bit_Slice1_out1_3;\n\n  Bit_Slice35_out1 <= Delay6_PS_4_out1(55);\n\n  Bit_Slice33_out1 <= unsigned(Delay6_PS_4_out1(54 DOWNTO 52));\n\n  Bit_Reduce13_out1 <= (Bit_Slice33_out1(2) OR Bit_Slice33_out1(1) OR Bit_Slice33_out1(0));\n\n  Bit_Slice32_out1 <= unsigned(Delay6_PS_4_out1(51 DOWNTO 48));\n\n  Bit_Reduce12_out1 <= (Bit_Slice32_out1(3) OR Bit_Slice32_out1(2) OR Bit_Slice32_out1(1) OR Bit_Slice32_out1(0));\n\n  Bit_Slice30_out1 <= unsigned(Delay6_PS_4_out1(47 DOWNTO 44));\n\n  Bit_Reduce11_out1 <= (Bit_Slice30_out1(3) OR Bit_Slice30_out1(2) OR Bit_Slice30_out1(1) OR Bit_Slice30_out1(0));\n\n  Bit_Slice24_out1 <= unsigned(Delay6_PS_4_out1(43 DOWNTO 40));\n\n  Bit_Reduce10_out1 <= (Bit_Slice24_out1(3) OR Bit_Slice24_out1(2) OR Bit_Slice24_out1(1) OR Bit_Slice24_out1(0));\n\n  Bit_Slice28_out1 <= unsigned(Delay6_PS_4_out1(39 DOWNTO 36));\n\n  Bit_Reduce9_out1 <= (Bit_Slice28_out1(3) OR Bit_Slice28_out1(2) OR Bit_Slice28_out1(1) OR Bit_Slice28_out1(0));\n\n  Bit_Slice22_out1 <= unsigned(Delay6_PS_4_out1(35 DOWNTO 32));\n\n  Bit_Reduce8_out1 <= (Bit_Slice22_out1(3) OR Bit_Slice22_out1(2) OR Bit_Slice22_out1(1) OR Bit_Slice22_out1(0));\n\n  Bit_Slice20_out1 <= unsigned(Delay6_PS_4_out1(31 DOWNTO 28));\n\n  Bit_Reduce7_out1 <= (Bit_Slice20_out1(3) OR Bit_Slice20_out1(2) OR Bit_Slice20_out1(1) OR Bit_Slice20_out1(0));\n\n  Bit_Slice16_out1_5 <= unsigned(Delay6_PS_4_out1(27 DOWNTO 24));\n\n  Bit_Reduce6_out1 <= (Bit_Slice16_out1_5(3) OR Bit_Slice16_out1_5(2) OR Bit_Slice16_out1_5(1) OR Bit_Slice16_out1_5(0));\n\n  Bit_Slice14_out1_6 <= unsigned(Delay6_PS_4_out1(23 DOWNTO 20));\n\n  Bit_Reduce5_out1 <= (Bit_Slice14_out1_6(3) OR Bit_Slice14_out1_6(2) OR Bit_Slice14_out1_6(1) OR Bit_Slice14_out1_6(0));\n\n  Bit_Slice18_out1 <= unsigned(Delay6_PS_4_out1(19 DOWNTO 16));\n\n  Bit_Reduce4_out1 <= (Bit_Slice18_out1(3) OR Bit_Slice18_out1(2) OR Bit_Slice18_out1(1) OR Bit_Slice18_out1(0));\n\n  Bit_Slice12_out1_6 <= unsigned(Delay6_PS_4_out1(15 DOWNTO 12));\n\n  Bit_Reduce3_out1 <= (Bit_Slice12_out1_6(3) OR Bit_Slice12_out1_6(2) OR Bit_Slice12_out1_6(1) OR Bit_Slice12_out1_6(0));\n\n  Bit_Slice10_out1_6 <= unsigned(Delay6_PS_4_out1(11 DOWNTO 8));\n\n  Bit_Reduce2_out1 <= (Bit_Slice10_out1_6(3) OR Bit_Slice10_out1_6(2) OR Bit_Slice10_out1_6(1) OR Bit_Slice10_out1_6(0));\n\n  Bit_Slice8_out1_2 <= unsigned(Delay6_PS_4_out1(7 DOWNTO 4));\n\n  Bit_Reduce1_out1 <= (Bit_Slice8_out1_2(3) OR Bit_Slice8_out1_2(2) OR Bit_Slice8_out1_2(1) OR Bit_Slice8_out1_2(0));\n\n  Bit_Slice6_out1_2 <= unsigned(Delay6_PS_4_out1(3 DOWNTO 0));\n\n  Bit_Reduce_out1 <= (Bit_Slice6_out1_2(3) OR Bit_Slice6_out1_2(2) OR Bit_Slice6_out1_2(1) OR Bit_Slice6_out1_2(0));\n\n  Logical_Operator1_out1_3 <= Bit_Reduce1_out1 OR Bit_Reduce_out1;\n\n  Logical_Operator2_out1_2 <= Bit_Reduce2_out1 OR Logical_Operator1_out1_3;\n\n  Logical_Operator3_out1_2 <= Bit_Reduce3_out1 OR Logical_Operator2_out1_2;\n\n  Logical_Operator4_out1_6 <= Bit_Reduce4_out1 OR Logical_Operator3_out1_2;\n\n  Logical_Operator5_out1_5 <= Bit_Reduce5_out1 OR Logical_Operator4_out1_6;\n\n  Logical_Operator6_out1_6 <= Bit_Reduce6_out1 OR Logical_Operator5_out1_5;\n\n  Logical_Operator7_out1_6 <= Bit_Reduce7_out1 OR Logical_Operator6_out1_6;\n\n  Logical_Operator8_out1 <= Bit_Reduce8_out1 OR Logical_Operator7_out1_6;\n\n  Logical_Operator9_out1 <= Bit_Reduce9_out1 OR Logical_Operator8_out1;\n\n  Logical_Operator10_out1 <= Bit_Reduce10_out1 OR Logical_Operator9_out1;\n\n  Logical_Operator12_out1_6 <= Bit_Reduce11_out1 OR Logical_Operator10_out1;\n\n  Logical_Operator13_out1_6 <= Bit_Reduce12_out1 OR Logical_Operator12_out1_6;\n\n  Logical_Operator14_out1_6 <= Bit_Reduce13_out1 OR Logical_Operator13_out1_6;\n\n  Logical_Operator11_out1 <= Bit_Slice35_out1 OR Logical_Operator14_out1_6;\n\n  Logical_Operator_out1_5 <= Logical_Operator_out1_4 AND Logical_Operator11_out1;\n\n  Bit_Slice1_out1_4 <= Delay7_PS_4_out1(2);\n\n  Logical_Operator2_out1_3 <= Logical_Operator_out1_5 AND Bit_Slice1_out1_4;\n\n  Bit_Slice5_out1_1 <= Delay7_PS_4_out1(0);\n\n  Logical_Operator2_out1_4 <=  NOT Bit_Slice5_out1_1;\n\n  Bit_Slice2_out1_3 <= Delay7_PS_4_out1(1);\n\n  Logical_Operator_out1_6 <=  NOT Bit_Slice2_out1_3;\n\n  Logical_Operator1_out1_4 <= Logical_Operator2_out1_4 AND Logical_Operator_out1_6;\n\n  \n  Switch_out1_2 <= Logical_Operator_out1_5 WHEN Logical_Operator1_out1_4 = '0' ELSE\n      Logical_Operator11_out1;\n\n  Logical_Operator1_out1_5 <= Logical_Operator2_out1_3 OR Switch_out1_2;\n\n  Bit_Slice3_out1_1 <= Delay7_PS_4_out1(3);\n\n  Bit_Slice2_out1_4 <= Bit_Slice33_out1(2);\n\n  Logical_Operator2_out1_5 <= Bit_Slice2_out1_4 AND Bit_Slice5_out1_1;\n\n  Bit_Slice1_out1_5 <= Bit_Slice33_out1(1);\n\n  Logical_Operator1_out1_6 <= Logical_Operator2_out1_5 OR Bit_Slice1_out1_5;\n\n  Logical_Operator4_out1_7 <= Logical_Operator1_out1_6 AND Bit_Slice2_out1_3;\n\n  Bit_Slice_out1_3 <= Bit_Slice33_out1(0);\n\n  Logical_Operator7_out1_7 <= Bit_Slice5_out1_1 OR Bit_Slice2_out1_3;\n\n  Logical_Operator3_out1_3 <= Bit_Slice_out1_3 AND Logical_Operator7_out1_7;\n\n  Logical_Operator6_out1_7 <= Logical_Operator3_out1_3 OR Logical_Operator13_out1_6;\n\n  Logical_Operator5_out1_6 <= Logical_Operator4_out1_7 OR Logical_Operator6_out1_7;\n\n  Bit_Slice31_out1 <= unsigned(Delay6_PS_4_out1(50 DOWNTO 48));\n\n  Bit_Slice2_out1_5 <= Bit_Slice31_out1(2);\n\n  Logical_Operator2_out1_6 <= Bit_Slice2_out1_5 AND Bit_Slice5_out1_1;\n\n  Bit_Slice1_out1_6 <= Bit_Slice31_out1(1);\n\n  Logical_Operator1_out1_7 <= Logical_Operator2_out1_6 OR Bit_Slice1_out1_6;\n\n  Logical_Operator4_out1_8 <= Logical_Operator1_out1_7 AND Bit_Slice2_out1_3;\n\n  Bit_Slice_out1_4 <= Bit_Slice31_out1(0);\n\n  Logical_Operator7_out1_8 <= Bit_Slice5_out1_1 OR Bit_Slice2_out1_3;\n\n  Logical_Operator3_out1_4 <= Bit_Slice_out1_4 AND Logical_Operator7_out1_8;\n\n  Logical_Operator4_out1_9 <= Logical_Operator1_out1_5 AND Bit_Slice3_out1_1;\n\n  Logical_Operator3_out1_5 <= Logical_Operator5_out1_6 AND Bit_Slice1_out1_4;\n\n  Logical_Operator6_out1_8 <= Logical_Operator3_out1_4 OR Logical_Operator12_out1_6;\n\n  Logical_Operator5_out1_7 <= Logical_Operator4_out1_8 OR Logical_Operator6_out1_8;\n\n  Logical_Operator6_out1_9 <= Logical_Operator3_out1_5 OR Logical_Operator5_out1_7;\n\n  Logical_Operator5_out1_8 <= Logical_Operator4_out1_9 OR Logical_Operator6_out1_9;\n\n  Bit_Slice4_out1_1 <= Delay7_PS_4_out1(4);\n\n  Bit_Slice25_out1 <= unsigned(Delay6_PS_4_out1(46 DOWNTO 44));\n\n  Bit_Slice2_out1_6 <= Bit_Slice25_out1(2);\n\n  Logical_Operator2_out1_7 <= Bit_Slice2_out1_6 AND Bit_Slice5_out1_1;\n\n  Bit_Slice1_out1_7 <= Bit_Slice25_out1(1);\n\n  Logical_Operator1_out1_8 <= Logical_Operator2_out1_7 OR Bit_Slice1_out1_7;\n\n  Logical_Operator4_out1_10 <= Logical_Operator1_out1_8 AND Bit_Slice2_out1_3;\n\n  Bit_Slice_out1_5 <= Bit_Slice25_out1(0);\n\n  Logical_Operator7_out1_9 <= Bit_Slice5_out1_1 OR Bit_Slice2_out1_3;\n\n  Logical_Operator3_out1_6 <= Bit_Slice_out1_5 AND Logical_Operator7_out1_9;\n\n  Logical_Operator6_out1_10 <= Logical_Operator3_out1_6 OR Logical_Operator10_out1;\n\n  Logical_Operator5_out1_9 <= Logical_Operator4_out1_10 OR Logical_Operator6_out1_10;\n\n  Bit_Slice29_out1 <= unsigned(Delay6_PS_4_out1(42 DOWNTO 40));\n\n  Bit_Slice2_out1_7 <= Bit_Slice29_out1(2);\n\n  Logical_Operator2_out1_8 <= Bit_Slice2_out1_7 AND Bit_Slice5_out1_1;\n\n  Bit_Slice1_out1_8 <= Bit_Slice29_out1(1);\n\n  Logical_Operator1_out1_9 <= Logical_Operator2_out1_8 OR Bit_Slice1_out1_8;\n\n  Logical_Operator4_out1_11 <= Logical_Operator1_out1_9 AND Bit_Slice2_out1_3;\n\n  Bit_Slice_out1_6 <= Bit_Slice29_out1(0);\n\n  Logical_Operator7_out1_10 <= Bit_Slice5_out1_1 OR Bit_Slice2_out1_3;\n\n  Logical_Operator3_out1_7 <= Bit_Slice_out1_6 AND Logical_Operator7_out1_10;\n\n  Logical_Operator2_out1_9 <= Logical_Operator5_out1_9 AND Bit_Slice1_out1_4;\n\n  Logical_Operator6_out1_11 <= Logical_Operator3_out1_7 OR Logical_Operator9_out1;\n\n  Logical_Operator5_out1_10 <= Logical_Operator4_out1_11 OR Logical_Operator6_out1_11;\n\n  Logical_Operator1_out1_10 <= Logical_Operator2_out1_9 OR Logical_Operator5_out1_10;\n\n  Bit_Slice23_out1 <= unsigned(Delay6_PS_4_out1(38 DOWNTO 36));\n\n  Bit_Slice2_out1_8 <= Bit_Slice23_out1(2);\n\n  Logical_Operator2_out1_10 <= Bit_Slice2_out1_8 AND Bit_Slice5_out1_1;\n\n  Bit_Slice1_out1_9 <= Bit_Slice23_out1(1);\n\n  Logical_Operator1_out1_11 <= Logical_Operator2_out1_10 OR Bit_Slice1_out1_9;\n\n  Logical_Operator4_out1_12 <= Logical_Operator1_out1_11 AND Bit_Slice2_out1_3;\n\n  Bit_Slice_out1_7 <= Bit_Slice23_out1(0);\n\n  Logical_Operator7_out1_11 <= Bit_Slice5_out1_1 OR Bit_Slice2_out1_3;\n\n  Logical_Operator3_out1_8 <= Bit_Slice_out1_7 AND Logical_Operator7_out1_11;\n\n  Logical_Operator6_out1_12 <= Logical_Operator3_out1_8 OR Logical_Operator8_out1;\n\n  Logical_Operator5_out1_11 <= Logical_Operator4_out1_12 OR Logical_Operator6_out1_12;\n\n  Bit_Slice21_out1 <= unsigned(Delay6_PS_4_out1(34 DOWNTO 32));\n\n  Bit_Slice2_out1_9 <= Bit_Slice21_out1(2);\n\n  Logical_Operator2_out1_11 <= Bit_Slice2_out1_9 AND Bit_Slice5_out1_1;\n\n  Bit_Slice1_out1_10 <= Bit_Slice21_out1(1);\n\n  Logical_Operator1_out1_12 <= Logical_Operator2_out1_11 OR Bit_Slice1_out1_10;\n\n  Logical_Operator4_out1_13 <= Logical_Operator1_out1_12 AND Bit_Slice2_out1_3;\n\n  Bit_Slice_out1_8 <= Bit_Slice21_out1(0);\n\n  Logical_Operator7_out1_12 <= Bit_Slice5_out1_1 OR Bit_Slice2_out1_3;\n\n  Logical_Operator3_out1_9 <= Bit_Slice_out1_8 AND Logical_Operator7_out1_12;\n\n  Logical_Operator2_out1_12 <= Logical_Operator5_out1_8 AND Bit_Slice4_out1_1;\n\n  Logical_Operator4_out1_14 <= Logical_Operator1_out1_10 AND Bit_Slice3_out1_1;\n\n  Logical_Operator3_out1_10 <= Logical_Operator5_out1_11 AND Bit_Slice1_out1_4;\n\n  Logical_Operator6_out1_13 <= Logical_Operator3_out1_9 OR Logical_Operator7_out1_6;\n\n  Logical_Operator5_out1_12 <= Logical_Operator4_out1_13 OR Logical_Operator6_out1_13;\n\n  Logical_Operator6_out1_14 <= Logical_Operator3_out1_10 OR Logical_Operator5_out1_12;\n\n  Logical_Operator5_out1_13 <= Logical_Operator4_out1_14 OR Logical_Operator6_out1_14;\n\n  Logical_Operator1_out1_13 <= Logical_Operator2_out1_12 OR Logical_Operator5_out1_13;\n\n  Bit_Slice17_out1 <= unsigned(Delay6_PS_4_out1(30 DOWNTO 28));\n\n  Bit_Slice2_out1_10 <= Bit_Slice17_out1(2);\n\n  Logical_Operator2_out1_13 <= Bit_Slice2_out1_10 AND Bit_Slice5_out1_1;\n\n  Bit_Slice1_out1_11 <= Bit_Slice17_out1(1);\n\n  Logical_Operator1_out1_14 <= Logical_Operator2_out1_13 OR Bit_Slice1_out1_11;\n\n  Logical_Operator4_out1_15 <= Logical_Operator1_out1_14 AND Bit_Slice2_out1_3;\n\n  Bit_Slice_out1_9 <= Bit_Slice17_out1(0);\n\n  Logical_Operator7_out1_13 <= Bit_Slice5_out1_1 OR Bit_Slice2_out1_3;\n\n  Logical_Operator3_out1_11 <= Bit_Slice_out1_9 AND Logical_Operator7_out1_13;\n\n  Logical_Operator6_out1_15 <= Logical_Operator3_out1_11 OR Logical_Operator6_out1_6;\n\n  Logical_Operator5_out1_14 <= Logical_Operator4_out1_15 OR Logical_Operator6_out1_15;\n\n  Bit_Slice15_out1_6 <= unsigned(Delay6_PS_4_out1(26 DOWNTO 24));\n\n  Bit_Slice2_out1_11 <= Bit_Slice15_out1_6(2);\n\n  Logical_Operator2_out1_14 <= Bit_Slice2_out1_11 AND Bit_Slice5_out1_1;\n\n  Bit_Slice1_out1_12 <= Bit_Slice15_out1_6(1);\n\n  Logical_Operator1_out1_15 <= Logical_Operator2_out1_14 OR Bit_Slice1_out1_12;\n\n  Logical_Operator4_out1_16 <= Logical_Operator1_out1_15 AND Bit_Slice2_out1_3;\n\n  Bit_Slice_out1_10 <= Bit_Slice15_out1_6(0);\n\n  Logical_Operator7_out1_14 <= Bit_Slice5_out1_1 OR Bit_Slice2_out1_3;\n\n  Logical_Operator3_out1_12 <= Bit_Slice_out1_10 AND Logical_Operator7_out1_14;\n\n  Logical_Operator2_out1_15 <= Logical_Operator5_out1_14 AND Bit_Slice1_out1_4;\n\n  Logical_Operator6_out1_16 <= Logical_Operator3_out1_12 OR Logical_Operator5_out1_5;\n\n  Logical_Operator5_out1_15 <= Logical_Operator4_out1_16 OR Logical_Operator6_out1_16;\n\n  Logical_Operator1_out1_16 <= Logical_Operator2_out1_15 OR Logical_Operator5_out1_15;\n\n  Bit_Slice19_out1 <= unsigned(Delay6_PS_4_out1(22 DOWNTO 20));\n\n  Bit_Slice2_out1_12 <= Bit_Slice19_out1(2);\n\n  Logical_Operator2_out1_16 <= Bit_Slice2_out1_12 AND Bit_Slice5_out1_1;\n\n  Bit_Slice1_out1_13 <= Bit_Slice19_out1(1);\n\n  Logical_Operator1_out1_17 <= Logical_Operator2_out1_16 OR Bit_Slice1_out1_13;\n\n  Logical_Operator4_out1_17 <= Logical_Operator1_out1_17 AND Bit_Slice2_out1_3;\n\n  Bit_Slice_out1_11 <= Bit_Slice19_out1(0);\n\n  Logical_Operator7_out1_15 <= Bit_Slice5_out1_1 OR Bit_Slice2_out1_3;\n\n  Logical_Operator3_out1_13 <= Bit_Slice_out1_11 AND Logical_Operator7_out1_15;\n\n  Logical_Operator6_out1_17 <= Logical_Operator3_out1_13 OR Logical_Operator4_out1_6;\n\n  Logical_Operator5_out1_16 <= Logical_Operator4_out1_17 OR Logical_Operator6_out1_17;\n\n  Bit_Slice13_out1_6 <= unsigned(Delay6_PS_4_out1(18 DOWNTO 16));\n\n  Bit_Slice2_out1_13 <= Bit_Slice13_out1_6(2);\n\n  Logical_Operator2_out1_17 <= Bit_Slice2_out1_13 AND Bit_Slice5_out1_1;\n\n  Bit_Slice1_out1_14 <= Bit_Slice13_out1_6(1);\n\n  Logical_Operator1_out1_18 <= Logical_Operator2_out1_17 OR Bit_Slice1_out1_14;\n\n  Logical_Operator4_out1_18 <= Logical_Operator1_out1_18 AND Bit_Slice2_out1_3;\n\n  Bit_Slice_out1_12 <= Bit_Slice13_out1_6(0);\n\n  Logical_Operator7_out1_16 <= Bit_Slice5_out1_1 OR Bit_Slice2_out1_3;\n\n  Logical_Operator3_out1_14 <= Bit_Slice_out1_12 AND Logical_Operator7_out1_16;\n\n  Logical_Operator4_out1_19 <= Logical_Operator1_out1_16 AND Bit_Slice3_out1_1;\n\n  Logical_Operator3_out1_15 <= Logical_Operator5_out1_16 AND Bit_Slice1_out1_4;\n\n  Logical_Operator6_out1_18 <= Logical_Operator3_out1_14 OR Logical_Operator3_out1_2;\n\n  Logical_Operator5_out1_17 <= Logical_Operator4_out1_18 OR Logical_Operator6_out1_18;\n\n  Logical_Operator6_out1_19 <= Logical_Operator3_out1_15 OR Logical_Operator5_out1_17;\n\n  Logical_Operator5_out1_18 <= Logical_Operator4_out1_19 OR Logical_Operator6_out1_19;\n\n  Bit_Slice11_out1_6 <= unsigned(Delay6_PS_4_out1(14 DOWNTO 12));\n\n  Bit_Slice2_out1_14 <= Bit_Slice11_out1_6(2);\n\n  Logical_Operator2_out1_18 <= Bit_Slice2_out1_14 AND Bit_Slice5_out1_1;\n\n  Bit_Slice1_out1_15 <= Bit_Slice11_out1_6(1);\n\n  Logical_Operator1_out1_19 <= Logical_Operator2_out1_18 OR Bit_Slice1_out1_15;\n\n  Logical_Operator4_out1_20 <= Logical_Operator1_out1_19 AND Bit_Slice2_out1_3;\n\n  Bit_Slice_out1_13 <= Bit_Slice11_out1_6(0);\n\n  Logical_Operator7_out1_17 <= Bit_Slice5_out1_1 OR Bit_Slice2_out1_3;\n\n  Logical_Operator3_out1_16 <= Bit_Slice_out1_13 AND Logical_Operator7_out1_17;\n\n  Logical_Operator6_out1_20 <= Logical_Operator3_out1_16 OR Logical_Operator2_out1_2;\n\n  Logical_Operator5_out1_19 <= Logical_Operator4_out1_20 OR Logical_Operator6_out1_20;\n\n  Bit_Slice9_out1_7 <= unsigned(Delay6_PS_4_out1(10 DOWNTO 8));\n\n  Bit_Slice2_out1_15 <= Bit_Slice9_out1_7(2);\n\n  Logical_Operator2_out1_19 <= Bit_Slice2_out1_15 AND Bit_Slice5_out1_1;\n\n  Bit_Slice1_out1_16 <= Bit_Slice9_out1_7(1);\n\n  Logical_Operator1_out1_20 <= Logical_Operator2_out1_19 OR Bit_Slice1_out1_16;\n\n  Logical_Operator4_out1_21 <= Logical_Operator1_out1_20 AND Bit_Slice2_out1_3;\n\n  Bit_Slice_out1_14 <= Bit_Slice9_out1_7(0);\n\n  Logical_Operator7_out1_18 <= Bit_Slice5_out1_1 OR Bit_Slice2_out1_3;\n\n  Logical_Operator3_out1_17 <= Bit_Slice_out1_14 AND Logical_Operator7_out1_18;\n\n  Logical_Operator2_out1_20 <= Logical_Operator5_out1_19 AND Bit_Slice1_out1_4;\n\n  Logical_Operator6_out1_21 <= Logical_Operator3_out1_17 OR Logical_Operator1_out1_3;\n\n  Logical_Operator5_out1_20 <= Logical_Operator4_out1_21 OR Logical_Operator6_out1_21;\n\n  Logical_Operator1_out1_21 <= Logical_Operator2_out1_20 OR Logical_Operator5_out1_20;\n\n  Bit_Slice7_out1_2 <= unsigned(Delay6_PS_4_out1(6 DOWNTO 4));\n\n  Bit_Slice2_out1_16 <= Bit_Slice7_out1_2(2);\n\n  Logical_Operator2_out1_21 <= Bit_Slice2_out1_16 AND Bit_Slice5_out1_1;\n\n  Bit_Slice1_out1_17 <= Bit_Slice7_out1_2(1);\n\n  Logical_Operator1_out1_22 <= Logical_Operator2_out1_21 OR Bit_Slice1_out1_17;\n\n  Logical_Operator4_out1_22 <= Logical_Operator1_out1_22 AND Bit_Slice2_out1_3;\n\n  Bit_Slice_out1_15 <= Bit_Slice7_out1_2(0);\n\n  Logical_Operator7_out1_19 <= Bit_Slice5_out1_1 OR Bit_Slice2_out1_3;\n\n  Logical_Operator3_out1_18 <= Bit_Slice_out1_15 AND Logical_Operator7_out1_19;\n\n  Logical_Operator6_out1_22 <= Logical_Operator3_out1_18 OR Bit_Reduce_out1;\n\n  Logical_Operator5_out1_21 <= Logical_Operator4_out1_22 OR Logical_Operator6_out1_22;\n\n  Bit_Slice_out1_16 <= unsigned(Delay6_PS_4_out1(2 DOWNTO 0));\n\n  Bit_Slice2_out1_17 <= Bit_Slice_out1_16(2);\n\n  Logical_Operator2_out1_22 <= Bit_Slice2_out1_17 AND Bit_Slice5_out1_1;\n\n  Bit_Slice1_out1_18 <= Bit_Slice_out1_16(1);\n\n  Logical_Operator1_out1_23 <= Logical_Operator2_out1_22 OR Bit_Slice1_out1_18;\n\n  Bit_Slice_out1_17 <= Bit_Slice_out1_16(0);\n\n  Logical_Operator7_out1_20 <= Bit_Slice5_out1_1 OR Bit_Slice2_out1_3;\n\n  Logical_Operator3_out1_19 <= Bit_Slice_out1_17 AND Logical_Operator7_out1_20;\n\n  Bit_Slice27_out1 <= Delay7_PS_4_out1(5);\n\n  Logical_Operator4_out1_23 <= Logical_Operator1_out1_13 AND Bit_Slice27_out1;\n\n  Logical_Operator3_out1_20 <= Logical_Operator5_out1_18 AND Bit_Slice4_out1_1;\n\n  Logical_Operator4_out1_24 <= Logical_Operator1_out1_21 AND Bit_Slice3_out1_1;\n\n  Logical_Operator3_out1_21 <= Logical_Operator5_out1_21 AND Bit_Slice1_out1_4;\n\n  Logical_Operator4_out1_25 <= Logical_Operator1_out1_23 AND Bit_Slice2_out1_3;\n\n  Constant_out1_2 <= '0';\n\n  Logical_Operator6_out1_23 <= Logical_Operator3_out1_19 OR Constant_out1_2;\n\n  Logical_Operator5_out1_22 <= Logical_Operator4_out1_25 OR Logical_Operator6_out1_23;\n\n  Logical_Operator6_out1_24 <= Logical_Operator3_out1_21 OR Logical_Operator5_out1_22;\n\n  Logical_Operator5_out1_23 <= Logical_Operator4_out1_24 OR Logical_Operator6_out1_24;\n\n  Logical_Operator6_out1_25 <= Logical_Operator3_out1_20 OR Logical_Operator5_out1_23;\n\n  Logical_Operator5_out1_24 <= Logical_Operator4_out1_23 OR Logical_Operator6_out1_25;\n\n  Delay1_PS_5_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay1_PS_5_out1_1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay1_PS_5_out1_1 <= Logical_Operator5_out1_24;\n      END IF;\n    END IF;\n  END PROCESS Delay1_PS_5_1_process;\n\n\n  Delay6_PS_6_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay6_PS_6_out1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay6_PS_6_out1 <= Delay1_PS_5_out1_1;\n      END IF;\n    END IF;\n  END PROCESS Delay6_PS_6_process;\n\n\n  Delay11_PS_8_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay11_PS_8_reg <= (OTHERS => '0');\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay11_PS_8_reg(0) <= Delay6_PS_6_out1;\n        Delay11_PS_8_reg(1) <= Delay11_PS_8_reg(0);\n      END IF;\n    END IF;\n  END PROCESS Delay11_PS_8_process;\n\n  Delay11_PS_8_out1 <= Delay11_PS_8_reg(1);\n\n  BitSlice1_out1 <= Delay_PS_6_out1(0);\n\n  sticky_bitget_Sum_1_out1 <= BitSlice1_out1 OR Delay6_PS_6_out1;\n\n  Delay10_PS_8_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay10_PS_8_reg <= (OTHERS => '0');\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay10_PS_8_reg(0) <= sticky_bitget_Sum_1_out1;\n        Delay10_PS_8_reg(1) <= Delay10_PS_8_reg(0);\n      END IF;\n    END IF;\n  END PROCESS Delay10_PS_8_process;\n\n  Delay10_PS_8_out1 <= Delay10_PS_8_reg(1);\n\n  \n  if_bitget_Sum_Sum_WordLength_2_out1 <= Delay11_PS_8_out1 WHEN Delay9_PS_8_out1 = '0' ELSE\n      Delay10_PS_8_out1;\n\n  BitSlice_out1_1 <= BitSlice6_out1(0);\n\n  BitSlice1_out1_1 <= BitSlice6_out1(1);\n\n  Delay19_PS_9_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay19_PS_9_out1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay19_PS_9_out1 <= if_bitget_Sum_Sum_WordLength_2_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay19_PS_9_process;\n\n\n  sticky_bitget_Sum_1_out1_1 <= BitSlice5_out1 OR Delay19_PS_9_out1;\n\n  alpha_bitget_Mant_tmp_2_0_out1 <= BitSlice1_out1_1 OR sticky_bitget_Sum_1_out1_1;\n\n  alpha_bitget_Mant_tmp_1_0_out1 <= BitSlice_out1_1 AND alpha_bitget_Mant_tmp_2_0_out1;\n\n  alpha0_out1_2 <= '0';\n\n  BitSlice4_out1 <= BitSlice6_out1(52 DOWNTO 1);\n\n  Bit_Concat_out1_2 <= alpha0_out1_2 & BitSlice4_out1;\n\n  cast_2_like_Mant_tmp_out1 <= to_unsigned(1, 53);\n\n  Mant_tmp_cast_2_like_Man_out1 <= Bit_Concat_out1_2 + cast_2_like_Mant_tmp_out1;\n\n  \n  if_bitget_Mant_tmp_1_0_out1 <= Bit_Concat_out1_2 WHEN alpha_bitget_Mant_tmp_1_0_out1 = '0' ELSE\n      Mant_tmp_cast_2_like_Man_out1;\n\n  Delay_PS_10_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay_PS_10_out1 <= to_unsigned(0, 53);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay_PS_10_out1 <= if_bitget_Mant_tmp_1_0_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay_PS_10_process;\n\n\n  BitSlice2_out1 <= Delay_PS_10_out1(52);\n\n  BitSlice4_out1_1 <= Delay15_PS_9_out1(54);\n\n  C4_out1 <= to_unsigned(16#000#, 11);\n\n  \n  Sum_0_out1 <= '1' WHEN Delay7_PS_8_out1 = to_unsigned(0, 56) ELSE\n      '0';\n\n  exp_a_cor_shift_length_out1 <= Delay2_PS_7_out1 - resize(Delay_PS_7_out1, 11);\n\n  C2_out1 <= to_unsigned(16#001#, 11);\n\n  \n  if_shift_length_exp_a_cor_out1 <= exp_a_cor_shift_length_out1 WHEN Logical_Operator1_out1_2 = '0' ELSE\n      C2_out1;\n\n  Delay5_PS_8_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay5_PS_8_out1 <= to_unsigned(16#000#, 11);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay5_PS_8_out1 <= if_shift_length_exp_a_cor_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay5_PS_8_process;\n\n\n  BitSlice2_out1_1 <= Delay7_PS_8_out1(54);\n\n  C3_out1 <= to_unsigned(16#000#, 11);\n\n  \n  if_Sum_0_out1 <= Delay5_PS_8_out1 WHEN Sum_0_out1 = '0' ELSE\n      C3_out1;\n\n  \n  if_bitget_Sum_Sum_WordLength_1_out1 <= if_Sum_0_out1 WHEN BitSlice2_out1_1 = '0' ELSE\n      Delay8_PS_8_out1;\n\n  C_out1_2 <= to_unsigned(16#001#, 11);\n\n  exp_a_cor_1_out1_1 <= C_out1_2 + Delay8_PS_8_out1;\n\n  \n  if_bitget_Sum_Sum_WordLength_1_out1_1 <= if_bitget_Sum_Sum_WordLength_1_out1 WHEN Delay9_PS_8_out1 = '0' ELSE\n      exp_a_cor_1_out1_1;\n\n  Delay14_PS_9_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay14_PS_9_out1 <= to_unsigned(16#000#, 11);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay14_PS_9_out1 <= if_bitget_Sum_Sum_WordLength_1_out1_1;\n      END IF;\n    END IF;\n  END PROCESS Delay14_PS_9_process;\n\n\n  \n  if_bitget_Sum_Sum_WordLength_out1_1 <= C4_out1 WHEN BitSlice4_out1_1 = '0' ELSE\n      Delay14_PS_9_out1;\n\n  Delay1_PS_10_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay1_PS_10_out1 <= to_unsigned(16#000#, 11);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay1_PS_10_out1 <= if_bitget_Sum_Sum_WordLength_out1_1;\n      END IF;\n    END IF;\n  END PROCESS Delay1_PS_10_process;\n\n\n  cast_1_like_Exp_out1 <= to_unsigned(16#001#, 11);\n\n  Exp_cast_1_like_Exp_out1 <= Delay1_PS_10_out1 + cast_1_like_Exp_out1;\n\n  \n  if_bitget_Mant_tmp_Mant_tmp_Wor_out1 <= Delay1_PS_10_out1 WHEN BitSlice2_out1 = '0' ELSE\n      Exp_cast_1_like_Exp_out1;\n\n  \n  Exponent_0_out1_2 <= '1' WHEN if_bitget_Mant_tmp_Mant_tmp_Wor_out1 = to_unsigned(16#000#, 11) ELSE\n      '0';\n\n  BitSlice3_out1_1 <= Delay_PS_10_out1(51 DOWNTO 0);\n\n  \n  Mantissa_0_out1 <= '1' WHEN BitSlice3_out1_1 = to_unsigned(0, 52) ELSE\n      '0';\n\n  alpha_Exponent_0_Mantissa_out1 <= Exponent_0_out1_2 AND Mantissa_0_out1;\n\n  Constant_out1_3 <= '0';\n\n  \n  Switch_out1_3 <= alpha_Exponent_0_Mantissa_out1 WHEN Delay18_PS_7_10_out1 = '0' ELSE\n      Constant_out1_3;\n\n  Delay14_PS_7_10_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay14_PS_7_10_reg <= (OTHERS => '0');\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay14_PS_7_10_reg(0) <= if_bitconcat_aExponent_aMantiss_2_out1;\n        Delay14_PS_7_10_reg(7 DOWNTO 1) <= Delay14_PS_7_10_reg(6 DOWNTO 0);\n      END IF;\n    END IF;\n  END PROCESS Delay14_PS_7_10_process;\n\n  Delay14_PS_7_10_out1 <= Delay14_PS_7_10_reg(7);\n\n  alpha_aSign_1_bSign_1_out1 <= if_bitconcat_aExponent_aMantiss_2_out1 AND if_bitconcat_aExponent_aMantiss_5_out1;\n\n  Delay13_PS_7_10_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay13_PS_7_10_reg <= (OTHERS => '0');\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay13_PS_7_10_reg(0) <= alpha_aSign_1_bSign_1_out1;\n        Delay13_PS_7_10_reg(7 DOWNTO 1) <= Delay13_PS_7_10_reg(6 DOWNTO 0);\n      END IF;\n    END IF;\n  END PROCESS Delay13_PS_7_10_process;\n\n  Delay13_PS_7_10_out1 <= Delay13_PS_7_10_reg(7);\n\n  \n  if_Exponent_0_Mantissa_out1 <= Delay14_PS_7_10_out1 WHEN Switch_out1_3 = '0' ELSE\n      Delay13_PS_7_10_out1;\n\n  Delay6_PS_11_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay6_PS_11_out1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay6_PS_11_out1 <= if_Exponent_0_Mantissa_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay6_PS_11_process;\n\n\n  Delay15_PS_7_10_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay15_PS_7_10_reg <= (OTHERS => to_unsigned(16#000#, 11));\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay15_PS_7_10_reg(0) <= if_bitconcat_aExponent_aMantiss_out1;\n        Delay15_PS_7_10_reg(1 TO 7) <= Delay15_PS_7_10_reg(0 TO 6);\n      END IF;\n    END IF;\n  END PROCESS Delay15_PS_7_10_process;\n\n  Delay15_PS_7_10_out1 <= Delay15_PS_7_10_reg(7);\n\n  \n  if_aExponent_cfType_Exponent_out1 <= if_bitget_Mant_tmp_Mant_tmp_Wor_out1 WHEN Delay18_PS_7_10_out1 = '0' ELSE\n      Delay15_PS_7_10_out1;\n\n  Delay7_PS_11_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay7_PS_11_out1 <= to_unsigned(16#000#, 11);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay7_PS_11_out1 <= if_aExponent_cfType_Exponent_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay7_PS_11_process;\n\n\n  \n  mant_a_0_out1 <= '1' WHEN if_bitconcat_aExponent_aMantiss_1_out1 /= to_unsigned(0, 52) ELSE\n      '0';\n\n  opp_signs_exp_b_cfType_out1 <= bitxor_out1 AND exp_b_cfType_Exponent_Inf_o_out1;\n\n  alpha_mant_a_0_opp_signs_out1 <= mant_a_0_out1 OR opp_signs_exp_b_cfType_out1;\n\n  BitSet_out1 <= if_bitconcat_aExponent_aMantiss_1_out1 OR unsigned'(X\"8000000000000\");\n\n  \n  if_mant_a_0_opp_signs_out1 <= if_bitconcat_aExponent_aMantiss_1_out1 WHEN alpha_mant_a_0_opp_signs_out1 = '0' ELSE\n      BitSet_out1;\n\n  Delay2_PS_3_2_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay2_PS_3_out1_2 <= to_unsigned(0, 52);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay2_PS_3_out1_2 <= if_mant_a_0_opp_signs_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay2_PS_3_2_process;\n\n\n  Delay17_PS_7_10_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay17_PS_7_10_reg <= (OTHERS => to_unsigned(0, 52));\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay17_PS_7_10_reg(0) <= Delay2_PS_3_out1_2;\n        Delay17_PS_7_10_reg(1 TO 6) <= Delay17_PS_7_10_reg(0 TO 5);\n      END IF;\n    END IF;\n  END PROCESS Delay17_PS_7_10_process;\n\n  Delay17_PS_7_10_out1 <= Delay17_PS_7_10_reg(6);\n\n  \n  if_aExponent_cfType_Exponent_1_out1 <= BitSlice3_out1_1 WHEN Delay18_PS_7_10_out1 = '0' ELSE\n      Delay17_PS_7_10_out1;\n\n  Delay8_PS_11_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay8_PS_11_out1 <= to_unsigned(0, 52);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay8_PS_11_out1 <= if_aExponent_cfType_Exponent_1_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay8_PS_11_process;\n\n\n  -- Combine FP sign, exponent, mantissa into 64 bit word\n  nfp_out_pack <= Delay6_PS_11_out1 & Delay7_PS_11_out1 & Delay8_PS_11_out1;\n\n  nfp_out <= std_logic_vector(nfp_out_pack);\n\nEND rtl;\n\n"},{"name":"Sum.vhd","type":"source","group":"model","path":"hdl_prj\\hdlsrc\\gm_Moving_Average_sim","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: hdl_prj\\hdlsrc\\gm_Moving_Average_sim\\Sum.vhd\n-- Created: 2025-09-08 20:52:44\n-- \n-- Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: Sum\n-- Source Path: gm_Moving_Average_sim/Moving Average/Sum\n-- Hierarchy Level: 1\n-- Model version: 1.2\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY Sum IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        In1                               :   IN    std_logic_vector(63 DOWNTO 0);  -- double\n        In2                               :   IN    std_logic_vector(63 DOWNTO 0);  -- double\n        Out1                              :   OUT   std_logic_vector(63 DOWNTO 0)  -- double\n        );\nEND Sum;\n\n\nARCHITECTURE rtl OF Sum IS\n\n  -- Component Declarations\n  COMPONENT nfp_add_double\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          nfp_in1                         :   IN    std_logic_vector(63 DOWNTO 0);  -- double\n          nfp_in2                         :   IN    std_logic_vector(63 DOWNTO 0);  -- double\n          nfp_out                         :   OUT   std_logic_vector(63 DOWNTO 0)  -- double\n          );\n  END COMPONENT;\n\n  -- Component Configuration Statements\n  FOR ALL : nfp_add_double\n    USE ENTITY work.nfp_add_double(rtl);\n\n  -- Signals\n  SIGNAL Sum_out1                         : std_logic_vector(63 DOWNTO 0);  -- ufix64\n\nBEGIN\n  u_nfp_add_comp : nfp_add_double\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              nfp_in1 => In1,  -- double\n              nfp_in2 => In2,  -- double\n              nfp_out => Sum_out1  -- double\n              );\n\n  Out1 <= Sum_out1;\n\nEND rtl;\n\n"},{"name":"Sum1.vhd","type":"source","group":"model","path":"hdl_prj\\hdlsrc\\gm_Moving_Average_sim","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: hdl_prj\\hdlsrc\\gm_Moving_Average_sim\\Sum1.vhd\n-- Created: 2025-09-08 20:52:44\n-- \n-- Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: Sum1\n-- Source Path: gm_Moving_Average_sim/Moving Average/Sum1\n-- Hierarchy Level: 1\n-- Model version: 1.2\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY Sum1 IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        In1                               :   IN    std_logic_vector(63 DOWNTO 0);  -- double\n        In2                               :   IN    std_logic_vector(63 DOWNTO 0);  -- double\n        Out1                              :   OUT   std_logic_vector(63 DOWNTO 0)  -- double\n        );\nEND Sum1;\n\n\nARCHITECTURE rtl OF Sum1 IS\n\n  -- Component Declarations\n  COMPONENT nfp_add_double\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          nfp_in1                         :   IN    std_logic_vector(63 DOWNTO 0);  -- double\n          nfp_in2                         :   IN    std_logic_vector(63 DOWNTO 0);  -- double\n          nfp_out                         :   OUT   std_logic_vector(63 DOWNTO 0)  -- double\n          );\n  END COMPONENT;\n\n  -- Component Configuration Statements\n  FOR ALL : nfp_add_double\n    USE ENTITY work.nfp_add_double(rtl);\n\n  -- Signals\n  SIGNAL Sum1_out1                        : std_logic_vector(63 DOWNTO 0);  -- ufix64\n\nBEGIN\n  u_nfp_add_comp : nfp_add_double\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              nfp_in1 => In1,  -- double\n              nfp_in2 => In2,  -- double\n              nfp_out => Sum1_out1  -- double\n              );\n\n  Out1 <= Sum1_out1;\n\nEND rtl;\n\n"},{"name":"Sum2.vhd","type":"source","group":"model","path":"hdl_prj\\hdlsrc\\gm_Moving_Average_sim","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: hdl_prj\\hdlsrc\\gm_Moving_Average_sim\\Sum2.vhd\n-- Created: 2025-09-08 20:52:44\n-- \n-- Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: Sum2\n-- Source Path: gm_Moving_Average_sim/Moving Average/Sum2\n-- Hierarchy Level: 1\n-- Model version: 1.2\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY Sum2 IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        In1                               :   IN    std_logic_vector(63 DOWNTO 0);  -- double\n        In2                               :   IN    std_logic_vector(63 DOWNTO 0);  -- double\n        Out1                              :   OUT   std_logic_vector(63 DOWNTO 0)  -- double\n        );\nEND Sum2;\n\n\nARCHITECTURE rtl OF Sum2 IS\n\n  -- Component Declarations\n  COMPONENT nfp_add_double\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          nfp_in1                         :   IN    std_logic_vector(63 DOWNTO 0);  -- double\n          nfp_in2                         :   IN    std_logic_vector(63 DOWNTO 0);  -- double\n          nfp_out                         :   OUT   std_logic_vector(63 DOWNTO 0)  -- double\n          );\n  END COMPONENT;\n\n  -- Component Configuration Statements\n  FOR ALL : nfp_add_double\n    USE ENTITY work.nfp_add_double(rtl);\n\n  -- Signals\n  SIGNAL Sum2_out1                        : std_logic_vector(63 DOWNTO 0);  -- ufix64\n\nBEGIN\n  u_nfp_add_comp : nfp_add_double\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              nfp_in1 => In1,  -- double\n              nfp_in2 => In2,  -- double\n              nfp_out => Sum2_out1  -- double\n              );\n\n  Out1 <= Sum2_out1;\n\nEND rtl;\n\n"},{"name":"Moving_Average.vhd","type":"source","group":"model","path":"hdl_prj\\hdlsrc\\gm_Moving_Average_sim","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: hdl_prj\\hdlsrc\\gm_Moving_Average_sim\\Moving_Average.vhd\n-- Created: 2025-09-08 20:52:44\n-- \n-- Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n-- \n-- \n-- -------------------------------------------------------------\n-- Rate and Clocking Details\n-- -------------------------------------------------------------\n-- Model base rate: 0.0001\n-- Target subsystem base rate: 0.0001\n-- \n-- \n-- Clock Enable  Sample Time\n-- -------------------------------------------------------------\n-- ce_out        0.0001\n-- -------------------------------------------------------------\n-- \n-- \n-- Output Signal                 Clock Enable  Sample Time\n-- -------------------------------------------------------------\n-- Output                        ce_out        0.0001\n-- -------------------------------------------------------------\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: Moving_Average\n-- Source Path: gm_Moving_Average_sim/Moving Average\n-- Hierarchy Level: 0\n-- Model version: 1.2\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\nUSE work.Moving_Average_pkg.ALL;\n\nENTITY Moving_Average IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        clk_enable                        :   IN    std_logic;\n        Input                             :   IN    std_logic_vector(63 DOWNTO 0);  -- double\n        ce_out                            :   OUT   std_logic;\n        Output                            :   OUT   std_logic_vector(63 DOWNTO 0)  -- double\n        );\nEND Moving_Average;\n\n\nARCHITECTURE rtl OF Moving_Average IS\n\n  -- Component Declarations\n  COMPONENT Rate_Transition\n    PORT( in_rsvd                         :   IN    std_logic_vector(63 DOWNTO 0);  -- double\n          out_rsvd                        :   OUT   std_logic_vector(63 DOWNTO 0)  -- double\n          );\n  END COMPONENT;\n\n  COMPONENT Gain2\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          In1                             :   IN    std_logic_vector(63 DOWNTO 0);  -- double\n          Out1                            :   OUT   std_logic_vector(63 DOWNTO 0)  -- double\n          );\n  END COMPONENT;\n\n  COMPONENT Sum\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          In1                             :   IN    std_logic_vector(63 DOWNTO 0);  -- double\n          In2                             :   IN    std_logic_vector(63 DOWNTO 0);  -- double\n          Out1                            :   OUT   std_logic_vector(63 DOWNTO 0)  -- double\n          );\n  END COMPONENT;\n\n  COMPONENT Gain_unaryminus\n    PORT( In1                             :   IN    std_logic_vector(63 DOWNTO 0);  -- double\n          Out1                            :   OUT   std_logic_vector(63 DOWNTO 0)  -- double\n          );\n  END COMPONENT;\n\n  COMPONENT Sum1\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          In1                             :   IN    std_logic_vector(63 DOWNTO 0);  -- double\n          In2                             :   IN    std_logic_vector(63 DOWNTO 0);  -- double\n          Out1                            :   OUT   std_logic_vector(63 DOWNTO 0)  -- double\n          );\n  END COMPONENT;\n\n  COMPONENT Gain1\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          In1                             :   IN    std_logic_vector(63 DOWNTO 0);  -- double\n          Out1                            :   OUT   std_logic_vector(63 DOWNTO 0)  -- double\n          );\n  END COMPONENT;\n\n  COMPONENT Sum2\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          In1                             :   IN    std_logic_vector(63 DOWNTO 0);  -- double\n          In2                             :   IN    std_logic_vector(63 DOWNTO 0);  -- double\n          Out1                            :   OUT   std_logic_vector(63 DOWNTO 0)  -- double\n          );\n  END COMPONENT;\n\n  -- Component Configuration Statements\n  FOR ALL : Rate_Transition\n    USE ENTITY work.Rate_Transition(rtl);\n\n  FOR ALL : Gain2\n    USE ENTITY work.Gain2(rtl);\n\n  FOR ALL : Sum\n    USE ENTITY work.Sum(rtl);\n\n  FOR ALL : Gain_unaryminus\n    USE ENTITY work.Gain_unaryminus(rtl);\n\n  FOR ALL : Sum1\n    USE ENTITY work.Sum1(rtl);\n\n  FOR ALL : Gain1\n    USE ENTITY work.Gain1(rtl);\n\n  FOR ALL : Sum2\n    USE ENTITY work.Sum2(rtl);\n\n  -- Signals\n  SIGNAL enb                              : std_logic;\n  SIGNAL Rate_Transition_out              : std_logic_vector(63 DOWNTO 0);  -- ufix64\n  SIGNAL delayMatch_reg                   : vector_of_std_logic_vector64(0 TO 1);  -- ufix64 [2]\n  SIGNAL delayMatch_out1                  : std_logic_vector(63 DOWNTO 0);  -- ufix64\n  SIGNAL Gain2_Out1                       : std_logic_vector(63 DOWNTO 0);  -- ufix64\n  SIGNAL Sum_Out1                         : std_logic_vector(63 DOWNTO 0);  -- ufix64\n  SIGNAL Gain_unaryminus_Out1             : std_logic_vector(63 DOWNTO 0);  -- ufix64\n  SIGNAL delayMatch1_reg                  : vector_of_std_logic_vector64(0 TO 10);  -- ufix64 [11]\n  SIGNAL delayMatch1_out1                 : std_logic_vector(63 DOWNTO 0);  -- ufix64\n  SIGNAL Sum1_Out1                        : std_logic_vector(63 DOWNTO 0);  -- ufix64\n  SIGNAL Gain1_Out1                       : std_logic_vector(63 DOWNTO 0);  -- ufix64\n  SIGNAL delayMatch2_reg                  : vector_of_std_logic_vector64(0 TO 19);  -- ufix64 [20]\n  SIGNAL delayMatch2_out1                 : std_logic_vector(63 DOWNTO 0);  -- ufix64\n  SIGNAL Sum2_Out1                        : std_logic_vector(63 DOWNTO 0);  -- ufix64\n\nBEGIN\n  u_Rate_Transition : Rate_Transition\n    PORT MAP( in_rsvd => Input,  -- double\n              out_rsvd => Rate_Transition_out  -- double\n              );\n\n  u_Gain2 : Gain2\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => clk_enable,\n              In1 => Rate_Transition_out,  -- double\n              Out1 => Gain2_Out1  -- double\n              );\n\n  u_Sum : Sum\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => clk_enable,\n              In1 => delayMatch_out1,  -- double\n              In2 => Gain2_Out1,  -- double\n              Out1 => Sum_Out1  -- double\n              );\n\n  u_Gain_unaryminus : Gain_unaryminus\n    PORT MAP( In1 => Gain2_Out1,  -- double\n              Out1 => Gain_unaryminus_Out1  -- double\n              );\n\n  u_Sum1 : Sum1\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => clk_enable,\n              In1 => Sum_Out1,  -- double\n              In2 => delayMatch1_out1,  -- double\n              Out1 => Sum1_Out1  -- double\n              );\n\n  u_Gain1 : Gain1\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => clk_enable,\n              In1 => Gain_unaryminus_Out1,  -- double\n              Out1 => Gain1_Out1  -- double\n              );\n\n  u_Sum2 : Sum2\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => clk_enable,\n              In1 => Sum1_Out1,  -- double\n              In2 => delayMatch2_out1,  -- double\n              Out1 => Sum2_Out1  -- double\n              );\n\n  enb <= clk_enable;\n\n  delayMatch_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayMatch_reg <= (OTHERS => X\"0000000000000000\");\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayMatch_reg(0) <= Rate_Transition_out;\n        delayMatch_reg(1) <= delayMatch_reg(0);\n      END IF;\n    END IF;\n  END PROCESS delayMatch_process;\n\n  delayMatch_out1 <= delayMatch_reg(1);\n\n  delayMatch1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayMatch1_reg <= (OTHERS => X\"0000000000000000\");\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayMatch1_reg(0) <= Gain_unaryminus_Out1;\n        delayMatch1_reg(1 TO 10) <= delayMatch1_reg(0 TO 9);\n      END IF;\n    END IF;\n  END PROCESS delayMatch1_process;\n\n  delayMatch1_out1 <= delayMatch1_reg(10);\n\n  delayMatch2_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delayMatch2_reg <= (OTHERS => X\"0000000000000000\");\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delayMatch2_reg(0) <= Gain1_Out1;\n        delayMatch2_reg(1 TO 19) <= delayMatch2_reg(0 TO 18);\n      END IF;\n    END IF;\n  END PROCESS delayMatch2_process;\n\n  delayMatch2_out1 <= delayMatch2_reg(19);\n\n  Output <= Sum2_Out1;\n\n  ce_out <= clk_enable;\n\nEND rtl;\n\n"},{"name":"Moving_Average_pkg.vhd","type":"source","group":"model","path":"hdl_prj\\hdlsrc\\gm_Moving_Average_sim","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: hdl_prj\\hdlsrc\\gm_Moving_Average_sim\\Moving_Average_pkg.vhd\n-- Created: 2025-09-08 20:52:44\n-- \n-- Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n-- \n-- -------------------------------------------------------------\n\n\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nPACKAGE Moving_Average_pkg IS\n  TYPE vector_of_unsigned11 IS ARRAY (NATURAL RANGE <>) OF unsigned(10 DOWNTO 0);\n  TYPE vector_of_signed57 IS ARRAY (NATURAL RANGE <>) OF signed(56 DOWNTO 0);\n  TYPE vector_of_unsigned56 IS ARRAY (NATURAL RANGE <>) OF unsigned(55 DOWNTO 0);\n  TYPE vector_of_unsigned52 IS ARRAY (NATURAL RANGE <>) OF unsigned(51 DOWNTO 0);\n  TYPE vector_of_std_logic_vector64 IS ARRAY (NATURAL RANGE <>) OF std_logic_vector(63 DOWNTO 0);\nEND Moving_Average_pkg;\n\n"},{"name":"Moving_Average_compile.do","type":"scripts","group":"scripts","path":"hdl_prj\\hdlsrc\\gm_Moving_Average_sim\\Moving_Average_compile.do","tag":"","groupDisplay":"scripts","code":"vlib work\nvmap -c\nvcom  Moving_Average_pkg.vhd\nvcom  nfp_gain_pow2_double.vhd\nvcom  Gain1.vhd\nvcom  Gain2.vhd\nvcom  nfp_uminus_double.vhd\nvcom  Gain_unaryminus.vhd\nvcom  Rate_Transition.vhd\nvcom  nfp_add_double.vhd\nvcom  Sum.vhd\nvcom  Sum1.vhd\nvcom  Sum2.vhd\nvcom  Moving_Average.vhd\n"},{"name":"Moving_Average_map.txt","type":"scripts","group":"scripts","path":"hdl_prj\\hdlsrc\\gm_Moving_Average_sim\\Moving_Average_map.txt","tag":"","groupDisplay":"scripts","code":" --> Moving_Average_pkg\ngm_Moving_Average_sim/Moving Average/Gain1/nfp_gain_pow2_double --> nfp_gain_pow2_double\ngm_Moving_Average_sim/Moving Average/Gain1 --> Gain1\ngm_Moving_Average_sim/Moving Average/Gain2 --> Gain2\ngm_Moving_Average_sim/Moving Average/Gain_unaryminus/nfp_uminus_double --> nfp_uminus_double\ngm_Moving_Average_sim/Moving Average/Gain_unaryminus --> Gain_unaryminus\ngm_Moving_Average_sim/Moving Average/Rate Transition --> Rate_Transition\ngm_Moving_Average_sim/Moving Average/Sum/nfp_add_double --> nfp_add_double\ngm_Moving_Average_sim/Moving Average/Sum --> Sum\ngm_Moving_Average_sim/Moving Average/Sum1 --> Sum1\ngm_Moving_Average_sim/Moving Average/Sum2 --> Sum2\ngm_Moving_Average_sim/Moving Average --> Moving_Average\n"},[],[],[]],"blocks":[],"rptComponent":"HDL"};