

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Mon Oct  4 12:42:22 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.396 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       61|       61|  0.610 us|  0.610 us|   62|   62|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |                             |                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance          |      Module      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_fir_Pipeline_TDL_fu_104  |fir_Pipeline_TDL  |       30|       30|  0.300 us|  0.300 us|   30|   30|       no|
        |grp_fir_Pipeline_MAC_fu_142  |fir_Pipeline_MAC  |       26|       26|  0.260 us|  0.260 us|   26|   26|       no|
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|  183|   25990|  16649|    -|
|Memory           |        0|    -|    1088|     68|    0|
|Multiplexer      |        -|    -|       -|   1624|    -|
|Register         |        -|    -|       8|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|  183|   27086|  18341|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   83|      25|     34|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+-------+------+-----+
    |           Instance          |         Module        | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +-----------------------------+-----------------------+---------+----+-------+------+-----+
    |grp_fir_Pipeline_MAC_fu_142  |fir_Pipeline_MAC       |        0|   0|  13538|  5096|    0|
    |grp_fir_Pipeline_TDL_fu_104  |fir_Pipeline_TDL       |        0|   0|   3197|  6913|    0|
    |mul_32s_32s_32_2_1_U130      |mul_32s_32s_32_2_1     |        0|   3|    165|    50|    0|
    |mul_32s_32s_32_2_1_U131      |mul_32s_32s_32_2_1     |        0|   3|    165|    50|    0|
    |mul_32s_32s_32_2_1_U132      |mul_32s_32s_32_2_1     |        0|   3|    165|    50|    0|
    |mul_32s_32s_32_2_1_U133      |mul_32s_32s_32_2_1     |        0|   3|    165|    50|    0|
    |mul_32s_32s_32_2_1_U134      |mul_32s_32s_32_2_1     |        0|   3|    165|    50|    0|
    |mul_32s_32s_32_2_1_U135      |mul_32s_32s_32_2_1     |        0|   3|    165|    50|    0|
    |mul_32s_32s_32_2_1_U136      |mul_32s_32s_32_2_1     |        0|   3|    165|    50|    0|
    |mul_32s_32s_32_2_1_U137      |mul_32s_32s_32_2_1     |        0|   3|    165|    50|    0|
    |mul_32s_32s_32_2_1_U138      |mul_32s_32s_32_2_1     |        0|   3|    165|    50|    0|
    |mul_32s_32s_32_2_1_U139      |mul_32s_32s_32_2_1     |        0|   3|    165|    50|    0|
    |mul_32s_32s_32_2_1_U140      |mul_32s_32s_32_2_1     |        0|   3|    165|    50|    0|
    |mul_32s_32s_32_2_1_U141      |mul_32s_32s_32_2_1     |        0|   3|    165|    50|    0|
    |mul_32s_32s_32_2_1_U142      |mul_32s_32s_32_2_1     |        0|   3|    165|    50|    0|
    |mul_32s_32s_32_2_1_U143      |mul_32s_32s_32_2_1     |        0|   3|    165|    50|    0|
    |mul_32s_32s_32_2_1_U144      |mul_32s_32s_32_2_1     |        0|   3|    165|    50|    0|
    |mul_32s_32s_32_2_1_U145      |mul_32s_32s_32_2_1     |        0|   3|    165|    50|    0|
    |mul_64ns_66ns_129_5_1_U115   |mul_64ns_66ns_129_5_1  |        0|   9|    441|   256|    0|
    |mul_64ns_66ns_129_5_1_U116   |mul_64ns_66ns_129_5_1  |        0|   9|    441|   256|    0|
    |mul_64ns_66ns_129_5_1_U117   |mul_64ns_66ns_129_5_1  |        0|   9|    441|   256|    0|
    |mul_64ns_66ns_129_5_1_U118   |mul_64ns_66ns_129_5_1  |        0|   9|    441|   256|    0|
    |mul_64ns_66ns_129_5_1_U119   |mul_64ns_66ns_129_5_1  |        0|   9|    441|   256|    0|
    |mul_64ns_66ns_129_5_1_U120   |mul_64ns_66ns_129_5_1  |        0|   9|    441|   256|    0|
    |mul_64ns_66ns_129_5_1_U121   |mul_64ns_66ns_129_5_1  |        0|   9|    441|   256|    0|
    |mul_64ns_66ns_129_5_1_U122   |mul_64ns_66ns_129_5_1  |        0|   9|    441|   256|    0|
    |mul_64ns_66ns_129_5_1_U123   |mul_64ns_66ns_129_5_1  |        0|   9|    441|   256|    0|
    |mul_64ns_66ns_129_5_1_U124   |mul_64ns_66ns_129_5_1  |        0|   9|    441|   256|    0|
    |mul_64ns_66ns_129_5_1_U125   |mul_64ns_66ns_129_5_1  |        0|   9|    441|   256|    0|
    |mul_64ns_66ns_129_5_1_U126   |mul_64ns_66ns_129_5_1  |        0|   9|    441|   256|    0|
    |mul_64ns_66ns_129_5_1_U127   |mul_64ns_66ns_129_5_1  |        0|   9|    441|   256|    0|
    |mul_64ns_66ns_129_5_1_U128   |mul_64ns_66ns_129_5_1  |        0|   9|    441|   256|    0|
    |mul_64ns_66ns_129_5_1_U129   |mul_64ns_66ns_129_5_1  |        0|   9|    441|   256|    0|
    +-----------------------------+-----------------------+---------+----+-------+------+-----+
    |Total                        |                       |        0| 183|  25990| 16649|    0|
    +-----------------------------+-----------------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+-------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |    Module   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+-------------+---------+----+----+-----+------+-----+------+-------------+
    |shift_reg_2_U   |shift_reg_2  |        0|  64|   4|    0|     8|   32|     1|          256|
    |shift_reg_1_U   |shift_reg_2  |        0|  64|   4|    0|     8|   32|     1|          256|
    |shift_reg_3_U   |shift_reg_2  |        0|  64|   4|    0|     8|   32|     1|          256|
    |shift_reg_4_U   |shift_reg_2  |        0|  64|   4|    0|     8|   32|     1|          256|
    |shift_reg_5_U   |shift_reg_2  |        0|  64|   4|    0|     8|   32|     1|          256|
    |shift_reg_6_U   |shift_reg_2  |        0|  64|   4|    0|     8|   32|     1|          256|
    |shift_reg_7_U   |shift_reg_2  |        0|  64|   4|    0|     8|   32|     1|          256|
    |shift_reg_8_U   |shift_reg_2  |        0|  64|   4|    0|     8|   32|     1|          256|
    |shift_reg_0_U   |shift_reg_2  |        0|  64|   4|    0|     8|   32|     1|          256|
    |shift_reg_9_U   |shift_reg_9  |        0|  64|   4|    0|     7|   32|     1|          224|
    |shift_reg_10_U  |shift_reg_9  |        0|  64|   4|    0|     7|   32|     1|          224|
    |shift_reg_11_U  |shift_reg_9  |        0|  64|   4|    0|     7|   32|     1|          224|
    |shift_reg_12_U  |shift_reg_9  |        0|  64|   4|    0|     7|   32|     1|          224|
    |shift_reg_13_U  |shift_reg_9  |        0|  64|   4|    0|     7|   32|     1|          224|
    |shift_reg_14_U  |shift_reg_9  |        0|  64|   4|    0|     7|   32|     1|          224|
    |shift_reg_15_U  |shift_reg_9  |        0|  64|   4|    0|     7|   32|     1|          224|
    |shift_reg_16_U  |shift_reg_9  |        0|  64|   4|    0|     7|   32|     1|          224|
    +----------------+-------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |             |        0|1088|  68|    0|   128|  544|    17|         4096|
    +----------------+-------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  37|          7|    1|          7|
    |grp_fu_207_ce          |  14|          3|    1|          3|
    |grp_fu_207_p0          |  14|          3|   64|        192|
    |grp_fu_207_p1          |  14|          3|   66|        198|
    |grp_fu_211_ce          |  14|          3|    1|          3|
    |grp_fu_211_p0          |  14|          3|   64|        192|
    |grp_fu_211_p1          |  14|          3|   66|        198|
    |grp_fu_215_ce          |  14|          3|    1|          3|
    |grp_fu_215_p0          |  14|          3|   64|        192|
    |grp_fu_215_p1          |  14|          3|   66|        198|
    |grp_fu_219_ce          |  14|          3|    1|          3|
    |grp_fu_219_p0          |  14|          3|   64|        192|
    |grp_fu_219_p1          |  14|          3|   66|        198|
    |grp_fu_223_ce          |  14|          3|    1|          3|
    |grp_fu_223_p0          |  14|          3|   64|        192|
    |grp_fu_223_p1          |  14|          3|   66|        198|
    |grp_fu_227_ce          |  14|          3|    1|          3|
    |grp_fu_227_p0          |  14|          3|   64|        192|
    |grp_fu_227_p1          |  14|          3|   66|        198|
    |grp_fu_231_ce          |  14|          3|    1|          3|
    |grp_fu_231_p0          |  14|          3|   64|        192|
    |grp_fu_231_p1          |  14|          3|   66|        198|
    |grp_fu_235_ce          |  14|          3|    1|          3|
    |grp_fu_235_p0          |  14|          3|   64|        192|
    |grp_fu_235_p1          |  14|          3|   66|        198|
    |grp_fu_239_ce          |  14|          3|    1|          3|
    |grp_fu_239_p0          |  14|          3|   64|        192|
    |grp_fu_239_p1          |  14|          3|   66|        198|
    |grp_fu_243_ce          |  14|          3|    1|          3|
    |grp_fu_243_p0          |  14|          3|   64|        192|
    |grp_fu_243_p1          |  14|          3|   66|        198|
    |grp_fu_247_ce          |  14|          3|    1|          3|
    |grp_fu_247_p0          |  14|          3|   64|        192|
    |grp_fu_247_p1          |  14|          3|   66|        198|
    |grp_fu_251_ce          |  14|          3|    1|          3|
    |grp_fu_251_p0          |  14|          3|   64|        192|
    |grp_fu_251_p1          |  14|          3|   66|        198|
    |grp_fu_255_ce          |  14|          3|    1|          3|
    |grp_fu_255_p0          |  14|          3|   64|        192|
    |grp_fu_255_p1          |  14|          3|   66|        198|
    |grp_fu_259_ce          |  14|          3|    1|          3|
    |grp_fu_259_p0          |  14|          3|   64|        192|
    |grp_fu_259_p1          |  14|          3|   66|        198|
    |grp_fu_263_ce          |  14|          3|    1|          3|
    |grp_fu_263_p0          |  14|          3|   64|        192|
    |grp_fu_263_p1          |  14|          3|   66|        198|
    |grp_fu_267_ce          |   9|          2|    1|          2|
    |grp_fu_271_ce          |   9|          2|    1|          2|
    |grp_fu_275_ce          |   9|          2|    1|          2|
    |grp_fu_279_ce          |   9|          2|    1|          2|
    |grp_fu_283_ce          |   9|          2|    1|          2|
    |grp_fu_287_ce          |   9|          2|    1|          2|
    |grp_fu_291_ce          |   9|          2|    1|          2|
    |grp_fu_295_ce          |   9|          2|    1|          2|
    |grp_fu_299_ce          |   9|          2|    1|          2|
    |grp_fu_303_ce          |   9|          2|    1|          2|
    |grp_fu_307_ce          |   9|          2|    1|          2|
    |grp_fu_311_ce          |   9|          2|    1|          2|
    |grp_fu_315_ce          |   9|          2|    1|          2|
    |grp_fu_319_ce          |   9|          2|    1|          2|
    |grp_fu_323_ce          |   9|          2|    1|          2|
    |grp_fu_327_ce          |   9|          2|    1|          2|
    |shift_reg_0_address0   |  20|          4|    3|         12|
    |shift_reg_0_ce0        |  20|          4|    1|          4|
    |shift_reg_0_ce1        |   9|          2|    1|          2|
    |shift_reg_0_d0         |  14|          3|   32|         96|
    |shift_reg_0_we0        |  14|          3|    1|          3|
    |shift_reg_10_address0  |  14|          3|    3|          9|
    |shift_reg_10_ce0       |  14|          3|    1|          3|
    |shift_reg_10_ce1       |   9|          2|    1|          2|
    |shift_reg_10_we0       |   9|          2|    1|          2|
    |shift_reg_11_address0  |  14|          3|    3|          9|
    |shift_reg_11_ce0       |  14|          3|    1|          3|
    |shift_reg_11_ce1       |   9|          2|    1|          2|
    |shift_reg_11_we0       |   9|          2|    1|          2|
    |shift_reg_12_address0  |  14|          3|    3|          9|
    |shift_reg_12_ce0       |  14|          3|    1|          3|
    |shift_reg_12_ce1       |   9|          2|    1|          2|
    |shift_reg_12_we0       |   9|          2|    1|          2|
    |shift_reg_13_address0  |  14|          3|    3|          9|
    |shift_reg_13_ce0       |  14|          3|    1|          3|
    |shift_reg_13_ce1       |   9|          2|    1|          2|
    |shift_reg_13_we0       |   9|          2|    1|          2|
    |shift_reg_14_address0  |  14|          3|    3|          9|
    |shift_reg_14_ce0       |  14|          3|    1|          3|
    |shift_reg_14_ce1       |   9|          2|    1|          2|
    |shift_reg_14_we0       |   9|          2|    1|          2|
    |shift_reg_15_address0  |  14|          3|    3|          9|
    |shift_reg_15_ce0       |  14|          3|    1|          3|
    |shift_reg_15_ce1       |   9|          2|    1|          2|
    |shift_reg_15_we0       |   9|          2|    1|          2|
    |shift_reg_16_address0  |  14|          3|    3|          9|
    |shift_reg_16_ce0       |  14|          3|    1|          3|
    |shift_reg_16_ce1       |   9|          2|    1|          2|
    |shift_reg_16_we0       |   9|          2|    1|          2|
    |shift_reg_1_address0   |  14|          3|    3|          9|
    |shift_reg_1_ce0        |  14|          3|    1|          3|
    |shift_reg_1_ce1        |   9|          2|    1|          2|
    |shift_reg_1_we0        |   9|          2|    1|          2|
    |shift_reg_2_address0   |  14|          3|    3|          9|
    |shift_reg_2_ce0        |  14|          3|    1|          3|
    |shift_reg_2_ce1        |   9|          2|    1|          2|
    |shift_reg_2_we0        |   9|          2|    1|          2|
    |shift_reg_3_address0   |  14|          3|    3|          9|
    |shift_reg_3_ce0        |  14|          3|    1|          3|
    |shift_reg_3_ce1        |   9|          2|    1|          2|
    |shift_reg_3_we0        |   9|          2|    1|          2|
    |shift_reg_4_address0   |  14|          3|    3|          9|
    |shift_reg_4_ce0        |  14|          3|    1|          3|
    |shift_reg_4_ce1        |   9|          2|    1|          2|
    |shift_reg_4_we0        |   9|          2|    1|          2|
    |shift_reg_5_address0   |  14|          3|    3|          9|
    |shift_reg_5_ce0        |  14|          3|    1|          3|
    |shift_reg_5_ce1        |   9|          2|    1|          2|
    |shift_reg_5_we0        |   9|          2|    1|          2|
    |shift_reg_6_address0   |  14|          3|    3|          9|
    |shift_reg_6_ce0        |  14|          3|    1|          3|
    |shift_reg_6_ce1        |   9|          2|    1|          2|
    |shift_reg_6_we0        |   9|          2|    1|          2|
    |shift_reg_7_address0   |  14|          3|    3|          9|
    |shift_reg_7_ce0        |  14|          3|    1|          3|
    |shift_reg_7_ce1        |   9|          2|    1|          2|
    |shift_reg_7_we0        |   9|          2|    1|          2|
    |shift_reg_8_address0   |  14|          3|    3|          9|
    |shift_reg_8_ce0        |  14|          3|    1|          3|
    |shift_reg_8_ce1        |   9|          2|    1|          2|
    |shift_reg_8_we0        |   9|          2|    1|          2|
    |shift_reg_9_address0   |  14|          3|    3|          9|
    |shift_reg_9_ce0        |  14|          3|    1|          3|
    |shift_reg_9_ce1        |   9|          2|    1|          2|
    |shift_reg_9_we0        |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |1624|        350| 2116|       6307|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+---+----+-----+-----------+
    |                   Name                   | FF| LUT| Bits| Const Bits|
    +------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                 |  6|   0|    6|          0|
    |grp_fir_Pipeline_MAC_fu_142_ap_start_reg  |  1|   0|    1|          0|
    |grp_fir_Pipeline_TDL_fu_104_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------------+---+----+-----+-----------+
    |Total                                     |  8|   0|    8|          0|
    +------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|           fir|  return value|
|y         |  out|   32|      ap_vld|             y|       pointer|
|y_ap_vld  |  out|    1|      ap_vld|             y|       pointer|
|x         |   in|   32|     ap_none|             x|        scalar|
+----------+-----+-----+------------+--------------+--------------+

