11:54:23 DEBUG : Logs will be stored at '/home/subi/codes/vscode/vivado/finalRISCV/IDE.log'.
11:54:25 INFO  : Launching XSCT server: xsct -n  -interactive /home/subi/codes/vscode/vivado/finalRISCV/temp_xsdb_launch_script.tcl
11:54:25 INFO  : Registering command handlers for Vitis TCF services
11:54:26 INFO  : Platform repository initialization has completed.
11:54:27 INFO  : XSCT server has started successfully.
11:54:27 INFO  : plnx-install-location is set to ''
11:54:27 INFO  : Successfully done setting XSCT server connection channel  
11:54:27 INFO  : Successfully done query RDI_DATADIR 
11:54:27 INFO  : Successfully done setting workspace for the tool. 
11:55:06 INFO  : Result from executing command 'getProjects': risc
11:55:06 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
11:56:35 INFO  : Result from executing command 'getProjects': design_1_wrapper;risc
11:56:35 INFO  : Result from executing command 'getPlatforms': risc|/home/subi/codes/vscode/vivado/finalRISCV/risc/export/risc/risc.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
11:56:37 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
11:56:46 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
11:57:24 INFO  : Result from executing command 'getProjects': design_1_wrapper;risc
11:57:24 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/subi/codes/vscode/vivado/finalRISCV/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;risc|/home/subi/codes/vscode/vivado/finalRISCV/risc/export/risc/risc.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
11:57:28 INFO  : Checking for BSP changes to sync application flags for project 'riscV_test'...
11:57:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:57:34 INFO  : Jtag cable 'Digilent Zybo 210279545306A' is selected.
11:57:34 INFO  : 'jtag frequency' command is executed.
11:57:34 INFO  : Context for 'APU' is selected.
11:57:34 INFO  : System reset is completed.
11:57:37 INFO  : 'after 3000' command is executed.
11:57:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}' command is executed.
11:57:38 INFO  : Device configured successfully with "/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/bitstream/design_1_wrapper.bit"
11:57:38 INFO  : Context for 'APU' is selected.
11:57:38 INFO  : Hardware design and registers information is loaded from '/home/subi/codes/vscode/vivado/finalRISCV/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:57:38 INFO  : 'configparams force-mem-access 1' command is executed.
11:57:38 INFO  : Context for 'APU' is selected.
11:57:38 INFO  : Sourcing of '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/psinit/ps7_init.tcl' is done.
11:57:39 INFO  : 'ps7_init' command is executed.
11:57:39 INFO  : 'ps7_post_config' command is executed.
11:57:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:39 INFO  : The application '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/Debug/riscV_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:57:39 INFO  : 'configparams force-mem-access 0' command is executed.
11:57:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}
fpga -file /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/subi/codes/vscode/vivado/finalRISCV/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/Debug/riscV_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:57:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:39 INFO  : 'con' command is executed.
11:57:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:57:39 INFO  : Launch script is exported to file '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test_system/_ide/scripts/debugger_riscv_test-default.tcl'
12:23:51 INFO  : Checking for BSP changes to sync application flags for project 'riscV_test'...
12:24:19 INFO  : Disconnected from the channel tcfchan#2.
12:24:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:24:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:24:29 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:26:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:26:07 INFO  : Jtag cable 'Digilent Zybo 210279545306A' is selected.
12:26:07 INFO  : 'jtag frequency' command is executed.
12:26:07 INFO  : Context for 'APU' is selected.
12:26:07 INFO  : System reset is completed.
12:26:10 INFO  : 'after 3000' command is executed.
12:26:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}' command is executed.
12:26:11 INFO  : Device configured successfully with "/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/bitstream/design_1_wrapper.bit"
12:26:11 INFO  : Context for 'APU' is selected.
12:26:11 INFO  : Hardware design and registers information is loaded from '/home/subi/codes/vscode/vivado/finalRISCV/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:26:11 INFO  : 'configparams force-mem-access 1' command is executed.
12:26:11 INFO  : Context for 'APU' is selected.
12:26:11 INFO  : Sourcing of '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/psinit/ps7_init.tcl' is done.
12:26:11 INFO  : 'ps7_init' command is executed.
12:26:11 INFO  : 'ps7_post_config' command is executed.
12:26:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:12 INFO  : The application '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/Debug/riscV_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:26:12 INFO  : 'configparams force-mem-access 0' command is executed.
12:26:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}
fpga -file /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/subi/codes/vscode/vivado/finalRISCV/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/Debug/riscV_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:26:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:12 INFO  : 'con' command is executed.
12:26:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:26:12 INFO  : Launch script is exported to file '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test_system/_ide/scripts/debugger_riscv_test-default_1.tcl'
12:29:43 INFO  : Checking for BSP changes to sync application flags for project 'riscV_test'...
12:30:20 INFO  : Checking for BSP changes to sync application flags for project 'riscV_test'...
12:30:47 INFO  : Disconnected from the channel tcfchan#3.
12:30:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:30:57 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:30:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:58 INFO  : Jtag cable 'Digilent Zybo 210279545306A' is selected.
12:30:58 INFO  : 'jtag frequency' command is executed.
12:30:58 INFO  : Context for 'APU' is selected.
12:30:58 INFO  : System reset is completed.
12:31:01 INFO  : 'after 3000' command is executed.
12:31:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}' command is executed.
12:31:02 INFO  : Device configured successfully with "/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/bitstream/design_1_wrapper.bit"
12:31:02 INFO  : Context for 'APU' is selected.
12:31:02 INFO  : Hardware design and registers information is loaded from '/home/subi/codes/vscode/vivado/finalRISCV/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:31:02 INFO  : 'configparams force-mem-access 1' command is executed.
12:31:02 INFO  : Context for 'APU' is selected.
12:31:02 INFO  : Sourcing of '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/psinit/ps7_init.tcl' is done.
12:31:02 INFO  : 'ps7_init' command is executed.
12:31:02 INFO  : 'ps7_post_config' command is executed.
12:31:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:02 INFO  : The application '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/Debug/riscV_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:31:02 INFO  : 'configparams force-mem-access 0' command is executed.
12:31:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}
fpga -file /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/subi/codes/vscode/vivado/finalRISCV/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/Debug/riscV_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:31:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:03 INFO  : 'con' command is executed.
12:31:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:31:03 INFO  : Launch script is exported to file '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test_system/_ide/scripts/debugger_riscv_test-default.tcl'
12:34:53 INFO  : Checking for BSP changes to sync application flags for project 'riscV_test'...
12:35:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:35:22 INFO  : Jtag cable 'Digilent Zybo 210279545306A' is selected.
12:35:22 INFO  : 'jtag frequency' command is executed.
12:35:22 INFO  : Context for 'APU' is selected.
12:35:22 INFO  : System reset is completed.
12:35:25 INFO  : 'after 3000' command is executed.
12:35:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}' command is executed.
12:35:27 INFO  : Device configured successfully with "/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/bitstream/design_1_wrapper.bit"
12:35:27 INFO  : Context for 'APU' is selected.
12:35:27 ERROR : can't read "map": no such variable
12:35:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}
fpga -file /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/subi/codes/vscode/vivado/finalRISCV/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
----------------End of Script----------------

12:35:27 ERROR : can't read "map": no such variable
12:35:30 INFO  : Disconnected from the channel tcfchan#4.
12:35:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:35:31 INFO  : Jtag cable 'Digilent Zybo 210279545306A' is selected.
12:35:31 INFO  : 'jtag frequency' command is executed.
12:35:31 INFO  : Context for 'APU' is selected.
12:35:31 INFO  : System reset is completed.
12:35:34 INFO  : 'after 3000' command is executed.
12:35:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}' command is executed.
12:35:36 INFO  : Device configured successfully with "/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/bitstream/design_1_wrapper.bit"
12:35:36 INFO  : Context for 'APU' is selected.
12:35:36 INFO  : Hardware design and registers information is loaded from '/home/subi/codes/vscode/vivado/finalRISCV/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:35:36 INFO  : 'configparams force-mem-access 1' command is executed.
12:35:36 INFO  : Context for 'APU' is selected.
12:35:36 INFO  : Sourcing of '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/psinit/ps7_init.tcl' is done.
12:35:36 INFO  : 'ps7_init' command is executed.
12:35:36 INFO  : 'ps7_post_config' command is executed.
12:35:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:35:36 INFO  : The application '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/Debug/riscV_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:35:36 INFO  : 'configparams force-mem-access 0' command is executed.
12:35:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}
fpga -file /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/subi/codes/vscode/vivado/finalRISCV/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/Debug/riscV_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:35:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:35:36 INFO  : 'con' command is executed.
12:35:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:35:36 INFO  : Launch script is exported to file '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test_system/_ide/scripts/debugger_riscv_test-default.tcl'
12:37:44 INFO  : Checking for BSP changes to sync application flags for project 'riscV_test'...
12:37:52 INFO  : Disconnected from the channel tcfchan#5.
12:37:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:37:53 INFO  : Jtag cable 'Digilent Zybo 210279545306A' is selected.
12:37:53 INFO  : 'jtag frequency' command is executed.
12:37:53 INFO  : Context for 'APU' is selected.
12:37:53 INFO  : System reset is completed.
12:37:56 INFO  : 'after 3000' command is executed.
12:37:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}' command is executed.
12:37:57 INFO  : Device configured successfully with "/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/bitstream/design_1_wrapper.bit"
12:37:58 INFO  : Context for 'APU' is selected.
12:37:58 INFO  : Hardware design and registers information is loaded from '/home/subi/codes/vscode/vivado/finalRISCV/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:37:58 INFO  : 'configparams force-mem-access 1' command is executed.
12:37:58 INFO  : Context for 'APU' is selected.
12:37:58 INFO  : Sourcing of '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/psinit/ps7_init.tcl' is done.
12:37:58 INFO  : 'ps7_init' command is executed.
12:37:58 INFO  : 'ps7_post_config' command is executed.
12:37:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:58 INFO  : The application '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/Debug/riscV_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:37:58 INFO  : 'configparams force-mem-access 0' command is executed.
12:37:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}
fpga -file /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/subi/codes/vscode/vivado/finalRISCV/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/Debug/riscV_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:37:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:58 INFO  : 'con' command is executed.
12:37:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:37:58 INFO  : Launch script is exported to file '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test_system/_ide/scripts/debugger_riscv_test-default.tcl'
12:38:31 INFO  : Disconnected from the channel tcfchan#6.
12:38:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:38:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:38:41 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:38:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:38:48 INFO  : Jtag cable 'Digilent Zybo 210279545306A' is selected.
12:38:48 INFO  : 'jtag frequency' command is executed.
12:38:48 INFO  : Context for 'APU' is selected.
12:38:48 INFO  : System reset is completed.
12:38:51 INFO  : 'after 3000' command is executed.
12:38:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}' command is executed.
12:38:53 INFO  : Device configured successfully with "/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/bitstream/design_1_wrapper.bit"
12:38:53 INFO  : Context for 'APU' is selected.
12:38:53 INFO  : Hardware design and registers information is loaded from '/home/subi/codes/vscode/vivado/finalRISCV/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:38:53 INFO  : 'configparams force-mem-access 1' command is executed.
12:38:53 INFO  : Context for 'APU' is selected.
12:38:53 INFO  : Sourcing of '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/psinit/ps7_init.tcl' is done.
12:38:53 INFO  : 'ps7_init' command is executed.
12:38:53 INFO  : 'ps7_post_config' command is executed.
12:38:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:38:53 INFO  : The application '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/Debug/riscV_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:38:53 INFO  : 'configparams force-mem-access 0' command is executed.
12:38:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}
fpga -file /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/subi/codes/vscode/vivado/finalRISCV/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/Debug/riscV_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:38:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:38:53 INFO  : 'con' command is executed.
12:38:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:38:53 INFO  : Launch script is exported to file '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test_system/_ide/scripts/debugger_riscv_test-default.tcl'
12:39:35 INFO  : Checking for BSP changes to sync application flags for project 'riscV_test'...
12:39:47 INFO  : Disconnected from the channel tcfchan#7.
12:39:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:39:57 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:40:37 INFO  : Checking for BSP changes to sync application flags for project 'riscV_test'...
12:40:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:42 INFO  : Jtag cable 'Digilent Zybo 210279545306A' is selected.
12:40:42 INFO  : 'jtag frequency' command is executed.
12:40:42 INFO  : Context for 'APU' is selected.
12:40:43 INFO  : System reset is completed.
12:40:46 INFO  : 'after 3000' command is executed.
12:40:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}' command is executed.
12:40:47 INFO  : Device configured successfully with "/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/bitstream/design_1_wrapper.bit"
12:40:47 INFO  : Context for 'APU' is selected.
12:40:47 INFO  : Hardware design and registers information is loaded from '/home/subi/codes/vscode/vivado/finalRISCV/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:40:47 INFO  : 'configparams force-mem-access 1' command is executed.
12:40:47 INFO  : Context for 'APU' is selected.
12:40:47 INFO  : Sourcing of '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/psinit/ps7_init.tcl' is done.
12:40:47 INFO  : 'ps7_init' command is executed.
12:40:47 INFO  : 'ps7_post_config' command is executed.
12:40:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:47 INFO  : The application '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/Debug/riscV_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:40:47 INFO  : 'configparams force-mem-access 0' command is executed.
12:40:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}
fpga -file /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/subi/codes/vscode/vivado/finalRISCV/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/Debug/riscV_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:40:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:47 INFO  : 'con' command is executed.
12:40:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:40:47 INFO  : Launch script is exported to file '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test_system/_ide/scripts/debugger_riscv_test-default.tcl'
12:41:14 INFO  : Checking for BSP changes to sync application flags for project 'riscV_test'...
12:41:42 INFO  : Disconnected from the channel tcfchan#8.
12:41:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:41:44 INFO  : Jtag cable 'Digilent Zybo 210279545306A' is selected.
12:41:44 INFO  : 'jtag frequency' command is executed.
12:41:44 INFO  : Context for 'APU' is selected.
12:41:44 INFO  : System reset is completed.
12:41:47 INFO  : 'after 3000' command is executed.
12:41:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}' command is executed.
12:41:48 INFO  : Device configured successfully with "/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/bitstream/design_1_wrapper.bit"
12:41:48 INFO  : Context for 'APU' is selected.
12:41:48 INFO  : Hardware design and registers information is loaded from '/home/subi/codes/vscode/vivado/finalRISCV/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:41:48 INFO  : 'configparams force-mem-access 1' command is executed.
12:41:48 INFO  : Context for 'APU' is selected.
12:41:48 INFO  : Sourcing of '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/psinit/ps7_init.tcl' is done.
12:41:48 INFO  : 'ps7_init' command is executed.
12:41:48 INFO  : 'ps7_post_config' command is executed.
12:41:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:49 INFO  : The application '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/Debug/riscV_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:41:49 INFO  : 'configparams force-mem-access 0' command is executed.
12:41:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}
fpga -file /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/subi/codes/vscode/vivado/finalRISCV/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/Debug/riscV_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:41:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:49 INFO  : 'con' command is executed.
12:41:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:41:49 INFO  : Launch script is exported to file '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test_system/_ide/scripts/debugger_riscv_test-default.tcl'
12:46:03 INFO  : Checking for BSP changes to sync application flags for project 'riscV_test'...
12:46:12 INFO  : Disconnected from the channel tcfchan#9.
12:46:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:46:13 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:46:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:19 INFO  : Jtag cable 'Digilent Zybo 210279545306A' is selected.
12:46:19 INFO  : 'jtag frequency' command is executed.
12:46:19 INFO  : Context for 'APU' is selected.
12:46:19 INFO  : System reset is completed.
12:46:22 INFO  : 'after 3000' command is executed.
12:46:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}' command is executed.
12:46:23 INFO  : Device configured successfully with "/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/bitstream/design_1_wrapper.bit"
12:46:23 INFO  : Context for 'APU' is selected.
12:46:23 INFO  : Hardware design and registers information is loaded from '/home/subi/codes/vscode/vivado/finalRISCV/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:46:23 INFO  : 'configparams force-mem-access 1' command is executed.
12:46:23 INFO  : Context for 'APU' is selected.
12:46:23 INFO  : Sourcing of '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/psinit/ps7_init.tcl' is done.
12:46:23 INFO  : 'ps7_init' command is executed.
12:46:23 INFO  : 'ps7_post_config' command is executed.
12:46:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:24 INFO  : The application '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/Debug/riscV_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:46:24 INFO  : 'configparams force-mem-access 0' command is executed.
12:46:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}
fpga -file /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/subi/codes/vscode/vivado/finalRISCV/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/Debug/riscV_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:46:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:24 INFO  : 'con' command is executed.
12:46:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:46:24 INFO  : Launch script is exported to file '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test_system/_ide/scripts/debugger_riscv_test-default.tcl'
12:54:08 INFO  : Checking for BSP changes to sync application flags for project 'riscV_test'...
12:54:14 INFO  : Disconnected from the channel tcfchan#10.
12:54:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:54:16 INFO  : Jtag cable 'Digilent Zybo 210279545306A' is selected.
12:54:16 INFO  : 'jtag frequency' command is executed.
12:54:16 INFO  : Context for 'APU' is selected.
12:54:16 INFO  : System reset is completed.
12:54:19 INFO  : 'after 3000' command is executed.
12:54:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}' command is executed.
12:54:20 INFO  : Device configured successfully with "/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/bitstream/design_1_wrapper.bit"
12:54:20 INFO  : Context for 'APU' is selected.
12:54:20 INFO  : Hardware design and registers information is loaded from '/home/subi/codes/vscode/vivado/finalRISCV/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:54:20 INFO  : 'configparams force-mem-access 1' command is executed.
12:54:20 INFO  : Context for 'APU' is selected.
12:54:20 INFO  : Sourcing of '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/psinit/ps7_init.tcl' is done.
12:54:20 INFO  : 'ps7_init' command is executed.
12:54:20 INFO  : 'ps7_post_config' command is executed.
12:54:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:20 INFO  : The application '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/Debug/riscV_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:54:20 INFO  : 'configparams force-mem-access 0' command is executed.
12:54:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}
fpga -file /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/subi/codes/vscode/vivado/finalRISCV/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/Debug/riscV_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:54:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:20 INFO  : 'con' command is executed.
12:54:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:54:20 INFO  : Launch script is exported to file '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test_system/_ide/scripts/debugger_riscv_test-default.tcl'
12:56:58 INFO  : Checking for BSP changes to sync application flags for project 'riscV_test'...
12:57:04 INFO  : Disconnected from the channel tcfchan#11.
12:57:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:57:05 INFO  : Jtag cable 'Digilent Zybo 210279545306A' is selected.
12:57:05 INFO  : 'jtag frequency' command is executed.
12:57:05 INFO  : Context for 'APU' is selected.
12:57:05 INFO  : System reset is completed.
12:57:08 INFO  : 'after 3000' command is executed.
12:57:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}' command is executed.
12:57:10 INFO  : Device configured successfully with "/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/bitstream/design_1_wrapper.bit"
12:57:10 INFO  : Context for 'APU' is selected.
12:57:10 INFO  : Hardware design and registers information is loaded from '/home/subi/codes/vscode/vivado/finalRISCV/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:57:10 INFO  : 'configparams force-mem-access 1' command is executed.
12:57:10 INFO  : Context for 'APU' is selected.
12:57:10 INFO  : Sourcing of '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/psinit/ps7_init.tcl' is done.
12:57:10 INFO  : 'ps7_init' command is executed.
12:57:10 INFO  : 'ps7_post_config' command is executed.
12:57:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:10 INFO  : The application '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/Debug/riscV_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:57:10 INFO  : 'configparams force-mem-access 0' command is executed.
12:57:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}
fpga -file /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/subi/codes/vscode/vivado/finalRISCV/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/Debug/riscV_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:57:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:11 INFO  : 'con' command is executed.
12:57:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:57:11 INFO  : Launch script is exported to file '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test_system/_ide/scripts/debugger_riscv_test-default.tcl'
12:58:56 INFO  : Checking for BSP changes to sync application flags for project 'riscV_test'...
12:59:00 INFO  : Disconnected from the channel tcfchan#12.
12:59:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:59:10 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:59:18 INFO  : Checking for BSP changes to sync application flags for project 'riscV_test'...
12:59:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:25 INFO  : Jtag cable 'Digilent Zybo 210279545306A' is selected.
12:59:25 INFO  : 'jtag frequency' command is executed.
12:59:25 INFO  : Context for 'APU' is selected.
12:59:25 INFO  : System reset is completed.
12:59:28 INFO  : 'after 3000' command is executed.
12:59:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}' command is executed.
12:59:29 INFO  : Device configured successfully with "/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/bitstream/design_1_wrapper.bit"
12:59:30 INFO  : Context for 'APU' is selected.
12:59:30 INFO  : Hardware design and registers information is loaded from '/home/subi/codes/vscode/vivado/finalRISCV/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:59:30 INFO  : 'configparams force-mem-access 1' command is executed.
12:59:30 INFO  : Context for 'APU' is selected.
12:59:30 INFO  : Sourcing of '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/psinit/ps7_init.tcl' is done.
12:59:30 INFO  : 'ps7_init' command is executed.
12:59:30 INFO  : 'ps7_post_config' command is executed.
12:59:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:30 INFO  : The application '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/Debug/riscV_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:59:30 INFO  : 'configparams force-mem-access 0' command is executed.
12:59:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}
fpga -file /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/subi/codes/vscode/vivado/finalRISCV/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/Debug/riscV_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:59:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:30 INFO  : 'con' command is executed.
12:59:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:59:30 INFO  : Launch script is exported to file '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test_system/_ide/scripts/debugger_riscv_test-default.tcl'
13:01:34 INFO  : Checking for BSP changes to sync application flags for project 'riscV_test'...
13:01:41 INFO  : Disconnected from the channel tcfchan#13.
13:01:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:42 INFO  : Jtag cable 'Digilent Zybo 210279545306A' is selected.
13:01:42 INFO  : 'jtag frequency' command is executed.
13:01:42 INFO  : Context for 'APU' is selected.
13:01:42 INFO  : System reset is completed.
13:01:45 INFO  : 'after 3000' command is executed.
13:01:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}' command is executed.
13:01:46 INFO  : Device configured successfully with "/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/bitstream/design_1_wrapper.bit"
13:01:46 INFO  : Context for 'APU' is selected.
13:01:46 INFO  : Hardware design and registers information is loaded from '/home/subi/codes/vscode/vivado/finalRISCV/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:01:46 INFO  : 'configparams force-mem-access 1' command is executed.
13:01:46 INFO  : Context for 'APU' is selected.
13:01:46 INFO  : Sourcing of '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/psinit/ps7_init.tcl' is done.
13:01:47 INFO  : 'ps7_init' command is executed.
13:01:47 INFO  : 'ps7_post_config' command is executed.
13:01:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:47 INFO  : The application '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/Debug/riscV_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:01:47 INFO  : 'configparams force-mem-access 0' command is executed.
13:01:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}
fpga -file /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/subi/codes/vscode/vivado/finalRISCV/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/Debug/riscV_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:01:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:47 INFO  : 'con' command is executed.
13:01:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:01:47 INFO  : Launch script is exported to file '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test_system/_ide/scripts/debugger_riscv_test-default.tcl'
13:03:49 INFO  : Checking for BSP changes to sync application flags for project 'riscV_test'...
13:03:58 INFO  : Disconnected from the channel tcfchan#14.
13:03:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:04:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:04:08 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:04:17 INFO  : Checking for BSP changes to sync application flags for project 'riscV_test'...
13:04:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:04:20 INFO  : Jtag cable 'Digilent Zybo 210279545306A' is selected.
13:04:20 INFO  : 'jtag frequency' command is executed.
13:04:20 INFO  : Context for 'APU' is selected.
13:04:20 INFO  : System reset is completed.
13:04:23 INFO  : 'after 3000' command is executed.
13:04:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}' command is executed.
13:04:24 INFO  : Device configured successfully with "/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/bitstream/design_1_wrapper.bit"
13:04:24 INFO  : Context for 'APU' is selected.
13:04:24 INFO  : Hardware design and registers information is loaded from '/home/subi/codes/vscode/vivado/finalRISCV/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:04:24 INFO  : 'configparams force-mem-access 1' command is executed.
13:04:24 INFO  : Context for 'APU' is selected.
13:04:24 INFO  : Sourcing of '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/psinit/ps7_init.tcl' is done.
13:04:24 INFO  : 'ps7_init' command is executed.
13:04:24 INFO  : 'ps7_post_config' command is executed.
13:04:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:25 INFO  : The application '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/Debug/riscV_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:04:25 INFO  : 'configparams force-mem-access 0' command is executed.
13:04:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}
fpga -file /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/subi/codes/vscode/vivado/finalRISCV/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/Debug/riscV_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:04:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:25 INFO  : 'con' command is executed.
13:04:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:04:25 INFO  : Launch script is exported to file '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test_system/_ide/scripts/debugger_riscv_test-default.tcl'
13:04:58 INFO  : Checking for BSP changes to sync application flags for project 'riscV_test'...
13:05:00 INFO  : Checking for BSP changes to sync application flags for project 'riscV_test'...
13:05:05 INFO  : Disconnected from the channel tcfchan#15.
13:05:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:05:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:05:15 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:05:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:05:15 INFO  : Jtag cable 'Digilent Zybo 210279545306A' is selected.
13:05:15 INFO  : 'jtag frequency' command is executed.
13:05:15 INFO  : Context for 'APU' is selected.
13:05:15 INFO  : System reset is completed.
13:05:18 INFO  : 'after 3000' command is executed.
13:05:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}' command is executed.
13:05:19 INFO  : Device configured successfully with "/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/bitstream/design_1_wrapper.bit"
13:05:19 INFO  : Context for 'APU' is selected.
13:05:19 INFO  : Hardware design and registers information is loaded from '/home/subi/codes/vscode/vivado/finalRISCV/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:05:19 INFO  : 'configparams force-mem-access 1' command is executed.
13:05:19 INFO  : Context for 'APU' is selected.
13:05:19 INFO  : Sourcing of '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/psinit/ps7_init.tcl' is done.
13:05:19 INFO  : 'ps7_init' command is executed.
13:05:19 INFO  : 'ps7_post_config' command is executed.
13:05:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:20 INFO  : The application '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/Debug/riscV_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:05:20 INFO  : 'configparams force-mem-access 0' command is executed.
13:05:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}
fpga -file /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/subi/codes/vscode/vivado/finalRISCV/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/Debug/riscV_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:05:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:20 INFO  : 'con' command is executed.
13:05:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:05:20 INFO  : Launch script is exported to file '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test_system/_ide/scripts/debugger_riscv_test-default.tcl'
13:05:59 INFO  : Checking for BSP changes to sync application flags for project 'riscV_test'...
13:06:08 INFO  : Disconnected from the channel tcfchan#16.
13:06:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:06:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:06:19 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:06:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:06:21 INFO  : Jtag cable 'Digilent Zybo 210279545306A' is selected.
13:06:21 INFO  : 'jtag frequency' command is executed.
13:06:21 INFO  : Context for 'APU' is selected.
13:06:21 INFO  : System reset is completed.
13:06:24 INFO  : 'after 3000' command is executed.
13:06:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}' command is executed.
13:06:26 INFO  : Device configured successfully with "/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/bitstream/design_1_wrapper.bit"
13:06:26 INFO  : Context for 'APU' is selected.
13:06:26 INFO  : Hardware design and registers information is loaded from '/home/subi/codes/vscode/vivado/finalRISCV/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:06:26 INFO  : 'configparams force-mem-access 1' command is executed.
13:06:26 INFO  : Context for 'APU' is selected.
13:06:26 INFO  : Sourcing of '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/psinit/ps7_init.tcl' is done.
13:06:26 INFO  : 'ps7_init' command is executed.
13:06:26 INFO  : 'ps7_post_config' command is executed.
13:06:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:26 INFO  : The application '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/Debug/riscV_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:06:26 INFO  : 'configparams force-mem-access 0' command is executed.
13:06:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}
fpga -file /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/subi/codes/vscode/vivado/finalRISCV/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/Debug/riscV_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:06:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:26 INFO  : 'con' command is executed.
13:06:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:06:26 INFO  : Launch script is exported to file '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test_system/_ide/scripts/debugger_riscv_test-default.tcl'
13:07:06 INFO  : Checking for BSP changes to sync application flags for project 'riscV_test'...
13:07:12 INFO  : Disconnected from the channel tcfchan#17.
13:07:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:07:22 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:07:32 INFO  : Checking for BSP changes to sync application flags for project 'riscV_test'...
13:07:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:34 INFO  : Jtag cable 'Digilent Zybo 210279545306A' is selected.
13:07:34 INFO  : 'jtag frequency' command is executed.
13:07:34 INFO  : Context for 'APU' is selected.
13:07:34 INFO  : System reset is completed.
13:07:37 INFO  : 'after 3000' command is executed.
13:07:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}' command is executed.
13:07:39 INFO  : Device configured successfully with "/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/bitstream/design_1_wrapper.bit"
13:07:39 INFO  : Context for 'APU' is selected.
13:07:39 INFO  : Hardware design and registers information is loaded from '/home/subi/codes/vscode/vivado/finalRISCV/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:07:39 INFO  : 'configparams force-mem-access 1' command is executed.
13:07:39 INFO  : Context for 'APU' is selected.
13:07:39 INFO  : Sourcing of '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/psinit/ps7_init.tcl' is done.
13:07:39 INFO  : 'ps7_init' command is executed.
13:07:39 INFO  : 'ps7_post_config' command is executed.
13:07:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:07:39 INFO  : The application '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test/Debug/riscV_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:07:39 INFO  : 'configparams force-mem-access 0' command is executed.
13:07:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}
fpga -file /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/subi/codes/vscode/vivado/finalRISCV/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/subi/codes/vscode/vivado/finalRISCV/riscV_test/Debug/riscV_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:07:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:07:39 INFO  : 'con' command is executed.
13:07:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:07:39 INFO  : Launch script is exported to file '/home/subi/codes/vscode/vivado/finalRISCV/riscV_test_system/_ide/scripts/debugger_riscv_test-default.tcl'
13:18:01 INFO  : Disconnected from the channel tcfchan#18.
