rc file Version 1.0

[Design]
COMPILE_PATH=/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/simulacion_logica_behavioral/SINGLE
SystemC=FALSE
UUM=FALSE
KDB=FALSE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
TOP=Mux_3x1_bv2 CORDIC_Arch2 Up_counter DECO_CORDIC_EXT PriorityEncoder_CORDIC FPU_PIPELINED_FPADDSUB Testbench_FPU_Mark1 
