{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642259689637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642259689646 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 15 16:14:49 2022 " "Processing started: Sat Jan 15 16:14:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642259689646 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259689646 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga3 -c vga3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga3 -c vga3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259689646 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642259690453 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642259690453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagerom2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imagerom2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imagerom2-SYN " "Found design unit 1: imagerom2-SYN" {  } { { "imageROM2.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642259702546 ""} { "Info" "ISGN_ENTITY_NAME" "1 imageROM2 " "Found entity 1: imageROM2" {  } { { "imageROM2.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642259702546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259702546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkpll1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkpll1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkpll1-SYN " "Found design unit 1: clkpll1-SYN" {  } { { "clkpll1.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/clkpll1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642259702553 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkpll1 " "Found entity 1: clkpll1" {  } { { "clkpll1.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/clkpll1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642259702553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259702553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_signal_delayer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync_signal_delayer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_signal_delayer-Behavioral " "Found design unit 1: sync_signal_delayer-Behavioral" {  } { { "sync_signal_delayer.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync_signal_delayer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642259702558 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_signal_delayer " "Found entity 1: sync_signal_delayer" {  } { { "sync_signal_delayer.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync_signal_delayer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642259702558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259702558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sync-mySync " "Found design unit 1: Sync-mySync" {  } { { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642259702564 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sync " "Found entity 1: Sync" {  } { { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642259702564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259702564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_sobel_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_sobel_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_sobel_sync-Behavioral " "Found design unit 1: my_sobel_sync-Behavioral" {  } { { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642259702569 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_sobel_sync " "Found entity 1: my_sobel_sync" {  } { { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642259702569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259702569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_line_buffer.vhd 3 1 " "Found 3 design units, including 1 entities, in source file fifo_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TYPES " "Found design unit 1: TYPES" {  } { { "fifo_line_buffer.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/fifo_line_buffer.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642259702575 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fifo_line_buffer-Behavioral " "Found design unit 2: fifo_line_buffer-Behavioral" {  } { { "fifo_line_buffer.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/fifo_line_buffer.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642259702575 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_line_buffer " "Found entity 1: fifo_line_buffer" {  } { { "fifo_line_buffer.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/fifo_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642259702575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259702575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "double_fifo_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file double_fifo_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 double_fifo_line_buffer-Behavioral " "Found design unit 1: double_fifo_line_buffer-Behavioral" {  } { { "double_fifo_line_buffer.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/double_fifo_line_buffer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642259702581 ""} { "Info" "ISGN_ENTITY_NAME" "1 double_fifo_line_buffer " "Found entity 1: double_fifo_line_buffer" {  } { { "double_fifo_line_buffer.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/double_fifo_line_buffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642259702581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259702581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-Behavioral " "Found design unit 1: Counter-Behavioral" {  } { { "Counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/Counter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642259702587 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/Counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642259702587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259702587 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "clkpll1_inst.vhd " "Can't analyze file -- file clkpll1_inst.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1642259702596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sobel_kernel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sobel_kernel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sobel_kernel-Behavioral " "Found design unit 1: sobel_kernel-Behavioral" {  } { { "sobel_kernel.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sobel_kernel.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642259702601 ""} { "Info" "ISGN_ENTITY_NAME" "1 sobel_kernel " "Found entity 1: sobel_kernel" {  } { { "sobel_kernel.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sobel_kernel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642259702601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259702601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cachesystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cachesystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CacheSystem-CacheSystem " "Found design unit 1: CacheSystem-CacheSystem" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642259702608 ""} { "Info" "ISGN_ENTITY_NAME" "1 CacheSystem " "Found entity 1: CacheSystem" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642259702608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259702608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sobel_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sobel_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sobel_wrapper-Structural " "Found design unit 1: sobel_wrapper-Structural" {  } { { "sobel_wrapper.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sobel_wrapper.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642259702613 ""} { "Info" "ISGN_ENTITY_NAME" "1 sobel_wrapper " "Found entity 1: sobel_wrapper" {  } { { "sobel_wrapper.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sobel_wrapper.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642259702613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259702613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga3-Behavioral " "Found design unit 1: vga3-Behavioral" {  } { { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642259702619 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga3 " "Found entity 1: vga3" {  } { { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642259702619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259702619 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DrawSquare.vhd " "Can't analyze file -- file DrawSquare.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1642259702627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncebtn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncebtn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferedDebouncedBtn-Behavioral " "Found design unit 1: bufferedDebouncedBtn-Behavioral" {  } { { "debounceBtn.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/debounceBtn.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642259702633 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferedDebouncedBtn " "Found entity 1: bufferedDebouncedBtn" {  } { { "debounceBtn.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/debounceBtn.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642259702633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259702633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagerom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imagerom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imagerom-SYN " "Found design unit 1: imagerom-SYN" {  } { { "imageROM.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642259702639 ""} { "Info" "ISGN_ENTITY_NAME" "1 imageROM " "Found entity 1: imageROM" {  } { { "imageROM.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642259702639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259702639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/mdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/mdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mdl-syn " "Found design unit 1: mdl-syn" {  } { { "output_files/mdl.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/output_files/mdl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642259702645 ""} { "Info" "ISGN_ENTITY_NAME" "1 mdl " "Found entity 1: mdl" {  } { { "output_files/mdl.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/output_files/mdl.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642259702645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259702645 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga3 " "Elaborating entity \"vga3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642259703647 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk108MHz vga3.vhd(70) " "VHDL Process Statement warning at vga3.vhd(70): signal \"clk108MHz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642259703648 "|vga3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk25MHz vga3.vhd(72) " "VHDL Process Statement warning at vga3.vhd(72): signal \"clk25MHz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642259703649 "|vga3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufferedDebouncedBtn bufferedDebouncedBtn:debBTNU " "Elaborating entity \"bufferedDebouncedBtn\" for hierarchy \"bufferedDebouncedBtn:debBTNU\"" {  } { { "vga3.vhd" "debBTNU" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642259703651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkpll1 clkpll1:myclk " "Elaborating entity \"clkpll1\" for hierarchy \"clkpll1:myclk\"" {  } { { "vga3.vhd" "myclk" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642259703667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clkpll1:myclk\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clkpll1:myclk\|altpll:altpll_component\"" {  } { { "clkpll1.vhd" "altpll_component" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/clkpll1.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642259703733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clkpll1:myclk\|altpll:altpll_component " "Elaborated megafunction instantiation \"clkpll1:myclk\|altpll:altpll_component\"" {  } { { "clkpll1.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/clkpll1.vhd" 149 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642259703735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clkpll1:myclk\|altpll:altpll_component " "Instantiated megafunction \"clkpll1:myclk\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 6 " "Parameter \"clk1_divide_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 13 " "Parameter \"clk1_multiply_by\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clkpll1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clkpll1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703736 ""}  } { { "clkpll1.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/clkpll1.vhd" 149 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642259703736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clkpll1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clkpll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkpll1_altpll " "Found entity 1: clkpll1_altpll" {  } { { "db/clkpll1_altpll.v" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/clkpll1_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642259703802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259703802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkpll1_altpll clkpll1:myclk\|altpll:altpll_component\|clkpll1_altpll:auto_generated " "Elaborating entity \"clkpll1_altpll\" for hierarchy \"clkpll1:myclk\|altpll:altpll_component\|clkpll1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642259703804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_sobel_sync my_sobel_sync:myDisp " "Elaborating entity \"my_sobel_sync\" for hierarchy \"my_sobel_sync:myDisp\"" {  } { { "vga3.vhd" "myDisp" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642259703815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sync my_sobel_sync:myDisp\|Sync:mysync " "Elaborating entity \"Sync\" for hierarchy \"my_sobel_sync:myDisp\|Sync:mysync\"" {  } { { "my_sobel_sync.vhd" "mysync" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642259703818 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "logoRden sync.vhd(40) " "VHDL Signal Declaration warning at sync.vhd(40): used explicit default value for signal \"logoRden\" because signal was never assigned a value" {  } { { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1642259703820 "|vga3|my_sobel_sync:myDisp|Sync:mysync"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imageROM my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1 " "Elaborating entity \"imageROM\" for hierarchy \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\"" {  } { { "sync.vhd" "mm1" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642259703867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\"" {  } { { "imageROM.vhd" "altsyncram_component" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642259703950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\"" {  } { { "imageROM.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642259703983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component " "Instantiated megafunction \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../eee308/video/lena_image.mif " "Parameter \"init_file\" = \"../eee308/video/lena_image.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259703983 ""}  } { { "imageROM.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642259703983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lss3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lss3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lss3 " "Found entity 1: altsyncram_lss3" {  } { { "db/altsyncram_lss3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642259704054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259704054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lss3 my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated " "Elaborating entity \"altsyncram_lss3\" for hierarchy \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642259704057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_h7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_h7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_h7a " "Found entity 1: decode_h7a" {  } { { "db/decode_h7a.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/decode_h7a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642259704119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259704119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_h7a my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|decode_h7a:rden_decode " "Elaborating entity \"decode_h7a\" for hierarchy \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|decode_h7a:rden_decode\"" {  } { { "db/altsyncram_lss3.tdf" "rden_decode" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642259704122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_t1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_t1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_t1b " "Found entity 1: mux_t1b" {  } { { "db/mux_t1b.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/mux_t1b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642259704183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259704183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_t1b my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|mux_t1b:mux2 " "Elaborating entity \"mux_t1b\" for hierarchy \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM:mm1\|altsyncram:altsyncram_component\|altsyncram_lss3:auto_generated\|mux_t1b:mux2\"" {  } { { "db/altsyncram_lss3.tdf" "mux2" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_lss3.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642259704186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imageROM2 my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2 " "Elaborating entity \"imageROM2\" for hierarchy \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\"" {  } { { "sync.vhd" "mm2" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642259704252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\"" {  } { { "imageROM2.vhd" "altsyncram_component" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642259704266 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\"" {  } { { "imageROM2.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642259704284 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component " "Instantiated megafunction \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../eee308/video/camera_image.mif " "Parameter \"init_file\" = \"../eee308/video/camera_image.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259704284 ""}  } { { "imageROM2.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642259704284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u2t3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u2t3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u2t3 " "Found entity 1: altsyncram_u2t3" {  } { { "db/altsyncram_u2t3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_u2t3.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642259704355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259704355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u2t3 my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated " "Elaborating entity \"altsyncram_u2t3\" for hierarchy \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642259704357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel_wrapper my_sobel_sync:myDisp\|sobel_wrapper:mysobel " "Elaborating entity \"sobel_wrapper\" for hierarchy \"my_sobel_sync:myDisp\|sobel_wrapper:mysobel\"" {  } { { "my_sobel_sync.vhd" "mysobel" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642259704430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CacheSystem my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem " "Elaborating entity \"CacheSystem\" for hierarchy \"my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\"" {  } { { "sobel_wrapper.vhd" "CacheSystem" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sobel_wrapper.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642259704435 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out1 CacheSystem.vhd(126) " "VHDL Process Statement warning at CacheSystem.vhd(126): inferring latch(es) for signal or variable \"pdata_out1\", which holds its previous value in one or more paths through the process" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642259704436 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out2 CacheSystem.vhd(126) " "VHDL Process Statement warning at CacheSystem.vhd(126): inferring latch(es) for signal or variable \"pdata_out2\", which holds its previous value in one or more paths through the process" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642259704436 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out3 CacheSystem.vhd(126) " "VHDL Process Statement warning at CacheSystem.vhd(126): inferring latch(es) for signal or variable \"pdata_out3\", which holds its previous value in one or more paths through the process" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642259704436 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out4 CacheSystem.vhd(126) " "VHDL Process Statement warning at CacheSystem.vhd(126): inferring latch(es) for signal or variable \"pdata_out4\", which holds its previous value in one or more paths through the process" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642259704436 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out5 CacheSystem.vhd(126) " "VHDL Process Statement warning at CacheSystem.vhd(126): inferring latch(es) for signal or variable \"pdata_out5\", which holds its previous value in one or more paths through the process" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642259704436 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out6 CacheSystem.vhd(126) " "VHDL Process Statement warning at CacheSystem.vhd(126): inferring latch(es) for signal or variable \"pdata_out6\", which holds its previous value in one or more paths through the process" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642259704436 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out7 CacheSystem.vhd(126) " "VHDL Process Statement warning at CacheSystem.vhd(126): inferring latch(es) for signal or variable \"pdata_out7\", which holds its previous value in one or more paths through the process" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642259704437 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out8 CacheSystem.vhd(126) " "VHDL Process Statement warning at CacheSystem.vhd(126): inferring latch(es) for signal or variable \"pdata_out8\", which holds its previous value in one or more paths through the process" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642259704437 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out9 CacheSystem.vhd(126) " "VHDL Process Statement warning at CacheSystem.vhd(126): inferring latch(es) for signal or variable \"pdata_out9\", which holds its previous value in one or more paths through the process" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642259704437 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out9\[0\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out9\[0\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259704437 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out9\[1\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out9\[1\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259704437 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out9\[2\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out9\[2\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259704437 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out9\[3\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out9\[3\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259704437 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out8\[0\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out8\[0\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259704437 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out8\[1\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out8\[1\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259704437 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out8\[2\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out8\[2\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259704437 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out8\[3\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out8\[3\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259704437 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out7\[0\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out7\[0\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259704437 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out7\[1\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out7\[1\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259704437 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out7\[2\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out7\[2\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259704437 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out7\[3\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out7\[3\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259704437 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out6\[0\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out6\[0\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259704437 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out6\[1\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out6\[1\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259704437 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out6\[2\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out6\[2\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259704437 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out6\[3\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out6\[3\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259704437 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out5\[0\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out5\[0\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259704437 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out5\[1\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out5\[1\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259704437 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out5\[2\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out5\[2\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259704438 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out5\[3\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out5\[3\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259704438 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out4\[0\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out4\[0\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259704438 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out4\[1\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out4\[1\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259704438 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out4\[2\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out4\[2\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259704438 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out4\[3\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out4\[3\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259704438 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out3\[0\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out3\[0\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259704438 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out3\[1\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out3\[1\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259704438 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out3\[2\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out3\[2\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259704438 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out3\[3\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out3\[3\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259704438 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out2\[0\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out2\[0\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259704438 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out2\[1\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out2\[1\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259704438 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out2\[2\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out2\[2\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259704438 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out2\[3\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out2\[3\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259704438 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out1\[0\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out1\[0\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259704438 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out1\[1\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out1\[1\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259704438 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out1\[2\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out1\[2\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259704438 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out1\[3\] CacheSystem.vhd(126) " "Inferred latch for \"pdata_out1\[3\]\" at CacheSystem.vhd(126)" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259704438 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_fifo_line_buffer my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|double_fifo_line_buffer:DoubleLineBuffer " "Elaborating entity \"double_fifo_line_buffer\" for hierarchy \"my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|double_fifo_line_buffer:DoubleLineBuffer\"" {  } { { "CacheSystem.vhd" "DoubleLineBuffer" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642259704440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_line_buffer my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|double_fifo_line_buffer:DoubleLineBuffer\|fifo_line_buffer:LineBuffer1 " "Elaborating entity \"fifo_line_buffer\" for hierarchy \"my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|double_fifo_line_buffer:DoubleLineBuffer\|fifo_line_buffer:LineBuffer1\"" {  } { { "double_fifo_line_buffer.vhd" "LineBuffer1" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/double_fifo_line_buffer.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642259704443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_signal_delayer my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer " "Elaborating entity \"sync_signal_delayer\" for hierarchy \"my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\"" {  } { { "CacheSystem.vhd" "Delayer" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642259704447 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fsync_temp sync_signal_delayer.vhd(42) " "VHDL Process Statement warning at sync_signal_delayer.vhd(42): inferring latch(es) for signal or variable \"fsync_temp\", which holds its previous value in one or more paths through the process" {  } { { "sync_signal_delayer.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync_signal_delayer.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642259704448 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|sync_signal_delayer:Delayer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fsync_temp sync_signal_delayer.vhd(42) " "Inferred latch for \"fsync_temp\" at sync_signal_delayer.vhd(42)" {  } { { "sync_signal_delayer.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync_signal_delayer.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259704448 "|vga3|my_sobel_sync:myDisp|sobel_wrapper:mysobel|CacheSystem:CacheSystem|sync_signal_delayer:Delayer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|Counter:RowsCounteComp " "Elaborating entity \"Counter\" for hierarchy \"my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|Counter:RowsCounteComp\"" {  } { { "sync_signal_delayer.vhd" "RowsCounteComp" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync_signal_delayer.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642259704450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter " "Elaborating entity \"Counter\" for hierarchy \"my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\"" {  } { { "CacheSystem.vhd" "ColsCounter" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642259704456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel_kernel my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|sobel_kernel:krnl " "Elaborating entity \"sobel_kernel\" for hierarchy \"my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|sobel_kernel:krnl\"" {  } { { "sobel_wrapper.vhd" "krnl" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sobel_wrapper.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642259704459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mdl my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|sobel_kernel:krnl\|mdl:maper " "Elaborating entity \"mdl\" for hierarchy \"my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|sobel_kernel:krnl\|mdl:maper\"" {  } { { "sobel_kernel.vhd" "maper" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sobel_kernel.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642259704463 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a0 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_u2t3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_u2t3.tdf" 44 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM2.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 86 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642259704610 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component|altsyncram_u2t3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a1 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_u2t3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_u2t3.tdf" 67 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM2.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 86 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642259704610 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component|altsyncram_u2t3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a2 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_u2t3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_u2t3.tdf" 90 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM2.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 86 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642259704610 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component|altsyncram_u2t3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a3 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_u2t3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_u2t3.tdf" 113 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM2.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 86 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642259704610 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component|altsyncram_u2t3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a4 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_u2t3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_u2t3.tdf" 136 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM2.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 86 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642259704610 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component|altsyncram_u2t3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a5 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_u2t3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_u2t3.tdf" 159 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM2.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 86 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642259704610 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component|altsyncram_u2t3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a6 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_u2t3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_u2t3.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM2.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 86 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642259704610 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component|altsyncram_u2t3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a7 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_u2t3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_u2t3.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM2.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 86 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642259704610 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component|altsyncram_u2t3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a8 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_u2t3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_u2t3.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM2.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 86 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642259704610 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component|altsyncram_u2t3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a9 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_u2t3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_u2t3.tdf" 251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM2.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 86 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642259704610 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component|altsyncram_u2t3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a10 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_u2t3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_u2t3.tdf" 274 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM2.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 86 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642259704610 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component|altsyncram_u2t3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a11 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_u2t3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_u2t3.tdf" 297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM2.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 86 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642259704610 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component|altsyncram_u2t3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a12 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_u2t3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_u2t3.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM2.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 86 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642259704610 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component|altsyncram_u2t3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a13 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_u2t3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_u2t3.tdf" 343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM2.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 86 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642259704610 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component|altsyncram_u2t3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a14 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_u2t3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_u2t3.tdf" 366 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM2.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 86 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642259704610 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component|altsyncram_u2t3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a15 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_u2t3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_u2t3.tdf" 389 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM2.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 86 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642259704610 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component|altsyncram_u2t3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a16 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_u2t3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_u2t3.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM2.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 86 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642259704610 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component|altsyncram_u2t3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a17 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_u2t3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_u2t3.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM2.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 86 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642259704610 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component|altsyncram_u2t3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a18 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_u2t3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_u2t3.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM2.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 86 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642259704610 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component|altsyncram_u2t3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a19 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_u2t3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_u2t3.tdf" 481 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM2.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 86 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642259704610 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component|altsyncram_u2t3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a20 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_u2t3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_u2t3.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM2.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 86 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642259704610 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component|altsyncram_u2t3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a21 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_u2t3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_u2t3.tdf" 527 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM2.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 86 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642259704610 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component|altsyncram_u2t3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a22 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_u2t3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_u2t3.tdf" 550 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM2.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 86 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642259704610 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component|altsyncram_u2t3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a23 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_u2t3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_u2t3.tdf" 573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM2.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 86 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642259704610 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component|altsyncram_u2t3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a24 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_u2t3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_u2t3.tdf" 596 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM2.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 86 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642259704610 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component|altsyncram_u2t3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a25 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_u2t3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_u2t3.tdf" 619 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM2.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 86 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642259704610 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component|altsyncram_u2t3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a26 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_u2t3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_u2t3.tdf" 642 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM2.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 86 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642259704610 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component|altsyncram_u2t3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a27 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_u2t3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_u2t3.tdf" 665 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM2.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 86 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642259704610 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component|altsyncram_u2t3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a28 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_u2t3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_u2t3.tdf" 688 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM2.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 86 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642259704610 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component|altsyncram_u2t3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a29 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_u2t3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_u2t3.tdf" 711 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM2.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 86 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642259704610 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component|altsyncram_u2t3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a30 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_u2t3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_u2t3.tdf" 734 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM2.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 86 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642259704610 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component|altsyncram_u2t3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a31 " "Synthesized away node \"my_sobel_sync:myDisp\|Sync:mysync\|imageROM2:mm2\|altsyncram:altsyncram_component\|altsyncram_u2t3:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_u2t3.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_u2t3.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imageROM2.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/imageROM2.vhd" 60 0 0 } } { "sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync.vhd" 86 0 0 } } { "my_sobel_sync.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/my_sobel_sync.vhd" 49 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642259704610 "|vga3|my_sobel_sync:myDisp|Sync:mysync|imageROM2:mm2|altsyncram:altsyncram_component|altsyncram_u2t3:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1642259704610 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1642259704610 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sDispClk " "Found clock multiplexer sDispClk" {  } { { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 40 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1642259704717 "|vga3|sDispClk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1642259704717 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|double_fifo_line_buffer:DoubleLineBuffer\|fifo_line_buffer:LineBuffer2\|ram_array_rtl_0 " "Inferred RAM node \"my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|double_fifo_line_buffer:DoubleLineBuffer\|fifo_line_buffer:LineBuffer2\|ram_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1642259704849 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|double_fifo_line_buffer:DoubleLineBuffer\|fifo_line_buffer:LineBuffer1\|ram_array_rtl_0 " "Inferred RAM node \"my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|double_fifo_line_buffer:DoubleLineBuffer\|fifo_line_buffer:LineBuffer1\|ram_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1642259704850 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|double_fifo_line_buffer:DoubleLineBuffer\|fifo_line_buffer:LineBuffer2\|ram_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|double_fifo_line_buffer:DoubleLineBuffer\|fifo_line_buffer:LineBuffer2\|ram_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642259705138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642259705138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642259705138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642259705138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642259705138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642259705138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642259705138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642259705138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642259705138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642259705138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642259705138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642259705138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642259705138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642259705138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642259705138 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1642259705138 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|double_fifo_line_buffer:DoubleLineBuffer\|fifo_line_buffer:LineBuffer1\|ram_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|double_fifo_line_buffer:DoubleLineBuffer\|fifo_line_buffer:LineBuffer1\|ram_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642259705138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642259705138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642259705138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642259705138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642259705138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642259705138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642259705138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642259705138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642259705138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642259705138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642259705138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642259705138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642259705138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642259705138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642259705138 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1642259705138 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1642259705138 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|double_fifo_line_buffer:DoubleLineBuffer\|fifo_line_buffer:LineBuffer2\|altsyncram:ram_array_rtl_0 " "Elaborated megafunction instantiation \"my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|double_fifo_line_buffer:DoubleLineBuffer\|fifo_line_buffer:LineBuffer2\|altsyncram:ram_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642259705165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|double_fifo_line_buffer:DoubleLineBuffer\|fifo_line_buffer:LineBuffer2\|altsyncram:ram_array_rtl_0 " "Instantiated megafunction \"my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|double_fifo_line_buffer:DoubleLineBuffer\|fifo_line_buffer:LineBuffer2\|altsyncram:ram_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259705165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259705165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259705165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 640 " "Parameter \"NUMWORDS_A\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259705165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 4 " "Parameter \"WIDTH_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259705165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259705165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 640 " "Parameter \"NUMWORDS_B\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259705165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259705165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259705165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259705165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259705165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259705165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259705165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259705165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642259705165 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642259705165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bph1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bph1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bph1 " "Found entity 1: altsyncram_bph1" {  } { { "db/altsyncram_bph1.tdf" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/altsyncram_bph1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642259705230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259705230 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1642259705548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out3\[3\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642259705619 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642259705619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out6\[2\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out6\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642259705620 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642259705620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out3\[2\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642259705620 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642259705620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out6\[1\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out6\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642259705620 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642259705620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out3\[1\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642259705620 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642259705620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out6\[0\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out6\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642259705620 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642259705620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out9\[3\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out9\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642259705621 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642259705621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out9\[2\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out9\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642259705621 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642259705621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out9\[1\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out9\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642259705621 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642259705621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out3\[0\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642259705621 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642259705621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out9\[0\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out9\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642259705621 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642259705621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out1\[3\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642259705621 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642259705621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out1\[2\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642259705621 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642259705621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out1\[1\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642259705621 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642259705621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out1\[0\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642259705621 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642259705621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out4\[2\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642259705622 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642259705622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out4\[1\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642259705622 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642259705622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out4\[0\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642259705622 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642259705622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out7\[3\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out7\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642259705622 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642259705622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out7\[2\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out7\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642259705622 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642259705622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out7\[1\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out7\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642259705622 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642259705622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out7\[0\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out7\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642259705622 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642259705622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out6\[3\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out6\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642259705622 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642259705622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out4\[3\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642259705622 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642259705622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out8\[2\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out8\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642259705623 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642259705623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out8\[1\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out8\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642259705623 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642259705623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out8\[0\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out8\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642259705623 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642259705623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out2\[2\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642259705623 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642259705623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out2\[1\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642259705623 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642259705623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out2\[0\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642259705623 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642259705623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out8\[3\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out8\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642259705623 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642259705623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out2\[3\] " "Latch my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[0\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642259705623 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642259705623 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1642259707476 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "40 " "40 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1642259708294 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1642259708601 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642259708601 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "clkpll1:myclk\|altpll:altpll_component\|clkpll1_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"clkpll1:myclk\|altpll:altpll_component\|clkpll1_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/clkpll1_altpll.v" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/clkpll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "clkpll1.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/clkpll1.vhd" 149 0 0 } } { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 47 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1642259708645 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel3 " "No output dependent on input pin \"sel3\"" {  } { { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642259708710 "|vga3|sel3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "resetPosition " "No output dependent on input pin \"resetPosition\"" {  } { { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642259708710 "|vga3|resetPosition"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTNL " "No output dependent on input pin \"BTNL\"" {  } { { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642259708710 "|vga3|BTNL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTNR " "No output dependent on input pin \"BTNR\"" {  } { { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642259708710 "|vga3|BTNR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTNU " "No output dependent on input pin \"BTNU\"" {  } { { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642259708710 "|vga3|BTNU"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTND " "No output dependent on input pin \"BTND\"" {  } { { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642259708710 "|vga3|BTND"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "speed " "No output dependent on input pin \"speed\"" {  } { { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642259708710 "|vga3|speed"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1642259708710 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "697 " "Implemented 697 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1642259708710 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1642259708710 ""} { "Info" "ICUT_CUT_TM_LCELLS" "630 " "Implemented 630 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1642259708710 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1642259708710 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1642259708710 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1642259708710 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 128 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 128 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642259708753 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 15 16:15:08 2022 " "Processing ended: Sat Jan 15 16:15:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642259708753 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642259708753 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642259708753 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642259708753 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1642259710375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642259710383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 15 16:15:09 2022 " "Processing started: Sat Jan 15 16:15:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642259710383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1642259710383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vga3 -c vga3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vga3 -c vga3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1642259710383 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1642259710556 ""}
{ "Info" "0" "" "Project  = vga3" {  } {  } 0 0 "Project  = vga3" 0 0 "Fitter" 0 0 1642259710557 ""}
{ "Info" "0" "" "Revision = vga3" {  } {  } 0 0 "Revision = vga3" 0 0 "Fitter" 0 0 1642259710557 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1642259710677 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1642259710678 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vga3 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"vga3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1642259710691 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1642259710737 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1642259710737 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clkpll1:myclk\|altpll:altpll_component\|clkpll1_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"clkpll1:myclk\|altpll:altpll_component\|clkpll1_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clkpll1:myclk\|altpll:altpll_component\|clkpll1_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for clkpll1:myclk\|altpll:altpll_component\|clkpll1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clkpll1_altpll.v" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/clkpll1_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1642259710809 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clkpll1:myclk\|altpll:altpll_component\|clkpll1_altpll:auto_generated\|wire_pll1_clk\[2\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for clkpll1:myclk\|altpll:altpll_component\|clkpll1_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/clkpll1_altpll.v" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/clkpll1_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1642259710809 ""}  } { { "db/clkpll1_altpll.v" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/clkpll1_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1642259710809 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1642259710978 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1642259710990 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642259711400 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642259711400 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642259711400 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642259711400 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642259711400 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642259711400 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642259711400 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642259711400 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642259711400 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642259711400 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642259711400 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1642259711400 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 2015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642259711404 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 2017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642259711404 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 2019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642259711404 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 2021 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642259711404 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 2023 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642259711404 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 2025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642259711404 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 2027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642259711404 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 2029 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642259711404 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1642259711404 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1642259711404 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1642259711404 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1642259711404 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1642259711404 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1642259711405 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1642259711458 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "33 " "The Timing Analyzer is analyzing 33 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1642259712203 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga3.sdc " "Synopsys Design Constraints File file not found: 'vga3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1642259712204 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1642259712204 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1642259712207 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1642259712216 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1642259712217 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1642259712218 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkpll1:myclk\|altpll:altpll_component\|clkpll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node clkpll1:myclk\|altpll:altpll_component\|clkpll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642259712271 ""}  } { { "db/clkpll1_altpll.v" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/clkpll1_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642259712271 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkpll1:myclk\|altpll:altpll_component\|clkpll1_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node clkpll1:myclk\|altpll:altpll_component\|clkpll1_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642259712271 ""}  } { { "db/clkpll1_altpll.v" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/db/clkpll1_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642259712271 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50MH~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed)) " "Automatically promoted node clk50MH~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642259712271 ""}  } { { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 2005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642259712271 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sDispClk  " "Automatically promoted node sDispClk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642259712271 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[1\] " "Destination node my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[1\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642259712271 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[2\] " "Destination node my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[2\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642259712271 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[3\] " "Destination node my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[3\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642259712271 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[4\] " "Destination node my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[4\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642259712271 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[5\] " "Destination node my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[5\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642259712271 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[6\] " "Destination node my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[6\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642259712271 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[7\] " "Destination node my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[7\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642259712271 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[8\] " "Destination node my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[8\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642259712271 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[9\] " "Destination node my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[9\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642259712271 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1642259712271 ""}  } { { "vga3.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/vga3.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642259712271 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out1\[3\]~3  " "Automatically promoted node my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out1\[3\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642259712272 ""}  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642259712272 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|rsync2  " "Automatically promoted node my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|rsync2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642259712272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|sobel_kernel:krnl\|rsync_o " "Destination node my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|sobel_kernel:krnl\|rsync_o" {  } { { "sobel_kernel.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sobel_kernel.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642259712272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[1\] " "Destination node my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[1\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642259712272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[2\] " "Destination node my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[2\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642259712272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[3\] " "Destination node my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[3\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642259712272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[4\] " "Destination node my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[4\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642259712272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[5\] " "Destination node my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[5\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642259712272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[6\] " "Destination node my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[6\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642259712272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Destination node my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642259712272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[8\] " "Destination node my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[8\]" {  } { { "counter.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/counter.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642259712272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|sobel_kernel:krnl\|pdata_o\[3\]~2 " "Destination node my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|sobel_kernel:krnl\|pdata_o\[3\]~2" {  } { { "sobel_kernel.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sobel_kernel.vhd" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642259712272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1642259712272 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1642259712272 ""}  } { { "sync_signal_delayer.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync_signal_delayer.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642259712272 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|fsync_temp  " "Automatically promoted node my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|fsync_temp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642259712273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|sobel_kernel:krnl\|fsync_o " "Destination node my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|sobel_kernel:krnl\|fsync_o" {  } { { "sobel_kernel.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sobel_kernel.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642259712273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|sobel_kernel:krnl\|pdata_o\[3\]~2 " "Destination node my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|sobel_kernel:krnl\|pdata_o\[3\]~2" {  } { { "sobel_kernel.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sobel_kernel.vhd" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642259712273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|sobel_kernel:krnl\|gauss\[0\]~5 " "Destination node my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|sobel_kernel:krnl\|gauss\[0\]~5" {  } { { "sobel_kernel.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sobel_kernel.vhd" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642259712273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out1\[3\]~3 " "Destination node my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|pdata_out1\[3\]~3" {  } { { "CacheSystem.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/CacheSystem.vhd" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642259712273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|rowsDelayCounterFalling\[4\]~12 " "Destination node my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|rowsDelayCounterFalling\[4\]~12" {  } { { "sync_signal_delayer.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync_signal_delayer.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 1044 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642259712273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|fsync_temp " "Destination node my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|fsync_temp" {  } { { "sync_signal_delayer.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync_signal_delayer.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642259712273 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1642259712273 ""}  } { { "sync_signal_delayer.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/fourier - Copy/sync_signal_delayer.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642259712273 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1642259712696 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1642259712697 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1642259712697 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1642259712698 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1642259712700 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1642259712702 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1642259712702 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1642259712703 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1642259712789 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1642259712790 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1642259712790 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642259712880 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1642259712885 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1642259714412 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642259714682 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1642259714714 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1642259718797 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642259718797 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1642259719365 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 1.1% " "1e+03 ns of routing delay (approximately 1.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1642259722190 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/Users/USER/Documents/2nd semester/fourier - Copy/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1642259722500 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1642259722500 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1642259726939 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1642259726939 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642259726943 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.56 " "Total time spent on timing analysis during the Fitter is 2.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1642259727143 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1642259727156 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1642259727803 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1642259727804 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1642259728688 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642259729478 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/USER/Documents/2nd semester/fourier - Copy/output_files/vga3.fit.smsg " "Generated suppressed messages file C:/Users/USER/Documents/2nd semester/fourier - Copy/output_files/vga3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1642259729882 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5645 " "Peak virtual memory: 5645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642259730699 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 15 16:15:30 2022 " "Processing ended: Sat Jan 15 16:15:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642259730699 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642259730699 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642259730699 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1642259730699 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1642259731849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642259731855 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 15 16:15:31 2022 " "Processing started: Sat Jan 15 16:15:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642259731855 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1642259731855 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vga3 -c vga3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off vga3 -c vga3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1642259731856 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1642259732262 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1642259734318 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1642259734447 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642259735482 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 15 16:15:35 2022 " "Processing ended: Sat Jan 15 16:15:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642259735482 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642259735482 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642259735482 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1642259735482 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1642259736164 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1642259736854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642259736861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 15 16:15:36 2022 " "Processing started: Sat Jan 15 16:15:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642259736861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1642259736861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vga3 -c vga3 " "Command: quartus_sta vga3 -c vga3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1642259736861 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1642259737039 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1642259737567 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1642259737567 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642259737610 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642259737610 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "33 " "The Timing Analyzer is analyzing 33 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1642259737881 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga3.sdc " "Synopsys Design Constraints File file not found: 'vga3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1642259738039 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1642259738039 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1642259738042 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myclk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{myclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{myclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{myclk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{myclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{myclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1642259738042 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myclk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{myclk\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{myclk\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{myclk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{myclk\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{myclk\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1642259738042 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642259738042 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1642259738043 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] " "create_clock -period 1.000 -name my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1642259738044 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|rsync2 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|rsync2 " "create_clock -period 1.000 -name my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|rsync2 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|rsync2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1642259738044 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk50MH clk50MH " "create_clock -period 1.000 -name clk50MH clk50MH" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1642259738044 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642259738044 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1642259738049 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642259738051 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1642259738052 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1642259738085 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1642259738154 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1642259738169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.995 " "Worst-case setup slack is -13.995" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259738184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259738184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.995            -108.749 myclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -13.995            -108.749 myclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259738184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.776            -103.825 myclk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  -13.776            -103.825 myclk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259738184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.938            -265.035 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\]  " "   -8.938            -265.035 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259738184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.989            -227.190 clk50MH  " "   -4.989            -227.190 clk50MH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259738184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.625             -29.794 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|rsync2  " "   -1.625             -29.794 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|rsync2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259738184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642259738184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.468 " "Worst-case hold slack is -0.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259738201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259738201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.468              -1.981 myclk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.468              -1.981 myclk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259738201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.177              -0.518 myclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.177              -0.518 myclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259738201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|rsync2  " "    0.356               0.000 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|rsync2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259738201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 clk50MH  " "    0.429               0.000 clk50MH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259738201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.230               0.000 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\]  " "    1.230               0.000 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259738201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642259738201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.471 " "Worst-case recovery slack is -3.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259738204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259738204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.471             -31.239 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|rsync2  " "   -3.471             -31.239 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|rsync2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259738204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.379             -12.411 myclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.379             -12.411 myclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259738204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.160             -10.440 myclk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -1.160             -10.440 myclk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259738204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642259738204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.678 " "Worst-case removal slack is -2.678" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259738207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259738207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.678              -2.939 myclk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -2.678              -2.939 myclk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259738207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.387              -2.387 myclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.387              -2.387 myclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259738207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.374               0.000 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|rsync2  " "    2.374               0.000 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|rsync2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259738207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642259738207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259738211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259738211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -166.426 clk50MH  " "   -3.000            -166.426 clk50MH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259738211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -37.881 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|rsync2  " "   -1.403             -37.881 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|rsync2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259738211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.589             -74.258 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\]  " "   -0.589             -74.258 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259738211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.650               0.000 myclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.650               0.000 myclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259738211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.851               0.000 clk  " "    9.851               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259738211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.667               0.000 myclk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.667               0.000 myclk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259738211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642259738211 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642259738227 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642259738227 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1642259738231 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1642259738257 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1642259739304 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642259739410 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1642259739441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.343 " "Worst-case setup slack is -12.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.343             -90.493 myclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -12.343             -90.493 myclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.134             -85.895 myclk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  -12.134             -85.895 myclk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.651            -256.849 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\]  " "   -8.651            -256.849 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.845            -214.028 clk50MH  " "   -4.845            -214.028 clk50MH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.408             -24.873 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|rsync2  " "   -1.408             -24.873 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|rsync2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642259739444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.688 " "Worst-case hold slack is -0.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.688              -4.554 myclk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.688              -4.554 myclk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.413              -1.547 myclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.413              -1.547 myclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|rsync2  " "    0.321               0.000 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|rsync2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 clk50MH  " "    0.393               0.000 clk50MH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.234               0.000 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\]  " "    1.234               0.000 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642259739459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.394 " "Worst-case recovery slack is -3.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.394             -30.546 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|rsync2  " "   -3.394             -30.546 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|rsync2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.881              -7.929 myclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.881              -7.929 myclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.672              -6.048 myclk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.672              -6.048 myclk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642259739462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.719 " "Worst-case removal slack is -2.719" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.719              -5.626 myclk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -2.719              -5.626 myclk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.444              -2.876 myclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.444              -2.876 myclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.428               0.000 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|rsync2  " "    2.428               0.000 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|rsync2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642259739468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -160.730 clk50MH  " "   -3.000            -160.730 clk50MH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -37.881 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|rsync2  " "   -1.403             -37.881 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|rsync2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.590             -63.058 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\]  " "   -0.590             -63.058 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.561               0.000 myclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.561               0.000 myclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.798               0.000 clk  " "    9.798               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.574               0.000 myclk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.574               0.000 myclk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642259739471 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642259739487 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642259739487 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1642259739492 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642259739676 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1642259739691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.528 " "Worst-case setup slack is -5.528" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.528             -40.651 myclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.528             -40.651 myclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.443             -38.781 myclk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -5.443             -38.781 myclk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.913            -114.348 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\]  " "   -3.913            -114.348 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.015             -74.946 clk50MH  " "   -2.015             -74.946 clk50MH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.084              -0.756 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|rsync2  " "   -0.084              -0.756 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|rsync2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642259739694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.430 " "Worst-case hold slack is -0.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.430              -5.503 myclk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.430              -5.503 myclk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.315              -3.433 myclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.315              -3.433 myclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|rsync2  " "    0.151               0.000 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|rsync2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 clk50MH  " "    0.162               0.000 clk50MH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.506               0.000 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\]  " "    0.506               0.000 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739710 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642259739710 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.186 " "Worst-case recovery slack is -1.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.186             -10.674 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|rsync2  " "   -1.186             -10.674 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|rsync2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.606              -5.454 myclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.606              -5.454 myclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -4.689 myclk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.521              -4.689 myclk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642259739713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.365 " "Worst-case removal slack is -1.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.365              -1.365 myclk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -1.365              -1.365 myclk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.250              -1.250 myclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.250              -1.250 myclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.006               0.000 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|rsync2  " "    1.006               0.000 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|rsync2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642259739718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -78.970 clk50MH  " "   -3.000             -78.970 clk50MH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -27.000 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|rsync2  " "   -1.000             -27.000 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|sync_signal_delayer:Delayer\|rsync2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.044              -1.900 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\]  " "   -0.044              -1.900 my_sobel_sync:myDisp\|sobel_wrapper:mysobel\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.583               0.000 myclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.583               0.000 myclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.660               0.000 clk  " "    9.660               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.567               0.000 myclk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.567               0.000 myclk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642259739722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642259739722 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642259739738 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642259739738 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1642259740534 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1642259740534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642259740603 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 15 16:15:40 2022 " "Processing ended: Sat Jan 15 16:15:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642259740603 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642259740603 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642259740603 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1642259740603 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 140 s " "Quartus Prime Full Compilation was successful. 0 errors, 140 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1642259741310 ""}
