`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    output [1  ==  id_1 : id_2] id_5,
    output [1 : id_3[id_5[id_2 : id_5]]] id_6,
    id_7,
    id_8,
    input logic id_9,
    id_10,
    id_11
);
  generate
    if (id_11) begin
      assign id_5 = id_8;
    end else begin
      assign id_12 = id_12[1];
      assign id_12 = 1;
      assign id_12[id_12] = id_12;
      assign id_12 = 1'h0;
      assign id_12[1] = 1;
      if (id_12) begin
        id_13 id_14 (
            .id_13(1),
            .id_13(id_12),
            .id_12(id_15)
        );
      end else begin : id_16
        assign id_13 = 1;
      end
    end
  endgenerate
endmodule
