\doxysubsubsubsection{APB2 Peripheral Clock Enabled or Disabled Status}
\label{group___r_c_c___a_p_b2___clock___enabled___disabled___status}\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}


Check whether the APB2 peripheral clock is enabled or not.  


\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+SYSCFGEN}) != 0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM1\+EN})   != 0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+SPI1\+EN})   != 0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+USART1\+EN}) != 0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM14\+EN})  != 0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM16\+EN})  != 0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM17\+EN})  != 0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+ADCEN})    != 0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+SYSCFGEN}) == 0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM1\+EN})   == 0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+SPI1\+EN})   == 0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+USART1\+EN}) == 0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM14\+EN})  == 0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM16\+EN})  == 0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM17\+EN})  == 0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+ADCEN})    == 0U)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
Check whether the APB2 peripheral clock is enabled or not. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\doxysubsubsubsubsection{Macro Definition Documentation}
\label{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga452be040858dff873d54c0020d1cbeef} 
\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_ADC\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_ADC\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_ADC\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_ADC\_IS\_CLK\_DISABLED}!APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_ADC\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+ADCEN})    == 0U)}

\label{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga533cce6e679e55d54b4381b2817fc974} 
\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_ADC\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_ADC\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_ADC\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_ADC\_IS\_CLK\_ENABLED}!APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_ADC\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+ADCEN})    != 0U)}

\label{group___r_c_c___a_p_b2___clock___enabled___disabled___status_gabd506be27916f029d2214e88bc48f6df} 
\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_SPI1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_DISABLED}!APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+SPI1\+EN})   == 0U)}

\label{group___r_c_c___a_p_b2___clock___enabled___disabled___status_gab1787d7cdf591c099b8d96848aee835e} 
\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED}!APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+SPI1\+EN})   != 0U)}

\label{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga9f32ce5d57fe1d7a4871552d2e9a5b0e} 
\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_DISABLED}!APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+SYSCFGEN}) == 0U)}

\label{group___r_c_c___a_p_b2___clock___enabled___disabled___status_gad1ea95d1d5f3a2ecf2b903c4ed22e7c6} 
\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_ENABLED}!APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+SYSCFGEN}) != 0U)}

\label{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga89072bbdf8efacb3d243c50711f60766} 
\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_TIM14\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM14\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM14\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM14\_IS\_CLK\_DISABLED}!APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_TIM14\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM14\+EN})  == 0U)}

\label{group___r_c_c___a_p_b2___clock___enabled___disabled___status_gaf40a1f6a134b09aaa211ad159e613d1a} 
\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_TIM14\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM14\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM14\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM14\_IS\_CLK\_ENABLED}!APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_TIM14\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM14\+EN})  != 0U)}

\label{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga55adb9971771c35d36a549a1948b7b1e} 
\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_TIM16\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM16\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM16\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM16\_IS\_CLK\_DISABLED}!APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_TIM16\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM16\+EN})  == 0U)}

\label{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga52afd021e3f0970ce10549dbfb69abac} 
\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_TIM16\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM16\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM16\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM16\_IS\_CLK\_ENABLED}!APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_TIM16\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM16\+EN})  != 0U)}

\label{group___r_c_c___a_p_b2___clock___enabled___disabled___status_gaf55e3121b3ce93da44a1ac83f3cdac8a} 
\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_TIM17\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM17\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM17\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM17\_IS\_CLK\_DISABLED}!APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_TIM17\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM17\+EN})  == 0U)}

\label{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga9cb697e01267c3ee783f0fabf3eefda1} 
\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_TIM17\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM17\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM17\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM17\_IS\_CLK\_ENABLED}!APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_TIM17\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM17\+EN})  != 0U)}

\label{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga7116893adbb7fc144102af49de55350b} 
\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_TIM1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_DISABLED}!APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM1\+EN})   == 0U)}

\label{group___r_c_c___a_p_b2___clock___enabled___disabled___status_gad2b7c3a381d791c4ee728e303935832a} 
\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED}!APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM1\+EN})   != 0U)}

\label{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga22c9d59ac6062298a71eed0d6a4a9afd} 
\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_USART1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_USART1\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_USART1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_USART1\_IS\_CLK\_DISABLED}!APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_USART1\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+USART1\+EN}) == 0U)}

\label{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga59bd3cd20df76f885695fcdad1edce27} 
\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED}!APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBENR2, \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+USART1\+EN}) != 0U)}

