


ARM Macro Assembler    Page 1 


    1 00000000         ; <<< Use Configuration Wizard in Context Menu >>>
    2 00000000         ;*******************************************************
                       ***********************
    3 00000000         ;
    4 00000000         ; startup_rvmdk.S - Startup code for use with Keil's uVi
                       sion.
    5 00000000         ;
    6 00000000         ; Copyright (c) 2013-2014 Texas Instruments Incorporated
                       .  All rights reserved.
    7 00000000         ; Software License Agreement
    8 00000000         ; 
    9 00000000         ;   Redistribution and use in source and binary forms, w
                       ith or without
   10 00000000         ;   modification, are permitted provided that the follow
                       ing conditions
   11 00000000         ;   are met:
   12 00000000         ; 
   13 00000000         ;   Redistributions of source code must retain the above
                        copyright
   14 00000000         ;   notice, this list of conditions and the following di
                       sclaimer.
   15 00000000         ; 
   16 00000000         ;   Redistributions in binary form must reproduce the ab
                       ove copyright
   17 00000000         ;   notice, this list of conditions and the following di
                       sclaimer in the
   18 00000000         ;   documentation and/or other materials provided with t
                       he  
   19 00000000         ;   distribution.
   20 00000000         ; 
   21 00000000         ;   Neither the name of Texas Instruments Incorporated n
                       or the names of
   22 00000000         ;   its contributors may be used to endorse or promote p
                       roducts derived
   23 00000000         ;   from this software without specific prior written pe
                       rmission.
   24 00000000         ; 
   25 00000000         ; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND
                        CONTRIBUTORS
   26 00000000         ; "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDI
                       NG, BUT NOT
   27 00000000         ; LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY 
                       AND FITNESS FOR
   28 00000000         ; A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL
                        THE COPYRIGHT
   29 00000000         ; OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRE
                       CT, INCIDENTAL,
   30 00000000         ; SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDIN
                       G, BUT NOT
   31 00000000         ; LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICE
                       S; LOSS OF USE,
   32 00000000         ; DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CA
                       USED AND ON ANY
   33 00000000         ; THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABI
                       LITY, OR TORT
   34 00000000         ; (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
                        OUT OF THE USE
   35 00000000         ; OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY O
                       F SUCH DAMAGE.



ARM Macro Assembler    Page 2 


   36 00000000         ; 
   37 00000000         ; This is part of revision 2.1.0.12573 of the Tiva Firmw
                       are Development Package.
   38 00000000         ;
   39 00000000         ;*******************************************************
                       ***********************
   40 00000000         
   41 00000000         ;*******************************************************
                       ***********************
   42 00000000         ;
   43 00000000         ; <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
   44 00000000         ;
   45 00000000         ;*******************************************************
                       ***********************
   46 00000000 00000100 
                       Stack   EQU              0x00000100
   47 00000000         
   48 00000000         ;*******************************************************
                       ***********************
   49 00000000         ;
   50 00000000         ; <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
   51 00000000         ;
   52 00000000         ;*******************************************************
                       ***********************
   53 00000000 00000000 
                       Heap    EQU              0x00000000
   54 00000000         
   55 00000000         ;*******************************************************
                       ***********************
   56 00000000         ;
   57 00000000         ; Allocate space for the stack.
   58 00000000         ;
   59 00000000         ;*******************************************************
                       ***********************
   60 00000000                 AREA             STACK, NOINIT, READWRITE, ALIGN
=3
   61 00000000         StackMem
   62 00000000                 SPACE            Stack
   63 00000100         __initial_sp
   64 00000100         
   65 00000100         ;*******************************************************
                       ***********************
   66 00000100         ;
   67 00000100         ; Allocate space for the heap.
   68 00000100         ;
   69 00000100         ;*******************************************************
                       ***********************
   70 00000100                 AREA             HEAP, NOINIT, READWRITE, ALIGN=
3
   71 00000000         __heap_base
   72 00000000         HeapMem
   73 00000000                 SPACE            Heap
   74 00000000         __heap_limit
   75 00000000         
   76 00000000         ;*******************************************************
                       ***********************
   77 00000000         ;
   78 00000000         ; Indicate that the code in this file preserves 8-byte a
                       lignment of the stack.



ARM Macro Assembler    Page 3 


   79 00000000         ;
   80 00000000         ;*******************************************************
                       ***********************
   81 00000000                 PRESERVE8
   82 00000000         
   83 00000000         ;*******************************************************
                       ***********************
   84 00000000         ;
   85 00000000         ; Place code into the reset code section.
   86 00000000         ;
   87 00000000         ;*******************************************************
                       ***********************
   88 00000000                 AREA             RESET, CODE, READONLY
   89 00000000                 THUMB
   90 00000000         
   91 00000000         ;*******************************************************
                       ***********************
   92 00000000         ;
   93 00000000         ; the application interrupt handler
   94 00000000         ;
   95 00000000         ;*******************************************************
                       ***********************
   96 00000000                 EXTERN           ADC0Sequence0Handler
   97 00000000         
   98 00000000         ;*******************************************************
                       ***********************
   99 00000000         ;
  100 00000000         ; The vector table.
  101 00000000         ;
  102 00000000         ;*******************************************************
                       ***********************
  103 00000000                 EXPORT           __Vectors
  104 00000000         __Vectors
  105 00000000 00000100        DCD              StackMem + Stack ; Top of Stack
                                                            
  106 00000004 00000000        DCD              Reset_Handler ; Reset Handler
  107 00000008 00000000        DCD              NmiSR       ; NMI Handler
  108 0000000C 00000000        DCD              FaultISR    ; Hard Fault Handle
                                                            r
  109 00000010 00000000        DCD              IntDefaultHandler ; The MPU fau
                                                            lt handler
  110 00000014 00000000        DCD              IntDefaultHandler ; The bus fau
                                                            lt handler
  111 00000018 00000000        DCD              IntDefaultHandler ; The usage f
                                                            ault handler
  112 0000001C 00000000        DCD              0           ; Reserved
  113 00000020 00000000        DCD              0           ; Reserved
  114 00000024 00000000        DCD              0           ; Reserved
  115 00000028 00000000        DCD              0           ; Reserved
  116 0000002C 00000000        DCD              IntDefaultHandler 
                                                            ; SVCall handler
  117 00000030 00000000        DCD              IntDefaultHandler ; Debug monit
                                                            or handler
  118 00000034 00000000        DCD              0           ; Reserved
  119 00000038 00000000        DCD              IntDefaultHandler ; The PendSV 
                                                            handler
  120 0000003C 00000000        DCD              IntDefaultHandler ; The SysTick
                                                             handler
  121 00000040 00000000        DCD              IntDefaultHandler ; GPIO Port A



ARM Macro Assembler    Page 4 


                                                            
  122 00000044 00000000        DCD              IntDefaultHandler ; GPIO Port B
                                                            
  123 00000048 00000000        DCD              IntDefaultHandler ; GPIO Port C
                                                            
  124 0000004C 00000000        DCD              IntDefaultHandler ; GPIO Port D
                                                            
  125 00000050 00000000        DCD              IntDefaultHandler ; GPIO Port E
                                                            
  126 00000054 00000000        DCD              IntDefaultHandler 
                                                            ; UART0 Rx and Tx
  127 00000058 00000000        DCD              IntDefaultHandler 
                                                            ; UART1 Rx and Tx
  128 0000005C 00000000        DCD              IntDefaultHandler 
                                                            ; SSI0 Rx and Tx
  129 00000060 00000000        DCD              IntDefaultHandler ; I2C0 Master
                                                             and Slave
  130 00000064 00000000        DCD              IntDefaultHandler ; PWM Fault
  131 00000068 00000000        DCD              IntDefaultHandler 
                                                            ; PWM Generator 0
  132 0000006C 00000000        DCD              IntDefaultHandler 
                                                            ; PWM Generator 1
  133 00000070 00000000        DCD              IntDefaultHandler 
                                                            ; PWM Generator 2
  134 00000074 00000000        DCD              IntDefaultHandler ; Quadrature 
                                                            Encoder 0
  135 00000078         
  136 00000078 00000000        DCD              IntDefaultHandler 
                                                            ; ADC Sequence 1
  137 0000007C 00000000        DCD              IntDefaultHandler 
                                                            ; ADC Sequence 2
  138 00000080 00000000        DCD              IntDefaultHandler 
                                                            ; ADC Sequence 3
  139 00000084 00000000        DCD              IntDefaultHandler 
                                                            ; Watchdog timer
  140 00000088 00000000        DCD              IntDefaultHandler ; Timer 0 sub
                                                            timer A
  141 0000008C 00000000        DCD              IntDefaultHandler ; Timer 0 sub
                                                            timer B
  142 00000090 00000000        DCD              IntDefaultHandler ; Timer 1 sub
                                                            timer A
  143 00000094 00000000        DCD              IntDefaultHandler ; Timer 1 sub
                                                            timer B
  144 00000098 00000000        DCD              IntDefaultHandler ; Timer 2 sub
                                                            timer A
  145 0000009C 00000000        DCD              IntDefaultHandler ; Timer 2 sub
                                                            timer B
  146 000000A0 00000000        DCD              IntDefaultHandler ; Analog Comp
                                                            arator 0
  147 000000A4 00000000        DCD              IntDefaultHandler ; Analog Comp
                                                            arator 1
  148 000000A8 00000000        DCD              IntDefaultHandler ; Analog Comp
                                                            arator 2
  149 000000AC 00000000        DCD              IntDefaultHandler ; System Cont
                                                            rol (PLL, OSC, BO)
  150 000000B0 00000000        DCD              IntDefaultHandler 
                                                            ; FLASH Control
  151 000000B4 00000000        DCD              IntDefaultHandler ; GPIO Port F
                                                            



ARM Macro Assembler    Page 5 


  152 000000B8 00000000        DCD              IntDefaultHandler ; GPIO Port G
                                                            
  153 000000BC 00000000        DCD              IntDefaultHandler ; GPIO Port H
                                                            
  154 000000C0 00000000        DCD              IntDefaultHandler 
                                                            ; UART2 Rx and Tx
  155 000000C4 00000000        DCD              IntDefaultHandler 
                                                            ; SSI1 Rx and Tx
  156 000000C8 00000000        DCD              IntDefaultHandler ; Timer 3 sub
                                                            timer A
  157 000000CC 00000000        DCD              IntDefaultHandler ; Timer 3 sub
                                                            timer B
  158 000000D0 00000000        DCD              IntDefaultHandler ; I2C1 Master
                                                             and Slave
  159 000000D4 00000000        DCD              IntDefaultHandler ; Quadrature 
                                                            Encoder 1
  160 000000D8 00000000        DCD              IntDefaultHandler ; CAN0
  161 000000DC 00000000        DCD              IntDefaultHandler ; CAN1
  162 000000E0 00000000        DCD              0           ; Reserved
  163 000000E4 00000000        DCD              0           ; Reserved
  164 000000E8 00000000        DCD              IntDefaultHandler ; Hibernate
  165 000000EC 00000000        DCD              IntDefaultHandler ; USB0
  166 000000F0 00000000        DCD              IntDefaultHandler 
                                                            ; PWM Generator 3
  167 000000F4 00000000        DCD              IntDefaultHandler ; uDMA Softwa
                                                            re Transfer
  168 000000F8 00000000        DCD              IntDefaultHandler ; uDMA Error
  169 000000FC 00000000        DCD              IntDefaultHandler 
                                                            ; ADC1 Sequence 0
  170 00000100 00000000        DCD              IntDefaultHandler 
                                                            ; ADC1 Sequence 1
  171 00000104 00000000        DCD              IntDefaultHandler 
                                                            ; ADC1 Sequence 2
  172 00000108 00000000        DCD              IntDefaultHandler 
                                                            ; ADC1 Sequence 3
  173 0000010C 00000000        DCD              0           ; Reserved
  174 00000110 00000000        DCD              0           ; Reserved
  175 00000114 00000000        DCD              IntDefaultHandler ; GPIO Port J
                                                            
  176 00000118 00000000        DCD              IntDefaultHandler ; GPIO Port K
                                                            
  177 0000011C 00000000        DCD              IntDefaultHandler ; GPIO Port L
                                                            
  178 00000120 00000000        DCD              IntDefaultHandler 
                                                            ; SSI2 Rx and Tx
  179 00000124 00000000        DCD              IntDefaultHandler 
                                                            ; SSI3 Rx and Tx
  180 00000128 00000000        DCD              IntDefaultHandler 
                                                            ; UART3 Rx and Tx
  181 0000012C 00000000        DCD              IntDefaultHandler 
                                                            ; UART4 Rx and Tx
  182 00000130 00000000        DCD              IntDefaultHandler 
                                                            ; UART5 Rx and Tx
  183 00000134 00000000        DCD              IntDefaultHandler 
                                                            ; UART6 Rx and Tx
  184 00000138 00000000        DCD              IntDefaultHandler 
                                                            ; UART7 Rx and Tx
  185 0000013C 00000000        DCD              0           ; Reserved
  186 00000140 00000000        DCD              0           ; Reserved



ARM Macro Assembler    Page 6 


  187 00000144 00000000        DCD              0           ; Reserved
  188 00000148 00000000        DCD              0           ; Reserved
  189 0000014C 00000000        DCD              IntDefaultHandler ; I2C2 Master
                                                             and Slave
  190 00000150 00000000        DCD              IntDefaultHandler ; I2C3 Master
                                                             and Slave
  191 00000154 00000000        DCD              IntDefaultHandler ; Timer 4 sub
                                                            timer A
  192 00000158 00000000        DCD              IntDefaultHandler ; Timer 4 sub
                                                            timer B
  193 0000015C 00000000        DCD              0           ; Reserved
  194 00000160 00000000        DCD              0           ; Reserved
  195 00000164 00000000        DCD              0           ; Reserved
  196 00000168 00000000        DCD              0           ; Reserved
  197 0000016C 00000000        DCD              0           ; Reserved
  198 00000170 00000000        DCD              0           ; Reserved
  199 00000174 00000000        DCD              0           ; Reserved
  200 00000178 00000000        DCD              0           ; Reserved
  201 0000017C 00000000        DCD              0           ; Reserved
  202 00000180 00000000        DCD              0           ; Reserved
  203 00000184 00000000        DCD              0           ; Reserved
  204 00000188 00000000        DCD              0           ; Reserved
  205 0000018C 00000000        DCD              0           ; Reserved
  206 00000190 00000000        DCD              0           ; Reserved
  207 00000194 00000000        DCD              0           ; Reserved
  208 00000198 00000000        DCD              0           ; Reserved
  209 0000019C 00000000        DCD              0           ; Reserved
  210 000001A0 00000000        DCD              0           ; Reserved
  211 000001A4 00000000        DCD              0           ; Reserved
  212 000001A8 00000000        DCD              0           ; Reserved
  213 000001AC 00000000        DCD              IntDefaultHandler ; Timer 5 sub
                                                            timer A
  214 000001B0 00000000        DCD              IntDefaultHandler ; Timer 5 sub
                                                            timer B
  215 000001B4 00000000        DCD              IntDefaultHandler ; Wide Timer 
                                                            0 subtimer A
  216 000001B8 00000000        DCD              IntDefaultHandler ; Wide Timer 
                                                            0 subtimer B
  217 000001BC 00000000        DCD              IntDefaultHandler ; Wide Timer 
                                                            1 subtimer A
  218 000001C0 00000000        DCD              IntDefaultHandler ; Wide Timer 
                                                            1 subtimer B
  219 000001C4 00000000        DCD              IntDefaultHandler ; Wide Timer 
                                                            2 subtimer A
  220 000001C8 00000000        DCD              IntDefaultHandler ; Wide Timer 
                                                            2 subtimer B
  221 000001CC 00000000        DCD              IntDefaultHandler ; Wide Timer 
                                                            3 subtimer A
  222 000001D0 00000000        DCD              IntDefaultHandler ; Wide Timer 
                                                            3 subtimer B
  223 000001D4 00000000        DCD              IntDefaultHandler ; Wide Timer 
                                                            4 subtimer A
  224 000001D8 00000000        DCD              IntDefaultHandler ; Wide Timer 
                                                            4 subtimer B
  225 000001DC 00000000        DCD              IntDefaultHandler ; Wide Timer 
                                                            5 subtimer A
  226 000001E0 00000000        DCD              IntDefaultHandler ; Wide Timer 
                                                            5 subtimer B
  227 000001E4 00000000        DCD              IntDefaultHandler ; FPU



ARM Macro Assembler    Page 7 


  228 000001E8 00000000        DCD              IntDefaultHandler ; PECI 0
  229 000001EC 00000000        DCD              IntDefaultHandler ; LPC 0
  230 000001F0 00000000        DCD              IntDefaultHandler ; I2C4 Master
                                                             and Slave
  231 000001F4 00000000        DCD              IntDefaultHandler ; I2C5 Master
                                                             and Slave
  232 000001F8 00000000        DCD              IntDefaultHandler ; GPIO Port M
                                                            
  233 000001FC 00000000        DCD              IntDefaultHandler ; GPIO Port N
                                                            
  234 00000200 00000000        DCD              IntDefaultHandler ; Quadrature 
                                                            Encoder 2
  235 00000204 00000000        DCD              IntDefaultHandler ; Fan 0
  236 00000208 00000000        DCD              0           ; Reserved
  237 0000020C 00000000        DCD              IntDefaultHandler ; GPIO Port P
                                                             (Summary or P0)
  238 00000210 00000000        DCD              IntDefaultHandler 
                                                            ; GPIO Port P1
  239 00000214 00000000        DCD              IntDefaultHandler 
                                                            ; GPIO Port P2
  240 00000218 00000000        DCD              IntDefaultHandler 
                                                            ; GPIO Port P3
  241 0000021C 00000000        DCD              IntDefaultHandler 
                                                            ; GPIO Port P4
  242 00000220 00000000        DCD              IntDefaultHandler 
                                                            ; GPIO Port P5
  243 00000224 00000000        DCD              IntDefaultHandler 
                                                            ; GPIO Port P6
  244 00000228 00000000        DCD              IntDefaultHandler 
                                                            ; GPIO Port P7
  245 0000022C 00000000        DCD              IntDefaultHandler ; GPIO Port Q
                                                             (Summary or Q0)
  246 00000230 00000000        DCD              IntDefaultHandler 
                                                            ; GPIO Port Q1
  247 00000234 00000000        DCD              IntDefaultHandler 
                                                            ; GPIO Port Q2
  248 00000238 00000000        DCD              IntDefaultHandler 
                                                            ; GPIO Port Q3
  249 0000023C 00000000        DCD              IntDefaultHandler 
                                                            ; GPIO Port Q4
  250 00000240 00000000        DCD              IntDefaultHandler 
                                                            ; GPIO Port Q5
  251 00000244 00000000        DCD              IntDefaultHandler 
                                                            ; GPIO Port Q6
  252 00000248 00000000        DCD              IntDefaultHandler 
                                                            ; GPIO Port Q7
  253 0000024C 00000000        DCD              IntDefaultHandler ; GPIO Port R
                                                            
  254 00000250 00000000        DCD              IntDefaultHandler ; GPIO Port S
                                                            
  255 00000254 00000000        DCD              IntDefaultHandler 
                                                            ; PWM 1 Generator 0
                                                            
  256 00000258 00000000        DCD              IntDefaultHandler 
                                                            ; PWM 1 Generator 1
                                                            
  257 0000025C 00000000        DCD              IntDefaultHandler 
                                                            ; PWM 1 Generator 2
                                                            



ARM Macro Assembler    Page 8 


  258 00000260 00000000        DCD              IntDefaultHandler 
                                                            ; PWM 1 Generator 3
                                                            
  259 00000264 00000000        DCD              IntDefaultHandler ; PWM 1 Fault
                                                            
  260 00000268         
  261 00000268         ;*******************************************************
                       ***********************
  262 00000268         ;
  263 00000268         ; This is the code that gets called when the processor f
                       irst starts execution
  264 00000268         ; following a reset event.
  265 00000268         ;
  266 00000268         ;*******************************************************
                       ***********************
  267 00000268                 EXPORT           Reset_Handler
  268 00000268         Reset_Handler
  269 00000268         ;
  270 00000268         ; Enable the floating-point unit.  This must be done her
                       e to handle the
  271 00000268         ; case where main() uses floating-point and the function
                        prologue saves
  272 00000268         ; floating-point registers (which will fault if floating
                       -point is not
  273 00000268         ; enabled).  Any configuration of the floating-point uni
                       t using
  274 00000268         ; DriverLib APIs must be done here prior to the floating
                       -point unit
  275 00000268         ; being enabled.
  276 00000268         ;
  277 00000268         ; Note that this does not use DriverLib since it might n
                       ot be included
  278 00000268         ; in this project.
  279 00000268         ;
  280 00000268 F64E 5088       MOVW             R0, #0xED88
  281 0000026C F2CE 0000       MOVT             R0, #0xE000
  282 00000270 6801            LDR              R1, [R0]
  283 00000272 F441 0170       ORR              R1, #0x00F00000
  284 00000276 6001            STR              R1, [R0]
  285 00000278         
  286 00000278         ;
  287 00000278         ; Call the C library enty point that handles startup.  T
                       his will copy
  288 00000278         ; the .data section initializers from flash to SRAM and 
                       zero fill the
  289 00000278         ; .bss section.
  290 00000278         ;
  291 00000278                 IMPORT           __main
  292 00000278 F7FF BFFE       B                __main
  293 0000027C         
  294 0000027C         ;*******************************************************
                       ***********************
  295 0000027C         ;
  296 0000027C         ; This is the code that gets called when the processor r
                       eceives a NMI.  This
  297 0000027C         ; simply enters an infinite loop, preserving the system 
                       state for examination
  298 0000027C         ; by a debugger.
  299 0000027C         ;



ARM Macro Assembler    Page 9 


  300 0000027C         ;*******************************************************
                       ***********************
  301 0000027C         NmiSR
  302 0000027C E7FE            B                NmiSR
  303 0000027E         
  304 0000027E         ;*******************************************************
                       ***********************
  305 0000027E         ;
  306 0000027E         ; This is the code that gets called when the processor r
                       eceives a fault
  307 0000027E         ; interrupt.  This simply enters an infinite loop, prese
                       rving the system state
  308 0000027E         ; for examination by a debugger.
  309 0000027E         ;
  310 0000027E         ;*******************************************************
                       ***********************
  311 0000027E         FaultISR
  312 0000027E E7FE            B                FaultISR
  313 00000280         
  314 00000280         ;*******************************************************
                       ***********************
  315 00000280         ;
  316 00000280         ; This is the code that gets called when the processor r
                       eceives an unexpected
  317 00000280         ; interrupt.  This simply enters an infinite loop, prese
                       rving the system state
  318 00000280         ; for examination by a debugger.
  319 00000280         ;
  320 00000280         ;*******************************************************
                       ***********************
  321 00000280         IntDefaultHandler
  322 00000280 E7FE            B                IntDefaultHandler
  323 00000282         
  324 00000282         ;*******************************************************
                       ***********************
  325 00000282         ;
  326 00000282         ; Make sure the end of this section is aligned.
  327 00000282         ;
  328 00000282         ;*******************************************************
                       ***********************
  329 00000282 00 00           ALIGN
  330 00000284         
  331 00000284         ;*******************************************************
                       ***********************
  332 00000284         ;
  333 00000284         ; Some code in the normal code section for initializing 
                       the heap and stack.
  334 00000284         ;
  335 00000284         ;*******************************************************
                       ***********************
  336 00000284                 AREA             |.text|, CODE, READONLY
  337 00000000         
  338 00000000         ;*******************************************************
                       ***********************
  339 00000000         ;
  340 00000000         ; The function expected of the C library startup code fo
                       r defining the stack
  341 00000000         ; and heap memory locations.  For the C library version 
                       of the startup code,



ARM Macro Assembler    Page 10 


  342 00000000         ; provide this function so that the C library initializa
                       tion code can find out
  343 00000000         ; the location of the stack and heap.
  344 00000000         ;
  345 00000000         ;*******************************************************
                       ***********************
  346 00000000                 IF               :DEF: __MICROLIB
  347 00000000                 EXPORT           __initial_sp
  348 00000000                 EXPORT           __heap_base
  349 00000000                 EXPORT           __heap_limit
  350 00000000                 ELSE
  359                          ENDIF
  360 00000000         
  361 00000000         ;*******************************************************
                       ***********************
  362 00000000         ;
  363 00000000         ; Make sure the end of this section is aligned.
  364 00000000         ;
  365 00000000         ;*******************************************************
                       ***********************
  366 00000000                 ALIGN
  367 00000000         
  368 00000000         ;*******************************************************
                       ***********************
  369 00000000         ;
  370 00000000         ; Tell the assembler that we're done.
  371 00000000         ;
  372 00000000         ;*******************************************************
                       ***********************
  373 00000000                 END
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp.sp --apcs=
interwork --depend=.\objects\startup_rvmdk.d -o.\objects\startup_rvmdk.o -IC:\U
sers\Â¬ÏþÑî\AppData\Local\Arm\Packs\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123 
--predefine="__MICROLIB SETA 1" --predefine="__UVISION_VERSION SETA 536" --pred
efine="TM4C123GH6PM SETA 1" --predefine="TM4C123GH6PM SETA 1" --list=.\listings
\startup_rvmdk.lst ..\CORE\startup_rvmdk.S



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

STACK 00000000

Symbol: STACK
   Definitions
      At line 60 in file ..\CORE\startup_rvmdk.S
   Uses
      None
Comment: STACK unused
StackMem 00000000

Symbol: StackMem
   Definitions
      At line 61 in file ..\CORE\startup_rvmdk.S
   Uses
      At line 105 in file ..\CORE\startup_rvmdk.S
Comment: StackMem used once
__initial_sp 00000100

Symbol: __initial_sp
   Definitions
      At line 63 in file ..\CORE\startup_rvmdk.S
   Uses
      At line 347 in file ..\CORE\startup_rvmdk.S
Comment: __initial_sp used once
3 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

HEAP 00000000

Symbol: HEAP
   Definitions
      At line 70 in file ..\CORE\startup_rvmdk.S
   Uses
      None
Comment: HEAP unused
HeapMem 00000000

Symbol: HeapMem
   Definitions
      At line 72 in file ..\CORE\startup_rvmdk.S
   Uses
      None
Comment: HeapMem unused
__heap_base 00000000

Symbol: __heap_base
   Definitions
      At line 71 in file ..\CORE\startup_rvmdk.S
   Uses
      At line 348 in file ..\CORE\startup_rvmdk.S
Comment: __heap_base used once
__heap_limit 00000000

Symbol: __heap_limit
   Definitions
      At line 74 in file ..\CORE\startup_rvmdk.S
   Uses
      At line 349 in file ..\CORE\startup_rvmdk.S
Comment: __heap_limit used once
4 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

FaultISR 0000027E

Symbol: FaultISR
   Definitions
      At line 311 in file ..\CORE\startup_rvmdk.S
   Uses
      At line 108 in file ..\CORE\startup_rvmdk.S
      At line 312 in file ..\CORE\startup_rvmdk.S

IntDefaultHandler 00000280

Symbol: IntDefaultHandler
   Definitions
      At line 321 in file ..\CORE\startup_rvmdk.S
   Uses
      At line 109 in file ..\CORE\startup_rvmdk.S
      At line 110 in file ..\CORE\startup_rvmdk.S
      At line 111 in file ..\CORE\startup_rvmdk.S
      At line 116 in file ..\CORE\startup_rvmdk.S
      At line 117 in file ..\CORE\startup_rvmdk.S
      At line 119 in file ..\CORE\startup_rvmdk.S
      At line 120 in file ..\CORE\startup_rvmdk.S
      At line 121 in file ..\CORE\startup_rvmdk.S
      At line 122 in file ..\CORE\startup_rvmdk.S
      At line 123 in file ..\CORE\startup_rvmdk.S
      At line 124 in file ..\CORE\startup_rvmdk.S
      At line 125 in file ..\CORE\startup_rvmdk.S
      At line 126 in file ..\CORE\startup_rvmdk.S
      At line 127 in file ..\CORE\startup_rvmdk.S
      At line 128 in file ..\CORE\startup_rvmdk.S
      At line 129 in file ..\CORE\startup_rvmdk.S
      At line 130 in file ..\CORE\startup_rvmdk.S
      At line 131 in file ..\CORE\startup_rvmdk.S
      At line 132 in file ..\CORE\startup_rvmdk.S
      At line 133 in file ..\CORE\startup_rvmdk.S
      At line 134 in file ..\CORE\startup_rvmdk.S
      At line 136 in file ..\CORE\startup_rvmdk.S
      At line 137 in file ..\CORE\startup_rvmdk.S
      At line 138 in file ..\CORE\startup_rvmdk.S
      At line 139 in file ..\CORE\startup_rvmdk.S
      At line 140 in file ..\CORE\startup_rvmdk.S
      At line 141 in file ..\CORE\startup_rvmdk.S
      At line 142 in file ..\CORE\startup_rvmdk.S
      At line 143 in file ..\CORE\startup_rvmdk.S
      At line 144 in file ..\CORE\startup_rvmdk.S
      At line 145 in file ..\CORE\startup_rvmdk.S
      At line 146 in file ..\CORE\startup_rvmdk.S
      At line 147 in file ..\CORE\startup_rvmdk.S
      At line 148 in file ..\CORE\startup_rvmdk.S
      At line 149 in file ..\CORE\startup_rvmdk.S
      At line 150 in file ..\CORE\startup_rvmdk.S
      At line 151 in file ..\CORE\startup_rvmdk.S
      At line 152 in file ..\CORE\startup_rvmdk.S
      At line 153 in file ..\CORE\startup_rvmdk.S
      At line 154 in file ..\CORE\startup_rvmdk.S
      At line 155 in file ..\CORE\startup_rvmdk.S
      At line 156 in file ..\CORE\startup_rvmdk.S
      At line 157 in file ..\CORE\startup_rvmdk.S
      At line 158 in file ..\CORE\startup_rvmdk.S



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

      At line 159 in file ..\CORE\startup_rvmdk.S
      At line 160 in file ..\CORE\startup_rvmdk.S
      At line 161 in file ..\CORE\startup_rvmdk.S
      At line 164 in file ..\CORE\startup_rvmdk.S
      At line 165 in file ..\CORE\startup_rvmdk.S
      At line 166 in file ..\CORE\startup_rvmdk.S
      At line 167 in file ..\CORE\startup_rvmdk.S
      At line 168 in file ..\CORE\startup_rvmdk.S
      At line 169 in file ..\CORE\startup_rvmdk.S
      At line 170 in file ..\CORE\startup_rvmdk.S
      At line 171 in file ..\CORE\startup_rvmdk.S
      At line 172 in file ..\CORE\startup_rvmdk.S
      At line 175 in file ..\CORE\startup_rvmdk.S
      At line 176 in file ..\CORE\startup_rvmdk.S
      At line 177 in file ..\CORE\startup_rvmdk.S
      At line 178 in file ..\CORE\startup_rvmdk.S
      At line 179 in file ..\CORE\startup_rvmdk.S
      At line 180 in file ..\CORE\startup_rvmdk.S
      At line 181 in file ..\CORE\startup_rvmdk.S
      At line 182 in file ..\CORE\startup_rvmdk.S
      At line 183 in file ..\CORE\startup_rvmdk.S
      At line 184 in file ..\CORE\startup_rvmdk.S
      At line 189 in file ..\CORE\startup_rvmdk.S
      At line 190 in file ..\CORE\startup_rvmdk.S
      At line 191 in file ..\CORE\startup_rvmdk.S
      At line 192 in file ..\CORE\startup_rvmdk.S
      At line 213 in file ..\CORE\startup_rvmdk.S
      At line 214 in file ..\CORE\startup_rvmdk.S
      At line 215 in file ..\CORE\startup_rvmdk.S
      At line 216 in file ..\CORE\startup_rvmdk.S
      At line 217 in file ..\CORE\startup_rvmdk.S
      At line 218 in file ..\CORE\startup_rvmdk.S
      At line 219 in file ..\CORE\startup_rvmdk.S
      At line 220 in file ..\CORE\startup_rvmdk.S
      At line 221 in file ..\CORE\startup_rvmdk.S
      At line 222 in file ..\CORE\startup_rvmdk.S
      At line 223 in file ..\CORE\startup_rvmdk.S
      At line 224 in file ..\CORE\startup_rvmdk.S
      At line 225 in file ..\CORE\startup_rvmdk.S
      At line 226 in file ..\CORE\startup_rvmdk.S
      At line 227 in file ..\CORE\startup_rvmdk.S
      At line 228 in file ..\CORE\startup_rvmdk.S
      At line 229 in file ..\CORE\startup_rvmdk.S
      At line 230 in file ..\CORE\startup_rvmdk.S
      At line 231 in file ..\CORE\startup_rvmdk.S
      At line 232 in file ..\CORE\startup_rvmdk.S
      At line 233 in file ..\CORE\startup_rvmdk.S
      At line 234 in file ..\CORE\startup_rvmdk.S
      At line 235 in file ..\CORE\startup_rvmdk.S
      At line 237 in file ..\CORE\startup_rvmdk.S
      At line 238 in file ..\CORE\startup_rvmdk.S
      At line 239 in file ..\CORE\startup_rvmdk.S
      At line 240 in file ..\CORE\startup_rvmdk.S
      At line 241 in file ..\CORE\startup_rvmdk.S
      At line 242 in file ..\CORE\startup_rvmdk.S
      At line 243 in file ..\CORE\startup_rvmdk.S
      At line 244 in file ..\CORE\startup_rvmdk.S
      At line 245 in file ..\CORE\startup_rvmdk.S
      At line 246 in file ..\CORE\startup_rvmdk.S



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Relocatable symbols

      At line 247 in file ..\CORE\startup_rvmdk.S
      At line 248 in file ..\CORE\startup_rvmdk.S
      At line 249 in file ..\CORE\startup_rvmdk.S
      At line 250 in file ..\CORE\startup_rvmdk.S
      At line 251 in file ..\CORE\startup_rvmdk.S
      At line 252 in file ..\CORE\startup_rvmdk.S
      At line 253 in file ..\CORE\startup_rvmdk.S
      At line 254 in file ..\CORE\startup_rvmdk.S
      At line 255 in file ..\CORE\startup_rvmdk.S
      At line 256 in file ..\CORE\startup_rvmdk.S
      At line 257 in file ..\CORE\startup_rvmdk.S
      At line 258 in file ..\CORE\startup_rvmdk.S
      At line 259 in file ..\CORE\startup_rvmdk.S
      At line 322 in file ..\CORE\startup_rvmdk.S

NmiSR 0000027C

Symbol: NmiSR
   Definitions
      At line 301 in file ..\CORE\startup_rvmdk.S
   Uses
      At line 107 in file ..\CORE\startup_rvmdk.S
      At line 302 in file ..\CORE\startup_rvmdk.S

RESET 00000000

Symbol: RESET
   Definitions
      At line 88 in file ..\CORE\startup_rvmdk.S
   Uses
      None
Comment: RESET unused
Reset_Handler 00000268

Symbol: Reset_Handler
   Definitions
      At line 268 in file ..\CORE\startup_rvmdk.S
   Uses
      At line 106 in file ..\CORE\startup_rvmdk.S
      At line 267 in file ..\CORE\startup_rvmdk.S

__Vectors 00000000

Symbol: __Vectors
   Definitions
      At line 104 in file ..\CORE\startup_rvmdk.S
   Uses
      At line 103 in file ..\CORE\startup_rvmdk.S
Comment: __Vectors used once
6 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 336 in file ..\CORE\startup_rvmdk.S
   Uses
      None
Comment: .text unused
1 symbol



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

Heap 00000000

Symbol: Heap
   Definitions
      At line 53 in file ..\CORE\startup_rvmdk.S
   Uses
      At line 73 in file ..\CORE\startup_rvmdk.S
Comment: Heap used once
Stack 00000100

Symbol: Stack
   Definitions
      At line 46 in file ..\CORE\startup_rvmdk.S
   Uses
      At line 62 in file ..\CORE\startup_rvmdk.S
      At line 105 in file ..\CORE\startup_rvmdk.S

2 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

ADC0Sequence0Handler 00000000

Symbol: ADC0Sequence0Handler
   Definitions
      At line 96 in file ..\CORE\startup_rvmdk.S
   Uses
      None
Comment: ADC0Sequence0Handler unused
__main 00000000

Symbol: __main
   Definitions
      At line 291 in file ..\CORE\startup_rvmdk.S
   Uses
      At line 292 in file ..\CORE\startup_rvmdk.S
Comment: __main used once
2 symbols
352 symbols in table
