#-----------------------------------------------------------
# Vivado v2020.1.1 (64-bit)
# SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
# IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
# Start of session at: Wed Oct 16 16:12:57 2024
# Process ID: 13552
# Current directory: D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.runs/synth_1
# Command line: vivado.exe -log Master_Interface.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Master_Interface.tcl
# Log file: D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.runs/synth_1/Master_Interface.vds
# Journal file: D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Master_Interface.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1103.234 ; gain = 5.688
Command: synth_design -top Master_Interface -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10600
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1122.527 ; gain = 19.293
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Master_Interface' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Master_Interface.v:3]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Clock_Divider.v:23]
	Parameter DIVISOR bound to: 28'b0101111101011110000100000000 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Clock_Divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterBank' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Register_Bank.v:25]
INFO: [Synth 8-6155] done synthesizing module 'RegisterBank' (2#1) [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Register_Bank.v:25]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU.v:22]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MUX_16to1' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_16to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_8to1' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_8to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_4to1' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_4to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_2to1' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_2to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_2to1' (3#1) [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_2to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_4to1' (4#1) [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_4to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_8to1' (5#1) [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_8to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_16to1' (6#1) [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_16to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_Adder' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Adder.v:22]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fulladder' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Full_Adder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'fulladder' (7#1) [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Full_Adder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Adder' (8#1) [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Adder.v:22]
INFO: [Synth 8-6157] synthesizing module 'ALU_Subtractor' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Subtractor.v:23]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Twos_Complement' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Twos_Complement.v:23]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Twos_Complement' (9#1) [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Twos_Complement.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Subtractor' (10#1) [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Subtractor.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_SLT' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v:23]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU_SLT' (11#1) [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_SGT' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SGT.v:23]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU_SGT' (12#1) [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SGT.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_AND' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/AND_8Bit.v:23]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU_AND' (13#1) [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/AND_8Bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_OR' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/OR_8Bit.v:23]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU_OR' (14#1) [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/OR_8Bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_XOR' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/XOR_8Bit.v:23]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU_XOR' (15#1) [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/XOR_8Bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_NEGATION' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/NEG_8Bit.v:23]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU_NEGATION' (16#1) [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/NEG_8Bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_Barrel_Left' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Left.v:22]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU_Barrel_Left' (17#1) [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Left.v:22]
INFO: [Synth 8-6157] synthesizing module 'ALU_Barrel_Right' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Right.v:22]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU_Barrel_Right' (18#1) [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Right.v:22]
INFO: [Synth 8-6157] synthesizing module 'ALU_Barrel_Arithmetic_Right' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Arith_Right.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU_Barrel_Arithmetic_Right' (19#1) [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Arith_Right.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_HAM_32' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_Adder__parameterized0' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Adder.v:22]
	Parameter SIZE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU_Adder__parameterized0' (19#1) [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Adder.v:22]
INFO: [Synth 8-6157] synthesizing module 'ALU_Adder__parameterized1' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Adder.v:22]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU_Adder__parameterized1' (19#1) [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Adder.v:22]
INFO: [Synth 8-6157] synthesizing module 'ALU_Adder__parameterized2' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Adder.v:22]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU_Adder__parameterized2' (19#1) [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Adder.v:22]
INFO: [Synth 8-6157] synthesizing module 'ALU_Adder__parameterized3' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Adder.v:22]
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU_Adder__parameterized3' (19#1) [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Adder.v:22]
INFO: [Synth 8-6157] synthesizing module 'ALU_Adder__parameterized4' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Adder.v:22]
	Parameter SIZE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU_Adder__parameterized4' (19#1) [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Adder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ALU_HAM_32' (20#1) [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_LUI' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_LUI.v:23]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU_LUI' (21#1) [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_LUI.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_NOR' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_NOR.v:24]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU_NOR' (22#1) [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_NOR.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (23#1) [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'fsm' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/fsm_disp.v:23]
	Parameter STATE_LOW_16 bound to: 2'b00 
	Parameter STATE_HIGH_16 bound to: 2'b01 
	Parameter STATE_BLANK bound to: 2'b10 
WARNING: [Synth 8-567] referenced signal 'write_data' should be on the sensitivity list [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/fsm_disp.v:46]
INFO: [Synth 8-6155] done synthesizing module 'fsm' (24#1) [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/fsm_disp.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Master_Interface' (25#1) [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Master_Interface.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:48 . Memory (MB): peak = 1190.613 ; gain = 87.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:50 . Memory (MB): peak = 1190.613 ; gain = 87.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:50 . Memory (MB): peak = 1190.613 ; gain = 87.379
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1190.613 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc]
WARNING: [Vivado 12-584] No ports matched 'a[0]'. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[1]'. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[2]'. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[3]'. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[4]'. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[5]'. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[0]'. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[1]'. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[2]'. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[3]'. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[4]'. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[5]'. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'opcode[0]'. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'opcode[1]'. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'opcode[2]'. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'opcode[3]'. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[6]'. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[7]'. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[6]'. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[7]'. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out[0]'. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out[1]'. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out[2]'. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out[3]'. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out[4]'. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out[5]'. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out[6]'. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out[7]'. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/ALU_XDC_File.xdc]
Parsing XDC File [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/regbank_alu_isa.xdc]
Finished Parsing XDC File [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/regbank_alu_isa.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/constrs_1/new/regbank_alu_isa.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Master_Interface_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Master_Interface_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1311.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1311.129 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:01:06 . Memory (MB): peak = 1311.129 ; gain = 207.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:01:06 . Memory (MB): peak = 1311.129 ; gain = 207.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:01:06 . Memory (MB): peak = 1311.129 ; gain = 207.895
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             STATE_BLANK |                              001 |                               10
           STATE_HIGH_16 |                              010 |                               01
            STATE_LOW_16 |                              100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:01:08 . Memory (MB): peak = 1311.129 ; gain = 207.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 62    
+---XORs : 
	   2 Input      1 Bit         XORs := 786   
+---Registers : 
	               32 Bit    Registers := 18    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input   16 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 79    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:01:23 . Memory (MB): peak = 1311.129 ; gain = 207.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:01:30 . Memory (MB): peak = 1311.129 ; gain = 207.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:01:32 . Memory (MB): peak = 1319.922 ; gain = 216.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:01:33 . Memory (MB): peak = 1329.176 ; gain = 225.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:01:37 . Memory (MB): peak = 1334.516 ; gain = 231.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:01:37 . Memory (MB): peak = 1334.516 ; gain = 231.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:01:37 . Memory (MB): peak = 1334.516 ; gain = 231.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:01:37 . Memory (MB): peak = 1334.516 ; gain = 231.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:01:37 . Memory (MB): peak = 1334.516 ; gain = 231.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:01:37 . Memory (MB): peak = 1334.516 ; gain = 231.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     7|
|3     |LUT1   |     1|
|4     |LUT2   |    41|
|5     |LUT3   |    72|
|6     |LUT4   |    82|
|7     |LUT5   |   177|
|8     |LUT6   |   690|
|9     |MUXF7  |   144|
|10    |MUXF8  |    64|
|11    |FDCE   |   463|
|12    |FDPE   |    52|
|13    |FDRE   |    93|
|14    |IBUF   |    18|
|15    |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:01:38 . Memory (MB): peak = 1334.516 ; gain = 231.281
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:01:28 . Memory (MB): peak = 1334.516 ; gain = 110.766
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:01:38 . Memory (MB): peak = 1334.516 ; gain = 231.281
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1346.574 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 215 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Master_Interface' is not ideal for floorplanning, since the cellview 'RegisterBank' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1346.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
77 Infos, 30 Warnings, 28 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:02:00 . Memory (MB): peak = 1346.574 ; gain = 243.340
INFO: [Common 17-1381] The checkpoint 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.runs/synth_1/Master_Interface.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Master_Interface_utilization_synth.rpt -pb Master_Interface_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 16 16:15:38 2024...
