
# caravel.v Analysis
![image](https://github.com/user-attachments/assets/56129171-25d7-4528-b0e2-d0c2d0f1941c)

## 1. Four Major Sub‚ÄëModules Instantiated Inside `caravel`

The following are the four primary sub-modules instantiated inside the `caravel` top module:

1. **padframe** ‚Äì Handles all I/O pads including power, ground, clock, reset, and user-defined I/Os.
2. **caravel_core** ‚Äì Contains the RISC-V-based management SoC, including peripherals, memory, and project interfacing.
3. **copyright_block** ‚Äì Static block used for copyright information.
4. **caravel_logo**, **caravel_motto**, **open_source**, **user_id_textblock** ‚Äì Additional static/logo metadata blocks used for identification and aesthetics.

---

## 2. Signals Crossing the ‚ÄúManagement Protect‚Äù Boundary

The following signals cross the protected management domain into the user/project domain:

- `mprj_io`, `mprj_io_in`, `mprj_io_out`, `mprj_io_oeb` ‚Äì user I/Os
- Flash interface signals: `flash_csb`, `flash_clk`, `flash_io0`, `flash_io1`
- GPIO lines connected to external logic
- `clock` and `resetb` signals entering the chip and routed into internal logic
- Additional user interface signals as per padframe connectivity

These signals act as the interface between the secure management area and the user project area.

---

## 3. Synchronization of Clock and Reset

**Clock Synchronization:**
- The clock signal first enters through the `padframe` and is routed internally as `clock_core`.
- This `clock_core` signal is then fed into `caravel_core`, which serves as the clock domain for the SoC.

**Reset Synchronization:**
- The external reset signal (`resetb`) is routed into the `caravel_core` module.
- Inside `caravel_core`, the reset is synchronized (typically using flip-flop stages) and renamed as `rstb_h`, which is then distributed to internal logic.

This ensures both clock and reset are clean and glitch-free before being used by internal modules.

---

Here is a complete `README.md`-style Markdown write-up for your **Week 2** submission, based on the PDF checklist from `p1w2[1].pdf` and your debugging journey:

---

# üìÅ Week 2 ‚Äì Caravel SoC RTL Exploration and VCS Simulation

<details>
<summary><strong>‚úÖ Tasks Completed</strong></summary>

### ‚úîÔ∏è Summary of Steps Completed:

| Step | Description                                     | Status |
| ---- | ----------------------------------------------- | ------ |
| 0    | Prerequisites checked (PDK, VCS, repo cloned)   | ‚úÖ Done |
| 1    | Git branch creation and repo sync               | ‚úÖ Done |
| 2    | Caravel RTL analysis and markdown documentation | ‚úÖ Done |
| 3    | VCS hierarchy generation                        | ‚úÖ Done |
| 4    | Deep-dive into RTL submodules                   | ‚úÖ Done |
| 5    | First full-chip VCS compile and run             | ‚úÖ Done |
| 6    | Documentation and folder packaging              | ‚úÖ Done |

</details>

---

<details>
<summary><strong>üìò Week2 Notes (docs/week2_notes.md)</strong></summary>

## 1Ô∏è‚É£ Major Submodules in `caravel.v`

The top-level RTL file is [`rtl/caravel.v`](https://github.com/vsdip/vsdRiscvScl180/blob/main/rtl/caravel.v). The **four major submodules** instantiated inside `caravel` are:

1. **padframe** ‚Äì Handles chip I/O pads (digital and analog).
2. **caravel\_core** ‚Äì Contains RISC-V core, Wishbone bus, and management SoC.
3. **copyright\_block** ‚Äì For silicon identification.
4. **Other logo/metadata blocks**:

   * `caravel_logo`
   * `caravel_motto`
   * `open_source`
   * `user_id_textblock`

---

## 2Ô∏è‚É£ Signals Crossing Management Protect Boundary

The following signals cross from the management SoC to the user region:

* **User GPIO I/O**:

  * `mprj_io`
  * `mprj_io_in`
  * `mprj_io_out`
  * `mprj_io_oeb`
* **Flash Signals**:

  * `flash_csb`
  * `flash_clk`
  * `flash_io0`
  * `flash_io1`
* **Clock and Reset**:

  * `clock`
  * `resetb`

---

## 3Ô∏è‚É£ Clock & Reset Synchronization

* **Clock Synchronization**:

  * Clock input enters via `padframe`
  * Routed to `caravel_core` as `clock_core`
* **Reset Synchronization**:

  * Reset (`resetb`) enters through padframe
  * Synchronized internally in `caravel_core` to `rstb_h` before distribution

---

## 4Ô∏è‚É£ RTL Deep Dive Summary

| Submodule              | Source File(s)               | Notes                                                            |
| ---------------------- | ---------------------------- | ---------------------------------------------------------------- |
| `padframe`             | `rtl/padframe.v`             | Two pad variants: `gpio_pad`, `flash_pad`                        |
| `housekeeping`         | `rtl/housekeeping_spi.v`     | SPI clk: `spi_clk` <br> CSB pin: `spi_csb` <br> Default mode: 0  |
| `mgmt_core_wrapper`    | `rtl/mgmt_core_wrapper.v`    | Wishbone data width: 32-bit <br> IRQ fan-in: 8 signals           |
| `user_project_wrapper` | `rtl/user_project_wrapper.v` | GPIO controlled: 38 <br> Clock source: `mprj_clk` from mgmt core |

</details>

---

<details>
<summary><strong>üõ†Ô∏è VCS Compilation & Hierarchy Generation</strong></summary>

## 5Ô∏è‚É£ First Full-Chip Compile

### ‚úÖ Compilation & Simulation Steps:

```bash
# Step 1: Create filelist
find rtl -name "*.v" > synopsys/filelist.f

# Step 2: Compile RTL
vlogan -full64 -sverilog +incdir+rtl -f synopsys/filelist.f

# Step 3: Elaborate with testbench
vcs -full64 -debug_access+all -sverilog \
     +lint=all -timescale=1ns/1ps \
     -f synopsys/filelist.f tb/caravel_boot_tb.v \
     -l compile.log -o simv

# Step 4: Run simulation
./simv +clk_period=10ns -l run.log
```

üì∏ Screenshot of last lines of `run.log`: ‚úÖ Attached
üìÑ Log files: `compile.log`, `run.log` ‚Äî ‚úÖ Present in submission
üîÅ Encountered & resolved error:

* `caravel_boot_tb.v` was initially missing ‚Äî manually downloaded
* Missing modules like `copyright_block` ‚Äî fetched from upstream repo
* VCS timescale errors ‚Äî resolved by adding consistent `timescale` directive

---

## 6Ô∏è‚É£ Hierarchy Dump

```bash
vcs -full64 -sverilog -debug_access+none \
     -f synopsys/filelist.f -top vsdcaravel -kdb -o simv

# Verdi failed due to license issues, so used TCL method
echo 'write -hierarchy hierarchy.txt' > generate_hierarchy.tcl
dve -full64 -vpd vcdplus.vpd -command generate_hierarchy.tcl
```

‚úÖ `docs/hierarchy.txt` was manually generated and moved from `csrc/DVEfiles`

</details>

---

<details>
<summary><strong>üí° Challenges Faced & Solutions</strong></summary>

### üîß Challenges & Fixes

| Issue                                                       | Solution                                                             |
| ----------------------------------------------------------- | -------------------------------------------------------------------- |
| Missing files like `caravel_boot_tb.v`, `copyright_block.v` | Downloaded from caravel-lite repo                                    |
| Verdi license errors                                        | Switched to using `vcs -kdb` and `dve`                               |
| `Illegal \`timescale\` error                                | Ensured all modules had `\`timescale 1ns/1ps\` at the top            |
| `Undefined macro` or `identifier not declared`              | Fixed by passing `+define+...` and adding `user_defines.v`           |
| `Cannot find cell in liblist`                               | Added missing dummy wrappers and black-box modules                   |
| `Illegal array port connection`                             | Adjusted `dm[...]` slice size for correct multiple of instance count |
| VCS warnings flooding output                                | Used `-suppress` or `grep Error:` to filter logs                     |

</details>

---
![WhatsApp Image 2025-06-18 at 15 36 12_17b1361e](https://github.com/user-attachments/assets/01798624-38de-4ee5-9dd8-3513948d35cd)

![WhatsApp Image 2025-06-18 at 15 37 54_64653b46](https://github.com/user-attachments/assets/f2e2e135-b6f2-4658-bade-b66187e37b69)
