Analysis & Elaboration report for KPN_Modules
Sun Apr 16 04:55:32 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: clock_divider:clk_inst
  5. Parameter Settings for User Entity Instance: queue_module:queue_1_inst
  6. Parameter Settings for User Entity Instance: queue_module:queue_2_inst
  7. Parameter Settings for User Entity Instance: fifo_module_update:fifo_1_inst
  8. Parameter Settings for User Entity Instance: fifo_module_update:fifo_2_inst
  9. Analysis & Elaboration Settings
 10. Port Connectivity Checks: "adder_module:adder_inst"
 11. Port Connectivity Checks: "clock_divider:clk_inst"
 12. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Sun Apr 16 04:55:32 2017       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; KPN_Modules                                 ;
; Top-level Entity Name              ; top_module                                  ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total GXB Receiver Channel PCS     ; N/A until Partition Merge                   ;
; Total GXB Receiver Channel PMA     ; N/A until Partition Merge                   ;
; Total GXB Transmitter Channel PCS  ; N/A until Partition Merge                   ;
; Total GXB Transmitter Channel PMA  ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:clk_inst ;
+----------------+----------+-----------------------------------------+
; Parameter Name ; Value    ; Type                                    ;
+----------------+----------+-----------------------------------------+
; M              ; 25000000 ; Signed Integer                          ;
+----------------+----------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: queue_module:queue_1_inst ;
+--------------------------+-------+-------------------------------------+
; Parameter Name           ; Value ; Type                                ;
+--------------------------+-------+-------------------------------------+
; BITS_NUMBER              ; 16    ; Signed Integer                      ;
; FIFO_ELEMENTS            ; 5     ; Signed Integer                      ;
; NUMBER_OF_PRECHARGE_DATA ; 4     ; Signed Integer                      ;
+--------------------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: queue_module:queue_2_inst ;
+--------------------------+-------+-------------------------------------+
; Parameter Name           ; Value ; Type                                ;
+--------------------------+-------+-------------------------------------+
; BITS_NUMBER              ; 16    ; Signed Integer                      ;
; FIFO_ELEMENTS            ; 5     ; Signed Integer                      ;
; NUMBER_OF_PRECHARGE_DATA ; 4     ; Signed Integer                      ;
+--------------------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_module_update:fifo_1_inst ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; BITS_NUMBER    ; 16    ; Signed Integer                                     ;
; FIFO_ELEMENTS  ; 5     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_module_update:fifo_2_inst ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; BITS_NUMBER    ; 16    ; Signed Integer                                     ;
; FIFO_ELEMENTS  ; 5     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX150DF31C7    ;                    ;
; Top-level entity name                                                      ; top_module         ; KPN_Modules        ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_module:adder_inst"                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; wr   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_divider:clk_inst"                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; clk_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Sun Apr 16 04:55:11 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off KPN_Modules -c KPN_Modules --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file adder_module.v
    Info (12023): Found entity 1: adder_module File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/adder_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file delay_module.v
    Info (12023): Found entity 1: delay_module File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/delay_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file divider_module.v
    Info (12023): Found entity 1: divider_module File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/divider_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo_module.v
    Info (12023): Found entity 1: fifo_module File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplier_module.v
    Info (12023): Found entity 1: multiplier_module File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/multiplier_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file split_module.v
    Info (12023): Found entity 1: split_module File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/split_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file subtractor_module.v
    Info (12023): Found entity 1: subtractor_module File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/subtractor_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top_module.v
    Info (12023): Found entity 1: top_module File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider_module.v
    Info (12023): Found entity 1: clock_divider File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/clock_divider_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder_module_testbench.v
    Info (12023): Found entity 1: adder_module_testbench File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/adder_module_testbench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file subtractor_module_testbench.v
    Info (12023): Found entity 1: subtractor_module_testbench File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/subtractor_module_testbench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file delay_module_testbench.v
    Info (12023): Found entity 1: delay_module_testbench File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/delay_module_testbench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file split_module_testbench.v
    Info (12023): Found entity 1: split_module_testbench File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/split_module_testbench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo_module_testbench.v
    Info (12023): Found entity 1: fifo_module_testbench File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_testbench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplier_module_testbench.v
    Info (12023): Found entity 1: multiplier_module_testbench File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/multiplier_module_testbench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file divider_module_testbench.v
    Info (12023): Found entity 1: divider_module_testbench File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/divider_module_testbench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file queue_module.v
    Info (12023): Found entity 1: queue_module File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file queue_module_testbench.v
    Info (12023): Found entity 1: queue_module_testbench File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module_testbench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo_module_update.v
    Info (12023): Found entity 1: fifo_module_update File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo_module_update_testbench.v
    Info (12023): Found entity 1: fifo_module_update_testbench File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update_testbench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file write_to_display.v
    Info (12023): Found entity 1: write_to_display File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bcd_converter.v
    Info (12023): Found entity 1: bcd_converter File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/bcd_converter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top_module_testbench.v
    Info (12023): Found entity 1: top_module_testbench File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_testbench.v Line: 1
Info (12127): Elaborating entity "top_module" for the top level hierarchy
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:clk_inst" File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module.v Line: 39
Warning (10230): Verilog HDL assignment warning at clock_divider_module.v(28): truncated value with size 32 to match size of target (25) File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/clock_divider_module.v Line: 28
Info (12128): Elaborating entity "queue_module" for hierarchy "queue_module:queue_1_inst" File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module.v Line: 42
Warning (10036): Verilog HDL or VHDL warning at queue_module.v(28): object "full_reg" assigned a value but never read File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module.v Line: 28
Warning (10850): Verilog HDL warning at queue_module.v(42): number of words (4) in memory file does not match the number of elements in the address range [0:31] File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module.v Line: 42
Warning (10230): Verilog HDL assignment warning at queue_module.v(52): truncated value with size 32 to match size of target (5) File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module.v Line: 52
Warning (10030): Net "array_reg.data_a" at queue_module.v(23) has no driver or initial value, using a default initial value '0' File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module.v Line: 23
Warning (10030): Net "array_reg.waddr_a" at queue_module.v(23) has no driver or initial value, using a default initial value '0' File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module.v Line: 23
Warning (10030): Net "array_reg.we_a" at queue_module.v(23) has no driver or initial value, using a default initial value '0' File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module.v Line: 23
Info (12128): Elaborating entity "fifo_module_update" for hierarchy "fifo_module_update:fifo_1_inst" File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module.v Line: 49
Warning (10036): Verilog HDL or VHDL warning at fifo_module_update.v(30): object "w_ptr_next" assigned a value but never read File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update.v Line: 30
Warning (10036): Verilog HDL or VHDL warning at fifo_module_update.v(32): object "r_ptr_next" assigned a value but never read File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update.v Line: 32
Warning (10036): Verilog HDL or VHDL warning at fifo_module_update.v(35): object "full_next" assigned a value but never read File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update.v Line: 35
Warning (10036): Verilog HDL or VHDL warning at fifo_module_update.v(35): object "empty_next" assigned a value but never read File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update.v Line: 35
Warning (10036): Verilog HDL or VHDL warning at fifo_module_update.v(38): object "empty" assigned a value but never read File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update.v Line: 38
Warning (10235): Verilog HDL Always Construct warning at fifo_module_update.v(71): variable "w_ptr_reg" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update.v Line: 71
Warning (10230): Verilog HDL assignment warning at fifo_module_update.v(71): truncated value with size 32 to match size of target (5) File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update.v Line: 71
Warning (10235): Verilog HDL Always Construct warning at fifo_module_update.v(72): variable "r_ptr_reg" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update.v Line: 72
Warning (10230): Verilog HDL assignment warning at fifo_module_update.v(72): truncated value with size 32 to match size of target (5) File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update.v Line: 72
Warning (10235): Verilog HDL Always Construct warning at fifo_module_update.v(75): variable "w_ptr_reg" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update.v Line: 75
Warning (10235): Verilog HDL Always Construct warning at fifo_module_update.v(76): variable "r_ptr_reg" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update.v Line: 76
Warning (10235): Verilog HDL Always Construct warning at fifo_module_update.v(77): variable "full_reg" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update.v Line: 77
Warning (10235): Verilog HDL Always Construct warning at fifo_module_update.v(78): variable "empty_reg" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update.v Line: 78
Warning (10235): Verilog HDL Always Construct warning at fifo_module_update.v(82): variable "full_reg" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update.v Line: 82
Warning (10235): Verilog HDL Always Construct warning at fifo_module_update.v(86): variable "r_ptr_reg" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update.v Line: 86
Warning (10235): Verilog HDL Always Construct warning at fifo_module_update.v(93): variable "empty_reg" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update.v Line: 93
Warning (10235): Verilog HDL Always Construct warning at fifo_module_update.v(98): variable "w_ptr_reg" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update.v Line: 98
Warning (10240): Verilog HDL Always Construct warning at fifo_module_update.v(67): inferring latch(es) for variable "empty_reg", which holds its previous value in one or more paths through the always construct File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update.v Line: 67
Warning (10240): Verilog HDL Always Construct warning at fifo_module_update.v(67): inferring latch(es) for variable "w_ptr_reg", which holds its previous value in one or more paths through the always construct File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update.v Line: 67
Warning (10240): Verilog HDL Always Construct warning at fifo_module_update.v(67): inferring latch(es) for variable "full_reg", which holds its previous value in one or more paths through the always construct File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update.v Line: 67
Warning (10240): Verilog HDL Always Construct warning at fifo_module_update.v(67): inferring latch(es) for variable "r_ptr_reg", which holds its previous value in one or more paths through the always construct File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update.v Line: 67
Info (10041): Inferred latch for "r_ptr_reg[0]" at fifo_module_update.v(91) File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update.v Line: 91
Info (10041): Inferred latch for "r_ptr_reg[1]" at fifo_module_update.v(91) File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update.v Line: 91
Info (10041): Inferred latch for "r_ptr_reg[2]" at fifo_module_update.v(91) File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update.v Line: 91
Info (10041): Inferred latch for "r_ptr_reg[3]" at fifo_module_update.v(91) File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update.v Line: 91
Info (10041): Inferred latch for "r_ptr_reg[4]" at fifo_module_update.v(91) File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update.v Line: 91
Info (10041): Inferred latch for "full_reg" at fifo_module_update.v(91) File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update.v Line: 91
Info (10041): Inferred latch for "w_ptr_reg[0]" at fifo_module_update.v(91) File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update.v Line: 91
Info (10041): Inferred latch for "w_ptr_reg[1]" at fifo_module_update.v(91) File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update.v Line: 91
Info (10041): Inferred latch for "w_ptr_reg[2]" at fifo_module_update.v(91) File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update.v Line: 91
Info (10041): Inferred latch for "w_ptr_reg[3]" at fifo_module_update.v(91) File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update.v Line: 91
Info (10041): Inferred latch for "w_ptr_reg[4]" at fifo_module_update.v(91) File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update.v Line: 91
Info (10041): Inferred latch for "empty_reg" at fifo_module_update.v(91) File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update.v Line: 91
Info (12128): Elaborating entity "adder_module" for hierarchy "adder_module:adder_inst" File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module.v Line: 56
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 667 megabytes
    Info: Processing ended: Sun Apr 16 04:55:32 2017
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:51


