module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  id_6 id_7 (
      .id_5(id_2),
      .id_3(id_5),
      .id_4(1'h0)
  );
endmodule
module module_1 (
    input [1 : id_1] id_2,
    output logic id_3,
    input logic id_4,
    output logic [id_1 : id_2] id_5,
    input [1 'b0 : 1] id_6,
    output id_7,
    input id_8 = id_5,
    output [id_5 : id_2] id_9,
    output id_10,
    output id_11,
    output id_12,
    input logic [id_12 : id_6] id_13
);
  assign id_3 = id_2;
  always @(id_6 or posedge id_5) begin
    case (id_10)
      id_10 % id_10: begin
      end
      id_14: begin
        id_14 <= id_14;
      end
      default: begin
        #1 id_15[id_15] <= id_15;
        id_15 <= id_15;
      end
    endcase
  end
  logic id_16 (
      id_17,
      id_17
  );
endmodule
