{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606924689020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606924689020 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 02 10:58:08 2020 " "Processing started: Wed Dec 02 10:58:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606924689020 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606924689020 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Provisional -c Provisional " "Command: quartus_map --read_settings_files=on --write_settings_files=off Provisional -c Provisional" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606924689020 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1606924689987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesouno.bdf 1 1 " "Found 1 design units, including 1 entities, in source file procesouno.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 procesoUno " "Found entity 1: procesoUno" {  } { { "procesoUno.bdf" "" { Schematic "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/procesoUno.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606924690108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606924690108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorsegundo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadorsegundo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contadorsegundo-SYN " "Found design unit 1: contadorsegundo-SYN" {  } { { "contadorSegundo.vhd" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/contadorSegundo.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606924690982 ""} { "Info" "ISGN_ENTITY_NAME" "1 contadorSegundo " "Found entity 1: contadorSegundo" {  } { { "contadorSegundo.vhd" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/contadorSegundo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606924690982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606924690982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadorsegundo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparadorsegundo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparadorsegundo-SYN " "Found design unit 1: comparadorsegundo-SYN" {  } { { "comparadorSegundo.vhd" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/comparadorSegundo.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606924690992 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparadorSegundo " "Found entity 1: comparadorSegundo" {  } { { "comparadorSegundo.vhd" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/comparadorSegundo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606924690992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606924690992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinaestadosprincipal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file maquinaestadosprincipal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 maquinaEstadosPrincipal " "Found entity 1: maquinaEstadosPrincipal" {  } { { "maquinaEstadosPrincipal.bdf" "" { Schematic "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/maquinaEstadosPrincipal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606924690992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606924690992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesodos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file procesodos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 procesoDos " "Found entity 1: procesoDos" {  } { { "procesoDos.bdf" "" { Schematic "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/procesoDos.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606924691002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606924691002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "provis.bdf 1 1 " "Found 1 design units, including 1 entities, in source file provis.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 provis " "Found entity 1: provis" {  } { { "provis.bdf" "" { Schematic "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/provis.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606924691010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606924691010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorsegundos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadorsegundos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contadorsegundos-SYN " "Found design unit 1: contadorsegundos-SYN" {  } { { "contadorSegundos.vhd" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/contadorSegundos.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606924691013 ""} { "Info" "ISGN_ENTITY_NAME" "1 contadorSegundos " "Found entity 1: contadorSegundos" {  } { { "contadorSegundos.vhd" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/contadorSegundos.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606924691013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606924691013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadorsegundos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparadorsegundos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparadorsegundos-SYN " "Found design unit 1: comparadorsegundos-SYN" {  } { { "comparadorSegundos.vhd" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/comparadorSegundos.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606924691023 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparadorSegundos " "Found entity 1: comparadorSegundos" {  } { { "comparadorSegundos.vhd" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/comparadorSegundos.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606924691023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606924691023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesocuatro.bdf 1 1 " "Found 1 design units, including 1 entities, in source file procesocuatro.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 procesoCuatro " "Found entity 1: procesoCuatro" {  } { { "procesoCuatro.bdf" "" { Schematic "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/procesoCuatro.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606924691033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606924691033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switchestobcd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file switchestobcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 switchesToBCD " "Found entity 1: switchesToBCD" {  } { { "switchesToBCD.bdf" "" { Schematic "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/switchesToBCD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606924691041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606924691041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadortemp3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparadortemp3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparadortemp3-SYN " "Found design unit 1: comparadortemp3-SYN" {  } { { "comparadorTemp3.vhd" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/comparadorTemp3.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606924691043 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparadorTemp3 " "Found entity 1: comparadorTemp3" {  } { { "comparadorTemp3.vhd" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/comparadorTemp3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606924691043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606924691043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadortemp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparadortemp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparadortemp-SYN " "Found design unit 1: comparadortemp-SYN" {  } { { "comparadorTemp.vhd" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/comparadorTemp.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606924691053 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparadorTemp " "Found entity 1: comparadorTemp" {  } { { "comparadorTemp.vhd" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/comparadorTemp.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606924691053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606924691053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadortemp7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparadortemp7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparadortemp7-SYN " "Found design unit 1: comparadortemp7-SYN" {  } { { "comparadorTemp7.vhd" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/comparadorTemp7.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606924691063 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparadorTemp7 " "Found entity 1: comparadorTemp7" {  } { { "comparadorTemp7.vhd" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/comparadorTemp7.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606924691063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606924691063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadortempmenos5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparadortempmenos5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparadortempmenos5-SYN " "Found design unit 1: comparadortempmenos5-SYN" {  } { { "comparadorTempMenos5.vhd" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/comparadorTempMenos5.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606924691063 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparadorTempMenos5 " "Found entity 1: comparadorTempMenos5" {  } { { "comparadorTempMenos5.vhd" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/comparadorTempMenos5.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606924691063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606924691063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadortempmas5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparadortempmas5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparadortempmas5-SYN " "Found design unit 1: comparadortempmas5-SYN" {  } { { "comparadorTempMas5.vhd" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/comparadorTempMas5.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606924691073 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparadorTempMas5 " "Found entity 1: comparadorTempMas5" {  } { { "comparadorTempMas5.vhd" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/comparadorTempMas5.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606924691073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606924691073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesotres.bdf 1 1 " "Found 1 design units, including 1 entities, in source file procesotres.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 procesoTres " "Found entity 1: procesoTres" {  } { { "procesoTres.bdf" "" { Schematic "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/procesoTres.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606924691093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606924691093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadordireccionvacia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparadordireccionvacia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparadordireccionvacia-SYN " "Found design unit 1: comparadordireccionvacia-SYN" {  } { { "comparadorDireccionVacia.vhd" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/comparadorDireccionVacia.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606924691103 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparadorDireccionVacia " "Found entity 1: comparadorDireccionVacia" {  } { { "comparadorDireccionVacia.vhd" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/comparadorDireccionVacia.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606924691103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606924691103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadorromuser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparadorromuser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparadorromuser-SYN " "Found design unit 1: comparadorromuser-SYN" {  } { { "comparadorROMUser.vhd" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/comparadorROMUser.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606924691113 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparadorROMUser " "Found entity 1: comparadorROMUser" {  } { { "comparadorROMUser.vhd" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/comparadorROMUser.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606924691113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606924691113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rom.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.bdf" "" { Schematic "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/ROM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606924691113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606924691113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrocedula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registrocedula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 registroCedula " "Found entity 1: registroCedula" {  } { { "registroCedula.bdf" "" { Schematic "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/registroCedula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606924691123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606924691123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file onebitfa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OneBitFA " "Found entity 1: OneBitFA" {  } { { "OneBitFA.bdf" "" { Schematic "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/OneBitFA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606924691131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606924691131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switchtoadress.bdf 1 1 " "Found 1 design units, including 1 entities, in source file switchtoadress.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 switchToAdress " "Found entity 1: switchToAdress" {  } { { "switchToAdress.bdf" "" { Schematic "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/switchToAdress.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606924691133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606924691133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesocinco.bdf 1 1 " "Found 1 design units, including 1 entities, in source file procesocinco.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 procesoCinco " "Found entity 1: procesoCinco" {  } { { "procesoCinco.bdf" "" { Schematic "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/procesoCinco.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606924691143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606924691143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadorcedarea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparadorcedarea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparadorcedarea-SYN " "Found design unit 1: comparadorcedarea-SYN" {  } { { "comparadorCedArea.vhd" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/comparadorCedArea.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606924691143 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparadorCedArea " "Found entity 1: comparadorCedArea" {  } { { "comparadorCedArea.vhd" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/comparadorCedArea.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606924691143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606924691143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romcedarea.bdf 1 1 " "Found 1 design units, including 1 entities, in source file romcedarea.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ROMCedArea " "Found entity 1: ROMCedArea" {  } { { "ROMCedArea.bdf" "" { Schematic "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/ROMCedArea.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606924691151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606924691151 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "procesoCuatro " "Elaborating entity \"procesoCuatro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1606924692509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparadorSegundos comparadorSegundos:inst2 " "Elaborating entity \"comparadorSegundos\" for hierarchy \"comparadorSegundos:inst2\"" {  } { { "procesoCuatro.bdf" "inst2" { Schematic "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/procesoCuatro.bdf" { { 296 848 976 392 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606924692568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare comparadorSegundos:inst2\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"comparadorSegundos:inst2\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comparadorSegundos.vhd" "LPM_COMPARE_component" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/comparadorSegundos.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606924692615 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "comparadorSegundos:inst2\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"comparadorSegundos:inst2\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comparadorSegundos.vhd" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/comparadorSegundos.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606924692615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "comparadorSegundos:inst2\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"comparadorSegundos:inst2\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606924692630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606924692630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606924692630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606924692630 ""}  } { { "comparadorSegundos.vhd" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/comparadorSegundos.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606924692630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h7j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h7j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h7j " "Found entity 1: cmpr_h7j" {  } { { "db/cmpr_h7j.tdf" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/db/cmpr_h7j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606924692730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606924692730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_h7j comparadorSegundos:inst2\|lpm_compare:LPM_COMPARE_component\|cmpr_h7j:auto_generated " "Elaborating entity \"cmpr_h7j\" for hierarchy \"comparadorSegundos:inst2\|lpm_compare:LPM_COMPARE_component\|cmpr_h7j:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606924692730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorSegundos contadorSegundos:inst4 " "Elaborating entity \"contadorSegundos\" for hierarchy \"contadorSegundos:inst4\"" {  } { { "procesoCuatro.bdf" "inst4" { Schematic "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/procesoCuatro.bdf" { { 304 688 832 400 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606924692746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter contadorSegundos:inst4\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"contadorSegundos:inst4\|lpm_counter:LPM_COUNTER_component\"" {  } { { "contadorSegundos.vhd" "LPM_COUNTER_component" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/contadorSegundos.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606924692799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "contadorSegundos:inst4\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"contadorSegundos:inst4\|lpm_counter:LPM_COUNTER_component\"" {  } { { "contadorSegundos.vhd" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/contadorSegundos.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606924692799 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "contadorSegundos:inst4\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"contadorSegundos:inst4\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606924692799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606924692799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606924692799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606924692799 ""}  } { { "contadorSegundos.vhd" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/contadorSegundos.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606924692799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r2i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r2i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r2i " "Found entity 1: cntr_r2i" {  } { { "db/cntr_r2i.tdf" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/db/cntr_r2i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606924692868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606924692868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_r2i contadorSegundos:inst4\|lpm_counter:LPM_COUNTER_component\|cntr_r2i:auto_generated " "Elaborating entity \"cntr_r2i\" for hierarchy \"contadorSegundos:inst4\|lpm_counter:LPM_COUNTER_component\|cntr_r2i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606924692868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparadorSegundo comparadorSegundo:inst1 " "Elaborating entity \"comparadorSegundo\" for hierarchy \"comparadorSegundo:inst1\"" {  } { { "procesoCuatro.bdf" "inst1" { Schematic "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/procesoCuatro.bdf" { { 280 544 672 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606924692884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare comparadorSegundo:inst1\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"comparadorSegundo:inst1\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comparadorSegundo.vhd" "LPM_COMPARE_component" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/comparadorSegundo.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606924692900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "comparadorSegundo:inst1\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"comparadorSegundo:inst1\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comparadorSegundo.vhd" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/comparadorSegundo.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606924692900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "comparadorSegundo:inst1\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"comparadorSegundo:inst1\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606924692900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606924692900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606924692900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606924692900 ""}  } { { "comparadorSegundo.vhd" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/comparadorSegundo.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606924692900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_39j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_39j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_39j " "Found entity 1: cmpr_39j" {  } { { "db/cmpr_39j.tdf" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/db/cmpr_39j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606924692969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606924692969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_39j comparadorSegundo:inst1\|lpm_compare:LPM_COMPARE_component\|cmpr_39j:auto_generated " "Elaborating entity \"cmpr_39j\" for hierarchy \"comparadorSegundo:inst1\|lpm_compare:LPM_COMPARE_component\|cmpr_39j:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606924692969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorSegundo contadorSegundo:inst " "Elaborating entity \"contadorSegundo\" for hierarchy \"contadorSegundo:inst\"" {  } { { "procesoCuatro.bdf" "inst" { Schematic "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/procesoCuatro.bdf" { { 288 384 528 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606924692984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "contadorSegundo.vhd" "LPM_COUNTER_component" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/contadorSegundo.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606924692984 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "contadorSegundo.vhd" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/contadorSegundo.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606924692984 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606924692984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606924692984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606924692984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606924692984 ""}  } { { "contadorSegundo.vhd" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/contadorSegundo.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606924692984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d4i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d4i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d4i " "Found entity 1: cntr_d4i" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/db/cntr_d4i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606924693047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606924693047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d4i contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated " "Elaborating entity \"cntr_d4i\" for hierarchy \"contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606924693062 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ALGO VCC " "Pin \"ALGO\" is stuck at VCC" {  } { { "procesoCuatro.bdf" "" { Schematic "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/procesoCuatro.bdf" { { 656 1000 1176 672 "ALGO" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606924693532 "|procesoCuatro|ALGO"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1606924693532 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1606924693918 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606924693918 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1606924694033 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1606924694033 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1606924694033 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1606924694033 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606924694102 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 02 10:58:14 2020 " "Processing ended: Wed Dec 02 10:58:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606924694102 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606924694102 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606924694102 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606924694102 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606924695321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606924695337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 02 10:58:14 2020 " "Processing started: Wed Dec 02 10:58:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606924695337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1606924695337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Provisional -c Provisional " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Provisional -c Provisional" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1606924695337 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1606924695490 ""}
{ "Info" "0" "" "Project  = Provisional" {  } {  } 0 0 "Project  = Provisional" 0 0 "Fitter" 0 0 1606924695490 ""}
{ "Info" "0" "" "Revision = Provisional" {  } {  } 0 0 "Revision = Provisional" 0 0 "Fitter" 0 0 1606924695490 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1606924695622 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Provisional EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"Provisional\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1606924695622 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606924695675 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606924695675 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1606924695738 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1606924695769 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1606924696208 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1606924696208 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1606924696208 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1606924696208 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606924696208 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606924696208 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606924696208 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1606924696208 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Provisional.sdc " "Synopsys Design Constraints File file not found: 'Provisional.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1606924696355 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1606924696355 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1606924696370 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN D12 (CLK10, LVDSCLK5n, Input)) " "Automatically promoted node CLK (placed in PIN D12 (CLK10, LVDSCLK5n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606924696377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[24\] " "Destination node contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[24\]" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/db/cntr_d4i.tdf" 160 19 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contadorSegundo:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606924696377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[23\] " "Destination node contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[23\]" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/db/cntr_d4i.tdf" 160 19 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contadorSegundo:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606924696377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[22\] " "Destination node contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[22\]" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/db/cntr_d4i.tdf" 160 19 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contadorSegundo:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606924696377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[21\] " "Destination node contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[21\]" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/db/cntr_d4i.tdf" 160 19 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contadorSegundo:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606924696377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[20\] " "Destination node contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[20\]" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/db/cntr_d4i.tdf" 160 19 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contadorSegundo:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606924696377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[19\] " "Destination node contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[19\]" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/db/cntr_d4i.tdf" 160 19 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contadorSegundo:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606924696377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[18\] " "Destination node contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[18\]" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/db/cntr_d4i.tdf" 160 19 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contadorSegundo:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606924696377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[17\] " "Destination node contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[17\]" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/db/cntr_d4i.tdf" 160 19 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contadorSegundo:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606924696377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[16\] " "Destination node contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[16\]" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/db/cntr_d4i.tdf" 160 19 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contadorSegundo:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606924696377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[15\] " "Destination node contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[15\]" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/db/cntr_d4i.tdf" 160 19 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contadorSegundo:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606924696377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1606924696377 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1606924696377 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "procesoCuatro.bdf" "" { Schematic "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/procesoCuatro.bdf" { { 392 184 352 408 "CLK" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606924696377 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comparadorSegundo:inst1\|lpm_compare:LPM_COMPARE_component\|cmpr_39j:auto_generated\|aneb_result_wire\[0\]  " "Automatically promoted node comparadorSegundo:inst1\|lpm_compare:LPM_COMPARE_component\|cmpr_39j:auto_generated\|aneb_result_wire\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606924696377 ""}  } { { "db/cmpr_39j.tdf" "" { Text "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/db/cmpr_39j.tdf" 30 18 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comparadorSegundo:inst1|lpm_compare:LPM_COMPARE_component|cmpr_39j:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606924696377 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seleccion (placed in PIN M22 (CLK6, LVDSCLK3p, Input)) " "Automatically promoted node seleccion (placed in PIN M22 (CLK6, LVDSCLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606924696377 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { seleccion } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seleccion" } } } } { "procesoCuatro.bdf" "" { Schematic "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/procesoCuatro.bdf" { { 424 184 352 440 "seleccion" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seleccion } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606924696377 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1606924696455 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606924696470 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606924696470 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606924696470 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606924696477 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1606924696477 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1606924696477 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1606924696477 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1606924696477 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1606924696493 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1606924696493 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606924696493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1606924697733 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606924697834 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1606924697849 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1606924698235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606924698235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1606924698282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1606924700001 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1606924700001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606924700208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1606924700224 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1606924700224 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.20 " "Total time spent on timing analysis during the Fitter is 0.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1606924700224 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606924700224 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "3 " "Found 3 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "finalizacionP2 0 " "Pin \"finalizacionP2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606924700240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YA 0 " "Pin \"YA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606924700240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALGO 0 " "Pin \"ALGO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606924700240 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1606924700240 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606924700340 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606924700355 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606924700456 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606924700625 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1606924700656 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/output_files/Provisional.fit.smsg " "Generated suppressed messages file C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/output_files/Provisional.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1606924700741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606924701088 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 02 10:58:21 2020 " "Processing ended: Wed Dec 02 10:58:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606924701088 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606924701088 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606924701088 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1606924701088 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1606924702028 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606924702028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 02 10:58:21 2020 " "Processing started: Wed Dec 02 10:58:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606924702028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1606924702028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Provisional -c Provisional " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Provisional -c Provisional" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1606924702028 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1606924702931 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1606924702978 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4555 " "Peak virtual memory: 4555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606924703548 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 02 10:58:23 2020 " "Processing ended: Wed Dec 02 10:58:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606924703548 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606924703548 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606924703548 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1606924703548 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1606924704196 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1606924704835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606924704835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 02 10:58:24 2020 " "Processing started: Wed Dec 02 10:58:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606924704835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606924704835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Provisional -c Provisional " "Command: quartus_sta Provisional -c Provisional" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606924704835 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1606924704951 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1606924705198 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1606924705220 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1606924705220 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Provisional.sdc " "Synopsys Design Constraints File file not found: 'Provisional.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1606924705320 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1606924705320 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\|safe_q\[0\] contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\|safe_q\[0\] " "create_clock -period 1.000 -name contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\|safe_q\[0\] contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\|safe_q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606924705320 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606924705320 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606924705320 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1606924705336 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1606924705336 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1606924705352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.716 " "Worst-case setup slack is -2.716" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606924705367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606924705367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.716       -43.110 CLK  " "   -2.716       -43.110 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606924705367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.945        -3.575 contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\|safe_q\[0\]  " "   -0.945        -3.575 contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606924705367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606924705367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.133 " "Worst-case hold slack is -2.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606924705367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606924705367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.133       -10.667 CLK  " "   -2.133       -10.667 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606924705367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.849         0.000 contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\|safe_q\[0\]  " "    0.849         0.000 contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606924705367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606924705367 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1606924705367 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1606924705383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606924705383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606924705383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -34.625 CLK  " "   -1.631       -34.625 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606924705383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611        -6.110 contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\|safe_q\[0\]  " "   -0.611        -6.110 contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606924705383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606924705383 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1606924705498 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1606924705514 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1606924705521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.567 " "Worst-case setup slack is -0.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606924705552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606924705552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.567        -4.590 CLK  " "   -0.567        -4.590 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606924705552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.257         0.000 contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\|safe_q\[0\]  " "    0.257         0.000 contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606924705552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606924705552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.550 " "Worst-case hold slack is -1.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606924705552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606924705552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.550        -9.211 CLK  " "   -1.550        -9.211 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606924705552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319         0.000 contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\|safe_q\[0\]  " "    0.319         0.000 contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606924705552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606924705552 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1606924705567 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1606924705583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606924705583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606924705583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -28.380 CLK  " "   -1.380       -28.380 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606924705583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\|safe_q\[0\]  " "   -0.500        -5.000 contadorSegundo:inst\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606924705583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606924705583 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1606924705699 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1606924705768 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1606924705768 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4554 " "Peak virtual memory: 4554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606924705884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 02 10:58:25 2020 " "Processing ended: Wed Dec 02 10:58:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606924705884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606924705884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606924705884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606924705884 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606924706840 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606924706840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 02 10:58:26 2020 " "Processing started: Wed Dec 02 10:58:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606924706840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606924706840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Provisional -c Provisional " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Provisional -c Provisional" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606924706840 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "Provisional.vho\", \"Provisional_fast.vho Provisional_vhd.sdo Provisional_vhd_fast.sdo C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/simulation/modelsim/ simulation " "Generated files \"Provisional.vho\", \"Provisional_fast.vho\", \"Provisional_vhd.sdo\" and \"Provisional_vhd_fast.sdo\" in directory \"C:/Users/juanf/OneDrive/Documentos/Universidad/Ingeniería de Sistemas/III/Lab Lógica Digital/Provisional/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1606924707341 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4527 " "Peak virtual memory: 4527 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606924707441 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 02 10:58:27 2020 " "Processing ended: Wed Dec 02 10:58:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606924707441 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606924707441 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606924707441 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606924707441 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Quartus II Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606924708105 ""}
