Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 27 Nov 2018 08:42:17 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from fmsmga002.fm.intel.com (fmsmga002.fm.intel.com [10.253.24.26])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 7970D580322
	for <like.xu@linux.intel.com>; Mon, 26 Nov 2018 14:59:53 -0800 (PST)
Received: from fmsmga104.fm.intel.com ([10.1.193.100])
  by fmsmga002-1.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 26 Nov 2018 14:59:53 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3Ak1paYR+2PQTxuv9uRHKM819IXTAuvvDOBiVQ1KB+?=
 =?us-ascii?q?0+sUIJqq85mqBkHD//Il1AaPAd2Lraocw8Pt8InYEVQa5piAtH1QOLdtbDQizf?=
 =?us-ascii?q?ssogo7HcSeAlf6JvO5JwYzHcBFSUM3tyrjaRsdF8nxfUDdrWOv5jAOBBr/KRB1?=
 =?us-ascii?q?JuPoEYLOksi7ze+/94HQbglSmDaxfa55IQmrownWqsQYm5ZpJLwryhvOrHtIeu?=
 =?us-ascii?q?BWyn1tKFmOgRvy5dq+8YB6/ShItP0v68BPUaPhf6QlVrNYFygpM3o05MLwqxbO?=
 =?us-ascii?q?SxaE62YGXWUXlhpIBBXF7A3/U5zsvCb2qvZx1S+HNsDtU7s6RSqt4LtqSB/wiS?=
 =?us-ascii?q?cIKTg58H3MisdtiK5XuQ+tqwBjz4LRZoyeKfhwcb7Hfd4CSmVBUMReWSxPDI2/?=
 =?us-ascii?q?cYUAE/cPPf5aoof/qFYCsBWzCRWyC+P00TJImmP60Lcm3+g9DQ3L3gotFM8Ovn?=
 =?us-ascii?q?TOq9X1Mb8fXPyxzKnJ1jXDc+lZ2Tbn6IPVch4hu+uDXbRsfsrQ0kkkCgTIgU+U?=
 =?us-ascii?q?qYzkJDOVyv4Cs2mB7+Z+W++ikGEnqwRrrTiuwscgkJXGhoUQyl3d8yhy3YU7Jc?=
 =?us-ascii?q?WgRUJlfdKpE4FcuzyHO4Z1WM8uXW9ltSYgxrEbu5O3ZDYGx447yxLDbvGLboeF?=
 =?us-ascii?q?7xL/WOuULjp1h3Nodb26ihqs7UStz+jxWtS73VtEqCdOj8PCuWoX1xPJ78iKUv?=
 =?us-ascii?q?t98Vml2TaIzw3T7uBEIVsolarAMZIhzbgwlocJvUTEBC/2l136jK6Qdko65uil?=
 =?us-ascii?q?8/rrbqnlq5OGKoN4lwLzPr4wlsGxAek0KBUCUmqD9eS5zrLj/En5QLtQjv0xl6?=
 =?us-ascii?q?nUqInaKtoepq6kGgNaz5gs6wihADeiydgXhn4HLE9DeB2bkYfpIFbCIPT5Dfe8?=
 =?us-ascii?q?nVugijhqx+3eM73lA5XNKGXDkbj7cbZ87U5c1BQ8zdRF651IDbEBJen+Wkn2tN?=
 =?us-ascii?q?zeAR85NRG0z/zgCNVn2YMSQXiPDbOBMKPOrV+I4foiI+2NZI8WpjnxMfck5+P1?=
 =?us-ascii?q?gH89mF8de7Sp3JQNZHC5GPRmP1uWYX72jtgdFmcKu1l2cerxlVfXUSJPf23gGO?=
 =?us-ascii?q?U45yonE8SgCoHMQJ3rh6aOmyKyH5lTb2YBDUiQEHDubMKdVvIRLS6fPMJlwQEC?=
 =?us-ascii?q?TqWrHooo1BWys13jxr96a+bZ5CAc8IjuzcV4/PH7kxY0+jppScOH3DaWUmt2k2?=
 =?us-ascii?q?gUEiIwx711ukdny12OgpR/1sZZHtxa/f8Bcgo8OZPG1Ot8Q4ToWwnBd82FDlar?=
 =?us-ascii?q?RNmrGyo2SPo1wtkHeUE7HM+t2EPtxS2vVpYRlqeXDZ0uuozG1n76Jt01n3/C1b?=
 =?us-ascii?q?I9hlg8GJBnOmivh6o5/A/WUd2a236FnrqnIPxPlBXG832OmC/X5BlV?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0AcAAD/efxbhxHrdtBjHQEBBQEHBQGBU?=
 =?us-ascii?q?QgBCwGBMIJig3mIGF+LJIINeod/JG6NMYFxFhgUiGMiNAkNAQMBAQEBAQECARM?=
 =?us-ascii?q?BAQEKCwkIGw4jDII2BQIDGgEGglsBAQEBAgEBAiAEGQEFCgwdAQIBAgECBgEBB?=
 =?us-ascii?q?QULDQICIgQCAgMBHgERAQUBHAYTBYMcgWkBAw0IAQSafDyLDXwWBQEXgncFhEA?=
 =?us-ascii?q?KGScNWoE3AgYSeYp+ghaBEYJdNYgCglcCgSoBAY5khD+LMgEGAgGBUQVKjw8Yk?=
 =?us-ascii?q?QiVXYJEDyGBJYINHxQaI4EBbYFOghsMFxKDOIpzIDGBB4pDgXcBAQ?=
X-IPAS-Result: =?us-ascii?q?A0AcAAD/efxbhxHrdtBjHQEBBQEHBQGBUQgBCwGBMIJig3m?=
 =?us-ascii?q?IGF+LJIINeod/JG6NMYFxFhgUiGMiNAkNAQMBAQEBAQECARMBAQEKCwkIGw4jD?=
 =?us-ascii?q?II2BQIDGgEGglsBAQEBAgEBAiAEGQEFCgwdAQIBAgECBgEBBQULDQICIgQCAgM?=
 =?us-ascii?q?BHgERAQUBHAYTBYMcgWkBAw0IAQSafDyLDXwWBQEXgncFhEAKGScNWoE3AgYSe?=
 =?us-ascii?q?Yp+ghaBEYJdNYgCglcCgSoBAY5khD+LMgEGAgGBUQVKjw8YkQiVXYJEDyGBJYI?=
 =?us-ascii?q?NHxQaI4EBbYFOghsMFxKDOIpzIDGBB4pDgXcBAQ?=
X-IronPort-AV: E=Sophos;i="5.56,284,1539673200"; 
   d="scan'208";a="52730391"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 26 Nov 2018 14:59:52 -0800
Received: from localhost ([::1]:39197 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gRPr5-0007OD-OP
	for like.xu@linux.intel.com; Mon, 26 Nov 2018 17:59:51 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:41836)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <alistair23@gmail.com>) id 1gRPqZ-0007Ll-LZ
	for qemu-devel@nongnu.org; Mon, 26 Nov 2018 17:59:20 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <alistair23@gmail.com>) id 1gRPqY-0005o5-Qm
	for qemu-devel@nongnu.org; Mon, 26 Nov 2018 17:59:19 -0500
Received: from mail-lf1-x143.google.com ([2a00:1450:4864:20::143]:43036)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <alistair23@gmail.com>)
	id 1gRPqY-0005nl-H7; Mon, 26 Nov 2018 17:59:18 -0500
Received: by mail-lf1-x143.google.com with SMTP id u18so14916094lff.10;
	Mon, 26 Nov 2018 14:59:18 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;
	h=mime-version:references:in-reply-to:from:date:message-id:subject:to
	:cc; bh=+tbzPZqrxfbozyNfvEVqW6MXItwMjgYX6JgRsQHMlAs=;
	b=hXCrQ4NQ81HOWCHapTALOWSgI47k3JnBVJH/wySy/nhftFt05EXP6tKEvbf65fEyoS
	bhkEE2A35u2osKwEM1fhQjXKCaQP6YnIzidEf/MOf3X9gdQ4A0Hv0lotm+wIcacAgQck
	1ntegaiNiiwEXxaw65j5I9grHKEuBadH6XYGmwxSpXBnfYxiGnYvoY6cZ8FNLu4Smv0/
	yEFM01EPjQLFdvjQBsNJXLq3qVj/8eA8uihUKX17jbg1cBHpMvBEPxD4yIAE+Kv+Y3Ie
	T9nZWnoXzV8CEsco53b8Qlvs4tshPlb8YA/svq7X485IEBDWmjj0TqELTO3nHSwEB6Ie
	tQqA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:mime-version:references:in-reply-to:from:date
	:message-id:subject:to:cc;
	bh=+tbzPZqrxfbozyNfvEVqW6MXItwMjgYX6JgRsQHMlAs=;
	b=KtdDc87tVRtm2IC2wxjwoQXjWTYhqyLasEWk4qLuAIUQTAqla2rZ62ipBKsxEKQjNL
	1kFqNoCL4tXEszaAKCiJW7jO+2serHE21XLPLSA9XMOR6ceTRfwJffuv84QgvuddfZTo
	GlscndButjrCRMgty42xk2/LJyr3rlD/pgitD/UiRBmEUHmjMIInTNvTBCXFjoRswdZf
	r5ymjY5juncVMHl+JPo0xBjEcYlv/4EXHavlE0E/uAt1Pf2lTfWwx2aaOg+CPnj0cDdB
	wJ7m1GfCiXIqGD5vFo61pw+brHNAigseMkE9ypnyd+hvy4mb/fAkPlw6RDHecaoaWl2d
	2kcQ==
X-Gm-Message-State: AGRZ1gIWLKA8sdYOHrR1GpWyCJmEzitsvB8Mk/wfW4ZgdUPbkj1ZQ+B6
	rxrAn1mWA4Mm+9pCIOY+ATRlkj+U0r7es71X5mc=
X-Google-Smtp-Source: AJdET5e95VgUZcuthcSNX0NQeLLpjMxKkH+DMPHYngaywVwvVn8OiwxNGXVNiRymx4gSeiUKKyZZ2pGrNDAXibrMJ6o=
X-Received: by 2002:a19:4e59:: with SMTP id c86mr18005177lfb.132.1543273156985;
	Mon, 26 Nov 2018 14:59:16 -0800 (PST)
MIME-Version: 1.0
References: <cover.1542321076.git.alistair.francis@wdc.com>
	<f1a7d2617c26c1745fafe13bbe3bc3b042c14217.1542321076.git.alistair.francis@wdc.com>
	<23831afc-0ebf-5802-e8e2-6ce48dd340f9@linaro.org>
	<CAKmqyKP5cCRZujTm+OvoNZWNwPhJirPLA7PjurbovnN8RYCcgQ@mail.gmail.com>
	<8bacdaca-94c2-d2c7-3af7-b98517a98b64@linaro.org>
In-Reply-To: <8bacdaca-94c2-d2c7-3af7-b98517a98b64@linaro.org>
From: Alistair Francis <alistair23@gmail.com>
Date: Mon, 26 Nov 2018 14:58:50 -0800
Message-ID: <CAKmqyKM-+HDbUGNjZjS5f0HaqzOpsms3j3+wVgo7gjvL-JT0CQ@mail.gmail.com>
To: Richard Henderson <richard.henderson@linaro.org>
Content-Type: text/plain; charset="UTF-8"
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2a00:1450:4864:20::143
Subject: Re: [Qemu-devel] [RFC v1 15/23] riscv: tcg-target: Add branch and
 jump instructions
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: qemu-riscv@nongnu.org, Alistair Francis <Alistair.Francis@wdc.com>,
	"qemu-devel@nongnu.org Developers" <qemu-devel@nongnu.org>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

On Tue, Nov 20, 2018 at 11:40 PM Richard Henderson
<richard.henderson@linaro.org> wrote:
>
> On 11/21/18 12:49 AM, Alistair Francis wrote:
> > On Fri, Nov 16, 2018 at 1:14 AM Richard Henderson
> > <richard.henderson@linaro.org> wrote:
> >>
> >> On 11/15/18 11:36 PM, Alistair Francis wrote:
> >>> +static void tcg_out_brcond(TCGContext *s, TCGCond cond, TCGReg arg1,
> >>> +                           TCGReg arg2, TCGLabel *l)
> >>> +{
> >>> +    RISCVInsn op = tcg_brcond_to_riscv[cond].op;
> >>> +    bool swap = tcg_brcond_to_riscv[cond].swap;
> >>> +
> >>> +    tcg_out_opc_branch(s, op, swap ? arg2 : arg1, swap ? arg1 : arg2, 0);
> >>
> >> You might want to tcg_debug_assert(op != 0) here.
> >>
> >>> +    if (l->has_value) {
> >>> +        reloc_sbimm12(s->code_ptr - 1, l->u.value_ptr);
> >>
> >> I'm concerned about the conditional branch range.  +-4K isn't much to work
> >> with.  The minimum we have for other hosts is +-32K.
> >>
> >> We have two options: (1) greatly reduce the max size of the TB for this host;
> >> (2) be prepared to emit a 2 insn sequence: conditional branch across
> >> unconditional branch, with forward branches that turn out to be small patched
> >> with a nop.
> >>
> >> FWIW, the first case would be done via modification of tcg_op_buf_full.  You
> >> might have to go as low as 500 opcodes, I'm not sure.
> >
> > How do we do option 2?
>
> If l->has_value, just check the actual range.  But of course backward branching
> isn't that common in tcg generated code.  Most branches within the TB are short
> forward branches, but we also don't know how short is short.
>
> But every TB begins with a test of env->exit_code and a conditional branch to
> the end of the block, where we place some code to return to the main loop and
> return the pointer to the TB at which we exited.  Thus every TB has a branch
> that spans the size of the entire TB.
>
> So, invent (or repurpose) an R_RISCV_FOO value.  It doesn't matter which
> because it's private within tcg/riscv/.  Just add some commentary.  (See e.g.
> tcg/sparc/ and its use of R_SPARC_13.)
>
> While generating code, emit the conditional branch as normal; leave the unknown
> destination 0 for now.  Emit a nop as the second insn.
>
> When resolving R_RISCV_FOO, if the conditional branch is in range, great!  Just
> patch it.  If it is out of range, then you need to edit the conditional branch
> to reverse the condition (insn ^ (1 << 12)) and branch to pc+8, i.e. over the
> next instruction.  Which was a nop during generation, but you will now install
> jal r0,dest going to the real destination.

Ok, I think I have done this correctly. I have something that compiles and runs.

I'll send a second RFC out sometime this week. It won't be based on
your latest patches and it's still missing some things but I want to
keep this moving along.

Thanks so much for your help Richard!

Alistair

>
>
> r~

