{"Source Block": ["oh/src/mio/hdl/mrx_io.v@31:41@HdlIdDef", "   wire [7:0] \t     data_select;\n   wire [7:0] \t     valid_input;\n   wire [7:0] \t     valid_next;   \n   reg [63:0] \t     shiftreg;\n   reg \t\t     io_frame;\n   reg [IOW-1:0]     sdr_data;\n\n   //########################################\n   //# STATE MACHINE\n   //########################################\n\n"], "Clone Blocks": [["oh/src/mio/hdl/mrx_io.v@30:40", "   wire [63:0] \t     mux_data;\n   wire [7:0] \t     data_select;\n   wire [7:0] \t     valid_input;\n   wire [7:0] \t     valid_next;   \n   reg [63:0] \t     shiftreg;\n   reg \t\t     io_frame;\n   reg [IOW-1:0]     sdr_data;\n\n   //########################################\n   //# STATE MACHINE\n   //########################################\n"], ["oh/src/mio/hdl/mrx_io.v@29:39", "   wire [63:0] \t     io_data;\n   wire [63:0] \t     mux_data;\n   wire [7:0] \t     data_select;\n   wire [7:0] \t     valid_input;\n   wire [7:0] \t     valid_next;   \n   reg [63:0] \t     shiftreg;\n   reg \t\t     io_frame;\n   reg [IOW-1:0]     sdr_data;\n\n   //########################################\n   //# STATE MACHINE\n"]], "Diff Content": {"Delete": [], "Add": [[36, "   reg [1:0] \t     rx_access_reg;\n"]]}}