\doxysection{File List}
Here is a list of all files with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{VGA\+\_\+\+Driver/\+Core/\+Inc/\mbox{\hyperlink{bitmap_8h}{bitmap.\+h}} \\*Headerfile of \doxylink{bitmap_8c}{bitmap.\+c} }{\pageref{bitmap_8h}}{}
\item\contentsline{section}{VGA\+\_\+\+Driver/\+Core/\+Inc/\mbox{\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}} \\*CMSIS Cortex-\/\+M4 Core Peripheral Access Layer Header File }{\pageref{core__cm4_8h}}{}
\item\contentsline{section}{VGA\+\_\+\+Driver/\+Core/\+Inc/\mbox{\hyperlink{core__cm4__simd_8h}{core\+\_\+cm4\+\_\+simd.\+h}} \\*CMSIS Cortex-\/\+M4 SIMD Header File }{\pageref{core__cm4__simd_8h}}{}
\item\contentsline{section}{VGA\+\_\+\+Driver/\+Core/\+Inc/\mbox{\hyperlink{core__cm_func_8h}{core\+\_\+cm\+Func.\+h}} \\*CMSIS Cortex-\/M Core Function Access Header File }{\pageref{core__cm_func_8h}}{}
\item\contentsline{section}{VGA\+\_\+\+Driver/\+Core/\+Inc/\mbox{\hyperlink{core__cm_instr_8h}{core\+\_\+cm\+Instr.\+h}} \\*CMSIS Cortex-\/M Core Instruction Access Header File }{\pageref{core__cm_instr_8h}}{}
\item\contentsline{section}{VGA\+\_\+\+Driver/\+Core/\+Inc/\mbox{\hyperlink{fonts_8h}{fonts.\+h}} \\*Headerfile of \doxylink{fonts_8c}{fonts.\+c} }{\pageref{fonts_8h}}{}
\item\contentsline{section}{VGA\+\_\+\+Driver/\+Core/\+Inc/\mbox{\hyperlink{logic__layer_8h}{logic\+\_\+layer.\+h}} \\*Headerfile of \doxylink{logic__layer_8c}{logic\+\_\+layer.\+c} }{\pageref{logic__layer_8h}}{}
\item\contentsline{section}{VGA\+\_\+\+Driver/\+Core/\+Inc/\mbox{\hyperlink{main_8h}{main.\+h}} \\*Headerfile of \doxylink{main_8c}{main.\+c} }{\pageref{main_8h}}{}
\item\contentsline{section}{VGA\+\_\+\+Driver/\+Core/\+Inc/\mbox{\hyperlink{misc_8h}{misc.\+h}} \\*This file contains all the functions prototypes for the miscellaneous firmware library functions (add-\/on to CMSIS functions) }{\pageref{misc_8h}}{}
\item\contentsline{section}{VGA\+\_\+\+Driver/\+Core/\+Inc/\mbox{\hyperlink{stm32__ub__vga__screen_8h}{stm32\+\_\+ub\+\_\+vga\+\_\+screen.\+h}} }{\pageref{stm32__ub__vga__screen_8h}}{}
\item\contentsline{section}{VGA\+\_\+\+Driver/\+Core/\+Inc/\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}} \\*CMSIS Cortex-\/\+M4 Device Peripheral Access Layer Header File. This file contains all the peripheral register\textquotesingle{}s definitions, bits definitions and memory mapping for STM32\+F4xx devices }{\pageref{stm32f4xx_8h}}{}
\item\contentsline{section}{VGA\+\_\+\+Driver/\+Core/\+Inc/\mbox{\hyperlink{stm32f4xx__conf_8h}{stm32f4xx\+\_\+conf.\+h}} }{\pageref{stm32f4xx__conf_8h}}{}
\item\contentsline{section}{VGA\+\_\+\+Driver/\+Core/\+Inc/\mbox{\hyperlink{stm32f4xx__dma_8h}{stm32f4xx\+\_\+dma.\+h}} \\*This file contains all the functions prototypes for the DMA firmware library }{\pageref{stm32f4xx__dma_8h}}{}
\item\contentsline{section}{VGA\+\_\+\+Driver/\+Core/\+Inc/\mbox{\hyperlink{stm32f4xx__gpio_8h}{stm32f4xx\+\_\+gpio.\+h}} \\*This file contains all the functions prototypes for the GPIO firmware library }{\pageref{stm32f4xx__gpio_8h}}{}
\item\contentsline{section}{VGA\+\_\+\+Driver/\+Core/\+Inc/\mbox{\hyperlink{stm32f4xx__it_8h}{stm32f4xx\+\_\+it.\+h}} }{\pageref{stm32f4xx__it_8h}}{}
\item\contentsline{section}{VGA\+\_\+\+Driver/\+Core/\+Inc/\mbox{\hyperlink{stm32f4xx__rcc_8h}{stm32f4xx\+\_\+rcc.\+h}} \\*This file contains all the functions prototypes for the RCC firmware library }{\pageref{stm32f4xx__rcc_8h}}{}
\item\contentsline{section}{VGA\+\_\+\+Driver/\+Core/\+Inc/\mbox{\hyperlink{stm32f4xx__tim_8h}{stm32f4xx\+\_\+tim.\+h}} \\*This file contains all the functions prototypes for the TIM firmware library }{\pageref{stm32f4xx__tim_8h}}{}
\item\contentsline{section}{VGA\+\_\+\+Driver/\+Core/\+Inc/\mbox{\hyperlink{system__stm32f4xx_8h}{system\+\_\+stm32f4xx.\+h}} \\*CMSIS Cortex-\/\+M4 Device System Source File for STM32\+F4xx devices. ~\newline
 }{\pageref{system__stm32f4xx_8h}}{}
\item\contentsline{section}{VGA\+\_\+\+Driver/\+Core/\+Inc/\mbox{\hyperlink{uart_8h}{uart.\+h}} \\*Headerfile of \doxylink{uart_8c}{uart.\+c} }{\pageref{uart_8h}}{}
\item\contentsline{section}{VGA\+\_\+\+Driver/\+Core/\+Inc/\mbox{\hyperlink{user__interface_8h}{user\+\_\+interface.\+h}} \\*Headerfile of \doxylink{user__interface_8c}{user\+\_\+interface.\+c} }{\pageref{user__interface_8h}}{}
\item\contentsline{section}{VGA\+\_\+\+Driver/\+Core/\+Inc/\mbox{\hyperlink{vga__driver_8h}{vga\+\_\+driver.\+h}} \\*Headerfile of \doxylink{vga__driver_8c}{vga\+\_\+driver.\+c} }{\pageref{vga__driver_8h}}{}
\item\contentsline{section}{VGA\+\_\+\+Driver/\+Core/\+Src/\mbox{\hyperlink{bitmap_8c}{bitmap.\+c}} \\*This file contains different bitmap images }{\pageref{bitmap_8c}}{}
\item\contentsline{section}{VGA\+\_\+\+Driver/\+Core/\+Src/\mbox{\hyperlink{fonts_8c}{fonts.\+c}} \\*For al the bitmaps of the different fonts }{\pageref{fonts_8c}}{}
\item\contentsline{section}{VGA\+\_\+\+Driver/\+Core/\+Src/\mbox{\hyperlink{logic__layer_8c}{logic\+\_\+layer.\+c}} \\*Logic Layer }{\pageref{logic__layer_8c}}{}
\item\contentsline{section}{VGA\+\_\+\+Driver/\+Core/\+Src/\mbox{\hyperlink{main_8c}{main.\+c}} \\*\doxylink{main_8c}{Main.\+c} }{\pageref{main_8c}}{}
\item\contentsline{section}{VGA\+\_\+\+Driver/\+Core/\+Src/\mbox{\hyperlink{misc_8c}{misc.\+c}} \\*This file provides all the miscellaneous firmware functions (add-\/on to CMSIS functions) }{\pageref{misc_8c}}{}
\item\contentsline{section}{VGA\+\_\+\+Driver/\+Core/\+Src/\mbox{\hyperlink{startup__stm32f4xx_8c}{startup\+\_\+stm32f4xx.\+c}} }{\pageref{startup__stm32f4xx_8c}}{}
\item\contentsline{section}{VGA\+\_\+\+Driver/\+Core/\+Src/\mbox{\hyperlink{stm32__ub__vga__screen_8c}{stm32\+\_\+ub\+\_\+vga\+\_\+screen.\+c}} }{\pageref{stm32__ub__vga__screen_8c}}{}
\item\contentsline{section}{VGA\+\_\+\+Driver/\+Core/\+Src/\mbox{\hyperlink{stm32f4xx__dma_8c}{stm32f4xx\+\_\+dma.\+c}} \\*This file provides firmware functions to manage the following functionalities of the Direct Memory Access controller (DMA)\+: ~\newline
 }{\pageref{stm32f4xx__dma_8c}}{}
\item\contentsline{section}{VGA\+\_\+\+Driver/\+Core/\+Src/\mbox{\hyperlink{stm32f4xx__gpio_8c}{stm32f4xx\+\_\+gpio.\+c}} \\*This file provides firmware functions to manage the following functionalities of the GPIO peripheral\+: ~\newline
 }{\pageref{stm32f4xx__gpio_8c}}{}
\item\contentsline{section}{VGA\+\_\+\+Driver/\+Core/\+Src/\mbox{\hyperlink{stm32f4xx__it_8c}{stm32f4xx\+\_\+it.\+c}} \\*Interrupt Service Routines }{\pageref{stm32f4xx__it_8c}}{}
\item\contentsline{section}{VGA\+\_\+\+Driver/\+Core/\+Src/\mbox{\hyperlink{stm32f4xx__rcc_8c}{stm32f4xx\+\_\+rcc.\+c}} \\*This file provides firmware functions to manage the following functionalities of the Reset and clock control (RCC) peripheral\+: }{\pageref{stm32f4xx__rcc_8c}}{}
\item\contentsline{section}{VGA\+\_\+\+Driver/\+Core/\+Src/\mbox{\hyperlink{stm32f4xx__tim_8c}{stm32f4xx\+\_\+tim.\+c}} \\*This file provides firmware functions to manage the following functionalities of the TIM peripheral\+: }{\pageref{stm32f4xx__tim_8c}}{}
\item\contentsline{section}{VGA\+\_\+\+Driver/\+Core/\+Src/\mbox{\hyperlink{system__stm32f4xx_8c}{system\+\_\+stm32f4xx.\+c}} \\*CMSIS Cortex-\/\+M4 Device Peripheral Access Layer System Source File. This file contains the system clock configuration for STM32\+F4xx devices, and is generated by the clock configuration tool stm32f4xx\+\_\+\+Clock\+\_\+\+Configuration\+\_\+\+V1.\+0.\+0.\+xls }{\pageref{system__stm32f4xx_8c}}{}
\item\contentsline{section}{VGA\+\_\+\+Driver/\+Core/\+Src/\mbox{\hyperlink{uart_8c}{uart.\+c}} \\*This file contains the implementation of the uart communication }{\pageref{uart_8c}}{}
\item\contentsline{section}{VGA\+\_\+\+Driver/\+Core/\+Src/\mbox{\hyperlink{user__interface_8c}{user\+\_\+interface.\+c}} \\*This file contains the implementation of the user interface functions }{\pageref{user__interface_8c}}{}
\item\contentsline{section}{VGA\+\_\+\+Driver/\+Core/\+Src/\mbox{\hyperlink{vga__driver_8c}{vga\+\_\+driver.\+c}} \\*This file contains the implementation of vga driver functions }{\pageref{vga__driver_8c}}{}
\end{DoxyCompactList}
