%Warning-EOFNEWLINE: /home/cyh/chiplab/IP/myCPU/core_top.v:101:10: Missing newline at end of file (POSIX 3.206).
                                                                 : ... Suggest add newline.
  101 | endmodule
      |          ^
                     ... For warning description see https://verilator.org/warn/EOFNEWLINE?v=5.020
                     ... Use "/* verilator lint_off EOFNEWLINE */" and lint_on around source to disable this message.
%Warning-EOFNEWLINE: /home/cyh/chiplab/IP/myCPU/mul.v:218:10: Missing newline at end of file (POSIX 3.206).
                                                            : ... Suggest add newline.
  218 | endmodule
      |          ^
%Warning-DECLFILENAME: ../testbench/difftest.v:67:3: Filename 'difftest' does not match MODULE name: 'DifftestInstrCommit'
   67 |   DifftestInstrCommit(
      |   ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'debug_wb_pc'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'debug_wb_rf_we'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'debug_wb_rf_wnum'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'debug_wb_rf_wdata'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'debug0_wb_inst'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'break_point'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'infor_flag'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'reg_num'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'ws_valid'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'rf_rdata'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DretireMask'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DretireAddr_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DretireAddr_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DretireAddr_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DretireInst_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DretireInst_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DretireInst_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DretireWen'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DretireWaddr_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DretireWaddr_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DretireWaddr_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DretireWresult_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DretireWresult_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DretireWresult_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DuniqueRetire'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DINT0EXE'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DINT1EXE'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DINT2EXE'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DaRAT_val_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DaRAT_val_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DaRAT_val_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DaRAT_val_3'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DaRAT_val_4'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DaRAT_val_5'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DaRAT_val_6'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DaRAT_val_7'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DaRAT_val_8'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DaRAT_val_9'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DaRAT_val_10'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DaRAT_val_11'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DaRAT_val_12'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DaRAT_val_13'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DaRAT_val_14'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DaRAT_val_15'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DaRAT_val_16'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DaRAT_val_17'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DaRAT_val_18'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DaRAT_val_19'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DaRAT_val_20'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DaRAT_val_21'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DaRAT_val_22'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DaRAT_val_23'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DaRAT_val_24'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DaRAT_val_25'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DaRAT_val_26'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DaRAT_val_27'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DaRAT_val_28'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DaRAT_val_29'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DaRAT_val_30'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_3'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_4'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_5'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_6'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_7'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_8'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_9'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_10'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_11'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_12'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_13'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_14'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_15'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_16'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_17'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_18'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_19'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_20'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_21'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_22'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_23'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_24'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_25'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_26'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_27'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_28'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_29'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_30'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_31'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_32'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_33'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_34'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_35'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_36'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_37'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_38'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_39'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_40'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_41'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_42'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_43'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_44'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_45'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_46'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_47'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_48'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_49'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_50'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_51'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_52'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_53'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_54'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_55'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_56'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_57'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_58'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_59'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_60'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_61'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DphysRegFile_62'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DsRAT_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DsRAT_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DsRAT_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DsRAT_3'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DsRAT_4'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DsRAT_5'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DsRAT_6'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DsRAT_7'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DsRAT_8'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DsRAT_9'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DsRAT_10'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DsRAT_11'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DsRAT_12'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DsRAT_13'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DsRAT_14'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DsRAT_15'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DsRAT_16'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DsRAT_17'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DsRAT_18'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DsRAT_19'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DsRAT_20'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DsRAT_21'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DsRAT_22'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DsRAT_23'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DsRAT_24'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DsRAT_25'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DsRAT_26'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DsRAT_27'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DsRAT_28'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DsRAT_29'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DsRAT_30'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'Dexcept'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DexceptCode'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DcsrValid'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DcsrAddr'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DcsrData'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DECFG'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DESTAT'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DTIMEVAL'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DTLBTableVPPN_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DTLBTableVPPN_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DTLBTableVPPN_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DTLBTableVPPN_3'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DTLBTableVPPN_4'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DTLBTableVPPN_5'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DTLBTableVPPN_6'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DTLBTableVPPN_7'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DTLBTableVPPN_8'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DTLBTableVPPN_9'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DTLBTableVPPN_10'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DTLBTableVPPN_11'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DTLBTableVPPN_12'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DTLBTableVPPN_13'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DTLBTableVPPN_14'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DTLBTableVPPN_15'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DEntryMatches'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DASIDMatches'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DVPPNMatches'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DCacheValid'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DCacheOpCode'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DCacheSelCode'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DuncachedMask'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DMEMIssueQueueValid'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DMEMIssueQueuePc_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DMEMIssueQueuePc_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DMEMIssueQueuePc_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DMEMIssueQueuePc_3'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DMEMIssueQueuePc_4'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestInstrCommitIndex_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestInstrCommitIndex_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestInstrCommitIndex_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestInstrCommitValid_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestInstrCommitValid_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestInstrCommitValid_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestInstrCommitPC_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestInstrCommitPC_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestInstrCommitPC_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestInstrCommitInstr_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestInstrCommitInstr_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestInstrCommitInstr_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestSkip_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestSkip_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestSkip_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestIsTlbFill_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestIsTlbFill_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestIsTlbFill_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestTlbFillIndex_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestTlbFillIndex_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestTlbFillIndex_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestIsCount_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestIsCount_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestIsCount_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestCount_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestCount_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestCount_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestWen_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestWen_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestWen_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestWdest_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestWdest_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestWdest_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestWdata_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestWdata_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestWdata_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestCsrRstat_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestCsrRstat_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestCsrRstat_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestCsrData_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestCsrData_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestCsrData_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestExcpEventExcpValid'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestExcpEventEret'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestExcpEventIntrNO'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestExcpEventCause'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestExcpEventEPC'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestExcpEventInst'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestTrapEventValid'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestStoreEventValid'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestStoreEventPAddr'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestStoreEventVAddr'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestStoreEventData'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestLoadEventValid'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestLoadEventPAddr'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestLoadEventVAddr'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestCSRRegStateCRMD'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestCSRRegStatePRMD'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestCSRRegStateEUEN'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestCSRRegStateECFG'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestCSRRegStateESTAT'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestCSRRegStateERA'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestCSRRegStateBADV'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestCSRRegStateEENTRY'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestCSRRegStateTLBIDX'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestCSRRegStateTLBEHI'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestCSRRegStateTLBELO0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestCSRRegStateTLBELO1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestCSRRegStateASID'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestCSRRegStatePGDL'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestCSRRegStatePGDH'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestCSRRegStateSAVE0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestCSRRegStateSAVE1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestCSRRegStateSAVE2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestCSRRegStateSAVE3'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestCSRRegStateTID'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestCSRRegStateTCFG'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestCSRRegStateTVAL'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestCSRRegStateTICLR'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestCSRRegStateLLBCTL'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestCSRRegStateTLBRENTRY'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestCSRRegStateDMW0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestBundle_DifftestCSRRegStateDMW1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestInstrCommitIndex_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestInstrCommitIndex_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestInstrCommitIndex_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestInstrCommitValid_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestInstrCommitValid_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestInstrCommitValid_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestInstrCommitPC_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestInstrCommitPC_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestInstrCommitPC_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestInstrCommitInstr_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestInstrCommitInstr_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestInstrCommitInstr_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestSkip_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestSkip_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestSkip_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestIsTlbFill_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestIsTlbFill_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestIsTlbFill_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestTlbFillIndex_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestTlbFillIndex_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestTlbFillIndex_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestIsCount_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestIsCount_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestIsCount_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestCount_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestCount_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestCount_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestWen_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestWen_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestWen_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestWdest_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestWdest_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestWdest_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestWdata_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestWdata_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestWdata_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestCsrRstat_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestCsrRstat_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestCsrRstat_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestCsrData_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestCsrData_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestCsrData_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestExcpEventExcpValid'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestExcpEventEret'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestExcpEventIntrNO'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestExcpEventCause'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestExcpEventEPC'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestExcpEventInst'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestStoreEventValid'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestStoreEventPAddr'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestStoreEventVAddr'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestStoreEventData'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestLoadEventValid'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestLoadEventPAddr'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: 'DifftestDelayBundle_DifftestLoadEventVAddr'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestInstrCommitIndex_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestInstrCommitIndex_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestInstrCommitIndex_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestInstrCommitValid_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestInstrCommitValid_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestInstrCommitValid_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestInstrCommitPC_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestInstrCommitPC_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestInstrCommitPC_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestInstrCommitInstr_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestInstrCommitInstr_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestInstrCommitInstr_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestSkip_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestSkip_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestSkip_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestIsTlbFill_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestIsTlbFill_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestIsTlbFill_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestTlbFillIndex_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestTlbFillIndex_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestTlbFillIndex_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestIsCount_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestIsCount_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestIsCount_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestCount_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestCount_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestCount_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestWen_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestWen_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestWen_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestWdest_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestWdest_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestWdest_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestWdata_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestWdata_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestWdata_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestCsrRstat_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestCsrRstat_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestCsrRstat_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestCsrData_0'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestCsrData_1'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestCsrData_2'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestExcpEventExcpValid'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestExcpEventEret'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestExcpEventIntrNO'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestExcpEventCause'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestExcpEventEPC'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestExcpEventInst'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestStoreEventValid'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestStoreEventPAddr'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestStoreEventVAddr'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestStoreEventData'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestLoadEventValid'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestLoadEventPAddr'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/core_top.v:59:11: Cell has missing pin: '_zz_DifftestDelayBundle_DifftestLoadEventVAddr'
   59 | mycpu_top inner_cpu(
      |           ^~~~~~~~~
%Warning-DECLFILENAME: /home/cyh/chiplab/IP/myCPU/mul.v:1:8: Filename 'mul' does not match MODULE name: 'YDecoder'
    1 | module YDecoder(
      |        ^~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/myCPU/mul.v:211:9: Cell has missing pin: 'reset'
  211 |     mul mul0(
      |         ^~~~
%Warning-DECLFILENAME: /home/cyh/chiplab/IP/myCPU/mycpu_top.v:5117:8: Filename 'mycpu_top' does not match MODULE name: 'AxiBuffer'
 5117 | module AxiBuffer (
      |        ^~~~~~~~~
%Warning-DECLFILENAME: /home/cyh/chiplab/IP/CONFREG/confreg_sim.v:104:8: Filename 'confreg_sim' does not match MODULE name: 'confreg'
  104 | module confreg
      |        ^~~~~~~
%Warning-DECLFILENAME: /home/cyh/chiplab/IP/AMBA/axi2apb.v:36:8: Filename 'axi2apb' does not match MODULE name: 'axi2apb_bridge'
   36 | module axi2apb_bridge(
      |        ^~~~~~~~~~~~~~
%Warning-DECLFILENAME: /home/cyh/chiplab/IP/AMBA/axi_mux_sim.v:37:8: Filename 'axi_mux_sim' does not match MODULE name: 'axi_slave_mux'
   37 | module axi_slave_mux(
      |        ^~~~~~~~~~~~~
%Warning-DECLFILENAME: /home/cyh/chiplab/IP/APB_DEV/apb_dev_top.v:36:8: Filename 'apb_dev_top' does not match MODULE name: 'axi2apb_misc'
   36 | module axi2apb_misc
      |        ^~~~~~~~~~~~
%Warning-PINMISSING: /home/cyh/chiplab/IP/APB_DEV/apb_dev_top.v:371:13: Cell has missing pin: 'nand_int'
  371 | nand_module nand_module 
      |             ^~~~~~~~~~~
%Warning-DECLFILENAME: /home/cyh/chiplab/IP/APB_DEV/apb_mux2.v:185:8: Filename 'apb_mux2' does not match MODULE name: 'arb_2_1'
  185 | module arb_2_1( clk, rst_n,  valid0, valid1, dma_grant);
      |        ^~~~~~~
%Warning-DECLFILENAME: /home/cyh/chiplab/IP/APB_DEV/URT/uart_top.v:36:8: Filename 'uart_top' does not match MODULE name: 'UART_TOP'
   36 | module UART_TOP(
      |        ^~~~~~~~
%Warning-DECLFILENAME: /home/cyh/chiplab/IP/APB_DEV/NAND/nand.v:34:8: Filename 'nand' does not match MODULE name: 'NAND_top'
   34 | module NAND_top(
      |        ^~~~~~~~
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:386:6: Cell pin connected by name with empty reference: 'ws_valid'
  386 |     .ws_valid          (                  ),
      |      ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:387:6: Cell pin connected by name with empty reference: 'rf_rdata'
  387 |     .rf_rdata          (                  )
      |      ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:572:2: Cell pin connected by name with empty reference: 's1_awid'
  572 | .s1_awid           (                    ),
      |  ^~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:573:2: Cell pin connected by name with empty reference: 's1_awaddr'
  573 | .s1_awaddr         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:574:2: Cell pin connected by name with empty reference: 's1_awlen'
  574 | .s1_awlen          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:575:2: Cell pin connected by name with empty reference: 's1_awsize'
  575 | .s1_awsize         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:576:2: Cell pin connected by name with empty reference: 's1_awburst'
  576 | .s1_awburst        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:577:2: Cell pin connected by name with empty reference: 's1_awlock'
  577 | .s1_awlock         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:578:2: Cell pin connected by name with empty reference: 's1_awcache'
  578 | .s1_awcache        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:579:2: Cell pin connected by name with empty reference: 's1_awprot'
  579 | .s1_awprot         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:580:2: Cell pin connected by name with empty reference: 's1_awvalid'
  580 | .s1_awvalid        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:582:2: Cell pin connected by name with empty reference: 's1_wid'
  582 | .s1_wid            (                    ),
      |  ^~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:583:2: Cell pin connected by name with empty reference: 's1_wdata'
  583 | .s1_wdata          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:584:2: Cell pin connected by name with empty reference: 's1_wstrb'
  584 | .s1_wstrb          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:585:2: Cell pin connected by name with empty reference: 's1_wlast'
  585 | .s1_wlast          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:586:2: Cell pin connected by name with empty reference: 's1_wvalid'
  586 | .s1_wvalid         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:588:2: Cell pin connected by name with empty reference: 's1_bid'
  588 | .s1_bid            (                    ),
      |  ^~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:589:2: Cell pin connected by name with empty reference: 's1_bresp'
  589 | .s1_bresp          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:591:2: Cell pin connected by name with empty reference: 's1_bready'
  591 | .s1_bready         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:592:2: Cell pin connected by name with empty reference: 's1_arid'
  592 | .s1_arid           (                    ),
      |  ^~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:593:2: Cell pin connected by name with empty reference: 's1_araddr'
  593 | .s1_araddr         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:594:2: Cell pin connected by name with empty reference: 's1_arlen'
  594 | .s1_arlen          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:595:2: Cell pin connected by name with empty reference: 's1_arsize'
  595 | .s1_arsize         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:596:2: Cell pin connected by name with empty reference: 's1_arburst'
  596 | .s1_arburst        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:597:2: Cell pin connected by name with empty reference: 's1_arlock'
  597 | .s1_arlock         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:598:2: Cell pin connected by name with empty reference: 's1_arcache'
  598 | .s1_arcache        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:599:2: Cell pin connected by name with empty reference: 's1_arprot'
  599 | .s1_arprot         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:600:2: Cell pin connected by name with empty reference: 's1_arvalid'
  600 | .s1_arvalid        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:602:2: Cell pin connected by name with empty reference: 's1_rid'
  602 | .s1_rid            (                    ),
      |  ^~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:603:2: Cell pin connected by name with empty reference: 's1_rdata'
  603 | .s1_rdata          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:604:2: Cell pin connected by name with empty reference: 's1_rresp'
  604 | .s1_rresp          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:605:2: Cell pin connected by name with empty reference: 's1_rlast'
  605 | .s1_rlast          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:607:2: Cell pin connected by name with empty reference: 's1_rready'
  607 | .s1_rready         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:685:2: Cell pin connected by name with empty reference: 's4_awid'
  685 | .s4_awid           (                    ),
      |  ^~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:686:2: Cell pin connected by name with empty reference: 's4_awaddr'
  686 | .s4_awaddr         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:687:2: Cell pin connected by name with empty reference: 's4_awlen'
  687 | .s4_awlen          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:688:2: Cell pin connected by name with empty reference: 's4_awsize'
  688 | .s4_awsize         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:689:2: Cell pin connected by name with empty reference: 's4_awburst'
  689 | .s4_awburst        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:690:2: Cell pin connected by name with empty reference: 's4_awlock'
  690 | .s4_awlock         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:691:2: Cell pin connected by name with empty reference: 's4_awcache'
  691 | .s4_awcache        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:692:2: Cell pin connected by name with empty reference: 's4_awprot'
  692 | .s4_awprot         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:693:2: Cell pin connected by name with empty reference: 's4_awvalid'
  693 | .s4_awvalid        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:695:2: Cell pin connected by name with empty reference: 's4_wid'
  695 | .s4_wid            (                    ),
      |  ^~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:696:2: Cell pin connected by name with empty reference: 's4_wdata'
  696 | .s4_wdata          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:697:2: Cell pin connected by name with empty reference: 's4_wstrb'
  697 | .s4_wstrb          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:698:2: Cell pin connected by name with empty reference: 's4_wlast'
  698 | .s4_wlast          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:699:2: Cell pin connected by name with empty reference: 's4_wvalid'
  699 | .s4_wvalid         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:701:2: Cell pin connected by name with empty reference: 's4_bid'
  701 | .s4_bid            (                    ),
      |  ^~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:702:2: Cell pin connected by name with empty reference: 's4_bresp'
  702 | .s4_bresp          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:704:2: Cell pin connected by name with empty reference: 's4_bready'
  704 | .s4_bready         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:705:2: Cell pin connected by name with empty reference: 's4_arid'
  705 | .s4_arid           (                    ),
      |  ^~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:706:2: Cell pin connected by name with empty reference: 's4_araddr'
  706 | .s4_araddr         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:707:2: Cell pin connected by name with empty reference: 's4_arlen'
  707 | .s4_arlen          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:708:2: Cell pin connected by name with empty reference: 's4_arsize'
  708 | .s4_arsize         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:709:2: Cell pin connected by name with empty reference: 's4_arburst'
  709 | .s4_arburst        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:710:2: Cell pin connected by name with empty reference: 's4_arlock'
  710 | .s4_arlock         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:711:2: Cell pin connected by name with empty reference: 's4_arcache'
  711 | .s4_arcache        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:712:2: Cell pin connected by name with empty reference: 's4_arprot'
  712 | .s4_arprot         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:713:2: Cell pin connected by name with empty reference: 's4_arvalid'
  713 | .s4_arvalid        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:715:2: Cell pin connected by name with empty reference: 's4_rid'
  715 | .s4_rid            (                    ),
      |  ^~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:716:2: Cell pin connected by name with empty reference: 's4_rdata'
  716 | .s4_rdata          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:717:2: Cell pin connected by name with empty reference: 's4_rresp'
  717 | .s4_rresp          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:718:2: Cell pin connected by name with empty reference: 's4_rlast'
  718 | .s4_rlast          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:720:2: Cell pin connected by name with empty reference: 's4_rready'
  720 | .s4_rready         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINMISSING: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'apb_rw_dma'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINMISSING: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'apb_psel_dma'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINMISSING: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'apb_enab_dma'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINMISSING: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'apb_addr_dma'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINMISSING: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'apb_valid_dma'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINMISSING: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'apb_wdata_dma'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINMISSING: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'apb_rdata_dma'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINMISSING: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'apb_ready_dma'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINMISSING: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'dma_grant'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINMISSING: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'dma_req_o'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINMISSING: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'dma_ack_i'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-MULTITOP: ../testbench/difftest.v:67:3: Multiple top level modules
                                               : ... Suggest see manual; fix the duplicates, or use --top-module to select top.
                                               : ... Top module 'simu_top'
    1 | module simu_top
      |        ^~~~~~~~
                                               : ... Top module 'DifftestInstrCommit'
   67 |   DifftestInstrCommit(
      |   ^~~~~~~~~~~~~~~~~~~
                                               : ... Top module 'DifftestExcpEvent'
  101 |   DifftestExcpEvent (
      |   ^~~~~~~~~~~~~~~~~
                                               : ... Top module 'DifftestTrapEvent'
  125 |   DifftestTrapEvent(
      |   ^~~~~~~~~~~~~~~~~
                                               : ... Top module 'DifftestStoreEvent'
  148 |   DifftestStoreEvent(
      |   ^~~~~~~~~~~~~~~~~~
                                               : ... Top module 'DifftestLoadEvent'
  171 |   DifftestLoadEvent(
      |   ^~~~~~~~~~~~~~~~~
                                               : ... Top module 'DifftestCSRRegState'
  215 |   DifftestCSRRegState(
      |   ^~~~~~~~~~~~~~~~~~~
                                               : ... Top module 'DifftestGRegState'
  290 |   DifftestGRegState(
      |   ^~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../testbench/simu_top.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module simu_top
      |        ^~~~~~~~
                       /home/cyh/chiplab/IP/myCPU/mycpu_top.v:8:8: ... Location of module with timescale
    8 | module mycpu_top (
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: ../testbench/difftest.v:67:3: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
   67 |   DifftestInstrCommit(
      |   ^~~~~~~~~~~~~~~~~~~
                       /home/cyh/chiplab/IP/myCPU/mycpu_top.v:8:8: ... Location of module with timescale
    8 | module mycpu_top (
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: ../testbench/difftest.v:101:3: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  101 |   DifftestExcpEvent (
      |   ^~~~~~~~~~~~~~~~~
                       /home/cyh/chiplab/IP/myCPU/mycpu_top.v:8:8: ... Location of module with timescale
    8 | module mycpu_top (
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: ../testbench/difftest.v:125:3: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  125 |   DifftestTrapEvent(
      |   ^~~~~~~~~~~~~~~~~
                       /home/cyh/chiplab/IP/myCPU/mycpu_top.v:8:8: ... Location of module with timescale
    8 | module mycpu_top (
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: ../testbench/difftest.v:148:3: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  148 |   DifftestStoreEvent(
      |   ^~~~~~~~~~~~~~~~~~
                       /home/cyh/chiplab/IP/myCPU/mycpu_top.v:8:8: ... Location of module with timescale
    8 | module mycpu_top (
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: ../testbench/difftest.v:171:3: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  171 |   DifftestLoadEvent(
      |   ^~~~~~~~~~~~~~~~~
                       /home/cyh/chiplab/IP/myCPU/mycpu_top.v:8:8: ... Location of module with timescale
    8 | module mycpu_top (
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: ../testbench/difftest.v:215:3: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  215 |   DifftestCSRRegState(
      |   ^~~~~~~~~~~~~~~~~~~
                       /home/cyh/chiplab/IP/myCPU/mycpu_top.v:8:8: ... Location of module with timescale
    8 | module mycpu_top (
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: ../testbench/difftest.v:290:3: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  290 |   DifftestGRegState(
      |   ^~~~~~~~~~~~~~~~~
                       /home/cyh/chiplab/IP/myCPU/mycpu_top.v:8:8: ... Location of module with timescale
    8 | module mycpu_top (
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/cyh/chiplab/IP/myCPU/core_top.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module core_top
      |        ^~~~~~~~
                       /home/cyh/chiplab/IP/myCPU/mycpu_top.v:8:8: ... Location of module with timescale
    8 | module mycpu_top (
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/cyh/chiplab/IP/myCPU/mul.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module YDecoder(
      |        ^~~~~~~~
                       /home/cyh/chiplab/IP/myCPU/mycpu_top.v:8:8: ... Location of module with timescale
    8 | module mycpu_top (
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/cyh/chiplab/IP/myCPU/mul.v:14:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
   14 | module BoothBase(
      |        ^~~~~~~~~
                       /home/cyh/chiplab/IP/myCPU/mycpu_top.v:8:8: ... Location of module with timescale
    8 | module mycpu_top (
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/cyh/chiplab/IP/myCPU/mul.v:29:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
   29 | module BoothInterBase(
      |        ^~~~~~~~~~~~~~
                       /home/cyh/chiplab/IP/myCPU/mycpu_top.v:8:8: ... Location of module with timescale
    8 | module mycpu_top (
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/cyh/chiplab/IP/myCPU/mul.v:66:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
   66 | module addr(
      |        ^~~~
                       /home/cyh/chiplab/IP/myCPU/mycpu_top.v:8:8: ... Location of module with timescale
    8 | module mycpu_top (
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/cyh/chiplab/IP/myCPU/mul.v:77:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
   77 | module WallaceTreeBase(
      |        ^~~~~~~~~~~~~~~
                       /home/cyh/chiplab/IP/myCPU/mycpu_top.v:8:8: ... Location of module with timescale
    8 | module mycpu_top (
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/cyh/chiplab/IP/myCPU/mul.v:120:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  120 | module mul(
      |        ^~~
                       /home/cyh/chiplab/IP/myCPU/mycpu_top.v:8:8: ... Location of module with timescale
    8 | module mycpu_top (
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/cyh/chiplab/IP/myCPU/mul.v:205:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  205 | module multiplier(
      |        ^~~~~~~~~~
                       /home/cyh/chiplab/IP/myCPU/mycpu_top.v:8:8: ... Location of module with timescale
    8 | module mycpu_top (
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:3:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    3 | module soc_top#(
      |        ^~~~~~~
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
                       /home/cyh/chiplab/IP/myCPU/mycpu_top.v:8:8: ... Location of module with timescale
    8 | module mycpu_top (
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/cyh/chiplab/IP/APB_DEV/nand_module.v:34:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
   34 | module nand_module
      |        ^~~~~~~~~~~
                       /home/cyh/chiplab/IP/APB_DEV/apb_dev_top.v:373:1: ... note: In file included from 'apb_dev_top.v'
                       /home/cyh/chiplab/IP/myCPU/mycpu_top.v:8:8: ... Location of module with timescale
    8 | module mycpu_top (
      |        ^~~~~~~~~
%Warning-MISINDENT: /home/cyh/chiplab/IP/APB_DEV/URT/uart_receiver.v:160:46: Misleading indentation
  160 |                                 rcounter16   <= rcounter16_minus_1;
      |                                              ^~
                    /home/cyh/chiplab/IP/APB_DEV/URT/uart_receiver.v:153:25: ... Expected indentation matching this earlier statement's line:
  153 |                         if (rcounter16_eq_0) begin
      |                         ^~
%Warning-DEFPARAM: /home/cyh/chiplab/IP/APB_DEV/URT/uart_regs.v:259:41: defparam is deprecated (IEEE 1800-2017 C.4.1)
                                                                      : ... Suggest use instantiation with #(.width(...etc...))
  259 |   defparam i_uart_sync_flops.width      = 1;
      |                                         ^
%Warning-DEFPARAM: /home/cyh/chiplab/IP/APB_DEV/URT/uart_regs.v:260:41: defparam is deprecated (IEEE 1800-2017 C.4.1)
                                                                      : ... Suggest use instantiation with #(.init_value(...etc...))
  260 |   defparam i_uart_sync_flops.init_value = 1'b1;
      |                                         ^
%Error-PINNOTFOUND: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:383:6: Pin not found: 'break_point'
  383 |     .break_point       (1'b0              ),
      |      ^~~~~~~~~~~
                    ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Error-PINNOTFOUND: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:384:6: Pin not found: 'infor_flag'
  384 |     .infor_flag        (1'b0              ),
      |      ^~~~~~~~~~
                    ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Error-PINNOTFOUND: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:385:6: Pin not found: 'reg_num'
  385 |     .reg_num           (5'b0              ),
      |      ^~~~~~~
                    ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Error-PINNOTFOUND: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:386:6: Pin not found: 'ws_valid'
                                                                       : ... Suggested alternative: 'wvalid'
  386 |     .ws_valid          (                  ),
      |      ^~~~~~~~
                    ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Error-PINNOTFOUND: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:387:6: Pin not found: 'rf_rdata'
                                                                       : ... Suggested alternative: 'rdata'
  387 |     .rf_rdata          (                  )
      |      ^~~~~~~~
                    ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Error-PINNOTFOUND: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:390:6: Pin not found: 'debug0_wb_pc'
  390 |     .debug0_wb_pc      (debug0_wb_pc      ), 
      |      ^~~~~~~~~~~~
                    ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Error-PINNOTFOUND: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:391:6: Pin not found: 'debug0_wb_rf_wen'
  391 |     .debug0_wb_rf_wen  (debug0_wb_rf_wen  ), 
      |      ^~~~~~~~~~~~~~~~
                    ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Error-PINNOTFOUND: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:392:6: Pin not found: 'debug0_wb_rf_wnum'
  392 |     .debug0_wb_rf_wnum (debug0_wb_rf_wnum ), 
      |      ^~~~~~~~~~~~~~~~~
                    ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Error-PINNOTFOUND: /home/cyh/chiplab/chip/soc_demo/sim/soc_top.v:393:6: Pin not found: 'debug0_wb_rf_wdata'
  393 |     .debug0_wb_rf_wdata(debug0_wb_rf_wdata)  
      |      ^~~~~~~~~~~~~~~~~~
                    ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Error: Exiting due to 9 error(s)
