<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=utf-8" http-equiv="Content-Type"/><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="iform.xsl" name="generator"/><title>BRAA, BRAAZ, BRAB, BRABZ -- A64</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">BRAA, BRAAZ, BRAB, BRABZ</h2><p id="desc"><p class="aml">Branch to Register, with pointer authentication. This instruction authenticates the address in the general-purpose register that is specified by &lt;Xn>, using a modifier and the specified key, and branches to the authenticated address.</p><p class="aml">The modifier is:</p><ul><li>In the general-purpose register or stack pointer that is specified by &lt;Xm|SP> for <span class="asm-code">BRAA</span> and <span class="asm-code">BRAB</span>.</li><li>The value zero, for <span class="asm-code">BRAAZ</span> and <span class="asm-code">BRABZ</span>.</li></ul><p class="aml">Key A is used for <span class="asm-code">BRAA</span> and <span class="asm-code">BRAAZ</span>, and key B is used for <span class="asm-code">BRAB</span> and <span class="asm-code">BRABZ</span>.</p><p class="aml">If the authentication passes, the PE continues execution at the target of the branch. If the authentication fails, a Translation fault is generated.</p><p class="aml">The authenticated address is not written back to the general-purpose register.</p></p><h3 class="classheading"><a id="general" name="general"></a>Integer<font style="font-size:smaller;"><br/>(Armv8.3)
          </font></h3><p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">Z</td><td class="lr">0</td><td class="l">0</td><td class="r">0</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="lr">M</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rm</td></tr><tr class="secondrow"><td colspan="7"></td><td></td><td></td><td class="droppedname" colspan="2">op</td><td colspan="5"></td><td colspan="4"></td><td class="droppedname">A</td><td></td><td colspan="5"></td><td colspan="5"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Key A, zero modifier<span class="bitdiff"> (Z == 0 &amp;&amp; M == 0 &amp;&amp; Rm == 11111)</span></h4><p class="asm-code"><a id="BRAAZ_64_branch_reg" name="BRAAZ_64_branch_reg"></a>BRAAZ  <a href="#xn" title="64-bit general-purpose register holding address to be branched to (field &quot;Rn&quot;)">&lt;Xn></a></p></div><div class="encoding"><h4 class="encoding">Key A, register modifier<span class="bitdiff"> (Z == 1 &amp;&amp; M == 0)</span></h4><p class="asm-code"><a id="BRAA_64P_branch_reg" name="BRAA_64P_branch_reg"></a>BRAA  <a href="#xn" title="64-bit general-purpose register holding address to be branched to (field &quot;Rn&quot;)">&lt;Xn></a>, <a href="#xm_sp" title="64-bit general-purpose source register or SP holding modifier (field &quot;Rm&quot;)">&lt;Xm|SP></a></p></div><div class="encoding"><h4 class="encoding">Key B, zero modifier<span class="bitdiff"> (Z == 0 &amp;&amp; M == 1 &amp;&amp; Rm == 11111)</span></h4><p class="asm-code"><a id="BRABZ_64_branch_reg" name="BRABZ_64_branch_reg"></a>BRABZ  <a href="#xn" title="64-bit general-purpose register holding address to be branched to (field &quot;Rn&quot;)">&lt;Xn></a></p></div><div class="encoding"><h4 class="encoding">Key B, register modifier<span class="bitdiff"> (Z == 1 &amp;&amp; M == 1)</span></h4><p class="asm-code"><a id="BRAB_64P_branch_reg" name="BRAB_64P_branch_reg"></a>BRAB  <a href="#xn" title="64-bit general-purpose register holding address to be branched to (field &quot;Rn&quot;)">&lt;Xn></a>, <a href="#xm_sp" title="64-bit general-purpose source register or SP holding modifier (field &quot;Rm&quot;)">&lt;Xm|SP></a></p></div><p class="pseudocode">integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a><ins>(Rn);
integer m =</ins><del>(Rn);</del> <a href="shared_pseudocode.html#BranchType" title="enumeration BranchType { BranchType_DIRCALL, BranchType_INDCALL, BranchType_ERET, BranchType_DBGEXIT, BranchType_RET, BranchType_DIR, BranchType_INDIR, BranchType_EXCEPTION, BranchType_RESET, BranchType_UNKNOWN}"><del>BranchType</del></a><del> branch_type;
integer m = </del><a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rm);
<del>boolean pac = (A == '1');
</del>boolean use_key_a = (M == '0');
boolean source_is_sp = ((Z == '1') &amp;&amp; (m == 31));

<ins>if !</ins><del>if !pac &amp;&amp; m != 0 then 
    UNDEFINED;
elsif pac &amp;&amp; !</del><a href="shared_pseudocode.html#impl-aarch64.HavePACExt.0" title="function: boolean HavePACExt()">HavePACExt</a><del>() then 
    UNDEFINED;

case op of
    when '00' branch_type = </del><a href="shared_pseudocode.html#BranchType_INDIR" title="enumeration BranchType { BranchType_DIRCALL, BranchType_INDCALL, BranchType_ERET, BranchType_DBGEXIT, BranchType_RET, BranchType_DIR, BranchType_INDIR, BranchType_EXCEPTION, BranchType_RESET, BranchType_UNKNOWN}"><del>BranchType_INDIR</del></a><del>;
    when '01' branch_type = </del><a href="shared_pseudocode.html#BranchType_INDCALL" title="enumeration BranchType { BranchType_DIRCALL, BranchType_INDCALL, BranchType_ERET, BranchType_DBGEXIT, BranchType_RET, BranchType_DIR, BranchType_INDIR, BranchType_EXCEPTION, BranchType_RESET, BranchType_UNKNOWN}"><del>BranchType_INDCALL</del></a><del>;
    when '10' branch_type = </del><a href="shared_pseudocode.html#BranchType_RET" title="enumeration BranchType { BranchType_DIRCALL, BranchType_INDCALL, BranchType_ERET, BranchType_DBGEXIT, BranchType_RET, BranchType_DIR, BranchType_INDIR, BranchType_EXCEPTION, BranchType_RESET, BranchType_UNKNOWN}"><del>BranchType_RET</del></a><del>;
    otherwise UNDEFINED;

if pac then
    if Z == '0' &amp;&amp; m != 31 then
        UNDEFINED;

    if branch_type == </del><a href="shared_pseudocode.html#BranchType_RET" title="enumeration BranchType { BranchType_DIRCALL, BranchType_INDCALL, BranchType_ERET, BranchType_DBGEXIT, BranchType_RET, BranchType_DIR, BranchType_INDIR, BranchType_EXCEPTION, BranchType_RESET, BranchType_UNKNOWN}"><del>BranchType_RET</del></a><ins>() then
    UNDEFINED;

if Z == '0' &amp;&amp; m != 31 then
    UNDEFINED;</ins><del>then
        if n != 31 then UNDEFINED;
        n = 30;
        source_is_sp = TRUE;</del></p><p class="encoding-notes"></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn></td><td><a id="xn" name="xn"></a><p class="aml">Is the 64-bit name of the general-purpose register holding the address to be branched to, encoded in the "Rn" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xm|SP></td><td><a id="xm_sp" name="xm_sp"></a><p class="aml">Is the 64-bit name of the general-purpose source register or stack pointer holding the modifier, encoded in the "Rm" field.</p></td></tr></table></div><p class="syntax-notes"></p><div class="ps" psname="commonps"><a id="commonps" name="commonps"></a><h3 class="pseudocode">Operation</h3><p class="pseudocode">bits(64) target = <a href="shared_pseudocode.html#impl-aarch64.X.read.1" title="accessor: bits(width) X[integer n]">X</a>[n];
<del>boolean auth_then_branch = TRUE;
</del>
<ins>bits(64) modifier = if source_is_sp then</ins><del>if pac then
    bits(64) modifier = if source_is_sp then</del> <a href="shared_pseudocode.html#impl-aarch64.SP.read.0" title="accessor: bits(width) SP[]">SP</a>[] else <a href="shared_pseudocode.html#impl-aarch64.X.read.1" title="accessor: bits(width) X[integer n]">X</a>[m];

if use_key_a then
    target = <a href="shared_pseudocode.html#impl-aarch64.AuthIA.3" title="function: bits(64) AuthIA(bits(64) X, bits(64) Y, boolean is_combined)">AuthIA</a><ins>(target, modifier, TRUE);
else
    target =</ins><del>(target, modifier, auth_then_branch);
    else
        target =</del> <a href="shared_pseudocode.html#impl-aarch64.AuthIB.3" title="function: bits(64) AuthIB(bits(64) X, bits(64) Y, boolean is_combined)">AuthIB</a><ins>(target, modifier, TRUE);</ins><del>(target, modifier, auth_then_branch);

if branch_type ==</del>

<a href="shared_pseudocode.html#impl-shared.BranchTo.2" title="function: BranchTo(bits(N) target, BranchType branch_type)"><ins>BranchTo</ins></a><a href="shared_pseudocode.html#BranchType_INDCALL" title="enumeration BranchType { BranchType_DIRCALL, BranchType_INDCALL, BranchType_ERET, BranchType_DBGEXIT, BranchType_RET, BranchType_DIR, BranchType_INDIR, BranchType_EXCEPTION, BranchType_RESET, BranchType_UNKNOWN}"><del>BranchType_INDCALL</del></a><ins>(target,</ins><del>then</del> <a href="shared_pseudocode.html#impl-aarch64.X.write.1" title="accessor: X[integer n] = bits(width) value"><del>X</del></a><del>[30] = </del><a href="shared_pseudocode.html#impl-aarch64.PC.read.0" title="accessor: bits(64) PC[]"><del>PC</del></a><del>[] + 4;

// Value in BTypeNext will be used to set PSTATE.BTYPE
case branch_type of
    when </del><a href="shared_pseudocode.html#BranchType_INDIR" title="enumeration BranchType { BranchType_DIRCALL, BranchType_INDCALL, BranchType_ERET, BranchType_DBGEXIT, BranchType_RET, BranchType_DIR, BranchType_INDIR, BranchType_EXCEPTION, BranchType_RESET, BranchType_UNKNOWN}">BranchType_INDIR</a><del>           // BR, BRAA, BRAB, BRAAZ, BRABZ
        if InGuardedPage then
            if n == 16 || n == 17 then
                BTypeNext = '01';
            else
                BTypeNext = '11';
        else
            BTypeNext = '01';
    when </del><a href="shared_pseudocode.html#BranchType_INDCALL" title="enumeration BranchType { BranchType_DIRCALL, BranchType_INDCALL, BranchType_ERET, BranchType_DBGEXIT, BranchType_RET, BranchType_DIR, BranchType_INDIR, BranchType_EXCEPTION, BranchType_RESET, BranchType_UNKNOWN}"><del>BranchType_INDCALL</del></a><del>         // BLR, BLRAA, BLRAB, BLRAAZ, BLRABZ
        BTypeNext = '10';
    when </del><a href="shared_pseudocode.html#BranchType_RET" title="enumeration BranchType { BranchType_DIRCALL, BranchType_INDCALL, BranchType_ERET, BranchType_DBGEXIT, BranchType_RET, BranchType_DIR, BranchType_INDIR, BranchType_EXCEPTION, BranchType_RESET, BranchType_UNKNOWN}"><del>BranchType_RET</del></a><del>             // RET, RETAA, RETAB 
        BTypeNext = '00';

</del><a href="shared_pseudocode.html#impl-shared.BranchTo.2" title="function: BranchTo(bits(N) target, BranchType branch_type)"><del>BranchTo</del></a><ins>);</ins><del>(target, branch_type);</del></p></div><hr/><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v31.05b, AdvSIMD v29.02, pseudocode v2019-12_rc3_1, sve v2019-12_rc3
      ; Build timestamp: <ins>2019-12-13T15</ins><del>2019-12-13T14</del>:<ins>23</ins><del>50</del>
    </p><p class="copyconf">
      Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved.
      This document is <ins>Confidential.</ins><del>Non-Confidential.</del>
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>