library IEEE;

entity BitwiseANDBlock is
	Port (
		input : in STD_LOGIC_VECTOR (7 downto 0);
		valid: in STD_LOGIC;
		output : out STD_LOGIC_VECTOR (7 downto 0)
		);
end BitwiseANDBlock;

architecture Behavioral of BitwiseANDBlock is
begin
	process (input)
	begin
		output(7) <= input(7) and valid;
		output(6) <= input(6) and valid;
		output(5) <= input(5) and valid;
		output(4) <= input(4) and valid;
		output(3) <= input(3) and valid;
		output(2) <= input(2) and valid;
		output(1) <= input(1) and valid;
		output(0) <= input(0) and valid;
	end process;
end Behavioral;
