=====
SETUP
0.031
17.678
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s2
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s38
6.515
7.070
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s23
8.053
8.570
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s2
8.817
9.188
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s4
10.512
10.883
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_2_s16
11.862
12.113
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s4
13.345
13.862
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s1
14.351
14.906
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6863_s1
15.765
16.282
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6872_s1
17.129
17.678
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_transparent_1_s0
17.678
=====
SETUP
0.031
17.678
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s2
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s38
6.515
7.070
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s23
8.053
8.570
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s2
8.817
9.188
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s4
10.512
10.883
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_2_s16
11.862
12.113
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s4
13.345
13.862
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s1
14.351
14.906
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6863_s1
15.765
16.282
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6868_s1
17.129
17.678
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_palette_set_3_s0
17.678
=====
SETUP
0.061
17.648
17.709
u_v9958/u_cpu_interface/ff_screen_mode_3_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n2318_s2
8.131
8.502
u_v9958/u_command/w_next_2_s3
10.049
10.420
u_v9958/u_command/w_next_dx[2]_1_s
11.311
11.881
u_v9958/u_command/w_next_dx[3]_1_s
11.881
11.916
u_v9958/u_command/w_next_dx[4]_1_s
11.916
11.952
u_v9958/u_command/w_next_dx[5]_1_s
11.952
11.987
u_v9958/u_command/w_next_dx[6]_1_s
11.987
12.022
u_v9958/u_command/w_next_dx[7]_1_s
12.022
12.057
u_v9958/u_command/w_next_dx[8]_1_s
12.057
12.092
u_v9958/u_command/w_next_dx[9]_1_s
12.092
12.562
u_v9958/u_command/n2005_s7
12.567
13.122
u_v9958/u_command/n3867_s18
13.851
14.222
u_v9958/u_command/ff_cache_vram_valid_s13
14.943
15.405
u_v9958/u_command/ff_next_state_1_s13
15.407
15.778
u_v9958/u_command/ff_cache_vram_address_17_s18
16.205
16.667
u_v9958/u_command/ff_cache_vram_address_1_s0
17.648
=====
SETUP
0.061
17.648
17.709
u_v9958/u_cpu_interface/ff_screen_mode_3_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n2318_s2
8.131
8.502
u_v9958/u_command/w_next_2_s3
10.049
10.420
u_v9958/u_command/w_next_dx[2]_1_s
11.311
11.881
u_v9958/u_command/w_next_dx[3]_1_s
11.881
11.916
u_v9958/u_command/w_next_dx[4]_1_s
11.916
11.952
u_v9958/u_command/w_next_dx[5]_1_s
11.952
11.987
u_v9958/u_command/w_next_dx[6]_1_s
11.987
12.022
u_v9958/u_command/w_next_dx[7]_1_s
12.022
12.057
u_v9958/u_command/w_next_dx[8]_1_s
12.057
12.092
u_v9958/u_command/w_next_dx[9]_1_s
12.092
12.562
u_v9958/u_command/n2005_s7
12.567
13.122
u_v9958/u_command/n3867_s18
13.851
14.222
u_v9958/u_command/ff_cache_vram_valid_s13
14.943
15.405
u_v9958/u_command/ff_next_state_1_s13
15.407
15.778
u_v9958/u_command/ff_cache_vram_address_17_s18
16.205
16.667
u_v9958/u_command/ff_cache_vram_address_3_s0
17.648
=====
SETUP
0.061
17.648
17.709
u_v9958/u_cpu_interface/ff_screen_mode_3_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n2318_s2
8.131
8.502
u_v9958/u_command/w_next_2_s3
10.049
10.420
u_v9958/u_command/w_next_dx[2]_1_s
11.311
11.881
u_v9958/u_command/w_next_dx[3]_1_s
11.881
11.916
u_v9958/u_command/w_next_dx[4]_1_s
11.916
11.952
u_v9958/u_command/w_next_dx[5]_1_s
11.952
11.987
u_v9958/u_command/w_next_dx[6]_1_s
11.987
12.022
u_v9958/u_command/w_next_dx[7]_1_s
12.022
12.057
u_v9958/u_command/w_next_dx[8]_1_s
12.057
12.092
u_v9958/u_command/w_next_dx[9]_1_s
12.092
12.562
u_v9958/u_command/n2005_s7
12.567
13.122
u_v9958/u_command/n3867_s18
13.851
14.222
u_v9958/u_command/ff_cache_vram_valid_s13
14.943
15.405
u_v9958/u_command/ff_next_state_1_s13
15.407
15.778
u_v9958/u_command/ff_cache_vram_address_17_s18
16.205
16.667
u_v9958/u_command/ff_cache_vram_address_7_s0
17.648
=====
SETUP
0.061
17.648
17.709
u_v9958/u_cpu_interface/ff_screen_mode_3_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n2318_s2
8.131
8.502
u_v9958/u_command/w_next_2_s3
10.049
10.420
u_v9958/u_command/w_next_dx[2]_1_s
11.311
11.881
u_v9958/u_command/w_next_dx[3]_1_s
11.881
11.916
u_v9958/u_command/w_next_dx[4]_1_s
11.916
11.952
u_v9958/u_command/w_next_dx[5]_1_s
11.952
11.987
u_v9958/u_command/w_next_dx[6]_1_s
11.987
12.022
u_v9958/u_command/w_next_dx[7]_1_s
12.022
12.057
u_v9958/u_command/w_next_dx[8]_1_s
12.057
12.092
u_v9958/u_command/w_next_dx[9]_1_s
12.092
12.562
u_v9958/u_command/n2005_s7
12.567
13.122
u_v9958/u_command/n3867_s18
13.851
14.222
u_v9958/u_command/ff_cache_vram_valid_s13
14.943
15.405
u_v9958/u_command/ff_next_state_1_s13
15.407
15.778
u_v9958/u_command/ff_cache_vram_address_17_s18
16.205
16.667
u_v9958/u_command/ff_cache_vram_address_11_s0
17.648
=====
SETUP
0.061
17.648
17.709
u_v9958/u_cpu_interface/ff_screen_mode_3_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n2318_s2
8.131
8.502
u_v9958/u_command/w_next_2_s3
10.049
10.420
u_v9958/u_command/w_next_dx[2]_1_s
11.311
11.881
u_v9958/u_command/w_next_dx[3]_1_s
11.881
11.916
u_v9958/u_command/w_next_dx[4]_1_s
11.916
11.952
u_v9958/u_command/w_next_dx[5]_1_s
11.952
11.987
u_v9958/u_command/w_next_dx[6]_1_s
11.987
12.022
u_v9958/u_command/w_next_dx[7]_1_s
12.022
12.057
u_v9958/u_command/w_next_dx[8]_1_s
12.057
12.092
u_v9958/u_command/w_next_dx[9]_1_s
12.092
12.562
u_v9958/u_command/n2005_s7
12.567
13.122
u_v9958/u_command/n3867_s18
13.851
14.222
u_v9958/u_command/ff_cache_vram_valid_s13
14.943
15.405
u_v9958/u_command/ff_next_state_1_s13
15.407
15.778
u_v9958/u_command/ff_cache_vram_address_17_s18
16.205
16.667
u_v9958/u_command/ff_cache_vram_address_17_s0
17.648
=====
SETUP
0.110
11.741
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
9.592
10.141
u_sdram/ff_sdr_read_data_3_s0
11.741
=====
SETUP
0.110
11.741
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
9.592
10.141
u_sdram/ff_sdr_read_data_4_s0
11.741
=====
SETUP
0.110
11.741
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
9.592
10.141
u_sdram/ff_sdr_read_data_5_s0
11.741
=====
SETUP
0.110
11.741
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
9.592
10.141
u_sdram/ff_sdr_read_data_10_s0
11.741
=====
SETUP
0.116
11.735
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
9.592
10.141
u_sdram/ff_sdr_read_data_0_s0
11.735
=====
SETUP
0.116
11.735
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
9.592
10.141
u_sdram/ff_sdr_read_data_1_s0
11.735
=====
SETUP
0.116
11.735
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
9.592
10.141
u_sdram/ff_sdr_read_data_2_s0
11.735
=====
SETUP
0.116
11.735
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
9.592
10.141
u_sdram/ff_sdr_read_data_6_s0
11.735
=====
SETUP
0.116
11.735
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
9.592
10.141
u_sdram/ff_sdr_read_data_7_s0
11.735
=====
SETUP
0.116
11.735
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
9.592
10.141
u_sdram/ff_sdr_read_data_9_s0
11.735
=====
SETUP
0.116
11.735
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
9.592
10.141
u_sdram/ff_sdr_read_data_13_s0
11.735
=====
SETUP
0.116
11.735
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
9.592
10.141
u_sdram/ff_sdr_read_data_14_s0
11.735
=====
SETUP
0.116
11.735
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
9.592
10.141
u_sdram/ff_sdr_read_data_16_s0
11.735
=====
SETUP
0.116
11.735
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
9.592
10.141
u_sdram/ff_sdr_read_data_17_s0
11.735
=====
SETUP
0.116
11.735
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
9.592
10.141
u_sdram/ff_sdr_read_data_20_s0
11.735
=====
SETUP
0.116
11.735
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
9.592
10.141
u_sdram/ff_sdr_read_data_21_s0
11.735
=====
SETUP
0.116
11.735
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
9.592
10.141
u_sdram/ff_sdr_read_data_27_s0
11.735
=====
SETUP
0.122
11.729
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
9.592
10.141
u_sdram/ff_sdr_read_data_8_s0
11.729
=====
HOLD
0.199
5.792
5.592
u_v9958/u_color_palette/ff_vdp_b_2_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.792
=====
HOLD
0.203
5.796
5.592
u_v9958/u_color_palette/ff_vdp_b_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.796
=====
HOLD
0.203
5.796
5.592
u_v9958/u_color_palette/ff_vdp_b_0_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.796
=====
HOLD
0.210
5.671
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_6_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.671
=====
HOLD
0.211
5.672
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_2_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.672
=====
HOLD
0.214
5.675
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_5_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.675
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_3_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_0_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_b_7_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_b_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.676
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_7_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.676
=====
HOLD
0.228
5.820
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_23_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.820
=====
HOLD
0.228
5.820
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_22_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.820
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_en_s1
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s57
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_transparent_1_s1
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s57
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_transparent_0_s1
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s57
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_1_s1
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s53
5.666
=====
HOLD
0.323
5.916
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_16_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.916
=====
HOLD
0.325
5.918
5.592
u_v9958/u_color_palette/ff_vdp_g_4_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.918
=====
HOLD
0.330
5.792
5.461
u_v9958/u_color_palette/ff_display_color_0_s1
5.343
5.545
u_v9958/u_color_palette/u_color_palette_ram/ram_b_ram_b_0_0_s
5.792
=====
HOLD
0.333
5.686
5.353
u_v9958/u_video_out/ff_tap1_b_0_s2
5.343
5.544
u_v9958/u_video_out/ff_tap1_r_0_s4
5.686
=====
HOLD
0.337
5.929
5.592
u_v9958/u_color_palette/ff_vdp_g_6_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.929
=====
HOLD
0.337
5.929
5.592
u_v9958/u_color_palette/ff_vdp_g_5_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.929
=====
HOLD
0.337
5.929
5.592
u_v9958/u_color_palette/ff_vdp_g_2_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.929
=====
HOLD
0.337
5.929
5.592
u_v9958/u_color_palette/ff_vdp_g_1_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.929
