--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

C:\Xilinx92i\bin\nt\trce.exe -ise C:/projectxilinx/motorpa/motorpa.ise
-intstyle ise -e 3 -s 4 -xml Salida Salida.ncd -o Salida.twr Salida.pcf

Design file:              salida.ncd
Physical constraint file: salida.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2007-04-13)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
DR<0>       |    3.918(R)|    0.709(R)|CLOCK_BUFGP       |   0.000|
DR<1>       |    3.981(R)|    0.279(R)|CLOCK_BUFGP       |   0.000|
EN          |    1.722(R)|    0.764(R)|CLOCK_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ABCD<0>     |    7.360(R)|CLOCK_BUFGP       |   0.000|
ABCD<1>     |    7.360(R)|CLOCK_BUFGP       |   0.000|
ABCD<2>     |    7.360(R)|CLOCK_BUFGP       |   0.000|
ABCD<3>     |    7.360(R)|CLOCK_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    4.474|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Dec 13 00:44:01 2007 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 85 MB



