

================================================================
== Vivado HLS Report for 'upsample_100_2_59'
================================================================
* Date:           Wed Dec 11 18:19:12 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        superres.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.888 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   110701|   110701| 1.107 ms | 1.107 ms |  110701|  110701|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |   110700|   110700|      1107|          -|          -|   100|    no    |
        | + Loop 1.1          |      100|      100|         1|          -|          -|   100|    no    |
        | + Loop 1.2          |     1004|     1004|       502|          -|          -|     2|    no    |
        |  ++ Loop 1.2.1      |      500|      500|         5|          -|          -|   100|    no    |
        |   +++ Loop 1.2.1.1  |        2|        2|         1|          -|          -|     2|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    122|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    137|    -|
|Register         |        -|      -|      82|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      0|      82|    259|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |row_V_U  |upsample_100_2_55bkb  |        1|  0|   0|    0|   100|   32|     1|         3200|
    +---------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                      |        1|  0|   0|    0|   100|   32|     1|         3200|
    +---------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |c_1_fu_181_p2        |     +    |      0|  0|  15|           7|           1|
    |c_fu_152_p2          |     +    |      0|  0|  15|           7|           1|
    |i_fu_169_p2          |     +    |      0|  0|  10|           2|           1|
    |j_fu_198_p2          |     +    |      0|  0|  10|           2|           1|
    |r_fu_140_p2          |     +    |      0|  0|  15|           7|           1|
    |ap_block_state3      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln16_fu_134_p2  |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln17_fu_146_p2  |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln22_fu_163_p2  |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln23_fu_175_p2  |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln24_fu_192_p2  |   icmp   |      0|  0|   9|           2|           3|
    |ap_block_state1      |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 122|          53|          32|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  41|          8|    1|          8|
    |ap_done             |   9|          2|    1|          2|
    |c1_0_reg_112        |   9|          2|    7|         14|
    |c_0_reg_90          |   9|          2|    7|         14|
    |i_0_reg_101         |   9|          2|    2|          4|
    |j_0_reg_123         |   9|          2|    2|          4|
    |r_0_reg_79          |   9|          2|    7|         14|
    |real_start          |   9|          2|    1|          2|
    |row_V_address0      |  15|          3|    7|         21|
    |strm_in_V_V_blk_n   |   9|          2|    1|          2|
    |strm_out_V_V_blk_n  |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 137|         29|   37|         87|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   7|   0|    7|          0|
    |ap_done_reg      |   1|   0|    1|          0|
    |c1_0_reg_112     |   7|   0|    7|          0|
    |c_0_reg_90       |   7|   0|    7|          0|
    |c_1_reg_231      |   7|   0|    7|          0|
    |i_0_reg_101      |   2|   0|    2|          0|
    |i_reg_223        |   2|   0|    2|          0|
    |j_0_reg_123      |   2|   0|    2|          0|
    |r_0_reg_79       |   7|   0|    7|          0|
    |r_reg_207        |   7|   0|    7|          0|
    |start_once_reg   |   1|   0|    1|          0|
    |tmp_V_3_reg_241  |  32|   0|   32|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |  82|   0|   82|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------+-----+-----+------------+--------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | upsample<100, 2>59 | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | upsample<100, 2>59 | return value |
|ap_start             |  in |    1| ap_ctrl_hs | upsample<100, 2>59 | return value |
|start_full_n         |  in |    1| ap_ctrl_hs | upsample<100, 2>59 | return value |
|ap_done              | out |    1| ap_ctrl_hs | upsample<100, 2>59 | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | upsample<100, 2>59 | return value |
|ap_idle              | out |    1| ap_ctrl_hs | upsample<100, 2>59 | return value |
|ap_ready             | out |    1| ap_ctrl_hs | upsample<100, 2>59 | return value |
|start_out            | out |    1| ap_ctrl_hs | upsample<100, 2>59 | return value |
|start_write          | out |    1| ap_ctrl_hs | upsample<100, 2>59 | return value |
|strm_in_V_V_dout     |  in |   32|   ap_fifo  |     strm_in_V_V    |    pointer   |
|strm_in_V_V_empty_n  |  in |    1|   ap_fifo  |     strm_in_V_V    |    pointer   |
|strm_in_V_V_read     | out |    1|   ap_fifo  |     strm_in_V_V    |    pointer   |
|strm_out_V_V_din     | out |   32|   ap_fifo  |    strm_out_V_V    |    pointer   |
|strm_out_V_V_full_n  |  in |    1|   ap_fifo  |    strm_out_V_V    |    pointer   |
|strm_out_V_V_write   | out |    1|   ap_fifo  |    strm_out_V_V    |    pointer   |
+---------------------+-----+-----+------------+--------------------+--------------+

