// Seed: 391705492
module module_0 (
    input wor id_0,
    output uwire id_1,
    input wor id_2,
    id_33,
    input uwire id_3,
    id_34,
    input uwire id_4,
    output tri id_5,
    input supply1 id_6,
    input tri id_7,
    output tri id_8,
    output tri id_9,
    input supply0 id_10,
    output uwire id_11,
    output wand id_12,
    output supply0 id_13,
    output supply0 id_14,
    input supply1 id_15,
    output supply0 id_16,
    input tri0 id_17,
    input tri1 id_18,
    output tri id_19,
    input wire id_20,
    input tri1 id_21,
    output uwire id_22,
    input tri0 id_23,
    output tri1 id_24,
    input tri0 id_25,
    output tri0 id_26,
    output supply1 id_27,
    input tri0 id_28,
    output tri0 id_29,
    input wand id_30,
    input wand void id_31
);
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output logic id_1,
    output supply0 id_2,
    input wire id_3,
    input tri0 id_4,
    input tri id_5,
    input wand id_6,
    output wand id_7,
    input logic id_8,
    input supply0 id_9,
    input tri1 id_10,
    input tri id_11
);
  initial id_1 <= id_8;
  wire id_13;
  assign id_7 = id_3;
  assign id_7 = id_8 >> "";
  module_0 modCall_1 (
      id_11,
      id_7,
      id_6,
      id_5,
      id_11,
      id_7,
      id_9,
      id_10,
      id_2,
      id_2,
      id_5,
      id_7,
      id_2,
      id_2,
      id_2,
      id_0,
      id_7,
      id_9,
      id_11,
      id_2,
      id_6,
      id_11,
      id_2,
      id_10,
      id_2,
      id_3,
      id_7,
      id_2,
      id_0,
      id_2,
      id_4,
      id_11
  );
  assign id_1 = -1;
endmodule
