Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Bruno\Documents\GitHub\SD-Prob1\arqt1.qsys --block-symbol-file --output-directory=C:\Users\Bruno\Documents\GitHub\SD-Prob1\arqt1 --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading SD-Prob1/arqt1.qsys
Progress: Reading input file
Progress: Adding LCD_0 [LCD 1.0]
Progress: Parameterizing module LCD_0
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 15.0]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 15.0]
Progress: Parameterizing module pio_1
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: arqt1.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: arqt1.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: arqt1.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: arqt1.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Warning: arqt1.sysid_qsys_0: sysid_qsys_0.control_slave must be connected to an Avalon-MM master
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Bruno\Documents\GitHub\SD-Prob1\arqt1.qsys --synthesis=VERILOG --output-directory=C:\Users\Bruno\Documents\GitHub\SD-Prob1\arqt1\synthesis --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading SD-Prob1/arqt1.qsys
Progress: Reading input file
Progress: Adding LCD_0 [LCD 1.0]
Progress: Parameterizing module LCD_0
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 15.0]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 15.0]
Progress: Parameterizing module pio_1
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: arqt1.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: arqt1.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: arqt1.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: arqt1.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Warning: arqt1.sysid_qsys_0: sysid_qsys_0.control_slave must be connected to an Avalon-MM master
Info: arqt1: Generating arqt1 "arqt1" for QUARTUS_SYNTH
Warning: arqt1: "No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: arqt1: "No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Warning: arqt1: "No matching role found for nios2_gen2_0_custom_instruction_master_multi_slave_translator0:ci_master:ci_master_result (result)"
Warning: arqt1: "No matching role found for nios2_gen2_0_custom_instruction_master_multi_slave_translator0:ci_master:ci_master_reset (reset)"
Info: LCD_0: "arqt1" instantiated LCD "LCD_0"
Info: jtag_uart_0: Starting RTL generation for module 'arqt1_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=arqt1_jtag_uart_0 --dir=C:/Users/Bruno/AppData/Local/Temp/alt7988_7517036773140333055.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Bruno/AppData/Local/Temp/alt7988_7517036773140333055.dir/0003_jtag_uart_0_gen//arqt1_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'arqt1_jtag_uart_0'
Info: jtag_uart_0: "arqt1" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "arqt1" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'arqt1_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=arqt1_onchip_memory2_0 --dir=C:/Users/Bruno/AppData/Local/Temp/alt7988_7517036773140333055.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Bruno/AppData/Local/Temp/alt7988_7517036773140333055.dir/0004_onchip_memory2_0_gen//arqt1_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'arqt1_onchip_memory2_0'
Info: onchip_memory2_0: "arqt1" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_0: Starting RTL generation for module 'arqt1_pio_0'
Info: pio_0:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=arqt1_pio_0 --dir=C:/Users/Bruno/AppData/Local/Temp/alt7988_7517036773140333055.dir/0005_pio_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Bruno/AppData/Local/Temp/alt7988_7517036773140333055.dir/0005_pio_0_gen//arqt1_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'arqt1_pio_0'
Info: pio_0: "arqt1" instantiated altera_avalon_pio "pio_0"
Info: pio_1: Starting RTL generation for module 'arqt1_pio_1'
Info: pio_1:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=arqt1_pio_1 --dir=C:/Users/Bruno/AppData/Local/Temp/alt7988_7517036773140333055.dir/0006_pio_1_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Bruno/AppData/Local/Temp/alt7988_7517036773140333055.dir/0006_pio_1_gen//arqt1_pio_1_component_configuration.pl  --do_build_sim=0  ]
Info: pio_1: Done RTL generation for module 'arqt1_pio_1'
Info: pio_1: "arqt1" instantiated altera_avalon_pio "pio_1"
Info: sysid_qsys_0: "arqt1" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: nios2_gen2_0_custom_instruction_master_translator: "arqt1" instantiated altera_customins_master_translator "nios2_gen2_0_custom_instruction_master_translator"
Info: nios2_gen2_0_custom_instruction_master_multi_xconnect: "arqt1" instantiated altera_customins_xconnect "nios2_gen2_0_custom_instruction_master_multi_xconnect"
Info: nios2_gen2_0_custom_instruction_master_multi_slave_translator0: "arqt1" instantiated altera_customins_slave_translator "nios2_gen2_0_custom_instruction_master_multi_slave_translator0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "arqt1" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "arqt1" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "arqt1" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'arqt1_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/altera/15.0/quartus/bin64/eperlcmd.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=arqt1_nios2_gen2_0_cpu --dir=C:/Users/Bruno/AppData/Local/Temp/alt7988_7517036773140333055.dir/0011_cpu_gen/ --quartus_bindir=C:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/Bruno/AppData/Local/Temp/alt7988_7517036773140333055.dir/0011_cpu_gen//arqt1_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.04.02 15:25:16 (*) Starting Nios II generation
Info: cpu: # 2019.04.02 15:25:16 (*)   Checking for plaintext license.
Info: cpu: # 2019.04.02 15:25:19 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64
Info: cpu: # 2019.04.02 15:25:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.04.02 15:25:19 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.04.02 15:25:19 (*)   Plaintext license not found.
Info: cpu: # 2019.04.02 15:25:19 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2019.04.02 15:25:19 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.04.02 15:25:19 (*)   Creating all objects for CPU
Info: cpu: # 2019.04.02 15:25:21 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.04.02 15:25:21 (*)   Creating plain-text RTL
Info: cpu: # 2019.04.02 15:25:23 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'arqt1_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: arqt1: Done "arqt1" with 33 modules, 46 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
