Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Mon Feb 14 00:19:39 2022
| Host              : katana running 64-bit Ubuntu 20.04.3 LTS
| Command           : report_timing -file timing.rpt
| Design            : toplevel
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 tmp75_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clock  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            tmp2133_reg_i_23/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E2 clocked by clock  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        6.926ns  (logic 2.175ns (31.403%)  route 4.751ns (68.597%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.048ns = ( 8.048 - 8.000 ) 
    Source Clock Delay      (SCD):    0.104ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1607, unset)         0.104     0.104    clock
    RAMB18_X2Y29         RAMB18E2                                     r  tmp75_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y29         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[0])
                                                      1.353     1.457 r  tmp75_reg/DOUTADOUT[0]
                         net (fo=8, routed)           0.819     2.276    tmp75_reg__0[0]
    SLICE_X48Y78         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     2.500 r  aes_ciphertext[72]_INST_0_i_1/O
                         net (fo=9, routed)           1.525     4.025    tmp133__0[104]
    SLICE_X51Y150        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.088     4.113 r  g0_b0__140_i_7/O
                         net (fo=1, routed)           0.691     4.804    tmp206__0[104]
    SLICE_X47Y160        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057     4.861 r  g0_b0__140_i_1/O
                         net (fo=32, routed)          0.831     5.692    tmp1889[104]
    SLICE_X49Y185        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.221     5.913 r  g1_b6__140/O
                         net (fo=2, routed)           0.015     5.928    g1_b6__140_n_0
    SLICE_X49Y185        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.096     6.024 r  tmp2133_reg_i_48/O
                         net (fo=1, routed)           0.254     6.278    tmp2133_reg_i_48_n_0
    SLICE_X49Y185        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.136     6.414 r  tmp2133_reg_i_32/O
                         net (fo=2, routed)           0.616     7.030    tmp2133_reg_i_32_n_0
    RAMB18_X1Y75         RAMB18E2                                     r  tmp2133_reg_i_23/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
                                                      0.000     8.000 r  clock (IN)
                         net (fo=1607, unset)         0.048     8.048    clock
    RAMB18_X1Y75         RAMB18E2                                     r  tmp2133_reg_i_23/CLKBWRCLK
                         clock pessimism              0.000     8.048    
                         clock uncertainty           -0.035     8.013    
    RAMB18_X1Y75         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.451     7.562    tmp2133_reg_i_23
  -------------------------------------------------------------------
                         required time                          7.562    
                         arrival time                          -7.030    
  -------------------------------------------------------------------
                         slack                                  0.532    




