 
****************************************
Report : qor
Design : SEC_DED_decoder
Version: Q-2019.12-SP5-5
Date   : Sun Sep 17 23:45:06 2023
****************************************


  Timing Path Group 'vclk'
  -----------------------------------
  Levels of Logic:              14.00
  Critical Path Length:          0.43
  Critical Path Slack:          -0.03
  Critical Path Clk Period:      0.40
  Total Negative Slack:         -1.57
  No. of Violating Paths:       65.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                599
  Buf/Inv Cell Count:             141
  Buf Cell Count:                  17
  Inv Cell Count:                 124
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       599
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1019.591989
  Noncombinational Area:     0.000000
  Buf/Inv Area:            116.927999
  Total Buffer Area:            24.86
  Total Inverter Area:          92.06
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              1019.591989
  Design Area:            1019.591989


  Design Rules
  -----------------------------------
  Total Number of Nets:           671
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: SALserver01

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.25
  Logic Optimization:                 26.24
  Mapping Optimization:               67.96
  -----------------------------------------
  Overall Compile Time:              114.69
  Overall Compile Wall Clock Time:   115.10

  --------------------------------------------------------------------

  Design  WNS: 0.03  TNS: 1.57  Number of Violating Paths: 65


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
