===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 16.7595 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.2240 ( 20.2%)    4.2240 ( 25.2%)  FIR Parser
    7.9140 ( 37.8%)    5.4824 ( 32.7%)  'firrtl.circuit' Pipeline
    1.5695 (  7.5%)    0.7848 (  4.7%)    'firrtl.module' Pipeline
    1.3494 (  6.4%)    0.6765 (  4.0%)      CSE
    0.0012 (  0.0%)    0.0007 (  0.0%)        (A) DominanceInfo
    0.2153 (  1.0%)    0.1096 (  0.7%)      LowerCHIRRTL
    0.1404 (  0.7%)    0.1404 (  0.8%)    InferWidths
    0.5335 (  2.5%)    0.5335 (  3.2%)    InferResets
    0.0413 (  0.2%)    0.0413 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0392 (  0.2%)    0.0392 (  0.2%)    PrefixModules
    0.4398 (  2.1%)    0.4398 (  2.6%)    LowerFIRRTLTypes
    2.2027 ( 10.5%)    1.1023 (  6.6%)    'firrtl.module' Pipeline
    0.7181 (  3.4%)    0.3624 (  2.2%)      ExpandWhens
    1.4786 (  7.1%)    0.7426 (  4.4%)      Canonicalizer
    0.2516 (  1.2%)    0.2516 (  1.5%)    Inliner
    1.4280 (  6.8%)    1.4280 (  8.5%)    IMConstProp
    0.0396 (  0.2%)    0.0396 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0005 (  0.0%)    0.0005 (  0.0%)    BlackBoxReader
    1.0892 (  5.2%)    0.5446 (  3.2%)    'firrtl.module' Pipeline
    1.0863 (  5.2%)    0.5434 (  3.2%)      Canonicalizer
    0.2105 (  1.0%)    0.2105 (  1.3%)    CreateSiFiveMetadata
    1.3849 (  6.6%)    1.3849 (  8.3%)  LowerFIRRTLToHW
    0.2919 (  1.4%)    0.2919 (  1.7%)  HWMemSimImpl
    3.4678 ( 16.6%)    1.7352 ( 10.4%)  'hw.module' Pipeline
    0.0817 (  0.4%)    0.0414 (  0.2%)    HWCleanup
    0.9185 (  4.4%)    0.4829 (  2.9%)    CSE
    0.0015 (  0.0%)    0.0008 (  0.0%)      (A) DominanceInfo
    1.9398 (  9.3%)    0.9797 (  5.8%)    Canonicalizer
    0.0183 (  0.1%)    0.0098 (  0.1%)    HWLegalizeModules
    0.4967 (  2.4%)    0.2630 (  1.6%)    PrettifyVerilog
    3.6329 ( 17.4%)    3.6329 ( 21.7%)  ExportVerilog
    0.0055 (  0.0%)    0.0055 (  0.0%)  Rest
   20.9237 (100.0%)   16.7595 (100.0%)  Total

{
  totalTime: 16.803,
  maxMemory: 807485440
}
