{"vcs1":{"timestamp_begin":1764175579.097753826, "rt":7.07, "ut":6.43, "st":0.14}}
{"vcselab":{"timestamp_begin":1764175586.225292740, "rt":0.37, "ut":0.23, "st":0.05}}
{"link":{"timestamp_begin":1764175586.634944065, "rt":0.73, "ut":0.16, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1764175578.794607595}
{"VCS_COMP_START_TIME": 1764175578.794607595}
{"VCS_COMP_END_TIME": 1764175587.425622894}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -f filelist.f -l comp.log"}
{"vcs1": {"peak_mem": 315798}}
{"stitch_vcselab": {"peak_mem": 315925}}
