;redcode
;assert 1
	SPL 0, 10
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @124, 8
	DAT #30, #9
	SLT -7, @-20
	JMP 1, @-0
	JMP 1, @-0
	ADD 30, 9
	CMP @124, 8
	DJN -1, @-20
	CMP @124, 8
	JMN 0, <402
	SPL 0, 10
	SPL 0, <402
	SLT 0, 10
	JMZ 30, 9
	SPL @300, 91
	SLT 0, 402
	ADD #0, 9
	JMZ 30, 9
	ADD 30, 9
	SUB @127, 106
	JMN 0, <402
	SPL 0, <402
	JMN 0, <402
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 30, 9
	MOV -7, <-20
	ADD 30, 9
	SUB @127, 106
	SLT 30, 9
	JMP @270
	MOV -7, <-20
	ADD 3, 20
	SPL 0, 10
	SPL 0, 10
	MOV -7, <-20
	MOV -7, <-20
	SUB -7, <-150
	MOV -1, <-20
	SUB -7, <-150
	MOV 7, <-20
	MOV 7, <-20
	MOV -1, <-20
	SUB -7, <-150
	SPL 0, 10
	CMP -207, <-120
	DJN 0, 100
	SUB @124, 8
