{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665992284833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665992284833 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 04:38:04 2022 " "Processing started: Mon Oct 17 04:38:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665992284833 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1665992284833 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off transmitter -c transmitter --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off transmitter -c transmitter --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1665992284833 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1665992285213 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1665992285213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sender_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file sender_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 sender_memory " "Found entity 1: sender_memory" {  } { { "sender_memory.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665992295008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665992295008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write WRITE sender_control.v(11) " "Verilog HDL Declaration information at sender_control.v(11): object \"write\" differs only in case from object \"WRITE\" in the same scope" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1665992295008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sender_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sender_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 sender_control " "Found entity 1: sender_control" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665992295008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665992295008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Request REQUEST sender.v(9) " "Verilog HDL Declaration information at sender.v(9): object \"Request\" differs only in case from object \"REQUEST\" in the same scope" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1665992295008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sender.v 1 1 " "Found 1 design units, including 1 entities, in source file sender.v" { { "Info" "ISGN_ENTITY_NAME" "1 sender " "Found entity 1: sender" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665992295008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665992295008 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sender_control " "Elaborating entity \"sender_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1665992295055 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sender_control.v(49) " "Verilog HDL assignment warning at sender_control.v(49): truncated value with size 32 to match size of target (4)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sender_control.v(59) " "Verilog HDL assignment warning at sender_control.v(59): truncated value with size 32 to match size of target (4)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Address sender_control.v(63) " "Verilog HDL Always Construct warning at sender_control.v(63): variable \"Address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sdrDataIn sender_control.v(64) " "Verilog HDL Always Construct warning at sender_control.v(64): variable \"sdrDataIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sender_control.v(71) " "Verilog HDL assignment warning at sender_control.v(71): truncated value with size 32 to match size of target (4)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sender_control.v(76) " "Verilog HDL assignment warning at sender_control.v(76): truncated value with size 32 to match size of target (4)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sender_control.v(83) " "Verilog HDL assignment warning at sender_control.v(83): truncated value with size 32 to match size of target (4)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_counter sender_control.v(53) " "Verilog HDL Always Construct warning at sender_control.v(53): inferring latch(es) for variable \"next_counter\", which holds its previous value in one or more paths through the always construct" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Transmit sender_control.v(53) " "Verilog HDL Always Construct warning at sender_control.v(53): inferring latch(es) for variable \"Transmit\", which holds its previous value in one or more paths through the always construct" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WriteEnable sender_control.v(53) " "Verilog HDL Always Construct warning at sender_control.v(53): inferring latch(es) for variable \"WriteEnable\", which holds its previous value in one or more paths through the always construct" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ReadEnable sender_control.v(53) " "Verilog HDL Always Construct warning at sender_control.v(53): inferring latch(es) for variable \"ReadEnable\", which holds its previous value in one or more paths through the always construct" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Address sender_control.v(53) " "Verilog HDL Always Construct warning at sender_control.v(53): inferring latch(es) for variable \"Address\", which holds its previous value in one or more paths through the always construct" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sdrDataIn sender_control.v(53) " "Verilog HDL Always Construct warning at sender_control.v(53): inferring latch(es) for variable \"sdrDataIn\", which holds its previous value in one or more paths through the always construct" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memDataIn sender_control.v(53) " "Verilog HDL Always Construct warning at sender_control.v(53): inferring latch(es) for variable \"memDataIn\", which holds its previous value in one or more paths through the always construct" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[0\] sender_control.v(53) " "Inferred latch for \"memDataIn\[0\]\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[1\] sender_control.v(53) " "Inferred latch for \"memDataIn\[1\]\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[2\] sender_control.v(53) " "Inferred latch for \"memDataIn\[2\]\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[3\] sender_control.v(53) " "Inferred latch for \"memDataIn\[3\]\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[4\] sender_control.v(53) " "Inferred latch for \"memDataIn\[4\]\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[5\] sender_control.v(53) " "Inferred latch for \"memDataIn\[5\]\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[6\] sender_control.v(53) " "Inferred latch for \"memDataIn\[6\]\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[7\] sender_control.v(53) " "Inferred latch for \"memDataIn\[7\]\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[8\] sender_control.v(53) " "Inferred latch for \"memDataIn\[8\]\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[9\] sender_control.v(53) " "Inferred latch for \"memDataIn\[9\]\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[10\] sender_control.v(53) " "Inferred latch for \"memDataIn\[10\]\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[11\] sender_control.v(53) " "Inferred latch for \"memDataIn\[11\]\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[12\] sender_control.v(53) " "Inferred latch for \"memDataIn\[12\]\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[13\] sender_control.v(53) " "Inferred latch for \"memDataIn\[13\]\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[14\] sender_control.v(53) " "Inferred latch for \"memDataIn\[14\]\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[15\] sender_control.v(53) " "Inferred latch for \"memDataIn\[15\]\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdrDataIn\[0\] sender_control.v(53) " "Inferred latch for \"sdrDataIn\[0\]\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdrDataIn\[1\] sender_control.v(53) " "Inferred latch for \"sdrDataIn\[1\]\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdrDataIn\[2\] sender_control.v(53) " "Inferred latch for \"sdrDataIn\[2\]\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdrDataIn\[3\] sender_control.v(53) " "Inferred latch for \"sdrDataIn\[3\]\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdrDataIn\[4\] sender_control.v(53) " "Inferred latch for \"sdrDataIn\[4\]\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdrDataIn\[5\] sender_control.v(53) " "Inferred latch for \"sdrDataIn\[5\]\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdrDataIn\[6\] sender_control.v(53) " "Inferred latch for \"sdrDataIn\[6\]\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdrDataIn\[7\] sender_control.v(53) " "Inferred latch for \"sdrDataIn\[7\]\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdrDataIn\[8\] sender_control.v(53) " "Inferred latch for \"sdrDataIn\[8\]\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdrDataIn\[9\] sender_control.v(53) " "Inferred latch for \"sdrDataIn\[9\]\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdrDataIn\[10\] sender_control.v(53) " "Inferred latch for \"sdrDataIn\[10\]\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdrDataIn\[11\] sender_control.v(53) " "Inferred latch for \"sdrDataIn\[11\]\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdrDataIn\[12\] sender_control.v(53) " "Inferred latch for \"sdrDataIn\[12\]\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdrDataIn\[13\] sender_control.v(53) " "Inferred latch for \"sdrDataIn\[13\]\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdrDataIn\[14\] sender_control.v(53) " "Inferred latch for \"sdrDataIn\[14\]\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdrDataIn\[15\] sender_control.v(53) " "Inferred latch for \"sdrDataIn\[15\]\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[0\] sender_control.v(53) " "Inferred latch for \"Address\[0\]\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[1\] sender_control.v(53) " "Inferred latch for \"Address\[1\]\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[2\] sender_control.v(53) " "Inferred latch for \"Address\[2\]\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[3\] sender_control.v(53) " "Inferred latch for \"Address\[3\]\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadEnable sender_control.v(53) " "Inferred latch for \"ReadEnable\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteEnable sender_control.v(53) " "Inferred latch for \"WriteEnable\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Transmit sender_control.v(53) " "Inferred latch for \"Transmit\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[0\] sender_control.v(53) " "Inferred latch for \"next_counter\[0\]\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[1\] sender_control.v(53) " "Inferred latch for \"next_counter\[1\]\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[2\] sender_control.v(53) " "Inferred latch for \"next_counter\[2\]\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[3\] sender_control.v(53) " "Inferred latch for \"next_counter\[3\]\" at sender_control.v(53)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sender sender:sdr " "Elaborating entity \"sender\" for hierarchy \"sender:sdr\"" {  } { { "sender_control.v" "sdr" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1665992295055 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sender.v(26) " "Verilog HDL assignment warning at sender.v(26): truncated value with size 32 to match size of target (4)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender:sdr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sender.v(58) " "Verilog HDL assignment warning at sender.v(58): truncated value with size 32 to match size of target (1)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender:sdr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sender.v(59) " "Verilog HDL assignment warning at sender.v(59): truncated value with size 32 to match size of target (4)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender:sdr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_counter sender.v(29) " "Verilog HDL Always Construct warning at sender.v(29): inferring latch(es) for variable \"next_counter\", which holds its previous value in one or more paths through the always construct" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender:sdr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ready sender.v(29) " "Verilog HDL Always Construct warning at sender.v(29): inferring latch(es) for variable \"Ready\", which holds its previous value in one or more paths through the always construct" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender:sdr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Request sender.v(29) " "Verilog HDL Always Construct warning at sender.v(29): inferring latch(es) for variable \"Request\", which holds its previous value in one or more paths through the always construct" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender:sdr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DataOut sender.v(29) " "Verilog HDL Always Construct warning at sender.v(29): inferring latch(es) for variable \"DataOut\", which holds its previous value in one or more paths through the always construct" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender:sdr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[0\] sender.v(29) " "Inferred latch for \"DataOut\[0\]\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender:sdr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[1\] sender.v(29) " "Inferred latch for \"DataOut\[1\]\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender:sdr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[2\] sender.v(29) " "Inferred latch for \"DataOut\[2\]\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender:sdr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[3\] sender.v(29) " "Inferred latch for \"DataOut\[3\]\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender:sdr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[4\] sender.v(29) " "Inferred latch for \"DataOut\[4\]\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender:sdr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[5\] sender.v(29) " "Inferred latch for \"DataOut\[5\]\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender:sdr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[6\] sender.v(29) " "Inferred latch for \"DataOut\[6\]\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender:sdr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[7\] sender.v(29) " "Inferred latch for \"DataOut\[7\]\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender:sdr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[8\] sender.v(29) " "Inferred latch for \"DataOut\[8\]\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender:sdr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[9\] sender.v(29) " "Inferred latch for \"DataOut\[9\]\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender:sdr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[10\] sender.v(29) " "Inferred latch for \"DataOut\[10\]\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender:sdr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[11\] sender.v(29) " "Inferred latch for \"DataOut\[11\]\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender:sdr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[12\] sender.v(29) " "Inferred latch for \"DataOut\[12\]\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender:sdr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[13\] sender.v(29) " "Inferred latch for \"DataOut\[13\]\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender:sdr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[14\] sender.v(29) " "Inferred latch for \"DataOut\[14\]\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender:sdr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[15\] sender.v(29) " "Inferred latch for \"DataOut\[15\]\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender:sdr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Request sender.v(29) " "Inferred latch for \"Request\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender:sdr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ready sender.v(29) " "Inferred latch for \"Ready\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender:sdr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[0\] sender.v(29) " "Inferred latch for \"next_counter\[0\]\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender:sdr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[1\] sender.v(29) " "Inferred latch for \"next_counter\[1\]\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender:sdr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[2\] sender.v(29) " "Inferred latch for \"next_counter\[2\]\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender:sdr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[3\] sender.v(29) " "Inferred latch for \"next_counter\[3\]\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender:sdr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sender_memory sender_memory:smem " "Elaborating entity \"sender_memory\" for hierarchy \"sender_memory:smem\"" {  } { { "sender_control.v" "smem" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_control.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1665992295055 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DataOut sender_memory.v(24) " "Verilog HDL Always Construct warning at sender_memory.v(24): inferring latch(es) for variable \"DataOut\", which holds its previous value in one or more paths through the always construct" {  } { { "sender_memory.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_memory.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender_memory:smem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[0\] sender_memory.v(24) " "Inferred latch for \"DataOut\[0\]\" at sender_memory.v(24)" {  } { { "sender_memory.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender_memory:smem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[1\] sender_memory.v(24) " "Inferred latch for \"DataOut\[1\]\" at sender_memory.v(24)" {  } { { "sender_memory.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender_memory:smem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[2\] sender_memory.v(24) " "Inferred latch for \"DataOut\[2\]\" at sender_memory.v(24)" {  } { { "sender_memory.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender_memory:smem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[3\] sender_memory.v(24) " "Inferred latch for \"DataOut\[3\]\" at sender_memory.v(24)" {  } { { "sender_memory.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender_memory:smem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[4\] sender_memory.v(24) " "Inferred latch for \"DataOut\[4\]\" at sender_memory.v(24)" {  } { { "sender_memory.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender_memory:smem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[5\] sender_memory.v(24) " "Inferred latch for \"DataOut\[5\]\" at sender_memory.v(24)" {  } { { "sender_memory.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender_memory:smem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[6\] sender_memory.v(24) " "Inferred latch for \"DataOut\[6\]\" at sender_memory.v(24)" {  } { { "sender_memory.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender_memory:smem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[7\] sender_memory.v(24) " "Inferred latch for \"DataOut\[7\]\" at sender_memory.v(24)" {  } { { "sender_memory.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender_memory:smem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[8\] sender_memory.v(24) " "Inferred latch for \"DataOut\[8\]\" at sender_memory.v(24)" {  } { { "sender_memory.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender_memory:smem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[9\] sender_memory.v(24) " "Inferred latch for \"DataOut\[9\]\" at sender_memory.v(24)" {  } { { "sender_memory.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender_memory:smem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[10\] sender_memory.v(24) " "Inferred latch for \"DataOut\[10\]\" at sender_memory.v(24)" {  } { { "sender_memory.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender_memory:smem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[11\] sender_memory.v(24) " "Inferred latch for \"DataOut\[11\]\" at sender_memory.v(24)" {  } { { "sender_memory.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender_memory:smem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[12\] sender_memory.v(24) " "Inferred latch for \"DataOut\[12\]\" at sender_memory.v(24)" {  } { { "sender_memory.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender_memory:smem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[13\] sender_memory.v(24) " "Inferred latch for \"DataOut\[13\]\" at sender_memory.v(24)" {  } { { "sender_memory.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender_memory:smem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[14\] sender_memory.v(24) " "Inferred latch for \"DataOut\[14\]\" at sender_memory.v(24)" {  } { { "sender_memory.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender_memory:smem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[15\] sender_memory.v(24) " "Inferred latch for \"DataOut\[15\]\" at sender_memory.v(24)" {  } { { "sender_memory.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto01/sender_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665992295055 "|sender_control|sender_memory:smem"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Leon/Desktop/universidade/PCID/projeto01/output_files/transmitter.map.smsg " "Generated suppressed messages file C:/Users/Leon/Desktop/universidade/PCID/projeto01/output_files/transmitter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1665992295164 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665992295180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 04:38:15 2022 " "Processing ended: Mon Oct 17 04:38:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665992295180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665992295180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665992295180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1665992295180 ""}
