// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_data_0_V_dout,
        data_V_data_0_V_empty_n,
        data_V_data_0_V_read,
        data_V_data_1_V_dout,
        data_V_data_1_V_empty_n,
        data_V_data_1_V_read,
        data_V_data_2_V_dout,
        data_V_data_2_V_empty_n,
        data_V_data_2_V_read,
        data_V_data_3_V_dout,
        data_V_data_3_V_empty_n,
        data_V_data_3_V_read,
        data_V_data_4_V_dout,
        data_V_data_4_V_empty_n,
        data_V_data_4_V_read,
        data_V_data_5_V_dout,
        data_V_data_5_V_empty_n,
        data_V_data_5_V_read,
        data_V_data_6_V_dout,
        data_V_data_6_V_empty_n,
        data_V_data_6_V_read,
        data_V_data_7_V_dout,
        data_V_data_7_V_empty_n,
        data_V_data_7_V_read,
        data_V_data_8_V_dout,
        data_V_data_8_V_empty_n,
        data_V_data_8_V_read,
        data_V_data_9_V_dout,
        data_V_data_9_V_empty_n,
        data_V_data_9_V_read,
        data_V_data_10_V_dout,
        data_V_data_10_V_empty_n,
        data_V_data_10_V_read,
        data_V_data_11_V_dout,
        data_V_data_11_V_empty_n,
        data_V_data_11_V_read,
        data_V_data_12_V_dout,
        data_V_data_12_V_empty_n,
        data_V_data_12_V_read,
        data_V_data_13_V_dout,
        data_V_data_13_V_empty_n,
        data_V_data_13_V_read,
        data_V_data_14_V_dout,
        data_V_data_14_V_empty_n,
        data_V_data_14_V_read,
        data_V_data_15_V_dout,
        data_V_data_15_V_empty_n,
        data_V_data_15_V_read,
        res_V_data_0_V_din,
        res_V_data_0_V_full_n,
        res_V_data_0_V_write,
        res_V_data_1_V_din,
        res_V_data_1_V_full_n,
        res_V_data_1_V_write,
        res_V_data_2_V_din,
        res_V_data_2_V_full_n,
        res_V_data_2_V_write,
        res_V_data_3_V_din,
        res_V_data_3_V_full_n,
        res_V_data_3_V_write,
        res_V_data_4_V_din,
        res_V_data_4_V_full_n,
        res_V_data_4_V_write,
        res_V_data_5_V_din,
        res_V_data_5_V_full_n,
        res_V_data_5_V_write,
        res_V_data_6_V_din,
        res_V_data_6_V_full_n,
        res_V_data_6_V_write,
        res_V_data_7_V_din,
        res_V_data_7_V_full_n,
        res_V_data_7_V_write,
        res_V_data_8_V_din,
        res_V_data_8_V_full_n,
        res_V_data_8_V_write,
        res_V_data_9_V_din,
        res_V_data_9_V_full_n,
        res_V_data_9_V_write,
        res_V_data_10_V_din,
        res_V_data_10_V_full_n,
        res_V_data_10_V_write,
        res_V_data_11_V_din,
        res_V_data_11_V_full_n,
        res_V_data_11_V_write,
        res_V_data_12_V_din,
        res_V_data_12_V_full_n,
        res_V_data_12_V_write,
        res_V_data_13_V_din,
        res_V_data_13_V_full_n,
        res_V_data_13_V_write,
        res_V_data_14_V_din,
        res_V_data_14_V_full_n,
        res_V_data_14_V_write,
        res_V_data_15_V_din,
        res_V_data_15_V_full_n,
        res_V_data_15_V_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state6 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [3:0] data_V_data_0_V_dout;
input   data_V_data_0_V_empty_n;
output   data_V_data_0_V_read;
input  [3:0] data_V_data_1_V_dout;
input   data_V_data_1_V_empty_n;
output   data_V_data_1_V_read;
input  [3:0] data_V_data_2_V_dout;
input   data_V_data_2_V_empty_n;
output   data_V_data_2_V_read;
input  [3:0] data_V_data_3_V_dout;
input   data_V_data_3_V_empty_n;
output   data_V_data_3_V_read;
input  [3:0] data_V_data_4_V_dout;
input   data_V_data_4_V_empty_n;
output   data_V_data_4_V_read;
input  [3:0] data_V_data_5_V_dout;
input   data_V_data_5_V_empty_n;
output   data_V_data_5_V_read;
input  [3:0] data_V_data_6_V_dout;
input   data_V_data_6_V_empty_n;
output   data_V_data_6_V_read;
input  [3:0] data_V_data_7_V_dout;
input   data_V_data_7_V_empty_n;
output   data_V_data_7_V_read;
input  [3:0] data_V_data_8_V_dout;
input   data_V_data_8_V_empty_n;
output   data_V_data_8_V_read;
input  [3:0] data_V_data_9_V_dout;
input   data_V_data_9_V_empty_n;
output   data_V_data_9_V_read;
input  [3:0] data_V_data_10_V_dout;
input   data_V_data_10_V_empty_n;
output   data_V_data_10_V_read;
input  [3:0] data_V_data_11_V_dout;
input   data_V_data_11_V_empty_n;
output   data_V_data_11_V_read;
input  [3:0] data_V_data_12_V_dout;
input   data_V_data_12_V_empty_n;
output   data_V_data_12_V_read;
input  [3:0] data_V_data_13_V_dout;
input   data_V_data_13_V_empty_n;
output   data_V_data_13_V_read;
input  [3:0] data_V_data_14_V_dout;
input   data_V_data_14_V_empty_n;
output   data_V_data_14_V_read;
input  [3:0] data_V_data_15_V_dout;
input   data_V_data_15_V_empty_n;
output   data_V_data_15_V_read;
output  [3:0] res_V_data_0_V_din;
input   res_V_data_0_V_full_n;
output   res_V_data_0_V_write;
output  [3:0] res_V_data_1_V_din;
input   res_V_data_1_V_full_n;
output   res_V_data_1_V_write;
output  [3:0] res_V_data_2_V_din;
input   res_V_data_2_V_full_n;
output   res_V_data_2_V_write;
output  [3:0] res_V_data_3_V_din;
input   res_V_data_3_V_full_n;
output   res_V_data_3_V_write;
output  [3:0] res_V_data_4_V_din;
input   res_V_data_4_V_full_n;
output   res_V_data_4_V_write;
output  [3:0] res_V_data_5_V_din;
input   res_V_data_5_V_full_n;
output   res_V_data_5_V_write;
output  [3:0] res_V_data_6_V_din;
input   res_V_data_6_V_full_n;
output   res_V_data_6_V_write;
output  [3:0] res_V_data_7_V_din;
input   res_V_data_7_V_full_n;
output   res_V_data_7_V_write;
output  [3:0] res_V_data_8_V_din;
input   res_V_data_8_V_full_n;
output   res_V_data_8_V_write;
output  [3:0] res_V_data_9_V_din;
input   res_V_data_9_V_full_n;
output   res_V_data_9_V_write;
output  [3:0] res_V_data_10_V_din;
input   res_V_data_10_V_full_n;
output   res_V_data_10_V_write;
output  [3:0] res_V_data_11_V_din;
input   res_V_data_11_V_full_n;
output   res_V_data_11_V_write;
output  [3:0] res_V_data_12_V_din;
input   res_V_data_12_V_full_n;
output   res_V_data_12_V_write;
output  [3:0] res_V_data_13_V_din;
input   res_V_data_13_V_full_n;
output   res_V_data_13_V_write;
output  [3:0] res_V_data_14_V_din;
input   res_V_data_14_V_full_n;
output   res_V_data_14_V_write;
output  [3:0] res_V_data_15_V_din;
input   res_V_data_15_V_full_n;
output   res_V_data_15_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_data_0_V_read;
reg data_V_data_1_V_read;
reg data_V_data_2_V_read;
reg data_V_data_3_V_read;
reg data_V_data_4_V_read;
reg data_V_data_5_V_read;
reg data_V_data_6_V_read;
reg data_V_data_7_V_read;
reg data_V_data_8_V_read;
reg data_V_data_9_V_read;
reg data_V_data_10_V_read;
reg data_V_data_11_V_read;
reg data_V_data_12_V_read;
reg data_V_data_13_V_read;
reg data_V_data_14_V_read;
reg data_V_data_15_V_read;
reg res_V_data_0_V_write;
reg res_V_data_1_V_write;
reg res_V_data_2_V_write;
reg res_V_data_3_V_write;
reg res_V_data_4_V_write;
reg res_V_data_5_V_write;
reg res_V_data_6_V_write;
reg res_V_data_7_V_write;
reg res_V_data_8_V_write;
reg res_V_data_9_V_write;
reg res_V_data_10_V_write;
reg res_V_data_11_V_write;
reg res_V_data_12_V_write;
reg res_V_data_13_V_write;
reg res_V_data_14_V_write;
reg res_V_data_15_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    data_V_data_0_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln25_reg_783;
reg    data_V_data_1_V_blk_n;
reg    data_V_data_2_V_blk_n;
reg    data_V_data_3_V_blk_n;
reg    data_V_data_4_V_blk_n;
reg    data_V_data_5_V_blk_n;
reg    data_V_data_6_V_blk_n;
reg    data_V_data_7_V_blk_n;
reg    data_V_data_8_V_blk_n;
reg    data_V_data_9_V_blk_n;
reg    data_V_data_10_V_blk_n;
reg    data_V_data_11_V_blk_n;
reg    data_V_data_12_V_blk_n;
reg    data_V_data_13_V_blk_n;
reg    data_V_data_14_V_blk_n;
reg    data_V_data_15_V_blk_n;
reg    res_V_data_0_V_blk_n;
reg    ap_enable_reg_pp0_iter3;
reg   [0:0] icmp_ln25_reg_783_pp0_iter2_reg;
reg    res_V_data_1_V_blk_n;
reg    res_V_data_2_V_blk_n;
reg    res_V_data_3_V_blk_n;
reg    res_V_data_4_V_blk_n;
reg    res_V_data_5_V_blk_n;
reg    res_V_data_6_V_blk_n;
reg    res_V_data_7_V_blk_n;
reg    res_V_data_8_V_blk_n;
reg    res_V_data_9_V_blk_n;
reg    res_V_data_10_V_blk_n;
reg    res_V_data_11_V_blk_n;
reg    res_V_data_12_V_blk_n;
reg    res_V_data_13_V_blk_n;
reg    res_V_data_14_V_blk_n;
reg    res_V_data_15_V_blk_n;
reg   [10:0] i_0_reg_216;
wire   [0:0] icmp_ln25_fu_227_p2;
wire    ap_block_state2_pp0_stage0_iter0;
wire    io_acc_block_signal_op46;
reg    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    io_acc_block_signal_op138;
reg    ap_block_state5_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln25_reg_783_pp0_iter1_reg;
wire   [10:0] i_fu_233_p2;
reg    ap_enable_reg_pp0_iter0;
reg  signed [3:0] tmp_data_V_0_reg_792;
reg  signed [3:0] tmp_data_V_4_reg_797;
reg  signed [3:0] tmp_data_V_7_reg_803;
reg  signed [3:0] tmp_data_V_8_reg_809;
reg  signed [3:0] tmp_data_V_9_reg_814;
reg  signed [3:0] tmp_data_V_10_reg_820;
reg  signed [3:0] tmp_data_V_11_reg_826;
reg  signed [3:0] tmp_data_V_12_reg_832;
reg  signed [3:0] tmp_data_V_13_reg_837;
reg  signed [3:0] tmp_data_V_14_reg_843;
wire   [2:0] trunc_ln1192_fu_303_p1;
reg   [2:0] trunc_ln1192_reg_849;
reg   [3:0] tmp_data_1_V_reg_854;
reg   [3:0] tmp_data_1_V_reg_854_pp0_iter2_reg;
reg   [3:0] tmp_data_2_V_reg_859;
reg   [3:0] tmp_data_2_V_reg_859_pp0_iter2_reg;
reg   [3:0] tmp_data_3_V_reg_864;
reg   [3:0] tmp_data_3_V_reg_864_pp0_iter2_reg;
reg   [3:0] tmp_data_5_V_reg_869;
reg   [3:0] tmp_data_5_V_reg_869_pp0_iter2_reg;
reg   [3:0] tmp_data_6_V_reg_874;
reg   [3:0] tmp_data_6_V_reg_874_pp0_iter2_reg;
wire   [2:0] trunc_ln1192_4_fu_431_p1;
reg   [2:0] trunc_ln1192_4_reg_879;
wire   [2:0] trunc_ln1192_5_fu_435_p1;
reg   [2:0] trunc_ln1192_5_reg_884;
reg   [3:0] tmp_data_15_V_reg_889;
reg   [3:0] tmp_data_15_V_reg_889_pp0_iter2_reg;
reg   [3:0] tmp_data_0_V_reg_894;
reg   [3:0] tmp_data_4_V_reg_899;
reg   [3:0] tmp_data_7_V_reg_904;
reg   [3:0] tmp_data_8_V_reg_909;
reg   [3:0] tmp_data_9_V_reg_914;
reg   [3:0] tmp_data_10_V_reg_919;
reg   [3:0] tmp_data_11_V_reg_924;
reg   [3:0] tmp_data_12_V_reg_929;
reg   [3:0] tmp_data_13_V_reg_934;
reg   [3:0] tmp_data_14_V_reg_939;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter2;
reg    ap_block_pp0_stage0_01001;
wire  signed [3:0] trunc_ln1192_fu_303_p0;
wire   [5:0] shl_ln2_fu_307_p3;
wire   [5:0] add_ln1192_13_fu_315_p2;
wire   [5:0] shl_ln1118_6_fu_331_p3;
wire   [5:0] add_ln1192_14_fu_339_p2;
wire   [5:0] shl_ln1118_7_fu_355_p3;
wire   [5:0] add_ln1192_15_fu_363_p2;
wire   [2:0] trunc_ln1192_3_fu_379_p1;
wire   [5:0] shl_ln1192_2_fu_383_p3;
wire   [5:0] sub_ln1192_3_fu_391_p2;
wire   [5:0] shl_ln1118_9_fu_407_p3;
wire   [5:0] add_ln1192_18_fu_415_p2;
wire  signed [3:0] trunc_ln1192_4_fu_431_p0;
wire  signed [3:0] trunc_ln1192_5_fu_435_p0;
wire   [5:0] shl_ln1118_10_fu_439_p3;
wire   [5:0] add_ln1192_27_fu_447_p2;
wire   [5:0] shl_ln_fu_466_p3;
wire  signed [5:0] sext_ln1192_fu_463_p1;
wire   [5:0] sub_ln1192_fu_473_p2;
wire   [5:0] add_ln1192_fu_479_p2;
wire  signed [5:0] sext_ln1192_12_fu_495_p1;
wire   [5:0] add_ln1192_17_fu_505_p2;
wire   [5:0] shl_ln1118_8_fu_498_p3;
wire   [5:0] add_ln1192_16_fu_511_p2;
wire  signed [5:0] sext_ln1192_13_fu_527_p1;
wire   [5:0] add_ln1192_28_fu_537_p2;
wire   [5:0] shl_ln1118_s_fu_530_p3;
wire   [5:0] add_ln1192_19_fu_543_p2;
wire   [5:0] shl_ln1192_3_fu_562_p3;
wire  signed [5:0] sext_ln1192_14_fu_559_p1;
wire   [5:0] sub_ln1192_4_fu_569_p2;
wire   [5:0] add_ln1192_20_fu_575_p2;
wire   [5:0] shl_ln1118_1_fu_594_p3;
wire  signed [5:0] sext_ln1192_15_fu_591_p1;
wire   [5:0] add_ln1192_29_fu_601_p2;
wire   [5:0] add_ln1192_21_fu_607_p2;
wire  signed [5:0] sext_ln1192_16_fu_623_p1;
wire   [5:0] add_ln1192_30_fu_633_p2;
wire   [5:0] shl_ln1118_2_fu_626_p3;
wire   [5:0] add_ln1192_22_fu_639_p2;
wire   [5:0] shl_ln1118_3_fu_658_p3;
wire  signed [5:0] sext_ln1192_17_fu_655_p1;
wire   [5:0] add_ln1192_31_fu_665_p2;
wire   [5:0] add_ln1192_23_fu_671_p2;
wire   [5:0] shl_ln1192_4_fu_690_p3;
wire  signed [5:0] sext_ln1192_18_fu_687_p1;
wire   [5:0] sub_ln1192_5_fu_697_p2;
wire   [5:0] add_ln1192_24_fu_703_p2;
wire   [5:0] shl_ln1118_4_fu_722_p3;
wire  signed [5:0] sext_ln1192_19_fu_719_p1;
wire   [5:0] sub_ln1192_6_fu_729_p2;
wire   [5:0] add_ln1192_25_fu_735_p2;
wire   [5:0] shl_ln1118_5_fu_754_p3;
wire  signed [5:0] sext_ln1192_20_fu_751_p1;
wire   [5:0] add_ln1192_32_fu_761_p2;
wire   [5:0] add_ln1192_26_fu_767_p2;
wire    ap_CS_fsm_state6;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln25_fu_227_p2 == 1'd0))) begin
        i_0_reg_216 <= i_fu_233_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_216 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln25_reg_783 <= icmp_ln25_fu_227_p2;
        icmp_ln25_reg_783_pp0_iter1_reg <= icmp_ln25_reg_783;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln25_reg_783_pp0_iter2_reg <= icmp_ln25_reg_783_pp0_iter1_reg;
        tmp_data_15_V_reg_889_pp0_iter2_reg <= tmp_data_15_V_reg_889;
        tmp_data_1_V_reg_854_pp0_iter2_reg <= tmp_data_1_V_reg_854;
        tmp_data_2_V_reg_859_pp0_iter2_reg <= tmp_data_2_V_reg_859;
        tmp_data_3_V_reg_864_pp0_iter2_reg <= tmp_data_3_V_reg_864;
        tmp_data_5_V_reg_869_pp0_iter2_reg[3 : 1] <= tmp_data_5_V_reg_869[3 : 1];
        tmp_data_6_V_reg_874_pp0_iter2_reg <= tmp_data_6_V_reg_874;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln25_reg_783_pp0_iter1_reg == 1'd0))) begin
        tmp_data_0_V_reg_894 <= {{add_ln1192_fu_479_p2[5:2]}};
        tmp_data_10_V_reg_919 <= {{add_ln1192_22_fu_639_p2[5:2]}};
        tmp_data_11_V_reg_924 <= {{add_ln1192_23_fu_671_p2[5:2]}};
        tmp_data_12_V_reg_929 <= {{add_ln1192_24_fu_703_p2[5:2]}};
        tmp_data_13_V_reg_934 <= {{add_ln1192_25_fu_735_p2[5:2]}};
        tmp_data_14_V_reg_939 <= {{add_ln1192_26_fu_767_p2[5:2]}};
        tmp_data_4_V_reg_899 <= {{add_ln1192_16_fu_511_p2[5:2]}};
        tmp_data_7_V_reg_904 <= {{add_ln1192_19_fu_543_p2[5:2]}};
        tmp_data_8_V_reg_909 <= {{add_ln1192_20_fu_575_p2[5:2]}};
        tmp_data_9_V_reg_914 <= {{add_ln1192_21_fu_607_p2[5:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln25_reg_783 == 1'd0))) begin
        tmp_data_15_V_reg_889 <= {{add_ln1192_27_fu_447_p2[5:2]}};
        tmp_data_1_V_reg_854 <= {{add_ln1192_13_fu_315_p2[5:2]}};
        tmp_data_2_V_reg_859 <= {{add_ln1192_14_fu_339_p2[5:2]}};
        tmp_data_3_V_reg_864 <= {{add_ln1192_15_fu_363_p2[5:2]}};
        tmp_data_5_V_reg_869 <= {{sub_ln1192_3_fu_391_p2[5:2]}};
        tmp_data_6_V_reg_874 <= {{add_ln1192_18_fu_415_p2[5:2]}};
        tmp_data_V_0_reg_792 <= data_V_data_0_V_dout;
        tmp_data_V_10_reg_820 <= data_V_data_10_V_dout;
        tmp_data_V_11_reg_826 <= data_V_data_11_V_dout;
        tmp_data_V_12_reg_832 <= data_V_data_12_V_dout;
        tmp_data_V_13_reg_837 <= data_V_data_13_V_dout;
        tmp_data_V_14_reg_843 <= data_V_data_14_V_dout;
        tmp_data_V_4_reg_797 <= data_V_data_4_V_dout;
        tmp_data_V_7_reg_803 <= data_V_data_7_V_dout;
        tmp_data_V_8_reg_809 <= data_V_data_8_V_dout;
        tmp_data_V_9_reg_814 <= data_V_data_9_V_dout;
        trunc_ln1192_4_reg_879 <= trunc_ln1192_4_fu_431_p1;
        trunc_ln1192_5_reg_884 <= trunc_ln1192_5_fu_435_p1;
        trunc_ln1192_reg_849 <= trunc_ln1192_fu_303_p1;
    end
end

always @ (*) begin
    if ((icmp_ln25_fu_227_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln25_reg_783 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        data_V_data_0_V_blk_n = data_V_data_0_V_empty_n;
    end else begin
        data_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln25_reg_783 == 1'd0))) begin
        data_V_data_0_V_read = 1'b1;
    end else begin
        data_V_data_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln25_reg_783 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        data_V_data_10_V_blk_n = data_V_data_10_V_empty_n;
    end else begin
        data_V_data_10_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln25_reg_783 == 1'd0))) begin
        data_V_data_10_V_read = 1'b1;
    end else begin
        data_V_data_10_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln25_reg_783 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        data_V_data_11_V_blk_n = data_V_data_11_V_empty_n;
    end else begin
        data_V_data_11_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln25_reg_783 == 1'd0))) begin
        data_V_data_11_V_read = 1'b1;
    end else begin
        data_V_data_11_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln25_reg_783 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        data_V_data_12_V_blk_n = data_V_data_12_V_empty_n;
    end else begin
        data_V_data_12_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln25_reg_783 == 1'd0))) begin
        data_V_data_12_V_read = 1'b1;
    end else begin
        data_V_data_12_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln25_reg_783 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        data_V_data_13_V_blk_n = data_V_data_13_V_empty_n;
    end else begin
        data_V_data_13_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln25_reg_783 == 1'd0))) begin
        data_V_data_13_V_read = 1'b1;
    end else begin
        data_V_data_13_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln25_reg_783 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        data_V_data_14_V_blk_n = data_V_data_14_V_empty_n;
    end else begin
        data_V_data_14_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln25_reg_783 == 1'd0))) begin
        data_V_data_14_V_read = 1'b1;
    end else begin
        data_V_data_14_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln25_reg_783 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        data_V_data_15_V_blk_n = data_V_data_15_V_empty_n;
    end else begin
        data_V_data_15_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln25_reg_783 == 1'd0))) begin
        data_V_data_15_V_read = 1'b1;
    end else begin
        data_V_data_15_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln25_reg_783 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        data_V_data_1_V_blk_n = data_V_data_1_V_empty_n;
    end else begin
        data_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln25_reg_783 == 1'd0))) begin
        data_V_data_1_V_read = 1'b1;
    end else begin
        data_V_data_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln25_reg_783 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        data_V_data_2_V_blk_n = data_V_data_2_V_empty_n;
    end else begin
        data_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln25_reg_783 == 1'd0))) begin
        data_V_data_2_V_read = 1'b1;
    end else begin
        data_V_data_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln25_reg_783 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        data_V_data_3_V_blk_n = data_V_data_3_V_empty_n;
    end else begin
        data_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln25_reg_783 == 1'd0))) begin
        data_V_data_3_V_read = 1'b1;
    end else begin
        data_V_data_3_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln25_reg_783 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        data_V_data_4_V_blk_n = data_V_data_4_V_empty_n;
    end else begin
        data_V_data_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln25_reg_783 == 1'd0))) begin
        data_V_data_4_V_read = 1'b1;
    end else begin
        data_V_data_4_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln25_reg_783 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        data_V_data_5_V_blk_n = data_V_data_5_V_empty_n;
    end else begin
        data_V_data_5_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln25_reg_783 == 1'd0))) begin
        data_V_data_5_V_read = 1'b1;
    end else begin
        data_V_data_5_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln25_reg_783 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        data_V_data_6_V_blk_n = data_V_data_6_V_empty_n;
    end else begin
        data_V_data_6_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln25_reg_783 == 1'd0))) begin
        data_V_data_6_V_read = 1'b1;
    end else begin
        data_V_data_6_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln25_reg_783 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        data_V_data_7_V_blk_n = data_V_data_7_V_empty_n;
    end else begin
        data_V_data_7_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln25_reg_783 == 1'd0))) begin
        data_V_data_7_V_read = 1'b1;
    end else begin
        data_V_data_7_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln25_reg_783 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        data_V_data_8_V_blk_n = data_V_data_8_V_empty_n;
    end else begin
        data_V_data_8_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln25_reg_783 == 1'd0))) begin
        data_V_data_8_V_read = 1'b1;
    end else begin
        data_V_data_8_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln25_reg_783 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        data_V_data_9_V_blk_n = data_V_data_9_V_empty_n;
    end else begin
        data_V_data_9_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln25_reg_783 == 1'd0))) begin
        data_V_data_9_V_read = 1'b1;
    end else begin
        data_V_data_9_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln25_reg_783_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_0_V_blk_n = res_V_data_0_V_full_n;
    end else begin
        res_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln25_reg_783_pp0_iter2_reg == 1'd0))) begin
        res_V_data_0_V_write = 1'b1;
    end else begin
        res_V_data_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln25_reg_783_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_10_V_blk_n = res_V_data_10_V_full_n;
    end else begin
        res_V_data_10_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln25_reg_783_pp0_iter2_reg == 1'd0))) begin
        res_V_data_10_V_write = 1'b1;
    end else begin
        res_V_data_10_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln25_reg_783_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_11_V_blk_n = res_V_data_11_V_full_n;
    end else begin
        res_V_data_11_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln25_reg_783_pp0_iter2_reg == 1'd0))) begin
        res_V_data_11_V_write = 1'b1;
    end else begin
        res_V_data_11_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln25_reg_783_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_12_V_blk_n = res_V_data_12_V_full_n;
    end else begin
        res_V_data_12_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln25_reg_783_pp0_iter2_reg == 1'd0))) begin
        res_V_data_12_V_write = 1'b1;
    end else begin
        res_V_data_12_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln25_reg_783_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_13_V_blk_n = res_V_data_13_V_full_n;
    end else begin
        res_V_data_13_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln25_reg_783_pp0_iter2_reg == 1'd0))) begin
        res_V_data_13_V_write = 1'b1;
    end else begin
        res_V_data_13_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln25_reg_783_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_14_V_blk_n = res_V_data_14_V_full_n;
    end else begin
        res_V_data_14_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln25_reg_783_pp0_iter2_reg == 1'd0))) begin
        res_V_data_14_V_write = 1'b1;
    end else begin
        res_V_data_14_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln25_reg_783_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_15_V_blk_n = res_V_data_15_V_full_n;
    end else begin
        res_V_data_15_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln25_reg_783_pp0_iter2_reg == 1'd0))) begin
        res_V_data_15_V_write = 1'b1;
    end else begin
        res_V_data_15_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln25_reg_783_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_1_V_blk_n = res_V_data_1_V_full_n;
    end else begin
        res_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln25_reg_783_pp0_iter2_reg == 1'd0))) begin
        res_V_data_1_V_write = 1'b1;
    end else begin
        res_V_data_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln25_reg_783_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_2_V_blk_n = res_V_data_2_V_full_n;
    end else begin
        res_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln25_reg_783_pp0_iter2_reg == 1'd0))) begin
        res_V_data_2_V_write = 1'b1;
    end else begin
        res_V_data_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln25_reg_783_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_3_V_blk_n = res_V_data_3_V_full_n;
    end else begin
        res_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln25_reg_783_pp0_iter2_reg == 1'd0))) begin
        res_V_data_3_V_write = 1'b1;
    end else begin
        res_V_data_3_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln25_reg_783_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_4_V_blk_n = res_V_data_4_V_full_n;
    end else begin
        res_V_data_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln25_reg_783_pp0_iter2_reg == 1'd0))) begin
        res_V_data_4_V_write = 1'b1;
    end else begin
        res_V_data_4_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln25_reg_783_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_5_V_blk_n = res_V_data_5_V_full_n;
    end else begin
        res_V_data_5_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln25_reg_783_pp0_iter2_reg == 1'd0))) begin
        res_V_data_5_V_write = 1'b1;
    end else begin
        res_V_data_5_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln25_reg_783_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_6_V_blk_n = res_V_data_6_V_full_n;
    end else begin
        res_V_data_6_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln25_reg_783_pp0_iter2_reg == 1'd0))) begin
        res_V_data_6_V_write = 1'b1;
    end else begin
        res_V_data_6_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln25_reg_783_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_7_V_blk_n = res_V_data_7_V_full_n;
    end else begin
        res_V_data_7_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln25_reg_783_pp0_iter2_reg == 1'd0))) begin
        res_V_data_7_V_write = 1'b1;
    end else begin
        res_V_data_7_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln25_reg_783_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_8_V_blk_n = res_V_data_8_V_full_n;
    end else begin
        res_V_data_8_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln25_reg_783_pp0_iter2_reg == 1'd0))) begin
        res_V_data_8_V_write = 1'b1;
    end else begin
        res_V_data_8_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln25_reg_783_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_9_V_blk_n = res_V_data_9_V_full_n;
    end else begin
        res_V_data_9_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln25_reg_783_pp0_iter2_reg == 1'd0))) begin
        res_V_data_9_V_write = 1'b1;
    end else begin
        res_V_data_9_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln25_fu_227_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln25_fu_227_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) | ((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_13_fu_315_p2 = ($signed(6'd44) + $signed(shl_ln2_fu_307_p3));

assign add_ln1192_14_fu_339_p2 = ($signed(6'd48) + $signed(shl_ln1118_6_fu_331_p3));

assign add_ln1192_15_fu_363_p2 = ($signed(6'd52) + $signed(shl_ln1118_7_fu_355_p3));

assign add_ln1192_16_fu_511_p2 = (add_ln1192_17_fu_505_p2 + shl_ln1118_8_fu_498_p3);

assign add_ln1192_17_fu_505_p2 = ($signed(6'd52) + $signed(sext_ln1192_12_fu_495_p1));

assign add_ln1192_18_fu_415_p2 = ($signed(6'd48) + $signed(shl_ln1118_9_fu_407_p3));

assign add_ln1192_19_fu_543_p2 = (add_ln1192_28_fu_537_p2 + shl_ln1118_s_fu_530_p3);

assign add_ln1192_20_fu_575_p2 = ($signed(6'd48) + $signed(sub_ln1192_4_fu_569_p2));

assign add_ln1192_21_fu_607_p2 = ($signed(6'd48) + $signed(add_ln1192_29_fu_601_p2));

assign add_ln1192_22_fu_639_p2 = (add_ln1192_30_fu_633_p2 + shl_ln1118_2_fu_626_p3);

assign add_ln1192_23_fu_671_p2 = ($signed(6'd44) + $signed(add_ln1192_31_fu_665_p2));

assign add_ln1192_24_fu_703_p2 = ($signed(6'd52) + $signed(sub_ln1192_5_fu_697_p2));

assign add_ln1192_25_fu_735_p2 = ($signed(6'd48) + $signed(sub_ln1192_6_fu_729_p2));

assign add_ln1192_26_fu_767_p2 = ($signed(6'd44) + $signed(add_ln1192_32_fu_761_p2));

assign add_ln1192_27_fu_447_p2 = ($signed(6'd48) + $signed(shl_ln1118_10_fu_439_p3));

assign add_ln1192_28_fu_537_p2 = ($signed(6'd52) + $signed(sext_ln1192_13_fu_527_p1));

assign add_ln1192_29_fu_601_p2 = ($signed(shl_ln1118_1_fu_594_p3) + $signed(sext_ln1192_15_fu_591_p1));

assign add_ln1192_30_fu_633_p2 = ($signed(6'd52) + $signed(sext_ln1192_16_fu_623_p1));

assign add_ln1192_31_fu_665_p2 = ($signed(shl_ln1118_3_fu_658_p3) + $signed(sext_ln1192_17_fu_655_p1));

assign add_ln1192_32_fu_761_p2 = ($signed(shl_ln1118_5_fu_754_p3) + $signed(sext_ln1192_20_fu_751_p1));

assign add_ln1192_fu_479_p2 = ($signed(6'd52) + $signed(sub_ln1192_fu_473_p2));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((io_acc_block_signal_op138 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln25_reg_783_pp0_iter2_reg == 1'd0)) | ((io_acc_block_signal_op46 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_783 == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((io_acc_block_signal_op138 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln25_reg_783_pp0_iter2_reg == 1'd0)) | ((io_acc_block_signal_op46 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_783 == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((io_acc_block_signal_op138 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln25_reg_783_pp0_iter2_reg == 1'd0)) | ((io_acc_block_signal_op46 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_783 == 1'd0)));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((io_acc_block_signal_op46 == 1'b0) & (icmp_ln25_reg_783 == 1'd0));
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter3 = ((io_acc_block_signal_op138 == 1'b0) & (icmp_ln25_reg_783_pp0_iter2_reg == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign i_fu_233_p2 = (i_0_reg_216 + 11'd1);

assign icmp_ln25_fu_227_p2 = ((i_0_reg_216 == 11'd1024) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op138 = (res_V_data_9_V_full_n & res_V_data_8_V_full_n & res_V_data_7_V_full_n & res_V_data_6_V_full_n & res_V_data_5_V_full_n & res_V_data_4_V_full_n & res_V_data_3_V_full_n & res_V_data_2_V_full_n & res_V_data_1_V_full_n & res_V_data_15_V_full_n & res_V_data_14_V_full_n & res_V_data_13_V_full_n & res_V_data_12_V_full_n & res_V_data_11_V_full_n & res_V_data_10_V_full_n & res_V_data_0_V_full_n);

assign io_acc_block_signal_op46 = (data_V_data_9_V_empty_n & data_V_data_8_V_empty_n & data_V_data_7_V_empty_n & data_V_data_6_V_empty_n & data_V_data_5_V_empty_n & data_V_data_4_V_empty_n & data_V_data_3_V_empty_n & data_V_data_2_V_empty_n & data_V_data_1_V_empty_n & data_V_data_15_V_empty_n & data_V_data_14_V_empty_n & data_V_data_13_V_empty_n & data_V_data_12_V_empty_n & data_V_data_11_V_empty_n & data_V_data_10_V_empty_n & data_V_data_0_V_empty_n);

assign res_V_data_0_V_din = tmp_data_0_V_reg_894;

assign res_V_data_10_V_din = tmp_data_10_V_reg_919;

assign res_V_data_11_V_din = tmp_data_11_V_reg_924;

assign res_V_data_12_V_din = tmp_data_12_V_reg_929;

assign res_V_data_13_V_din = tmp_data_13_V_reg_934;

assign res_V_data_14_V_din = tmp_data_14_V_reg_939;

assign res_V_data_15_V_din = tmp_data_15_V_reg_889_pp0_iter2_reg;

assign res_V_data_1_V_din = tmp_data_1_V_reg_854_pp0_iter2_reg;

assign res_V_data_2_V_din = tmp_data_2_V_reg_859_pp0_iter2_reg;

assign res_V_data_3_V_din = tmp_data_3_V_reg_864_pp0_iter2_reg;

assign res_V_data_4_V_din = tmp_data_4_V_reg_899;

assign res_V_data_5_V_din = tmp_data_5_V_reg_869_pp0_iter2_reg;

assign res_V_data_6_V_din = tmp_data_6_V_reg_874_pp0_iter2_reg;

assign res_V_data_7_V_din = tmp_data_7_V_reg_904;

assign res_V_data_8_V_din = tmp_data_8_V_reg_909;

assign res_V_data_9_V_din = tmp_data_9_V_reg_914;

assign sext_ln1192_12_fu_495_p1 = tmp_data_V_4_reg_797;

assign sext_ln1192_13_fu_527_p1 = tmp_data_V_7_reg_803;

assign sext_ln1192_14_fu_559_p1 = tmp_data_V_8_reg_809;

assign sext_ln1192_15_fu_591_p1 = tmp_data_V_9_reg_814;

assign sext_ln1192_16_fu_623_p1 = tmp_data_V_10_reg_820;

assign sext_ln1192_17_fu_655_p1 = tmp_data_V_11_reg_826;

assign sext_ln1192_18_fu_687_p1 = tmp_data_V_12_reg_832;

assign sext_ln1192_19_fu_719_p1 = tmp_data_V_13_reg_837;

assign sext_ln1192_20_fu_751_p1 = tmp_data_V_14_reg_843;

assign sext_ln1192_fu_463_p1 = tmp_data_V_0_reg_792;

assign shl_ln1118_10_fu_439_p3 = {{data_V_data_15_V_dout}, {2'd0}};

assign shl_ln1118_1_fu_594_p3 = {{tmp_data_V_9_reg_814}, {2'd0}};

assign shl_ln1118_2_fu_626_p3 = {{tmp_data_V_10_reg_820}, {2'd0}};

assign shl_ln1118_3_fu_658_p3 = {{tmp_data_V_11_reg_826}, {2'd0}};

assign shl_ln1118_4_fu_722_p3 = {{tmp_data_V_13_reg_837}, {2'd0}};

assign shl_ln1118_5_fu_754_p3 = {{tmp_data_V_14_reg_843}, {2'd0}};

assign shl_ln1118_6_fu_331_p3 = {{data_V_data_2_V_dout}, {2'd0}};

assign shl_ln1118_7_fu_355_p3 = {{data_V_data_3_V_dout}, {2'd0}};

assign shl_ln1118_8_fu_498_p3 = {{tmp_data_V_4_reg_797}, {2'd0}};

assign shl_ln1118_9_fu_407_p3 = {{data_V_data_6_V_dout}, {2'd0}};

assign shl_ln1118_s_fu_530_p3 = {{tmp_data_V_7_reg_803}, {2'd0}};

assign shl_ln1192_2_fu_383_p3 = {{trunc_ln1192_3_fu_379_p1}, {3'd0}};

assign shl_ln1192_3_fu_562_p3 = {{trunc_ln1192_4_reg_879}, {3'd0}};

assign shl_ln1192_4_fu_690_p3 = {{trunc_ln1192_5_reg_884}, {3'd0}};

assign shl_ln2_fu_307_p3 = {{data_V_data_1_V_dout}, {2'd0}};

assign shl_ln_fu_466_p3 = {{trunc_ln1192_reg_849}, {3'd0}};

assign start_out = real_start;

assign sub_ln1192_3_fu_391_p2 = ($signed(6'd52) - $signed(shl_ln1192_2_fu_383_p3));

assign sub_ln1192_4_fu_569_p2 = ($signed(shl_ln1192_3_fu_562_p3) - $signed(sext_ln1192_14_fu_559_p1));

assign sub_ln1192_5_fu_697_p2 = ($signed(shl_ln1192_4_fu_690_p3) - $signed(sext_ln1192_18_fu_687_p1));

assign sub_ln1192_6_fu_729_p2 = ($signed(shl_ln1118_4_fu_722_p3) - $signed(sext_ln1192_19_fu_719_p1));

assign sub_ln1192_fu_473_p2 = ($signed(shl_ln_fu_466_p3) - $signed(sext_ln1192_fu_463_p1));

assign trunc_ln1192_3_fu_379_p1 = data_V_data_5_V_dout[2:0];

assign trunc_ln1192_4_fu_431_p0 = data_V_data_8_V_dout;

assign trunc_ln1192_4_fu_431_p1 = trunc_ln1192_4_fu_431_p0[2:0];

assign trunc_ln1192_5_fu_435_p0 = data_V_data_12_V_dout;

assign trunc_ln1192_5_fu_435_p1 = trunc_ln1192_5_fu_435_p0[2:0];

assign trunc_ln1192_fu_303_p0 = data_V_data_0_V_dout;

assign trunc_ln1192_fu_303_p1 = trunc_ln1192_fu_303_p0[2:0];

always @ (posedge ap_clk) begin
    tmp_data_5_V_reg_869_pp0_iter2_reg[0] <= 1'b1;
end

endmodule //normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_s
