<?xml version="1.0" encoding="utf-8" ?> 

<Synthesis_deps>

  <Version XPSPNVER="1.0" EDKVER="13.4" />
  <FPGA family="spartan3e" device="xc3s500e" package="fg320" speedgrade="-5" />
  <File Type="MHS" URL="../../kl.mhs" />
  <File Type="UCF" URL="../../data/kl.ucf" />
  <File Type="PlatgenOpt" URL="../platgen.opt" />


</Synthesis_deps>
