// Seed: 2476348720
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  inout id_1;
  initial begin
    if (1)
      if (1'd0) begin
        id_1 <= 1;
        if (id_2) begin
          id_2 <= 1;
        end else id_1 <= (1) - 1;
      end else if (id_1 + 1) id_2 = 1'b0 == id_1;
  end
  reg id_2;
endmodule
