#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jun 20 14:15:33 2021
# Process ID: 744663
# Current directory: /home/hk19197/awesomeaudiomixer
# Command line: vivado -mode tcl -source rtl.tcl
# Log file: /home/hk19197/awesomeaudiomixer/vivado.log
# Journal file: /home/hk19197/awesomeaudiomixer/vivado.jou
#-----------------------------------------------------------
source rtl.tcl
# open_project rtl-proj/rtl.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hk19197/awesomeaudiomixer/hls-proj'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
# upgrade_ip [get_ips]
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
# reset_runs impl_1
# launch_runs impl_1 -to_step write_bitstream
Wrote  : </home/hk19197/awesomeaudiomixer/rtl-proj/rtl.srcs/sources_1/bd/overlay/overlay.bd> 
VHDL Output written to : /home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/synth/overlay.v
VHDL Output written to : /home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/sim/overlay.v
VHDL Output written to : /home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/hdl/overlay_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps .
INFO: [BD 41-1029] Generation completed for the IP Integrator block amix .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_auto_pc_0/overlay_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/hw_handoff/overlay.hwh
Generated Block Design Tcl file /home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/hw_handoff/overlay_bd.tcl
Generated Hardware Definition File /home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/synth/overlay.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP overlay_amix_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP overlay_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP overlay_ps_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP overlay_rst_ps_50M_0
[Sun Jun 20 14:16:15 2021] Launched overlay_ps_0_synth_1, overlay_amix_0_synth_1, overlay_rst_ps_50M_0_synth_1, overlay_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
overlay_ps_0_synth_1: /home/hk19197/awesomeaudiomixer/rtl-proj/rtl.runs/overlay_ps_0_synth_1/runme.log
overlay_amix_0_synth_1: /home/hk19197/awesomeaudiomixer/rtl-proj/rtl.runs/overlay_amix_0_synth_1/runme.log
overlay_rst_ps_50M_0_synth_1: /home/hk19197/awesomeaudiomixer/rtl-proj/rtl.runs/overlay_rst_ps_50M_0_synth_1/runme.log
overlay_auto_pc_0_synth_1: /home/hk19197/awesomeaudiomixer/rtl-proj/rtl.runs/overlay_auto_pc_0_synth_1/runme.log
synth_1: /home/hk19197/awesomeaudiomixer/rtl-proj/rtl.runs/synth_1/runme.log
[Sun Jun 20 14:16:15 2021] Launched impl_1...
Run output will be captured here: /home/hk19197/awesomeaudiomixer/rtl-proj/rtl.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2488.289 ; gain = 200.227 ; free physical = 146320 ; free virtual = 169984
# wait_on_run impl_1
[Sun Jun 20 14:16:15 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log overlay.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source overlay.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source overlay.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hk19197/awesomeaudiomixer/hls-proj'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top overlay -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_amix_0/overlay_amix_0.dcp' for cell 'amix'
INFO: [Project 1-454] Reading design checkpoint '/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_ps_0/overlay_ps_0.dcp' for cell 'ps'
INFO: [Project 1-454] Reading design checkpoint '/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_rst_ps_50M_0/overlay_rst_ps_50M_0.dcp' for cell 'rst_ps_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_auto_pc_0/overlay_auto_pc_0.dcp' for cell 'ps_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2288.242 ; gain = 0.000 ; free physical = 149318 ; free virtual = 173327
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_ps_0/overlay_ps_0.xdc] for cell 'ps/inst'
Finished Parsing XDC File [/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_ps_0/overlay_ps_0.xdc] for cell 'ps/inst'
Parsing XDC File [/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_rst_ps_50M_0/overlay_rst_ps_50M_0_board.xdc] for cell 'rst_ps_50M/U0'
Finished Parsing XDC File [/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_rst_ps_50M_0/overlay_rst_ps_50M_0_board.xdc] for cell 'rst_ps_50M/U0'
Parsing XDC File [/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_rst_ps_50M_0/overlay_rst_ps_50M_0.xdc] for cell 'rst_ps_50M/U0'
Finished Parsing XDC File [/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_rst_ps_50M_0/overlay_rst_ps_50M_0.xdc] for cell 'rst_ps_50M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2456.148 ; gain = 0.000 ; free physical = 149173 ; free virtual = 173184
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2456.148 ; gain = 168.082 ; free physical = 149174 ; free virtual = 173186
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2456.148 ; gain = 0.000 ; free physical = 149189 ; free virtual = 173201

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a73235df

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2575.078 ; gain = 118.930 ; free physical = 149090 ; free virtual = 173098

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 9 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 89c01f7a

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2747.016 ; gain = 0.000 ; free physical = 148889 ; free virtual = 172897
INFO: [Opt 31-389] Phase Retarget created 28 cells and removed 54 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 887af7ab

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2747.016 ; gain = 0.000 ; free physical = 148887 ; free virtual = 172896
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 12 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d6d9884d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2747.016 ; gain = 0.000 ; free physical = 148881 ; free virtual = 172889
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 250 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: d6d9884d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2747.016 ; gain = 0.000 ; free physical = 148880 ; free virtual = 172888
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: d6d9884d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2747.016 ; gain = 0.000 ; free physical = 148880 ; free virtual = 172888
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d6d9884d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2747.016 ; gain = 0.000 ; free physical = 148880 ; free virtual = 172888
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              28  |              54  |                                              0  |
|  Constant propagation         |               0  |              12  |                                              0  |
|  Sweep                        |               0  |             250  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2747.016 ; gain = 0.000 ; free physical = 148880 ; free virtual = 172888
Ending Logic Optimization Task | Checksum: 1fa93be45

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2747.016 ; gain = 0.000 ; free physical = 148880 ; free virtual = 172888

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 0 Total Ports: 8
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: 13624d34d

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148865 ; free virtual = 172873
Ending Power Optimization Task | Checksum: 13624d34d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3061.992 ; gain = 314.977 ; free physical = 148870 ; free virtual = 172878

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1a32d2b35

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148507 ; free virtual = 172521
Ending Final Cleanup Task | Checksum: 1a32d2b35

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148504 ; free virtual = 172518

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148504 ; free virtual = 172518
Ending Netlist Obfuscation Task | Checksum: 1a32d2b35

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148504 ; free virtual = 172518
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 3061.992 ; gain = 605.844 ; free physical = 148504 ; free virtual = 172518
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148483 ; free virtual = 172499
INFO: [Common 17-1381] The checkpoint '/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.runs/impl_1/overlay_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file overlay_drc_opted.rpt -pb overlay_drc_opted.pb -rpx overlay_drc_opted.rpx
Command: report_drc -file overlay_drc_opted.rpt -pb overlay_drc_opted.pb -rpx overlay_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hk19197/awesomeaudiomixer/rtl-proj/rtl.runs/impl_1/overlay_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: amix/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/amix_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148259 ; free virtual = 172275
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13119f5ad

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148259 ; free virtual = 172275
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148259 ; free virtual = 172275

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 59b6f858

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148229 ; free virtual = 172245

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c585bff7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148198 ; free virtual = 172214

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c585bff7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148197 ; free virtual = 172213
Phase 1 Placer Initialization | Checksum: c585bff7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148196 ; free virtual = 172212

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17635c851

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148171 ; free virtual = 172187

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 186b10864

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148166 ; free virtual = 172182

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 183 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 86 nets or cells. Created 0 new cell, deleted 86 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148308 ; free virtual = 172324

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             86  |                    86  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             86  |                    86  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: f91842dd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148307 ; free virtual = 172323
Phase 2.3 Global Placement Core | Checksum: 12fac6d9b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148298 ; free virtual = 172315
Phase 2 Global Placement | Checksum: 12fac6d9b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148297 ; free virtual = 172313

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11ea38a4a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148308 ; free virtual = 172324

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 9401330e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148315 ; free virtual = 172331

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: dec9c269

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148314 ; free virtual = 172330

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16eb9d942

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148314 ; free virtual = 172330

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 14ad6a575

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148295 ; free virtual = 172311

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 11e311713

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148296 ; free virtual = 172312

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 72891838

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148296 ; free virtual = 172312
Phase 3 Detail Placement | Checksum: 72891838

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148296 ; free virtual = 172312

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12924dc46

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=11.402 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 186e2990b

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148295 ; free virtual = 172311
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: edc48b34

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148295 ; free virtual = 172311
Phase 4.1.1.1 BUFG Insertion | Checksum: 12924dc46

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148295 ; free virtual = 172311
INFO: [Place 30-746] Post Placement Timing Summary WNS=11.402. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148295 ; free virtual = 172311
Phase 4.1 Post Commit Optimization | Checksum: 1709ffa1e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148295 ; free virtual = 172311

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1709ffa1e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148295 ; free virtual = 172311

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1709ffa1e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148295 ; free virtual = 172311
Phase 4.3 Placer Reporting | Checksum: 1709ffa1e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148295 ; free virtual = 172311

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148295 ; free virtual = 172311

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148295 ; free virtual = 172311
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1896d7760

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148295 ; free virtual = 172311
Ending Placer Task | Checksum: 947ed2ee

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148295 ; free virtual = 172311
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148318 ; free virtual = 172334
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.30 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148306 ; free virtual = 172328
INFO: [Common 17-1381] The checkpoint '/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.runs/impl_1/overlay_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file overlay_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148326 ; free virtual = 172345
INFO: [runtcl-4] Executing : report_utilization -file overlay_utilization_placed.rpt -pb overlay_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file overlay_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148334 ; free virtual = 172353
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 148303 ; free virtual = 172327
INFO: [Common 17-1381] The checkpoint '/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.runs/impl_1/overlay_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 145578c3 ConstDB: 0 ShapeSum: 80295a2b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12fa71d02

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 147589 ; free virtual = 171625
Post Restoration Checksum: NetGraph: 834c79a1 NumContArr: ac5aa361 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12fa71d02

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 147588 ; free virtual = 171624

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12fa71d02

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 147553 ; free virtual = 171589

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12fa71d02

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 147553 ; free virtual = 171589
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b0e86290

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 147566 ; free virtual = 171593
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.356 | TNS=0.000  | WHS=-0.183 | THS=-24.836|

Phase 2 Router Initialization | Checksum: 21df9e732

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 147564 ; free virtual = 171590

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3129
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3129
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 21df9e732

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 147561 ; free virtual = 171587
Phase 3 Initial Routing | Checksum: 22cb7e1d5

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 147562 ; free virtual = 171588

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 200
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.669 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: ca12d392

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 147541 ; free virtual = 171567

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.669 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: c5fa98b7

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 147541 ; free virtual = 171567
Phase 4 Rip-up And Reroute | Checksum: c5fa98b7

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 147541 ; free virtual = 171567

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: c5fa98b7

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 147541 ; free virtual = 171568

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: c5fa98b7

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 147541 ; free virtual = 171568
Phase 5 Delay and Skew Optimization | Checksum: c5fa98b7

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 147541 ; free virtual = 171568

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: a361a37b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 147541 ; free virtual = 171568
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.784 | TNS=0.000  | WHS=0.043  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: f1b3f758

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 147541 ; free virtual = 171568
Phase 6 Post Hold Fix | Checksum: f1b3f758

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 147541 ; free virtual = 171568

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.465517 %
  Global Horizontal Routing Utilization  = 0.515805 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: fa27fc72

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 147541 ; free virtual = 171568

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: fa27fc72

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 147540 ; free virtual = 171566

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16882ac0a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 147539 ; free virtual = 171565

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=10.784 | TNS=0.000  | WHS=0.043  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 16882ac0a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 147539 ; free virtual = 171565
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 147576 ; free virtual = 171603

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 147576 ; free virtual = 171603
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3061.992 ; gain = 0.000 ; free physical = 147594 ; free virtual = 171627
INFO: [Common 17-1381] The checkpoint '/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.runs/impl_1/overlay_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file overlay_drc_routed.rpt -pb overlay_drc_routed.pb -rpx overlay_drc_routed.rpx
Command: report_drc -file overlay_drc_routed.rpt -pb overlay_drc_routed.pb -rpx overlay_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hk19197/awesomeaudiomixer/rtl-proj/rtl.runs/impl_1/overlay_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file overlay_methodology_drc_routed.rpt -pb overlay_methodology_drc_routed.pb -rpx overlay_methodology_drc_routed.rpx
Command: report_methodology -file overlay_methodology_drc_routed.rpt -pb overlay_methodology_drc_routed.pb -rpx overlay_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/hk19197/awesomeaudiomixer/rtl-proj/rtl.runs/impl_1/overlay_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file overlay_power_routed.rpt -pb overlay_power_summary_routed.pb -rpx overlay_power_routed.rpx
Command: report_power -file overlay_power_routed.rpt -pb overlay_power_summary_routed.pb -rpx overlay_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
109 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file overlay_route_status.rpt -pb overlay_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file overlay_timing_summary_routed.rpt -pb overlay_timing_summary_routed.pb -rpx overlay_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file overlay_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file overlay_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file overlay_bus_skew_routed.rpt -pb overlay_bus_skew_routed.pb -rpx overlay_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force overlay.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP amix/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/amix_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input amix/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/amix_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP amix/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/amix_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input amix/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/amix_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP amix/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/amix_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input amix/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/amix_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP amix/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/amix_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input amix/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/amix_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U3/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U3/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U3/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U3/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U3/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U3/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U3/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U3/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP amix/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/amix_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output amix/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/amix_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U3/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U3/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U3/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U3/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U3/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U3/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U3/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U3/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP amix/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/amix_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage amix/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/amix_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U3/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U3/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: amix/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/amix_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U3/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U3/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U3/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U3/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: amix/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/amix_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 24 Warnings, 10 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./overlay.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3387.094 ; gain = 231.809 ; free physical = 147937 ; free virtual = 171999
INFO: [Common 17-206] Exiting Vivado at Sun Jun 20 14:25:55 2021...
[Sun Jun 20 14:26:00 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:06:06 ; elapsed = 00:09:44 . Memory (MB): peak = 2488.289 ; gain = 0.000 ; free physical = 149331 ; free virtual = 173393
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 20 14:26:00 2021...
