[1] OpenACC. http://www.openacc-standard.org/.
[2] C´edric Augonnet, Samuel Thibault, Raymond Namyst, and Pierre-
Andr´e Wacrenier. StarPU: A Uniﬁed Platform for Task Scheduling on
Heterogeneous Multicore Architectures. Concurrency and Computation:
Practice and Experience, 23(2):187–198, 2011.

[3] Sara S. Baghsorkhi, Matthieu Delahaye, Sanjay J. Patel, William D.
Gropp, and Wen-mei W. Hwu. An adaptive performance modeling
tool for gpu architectures. In Proceedings of the 15th ACM SIGPLAN
Symposium on Principles and Practice of Parallel Programming, 2010.
[4] Javier Cabezas, Llu´ıs Vilanova, Isaac Gelado, Thomas B. Jablin, Nacho
Navarro, and Wen-mei Hwu. Automatic execution of single-gpu com-
putations across multiple gpus. In Proceedings of the 23rd International
Conference on Parallel Architectures and Compilation, 2014.

[5] Bradford L. Chamberlain, Steven J. Deitz, David Iten, and Sung-Eun
Choi. User-deﬁned distributions and layouts in chapel: Philosophy and
framework.
In Proceedings of the 2Nd USENIX Conference on Hot
Topics in Parallelism, HotPar’10, pages 12–12, Berkeley, CA, USA,
2010.

[6] Philippe Charles, Christian Grothoff, Vijay Saraswat, Christopher Don-
awa, Allan Kielstra, Kemal Ebcioglu, Christoph von Praun, and Vivek
Sarkar. X10: An object-oriented approach to non-uniform cluster
computing. SIGPLAN Not., 40(10):519–538, October 2005.

[7] Gregory F. Diamos and Sudhakar Yalamanchili. Harmony: An exe-
cution model and runtime for heterogeneous many core systems.
In
Proceedings of the 17th International Symposium on High Performance
Distributed Computing, HPDC ’08, pages 197–200. ACM, 2008.

[8] Tarek El-Ghazawi, William Carlson, Thomas Sterling, and Katherine
Yelick. UPC: Distributed Shared-Memory Programming. Wiley-
Interscience, 2003.

[9] D. Grewe, Zheng Wang, and M.F.P. O’Boyle. Portable mapping of data
parallel programs to opencl for heterogeneous systems. In IEEE/ACM
Code Generation and Optimization (CGO) Symposium, 2013.

[10] Dominik Grewe and Michael F. P. O’Boyle. A static task partitioning
In Proceedings of

approach for heterogeneous systems using opencl.
the 20th International Conference on Compiler Construction.

[11] Roger W. Hockney. The communication challenge for mpp: Intel
paragon and meiko cs-2. Parallel Computing, 20(3):389 – 398, 1994.
[12] Sunpyo Hong and Hyesoon Kim. An analytical model for a gpu archi-
tecture with memory-level and thread-level parallelism awareness.
In
Proceedings of the 36th Annual International Symposium on Computer
Architecture, ISCA ’09, pages 152–163, New York, NY, USA, 2009.
[13] Yulu Jia, Piotr Luszczek, and Jack Dongarra. Multi-gpu implementation
of {LU} factorization. In Proceedings of the International Conference
on Computational Science, {ICCS} 2012, pages 106 – 115, 2012.

[14] Rashid Kaleem, Rajkishore Barik, Tatiana Shpeisman, Brian T. Lewis,
Chunling Hu, and Keshav Pingali. Adaptive heterogeneous scheduling
for integrated gpus. In Proceedings of the 23rd International Conference
on Parallel Architectures and Compilation, PACT ’14, 2014.

798

[15] David J. Liljab Kelvin K. Yuea. Parallel loop scheduling for high per-
formance computers. In L. Grandinetti J.J. Dongarra, G.R. Joubert and
J. Kowalik, editors, High Performance ComputingTechnology, Methods
and Applications, volume 10 of Advances in Parallel Computing, pages
243 – 264. North-Holland, 1995.

[16] Khronos OpenCL Working Group. The OpenCL Speciﬁcation - Version

1.0. Technical report, The Khronos Group, 2009.

[17] Charles H. Koelbel, David B. Loveman, Robert S. Schreiber, Guy L.
Steele, Jr., and Mary E. Zosel. The High Performance Fortran Hand-
book. MIT Press, Cambridge, MA, USA, 1994.

[18] Janghaeng Lee, Mehrzad Samadi, Yongjun Park, and Scott Mahlke.
Skmd: Single kernel on multiple devices for transparent cpu-gpu col-
laboration. ACM Trans. Comput. Syst., 33(3):9:1–9:27, August 2015.

[19] Chunhua Liao, Yonghong Yan, Bronis R de Supinski, Daniel J Quinlan,
and Barbara Chapman. Early Experiences with the OpenMP Accelerator
Model. In OpenMP in the Era of Low Power Devices and Accelerators
(IWOMP’13), pages 84–98. Springer, 2013.

[20] Jo˜ao V. F. Lima, Thierry Gautier, Nicolas Maillard, and Vincent Danjean.
Exploiting concurrent GPU operations for efﬁcient work stealing on
multi-gpus.
In IEEE 24th International Symposium on Computer
Architecture and High Performance Computing, SBAC-PAD 2012.

[21] Chi-Keung Luk, Sunpyo Hong, and Hyesoon Kim. Qilin: Exploiting
parallelism on heterogeneous multiprocessors with adaptive mapping. In
Proceedings of the 42Nd Annual IEEE/ACM International Symposium
on Microarchitecture, pages 45–55, New York, NY, USA, 2009. ACM.
[22] OpenMP Architecture Review Board. The OpenMP API Speciﬁcation

for Parallel Programming. http://www.openmp.org/.

[23] Phitchaya Mangpo Phothilimthana, Jason Ansel, Jonathan Ragan-Kelley,
Portable performance on heterogeneous
In The 8th International Conference on Architectural

and Saman Amarasinghe.
architectures.
Support for Programming Languages and Operating Systems, 2013.

[24] Thejas Ramashekar and Uday Bondhugula. Automatic data allocation
and buffer management for multi-gpu machines. ACM Trans. Archit.
Code Optim., 10(4):60:1–60:26, December 2013.

[25] Nishkam Ravi, Yi Yang, Tao Bao, and Srimat Chakradhar. Semi-
automatic restructuring of ofﬂoadable tasks for many-core accelerators.
In Proceedings of the International Conference on High Performance
Computing, Networking, Storage and Analysis, SC ’13, 2013.

[26] Vignesh T. Ravi and Gagan Agrawal. A dynamic scheduling framework
for emerging heterogeneous systems. In 18th International Conference
on High Performance Computing, HiPC 2011, Bengaluru, India, De-
cember 18-21, 2011, pages 1–10, 2011.

[27] Vignesh T. Ravi, Wenjing Ma, David Chiu, and Gagan Agrawal.
Compiler and runtime support for enabling generalized reduction com-
putations on heterogeneous parallel conﬁgurations.
In Proceedings of
the 24th ACM International Conference on Supercomputing, ICS ’10,
pages 137–146, New York, NY, USA, 2010. ACM.

[28] Thomas R. Scogland, Wu-Chun Feng, Barry Rountree, and Bronis R.
Supinski. Coretsar: Adaptive worksharing for heterogeneous systems.
In Proceedings of the 29th International Conference on Supercomputing
- Volume 8488, ISC 2014, pages 172–186, 2014.

[29] Sundaresan Venkatasubramanian and Richard W. Vuduc. Tuned and
wildly asynchronous stencil kernels for hybrid cpu/gpu systems.
In
Proceedings of the 23rd International Conference on Supercomputing,
ICS ’09, pages 244–255, New York, NY, USA, 2009. ACM.

[30] Samuel Williams, Andrew Waterman, and David Patterson. Rooﬂine:
An insightful visual performance model for multicore architectures.
Commun. ACM, 52(4):65–76, April 2009.

[31] Noah Wolfe, Tianyu Liu, Christopher Carothers, and Xie George Xu.
Heterogeneous concurrent execution of monte carlo photon transport on
cpu, gpu and mic.
In Proceedings of the 4th Workshop on Irregular
Applications: Architectures and Algorithms, IA3 ’14, pages 49–52,
Piscataway, NJ, USA, 2014. IEEE Press.

[32] Rengan Xu, Sunita Chandrasekaran, and Barbara Chapman. Explor-
ing programming multi-gpus using openmp and openacc-based hybrid
model. In Proceedings of the 2013 IEEE 27th International Symposium
on Parallel and Distributed Processing Workshops and PhD Forum,
pages 1169–1176. IEEE Computer Society, 2013.

[33] Yonghong Yan, Pei-Hung Lin, Chunhua Liao, Bronis R. de Supinski,
Supporting multiple accelerators in high-
and Daniel J. Quinlan.
level programming models.
In Proceedings of the Sixth International
Workshop on Programming Models and Applications for Multicores and
Manycores
