@book{computer_design,
    author    = "Morris Mano, Charles R. Kime, Tom Martin",
    title     = "Logic and Computer Design Fundamentals",
    publisher = "Pearson",
    edition   = "Fifth",
    year      = "2016",
}

@article{intel,
    author    = "Roope Kaivola et al.",
    title     = "Replacing Testing with Formal Verification in Intel Core i7 Processor Execution Engine Validation",
    journal   = "Springer",
    year      = "2009",
}

@article{cpu_fpga_1,
    author    = "Niklaus Wirth",
    title     = "The Design of a RISC Architecture and its Implementation with an FPGA",
    journal   = "",
    year      = "2015",
}

@INPROCEEDINGS{cpu_fpga_2,
  author={Jeemon, Jikku},
  booktitle={2016 IEEE International Conference on Recent Trends in Electronics, Information   Communication Technology (RTEICT)}, 
  title={Pipelined 8-bit RISC processor design using Verilog HDL on FPGA}, 
  year={2016},
  volume={},
  number={},
  pages={2023-2027},
  doi={10.1109/RTEICT.2016.7808194}
}

@article{cpu_fpga_3,
    author = "Yamin Li and Wanming Chu",
    title  = "Using FPGA for Computer Architecture/Organization Education",
    journal = "",
    year = ""
}

@booklet{hps,
    author   = "Altera, Intel",
    title     = "Cyclone V Hard Processor System Technical Reference Manual",
    year      = "2018",
}

@booklet{cyc_overview,
    author   = "Altera, Intel",
    title     = "Cyclone V Device Overview",
    year      = "2018",
}

@booklet{cyc_hand_1,
    author   = "Altera, Intel",
    title     = "Cyclone V Device Handbook: Volume 1: Device Interfaces and Integration",
    year      = "2020",
}

@booklet{cyc_hand_2,
    author   = "Altera, Intel",
    title     = "Cyclone V Device Handbook: Volume 2: Transceivers",
    year      = "2018",
}

@booklet{avalon,
    author   = "Intel",
    title     = "Avalon Interface Specifications",
    year      = "2021",
}

@booklet{ram,
    author   = "Altera",
    title     = "Internal Memory (RAM and ROM) User Guide",
    year      = "2014",
}

@booklet{pio,
    author   = "Intel",
    title     = "Embedded Peripherals IP User Guide",
    year      = "2021",
}

@booklet{bus,
    author   = "Altera",
    title     = "Avalon to External Bus Bridge",
    year      = "2015",
}

@booklet{boot,
    author   = "Altera, Intel",
    title     = "AN 709: HPS SoC Boot Guide - Cyclone V SoC Development Kit",
    year      = "2016",
}

@booklet{arm,
    author   = "ARM",
    title     = "Cortex-A9 Technical Reference Manual",
    year      = "2008",
}

@booklet{vesa,
    author   = "Video Electronics Standards Association",
    title     = "VESA and Industry Standards and Guidelines for Computer Display Monitor Timing (DMT)",
    year      = "2008",
}

@misc{mit,
    author    = "Chris Terman",
    title     = "MIT course, 6.004 Computation Structures",
    year      = "2019",
}

@misc{cornell,
    author    = "Hunter Adams",
    title     = "Cornell university course, ECE4760 Designing with microcontrollers",
    year      = "2012",
}

@misc{uliege,
    author    = "Fontaine Pascal, Mathy Laurent",
    title     = "University of Li√®ge, INFO0012-2 Computation Structures",
    year      = "2019",
}

@misc{quartus,
  title = {Intel Quartus Prime Design Software - Support Center},
  howpublished = {\url{https://www.intel.com/content/www/us/en/programmable/support/support-resources/support-centers/quartus-support.html}},
  note = {Accessed: 2020-2021}
}

@misc{cyc_web,
  title = {Cyclone V FPGAs Features},
  howpublished = {\url{https://www.intel.fr/content/www/fr/fr/products/details/fpga/cyclone/v/features.html}},
  note = {Accessed: 2020-2021}
}
