{"Source Block": ["hdl/library/jesd204/jesd204_common/jesd204_frame_align_replace.v@101:111@HdlIdDef", "wire [DATA_PATH_WIDTH-1:0]            prev_char_is_align_4;\nwire [DATA_PATH_WIDTH*8-1:0]          prev_data_6;\nwire [DATA_PATH_WIDTH*8-1:0]          prev_prev_data_6;\nwire [DATA_PATH_WIDTH-1:0]            prev_char_is_align_6;\nreg  [DATA_PATH_WIDTH*8-1:0]          prev_data;\nreg  [DATA_PATH_WIDTH*8-1:0]          prev_prev_data;\nreg  [DATA_PATH_WIDTH-1:0]            prev_char_is_align;\nreg  [DPW_LOG2:0]                     jj;\nreg  [DPW_LOG2:0]                     ll;\n\nalways @(posedge clk) begin\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_common/jesd204_frame_align_replace.v@100:110", "wire [DATA_PATH_WIDTH*8-1:0]          prev_prev_data_4;\nwire [DATA_PATH_WIDTH-1:0]            prev_char_is_align_4;\nwire [DATA_PATH_WIDTH*8-1:0]          prev_data_6;\nwire [DATA_PATH_WIDTH*8-1:0]          prev_prev_data_6;\nwire [DATA_PATH_WIDTH-1:0]            prev_char_is_align_6;\nreg  [DATA_PATH_WIDTH*8-1:0]          prev_data;\nreg  [DATA_PATH_WIDTH*8-1:0]          prev_prev_data;\nreg  [DATA_PATH_WIDTH-1:0]            prev_char_is_align;\nreg  [DPW_LOG2:0]                     jj;\nreg  [DPW_LOG2:0]                     ll;\n\n"], ["hdl/library/jesd204/jesd204_common/jesd204_frame_align_replace.v@103:113", "wire [DATA_PATH_WIDTH*8-1:0]          prev_prev_data_6;\nwire [DATA_PATH_WIDTH-1:0]            prev_char_is_align_6;\nreg  [DATA_PATH_WIDTH*8-1:0]          prev_data;\nreg  [DATA_PATH_WIDTH*8-1:0]          prev_prev_data;\nreg  [DATA_PATH_WIDTH-1:0]            prev_char_is_align;\nreg  [DPW_LOG2:0]                     jj;\nreg  [DPW_LOG2:0]                     ll;\n\nalways @(posedge clk) begin\n  data_d1 <= data;\n  data_d2 <= data_d1;\n"], ["hdl/library/jesd204/jesd204_common/jesd204_frame_align_replace.v@102:112", "wire [DATA_PATH_WIDTH*8-1:0]          prev_data_6;\nwire [DATA_PATH_WIDTH*8-1:0]          prev_prev_data_6;\nwire [DATA_PATH_WIDTH-1:0]            prev_char_is_align_6;\nreg  [DATA_PATH_WIDTH*8-1:0]          prev_data;\nreg  [DATA_PATH_WIDTH*8-1:0]          prev_prev_data;\nreg  [DATA_PATH_WIDTH-1:0]            prev_char_is_align;\nreg  [DPW_LOG2:0]                     jj;\nreg  [DPW_LOG2:0]                     ll;\n\nalways @(posedge clk) begin\n  data_d1 <= data;\n"], ["hdl/library/jesd204/jesd204_common/jesd204_frame_align_replace.v@99:109", "wire [DATA_PATH_WIDTH*8-1:0]          prev_data_4;\nwire [DATA_PATH_WIDTH*8-1:0]          prev_prev_data_4;\nwire [DATA_PATH_WIDTH-1:0]            prev_char_is_align_4;\nwire [DATA_PATH_WIDTH*8-1:0]          prev_data_6;\nwire [DATA_PATH_WIDTH*8-1:0]          prev_prev_data_6;\nwire [DATA_PATH_WIDTH-1:0]            prev_char_is_align_6;\nreg  [DATA_PATH_WIDTH*8-1:0]          prev_data;\nreg  [DATA_PATH_WIDTH*8-1:0]          prev_prev_data;\nreg  [DATA_PATH_WIDTH-1:0]            prev_char_is_align;\nreg  [DPW_LOG2:0]                     jj;\nreg  [DPW_LOG2:0]                     ll;\n"], ["hdl/library/jesd204/jesd204_common/jesd204_frame_align_replace.v@98:108", "wire [DATA_PATH_WIDTH-1:0]            prev_char_is_align_3;\nwire [DATA_PATH_WIDTH*8-1:0]          prev_data_4;\nwire [DATA_PATH_WIDTH*8-1:0]          prev_prev_data_4;\nwire [DATA_PATH_WIDTH-1:0]            prev_char_is_align_4;\nwire [DATA_PATH_WIDTH*8-1:0]          prev_data_6;\nwire [DATA_PATH_WIDTH*8-1:0]          prev_prev_data_6;\nwire [DATA_PATH_WIDTH-1:0]            prev_char_is_align_6;\nreg  [DATA_PATH_WIDTH*8-1:0]          prev_data;\nreg  [DATA_PATH_WIDTH*8-1:0]          prev_prev_data;\nreg  [DATA_PATH_WIDTH-1:0]            prev_char_is_align;\nreg  [DPW_LOG2:0]                     jj;\n"]], "Diff Content": {"Delete": [[106, "reg  [DATA_PATH_WIDTH*8-1:0]          prev_prev_data;\n"]], "Add": []}}