Classic Timing Analyzer report for action
Sun Jun 04 21:39:38 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                  ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------+-----------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                   ; To                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------+-----------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 10.148 ns                        ; reset                  ; wait_time[18]               ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 15.974 ns                        ; transfer:tran|txds     ; txd                         ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -0.976 ns                        ; reset                  ; transfer:tran|buf[2]        ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 82.22 MHz ( period = 12.162 ns ) ; transfer:tran|txd_done ; cnt[31]                     ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; cmd                    ; transfer:tran|state.x_start ; clk        ; clk      ; 37           ;
; Total number of failed paths ;                                          ;               ;                                  ;                        ;                             ;            ;          ; 37           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------+-----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F672C8       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+------------------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                   ; To            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 82.22 MHz ( period = 12.162 ns )                    ; transfer:tran|txd_done ; cnt[31]       ; clk        ; clk      ; None                        ; None                      ; 5.636 ns                ;
; N/A                                     ; 82.81 MHz ( period = 12.076 ns )                    ; transfer:tran|txd_done ; cnt[30]       ; clk        ; clk      ; None                        ; None                      ; 5.550 ns                ;
; N/A                                     ; 83.40 MHz ( period = 11.990 ns )                    ; transfer:tran|txd_done ; cnt[29]       ; clk        ; clk      ; None                        ; None                      ; 5.464 ns                ;
; N/A                                     ; 84.01 MHz ( period = 11.904 ns )                    ; transfer:tran|txd_done ; cnt[28]       ; clk        ; clk      ; None                        ; None                      ; 5.378 ns                ;
; N/A                                     ; 84.62 MHz ( period = 11.818 ns )                    ; transfer:tran|txd_done ; cnt[27]       ; clk        ; clk      ; None                        ; None                      ; 5.292 ns                ;
; N/A                                     ; 85.24 MHz ( period = 11.732 ns )                    ; transfer:tran|txd_done ; cnt[26]       ; clk        ; clk      ; None                        ; None                      ; 5.206 ns                ;
; N/A                                     ; 85.87 MHz ( period = 11.646 ns )                    ; transfer:tran|txd_done ; cnt[25]       ; clk        ; clk      ; None                        ; None                      ; 5.120 ns                ;
; N/A                                     ; 86.51 MHz ( period = 11.560 ns )                    ; transfer:tran|txd_done ; cnt[24]       ; clk        ; clk      ; None                        ; None                      ; 5.034 ns                ;
; N/A                                     ; 87.95 MHz ( period = 11.370 ns )                    ; transfer:tran|txd_done ; cnt[23]       ; clk        ; clk      ; None                        ; None                      ; 4.844 ns                ;
; N/A                                     ; 88.62 MHz ( period = 11.284 ns )                    ; transfer:tran|txd_done ; cnt[22]       ; clk        ; clk      ; None                        ; None                      ; 4.758 ns                ;
; N/A                                     ; 89.30 MHz ( period = 11.198 ns )                    ; transfer:tran|txd_done ; cnt[21]       ; clk        ; clk      ; None                        ; None                      ; 4.672 ns                ;
; N/A                                     ; 89.99 MHz ( period = 11.112 ns )                    ; transfer:tran|txd_done ; cnt[20]       ; clk        ; clk      ; None                        ; None                      ; 4.586 ns                ;
; N/A                                     ; 90.69 MHz ( period = 11.026 ns )                    ; transfer:tran|txd_done ; cnt[19]       ; clk        ; clk      ; None                        ; None                      ; 4.500 ns                ;
; N/A                                     ; 91.41 MHz ( period = 10.940 ns )                    ; transfer:tran|txd_done ; cnt[18]       ; clk        ; clk      ; None                        ; None                      ; 4.414 ns                ;
; N/A                                     ; 92.13 MHz ( period = 10.854 ns )                    ; transfer:tran|txd_done ; cnt[17]       ; clk        ; clk      ; None                        ; None                      ; 4.328 ns                ;
; N/A                                     ; 92.87 MHz ( period = 10.768 ns )                    ; transfer:tran|txd_done ; cnt[16]       ; clk        ; clk      ; None                        ; None                      ; 4.242 ns                ;
; N/A                                     ; 94.36 MHz ( period = 10.598 ns )                    ; transfer:tran|txd_done ; cnt[15]       ; clk        ; clk      ; None                        ; None                      ; 4.067 ns                ;
; N/A                                     ; 95.13 MHz ( period = 10.512 ns )                    ; transfer:tran|txd_done ; cnt[14]       ; clk        ; clk      ; None                        ; None                      ; 3.981 ns                ;
; N/A                                     ; 95.91 MHz ( period = 10.426 ns )                    ; transfer:tran|txd_done ; cnt[13]       ; clk        ; clk      ; None                        ; None                      ; 3.895 ns                ;
; N/A                                     ; 96.71 MHz ( period = 10.340 ns )                    ; transfer:tran|txd_done ; cnt[12]       ; clk        ; clk      ; None                        ; None                      ; 3.809 ns                ;
; N/A                                     ; 97.52 MHz ( period = 10.254 ns )                    ; transfer:tran|txd_done ; cnt[11]       ; clk        ; clk      ; None                        ; None                      ; 3.723 ns                ;
; N/A                                     ; 97.52 MHz ( period = 10.254 ns )                    ; wait_time[0]           ; wait_time[13] ; clk        ; clk      ; None                        ; None                      ; 10.000 ns               ;
; N/A                                     ; 97.55 MHz ( period = 10.251 ns )                    ; wait_time[0]           ; wait_time[19] ; clk        ; clk      ; None                        ; None                      ; 9.997 ns                ;
; N/A                                     ; 97.57 MHz ( period = 10.249 ns )                    ; wait_time[0]           ; wait_time[23] ; clk        ; clk      ; None                        ; None                      ; 9.995 ns                ;
; N/A                                     ; 97.57 MHz ( period = 10.249 ns )                    ; wait_time[0]           ; wait_time[20] ; clk        ; clk      ; None                        ; None                      ; 9.995 ns                ;
; N/A                                     ; 97.58 MHz ( period = 10.248 ns )                    ; wait_time[0]           ; wait_time[14] ; clk        ; clk      ; None                        ; None                      ; 9.994 ns                ;
; N/A                                     ; 97.58 MHz ( period = 10.248 ns )                    ; wait_time[0]           ; wait_time[21] ; clk        ; clk      ; None                        ; None                      ; 9.994 ns                ;
; N/A                                     ; 97.59 MHz ( period = 10.247 ns )                    ; wait_time[0]           ; wait_time[24] ; clk        ; clk      ; None                        ; None                      ; 9.993 ns                ;
; N/A                                     ; 97.61 MHz ( period = 10.245 ns )                    ; wait_time[0]           ; wait_time[18] ; clk        ; clk      ; None                        ; None                      ; 9.991 ns                ;
; N/A                                     ; 97.62 MHz ( period = 10.244 ns )                    ; wait_time[0]           ; wait_time[22] ; clk        ; clk      ; None                        ; None                      ; 9.990 ns                ;
; N/A                                     ; 97.65 MHz ( period = 10.241 ns )                    ; wait_time[0]           ; wait_time[11] ; clk        ; clk      ; None                        ; None                      ; 9.987 ns                ;
; N/A                                     ; 97.68 MHz ( period = 10.238 ns )                    ; wait_time[0]           ; wait_time[25] ; clk        ; clk      ; None                        ; None                      ; 9.984 ns                ;
; N/A                                     ; 97.68 MHz ( period = 10.238 ns )                    ; wait_time[0]           ; wait_time[12] ; clk        ; clk      ; None                        ; None                      ; 9.984 ns                ;
; N/A                                     ; 97.68 MHz ( period = 10.238 ns )                    ; wait_time[0]           ; wait_time[10] ; clk        ; clk      ; None                        ; None                      ; 9.984 ns                ;
; N/A                                     ; 97.71 MHz ( period = 10.234 ns )                    ; wait_time[0]           ; wait_time[15] ; clk        ; clk      ; None                        ; None                      ; 9.980 ns                ;
; N/A                                     ; 97.73 MHz ( period = 10.232 ns )                    ; wait_time[0]           ; wait_time[16] ; clk        ; clk      ; None                        ; None                      ; 9.978 ns                ;
; N/A                                     ; 97.77 MHz ( period = 10.228 ns )                    ; wait_time[0]           ; wait_time[17] ; clk        ; clk      ; None                        ; None                      ; 9.974 ns                ;
; N/A                                     ; 98.35 MHz ( period = 10.168 ns )                    ; transfer:tran|txd_done ; cnt[10]       ; clk        ; clk      ; None                        ; None                      ; 3.637 ns                ;
; N/A                                     ; 98.39 MHz ( period = 10.164 ns )                    ; wait_time[1]           ; wait_time[13] ; clk        ; clk      ; None                        ; None                      ; 9.910 ns                ;
; N/A                                     ; 98.42 MHz ( period = 10.161 ns )                    ; wait_time[1]           ; wait_time[19] ; clk        ; clk      ; None                        ; None                      ; 9.907 ns                ;
; N/A                                     ; 98.43 MHz ( period = 10.159 ns )                    ; wait_time[1]           ; wait_time[23] ; clk        ; clk      ; None                        ; None                      ; 9.905 ns                ;
; N/A                                     ; 98.43 MHz ( period = 10.159 ns )                    ; wait_time[1]           ; wait_time[20] ; clk        ; clk      ; None                        ; None                      ; 9.905 ns                ;
; N/A                                     ; 98.44 MHz ( period = 10.158 ns )                    ; wait_time[1]           ; wait_time[14] ; clk        ; clk      ; None                        ; None                      ; 9.904 ns                ;
; N/A                                     ; 98.44 MHz ( period = 10.158 ns )                    ; wait_time[1]           ; wait_time[21] ; clk        ; clk      ; None                        ; None                      ; 9.904 ns                ;
; N/A                                     ; 98.45 MHz ( period = 10.157 ns )                    ; wait_time[1]           ; wait_time[24] ; clk        ; clk      ; None                        ; None                      ; 9.903 ns                ;
; N/A                                     ; 98.47 MHz ( period = 10.155 ns )                    ; wait_time[1]           ; wait_time[18] ; clk        ; clk      ; None                        ; None                      ; 9.901 ns                ;
; N/A                                     ; 98.48 MHz ( period = 10.154 ns )                    ; wait_time[1]           ; wait_time[22] ; clk        ; clk      ; None                        ; None                      ; 9.900 ns                ;
; N/A                                     ; 98.51 MHz ( period = 10.151 ns )                    ; wait_time[1]           ; wait_time[11] ; clk        ; clk      ; None                        ; None                      ; 9.897 ns                ;
; N/A                                     ; 98.54 MHz ( period = 10.148 ns )                    ; wait_time[1]           ; wait_time[25] ; clk        ; clk      ; None                        ; None                      ; 9.894 ns                ;
; N/A                                     ; 98.54 MHz ( period = 10.148 ns )                    ; wait_time[1]           ; wait_time[12] ; clk        ; clk      ; None                        ; None                      ; 9.894 ns                ;
; N/A                                     ; 98.54 MHz ( period = 10.148 ns )                    ; wait_time[1]           ; wait_time[10] ; clk        ; clk      ; None                        ; None                      ; 9.894 ns                ;
; N/A                                     ; 98.58 MHz ( period = 10.144 ns )                    ; wait_time[1]           ; wait_time[15] ; clk        ; clk      ; None                        ; None                      ; 9.890 ns                ;
; N/A                                     ; 98.60 MHz ( period = 10.142 ns )                    ; wait_time[1]           ; wait_time[16] ; clk        ; clk      ; None                        ; None                      ; 9.888 ns                ;
; N/A                                     ; 98.64 MHz ( period = 10.138 ns )                    ; wait_time[1]           ; wait_time[17] ; clk        ; clk      ; None                        ; None                      ; 9.884 ns                ;
; N/A                                     ; 98.76 MHz ( period = 10.126 ns )                    ; wait_time[2]           ; wait_time[13] ; clk        ; clk      ; None                        ; None                      ; 9.872 ns                ;
; N/A                                     ; 98.78 MHz ( period = 10.123 ns )                    ; wait_time[2]           ; wait_time[19] ; clk        ; clk      ; None                        ; None                      ; 9.869 ns                ;
; N/A                                     ; 98.80 MHz ( period = 10.121 ns )                    ; wait_time[2]           ; wait_time[23] ; clk        ; clk      ; None                        ; None                      ; 9.867 ns                ;
; N/A                                     ; 98.80 MHz ( period = 10.121 ns )                    ; wait_time[2]           ; wait_time[20] ; clk        ; clk      ; None                        ; None                      ; 9.867 ns                ;
; N/A                                     ; 98.81 MHz ( period = 10.120 ns )                    ; wait_time[2]           ; wait_time[14] ; clk        ; clk      ; None                        ; None                      ; 9.866 ns                ;
; N/A                                     ; 98.81 MHz ( period = 10.120 ns )                    ; wait_time[2]           ; wait_time[21] ; clk        ; clk      ; None                        ; None                      ; 9.866 ns                ;
; N/A                                     ; 98.82 MHz ( period = 10.119 ns )                    ; wait_time[2]           ; wait_time[24] ; clk        ; clk      ; None                        ; None                      ; 9.865 ns                ;
; N/A                                     ; 98.84 MHz ( period = 10.117 ns )                    ; wait_time[2]           ; wait_time[18] ; clk        ; clk      ; None                        ; None                      ; 9.863 ns                ;
; N/A                                     ; 98.85 MHz ( period = 10.116 ns )                    ; wait_time[2]           ; wait_time[22] ; clk        ; clk      ; None                        ; None                      ; 9.862 ns                ;
; N/A                                     ; 98.88 MHz ( period = 10.113 ns )                    ; wait_time[2]           ; wait_time[11] ; clk        ; clk      ; None                        ; None                      ; 9.859 ns                ;
; N/A                                     ; 98.91 MHz ( period = 10.110 ns )                    ; wait_time[2]           ; wait_time[25] ; clk        ; clk      ; None                        ; None                      ; 9.856 ns                ;
; N/A                                     ; 98.91 MHz ( period = 10.110 ns )                    ; wait_time[2]           ; wait_time[12] ; clk        ; clk      ; None                        ; None                      ; 9.856 ns                ;
; N/A                                     ; 98.91 MHz ( period = 10.110 ns )                    ; wait_time[2]           ; wait_time[10] ; clk        ; clk      ; None                        ; None                      ; 9.856 ns                ;
; N/A                                     ; 98.95 MHz ( period = 10.106 ns )                    ; wait_time[2]           ; wait_time[15] ; clk        ; clk      ; None                        ; None                      ; 9.852 ns                ;
; N/A                                     ; 98.97 MHz ( period = 10.104 ns )                    ; wait_time[2]           ; wait_time[16] ; clk        ; clk      ; None                        ; None                      ; 9.850 ns                ;
; N/A                                     ; 99.01 MHz ( period = 10.100 ns )                    ; wait_time[2]           ; wait_time[17] ; clk        ; clk      ; None                        ; None                      ; 9.846 ns                ;
; N/A                                     ; 99.19 MHz ( period = 10.082 ns )                    ; transfer:tran|txd_done ; cnt[9]        ; clk        ; clk      ; None                        ; None                      ; 3.551 ns                ;
; N/A                                     ; 99.56 MHz ( period = 10.044 ns )                    ; wait_time[3]           ; wait_time[13] ; clk        ; clk      ; None                        ; None                      ; 9.790 ns                ;
; N/A                                     ; 99.59 MHz ( period = 10.041 ns )                    ; wait_time[3]           ; wait_time[19] ; clk        ; clk      ; None                        ; None                      ; 9.787 ns                ;
; N/A                                     ; 99.61 MHz ( period = 10.039 ns )                    ; wait_time[3]           ; wait_time[23] ; clk        ; clk      ; None                        ; None                      ; 9.785 ns                ;
; N/A                                     ; 99.61 MHz ( period = 10.039 ns )                    ; wait_time[3]           ; wait_time[20] ; clk        ; clk      ; None                        ; None                      ; 9.785 ns                ;
; N/A                                     ; 99.62 MHz ( period = 10.038 ns )                    ; wait_time[3]           ; wait_time[14] ; clk        ; clk      ; None                        ; None                      ; 9.784 ns                ;
; N/A                                     ; 99.62 MHz ( period = 10.038 ns )                    ; wait_time[3]           ; wait_time[21] ; clk        ; clk      ; None                        ; None                      ; 9.784 ns                ;
; N/A                                     ; 99.63 MHz ( period = 10.037 ns )                    ; wait_time[3]           ; wait_time[24] ; clk        ; clk      ; None                        ; None                      ; 9.783 ns                ;
; N/A                                     ; 99.65 MHz ( period = 10.035 ns )                    ; wait_time[3]           ; wait_time[18] ; clk        ; clk      ; None                        ; None                      ; 9.781 ns                ;
; N/A                                     ; 99.66 MHz ( period = 10.034 ns )                    ; wait_time[3]           ; wait_time[22] ; clk        ; clk      ; None                        ; None                      ; 9.780 ns                ;
; N/A                                     ; 99.69 MHz ( period = 10.031 ns )                    ; wait_time[3]           ; wait_time[11] ; clk        ; clk      ; None                        ; None                      ; 9.777 ns                ;
; N/A                                     ; 99.72 MHz ( period = 10.028 ns )                    ; wait_time[3]           ; wait_time[25] ; clk        ; clk      ; None                        ; None                      ; 9.774 ns                ;
; N/A                                     ; 99.72 MHz ( period = 10.028 ns )                    ; wait_time[3]           ; wait_time[12] ; clk        ; clk      ; None                        ; None                      ; 9.774 ns                ;
; N/A                                     ; 99.72 MHz ( period = 10.028 ns )                    ; wait_time[3]           ; wait_time[10] ; clk        ; clk      ; None                        ; None                      ; 9.774 ns                ;
; N/A                                     ; 99.76 MHz ( period = 10.024 ns )                    ; wait_time[3]           ; wait_time[15] ; clk        ; clk      ; None                        ; None                      ; 9.770 ns                ;
; N/A                                     ; 99.78 MHz ( period = 10.022 ns )                    ; wait_time[3]           ; wait_time[16] ; clk        ; clk      ; None                        ; None                      ; 9.768 ns                ;
; N/A                                     ; 99.82 MHz ( period = 10.018 ns )                    ; wait_time[3]           ; wait_time[17] ; clk        ; clk      ; None                        ; None                      ; 9.764 ns                ;
; N/A                                     ; 100.01 MHz ( period = 9.999 ns )                    ; transfer:tran|txd_done ; state.s_tran  ; clk        ; clk      ; None                        ; None                      ; 3.481 ns                ;
; N/A                                     ; 100.03 MHz ( period = 9.997 ns )                    ; transfer:tran|txd_done ; state.s_wait  ; clk        ; clk      ; None                        ; None                      ; 3.479 ns                ;
; N/A                                     ; 100.04 MHz ( period = 9.996 ns )                    ; transfer:tran|txd_done ; cnt[8]        ; clk        ; clk      ; None                        ; None                      ; 3.465 ns                ;
; N/A                                     ; 101.26 MHz ( period = 9.876 ns )                    ; wait_time[4]           ; wait_time[13] ; clk        ; clk      ; None                        ; None                      ; 9.622 ns                ;
; N/A                                     ; 101.29 MHz ( period = 9.873 ns )                    ; wait_time[4]           ; wait_time[19] ; clk        ; clk      ; None                        ; None                      ; 9.619 ns                ;
; N/A                                     ; 101.31 MHz ( period = 9.871 ns )                    ; wait_time[4]           ; wait_time[23] ; clk        ; clk      ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.31 MHz ( period = 9.871 ns )                    ; wait_time[5]           ; wait_time[13] ; clk        ; clk      ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.31 MHz ( period = 9.871 ns )                    ; wait_time[4]           ; wait_time[20] ; clk        ; clk      ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.32 MHz ( period = 9.870 ns )                    ; wait_time[4]           ; wait_time[14] ; clk        ; clk      ; None                        ; None                      ; 9.616 ns                ;
; N/A                                     ; 101.32 MHz ( period = 9.870 ns )                    ; wait_time[4]           ; wait_time[21] ; clk        ; clk      ; None                        ; None                      ; 9.616 ns                ;
; N/A                                     ; 101.33 MHz ( period = 9.869 ns )                    ; wait_time[4]           ; wait_time[24] ; clk        ; clk      ; None                        ; None                      ; 9.615 ns                ;
; N/A                                     ; 101.34 MHz ( period = 9.868 ns )                    ; wait_time[5]           ; wait_time[19] ; clk        ; clk      ; None                        ; None                      ; 9.614 ns                ;
; N/A                                     ; 101.35 MHz ( period = 9.867 ns )                    ; wait_time[4]           ; wait_time[18] ; clk        ; clk      ; None                        ; None                      ; 9.613 ns                ;
; N/A                                     ; 101.36 MHz ( period = 9.866 ns )                    ; wait_time[5]           ; wait_time[23] ; clk        ; clk      ; None                        ; None                      ; 9.612 ns                ;
; N/A                                     ; 101.36 MHz ( period = 9.866 ns )                    ; wait_time[4]           ; wait_time[22] ; clk        ; clk      ; None                        ; None                      ; 9.612 ns                ;
; N/A                                     ; 101.36 MHz ( period = 9.866 ns )                    ; wait_time[5]           ; wait_time[20] ; clk        ; clk      ; None                        ; None                      ; 9.612 ns                ;
; N/A                                     ; 101.37 MHz ( period = 9.865 ns )                    ; wait_time[5]           ; wait_time[14] ; clk        ; clk      ; None                        ; None                      ; 9.611 ns                ;
; N/A                                     ; 101.37 MHz ( period = 9.865 ns )                    ; wait_time[5]           ; wait_time[21] ; clk        ; clk      ; None                        ; None                      ; 9.611 ns                ;
; N/A                                     ; 101.38 MHz ( period = 9.864 ns )                    ; wait_time[5]           ; wait_time[24] ; clk        ; clk      ; None                        ; None                      ; 9.610 ns                ;
; N/A                                     ; 101.39 MHz ( period = 9.863 ns )                    ; wait_time[4]           ; wait_time[11] ; clk        ; clk      ; None                        ; None                      ; 9.609 ns                ;
; N/A                                     ; 101.40 MHz ( period = 9.862 ns )                    ; wait_time[5]           ; wait_time[18] ; clk        ; clk      ; None                        ; None                      ; 9.608 ns                ;
; N/A                                     ; 101.41 MHz ( period = 9.861 ns )                    ; wait_time[5]           ; wait_time[22] ; clk        ; clk      ; None                        ; None                      ; 9.607 ns                ;
; N/A                                     ; 101.42 MHz ( period = 9.860 ns )                    ; wait_time[4]           ; wait_time[25] ; clk        ; clk      ; None                        ; None                      ; 9.606 ns                ;
; N/A                                     ; 101.42 MHz ( period = 9.860 ns )                    ; wait_time[4]           ; wait_time[12] ; clk        ; clk      ; None                        ; None                      ; 9.606 ns                ;
; N/A                                     ; 101.42 MHz ( period = 9.860 ns )                    ; wait_time[4]           ; wait_time[10] ; clk        ; clk      ; None                        ; None                      ; 9.606 ns                ;
; N/A                                     ; 101.44 MHz ( period = 9.858 ns )                    ; wait_time[5]           ; wait_time[11] ; clk        ; clk      ; None                        ; None                      ; 9.604 ns                ;
; N/A                                     ; 101.46 MHz ( period = 9.856 ns )                    ; wait_time[4]           ; wait_time[15] ; clk        ; clk      ; None                        ; None                      ; 9.602 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; wait_time[5]           ; wait_time[25] ; clk        ; clk      ; None                        ; None                      ; 9.601 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; wait_time[5]           ; wait_time[12] ; clk        ; clk      ; None                        ; None                      ; 9.601 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; wait_time[5]           ; wait_time[10] ; clk        ; clk      ; None                        ; None                      ; 9.601 ns                ;
; N/A                                     ; 101.48 MHz ( period = 9.854 ns )                    ; wait_time[4]           ; wait_time[16] ; clk        ; clk      ; None                        ; None                      ; 9.600 ns                ;
; N/A                                     ; 101.51 MHz ( period = 9.851 ns )                    ; wait_time[5]           ; wait_time[15] ; clk        ; clk      ; None                        ; None                      ; 9.597 ns                ;
; N/A                                     ; 101.52 MHz ( period = 9.850 ns )                    ; wait_time[4]           ; wait_time[17] ; clk        ; clk      ; None                        ; None                      ; 9.596 ns                ;
; N/A                                     ; 101.53 MHz ( period = 9.849 ns )                    ; wait_time[5]           ; wait_time[16] ; clk        ; clk      ; None                        ; None                      ; 9.595 ns                ;
; N/A                                     ; 101.57 MHz ( period = 9.845 ns )                    ; wait_time[5]           ; wait_time[17] ; clk        ; clk      ; None                        ; None                      ; 9.591 ns                ;
; N/A                                     ; 101.98 MHz ( period = 9.806 ns )                    ; transfer:tran|txd_done ; cnt[7]        ; clk        ; clk      ; None                        ; None                      ; 3.275 ns                ;
; N/A                                     ; 102.51 MHz ( period = 9.755 ns )                    ; wait_time[10]          ; wait_time[13] ; clk        ; clk      ; None                        ; None                      ; 9.491 ns                ;
; N/A                                     ; 102.54 MHz ( period = 9.752 ns )                    ; wait_time[10]          ; wait_time[19] ; clk        ; clk      ; None                        ; None                      ; 9.488 ns                ;
; N/A                                     ; 102.56 MHz ( period = 9.750 ns )                    ; wait_time[10]          ; wait_time[23] ; clk        ; clk      ; None                        ; None                      ; 9.486 ns                ;
; N/A                                     ; 102.56 MHz ( period = 9.750 ns )                    ; wait_time[10]          ; wait_time[20] ; clk        ; clk      ; None                        ; None                      ; 9.486 ns                ;
; N/A                                     ; 102.57 MHz ( period = 9.749 ns )                    ; wait_time[10]          ; wait_time[14] ; clk        ; clk      ; None                        ; None                      ; 9.485 ns                ;
; N/A                                     ; 102.57 MHz ( period = 9.749 ns )                    ; wait_time[10]          ; wait_time[21] ; clk        ; clk      ; None                        ; None                      ; 9.485 ns                ;
; N/A                                     ; 102.59 MHz ( period = 9.748 ns )                    ; wait_time[10]          ; wait_time[24] ; clk        ; clk      ; None                        ; None                      ; 9.484 ns                ;
; N/A                                     ; 102.61 MHz ( period = 9.746 ns )                    ; wait_time[10]          ; wait_time[18] ; clk        ; clk      ; None                        ; None                      ; 9.482 ns                ;
; N/A                                     ; 102.62 MHz ( period = 9.745 ns )                    ; wait_time[10]          ; wait_time[22] ; clk        ; clk      ; None                        ; None                      ; 9.481 ns                ;
; N/A                                     ; 102.64 MHz ( period = 9.743 ns )                    ; wait_time[6]           ; wait_time[13] ; clk        ; clk      ; None                        ; None                      ; 9.489 ns                ;
; N/A                                     ; 102.65 MHz ( period = 9.742 ns )                    ; wait_time[10]          ; wait_time[11] ; clk        ; clk      ; None                        ; None                      ; 9.478 ns                ;
; N/A                                     ; 102.67 MHz ( period = 9.740 ns )                    ; wait_time[6]           ; wait_time[19] ; clk        ; clk      ; None                        ; None                      ; 9.486 ns                ;
; N/A                                     ; 102.68 MHz ( period = 9.739 ns )                    ; wait_time[10]          ; wait_time[25] ; clk        ; clk      ; None                        ; None                      ; 9.475 ns                ;
; N/A                                     ; 102.68 MHz ( period = 9.739 ns )                    ; wait_time[10]          ; wait_time[12] ; clk        ; clk      ; None                        ; None                      ; 9.475 ns                ;
; N/A                                     ; 102.68 MHz ( period = 9.739 ns )                    ; wait_time[10]          ; wait_time[10] ; clk        ; clk      ; None                        ; None                      ; 9.475 ns                ;
; N/A                                     ; 102.69 MHz ( period = 9.738 ns )                    ; wait_time[6]           ; wait_time[23] ; clk        ; clk      ; None                        ; None                      ; 9.484 ns                ;
; N/A                                     ; 102.69 MHz ( period = 9.738 ns )                    ; wait_time[6]           ; wait_time[20] ; clk        ; clk      ; None                        ; None                      ; 9.484 ns                ;
; N/A                                     ; 102.70 MHz ( period = 9.737 ns )                    ; wait_time[6]           ; wait_time[14] ; clk        ; clk      ; None                        ; None                      ; 9.483 ns                ;
; N/A                                     ; 102.70 MHz ( period = 9.737 ns )                    ; wait_time[6]           ; wait_time[21] ; clk        ; clk      ; None                        ; None                      ; 9.483 ns                ;
; N/A                                     ; 102.71 MHz ( period = 9.736 ns )                    ; wait_time[6]           ; wait_time[24] ; clk        ; clk      ; None                        ; None                      ; 9.482 ns                ;
; N/A                                     ; 102.72 MHz ( period = 9.735 ns )                    ; wait_time[10]          ; wait_time[15] ; clk        ; clk      ; None                        ; None                      ; 9.471 ns                ;
; N/A                                     ; 102.73 MHz ( period = 9.734 ns )                    ; wait_time[6]           ; wait_time[18] ; clk        ; clk      ; None                        ; None                      ; 9.480 ns                ;
; N/A                                     ; 102.74 MHz ( period = 9.733 ns )                    ; wait_time[6]           ; wait_time[22] ; clk        ; clk      ; None                        ; None                      ; 9.479 ns                ;
; N/A                                     ; 102.74 MHz ( period = 9.733 ns )                    ; wait_time[10]          ; wait_time[16] ; clk        ; clk      ; None                        ; None                      ; 9.469 ns                ;
; N/A                                     ; 102.77 MHz ( period = 9.730 ns )                    ; wait_time[6]           ; wait_time[11] ; clk        ; clk      ; None                        ; None                      ; 9.476 ns                ;
; N/A                                     ; 102.79 MHz ( period = 9.729 ns )                    ; wait_time[10]          ; wait_time[17] ; clk        ; clk      ; None                        ; None                      ; 9.465 ns                ;
; N/A                                     ; 102.81 MHz ( period = 9.727 ns )                    ; wait_time[6]           ; wait_time[25] ; clk        ; clk      ; None                        ; None                      ; 9.473 ns                ;
; N/A                                     ; 102.81 MHz ( period = 9.727 ns )                    ; wait_time[6]           ; wait_time[12] ; clk        ; clk      ; None                        ; None                      ; 9.473 ns                ;
; N/A                                     ; 102.81 MHz ( period = 9.727 ns )                    ; wait_time[6]           ; wait_time[10] ; clk        ; clk      ; None                        ; None                      ; 9.473 ns                ;
; N/A                                     ; 102.85 MHz ( period = 9.723 ns )                    ; wait_time[6]           ; wait_time[15] ; clk        ; clk      ; None                        ; None                      ; 9.469 ns                ;
; N/A                                     ; 102.87 MHz ( period = 9.721 ns )                    ; wait_time[6]           ; wait_time[16] ; clk        ; clk      ; None                        ; None                      ; 9.467 ns                ;
; N/A                                     ; 102.88 MHz ( period = 9.720 ns )                    ; transfer:tran|txd_done ; cnt[6]        ; clk        ; clk      ; None                        ; None                      ; 3.189 ns                ;
; N/A                                     ; 102.91 MHz ( period = 9.717 ns )                    ; wait_time[6]           ; wait_time[17] ; clk        ; clk      ; None                        ; None                      ; 9.463 ns                ;
; N/A                                     ; 103.49 MHz ( period = 9.663 ns )                    ; wait_time[7]           ; wait_time[13] ; clk        ; clk      ; None                        ; None                      ; 9.409 ns                ;
; N/A                                     ; 103.52 MHz ( period = 9.660 ns )                    ; wait_time[7]           ; wait_time[19] ; clk        ; clk      ; None                        ; None                      ; 9.406 ns                ;
; N/A                                     ; 103.54 MHz ( period = 9.658 ns )                    ; wait_time[7]           ; wait_time[23] ; clk        ; clk      ; None                        ; None                      ; 9.404 ns                ;
; N/A                                     ; 103.54 MHz ( period = 9.658 ns )                    ; wait_time[7]           ; wait_time[20] ; clk        ; clk      ; None                        ; None                      ; 9.404 ns                ;
; N/A                                     ; 103.55 MHz ( period = 9.657 ns )                    ; wait_time[0]           ; state.s_tran  ; clk        ; clk      ; None                        ; None                      ; 9.398 ns                ;
; N/A                                     ; 103.55 MHz ( period = 9.657 ns )                    ; wait_time[7]           ; wait_time[14] ; clk        ; clk      ; None                        ; None                      ; 9.403 ns                ;
; N/A                                     ; 103.55 MHz ( period = 9.657 ns )                    ; wait_time[7]           ; wait_time[21] ; clk        ; clk      ; None                        ; None                      ; 9.403 ns                ;
; N/A                                     ; 103.56 MHz ( period = 9.656 ns )                    ; wait_time[7]           ; wait_time[24] ; clk        ; clk      ; None                        ; None                      ; 9.402 ns                ;
; N/A                                     ; 103.57 MHz ( period = 9.655 ns )                    ; wait_time[0]           ; state.s_wait  ; clk        ; clk      ; None                        ; None                      ; 9.396 ns                ;
; N/A                                     ; 103.57 MHz ( period = 9.655 ns )                    ; wait_time[0]           ; wait_time[3]  ; clk        ; clk      ; None                        ; None                      ; 9.391 ns                ;
; N/A                                     ; 103.57 MHz ( period = 9.655 ns )                    ; wait_time[0]           ; wait_time[2]  ; clk        ; clk      ; None                        ; None                      ; 9.391 ns                ;
; N/A                                     ; 103.58 MHz ( period = 9.654 ns )                    ; wait_time[7]           ; wait_time[18] ; clk        ; clk      ; None                        ; None                      ; 9.400 ns                ;
; N/A                                     ; 103.58 MHz ( period = 9.654 ns )                    ; wait_time[0]           ; wait_time[1]  ; clk        ; clk      ; None                        ; None                      ; 9.390 ns                ;
; N/A                                     ; 103.59 MHz ( period = 9.653 ns )                    ; wait_time[7]           ; wait_time[22] ; clk        ; clk      ; None                        ; None                      ; 9.399 ns                ;
; N/A                                     ; 103.59 MHz ( period = 9.653 ns )                    ; wait_time[0]           ; wait_time[0]  ; clk        ; clk      ; None                        ; None                      ; 9.389 ns                ;
; N/A                                     ; 103.63 MHz ( period = 9.650 ns )                    ; wait_time[7]           ; wait_time[11] ; clk        ; clk      ; None                        ; None                      ; 9.396 ns                ;
; N/A                                     ; 103.63 MHz ( period = 9.650 ns )                    ; wait_time[0]           ; wait_time[4]  ; clk        ; clk      ; None                        ; None                      ; 9.386 ns                ;
; N/A                                     ; 103.65 MHz ( period = 9.648 ns )                    ; wait_time[0]           ; wait_time[8]  ; clk        ; clk      ; None                        ; None                      ; 9.384 ns                ;
; N/A                                     ; 103.66 MHz ( period = 9.647 ns )                    ; wait_time[7]           ; wait_time[25] ; clk        ; clk      ; None                        ; None                      ; 9.393 ns                ;
; N/A                                     ; 103.66 MHz ( period = 9.647 ns )                    ; wait_time[7]           ; wait_time[12] ; clk        ; clk      ; None                        ; None                      ; 9.393 ns                ;
; N/A                                     ; 103.66 MHz ( period = 9.647 ns )                    ; wait_time[7]           ; wait_time[10] ; clk        ; clk      ; None                        ; None                      ; 9.393 ns                ;
; N/A                                     ; 103.67 MHz ( period = 9.646 ns )                    ; wait_time[0]           ; wait_time[9]  ; clk        ; clk      ; None                        ; None                      ; 9.382 ns                ;
; N/A                                     ; 103.68 MHz ( period = 9.645 ns )                    ; wait_time[0]           ; wait_time[6]  ; clk        ; clk      ; None                        ; None                      ; 9.381 ns                ;
; N/A                                     ; 103.70 MHz ( period = 9.643 ns )                    ; wait_time[7]           ; wait_time[15] ; clk        ; clk      ; None                        ; None                      ; 9.389 ns                ;
; N/A                                     ; 103.70 MHz ( period = 9.643 ns )                    ; wait_time[0]           ; wait_time[7]  ; clk        ; clk      ; None                        ; None                      ; 9.379 ns                ;
; N/A                                     ; 103.72 MHz ( period = 9.641 ns )                    ; wait_time[7]           ; wait_time[16] ; clk        ; clk      ; None                        ; None                      ; 9.387 ns                ;
; N/A                                     ; 103.75 MHz ( period = 9.639 ns )                    ; wait_time[0]           ; wait_time[5]  ; clk        ; clk      ; None                        ; None                      ; 9.375 ns                ;
; N/A                                     ; 103.77 MHz ( period = 9.637 ns )                    ; wait_time[7]           ; wait_time[17] ; clk        ; clk      ; None                        ; None                      ; 9.383 ns                ;
; N/A                                     ; 103.80 MHz ( period = 9.634 ns )                    ; transfer:tran|txd_done ; cnt[5]        ; clk        ; clk      ; None                        ; None                      ; 3.103 ns                ;
; N/A                                     ; 104.11 MHz ( period = 9.605 ns )                    ; wait_time[11]          ; wait_time[13] ; clk        ; clk      ; None                        ; None                      ; 9.341 ns                ;
; N/A                                     ; 104.14 MHz ( period = 9.602 ns )                    ; wait_time[11]          ; wait_time[19] ; clk        ; clk      ; None                        ; None                      ; 9.338 ns                ;
; N/A                                     ; 104.17 MHz ( period = 9.600 ns )                    ; wait_time[11]          ; wait_time[23] ; clk        ; clk      ; None                        ; None                      ; 9.336 ns                ;
; N/A                                     ; 104.17 MHz ( period = 9.600 ns )                    ; wait_time[11]          ; wait_time[20] ; clk        ; clk      ; None                        ; None                      ; 9.336 ns                ;
; N/A                                     ; 104.18 MHz ( period = 9.599 ns )                    ; wait_time[11]          ; wait_time[14] ; clk        ; clk      ; None                        ; None                      ; 9.335 ns                ;
; N/A                                     ; 104.18 MHz ( period = 9.599 ns )                    ; wait_time[11]          ; wait_time[21] ; clk        ; clk      ; None                        ; None                      ; 9.335 ns                ;
; N/A                                     ; 104.19 MHz ( period = 9.598 ns )                    ; wait_time[11]          ; wait_time[24] ; clk        ; clk      ; None                        ; None                      ; 9.334 ns                ;
; N/A                                     ; 104.21 MHz ( period = 9.596 ns )                    ; wait_time[11]          ; wait_time[18] ; clk        ; clk      ; None                        ; None                      ; 9.332 ns                ;
; N/A                                     ; 104.22 MHz ( period = 9.595 ns )                    ; wait_time[11]          ; wait_time[22] ; clk        ; clk      ; None                        ; None                      ; 9.331 ns                ;
; N/A                                     ; 104.25 MHz ( period = 9.592 ns )                    ; wait_time[11]          ; wait_time[11] ; clk        ; clk      ; None                        ; None                      ; 9.328 ns                ;
; N/A                                     ; 104.29 MHz ( period = 9.589 ns )                    ; wait_time[11]          ; wait_time[25] ; clk        ; clk      ; None                        ; None                      ; 9.325 ns                ;
; N/A                                     ; 104.29 MHz ( period = 9.589 ns )                    ; wait_time[11]          ; wait_time[12] ; clk        ; clk      ; None                        ; None                      ; 9.325 ns                ;
; N/A                                     ; 104.29 MHz ( period = 9.589 ns )                    ; wait_time[11]          ; wait_time[10] ; clk        ; clk      ; None                        ; None                      ; 9.325 ns                ;
; N/A                                     ; 104.33 MHz ( period = 9.585 ns )                    ; wait_time[11]          ; wait_time[15] ; clk        ; clk      ; None                        ; None                      ; 9.321 ns                ;
; N/A                                     ; 104.34 MHz ( period = 9.584 ns )                    ; wait_time[12]          ; wait_time[13] ; clk        ; clk      ; None                        ; None                      ; 9.320 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                        ;               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                             ;
+------------------------------------------+---------+-----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From    ; To                          ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------+-----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; cmd     ; transfer:tran|state.x_start ; clk        ; clk      ; None                       ; None                       ; 2.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; cmd     ; transfer:tran|state.x_idle  ; clk        ; clk      ; None                       ; None                       ; 2.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; cmd     ; transfer:tran|txd_done      ; clk        ; clk      ; None                       ; None                       ; 2.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; buf0[6] ; transfer:tran|buf[6]        ; clk        ; clk      ; None                       ; None                       ; 2.667 ns                 ;
; Not operational: Clock Skew > Data Delay ; buf0[7] ; transfer:tran|buf[7]        ; clk        ; clk      ; None                       ; None                       ; 2.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; cmd     ; transfer:tran|state.x_stop  ; clk        ; clk      ; None                       ; None                       ; 3.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; cmd     ; transfer:tran|cnt[4]        ; clk        ; clk      ; None                       ; None                       ; 4.435 ns                 ;
; Not operational: Clock Skew > Data Delay ; cmd     ; transfer:tran|cnt[3]        ; clk        ; clk      ; None                       ; None                       ; 4.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; cmd     ; transfer:tran|cnt[23]       ; clk        ; clk      ; None                       ; None                       ; 4.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; cmd     ; transfer:tran|cnt[7]        ; clk        ; clk      ; None                       ; None                       ; 4.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; cmd     ; transfer:tran|cnt[12]       ; clk        ; clk      ; None                       ; None                       ; 4.490 ns                 ;
; Not operational: Clock Skew > Data Delay ; cmd     ; transfer:tran|cnt[17]       ; clk        ; clk      ; None                       ; None                       ; 4.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; cmd     ; transfer:tran|cnt[24]       ; clk        ; clk      ; None                       ; None                       ; 4.495 ns                 ;
; Not operational: Clock Skew > Data Delay ; cmd     ; transfer:tran|cnt[25]       ; clk        ; clk      ; None                       ; None                       ; 4.495 ns                 ;
; Not operational: Clock Skew > Data Delay ; cmd     ; transfer:tran|cnt[26]       ; clk        ; clk      ; None                       ; None                       ; 4.495 ns                 ;
; Not operational: Clock Skew > Data Delay ; cmd     ; transfer:tran|cnt[5]        ; clk        ; clk      ; None                       ; None                       ; 4.499 ns                 ;
; Not operational: Clock Skew > Data Delay ; cmd     ; transfer:tran|cnt[6]        ; clk        ; clk      ; None                       ; None                       ; 4.500 ns                 ;
; Not operational: Clock Skew > Data Delay ; cmd     ; transfer:tran|cnt[2]        ; clk        ; clk      ; None                       ; None                       ; 4.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; cmd     ; transfer:tran|cnt[10]       ; clk        ; clk      ; None                       ; None                       ; 4.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; cmd     ; transfer:tran|cnt[27]       ; clk        ; clk      ; None                       ; None                       ; 4.553 ns                 ;
; Not operational: Clock Skew > Data Delay ; cmd     ; transfer:tran|cnt[15]       ; clk        ; clk      ; None                       ; None                       ; 4.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; cmd     ; transfer:tran|cnt[30]       ; clk        ; clk      ; None                       ; None                       ; 4.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; cmd     ; transfer:tran|cnt[19]       ; clk        ; clk      ; None                       ; None                       ; 4.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; cmd     ; transfer:tran|cnt[22]       ; clk        ; clk      ; None                       ; None                       ; 4.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; cmd     ; transfer:tran|cnt[28]       ; clk        ; clk      ; None                       ; None                       ; 4.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; cmd     ; transfer:tran|cnt[20]       ; clk        ; clk      ; None                       ; None                       ; 4.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; cmd     ; transfer:tran|cnt[18]       ; clk        ; clk      ; None                       ; None                       ; 4.562 ns                 ;
; Not operational: Clock Skew > Data Delay ; cmd     ; transfer:tran|cnt[29]       ; clk        ; clk      ; None                       ; None                       ; 4.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; cmd     ; transfer:tran|cnt[16]       ; clk        ; clk      ; None                       ; None                       ; 4.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; cmd     ; transfer:tran|cnt[9]        ; clk        ; clk      ; None                       ; None                       ; 4.927 ns                 ;
; Not operational: Clock Skew > Data Delay ; cmd     ; transfer:tran|cnt[14]       ; clk        ; clk      ; None                       ; None                       ; 4.930 ns                 ;
; Not operational: Clock Skew > Data Delay ; cmd     ; transfer:tran|cnt[11]       ; clk        ; clk      ; None                       ; None                       ; 4.930 ns                 ;
; Not operational: Clock Skew > Data Delay ; cmd     ; transfer:tran|cnt[13]       ; clk        ; clk      ; None                       ; None                       ; 4.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; cmd     ; transfer:tran|cnt[8]        ; clk        ; clk      ; None                       ; None                       ; 4.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; cmd     ; transfer:tran|cnt[1]        ; clk        ; clk      ; None                       ; None                       ; 4.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; cmd     ; transfer:tran|cnt[0]        ; clk        ; clk      ; None                       ; None                       ; 4.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; cmd     ; transfer:tran|cnt[21]       ; clk        ; clk      ; None                       ; None                       ; 4.951 ns                 ;
+------------------------------------------+---------+-----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+-------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                        ; To Clock ;
+-------+--------------+------------+-------+---------------------------+----------+
; N/A   ; None         ; 10.148 ns  ; reset ; wait_time[25]             ; clk      ;
; N/A   ; None         ; 10.148 ns  ; reset ; wait_time[24]             ; clk      ;
; N/A   ; None         ; 10.148 ns  ; reset ; wait_time[12]             ; clk      ;
; N/A   ; None         ; 10.148 ns  ; reset ; wait_time[23]             ; clk      ;
; N/A   ; None         ; 10.148 ns  ; reset ; wait_time[22]             ; clk      ;
; N/A   ; None         ; 10.148 ns  ; reset ; wait_time[11]             ; clk      ;
; N/A   ; None         ; 10.148 ns  ; reset ; wait_time[10]             ; clk      ;
; N/A   ; None         ; 10.148 ns  ; reset ; wait_time[13]             ; clk      ;
; N/A   ; None         ; 10.148 ns  ; reset ; wait_time[16]             ; clk      ;
; N/A   ; None         ; 10.148 ns  ; reset ; wait_time[14]             ; clk      ;
; N/A   ; None         ; 10.148 ns  ; reset ; wait_time[15]             ; clk      ;
; N/A   ; None         ; 10.148 ns  ; reset ; wait_time[19]             ; clk      ;
; N/A   ; None         ; 10.148 ns  ; reset ; wait_time[17]             ; clk      ;
; N/A   ; None         ; 10.148 ns  ; reset ; wait_time[21]             ; clk      ;
; N/A   ; None         ; 10.148 ns  ; reset ; wait_time[20]             ; clk      ;
; N/A   ; None         ; 10.148 ns  ; reset ; wait_time[18]             ; clk      ;
; N/A   ; None         ; 10.145 ns  ; reset ; wait_time[31]             ; clk      ;
; N/A   ; None         ; 9.263 ns   ; reset ; buf0[7]                   ; clk      ;
; N/A   ; None         ; 9.263 ns   ; reset ; buf0[6]                   ; clk      ;
; N/A   ; None         ; 9.069 ns   ; reset ; wait_time[26]             ; clk      ;
; N/A   ; None         ; 9.069 ns   ; reset ; wait_time[29]             ; clk      ;
; N/A   ; None         ; 9.069 ns   ; reset ; wait_time[30]             ; clk      ;
; N/A   ; None         ; 9.069 ns   ; reset ; wait_time[27]             ; clk      ;
; N/A   ; None         ; 9.069 ns   ; reset ; wait_time[28]             ; clk      ;
; N/A   ; None         ; 9.069 ns   ; reset ; wait_time[8]              ; clk      ;
; N/A   ; None         ; 9.069 ns   ; reset ; wait_time[9]              ; clk      ;
; N/A   ; None         ; 9.069 ns   ; reset ; wait_time[7]              ; clk      ;
; N/A   ; None         ; 9.069 ns   ; reset ; wait_time[6]              ; clk      ;
; N/A   ; None         ; 9.069 ns   ; reset ; wait_time[5]              ; clk      ;
; N/A   ; None         ; 9.069 ns   ; reset ; wait_time[4]              ; clk      ;
; N/A   ; None         ; 9.069 ns   ; reset ; wait_time[3]              ; clk      ;
; N/A   ; None         ; 9.069 ns   ; reset ; wait_time[2]              ; clk      ;
; N/A   ; None         ; 9.069 ns   ; reset ; wait_time[1]              ; clk      ;
; N/A   ; None         ; 9.069 ns   ; reset ; wait_time[0]              ; clk      ;
; N/A   ; None         ; 7.654 ns   ; reset ; cmd                       ; clk      ;
; N/A   ; None         ; 7.643 ns   ; act   ; state.s_cal               ; clk      ;
; N/A   ; None         ; 6.268 ns   ; act   ; state.s_idle              ; clk      ;
; N/A   ; None         ; 3.859 ns   ; reset ; transfer:tran|xbitcnt[23] ; clk      ;
; N/A   ; None         ; 3.859 ns   ; reset ; transfer:tran|xbitcnt[21] ; clk      ;
; N/A   ; None         ; 3.859 ns   ; reset ; transfer:tran|xbitcnt[22] ; clk      ;
; N/A   ; None         ; 3.859 ns   ; reset ; transfer:tran|xbitcnt[20] ; clk      ;
; N/A   ; None         ; 3.859 ns   ; reset ; transfer:tran|xbitcnt[16] ; clk      ;
; N/A   ; None         ; 3.859 ns   ; reset ; transfer:tran|xbitcnt[18] ; clk      ;
; N/A   ; None         ; 3.859 ns   ; reset ; transfer:tran|xbitcnt[19] ; clk      ;
; N/A   ; None         ; 3.859 ns   ; reset ; transfer:tran|xbitcnt[17] ; clk      ;
; N/A   ; None         ; 3.859 ns   ; reset ; transfer:tran|xbitcnt[24] ; clk      ;
; N/A   ; None         ; 3.859 ns   ; reset ; transfer:tran|xbitcnt[26] ; clk      ;
; N/A   ; None         ; 3.859 ns   ; reset ; transfer:tran|xbitcnt[27] ; clk      ;
; N/A   ; None         ; 3.859 ns   ; reset ; transfer:tran|xbitcnt[25] ; clk      ;
; N/A   ; None         ; 3.859 ns   ; reset ; transfer:tran|xbitcnt[30] ; clk      ;
; N/A   ; None         ; 3.859 ns   ; reset ; transfer:tran|xbitcnt[28] ; clk      ;
; N/A   ; None         ; 3.859 ns   ; reset ; transfer:tran|xbitcnt[31] ; clk      ;
; N/A   ; None         ; 3.859 ns   ; reset ; transfer:tran|xbitcnt[29] ; clk      ;
; N/A   ; None         ; 3.847 ns   ; reset ; transfer:tran|xbitcnt[2]  ; clk      ;
; N/A   ; None         ; 3.847 ns   ; reset ; transfer:tran|xbitcnt[1]  ; clk      ;
; N/A   ; None         ; 3.847 ns   ; reset ; transfer:tran|xbitcnt[0]  ; clk      ;
; N/A   ; None         ; 3.847 ns   ; reset ; transfer:tran|xbitcnt[11] ; clk      ;
; N/A   ; None         ; 3.847 ns   ; reset ; transfer:tran|xbitcnt[8]  ; clk      ;
; N/A   ; None         ; 3.847 ns   ; reset ; transfer:tran|xbitcnt[10] ; clk      ;
; N/A   ; None         ; 3.847 ns   ; reset ; transfer:tran|xbitcnt[9]  ; clk      ;
; N/A   ; None         ; 3.847 ns   ; reset ; transfer:tran|xbitcnt[3]  ; clk      ;
; N/A   ; None         ; 3.847 ns   ; reset ; transfer:tran|xbitcnt[7]  ; clk      ;
; N/A   ; None         ; 3.847 ns   ; reset ; transfer:tran|xbitcnt[6]  ; clk      ;
; N/A   ; None         ; 3.847 ns   ; reset ; transfer:tran|xbitcnt[4]  ; clk      ;
; N/A   ; None         ; 3.847 ns   ; reset ; transfer:tran|xbitcnt[5]  ; clk      ;
; N/A   ; None         ; 3.847 ns   ; reset ; transfer:tran|xbitcnt[13] ; clk      ;
; N/A   ; None         ; 3.847 ns   ; reset ; transfer:tran|xbitcnt[14] ; clk      ;
; N/A   ; None         ; 3.847 ns   ; reset ; transfer:tran|xbitcnt[15] ; clk      ;
; N/A   ; None         ; 3.847 ns   ; reset ; transfer:tran|xbitcnt[12] ; clk      ;
; N/A   ; None         ; 2.996 ns   ; reset ; transfer:tran|xcnt16[0]   ; clk      ;
; N/A   ; None         ; 2.975 ns   ; reset ; transfer:tran|xcnt16[4]   ; clk      ;
; N/A   ; None         ; 2.973 ns   ; reset ; transfer:tran|xcnt16[2]   ; clk      ;
; N/A   ; None         ; 2.973 ns   ; reset ; transfer:tran|xcnt16[1]   ; clk      ;
; N/A   ; None         ; 2.973 ns   ; reset ; transfer:tran|xcnt16[3]   ; clk      ;
; N/A   ; None         ; 1.242 ns   ; reset ; transfer:tran|buf[7]      ; clk      ;
; N/A   ; None         ; 1.242 ns   ; reset ; transfer:tran|buf[6]      ; clk      ;
; N/A   ; None         ; 1.242 ns   ; reset ; transfer:tran|buf[1]      ; clk      ;
; N/A   ; None         ; 1.242 ns   ; reset ; transfer:tran|buf[0]      ; clk      ;
; N/A   ; None         ; 1.242 ns   ; reset ; transfer:tran|buf[2]      ; clk      ;
+-------+--------------+------------+-------+---------------------------+----------+


+--------------------------------------------------------------------------------+
; tco                                                                            ;
+-------+--------------+------------+--------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From               ; To       ; From Clock ;
+-------+--------------+------------+--------------------+----------+------------+
; N/A   ; None         ; 15.974 ns  ; transfer:tran|txds ; txd      ; clk        ;
; N/A   ; None         ; 11.577 ns  ; finished~reg0      ; finished ; clk        ;
+-------+--------------+------------+--------------------+----------+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                        ; To Clock ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; N/A           ; None        ; -0.976 ns ; reset ; transfer:tran|buf[7]      ; clk      ;
; N/A           ; None        ; -0.976 ns ; reset ; transfer:tran|buf[6]      ; clk      ;
; N/A           ; None        ; -0.976 ns ; reset ; transfer:tran|buf[1]      ; clk      ;
; N/A           ; None        ; -0.976 ns ; reset ; transfer:tran|buf[0]      ; clk      ;
; N/A           ; None        ; -0.976 ns ; reset ; transfer:tran|buf[2]      ; clk      ;
; N/A           ; None        ; -2.707 ns ; reset ; transfer:tran|xcnt16[2]   ; clk      ;
; N/A           ; None        ; -2.707 ns ; reset ; transfer:tran|xcnt16[1]   ; clk      ;
; N/A           ; None        ; -2.707 ns ; reset ; transfer:tran|xcnt16[3]   ; clk      ;
; N/A           ; None        ; -2.709 ns ; reset ; transfer:tran|xcnt16[4]   ; clk      ;
; N/A           ; None        ; -2.730 ns ; reset ; transfer:tran|xcnt16[0]   ; clk      ;
; N/A           ; None        ; -3.581 ns ; reset ; transfer:tran|xbitcnt[2]  ; clk      ;
; N/A           ; None        ; -3.581 ns ; reset ; transfer:tran|xbitcnt[1]  ; clk      ;
; N/A           ; None        ; -3.581 ns ; reset ; transfer:tran|xbitcnt[0]  ; clk      ;
; N/A           ; None        ; -3.581 ns ; reset ; transfer:tran|xbitcnt[11] ; clk      ;
; N/A           ; None        ; -3.581 ns ; reset ; transfer:tran|xbitcnt[8]  ; clk      ;
; N/A           ; None        ; -3.581 ns ; reset ; transfer:tran|xbitcnt[10] ; clk      ;
; N/A           ; None        ; -3.581 ns ; reset ; transfer:tran|xbitcnt[9]  ; clk      ;
; N/A           ; None        ; -3.581 ns ; reset ; transfer:tran|xbitcnt[3]  ; clk      ;
; N/A           ; None        ; -3.581 ns ; reset ; transfer:tran|xbitcnt[7]  ; clk      ;
; N/A           ; None        ; -3.581 ns ; reset ; transfer:tran|xbitcnt[6]  ; clk      ;
; N/A           ; None        ; -3.581 ns ; reset ; transfer:tran|xbitcnt[4]  ; clk      ;
; N/A           ; None        ; -3.581 ns ; reset ; transfer:tran|xbitcnt[5]  ; clk      ;
; N/A           ; None        ; -3.581 ns ; reset ; transfer:tran|xbitcnt[13] ; clk      ;
; N/A           ; None        ; -3.581 ns ; reset ; transfer:tran|xbitcnt[14] ; clk      ;
; N/A           ; None        ; -3.581 ns ; reset ; transfer:tran|xbitcnt[15] ; clk      ;
; N/A           ; None        ; -3.581 ns ; reset ; transfer:tran|xbitcnt[12] ; clk      ;
; N/A           ; None        ; -3.593 ns ; reset ; transfer:tran|xbitcnt[23] ; clk      ;
; N/A           ; None        ; -3.593 ns ; reset ; transfer:tran|xbitcnt[21] ; clk      ;
; N/A           ; None        ; -3.593 ns ; reset ; transfer:tran|xbitcnt[22] ; clk      ;
; N/A           ; None        ; -3.593 ns ; reset ; transfer:tran|xbitcnt[20] ; clk      ;
; N/A           ; None        ; -3.593 ns ; reset ; transfer:tran|xbitcnt[16] ; clk      ;
; N/A           ; None        ; -3.593 ns ; reset ; transfer:tran|xbitcnt[18] ; clk      ;
; N/A           ; None        ; -3.593 ns ; reset ; transfer:tran|xbitcnt[19] ; clk      ;
; N/A           ; None        ; -3.593 ns ; reset ; transfer:tran|xbitcnt[17] ; clk      ;
; N/A           ; None        ; -3.593 ns ; reset ; transfer:tran|xbitcnt[24] ; clk      ;
; N/A           ; None        ; -3.593 ns ; reset ; transfer:tran|xbitcnt[26] ; clk      ;
; N/A           ; None        ; -3.593 ns ; reset ; transfer:tran|xbitcnt[27] ; clk      ;
; N/A           ; None        ; -3.593 ns ; reset ; transfer:tran|xbitcnt[25] ; clk      ;
; N/A           ; None        ; -3.593 ns ; reset ; transfer:tran|xbitcnt[30] ; clk      ;
; N/A           ; None        ; -3.593 ns ; reset ; transfer:tran|xbitcnt[28] ; clk      ;
; N/A           ; None        ; -3.593 ns ; reset ; transfer:tran|xbitcnt[31] ; clk      ;
; N/A           ; None        ; -3.593 ns ; reset ; transfer:tran|xbitcnt[29] ; clk      ;
; N/A           ; None        ; -6.002 ns ; act   ; state.s_idle              ; clk      ;
; N/A           ; None        ; -7.377 ns ; act   ; state.s_cal               ; clk      ;
; N/A           ; None        ; -7.388 ns ; reset ; cmd                       ; clk      ;
; N/A           ; None        ; -8.803 ns ; reset ; wait_time[26]             ; clk      ;
; N/A           ; None        ; -8.803 ns ; reset ; wait_time[29]             ; clk      ;
; N/A           ; None        ; -8.803 ns ; reset ; wait_time[30]             ; clk      ;
; N/A           ; None        ; -8.803 ns ; reset ; wait_time[27]             ; clk      ;
; N/A           ; None        ; -8.803 ns ; reset ; wait_time[28]             ; clk      ;
; N/A           ; None        ; -8.803 ns ; reset ; wait_time[8]              ; clk      ;
; N/A           ; None        ; -8.803 ns ; reset ; wait_time[9]              ; clk      ;
; N/A           ; None        ; -8.803 ns ; reset ; wait_time[7]              ; clk      ;
; N/A           ; None        ; -8.803 ns ; reset ; wait_time[6]              ; clk      ;
; N/A           ; None        ; -8.803 ns ; reset ; wait_time[5]              ; clk      ;
; N/A           ; None        ; -8.803 ns ; reset ; wait_time[4]              ; clk      ;
; N/A           ; None        ; -8.803 ns ; reset ; wait_time[3]              ; clk      ;
; N/A           ; None        ; -8.803 ns ; reset ; wait_time[2]              ; clk      ;
; N/A           ; None        ; -8.803 ns ; reset ; wait_time[1]              ; clk      ;
; N/A           ; None        ; -8.803 ns ; reset ; wait_time[0]              ; clk      ;
; N/A           ; None        ; -8.997 ns ; reset ; buf0[7]                   ; clk      ;
; N/A           ; None        ; -8.997 ns ; reset ; buf0[6]                   ; clk      ;
; N/A           ; None        ; -9.879 ns ; reset ; wait_time[31]             ; clk      ;
; N/A           ; None        ; -9.882 ns ; reset ; wait_time[25]             ; clk      ;
; N/A           ; None        ; -9.882 ns ; reset ; wait_time[24]             ; clk      ;
; N/A           ; None        ; -9.882 ns ; reset ; wait_time[12]             ; clk      ;
; N/A           ; None        ; -9.882 ns ; reset ; wait_time[23]             ; clk      ;
; N/A           ; None        ; -9.882 ns ; reset ; wait_time[22]             ; clk      ;
; N/A           ; None        ; -9.882 ns ; reset ; wait_time[11]             ; clk      ;
; N/A           ; None        ; -9.882 ns ; reset ; wait_time[10]             ; clk      ;
; N/A           ; None        ; -9.882 ns ; reset ; wait_time[13]             ; clk      ;
; N/A           ; None        ; -9.882 ns ; reset ; wait_time[16]             ; clk      ;
; N/A           ; None        ; -9.882 ns ; reset ; wait_time[14]             ; clk      ;
; N/A           ; None        ; -9.882 ns ; reset ; wait_time[15]             ; clk      ;
; N/A           ; None        ; -9.882 ns ; reset ; wait_time[19]             ; clk      ;
; N/A           ; None        ; -9.882 ns ; reset ; wait_time[17]             ; clk      ;
; N/A           ; None        ; -9.882 ns ; reset ; wait_time[21]             ; clk      ;
; N/A           ; None        ; -9.882 ns ; reset ; wait_time[20]             ; clk      ;
; N/A           ; None        ; -9.882 ns ; reset ; wait_time[18]             ; clk      ;
+---------------+-------------+-----------+-------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Sun Jun 04 21:39:38 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off action -c action --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "baud:bd|bclk" as buffer
Info: Clock "clk" has Internal fmax of 82.22 MHz between source register "transfer:tran|txd_done" and destination register "cnt[31]" (period= 12.162 ns)
    Info: + Longest register to register delay is 5.636 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y28_N3; Fanout = 8; REG Node = 'transfer:tran|txd_done'
        Info: 2: + IC(1.549 ns) + CELL(0.596 ns) = 2.145 ns; Loc. = LCCOMB_X50_Y31_N0; Fanout = 2; COMB Node = 'cnt[0]~33'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.231 ns; Loc. = LCCOMB_X50_Y31_N2; Fanout = 2; COMB Node = 'cnt[1]~35'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.317 ns; Loc. = LCCOMB_X50_Y31_N4; Fanout = 2; COMB Node = 'cnt[2]~37'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.403 ns; Loc. = LCCOMB_X50_Y31_N6; Fanout = 2; COMB Node = 'cnt[3]~39'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.489 ns; Loc. = LCCOMB_X50_Y31_N8; Fanout = 2; COMB Node = 'cnt[4]~41'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.575 ns; Loc. = LCCOMB_X50_Y31_N10; Fanout = 2; COMB Node = 'cnt[5]~43'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.661 ns; Loc. = LCCOMB_X50_Y31_N12; Fanout = 2; COMB Node = 'cnt[6]~45'
        Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 2.851 ns; Loc. = LCCOMB_X50_Y31_N14; Fanout = 2; COMB Node = 'cnt[7]~47'
        Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.937 ns; Loc. = LCCOMB_X50_Y31_N16; Fanout = 2; COMB Node = 'cnt[8]~49'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 3.023 ns; Loc. = LCCOMB_X50_Y31_N18; Fanout = 2; COMB Node = 'cnt[9]~51'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 3.109 ns; Loc. = LCCOMB_X50_Y31_N20; Fanout = 2; COMB Node = 'cnt[10]~53'
        Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 3.195 ns; Loc. = LCCOMB_X50_Y31_N22; Fanout = 2; COMB Node = 'cnt[11]~55'
        Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 3.281 ns; Loc. = LCCOMB_X50_Y31_N24; Fanout = 2; COMB Node = 'cnt[12]~57'
        Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 3.367 ns; Loc. = LCCOMB_X50_Y31_N26; Fanout = 2; COMB Node = 'cnt[13]~59'
        Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 3.453 ns; Loc. = LCCOMB_X50_Y31_N28; Fanout = 2; COMB Node = 'cnt[14]~61'
        Info: 17: + IC(0.000 ns) + CELL(0.175 ns) = 3.628 ns; Loc. = LCCOMB_X50_Y31_N30; Fanout = 2; COMB Node = 'cnt[15]~63'
        Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 3.714 ns; Loc. = LCCOMB_X50_Y30_N0; Fanout = 2; COMB Node = 'cnt[16]~65'
        Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.800 ns; Loc. = LCCOMB_X50_Y30_N2; Fanout = 2; COMB Node = 'cnt[17]~67'
        Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 3.886 ns; Loc. = LCCOMB_X50_Y30_N4; Fanout = 2; COMB Node = 'cnt[18]~69'
        Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 3.972 ns; Loc. = LCCOMB_X50_Y30_N6; Fanout = 2; COMB Node = 'cnt[19]~71'
        Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 4.058 ns; Loc. = LCCOMB_X50_Y30_N8; Fanout = 2; COMB Node = 'cnt[20]~73'
        Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 4.144 ns; Loc. = LCCOMB_X50_Y30_N10; Fanout = 2; COMB Node = 'cnt[21]~75'
        Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 4.230 ns; Loc. = LCCOMB_X50_Y30_N12; Fanout = 2; COMB Node = 'cnt[22]~77'
        Info: 25: + IC(0.000 ns) + CELL(0.190 ns) = 4.420 ns; Loc. = LCCOMB_X50_Y30_N14; Fanout = 2; COMB Node = 'cnt[23]~79'
        Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 4.506 ns; Loc. = LCCOMB_X50_Y30_N16; Fanout = 2; COMB Node = 'cnt[24]~81'
        Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 4.592 ns; Loc. = LCCOMB_X50_Y30_N18; Fanout = 2; COMB Node = 'cnt[25]~83'
        Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 4.678 ns; Loc. = LCCOMB_X50_Y30_N20; Fanout = 2; COMB Node = 'cnt[26]~85'
        Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 4.764 ns; Loc. = LCCOMB_X50_Y30_N22; Fanout = 2; COMB Node = 'cnt[27]~87'
        Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 4.850 ns; Loc. = LCCOMB_X50_Y30_N24; Fanout = 2; COMB Node = 'cnt[28]~89'
        Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 4.936 ns; Loc. = LCCOMB_X50_Y30_N26; Fanout = 2; COMB Node = 'cnt[29]~91'
        Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 5.022 ns; Loc. = LCCOMB_X50_Y30_N28; Fanout = 1; COMB Node = 'cnt[30]~93'
        Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 5.528 ns; Loc. = LCCOMB_X50_Y30_N30; Fanout = 1; COMB Node = 'cnt[31]~94'
        Info: 34: + IC(0.000 ns) + CELL(0.108 ns) = 5.636 ns; Loc. = LCFF_X50_Y30_N31; Fanout = 4; REG Node = 'cnt[31]'
        Info: Total cell delay = 4.087 ns ( 72.52 % )
        Info: Total interconnect delay = 1.549 ns ( 27.48 % )
    Info: - Smallest clock skew is -6.262 ns
        Info: + Shortest clock path from clock "clk" to destination register is 3.315 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 105; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.414 ns) + CELL(0.666 ns) = 3.315 ns; Loc. = LCFF_X50_Y30_N31; Fanout = 4; REG Node = 'cnt[31]'
            Info: Total cell delay = 1.766 ns ( 53.27 % )
            Info: Total interconnect delay = 1.549 ns ( 46.73 % )
        Info: - Longest clock path from clock "clk" to source register is 9.577 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(2.655 ns) + CELL(0.970 ns) = 4.725 ns; Loc. = LCFF_X33_Y39_N27; Fanout = 1; REG Node = 'baud:bd|bclk'
            Info: 3: + IC(2.745 ns) + CELL(0.000 ns) = 7.470 ns; Loc. = CLKCTRL_G8; Fanout = 81; COMB Node = 'baud:bd|bclk~clkctrl'
            Info: 4: + IC(1.441 ns) + CELL(0.666 ns) = 9.577 ns; Loc. = LCFF_X47_Y28_N3; Fanout = 8; REG Node = 'transfer:tran|txd_done'
            Info: Total cell delay = 2.736 ns ( 28.57 % )
            Info: Total interconnect delay = 6.841 ns ( 71.43 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Warning: Circuit may not operate. Detected 37 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "cmd" and destination pin or register "transfer:tran|state.x_start" for clock "clk" (Hold time is 4.221 ns)
    Info: + Largest clock skew is 6.259 ns
        Info: + Longest clock path from clock "clk" to destination register is 9.577 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(2.655 ns) + CELL(0.970 ns) = 4.725 ns; Loc. = LCFF_X33_Y39_N27; Fanout = 1; REG Node = 'baud:bd|bclk'
            Info: 3: + IC(2.745 ns) + CELL(0.000 ns) = 7.470 ns; Loc. = CLKCTRL_G8; Fanout = 81; COMB Node = 'baud:bd|bclk~clkctrl'
            Info: 4: + IC(1.441 ns) + CELL(0.666 ns) = 9.577 ns; Loc. = LCFF_X47_Y28_N21; Fanout = 3; REG Node = 'transfer:tran|state.x_start'
            Info: Total cell delay = 2.736 ns ( 28.57 % )
            Info: Total interconnect delay = 6.841 ns ( 71.43 % )
        Info: - Shortest clock path from clock "clk" to source register is 3.318 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 105; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.417 ns) + CELL(0.666 ns) = 3.318 ns; Loc. = LCFF_X51_Y30_N15; Fanout = 9; REG Node = 'cmd'
            Info: Total cell delay = 1.766 ns ( 53.22 % )
            Info: Total interconnect delay = 1.552 ns ( 46.78 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 2.040 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y30_N15; Fanout = 9; REG Node = 'cmd'
        Info: 2: + IC(1.726 ns) + CELL(0.206 ns) = 1.932 ns; Loc. = LCCOMB_X47_Y28_N20; Fanout = 1; COMB Node = 'transfer:tran|Selector10~1'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.040 ns; Loc. = LCFF_X47_Y28_N21; Fanout = 3; REG Node = 'transfer:tran|state.x_start'
        Info: Total cell delay = 0.314 ns ( 15.39 % )
        Info: Total interconnect delay = 1.726 ns ( 84.61 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "wait_time[25]" (data pin = "reset", clock pin = "clk") is 10.148 ns
    Info: + Longest pin to register delay is 13.516 ns
        Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_AE5; Fanout = 7; PIN Node = 'reset'
        Info: 2: + IC(9.714 ns) + CELL(0.589 ns) = 11.247 ns; Loc. = LCCOMB_X52_Y31_N22; Fanout = 32; COMB Node = 'wait_time[16]~1'
        Info: 3: + IC(1.414 ns) + CELL(0.855 ns) = 13.516 ns; Loc. = LCFF_X54_Y30_N9; Fanout = 2; REG Node = 'wait_time[25]'
        Info: Total cell delay = 2.388 ns ( 17.67 % )
        Info: Total interconnect delay = 11.128 ns ( 82.33 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk" to destination register is 3.328 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 105; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.427 ns) + CELL(0.666 ns) = 3.328 ns; Loc. = LCFF_X54_Y30_N9; Fanout = 2; REG Node = 'wait_time[25]'
        Info: Total cell delay = 1.766 ns ( 53.06 % )
        Info: Total interconnect delay = 1.562 ns ( 46.94 % )
Info: tco from clock "clk" to destination pin "txd" through register "transfer:tran|txds" is 15.974 ns
    Info: + Longest clock path from clock "clk" to source register is 9.577 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(2.655 ns) + CELL(0.970 ns) = 4.725 ns; Loc. = LCFF_X33_Y39_N27; Fanout = 1; REG Node = 'baud:bd|bclk'
        Info: 3: + IC(2.745 ns) + CELL(0.000 ns) = 7.470 ns; Loc. = CLKCTRL_G8; Fanout = 81; COMB Node = 'baud:bd|bclk~clkctrl'
        Info: 4: + IC(1.441 ns) + CELL(0.666 ns) = 9.577 ns; Loc. = LCFF_X47_Y28_N1; Fanout = 2; REG Node = 'transfer:tran|txds'
        Info: Total cell delay = 2.736 ns ( 28.57 % )
        Info: Total interconnect delay = 6.841 ns ( 71.43 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.093 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y28_N1; Fanout = 2; REG Node = 'transfer:tran|txds'
        Info: 2: + IC(3.057 ns) + CELL(3.036 ns) = 6.093 ns; Loc. = PIN_M2; Fanout = 0; PIN Node = 'txd'
        Info: Total cell delay = 3.036 ns ( 49.83 % )
        Info: Total interconnect delay = 3.057 ns ( 50.17 % )
Info: th for register "transfer:tran|buf[7]" (data pin = "reset", clock pin = "clk") is -0.976 ns
    Info: + Longest clock path from clock "clk" to destination register is 9.576 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(2.655 ns) + CELL(0.970 ns) = 4.725 ns; Loc. = LCFF_X33_Y39_N27; Fanout = 1; REG Node = 'baud:bd|bclk'
        Info: 3: + IC(2.745 ns) + CELL(0.000 ns) = 7.470 ns; Loc. = CLKCTRL_G8; Fanout = 81; COMB Node = 'baud:bd|bclk~clkctrl'
        Info: 4: + IC(1.440 ns) + CELL(0.666 ns) = 9.576 ns; Loc. = LCFF_X40_Y27_N1; Fanout = 1; REG Node = 'transfer:tran|buf[7]'
        Info: Total cell delay = 2.736 ns ( 28.57 % )
        Info: Total interconnect delay = 6.840 ns ( 71.43 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 10.858 ns
        Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_AE5; Fanout = 7; PIN Node = 'reset'
        Info: 2: + IC(8.363 ns) + CELL(0.366 ns) = 9.673 ns; Loc. = LCCOMB_X40_Y27_N24; Fanout = 5; COMB Node = 'transfer:tran|buf[7]~0'
        Info: 3: + IC(0.330 ns) + CELL(0.855 ns) = 10.858 ns; Loc. = LCFF_X40_Y27_N1; Fanout = 1; REG Node = 'transfer:tran|buf[7]'
        Info: Total cell delay = 2.165 ns ( 19.94 % )
        Info: Total interconnect delay = 8.693 ns ( 80.06 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 165 megabytes
    Info: Processing ended: Sun Jun 04 21:39:38 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


