# ENGR 468 Project
Design of a simple processor in Verilog.
