
# Sandy Bridge (2010)

## References

1. [Wiki Chip](https://en.wikichip.org/wiki/Sandy_Bridge)
2. [Intel’s Sandy Bridge Microarchitecture](https://www.realworldtech.com/sandy-bridge/)

## Notes

* AVX support.


# Ivy Bridge (2011)

## References

1. [Wiki Chip](https://en.wikichip.org/wiki/intel/microarchitectures/ivy_bridge)


# Haswell (2013)

## References

1. [Wiki Chip](https://en.wikichip.org/wiki/Haswell)
2. [Intel’s Haswell CPU Microarchitecture](https://www.realworldtech.com/haswell-cpu/)

## Notes

* AVX2 support.



# Kaby Lake (2016)
7th generation.<br/>
**Skylake** microarchitecture.

## Examples

**Desktop**
* Core i7 7700

**Desktop (Kaby Lake-X)**
* Core i7 7740X

**Mobile**
* Core i5 7440HQ, 7300HQ
* Core i7 7500U



# Kaby Lake Refresh (2017)
8th generation.<br/>
**Skylake** microarchitecture.

## Examples

**Mobile**
* i5 8250U


# Gemini Lake (2017)
**Goldmont Plus** microarchitecture.

## Examples

**Desktop**
* Celeron J4105
* Pentium Silver J5005

**Mobile**
* Celeron N4000, N4100

**Mobile (Gemini Lake Refresh)**
* Celeron N4020


# Cannon Lake (2018)
9th generation.<br/>
**Skylake** microarchitecture.

## References

1. [Cannon Lake: Intel’s Forgotten Generation](https://chipsandcheese.com/2022/11/15/cannon-lake-intels-forgotten-generation/)

## Notes

## Notes

* SHA instructions.
* AVX512 extensions: F, CD, VL, DQ, BW, IFMA, VBMI


# Ice Lake (2019)
10th generation.<br/>
**Sunny Cove** microarchitecture.

## Notes

* AVX512 extensions: F, CD, VL, DQ, BW, IFMA, VBMI, **VBMI2, VPOPCNTDQ, BITALG, VNNI, VPCLMULQDQ, GFNI, VAES**

# Tiger Lake (2020)
11th generation.<br/>
**Willow Cove** microarchitecture.

## Notes

* AVX512 extensions: F, CD, VL, DQ, BW, IFMA, VBMI, VBMI2, VPOPCNTDQ, BITALG, VNNI, VPCLMULQDQ, GFNI, VAES, **VP2INTERSECT**


# Rocket Lake (2021)
11th generation.<br/>
**Cypress Cove** microarchitecture.

## References

1. [Was Rocket Lake Power Efficient?](https://chipsandcheese.com/2022/12/17/was-rocket-lake-power-efficient/)

## Notes

* SHA instructions.
* Celeron and Pentium processors supports AVX2.



# Alder Lake (2021)
12th-generation.<br/>
**Golden Cove** microarchitecture.

## Examples

**Alder Lake-S**
* Core i9 12900

**Alder Lake-U**
* Celeron 7300
* Pentium 8500
* Core i3 1210U
* Core i7 1265U

**Alder Lake-N**
* Core i3 N300
* Intel Processor N100, N200

## References

1. [Wiki Chip](https://en.wikichip.org/wiki/intel/microarchitectures/alder_lake)
2. [Intel Details Golden Cove: Next-Generation Big Core For Client and Server SoCs](https://fuse.wikichip.org/news/6111/intel-details-golden-cove-next-generation-big-core-for-client-and-server-socs/)

## Notes

* Removed AVX512 support.


# Raptor Lake (2022)
13th generation.<br/>
**Raptor Cove** microarchitecture for performance cores, **Gracemont** microarchitecture for efficient cores.

## References

1. [Wiki Chip](https://en.wikichip.org/wiki/intel/microarchitectures/raptor_lake)

## Notes

* P-core Cache:
	- L1 Instruction: 32 KB per core
	- L1 Data: 48 KB per core
	- L2: 2 MB per core
* E-core Cache:
	- L1 Instruction: 64 KB per core
	- L1 Data: 32 KB per core
	- L2: 4 MB per cluster



# Raptor Lake Refresh (2023)
14th generation.<br/>

## References

1. [Intel Core i9-14900KS Review](https://www.anandtech.com/show/21378/intel-core-i9-14900ks-review-the-swan-song-of-raptor-lake-with-a-super-fast-6-2-ghz-turbo)
2. [Intel Core i9-14900K, Core i7-14700K and Core i5-14600K Review](https://www.anandtech.com/show/21084/intel-core-i9-14900k-core-i7-14700k-and-core-i5-14600k-review-raptor-lake-refreshed)

## Notes


# Meteor Lake (2023)
Core Ultra Series 1.

## Examples

* Core Ultra 7 155H

## References

1. [The Intel Core Ultra 7 155H Review](https://www.anandtech.com/show/21282/intel-core-ultra-7-115h-review-meteor-lake-makes-makes-fresh-start-to-mobile-cpus)
2. [Intel Releases Core Ultra H and U-Series Processors](https://www.anandtech.com/show/21185/intel-releases-core-ultra-h-and-u-series-processors-meteor-lake-brings-ai-and-arc-to-ultra-thin-notebooks)

## Notes

* P-core Cache:
	- L1 Instruction: 64 KB per core
	- L1 Data: 48 KB per core
	- L2: 2 MB per core
* E-core and LP E-core Cache:
	- L1 Instruction: 64 KB per core
	- L1 Data: 32 KB
	- L2: 2 MB per cluster
* Memory: dual-channel DDR5-5600, dual-channel LPDDR5X-7467.


# Arrow Lake (2024)
Core Ultra Series 2.

## Examples

**Desktop**
* Core Ultra 9 285
* Core Ultra 5 245

**Mobile**
* Core Ultra 7 265U
* Core Ultra 9 285H
* Core Ultra 9 275HX

## References

1. [Examining Intel’s Arrow Lake, at the System Level](https://chipsandcheese.com/2024/12/04/examining-intels-arrow-lake-at-the-system-level/)

## Notes

* Removed Simultaneous multithreading (SMT) from P-cores.
* SHA-512 instructions.
* Memory: DDR5-5600, DDR5-10000.


# Lunar Lake (2024)
Core Ultra 200V Series.

## Examples

**Mobile**
* Core Ultra 9 288V
* Core Ultra 5 226V

## References

1. [Intel Unveils Lunar Lake Architecture: New P and E cores, Xe2-LPG Graphics, New NPU 4 Brings More AI Performance](https://www.anandtech.com/show/21425/intel-lunar-lake-architecture-deep-dive-lion-cove-xe2-and-npu4)

## Notes

* SHA-512 instructions.
* Memory: LPDDR5X-8533


# Future

* [Intel Unveils AVX10 and APX Instruction Sets: Unifying AVX-512 For Hybrid Architectures](https://www.anandtech.com/show/18975/intel-unveils-avx10-and-apx-isas-unifying-avx512-for-hybrid-architectures-)

