Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c2d68bf50d5f4387af40b69039469d9f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot algebra_4_test_behav xil_defaultlib.algebra_4_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.algebra_4 [algebra_4_default]
Compiling architecture behavior of entity xil_defaultlib.algebra_4_test
Built simulation snapshot algebra_4_test_behav
