`timescale 1ns / 1ps

module half_adder(
input x,y,
output reg c,s
    );

//uncomment the below 2 lines to test the Gate Level style
//*Note: do not forget to delete "reg" keyword
/*
xor g1(s,x,y);
and g2(c,x,y);
*/

//uncomment the below 2 lines to test the Dataflow Level style using logic operations
//*Note: do not forget to delete "reg" keyword
/*
assign s = x^y;
assign c = x && y;
*/

//uncomment the below line to test the Dataflow Level style using arithmetic operations
//*Note: do not forget to delete "reg" keyword
//assign {c,s} = x+y;


always @ (x or y)
begin
	{c,s} = x+y;
end

endmodule
