// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
// assign out = a & b;

// or
// assign out = a | b;

// or
// assign out = a | b;

// xor
// assign out = a ^ b;

// and
// assign out = a & b;

// or
// assign out = a | b;

// and
// assign out = a & b;

// and
// assign out = a & b;

// and
// assign out = a & b;

endmodule
