# Reading C:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do MIPS_MULTI_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/User/Documents/Livros/OAC/projetofinal/mips_multi/regbuf.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity regbuf
# -- Compiling architecture rtl of regbuf
# vcom -93 -work work {C:/Users/User/Documents/Livros/OAC/projetofinal/mips_multi/reg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture rtl of reg
# vcom -93 -work work {C:/Users/User/Documents/Livros/OAC/projetofinal/mips_multi/mips_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package mips_pkg
# -- Compiling package body mips_pkg
# -- Loading package mips_pkg
# vcom -93 -work work {C:/Users/User/Documents/Livros/OAC/projetofinal/mips_multi/ulamips.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mips_pkg
# -- Compiling entity ulamips
# -- Compiling architecture behavioral of ulamips
# ** Warning: C:/Users/User/Documents/Livros/OAC/projetofinal/mips_multi/ulamips.vhd(43): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# 
# vcom -93 -work work {C:/Users/User/Documents/Livros/OAC/projetofinal/mips_multi/mux_4.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Loading package mips_pkg
# -- Compiling entity mux_4
# -- Compiling architecture rtl of mux_4
# vcom -93 -work work {C:/Users/User/Documents/Livros/OAC/projetofinal/mips_multi/mux_3.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Loading package mips_pkg
# -- Compiling entity mux_3
# -- Compiling architecture rtl of mux_3
# vcom -93 -work work {C:/Users/User/Documents/Livros/OAC/projetofinal/mips_multi/mux_2.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Loading package mips_pkg
# -- Compiling entity mux_2
# -- Compiling architecture rtl of mux_2
# vcom -93 -work work {C:/Users/User/Documents/Livros/OAC/projetofinal/mips_multi/mips_multi.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mips_pkg
# -- Compiling entity mips_multi
# -- Compiling architecture rtl of mips_multi
# vcom -93 -work work {C:/Users/User/Documents/Livros/OAC/projetofinal/mips_multi/mips_mem.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mips_pkg
# -- Loading package altera_mf_components
# -- Compiling entity mips_mem
# -- Compiling architecture rtl of mips_mem
# vcom -93 -work work {C:/Users/User/Documents/Livros/OAC/projetofinal/mips_multi/mips_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mips_pkg
# -- Compiling entity mips_control
# -- Compiling architecture control_op of mips_control
# vcom -93 -work work {C:/Users/User/Documents/Livros/OAC/projetofinal/mips_multi/extsgn.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mips_pkg
# -- Compiling entity extsgn
# -- Compiling architecture wires of extsgn
# vcom -93 -work work {C:/Users/User/Documents/Livros/OAC/projetofinal/mips_multi/breg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package mips_pkg
# -- Compiling entity breg
# -- Compiling architecture rtl of breg
# vcom -93 -work work {C:/Users/User/Documents/Livros/OAC/projetofinal/mips_multi/alu_ctr.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mips_pkg
# -- Compiling entity alu_ctr
# -- Compiling architecture behav of alu_ctr
# 
vsim work.mips_multi
# vsim work.mips_multi 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mips_pkg(body)
# Loading work.mips_multi(rtl)
# Loading work.reg(rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.mux_2(rtl)
# Loading altera_mf.altera_mf_components
# Loading work.mips_mem(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.regbuf(rtl)
# Loading work.breg(rtl)
# Loading work.extsgn(wires)
# Loading work.mux_4(rtl)
# Loading work.alu_ctr(behav)
# Loading work.ulamips(behavioral)
# Loading work.mux_3(rtl)
# Loading work.mips_control(control_op)
add wave -position end  sim:/mips_multi/data
add wave -position end  sim:/mips_multi/imm32_v
add wave -position end  sim:/mips_multi/rULA_out_v
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_multi/mux_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_multi/mux_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_multi/mux_ulaB
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_multi/mux_ulaB
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_multi/mux_ulaB
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_multi/bcoreg
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_multi/bcoreg
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /mips_multi/bcoreg
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_multi/bcoreg
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_multi/bcoreg
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /mips_multi/bcoreg
# ** Error: (vsim-7) Failed to open VHDL file "mips_rom.mif" in rb mode.
# 
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /mips_multi/mem/altsyncram_component
# ** Fatal: (vsim-7) Failed to open VHDL file "mips_rom.mif" in rb mode.
# 
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Process: /mips_multi/mem/altsyncram_component/MEMORY File: C:/altera/13.0/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd
# Fatal error in Process MEMORY at C:/altera/13.0/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd line 40237
# 
# HDL call sequence:
# Stopped at C:/altera/13.0/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 40237 Subprogram read_my_memory
# called from  C:/altera/13.0/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 41850 Process MEMORY
# 
quit -sim
vsim work.mips_multi
# vsim work.mips_multi 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mips_pkg(body)
# Loading work.mips_multi(rtl)
# Loading work.reg(rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.mux_2(rtl)
# Loading altera_mf.altera_mf_components
# Loading work.mips_mem(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.regbuf(rtl)
# Loading work.breg(rtl)
# Loading work.extsgn(wires)
# Loading work.mux_4(rtl)
# Loading work.alu_ctr(behav)
# Loading work.ulamips(behavioral)
# Loading work.mux_3(rtl)
# Loading work.mips_control(control_op)
add wave -position insertpoint  \
sim:/mips_multi/data
# Load canceled
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_multi/mux_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_multi/mux_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_multi/mux_ulaB
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_multi/mux_ulaB
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_multi/mux_ulaB
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_multi/bcoreg
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_multi/bcoreg
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /mips_multi/bcoreg
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_multi/bcoreg
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_multi/bcoreg
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /mips_multi/bcoreg
# ** Error: (vsim-7) Failed to open VHDL file "mips_rom.mif" in rb mode.
# 
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /mips_multi/mem/altsyncram_component
# ** Fatal: (vsim-7) Failed to open VHDL file "mips_rom.mif" in rb mode.
# 
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Process: /mips_multi/mem/altsyncram_component/MEMORY File: C:/altera/13.0/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd
# Fatal error in Process MEMORY at C:/altera/13.0/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd line 40237
# 
# HDL call sequence:
# Stopped at C:/altera/13.0/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 40237 Subprogram read_my_memory
# called from  C:/altera/13.0/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 41850 Process MEMORY
# 
