{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 4200, "design__instance__area": 28777.6, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 38, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.003732707817107439, "power__switching__total": 0.0037491191178560257, "power__leakage__total": 3.233804335422974e-08, "power__total": 0.007481859065592289, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.28004852007821746, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2793316490509425, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3138598358934892, "timing__setup__ws__corner:nom_tt_025C_1v80": 12.24623015434654, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.31386, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 15.070075, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 38, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.29545530747127935, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.29600442379478903, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.886859832895887, "timing__setup__ws__corner:nom_ss_100C_1v60": 8.474339692061871, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.88686, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 10.000166, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 38, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.27247108118739244, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.27150607530709603, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.10586232190495624, "timing__setup__ws__corner:nom_ff_n40C_1v95": 13.732413816992386, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.105862, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 16.887554, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 38, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.2716384694065269, "clock__skew__worst_setup": 0.2704715139523397, "timing__hold__ws": 0.10353096450961059, "timing__setup__ws": 8.402992317589518, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.103531, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 9.814129, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 284.07 294.79", "design__core__bbox": "5.52 10.88 278.3 282.88", "design__io": 106, "design__die__area": 83741, "design__core__area": 74196.2, "design__instance__count__stdcell": 4200, "design__instance__area__stdcell": 28777.6, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.387858, "design__instance__utilization__stdcell": 0.387858, "design__instance__count__class:buffer": 639, "design__instance__count__class:inverter": 27, "design__instance__count__class:sequential_cell": 280, "design__instance__count__class:multi_input_combinational_cell": 1353, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 5428, "design__instance__count__class:tap_cell": 1071, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 11228846, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 97007.9, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 739, "design__instance__count__class:clock_buffer": 43, "design__instance__count__class:clock_inverter": 29, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 120, "antenna__violating__nets": 3, "antenna__violating__pins": 3, "route__antenna_violation__count": 3, "antenna_diodes_count": 19, "design__instance__count__class:antenna_cell": 19, "route__net": 3140, "route__net__special": 2, "route__drc_errors__iter:1": 1827, "route__wirelength__iter:1": 107111, "route__drc_errors__iter:2": 1181, "route__wirelength__iter:2": 106280, "route__drc_errors__iter:3": 1212, "route__wirelength__iter:3": 106131, "route__drc_errors__iter:4": 265, "route__wirelength__iter:4": 106127, "route__drc_errors__iter:5": 32, "route__wirelength__iter:5": 106149, "route__drc_errors__iter:6": 4, "route__wirelength__iter:6": 106156, "route__drc_errors__iter:7": 0, "route__wirelength__iter:7": 106159, "route__drc_errors": 0, "route__wirelength": 106159, "route__vias": 23014, "route__vias__singlecut": 23014, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 356, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 31, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 31, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 31, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 38, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2786874976338371, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2773355235073634, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3104256384254417, "timing__setup__ws__corner:min_tt_025C_1v80": 12.291646270943941, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.310426, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 15.169717, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 31, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 38, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.2932374148722594, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.2927728975456188, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8787995024868441, "timing__setup__ws__corner:min_ss_100C_1v60": 8.541319004942602, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.878799, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 10.185977, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 31, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 38, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2716384694065269, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2704715139523397, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10353096450961059, "timing__setup__ws__corner:min_ff_n40C_1v95": 13.758660378215248, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.103531, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 16.954517, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 31, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 38, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.2821968572027775, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.28181949238603476, "timing__hold__ws__corner:max_tt_025C_1v80": 0.316499724276104, "timing__setup__ws__corner:max_tt_025C_1v80": 12.201635602810596, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.3165, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 14.968861, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 31, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 38, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.29922251634498137, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.2999200694910815, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8910976653230377, "timing__setup__ws__corner:max_ss_100C_1v60": 8.402992317589518, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.891098, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 9.814129, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 31, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 38, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2749291150334305, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.27403632916292847, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.1079294462129681, "timing__setup__ws__corner:max_ff_n40C_1v95": 13.705877709596512, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.107929, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 16.820604, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 31, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 31, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_ff_n40C_1v95": 1.66755, "design_powergrid__drop__average__net:VPWR__corner:nom_ff_n40C_1v95": 1.73334, "design_powergrid__drop__worst__net:VPWR__corner:nom_ff_n40C_1v95": 0.132448, "design_powergrid__voltage__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.133844, "design_powergrid__drop__average__net:VGND__corner:nom_ff_n40C_1v95": 0.0658927, "design_powergrid__drop__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.133844, "design_powergrid__voltage__worst": 0.133844, "design_powergrid__voltage__worst__net:VPWR": 1.66755, "design_powergrid__drop__worst": 0.133844, "design_powergrid__drop__worst__net:VPWR": 0.132448, "design_powergrid__voltage__worst__net:VGND": 0.133844, "design_powergrid__drop__worst__net:VGND": 0.133844, "ir__voltage__worst": 1.67, "ir__drop__avg": 0.0667, "ir__drop__worst": 0.132, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}