// Seed: 9034281
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout supply1 id_2;
  output wire id_1;
  assign id_2 = 1 ? id_4 : -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_10,
      id_9,
      id_8
  );
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wor id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_11 = id_1;
  assign id_6  = id_5 ? id_8 : id_3 | id_6;
  assign id_6  = id_8;
endmodule
