$comment
	File created using the following command:
		vcd file Processador.msim.vcd -direction
$end
$date
	Fri Mar 20 14:47:30 2020
$end
$version
	ModelSim Version 10.3d
$end
$timescale
	1ps
$end

$scope module CPU_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 16 " entrada [15:0] $end
$var wire 1 # T0 $end
$var wire 1 $ T1 $end
$var wire 1 % T2 $end
$var wire 1 & T3 $end
$var wire 1 ' T4 $end
$var wire 1 ( T5 $end
$var wire 1 ) T6 $end
$var wire 1 * T7 $end
$var wire 1 + T8 $end
$var wire 1 , T9 $end
$var wire 1 - acumulador [15] $end
$var wire 1 . acumulador [14] $end
$var wire 1 / acumulador [13] $end
$var wire 1 0 acumulador [12] $end
$var wire 1 1 acumulador [11] $end
$var wire 1 2 acumulador [10] $end
$var wire 1 3 acumulador [9] $end
$var wire 1 4 acumulador [8] $end
$var wire 1 5 acumulador [7] $end
$var wire 1 6 acumulador [6] $end
$var wire 1 7 acumulador [5] $end
$var wire 1 8 acumulador [4] $end
$var wire 1 9 acumulador [3] $end
$var wire 1 : acumulador [2] $end
$var wire 1 ; acumulador [1] $end
$var wire 1 < acumulador [0] $end
$var wire 1 = incrementPC $end
$var wire 1 > opULA [2] $end
$var wire 1 ? opULA [1] $end
$var wire 1 @ opULA [0] $end
$var wire 1 A qMEM [15] $end
$var wire 1 B qMEM [14] $end
$var wire 1 C qMEM [13] $end
$var wire 1 D qMEM [12] $end
$var wire 1 E qMEM [11] $end
$var wire 1 F qMEM [10] $end
$var wire 1 G qMEM [9] $end
$var wire 1 H qMEM [8] $end
$var wire 1 I qMEM [7] $end
$var wire 1 J qMEM [6] $end
$var wire 1 K qMEM [5] $end
$var wire 1 L qMEM [4] $end
$var wire 1 M qMEM [3] $end
$var wire 1 N qMEM [2] $end
$var wire 1 O qMEM [1] $end
$var wire 1 P qMEM [0] $end
$var wire 1 Q qPC [15] $end
$var wire 1 R qPC [14] $end
$var wire 1 S qPC [13] $end
$var wire 1 T qPC [12] $end
$var wire 1 U qPC [11] $end
$var wire 1 V qPC [10] $end
$var wire 1 W qPC [9] $end
$var wire 1 X qPC [8] $end
$var wire 1 Y qPC [7] $end
$var wire 1 Z qPC [6] $end
$var wire 1 [ qPC [5] $end
$var wire 1 \ qPC [4] $end
$var wire 1 ] qPC [3] $end
$var wire 1 ^ qPC [2] $end
$var wire 1 _ qPC [1] $end
$var wire 1 ` qPC [0] $end
$var wire 1 a qRDM [15] $end
$var wire 1 b qRDM [14] $end
$var wire 1 c qRDM [13] $end
$var wire 1 d qRDM [12] $end
$var wire 1 e qRDM [11] $end
$var wire 1 f qRDM [10] $end
$var wire 1 g qRDM [9] $end
$var wire 1 h qRDM [8] $end
$var wire 1 i qRDM [7] $end
$var wire 1 j qRDM [6] $end
$var wire 1 k qRDM [5] $end
$var wire 1 l qRDM [4] $end
$var wire 1 m qRDM [3] $end
$var wire 1 n qRDM [2] $end
$var wire 1 o qRDM [1] $end
$var wire 1 p qRDM [0] $end
$var wire 1 q qREM [15] $end
$var wire 1 r qREM [14] $end
$var wire 1 s qREM [13] $end
$var wire 1 t qREM [12] $end
$var wire 1 u qREM [11] $end
$var wire 1 v qREM [10] $end
$var wire 1 w qREM [9] $end
$var wire 1 x qREM [8] $end
$var wire 1 y qREM [7] $end
$var wire 1 z qREM [6] $end
$var wire 1 { qREM [5] $end
$var wire 1 | qREM [4] $end
$var wire 1 } qREM [3] $end
$var wire 1 ~ qREM [2] $end
$var wire 1 !! qREM [1] $end
$var wire 1 "! qREM [0] $end
$var wire 1 #! qRI [15] $end
$var wire 1 $! qRI [14] $end
$var wire 1 %! qRI [13] $end
$var wire 1 &! qRI [12] $end
$var wire 1 '! qRI [11] $end
$var wire 1 (! qRI [10] $end
$var wire 1 )! qRI [9] $end
$var wire 1 *! qRI [8] $end
$var wire 1 +! qRI [7] $end
$var wire 1 ,! qRI [6] $end
$var wire 1 -! qRI [5] $end
$var wire 1 .! qRI [4] $end
$var wire 1 /! qRI [3] $end
$var wire 1 0! qRI [2] $end
$var wire 1 1! qRI [1] $end
$var wire 1 2! qRI [0] $end
$var wire 1 3! sADD $end
$var wire 1 4! sAND $end
$var wire 1 5! sDIR $end
$var wire 1 6! sHLT $end
$var wire 1 7! sIM $end
$var wire 1 8! sIN $end
$var wire 1 9! sIND $end
$var wire 1 :! sJ $end
$var wire 1 ;! sJN $end
$var wire 1 <! sJZ $end
$var wire 1 =! sLDA $end
$var wire 1 >! sNOP $end
$var wire 1 ?! sNOT $end
$var wire 1 @! sOR $end
$var wire 1 A! sOUT $end
$var wire 1 B! sSHL $end
$var wire 1 C! sSHR $end
$var wire 1 D! sSOP $end
$var wire 1 E! sSTA $end
$var wire 1 F! sSUB $end
$var wire 1 G! saida [15] $end
$var wire 1 H! saida [14] $end
$var wire 1 I! saida [13] $end
$var wire 1 J! saida [12] $end
$var wire 1 K! saida [11] $end
$var wire 1 L! saida [10] $end
$var wire 1 M! saida [9] $end
$var wire 1 N! saida [8] $end
$var wire 1 O! saida [7] $end
$var wire 1 P! saida [6] $end
$var wire 1 Q! saida [5] $end
$var wire 1 R! saida [4] $end
$var wire 1 S! saida [3] $end
$var wire 1 T! saida [2] $end
$var wire 1 U! saida [1] $end
$var wire 1 V! saida [0] $end
$var wire 1 W! selectRDM [1] $end
$var wire 1 X! selectRDM [0] $end
$var wire 1 Y! selectREM $end
$var wire 1 Z! writeAC $end
$var wire 1 [! writeMEM $end
$var wire 1 \! writeN $end
$var wire 1 ]! writeOUT $end
$var wire 1 ^! writeRDM $end
$var wire 1 _! writeREM $end
$var wire 1 `! writeRI $end
$var wire 1 a! writeZ $end
$var wire 1 b! sampler $end

$scope module i1 $end
$var wire 1 c! gnd $end
$var wire 1 d! vcc $end
$var wire 1 e! unknown $end
$var tri1 1 f! devclrn $end
$var tri1 1 g! devpor $end
$var tri1 1 h! devoe $end
$var wire 1 i! saida[0]~output_o $end
$var wire 1 j! saida[1]~output_o $end
$var wire 1 k! saida[2]~output_o $end
$var wire 1 l! saida[3]~output_o $end
$var wire 1 m! saida[4]~output_o $end
$var wire 1 n! saida[5]~output_o $end
$var wire 1 o! saida[6]~output_o $end
$var wire 1 p! saida[7]~output_o $end
$var wire 1 q! saida[8]~output_o $end
$var wire 1 r! saida[9]~output_o $end
$var wire 1 s! saida[10]~output_o $end
$var wire 1 t! saida[11]~output_o $end
$var wire 1 u! saida[12]~output_o $end
$var wire 1 v! saida[13]~output_o $end
$var wire 1 w! saida[14]~output_o $end
$var wire 1 x! saida[15]~output_o $end
$var wire 1 y! T0~output_o $end
$var wire 1 z! T1~output_o $end
$var wire 1 {! T2~output_o $end
$var wire 1 |! T3~output_o $end
$var wire 1 }! T4~output_o $end
$var wire 1 ~! T5~output_o $end
$var wire 1 !" T6~output_o $end
$var wire 1 "" T7~output_o $end
$var wire 1 #" T8~output_o $end
$var wire 1 $" T9~output_o $end
$var wire 1 %" acumulador[0]~output_o $end
$var wire 1 &" acumulador[1]~output_o $end
$var wire 1 '" acumulador[2]~output_o $end
$var wire 1 (" acumulador[3]~output_o $end
$var wire 1 )" acumulador[4]~output_o $end
$var wire 1 *" acumulador[5]~output_o $end
$var wire 1 +" acumulador[6]~output_o $end
$var wire 1 ," acumulador[7]~output_o $end
$var wire 1 -" acumulador[8]~output_o $end
$var wire 1 ." acumulador[9]~output_o $end
$var wire 1 /" acumulador[10]~output_o $end
$var wire 1 0" acumulador[11]~output_o $end
$var wire 1 1" acumulador[12]~output_o $end
$var wire 1 2" acumulador[13]~output_o $end
$var wire 1 3" acumulador[14]~output_o $end
$var wire 1 4" acumulador[15]~output_o $end
$var wire 1 5" qMEM[0]~output_o $end
$var wire 1 6" qMEM[1]~output_o $end
$var wire 1 7" qMEM[2]~output_o $end
$var wire 1 8" qMEM[3]~output_o $end
$var wire 1 9" qMEM[4]~output_o $end
$var wire 1 :" qMEM[5]~output_o $end
$var wire 1 ;" qMEM[6]~output_o $end
$var wire 1 <" qMEM[7]~output_o $end
$var wire 1 =" qMEM[8]~output_o $end
$var wire 1 >" qMEM[9]~output_o $end
$var wire 1 ?" qMEM[10]~output_o $end
$var wire 1 @" qMEM[11]~output_o $end
$var wire 1 A" qMEM[12]~output_o $end
$var wire 1 B" qMEM[13]~output_o $end
$var wire 1 C" qMEM[14]~output_o $end
$var wire 1 D" qMEM[15]~output_o $end
$var wire 1 E" qREM[0]~output_o $end
$var wire 1 F" qREM[1]~output_o $end
$var wire 1 G" qREM[2]~output_o $end
$var wire 1 H" qREM[3]~output_o $end
$var wire 1 I" qREM[4]~output_o $end
$var wire 1 J" qREM[5]~output_o $end
$var wire 1 K" qREM[6]~output_o $end
$var wire 1 L" qREM[7]~output_o $end
$var wire 1 M" qREM[8]~output_o $end
$var wire 1 N" qREM[9]~output_o $end
$var wire 1 O" qREM[10]~output_o $end
$var wire 1 P" qREM[11]~output_o $end
$var wire 1 Q" qREM[12]~output_o $end
$var wire 1 R" qREM[13]~output_o $end
$var wire 1 S" qREM[14]~output_o $end
$var wire 1 T" qREM[15]~output_o $end
$var wire 1 U" qRDM[0]~output_o $end
$var wire 1 V" qRDM[1]~output_o $end
$var wire 1 W" qRDM[2]~output_o $end
$var wire 1 X" qRDM[3]~output_o $end
$var wire 1 Y" qRDM[4]~output_o $end
$var wire 1 Z" qRDM[5]~output_o $end
$var wire 1 [" qRDM[6]~output_o $end
$var wire 1 \" qRDM[7]~output_o $end
$var wire 1 ]" qRDM[8]~output_o $end
$var wire 1 ^" qRDM[9]~output_o $end
$var wire 1 _" qRDM[10]~output_o $end
$var wire 1 `" qRDM[11]~output_o $end
$var wire 1 a" qRDM[12]~output_o $end
$var wire 1 b" qRDM[13]~output_o $end
$var wire 1 c" qRDM[14]~output_o $end
$var wire 1 d" qRDM[15]~output_o $end
$var wire 1 e" qRI[0]~output_o $end
$var wire 1 f" qRI[1]~output_o $end
$var wire 1 g" qRI[2]~output_o $end
$var wire 1 h" qRI[3]~output_o $end
$var wire 1 i" qRI[4]~output_o $end
$var wire 1 j" qRI[5]~output_o $end
$var wire 1 k" qRI[6]~output_o $end
$var wire 1 l" qRI[7]~output_o $end
$var wire 1 m" qRI[8]~output_o $end
$var wire 1 n" qRI[9]~output_o $end
$var wire 1 o" qRI[10]~output_o $end
$var wire 1 p" qRI[11]~output_o $end
$var wire 1 q" qRI[12]~output_o $end
$var wire 1 r" qRI[13]~output_o $end
$var wire 1 s" qRI[14]~output_o $end
$var wire 1 t" qRI[15]~output_o $end
$var wire 1 u" qPC[0]~output_o $end
$var wire 1 v" qPC[1]~output_o $end
$var wire 1 w" qPC[2]~output_o $end
$var wire 1 x" qPC[3]~output_o $end
$var wire 1 y" qPC[4]~output_o $end
$var wire 1 z" qPC[5]~output_o $end
$var wire 1 {" qPC[6]~output_o $end
$var wire 1 |" qPC[7]~output_o $end
$var wire 1 }" qPC[8]~output_o $end
$var wire 1 ~" qPC[9]~output_o $end
$var wire 1 !# qPC[10]~output_o $end
$var wire 1 "# qPC[11]~output_o $end
$var wire 1 ## qPC[12]~output_o $end
$var wire 1 $# qPC[13]~output_o $end
$var wire 1 %# qPC[14]~output_o $end
$var wire 1 &# qPC[15]~output_o $end
$var wire 1 '# sNOP~output_o $end
$var wire 1 (# sSTA~output_o $end
$var wire 1 )# sLDA~output_o $end
$var wire 1 *# sADD~output_o $end
$var wire 1 +# sSUB~output_o $end
$var wire 1 ,# sAND~output_o $end
$var wire 1 -# sOR~output_o $end
$var wire 1 .# sNOT~output_o $end
$var wire 1 /# sJ~output_o $end
$var wire 1 0# sJN~output_o $end
$var wire 1 1# sJZ~output_o $end
$var wire 1 2# sIN~output_o $end
$var wire 1 3# sOUT~output_o $end
$var wire 1 4# sSHR~output_o $end
$var wire 1 5# sSHL~output_o $end
$var wire 1 6# sHLT~output_o $end
$var wire 1 7# sDIR~output_o $end
$var wire 1 8# sIND~output_o $end
$var wire 1 9# sIM~output_o $end
$var wire 1 :# sSOP~output_o $end
$var wire 1 ;# writeAC~output_o $end
$var wire 1 <# writeN~output_o $end
$var wire 1 =# writeZ~output_o $end
$var wire 1 ># writeRDM~output_o $end
$var wire 1 ?# writeRI~output_o $end
$var wire 1 @# writeOUT~output_o $end
$var wire 1 A# writeREM~output_o $end
$var wire 1 B# writeMEM~output_o $end
$var wire 1 C# selectREM~output_o $end
$var wire 1 D# incrementPC~output_o $end
$var wire 1 E# selectRDM[0]~output_o $end
$var wire 1 F# selectRDM[1]~output_o $end
$var wire 1 G# opULA[0]~output_o $end
$var wire 1 H# opULA[1]~output_o $end
$var wire 1 I# opULA[2]~output_o $end
$var wire 1 J# clk~input_o $end
$var wire 1 K# clk~inputclkctrl_outclk $end
$var wire 1 L# entrada[15]~input_o $end
$var wire 1 M# UC|t0~q $end
$var wire 1 N# UC|t1~0_combout $end
$var wire 1 O# UC|t1~1_combout $end
$var wire 1 P# UC|t1~q $end
$var wire 1 Q# UC|t2~0_combout $end
$var wire 1 R# UC|t2~q $end
$var wire 1 S# UC|t4~0_combout $end
$var wire 1 T# UC|t5~0_combout $end
$var wire 1 U# UC|t5~q $end
$var wire 1 V# UC|t7~0_combout $end
$var wire 1 W# UC|t8~0_combout $end
$var wire 1 X# UC|t8~q $end
$var wire 1 Y# UC|t9~0_combout $end
$var wire 1 Z# UC|t9~q $end
$var wire 1 [# entrada[10]~input_o $end
$var wire 1 \# ULA|Mux2~0_combout $end
$var wire 1 ]# entrada[12]~input_o $end
$var wire 1 ^# RDM|conteudo[12]~12_combout $end
$var wire 1 _# MEM|ram_rtl_0_bypass[57]~1_combout $end
$var wire 1 `# MEM|ram_rtl_0_bypass[58]~feeder_combout $end
$var wire 1 a# PC|counter[0]~16_combout $end
$var wire 1 b# entrada[11]~input_o $end
$var wire 1 c# ULA|Mux4~2_combout $end
$var wire 1 d# ULA|Mux4~0_combout $end
$var wire 1 e# ULA|Mux4~1_combout $end
$var wire 1 f# DECOD|Mux15~13_combout $end
$var wire 1 g# UC|opULA[0]~5_combout $end
$var wire 1 h# UC|writeAC~1_combout $end
$var wire 1 i# DECOD|Decoder0~0_combout $end
$var wire 1 j# UC|opULA[0]~6_combout $end
$var wire 1 k# ULA|Add0~35_combout $end
$var wire 1 l# ULA|Add0~32_combout $end
$var wire 1 m# ULA|Add0~29_combout $end
$var wire 1 n# entrada[8]~input_o $end
$var wire 1 o# RDM|conteudo[8]~8_combout $end
$var wire 1 p# MEM|ram_rtl_0_bypass[50]~feeder_combout $end
$var wire 1 q# DECOD|Mux15~1_combout $end
$var wire 1 r# UC|RwriteREM~0_combout $end
$var wire 1 s# DECOD|Decoder0~1_combout $end
$var wire 1 t# DECOD|Mux15~5_combout $end
$var wire 1 u# DECOD|Mux15~12_combout $end
$var wire 1 v# DECOD|Mux15~3_combout $end
$var wire 1 w# UC|selectRDM[1]~2_combout $end
$var wire 1 x# DECOD|Mux15~9_combout $end
$var wire 1 y# ULA|Mux0~0_combout $end
$var wire 1 z# ULA|Add0~47_combout $end
$var wire 1 {# ULA|Add0~44_combout $end
$var wire 1 |# ULA|Add0~41_combout $end
$var wire 1 }# ULA|Add0~38_combout $end
$var wire 1 ~# ULA|Add0~37 $end
$var wire 1 !$ ULA|Add0~40 $end
$var wire 1 "$ ULA|Add0~43 $end
$var wire 1 #$ ULA|Add0~46 $end
$var wire 1 $$ ULA|Add0~48_combout $end
$var wire 1 %$ ULA|Mux0~1_combout $end
$var wire 1 &$ entrada[3]~input_o $end
$var wire 1 '$ DECOD|Mux15~6_combout $end
$var wire 1 ($ UC|RwriteAC~1_combout $end
$var wire 1 )$ DECOD|Mux15~14_combout $end
$var wire 1 *$ DECOD|Mux15~7_combout $end
$var wire 1 +$ UC|writeAC~0_combout $end
$var wire 1 ,$ UC|writeAC~3_combout $end
$var wire 1 -$ RDM|conteudo[3]~3_combout $end
$var wire 1 .$ MEM|ram_rtl_0_bypass[40]~feeder_combout $end
$var wire 1 /$ UC|RwriteRDM~3_combout $end
$var wire 1 0$ UC|selectREM~0_combout $end
$var wire 1 1$ UC|selectREM~1_combout $end
$var wire 1 2$ muxREM|q[13]~0_combout $end
$var wire 1 3$ MEM|ram_rtl_0|auto_generated|address_reg_b[0]~0_combout $end
$var wire 1 4$ muxREM|q[14]~2_combout $end
$var wire 1 5$ MEM|ram_rtl_0|auto_generated|address_reg_b[1]~1_combout $end
$var wire 1 6$ UC|writeMEM~0_combout $end
$var wire 1 7$ DECOD|Decoder0~2_combout $end
$var wire 1 8$ UC|writeMEM~1_combout $end
$var wire 1 9$ UC|writeMEM~2_combout $end
$var wire 1 :$ MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout $end
$var wire 1 ;$ MEM|ram_rtl_0|auto_generated|_~0_combout $end
$var wire 1 <$ MEM|ram_rtl_0|auto_generated|_~2_combout $end
$var wire 1 =$ MEM|ram_rtl_0|auto_generated|_~1_combout $end
$var wire 1 >$ MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout $end
$var wire 1 ?$ muxREM|q[0]~3_combout $end
$var wire 1 @$ REM|conteudo[0]~feeder_combout $end
$var wire 1 A$ entrada[1]~input_o $end
$var wire 1 B$ ULA|Add0~5_combout $end
$var wire 1 C$ ULA|Mux15~2_combout $end
$var wire 1 D$ ULA|Mux15~0_combout $end
$var wire 1 E$ ULA|Add0~0_combout $end
$var wire 1 F$ ULA|Add0~2_cout $end
$var wire 1 G$ ULA|Add0~3_combout $end
$var wire 1 H$ ULA|Mux15~1_combout $end
$var wire 1 I$ ULA|Mux15~3_combout $end
$var wire 1 J$ ULA|Add0~4 $end
$var wire 1 K$ ULA|Add0~6_combout $end
$var wire 1 L$ entrada[2]~input_o $end
$var wire 1 M$ RDM|conteudo[2]~2_combout $end
$var wire 1 N$ MEM|ram_rtl_0_bypass[38]~feeder_combout $end
$var wire 1 O$ MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout $end
$var wire 1 P$ MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout $end
$var wire 1 Q$ muxREM|q[2]~5_combout $end
$var wire 1 R$ muxREM|q[3]~6_combout $end
$var wire 1 S$ entrada[4]~input_o $end
$var wire 1 T$ entrada[5]~input_o $end
$var wire 1 U$ RDM|conteudo[5]~5_combout $end
$var wire 1 V$ MEM|ram_rtl_0_bypass[44]~feeder_combout $end
$var wire 1 W$ MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout $end
$var wire 1 X$ MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout $end
$var wire 1 Y$ muxREM|q[5]~8_combout $end
$var wire 1 Z$ REM|conteudo[5]~feeder_combout $end
$var wire 1 [$ entrada[6]~input_o $end
$var wire 1 \$ entrada[7]~input_o $end
$var wire 1 ]$ RDM|conteudo[7]~7_combout $end
$var wire 1 ^$ MEM|ram_rtl_0_bypass[48]~feeder_combout $end
$var wire 1 _$ muxREM|q[7]~10_combout $end
$var wire 1 `$ muxREM|q[8]~11_combout $end
$var wire 1 a$ muxREM|q[9]~12_combout $end
$var wire 1 b$ muxREM|q[10]~13_combout $end
$var wire 1 c$ muxREM|q[11]~14_combout $end
$var wire 1 d$ muxREM|q[12]~15_combout $end
$var wire 1 e$ MEM|ram_rtl_0|auto_generated|ram_block1a71~portbdataout $end
$var wire 1 f$ MEM|ram_rtl_0|auto_generated|ram_block1a87~portbdataout $end
$var wire 1 g$ MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~45_combout $end
$var wire 1 h$ MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout $end
$var wire 1 i$ MEM|ram_rtl_0|auto_generated|ram_block1a7~portbdataout $end
$var wire 1 j$ MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout $end
$var wire 1 k$ MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout $end
$var wire 1 l$ MEM|ram_rtl_0|auto_generated|ram_block1a23~portbdataout $end
$var wire 1 m$ MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~42_combout $end
$var wire 1 n$ MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout $end
$var wire 1 o$ MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout $end
$var wire 1 p$ MEM|ram_rtl_0|auto_generated|ram_block1a39~portbdataout $end
$var wire 1 q$ MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout $end
$var wire 1 r$ MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout $end
$var wire 1 s$ MEM|ram_rtl_0|auto_generated|ram_block1a55~portbdataout $end
$var wire 1 t$ MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~43_combout $end
$var wire 1 u$ MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~44_combout $end
$var wire 1 v$ MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout $end
$var wire 1 w$ MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout $end
$var wire 1 x$ MEM|ram_rtl_0|auto_generated|ram_block1a103~portbdataout $end
$var wire 1 y$ MEM|ram_rtl_0|auto_generated|ram_block1a119~portbdataout $end
$var wire 1 z$ MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~46_combout $end
$var wire 1 {$ MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~47_combout $end
$var wire 1 |$ MEM|ram~18_combout $end
$var wire 1 }$ UC|selectRDM[1]~7_combout $end
$var wire 1 ~$ UC|selectRDM[0]~3_combout $end
$var wire 1 !% UC|selectRDM[1]~5_combout $end
$var wire 1 "% UC|selectRDM[1]~9_combout $end
$var wire 1 #% UC|selectRDM[1]~6_combout $end
$var wire 1 $% UC|selectRDM[1]~8_combout $end
$var wire 1 %% UC|RwriteRDM~0_combout $end
$var wire 1 &% UC|writeRDM~3_combout $end
$var wire 1 '% UC|writeRDM~9_combout $end
$var wire 1 (% UC|writeRDM~5_combout $end
$var wire 1 )% UC|writeRDM~4_combout $end
$var wire 1 *% UC|writeRDM~6_combout $end
$var wire 1 +% UC|writeRDM~7_combout $end
$var wire 1 ,% UC|writeRDM~8_combout $end
$var wire 1 -% ULA|Add0~23_combout $end
$var wire 1 .% ULA|Add0~20_combout $end
$var wire 1 /% ULA|Add0~17_combout $end
$var wire 1 0% ULA|Add0~14_combout $end
$var wire 1 1% ULA|Add0~11_combout $end
$var wire 1 2% ULA|Add0~8_combout $end
$var wire 1 3% ULA|Add0~7 $end
$var wire 1 4% ULA|Add0~10 $end
$var wire 1 5% ULA|Add0~13 $end
$var wire 1 6% ULA|Add0~16 $end
$var wire 1 7% ULA|Add0~19 $end
$var wire 1 8% ULA|Add0~22 $end
$var wire 1 9% ULA|Add0~24_combout $end
$var wire 1 :% ULA|Mux8~2_combout $end
$var wire 1 ;% ULA|Mux8~3_combout $end
$var wire 1 <% ULA|Mux8~4_combout $end
$var wire 1 =% ULA|Mux8~5_combout $end
$var wire 1 >% ULA|Mux9~0_combout $end
$var wire 1 ?% ULA|Mux9~1_combout $end
$var wire 1 @% ULA|Add0~21_combout $end
$var wire 1 A% ULA|Mux9~2_combout $end
$var wire 1 B% ULA|Mux9~3_combout $end
$var wire 1 C% RDM|conteudo[6]~6_combout $end
$var wire 1 D% MEM|ram_rtl_0_bypass[46]~feeder_combout $end
$var wire 1 E% MEM|ram_rtl_0|auto_generated|ram_block1a70~portbdataout $end
$var wire 1 F% MEM|ram_rtl_0|auto_generated|ram_block1a86~portbdataout $end
$var wire 1 G% MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~39_combout $end
$var wire 1 H% MEM|ram_rtl_0|auto_generated|ram_block1a118~portbdataout $end
$var wire 1 I% MEM|ram_rtl_0|auto_generated|ram_block1a102~portbdataout $end
$var wire 1 J% MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~40_combout $end
$var wire 1 K% MEM|ram_rtl_0|auto_generated|ram_block1a22~portbdataout $end
$var wire 1 L% MEM|ram_rtl_0|auto_generated|ram_block1a6~portbdataout $end
$var wire 1 M% MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~36_combout $end
$var wire 1 N% MEM|ram_rtl_0|auto_generated|ram_block1a38~portbdataout $end
$var wire 1 O% MEM|ram_rtl_0|auto_generated|ram_block1a54~portbdataout $end
$var wire 1 P% MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~37_combout $end
$var wire 1 Q% MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~38_combout $end
$var wire 1 R% MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~41_combout $end
$var wire 1 S% MEM|ram~17_combout $end
$var wire 1 T% muxREM|q[6]~9_combout $end
$var wire 1 U% MEM|ram_rtl_0|auto_generated|ram_block1a117~portbdataout $end
$var wire 1 V% MEM|ram_rtl_0|auto_generated|ram_block1a101~portbdataout $end
$var wire 1 W% MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~34_combout $end
$var wire 1 X% MEM|ram_rtl_0|auto_generated|ram_block1a85~portbdataout $end
$var wire 1 Y% MEM|ram_rtl_0|auto_generated|ram_block1a69~portbdataout $end
$var wire 1 Z% MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~33_combout $end
$var wire 1 [% MEM|ram_rtl_0|auto_generated|ram_block1a53~portbdataout $end
$var wire 1 \% MEM|ram_rtl_0|auto_generated|ram_block1a37~portbdataout $end
$var wire 1 ]% MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~31_combout $end
$var wire 1 ^% MEM|ram_rtl_0|auto_generated|ram_block1a21~portbdataout $end
$var wire 1 _% MEM|ram_rtl_0|auto_generated|ram_block1a5~portbdataout $end
$var wire 1 `% MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~30_combout $end
$var wire 1 a% MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~32_combout $end
$var wire 1 b% MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~35_combout $end
$var wire 1 c% MEM|ram~16_combout $end
$var wire 1 d% ULA|Mux10~0_combout $end
$var wire 1 e% ULA|Mux10~1_combout $end
$var wire 1 f% ULA|Add0~18_combout $end
$var wire 1 g% ULA|Mux10~2_combout $end
$var wire 1 h% ULA|Mux10~3_combout $end
$var wire 1 i% ULA|Mux11~0_combout $end
$var wire 1 j% ULA|Mux11~1_combout $end
$var wire 1 k% ULA|Add0~15_combout $end
$var wire 1 l% ULA|Mux11~2_combout $end
$var wire 1 m% ULA|Mux11~3_combout $end
$var wire 1 n% RDM|conteudo[4]~4_combout $end
$var wire 1 o% RDM|conteudo[4]~feeder_combout $end
$var wire 1 p% MEM|ram_rtl_0_bypass[42]~feeder_combout $end
$var wire 1 q% MEM|ram_rtl_0|auto_generated|ram_block1a52~portbdataout $end
$var wire 1 r% MEM|ram_rtl_0|auto_generated|ram_block1a36~portbdataout $end
$var wire 1 s% MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~25_combout $end
$var wire 1 t% MEM|ram_rtl_0|auto_generated|ram_block1a4~portbdataout $end
$var wire 1 u% MEM|ram_rtl_0|auto_generated|ram_block1a20~portbdataout $end
$var wire 1 v% MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~24_combout $end
$var wire 1 w% MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~26_combout $end
$var wire 1 x% MEM|ram_rtl_0|auto_generated|ram_block1a68~portbdataout $end
$var wire 1 y% MEM|ram_rtl_0|auto_generated|ram_block1a84~portbdataout $end
$var wire 1 z% MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~27_combout $end
$var wire 1 {% MEM|ram_rtl_0|auto_generated|ram_block1a116~portbdataout $end
$var wire 1 |% MEM|ram_rtl_0|auto_generated|ram_block1a100~portbdataout $end
$var wire 1 }% MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~28_combout $end
$var wire 1 ~% MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~29_combout $end
$var wire 1 !& MEM|ram~15_combout $end
$var wire 1 "& muxREM|q[4]~7_combout $end
$var wire 1 #& MEM|ram_rtl_0|auto_generated|ram_block1a66~portbdataout $end
$var wire 1 $& MEM|ram_rtl_0|auto_generated|ram_block1a82~portbdataout $end
$var wire 1 %& MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~15_combout $end
$var wire 1 && MEM|ram_rtl_0|auto_generated|ram_block1a98~portbdataout $end
$var wire 1 '& MEM|ram_rtl_0|auto_generated|ram_block1a114~portbdataout $end
$var wire 1 (& MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~16_combout $end
$var wire 1 )& MEM|ram_rtl_0|auto_generated|ram_block1a2~portbdataout $end
$var wire 1 *& MEM|ram_rtl_0|auto_generated|ram_block1a18~portbdataout $end
$var wire 1 +& MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~12_combout $end
$var wire 1 ,& MEM|ram_rtl_0|auto_generated|ram_block1a34~portbdataout $end
$var wire 1 -& MEM|ram_rtl_0|auto_generated|ram_block1a50~portbdataout $end
$var wire 1 .& MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~13_combout $end
$var wire 1 /& MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~14_combout $end
$var wire 1 0& MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~17_combout $end
$var wire 1 1& MEM|ram~13_combout $end
$var wire 1 2& ULA|Mux13~0_combout $end
$var wire 1 3& ULA|Mux13~1_combout $end
$var wire 1 4& ULA|Add0~9_combout $end
$var wire 1 5& ULA|Mux13~2_combout $end
$var wire 1 6& ULA|Mux13~3_combout $end
$var wire 1 7& ULA|Mux14~0_combout $end
$var wire 1 8& ULA|Mux14~1_combout $end
$var wire 1 9& ULA|Mux14~2_combout $end
$var wire 1 :& ULA|Mux14~3_combout $end
$var wire 1 ;& RDM|conteudo[1]~1_combout $end
$var wire 1 <& MEM|ram_rtl_0_bypass[36]~feeder_combout $end
$var wire 1 =& MEM|ram_rtl_0|auto_generated|ram_block1a81~portbdataout $end
$var wire 1 >& MEM|ram_rtl_0|auto_generated|ram_block1a65~portbdataout $end
$var wire 1 ?& MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~9_combout $end
$var wire 1 @& MEM|ram_rtl_0|auto_generated|ram_block1a113~portbdataout $end
$var wire 1 A& MEM|ram_rtl_0|auto_generated|ram_block1a97~portbdataout $end
$var wire 1 B& MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~10_combout $end
$var wire 1 C& MEM|ram_rtl_0|auto_generated|ram_block1a33~portbdataout $end
$var wire 1 D& MEM|ram_rtl_0|auto_generated|ram_block1a49~portbdataout $end
$var wire 1 E& MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~7_combout $end
$var wire 1 F& MEM|ram_rtl_0|auto_generated|ram_block1a17~portbdataout $end
$var wire 1 G& MEM|ram_rtl_0|auto_generated|ram_block1a1~portbdataout $end
$var wire 1 H& MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~6_combout $end
$var wire 1 I& MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~8_combout $end
$var wire 1 J& MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~11_combout $end
$var wire 1 K& MEM|ram~12_combout $end
$var wire 1 L& muxREM|q[1]~4_combout $end
$var wire 1 M& MEM|ram_rtl_0|auto_generated|ram_block1a83~portbdataout $end
$var wire 1 N& MEM|ram_rtl_0|auto_generated|ram_block1a67~portbdataout $end
$var wire 1 O& MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~21_combout $end
$var wire 1 P& MEM|ram_rtl_0|auto_generated|ram_block1a99~portbdataout $end
$var wire 1 Q& MEM|ram_rtl_0|auto_generated|ram_block1a115~portbdataout $end
$var wire 1 R& MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~22_combout $end
$var wire 1 S& MEM|ram_rtl_0|auto_generated|ram_block1a51~portbdataout $end
$var wire 1 T& MEM|ram_rtl_0|auto_generated|ram_block1a35~portbdataout $end
$var wire 1 U& MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~19_combout $end
$var wire 1 V& MEM|ram_rtl_0|auto_generated|ram_block1a19~portbdataout $end
$var wire 1 W& MEM|ram_rtl_0|auto_generated|ram_block1a3~portbdataout $end
$var wire 1 X& MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~18_combout $end
$var wire 1 Y& MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~20_combout $end
$var wire 1 Z& MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~23_combout $end
$var wire 1 [& MEM|ram~14_combout $end
$var wire 1 \& ULA|Mux12~0_combout $end
$var wire 1 ]& ULA|Mux12~1_combout $end
$var wire 1 ^& ULA|Add0~12_combout $end
$var wire 1 _& ULA|Mux12~2_combout $end
$var wire 1 `& ULA|Mux12~3_combout $end
$var wire 1 a& ULA|Equal0~0_combout $end
$var wire 1 b& ULA|Equal0~1_combout $end
$var wire 1 c& ULA|Equal0~2_combout $end
$var wire 1 d& ULA|Equal0~3_combout $end
$var wire 1 e& ULA|Equal0~4_combout $end
$var wire 1 f& ULA|Equal0~5_combout $end
$var wire 1 g& ffZ|conteudo~q $end
$var wire 1 h& DECOD|Mux15~8_combout $end
$var wire 1 i& UC|writeRDM~2_combout $end
$var wire 1 j& UC|RwriteRDM~1_combout $end
$var wire 1 k& UC|RwriteRDM~2_combout $end
$var wire 1 l& UC|writeREM~1_combout $end
$var wire 1 m& UC|writeREM~0_combout $end
$var wire 1 n& UC|writeREM~2_combout $end
$var wire 1 o& MEM|ram_rtl_0|auto_generated|address_reg_b[2]~2_combout $end
$var wire 1 p& MEM|ram_rtl_0|auto_generated|ram_block1a88~portbdataout $end
$var wire 1 q& MEM|ram_rtl_0|auto_generated|ram_block1a72~portbdataout $end
$var wire 1 r& MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~51_combout $end
$var wire 1 s& MEM|ram_rtl_0|auto_generated|ram_block1a104~portbdataout $end
$var wire 1 t& MEM|ram_rtl_0|auto_generated|ram_block1a120~portbdataout $end
$var wire 1 u& MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~52_combout $end
$var wire 1 v& MEM|ram_rtl_0|auto_generated|ram_block1a8~portbdataout $end
$var wire 1 w& MEM|ram_rtl_0|auto_generated|ram_block1a24~portbdataout $end
$var wire 1 x& MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~48_combout $end
$var wire 1 y& MEM|ram_rtl_0|auto_generated|ram_block1a56~portbdataout $end
$var wire 1 z& MEM|ram_rtl_0|auto_generated|ram_block1a40~portbdataout $end
$var wire 1 {& MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~49_combout $end
$var wire 1 |& MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~50_combout $end
$var wire 1 }& MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~53_combout $end
$var wire 1 ~& MEM|ram~19_combout $end
$var wire 1 !' ULA|Mux7~0_combout $end
$var wire 1 "' ULA|Mux7~1_combout $end
$var wire 1 #' ULA|Add0~26_combout $end
$var wire 1 $' ULA|Add0~25 $end
$var wire 1 %' ULA|Add0~27_combout $end
$var wire 1 &' ULA|Mux7~2_combout $end
$var wire 1 '' ULA|Mux7~3_combout $end
$var wire 1 (' ULA|Add0~28 $end
$var wire 1 )' ULA|Add0~31 $end
$var wire 1 *' ULA|Add0~34 $end
$var wire 1 +' ULA|Add0~36_combout $end
$var wire 1 ,' ULA|Mux4~3_combout $end
$var wire 1 -' RDM|conteudo[11]~11_combout $end
$var wire 1 .' MEM|ram_rtl_0_bypass[56]~feeder_combout $end
$var wire 1 /' MEM|ram_rtl_0_bypass[55]~0_combout $end
$var wire 1 0' MEM|ram_rtl_0|auto_generated|ram_block1a107~portbdataout $end
$var wire 1 1' MEM|ram_rtl_0|auto_generated|ram_block1a123~portbdataout $end
$var wire 1 2' MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~70_combout $end
$var wire 1 3' MEM|ram_rtl_0|auto_generated|ram_block1a59~portbdataout $end
$var wire 1 4' MEM|ram_rtl_0|auto_generated|ram_block1a43~portbdataout $end
$var wire 1 5' MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~67_combout $end
$var wire 1 6' MEM|ram_rtl_0|auto_generated|ram_block1a11~portbdataout $end
$var wire 1 7' MEM|ram_rtl_0|auto_generated|ram_block1a27~portbdataout $end
$var wire 1 8' MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~66_combout $end
$var wire 1 9' MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~68_combout $end
$var wire 1 :' MEM|ram_rtl_0|auto_generated|ram_block1a91~portbdataout $end
$var wire 1 ;' MEM|ram_rtl_0|auto_generated|ram_block1a75~portbdataout $end
$var wire 1 <' MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~69_combout $end
$var wire 1 =' MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~71_combout $end
$var wire 1 >' MEM|ram~22_combout $end
$var wire 1 ?' DECOD|Mux15~10_combout $end
$var wire 1 @' UC|incrementPC~0_combout $end
$var wire 1 A' UC|got0~0_combout $end
$var wire 1 B' UC|got0~1_combout $end
$var wire 1 C' UC|incrementPC~1_combout $end
$var wire 1 D' UC|incrementPC~2_combout $end
$var wire 1 E' PC|counter[0]~17 $end
$var wire 1 F' PC|counter[1]~18_combout $end
$var wire 1 G' PC|counter[1]~19 $end
$var wire 1 H' PC|counter[2]~20_combout $end
$var wire 1 I' PC|counter[2]~21 $end
$var wire 1 J' PC|counter[3]~22_combout $end
$var wire 1 K' PC|counter[3]~23 $end
$var wire 1 L' PC|counter[4]~24_combout $end
$var wire 1 M' PC|counter[4]~25 $end
$var wire 1 N' PC|counter[5]~26_combout $end
$var wire 1 O' PC|counter[5]~27 $end
$var wire 1 P' PC|counter[6]~28_combout $end
$var wire 1 Q' PC|counter[6]~29 $end
$var wire 1 R' PC|counter[7]~30_combout $end
$var wire 1 S' PC|counter[7]~31 $end
$var wire 1 T' PC|counter[8]~32_combout $end
$var wire 1 U' PC|counter[8]~33 $end
$var wire 1 V' PC|counter[9]~34_combout $end
$var wire 1 W' PC|counter[9]~35 $end
$var wire 1 X' PC|counter[10]~36_combout $end
$var wire 1 Y' PC|counter[10]~37 $end
$var wire 1 Z' PC|counter[11]~38_combout $end
$var wire 1 [' PC|counter[11]~39 $end
$var wire 1 \' PC|counter[12]~40_combout $end
$var wire 1 ]' PC|counter[12]~41 $end
$var wire 1 ^' PC|counter[13]~42_combout $end
$var wire 1 _' PC|counter[13]~43 $end
$var wire 1 `' PC|counter[14]~44_combout $end
$var wire 1 a' PC|counter[14]~45 $end
$var wire 1 b' PC|counter[15]~46_combout $end
$var wire 1 c' muxREM|q[15]~1_combout $end
$var wire 1 d' MEM|ram_rtl_0_bypass[31]~feeder_combout $end
$var wire 1 e' MEM|ram_rtl_0_bypass[32]~feeder_combout $end
$var wire 1 f' MEM|ram_rtl_0_bypass[29]~feeder_combout $end
$var wire 1 g' MEM|ram~8_combout $end
$var wire 1 h' MEM|ram_rtl_0_bypass[22]~feeder_combout $end
$var wire 1 i' MEM|ram_rtl_0_bypass[23]~feeder_combout $end
$var wire 1 j' MEM|ram_rtl_0_bypass[21]~feeder_combout $end
$var wire 1 k' MEM|ram~6_combout $end
$var wire 1 l' MEM|ram_rtl_0_bypass[18]~feeder_combout $end
$var wire 1 m' MEM|ram_rtl_0_bypass[19]~feeder_combout $end
$var wire 1 n' MEM|ram~5_combout $end
$var wire 1 o' MEM|ram_rtl_0_bypass[25]~feeder_combout $end
$var wire 1 p' MEM|ram_rtl_0_bypass[28]~feeder_combout $end
$var wire 1 q' MEM|ram~7_combout $end
$var wire 1 r' MEM|ram~9_combout $end
$var wire 1 s' MEM|ram_rtl_0_bypass[10]~feeder_combout $end
$var wire 1 t' MEM|ram_rtl_0_bypass[11]~feeder_combout $end
$var wire 1 u' MEM|ram_rtl_0_bypass[9]~feeder_combout $end
$var wire 1 v' MEM|ram~2_combout $end
$var wire 1 w' MEM|ram_rtl_0_bypass[16]~feeder_combout $end
$var wire 1 x' MEM|ram~3_combout $end
$var wire 1 y' MEM|ram_rtl_0_bypass[2]~feeder_combout $end
$var wire 1 z' MEM|ram_rtl_0_bypass[3]~feeder_combout $end
$var wire 1 {' MEM|ram~0_combout $end
$var wire 1 |' MEM|ram_rtl_0_bypass[6]~feeder_combout $end
$var wire 1 }' MEM|ram_rtl_0_bypass[7]~feeder_combout $end
$var wire 1 ~' MEM|ram_rtl_0_bypass[5]~feeder_combout $end
$var wire 1 !( MEM|ram~1_combout $end
$var wire 1 "( MEM|ram~4_combout $end
$var wire 1 #( MEM|ram~10_combout $end
$var wire 1 $( MEM|ram_rtl_0|auto_generated|ram_block1a76~portbdataout $end
$var wire 1 %( MEM|ram_rtl_0|auto_generated|ram_block1a92~portbdataout $end
$var wire 1 &( MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~75_combout $end
$var wire 1 '( MEM|ram_rtl_0|auto_generated|ram_block1a124~portbdataout $end
$var wire 1 (( MEM|ram_rtl_0|auto_generated|ram_block1a108~portbdataout $end
$var wire 1 )( MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~76_combout $end
$var wire 1 *( MEM|ram_rtl_0|auto_generated|ram_block1a44~portbdataout $end
$var wire 1 +( MEM|ram_rtl_0|auto_generated|ram_block1a60~portbdataout $end
$var wire 1 ,( MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~73_combout $end
$var wire 1 -( MEM|ram_rtl_0|auto_generated|ram_block1a12~portbdataout $end
$var wire 1 .( MEM|ram_rtl_0|auto_generated|ram_block1a28~portbdataout $end
$var wire 1 /( MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~72_combout $end
$var wire 1 0( MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~74_combout $end
$var wire 1 1( MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~77_combout $end
$var wire 1 2( MEM|ram~23_combout $end
$var wire 1 3( ULA|Add0~39_combout $end
$var wire 1 4( ULA|Mux3~0_combout $end
$var wire 1 5( ULA|Mux3~1_combout $end
$var wire 1 6( ULA|Mux3~2_combout $end
$var wire 1 7( ULA|Mux3~3_combout $end
$var wire 1 8( ULA|Mux2~1_combout $end
$var wire 1 9( ULA|Mux2~2_combout $end
$var wire 1 :( ULA|Add0~42_combout $end
$var wire 1 ;( ULA|Mux2~3_combout $end
$var wire 1 <( entrada[13]~input_o $end
$var wire 1 =( RDM|conteudo[13]~13_combout $end
$var wire 1 >( MEM|ram_rtl_0_bypass[60]~feeder_combout $end
$var wire 1 ?( MEM|ram_rtl_0|auto_generated|ram_block1a109~portbdataout $end
$var wire 1 @( MEM|ram_rtl_0|auto_generated|ram_block1a125~portbdataout $end
$var wire 1 A( MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~82_combout $end
$var wire 1 B( MEM|ram_rtl_0|auto_generated|ram_block1a77~portbdataout $end
$var wire 1 C( MEM|ram_rtl_0|auto_generated|ram_block1a93~portbdataout $end
$var wire 1 D( MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~81_combout $end
$var wire 1 E( MEM|ram_rtl_0|auto_generated|ram_block1a29~portbdataout $end
$var wire 1 F( MEM|ram_rtl_0|auto_generated|ram_block1a13~portbdataout $end
$var wire 1 G( MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~78_combout $end
$var wire 1 H( MEM|ram_rtl_0|auto_generated|ram_block1a45~portbdataout $end
$var wire 1 I( MEM|ram_rtl_0|auto_generated|ram_block1a61~portbdataout $end
$var wire 1 J( MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~79_combout $end
$var wire 1 K( MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~80_combout $end
$var wire 1 L( MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~83_combout $end
$var wire 1 M( MEM|ram~24_combout $end
$var wire 1 N( DECOD|Mux15~4_combout $end
$var wire 1 O( UC|opULA[0]~0_combout $end
$var wire 1 P( UC|opULA[0]~1_combout $end
$var wire 1 Q( ULA|Mux8~0_combout $end
$var wire 1 R( ULA|Add0~30_combout $end
$var wire 1 S( ULA|Mux6~0_combout $end
$var wire 1 T( ULA|Mux6~1_combout $end
$var wire 1 U( ULA|Mux6~2_combout $end
$var wire 1 V( ULA|Mux6~3_combout $end
$var wire 1 W( entrada[9]~input_o $end
$var wire 1 X( RDM|conteudo[9]~9_combout $end
$var wire 1 Y( MEM|ram_rtl_0_bypass[52]~feeder_combout $end
$var wire 1 Z( MEM|ram_rtl_0|auto_generated|ram_block1a73~portbdataout $end
$var wire 1 [( MEM|ram_rtl_0|auto_generated|ram_block1a89~portbdataout $end
$var wire 1 \( MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~57_combout $end
$var wire 1 ]( MEM|ram_rtl_0|auto_generated|ram_block1a121~portbdataout $end
$var wire 1 ^( MEM|ram_rtl_0|auto_generated|ram_block1a105~portbdataout $end
$var wire 1 _( MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~58_combout $end
$var wire 1 `( MEM|ram_rtl_0|auto_generated|ram_block1a41~portbdataout $end
$var wire 1 a( MEM|ram_rtl_0|auto_generated|ram_block1a57~portbdataout $end
$var wire 1 b( MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~55_combout $end
$var wire 1 c( MEM|ram_rtl_0|auto_generated|ram_block1a9~portbdataout $end
$var wire 1 d( MEM|ram_rtl_0|auto_generated|ram_block1a25~portbdataout $end
$var wire 1 e( MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~54_combout $end
$var wire 1 f( MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~56_combout $end
$var wire 1 g( MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~59_combout $end
$var wire 1 h( MEM|ram~20_combout $end
$var wire 1 i( UC|RwriteAC~0_combout $end
$var wire 1 j( UC|opULA[1]~2_combout $end
$var wire 1 k( UC|opULA[1]~3_combout $end
$var wire 1 l( ULA|Mux5~0_combout $end
$var wire 1 m( ULA|Mux5~1_combout $end
$var wire 1 n( ULA|Add0~33_combout $end
$var wire 1 o( ULA|Mux5~2_combout $end
$var wire 1 p( ULA|Mux5~3_combout $end
$var wire 1 q( RDM|conteudo[10]~10_combout $end
$var wire 1 r( MEM|ram_rtl_0_bypass[53]~feeder_combout $end
$var wire 1 s( MEM|ram_rtl_0_bypass[54]~feeder_combout $end
$var wire 1 t( MEM|ram_rtl_0|auto_generated|ram_block1a122~portbdataout $end
$var wire 1 u( MEM|ram_rtl_0|auto_generated|ram_block1a106~portbdataout $end
$var wire 1 v( MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~64_combout $end
$var wire 1 w( MEM|ram_rtl_0|auto_generated|ram_block1a90~portbdataout $end
$var wire 1 x( MEM|ram_rtl_0|auto_generated|ram_block1a74~portbdataout $end
$var wire 1 y( MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~63_combout $end
$var wire 1 z( MEM|ram_rtl_0|auto_generated|ram_block1a58~portbdataout $end
$var wire 1 {( MEM|ram_rtl_0|auto_generated|ram_block1a42~portbdataout $end
$var wire 1 |( MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~61_combout $end
$var wire 1 }( MEM|ram_rtl_0|auto_generated|ram_block1a10~portbdataout $end
$var wire 1 ~( MEM|ram_rtl_0|auto_generated|ram_block1a26~portbdataout $end
$var wire 1 !) MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~60_combout $end
$var wire 1 ") MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~62_combout $end
$var wire 1 #) MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~65_combout $end
$var wire 1 $) MEM|ram~21_combout $end
$var wire 1 %) DECOD|Decoder0~3_combout $end
$var wire 1 &) DECOD|Mux15~0_combout $end
$var wire 1 ') UC|always0~0_combout $end
$var wire 1 () UC|always0~1_combout $end
$var wire 1 )) UC|always0~4_combout $end
$var wire 1 *) UC|always0~2_combout $end
$var wire 1 +) UC|always0~3_combout $end
$var wire 1 ,) UC|always0~5_combout $end
$var wire 1 -) UC|t3~0_combout $end
$var wire 1 .) UC|t3~q $end
$var wire 1 /) UC|t4~1_combout $end
$var wire 1 0) UC|t4~q $end
$var wire 1 1) UC|t6~0_combout $end
$var wire 1 2) UC|t6~q $end
$var wire 1 3) UC|t7~1_combout $end
$var wire 1 4) UC|t7~q $end
$var wire 1 5) UC|writeAC~2_combout $end
$var wire 1 6) ULA|Mux8~1_combout $end
$var wire 1 7) ULA|Mux1~0_combout $end
$var wire 1 8) ULA|Mux1~1_combout $end
$var wire 1 9) ULA|Add0~45_combout $end
$var wire 1 :) ULA|Mux1~2_combout $end
$var wire 1 ;) ULA|Mux1~3_combout $end
$var wire 1 <) entrada[14]~input_o $end
$var wire 1 =) RDM|conteudo[14]~14_combout $end
$var wire 1 >) MEM|ram_rtl_0_bypass[62]~feeder_combout $end
$var wire 1 ?) MEM|ram_rtl_0_bypass[61]~2_combout $end
$var wire 1 @) MEM|ram_rtl_0|auto_generated|ram_block1a78~portbdataout $end
$var wire 1 A) MEM|ram_rtl_0|auto_generated|ram_block1a94~portbdataout $end
$var wire 1 B) MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~87_combout $end
$var wire 1 C) MEM|ram_rtl_0|auto_generated|ram_block1a62~portbdataout $end
$var wire 1 D) MEM|ram_rtl_0|auto_generated|ram_block1a46~portbdataout $end
$var wire 1 E) MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~85_combout $end
$var wire 1 F) MEM|ram_rtl_0|auto_generated|ram_block1a30~portbdataout $end
$var wire 1 G) MEM|ram_rtl_0|auto_generated|ram_block1a14~portbdataout $end
$var wire 1 H) MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~84_combout $end
$var wire 1 I) MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~86_combout $end
$var wire 1 J) MEM|ram_rtl_0|auto_generated|ram_block1a126~portbdataout $end
$var wire 1 K) MEM|ram_rtl_0|auto_generated|ram_block1a110~portbdataout $end
$var wire 1 L) MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~88_combout $end
$var wire 1 M) MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~89_combout $end
$var wire 1 N) MEM|ram~25_combout $end
$var wire 1 O) DECOD|Mux15~2_combout $end
$var wire 1 P) UC|opULA[2]~4_combout $end
$var wire 1 Q) ULA|Mux0~2_combout $end
$var wire 1 R) ULA|Mux0~3_combout $end
$var wire 1 S) ffN|conteudo~q $end
$var wire 1 T) RDM|conteudo[15]~15_combout $end
$var wire 1 U) RDM|conteudo[15]~feeder_combout $end
$var wire 1 V) MEM|ram_rtl_0_bypass[64]~feeder_combout $end
$var wire 1 W) MEM|ram_rtl_0_bypass[63]~feeder_combout $end
$var wire 1 X) MEM|ram_rtl_0|auto_generated|ram_block1a79~portbdataout $end
$var wire 1 Y) MEM|ram_rtl_0|auto_generated|ram_block1a95~portbdataout $end
$var wire 1 Z) MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~93_combout $end
$var wire 1 [) MEM|ram_rtl_0|auto_generated|ram_block1a63~portbdataout $end
$var wire 1 \) MEM|ram_rtl_0|auto_generated|ram_block1a47~portbdataout $end
$var wire 1 ]) MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~91_combout $end
$var wire 1 ^) MEM|ram_rtl_0|auto_generated|ram_block1a31~portbdataout $end
$var wire 1 _) MEM|ram_rtl_0|auto_generated|ram_block1a15~portbdataout $end
$var wire 1 `) MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~90_combout $end
$var wire 1 a) MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~92_combout $end
$var wire 1 b) MEM|ram_rtl_0|auto_generated|ram_block1a111~portbdataout $end
$var wire 1 c) MEM|ram_rtl_0|auto_generated|ram_block1a127~portbdataout $end
$var wire 1 d) MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~94_combout $end
$var wire 1 e) MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~95_combout $end
$var wire 1 f) MEM|ram~26_combout $end
$var wire 1 g) RI|conteudo[15]~feeder_combout $end
$var wire 1 h) RI|conteudo[15]~clkctrl_outclk $end
$var wire 1 i) DECOD|Mux15~11_combout $end
$var wire 1 j) UC|selectRDM[0]~4_combout $end
$var wire 1 k) entrada[0]~input_o $end
$var wire 1 l) RDM|conteudo[0]~0_combout $end
$var wire 1 m) MEM|ram_rtl_0_bypass[34]~feeder_combout $end
$var wire 1 n) MEM|ram_rtl_0|auto_generated|ram_block1a96~portbdataout $end
$var wire 1 o) MEM|ram_rtl_0|auto_generated|ram_block1a112~portbdataout $end
$var wire 1 p) MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~4_combout $end
$var wire 1 q) MEM|ram_rtl_0|auto_generated|ram_block1a48~portbdataout $end
$var wire 1 r) MEM|ram_rtl_0|auto_generated|ram_block1a32~portbdataout $end
$var wire 1 s) MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~1_combout $end
$var wire 1 t) MEM|ram_rtl_0|auto_generated|ram_block1a16~portbdataout $end
$var wire 1 u) MEM|ram_rtl_0|auto_generated|ram_block1a0~portbdataout $end
$var wire 1 v) MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~0_combout $end
$var wire 1 w) MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~2_combout $end
$var wire 1 x) MEM|ram_rtl_0|auto_generated|ram_block1a80~portbdataout $end
$var wire 1 y) MEM|ram_rtl_0|auto_generated|ram_block1a64~portbdataout $end
$var wire 1 z) MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~3_combout $end
$var wire 1 {) MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~5_combout $end
$var wire 1 |) MEM|ram~11_combout $end
$var wire 1 }) UC|writeOUT~0_combout $end
$var wire 1 ~) OUT|conteudo[1]~feeder_combout $end
$var wire 1 !* OUT|conteudo[2]~feeder_combout $end
$var wire 1 "* OUT|conteudo[3]~feeder_combout $end
$var wire 1 #* OUT|conteudo[4]~feeder_combout $end
$var wire 1 $* OUT|conteudo[5]~feeder_combout $end
$var wire 1 %* OUT|conteudo[6]~feeder_combout $end
$var wire 1 &* OUT|conteudo[7]~feeder_combout $end
$var wire 1 '* OUT|conteudo[8]~feeder_combout $end
$var wire 1 (* OUT|conteudo[9]~feeder_combout $end
$var wire 1 )* OUT|conteudo[10]~feeder_combout $end
$var wire 1 ** OUT|conteudo[11]~feeder_combout $end
$var wire 1 +* OUT|conteudo[12]~feeder_combout $end
$var wire 1 ,* OUT|conteudo[13]~feeder_combout $end
$var wire 1 -* OUT|conteudo[14]~feeder_combout $end
$var wire 1 .* OUT|conteudo[15]~feeder_combout $end
$var wire 1 /* RI|conteudo[0]~feeder_combout $end
$var wire 1 0* RI|conteudo[2]~feeder_combout $end
$var wire 1 1* RI|conteudo[3]~feeder_combout $end
$var wire 1 2* RI|conteudo[4]~feeder_combout $end
$var wire 1 3* RI|conteudo[5]~feeder_combout $end
$var wire 1 4* RI|conteudo[6]~feeder_combout $end
$var wire 1 5* RI|conteudo[8]~feeder_combout $end
$var wire 1 6* DECOD|Mux15~15_combout $end
$var wire 1 7* DECOD|operacao [15] $end
$var wire 1 8* DECOD|operacao [14] $end
$var wire 1 9* DECOD|operacao [13] $end
$var wire 1 :* DECOD|operacao [12] $end
$var wire 1 ;* DECOD|operacao [11] $end
$var wire 1 <* DECOD|operacao [10] $end
$var wire 1 =* DECOD|operacao [9] $end
$var wire 1 >* DECOD|operacao [8] $end
$var wire 1 ?* DECOD|operacao [7] $end
$var wire 1 @* DECOD|operacao [6] $end
$var wire 1 A* DECOD|operacao [5] $end
$var wire 1 B* DECOD|operacao [4] $end
$var wire 1 C* DECOD|operacao [3] $end
$var wire 1 D* DECOD|operacao [2] $end
$var wire 1 E* DECOD|operacao [1] $end
$var wire 1 F* DECOD|operacao [0] $end
$var wire 1 G* MEM|ram_rtl_0|auto_generated|addr_store_b [2] $end
$var wire 1 H* MEM|ram_rtl_0|auto_generated|addr_store_b [1] $end
$var wire 1 I* MEM|ram_rtl_0|auto_generated|addr_store_b [0] $end
$var wire 1 J* RDM|conteudo [15] $end
$var wire 1 K* RDM|conteudo [14] $end
$var wire 1 L* RDM|conteudo [13] $end
$var wire 1 M* RDM|conteudo [12] $end
$var wire 1 N* RDM|conteudo [11] $end
$var wire 1 O* RDM|conteudo [10] $end
$var wire 1 P* RDM|conteudo [9] $end
$var wire 1 Q* RDM|conteudo [8] $end
$var wire 1 R* RDM|conteudo [7] $end
$var wire 1 S* RDM|conteudo [6] $end
$var wire 1 T* RDM|conteudo [5] $end
$var wire 1 U* RDM|conteudo [4] $end
$var wire 1 V* RDM|conteudo [3] $end
$var wire 1 W* RDM|conteudo [2] $end
$var wire 1 X* RDM|conteudo [1] $end
$var wire 1 Y* RDM|conteudo [0] $end
$var wire 1 Z* MEM|ram_rtl_0|auto_generated|address_reg_b [2] $end
$var wire 1 [* MEM|ram_rtl_0|auto_generated|address_reg_b [1] $end
$var wire 1 \* MEM|ram_rtl_0|auto_generated|address_reg_b [0] $end
$var wire 1 ]* PC|counter [15] $end
$var wire 1 ^* PC|counter [14] $end
$var wire 1 _* PC|counter [13] $end
$var wire 1 `* PC|counter [12] $end
$var wire 1 a* PC|counter [11] $end
$var wire 1 b* PC|counter [10] $end
$var wire 1 c* PC|counter [9] $end
$var wire 1 d* PC|counter [8] $end
$var wire 1 e* PC|counter [7] $end
$var wire 1 f* PC|counter [6] $end
$var wire 1 g* PC|counter [5] $end
$var wire 1 h* PC|counter [4] $end
$var wire 1 i* PC|counter [3] $end
$var wire 1 j* PC|counter [2] $end
$var wire 1 k* PC|counter [1] $end
$var wire 1 l* PC|counter [0] $end
$var wire 1 m* OUT|conteudo [15] $end
$var wire 1 n* OUT|conteudo [14] $end
$var wire 1 o* OUT|conteudo [13] $end
$var wire 1 p* OUT|conteudo [12] $end
$var wire 1 q* OUT|conteudo [11] $end
$var wire 1 r* OUT|conteudo [10] $end
$var wire 1 s* OUT|conteudo [9] $end
$var wire 1 t* OUT|conteudo [8] $end
$var wire 1 u* OUT|conteudo [7] $end
$var wire 1 v* OUT|conteudo [6] $end
$var wire 1 w* OUT|conteudo [5] $end
$var wire 1 x* OUT|conteudo [4] $end
$var wire 1 y* OUT|conteudo [3] $end
$var wire 1 z* OUT|conteudo [2] $end
$var wire 1 {* OUT|conteudo [1] $end
$var wire 1 |* OUT|conteudo [0] $end
$var wire 1 }* AC|conteudo [15] $end
$var wire 1 ~* AC|conteudo [14] $end
$var wire 1 !+ AC|conteudo [13] $end
$var wire 1 "+ AC|conteudo [12] $end
$var wire 1 #+ AC|conteudo [11] $end
$var wire 1 $+ AC|conteudo [10] $end
$var wire 1 %+ AC|conteudo [9] $end
$var wire 1 &+ AC|conteudo [8] $end
$var wire 1 '+ AC|conteudo [7] $end
$var wire 1 (+ AC|conteudo [6] $end
$var wire 1 )+ AC|conteudo [5] $end
$var wire 1 *+ AC|conteudo [4] $end
$var wire 1 ++ AC|conteudo [3] $end
$var wire 1 ,+ AC|conteudo [2] $end
$var wire 1 -+ AC|conteudo [1] $end
$var wire 1 .+ AC|conteudo [0] $end
$var wire 1 /+ MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w [3] $end
$var wire 1 0+ MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w [2] $end
$var wire 1 1+ MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w [1] $end
$var wire 1 2+ MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w [0] $end
$var wire 1 3+ MEM|ram_rtl_0_bypass [0] $end
$var wire 1 4+ MEM|ram_rtl_0_bypass [1] $end
$var wire 1 5+ MEM|ram_rtl_0_bypass [2] $end
$var wire 1 6+ MEM|ram_rtl_0_bypass [3] $end
$var wire 1 7+ MEM|ram_rtl_0_bypass [4] $end
$var wire 1 8+ MEM|ram_rtl_0_bypass [5] $end
$var wire 1 9+ MEM|ram_rtl_0_bypass [6] $end
$var wire 1 :+ MEM|ram_rtl_0_bypass [7] $end
$var wire 1 ;+ MEM|ram_rtl_0_bypass [8] $end
$var wire 1 <+ MEM|ram_rtl_0_bypass [9] $end
$var wire 1 =+ MEM|ram_rtl_0_bypass [10] $end
$var wire 1 >+ MEM|ram_rtl_0_bypass [11] $end
$var wire 1 ?+ MEM|ram_rtl_0_bypass [12] $end
$var wire 1 @+ MEM|ram_rtl_0_bypass [13] $end
$var wire 1 A+ MEM|ram_rtl_0_bypass [14] $end
$var wire 1 B+ MEM|ram_rtl_0_bypass [15] $end
$var wire 1 C+ MEM|ram_rtl_0_bypass [16] $end
$var wire 1 D+ MEM|ram_rtl_0_bypass [17] $end
$var wire 1 E+ MEM|ram_rtl_0_bypass [18] $end
$var wire 1 F+ MEM|ram_rtl_0_bypass [19] $end
$var wire 1 G+ MEM|ram_rtl_0_bypass [20] $end
$var wire 1 H+ MEM|ram_rtl_0_bypass [21] $end
$var wire 1 I+ MEM|ram_rtl_0_bypass [22] $end
$var wire 1 J+ MEM|ram_rtl_0_bypass [23] $end
$var wire 1 K+ MEM|ram_rtl_0_bypass [24] $end
$var wire 1 L+ MEM|ram_rtl_0_bypass [25] $end
$var wire 1 M+ MEM|ram_rtl_0_bypass [26] $end
$var wire 1 N+ MEM|ram_rtl_0_bypass [27] $end
$var wire 1 O+ MEM|ram_rtl_0_bypass [28] $end
$var wire 1 P+ MEM|ram_rtl_0_bypass [29] $end
$var wire 1 Q+ MEM|ram_rtl_0_bypass [30] $end
$var wire 1 R+ MEM|ram_rtl_0_bypass [31] $end
$var wire 1 S+ MEM|ram_rtl_0_bypass [32] $end
$var wire 1 T+ MEM|ram_rtl_0_bypass [33] $end
$var wire 1 U+ MEM|ram_rtl_0_bypass [34] $end
$var wire 1 V+ MEM|ram_rtl_0_bypass [35] $end
$var wire 1 W+ MEM|ram_rtl_0_bypass [36] $end
$var wire 1 X+ MEM|ram_rtl_0_bypass [37] $end
$var wire 1 Y+ MEM|ram_rtl_0_bypass [38] $end
$var wire 1 Z+ MEM|ram_rtl_0_bypass [39] $end
$var wire 1 [+ MEM|ram_rtl_0_bypass [40] $end
$var wire 1 \+ MEM|ram_rtl_0_bypass [41] $end
$var wire 1 ]+ MEM|ram_rtl_0_bypass [42] $end
$var wire 1 ^+ MEM|ram_rtl_0_bypass [43] $end
$var wire 1 _+ MEM|ram_rtl_0_bypass [44] $end
$var wire 1 `+ MEM|ram_rtl_0_bypass [45] $end
$var wire 1 a+ MEM|ram_rtl_0_bypass [46] $end
$var wire 1 b+ MEM|ram_rtl_0_bypass [47] $end
$var wire 1 c+ MEM|ram_rtl_0_bypass [48] $end
$var wire 1 d+ MEM|ram_rtl_0_bypass [49] $end
$var wire 1 e+ MEM|ram_rtl_0_bypass [50] $end
$var wire 1 f+ MEM|ram_rtl_0_bypass [51] $end
$var wire 1 g+ MEM|ram_rtl_0_bypass [52] $end
$var wire 1 h+ MEM|ram_rtl_0_bypass [53] $end
$var wire 1 i+ MEM|ram_rtl_0_bypass [54] $end
$var wire 1 j+ MEM|ram_rtl_0_bypass [55] $end
$var wire 1 k+ MEM|ram_rtl_0_bypass [56] $end
$var wire 1 l+ MEM|ram_rtl_0_bypass [57] $end
$var wire 1 m+ MEM|ram_rtl_0_bypass [58] $end
$var wire 1 n+ MEM|ram_rtl_0_bypass [59] $end
$var wire 1 o+ MEM|ram_rtl_0_bypass [60] $end
$var wire 1 p+ MEM|ram_rtl_0_bypass [61] $end
$var wire 1 q+ MEM|ram_rtl_0_bypass [62] $end
$var wire 1 r+ MEM|ram_rtl_0_bypass [63] $end
$var wire 1 s+ MEM|ram_rtl_0_bypass [64] $end
$var wire 1 t+ REM|conteudo [15] $end
$var wire 1 u+ REM|conteudo [14] $end
$var wire 1 v+ REM|conteudo [13] $end
$var wire 1 w+ REM|conteudo [12] $end
$var wire 1 x+ REM|conteudo [11] $end
$var wire 1 y+ REM|conteudo [10] $end
$var wire 1 z+ REM|conteudo [9] $end
$var wire 1 {+ REM|conteudo [8] $end
$var wire 1 |+ REM|conteudo [7] $end
$var wire 1 }+ REM|conteudo [6] $end
$var wire 1 ~+ REM|conteudo [5] $end
$var wire 1 !, REM|conteudo [4] $end
$var wire 1 ", REM|conteudo [3] $end
$var wire 1 #, REM|conteudo [2] $end
$var wire 1 $, REM|conteudo [1] $end
$var wire 1 %, REM|conteudo [0] $end
$var wire 1 &, RI|conteudo [15] $end
$var wire 1 ', RI|conteudo [14] $end
$var wire 1 (, RI|conteudo [13] $end
$var wire 1 ), RI|conteudo [12] $end
$var wire 1 *, RI|conteudo [11] $end
$var wire 1 +, RI|conteudo [10] $end
$var wire 1 ,, RI|conteudo [9] $end
$var wire 1 -, RI|conteudo [8] $end
$var wire 1 ., RI|conteudo [7] $end
$var wire 1 /, RI|conteudo [6] $end
$var wire 1 0, RI|conteudo [5] $end
$var wire 1 1, RI|conteudo [4] $end
$var wire 1 2, RI|conteudo [3] $end
$var wire 1 3, RI|conteudo [2] $end
$var wire 1 4, RI|conteudo [1] $end
$var wire 1 5, RI|conteudo [0] $end
$var wire 1 6, MEM|ram_rtl_0|auto_generated|addrstall_reg_b [2] $end
$var wire 1 7, MEM|ram_rtl_0|auto_generated|addrstall_reg_b [1] $end
$var wire 1 8, MEM|ram_rtl_0|auto_generated|addrstall_reg_b [0] $end
$var wire 1 9, MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0] $end
$var wire 1 :, MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0] $end
$var wire 1 ;, MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0] $end
$var wire 1 <, MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0] $end
$var wire 1 =, MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0] $end
$var wire 1 >, MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0] $end
$var wire 1 ?, MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0] $end
$var wire 1 @, MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0] $end
$var wire 1 A, MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0] $end
$var wire 1 B, MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0] $end
$var wire 1 C, MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0] $end
$var wire 1 D, MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0] $end
$var wire 1 E, MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0] $end
$var wire 1 F, MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0] $end
$var wire 1 G, MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0] $end
$var wire 1 H, MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0] $end
$var wire 1 I, MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0] $end
$var wire 1 J, MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0] $end
$var wire 1 K, MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0] $end
$var wire 1 L, MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0] $end
$var wire 1 M, MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0] $end
$var wire 1 N, MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0] $end
$var wire 1 O, MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0] $end
$var wire 1 P, MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0] $end
$var wire 1 Q, MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0] $end
$var wire 1 R, MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0] $end
$var wire 1 S, MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0] $end
$var wire 1 T, MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0] $end
$var wire 1 U, MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0] $end
$var wire 1 V, MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0] $end
$var wire 1 W, MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0] $end
$var wire 1 X, MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0] $end
$var wire 1 Y, MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0] $end
$var wire 1 Z, MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0] $end
$var wire 1 [, MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0] $end
$var wire 1 \, MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0] $end
$var wire 1 ], MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0] $end
$var wire 1 ^, MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0] $end
$var wire 1 _, MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0] $end
$var wire 1 `, MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0] $end
$var wire 1 a, MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0] $end
$var wire 1 b, MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0] $end
$var wire 1 c, MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0] $end
$var wire 1 d, MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0] $end
$var wire 1 e, MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0] $end
$var wire 1 f, MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0] $end
$var wire 1 g, MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0] $end
$var wire 1 h, MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0] $end
$var wire 1 i, MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0] $end
$var wire 1 j, MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0] $end
$var wire 1 k, MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0] $end
$var wire 1 l, MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0] $end
$var wire 1 m, MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0] $end
$var wire 1 n, MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0] $end
$var wire 1 o, MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0] $end
$var wire 1 p, MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0] $end
$var wire 1 q, MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0] $end
$var wire 1 r, MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0] $end
$var wire 1 s, MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0] $end
$var wire 1 t, MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0] $end
$var wire 1 u, MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0] $end
$var wire 1 v, MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0] $end
$var wire 1 w, MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0] $end
$var wire 1 x, MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0] $end
$var wire 1 y, MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0] $end
$var wire 1 z, MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0] $end
$var wire 1 {, MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0] $end
$var wire 1 |, MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0] $end
$var wire 1 }, MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0] $end
$var wire 1 ~, MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0] $end
$var wire 1 !- MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0] $end
$var wire 1 "- MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0] $end
$var wire 1 #- MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0] $end
$var wire 1 $- MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0] $end
$var wire 1 %- MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0] $end
$var wire 1 &- MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0] $end
$var wire 1 '- MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0] $end
$var wire 1 (- MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0] $end
$var wire 1 )- MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0] $end
$var wire 1 *- MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0] $end
$var wire 1 +- MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0] $end
$var wire 1 ,- MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0] $end
$var wire 1 -- MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0] $end
$var wire 1 .- MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0] $end
$var wire 1 /- MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0] $end
$var wire 1 0- MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0] $end
$var wire 1 1- MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0] $end
$var wire 1 2- MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0] $end
$var wire 1 3- MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0] $end
$var wire 1 4- MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0] $end
$var wire 1 5- MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0] $end
$var wire 1 6- MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0] $end
$var wire 1 7- MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0] $end
$var wire 1 8- MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0] $end
$var wire 1 9- MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0] $end
$var wire 1 :- MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0] $end
$var wire 1 ;- MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0] $end
$var wire 1 <- MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0] $end
$var wire 1 =- MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0] $end
$var wire 1 >- MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0] $end
$var wire 1 ?- MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0] $end
$var wire 1 @- MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0] $end
$var wire 1 A- MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0] $end
$var wire 1 B- MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0] $end
$var wire 1 C- MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0] $end
$var wire 1 D- MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0] $end
$var wire 1 E- MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0] $end
$var wire 1 F- MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0] $end
$var wire 1 G- MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0] $end
$var wire 1 H- MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0] $end
$var wire 1 I- MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0] $end
$var wire 1 J- MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0] $end
$var wire 1 K- MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0] $end
$var wire 1 L- MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0] $end
$var wire 1 M- MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0] $end
$var wire 1 N- MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0] $end
$var wire 1 O- MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0] $end
$var wire 1 P- MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0] $end
$var wire 1 Q- MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0] $end
$var wire 1 R- MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0] $end
$var wire 1 S- MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0] $end
$var wire 1 T- MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0] $end
$var wire 1 U- MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0] $end
$var wire 1 V- MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0] $end
$var wire 1 W- MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0] $end
$var wire 1 X- MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0] $end
$var wire 1 Y- MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0] $end
$var wire 1 Z- MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b1 "
1#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0=
0@
0?
0>
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
1E
1D
0C
1B
0A
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0#!
03!
04!
15!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
1>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0I!
0H!
0G!
0X!
0W!
1Y!
0Z!
0[!
0\!
0]!
0^!
1_!
0`!
0a!
xb!
0c!
1d!
xe!
1f!
1g!
1h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
1y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
1@"
1A"
0B"
1C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
1'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
17#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
1A#
0B#
1C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
1N#
1O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
1\#
0]#
0^#
1_#
1`#
1a#
0b#
1c#
1d#
1e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
1p#
0q#
0r#
0s#
0t#
0u#
0v#
1w#
0x#
1y#
0z#
0{#
0|#
0}#
0~#
1!$
0"$
1#$
0$$
0%$
0&$
0'$
1($
0)$
0*$
0+$
0,$
0-$
1.$
0/$
10$
11$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
1D$
0E$
0F$
0G$
0H$
0I$
1J$
0K$
0L$
0M$
1N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
1V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
1^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
1~$
0!%
0"%
0#%
0$%
1%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
14%
05%
16%
07%
18%
09%
1:%
1;%
0<%
0=%
1>%
1?%
0@%
0A%
0B%
0C%
1D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
1d%
1e%
0f%
0g%
0h%
1i%
1j%
0k%
0l%
0m%
0n%
0o%
1p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
12&
13&
04&
05&
06&
17&
18&
09&
0:&
0;&
1<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
1\&
1]&
0^&
0_&
0`&
1a&
1b&
1c&
1d&
1e&
1f&
0g&
0h&
1i&
1j&
0k&
0l&
1m&
1n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
1!'
1"'
0#'
0$'
0%'
0&'
0''
1('
0)'
1*'
0+'
0,'
0-'
1.'
1/'
00'
01'
02'
03'
04'
05'
06'
07'
08'
09'
0:'
0;'
0<'
0='
1>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
1G'
0H'
0I'
0J'
1K'
0L'
0M'
0N'
1O'
0P'
0Q'
0R'
1S'
0T'
0U'
0V'
1W'
0X'
0Y'
0Z'
1['
0\'
0]'
0^'
1_'
0`'
0a'
0b'
0c'
0d'
0e'
0f'
1g'
0h'
0i'
0j'
1k'
0l'
0m'
1n'
0o'
0p'
1q'
1r'
0s'
0t'
0u'
1v'
0w'
1x'
0y'
0z'
1{'
0|'
0}'
0~'
1!(
1"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
01(
12(
03(
14(
15(
06(
07(
18(
19(
0:(
0;(
0<(
0=(
1>(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0F(
0G(
0H(
0I(
0J(
0K(
0L(
0M(
0N(
1O(
0P(
0Q(
0R(
1S(
1T(
0U(
0V(
0W(
0X(
1Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
0e(
0f(
0g(
0h(
0i(
1j(
0k(
1l(
1m(
0n(
0o(
0p(
0q(
0r(
1s(
0t(
0u(
0v(
0w(
0x(
0y(
0z(
0{(
0|(
0}(
0~(
0!)
0")
0#)
0$)
0%)
1&)
1')
0()
0))
0*)
0+)
1,)
0-)
0.)
0/)
00)
01)
02)
03)
04)
05)
06)
17)
18)
09)
0:)
0;)
0<)
0=)
1>)
1?)
0@)
0A)
0B)
0C)
0D)
0E)
0F)
0G)
0H)
0I)
0J)
0K)
0L)
0M)
1N)
0O)
0P)
0Q)
0R)
0S)
0T)
0U)
1V)
0W)
0X)
0Y)
0Z)
0[)
0\)
0])
0^)
0_)
0`)
0a)
0b)
0c)
0d)
0e)
0f)
0g)
0h)
0i)
0j)
1k)
0l)
1m)
0n)
0o)
0p)
0q)
0r)
0s)
0t)
0u)
0v)
0w)
0x)
0y)
0z)
0{)
0|)
0})
0~)
0!*
0"*
0#*
0$*
0%*
0&*
0'*
0(*
0)*
0**
0+*
0,*
0-*
0.*
0/*
00*
01*
02*
03*
04*
05*
06*
0F*
0E*
0D*
0C*
0B*
0A*
0@*
0?*
0>*
0=*
0<*
0;*
0:*
09*
08*
17*
0I*
0H*
0G*
0Y*
0X*
0W*
0V*
0U*
0T*
0S*
0R*
0Q*
0P*
0O*
0N*
0M*
0L*
0K*
0J*
0\*
0[*
0Z*
0l*
0k*
0j*
0i*
0h*
0g*
0f*
0e*
0d*
0c*
0b*
0a*
0`*
0_*
0^*
0]*
0|*
0{*
0z*
0y*
0x*
0w*
0v*
0u*
0t*
0s*
0r*
0q*
0p*
0o*
0n*
0m*
0.+
0-+
0,+
0++
0*+
0)+
0(+
0'+
0&+
0%+
0$+
0#+
0"+
0!+
0~*
z}*
z2+
z1+
z0+
1/+
0s+
0r+
0q+
0p+
0o+
0n+
0m+
0l+
0k+
0j+
0i+
0h+
0g+
0f+
0e+
0d+
0c+
0b+
0a+
0`+
0_+
0^+
0]+
0\+
0[+
0Z+
0Y+
0X+
0W+
0V+
0U+
0T+
0S+
0R+
0Q+
0P+
0O+
0N+
0M+
0L+
0K+
0J+
0I+
0H+
0G+
0F+
0E+
0D+
0C+
0B+
0A+
0@+
0?+
0>+
0=+
0<+
0;+
0:+
09+
08+
07+
06+
05+
04+
03+
0%,
0$,
0#,
0",
0!,
0~+
0}+
0|+
0{+
0z+
0y+
0x+
0w+
0v+
0u+
0t+
05,
04,
03,
02,
01,
00,
0/,
0.,
0-,
0,,
0+,
0*,
0),
0(,
0',
0&,
08,
07,
06,
09,
0:,
0;,
0<,
0=,
0>,
0?,
0@,
0A,
0B,
0C,
0D,
0E,
0F,
0G,
0H,
0I,
0J,
0K,
0L,
0M,
0N,
0O,
0P,
0Q,
0R,
0S,
0T,
0U,
0V,
0W,
0X,
0Y,
0Z,
0[,
0\,
0],
0^,
0_,
0`,
0a,
0b,
0c,
0d,
0e,
0f,
0g,
0h,
0i,
0j,
0k,
0l,
0m,
0n,
0o,
0p,
0q,
0r,
0s,
0t,
0u,
0v,
0w,
0x,
0y,
0z,
0{,
0|,
0},
0~,
0!-
0"-
0#-
0$-
0%-
0&-
0'-
0(-
0)-
0*-
0+-
0,-
0--
0.-
0/-
00-
01-
02-
03-
04-
05-
06-
07-
08-
09-
0:-
0;-
0<-
0=-
0>-
0?-
0@-
0A-
0B-
0C-
0D-
0E-
0F-
0G-
0H-
0I-
0J-
0K-
0L-
0M-
0N-
0O-
0P-
0Q-
0R-
0S-
0T-
0U-
0V-
0W-
0X-
0Y-
0Z-
$end
#10000
1!
1J#
0b!
1K#
1U+
1s+
1p+
1q+
1i+
1g+
1o+
1j+
1k+
1W+
1]+
1a+
1c+
1_+
1Y+
1[+
1e+
1m+
1l+
1M#
1P#
1z!
0y!
00$
1C'
1(%
1#%
1$
0#
0N)
0>'
02(
1Q#
0N#
0A"
0@"
0C"
1+%
0D
0E
0B
01$
1D'
1$%
1F#
1D#
0C#
0m&
1W!
1=
0Y!
1,%
1>#
1^!
0n&
0A#
0_!
#10001
14-
1<-
1L-
1G)
1-(
16'
1H)
1/(
18'
1I)
10(
19'
1M)
11(
1='
1N)
12(
1>'
1@"
1A"
1C"
1E
1D
1B
#20000
0!
0J#
1b!
0K#
#30000
1!
1J#
0b!
1K#
1K*
1M*
1l*
1N*
1R#
0P#
0z!
1{!
1?#
1`"
1u"
1a"
1c"
1{#
1}#
1E'
1k#
0C'
0(%
0#%
0$
1%
1`!
1e
1`
1d
1b
1-*
0?)
14$
1+*
1d$
0_#
0a#
1**
0/'
1c$
1-)
0Q#
19)
13(
1+'
0+%
1F'
0D'
0$%
0F#
0D#
1:)
16(
0W!
0=
1,'
0,%
0>#
0e&
0^!
1;)
17(
0f&
#40000
0!
0J#
1b!
0K#
#50000
1!
1J#
0b!
1K#
0p+
0j+
0l+
1',
1.)
1*,
1),
0R#
0{!
0?#
1q"
1p"
1|!
1s"
1i)
0&)
1S#
0%
0`!
1&!
1'!
1&
1$!
0-)
1B*
07*
1/)
0'#
12#
1k&
0%%
0')
0>!
18!
1*%
1'%
11$
1C#
1m&
1?$
1Y!
0d$
0c$
04$
1n&
1y'
1@$
1A#
1_!
#60000
0!
0J#
1b!
0K#
#70000
1!
1J#
0b!
1K#
15+
10)
0.)
1%,
1E"
0|!
1}!
0{'
1}$
1"!
0&
1'
1D'
1,%
1T#
0/)
01$
0C#
1>#
1D#
0"(
0m&
0?$
0Y!
1^!
1=
1$%
1d$
1c$
14$
1F#
1<$
1W!
0n&
0y'
0@$
15$
0A#
1o$
0/+
0<$
0_!
05$
0o$
1/+
#70001
04-
0<-
1$-
0L-
0G)
1c(
0-(
06'
0H)
1e(
0/(
08'
0I)
1f(
00(
09'
0M)
1g(
01(
0='
0N)
1h(
02(
0>'
0@"
0A"
1>"
0C"
0E
0D
1G
0B
#80000
0!
0J#
1b!
0K#
#90000
1!
1J#
0b!
1K#
14+
0K*
00)
1P*
0M*
1k*
0l*
0N*
1U#
1~!
0`"
0u"
1v"
0a"
1^"
0}!
0c"
1{'
0{#
0}$
1m#
0}#
0G'
0E'
0k#
1m&
1(
0e
0`
1_
0d
1g
0'
0b
0-*
1?)
04$
11)
0D'
0,%
0T#
1(*
1a$
0+*
0d$
1_#
0F'
1a#
0**
1/'
0c$
0>#
0D#
1"(
09)
1R(
03(
1G'
0+'
0^!
0=
0$%
1H'
1F'
1n&
1A#
0F#
0:)
1U(
06(
1_!
0W!
0H'
0,'
0;)
1V(
07(
0d&
1e&
0e&
1f&
0f&
#100000
0!
0J#
1b!
0K#
#110000
1!
1J#
0b!
1K#
1p+
1f+
05+
1G+
1j+
1l+
12)
1z+
0%,
0U#
0~!
0E"
1N"
1!"
0{'
0n'
1+%
0~$
0m&
1V#
0(
0"!
1w
1)
1m'
01)
0"(
0r'
1,%
1j)
0n&
13)
0A#
1E#
1>#
0_!
1X!
1^!
1l)
#110001
0$-
0c(
0e(
0f(
0g(
0h(
0>"
0G
#120000
0!
0J#
1b!
0K#
#130000
1!
1J#
0b!
1K#
04+
1F+
1Y*
14)
02)
0P*
0^"
0!"
1""
1U"
1{'
1n'
1E$
1?$
15)
1))
16$
0+%
1~$
0m#
0g
0)
1*
1p
1/*
1W#
03)
0(*
0a$
1"(
1r'
1G$
0,)
0R(
1y'
1@$
19$
0,%
0j)
0E#
0>#
1B#
1H$
0S#
0U(
1h$
0X!
0^!
1[!
0l)
0V#
1I$
0V(
0b&
1d&
0W#
0c&
1e&
0d&
1f&
0e&
0f&
#140000
0!
0J#
1b!
0K#
#150000
1!
1J#
0b!
1K#
1T+
0f+
13+
0M#
04)
0""
1y!
1#(
10$
05)
0))
06$
0*
1#
1,)
1|)
11$
09$
0B#
1C#
15"
1m&
0?$
0h$
0[!
1Y!
1P
1N#
1L&
1n&
0y'
0@$
1A#
1_!
#160000
0!
0J#
1b!
0K#
#170000
1!
1J#
0b!
1K#
03+
17+
0G+
1M#
1$,
0z+
1P#
1z!
0N"
1F"
0y!
0#(
0{'
0n'
00$
1C'
1(%
1#%
1$
0w
1!!
0#
1Q#
0N#
1z'
0m'
0"(
0r'
1+%
0|)
01$
1D'
1$%
1F#
1D#
0C#
05"
0m&
1?$
1W!
1=
0Y!
0P
1,%
0L&
1>#
1^!
0n&
1y'
1@$
0A#
0_!
#170001
1<-
1,-
1}(
1-(
1!)
1/(
1")
10(
1#)
11(
1$)
12(
1A"
1?"
1D
1F
#180000
0!
0J#
1b!
0K#
#190000
1!
1J#
0b!
1K#
16+
0F+
0Y*
1O*
1M*
1l*
1R#
0P#
0z!
1{!
1?#
1u"
1a"
1_"
0U"
1{'
1n'
0E$
0?$
1l#
1}#
1E'
0C'
0(%
0#%
0$
1%
1`!
1`
1d
1f
0p
0/*
1)*
1r(
1b$
1+*
1d$
0_#
0a#
1-)
0Q#
1"(
1r'
0G$
1n(
13(
0G'
0+%
0y'
0@$
0F'
0D'
0$%
1h'
0F#
0D#
0H$
1o(
16(
0W!
0=
1H'
0,%
0>#
0^!
0I$
1p(
17(
1b&
1c&
#200000
0!
0J#
1b!
0K#
#210000
1!
1J#
0b!
1K#
0T+
1h+
0l+
0',
1.)
1+,
0*,
0R#
0{!
0?#
0p"
1o"
1|!
0s"
0i)
1O)
1/$
0'%
1i#
1S#
0%
0`!
0'!
1(!
1&
0$!
17$
0-)
19#
07#
10$
0*%
1)%
17!
05!
0B*
19*
1j)
1/)
1E#
1)#
02#
1+%
0k&
0)%
1%%
00$
0j(
0O(
0($
1X!
1=!
08!
11$
0j)
1l)
0E#
1C#
0+%
1m&
0w#
1?$
0X!
1Y!
1,%
01$
1L&
0d$
0b$
0l)
0C#
1>#
1k&
1'%
0%%
10$
0m&
0?$
0Y!
1^!
0,%
1n&
1y'
1@$
0L&
1d$
1b$
0h'
1A#
0>#
1_!
0^!
11$
0n&
0y'
0@$
1h'
0A#
1C#
1m&
1?$
0_!
1Y!
1L&
0d$
0b$
1n&
1y'
1@$
0h'
1A#
1_!
#220000
0!
0J#
1b!
0K#
#230000
1!
1J#
0b!
1K#
15+
10)
0.)
1%,
1E"
0|!
1}!
0{'
1!%
0/$
1"!
0&
1'
1,%
1T#
0/)
1>#
0"(
00$
1^!
1$%
1F#
1W!
01$
0C#
0m&
0?$
0Y!
0L&
1d$
1b$
0n&
0y'
0@$
1h'
0A#
0_!
#230001
1B,
1R,
0<-
0,-
1:,
1u)
0}(
0-(
1W&
1G&
1v)
0!)
0/(
1X&
1H&
1w)
0")
00(
1Y&
1I&
1{)
0#)
01(
1Z&
1J&
1|)
0$)
02(
1[&
1K&
16"
18"
0A"
0?"
15"
1O
1M
0D
0F
1P
#240000
0!
0J#
1b!
0K#
#250000
1!
1J#
0b!
1K#
14+
1Y*
00)
0O*
0M*
1V*
1X*
1U#
1~!
1V"
1X"
0a"
0_"
0}!
1U"
1{'
1E$
1?$
0!%
0l#
0}#
11%
1B$
1*)
1h#
1(
1o
1m
0d
0f
0'
1p
1/*
11)
0,%
0T#
0)*
0r(
0b$
0+*
0d$
1_#
11*
1"*
1R$
1~)
1L&
0>#
1"(
1G$
0n(
03(
1^&
1K$
1+)
15)
1j#
0^!
1y'
1@$
0$%
0h'
0F#
1H$
0o(
06(
1_&
19&
0,)
1#'
12%
01%
10%
1/%
1.%
1-%
0E$
0B$
1F$
0D$
1}#
1|#
1{#
1z#
1m#
1l#
1k#
0W!
1P)
1k(
1P(
1,$
1;#
1<#
1=#
1G#
1H#
1I#
0S#
1%'
14&
0^&
1k%
1f%
1@%
19%
0K$
0H$
13(
1:(
19)
1$$
1R(
1n(
1+'
1Q(
1C$
1%$
08)
0m(
0T(
08(
05(
0"'
03&
0j%
0e%
0?%
0;%
0y#
0e#
0d#
0\#
1Z!
1\!
1a!
1@
1?
1>
1I$
0p(
07(
1`&
1:&
0%$
09(
0c#
0b&
1d&
0a&
01)
1;(
1,'
1R)
0c&
0R)
0;(
0,'
0d&
1e&
0e&
1f&
0f&
#260000
0!
0J#
1b!
0K#
#270000
1!
1J#
0b!
1K#
1T+
0h+
1V+
1Z+
1l+
0M#
1-+
1.+
1++
0U#
0~!
1("
1%"
1&"
1y!
10$
1K$
1D$
0J$
0G$
1^&
0*)
0h#
0(
19
1<
1;
1#
1;&
1l)
1-$
13%
0K$
0+)
05)
0j#
11$
1C#
04%
04&
1,)
16)
0#'
02%
11%
00%
0/%
0.%
0-%
1E$
1B$
0F$
0D$
0}#
0|#
0{#
0z#
0m#
0l#
0k#
1m&
1Y!
0P)
0k(
0P(
0,$
0R$
0;#
0<#
0=#
0G#
0H#
0I#
15%
15&
1:)
1o(
1U(
16(
1&'
1l%
1g%
1A%
1<%
0%'
14%
14&
0k%
0f%
0@%
09%
1K$
03(
0:(
09)
0$$
0R(
0n(
0+'
0Q(
1%$
18)
06)
1m(
1T(
15(
1"'
0\&
07&
13&
1j%
1e%
1?%
1;%
1y#
1d#
1\#
0Z!
0\!
0a!
0@
0?
0>
1N#
1n&
0I$
1A#
1k%
0&'
0^&
0l%
0g%
0A%
0<%
06(
0:)
0%$
0U(
0o(
19(
1c#
0]&
08&
1e#
18(
1b&
1_!
16&
1;)
1p(
1V(
17(
1''
1m%
1h%
1B%
1=%
1R)
1l%
0_&
0b&
0''
0m%
0h%
0B%
0=%
07(
0;)
0R)
0V(
0p(
1b&
1m%
0`&
#280000
0!
0J#
1b!
0K#
#290000
1!
1J#
0b!
1K#
1M#
1P#
1z!
0y!
00$
1C'
1(%
1#%
1$
0#
1Q#
0N#
1+%
01$
1D'
1$%
1F#
1D#
0C#
0m&
1W!
1=
0Y!
1,%
1R$
1>#
1^!
0n&
0A#
0_!
#300000
0!
0J#
1b!
0K#
#310000
1!
1J#
0b!
1K#
1j*
0k*
0l*
1R#
0P#
0z!
1{!
1?#
0u"
0v"
1w"
1I'
1G'
0E'
0C'
0(%
0#%
0$
1%
1`!
0`
0_
1^
0H'
1F'
1a#
1-)
0Q#
0I'
0+%
1J'
1H'
0F'
0D'
0$%
0F#
0D#
0W!
0=
0J'
0,%
0>#
0^!
#320000
0!
0J#
1b!
0K#
#330000
1!
1J#
0b!
1K#
12,
14,
15,
1.)
0+,
0),
0R#
0{!
0?#
0q"
0o"
1|!
1e"
1f"
1h"
0i#
0O)
1&)
1S#
0%
0`!
0&!
0(!
1&
12!
11!
1/!
11$
07$
0-)
09#
1C#
17#
1m&
1*%
0?$
07!
1Y!
15!
09*
17*
1/)
0L&
0R$
1Q$
1'#
0)#
1j(
1O(
1($
1')
1>!
0=!
1n&
0y'
0@$
1|'
1A#
1w#
1_!
0k&
1%%
0*%
0'%
01$
0C#
0m&
1?$
0Y!
1L&
1R$
0Q$
0n&
1y'
1@$
0|'
0A#
0_!
#340000
0!
0J#
1b!
0K#
#350000
1!
1J#
0b!
1K#
10)
0.)
0|!
1}!
1}$
0&
1'
1T#
0/)
#360000
0!
0J#
1b!
0K#
#370000
1!
1J#
0b!
1K#
00)
1U#
1~!
0}!
0}$
1(
0'
11)
0T#
#380000
0!
0J#
1b!
0K#
#390000
1!
1J#
0b!
1K#
12)
0U#
0~!
1!"
0~$
1V#
0(
1)
01)
13)
#400000
0!
0J#
1b!
0K#
#410000
1!
1J#
0b!
1K#
14)
02)
0!"
1""
15)
1~$
0)
1*
1W#
03)
#420000
0!
0J#
1b!
0K#
#430000
1!
1J#
0b!
1K#
04)
1X#
1#"
0""
05)
1+
0*
1Y#
0W#
#440000
0!
0J#
1b!
0K#
#450000
1!
1J#
0b!
1K#
1Z#
0X#
0#"
1$"
1()
0O#
0+
1,
0Y#
0,)
0S#
0V#
1O#
#460000
0!
0J#
1b!
0K#
#470000
1!
1J#
0b!
1K#
0M#
0Z#
0$"
1y!
10$
0()
0,
1#
1,)
11$
1C#
1m&
0?$
1Y!
1N#
0L&
0R$
1Q$
1n&
0y'
0@$
1|'
1A#
1_!
#480000
0!
0J#
1b!
0K#
#490000
1!
1J#
0b!
1K#
19+
07+
05+
1M#
0$,
1#,
0%,
1P#
1z!
0E"
1G"
0F"
0y!
0!(
0{'
00$
1C'
1(%
1#%
1$
0"!
1~
0!!
0#
1Q#
0N#
0z'
1~'
0"(
1+%
01$
1D'
1$%
1F#
1D#
0C#
0m&
1?$
1W!
1=
0Y!
1,%
1L&
1R$
0Q$
1>#
1^!
0n&
1y'
1@$
0|'
0A#
0_!
#490001
0B,
0R,
14-
1<-
0:,
0u)
1-(
16'
0W&
0G&
0v)
1/(
18'
0X&
0H&
0w)
10(
19'
0Y&
0I&
0{)
11(
1='
0Z&
0J&
0|)
12(
1>'
0[&
0K&
06"
08"
1@"
1A"
05"
0O
0M
1E
1D
0P
#500000
0!
0J#
1b!
0K#
#510000
1!
1J#
0b!
1K#
18+
04+
06+
0Y*
1M*
1l*
1N*
0V*
0X*
1R#
0P#
0z!
1{!
1?#
0V"
0X"
1`"
1u"
1a"
0U"
1!(
1{'
0E$
0C$
0?$
1}#
1E'
1k#
01%
0B$
0C'
0(%
0#%
0$
1%
1`!
0o
0m
1e
1`
1d
0p
0/*
1+*
1d$
0_#
0a#
1**
0/'
1c$
01*
0"*
0R$
0~)
0L&
1-)
0Q#
1"(
1J$
1G$
13(
1+'
05%
1^&
0K$
0+%
0y'
0@$
1F'
0D'
0$%
0F#
0D#
03%
1K$
1H$
16(
0k%
1_&
09&
0W!
0=
1,'
0,%
0>#
04&
19&
0l%
0^!
1I$
17(
1`&
0:&
05&
0b&
1:&
0m%
06&
#520000
0!
0J#
1b!
0K#
#530000
1!
1J#
0b!
1K#
0T+
0j+
0V+
0Z+
0l+
02,
04,
05,
1.)
1*,
1),
0R#
0{!
0?#
1q"
1p"
1|!
0e"
0f"
0h"
0&)
1v#
1S#
0%
0`!
1&!
1'!
1&
02!
01!
0/!
0-)
07*
1:*
1/)
1*#
0'#
0')
0w#
13!
0>!
1k&
0%%
1*%
1'%
11$
1C#
1m&
1?$
1Y!
0d$
0c$
1Q$
1n&
1y'
1@$
1|'
1A#
1_!
#540000
0!
0J#
1b!
0K#
#550000
1!
1J#
0b!
1K#
15+
10)
0.)
1%,
1E"
0|!
1}!
0{'
1}$
1"!
0&
1'
1D'
1,%
1T#
0/)
01$
0C#
1>#
1D#
0"(
0m&
0?$
0Y!
1^!
1=
1$%
1d$
1c$
0Q$
1F#
1W!
0n&
0y'
0@$
0|'
0A#
0_!
#550001
04-
0<-
1$-
1c(
0-(
06'
1e(
0/(
08'
1f(
00(
09'
1g(
01(
0='
1h(
02(
0>'
0@"
0A"
1>"
0E
0D
1G
#560000
0!
0J#
1b!
0K#
#570000
1!
1J#
0b!
1K#
14+
00)
1P*
0M*
1k*
0l*
0N*
1U#
1~!
0`"
0u"
1v"
0a"
1^"
0}!
1{'
0}$
1m#
0}#
0G'
0E'
0k#
1*)
1m&
1(
0e
0`
1_
0d
1g
0'
11)
0D'
0,%
0T#
1(*
1a$
0+*
0d$
1_#
0F'
1a#
0**
1/'
0c$
0>#
0D#
1"(
1R(
03(
1I'
1G'
0+'
0^!
0=
0$%
0H'
1F'
1n&
1A#
0F#
1U(
06(
0I'
1_!
0W!
1J'
1H'
0,'
1V(
07(
0J'
#580000
0!
0J#
1b!
0K#
#590000
1!
1J#
0b!
1K#
1f+
09+
05+
1G+
1j+
1l+
12)
1z+
0#,
0%,
0U#
0~!
0E"
0G"
1N"
1!"
0!(
0{'
0n'
0*)
1+%
0~$
0m&
1V#
0(
0"!
0~
1w
1)
1m'
0~'
01)
0"(
0r'
1!%
1,%
0n&
13)
0A#
1>#
0_!
1^!
1$%
1F#
1W!
#590001
0$-
1:,
1u)
0c(
1v)
0e(
1w)
0f(
1{)
0g(
1|)
0h(
0>"
15"
0G
1P
#600000
0!
0J#
1b!
0K#
#610000
1!
1J#
0b!
1K#
08+
04+
1F+
1Y*
14)
02)
0P*
0^"
0!"
1""
1U"
1!(
1{'
1n'
1E$
1C$
1?$
15)
1))
0+%
1~$
0m#
0g
0)
1*
1p
1/*
1W#
03)
0(*
0a$
1"(
1r'
0J$
0G$
0,)
0!%
0R(
1y'
1@$
1,$
0,%
0>#
1;#
1<#
1=#
13%
0K$
0H$
0S#
0U(
0^!
1Z!
1\!
1a!
0$%
0F#
14&
09&
0V#
0W!
0I$
0V(
15&
1b&
0:&
0W#
16&
#620000
0!
0J#
1b!
0K#
#630000
1!
1J#
0b!
1K#
1T+
0f+
0M#
04)
0-+
1,+
0.+
0%"
1'"
0&"
0""
1y!
10$
05)
0))
17&
03%
1K$
1D$
02&
04%
04&
1J$
1G$
0C$
0<
1:
0;
0*
1#
0;&
1M$
0l)
1,)
18&
14%
14&
19&
1H$
03&
15%
0^&
05&
0K$
11$
0,$
0;#
0<#
0=#
1C#
09&
05%
1^&
15&
1k%
0_&
1m&
0?$
0Z!
0\!
0a!
1Y!
1N#
1:&
1I$
06&
1L&
1Q$
0k%
1_&
1l%
0b&
0:&
16&
0`&
1n&
0y'
0@$
1|'
1A#
0l%
1_!
1`&
1m%
0m%
#640000
0!
0J#
1b!
0K#
#650000
1!
1J#
0b!
1K#
19+
17+
0G+
1M#
1$,
0z+
1#,
1P#
1z!
1G"
0N"
1F"
0y!
0!(
0{'
0n'
00$
1C'
1(%
1#%
1$
1~
0w
1!!
0#
1Q#
0N#
1z'
0m'
1~'
0"(
0r'
1+%
01$
1D'
1$%
1F#
1D#
0C#
0m&
1?$
1W!
1=
0Y!
1,%
0L&
0Q$
1>#
1^!
0n&
1y'
1@$
0|'
0A#
0_!
#650001
14-
0:,
0u)
16'
0v)
18'
0w)
19'
0{)
1='
0|)
1>'
1@"
05"
1E
0P
#660000
0!
0J#
1b!
0K#
#670000
1!
1J#
0b!
1K#
18+
16+
0F+
0Y*
1l*
1N*
1R#
0P#
0z!
1{!
1?#
1`"
1u"
0U"
1!(
1{'
1n'
0E$
0?$
1E'
1k#
0C'
0(%
0#%
0$
1%
1`!
1e
1`
0p
0/*
0a#
1**
0/'
1c$
1-)
0Q#
1"(
1r'
0G$
0G'
1+'
0+%
0y'
0@$
0F'
0D'
0$%
0F#
0D#
0H$
1I'
0W!
0=
0H'
1,'
0,%
0>#
0^!
0I$
1J'
1b&
#680000
0!
0J#
1b!
0K#
#690000
1!
1J#
0b!
1K#
0T+
0j+
1.)
0),
0R#
0{!
0?#
0q"
1|!
0v#
1q#
1S#
0%
0`!
0&!
1&
11$
0-)
1C#
1m&
1?$
1Y!
0:*
18*
1/)
1L&
0c$
1Q$
1(#
0*#
1w#
1E!
03!
1n&
1y'
1@$
1|'
1A#
1_!
#700000
0!
0J#
1b!
0K#
#710000
1!
1J#
0b!
1K#
15+
10)
0.)
1%,
1E"
0|!
1}!
0{'
1}$
1"!
0&
1'
1D'
1,%
1T#
0/)
01$
0C#
1>#
1D#
0"(
0m&
0?$
0Y!
1^!
1=
1$%
0L&
1c$
0Q$
1F#
1W!
0n&
0y'
0@$
0|'
0A#
0_!
#710001
04-
1$-
1:,
1u)
1c(
06'
1v)
1e(
08'
1w)
1f(
09'
1{)
1g(
0='
1|)
1h(
0>'
0@"
1>"
15"
0E
1G
1P
#720000
0!
0J#
1b!
0K#
#730000
1!
1J#
0b!
1K#
14+
1Y*
00)
1P*
1i*
0j*
0k*
0l*
0N*
1U#
1~!
0`"
0u"
0v"
0w"
1x"
1^"
0}!
1U"
1{'
1E$
1?$
0}$
1m#
0K'
0I'
1G'
0E'
0k#
1m&
1(
0e
0`
0_
0^
1]
1g
0'
1p
1/*
11)
0D'
0,%
0T#
1(*
1a$
0J'
1H'
1F'
1a#
0**
1/'
0c$
0>#
0D#
1"(
1G$
1R(
1K'
0+'
0^!
0=
1y'
1@$
0$%
1L'
1J'
0H'
0F'
1n&
1A#
0F#
1H$
1U(
1_!
0W!
0L'
0,'
1I$
1V(
0b&
#740000
0!
0J#
1b!
0K#
#750000
1!
1J#
0b!
1K#
1T+
1f+
09+
07+
1G+
1j+
12)
0$,
1z+
0#,
0U#
0~!
0G"
1N"
0F"
1!"
0!(
0{'
0n'
1*)
1+%
0~$
0m&
1V#
0(
0~
1w
0!!
1)
0z'
1m'
0~'
01)
0"(
0r'
1,%
0n&
13)
0A#
1>#
0_!
1^!
#750001
0$-
0:,
0u)
0c(
0v)
0e(
0w)
0f(
0{)
0g(
0|)
0h(
0>"
05"
0G
0P
#760000
0!
0J#
1b!
0K#
#770000
1!
1J#
0b!
1K#
08+
06+
1F+
0Y*
14)
02)
0P*
1V*
1W*
1W"
1X"
0^"
0!"
1""
0U"
1!(
1{'
1n'
0E$
0?$
15)
1))
16$
0*)
0+%
1~$
0m#
11%
12%
1n
1m
0g
0)
1*
0p
0/*
1W#
03)
0(*
0a$
11*
1"*
1R$
10*
1!*
1Q$
1"(
1r'
0G$
0,)
0R(
15%
0^&
04%
04&
0y'
0@$
19$
0,%
1|'
0>#
1B#
0H$
0S#
0U(
1k%
0_&
1^&
05&
1h$
0^!
1[!
0V#
1l%
1_&
0I$
0V(
0`&
06&
1b&
1a&
0W#
1m%
1`&
1c&
0a&
1d&
0c&
1e&
0d&
0e&
1f&
0f&
#780000
0!
0J#
1b!
0K#
#790000
1!
1J#
0b!
1K#
0T+
0f+
13+
1X+
1Z+
0M#
04)
0""
1y!
1#(
10$
05)
0))
06$
0*
1#
1,)
1[&
11&
11$
09$
0B#
1C#
17"
18"
1m&
0h$
0[!
1Y!
1N
1M
1N#
0Q$
1n&
0|'
1A#
1_!
#800000
0!
0J#
1b!
0K#
#810000
1!
1J#
0b!
1K#
03+
1;+
05+
0G+
1M#
0z+
1",
0%,
1P#
1z!
0E"
1H"
0N"
0y!
0#(
0!(
0{'
0n'
00$
1C'
1(%
1#%
1$
0"!
1}
0w
0#
1Q#
0N#
0m'
1}'
0"(
0r'
1+%
0[&
01&
01$
1D'
1$%
1F#
1D#
0C#
07"
08"
0m&
1W!
1=
0Y!
0N
0M
1,%
1Q$
1>#
1^!
0n&
1|'
0A#
0_!
#810001
1D-
1L-
1G)
1F(
1H)
1G(
1I)
1K(
1M)
1L(
1N)
1M(
1B"
1C"
1C
1B
#820000
0!
0J#
1b!
0K#
#830000
1!
1J#
0b!
1K#
1:+
04+
0F+
1K*
1L*
1l*
0V*
0W*
1R#
0P#
0z!
1{!
1?#
0W"
0X"
1u"
1b"
1c"
1!(
1{'
1n'
1{#
1|#
1E'
01%
02%
0C'
0(%
0#%
0$
1%
1`!
0n
0m
1`
1c
1b
1-*
0?)
14$
1,*
12$
0a#
01*
0"*
0R$
00*
0!*
0Q$
1-)
0Q#
1"(
1r'
19)
1:(
0^&
14%
14&
0+%
1F'
0D'
0$%
1p'
0|'
0F#
0D#
1:)
0_&
05%
1^&
15&
0W!
0=
1;(
0,%
0>#
0k%
1_&
0^!
1;)
0`&
16&
0l%
1`&
0m%
#840000
0!
0J#
1b!
0K#
#850000
1!
1J#
0b!
1K#
0p+
1n+
0X+
0Z+
1',
1.)
1(,
0*,
0R#
0{!
0?#
0p"
1r"
1|!
1s"
1u#
0q#
1S#
0%
0`!
0'!
1%!
1&
1$!
11$
0-)
1C#
1m&
1?$
1Y!
1C*
08*
1/)
1R$
04$
02$
0(#
13#
0w#
0k&
1%%
0E!
1A!
1n&
1y'
1@$
0p'
1A#
1k&
0'%
0%%
0*%
1_!
01$
0C#
1*%
1'%
0m&
0?$
0Y!
11$
0R$
14$
12$
1C#
1m&
1?$
1<$
1;$
1Y!
0n&
0y'
0@$
1R$
04$
02$
15$
1p'
13$
0A#
1r$
0/+
0<$
0;$
0_!
1n&
1y'
1@$
05$
03$
0p'
1A#
0r$
1/+
1_!
#860000
0!
0J#
1b!
0K#
#870000
1!
1J#
0b!
1K#
15+
10)
0.)
1%,
1E"
0|!
1}!
0{'
1}$
1"!
0&
1'
1D'
1,%
1T#
0/)
01$
0C#
1>#
1D#
0"(
0m&
0?$
0Y!
1^!
1=
1$%
0R$
14$
12$
1F#
1<$
1;$
1W!
0n&
0y'
0@$
15$
1p'
13$
0A#
1r$
0/+
0<$
0;$
0_!
05$
03$
0r$
1/+
#870001
0D-
1$-
0L-
1:,
1u)
0G)
1c(
0F(
1v)
0H)
1e(
0G(
1w)
0I)
1f(
0K(
1{)
0M)
1g(
0L(
1|)
0N)
1h(
0M(
0B"
1>"
0C"
15"
0C
1G
0B
1P
#880000
0!
0J#
1b!
0K#
#890000
1!
1J#
0b!
1K#
14+
1Y*
0K*
00)
1P*
0L*
1k*
0l*
1U#
1~!
0u"
1v"
0b"
1^"
0}!
0c"
1U"
1{'
1E$
1?$
0{#
0}$
1m#
0|#
0G'
0E'
1*)
1m&
1(
0`
1_
0c
1g
0'
0b
1p
1/*
0-*
1?)
04$
11)
0D'
0,%
0T#
1(*
1a$
0,*
02$
0F'
1a#
0>#
0D#
1"(
1G$
09)
1R(
0:(
1G'
0^!
0=
1y'
1@$
0$%
1H'
1F'
1n&
0p'
1A#
0F#
1H$
0:)
1U(
1_!
0W!
0;(
0H'
1I$
0;)
1V(
0b&
#900000
0!
0J#
1b!
0K#
#910000
1!
1J#
0b!
1K#
1T+
1p+
1f+
0n+
0;+
1G+
12)
1z+
0",
0U#
0~!
0H"
1N"
1!"
0!(
0n'
0*)
1+%
0~$
0m&
1V#
0(
0}
1w
1)
1m'
0}'
01)
0"(
0r'
1!%
1,%
0n&
13)
0A#
1>#
0_!
1^!
1$%
1F#
1W!
#910001
1J,
1R,
0$-
0:,
0u)
0c(
1W&
1)&
0v)
0e(
1X&
1+&
0w)
0f(
1Y&
1/&
0{)
0g(
1Z&
10&
0|)
0h(
1[&
11&
17"
18"
0>"
05"
1N
1M
0G
0P
#920000
0!
0J#
1b!
0K#
#930000
1!
1J#
0b!
1K#
0:+
1F+
0Y*
14)
02)
0P*
1V*
1W*
1W"
1X"
0^"
0!"
1""
0U"
1!(
1n'
0E$
0?$
15)
1))
0+%
1~$
0m#
11%
12%
1n
1m
0g
0)
1*
0p
0/*
1})
1W#
03)
0(*
0a$
11*
1"*
1R$
10*
1!*
1Q$
1@#
1"(
1r'
0G$
0,)
0!%
0R(
15%
0^&
04%
04&
1]!
0y'
0@$
0,%
1|'
0>#
0H$
0S#
0U(
1k%
0_&
1^&
05&
0^!
0$%
0F#
0V#
1l%
1_&
0W!
0I$
0V(
0`&
06&
1b&
1a&
0W#
1m%
1`&
1c&
0a&
1d&
0c&
1e&
0d&
0e&
1f&
0f&
#940000
0!
0J#
1b!
0K#
#950000
1!
1J#
0b!
1K#
0T+
0f+
1X+
1Z+
0M#
1y*
1z*
04)
0""
1k!
1l!
1y!
10$
05)
0))
0*
1T!
1S!
1#
0})
0@#
1,)
0]!
11$
1C#
1m&
1Y!
1N#
1L&
0Q$
1n&
0|'
1A#
1_!
#960000
0!
0J#
1b!
0K#
#970000
1!
1J#
0b!
1K#
1;+
17+
05+
0G+
1M#
1$,
0z+
1",
0%,
1P#
1z!
0E"
1H"
0N"
1F"
0y!
0!(
0{'
0n'
00$
1C'
1(%
1#%
1$
0"!
1}
0w
1!!
0#
1Q#
0N#
1z'
0m'
1}'
0"(
0r'
1+%
01$
1D'
1$%
1F#
1D#
0C#
0m&
1W!
1=
0Y!
1,%
0L&
1Q$
1>#
1^!
0n&
1|'
0A#
0_!
#970001
0J,
0R,
14-
1<-
1D-
1L-
1G)
1F(
1-(
16'
0W&
0)&
1H)
1G(
1/(
18'
0X&
0+&
1I)
1K(
10(
19'
0Y&
0/&
1M)
1L(
11(
1='
0Z&
00&
1N)
1M(
12(
1>'
0[&
01&
07"
08"
1@"
1A"
1B"
1C"
0N
0M
1E
1D
1C
1B
#980000
0!
0J#
1b!
0K#
#990000
1!
1J#
0b!
1K#
1:+
04+
16+
0F+
1K*
1L*
1M*
1l*
1N*
0V*
0W*
1R#
0P#
0z!
1{!
1?#
0W"
0X"
1`"
1u"
1a"
1b"
1c"
1!(
1{'
1n'
1{#
1|#
1}#
1E'
1k#
01%
02%
0C'
0(%
0#%
0$
1%
1`!
0n
0m
1e
1`
1d
1c
1b
1-*
0?)
14$
1,*
12$
1+*
1d$
0_#
0a#
1**
0/'
1c$
01*
0"*
0R$
00*
0!*
0Q$
1-)
0Q#
1"(
1r'
19)
1:(
13(
0G'
1+'
0^&
14%
14&
0+%
0F'
0D'
0$%
1p'
0|'
0F#
0D#
1:)
16(
0_&
05%
1^&
15&
0W!
0=
1;(
1H'
1,'
0,%
0>#
0k%
1_&
0^!
1;)
17(
0`&
16&
0l%
1`&
0m%
#1000000
