# Verilog_Module
Some Verilog modules



For SPRAM fifo, there is no prefretch yet, thus there is 2 cycle delay
