# org_verilog
Generate verilog logic code by emacs org-mode

usage:
  perl bin/org_verilog.pl -i doc/demo.json
 

![](https://github.com/stephen0921/org_verilog/edit/master/image/org.PNG =100x100)

![](https://github.com/stephen0921/org_verilog/edit/master/image/verilog.PNG =100x100)
