// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        layer16_out_dout,
        layer16_out_num_data_valid,
        layer16_out_fifo_cap,
        layer16_out_empty_n,
        layer16_out_read,
        layer17_out_TREADY,
        layer17_out_TDATA,
        layer17_out_TVALID
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [415:0] layer16_out_dout;
input  [1:0] layer16_out_num_data_valid;
input  [1:0] layer16_out_fifo_cap;
input   layer16_out_empty_n;
output   layer16_out_read;
input   layer17_out_TREADY;
output  [39:0] layer17_out_TDATA;
output   layer17_out_TVALID;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg layer16_out_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln42_fu_2011_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
reg   [0:0] ap_phi_mux_do_init_phi_fu_432_p6;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] icmp_ln42_reg_3027;
reg   [0:0] icmp_ln42_reg_3027_pp0_iter1_reg;
reg    ap_block_state4_pp0_stage0_iter2;
reg    ap_block_state4_io;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] icmp_ln42_reg_3027_pp0_iter2_reg;
wire    regslice_both_layer17_out_U_apdone_blk;
reg    ap_block_state5_pp0_stage0_iter3;
reg    ap_block_state5_io;
reg    ap_enable_reg_pp0_iter3;
reg    ap_block_pp0_stage0_11001;
wire   [8:0] w17_V_address0;
reg    w17_V_ce0;
wire   [6:0] w17_V_q0;
wire   [8:0] w17_V_address1;
reg    w17_V_ce1;
wire   [6:0] w17_V_q1;
wire   [8:0] w17_V_address2;
reg    w17_V_ce2;
wire   [6:0] w17_V_q2;
wire   [8:0] w17_V_address3;
reg    w17_V_ce3;
wire   [6:0] w17_V_q3;
wire   [8:0] w17_V_address4;
reg    w17_V_ce4;
wire   [6:0] w17_V_q4;
wire   [8:0] w17_V_address5;
reg    w17_V_ce5;
wire   [6:0] w17_V_q5;
wire   [8:0] w17_V_address6;
reg    w17_V_ce6;
wire   [6:0] w17_V_q6;
wire   [8:0] w17_V_address7;
reg    w17_V_ce7;
wire   [6:0] w17_V_q7;
wire   [8:0] w17_V_address8;
reg    w17_V_ce8;
wire   [6:0] w17_V_q8;
wire   [8:0] w17_V_address9;
reg    w17_V_ce9;
wire   [6:0] w17_V_q9;
reg    layer16_out_blk_n;
wire    ap_block_pp0_stage0;
reg    layer17_out_TDATA_blk_n;
reg   [0:0] do_init_reg_428;
reg   [4:0] in_index57_reg_444;
reg   [7:0] data_V_142_phi_reg_1187;
reg   [7:0] data_V_141_phi_reg_1199;
reg   [7:0] data_V_140_phi_reg_1211;
reg   [7:0] data_V_139_phi_reg_1223;
reg   [7:0] data_V_138_phi_reg_1235;
reg   [7:0] data_V_137_phi_reg_1247;
reg   [7:0] data_V_136_phi_reg_1259;
reg   [7:0] data_V_135_phi_reg_1271;
reg   [7:0] data_V_134_phi_reg_1283;
reg   [7:0] data_V_133_phi_reg_1295;
reg   [7:0] data_V_132_phi_reg_1307;
reg   [7:0] data_V_131_phi_reg_1319;
reg   [7:0] data_V_130_phi_reg_1331;
reg   [7:0] data_V_129_phi_reg_1343;
reg   [7:0] data_V_128_phi_reg_1355;
reg   [7:0] data_V_127_phi_reg_1367;
reg   [7:0] data_V_126_phi_reg_1379;
reg   [7:0] data_V_125_phi_reg_1391;
reg   [7:0] data_V_124_phi_reg_1403;
reg   [7:0] data_V_123_phi_reg_1415;
reg   [7:0] data_V_122_phi_reg_1427;
reg   [7:0] data_V_121_phi_reg_1439;
reg   [7:0] data_V_120_phi_reg_1451;
reg   [7:0] data_V_119_phi_reg_1463;
reg   [7:0] data_V_118_phi_reg_1475;
reg   [7:0] data_V_117_phi_reg_1487;
reg   [7:0] data_V_116_phi_reg_1499;
reg   [7:0] data_V_115_phi_reg_1511;
reg   [7:0] data_V_114_phi_reg_1523;
reg   [7:0] data_V_113_phi_reg_1535;
reg   [7:0] data_V_112_phi_reg_1547;
reg   [7:0] data_V_111_phi_reg_1559;
reg   [7:0] data_V_110_phi_reg_1571;
reg   [7:0] data_V_109_phi_reg_1583;
reg   [7:0] data_V_108_phi_reg_1595;
reg   [7:0] data_V_107_phi_reg_1607;
reg   [7:0] data_V_106_phi_reg_1619;
reg   [7:0] data_V_105_phi_reg_1631;
reg   [7:0] data_V_104_phi_reg_1643;
reg   [7:0] data_V_103_phi_reg_1655;
reg   [7:0] data_V_102_phi_reg_1667;
reg   [7:0] data_V_101_phi_reg_1679;
reg   [7:0] data_V_100_phi_reg_1691;
reg   [7:0] data_V_99_phi_reg_1703;
reg   [7:0] data_V_98_phi_reg_1715;
reg   [7:0] data_V_97_phi_reg_1727;
reg   [7:0] data_V_96_phi_reg_1739;
reg   [7:0] data_V_95_phi_reg_1751;
reg   [7:0] data_V_143_phi_reg_1763;
reg   [7:0] data_V_144_phi_reg_1775;
reg   [7:0] data_V_145_phi_reg_1787;
reg   [7:0] p_phi_reg_1799;
reg   [7:0] res_V66_reg_1811;
reg   [7:0] res_V_5264_reg_1825;
reg   [7:0] res_V_5362_reg_1839;
reg   [7:0] res_V_5460_reg_1853;
reg   [7:0] res_V_5558_reg_1867;
wire   [4:0] in_index_fu_2005_p2;
reg   [4:0] in_index_reg_3022;
wire   [7:0] a_V_fu_2583_p28;
reg   [7:0] a_V_reg_3031;
reg  signed [6:0] w_V_reg_3036;
wire   [7:0] a_V_1_fu_2641_p28;
reg   [7:0] a_V_1_reg_3041;
reg  signed [6:0] w_V_69_reg_3046;
reg  signed [6:0] w_V_70_reg_3051;
reg  signed [6:0] w_V_71_reg_3056;
reg  signed [6:0] w_V_72_reg_3061;
reg  signed [6:0] w_V_73_reg_3066;
reg  signed [6:0] w_V_74_reg_3071;
reg  signed [6:0] w_V_75_reg_3076;
reg  signed [6:0] w_V_76_reg_3081;
reg  signed [6:0] w_V_77_reg_3086;
wire   [7:0] res_V_fu_2749_p2;
reg   [7:0] res_V_reg_3091;
wire   [7:0] res_V_52_fu_2799_p2;
reg   [7:0] res_V_52_reg_3096;
wire   [7:0] res_V_53_fu_2849_p2;
reg   [7:0] res_V_53_reg_3101;
wire   [7:0] res_V_54_fu_2899_p2;
reg   [7:0] res_V_54_reg_3106;
wire   [7:0] res_V_55_fu_2949_p2;
reg   [7:0] res_V_55_reg_3111;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg   [4:0] ap_phi_mux_in_index57_phi_fu_448_p6;
reg   [7:0] ap_phi_mux_data_V_142_phi_phi_fu_1191_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_142_phi_reg_1187;
reg   [7:0] ap_phi_mux_data_V_141_phi_phi_fu_1203_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_141_phi_reg_1199;
reg   [7:0] ap_phi_mux_data_V_140_phi_phi_fu_1215_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_140_phi_reg_1211;
reg   [7:0] ap_phi_mux_data_V_139_phi_phi_fu_1227_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_139_phi_reg_1223;
reg   [7:0] ap_phi_mux_data_V_138_phi_phi_fu_1239_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_138_phi_reg_1235;
reg   [7:0] ap_phi_mux_data_V_137_phi_phi_fu_1251_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_137_phi_reg_1247;
reg   [7:0] ap_phi_mux_data_V_136_phi_phi_fu_1263_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_136_phi_reg_1259;
reg   [7:0] ap_phi_mux_data_V_135_phi_phi_fu_1275_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_135_phi_reg_1271;
reg   [7:0] ap_phi_mux_data_V_134_phi_phi_fu_1287_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_134_phi_reg_1283;
reg   [7:0] ap_phi_mux_data_V_133_phi_phi_fu_1299_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_133_phi_reg_1295;
reg   [7:0] ap_phi_mux_data_V_132_phi_phi_fu_1311_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_132_phi_reg_1307;
reg   [7:0] ap_phi_mux_data_V_131_phi_phi_fu_1323_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_131_phi_reg_1319;
reg   [7:0] ap_phi_mux_data_V_130_phi_phi_fu_1335_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_130_phi_reg_1331;
reg   [7:0] ap_phi_mux_data_V_129_phi_phi_fu_1347_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_129_phi_reg_1343;
reg   [7:0] ap_phi_mux_data_V_128_phi_phi_fu_1359_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_128_phi_reg_1355;
reg   [7:0] ap_phi_mux_data_V_127_phi_phi_fu_1371_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_127_phi_reg_1367;
reg   [7:0] ap_phi_mux_data_V_126_phi_phi_fu_1383_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_126_phi_reg_1379;
reg   [7:0] ap_phi_mux_data_V_125_phi_phi_fu_1395_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_125_phi_reg_1391;
reg   [7:0] ap_phi_mux_data_V_124_phi_phi_fu_1407_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_124_phi_reg_1403;
reg   [7:0] ap_phi_mux_data_V_123_phi_phi_fu_1419_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_123_phi_reg_1415;
reg   [7:0] ap_phi_mux_data_V_122_phi_phi_fu_1431_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_122_phi_reg_1427;
reg   [7:0] ap_phi_mux_data_V_121_phi_phi_fu_1443_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_121_phi_reg_1439;
reg   [7:0] ap_phi_mux_data_V_120_phi_phi_fu_1455_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_120_phi_reg_1451;
reg   [7:0] ap_phi_mux_data_V_119_phi_phi_fu_1467_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_119_phi_reg_1463;
reg   [7:0] ap_phi_mux_data_V_118_phi_phi_fu_1479_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_118_phi_reg_1475;
reg   [7:0] ap_phi_mux_data_V_117_phi_phi_fu_1491_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_117_phi_reg_1487;
reg   [7:0] ap_phi_mux_data_V_116_phi_phi_fu_1503_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_116_phi_reg_1499;
reg   [7:0] ap_phi_mux_data_V_115_phi_phi_fu_1515_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_115_phi_reg_1511;
reg   [7:0] ap_phi_mux_data_V_114_phi_phi_fu_1527_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_114_phi_reg_1523;
reg   [7:0] ap_phi_mux_data_V_113_phi_phi_fu_1539_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_113_phi_reg_1535;
reg   [7:0] ap_phi_mux_data_V_112_phi_phi_fu_1551_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_112_phi_reg_1547;
reg   [7:0] ap_phi_mux_data_V_111_phi_phi_fu_1563_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_111_phi_reg_1559;
reg   [7:0] ap_phi_mux_data_V_110_phi_phi_fu_1575_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_110_phi_reg_1571;
reg   [7:0] ap_phi_mux_data_V_109_phi_phi_fu_1587_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_109_phi_reg_1583;
reg   [7:0] ap_phi_mux_data_V_108_phi_phi_fu_1599_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_108_phi_reg_1595;
reg   [7:0] ap_phi_mux_data_V_107_phi_phi_fu_1611_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_107_phi_reg_1607;
reg   [7:0] ap_phi_mux_data_V_106_phi_phi_fu_1623_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_106_phi_reg_1619;
reg   [7:0] ap_phi_mux_data_V_105_phi_phi_fu_1635_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_105_phi_reg_1631;
reg   [7:0] ap_phi_mux_data_V_104_phi_phi_fu_1647_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_104_phi_reg_1643;
reg   [7:0] ap_phi_mux_data_V_103_phi_phi_fu_1659_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_103_phi_reg_1655;
reg   [7:0] ap_phi_mux_data_V_102_phi_phi_fu_1671_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_102_phi_reg_1667;
reg   [7:0] ap_phi_mux_data_V_101_phi_phi_fu_1683_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_101_phi_reg_1679;
reg   [7:0] ap_phi_mux_data_V_100_phi_phi_fu_1695_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_100_phi_reg_1691;
reg   [7:0] ap_phi_mux_data_V_99_phi_phi_fu_1707_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_99_phi_reg_1703;
reg   [7:0] ap_phi_mux_data_V_98_phi_phi_fu_1719_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_98_phi_reg_1715;
reg   [7:0] ap_phi_mux_data_V_97_phi_phi_fu_1731_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_97_phi_reg_1727;
reg   [7:0] ap_phi_mux_data_V_96_phi_phi_fu_1743_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_96_phi_reg_1739;
reg   [7:0] ap_phi_mux_data_V_95_phi_phi_fu_1755_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_95_phi_reg_1751;
reg   [7:0] ap_phi_mux_data_V_143_phi_phi_fu_1767_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_143_phi_reg_1763;
reg   [7:0] ap_phi_mux_data_V_144_phi_phi_fu_1779_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_144_phi_reg_1775;
reg   [7:0] ap_phi_mux_data_V_145_phi_phi_fu_1791_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_145_phi_reg_1787;
reg   [7:0] ap_phi_mux_p_phi_phi_fu_1803_p4;
wire   [7:0] data_V_fu_2017_p1;
wire   [7:0] ap_phi_reg_pp0_iter1_p_phi_reg_1799;
reg   [7:0] ap_phi_mux_res_V66_phi_fu_1815_p6;
reg   [7:0] ap_phi_mux_res_V_5264_phi_fu_1829_p6;
reg   [7:0] ap_phi_mux_res_V_5362_phi_fu_1843_p6;
reg   [7:0] ap_phi_mux_res_V_5460_phi_fu_1857_p6;
reg   [7:0] ap_phi_mux_res_V_5558_phi_fu_1871_p6;
wire   [63:0] zext_ln42_fu_1881_p1;
wire   [63:0] p_cast55_fu_1908_p1;
wire   [63:0] p_cast56_fu_1919_p1;
wire   [63:0] p_cast57_fu_1930_p1;
wire   [63:0] p_cast58_fu_1941_p1;
wire   [63:0] p_cast59_fu_1952_p1;
wire   [63:0] p_cast60_fu_1963_p1;
wire   [63:0] p_cast61_fu_1974_p1;
wire   [63:0] p_cast62_cast_cast_cast_cast_cast_fu_1989_p1;
wire   [63:0] p_cast63_fu_2000_p1;
reg    ap_block_pp0_stage0_01001;
wire   [5:0] zext_ln42_14_fu_1898_p1;
wire   [5:0] empty_105_fu_1902_p2;
wire   [6:0] zext_ln42_13_fu_1894_p1;
wire   [6:0] empty_106_fu_1913_p2;
wire   [6:0] empty_107_fu_1924_p2;
wire   [7:0] zext_ln42_12_fu_1890_p1;
wire   [7:0] empty_108_fu_1935_p2;
wire   [7:0] empty_109_fu_1946_p2;
wire   [7:0] empty_110_fu_1957_p2;
wire   [7:0] empty_111_fu_1968_p2;
wire   [6:0] empty_112_fu_1979_p2;
wire  signed [7:0] p_cast62_cast_cast_cast_cast_fu_1985_p1;
wire   [8:0] zext_ln42_11_fu_1886_p1;
wire   [8:0] empty_113_fu_1994_p2;
wire   [7:0] mul_ln1270_fu_2705_p0;
wire   [12:0] zext_ln1273_fu_2702_p1;
wire   [12:0] mul_ln1270_fu_2705_p2;
wire   [7:0] mul_ln1270_52_fu_2727_p0;
wire   [12:0] zext_ln1273_1_fu_2724_p1;
wire   [12:0] mul_ln1270_52_fu_2727_p2;
wire   [7:0] trunc_ln818_s_fu_2733_p4;
wire   [7:0] trunc_ln_fu_2711_p4;
wire   [7:0] add_ln813_fu_2743_p2;
wire   [7:0] mul_ln1270_53_fu_2758_p0;
wire   [12:0] mul_ln1270_53_fu_2758_p2;
wire   [7:0] mul_ln1270_54_fu_2777_p0;
wire   [12:0] mul_ln1270_54_fu_2777_p2;
wire   [7:0] trunc_ln818_66_fu_2783_p4;
wire   [7:0] trunc_ln818_65_fu_2764_p4;
wire   [7:0] add_ln813_68_fu_2793_p2;
wire   [7:0] mul_ln1270_55_fu_2808_p0;
wire   [12:0] mul_ln1270_55_fu_2808_p2;
wire   [7:0] mul_ln1270_56_fu_2827_p0;
wire   [12:0] mul_ln1270_56_fu_2827_p2;
wire   [7:0] trunc_ln818_68_fu_2833_p4;
wire   [7:0] trunc_ln818_67_fu_2814_p4;
wire   [7:0] add_ln813_70_fu_2843_p2;
wire   [7:0] mul_ln1270_57_fu_2858_p0;
wire   [12:0] mul_ln1270_57_fu_2858_p2;
wire   [7:0] mul_ln1270_58_fu_2877_p0;
wire   [12:0] mul_ln1270_58_fu_2877_p2;
wire   [7:0] trunc_ln818_70_fu_2883_p4;
wire   [7:0] trunc_ln818_69_fu_2864_p4;
wire   [7:0] add_ln813_72_fu_2893_p2;
wire   [7:0] mul_ln1270_59_fu_2908_p0;
wire   [12:0] mul_ln1270_59_fu_2908_p2;
wire   [7:0] mul_ln1270_60_fu_2927_p0;
wire   [12:0] mul_ln1270_60_fu_2927_p2;
wire   [7:0] trunc_ln818_72_fu_2933_p4;
wire   [7:0] trunc_ln818_71_fu_2914_p4;
wire   [7:0] add_ln813_74_fu_2943_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [39:0] layer17_out_TDATA_int_regslice;
reg    layer17_out_TVALID_int_regslice;
wire    layer17_out_TREADY_int_regslice;
wire    regslice_both_layer17_out_U_vld_out;
reg    ap_condition_136;
reg    ap_condition_394;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

myproject_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_s_w17_V_ROM_AUbhl #(
    .DataWidth( 7 ),
    .AddressRange( 260 ),
    .AddressWidth( 9 ))
w17_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w17_V_address0),
    .ce0(w17_V_ce0),
    .q0(w17_V_q0),
    .address1(w17_V_address1),
    .ce1(w17_V_ce1),
    .q1(w17_V_q1),
    .address2(w17_V_address2),
    .ce2(w17_V_ce2),
    .q2(w17_V_q2),
    .address3(w17_V_address3),
    .ce3(w17_V_ce3),
    .q3(w17_V_q3),
    .address4(w17_V_address4),
    .ce4(w17_V_ce4),
    .q4(w17_V_q4),
    .address5(w17_V_address5),
    .ce5(w17_V_ce5),
    .q5(w17_V_q5),
    .address6(w17_V_address6),
    .ce6(w17_V_ce6),
    .q6(w17_V_q6),
    .address7(w17_V_address7),
    .ce7(w17_V_ce7),
    .q7(w17_V_q7),
    .address8(w17_V_address8),
    .ce8(w17_V_ce8),
    .q8(w17_V_q8),
    .address9(w17_V_address9),
    .ce9(w17_V_ce9),
    .q9(w17_V_q9)
);

myproject_mux_265_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 8 ),
    .din17_WIDTH( 8 ),
    .din18_WIDTH( 8 ),
    .din19_WIDTH( 8 ),
    .din20_WIDTH( 8 ),
    .din21_WIDTH( 8 ),
    .din22_WIDTH( 8 ),
    .din23_WIDTH( 8 ),
    .din24_WIDTH( 8 ),
    .din25_WIDTH( 8 ),
    .din26_WIDTH( 5 ),
    .dout_WIDTH( 8 ))
mux_265_8_1_1_U674(
    .din0(ap_phi_mux_p_phi_phi_fu_1803_p4),
    .din1(ap_phi_mux_data_V_143_phi_phi_fu_1767_p4),
    .din2(ap_phi_mux_data_V_95_phi_phi_fu_1755_p4),
    .din3(ap_phi_mux_data_V_96_phi_phi_fu_1743_p4),
    .din4(ap_phi_mux_data_V_97_phi_phi_fu_1731_p4),
    .din5(ap_phi_mux_data_V_98_phi_phi_fu_1719_p4),
    .din6(ap_phi_mux_data_V_99_phi_phi_fu_1707_p4),
    .din7(ap_phi_mux_data_V_100_phi_phi_fu_1695_p4),
    .din8(ap_phi_mux_data_V_101_phi_phi_fu_1683_p4),
    .din9(ap_phi_mux_data_V_102_phi_phi_fu_1671_p4),
    .din10(ap_phi_mux_data_V_103_phi_phi_fu_1659_p4),
    .din11(ap_phi_mux_data_V_104_phi_phi_fu_1647_p4),
    .din12(ap_phi_mux_data_V_105_phi_phi_fu_1635_p4),
    .din13(ap_phi_mux_data_V_106_phi_phi_fu_1623_p4),
    .din14(ap_phi_mux_data_V_107_phi_phi_fu_1611_p4),
    .din15(ap_phi_mux_data_V_108_phi_phi_fu_1599_p4),
    .din16(ap_phi_mux_data_V_109_phi_phi_fu_1587_p4),
    .din17(ap_phi_mux_data_V_110_phi_phi_fu_1575_p4),
    .din18(ap_phi_mux_data_V_111_phi_phi_fu_1563_p4),
    .din19(ap_phi_mux_data_V_112_phi_phi_fu_1551_p4),
    .din20(ap_phi_mux_data_V_113_phi_phi_fu_1539_p4),
    .din21(ap_phi_mux_data_V_114_phi_phi_fu_1527_p4),
    .din22(ap_phi_mux_data_V_115_phi_phi_fu_1515_p4),
    .din23(ap_phi_mux_data_V_116_phi_phi_fu_1503_p4),
    .din24(ap_phi_mux_data_V_117_phi_phi_fu_1491_p4),
    .din25(ap_phi_mux_data_V_118_phi_phi_fu_1479_p4),
    .din26(in_index57_reg_444),
    .dout(a_V_fu_2583_p28)
);

myproject_mux_265_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 8 ),
    .din17_WIDTH( 8 ),
    .din18_WIDTH( 8 ),
    .din19_WIDTH( 8 ),
    .din20_WIDTH( 8 ),
    .din21_WIDTH( 8 ),
    .din22_WIDTH( 8 ),
    .din23_WIDTH( 8 ),
    .din24_WIDTH( 8 ),
    .din25_WIDTH( 8 ),
    .din26_WIDTH( 5 ),
    .dout_WIDTH( 8 ))
mux_265_8_1_1_U675(
    .din0(ap_phi_mux_data_V_119_phi_phi_fu_1467_p4),
    .din1(ap_phi_mux_data_V_120_phi_phi_fu_1455_p4),
    .din2(ap_phi_mux_data_V_121_phi_phi_fu_1443_p4),
    .din3(ap_phi_mux_data_V_122_phi_phi_fu_1431_p4),
    .din4(ap_phi_mux_data_V_123_phi_phi_fu_1419_p4),
    .din5(ap_phi_mux_data_V_124_phi_phi_fu_1407_p4),
    .din6(ap_phi_mux_data_V_125_phi_phi_fu_1395_p4),
    .din7(ap_phi_mux_data_V_126_phi_phi_fu_1383_p4),
    .din8(ap_phi_mux_data_V_127_phi_phi_fu_1371_p4),
    .din9(ap_phi_mux_data_V_128_phi_phi_fu_1359_p4),
    .din10(ap_phi_mux_data_V_129_phi_phi_fu_1347_p4),
    .din11(ap_phi_mux_data_V_130_phi_phi_fu_1335_p4),
    .din12(ap_phi_mux_data_V_131_phi_phi_fu_1323_p4),
    .din13(ap_phi_mux_data_V_132_phi_phi_fu_1311_p4),
    .din14(ap_phi_mux_data_V_133_phi_phi_fu_1299_p4),
    .din15(ap_phi_mux_data_V_134_phi_phi_fu_1287_p4),
    .din16(ap_phi_mux_data_V_135_phi_phi_fu_1275_p4),
    .din17(ap_phi_mux_data_V_136_phi_phi_fu_1263_p4),
    .din18(ap_phi_mux_data_V_137_phi_phi_fu_1251_p4),
    .din19(ap_phi_mux_data_V_138_phi_phi_fu_1239_p4),
    .din20(ap_phi_mux_data_V_139_phi_phi_fu_1227_p4),
    .din21(ap_phi_mux_data_V_140_phi_phi_fu_1215_p4),
    .din22(ap_phi_mux_data_V_141_phi_phi_fu_1203_p4),
    .din23(ap_phi_mux_data_V_142_phi_phi_fu_1191_p4),
    .din24(ap_phi_mux_data_V_145_phi_phi_fu_1791_p4),
    .din25(ap_phi_mux_data_V_144_phi_phi_fu_1779_p4),
    .din26(in_index57_reg_444),
    .dout(a_V_1_fu_2641_p28)
);

myproject_mul_8ns_7s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 13 ))
mul_8ns_7s_13_1_1_U676(
    .din0(mul_ln1270_fu_2705_p0),
    .din1(w_V_reg_3036),
    .dout(mul_ln1270_fu_2705_p2)
);

myproject_mul_8ns_7s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 13 ))
mul_8ns_7s_13_1_1_U677(
    .din0(mul_ln1270_52_fu_2727_p0),
    .din1(w_V_69_reg_3046),
    .dout(mul_ln1270_52_fu_2727_p2)
);

myproject_mul_8ns_7s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 13 ))
mul_8ns_7s_13_1_1_U678(
    .din0(mul_ln1270_53_fu_2758_p0),
    .din1(w_V_70_reg_3051),
    .dout(mul_ln1270_53_fu_2758_p2)
);

myproject_mul_8ns_7s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 13 ))
mul_8ns_7s_13_1_1_U679(
    .din0(mul_ln1270_54_fu_2777_p0),
    .din1(w_V_71_reg_3056),
    .dout(mul_ln1270_54_fu_2777_p2)
);

myproject_mul_8ns_7s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 13 ))
mul_8ns_7s_13_1_1_U680(
    .din0(mul_ln1270_55_fu_2808_p0),
    .din1(w_V_72_reg_3061),
    .dout(mul_ln1270_55_fu_2808_p2)
);

myproject_mul_8ns_7s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 13 ))
mul_8ns_7s_13_1_1_U681(
    .din0(mul_ln1270_56_fu_2827_p0),
    .din1(w_V_73_reg_3066),
    .dout(mul_ln1270_56_fu_2827_p2)
);

myproject_mul_8ns_7s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 13 ))
mul_8ns_7s_13_1_1_U682(
    .din0(mul_ln1270_57_fu_2858_p0),
    .din1(w_V_74_reg_3071),
    .dout(mul_ln1270_57_fu_2858_p2)
);

myproject_mul_8ns_7s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 13 ))
mul_8ns_7s_13_1_1_U683(
    .din0(mul_ln1270_58_fu_2877_p0),
    .din1(w_V_75_reg_3076),
    .dout(mul_ln1270_58_fu_2877_p2)
);

myproject_mul_8ns_7s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 13 ))
mul_8ns_7s_13_1_1_U684(
    .din0(mul_ln1270_59_fu_2908_p0),
    .din1(w_V_76_reg_3081),
    .dout(mul_ln1270_59_fu_2908_p2)
);

myproject_mul_8ns_7s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 13 ))
mul_8ns_7s_13_1_1_U685(
    .din0(mul_ln1270_60_fu_2927_p0),
    .din1(w_V_77_reg_3086),
    .dout(mul_ln1270_60_fu_2927_p2)
);

myproject_regslice_both #(
    .DataWidth( 40 ))
regslice_both_layer17_out_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(layer17_out_TDATA_int_regslice),
    .vld_in(layer17_out_TVALID_int_regslice),
    .ack_in(layer17_out_TREADY_int_regslice),
    .data_out(layer17_out_TDATA),
    .vld_out(regslice_both_layer17_out_U_vld_out),
    .ack_out(layer17_out_TREADY),
    .apdone_blk(regslice_both_layer17_out_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln42_reg_3027_pp0_iter2_reg == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_100_phi_reg_1691 <= data_V_100_phi_reg_1691;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_100_phi_reg_1691 <= {{layer16_out_dout[63:56]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_100_phi_reg_1691 <= ap_phi_reg_pp0_iter1_data_V_100_phi_reg_1691;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_101_phi_reg_1679 <= data_V_101_phi_reg_1679;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_101_phi_reg_1679 <= {{layer16_out_dout[71:64]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_101_phi_reg_1679 <= ap_phi_reg_pp0_iter1_data_V_101_phi_reg_1679;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_102_phi_reg_1667 <= data_V_102_phi_reg_1667;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_102_phi_reg_1667 <= {{layer16_out_dout[79:72]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_102_phi_reg_1667 <= ap_phi_reg_pp0_iter1_data_V_102_phi_reg_1667;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_103_phi_reg_1655 <= data_V_103_phi_reg_1655;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_103_phi_reg_1655 <= {{layer16_out_dout[87:80]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_103_phi_reg_1655 <= ap_phi_reg_pp0_iter1_data_V_103_phi_reg_1655;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_104_phi_reg_1643 <= data_V_104_phi_reg_1643;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_104_phi_reg_1643 <= {{layer16_out_dout[95:88]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_104_phi_reg_1643 <= ap_phi_reg_pp0_iter1_data_V_104_phi_reg_1643;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_105_phi_reg_1631 <= data_V_105_phi_reg_1631;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_105_phi_reg_1631 <= {{layer16_out_dout[103:96]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_105_phi_reg_1631 <= ap_phi_reg_pp0_iter1_data_V_105_phi_reg_1631;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_106_phi_reg_1619 <= data_V_106_phi_reg_1619;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_106_phi_reg_1619 <= {{layer16_out_dout[111:104]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_106_phi_reg_1619 <= ap_phi_reg_pp0_iter1_data_V_106_phi_reg_1619;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_107_phi_reg_1607 <= data_V_107_phi_reg_1607;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_107_phi_reg_1607 <= {{layer16_out_dout[119:112]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_107_phi_reg_1607 <= ap_phi_reg_pp0_iter1_data_V_107_phi_reg_1607;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_108_phi_reg_1595 <= data_V_108_phi_reg_1595;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_108_phi_reg_1595 <= {{layer16_out_dout[127:120]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_108_phi_reg_1595 <= ap_phi_reg_pp0_iter1_data_V_108_phi_reg_1595;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_109_phi_reg_1583 <= data_V_109_phi_reg_1583;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_109_phi_reg_1583 <= {{layer16_out_dout[135:128]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_109_phi_reg_1583 <= ap_phi_reg_pp0_iter1_data_V_109_phi_reg_1583;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_110_phi_reg_1571 <= data_V_110_phi_reg_1571;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_110_phi_reg_1571 <= {{layer16_out_dout[143:136]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_110_phi_reg_1571 <= ap_phi_reg_pp0_iter1_data_V_110_phi_reg_1571;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_111_phi_reg_1559 <= data_V_111_phi_reg_1559;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_111_phi_reg_1559 <= {{layer16_out_dout[151:144]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_111_phi_reg_1559 <= ap_phi_reg_pp0_iter1_data_V_111_phi_reg_1559;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_112_phi_reg_1547 <= data_V_112_phi_reg_1547;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_112_phi_reg_1547 <= {{layer16_out_dout[159:152]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_112_phi_reg_1547 <= ap_phi_reg_pp0_iter1_data_V_112_phi_reg_1547;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_113_phi_reg_1535 <= data_V_113_phi_reg_1535;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_113_phi_reg_1535 <= {{layer16_out_dout[167:160]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_113_phi_reg_1535 <= ap_phi_reg_pp0_iter1_data_V_113_phi_reg_1535;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_114_phi_reg_1523 <= data_V_114_phi_reg_1523;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_114_phi_reg_1523 <= {{layer16_out_dout[175:168]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_114_phi_reg_1523 <= ap_phi_reg_pp0_iter1_data_V_114_phi_reg_1523;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_115_phi_reg_1511 <= data_V_115_phi_reg_1511;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_115_phi_reg_1511 <= {{layer16_out_dout[183:176]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_115_phi_reg_1511 <= ap_phi_reg_pp0_iter1_data_V_115_phi_reg_1511;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_116_phi_reg_1499 <= data_V_116_phi_reg_1499;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_116_phi_reg_1499 <= {{layer16_out_dout[191:184]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_116_phi_reg_1499 <= ap_phi_reg_pp0_iter1_data_V_116_phi_reg_1499;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_117_phi_reg_1487 <= data_V_117_phi_reg_1487;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_117_phi_reg_1487 <= {{layer16_out_dout[199:192]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_117_phi_reg_1487 <= ap_phi_reg_pp0_iter1_data_V_117_phi_reg_1487;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_118_phi_reg_1475 <= data_V_118_phi_reg_1475;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_118_phi_reg_1475 <= {{layer16_out_dout[207:200]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_118_phi_reg_1475 <= ap_phi_reg_pp0_iter1_data_V_118_phi_reg_1475;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_119_phi_reg_1463 <= data_V_119_phi_reg_1463;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_119_phi_reg_1463 <= {{layer16_out_dout[215:208]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_119_phi_reg_1463 <= ap_phi_reg_pp0_iter1_data_V_119_phi_reg_1463;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_120_phi_reg_1451 <= data_V_120_phi_reg_1451;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_120_phi_reg_1451 <= {{layer16_out_dout[223:216]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_120_phi_reg_1451 <= ap_phi_reg_pp0_iter1_data_V_120_phi_reg_1451;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_121_phi_reg_1439 <= data_V_121_phi_reg_1439;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_121_phi_reg_1439 <= {{layer16_out_dout[231:224]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_121_phi_reg_1439 <= ap_phi_reg_pp0_iter1_data_V_121_phi_reg_1439;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_122_phi_reg_1427 <= data_V_122_phi_reg_1427;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_122_phi_reg_1427 <= {{layer16_out_dout[239:232]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_122_phi_reg_1427 <= ap_phi_reg_pp0_iter1_data_V_122_phi_reg_1427;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_123_phi_reg_1415 <= data_V_123_phi_reg_1415;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_123_phi_reg_1415 <= {{layer16_out_dout[247:240]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_123_phi_reg_1415 <= ap_phi_reg_pp0_iter1_data_V_123_phi_reg_1415;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_124_phi_reg_1403 <= data_V_124_phi_reg_1403;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_124_phi_reg_1403 <= {{layer16_out_dout[255:248]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_124_phi_reg_1403 <= ap_phi_reg_pp0_iter1_data_V_124_phi_reg_1403;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_125_phi_reg_1391 <= data_V_125_phi_reg_1391;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_125_phi_reg_1391 <= {{layer16_out_dout[263:256]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_125_phi_reg_1391 <= ap_phi_reg_pp0_iter1_data_V_125_phi_reg_1391;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_126_phi_reg_1379 <= data_V_126_phi_reg_1379;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_126_phi_reg_1379 <= {{layer16_out_dout[271:264]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_126_phi_reg_1379 <= ap_phi_reg_pp0_iter1_data_V_126_phi_reg_1379;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_127_phi_reg_1367 <= data_V_127_phi_reg_1367;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_127_phi_reg_1367 <= {{layer16_out_dout[279:272]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_127_phi_reg_1367 <= ap_phi_reg_pp0_iter1_data_V_127_phi_reg_1367;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_128_phi_reg_1355 <= data_V_128_phi_reg_1355;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_128_phi_reg_1355 <= {{layer16_out_dout[287:280]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_128_phi_reg_1355 <= ap_phi_reg_pp0_iter1_data_V_128_phi_reg_1355;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_129_phi_reg_1343 <= data_V_129_phi_reg_1343;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_129_phi_reg_1343 <= {{layer16_out_dout[295:288]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_129_phi_reg_1343 <= ap_phi_reg_pp0_iter1_data_V_129_phi_reg_1343;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_130_phi_reg_1331 <= data_V_130_phi_reg_1331;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_130_phi_reg_1331 <= {{layer16_out_dout[303:296]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_130_phi_reg_1331 <= ap_phi_reg_pp0_iter1_data_V_130_phi_reg_1331;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_131_phi_reg_1319 <= data_V_131_phi_reg_1319;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_131_phi_reg_1319 <= {{layer16_out_dout[311:304]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_131_phi_reg_1319 <= ap_phi_reg_pp0_iter1_data_V_131_phi_reg_1319;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_132_phi_reg_1307 <= data_V_132_phi_reg_1307;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_132_phi_reg_1307 <= {{layer16_out_dout[319:312]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_132_phi_reg_1307 <= ap_phi_reg_pp0_iter1_data_V_132_phi_reg_1307;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_133_phi_reg_1295 <= data_V_133_phi_reg_1295;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_133_phi_reg_1295 <= {{layer16_out_dout[327:320]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_133_phi_reg_1295 <= ap_phi_reg_pp0_iter1_data_V_133_phi_reg_1295;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_134_phi_reg_1283 <= data_V_134_phi_reg_1283;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_134_phi_reg_1283 <= {{layer16_out_dout[335:328]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_134_phi_reg_1283 <= ap_phi_reg_pp0_iter1_data_V_134_phi_reg_1283;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_135_phi_reg_1271 <= data_V_135_phi_reg_1271;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_135_phi_reg_1271 <= {{layer16_out_dout[343:336]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_135_phi_reg_1271 <= ap_phi_reg_pp0_iter1_data_V_135_phi_reg_1271;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_136_phi_reg_1259 <= data_V_136_phi_reg_1259;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_136_phi_reg_1259 <= {{layer16_out_dout[351:344]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_136_phi_reg_1259 <= ap_phi_reg_pp0_iter1_data_V_136_phi_reg_1259;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_137_phi_reg_1247 <= data_V_137_phi_reg_1247;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_137_phi_reg_1247 <= {{layer16_out_dout[359:352]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_137_phi_reg_1247 <= ap_phi_reg_pp0_iter1_data_V_137_phi_reg_1247;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_138_phi_reg_1235 <= data_V_138_phi_reg_1235;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_138_phi_reg_1235 <= {{layer16_out_dout[367:360]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_138_phi_reg_1235 <= ap_phi_reg_pp0_iter1_data_V_138_phi_reg_1235;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_139_phi_reg_1223 <= data_V_139_phi_reg_1223;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_139_phi_reg_1223 <= {{layer16_out_dout[375:368]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_139_phi_reg_1223 <= ap_phi_reg_pp0_iter1_data_V_139_phi_reg_1223;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_140_phi_reg_1211 <= data_V_140_phi_reg_1211;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_140_phi_reg_1211 <= {{layer16_out_dout[383:376]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_140_phi_reg_1211 <= ap_phi_reg_pp0_iter1_data_V_140_phi_reg_1211;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_141_phi_reg_1199 <= data_V_141_phi_reg_1199;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_141_phi_reg_1199 <= {{layer16_out_dout[391:384]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_141_phi_reg_1199 <= ap_phi_reg_pp0_iter1_data_V_141_phi_reg_1199;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_142_phi_reg_1187 <= data_V_142_phi_reg_1187;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_142_phi_reg_1187 <= {{layer16_out_dout[399:392]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_142_phi_reg_1187 <= ap_phi_reg_pp0_iter1_data_V_142_phi_reg_1187;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_143_phi_reg_1763 <= data_V_143_phi_reg_1763;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_143_phi_reg_1763 <= {{layer16_out_dout[15:8]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_143_phi_reg_1763 <= ap_phi_reg_pp0_iter1_data_V_143_phi_reg_1763;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_144_phi_reg_1775 <= data_V_144_phi_reg_1775;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_144_phi_reg_1775 <= {{layer16_out_dout[415:408]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_144_phi_reg_1775 <= ap_phi_reg_pp0_iter1_data_V_144_phi_reg_1775;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_145_phi_reg_1787 <= data_V_145_phi_reg_1787;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_145_phi_reg_1787 <= {{layer16_out_dout[407:400]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_145_phi_reg_1787 <= ap_phi_reg_pp0_iter1_data_V_145_phi_reg_1787;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_95_phi_reg_1751 <= data_V_95_phi_reg_1751;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_95_phi_reg_1751 <= {{layer16_out_dout[23:16]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_95_phi_reg_1751 <= ap_phi_reg_pp0_iter1_data_V_95_phi_reg_1751;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_96_phi_reg_1739 <= data_V_96_phi_reg_1739;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_96_phi_reg_1739 <= {{layer16_out_dout[31:24]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_96_phi_reg_1739 <= ap_phi_reg_pp0_iter1_data_V_96_phi_reg_1739;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_97_phi_reg_1727 <= data_V_97_phi_reg_1727;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_97_phi_reg_1727 <= {{layer16_out_dout[39:32]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_97_phi_reg_1727 <= ap_phi_reg_pp0_iter1_data_V_97_phi_reg_1727;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_98_phi_reg_1715 <= data_V_98_phi_reg_1715;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_98_phi_reg_1715 <= {{layer16_out_dout[47:40]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_98_phi_reg_1715 <= ap_phi_reg_pp0_iter1_data_V_98_phi_reg_1715;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            data_V_99_phi_reg_1703 <= data_V_99_phi_reg_1703;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            data_V_99_phi_reg_1703 <= {{layer16_out_dout[55:48]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_99_phi_reg_1703 <= ap_phi_reg_pp0_iter1_data_V_99_phi_reg_1703;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln42_reg_3027_pp0_iter1_reg == 1'd0))) begin
        do_init_reg_428 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln42_reg_3027_pp0_iter1_reg == 1'd1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_428 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln42_reg_3027 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_index57_reg_444 <= in_index_reg_3022;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln42_reg_3027 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_index57_reg_444 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_394)) begin
        if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
            p_phi_reg_1799 <= p_phi_reg_1799;
        end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
            p_phi_reg_1799 <= data_V_fu_2017_p1;
        end else if ((1'b1 == 1'b1)) begin
            p_phi_reg_1799 <= ap_phi_reg_pp0_iter1_p_phi_reg_1799;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln42_reg_3027_pp0_iter2_reg == 1'd0))) begin
        res_V66_reg_1811 <= res_V_reg_3091;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln42_reg_3027_pp0_iter2_reg == 1'd1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_V66_reg_1811 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln42_reg_3027_pp0_iter2_reg == 1'd0))) begin
        res_V_5264_reg_1825 <= res_V_52_reg_3096;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln42_reg_3027_pp0_iter2_reg == 1'd1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_V_5264_reg_1825 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln42_reg_3027_pp0_iter2_reg == 1'd0))) begin
        res_V_5362_reg_1839 <= res_V_53_reg_3101;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln42_reg_3027_pp0_iter2_reg == 1'd1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_V_5362_reg_1839 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln42_reg_3027_pp0_iter2_reg == 1'd0))) begin
        res_V_5460_reg_1853 <= res_V_54_reg_3106;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln42_reg_3027_pp0_iter2_reg == 1'd1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_V_5460_reg_1853 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln42_reg_3027_pp0_iter2_reg == 1'd0))) begin
        res_V_5558_reg_1867 <= res_V_55_reg_3111;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln42_reg_3027_pp0_iter2_reg == 1'd1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_V_5558_reg_1867 <= 8'd242;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_V_1_reg_3041 <= a_V_1_fu_2641_p28;
        a_V_reg_3031 <= a_V_fu_2583_p28;
        icmp_ln42_reg_3027 <= icmp_ln42_fu_2011_p2;
        icmp_ln42_reg_3027_pp0_iter1_reg <= icmp_ln42_reg_3027;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln42_reg_3027_pp0_iter2_reg <= icmp_ln42_reg_3027_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_index_reg_3022 <= in_index_fu_2005_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        res_V_52_reg_3096 <= res_V_52_fu_2799_p2;
        res_V_53_reg_3101 <= res_V_53_fu_2849_p2;
        res_V_54_reg_3106 <= res_V_54_fu_2899_p2;
        res_V_55_reg_3111 <= res_V_55_fu_2949_p2;
        res_V_reg_3091 <= res_V_fu_2749_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_V_69_reg_3046 <= w17_V_q8;
        w_V_70_reg_3051 <= w17_V_q7;
        w_V_71_reg_3056 <= w17_V_q6;
        w_V_72_reg_3061 <= w17_V_q5;
        w_V_73_reg_3066 <= w17_V_q4;
        w_V_74_reg_3071 <= w17_V_q3;
        w_V_75_reg_3076 <= w17_V_q2;
        w_V_76_reg_3081 <= w17_V_q1;
        w_V_77_reg_3086 <= w17_V_q0;
        w_V_reg_3036 <= w17_V_q9;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln42_reg_3027_pp0_iter2_reg == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_100_phi_phi_fu_1695_p4 = data_V_100_phi_reg_1691;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_100_phi_phi_fu_1695_p4 = {{layer16_out_dout[63:56]}};
    end else begin
        ap_phi_mux_data_V_100_phi_phi_fu_1695_p4 = ap_phi_reg_pp0_iter1_data_V_100_phi_reg_1691;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_101_phi_phi_fu_1683_p4 = data_V_101_phi_reg_1679;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_101_phi_phi_fu_1683_p4 = {{layer16_out_dout[71:64]}};
    end else begin
        ap_phi_mux_data_V_101_phi_phi_fu_1683_p4 = ap_phi_reg_pp0_iter1_data_V_101_phi_reg_1679;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_102_phi_phi_fu_1671_p4 = data_V_102_phi_reg_1667;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_102_phi_phi_fu_1671_p4 = {{layer16_out_dout[79:72]}};
    end else begin
        ap_phi_mux_data_V_102_phi_phi_fu_1671_p4 = ap_phi_reg_pp0_iter1_data_V_102_phi_reg_1667;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_103_phi_phi_fu_1659_p4 = data_V_103_phi_reg_1655;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_103_phi_phi_fu_1659_p4 = {{layer16_out_dout[87:80]}};
    end else begin
        ap_phi_mux_data_V_103_phi_phi_fu_1659_p4 = ap_phi_reg_pp0_iter1_data_V_103_phi_reg_1655;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_104_phi_phi_fu_1647_p4 = data_V_104_phi_reg_1643;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_104_phi_phi_fu_1647_p4 = {{layer16_out_dout[95:88]}};
    end else begin
        ap_phi_mux_data_V_104_phi_phi_fu_1647_p4 = ap_phi_reg_pp0_iter1_data_V_104_phi_reg_1643;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_105_phi_phi_fu_1635_p4 = data_V_105_phi_reg_1631;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_105_phi_phi_fu_1635_p4 = {{layer16_out_dout[103:96]}};
    end else begin
        ap_phi_mux_data_V_105_phi_phi_fu_1635_p4 = ap_phi_reg_pp0_iter1_data_V_105_phi_reg_1631;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_106_phi_phi_fu_1623_p4 = data_V_106_phi_reg_1619;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_106_phi_phi_fu_1623_p4 = {{layer16_out_dout[111:104]}};
    end else begin
        ap_phi_mux_data_V_106_phi_phi_fu_1623_p4 = ap_phi_reg_pp0_iter1_data_V_106_phi_reg_1619;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_107_phi_phi_fu_1611_p4 = data_V_107_phi_reg_1607;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_107_phi_phi_fu_1611_p4 = {{layer16_out_dout[119:112]}};
    end else begin
        ap_phi_mux_data_V_107_phi_phi_fu_1611_p4 = ap_phi_reg_pp0_iter1_data_V_107_phi_reg_1607;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_108_phi_phi_fu_1599_p4 = data_V_108_phi_reg_1595;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_108_phi_phi_fu_1599_p4 = {{layer16_out_dout[127:120]}};
    end else begin
        ap_phi_mux_data_V_108_phi_phi_fu_1599_p4 = ap_phi_reg_pp0_iter1_data_V_108_phi_reg_1595;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_109_phi_phi_fu_1587_p4 = data_V_109_phi_reg_1583;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_109_phi_phi_fu_1587_p4 = {{layer16_out_dout[135:128]}};
    end else begin
        ap_phi_mux_data_V_109_phi_phi_fu_1587_p4 = ap_phi_reg_pp0_iter1_data_V_109_phi_reg_1583;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_110_phi_phi_fu_1575_p4 = data_V_110_phi_reg_1571;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_110_phi_phi_fu_1575_p4 = {{layer16_out_dout[143:136]}};
    end else begin
        ap_phi_mux_data_V_110_phi_phi_fu_1575_p4 = ap_phi_reg_pp0_iter1_data_V_110_phi_reg_1571;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_111_phi_phi_fu_1563_p4 = data_V_111_phi_reg_1559;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_111_phi_phi_fu_1563_p4 = {{layer16_out_dout[151:144]}};
    end else begin
        ap_phi_mux_data_V_111_phi_phi_fu_1563_p4 = ap_phi_reg_pp0_iter1_data_V_111_phi_reg_1559;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_112_phi_phi_fu_1551_p4 = data_V_112_phi_reg_1547;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_112_phi_phi_fu_1551_p4 = {{layer16_out_dout[159:152]}};
    end else begin
        ap_phi_mux_data_V_112_phi_phi_fu_1551_p4 = ap_phi_reg_pp0_iter1_data_V_112_phi_reg_1547;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_113_phi_phi_fu_1539_p4 = data_V_113_phi_reg_1535;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_113_phi_phi_fu_1539_p4 = {{layer16_out_dout[167:160]}};
    end else begin
        ap_phi_mux_data_V_113_phi_phi_fu_1539_p4 = ap_phi_reg_pp0_iter1_data_V_113_phi_reg_1535;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_114_phi_phi_fu_1527_p4 = data_V_114_phi_reg_1523;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_114_phi_phi_fu_1527_p4 = {{layer16_out_dout[175:168]}};
    end else begin
        ap_phi_mux_data_V_114_phi_phi_fu_1527_p4 = ap_phi_reg_pp0_iter1_data_V_114_phi_reg_1523;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_115_phi_phi_fu_1515_p4 = data_V_115_phi_reg_1511;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_115_phi_phi_fu_1515_p4 = {{layer16_out_dout[183:176]}};
    end else begin
        ap_phi_mux_data_V_115_phi_phi_fu_1515_p4 = ap_phi_reg_pp0_iter1_data_V_115_phi_reg_1511;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_116_phi_phi_fu_1503_p4 = data_V_116_phi_reg_1499;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_116_phi_phi_fu_1503_p4 = {{layer16_out_dout[191:184]}};
    end else begin
        ap_phi_mux_data_V_116_phi_phi_fu_1503_p4 = ap_phi_reg_pp0_iter1_data_V_116_phi_reg_1499;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_117_phi_phi_fu_1491_p4 = data_V_117_phi_reg_1487;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_117_phi_phi_fu_1491_p4 = {{layer16_out_dout[199:192]}};
    end else begin
        ap_phi_mux_data_V_117_phi_phi_fu_1491_p4 = ap_phi_reg_pp0_iter1_data_V_117_phi_reg_1487;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_118_phi_phi_fu_1479_p4 = data_V_118_phi_reg_1475;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_118_phi_phi_fu_1479_p4 = {{layer16_out_dout[207:200]}};
    end else begin
        ap_phi_mux_data_V_118_phi_phi_fu_1479_p4 = ap_phi_reg_pp0_iter1_data_V_118_phi_reg_1475;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_119_phi_phi_fu_1467_p4 = data_V_119_phi_reg_1463;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_119_phi_phi_fu_1467_p4 = {{layer16_out_dout[215:208]}};
    end else begin
        ap_phi_mux_data_V_119_phi_phi_fu_1467_p4 = ap_phi_reg_pp0_iter1_data_V_119_phi_reg_1463;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_120_phi_phi_fu_1455_p4 = data_V_120_phi_reg_1451;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_120_phi_phi_fu_1455_p4 = {{layer16_out_dout[223:216]}};
    end else begin
        ap_phi_mux_data_V_120_phi_phi_fu_1455_p4 = ap_phi_reg_pp0_iter1_data_V_120_phi_reg_1451;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_121_phi_phi_fu_1443_p4 = data_V_121_phi_reg_1439;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_121_phi_phi_fu_1443_p4 = {{layer16_out_dout[231:224]}};
    end else begin
        ap_phi_mux_data_V_121_phi_phi_fu_1443_p4 = ap_phi_reg_pp0_iter1_data_V_121_phi_reg_1439;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_122_phi_phi_fu_1431_p4 = data_V_122_phi_reg_1427;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_122_phi_phi_fu_1431_p4 = {{layer16_out_dout[239:232]}};
    end else begin
        ap_phi_mux_data_V_122_phi_phi_fu_1431_p4 = ap_phi_reg_pp0_iter1_data_V_122_phi_reg_1427;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_123_phi_phi_fu_1419_p4 = data_V_123_phi_reg_1415;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_123_phi_phi_fu_1419_p4 = {{layer16_out_dout[247:240]}};
    end else begin
        ap_phi_mux_data_V_123_phi_phi_fu_1419_p4 = ap_phi_reg_pp0_iter1_data_V_123_phi_reg_1415;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_124_phi_phi_fu_1407_p4 = data_V_124_phi_reg_1403;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_124_phi_phi_fu_1407_p4 = {{layer16_out_dout[255:248]}};
    end else begin
        ap_phi_mux_data_V_124_phi_phi_fu_1407_p4 = ap_phi_reg_pp0_iter1_data_V_124_phi_reg_1403;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_125_phi_phi_fu_1395_p4 = data_V_125_phi_reg_1391;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_125_phi_phi_fu_1395_p4 = {{layer16_out_dout[263:256]}};
    end else begin
        ap_phi_mux_data_V_125_phi_phi_fu_1395_p4 = ap_phi_reg_pp0_iter1_data_V_125_phi_reg_1391;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_126_phi_phi_fu_1383_p4 = data_V_126_phi_reg_1379;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_126_phi_phi_fu_1383_p4 = {{layer16_out_dout[271:264]}};
    end else begin
        ap_phi_mux_data_V_126_phi_phi_fu_1383_p4 = ap_phi_reg_pp0_iter1_data_V_126_phi_reg_1379;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_127_phi_phi_fu_1371_p4 = data_V_127_phi_reg_1367;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_127_phi_phi_fu_1371_p4 = {{layer16_out_dout[279:272]}};
    end else begin
        ap_phi_mux_data_V_127_phi_phi_fu_1371_p4 = ap_phi_reg_pp0_iter1_data_V_127_phi_reg_1367;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_128_phi_phi_fu_1359_p4 = data_V_128_phi_reg_1355;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_128_phi_phi_fu_1359_p4 = {{layer16_out_dout[287:280]}};
    end else begin
        ap_phi_mux_data_V_128_phi_phi_fu_1359_p4 = ap_phi_reg_pp0_iter1_data_V_128_phi_reg_1355;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_129_phi_phi_fu_1347_p4 = data_V_129_phi_reg_1343;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_129_phi_phi_fu_1347_p4 = {{layer16_out_dout[295:288]}};
    end else begin
        ap_phi_mux_data_V_129_phi_phi_fu_1347_p4 = ap_phi_reg_pp0_iter1_data_V_129_phi_reg_1343;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_130_phi_phi_fu_1335_p4 = data_V_130_phi_reg_1331;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_130_phi_phi_fu_1335_p4 = {{layer16_out_dout[303:296]}};
    end else begin
        ap_phi_mux_data_V_130_phi_phi_fu_1335_p4 = ap_phi_reg_pp0_iter1_data_V_130_phi_reg_1331;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_131_phi_phi_fu_1323_p4 = data_V_131_phi_reg_1319;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_131_phi_phi_fu_1323_p4 = {{layer16_out_dout[311:304]}};
    end else begin
        ap_phi_mux_data_V_131_phi_phi_fu_1323_p4 = ap_phi_reg_pp0_iter1_data_V_131_phi_reg_1319;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_132_phi_phi_fu_1311_p4 = data_V_132_phi_reg_1307;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_132_phi_phi_fu_1311_p4 = {{layer16_out_dout[319:312]}};
    end else begin
        ap_phi_mux_data_V_132_phi_phi_fu_1311_p4 = ap_phi_reg_pp0_iter1_data_V_132_phi_reg_1307;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_133_phi_phi_fu_1299_p4 = data_V_133_phi_reg_1295;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_133_phi_phi_fu_1299_p4 = {{layer16_out_dout[327:320]}};
    end else begin
        ap_phi_mux_data_V_133_phi_phi_fu_1299_p4 = ap_phi_reg_pp0_iter1_data_V_133_phi_reg_1295;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_134_phi_phi_fu_1287_p4 = data_V_134_phi_reg_1283;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_134_phi_phi_fu_1287_p4 = {{layer16_out_dout[335:328]}};
    end else begin
        ap_phi_mux_data_V_134_phi_phi_fu_1287_p4 = ap_phi_reg_pp0_iter1_data_V_134_phi_reg_1283;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_135_phi_phi_fu_1275_p4 = data_V_135_phi_reg_1271;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_135_phi_phi_fu_1275_p4 = {{layer16_out_dout[343:336]}};
    end else begin
        ap_phi_mux_data_V_135_phi_phi_fu_1275_p4 = ap_phi_reg_pp0_iter1_data_V_135_phi_reg_1271;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_136_phi_phi_fu_1263_p4 = data_V_136_phi_reg_1259;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_136_phi_phi_fu_1263_p4 = {{layer16_out_dout[351:344]}};
    end else begin
        ap_phi_mux_data_V_136_phi_phi_fu_1263_p4 = ap_phi_reg_pp0_iter1_data_V_136_phi_reg_1259;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_137_phi_phi_fu_1251_p4 = data_V_137_phi_reg_1247;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_137_phi_phi_fu_1251_p4 = {{layer16_out_dout[359:352]}};
    end else begin
        ap_phi_mux_data_V_137_phi_phi_fu_1251_p4 = ap_phi_reg_pp0_iter1_data_V_137_phi_reg_1247;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_138_phi_phi_fu_1239_p4 = data_V_138_phi_reg_1235;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_138_phi_phi_fu_1239_p4 = {{layer16_out_dout[367:360]}};
    end else begin
        ap_phi_mux_data_V_138_phi_phi_fu_1239_p4 = ap_phi_reg_pp0_iter1_data_V_138_phi_reg_1235;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_139_phi_phi_fu_1227_p4 = data_V_139_phi_reg_1223;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_139_phi_phi_fu_1227_p4 = {{layer16_out_dout[375:368]}};
    end else begin
        ap_phi_mux_data_V_139_phi_phi_fu_1227_p4 = ap_phi_reg_pp0_iter1_data_V_139_phi_reg_1223;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_140_phi_phi_fu_1215_p4 = data_V_140_phi_reg_1211;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_140_phi_phi_fu_1215_p4 = {{layer16_out_dout[383:376]}};
    end else begin
        ap_phi_mux_data_V_140_phi_phi_fu_1215_p4 = ap_phi_reg_pp0_iter1_data_V_140_phi_reg_1211;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_141_phi_phi_fu_1203_p4 = data_V_141_phi_reg_1199;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_141_phi_phi_fu_1203_p4 = {{layer16_out_dout[391:384]}};
    end else begin
        ap_phi_mux_data_V_141_phi_phi_fu_1203_p4 = ap_phi_reg_pp0_iter1_data_V_141_phi_reg_1199;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_142_phi_phi_fu_1191_p4 = data_V_142_phi_reg_1187;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_142_phi_phi_fu_1191_p4 = {{layer16_out_dout[399:392]}};
    end else begin
        ap_phi_mux_data_V_142_phi_phi_fu_1191_p4 = ap_phi_reg_pp0_iter1_data_V_142_phi_reg_1187;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_143_phi_phi_fu_1767_p4 = data_V_143_phi_reg_1763;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_143_phi_phi_fu_1767_p4 = {{layer16_out_dout[15:8]}};
    end else begin
        ap_phi_mux_data_V_143_phi_phi_fu_1767_p4 = ap_phi_reg_pp0_iter1_data_V_143_phi_reg_1763;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_144_phi_phi_fu_1779_p4 = data_V_144_phi_reg_1775;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_144_phi_phi_fu_1779_p4 = {{layer16_out_dout[415:408]}};
    end else begin
        ap_phi_mux_data_V_144_phi_phi_fu_1779_p4 = ap_phi_reg_pp0_iter1_data_V_144_phi_reg_1775;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_145_phi_phi_fu_1791_p4 = data_V_145_phi_reg_1787;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_145_phi_phi_fu_1791_p4 = {{layer16_out_dout[407:400]}};
    end else begin
        ap_phi_mux_data_V_145_phi_phi_fu_1791_p4 = ap_phi_reg_pp0_iter1_data_V_145_phi_reg_1787;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_95_phi_phi_fu_1755_p4 = data_V_95_phi_reg_1751;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_95_phi_phi_fu_1755_p4 = {{layer16_out_dout[23:16]}};
    end else begin
        ap_phi_mux_data_V_95_phi_phi_fu_1755_p4 = ap_phi_reg_pp0_iter1_data_V_95_phi_reg_1751;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_96_phi_phi_fu_1743_p4 = data_V_96_phi_reg_1739;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_96_phi_phi_fu_1743_p4 = {{layer16_out_dout[31:24]}};
    end else begin
        ap_phi_mux_data_V_96_phi_phi_fu_1743_p4 = ap_phi_reg_pp0_iter1_data_V_96_phi_reg_1739;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_97_phi_phi_fu_1731_p4 = data_V_97_phi_reg_1727;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_97_phi_phi_fu_1731_p4 = {{layer16_out_dout[39:32]}};
    end else begin
        ap_phi_mux_data_V_97_phi_phi_fu_1731_p4 = ap_phi_reg_pp0_iter1_data_V_97_phi_reg_1727;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_98_phi_phi_fu_1719_p4 = data_V_98_phi_reg_1715;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_98_phi_phi_fu_1719_p4 = {{layer16_out_dout[47:40]}};
    end else begin
        ap_phi_mux_data_V_98_phi_phi_fu_1719_p4 = ap_phi_reg_pp0_iter1_data_V_98_phi_reg_1715;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_data_V_99_phi_phi_fu_1707_p4 = data_V_99_phi_reg_1703;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_data_V_99_phi_phi_fu_1707_p4 = {{layer16_out_dout[55:48]}};
    end else begin
        ap_phi_mux_data_V_99_phi_phi_fu_1707_p4 = ap_phi_reg_pp0_iter1_data_V_99_phi_reg_1703;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln42_reg_3027_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_432_p6 = 1'd1;
        end else if ((icmp_ln42_reg_3027_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_432_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_432_p6 = do_init_reg_428;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_432_p6 = do_init_reg_428;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_136)) begin
        if ((icmp_ln42_reg_3027 == 1'd1)) begin
            ap_phi_mux_in_index57_phi_fu_448_p6 = 5'd0;
        end else if ((icmp_ln42_reg_3027 == 1'd0)) begin
            ap_phi_mux_in_index57_phi_fu_448_p6 = in_index_reg_3022;
        end else begin
            ap_phi_mux_in_index57_phi_fu_448_p6 = in_index57_reg_444;
        end
    end else begin
        ap_phi_mux_in_index57_phi_fu_448_p6 = in_index57_reg_444;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd0)) begin
        ap_phi_mux_p_phi_phi_fu_1803_p4 = p_phi_reg_1799;
    end else if ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1)) begin
        ap_phi_mux_p_phi_phi_fu_1803_p4 = data_V_fu_2017_p1;
    end else begin
        ap_phi_mux_p_phi_phi_fu_1803_p4 = ap_phi_reg_pp0_iter1_p_phi_reg_1799;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln42_reg_3027_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_res_V66_phi_fu_1815_p6 = 8'd0;
        end else if ((icmp_ln42_reg_3027_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_res_V66_phi_fu_1815_p6 = res_V_reg_3091;
        end else begin
            ap_phi_mux_res_V66_phi_fu_1815_p6 = res_V66_reg_1811;
        end
    end else begin
        ap_phi_mux_res_V66_phi_fu_1815_p6 = res_V66_reg_1811;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln42_reg_3027_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_res_V_5264_phi_fu_1829_p6 = 8'd0;
        end else if ((icmp_ln42_reg_3027_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_res_V_5264_phi_fu_1829_p6 = res_V_52_reg_3096;
        end else begin
            ap_phi_mux_res_V_5264_phi_fu_1829_p6 = res_V_5264_reg_1825;
        end
    end else begin
        ap_phi_mux_res_V_5264_phi_fu_1829_p6 = res_V_5264_reg_1825;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln42_reg_3027_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_res_V_5362_phi_fu_1843_p6 = 8'd0;
        end else if ((icmp_ln42_reg_3027_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_res_V_5362_phi_fu_1843_p6 = res_V_53_reg_3101;
        end else begin
            ap_phi_mux_res_V_5362_phi_fu_1843_p6 = res_V_5362_reg_1839;
        end
    end else begin
        ap_phi_mux_res_V_5362_phi_fu_1843_p6 = res_V_5362_reg_1839;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln42_reg_3027_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_res_V_5460_phi_fu_1857_p6 = 8'd0;
        end else if ((icmp_ln42_reg_3027_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_res_V_5460_phi_fu_1857_p6 = res_V_54_reg_3106;
        end else begin
            ap_phi_mux_res_V_5460_phi_fu_1857_p6 = res_V_5460_reg_1853;
        end
    end else begin
        ap_phi_mux_res_V_5460_phi_fu_1857_p6 = res_V_5460_reg_1853;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln42_reg_3027_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_res_V_5558_phi_fu_1871_p6 = 8'd242;
        end else if ((icmp_ln42_reg_3027_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_res_V_5558_phi_fu_1871_p6 = res_V_55_reg_3111;
        end else begin
            ap_phi_mux_res_V_5558_phi_fu_1871_p6 = res_V_5558_reg_1867;
        end
    end else begin
        ap_phi_mux_res_V_5558_phi_fu_1871_p6 = res_V_5558_reg_1867;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln42_fu_2011_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer16_out_blk_n = layer16_out_empty_n;
    end else begin
        layer16_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer16_out_read = 1'b1;
    end else begin
        layer16_out_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln42_reg_3027_pp0_iter2_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln42_reg_3027_pp0_iter1_reg == 1'd1)))) begin
        layer17_out_TDATA_blk_n = layer17_out_TREADY_int_regslice;
    end else begin
        layer17_out_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln42_reg_3027_pp0_iter1_reg == 1'd1))) begin
        layer17_out_TVALID_int_regslice = 1'b1;
    end else begin
        layer17_out_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w17_V_ce0 = 1'b1;
    end else begin
        w17_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w17_V_ce1 = 1'b1;
    end else begin
        w17_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w17_V_ce2 = 1'b1;
    end else begin
        w17_V_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w17_V_ce3 = 1'b1;
    end else begin
        w17_V_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w17_V_ce4 = 1'b1;
    end else begin
        w17_V_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w17_V_ce5 = 1'b1;
    end else begin
        w17_V_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w17_V_ce6 = 1'b1;
    end else begin
        w17_V_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w17_V_ce7 = 1'b1;
    end else begin
        w17_V_ce7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w17_V_ce8 = 1'b1;
    end else begin
        w17_V_ce8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w17_V_ce9 = 1'b1;
    end else begin
        w17_V_ce9 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln813_68_fu_2793_p2 = (trunc_ln818_66_fu_2783_p4 + trunc_ln818_65_fu_2764_p4);

assign add_ln813_70_fu_2843_p2 = (trunc_ln818_68_fu_2833_p4 + trunc_ln818_67_fu_2814_p4);

assign add_ln813_72_fu_2893_p2 = (trunc_ln818_70_fu_2883_p4 + trunc_ln818_69_fu_2864_p4);

assign add_ln813_74_fu_2943_p2 = (trunc_ln818_72_fu_2933_p4 + trunc_ln818_71_fu_2914_p4);

assign add_ln813_fu_2743_p2 = (trunc_ln818_s_fu_2733_p4 + trunc_ln_fu_2711_p4);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter3 == 1'b1) & ((regslice_both_layer17_out_U_apdone_blk == 1'b1) | ((icmp_ln42_reg_3027_pp0_iter2_reg == 1'd1) & (layer17_out_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln42_reg_3027_pp0_iter1_reg == 1'd1) & (layer17_out_TREADY_int_regslice == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1) & (layer16_out_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter3 == 1'b1) & ((regslice_both_layer17_out_U_apdone_blk == 1'b1) | (1'b1 == ap_block_state5_io) | ((icmp_ln42_reg_3027_pp0_iter2_reg == 1'd1) & (layer17_out_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b1 == ap_block_state4_io) | ((icmp_ln42_reg_3027_pp0_iter1_reg == 1'd1) & (layer17_out_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1) & (layer16_out_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter3 == 1'b1) & ((regslice_both_layer17_out_U_apdone_blk == 1'b1) | (1'b1 == ap_block_state5_io) | ((icmp_ln42_reg_3027_pp0_iter2_reg == 1'd1) & (layer17_out_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b1 == ap_block_state4_io) | ((icmp_ln42_reg_3027_pp0_iter1_reg == 1'd1) & (layer17_out_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1) & (layer16_out_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((ap_phi_mux_do_init_phi_fu_432_p6 == 1'd1) & (layer16_out_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_io = ((icmp_ln42_reg_3027_pp0_iter1_reg == 1'd1) & (layer17_out_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter2 = ((icmp_ln42_reg_3027_pp0_iter1_reg == 1'd1) & (layer17_out_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state5_io = ((icmp_ln42_reg_3027_pp0_iter2_reg == 1'd1) & (layer17_out_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter3 = ((regslice_both_layer17_out_U_apdone_blk == 1'b1) | ((icmp_ln42_reg_3027_pp0_iter2_reg == 1'd1) & (layer17_out_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_condition_136 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_394 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter1_data_V_100_phi_reg_1691 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_101_phi_reg_1679 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_102_phi_reg_1667 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_103_phi_reg_1655 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_104_phi_reg_1643 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_105_phi_reg_1631 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_106_phi_reg_1619 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_107_phi_reg_1607 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_108_phi_reg_1595 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_109_phi_reg_1583 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_110_phi_reg_1571 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_111_phi_reg_1559 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_112_phi_reg_1547 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_113_phi_reg_1535 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_114_phi_reg_1523 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_115_phi_reg_1511 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_116_phi_reg_1499 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_117_phi_reg_1487 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_118_phi_reg_1475 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_119_phi_reg_1463 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_120_phi_reg_1451 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_121_phi_reg_1439 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_122_phi_reg_1427 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_123_phi_reg_1415 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_124_phi_reg_1403 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_125_phi_reg_1391 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_126_phi_reg_1379 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_127_phi_reg_1367 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_128_phi_reg_1355 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_129_phi_reg_1343 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_130_phi_reg_1331 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_131_phi_reg_1319 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_132_phi_reg_1307 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_133_phi_reg_1295 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_134_phi_reg_1283 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_135_phi_reg_1271 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_136_phi_reg_1259 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_137_phi_reg_1247 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_138_phi_reg_1235 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_139_phi_reg_1223 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_140_phi_reg_1211 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_141_phi_reg_1199 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_142_phi_reg_1187 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_143_phi_reg_1763 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_144_phi_reg_1775 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_145_phi_reg_1787 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_95_phi_reg_1751 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_96_phi_reg_1739 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_97_phi_reg_1727 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_98_phi_reg_1715 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_99_phi_reg_1703 = 'bx;

assign ap_phi_reg_pp0_iter1_p_phi_reg_1799 = 'bx;

assign data_V_fu_2017_p1 = layer16_out_dout[7:0];

assign empty_105_fu_1902_p2 = (zext_ln42_14_fu_1898_p1 + 6'd26);

assign empty_106_fu_1913_p2 = (zext_ln42_13_fu_1894_p1 + 7'd52);

assign empty_107_fu_1924_p2 = ($signed(zext_ln42_13_fu_1894_p1) + $signed(7'd78));

assign empty_108_fu_1935_p2 = (zext_ln42_12_fu_1890_p1 + 8'd104);

assign empty_109_fu_1946_p2 = ($signed(zext_ln42_12_fu_1890_p1) + $signed(8'd130));

assign empty_110_fu_1957_p2 = ($signed(zext_ln42_12_fu_1890_p1) + $signed(8'd156));

assign empty_111_fu_1968_p2 = ($signed(zext_ln42_12_fu_1890_p1) + $signed(8'd182));

assign empty_112_fu_1979_p2 = ($signed(zext_ln42_13_fu_1894_p1) + $signed(7'd80));

assign empty_113_fu_1994_p2 = (zext_ln42_11_fu_1886_p1 + 9'd234);

assign icmp_ln42_fu_2011_p2 = ((ap_phi_mux_in_index57_phi_fu_448_p6 == 5'd25) ? 1'b1 : 1'b0);

assign in_index_fu_2005_p2 = (ap_phi_mux_in_index57_phi_fu_448_p6 + 5'd1);

assign layer17_out_TDATA_int_regslice = {{{{{res_V_55_fu_2949_p2}, {res_V_54_fu_2899_p2}}, {res_V_53_fu_2849_p2}}, {res_V_52_fu_2799_p2}}, {res_V_fu_2749_p2}};

assign layer17_out_TVALID = regslice_both_layer17_out_U_vld_out;

assign mul_ln1270_52_fu_2727_p0 = zext_ln1273_1_fu_2724_p1;

assign mul_ln1270_53_fu_2758_p0 = zext_ln1273_fu_2702_p1;

assign mul_ln1270_54_fu_2777_p0 = zext_ln1273_1_fu_2724_p1;

assign mul_ln1270_55_fu_2808_p0 = zext_ln1273_fu_2702_p1;

assign mul_ln1270_56_fu_2827_p0 = zext_ln1273_1_fu_2724_p1;

assign mul_ln1270_57_fu_2858_p0 = zext_ln1273_fu_2702_p1;

assign mul_ln1270_58_fu_2877_p0 = zext_ln1273_1_fu_2724_p1;

assign mul_ln1270_59_fu_2908_p0 = zext_ln1273_fu_2702_p1;

assign mul_ln1270_60_fu_2927_p0 = zext_ln1273_1_fu_2724_p1;

assign mul_ln1270_fu_2705_p0 = zext_ln1273_fu_2702_p1;

assign p_cast55_fu_1908_p1 = empty_105_fu_1902_p2;

assign p_cast56_fu_1919_p1 = empty_106_fu_1913_p2;

assign p_cast57_fu_1930_p1 = empty_107_fu_1924_p2;

assign p_cast58_fu_1941_p1 = empty_108_fu_1935_p2;

assign p_cast59_fu_1952_p1 = empty_109_fu_1946_p2;

assign p_cast60_fu_1963_p1 = empty_110_fu_1957_p2;

assign p_cast61_fu_1974_p1 = empty_111_fu_1968_p2;

assign p_cast62_cast_cast_cast_cast_cast_fu_1989_p1 = $unsigned(p_cast62_cast_cast_cast_cast_fu_1985_p1);

assign p_cast62_cast_cast_cast_cast_fu_1985_p1 = $signed(empty_112_fu_1979_p2);

assign p_cast63_fu_2000_p1 = empty_113_fu_1994_p2;

assign res_V_52_fu_2799_p2 = (ap_phi_mux_res_V_5264_phi_fu_1829_p6 + add_ln813_68_fu_2793_p2);

assign res_V_53_fu_2849_p2 = (ap_phi_mux_res_V_5362_phi_fu_1843_p6 + add_ln813_70_fu_2843_p2);

assign res_V_54_fu_2899_p2 = (ap_phi_mux_res_V_5460_phi_fu_1857_p6 + add_ln813_72_fu_2893_p2);

assign res_V_55_fu_2949_p2 = (ap_phi_mux_res_V_5558_phi_fu_1871_p6 + add_ln813_74_fu_2943_p2);

assign res_V_fu_2749_p2 = (ap_phi_mux_res_V66_phi_fu_1815_p6 + add_ln813_fu_2743_p2);

assign trunc_ln818_65_fu_2764_p4 = {{mul_ln1270_53_fu_2758_p2[12:5]}};

assign trunc_ln818_66_fu_2783_p4 = {{mul_ln1270_54_fu_2777_p2[12:5]}};

assign trunc_ln818_67_fu_2814_p4 = {{mul_ln1270_55_fu_2808_p2[12:5]}};

assign trunc_ln818_68_fu_2833_p4 = {{mul_ln1270_56_fu_2827_p2[12:5]}};

assign trunc_ln818_69_fu_2864_p4 = {{mul_ln1270_57_fu_2858_p2[12:5]}};

assign trunc_ln818_70_fu_2883_p4 = {{mul_ln1270_58_fu_2877_p2[12:5]}};

assign trunc_ln818_71_fu_2914_p4 = {{mul_ln1270_59_fu_2908_p2[12:5]}};

assign trunc_ln818_72_fu_2933_p4 = {{mul_ln1270_60_fu_2927_p2[12:5]}};

assign trunc_ln818_s_fu_2733_p4 = {{mul_ln1270_52_fu_2727_p2[12:5]}};

assign trunc_ln_fu_2711_p4 = {{mul_ln1270_fu_2705_p2[12:5]}};

assign w17_V_address0 = p_cast63_fu_2000_p1;

assign w17_V_address1 = p_cast62_cast_cast_cast_cast_cast_fu_1989_p1;

assign w17_V_address2 = p_cast61_fu_1974_p1;

assign w17_V_address3 = p_cast60_fu_1963_p1;

assign w17_V_address4 = p_cast59_fu_1952_p1;

assign w17_V_address5 = p_cast58_fu_1941_p1;

assign w17_V_address6 = p_cast57_fu_1930_p1;

assign w17_V_address7 = p_cast56_fu_1919_p1;

assign w17_V_address8 = p_cast55_fu_1908_p1;

assign w17_V_address9 = zext_ln42_fu_1881_p1;

assign zext_ln1273_1_fu_2724_p1 = a_V_1_reg_3041;

assign zext_ln1273_fu_2702_p1 = a_V_reg_3031;

assign zext_ln42_11_fu_1886_p1 = ap_phi_mux_in_index57_phi_fu_448_p6;

assign zext_ln42_12_fu_1890_p1 = ap_phi_mux_in_index57_phi_fu_448_p6;

assign zext_ln42_13_fu_1894_p1 = ap_phi_mux_in_index57_phi_fu_448_p6;

assign zext_ln42_14_fu_1898_p1 = ap_phi_mux_in_index57_phi_fu_448_p6;

assign zext_ln42_fu_1881_p1 = ap_phi_mux_in_index57_phi_fu_448_p6;

endmodule //myproject_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_s
