-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity krnl_lstm_readVec2Stream_float_4u_141_W_hf_53_rom is 
    generic(
             DWIDTH     : integer := 32; 
             AWIDTH     : integer := 6; 
             MEM_SIZE    : integer := 64
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of krnl_lstm_readVec2Stream_float_4u_141_W_hf_53_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "10111101011111100001100101001000", 
    1 => "10111101100100001000011011111000", 
    2 => "10111101100101111110000110010000", 
    3 => "10111101100100110110000110101001", 
    4 => "10111101011101011000110100101110", 
    5 => "10111101101000111001001011010110", 
    6 => "10111101000101100000001101110110", 
    7 => "10111101100010011110100010010100", 
    8 => "10111101011011011011101001010110", 
    9 => "10111101100100000011011010110001", 
    10 => "10111101100010011000110011110000", 
    11 => "10111101011101100111101010101100", 
    12 => "10111101100110001100101100101010", 
    13 => "10111101001110010010001101001010", 
    14 => "10111101100001000001011001010111", 
    15 => "10111101001111100101010011101010", 
    16 => "10111101010111000111110000101001", 
    17 => "10111101100000110101001110001110", 
    18 => "10111101011010100111001001100010", 
    19 => "10111101100001101011111001010110", 
    20 => "10111101011001010011111011011001", 
    21 => "10111101100100001100010011110101", 
    22 => "10111101101100010001110010000100", 
    23 => "10111100111010111100101000100010", 
    24 => "10111101011011110100100010011001", 
    25 => "10111101100011010101010101110010", 
    26 => "10111101100010011010011110100101", 
    27 => "10111101100000010110001100001010", 
    28 => "10111101100010000010111011111010", 
    29 => "00111101011001101101011000011101", 
    30 => "10111101100000110000111100100101", 
    31 => "10111101100000100011101001011010", 
    32 => "10111101001010111111101010000010", 
    33 => "10111101100001100001001011101101", 
    34 => "10111101100011100110111000100110", 
    35 => "10111101100010110110100111010000", 
    36 => "10111100100111101101110010111111", 
    37 => "10111101100001010001010000100101", 
    38 => "10111101100001000010000110000000", 
    39 => "00111100001000000111111010011011", 
    40 => "10111101001010010100100111101110", 
    41 => "10111101100001001101100101110111", 
    42 => "10111101011101011010110000010010", 
    43 => "10111101100011101111010111100101", 
    44 => "10111101100001011110101011101100", 
    45 => "10111101011010000101010010001011", 
    46 => "10111101100011110110100000011100", 
    47 => "10111101100101111001110000011010", 
    48 => "10111101011111010100110100010111", 
    49 => "10111101100010011111111011000111", 
    50 => "10111100111011100001010111001111", 
    51 => "10111101011001100010111010011110", 
    52 => "10111101100001001111011001100101", 
    53 => "10111101100011110101010100101011", 
    54 => "10111101011000101100110001100111", 
    55 => "10111101100000111001010001110011", 
    56 => "10111101100000111111101111011011", 
    57 => "10111101100010111000001100111001", 
    58 => "10111101011101010110100010001001", 
    59 => "10111101000100101101010000100110", 
    60 => "10111101011110111011010011000001", 
    61 => "10111101100010000111010101010100", 
    62 => "10111101011100101101000010100101", 
    63 => "10111101100001100001101000100110" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity krnl_lstm_readVec2Stream_float_4u_141_W_hf_53 is
    generic (
        DataWidth : INTEGER := 32;
        AddressRange : INTEGER := 64;
        AddressWidth : INTEGER := 6);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of krnl_lstm_readVec2Stream_float_4u_141_W_hf_53 is
    component krnl_lstm_readVec2Stream_float_4u_141_W_hf_53_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    krnl_lstm_readVec2Stream_float_4u_141_W_hf_53_rom_U :  component krnl_lstm_readVec2Stream_float_4u_141_W_hf_53_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


