// THIS FILE IS AUTOGENERATED BY wb_intercon_gen
// ANY MANUAL CHANGES WILL BE LOST
`default_nettype none
module wb_intercon
   (input  wire        wb_clk_i,
    input  wire        wb_rst_i,
    input  wire [31:0] wb_ibus_adr_i,
    input  wire [31:0] wb_ibus_dat_i,
    input  wire  [3:0] wb_ibus_sel_i,
    input  wire        wb_ibus_we_i,
    input  wire        wb_ibus_cyc_i,
    input  wire        wb_ibus_stb_i,
    input  wire  [2:0] wb_ibus_cti_i,
    input  wire  [1:0] wb_ibus_bte_i,
    output wire [31:0] wb_ibus_rdt_o,
    output wire        wb_ibus_ack_o,
    output wire        wb_ibus_err_o,
    output wire        wb_ibus_rty_o,
    input  wire [31:0] wb_dbus_adr_i,
    input  wire [31:0] wb_dbus_dat_i,
    input  wire  [3:0] wb_dbus_sel_i,
    input  wire        wb_dbus_we_i,
    input  wire        wb_dbus_cyc_i,
    input  wire        wb_dbus_stb_i,
    input  wire  [2:0] wb_dbus_cti_i,
    input  wire  [1:0] wb_dbus_bte_i,
    output wire [31:0] wb_dbus_rdt_o,
    output wire        wb_dbus_ack_o,
    output wire        wb_dbus_err_o,
    output wire        wb_dbus_rty_o,
    output wire [31:0] wb_rom_adr_o,
    output wire [31:0] wb_rom_dat_o,
    output wire  [3:0] wb_rom_sel_o,
    output wire        wb_rom_we_o,
    output wire        wb_rom_cyc_o,
    output wire        wb_rom_stb_o,
    output wire  [2:0] wb_rom_cti_o,
    output wire  [1:0] wb_rom_bte_o,
    input  wire [31:0] wb_rom_rdt_i,
    input  wire        wb_rom_ack_i,
    input  wire        wb_rom_err_i,
    input  wire        wb_rom_rty_i,
    output wire [31:0] wb_ram_adr_o,
    output wire [31:0] wb_ram_dat_o,
    output wire  [3:0] wb_ram_sel_o,
    output wire        wb_ram_we_o,
    output wire        wb_ram_cyc_o,
    output wire        wb_ram_stb_o,
    output wire  [2:0] wb_ram_cti_o,
    output wire  [1:0] wb_ram_bte_o,
    input  wire [31:0] wb_ram_rdt_i,
    input  wire        wb_ram_ack_i,
    input  wire        wb_ram_err_i,
    input  wire        wb_ram_rty_i,
    output wire [31:0] wb_gpio_adr_o,
    output wire [31:0] wb_gpio_dat_o,
    output wire  [3:0] wb_gpio_sel_o,
    output wire        wb_gpio_we_o,
    output wire        wb_gpio_cyc_o,
    output wire        wb_gpio_stb_o,
    output wire  [2:0] wb_gpio_cti_o,
    output wire  [1:0] wb_gpio_bte_o,
    input  wire [31:0] wb_gpio_rdt_i,
    input  wire        wb_gpio_ack_i,
    input  wire        wb_gpio_err_i,
    input  wire        wb_gpio_rty_i,
    output wire [31:0] wb_uart_adr_o,
    output wire [31:0] wb_uart_dat_o,
    output wire  [3:0] wb_uart_sel_o,
    output wire        wb_uart_we_o,
    output wire        wb_uart_cyc_o,
    output wire        wb_uart_stb_o,
    output wire  [2:0] wb_uart_cti_o,
    output wire  [1:0] wb_uart_bte_o,
    input  wire [31:0] wb_uart_rdt_i,
    input  wire        wb_uart_ack_i,
    input  wire        wb_uart_err_i,
    input  wire        wb_uart_rty_i);

wb_mux
  #(.num_slaves (1),
    .MATCH_ADDR ({32'h00000000}),
    .MATCH_MASK ({32'hffffe000}))
 wb_mux_ibus
   (.wb_clk_i  (wb_clk_i),
    .wb_rst_i  (wb_rst_i),
    .wbm_adr_i (wb_ibus_adr_i),
    .wbm_dat_i (wb_ibus_dat_i),
    .wbm_sel_i (wb_ibus_sel_i),
    .wbm_we_i  (wb_ibus_we_i),
    .wbm_cyc_i (wb_ibus_cyc_i),
    .wbm_stb_i (wb_ibus_stb_i),
    .wbm_cti_i (wb_ibus_cti_i),
    .wbm_bte_i (wb_ibus_bte_i),
    .wbm_dat_o (wb_ibus_rdt_o),
    .wbm_ack_o (wb_ibus_ack_o),
    .wbm_err_o (wb_ibus_err_o),
    .wbm_rty_o (wb_ibus_rty_o),
    .wbs_adr_o ({wb_rom_adr_o}),
    .wbs_dat_o ({wb_rom_dat_o}),
    .wbs_sel_o ({wb_rom_sel_o}),
    .wbs_we_o  ({wb_rom_we_o}),
    .wbs_cyc_o ({wb_rom_cyc_o}),
    .wbs_stb_o ({wb_rom_stb_o}),
    .wbs_cti_o ({wb_rom_cti_o}),
    .wbs_bte_o ({wb_rom_bte_o}),
    .wbs_dat_i ({wb_rom_rdt_i}),
    .wbs_ack_i ({wb_rom_ack_i}),
    .wbs_err_i ({wb_rom_err_i}),
    .wbs_rty_i ({wb_rom_rty_i}));

wb_mux
  #(.num_slaves (3),
    .MATCH_ADDR ({32'h80000000, 32'h80004000, 32'h80005000}),
    .MATCH_MASK ({32'hffffe000, 32'hffffffc0, 32'hfffff000}))
 wb_mux_dbus
   (.wb_clk_i  (wb_clk_i),
    .wb_rst_i  (wb_rst_i),
    .wbm_adr_i (wb_dbus_adr_i),
    .wbm_dat_i (wb_dbus_dat_i),
    .wbm_sel_i (wb_dbus_sel_i),
    .wbm_we_i  (wb_dbus_we_i),
    .wbm_cyc_i (wb_dbus_cyc_i),
    .wbm_stb_i (wb_dbus_stb_i),
    .wbm_cti_i (wb_dbus_cti_i),
    .wbm_bte_i (wb_dbus_bte_i),
    .wbm_dat_o (wb_dbus_rdt_o),
    .wbm_ack_o (wb_dbus_ack_o),
    .wbm_err_o (wb_dbus_err_o),
    .wbm_rty_o (wb_dbus_rty_o),
    .wbs_adr_o ({wb_ram_adr_o, wb_gpio_adr_o, wb_uart_adr_o}),
    .wbs_dat_o ({wb_ram_dat_o, wb_gpio_dat_o, wb_uart_dat_o}),
    .wbs_sel_o ({wb_ram_sel_o, wb_gpio_sel_o, wb_uart_sel_o}),
    .wbs_we_o  ({wb_ram_we_o, wb_gpio_we_o, wb_uart_we_o}),
    .wbs_cyc_o ({wb_ram_cyc_o, wb_gpio_cyc_o, wb_uart_cyc_o}),
    .wbs_stb_o ({wb_ram_stb_o, wb_gpio_stb_o, wb_uart_stb_o}),
    .wbs_cti_o ({wb_ram_cti_o, wb_gpio_cti_o, wb_uart_cti_o}),
    .wbs_bte_o ({wb_ram_bte_o, wb_gpio_bte_o, wb_uart_bte_o}),
    .wbs_dat_i ({wb_ram_rdt_i, wb_gpio_rdt_i, wb_uart_rdt_i}),
    .wbs_ack_i ({wb_ram_ack_i, wb_gpio_ack_i, wb_uart_ack_i}),
    .wbs_err_i ({wb_ram_err_i, wb_gpio_err_i, wb_uart_err_i}),
    .wbs_rty_i ({wb_ram_rty_i, wb_gpio_rty_i, wb_uart_rty_i}));

endmodule
