[{"id": "1402.0491", "submitter": "Anupam Chattopadhyay", "authors": "Anupam Chattopadhyay, Chander Chandak, Kaushik Chakraborty", "title": "Complexity Analysis of Reversible Logic Synthesis", "comments": "14 pages, 6 figures, 4 tables", "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.ET", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  Reversible logic circuit is a necessary construction for achieving ultra low\npower dissipation as well as for prominent post-CMOS computing technologies\nsuch as Quantum computing. Consequently automatic synthesis of a Boolean\nfunction using elementary reversible logic gates has received significant\nresearch attention in recent times, creating the domain of reversible logic\nsynthesis. In this paper, we study the complexity of reversible logic\nsynthesis. The problem is separately studied for bounded-ancilla and\nancilla-free optimal synthesis approaches. The computational complexity for\nboth cases are linked to known/presumed hard problems. Finally, experiments are\nperformed with a shortest-path based reversible logic synthesis approach and a\n(0-1) ILP-based formulation.\n", "versions": [{"version": "v1", "created": "Mon, 3 Feb 2014 20:49:22 GMT"}, {"version": "v2", "created": "Fri, 9 May 2014 09:48:26 GMT"}, {"version": "v3", "created": "Tue, 24 Jun 2014 15:07:31 GMT"}], "update_date": "2014-06-25", "authors_parsed": [["Chattopadhyay", "Anupam", ""], ["Chandak", "Chander", ""], ["Chakraborty", "Kaushik", ""]]}, {"id": "1402.2230", "submitter": "Nikhita Tripathi Ms.", "authors": "Nikhita Tripathi, Nikhil Saxena, Sonal Soni", "title": "Design of an Amplifier through Second Generation Current Conveyor", "comments": "6 pages", "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.ET", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  This paper describes the architecture of first and second generation current\nconveyor (CCI and CCII respectively) and designing an amplifier using second\ngeneration current conveyor. The designed amplifier through CCII+ can be used\nin various analog computation circuits and is superior in performance than the\nclassical opamp. It provides better gain with higher accuracy.\n", "versions": [{"version": "v1", "created": "Mon, 10 Feb 2014 18:21:26 GMT"}], "update_date": "2014-02-11", "authors_parsed": [["Tripathi", "Nikhita", ""], ["Saxena", "Nikhil", ""], ["Soni", "Sonal", ""]]}, {"id": "1402.2648", "submitter": "Deliang Fan Deliang Fan", "authors": "Deliang Fan, Mrigank Sharad, Kaushik Roy", "title": "Design and Synthesis of Ultra Low Energy Spin-Memristor Threshold Logic", "comments": "this paper is submitted to IEEE Transactions on Nanotechnology. It is\n  currently under review", "journal-ref": "IEEE Transactions on Nanotechnology, Volume:13, Issue: 3, 2014", "doi": "10.1109/TNANO.2014.2312177", "report-no": null, "categories": "cs.ET cond-mat.mes-hall", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  A threshold logic gate (TLG) performs weighted sum of multiple inputs and\ncompares the sum with a threshold. We propose Spin-Memeristor Threshold Logic\n(SMTL) gates, which employ memristive cross-bar array (MCA) to perform\ncurrent-mode summation of binary inputs, whereas, the low-voltage\nfast-switching spintronic threshold devices (STD) carry out the threshold\noperation in an energy efficient manner. Field programmable SMTL gate arrays\ncan operate at a small terminal voltage of ~50mV, resulting in ultra-low power\nconsumption in gates as well as programmable interconnect networks. We evaluate\nthe performance of SMTL using threshold logic synthesis. Results for common\nbenchmarks show that SMTL based programmable logic hardware can be more than\n100x energy efficient than state of the art CMOS FPGA.\n", "versions": [{"version": "v1", "created": "Mon, 10 Feb 2014 19:59:29 GMT"}], "update_date": "2014-11-11", "authors_parsed": [["Fan", "Deliang", ""], ["Sharad", "Mrigank", ""], ["Roy", "Kaushik", ""]]}, {"id": "1402.2902", "submitter": "Deliang Fan Deliang Fan", "authors": "Deliang Fan, Mrigank Sharad, Abhronil Sengupta, Kaushik Roy", "title": "Hierarchical Temporal Memory Based on Spin-Neurons and Resistive Memory\n  for Energy-Efficient Brain-Inspired Computing", "comments": "this work was submitted to IEEE Transactions on Neural Networks and\n  Learning Systems. It is under review now", "journal-ref": null, "doi": "10.1109/TNNLS.2015.2462731", "report-no": null, "categories": "cs.ET cond-mat.dis-nn", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  Hierarchical temporal memory (HTM) tries to mimic the computing in\ncerebral-neocortex. It identifies spatial and temporal patterns in the input\nfor making inferences. This may require large number of computationally\nexpensive tasks like, dot-product evaluations. Nano-devices that can provide\ndirect mapping for such primitives are of great interest. In this work we show\nthat the computing blocks for HTM can be mapped using low-voltage,\nfast-switching, magneto-metallic spin-neurons combined with emerging resistive\ncross-bar network (RCN). Results show possibility of more than 200x lower\nenergy as compared to 45nm CMOS ASIC design\n", "versions": [{"version": "v1", "created": "Mon, 10 Feb 2014 19:50:32 GMT"}], "update_date": "2016-11-17", "authors_parsed": [["Fan", "Deliang", ""], ["Sharad", "Mrigank", ""], ["Sengupta", "Abhronil", ""], ["Roy", "Kaushik", ""]]}, {"id": "1402.4004", "submitter": "Ella Gale", "authors": "Ella Gale, Ben de Lacy Costello and Andrew Adamatzky", "title": "Design of a Hybrid Robot Control System using Memristor-Model and\n  Ant-Inspired Based Information Transfer Protocols", "comments": "Conference", "journal-ref": "Workshop on Unconventional Approaches to Robotics, Automation and\n  Control (UARACIN), at International Conference on Robotics and Automation\n  (ICRA) 2013, Karlsruhe, Germany, Fr-Ws-09, pgs. 34-36", "doi": null, "report-no": null, "categories": "cs.RO cs.ET cs.SY", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  It is not always possible for a robot to process all the information from its\nsensors in a timely manner and thus quick and yet valid approximations of the\nrobot's situation are needed. Here we design hybrid control for a robot within\nthis limit using algorithms inspired by ant worker placement behaviour and\nbased on memristor-based non-linearity.\n", "versions": [{"version": "v1", "created": "Mon, 17 Feb 2014 14:00:01 GMT"}], "update_date": "2014-02-18", "authors_parsed": [["Gale", "Ella", ""], ["Costello", "Ben de Lacy", ""], ["Adamatzky", "Andrew", ""]]}, {"id": "1402.4007", "submitter": "Ella Gale", "authors": "Ella Gale, Ben de Lacy Costello and Andrew Adamatzky", "title": "Does the D.C. Response of Memristors Allow Robotic Short-Term Memory and\n  a Possible Route to Artificial Time Perception?", "comments": "3 page position paper", "journal-ref": "Workshop on Unconventional Approaches to Robotics, Automation and\n  Control (UARACIN), at International Conference on Robotics and Automation\n  (ICRA) 2013, Karlsruhe, Germany, Fr-Ws-09, pgs. 22-24", "doi": null, "report-no": null, "categories": "cs.RO cs.ET cs.NE", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  Time perception is essential for task switching, and in the mammalian brain\nappears alongside other processes. Memristors are electronic components used as\nsynapses and as models for neurons. The d.c. response of memristors can be\nconsidered as a type of short-term memory. Interactions of the memristor d.c.\nresponse within networks of memristors leads to the emergence of oscillatory\ndynamics and intermittent spike trains, which are similar to neural dynamics.\nBased on this data, the structure of a memristor network control for a robot as\nit undergoes task switching is discussed and it is suggested that these\nemergent network dynamics could improve the performance of role switching and\nlearning in an artificial intelligence and perhaps create artificial time\nperception.\n", "versions": [{"version": "v1", "created": "Mon, 17 Feb 2014 14:08:57 GMT"}], "update_date": "2014-02-18", "authors_parsed": [["Gale", "Ella", ""], ["Costello", "Ben de Lacy", ""], ["Adamatzky", "Andrew", ""]]}, {"id": "1402.4013", "submitter": "Ella Gale", "authors": "Ella Gale, Ben de Lacy Costello, Victor Erokhin and Andrew Adamatzky", "title": "The Short-term Memory (D.C. Response) of the Memristor Demonstrates the\n  Causes of the Memristor Frequency Effect", "comments": "Conference paper, to appear in CASFEST 2014 June, Melbourne", "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.ET cond-mat.mtrl-sci cs.AR physics.chem-ph", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  A memristor is often identified by showing its distinctive pinched hysteresis\ncurve and testing for the effect of frequency. The hysteresis size should\nrelate to frequency and shrink to zero as the frequency approaches infinity.\nAlthough mathematically understood, the material causes for this are not well\nknown. The d.c. response of the memristor is a decaying curve with its own\ntimescale. We show via mathematical reasoning that this decaying curve when\ntransformed to a.c. leads to the frequency effect by considering a descretized\ncurve. We then demonstrate the validity of this approach with experimental data\nfrom two different types of memristors.\n", "versions": [{"version": "v1", "created": "Mon, 17 Feb 2014 14:23:34 GMT"}], "update_date": "2014-02-18", "authors_parsed": [["Gale", "Ella", ""], ["Costello", "Ben de Lacy", ""], ["Erokhin", "Victor", ""], ["Adamatzky", "Andrew", ""]]}, {"id": "1402.4029", "submitter": "Ella Gale", "authors": "Deborah Gater, Attya Iqbal, Jeffrey Davey and Ella Gale", "title": "Connecting Spiking Neurons to a Spiking Memristor Network Changes the\n  Memristor Dynamics", "comments": "Conference paper, 4 pages", "journal-ref": "Proceedings of the International Conference on Electronics,\n  Circuits and Systems (ICECS) 2013, Abu Dhabi, UAE, December 8th-11th,\n  534--537", "doi": null, "report-no": null, "categories": "cs.ET cs.NE physics.bio-ph", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  Memristors have been suggested as neuromorphic computing elements. Spike-time\ndependent plasticity and the Hodgkin-Huxley model of the neuron have both been\nmodelled effectively by memristor theory. The d.c. response of the memristor is\na current spike. Based on these three facts we suggest that memristors are\nwell-placed to interface directly with neurons. In this paper we show that\nconnecting a spiking memristor network to spiking neuronal cells causes a\nchange in the memristor network dynamics by: removing the memristor spikes,\nwhich we show is due to the effects of connection to aqueous medium; causing a\nchange in current decay rate consistent with a change in memristor state;\npresenting more-linear $I-t$ dynamics; and increasing the memristor spiking\nrate, as a consequence of interaction with the spiking neurons. This\ndemonstrates that neurons are capable of communicating directly with\nmemristors, without the need for computer translation.\n", "versions": [{"version": "v1", "created": "Mon, 17 Feb 2014 15:23:18 GMT"}], "update_date": "2014-02-18", "authors_parsed": [["Gater", "Deborah", ""], ["Iqbal", "Attya", ""], ["Davey", "Jeffrey", ""], ["Gale", "Ella", ""]]}, {"id": "1402.4036", "submitter": "Ella Gale", "authors": "Ella Gale, Ben de Lacy Costello and Andrew Adamatzky", "title": "Is Spiking Logic the Route to Memristor-Based Computers?", "comments": "Conference paper. Work also reported in US patent: `Logic device and\n  method of performing a logical operation', patent application no. 14/089,191\n  (November 25, 2013)", "journal-ref": "Proceedings of the International Conference on Electronics,\n  Circuits and Systems (ICECS) 2013, Abu Dhabi, UAE, December 8th-11th,\n  297--300", "doi": null, "report-no": null, "categories": "cs.ET cond-mat.mtrl-sci cs.AR cs.NE", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  Memristors have been suggested as a novel route to neuromorphic computing\nbased on the similarity between neurons (synapses and ion pumps) and\nmemristors. The D.C. action of the memristor is a current spike, which we think\nwill be fruitful for building memristor computers. In this paper, we introduce\n4 different logical assignations to implement sequential logic in the memristor\nand introduce the physical rules, summation, `bounce-back', directionality and\n`diminishing returns', elucidated from our investigations. We then demonstrate\nhow memristor sequential logic works by instantiating a NOT gate, an AND gate\nand a Full Adder with a single memristor. The Full Adder makes use of the\nmemristor's memory to add three binary values together and outputs the value,\nthe carry digit and even the order they were input in.\n", "versions": [{"version": "v1", "created": "Mon, 17 Feb 2014 15:40:49 GMT"}], "update_date": "2014-02-18", "authors_parsed": [["Gale", "Ella", ""], ["Costello", "Ben de Lacy", ""], ["Adamatzky", "Andrew", ""]]}, {"id": "1402.4046", "submitter": "Ella Gale", "authors": "Ella Gale, Ben de Lacy Costello and Andrew Adamatzky", "title": "Boolean Logic Gates From A Single Memristor Via Low-Level Sequential\n  Logic", "comments": "Conference paper, published in Springer Lecture Notes in Computer\n  Science http://link.springer.com/chapter/10.1007%2F978-3-642-39074-6_9", "journal-ref": "Lecture Notes in Computer Science Volume 7956 2013 Unconventional\n  Computation and Natural Computation 12th International Conference, UCNC 2013,\n  Milan, Italy, July 1-5, 2013. Proceedings, 78-89", "doi": null, "report-no": null, "categories": "cs.ET cs.AR", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  By using the memristor's memory to both store a bit and perform an operation\nwith a second input bit, simple Boolean logic gates have been built with a\nsingle memristor. The operation makes use of the interaction of current spikes\n(occasionally called current transients) found in both memristors and other\ndevices. The sequential time-based logic methodology allows two logical input\nbits to be used on a one-port by sending the bits separated in time. The\nresulting logic gate is faster than one relying on memristor's state switching,\nlow power and requires only one memristor. We experimentally demonstrate\nworking OR and XOR gates made with a single flexible Titanium dioxide sol-gel\nmemristor.\n", "versions": [{"version": "v1", "created": "Mon, 17 Feb 2014 16:21:31 GMT"}], "update_date": "2014-02-18", "authors_parsed": [["Gale", "Ella", ""], ["Costello", "Ben de Lacy", ""], ["Adamatzky", "Andrew", ""]]}, {"id": "1402.4467", "submitter": "Krysta Svore", "authors": "Dave Wecker and Krysta M. Svore", "title": "LIQUi|>: A Software Design Architecture and Domain-Specific Language for\n  Quantum Computing", "comments": "14 pages, 12 figures, comments welcome", "journal-ref": null, "doi": null, "report-no": null, "categories": "quant-ph cs.ET cs.PL", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  Languages, compilers, and computer-aided design tools will be essential for\nscalable quantum computing, which promises an exponential leap in our ability\nto execute complex tasks. LIQUi|> is a modular software architecture designed\nto control quantum hardware. It enables easy programming, compilation, and\nsimulation of quantum algorithms and circuits, and is independent of a specific\nquantum architecture. LIQUi|> contains an embedded, domain-specific language\ndesigned for programming quantum algorithms, with F# as the host language. It\nalso allows the extraction of a circuit data structure that can be used for\noptimization, rendering, or translation. The circuit can also be exported to\nexternal hardware and software environments. Two different simulation\nenvironments are available to the user which allow a trade-off between number\nof qubits and class of operations. LIQUi|> has been implemented on a wide range\nof runtimes as back-ends with a single user front-end. We describe the\nsignificant components of the design architecture and how to express any given\nquantum algorithm.\n", "versions": [{"version": "v1", "created": "Tue, 18 Feb 2014 20:46:01 GMT"}], "update_date": "2014-02-20", "authors_parsed": [["Wecker", "Dave", ""], ["Svore", "Krysta M.", ""]]}, {"id": "1402.4515", "submitter": "Trent Rogers", "authors": "Jacob Hendricks, Matthew J. Patitz, Trent A. Rogers, and Scott M.\n  Summers", "title": "The Power of Duples (in Self-Assembly): It's Not So Hip To Be Square", "comments": null, "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.ET cs.CC cs.DS", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  In this paper we define the Dupled abstract Tile Assembly Model (DaTAM),\nwhich is a slight extension to the abstract Tile Assembly Model (aTAM) that\nallows for not only the standard square tiles, but also \"duple\" tiles which are\nrectangles pre-formed by the joining of two square tiles. We show that the\naddition of duples allows for powerful behaviors of self-assembling systems at\ntemperature 1, meaning systems which exclude the requirement of cooperative\nbinding by tiles (i.e., the requirement that a tile must be able to bind to at\nleast 2 tiles in an existing assembly if it is to attach). Cooperative binding\nis conjectured to be required in the standard aTAM for Turing universal\ncomputation and the efficient self-assembly of shapes, but we show that in the\nDaTAM these behaviors can in fact be exhibited at temperature 1. We then show\nthat the DaTAM doesn't provide asymptotic improvements over the aTAM in its\nability to efficiently build thin rectangles. Finally, we present a series of\nresults which prove that the temperature-2 aTAM and temperature-1 DaTAM have\nmutually exclusive powers. That is, each is able to self-assemble shapes that\nthe other can't, and each has systems which cannot be simulated by the other.\nBeyond being of purely theoretical interest, these results have practical\nmotivation as duples have already proven to be useful in laboratory\nimplementations of DNA-based tiles.\n", "versions": [{"version": "v1", "created": "Tue, 18 Feb 2014 22:23:27 GMT"}, {"version": "v2", "created": "Fri, 7 Mar 2014 00:52:37 GMT"}], "update_date": "2014-03-10", "authors_parsed": [["Hendricks", "Jacob", ""], ["Patitz", "Matthew J.", ""], ["Rogers", "Trent A.", ""], ["Summers", "Scott M.", ""]]}]