\doxysubsection{EFM32\+GG\+\_\+\+RMU\+\_\+\+Bit\+Fields}
\hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields}{}\label{group___e_f_m32_g_g___r_m_u___bit_fields}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga861d6a48a28544333338e53940c13e8c}{\+\_\+\+RMU\+\_\+\+CTRL\+\_\+\+RESETVALUE}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga6f972ef78f090b65ec637b828cfdaa60}{\+\_\+\+RMU\+\_\+\+CTRL\+\_\+\+MASK}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gaa86ae0b8b4d144f7f6e7d0ebb9f68d3f}{RMU\+\_\+\+CTRL\+\_\+\+LOCKUPRDIS}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga765288a262d2f5f26e3eca3d549d622a}{\+\_\+\+RMU\+\_\+\+CTRL\+\_\+\+LOCKUPRDIS\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga7f64fd034696ad214136b5e1107705fe}{\+\_\+\+RMU\+\_\+\+CTRL\+\_\+\+LOCKUPRDIS\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga9d04efc0aa238ef7ba6dc02be5c8cbbc}{\+\_\+\+RMU\+\_\+\+CTRL\+\_\+\+LOCKUPRDIS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gaa64f942b409bbd4f45ee86fd655706d6}{RMU\+\_\+\+CTRL\+\_\+\+LOCKUPRDIS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga9d04efc0aa238ef7ba6dc02be5c8cbbc}{\+\_\+\+RMU\+\_\+\+CTRL\+\_\+\+LOCKUPRDIS\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga3d003f3d94c84c8299c0f7e86bdbe3a1}{RMU\+\_\+\+CTRL\+\_\+\+BURSTEN}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga8d47b2ed3b18d64f47ec4638ef9ccb60}{\+\_\+\+RMU\+\_\+\+CTRL\+\_\+\+BURSTEN\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga156e68950e15590c9c303c489018ffeb}{\+\_\+\+RMU\+\_\+\+CTRL\+\_\+\+BURSTEN\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gae26f9c1a84a534bf94841ca6bc834433}{\+\_\+\+RMU\+\_\+\+CTRL\+\_\+\+BURSTEN\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga31312bce7027990793fa5af077824d4e}{RMU\+\_\+\+CTRL\+\_\+\+BURSTEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gae26f9c1a84a534bf94841ca6bc834433}{\+\_\+\+RMU\+\_\+\+CTRL\+\_\+\+BURSTEN\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga9d6255209b6dc3d5bc88a04422a0362f}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gab5b1e7f50b7afcb23be98d8a63ad40c8}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+MASK}}~0x0000\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga02737189e4df32d79f11f96b62aab44f}{RMU\+\_\+\+RSTCAUSE\+\_\+\+PORST}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga756a51d6502f98a5442be2967f970027}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+PORST\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga05c218e4535903304a606e79e409ca1c}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+PORST\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga511cb0440ec141d39182e5209f2624ca}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+PORST\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga7016b03a353383382d4db8bd97d92a63}{RMU\+\_\+\+RSTCAUSE\+\_\+\+PORST\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga511cb0440ec141d39182e5209f2624ca}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+PORST\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga40b78f48b005f75c823a2743d59dc224}{RMU\+\_\+\+RSTCAUSE\+\_\+\+BODUNREGRST}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga788fb32bccafe70a46415f624fe0b3b8}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BODUNREGRST\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga131472a49eee61ace296f611b9b079b5}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BODUNREGRST\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga498d427be3f07e8356b8e13ab01ce1fe}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BODUNREGRST\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gafe37d3ac683a82bb7b04b8477c5d8bf3}{RMU\+\_\+\+RSTCAUSE\+\_\+\+BODUNREGRST\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga498d427be3f07e8356b8e13ab01ce1fe}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BODUNREGRST\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga728070653bc3a83d08f76e7e0045d6bb}{RMU\+\_\+\+RSTCAUSE\+\_\+\+BODREGRST}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga6f20c005340dd68c71b3a669ad4a98ef}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BODREGRST\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gae82ba78bfe5233a7afb5c1751c773a58}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BODREGRST\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga6467c71747486d903bf2ca555885c68e}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BODREGRST\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga1fcfab8a24f2791220ecc656ac67b42f}{RMU\+\_\+\+RSTCAUSE\+\_\+\+BODREGRST\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga6467c71747486d903bf2ca555885c68e}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BODREGRST\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga3e7ba6f7a92071345b78d766d57c0708}{RMU\+\_\+\+RSTCAUSE\+\_\+\+EXTRST}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga5d8022024a3bd37b0428d3c2b096a4d2}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+EXTRST\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga42771e9d92bb9479395332958d9898b7}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+EXTRST\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga9039d235502fca172fe8d5e427d4c509}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+EXTRST\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gad46d161d957240fbf3381e0ebb257310}{RMU\+\_\+\+RSTCAUSE\+\_\+\+EXTRST\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga9039d235502fca172fe8d5e427d4c509}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+EXTRST\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gae7e0205a750945f1f17a7b10cc4b3bd7}{RMU\+\_\+\+RSTCAUSE\+\_\+\+WDOGRST}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gaacba9b57265faf947b69bd2421d35b83}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+WDOGRST\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga67606b4cbaf959267ad644c4dab55725}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+WDOGRST\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga0410a7be1e68c9cbb7536e1164b9533b}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+WDOGRST\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga461a4e719055bbf29c9183fd89b411e8}{RMU\+\_\+\+RSTCAUSE\+\_\+\+WDOGRST\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga0410a7be1e68c9cbb7536e1164b9533b}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+WDOGRST\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gad0464d12ea21cf28feeffaa7ef78da64}{RMU\+\_\+\+RSTCAUSE\+\_\+\+LOCKUPRST}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga354cfa6919b44880d65f3712d486cf1d}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+LOCKUPRST\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga3cb808d0ab6360d8ee1fd6984aa3491b}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+LOCKUPRST\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga3d836d0efd2439339662ef9ee246b400}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+LOCKUPRST\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga56a3b8997b61cce78298b35f5498048e}{RMU\+\_\+\+RSTCAUSE\+\_\+\+LOCKUPRST\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga3d836d0efd2439339662ef9ee246b400}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+LOCKUPRST\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gaf9c128b107d56a104a067cc93bff771e}{RMU\+\_\+\+RSTCAUSE\+\_\+\+SYSREQRST}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga1352a9a99f59020ed23dac85910ab781}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+SYSREQRST\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga16c2dd112cbed58dfe258122fe7c1c78}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+SYSREQRST\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga14bedf6c0b67b292c2b67fe13641e2fb}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+SYSREQRST\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gae976f3c388125bdadbe879b47f97afc9}{RMU\+\_\+\+RSTCAUSE\+\_\+\+SYSREQRST\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga14bedf6c0b67b292c2b67fe13641e2fb}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+SYSREQRST\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gacb406861c24ee7e522f2ea1506b07876}{RMU\+\_\+\+RSTCAUSE\+\_\+\+EM4\+RST}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gade2b47c90fa2c48c5aa57aa13867b649}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+EM4\+RST\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga07d3c4223568ded0abad31f15490d826}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+EM4\+RST\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga6202719da7af452a8b82f9747cb079ec}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+EM4\+RST\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gaee6382b959a7d1231b7d7b638236fca2}{RMU\+\_\+\+RSTCAUSE\+\_\+\+EM4\+RST\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga6202719da7af452a8b82f9747cb079ec}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+EM4\+RST\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga9a3fd2eb50c3d06830c4141151bb203d}{RMU\+\_\+\+RSTCAUSE\+\_\+\+EM4\+WURST}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga29e6aa8b11989cf26166e66fa42dcafa}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+EM4\+WURST\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gaf7bfb21b085ec0cb2cf3b99374022b60}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+EM4\+WURST\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga8f535281c0a70bc0e2e926a5865fd1a9}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+EM4\+WURST\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga6459ac913035431b97f6e579c4abfee6}{RMU\+\_\+\+RSTCAUSE\+\_\+\+EM4\+WURST\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga8f535281c0a70bc0e2e926a5865fd1a9}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+EM4\+WURST\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gad356329469e29b26fe41f15d3971f6a4}{RMU\+\_\+\+RSTCAUSE\+\_\+\+BODAVDD0}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga3747e9b4322733a777639754aee4392e}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BODAVDD0\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga0a0aba01feb03a5b05f19f94a0fc84b9}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BODAVDD0\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gad18963881a9c320836ed3128fc658d35}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BODAVDD0\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga5b87d7fd54e628f8bca4abab540a59a5}{RMU\+\_\+\+RSTCAUSE\+\_\+\+BODAVDD0\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gad18963881a9c320836ed3128fc658d35}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BODAVDD0\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gaa561c930f2832c1964da2d282ca3c4d4}{RMU\+\_\+\+RSTCAUSE\+\_\+\+BODAVDD1}}~(0x1\+UL $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga7acb5325cd0b24ef03f912f3c91d64ed}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BODAVDD1\+\_\+\+SHIFT}}~10
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga4b75603ef9bfdf49f2bea4f989dcde57}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BODAVDD1\+\_\+\+MASK}}~0x400\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gad0e476c0616be5081b7ef0b25b836bba}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BODAVDD1\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gadcbf958d5eb6476c13fa51584fe0eec5}{RMU\+\_\+\+RSTCAUSE\+\_\+\+BODAVDD1\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gad0e476c0616be5081b7ef0b25b836bba}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BODAVDD1\+\_\+\+DEFAULT}} $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga463121dc3bb8f483e900149551ee9c92}{RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODVDDDREG}}~(0x1\+UL $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gae2d1e7eaf7dcff68077600051581d0e5}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODVDDDREG\+\_\+\+SHIFT}}~11
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga2e59c17e5fb46893084b066aa496b5d2}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODVDDDREG\+\_\+\+MASK}}~0x800\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga3547b2e755a82db4fe8cf3aed783c467}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODVDDDREG\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gac4a3060b87c7e78a11311bdc538a0ab5}{RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODVDDDREG\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga3547b2e755a82db4fe8cf3aed783c467}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODVDDDREG\+\_\+\+DEFAULT}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gae906a989bc07b97ea7d7e931dcaa03a2}{RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODBUVIN}}~(0x1\+UL $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga8b3da28459efa0116f342d5e6adea8ea}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODBUVIN\+\_\+\+SHIFT}}~12
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga773ecb9301e2c240084c4cf0ba8a754f}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODBUVIN\+\_\+\+MASK}}~0x1000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gae57431a0bf8513f934a1c3f0ff20f899}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODBUVIN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga23b9335ce9c835231e7d935f58d74050}{RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODBUVIN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gae57431a0bf8513f934a1c3f0ff20f899}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODBUVIN\+\_\+\+DEFAULT}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga0beb1087a2132e9f7f973fa92d195786}{RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODUNREG}}~(0x1\+UL $<$$<$ 13)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gaccc2c14f5480144e660cd353f89a0e22}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODUNREG\+\_\+\+SHIFT}}~13
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gad3c343c0a02e0111c912afdbcc0af44e}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODUNREG\+\_\+\+MASK}}~0x2000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gafb5e7e5750b16544b69146402c1684f4}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODUNREG\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gaf979371b0e54345d2b4259bf124eaec8}{RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODUNREG\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gafb5e7e5750b16544b69146402c1684f4}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODUNREG\+\_\+\+DEFAULT}} $<$$<$ 13)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga176942acea7100f257c23dcc178efaad}{RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODREG}}~(0x1\+UL $<$$<$ 14)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga720faef3d8bac5aa740ad81ac8e9ea4e}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODREG\+\_\+\+SHIFT}}~14
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga376f6f923cfb88d97f14c426bbe340cf}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODREG\+\_\+\+MASK}}~0x4000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gafce910a88eeaaabec206eeaced3a8ac1}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODREG\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gae7b1ea25ebe1cab3cc9a93b37f38135a}{RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODREG\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gafce910a88eeaaabec206eeaced3a8ac1}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODREG\+\_\+\+DEFAULT}} $<$$<$ 14)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga7f87bc158b63b1fee6c7828deca3e50d}{RMU\+\_\+\+RSTCAUSE\+\_\+\+BUMODERST}}~(0x1\+UL $<$$<$ 15)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gafef49abc0a736727c1586347fbb9b68f}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BUMODERST\+\_\+\+SHIFT}}~15
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gafe5854e16355a5859999cf9979748fff}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BUMODERST\+\_\+\+MASK}}~0x8000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga4e239ec4723360cec21e6cfae4e9ba76}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BUMODERST\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gad1ff9192d68106a7ed7ea68ff047c2c8}{RMU\+\_\+\+RSTCAUSE\+\_\+\+BUMODERST\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga4e239ec4723360cec21e6cfae4e9ba76}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BUMODERST\+\_\+\+DEFAULT}} $<$$<$ 15)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga3999be4886b9914b521a1c606eb8aaef}{\+\_\+\+RMU\+\_\+\+CMD\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gadff085c5d3f388bfa79d7d4383e9b270}{\+\_\+\+RMU\+\_\+\+CMD\+\_\+\+MASK}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga701a3d0c2e1757732c4c7f262b8c51fc}{RMU\+\_\+\+CMD\+\_\+\+RCCLR}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gac0cc8d96180b81150f051aa29e601fb8}{\+\_\+\+RMU\+\_\+\+CMD\+\_\+\+RCCLR\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga1137b5b06a17c5e44804399a90256a21}{\+\_\+\+RMU\+\_\+\+CMD\+\_\+\+RCCLR\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gac4509da5a9113f022277f8ccf3721b33}{\+\_\+\+RMU\+\_\+\+CMD\+\_\+\+RCCLR\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gaa0064ded7da52ed5fb933e600b25d816}{RMU\+\_\+\+CMD\+\_\+\+RCCLR\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gac4509da5a9113f022277f8ccf3721b33}{\+\_\+\+RMU\+\_\+\+CMD\+\_\+\+RCCLR\+\_\+\+DEFAULT}} $<$$<$ 0)
\end{DoxyCompactItemize}


\doxysubsubsection{Detailed Description}


\doxysubsubsection{Macro Definition Documentation}
\Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_gadff085c5d3f388bfa79d7d4383e9b270}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_CMD\_MASK@{\_RMU\_CMD\_MASK}}
\index{\_RMU\_CMD\_MASK@{\_RMU\_CMD\_MASK}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_CMD\_MASK}{\_RMU\_CMD\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_gadff085c5d3f388bfa79d7d4383e9b270} 
\#define \+\_\+\+RMU\+\_\+\+CMD\+\_\+\+MASK~0x00000001\+UL}

Mask for RMU\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_gac4509da5a9113f022277f8ccf3721b33}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_CMD\_RCCLR\_DEFAULT@{\_RMU\_CMD\_RCCLR\_DEFAULT}}
\index{\_RMU\_CMD\_RCCLR\_DEFAULT@{\_RMU\_CMD\_RCCLR\_DEFAULT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_CMD\_RCCLR\_DEFAULT}{\_RMU\_CMD\_RCCLR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_gac4509da5a9113f022277f8ccf3721b33} 
\#define \+\_\+\+RMU\+\_\+\+CMD\+\_\+\+RCCLR\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for RMU\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga1137b5b06a17c5e44804399a90256a21}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_CMD\_RCCLR\_MASK@{\_RMU\_CMD\_RCCLR\_MASK}}
\index{\_RMU\_CMD\_RCCLR\_MASK@{\_RMU\_CMD\_RCCLR\_MASK}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_CMD\_RCCLR\_MASK}{\_RMU\_CMD\_RCCLR\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga1137b5b06a17c5e44804399a90256a21} 
\#define \+\_\+\+RMU\+\_\+\+CMD\+\_\+\+RCCLR\+\_\+\+MASK~0x1\+UL}

Bit mask for RMU\+\_\+\+RCCLR \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_gac0cc8d96180b81150f051aa29e601fb8}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_CMD\_RCCLR\_SHIFT@{\_RMU\_CMD\_RCCLR\_SHIFT}}
\index{\_RMU\_CMD\_RCCLR\_SHIFT@{\_RMU\_CMD\_RCCLR\_SHIFT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_CMD\_RCCLR\_SHIFT}{\_RMU\_CMD\_RCCLR\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_gac0cc8d96180b81150f051aa29e601fb8} 
\#define \+\_\+\+RMU\+\_\+\+CMD\+\_\+\+RCCLR\+\_\+\+SHIFT~0}

Shift value for RMU\+\_\+\+RCCLR \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga3999be4886b9914b521a1c606eb8aaef}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_CMD\_RESETVALUE@{\_RMU\_CMD\_RESETVALUE}}
\index{\_RMU\_CMD\_RESETVALUE@{\_RMU\_CMD\_RESETVALUE}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_CMD\_RESETVALUE}{\_RMU\_CMD\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga3999be4886b9914b521a1c606eb8aaef} 
\#define \+\_\+\+RMU\+\_\+\+CMD\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for RMU\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_gae26f9c1a84a534bf94841ca6bc834433}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_CTRL\_BURSTEN\_DEFAULT@{\_RMU\_CTRL\_BURSTEN\_DEFAULT}}
\index{\_RMU\_CTRL\_BURSTEN\_DEFAULT@{\_RMU\_CTRL\_BURSTEN\_DEFAULT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_CTRL\_BURSTEN\_DEFAULT}{\_RMU\_CTRL\_BURSTEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_gae26f9c1a84a534bf94841ca6bc834433} 
\#define \+\_\+\+RMU\+\_\+\+CTRL\+\_\+\+BURSTEN\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for RMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga156e68950e15590c9c303c489018ffeb}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_CTRL\_BURSTEN\_MASK@{\_RMU\_CTRL\_BURSTEN\_MASK}}
\index{\_RMU\_CTRL\_BURSTEN\_MASK@{\_RMU\_CTRL\_BURSTEN\_MASK}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_CTRL\_BURSTEN\_MASK}{\_RMU\_CTRL\_BURSTEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga156e68950e15590c9c303c489018ffeb} 
\#define \+\_\+\+RMU\+\_\+\+CTRL\+\_\+\+BURSTEN\+\_\+\+MASK~0x2\+UL}

Bit mask for RMU\+\_\+\+BURSTEN \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga8d47b2ed3b18d64f47ec4638ef9ccb60}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_CTRL\_BURSTEN\_SHIFT@{\_RMU\_CTRL\_BURSTEN\_SHIFT}}
\index{\_RMU\_CTRL\_BURSTEN\_SHIFT@{\_RMU\_CTRL\_BURSTEN\_SHIFT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_CTRL\_BURSTEN\_SHIFT}{\_RMU\_CTRL\_BURSTEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga8d47b2ed3b18d64f47ec4638ef9ccb60} 
\#define \+\_\+\+RMU\+\_\+\+CTRL\+\_\+\+BURSTEN\+\_\+\+SHIFT~1}

Shift value for RMU\+\_\+\+BURSTEN \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga9d04efc0aa238ef7ba6dc02be5c8cbbc}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_CTRL\_LOCKUPRDIS\_DEFAULT@{\_RMU\_CTRL\_LOCKUPRDIS\_DEFAULT}}
\index{\_RMU\_CTRL\_LOCKUPRDIS\_DEFAULT@{\_RMU\_CTRL\_LOCKUPRDIS\_DEFAULT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_CTRL\_LOCKUPRDIS\_DEFAULT}{\_RMU\_CTRL\_LOCKUPRDIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga9d04efc0aa238ef7ba6dc02be5c8cbbc} 
\#define \+\_\+\+RMU\+\_\+\+CTRL\+\_\+\+LOCKUPRDIS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for RMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga7f64fd034696ad214136b5e1107705fe}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_CTRL\_LOCKUPRDIS\_MASK@{\_RMU\_CTRL\_LOCKUPRDIS\_MASK}}
\index{\_RMU\_CTRL\_LOCKUPRDIS\_MASK@{\_RMU\_CTRL\_LOCKUPRDIS\_MASK}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_CTRL\_LOCKUPRDIS\_MASK}{\_RMU\_CTRL\_LOCKUPRDIS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga7f64fd034696ad214136b5e1107705fe} 
\#define \+\_\+\+RMU\+\_\+\+CTRL\+\_\+\+LOCKUPRDIS\+\_\+\+MASK~0x1\+UL}

Bit mask for RMU\+\_\+\+LOCKUPRDIS \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga765288a262d2f5f26e3eca3d549d622a}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_CTRL\_LOCKUPRDIS\_SHIFT@{\_RMU\_CTRL\_LOCKUPRDIS\_SHIFT}}
\index{\_RMU\_CTRL\_LOCKUPRDIS\_SHIFT@{\_RMU\_CTRL\_LOCKUPRDIS\_SHIFT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_CTRL\_LOCKUPRDIS\_SHIFT}{\_RMU\_CTRL\_LOCKUPRDIS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga765288a262d2f5f26e3eca3d549d622a} 
\#define \+\_\+\+RMU\+\_\+\+CTRL\+\_\+\+LOCKUPRDIS\+\_\+\+SHIFT~0}

Shift value for RMU\+\_\+\+LOCKUPRDIS \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga6f972ef78f090b65ec637b828cfdaa60}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_CTRL\_MASK@{\_RMU\_CTRL\_MASK}}
\index{\_RMU\_CTRL\_MASK@{\_RMU\_CTRL\_MASK}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_CTRL\_MASK}{\_RMU\_CTRL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga6f972ef78f090b65ec637b828cfdaa60} 
\#define \+\_\+\+RMU\+\_\+\+CTRL\+\_\+\+MASK~0x00000003\+UL}

Mask for RMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga861d6a48a28544333338e53940c13e8c}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_CTRL\_RESETVALUE@{\_RMU\_CTRL\_RESETVALUE}}
\index{\_RMU\_CTRL\_RESETVALUE@{\_RMU\_CTRL\_RESETVALUE}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_CTRL\_RESETVALUE}{\_RMU\_CTRL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga861d6a48a28544333338e53940c13e8c} 
\#define \+\_\+\+RMU\+\_\+\+CTRL\+\_\+\+RESETVALUE~0x00000002\+UL}

Default value for RMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_gad18963881a9c320836ed3128fc658d35}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_BODAVDD0\_DEFAULT@{\_RMU\_RSTCAUSE\_BODAVDD0\_DEFAULT}}
\index{\_RMU\_RSTCAUSE\_BODAVDD0\_DEFAULT@{\_RMU\_RSTCAUSE\_BODAVDD0\_DEFAULT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_BODAVDD0\_DEFAULT}{\_RMU\_RSTCAUSE\_BODAVDD0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_gad18963881a9c320836ed3128fc658d35} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BODAVDD0\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for RMU\+\_\+\+RSTCAUSE \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga0a0aba01feb03a5b05f19f94a0fc84b9}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_BODAVDD0\_MASK@{\_RMU\_RSTCAUSE\_BODAVDD0\_MASK}}
\index{\_RMU\_RSTCAUSE\_BODAVDD0\_MASK@{\_RMU\_RSTCAUSE\_BODAVDD0\_MASK}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_BODAVDD0\_MASK}{\_RMU\_RSTCAUSE\_BODAVDD0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga0a0aba01feb03a5b05f19f94a0fc84b9} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BODAVDD0\+\_\+\+MASK~0x200\+UL}

Bit mask for RMU\+\_\+\+BODAVDD0 \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga3747e9b4322733a777639754aee4392e}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_BODAVDD0\_SHIFT@{\_RMU\_RSTCAUSE\_BODAVDD0\_SHIFT}}
\index{\_RMU\_RSTCAUSE\_BODAVDD0\_SHIFT@{\_RMU\_RSTCAUSE\_BODAVDD0\_SHIFT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_BODAVDD0\_SHIFT}{\_RMU\_RSTCAUSE\_BODAVDD0\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga3747e9b4322733a777639754aee4392e} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BODAVDD0\+\_\+\+SHIFT~9}

Shift value for RMU\+\_\+\+BODAVDD0 \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_gad0e476c0616be5081b7ef0b25b836bba}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_BODAVDD1\_DEFAULT@{\_RMU\_RSTCAUSE\_BODAVDD1\_DEFAULT}}
\index{\_RMU\_RSTCAUSE\_BODAVDD1\_DEFAULT@{\_RMU\_RSTCAUSE\_BODAVDD1\_DEFAULT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_BODAVDD1\_DEFAULT}{\_RMU\_RSTCAUSE\_BODAVDD1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_gad0e476c0616be5081b7ef0b25b836bba} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BODAVDD1\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for RMU\+\_\+\+RSTCAUSE \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga4b75603ef9bfdf49f2bea4f989dcde57}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_BODAVDD1\_MASK@{\_RMU\_RSTCAUSE\_BODAVDD1\_MASK}}
\index{\_RMU\_RSTCAUSE\_BODAVDD1\_MASK@{\_RMU\_RSTCAUSE\_BODAVDD1\_MASK}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_BODAVDD1\_MASK}{\_RMU\_RSTCAUSE\_BODAVDD1\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga4b75603ef9bfdf49f2bea4f989dcde57} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BODAVDD1\+\_\+\+MASK~0x400\+UL}

Bit mask for RMU\+\_\+\+BODAVDD1 \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga7acb5325cd0b24ef03f912f3c91d64ed}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_BODAVDD1\_SHIFT@{\_RMU\_RSTCAUSE\_BODAVDD1\_SHIFT}}
\index{\_RMU\_RSTCAUSE\_BODAVDD1\_SHIFT@{\_RMU\_RSTCAUSE\_BODAVDD1\_SHIFT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_BODAVDD1\_SHIFT}{\_RMU\_RSTCAUSE\_BODAVDD1\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga7acb5325cd0b24ef03f912f3c91d64ed} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BODAVDD1\+\_\+\+SHIFT~10}

Shift value for RMU\+\_\+\+BODAVDD1 \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga6467c71747486d903bf2ca555885c68e}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_BODREGRST\_DEFAULT@{\_RMU\_RSTCAUSE\_BODREGRST\_DEFAULT}}
\index{\_RMU\_RSTCAUSE\_BODREGRST\_DEFAULT@{\_RMU\_RSTCAUSE\_BODREGRST\_DEFAULT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_BODREGRST\_DEFAULT}{\_RMU\_RSTCAUSE\_BODREGRST\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga6467c71747486d903bf2ca555885c68e} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BODREGRST\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for RMU\+\_\+\+RSTCAUSE \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_gae82ba78bfe5233a7afb5c1751c773a58}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_BODREGRST\_MASK@{\_RMU\_RSTCAUSE\_BODREGRST\_MASK}}
\index{\_RMU\_RSTCAUSE\_BODREGRST\_MASK@{\_RMU\_RSTCAUSE\_BODREGRST\_MASK}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_BODREGRST\_MASK}{\_RMU\_RSTCAUSE\_BODREGRST\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_gae82ba78bfe5233a7afb5c1751c773a58} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BODREGRST\+\_\+\+MASK~0x4\+UL}

Bit mask for RMU\+\_\+\+BODREGRST \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga6f20c005340dd68c71b3a669ad4a98ef}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_BODREGRST\_SHIFT@{\_RMU\_RSTCAUSE\_BODREGRST\_SHIFT}}
\index{\_RMU\_RSTCAUSE\_BODREGRST\_SHIFT@{\_RMU\_RSTCAUSE\_BODREGRST\_SHIFT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_BODREGRST\_SHIFT}{\_RMU\_RSTCAUSE\_BODREGRST\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga6f20c005340dd68c71b3a669ad4a98ef} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BODREGRST\+\_\+\+SHIFT~2}

Shift value for RMU\+\_\+\+BODREGRST \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga498d427be3f07e8356b8e13ab01ce1fe}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_BODUNREGRST\_DEFAULT@{\_RMU\_RSTCAUSE\_BODUNREGRST\_DEFAULT}}
\index{\_RMU\_RSTCAUSE\_BODUNREGRST\_DEFAULT@{\_RMU\_RSTCAUSE\_BODUNREGRST\_DEFAULT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_BODUNREGRST\_DEFAULT}{\_RMU\_RSTCAUSE\_BODUNREGRST\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga498d427be3f07e8356b8e13ab01ce1fe} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BODUNREGRST\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for RMU\+\_\+\+RSTCAUSE \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga131472a49eee61ace296f611b9b079b5}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_BODUNREGRST\_MASK@{\_RMU\_RSTCAUSE\_BODUNREGRST\_MASK}}
\index{\_RMU\_RSTCAUSE\_BODUNREGRST\_MASK@{\_RMU\_RSTCAUSE\_BODUNREGRST\_MASK}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_BODUNREGRST\_MASK}{\_RMU\_RSTCAUSE\_BODUNREGRST\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga131472a49eee61ace296f611b9b079b5} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BODUNREGRST\+\_\+\+MASK~0x2\+UL}

Bit mask for RMU\+\_\+\+BODUNREGRST \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga788fb32bccafe70a46415f624fe0b3b8}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_BODUNREGRST\_SHIFT@{\_RMU\_RSTCAUSE\_BODUNREGRST\_SHIFT}}
\index{\_RMU\_RSTCAUSE\_BODUNREGRST\_SHIFT@{\_RMU\_RSTCAUSE\_BODUNREGRST\_SHIFT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_BODUNREGRST\_SHIFT}{\_RMU\_RSTCAUSE\_BODUNREGRST\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga788fb32bccafe70a46415f624fe0b3b8} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BODUNREGRST\+\_\+\+SHIFT~1}

Shift value for RMU\+\_\+\+BODUNREGRST \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_gae57431a0bf8513f934a1c3f0ff20f899}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_BUBODBUVIN\_DEFAULT@{\_RMU\_RSTCAUSE\_BUBODBUVIN\_DEFAULT}}
\index{\_RMU\_RSTCAUSE\_BUBODBUVIN\_DEFAULT@{\_RMU\_RSTCAUSE\_BUBODBUVIN\_DEFAULT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_BUBODBUVIN\_DEFAULT}{\_RMU\_RSTCAUSE\_BUBODBUVIN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_gae57431a0bf8513f934a1c3f0ff20f899} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODBUVIN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for RMU\+\_\+\+RSTCAUSE \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga773ecb9301e2c240084c4cf0ba8a754f}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_BUBODBUVIN\_MASK@{\_RMU\_RSTCAUSE\_BUBODBUVIN\_MASK}}
\index{\_RMU\_RSTCAUSE\_BUBODBUVIN\_MASK@{\_RMU\_RSTCAUSE\_BUBODBUVIN\_MASK}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_BUBODBUVIN\_MASK}{\_RMU\_RSTCAUSE\_BUBODBUVIN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga773ecb9301e2c240084c4cf0ba8a754f} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODBUVIN\+\_\+\+MASK~0x1000\+UL}

Bit mask for RMU\+\_\+\+BUBODBUVIN \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga8b3da28459efa0116f342d5e6adea8ea}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_BUBODBUVIN\_SHIFT@{\_RMU\_RSTCAUSE\_BUBODBUVIN\_SHIFT}}
\index{\_RMU\_RSTCAUSE\_BUBODBUVIN\_SHIFT@{\_RMU\_RSTCAUSE\_BUBODBUVIN\_SHIFT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_BUBODBUVIN\_SHIFT}{\_RMU\_RSTCAUSE\_BUBODBUVIN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga8b3da28459efa0116f342d5e6adea8ea} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODBUVIN\+\_\+\+SHIFT~12}

Shift value for RMU\+\_\+\+BUBODBUVIN \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_gafce910a88eeaaabec206eeaced3a8ac1}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_BUBODREG\_DEFAULT@{\_RMU\_RSTCAUSE\_BUBODREG\_DEFAULT}}
\index{\_RMU\_RSTCAUSE\_BUBODREG\_DEFAULT@{\_RMU\_RSTCAUSE\_BUBODREG\_DEFAULT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_BUBODREG\_DEFAULT}{\_RMU\_RSTCAUSE\_BUBODREG\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_gafce910a88eeaaabec206eeaced3a8ac1} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODREG\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for RMU\+\_\+\+RSTCAUSE \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga376f6f923cfb88d97f14c426bbe340cf}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_BUBODREG\_MASK@{\_RMU\_RSTCAUSE\_BUBODREG\_MASK}}
\index{\_RMU\_RSTCAUSE\_BUBODREG\_MASK@{\_RMU\_RSTCAUSE\_BUBODREG\_MASK}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_BUBODREG\_MASK}{\_RMU\_RSTCAUSE\_BUBODREG\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga376f6f923cfb88d97f14c426bbe340cf} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODREG\+\_\+\+MASK~0x4000\+UL}

Bit mask for RMU\+\_\+\+BUBODREG \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga720faef3d8bac5aa740ad81ac8e9ea4e}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_BUBODREG\_SHIFT@{\_RMU\_RSTCAUSE\_BUBODREG\_SHIFT}}
\index{\_RMU\_RSTCAUSE\_BUBODREG\_SHIFT@{\_RMU\_RSTCAUSE\_BUBODREG\_SHIFT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_BUBODREG\_SHIFT}{\_RMU\_RSTCAUSE\_BUBODREG\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga720faef3d8bac5aa740ad81ac8e9ea4e} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODREG\+\_\+\+SHIFT~14}

Shift value for RMU\+\_\+\+BUBODREG \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_gafb5e7e5750b16544b69146402c1684f4}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_BUBODUNREG\_DEFAULT@{\_RMU\_RSTCAUSE\_BUBODUNREG\_DEFAULT}}
\index{\_RMU\_RSTCAUSE\_BUBODUNREG\_DEFAULT@{\_RMU\_RSTCAUSE\_BUBODUNREG\_DEFAULT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_BUBODUNREG\_DEFAULT}{\_RMU\_RSTCAUSE\_BUBODUNREG\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_gafb5e7e5750b16544b69146402c1684f4} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODUNREG\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for RMU\+\_\+\+RSTCAUSE \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_gad3c343c0a02e0111c912afdbcc0af44e}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_BUBODUNREG\_MASK@{\_RMU\_RSTCAUSE\_BUBODUNREG\_MASK}}
\index{\_RMU\_RSTCAUSE\_BUBODUNREG\_MASK@{\_RMU\_RSTCAUSE\_BUBODUNREG\_MASK}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_BUBODUNREG\_MASK}{\_RMU\_RSTCAUSE\_BUBODUNREG\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_gad3c343c0a02e0111c912afdbcc0af44e} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODUNREG\+\_\+\+MASK~0x2000\+UL}

Bit mask for RMU\+\_\+\+BUBODUNREG \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_gaccc2c14f5480144e660cd353f89a0e22}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_BUBODUNREG\_SHIFT@{\_RMU\_RSTCAUSE\_BUBODUNREG\_SHIFT}}
\index{\_RMU\_RSTCAUSE\_BUBODUNREG\_SHIFT@{\_RMU\_RSTCAUSE\_BUBODUNREG\_SHIFT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_BUBODUNREG\_SHIFT}{\_RMU\_RSTCAUSE\_BUBODUNREG\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_gaccc2c14f5480144e660cd353f89a0e22} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODUNREG\+\_\+\+SHIFT~13}

Shift value for RMU\+\_\+\+BUBODUNREG \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga3547b2e755a82db4fe8cf3aed783c467}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_BUBODVDDDREG\_DEFAULT@{\_RMU\_RSTCAUSE\_BUBODVDDDREG\_DEFAULT}}
\index{\_RMU\_RSTCAUSE\_BUBODVDDDREG\_DEFAULT@{\_RMU\_RSTCAUSE\_BUBODVDDDREG\_DEFAULT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_BUBODVDDDREG\_DEFAULT}{\_RMU\_RSTCAUSE\_BUBODVDDDREG\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga3547b2e755a82db4fe8cf3aed783c467} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODVDDDREG\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for RMU\+\_\+\+RSTCAUSE \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga2e59c17e5fb46893084b066aa496b5d2}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_BUBODVDDDREG\_MASK@{\_RMU\_RSTCAUSE\_BUBODVDDDREG\_MASK}}
\index{\_RMU\_RSTCAUSE\_BUBODVDDDREG\_MASK@{\_RMU\_RSTCAUSE\_BUBODVDDDREG\_MASK}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_BUBODVDDDREG\_MASK}{\_RMU\_RSTCAUSE\_BUBODVDDDREG\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga2e59c17e5fb46893084b066aa496b5d2} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODVDDDREG\+\_\+\+MASK~0x800\+UL}

Bit mask for RMU\+\_\+\+BUBODVDDDREG \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_gae2d1e7eaf7dcff68077600051581d0e5}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_BUBODVDDDREG\_SHIFT@{\_RMU\_RSTCAUSE\_BUBODVDDDREG\_SHIFT}}
\index{\_RMU\_RSTCAUSE\_BUBODVDDDREG\_SHIFT@{\_RMU\_RSTCAUSE\_BUBODVDDDREG\_SHIFT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_BUBODVDDDREG\_SHIFT}{\_RMU\_RSTCAUSE\_BUBODVDDDREG\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_gae2d1e7eaf7dcff68077600051581d0e5} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODVDDDREG\+\_\+\+SHIFT~11}

Shift value for RMU\+\_\+\+BUBODVDDDREG \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga4e239ec4723360cec21e6cfae4e9ba76}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_BUMODERST\_DEFAULT@{\_RMU\_RSTCAUSE\_BUMODERST\_DEFAULT}}
\index{\_RMU\_RSTCAUSE\_BUMODERST\_DEFAULT@{\_RMU\_RSTCAUSE\_BUMODERST\_DEFAULT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_BUMODERST\_DEFAULT}{\_RMU\_RSTCAUSE\_BUMODERST\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga4e239ec4723360cec21e6cfae4e9ba76} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BUMODERST\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for RMU\+\_\+\+RSTCAUSE \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_gafe5854e16355a5859999cf9979748fff}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_BUMODERST\_MASK@{\_RMU\_RSTCAUSE\_BUMODERST\_MASK}}
\index{\_RMU\_RSTCAUSE\_BUMODERST\_MASK@{\_RMU\_RSTCAUSE\_BUMODERST\_MASK}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_BUMODERST\_MASK}{\_RMU\_RSTCAUSE\_BUMODERST\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_gafe5854e16355a5859999cf9979748fff} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BUMODERST\+\_\+\+MASK~0x8000\+UL}

Bit mask for RMU\+\_\+\+BUMODERST \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_gafef49abc0a736727c1586347fbb9b68f}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_BUMODERST\_SHIFT@{\_RMU\_RSTCAUSE\_BUMODERST\_SHIFT}}
\index{\_RMU\_RSTCAUSE\_BUMODERST\_SHIFT@{\_RMU\_RSTCAUSE\_BUMODERST\_SHIFT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_BUMODERST\_SHIFT}{\_RMU\_RSTCAUSE\_BUMODERST\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_gafef49abc0a736727c1586347fbb9b68f} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BUMODERST\+\_\+\+SHIFT~15}

Shift value for RMU\+\_\+\+BUMODERST \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga6202719da7af452a8b82f9747cb079ec}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_EM4RST\_DEFAULT@{\_RMU\_RSTCAUSE\_EM4RST\_DEFAULT}}
\index{\_RMU\_RSTCAUSE\_EM4RST\_DEFAULT@{\_RMU\_RSTCAUSE\_EM4RST\_DEFAULT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_EM4RST\_DEFAULT}{\_RMU\_RSTCAUSE\_EM4RST\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga6202719da7af452a8b82f9747cb079ec} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+EM4\+RST\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for RMU\+\_\+\+RSTCAUSE \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga07d3c4223568ded0abad31f15490d826}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_EM4RST\_MASK@{\_RMU\_RSTCAUSE\_EM4RST\_MASK}}
\index{\_RMU\_RSTCAUSE\_EM4RST\_MASK@{\_RMU\_RSTCAUSE\_EM4RST\_MASK}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_EM4RST\_MASK}{\_RMU\_RSTCAUSE\_EM4RST\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga07d3c4223568ded0abad31f15490d826} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+EM4\+RST\+\_\+\+MASK~0x80\+UL}

Bit mask for RMU\+\_\+\+EM4\+RST \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_gade2b47c90fa2c48c5aa57aa13867b649}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_EM4RST\_SHIFT@{\_RMU\_RSTCAUSE\_EM4RST\_SHIFT}}
\index{\_RMU\_RSTCAUSE\_EM4RST\_SHIFT@{\_RMU\_RSTCAUSE\_EM4RST\_SHIFT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_EM4RST\_SHIFT}{\_RMU\_RSTCAUSE\_EM4RST\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_gade2b47c90fa2c48c5aa57aa13867b649} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+EM4\+RST\+\_\+\+SHIFT~7}

Shift value for RMU\+\_\+\+EM4\+RST \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga8f535281c0a70bc0e2e926a5865fd1a9}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_EM4WURST\_DEFAULT@{\_RMU\_RSTCAUSE\_EM4WURST\_DEFAULT}}
\index{\_RMU\_RSTCAUSE\_EM4WURST\_DEFAULT@{\_RMU\_RSTCAUSE\_EM4WURST\_DEFAULT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_EM4WURST\_DEFAULT}{\_RMU\_RSTCAUSE\_EM4WURST\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga8f535281c0a70bc0e2e926a5865fd1a9} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+EM4\+WURST\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for RMU\+\_\+\+RSTCAUSE \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_gaf7bfb21b085ec0cb2cf3b99374022b60}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_EM4WURST\_MASK@{\_RMU\_RSTCAUSE\_EM4WURST\_MASK}}
\index{\_RMU\_RSTCAUSE\_EM4WURST\_MASK@{\_RMU\_RSTCAUSE\_EM4WURST\_MASK}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_EM4WURST\_MASK}{\_RMU\_RSTCAUSE\_EM4WURST\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_gaf7bfb21b085ec0cb2cf3b99374022b60} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+EM4\+WURST\+\_\+\+MASK~0x100\+UL}

Bit mask for RMU\+\_\+\+EM4\+WURST \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga29e6aa8b11989cf26166e66fa42dcafa}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_EM4WURST\_SHIFT@{\_RMU\_RSTCAUSE\_EM4WURST\_SHIFT}}
\index{\_RMU\_RSTCAUSE\_EM4WURST\_SHIFT@{\_RMU\_RSTCAUSE\_EM4WURST\_SHIFT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_EM4WURST\_SHIFT}{\_RMU\_RSTCAUSE\_EM4WURST\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga29e6aa8b11989cf26166e66fa42dcafa} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+EM4\+WURST\+\_\+\+SHIFT~8}

Shift value for RMU\+\_\+\+EM4\+WURST \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga9039d235502fca172fe8d5e427d4c509}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_EXTRST\_DEFAULT@{\_RMU\_RSTCAUSE\_EXTRST\_DEFAULT}}
\index{\_RMU\_RSTCAUSE\_EXTRST\_DEFAULT@{\_RMU\_RSTCAUSE\_EXTRST\_DEFAULT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_EXTRST\_DEFAULT}{\_RMU\_RSTCAUSE\_EXTRST\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga9039d235502fca172fe8d5e427d4c509} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+EXTRST\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for RMU\+\_\+\+RSTCAUSE \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga42771e9d92bb9479395332958d9898b7}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_EXTRST\_MASK@{\_RMU\_RSTCAUSE\_EXTRST\_MASK}}
\index{\_RMU\_RSTCAUSE\_EXTRST\_MASK@{\_RMU\_RSTCAUSE\_EXTRST\_MASK}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_EXTRST\_MASK}{\_RMU\_RSTCAUSE\_EXTRST\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga42771e9d92bb9479395332958d9898b7} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+EXTRST\+\_\+\+MASK~0x8\+UL}

Bit mask for RMU\+\_\+\+EXTRST \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga5d8022024a3bd37b0428d3c2b096a4d2}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_EXTRST\_SHIFT@{\_RMU\_RSTCAUSE\_EXTRST\_SHIFT}}
\index{\_RMU\_RSTCAUSE\_EXTRST\_SHIFT@{\_RMU\_RSTCAUSE\_EXTRST\_SHIFT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_EXTRST\_SHIFT}{\_RMU\_RSTCAUSE\_EXTRST\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga5d8022024a3bd37b0428d3c2b096a4d2} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+EXTRST\+\_\+\+SHIFT~3}

Shift value for RMU\+\_\+\+EXTRST \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga3d836d0efd2439339662ef9ee246b400}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_LOCKUPRST\_DEFAULT@{\_RMU\_RSTCAUSE\_LOCKUPRST\_DEFAULT}}
\index{\_RMU\_RSTCAUSE\_LOCKUPRST\_DEFAULT@{\_RMU\_RSTCAUSE\_LOCKUPRST\_DEFAULT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_LOCKUPRST\_DEFAULT}{\_RMU\_RSTCAUSE\_LOCKUPRST\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga3d836d0efd2439339662ef9ee246b400} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+LOCKUPRST\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for RMU\+\_\+\+RSTCAUSE \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga3cb808d0ab6360d8ee1fd6984aa3491b}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_LOCKUPRST\_MASK@{\_RMU\_RSTCAUSE\_LOCKUPRST\_MASK}}
\index{\_RMU\_RSTCAUSE\_LOCKUPRST\_MASK@{\_RMU\_RSTCAUSE\_LOCKUPRST\_MASK}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_LOCKUPRST\_MASK}{\_RMU\_RSTCAUSE\_LOCKUPRST\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga3cb808d0ab6360d8ee1fd6984aa3491b} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+LOCKUPRST\+\_\+\+MASK~0x20\+UL}

Bit mask for RMU\+\_\+\+LOCKUPRST \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga354cfa6919b44880d65f3712d486cf1d}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_LOCKUPRST\_SHIFT@{\_RMU\_RSTCAUSE\_LOCKUPRST\_SHIFT}}
\index{\_RMU\_RSTCAUSE\_LOCKUPRST\_SHIFT@{\_RMU\_RSTCAUSE\_LOCKUPRST\_SHIFT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_LOCKUPRST\_SHIFT}{\_RMU\_RSTCAUSE\_LOCKUPRST\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga354cfa6919b44880d65f3712d486cf1d} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+LOCKUPRST\+\_\+\+SHIFT~5}

Shift value for RMU\+\_\+\+LOCKUPRST \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_gab5b1e7f50b7afcb23be98d8a63ad40c8}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_MASK@{\_RMU\_RSTCAUSE\_MASK}}
\index{\_RMU\_RSTCAUSE\_MASK@{\_RMU\_RSTCAUSE\_MASK}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_MASK}{\_RMU\_RSTCAUSE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_gab5b1e7f50b7afcb23be98d8a63ad40c8} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+MASK~0x0000\+FFFFUL}

Mask for RMU\+\_\+\+RSTCAUSE \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga511cb0440ec141d39182e5209f2624ca}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_PORST\_DEFAULT@{\_RMU\_RSTCAUSE\_PORST\_DEFAULT}}
\index{\_RMU\_RSTCAUSE\_PORST\_DEFAULT@{\_RMU\_RSTCAUSE\_PORST\_DEFAULT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_PORST\_DEFAULT}{\_RMU\_RSTCAUSE\_PORST\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga511cb0440ec141d39182e5209f2624ca} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+PORST\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for RMU\+\_\+\+RSTCAUSE \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga05c218e4535903304a606e79e409ca1c}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_PORST\_MASK@{\_RMU\_RSTCAUSE\_PORST\_MASK}}
\index{\_RMU\_RSTCAUSE\_PORST\_MASK@{\_RMU\_RSTCAUSE\_PORST\_MASK}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_PORST\_MASK}{\_RMU\_RSTCAUSE\_PORST\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga05c218e4535903304a606e79e409ca1c} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+PORST\+\_\+\+MASK~0x1\+UL}

Bit mask for RMU\+\_\+\+PORST \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga756a51d6502f98a5442be2967f970027}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_PORST\_SHIFT@{\_RMU\_RSTCAUSE\_PORST\_SHIFT}}
\index{\_RMU\_RSTCAUSE\_PORST\_SHIFT@{\_RMU\_RSTCAUSE\_PORST\_SHIFT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_PORST\_SHIFT}{\_RMU\_RSTCAUSE\_PORST\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga756a51d6502f98a5442be2967f970027} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+PORST\+\_\+\+SHIFT~0}

Shift value for RMU\+\_\+\+PORST \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga9d6255209b6dc3d5bc88a04422a0362f}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_RESETVALUE@{\_RMU\_RSTCAUSE\_RESETVALUE}}
\index{\_RMU\_RSTCAUSE\_RESETVALUE@{\_RMU\_RSTCAUSE\_RESETVALUE}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_RESETVALUE}{\_RMU\_RSTCAUSE\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga9d6255209b6dc3d5bc88a04422a0362f} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for RMU\+\_\+\+RSTCAUSE \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga14bedf6c0b67b292c2b67fe13641e2fb}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_SYSREQRST\_DEFAULT@{\_RMU\_RSTCAUSE\_SYSREQRST\_DEFAULT}}
\index{\_RMU\_RSTCAUSE\_SYSREQRST\_DEFAULT@{\_RMU\_RSTCAUSE\_SYSREQRST\_DEFAULT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_SYSREQRST\_DEFAULT}{\_RMU\_RSTCAUSE\_SYSREQRST\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga14bedf6c0b67b292c2b67fe13641e2fb} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+SYSREQRST\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for RMU\+\_\+\+RSTCAUSE \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga16c2dd112cbed58dfe258122fe7c1c78}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_SYSREQRST\_MASK@{\_RMU\_RSTCAUSE\_SYSREQRST\_MASK}}
\index{\_RMU\_RSTCAUSE\_SYSREQRST\_MASK@{\_RMU\_RSTCAUSE\_SYSREQRST\_MASK}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_SYSREQRST\_MASK}{\_RMU\_RSTCAUSE\_SYSREQRST\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga16c2dd112cbed58dfe258122fe7c1c78} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+SYSREQRST\+\_\+\+MASK~0x40\+UL}

Bit mask for RMU\+\_\+\+SYSREQRST \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga1352a9a99f59020ed23dac85910ab781}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_SYSREQRST\_SHIFT@{\_RMU\_RSTCAUSE\_SYSREQRST\_SHIFT}}
\index{\_RMU\_RSTCAUSE\_SYSREQRST\_SHIFT@{\_RMU\_RSTCAUSE\_SYSREQRST\_SHIFT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_SYSREQRST\_SHIFT}{\_RMU\_RSTCAUSE\_SYSREQRST\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga1352a9a99f59020ed23dac85910ab781} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+SYSREQRST\+\_\+\+SHIFT~6}

Shift value for RMU\+\_\+\+SYSREQRST \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga0410a7be1e68c9cbb7536e1164b9533b}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_WDOGRST\_DEFAULT@{\_RMU\_RSTCAUSE\_WDOGRST\_DEFAULT}}
\index{\_RMU\_RSTCAUSE\_WDOGRST\_DEFAULT@{\_RMU\_RSTCAUSE\_WDOGRST\_DEFAULT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_WDOGRST\_DEFAULT}{\_RMU\_RSTCAUSE\_WDOGRST\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga0410a7be1e68c9cbb7536e1164b9533b} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+WDOGRST\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for RMU\+\_\+\+RSTCAUSE \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga67606b4cbaf959267ad644c4dab55725}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_WDOGRST\_MASK@{\_RMU\_RSTCAUSE\_WDOGRST\_MASK}}
\index{\_RMU\_RSTCAUSE\_WDOGRST\_MASK@{\_RMU\_RSTCAUSE\_WDOGRST\_MASK}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_WDOGRST\_MASK}{\_RMU\_RSTCAUSE\_WDOGRST\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga67606b4cbaf959267ad644c4dab55725} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+WDOGRST\+\_\+\+MASK~0x10\+UL}

Bit mask for RMU\+\_\+\+WDOGRST \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_gaacba9b57265faf947b69bd2421d35b83}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!\_RMU\_RSTCAUSE\_WDOGRST\_SHIFT@{\_RMU\_RSTCAUSE\_WDOGRST\_SHIFT}}
\index{\_RMU\_RSTCAUSE\_WDOGRST\_SHIFT@{\_RMU\_RSTCAUSE\_WDOGRST\_SHIFT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RMU\_RSTCAUSE\_WDOGRST\_SHIFT}{\_RMU\_RSTCAUSE\_WDOGRST\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_gaacba9b57265faf947b69bd2421d35b83} 
\#define \+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+WDOGRST\+\_\+\+SHIFT~4}

Shift value for RMU\+\_\+\+WDOGRST \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga701a3d0c2e1757732c4c7f262b8c51fc}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!RMU\_CMD\_RCCLR@{RMU\_CMD\_RCCLR}}
\index{RMU\_CMD\_RCCLR@{RMU\_CMD\_RCCLR}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RMU\_CMD\_RCCLR}{RMU\_CMD\_RCCLR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga701a3d0c2e1757732c4c7f262b8c51fc} 
\#define RMU\+\_\+\+CMD\+\_\+\+RCCLR~(0x1\+UL $<$$<$ 0)}

Reset Cause Clear \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_gaa0064ded7da52ed5fb933e600b25d816}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!RMU\_CMD\_RCCLR\_DEFAULT@{RMU\_CMD\_RCCLR\_DEFAULT}}
\index{RMU\_CMD\_RCCLR\_DEFAULT@{RMU\_CMD\_RCCLR\_DEFAULT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RMU\_CMD\_RCCLR\_DEFAULT}{RMU\_CMD\_RCCLR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_gaa0064ded7da52ed5fb933e600b25d816} 
\#define RMU\+\_\+\+CMD\+\_\+\+RCCLR\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gac4509da5a9113f022277f8ccf3721b33}{\+\_\+\+RMU\+\_\+\+CMD\+\_\+\+RCCLR\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for RMU\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga3d003f3d94c84c8299c0f7e86bdbe3a1}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!RMU\_CTRL\_BURSTEN@{RMU\_CTRL\_BURSTEN}}
\index{RMU\_CTRL\_BURSTEN@{RMU\_CTRL\_BURSTEN}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RMU\_CTRL\_BURSTEN}{RMU\_CTRL\_BURSTEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga3d003f3d94c84c8299c0f7e86bdbe3a1} 
\#define RMU\+\_\+\+CTRL\+\_\+\+BURSTEN~(0x1\+UL $<$$<$ 1)}

Backup domain reset enable \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga31312bce7027990793fa5af077824d4e}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!RMU\_CTRL\_BURSTEN\_DEFAULT@{RMU\_CTRL\_BURSTEN\_DEFAULT}}
\index{RMU\_CTRL\_BURSTEN\_DEFAULT@{RMU\_CTRL\_BURSTEN\_DEFAULT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RMU\_CTRL\_BURSTEN\_DEFAULT}{RMU\_CTRL\_BURSTEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga31312bce7027990793fa5af077824d4e} 
\#define RMU\+\_\+\+CTRL\+\_\+\+BURSTEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gae26f9c1a84a534bf94841ca6bc834433}{\+\_\+\+RMU\+\_\+\+CTRL\+\_\+\+BURSTEN\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for RMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_gaa86ae0b8b4d144f7f6e7d0ebb9f68d3f}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!RMU\_CTRL\_LOCKUPRDIS@{RMU\_CTRL\_LOCKUPRDIS}}
\index{RMU\_CTRL\_LOCKUPRDIS@{RMU\_CTRL\_LOCKUPRDIS}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RMU\_CTRL\_LOCKUPRDIS}{RMU\_CTRL\_LOCKUPRDIS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_gaa86ae0b8b4d144f7f6e7d0ebb9f68d3f} 
\#define RMU\+\_\+\+CTRL\+\_\+\+LOCKUPRDIS~(0x1\+UL $<$$<$ 0)}

Lockup Reset Disable \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_gaa64f942b409bbd4f45ee86fd655706d6}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!RMU\_CTRL\_LOCKUPRDIS\_DEFAULT@{RMU\_CTRL\_LOCKUPRDIS\_DEFAULT}}
\index{RMU\_CTRL\_LOCKUPRDIS\_DEFAULT@{RMU\_CTRL\_LOCKUPRDIS\_DEFAULT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RMU\_CTRL\_LOCKUPRDIS\_DEFAULT}{RMU\_CTRL\_LOCKUPRDIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_gaa64f942b409bbd4f45ee86fd655706d6} 
\#define RMU\+\_\+\+CTRL\+\_\+\+LOCKUPRDIS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga9d04efc0aa238ef7ba6dc02be5c8cbbc}{\+\_\+\+RMU\+\_\+\+CTRL\+\_\+\+LOCKUPRDIS\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for RMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_gad356329469e29b26fe41f15d3971f6a4}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!RMU\_RSTCAUSE\_BODAVDD0@{RMU\_RSTCAUSE\_BODAVDD0}}
\index{RMU\_RSTCAUSE\_BODAVDD0@{RMU\_RSTCAUSE\_BODAVDD0}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RMU\_RSTCAUSE\_BODAVDD0}{RMU\_RSTCAUSE\_BODAVDD0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_gad356329469e29b26fe41f15d3971f6a4} 
\#define RMU\+\_\+\+RSTCAUSE\+\_\+\+BODAVDD0~(0x1\+UL $<$$<$ 9)}

AVDD0 Bod Reset \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga5b87d7fd54e628f8bca4abab540a59a5}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!RMU\_RSTCAUSE\_BODAVDD0\_DEFAULT@{RMU\_RSTCAUSE\_BODAVDD0\_DEFAULT}}
\index{RMU\_RSTCAUSE\_BODAVDD0\_DEFAULT@{RMU\_RSTCAUSE\_BODAVDD0\_DEFAULT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RMU\_RSTCAUSE\_BODAVDD0\_DEFAULT}{RMU\_RSTCAUSE\_BODAVDD0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga5b87d7fd54e628f8bca4abab540a59a5} 
\#define RMU\+\_\+\+RSTCAUSE\+\_\+\+BODAVDD0\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gad18963881a9c320836ed3128fc658d35}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BODAVDD0\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for RMU\+\_\+\+RSTCAUSE \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_gaa561c930f2832c1964da2d282ca3c4d4}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!RMU\_RSTCAUSE\_BODAVDD1@{RMU\_RSTCAUSE\_BODAVDD1}}
\index{RMU\_RSTCAUSE\_BODAVDD1@{RMU\_RSTCAUSE\_BODAVDD1}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RMU\_RSTCAUSE\_BODAVDD1}{RMU\_RSTCAUSE\_BODAVDD1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_gaa561c930f2832c1964da2d282ca3c4d4} 
\#define RMU\+\_\+\+RSTCAUSE\+\_\+\+BODAVDD1~(0x1\+UL $<$$<$ 10)}

AVDD1 Bod Reset \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_gadcbf958d5eb6476c13fa51584fe0eec5}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!RMU\_RSTCAUSE\_BODAVDD1\_DEFAULT@{RMU\_RSTCAUSE\_BODAVDD1\_DEFAULT}}
\index{RMU\_RSTCAUSE\_BODAVDD1\_DEFAULT@{RMU\_RSTCAUSE\_BODAVDD1\_DEFAULT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RMU\_RSTCAUSE\_BODAVDD1\_DEFAULT}{RMU\_RSTCAUSE\_BODAVDD1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_gadcbf958d5eb6476c13fa51584fe0eec5} 
\#define RMU\+\_\+\+RSTCAUSE\+\_\+\+BODAVDD1\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gad0e476c0616be5081b7ef0b25b836bba}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BODAVDD1\+\_\+\+DEFAULT}} $<$$<$ 10)}

Shifted mode DEFAULT for RMU\+\_\+\+RSTCAUSE \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga728070653bc3a83d08f76e7e0045d6bb}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!RMU\_RSTCAUSE\_BODREGRST@{RMU\_RSTCAUSE\_BODREGRST}}
\index{RMU\_RSTCAUSE\_BODREGRST@{RMU\_RSTCAUSE\_BODREGRST}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RMU\_RSTCAUSE\_BODREGRST}{RMU\_RSTCAUSE\_BODREGRST}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga728070653bc3a83d08f76e7e0045d6bb} 
\#define RMU\+\_\+\+RSTCAUSE\+\_\+\+BODREGRST~(0x1\+UL $<$$<$ 2)}

Brown Out Detector Regulated Domain Reset \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga1fcfab8a24f2791220ecc656ac67b42f}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!RMU\_RSTCAUSE\_BODREGRST\_DEFAULT@{RMU\_RSTCAUSE\_BODREGRST\_DEFAULT}}
\index{RMU\_RSTCAUSE\_BODREGRST\_DEFAULT@{RMU\_RSTCAUSE\_BODREGRST\_DEFAULT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RMU\_RSTCAUSE\_BODREGRST\_DEFAULT}{RMU\_RSTCAUSE\_BODREGRST\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga1fcfab8a24f2791220ecc656ac67b42f} 
\#define RMU\+\_\+\+RSTCAUSE\+\_\+\+BODREGRST\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga6467c71747486d903bf2ca555885c68e}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BODREGRST\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for RMU\+\_\+\+RSTCAUSE \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga40b78f48b005f75c823a2743d59dc224}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!RMU\_RSTCAUSE\_BODUNREGRST@{RMU\_RSTCAUSE\_BODUNREGRST}}
\index{RMU\_RSTCAUSE\_BODUNREGRST@{RMU\_RSTCAUSE\_BODUNREGRST}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RMU\_RSTCAUSE\_BODUNREGRST}{RMU\_RSTCAUSE\_BODUNREGRST}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga40b78f48b005f75c823a2743d59dc224} 
\#define RMU\+\_\+\+RSTCAUSE\+\_\+\+BODUNREGRST~(0x1\+UL $<$$<$ 1)}

Brown Out Detector Unregulated Domain Reset \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_gafe37d3ac683a82bb7b04b8477c5d8bf3}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!RMU\_RSTCAUSE\_BODUNREGRST\_DEFAULT@{RMU\_RSTCAUSE\_BODUNREGRST\_DEFAULT}}
\index{RMU\_RSTCAUSE\_BODUNREGRST\_DEFAULT@{RMU\_RSTCAUSE\_BODUNREGRST\_DEFAULT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RMU\_RSTCAUSE\_BODUNREGRST\_DEFAULT}{RMU\_RSTCAUSE\_BODUNREGRST\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_gafe37d3ac683a82bb7b04b8477c5d8bf3} 
\#define RMU\+\_\+\+RSTCAUSE\+\_\+\+BODUNREGRST\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga498d427be3f07e8356b8e13ab01ce1fe}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BODUNREGRST\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for RMU\+\_\+\+RSTCAUSE \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_gae906a989bc07b97ea7d7e931dcaa03a2}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!RMU\_RSTCAUSE\_BUBODBUVIN@{RMU\_RSTCAUSE\_BUBODBUVIN}}
\index{RMU\_RSTCAUSE\_BUBODBUVIN@{RMU\_RSTCAUSE\_BUBODBUVIN}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RMU\_RSTCAUSE\_BUBODBUVIN}{RMU\_RSTCAUSE\_BUBODBUVIN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_gae906a989bc07b97ea7d7e931dcaa03a2} 
\#define RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODBUVIN~(0x1\+UL $<$$<$ 12)}

Backup Brown Out Detector, BU\+\_\+\+VIN \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga23b9335ce9c835231e7d935f58d74050}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!RMU\_RSTCAUSE\_BUBODBUVIN\_DEFAULT@{RMU\_RSTCAUSE\_BUBODBUVIN\_DEFAULT}}
\index{RMU\_RSTCAUSE\_BUBODBUVIN\_DEFAULT@{RMU\_RSTCAUSE\_BUBODBUVIN\_DEFAULT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RMU\_RSTCAUSE\_BUBODBUVIN\_DEFAULT}{RMU\_RSTCAUSE\_BUBODBUVIN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga23b9335ce9c835231e7d935f58d74050} 
\#define RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODBUVIN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gae57431a0bf8513f934a1c3f0ff20f899}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODBUVIN\+\_\+\+DEFAULT}} $<$$<$ 12)}

Shifted mode DEFAULT for RMU\+\_\+\+RSTCAUSE \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga176942acea7100f257c23dcc178efaad}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!RMU\_RSTCAUSE\_BUBODREG@{RMU\_RSTCAUSE\_BUBODREG}}
\index{RMU\_RSTCAUSE\_BUBODREG@{RMU\_RSTCAUSE\_BUBODREG}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RMU\_RSTCAUSE\_BUBODREG}{RMU\_RSTCAUSE\_BUBODREG}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga176942acea7100f257c23dcc178efaad} 
\#define RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODREG~(0x1\+UL $<$$<$ 14)}

Backup Brown Out Detector Regulated Domain \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_gae7b1ea25ebe1cab3cc9a93b37f38135a}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!RMU\_RSTCAUSE\_BUBODREG\_DEFAULT@{RMU\_RSTCAUSE\_BUBODREG\_DEFAULT}}
\index{RMU\_RSTCAUSE\_BUBODREG\_DEFAULT@{RMU\_RSTCAUSE\_BUBODREG\_DEFAULT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RMU\_RSTCAUSE\_BUBODREG\_DEFAULT}{RMU\_RSTCAUSE\_BUBODREG\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_gae7b1ea25ebe1cab3cc9a93b37f38135a} 
\#define RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODREG\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gafce910a88eeaaabec206eeaced3a8ac1}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODREG\+\_\+\+DEFAULT}} $<$$<$ 14)}

Shifted mode DEFAULT for RMU\+\_\+\+RSTCAUSE \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga0beb1087a2132e9f7f973fa92d195786}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!RMU\_RSTCAUSE\_BUBODUNREG@{RMU\_RSTCAUSE\_BUBODUNREG}}
\index{RMU\_RSTCAUSE\_BUBODUNREG@{RMU\_RSTCAUSE\_BUBODUNREG}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RMU\_RSTCAUSE\_BUBODUNREG}{RMU\_RSTCAUSE\_BUBODUNREG}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga0beb1087a2132e9f7f973fa92d195786} 
\#define RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODUNREG~(0x1\+UL $<$$<$ 13)}

Backup Brown Out Detector Unregulated Domain \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_gaf979371b0e54345d2b4259bf124eaec8}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!RMU\_RSTCAUSE\_BUBODUNREG\_DEFAULT@{RMU\_RSTCAUSE\_BUBODUNREG\_DEFAULT}}
\index{RMU\_RSTCAUSE\_BUBODUNREG\_DEFAULT@{RMU\_RSTCAUSE\_BUBODUNREG\_DEFAULT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RMU\_RSTCAUSE\_BUBODUNREG\_DEFAULT}{RMU\_RSTCAUSE\_BUBODUNREG\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_gaf979371b0e54345d2b4259bf124eaec8} 
\#define RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODUNREG\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_gafb5e7e5750b16544b69146402c1684f4}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODUNREG\+\_\+\+DEFAULT}} $<$$<$ 13)}

Shifted mode DEFAULT for RMU\+\_\+\+RSTCAUSE \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga463121dc3bb8f483e900149551ee9c92}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!RMU\_RSTCAUSE\_BUBODVDDDREG@{RMU\_RSTCAUSE\_BUBODVDDDREG}}
\index{RMU\_RSTCAUSE\_BUBODVDDDREG@{RMU\_RSTCAUSE\_BUBODVDDDREG}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RMU\_RSTCAUSE\_BUBODVDDDREG}{RMU\_RSTCAUSE\_BUBODVDDDREG}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga463121dc3bb8f483e900149551ee9c92} 
\#define RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODVDDDREG~(0x1\+UL $<$$<$ 11)}

Backup Brown Out Detector, VDD\+\_\+\+DREG \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_gac4a3060b87c7e78a11311bdc538a0ab5}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!RMU\_RSTCAUSE\_BUBODVDDDREG\_DEFAULT@{RMU\_RSTCAUSE\_BUBODVDDDREG\_DEFAULT}}
\index{RMU\_RSTCAUSE\_BUBODVDDDREG\_DEFAULT@{RMU\_RSTCAUSE\_BUBODVDDDREG\_DEFAULT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RMU\_RSTCAUSE\_BUBODVDDDREG\_DEFAULT}{RMU\_RSTCAUSE\_BUBODVDDDREG\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_gac4a3060b87c7e78a11311bdc538a0ab5} 
\#define RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODVDDDREG\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga3547b2e755a82db4fe8cf3aed783c467}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BUBODVDDDREG\+\_\+\+DEFAULT}} $<$$<$ 11)}

Shifted mode DEFAULT for RMU\+\_\+\+RSTCAUSE \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga7f87bc158b63b1fee6c7828deca3e50d}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!RMU\_RSTCAUSE\_BUMODERST@{RMU\_RSTCAUSE\_BUMODERST}}
\index{RMU\_RSTCAUSE\_BUMODERST@{RMU\_RSTCAUSE\_BUMODERST}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RMU\_RSTCAUSE\_BUMODERST}{RMU\_RSTCAUSE\_BUMODERST}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga7f87bc158b63b1fee6c7828deca3e50d} 
\#define RMU\+\_\+\+RSTCAUSE\+\_\+\+BUMODERST~(0x1\+UL $<$$<$ 15)}

Backup mode reset \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_gad1ff9192d68106a7ed7ea68ff047c2c8}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!RMU\_RSTCAUSE\_BUMODERST\_DEFAULT@{RMU\_RSTCAUSE\_BUMODERST\_DEFAULT}}
\index{RMU\_RSTCAUSE\_BUMODERST\_DEFAULT@{RMU\_RSTCAUSE\_BUMODERST\_DEFAULT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RMU\_RSTCAUSE\_BUMODERST\_DEFAULT}{RMU\_RSTCAUSE\_BUMODERST\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_gad1ff9192d68106a7ed7ea68ff047c2c8} 
\#define RMU\+\_\+\+RSTCAUSE\+\_\+\+BUMODERST\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga4e239ec4723360cec21e6cfae4e9ba76}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+BUMODERST\+\_\+\+DEFAULT}} $<$$<$ 15)}

Shifted mode DEFAULT for RMU\+\_\+\+RSTCAUSE \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_gacb406861c24ee7e522f2ea1506b07876}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!RMU\_RSTCAUSE\_EM4RST@{RMU\_RSTCAUSE\_EM4RST}}
\index{RMU\_RSTCAUSE\_EM4RST@{RMU\_RSTCAUSE\_EM4RST}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RMU\_RSTCAUSE\_EM4RST}{RMU\_RSTCAUSE\_EM4RST}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_gacb406861c24ee7e522f2ea1506b07876} 
\#define RMU\+\_\+\+RSTCAUSE\+\_\+\+EM4\+RST~(0x1\+UL $<$$<$ 7)}

EM4 Reset \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_gaee6382b959a7d1231b7d7b638236fca2}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!RMU\_RSTCAUSE\_EM4RST\_DEFAULT@{RMU\_RSTCAUSE\_EM4RST\_DEFAULT}}
\index{RMU\_RSTCAUSE\_EM4RST\_DEFAULT@{RMU\_RSTCAUSE\_EM4RST\_DEFAULT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RMU\_RSTCAUSE\_EM4RST\_DEFAULT}{RMU\_RSTCAUSE\_EM4RST\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_gaee6382b959a7d1231b7d7b638236fca2} 
\#define RMU\+\_\+\+RSTCAUSE\+\_\+\+EM4\+RST\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga6202719da7af452a8b82f9747cb079ec}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+EM4\+RST\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for RMU\+\_\+\+RSTCAUSE \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga9a3fd2eb50c3d06830c4141151bb203d}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!RMU\_RSTCAUSE\_EM4WURST@{RMU\_RSTCAUSE\_EM4WURST}}
\index{RMU\_RSTCAUSE\_EM4WURST@{RMU\_RSTCAUSE\_EM4WURST}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RMU\_RSTCAUSE\_EM4WURST}{RMU\_RSTCAUSE\_EM4WURST}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga9a3fd2eb50c3d06830c4141151bb203d} 
\#define RMU\+\_\+\+RSTCAUSE\+\_\+\+EM4\+WURST~(0x1\+UL $<$$<$ 8)}

EM4 Wake-\/up Reset \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga6459ac913035431b97f6e579c4abfee6}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!RMU\_RSTCAUSE\_EM4WURST\_DEFAULT@{RMU\_RSTCAUSE\_EM4WURST\_DEFAULT}}
\index{RMU\_RSTCAUSE\_EM4WURST\_DEFAULT@{RMU\_RSTCAUSE\_EM4WURST\_DEFAULT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RMU\_RSTCAUSE\_EM4WURST\_DEFAULT}{RMU\_RSTCAUSE\_EM4WURST\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga6459ac913035431b97f6e579c4abfee6} 
\#define RMU\+\_\+\+RSTCAUSE\+\_\+\+EM4\+WURST\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga8f535281c0a70bc0e2e926a5865fd1a9}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+EM4\+WURST\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for RMU\+\_\+\+RSTCAUSE \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga3e7ba6f7a92071345b78d766d57c0708}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!RMU\_RSTCAUSE\_EXTRST@{RMU\_RSTCAUSE\_EXTRST}}
\index{RMU\_RSTCAUSE\_EXTRST@{RMU\_RSTCAUSE\_EXTRST}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RMU\_RSTCAUSE\_EXTRST}{RMU\_RSTCAUSE\_EXTRST}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga3e7ba6f7a92071345b78d766d57c0708} 
\#define RMU\+\_\+\+RSTCAUSE\+\_\+\+EXTRST~(0x1\+UL $<$$<$ 3)}

External Pin Reset \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_gad46d161d957240fbf3381e0ebb257310}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!RMU\_RSTCAUSE\_EXTRST\_DEFAULT@{RMU\_RSTCAUSE\_EXTRST\_DEFAULT}}
\index{RMU\_RSTCAUSE\_EXTRST\_DEFAULT@{RMU\_RSTCAUSE\_EXTRST\_DEFAULT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RMU\_RSTCAUSE\_EXTRST\_DEFAULT}{RMU\_RSTCAUSE\_EXTRST\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_gad46d161d957240fbf3381e0ebb257310} 
\#define RMU\+\_\+\+RSTCAUSE\+\_\+\+EXTRST\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga9039d235502fca172fe8d5e427d4c509}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+EXTRST\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for RMU\+\_\+\+RSTCAUSE \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_gad0464d12ea21cf28feeffaa7ef78da64}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!RMU\_RSTCAUSE\_LOCKUPRST@{RMU\_RSTCAUSE\_LOCKUPRST}}
\index{RMU\_RSTCAUSE\_LOCKUPRST@{RMU\_RSTCAUSE\_LOCKUPRST}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RMU\_RSTCAUSE\_LOCKUPRST}{RMU\_RSTCAUSE\_LOCKUPRST}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_gad0464d12ea21cf28feeffaa7ef78da64} 
\#define RMU\+\_\+\+RSTCAUSE\+\_\+\+LOCKUPRST~(0x1\+UL $<$$<$ 5)}

LOCKUP Reset \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga56a3b8997b61cce78298b35f5498048e}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!RMU\_RSTCAUSE\_LOCKUPRST\_DEFAULT@{RMU\_RSTCAUSE\_LOCKUPRST\_DEFAULT}}
\index{RMU\_RSTCAUSE\_LOCKUPRST\_DEFAULT@{RMU\_RSTCAUSE\_LOCKUPRST\_DEFAULT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RMU\_RSTCAUSE\_LOCKUPRST\_DEFAULT}{RMU\_RSTCAUSE\_LOCKUPRST\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga56a3b8997b61cce78298b35f5498048e} 
\#define RMU\+\_\+\+RSTCAUSE\+\_\+\+LOCKUPRST\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga3d836d0efd2439339662ef9ee246b400}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+LOCKUPRST\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for RMU\+\_\+\+RSTCAUSE \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga02737189e4df32d79f11f96b62aab44f}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!RMU\_RSTCAUSE\_PORST@{RMU\_RSTCAUSE\_PORST}}
\index{RMU\_RSTCAUSE\_PORST@{RMU\_RSTCAUSE\_PORST}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RMU\_RSTCAUSE\_PORST}{RMU\_RSTCAUSE\_PORST}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga02737189e4df32d79f11f96b62aab44f} 
\#define RMU\+\_\+\+RSTCAUSE\+\_\+\+PORST~(0x1\+UL $<$$<$ 0)}

Power On Reset \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga7016b03a353383382d4db8bd97d92a63}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!RMU\_RSTCAUSE\_PORST\_DEFAULT@{RMU\_RSTCAUSE\_PORST\_DEFAULT}}
\index{RMU\_RSTCAUSE\_PORST\_DEFAULT@{RMU\_RSTCAUSE\_PORST\_DEFAULT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RMU\_RSTCAUSE\_PORST\_DEFAULT}{RMU\_RSTCAUSE\_PORST\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga7016b03a353383382d4db8bd97d92a63} 
\#define RMU\+\_\+\+RSTCAUSE\+\_\+\+PORST\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga511cb0440ec141d39182e5209f2624ca}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+PORST\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for RMU\+\_\+\+RSTCAUSE \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_gaf9c128b107d56a104a067cc93bff771e}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!RMU\_RSTCAUSE\_SYSREQRST@{RMU\_RSTCAUSE\_SYSREQRST}}
\index{RMU\_RSTCAUSE\_SYSREQRST@{RMU\_RSTCAUSE\_SYSREQRST}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RMU\_RSTCAUSE\_SYSREQRST}{RMU\_RSTCAUSE\_SYSREQRST}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_gaf9c128b107d56a104a067cc93bff771e} 
\#define RMU\+\_\+\+RSTCAUSE\+\_\+\+SYSREQRST~(0x1\+UL $<$$<$ 6)}

System Request Reset \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_gae976f3c388125bdadbe879b47f97afc9}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!RMU\_RSTCAUSE\_SYSREQRST\_DEFAULT@{RMU\_RSTCAUSE\_SYSREQRST\_DEFAULT}}
\index{RMU\_RSTCAUSE\_SYSREQRST\_DEFAULT@{RMU\_RSTCAUSE\_SYSREQRST\_DEFAULT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RMU\_RSTCAUSE\_SYSREQRST\_DEFAULT}{RMU\_RSTCAUSE\_SYSREQRST\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_gae976f3c388125bdadbe879b47f97afc9} 
\#define RMU\+\_\+\+RSTCAUSE\+\_\+\+SYSREQRST\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga14bedf6c0b67b292c2b67fe13641e2fb}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+SYSREQRST\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for RMU\+\_\+\+RSTCAUSE \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_gae7e0205a750945f1f17a7b10cc4b3bd7}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!RMU\_RSTCAUSE\_WDOGRST@{RMU\_RSTCAUSE\_WDOGRST}}
\index{RMU\_RSTCAUSE\_WDOGRST@{RMU\_RSTCAUSE\_WDOGRST}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RMU\_RSTCAUSE\_WDOGRST}{RMU\_RSTCAUSE\_WDOGRST}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_gae7e0205a750945f1f17a7b10cc4b3bd7} 
\#define RMU\+\_\+\+RSTCAUSE\+\_\+\+WDOGRST~(0x1\+UL $<$$<$ 4)}

Watchdog Reset \Hypertarget{group___e_f_m32_g_g___r_m_u___bit_fields_ga461a4e719055bbf29c9183fd89b411e8}\index{EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}!RMU\_RSTCAUSE\_WDOGRST\_DEFAULT@{RMU\_RSTCAUSE\_WDOGRST\_DEFAULT}}
\index{RMU\_RSTCAUSE\_WDOGRST\_DEFAULT@{RMU\_RSTCAUSE\_WDOGRST\_DEFAULT}!EFM32GG\_RMU\_BitFields@{EFM32GG\_RMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RMU\_RSTCAUSE\_WDOGRST\_DEFAULT}{RMU\_RSTCAUSE\_WDOGRST\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_m_u___bit_fields_ga461a4e719055bbf29c9183fd89b411e8} 
\#define RMU\+\_\+\+RSTCAUSE\+\_\+\+WDOGRST\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___r_m_u___bit_fields_ga0410a7be1e68c9cbb7536e1164b9533b}{\+\_\+\+RMU\+\_\+\+RSTCAUSE\+\_\+\+WDOGRST\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for RMU\+\_\+\+RSTCAUSE 