Timing Analyzer report for wishbone_cycy10_soc
Mon Dec 09 17:26:47 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'ip_pll0|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'ip_pll0|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'ip_pll0|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Hold: 'ip_pll0|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'ip_pll0|altpll_component|auto_generated|pll1|clk[1]'
 25. Slow 1200mV 0C Model Setup: 'ip_pll0|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Hold: 'ip_pll0|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV 0C Model Hold: 'ip_pll0|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'ip_pll0|altpll_component|auto_generated|pll1|clk[1]'
 35. Fast 1200mV 0C Model Setup: 'ip_pll0|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Hold: 'ip_pll0|altpll_component|auto_generated|pll1|clk[1]'
 37. Fast 1200mV 0C Model Hold: 'ip_pll0|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Report TCCS
 48. Report RSKM
 49. Unconstrained Paths Summary
 50. Clock Status Summary
 51. Unconstrained Input Ports
 52. Unconstrained Output Ports
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; wishbone_cycy10_soc                                 ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL016YU256C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.33        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  33.4%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC1.sdc      ; OK     ; Mon Dec 09 17:26:28 2019 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------+---------------------------------------------------------+
; clk                                                 ; Base      ; 83.330 ; 12.0 MHz  ; 0.000 ; 41.665 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { clk }                                                 ;
; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 39.998 ; 25.0 MHz  ; 0.000 ; 19.999 ; 50.00      ; 12        ; 25          ;       ;        ;           ;            ; false    ; clk    ; ip_pll0|altpll_component|auto_generated|pll1|inclk[0] ; { ip_pll0|altpll_component|auto_generated|pll1|clk[0] } ;
; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 99.996 ; 10.0 MHz  ; 0.000 ; 49.998 ; 50.00      ; 6         ; 5           ;       ;        ;           ;            ; false    ; clk    ; ip_pll0|altpll_component|auto_generated|pll1|inclk[0] ; { ip_pll0|altpll_component|auto_generated|pll1|clk[1] } ;
+-----------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                       ;
+-----------+-----------------+-----------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                          ; Note ;
+-----------+-----------------+-----------------------------------------------------+------+
; 20.96 MHz ; 20.96 MHz       ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 70.51 MHz ; 70.51 MHz       ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; -9.217 ; -304.391      ;
; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.171  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                          ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.433 ; 0.000         ;
; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.617 ; 0.000         ;
; clk                                                 ; 41.588 ; 0.000         ;
; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.472 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ip_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                 ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -9.217 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 29.029     ;
; -9.217 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 29.029     ;
; -9.217 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 29.029     ;
; -9.217 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 29.029     ;
; -9.175 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 28.987     ;
; -9.175 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 28.987     ;
; -9.175 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 28.987     ;
; -9.175 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 28.987     ;
; -9.001 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[21] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 28.813     ;
; -8.959 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[21] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 28.771     ;
; -8.924 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[13] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.186     ; 28.759     ;
; -8.899 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 28.693     ;
; -8.899 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 28.693     ;
; -8.899 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 28.693     ;
; -8.899 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 28.693     ;
; -8.897 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 28.709     ;
; -8.897 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 28.709     ;
; -8.897 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 28.709     ;
; -8.897 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 28.709     ;
; -8.882 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[13] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.186     ; 28.717     ;
; -8.852 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 28.664     ;
; -8.852 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 28.664     ;
; -8.852 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 28.664     ;
; -8.852 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 28.664     ;
; -8.834 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[27] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.266      ; 29.121     ;
; -8.792 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[27] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.266      ; 29.079     ;
; -8.786 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[29] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.245      ; 29.052     ;
; -8.781 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[21] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.721     ; 28.081     ;
; -8.781 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[21] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.721     ; 28.081     ;
; -8.781 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[21] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.721     ; 28.081     ;
; -8.781 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[21] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.721     ; 28.081     ;
; -8.746 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[26] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.757     ; 28.010     ;
; -8.746 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[26] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.757     ; 28.010     ;
; -8.746 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[26] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.757     ; 28.010     ;
; -8.746 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[26] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.757     ; 28.010     ;
; -8.744 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[29] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.245      ; 29.010     ;
; -8.723 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[16] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.229      ; 28.973     ;
; -8.721 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[19] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.718     ; 28.024     ;
; -8.721 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[19] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.718     ; 28.024     ;
; -8.721 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[19] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.718     ; 28.024     ;
; -8.721 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[19] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.718     ; 28.024     ;
; -8.718 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[20] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.251      ; 28.990     ;
; -8.714 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 28.508     ;
; -8.714 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 28.508     ;
; -8.714 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 28.508     ;
; -8.714 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 28.508     ;
; -8.683 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[25] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.738     ; 27.966     ;
; -8.683 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[25] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.738     ; 27.966     ;
; -8.683 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[25] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.738     ; 27.966     ;
; -8.683 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[25] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.738     ; 27.966     ;
; -8.683 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[21] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 28.477     ;
; -8.681 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[21] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 28.493     ;
; -8.681 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[16] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.229      ; 28.931     ;
; -8.678 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 28.490     ;
; -8.678 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 28.490     ;
; -8.678 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 28.490     ;
; -8.678 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 28.490     ;
; -8.676 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[20] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.251      ; 28.948     ;
; -8.636 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[21] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 28.448     ;
; -8.633 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[26] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.232      ; 28.886     ;
; -8.620 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 28.414     ;
; -8.620 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 28.414     ;
; -8.620 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 28.414     ;
; -8.620 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 28.414     ;
; -8.606 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[13] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.204     ; 28.423     ;
; -8.604 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[13] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.186     ; 28.439     ;
; -8.591 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[26] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.232      ; 28.844     ;
; -8.566 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[25] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.251      ; 28.838     ;
; -8.565 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[21] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[21] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.721     ; 27.865     ;
; -8.562 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[19] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.236      ; 28.819     ;
; -8.559 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[13] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.186     ; 28.394     ;
; -8.530 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[26] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[21] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.757     ; 27.794     ;
; -8.525 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[28] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.248      ; 28.794     ;
; -8.524 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[25] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.251      ; 28.796     ;
; -8.524 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[15] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.246      ; 28.791     ;
; -8.521 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[18] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.253      ; 28.795     ;
; -8.520 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[19] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.236      ; 28.777     ;
; -8.519 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[20] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.757     ; 27.783     ;
; -8.519 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[20] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.757     ; 27.783     ;
; -8.519 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[20] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.757     ; 27.783     ;
; -8.519 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[20] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.757     ; 27.783     ;
; -8.516 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[27] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.248      ; 28.785     ;
; -8.516 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[24] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.287      ; 28.824     ;
; -8.514 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[27] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.266      ; 28.801     ;
; -8.509 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|csr:csr0|mtlbindex[1]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.185     ; 28.345     ;
; -8.509 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|csr:csr0|mtlbindex[0]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.185     ; 28.345     ;
; -8.509 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|csr:csr0|mtlbindex[2]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.185     ; 28.345     ;
; -8.509 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|csr:csr0|mtlbindex[3]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.185     ; 28.345     ;
; -8.505 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[19] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[21] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.718     ; 27.808     ;
; -8.498 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[21] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 28.292     ;
; -8.488 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[21] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[13] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.698     ; 27.811     ;
; -8.483 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[28] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.248      ; 28.752     ;
; -8.482 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[15] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.246      ; 28.749     ;
; -8.479 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[18] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.253      ; 28.753     ;
; -8.474 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[24] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.287      ; 28.782     ;
; -8.473 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[14] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.253      ; 28.747     ;
; -8.469 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[27] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.266      ; 28.756     ;
; -8.468 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[29] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.227      ; 28.716     ;
; -8.467 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|csr:csr0|mtlbindex[0]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.185     ; 28.303     ;
; -8.467 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|csr:csr0|mtlbindex[3]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.185     ; 28.303     ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ip_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                               ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.171 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|wishbone_ack_id ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.182     ; 19.666     ;
; 0.204 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|wishbone_ack_id ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.182     ; 19.633     ;
; 0.219 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.190     ; 19.610     ;
; 0.219 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.190     ; 19.610     ;
; 0.219 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.190     ; 19.610     ;
; 0.219 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.190     ; 19.610     ;
; 0.252 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.190     ; 19.577     ;
; 0.252 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.190     ; 19.577     ;
; 0.252 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.190     ; 19.577     ;
; 0.252 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.190     ; 19.577     ;
; 0.272 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[22]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.191     ; 19.556     ;
; 0.272 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[14]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.191     ; 19.556     ;
; 0.272 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[6]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.191     ; 19.556     ;
; 0.296 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|wishbone_ack_id ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.182     ; 19.541     ;
; 0.305 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[22]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.191     ; 19.523     ;
; 0.305 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[14]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.191     ; 19.523     ;
; 0.305 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[6]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.191     ; 19.523     ;
; 0.344 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.190     ; 19.485     ;
; 0.344 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.190     ; 19.485     ;
; 0.344 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.190     ; 19.485     ;
; 0.344 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.190     ; 19.485     ;
; 0.397 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[22]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.191     ; 19.431     ;
; 0.397 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[6]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.191     ; 19.431     ;
; 0.397 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[14]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.191     ; 19.431     ;
; 0.399 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; config_string_and_timer:config_string_and_timer0|wishbone_data_o[18]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.188     ; 19.432     ;
; 0.432 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]             ; config_string_and_timer:config_string_and_timer0|wishbone_data_o[18]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.188     ; 19.399     ;
; 0.442 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|wishbone_ack_id ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.182     ; 19.395     ;
; 0.467 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[8]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.191     ; 19.361     ;
; 0.490 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.190     ; 19.339     ;
; 0.490 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.190     ; 19.339     ;
; 0.490 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.190     ; 19.339     ;
; 0.490 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.190     ; 19.339     ;
; 0.500 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]             ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[8]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.191     ; 19.328     ;
; 0.524 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]             ; config_string_and_timer:config_string_and_timer0|wishbone_data_o[18]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.188     ; 19.307     ;
; 0.543 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[6]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.191     ; 19.285     ;
; 0.543 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[14]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.191     ; 19.285     ;
; 0.543 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[22]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.191     ; 19.285     ;
; 0.565 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[2]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|wishbone_ack_id ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.182     ; 19.272     ;
; 0.568 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[29]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.258      ; 19.709     ;
; 0.577 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|wishbone_ack_id ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.182     ; 19.260     ;
; 0.592 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]             ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[8]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.191     ; 19.236     ;
; 0.601 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]             ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[29]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.258      ; 19.676     ;
; 0.603 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.173     ; 19.243     ;
; 0.603 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.173     ; 19.243     ;
; 0.603 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.190     ; 19.226     ;
; 0.603 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.173     ; 19.243     ;
; 0.613 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[2]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.190     ; 19.216     ;
; 0.613 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[2]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.190     ; 19.216     ;
; 0.613 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[2]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.190     ; 19.216     ;
; 0.613 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[2]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.190     ; 19.216     ;
; 0.623 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[13]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.245      ; 19.641     ;
; 0.625 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.190     ; 19.204     ;
; 0.625 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.190     ; 19.204     ;
; 0.625 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.190     ; 19.204     ;
; 0.625 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.190     ; 19.204     ;
; 0.636 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.173     ; 19.210     ;
; 0.636 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.173     ; 19.210     ;
; 0.636 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.190     ; 19.193     ;
; 0.636 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.173     ; 19.210     ;
; 0.641 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[15]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.165     ; 19.213     ;
; 0.656 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[13]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.245      ; 19.608     ;
; 0.666 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[2]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[6]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.191     ; 19.162     ;
; 0.666 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[2]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[14]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.191     ; 19.162     ;
; 0.666 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[2]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[22]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.191     ; 19.162     ;
; 0.670 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3]             ; config_string_and_timer:config_string_and_timer0|wishbone_data_o[18]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.188     ; 19.161     ;
; 0.674 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]             ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[15]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.165     ; 19.180     ;
; 0.678 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[6]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.191     ; 19.150     ;
; 0.678 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[14]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.191     ; 19.150     ;
; 0.678 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[22]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.191     ; 19.150     ;
; 0.693 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]             ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[29]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.258      ; 19.584     ;
; 0.718 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_data_tlb_r_exception ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|wishbone_ack_id ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.182     ; 19.119     ;
; 0.718 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[26]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.336      ; 19.637     ;
; 0.728 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.190     ; 19.101     ;
; 0.728 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.173     ; 19.118     ;
; 0.728 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.173     ; 19.118     ;
; 0.728 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.173     ; 19.118     ;
; 0.738 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3]             ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[8]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.191     ; 19.090     ;
; 0.741 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[29]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.298      ; 19.576     ;
; 0.748 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[13]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.245      ; 19.516     ;
; 0.751 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[26]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.336      ; 19.604     ;
; 0.753 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[30]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.308      ; 19.574     ;
; 0.766 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]             ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[15]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.165     ; 19.088     ;
; 0.766 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_data_tlb_r_exception ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.190     ; 19.063     ;
; 0.766 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_data_tlb_r_exception ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.190     ; 19.063     ;
; 0.766 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_data_tlb_r_exception ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.190     ; 19.063     ;
; 0.766 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_data_tlb_r_exception ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.190     ; 19.063     ;
; 0.774 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[29]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.298      ; 19.543     ;
; 0.786 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[30]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.308      ; 19.541     ;
; 0.793 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[2]             ; config_string_and_timer:config_string_and_timer0|wishbone_data_o[18]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.188     ; 19.038     ;
; 0.803 ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[30]      ; config_string_and_timer:config_string_and_timer0|wishbone_data_o[18]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.651     ; 18.565     ;
; 0.803 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[25]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.318      ; 19.534     ;
; 0.805 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7]             ; config_string_and_timer:config_string_and_timer0|wishbone_data_o[18]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.188     ; 19.026     ;
; 0.817 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; config_string_and_timer:config_string_and_timer0|wishbone_data_o[25]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.189     ; 19.013     ;
; 0.819 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_data_tlb_r_exception ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[6]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.191     ; 19.009     ;
; 0.819 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_data_tlb_r_exception ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[22]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.191     ; 19.009     ;
; 0.819 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_data_tlb_r_exception ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[14]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.191     ; 19.009     ;
; 0.828 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[27]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.329      ; 19.520     ;
; 0.833 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; config_string_and_timer:config_string_and_timer0|wishbone_data_o[3]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.183     ; 19.003     ;
; 0.836 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[25]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.318      ; 19.501     ;
; 0.839 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3]             ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[29]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.258      ; 19.438     ;
+-------+--------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ip_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.433 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[23]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[23]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[15]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[15]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.434 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[2]          ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[2]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.435 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[8]          ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[8]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.746      ;
; 0.453 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[24]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[24]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[21]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[21]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[31]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[31]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[28]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[28]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[28]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[28]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[30]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[30]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[30]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[30]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[5]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[5]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[6]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[6]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[7]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[7]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[2]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[2]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[7]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[7]             ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[7]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[7]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[11]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[11]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; openriscv:openriscv0|csr:csr0|mstatus_vm[27]                     ; openriscv:openriscv0|csr:csr0|mstatus_vm[27]                     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[5]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[5]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[31]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[31]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_csr_reg_data[31]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_csr_reg_data[31]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[5]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[5]             ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[12]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[12]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[11]              ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[11]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[26]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[26]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[19]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[19]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[18]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[18]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[16]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[16]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[16]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[16]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[23]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[23]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[21]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[21]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[29]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[29]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[29]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[29]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[9]          ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[9]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[11]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[11]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[8]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[8]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[10]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[10]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[13]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[13]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[15]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[15]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[8]               ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[8]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[14]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[14]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|csr:csr0|mscounteren_tm[1]                  ; openriscv:openriscv0|csr:csr0|mscounteren_tm[1]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|csr:csr0|mucounteren_tm[1]                  ; openriscv:openriscv0|csr:csr0|mucounteren_tm[1]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[9]               ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[9]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[4]            ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[4]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[5]            ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[5]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|mem_wb:mem_wb0|mem_cnt_o[0]                 ; openriscv:openriscv0|mem_wb:mem_wb0|mem_cnt_o[0]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|csr:csr0|mstatus_mpie[7]                    ; openriscv:openriscv0|csr:csr0|mstatus_mpie[7]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[21]              ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[21]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[2]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[2]             ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[12]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[12]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[13]              ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[13]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[1]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[1]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[3]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[3]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[1]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[1]             ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[0]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[0]                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[7]            ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[7]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[2]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[2]                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[1]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[1]                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[11]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[11]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[0]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[0]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[6]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[6]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[26]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[26]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[8]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[8]             ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[0]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[0]             ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[15]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[15]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[3]               ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[3]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[4]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[4]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[24]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[24]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[6]            ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[6]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[3]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[3]             ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_wreg                        ; openriscv:openriscv0|id_ex:id_ex0|ex_wreg                        ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|csr:csr0|mstatus_mie[3]                     ; openriscv:openriscv0|csr:csr0|mstatus_mie[3]                     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|is_in_delayslot_o              ; openriscv:openriscv0|id_ex:id_ex0|is_in_delayslot_o              ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit                  ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[22]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[22]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[20]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[20]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[1]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[1]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[2]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[2]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[0]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[0]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[3]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[3]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|if_id:if_id0|id_not_stall                   ; openriscv:openriscv0|if_id:if_id0|id_not_stall                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.465 ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|req_cnt[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|req_cnt[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|req_cnt[0] ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|req_cnt[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; openriscv:openriscv0|ex_mem:ex_mem0|div_started_o                ; openriscv:openriscv0|ex_mem:ex_mem0|div_started_o                ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.504 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[13]              ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[13]           ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; openriscv:openriscv0|if_id:if_id0|id_not_stall                   ; openriscv:openriscv0|id_ex:id_ex0|ex_not_stall                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.507 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[6]             ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[6]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[7]             ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[7]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.800      ;
; 0.508 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[31]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[31]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[30]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[30]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[12]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[5]             ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[5]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[17]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.801      ;
; 0.510 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[13]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[13]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[14]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.802      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ip_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.453 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[3]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[3]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|wr_ptr[2]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|wr_ptr[2]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|wr_ptr[0]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|wr_ptr[0]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|wr_ptr[1]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|wr_ptr[1]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[0]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[0]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq                                                   ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle                                                  ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle                                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[1]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[1]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|rd_ptr[2]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|rd_ptr[2]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.010                             ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.010                             ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|bank_valid    ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|bank_valid    ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|tras_cntr[1]  ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|tras_cntr[1]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo|wr_ptr[1]                                     ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo|wr_ptr[1]                                     ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|sdr_init_done                           ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|sdr_init_done                           ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|bank_st.010   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|bank_st.010   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.001                             ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.001                             ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|bank_valid    ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|bank_valid    ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|timer0[3]     ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|timer0[3]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|rd_ptr[0]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|rd_ptr[0]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|tras_cntr[2]  ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|tras_cntr[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|rfsh_row_cnt[2]                         ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|rfsh_row_cnt[2]                         ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bs_convert:u_bs_convert|rd_xfr_count[0]                   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bs_convert:u_bs_convert|rd_xfr_count[0]                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|bank_st.011   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|bank_st.011   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|rfsh_row_cnt[1]                         ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|rfsh_row_cnt[1]                         ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|tras_cntr[1]  ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|tras_cntr[1]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|bank_st.011   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|bank_st.011   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|bank_st.001   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|bank_st.001   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.110                             ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.110                             ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|bank_st.010   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|bank_st.010   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|rank_cnt[2]                           ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|rank_cnt[2]                           ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|rank_cnt[1]                           ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|rank_cnt[1]                           ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|tras_cntr[2]  ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|tras_cntr[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.100                             ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.100                             ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.011                             ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.011                             ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|bank_st.001   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|bank_st.001   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bs_convert:u_bs_convert|wr_xfr_count[0]                   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bs_convert:u_bs_convert|wr_xfr_count[0]                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|timer0[3]     ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|timer0[3]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 22
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 71.766 ns




+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                        ;
+-----------+-----------------+-----------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                          ; Note ;
+-----------+-----------------+-----------------------------------------------------+------+
; 22.13 MHz ; 22.13 MHz       ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 74.81 MHz ; 74.81 MHz       ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; -7.402 ; -241.488      ;
; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.333  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                           ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.382 ; 0.000         ;
; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.605 ; 0.000         ;
; clk                                                 ; 41.600 ; 0.000         ;
; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.490 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ip_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                 ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -7.402 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 27.242     ;
; -7.402 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 27.242     ;
; -7.402 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 27.242     ;
; -7.402 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 27.242     ;
; -7.300 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 27.140     ;
; -7.300 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 27.140     ;
; -7.300 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 27.140     ;
; -7.300 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 27.140     ;
; -7.213 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[21] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 27.053     ;
; -7.156 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[13] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.167     ; 27.011     ;
; -7.111 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[21] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 26.951     ;
; -7.087 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[27] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.256      ; 27.365     ;
; -7.054 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[13] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.167     ; 26.909     ;
; -7.035 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[29] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.235      ; 27.292     ;
; -7.027 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 26.867     ;
; -7.027 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 26.867     ;
; -7.027 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 26.867     ;
; -7.027 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 26.867     ;
; -7.025 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 26.865     ;
; -7.025 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 26.865     ;
; -7.025 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 26.865     ;
; -7.025 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 26.865     ;
; -6.991 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[16] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.227      ; 27.240     ;
; -6.985 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[27] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.256      ; 27.263     ;
; -6.973 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[21] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.665     ; 26.330     ;
; -6.973 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[21] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.665     ; 26.330     ;
; -6.973 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[21] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.665     ; 26.330     ;
; -6.973 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[21] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.665     ; 26.330     ;
; -6.968 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 26.792     ;
; -6.968 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 26.792     ;
; -6.968 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 26.792     ;
; -6.968 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 26.792     ;
; -6.943 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[20] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.239      ; 27.204     ;
; -6.933 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[29] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.235      ; 27.190     ;
; -6.908 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[26] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.694     ; 26.236     ;
; -6.908 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[26] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.694     ; 26.236     ;
; -6.908 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[26] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.694     ; 26.236     ;
; -6.908 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[26] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.694     ; 26.236     ;
; -6.889 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[16] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.227      ; 27.138     ;
; -6.880 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[25] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.682     ; 26.220     ;
; -6.880 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[25] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.682     ; 26.220     ;
; -6.880 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[25] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.682     ; 26.220     ;
; -6.880 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[25] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.682     ; 26.220     ;
; -6.877 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[26] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.226      ; 27.125     ;
; -6.872 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[19] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.661     ; 26.233     ;
; -6.872 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[19] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.661     ; 26.233     ;
; -6.872 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[19] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.661     ; 26.233     ;
; -6.872 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[19] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.661     ; 26.233     ;
; -6.867 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 26.707     ;
; -6.867 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 26.707     ;
; -6.867 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 26.707     ;
; -6.867 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 26.707     ;
; -6.841 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[20] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.239      ; 27.102     ;
; -6.838 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[21] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 26.678     ;
; -6.836 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[21] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 26.676     ;
; -6.819 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[25] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.243      ; 27.084     ;
; -6.819 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[19] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.226      ; 27.067     ;
; -6.796 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 26.620     ;
; -6.796 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 26.620     ;
; -6.796 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 26.620     ;
; -6.796 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 26.620     ;
; -6.784 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[21] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[21] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.665     ; 26.141     ;
; -6.783 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[15] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.231      ; 27.036     ;
; -6.781 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[13] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.167     ; 26.636     ;
; -6.779 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[21] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 26.603     ;
; -6.779 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[13] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.167     ; 26.634     ;
; -6.778 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[18] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.239      ; 27.039     ;
; -6.775 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[26] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.226      ; 27.023     ;
; -6.771 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[28] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.241      ; 27.034     ;
; -6.767 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[24] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.278      ; 27.067     ;
; -6.748 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|csr:csr0|mtlbindex[1]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 26.605     ;
; -6.748 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|csr:csr0|mtlbindex[0]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 26.605     ;
; -6.748 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|csr:csr0|mtlbindex[3]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 26.605     ;
; -6.748 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|csr:csr0|mtlbindex[2]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 26.605     ;
; -6.738 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[14] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.238      ; 26.998     ;
; -6.727 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[21] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[13] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.650     ; 26.099     ;
; -6.725 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[22] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.235      ; 26.982     ;
; -6.722 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[13] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 26.561     ;
; -6.719 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[26] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[21] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.694     ; 26.047     ;
; -6.717 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[19] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.226      ; 26.965     ;
; -6.717 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[25] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.243      ; 26.982     ;
; -6.714 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[17] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.269      ; 27.005     ;
; -6.712 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[27] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.256      ; 26.990     ;
; -6.710 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[27] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.256      ; 26.988     ;
; -6.707 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 26.531     ;
; -6.707 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 26.531     ;
; -6.707 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 26.531     ;
; -6.707 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 26.531     ;
; -6.707 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[11] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.246      ; 26.975     ;
; -6.691 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[25] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[21] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.682     ; 26.031     ;
; -6.690 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[20] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.694     ; 26.018     ;
; -6.690 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[20] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.694     ; 26.018     ;
; -6.690 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[20] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.694     ; 26.018     ;
; -6.690 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[20] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.694     ; 26.018     ;
; -6.686 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[29] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.657     ; 26.051     ;
; -6.686 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[29] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.657     ; 26.051     ;
; -6.686 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[29] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.657     ; 26.051     ;
; -6.686 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[29] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.657     ; 26.051     ;
; -6.683 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[19] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[21] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.661     ; 26.044     ;
; -6.681 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[15] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.231      ; 26.934     ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ip_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                               ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 1.333 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|wishbone_ack_id ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.161     ; 18.526     ;
; 1.356 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.167     ; 18.497     ;
; 1.356 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.167     ; 18.497     ;
; 1.356 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.167     ; 18.497     ;
; 1.356 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.167     ; 18.497     ;
; 1.423 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|wishbone_ack_id ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.161     ; 18.436     ;
; 1.430 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[22]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.171     ; 18.419     ;
; 1.430 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[6]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.171     ; 18.419     ;
; 1.430 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[14]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.171     ; 18.419     ;
; 1.446 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.167     ; 18.407     ;
; 1.446 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.167     ; 18.407     ;
; 1.446 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.167     ; 18.407     ;
; 1.446 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.167     ; 18.407     ;
; 1.475 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|wishbone_ack_id ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.161     ; 18.384     ;
; 1.498 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.167     ; 18.355     ;
; 1.498 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.167     ; 18.355     ;
; 1.498 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.167     ; 18.355     ;
; 1.498 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.167     ; 18.355     ;
; 1.520 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[14]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.171     ; 18.329     ;
; 1.520 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[6]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.171     ; 18.329     ;
; 1.520 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[22]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.171     ; 18.329     ;
; 1.572 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[14]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.171     ; 18.277     ;
; 1.572 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[6]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.171     ; 18.277     ;
; 1.572 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[22]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.171     ; 18.277     ;
; 1.607 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[8]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.171     ; 18.242     ;
; 1.614 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; config_string_and_timer:config_string_and_timer0|wishbone_data_o[18]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.163     ; 18.243     ;
; 1.617 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|wishbone_ack_id ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.161     ; 18.242     ;
; 1.640 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.167     ; 18.213     ;
; 1.640 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.167     ; 18.213     ;
; 1.640 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.167     ; 18.213     ;
; 1.640 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.167     ; 18.213     ;
; 1.684 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[29]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.247      ; 18.583     ;
; 1.685 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|wishbone_ack_id ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.161     ; 18.174     ;
; 1.697 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]             ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[8]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.171     ; 18.152     ;
; 1.704 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]             ; config_string_and_timer:config_string_and_timer0|wishbone_data_o[18]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.163     ; 18.153     ;
; 1.708 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.167     ; 18.145     ;
; 1.708 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.167     ; 18.145     ;
; 1.708 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.167     ; 18.145     ;
; 1.708 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.167     ; 18.145     ;
; 1.714 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[14]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.171     ; 18.135     ;
; 1.714 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[6]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.171     ; 18.135     ;
; 1.714 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[22]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.171     ; 18.135     ;
; 1.716 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[2]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|wishbone_ack_id ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.161     ; 18.143     ;
; 1.736 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.167     ; 18.117     ;
; 1.739 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[2]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.167     ; 18.114     ;
; 1.739 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[2]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.167     ; 18.114     ;
; 1.739 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[2]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.167     ; 18.114     ;
; 1.739 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[2]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.167     ; 18.114     ;
; 1.739 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.152     ; 18.129     ;
; 1.739 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.152     ; 18.129     ;
; 1.739 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.152     ; 18.129     ;
; 1.742 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[13]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.236      ; 18.514     ;
; 1.749 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]             ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[8]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.171     ; 18.100     ;
; 1.756 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]             ; config_string_and_timer:config_string_and_timer0|wishbone_data_o[18]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.163     ; 18.101     ;
; 1.774 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]             ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[29]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.247      ; 18.493     ;
; 1.782 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[22]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.171     ; 18.067     ;
; 1.782 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[6]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.171     ; 18.067     ;
; 1.782 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[14]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.171     ; 18.067     ;
; 1.783 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[15]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.144     ; 18.093     ;
; 1.813 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[2]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[22]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.171     ; 18.036     ;
; 1.813 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[2]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[6]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.171     ; 18.036     ;
; 1.813 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[2]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[14]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.171     ; 18.036     ;
; 1.826 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.167     ; 18.027     ;
; 1.826 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]             ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[29]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.247      ; 18.441     ;
; 1.829 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.152     ; 18.039     ;
; 1.829 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.152     ; 18.039     ;
; 1.829 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.152     ; 18.039     ;
; 1.832 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[13]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.236      ; 18.424     ;
; 1.844 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[26]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.325      ; 18.501     ;
; 1.864 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[29]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.288      ; 18.444     ;
; 1.873 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]             ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[15]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.144     ; 18.003     ;
; 1.876 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[30]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.296      ; 18.440     ;
; 1.878 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.167     ; 17.975     ;
; 1.881 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.152     ; 17.987     ;
; 1.881 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.152     ; 17.987     ;
; 1.881 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.152     ; 17.987     ;
; 1.884 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[13]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.236      ; 18.372     ;
; 1.891 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3]             ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[8]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.171     ; 17.958     ;
; 1.892 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_data_tlb_r_exception ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|wishbone_ack_id ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.161     ; 17.967     ;
; 1.895 ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[30]      ; config_string_and_timer:config_string_and_timer0|wishbone_data_o[18]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.592     ; 17.533     ;
; 1.898 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3]             ; config_string_and_timer:config_string_and_timer0|wishbone_data_o[18]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.163     ; 17.959     ;
; 1.915 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_data_tlb_r_exception ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.167     ; 17.938     ;
; 1.915 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_data_tlb_r_exception ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.167     ; 17.938     ;
; 1.915 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_data_tlb_r_exception ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.167     ; 17.938     ;
; 1.915 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_data_tlb_r_exception ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.167     ; 17.938     ;
; 1.921 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[25]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.313      ; 18.412     ;
; 1.925 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]             ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[15]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.144     ; 17.951     ;
; 1.934 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[26]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.325      ; 18.411     ;
; 1.944 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[27]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.323      ; 18.399     ;
; 1.954 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[29]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.288      ; 18.354     ;
; 1.959 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7]             ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[8]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.171     ; 17.890     ;
; 1.961 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; config_string_and_timer:config_string_and_timer0|wishbone_data_o[3]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.160     ; 17.899     ;
; 1.966 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7]             ; config_string_and_timer:config_string_and_timer0|wishbone_data_o[18]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.163     ; 17.891     ;
; 1.966 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[30]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.296      ; 18.350     ;
; 1.968 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3]             ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[29]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.247      ; 18.299     ;
; 1.983 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[21]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.276      ; 18.313     ;
; 1.983 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[16]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.276      ; 18.313     ;
; 1.983 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]             ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[22]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.276      ; 18.313     ;
; 1.986 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]             ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[26]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.325      ; 18.359     ;
; 1.989 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_data_tlb_r_exception ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[14]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.171     ; 17.860     ;
+-------+--------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ip_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.382 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[23]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[23]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[15]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[15]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.384 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[8]          ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[8]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[2]          ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[2]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.402 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[11]              ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[11]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[26]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[26]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[8]               ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[8]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[21]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[21]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[9]          ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[9]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[11]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[11]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[8]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[8]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[10]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[10]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[2]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[2]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[9]               ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[9]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[7]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[7]             ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[13]              ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[13]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[11]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[11]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[26]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[26]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[7]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[7]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[11]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[11]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[5]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[5]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[3]               ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[3]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[31]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[31]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[24]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[24]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_csr_reg_data[31]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_csr_reg_data[31]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[5]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[5]             ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[12]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[12]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; openriscv:openriscv0|id_ex:id_ex0|ex_wreg                        ; openriscv:openriscv0|id_ex:id_ex0|ex_wreg                        ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit                  ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[24]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[24]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[19]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[19]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[18]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[18]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[16]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[16]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[22]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[22]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[20]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[20]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[23]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[23]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[21]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[21]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[31]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[31]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[28]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[28]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[28]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[28]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[29]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[29]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[30]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[30]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[30]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[30]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[5]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[5]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[6]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[6]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[7]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[7]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[1]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[1]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[2]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[2]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[0]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[0]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[3]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[3]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[13]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[13]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[15]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[15]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|csr:csr0|mscounteren_tm[1]                  ; openriscv:openriscv0|csr:csr0|mscounteren_tm[1]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|csr:csr0|mucounteren_tm[1]                  ; openriscv:openriscv0|csr:csr0|mucounteren_tm[1]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[4]            ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[4]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[5]            ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[5]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|mem_wb:mem_wb0|mem_cnt_o[0]                 ; openriscv:openriscv0|mem_wb:mem_wb0|mem_cnt_o[0]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|csr:csr0|mstatus_mpie[7]                    ; openriscv:openriscv0|csr:csr0|mstatus_mpie[7]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[21]              ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[21]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[2]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[2]             ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[3]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[3]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[1]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[1]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[1]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[1]             ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[0]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[0]                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[2]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[2]                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[1]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[1]                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[0]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[0]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[7]            ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[7]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[6]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[6]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|csr:csr0|mstatus_vm[27]                     ; openriscv:openriscv0|csr:csr0|mstatus_vm[27]                     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[8]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[8]             ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[0]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[0]             ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[15]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[15]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[4]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[4]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[3]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[3]             ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[6]            ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[6]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|csr:csr0|mstatus_mie[3]                     ; openriscv:openriscv0|csr:csr0|mstatus_mie[3]                     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[16]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[16]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[29]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[29]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[14]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[14]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|id_ex:id_ex0|is_in_delayslot_o              ; openriscv:openriscv0|id_ex:id_ex0|is_in_delayslot_o              ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[12]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[12]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|if_id:if_id0|id_not_stall                   ; openriscv:openriscv0|if_id:if_id0|id_not_stall                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.417 ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|req_cnt[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|req_cnt[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; openriscv:openriscv0|ex_mem:ex_mem0|div_started_o                ; openriscv:openriscv0|ex_mem:ex_mem0|div_started_o                ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|req_cnt[0] ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|req_cnt[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.472 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[13]              ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[13]           ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.474 ; openriscv:openriscv0|if_id:if_id0|id_not_stall                   ; openriscv:openriscv0|id_ex:id_ex0|ex_not_stall                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.739      ;
; 0.476 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[7]             ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[7]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.742      ;
; 0.477 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[17]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.743      ;
; 0.477 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[31]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[31]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.743      ;
; 0.478 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[30]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[30]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.744      ;
; 0.478 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[6]             ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[6]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.744      ;
; 0.479 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[14]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.745      ;
; 0.479 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[12]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.745      ;
; 0.480 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[26]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[26]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[16]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[16]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.746      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ip_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.401 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|wr_ptr[0]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|wr_ptr[0]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|wr_ptr[1]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|wr_ptr[1]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|wr_ptr[2]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|wr_ptr[2]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[0]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[0]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq                                                   ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle                                                  ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle                                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[3]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[3]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[1]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[1]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|wr_ptr[1]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|wr_ptr[1]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bs_convert:u_bs_convert|wr_xfr_count[0]                   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bs_convert:u_bs_convert|wr_xfr_count[0]                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|rd_ptr[2]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|rd_ptr[2]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo|full_q                                        ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo|full_q                                        ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.010                             ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.010                             ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.101                             ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.101                             ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|timer0[3]     ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|timer0[3]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen|r2b_start                               ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen|r2b_start                               ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|bank_st.001   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|bank_st.001   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|rfsh_row_cnt[2]                         ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|rfsh_row_cnt[2]                         ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|bank_valid    ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|bank_valid    ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|bank_st.001   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|bank_st.001   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.110                             ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.110                             ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|l_len[0]                                ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|l_len[0]                                ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bs_convert:u_bs_convert|rd_xfr_count[0]                   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bs_convert:u_bs_convert|rd_xfr_count[0]                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|bank_st.011   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|bank_st.011   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|rank_cnt[1]                           ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|rank_cnt[1]                           ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|rd_ptr[0]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|rd_ptr[0]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|tras_cntr[1]  ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|tras_cntr[1]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|rank_cnt[2]                           ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|rank_cnt[2]                           ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.111                             ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.111                             ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|tras_cntr[2]  ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|tras_cntr[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|tras_cntr[1]  ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|tras_cntr[1]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|xfr_st.10                               ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|xfr_st.10                               ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|bank_st.010   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|bank_st.010   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|bank_st.001   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|bank_st.001   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|sdr_init_done                           ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|sdr_init_done                           ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|bank_st.010   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|bank_st.010   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|bank_st.011   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|bank_st.011   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|bank_st.011   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|bank_st.011   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|bank_st.011   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|bank_st.011   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|wr_ptr[2]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|wr_ptr[2]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|rfsh_row_cnt[1]                         ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|rfsh_row_cnt[1]                         ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.001                             ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.001                             ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.011                             ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.011                             ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|timer0[3]     ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|timer0[3]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|timer0[3]     ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|timer0[3]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|bank_valid    ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|bank_valid    ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|tras_cntr[2]  ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|tras_cntr[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 22
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 72.109 ns




+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.947  ; 0.000         ;
; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 11.345 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                           ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.179 ; 0.000         ;
; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.716 ; 0.000         ;
; clk                                                 ; 41.251 ; 0.000         ;
; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.752 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ip_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                 ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 6.947 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 12.966     ;
; 6.947 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 12.966     ;
; 6.947 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 12.966     ;
; 6.947 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 12.966     ;
; 6.986 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 12.927     ;
; 6.986 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 12.927     ;
; 6.986 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 12.927     ;
; 6.986 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 12.927     ;
; 7.063 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 12.850     ;
; 7.063 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 12.850     ;
; 7.063 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 12.850     ;
; 7.063 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 12.850     ;
; 7.084 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[21] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 12.829     ;
; 7.085 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[19] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.301     ; 12.621     ;
; 7.085 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[19] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.301     ; 12.621     ;
; 7.085 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[19] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.301     ; 12.621     ;
; 7.085 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[19] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.301     ; 12.621     ;
; 7.096 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[21] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.301     ; 12.610     ;
; 7.096 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[21] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.301     ; 12.610     ;
; 7.096 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[21] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.301     ; 12.610     ;
; 7.096 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[21] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.301     ; 12.610     ;
; 7.123 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[21] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 12.790     ;
; 7.131 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 12.782     ;
; 7.131 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 12.782     ;
; 7.131 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 12.782     ;
; 7.131 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 12.782     ;
; 7.147 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 12.756     ;
; 7.147 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 12.756     ;
; 7.147 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 12.756     ;
; 7.147 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 12.756     ;
; 7.150 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 12.763     ;
; 7.150 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 12.763     ;
; 7.150 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 12.763     ;
; 7.150 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 12.763     ;
; 7.150 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[13] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 12.769     ;
; 7.156 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 12.747     ;
; 7.156 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 12.747     ;
; 7.156 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 12.747     ;
; 7.156 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 12.747     ;
; 7.161 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[20] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.091      ; 12.937     ;
; 7.170 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[26] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.314     ; 12.523     ;
; 7.170 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[26] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.314     ; 12.523     ;
; 7.170 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[26] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.314     ; 12.523     ;
; 7.170 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[26] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.314     ; 12.523     ;
; 7.181 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[11] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 12.722     ;
; 7.181 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[11] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 12.722     ;
; 7.181 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[11] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 12.722     ;
; 7.181 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[11] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 12.722     ;
; 7.189 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[13] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 12.730     ;
; 7.191 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[29] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.302     ; 12.514     ;
; 7.191 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[29] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.302     ; 12.514     ;
; 7.191 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[29] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.302     ; 12.514     ;
; 7.191 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[29] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.302     ; 12.514     ;
; 7.194 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[27] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.100      ; 12.913     ;
; 7.198 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[25] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.303     ; 12.506     ;
; 7.198 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[25] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.303     ; 12.506     ;
; 7.198 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[25] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.303     ; 12.506     ;
; 7.198 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[25] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.303     ; 12.506     ;
; 7.200 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[21] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 12.713     ;
; 7.200 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[20] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.091      ; 12.898     ;
; 7.220 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 12.683     ;
; 7.220 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 12.683     ;
; 7.220 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 12.683     ;
; 7.220 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 12.683     ;
; 7.222 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[19] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[21] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.301     ; 12.484     ;
; 7.226 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[26] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.084      ; 12.865     ;
; 7.227 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[29] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.090      ; 12.870     ;
; 7.233 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[27] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.100      ; 12.874     ;
; 7.233 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[21] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[21] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.301     ; 12.473     ;
; 7.235 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[5]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 12.669     ;
; 7.235 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[5]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 12.669     ;
; 7.235 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[5]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 12.669     ;
; 7.235 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[5]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 12.669     ;
; 7.251 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[16] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.084      ; 12.840     ;
; 7.265 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[26] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.084      ; 12.826     ;
; 7.266 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[13] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 12.653     ;
; 7.266 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[29] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.090      ; 12.831     ;
; 7.268 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[21] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 12.645     ;
; 7.268 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[25] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.091      ; 12.830     ;
; 7.277 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[20] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.091      ; 12.821     ;
; 7.284 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[21] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 12.619     ;
; 7.284 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[15] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.089      ; 12.812     ;
; 7.287 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[21] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 12.626     ;
; 7.287 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[28] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.091      ; 12.811     ;
; 7.288 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[19] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[13] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.295     ; 12.424     ;
; 7.290 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[16] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.084      ; 12.801     ;
; 7.291 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[3]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 12.612     ;
; 7.291 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[3]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 12.612     ;
; 7.291 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[3]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 12.612     ;
; 7.291 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[3]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 12.612     ;
; 7.292 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[19] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.081      ; 12.796     ;
; 7.293 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[21] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 12.610     ;
; 7.294 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[20] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.314     ; 12.399     ;
; 7.294 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[20] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.314     ; 12.399     ;
; 7.294 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[20] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.314     ; 12.399     ;
; 7.294 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[20] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.314     ; 12.399     ;
; 7.299 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[21] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[13] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.295     ; 12.413     ;
; 7.299 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[19] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[20] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 12.592     ;
; 7.303 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[18] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.090      ; 12.794     ;
; 7.307 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[25] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.091      ; 12.791     ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ip_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                               ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 11.345 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|wishbone_ack_id ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.084     ; 8.576      ;
; 11.382 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|wishbone_ack_id ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.084     ; 8.539      ;
; 11.393 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.092     ; 8.520      ;
; 11.393 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.092     ; 8.520      ;
; 11.393 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.092     ; 8.520      ;
; 11.393 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.092     ; 8.520      ;
; 11.400 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|wishbone_ack_id ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.084     ; 8.521      ;
; 11.407 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[22]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.096     ; 8.502      ;
; 11.407 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[14]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.096     ; 8.502      ;
; 11.407 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[6]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.096     ; 8.502      ;
; 11.430 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.092     ; 8.483      ;
; 11.430 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.092     ; 8.483      ;
; 11.430 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.092     ; 8.483      ;
; 11.430 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.092     ; 8.483      ;
; 11.438 ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[4]  ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|wishbone_ack_id ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.263     ; 8.304      ;
; 11.444 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[6]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.096     ; 8.465      ;
; 11.444 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[14]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.096     ; 8.465      ;
; 11.444 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[22]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.096     ; 8.465      ;
; 11.446 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]        ; config_string_and_timer:config_string_and_timer0|wishbone_data_o[18]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.087     ; 8.472      ;
; 11.448 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.092     ; 8.465      ;
; 11.448 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.092     ; 8.465      ;
; 11.448 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.092     ; 8.465      ;
; 11.448 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.092     ; 8.465      ;
; 11.451 ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[8]  ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|wishbone_ack_id ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.280     ; 8.274      ;
; 11.462 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[6]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.096     ; 8.447      ;
; 11.462 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[14]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.096     ; 8.447      ;
; 11.462 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[22]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.096     ; 8.447      ;
; 11.463 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[8]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.096     ; 8.446      ;
; 11.464 ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[30] ; config_string_and_timer:config_string_and_timer0|wishbone_data_o[18]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.276     ; 8.265      ;
; 11.474 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|wishbone_ack_id ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.084     ; 8.447      ;
; 11.476 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[29]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.092      ; 8.621      ;
; 11.483 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]        ; config_string_and_timer:config_string_and_timer0|wishbone_data_o[18]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.087     ; 8.435      ;
; 11.486 ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[4]  ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.271     ; 8.248      ;
; 11.486 ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[4]  ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.271     ; 8.248      ;
; 11.486 ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[4]  ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.271     ; 8.248      ;
; 11.486 ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[4]  ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.271     ; 8.248      ;
; 11.495 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|wishbone_ack_id ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.084     ; 8.426      ;
; 11.499 ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[8]  ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.288     ; 8.218      ;
; 11.499 ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[8]  ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.288     ; 8.218      ;
; 11.499 ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[8]  ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.288     ; 8.218      ;
; 11.499 ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[8]  ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.288     ; 8.218      ;
; 11.500 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[8]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.096     ; 8.409      ;
; 11.500 ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[4]  ; config_string_and_timer:config_string_and_timer0|wishbone_data_o[18]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.266     ; 8.239      ;
; 11.500 ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[4]  ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[6]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.275     ; 8.230      ;
; 11.500 ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[4]  ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[14]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.275     ; 8.230      ;
; 11.500 ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[4]  ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[22]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.275     ; 8.230      ;
; 11.501 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]        ; config_string_and_timer:config_string_and_timer0|wishbone_data_o[18]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.087     ; 8.417      ;
; 11.511 ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[13] ; config_string_and_timer:config_string_and_timer0|wishbone_data_o[18]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.088     ; 8.406      ;
; 11.512 ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[3]  ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|wishbone_ack_id ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.267     ; 8.226      ;
; 11.513 ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[8]  ; config_string_and_timer:config_string_and_timer0|wishbone_data_o[18]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.283     ; 8.209      ;
; 11.513 ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[8]  ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[6]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.292     ; 8.200      ;
; 11.513 ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[8]  ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[14]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.292     ; 8.200      ;
; 11.513 ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[8]  ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[22]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.292     ; 8.200      ;
; 11.513 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[29]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.092      ; 8.584      ;
; 11.518 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[8]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.096     ; 8.391      ;
; 11.522 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.092     ; 8.391      ;
; 11.522 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.092     ; 8.391      ;
; 11.522 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.092     ; 8.391      ;
; 11.522 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.092     ; 8.391      ;
; 11.531 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[29]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.092      ; 8.566      ;
; 11.536 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[6]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.096     ; 8.373      ;
; 11.536 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[22]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.096     ; 8.373      ;
; 11.536 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[14]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.096     ; 8.373      ;
; 11.538 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[13]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.081      ; 8.548      ;
; 11.543 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.092     ; 8.370      ;
; 11.543 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.092     ; 8.370      ;
; 11.543 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.092     ; 8.370      ;
; 11.543 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.092     ; 8.370      ;
; 11.548 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[2]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|wishbone_ack_id ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.084     ; 8.373      ;
; 11.557 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[14]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.096     ; 8.352      ;
; 11.557 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[22]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.096     ; 8.352      ;
; 11.557 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[6]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.096     ; 8.352      ;
; 11.558 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.092     ; 8.355      ;
; 11.560 ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[3]  ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.275     ; 8.170      ;
; 11.560 ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[3]  ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.275     ; 8.170      ;
; 11.560 ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[3]  ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.275     ; 8.170      ;
; 11.560 ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[3]  ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.275     ; 8.170      ;
; 11.560 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]        ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[15]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.079     ; 8.366      ;
; 11.567 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.083     ; 8.355      ;
; 11.567 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.083     ; 8.355      ;
; 11.567 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.083     ; 8.355      ;
; 11.570 ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[13] ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|wishbone_ack_id ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.085     ; 8.350      ;
; 11.574 ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[3]  ; config_string_and_timer:config_string_and_timer0|wishbone_data_o[18]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.270     ; 8.161      ;
; 11.574 ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[3]  ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[6]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.279     ; 8.152      ;
; 11.574 ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[3]  ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[14]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.279     ; 8.152      ;
; 11.574 ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[3]  ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[22]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.279     ; 8.152      ;
; 11.575 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3]        ; config_string_and_timer:config_string_and_timer0|wishbone_data_o[18]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.087     ; 8.343      ;
; 11.575 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[13]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.081      ; 8.511      ;
; 11.586 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[26]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.118      ; 8.537      ;
; 11.592 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[8]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.096     ; 8.317      ;
; 11.593 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[13]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.081      ; 8.493      ;
; 11.595 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.092     ; 8.318      ;
; 11.596 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7]        ; config_string_and_timer:config_string_and_timer0|wishbone_data_o[18]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.087     ; 8.322      ;
; 11.596 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[2]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.092     ; 8.317      ;
; 11.596 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[2]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.092     ; 8.317      ;
; 11.596 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[2]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.092     ; 8.317      ;
; 11.596 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[2]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.092     ; 8.317      ;
; 11.597 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]        ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[15]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.079     ; 8.329      ;
; 11.603 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[29]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; 0.107      ; 8.509      ;
; 11.604 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.998       ; -0.083     ; 8.318      ;
+--------+---------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ip_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.179 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[23]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[23]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[15]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[15]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[2]          ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[2]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[8]          ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[8]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.186 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[2]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[2]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[7]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[7]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[5]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[5]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[11]              ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[11]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit                  ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[24]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[24]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[8]               ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[8]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[26]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[26]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[19]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[19]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[18]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[18]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[16]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[16]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[22]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[22]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[20]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[20]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[23]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[23]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[21]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[21]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[21]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[21]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[31]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[31]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[28]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[28]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[28]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[28]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[29]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[29]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[30]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[30]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[30]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[30]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[5]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[5]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[6]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[6]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[7]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[7]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[9]          ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[9]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[11]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[11]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[8]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[8]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[10]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[10]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[13]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[13]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[15]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[15]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|is_in_delayslot_o              ; openriscv:openriscv0|id_ex:id_ex0|is_in_delayslot_o              ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|mem_wb:mem_wb0|mem_cnt_o[0]                 ; openriscv:openriscv0|mem_wb:mem_wb0|mem_cnt_o[0]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|csr:csr0|mscounteren_tm[1]                  ; openriscv:openriscv0|csr:csr0|mscounteren_tm[1]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|csr:csr0|mucounteren_tm[1]                  ; openriscv:openriscv0|csr:csr0|mucounteren_tm[1]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[9]               ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[9]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[4]            ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[4]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|csr:csr0|mstatus_mpie[7]                    ; openriscv:openriscv0|csr:csr0|mstatus_mpie[7]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[7]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[7]             ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[21]              ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[21]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[2]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[2]             ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[3]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[3]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[13]              ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[13]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|if_id:if_id0|id_not_stall                   ; openriscv:openriscv0|if_id:if_id0|id_not_stall                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[1]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[1]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[1]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[1]             ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[0]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[0]                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[2]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[2]                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[1]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[1]                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[0]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[0]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[7]            ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[7]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[11]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[11]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[6]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[6]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[26]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[26]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[11]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[11]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|csr:csr0|mstatus_vm[27]                     ; openriscv:openriscv0|csr:csr0|mstatus_vm[27]                     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[8]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[8]             ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[0]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[0]             ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[15]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[15]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[3]               ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[3]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[4]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[4]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[31]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[31]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[24]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[24]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_csr_reg_data[31]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_csr_reg_data[31]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[3]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[3]             ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[5]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[5]             ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[12]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[12]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_wreg                        ; openriscv:openriscv0|id_ex:id_ex0|ex_wreg                        ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[6]            ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[6]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|csr:csr0|mstatus_mie[3]                     ; openriscv:openriscv0|csr:csr0|mstatus_mie[3]                     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[16]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[16]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[29]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[29]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[1]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[1]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[2]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[2]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[0]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[0]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[3]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[3]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[14]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[14]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[5]            ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[5]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[12]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[12]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|req_cnt[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|req_cnt[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; openriscv:openriscv0|ex_mem:ex_mem0|div_started_o                ; openriscv:openriscv0|ex_mem:ex_mem0|div_started_o                ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|req_cnt[0] ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|req_cnt[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; openriscv:openriscv0|if_id:if_id0|id_not_stall                   ; openriscv:openriscv0|id_ex:id_ex0|ex_not_stall                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[13]              ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[13]           ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[17]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[31]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[31]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[7]             ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[7]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[30]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[30]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[6]             ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[6]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[14]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[5]             ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[5]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[12]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[16]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[16]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.319      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ip_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.186 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s2|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo|grey_wr_ptr[2]                                ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo|grey_wr_ptr[2]                                ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|bank_st.001   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|bank_st.001   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.010                             ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.010                             ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|bank_st.010   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|bank_st.010   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|tras_cntr[2]  ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|tras_cntr[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|bank_st.011   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|bank_st.011   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|bank_st.011   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|bank_st.011   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|bank_valid    ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|bank_valid    ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bs_convert:u_bs_convert|rd_xfr_count[0]                   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bs_convert:u_bs_convert|rd_xfr_count[0]                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|timer0[3]     ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|timer0[3]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|l_len[0]                                ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|l_len[0]                                ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|tmr0[1]                                 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|tmr0[1]                                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.111                             ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.111                             ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|wr_ptr[1]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|wr_ptr[1]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|bank_st.001   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|bank_st.001   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|bank_st.010   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|bank_st.010   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|sdr_init_done                           ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|sdr_init_done                           ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|rfsh_row_cnt[2]                         ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|rfsh_row_cnt[2]                         ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|bank_st.010   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|bank_st.010   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|tras_cntr[1]  ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|tras_cntr[1]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|timer0[3]     ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|timer0[3]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.101                             ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.101                             ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle                                                  ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle                                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|rfsh_row_cnt[1]                         ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|rfsh_row_cnt[1]                         ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.001                             ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.001                             ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|tras_cntr[1]  ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|tras_cntr[1]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|bank_st.011   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|bank_st.011   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|tras_cntr[2]  ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|tras_cntr[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|bank_st.001   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|bank_st.001   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.011                             ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.011                             ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.100                             ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.100                             ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|bank_valid    ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|bank_valid    ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq                                                   ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|bank_valid    ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|bank_valid    ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo|wr_ptr[1]                                     ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo|wr_ptr[1]                                     ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[3]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[3]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|wr_ptr[2]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|wr_ptr[2]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bs_convert:u_bs_convert|wr_xfr_count[0]                   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bs_convert:u_bs_convert|wr_xfr_count[0]                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|wr_ptr[0]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|wr_ptr[0]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo|full_q                                        ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo|full_q                                        ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.110                             ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.110                             ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[1]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[1]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[0]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[0]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 22
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 76.481 ns




+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                     ; -9.217   ; 0.179 ; N/A      ; N/A     ; 19.605              ;
;  clk                                                 ; N/A      ; N/A   ; N/A      ; N/A     ; 41.251              ;
;  ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.171    ; 0.186 ; N/A      ; N/A     ; 19.605              ;
;  ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; -9.217   ; 0.179 ; N/A      ; N/A     ; 49.472              ;
; Design-wide TNS                                      ; -304.391 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                 ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; -304.391 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sdr_clk_o      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_cs_n_o     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_cke_o      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_ras_n_o    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_cas_n_o    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_we_n_o     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dqm_o[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dqm_o[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_ba_o[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_ba_o[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uart_txd_o     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; uart_rxd_i              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdr_clk_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_cs_n_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; sdr_cke_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ras_n_o    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_cas_n_o    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_we_n_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dqm_o[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dqm_o[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ba_o[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ba_o[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; uart_txd_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; led[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; led[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; led[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; led[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.36 V              ; -0.0133 V           ; 0.215 V                              ; 0.046 V                              ; 5.28e-10 s                  ; 5.48e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.36 V             ; -0.0133 V          ; 0.215 V                             ; 0.046 V                             ; 5.28e-10 s                 ; 5.48e-10 s                 ; Yes                       ; Yes                       ;
; led[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.33 V              ; -0.00386 V          ; 0.159 V                              ; 0.063 V                              ; 3.32e-09 s                  ; 3.1e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.33 V             ; -0.00386 V         ; 0.159 V                             ; 0.063 V                             ; 3.32e-09 s                 ; 3.1e-09 s                  ; Yes                       ; Yes                       ;
; led[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; led[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; led[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.51e-09 V                   ; 2.37 V              ; -0.0161 V           ; 0.162 V                              ; 0.02 V                               ; 4.95e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.51e-09 V                  ; 2.37 V             ; -0.0161 V          ; 0.162 V                             ; 0.02 V                              ; 4.95e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.83e-09 V                   ; 2.35 V              ; -0.00181 V          ; 0.151 V                              ; 0.007 V                              ; 6.94e-10 s                  ; 8.74e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.83e-09 V                  ; 2.35 V             ; -0.00181 V         ; 0.151 V                             ; 0.007 V                             ; 6.94e-10 s                 ; 8.74e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdr_clk_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_cs_n_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; sdr_cke_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ras_n_o    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_cas_n_o    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_we_n_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dqm_o[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dqm_o[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ba_o[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ba_o[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; sdr_addr_o[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; uart_txd_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; led[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; led[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; led[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; led[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00607 V          ; 0.064 V                              ; 0.017 V                              ; 6.9e-10 s                   ; 6.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00607 V         ; 0.064 V                             ; 0.017 V                             ; 6.9e-10 s                  ; 6.78e-10 s                 ; Yes                       ; Yes                       ;
; led[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00196 V          ; 0.092 V                              ; 0.052 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00196 V         ; 0.092 V                             ; 0.052 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; led[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; led[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; led[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; sdr_dq_io[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.34 V              ; -0.008 V            ; 0.104 V                              ; 0.015 V                              ; 6.53e-10 s                  ; 5.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.34 V             ; -0.008 V           ; 0.104 V                             ; 0.015 V                             ; 6.53e-10 s                 ; 5.55e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.0032 V           ; 0.057 V                              ; 0.016 V                              ; 8.65e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.0032 V          ; 0.057 V                             ; 0.016 V                             ; 8.65e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdr_clk_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_cs_n_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; sdr_cke_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ras_n_o    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_cas_n_o    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_we_n_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dqm_o[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dqm_o[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ba_o[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ba_o[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; sdr_addr_o[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; uart_txd_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; led[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; led[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; led[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; led[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0107 V           ; 0.241 V                              ; 0.161 V                              ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0107 V          ; 0.241 V                             ; 0.161 V                             ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; led[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; led[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; led[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; sdr_dq_io[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-08 V                   ; 2.71 V              ; -0.0718 V           ; 0.277 V                              ; 0.167 V                              ; 3.12e-10 s                  ; 3.02e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-08 V                  ; 2.71 V             ; -0.0718 V          ; 0.277 V                             ; 0.167 V                             ; 3.12e-10 s                 ; 3.02e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0198 V           ; 0.2 V                                ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0198 V          ; 0.2 V                               ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                           ;
+-----------------------------------------------------+-----------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+--------------+----------+----------+----------+
; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 275677       ; 0        ; 0        ; 0        ;
; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 977107532    ; 0        ; 0        ; 0        ;
; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; > 2147483647 ; 0        ; 0        ; 0        ;
; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; > 2147483647 ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                            ;
+-----------------------------------------------------+-----------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+--------------+----------+----------+----------+
; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 275677       ; 0        ; 0        ; 0        ;
; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 977107532    ; 0        ; 0        ; 0        ;
; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; > 2147483647 ; 0        ; 0        ; 0        ;
; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; > 2147483647 ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 5624  ; 5624 ;
; Unconstrained Output Ports      ; 47    ; 47   ;
; Unconstrained Output Port Paths ; 63    ; 63   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                ;
+-----------------------------------------------------+-----------------------------------------------------+-----------+-------------+
; Target                                              ; Clock                                               ; Type      ; Status      ;
+-----------------------------------------------------+-----------------------------------------------------+-----------+-------------+
; clk                                                 ; clk                                                 ; Base      ; Constrained ;
; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+-----------------------------------------------------+-----------------------------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; rst_n         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; led[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_ba_o[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_ba_o[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_cas_n_o    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_cke_o      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_clk_o      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_cs_n_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dqm_o[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dqm_o[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_ras_n_o    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_we_n_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_txd_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; rst_n         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; led[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_ba_o[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_ba_o[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_cas_n_o    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_cke_o      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_clk_o      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_cs_n_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dqm_o[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dqm_o[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_ras_n_o    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_we_n_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_txd_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Mon Dec 09 17:26:24 2019
Info: Command: quartus_sta wishbone_cycy10_soc -c wishbone_cycy10_soc
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'SDC1.sdc'
Warning (332174): Ignored filter at SDC1.sdc(1): get_ports could not be matched with a port File: F:/undergraduate_thesis/wishbone_cyc10_os/SDC1.sdc Line: 1
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {ip_pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 12 -multiply_by 25 -duty_cycle 50.00 -name {ip_pll0|altpll_component|auto_generated|pll1|clk[0]} {ip_pll0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {ip_pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 6 -multiply_by 5 -duty_cycle 50.00 -name {ip_pll0|altpll_component|auto_generated|pll1|clk[1]} {ip_pll0|altpll_component|auto_generated|pll1|clk[1]}
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: ip_pll0|altpll_component|auto_generated|pll1|clk[0] with master clock period: 83.330 found on PLL node: ip_pll0|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 83.333
    Warning (332056): Clock: ip_pll0|altpll_component|auto_generated|pll1|clk[1] with master clock period: 83.330 found on PLL node: ip_pll0|altpll_component|auto_generated|pll1|clk[1] does not match the master clock period requirement: 83.333
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From ip_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) to ip_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From ip_pll0|altpll_component|auto_generated|pll1|clk[1] (Rise) to ip_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From ip_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) to ip_pll0|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From ip_pll0|altpll_component|auto_generated|pll1|clk[1] (Rise) to ip_pll0|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.217
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.217            -304.391 ip_pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.171               0.000 ip_pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.433
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.433               0.000 ip_pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.453               0.000 ip_pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 19.617
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    19.617               0.000 ip_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    41.588               0.000 clk 
    Info (332119):    49.472               0.000 ip_pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 22 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 22
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 71.766 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: ip_pll0|altpll_component|auto_generated|pll1|clk[0] with master clock period: 83.330 found on PLL node: ip_pll0|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 83.333
    Warning (332056): Clock: ip_pll0|altpll_component|auto_generated|pll1|clk[1] with master clock period: 83.330 found on PLL node: ip_pll0|altpll_component|auto_generated|pll1|clk[1] does not match the master clock period requirement: 83.333
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From ip_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) to ip_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From ip_pll0|altpll_component|auto_generated|pll1|clk[1] (Rise) to ip_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From ip_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) to ip_pll0|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From ip_pll0|altpll_component|auto_generated|pll1|clk[1] (Rise) to ip_pll0|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.402            -241.488 ip_pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.333               0.000 ip_pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.382
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.382               0.000 ip_pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.401               0.000 ip_pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 19.605
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    19.605               0.000 ip_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    41.600               0.000 clk 
    Info (332119):    49.490               0.000 ip_pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 22 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 22
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 72.109 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: ip_pll0|altpll_component|auto_generated|pll1|clk[0] with master clock period: 83.330 found on PLL node: ip_pll0|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 83.333
    Warning (332056): Clock: ip_pll0|altpll_component|auto_generated|pll1|clk[1] with master clock period: 83.330 found on PLL node: ip_pll0|altpll_component|auto_generated|pll1|clk[1] does not match the master clock period requirement: 83.333
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From ip_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) to ip_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From ip_pll0|altpll_component|auto_generated|pll1|clk[1] (Rise) to ip_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From ip_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) to ip_pll0|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From ip_pll0|altpll_component|auto_generated|pll1|clk[1] (Rise) to ip_pll0|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 6.947
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.947               0.000 ip_pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    11.345               0.000 ip_pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 ip_pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.186               0.000 ip_pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 19.716
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    19.716               0.000 ip_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    41.251               0.000 clk 
    Info (332119):    49.752               0.000 ip_pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 22 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 22
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 76.481 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 4933 megabytes
    Info: Processing ended: Mon Dec 09 17:26:47 2019
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:24


