FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 17.2-2016 S063 (3833650) 1/3/2020}
"PAGE_NUMBER" = 1;
0"NC";
1"P3V3\g";
2"GND\g";
3"GND\g";
4"P3V3\g";
5"GND\g";
6"GND\g";
7"P3V3\g";
8"GND\g";
9"P1V3\g";
10"TD_N";
11"TD_P";
12"CLK_P";
13"CLK_N";
14"SFP_TD_P";
15"SFP_SCL";
16"RD_N";
17"RD_P";
18"SFP_SDA";
19"TX_FAULT";
20"LOS";
21"TX_DISABLE";
22"SFP_TD_N";
23"TX_FAULT";
24"LOS";
25"MOD_ABS";
26"UN$1$CON20PSFP$I19$RATESELECT";
27"UN$1$CAPCERSMDCL2$I35$B";
28"UN$1$CAPCERSMDCL2$I31$B";
29"SFP_SCL";
30"SFP_SDA";
%"INPORT"
"1","(400,5800)","0","standard","I10";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"21;
%"OUTPORT"
"1","(4550,5150)","0","standard","I11";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"20;
%"OUTPORT"
"1","(4550,5100)","0","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"19;
%"MAX9381_UMAX"
"1","(-900,5900)","0","bris_cds_discrete","I13";
;
POWER_GROUP"VEE=GND;VCC=P3V3"
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125"
CDS_LIB"bris_cds_discrete";
"CLK_N"13;
"Q_N"22;
"D_N"10;
"Q_P"14;
"CLK_P"12;
"D_P"11;
%"P3V3"
"1","(175,5800)","0","cnpower","I14";
;
HDL_POWER"P3V3"
BODY_TYPE"PLUMBING"
SIZE"1B"
CDS_LIB"cnpower";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"1;
%"GND"
"1","(1250,5200)","0","cnpower","I15";
;
CDS_LIB"cnpower"
BODY_TYPE"PLUMBING"
HDL_POWER"GND"
SIZE"1B";
"A<SIZE-1..0>\NAC"
VHDL_INIT"0"2;
%"RSMD0402"
"2","(750,5750)","0","cnpassive","I16";
;
$LOCATION"R?"
VALUE"4.7K"
VOLTAGE"RVMAX"
TOL_ON_OFF"ON"
TC2"RTMPQ"
TC1"RTMPL"
SLOPE"RSMAX"
SIZE"1B"
POWER"RMAX"
POSTOL"RTOL%"
NEGTOL"RTOL%"
MAX_TEMP"RTMAX"
DIST"FLAT"
CDS_LIB"cnpassive"
PACK_TYPE"1/16W"
TOL"1%";
"A <SIZE-1..0>\NAC"1;
"B <SIZE-1..0>\NAC"23;
%"RSMD0402"
"2","(750,5700)","0","cnpassive","I18";
;
$LOCATION"R?"
VALUE"4.7K"
VOLTAGE"RVMAX"
TOL_ON_OFF"ON"
TC2"RTMPQ"
TC1"RTMPL"
SLOPE"RSMAX"
SIZE"1B"
POWER"RMAX"
POSTOL"RTOL%"
NEGTOL"RTOL%"
MAX_TEMP"RTMAX"
DIST"FLAT"
PACK_TYPE"1/16W"
TOL"1%"
CDS_LIB"cnpassive";
"A <SIZE-1..0>\NAC"1;
"B <SIZE-1..0>\NAC"24;
%"CON20P_SFP"
"2","(1750,5550)","2","cnconnector","I19";
;
$LOCATION"J?"
TYPE"1888247-1"
CDS_LIB"cnconnector"
CDS_LMAN_SYM_OUTLINE"-350,450,350,-275";
"TD+"14;
"TD-"22;
"LOS"24;
"TX_FAULT"23;
"VCCT"27;
"VEET1"2;
"VEET2"2;
"VEER1"3;
"VEER3"3;
"VEER2"3;
"RD-"16;
"VEET3"2;
"VCCR"28;
"MOD_DEF0/MOD_ABS"25;
"MOD_DEF1/SCL"29;
"MOD_DEF2/SDA"30;
"RATE_SELECT/RS0"26;
"VEER/RS1"2;
"RD+"17;
"TX_DISABLE"21;
%"IOPORT"
"1","(3575,4825)","2","standard","I2";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"INOUT"
VHDL_PORT"INOUT"18;
%"GND"
"1","(2300,5200)","0","cnpower","I20";
;
CDS_LIB"cnpower"
SIZE"1B"
HDL_POWER"GND"
BODY_TYPE"PLUMBING";
"A<SIZE-1..0>\NAC"
VHDL_INIT"0"3;
%"RSMD0402"
"2","(2800,5600)","0","cnpassive","I21";
;
$LOCATION"R?"
VALUE"4.7K"
VOLTAGE"RVMAX"
TOL_ON_OFF"ON"
TC2"RTMPQ"
TC1"RTMPL"
SLOPE"RSMAX"
SIZE"1B"
POWER"RMAX"
POSTOL"RTOL%"
NEGTOL"RTOL%"
MAX_TEMP"RTMAX"
DIST"FLAT"
PACK_TYPE"1/16W"
TOL"1%"
CDS_LIB"cnpassive";
"A <SIZE-1..0>\NAC"26;
"B <SIZE-1..0>\NAC"4;
%"P3V3"
"1","(3175,5900)","0","cnpower","I22";
;
HDL_POWER"P3V3"
SIZE"1B"
BODY_TYPE"PLUMBING"
CDS_LIB"cnpower";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"4;
%"RSMD0402"
"2","(2800,5700)","0","cnpassive","I23";
;
$LOCATION"R?"
VALUE"4.7K"
VOLTAGE"RVMAX"
TOL_ON_OFF"ON"
TC2"RTMPQ"
TC1"RTMPL"
SLOPE"RSMAX"
SIZE"1B"
POWER"RMAX"
POSTOL"RTOL%"
NEGTOL"RTOL%"
MAX_TEMP"RTMAX"
DIST"FLAT"
PACK_TYPE"1/16W"
TOL"1%"
CDS_LIB"cnpassive";
"A <SIZE-1..0>\NAC"30;
"B <SIZE-1..0>\NAC"4;
%"RSMD0402"
"2","(2800,5750)","0","cnpassive","I24";
;
$LOCATION"R?"
VALUE"4.7K"
TOL"1%"
PACK_TYPE"1/16W"
DIST"FLAT"
MAX_TEMP"RTMAX"
NEGTOL"RTOL%"
POSTOL"RTOL%"
POWER"RMAX"
SIZE"1B"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPQ"
TOL_ON_OFF"ON"
VOLTAGE"RVMAX"
CDS_LIB"cnpassive";
"A <SIZE-1..0>\NAC"29;
"B <SIZE-1..0>\NAC"4;
%"RSMD0402"
"2","(2800,5800)","0","cnpassive","I25";
;
$LOCATION"R?"
VALUE"4.7K"
TOL"1%"
PACK_TYPE"1/16W"
DIST"FLAT"
MAX_TEMP"RTMAX"
NEGTOL"RTOL%"
POSTOL"RTOL%"
POWER"RMAX"
SIZE"1B"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPQ"
TOL_ON_OFF"ON"
VOLTAGE"RVMAX"
CDS_LIB"cnpassive";
"A <SIZE-1..0>\NAC"25;
"B <SIZE-1..0>\NAC"4;
%"INDUCTANCE"
"1","(2975,5500)","0","cndiscrete","I29";
;
$LOCATION"L?"
VALUE"4.7NH_2%"
CDS_LIB"cndiscrete"
PACK_TYPE"0402HP";
"B <SIZE-1..0>\NAC"
$PN"#"4;
"A <SIZE-1..0>\NAC"
$PN"#"28;
%"INPORT"
"1","(-1650,6000)","0","standard","I3";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"11;
%"INDUCTANCE"
"1","(700,5500)","0","cndiscrete","I30";
;
$LOCATION"L?"
VALUE"4.7NH_2%"
PACK_TYPE"0402HP"
CDS_LIB"cndiscrete";
"B <SIZE-1..0>\NAC"
$PN"#"27;
"A <SIZE-1..0>\NAC"
$PN"#"1;
%"CAPCERSMDCL2"
"1","(2700,5325)","1","cnpassive","I31";
;
$LOCATION"C?"
VALUE"100NF_X7R"
CDS_LIB"cnpassive"
VOLTAGE"16V"
PACK_TYPE"0402"
SIZE"1";
"A <SIZE-1..0>\NAC"
$PN"#"5;
"B <SIZE-1..0>\NAC"
$PN"#"28;
%"GND"
"1","(2600,5125)","0","cnpower","I32";
;
CDS_LIB"cnpower"
BODY_TYPE"PLUMBING"
HDL_POWER"GND"
SIZE"1B";
"A<SIZE-1..0>\NAC"
VHDL_INIT"0"5;
%"CAPCERSMDCL2"
"1","(2500,5325)","1","cnpassive","I33";
;
$LOCATION"C?"
VALUE"10UF"
PACK_TYPE"0805"
CDS_LIB"cnpassive"
SIZE"1"
VOLTAGE"10V_GEN";
"A <SIZE-1..0>\NAC"
$PN"#"5;
"B <SIZE-1..0>\NAC"
$PN"#"28;
%"CAPCERSMDCL2"
"1","(900,5325)","1","cnpassive","I35";
;
$LOCATION"C?"
VALUE"100NF_X7R"
CDS_LIB"cnpassive"
VOLTAGE"16V"
PACK_TYPE"0402"
SIZE"1";
"A <SIZE-1..0>\NAC"
$PN"#"6;
"B <SIZE-1..0>\NAC"
$PN"#"27;
%"GND"
"1","(900,5125)","0","cnpower","I36";
;
CDS_LIB"cnpower"
SIZE"1B"
HDL_POWER"GND"
BODY_TYPE"PLUMBING";
"A<SIZE-1..0>\NAC"
VHDL_INIT"0"6;
%"CAPCERSMDCL2"
"1","(-1075,5300)","1","cnpassive","I39";
;
$LOCATION"C?"
VALUE"10UF"
VOLTAGE"10V_GEN"
PACK_TYPE"0805"
SIZE"1"
CDS_LIB"cnpassive";
"A <SIZE-1..0>\NAC"
$PN"#"8;
"B <SIZE-1..0>\NAC"
$PN"#"7;
%"OUTPORT"
"1","(2725,5950)","0","standard","I4";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"17;
%"CAPCERSMDCL2"
"1","(-1275,5300)","1","cnpassive","I40";
;
$LOCATION"C?"
VALUE"100NF_X7R"
SIZE"1"
PACK_TYPE"0402"
VOLTAGE"16V"
CDS_LIB"cnpassive";
"A <SIZE-1..0>\NAC"
$PN"#"8;
"B <SIZE-1..0>\NAC"
$PN"#"7;
%"P3V3"
"1","(-1275,5575)","0","cnpower","I41";
;
HDL_POWER"P3V3"
CDS_LIB"cnpower"
SIZE"1B"
BODY_TYPE"PLUMBING";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"7;
%"GND"
"1","(-1275,5025)","0","cnpower","I42";
;
CDS_LIB"cnpower"
BODY_TYPE"PLUMBING"
HDL_POWER"GND"
SIZE"1B";
"A<SIZE-1..0>\NAC"
VHDL_INIT"0"8;
%"RSMD0402"
"2","(225,6125)","1","cnpassive","I43";
;
$LOCATION"R?"
VALUE"51"
TOL"1%"
PACK_TYPE"1/16W"
CDS_LIB"cnpassive"
DIST"FLAT"
MAX_TEMP"RTMAX"
NEGTOL"RTOL%"
POSTOL"RTOL%"
POWER"RMAX"
SIZE"1B"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPQ"
TOL_ON_OFF"ON"
VOLTAGE"RVMAX";
"A <SIZE-1..0>\NAC"14;
"B <SIZE-1..0>\NAC"9;
%"RSMD0402"
"2","(350,6125)","1","cnpassive","I44";
;
$LOCATION"R?"
VALUE"51"
TOL"1%"
PACK_TYPE"1/16W"
CDS_LIB"cnpassive"
DIST"FLAT"
MAX_TEMP"RTMAX"
NEGTOL"RTOL%"
POSTOL"RTOL%"
POWER"RMAX"
SIZE"1B"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPQ"
TOL_ON_OFF"ON"
VOLTAGE"RVMAX";
"A <SIZE-1..0>\NAC"22;
"B <SIZE-1..0>\NAC"9;
%"P1V3"
"1","(300,6375)","0","cnpower","I45";
;
HDL_POWER"P1V3"
CDS_LIB"cnpower"
SIZE"1B"
BODY_TYPE"PLUMBING";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"9;
%"RSMD0402"
"2","(-1450,5975)","0","cnpassive","I46";
;
CDS_LIB"cnpassive"
$LOCATION"R?"
VALUE"100"
ROOM"CDR"
TOL"1%"
SIZE"1B"
TOL_ON_OFF"ON"
PACK_TYPE"1/16W"
DIST"FLAT"
NEGTOL"RTOL%"
POSTOL"RTOL%"
POWER"RMAX"
SLOPE"RSMAX"
VOLTAGE"RVMAX"
MAX_TEMP"RTMAX"
TC2"RTMPQ"
TC1"RTMPL";
"A <SIZE-1..0>\NAC"11;
"B <SIZE-1..0>\NAC"10;
%"RSMD0402"
"2","(-1450,5825)","0","cnpassive","I47";
;
CDS_LIB"cnpassive"
$LOCATION"R?"
VALUE"100"
ROOM"CDR"
TOL"1%"
SIZE"1B"
TOL_ON_OFF"ON"
PACK_TYPE"1/16W"
DIST"FLAT"
NEGTOL"RTOL%"
POSTOL"RTOL%"
POWER"RMAX"
SLOPE"RSMAX"
VOLTAGE"RVMAX"
MAX_TEMP"RTMAX"
TC2"RTMPQ"
TC1"RTMPL";
"A <SIZE-1..0>\NAC"12;
"B <SIZE-1..0>\NAC"13;
%"OUTPORT"
"1","(2725,5900)","0","standard","I5";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"16;
%"INPORT"
"1","(-1650,5950)","0","standard","I6";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"10;
%"INPORT"
"1","(-1650,5800)","0","standard","I7";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"13;
%"INPORT"
"1","(-1650,5850)","0","standard","I8";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"12;
%"INPORT"
"1","(3575,4775)","0","standard","I9";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"15;
END.
