{
    "code": "module TopModule (\n    input logic clk,  // Clock input\n    input logic d,    // Data input\n    output logic q    // Data output\n);\n\n    always_ff @(posedge clk) begin\n        q <= d;  // On positive edge of clock, capture input `d` into `q`\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 2
}