{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1490210189998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1490210190016 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 22 15:16:29 2017 " "Processing started: Wed Mar 22 15:16:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1490210190016 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490210190016 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OcarinaOfVerilog -c OcarinaOfVerilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off OcarinaOfVerilog -c OcarinaOfVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490210190016 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1490210191000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ocarinaofverilog.v 9 9 " "Found 9 design units, including 9 entities, in source file ocarinaofverilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 OcarinaOfVerilog " "Found entity 1: OcarinaOfVerilog" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490210218546 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapathest " "Found entity 2: datapathest" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490210218546 ""} { "Info" "ISGN_ENTITY_NAME" "3 zeldaslullaby " "Found entity 3: zeldaslullaby" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490210218546 ""} { "Info" "ISGN_ENTITY_NAME" "4 eponasong " "Found entity 4: eponasong" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490210218546 ""} { "Info" "ISGN_ENTITY_NAME" "5 sariasong " "Found entity 5: sariasong" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490210218546 ""} { "Info" "ISGN_ENTITY_NAME" "6 songofstorms " "Found entity 6: songofstorms" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 303 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490210218546 ""} { "Info" "ISGN_ENTITY_NAME" "7 windsrequium " "Found entity 7: windsrequium" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 376 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490210218546 ""} { "Info" "ISGN_ENTITY_NAME" "8 RateDiv " "Found entity 8: RateDiv" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 449 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490210218546 ""} { "Info" "ISGN_ENTITY_NAME" "9 lfsr " "Found entity 9: lfsr" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 466 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490210218546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490210218546 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk OcarinaOfVerilog.v(23) " "Verilog HDL Implicit Net warning at OcarinaOfVerilog.v(23): created implicit net for \"clk\"" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490210218548 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result OcarinaOfVerilog.v(23) " "Verilog HDL Implicit Net warning at OcarinaOfVerilog.v(23): created implicit net for \"result\"" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490210218548 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_50 OcarinaOfVerilog.v(96) " "Verilog HDL Implicit Net warning at OcarinaOfVerilog.v(96): created implicit net for \"CLOCK_50\"" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490210218548 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_50 OcarinaOfVerilog.v(169) " "Verilog HDL Implicit Net warning at OcarinaOfVerilog.v(169): created implicit net for \"CLOCK_50\"" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 169 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490210218548 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_50 OcarinaOfVerilog.v(242) " "Verilog HDL Implicit Net warning at OcarinaOfVerilog.v(242): created implicit net for \"CLOCK_50\"" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 242 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490210218548 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_50 OcarinaOfVerilog.v(315) " "Verilog HDL Implicit Net warning at OcarinaOfVerilog.v(315): created implicit net for \"CLOCK_50\"" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 315 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490210218548 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_50 OcarinaOfVerilog.v(388) " "Verilog HDL Implicit Net warning at OcarinaOfVerilog.v(388): created implicit net for \"CLOCK_50\"" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 388 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490210218549 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "OcarinaOfVerilog " "Elaborating entity \"OcarinaOfVerilog\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1490210218640 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR OcarinaOfVerilog.v(9) " "Output port \"LEDR\" at OcarinaOfVerilog.v(9) has no driver" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1490210218644 "|OcarinaOfVerilog"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 OcarinaOfVerilog.v(10) " "Output port \"HEX0\" at OcarinaOfVerilog.v(10) has no driver" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1490210218645 "|OcarinaOfVerilog"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeldaslullaby zeldaslullaby:z " "Elaborating entity \"zeldaslullaby\" for hierarchy \"zeldaslullaby:z\"" {  } { { "OcarinaOfVerilog.v" "z" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490210218669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RateDiv zeldaslullaby:z\|RateDiv:rdiv " "Elaborating entity \"RateDiv\" for hierarchy \"zeldaslullaby:z\|RateDiv:rdiv\"" {  } { { "OcarinaOfVerilog.v" "rdiv" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490210218695 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 OcarinaOfVerilog.v(454) " "Verilog HDL assignment warning at OcarinaOfVerilog.v(454): truncated value with size 32 to match size of target (1)" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490210218696 "|OcarinaOfVerilog|zeldaslullaby:z|RateDiv:rdiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eponasong eponasong:es " "Elaborating entity \"eponasong\" for hierarchy \"eponasong:es\"" {  } { { "OcarinaOfVerilog.v" "es" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490210218722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sariasong sariasong:ss " "Elaborating entity \"sariasong\" for hierarchy \"sariasong:ss\"" {  } { { "OcarinaOfVerilog.v" "ss" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490210218751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "songofstorms songofstorms:sos " "Elaborating entity \"songofstorms\" for hierarchy \"songofstorms:sos\"" {  } { { "OcarinaOfVerilog.v" "sos" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490210218777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "windsrequium windsrequium:wr " "Elaborating entity \"windsrequium\" for hierarchy \"windsrequium:wr\"" {  } { { "OcarinaOfVerilog.v" "wr" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490210218805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapathest datapathest:d0 " "Elaborating entity \"datapathest\" for hierarchy \"datapathest:d0\"" {  } { { "OcarinaOfVerilog.v" "d0" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490210218833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:l " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:l\"" {  } { { "OcarinaOfVerilog.v" "l" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490210218853 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "OcarinaOfVerilog.v" "clk" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1490210218921 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1490210218921 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490210220181 "|OcarinaOfVerilog|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490210220181 "|OcarinaOfVerilog|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490210220181 "|OcarinaOfVerilog|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490210220181 "|OcarinaOfVerilog|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490210220181 "|OcarinaOfVerilog|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490210220181 "|OcarinaOfVerilog|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490210220181 "|OcarinaOfVerilog|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490210220181 "|OcarinaOfVerilog|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490210220181 "|OcarinaOfVerilog|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490210220181 "|OcarinaOfVerilog|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490210220181 "|OcarinaOfVerilog|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490210220181 "|OcarinaOfVerilog|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490210220181 "|OcarinaOfVerilog|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490210220181 "|OcarinaOfVerilog|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490210220181 "|OcarinaOfVerilog|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490210220181 "|OcarinaOfVerilog|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490210220181 "|OcarinaOfVerilog|HEX0[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1490210220180 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490210220238 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1490210220620 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490210220620 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490210220796 "|OcarinaOfVerilog|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490210220796 "|OcarinaOfVerilog|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490210220796 "|OcarinaOfVerilog|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490210220796 "|OcarinaOfVerilog|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490210220796 "|OcarinaOfVerilog|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490210220796 "|OcarinaOfVerilog|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490210220796 "|OcarinaOfVerilog|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490210220796 "|OcarinaOfVerilog|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490210220796 "|OcarinaOfVerilog|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490210220796 "|OcarinaOfVerilog|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490210220796 "|OcarinaOfVerilog|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490210220796 "|OcarinaOfVerilog|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490210220796 "|OcarinaOfVerilog|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490210220796 "|OcarinaOfVerilog|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "OcarinaOfVerilog.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/OcarinaOfVerilog.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490210220796 "|OcarinaOfVerilog|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1490210220796 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1490210220799 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1490210220799 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1490210220799 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "895 " "Peak virtual memory: 895 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1490210220847 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 22 15:17:00 2017 " "Processing ended: Wed Mar 22 15:17:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1490210220847 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1490210220847 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1490210220847 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1490210220847 ""}
