// Seed: 910328619
module module_0;
  supply0 id_1 = 1'h0 < 1;
  id_4(
      .id_0(1 < id_1), .id_1(1), .id_2(1), .id_3(id_1 < 1'b0), .id_4(id_2), .id_5(id_2)
  );
  assign id_2[1] = 1 ? 1 : 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(*) while (1) @(id_2);
  module_0 modCall_1 ();
endmodule
