// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in

// Design a module that prints the output
module print( input in, output out );
// print out the input

// Design a module that prints the output
module print_wire( input in, output out );
// print out the input

// Design a module that prints the output
module print_wire_assign( input in, output out );
// print out the input

// Design a module that prints the output
module print_wire_assign_assign( input in, output out );
// print out the input

// Design a module that prints the output
module print_wire_assign_assign_assign( input in, output out );
// print out the input

// Design a module that prints the output
module print_wire_assign_assign_assign_assign( input in, output out );
// print out the input

// Design aendmodule
