
*** Running vivado
    with args -log dcpu_onboard.vds -m64 -mode batch -messageDb vivado.pb -notrace -source dcpu_onboard.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source dcpu_onboard.tcl -notrace
Command: synth_design -top dcpu_onboard -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22020 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 305.676 ; gain = 99.078
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dcpu_onboard' [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/dcpu_onboard.v:22]
INFO: [Synth 8-638] synthesizing module 'cpu_top' [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/cpu_top.v:22]
INFO: [Synth 8-638] synthesizing module 'cpu' [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/dcpu.v:23]
INFO: [Synth 8-638] synthesizing module 'PC_reg' [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/PC_reg.v:23]
	Parameter RESET_VALUE bound to: 4194304 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PC_reg' (1#1) [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/PC_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'regs_IF_ID' [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/regs_IF_ID.v:23]
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regs_IF_ID' (2#1) [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/regs_IF_ID.v:23]
INFO: [Synth 8-638] synthesizing module 'mux' [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/mux.v:22]
INFO: [Synth 8-256] done synthesizing module 'mux' (3#1) [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/mux.v:22]
INFO: [Synth 8-638] synthesizing module 'controller' [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/controller.v:22]
INFO: [Synth 8-256] done synthesizing module 'controller' (4#1) [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/controller.v:22]
INFO: [Synth 8-638] synthesizing module 'conflict_judge' [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/conflict_judge.v:22]
INFO: [Synth 8-256] done synthesizing module 'conflict_judge' (5#1) [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/conflict_judge.v:22]
INFO: [Synth 8-638] synthesizing module 'regs_ID_EX' [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/regs_ID_EX.v:23]
INFO: [Synth 8-256] done synthesizing module 'regs_ID_EX' (6#1) [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/regs_ID_EX.v:23]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-638] synthesizing module 'add' [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/add.v:23]
INFO: [Synth 8-638] synthesizing module 'neg32' [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/neg32.v:23]
INFO: [Synth 8-256] done synthesizing module 'neg32' (7#1) [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/neg32.v:23]
INFO: [Synth 8-638] synthesizing module 'add32' [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/add32.v:23]
INFO: [Synth 8-638] synthesizing module 'add16' [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/add16.v:23]
INFO: [Synth 8-638] synthesizing module 'add4' [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/add4.v:23]
INFO: [Synth 8-638] synthesizing module 'add1' [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/add1.v:23]
INFO: [Synth 8-256] done synthesizing module 'add1' (8#1) [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/add1.v:23]
INFO: [Synth 8-638] synthesizing module 'cla4' [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/cla4.v:22]
INFO: [Synth 8-256] done synthesizing module 'cla4' (9#1) [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/cla4.v:22]
INFO: [Synth 8-256] done synthesizing module 'add4' (10#1) [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/add4.v:23]
INFO: [Synth 8-256] done synthesizing module 'add16' (11#1) [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/add16.v:23]
INFO: [Synth 8-256] done synthesizing module 'add32' (12#1) [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/add32.v:23]
INFO: [Synth 8-256] done synthesizing module 'add' (13#1) [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/add.v:23]
INFO: [Synth 8-638] synthesizing module 'luislt' [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/luislt.v:23]
WARNING: [Synth 8-153] case item 3'b0zz will never be executed [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/luislt.v:45]
INFO: [Synth 8-256] done synthesizing module 'luislt' (14#1) [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/luislt.v:23]
INFO: [Synth 8-226] default block is never used [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/alu.v:73]
INFO: [Synth 8-256] done synthesizing module 'alu' (15#1) [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-638] synthesizing module 'regs_EX_MEM' [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/regs_EX_MEM.v:23]
INFO: [Synth 8-256] done synthesizing module 'regs_EX_MEM' (16#1) [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/regs_EX_MEM.v:23]
INFO: [Synth 8-638] synthesizing module 'dmem' [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/dmem.v:23]
WARNING: [Synth 8-3848] Net addr_TRUE in module/entity dmem does not have driver. [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/dmem.v:34]
INFO: [Synth 8-256] done synthesizing module 'dmem' (17#1) [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/dmem.v:23]
INFO: [Synth 8-638] synthesizing module 'regs_MEM_WB' [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/regs_MEM_WB.v:23]
INFO: [Synth 8-256] done synthesizing module 'regs_MEM_WB' (18#1) [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/regs_MEM_WB.v:23]
INFO: [Synth 8-638] synthesizing module 'regfiles' [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/regfiles.v:23]
INFO: [Synth 8-256] done synthesizing module 'regfiles' (19#1) [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/regfiles.v:23]
INFO: [Synth 8-256] done synthesizing module 'cpu' (20#1) [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/dcpu.v:23]
INFO: [Synth 8-638] synthesizing module 'imem' [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/imem.v:23]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_0' [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.runs/synth_1/.Xil/Vivado-20564-DESKTOP-D2C712Q/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dist_mem_gen_0' (21#1) [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.runs/synth_1/.Xil/Vivado-20564-DESKTOP-D2C712Q/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'imem' (22#1) [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/imem.v:23]
INFO: [Synth 8-256] done synthesizing module 'cpu_top' (23#1) [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/cpu_top.v:22]
INFO: [Synth 8-638] synthesizing module 'seg7x16' [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/seg7x16.v:22]
INFO: [Synth 8-226] default block is never used [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/seg7x16.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'seg_data_r_reg' and it is trimmed from '8' to '4' bits. [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/seg7x16.v:61]
INFO: [Synth 8-256] done synthesizing module 'seg7x16' (24#1) [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/seg7x16.v:22]
INFO: [Synth 8-256] done synthesizing module 'dcpu_onboard' (25#1) [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/dcpu_onboard.v:22]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[31]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[30]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[29]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[28]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[27]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[26]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[25]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[24]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[23]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[22]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[21]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[20]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[19]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[18]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[17]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[16]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[15]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[14]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[13]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[12]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[11]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[10]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[9]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[8]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[7]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[6]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[5]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[4]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[3]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[2]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[1]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[0]
WARNING: [Synth 8-3331] design conflict_judge has unconnected port instr[31]
WARNING: [Synth 8-3331] design conflict_judge has unconnected port instr[30]
WARNING: [Synth 8-3331] design conflict_judge has unconnected port instr[29]
WARNING: [Synth 8-3331] design conflict_judge has unconnected port instr[28]
WARNING: [Synth 8-3331] design conflict_judge has unconnected port instr[27]
WARNING: [Synth 8-3331] design conflict_judge has unconnected port instr[26]
WARNING: [Synth 8-3331] design conflict_judge has unconnected port instr[15]
WARNING: [Synth 8-3331] design conflict_judge has unconnected port instr[14]
WARNING: [Synth 8-3331] design conflict_judge has unconnected port instr[13]
WARNING: [Synth 8-3331] design conflict_judge has unconnected port instr[12]
WARNING: [Synth 8-3331] design conflict_judge has unconnected port instr[11]
WARNING: [Synth 8-3331] design conflict_judge has unconnected port instr[10]
WARNING: [Synth 8-3331] design conflict_judge has unconnected port instr[9]
WARNING: [Synth 8-3331] design conflict_judge has unconnected port instr[8]
WARNING: [Synth 8-3331] design conflict_judge has unconnected port instr[7]
WARNING: [Synth 8-3331] design conflict_judge has unconnected port instr[6]
WARNING: [Synth 8-3331] design conflict_judge has unconnected port instr[5]
WARNING: [Synth 8-3331] design conflict_judge has unconnected port instr[4]
WARNING: [Synth 8-3331] design conflict_judge has unconnected port instr[3]
WARNING: [Synth 8-3331] design conflict_judge has unconnected port instr[2]
WARNING: [Synth 8-3331] design conflict_judge has unconnected port instr[1]
WARNING: [Synth 8-3331] design conflict_judge has unconnected port instr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 479.102 ; gain = 272.504
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 479.102 ; gain = 272.504
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'dist_mem_gen_0' instantiated as 'cpu_top_inst/imem_inst/dist_mem_gen_0_inst' [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/imem.v:28]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.runs/synth_1/.Xil/Vivado-20564-DESKTOP-D2C712Q/dcp/dist_mem_gen_0_in_context.xdc] for cell 'cpu_top_inst/imem_inst/dist_mem_gen_0_inst'
Finished Parsing XDC File [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.runs/synth_1/.Xil/Vivado-20564-DESKTOP-D2C712Q/dcp/dist_mem_gen_0_in_context.xdc] for cell 'cpu_top_inst/imem_inst/dist_mem_gen_0_inst'
Parsing XDC File [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/constrs_1/new/dcpu.xdc]
Finished Parsing XDC File [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/constrs_1/new/dcpu.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/constrs_1/new/dcpu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dcpu_onboard_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dcpu_onboard_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 891.191 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 891.191 ; gain = 684.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 891.191 ; gain = 684.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 891.191 ; gain = 684.594
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "memory_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[64]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[65]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[66]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[67]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[68]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[69]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[70]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[71]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[72]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[73]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[74]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[75]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[76]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[77]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[78]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[79]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[80]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[81]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[82]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[83]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[84]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[85]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[86]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[87]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[88]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[89]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[90]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[91]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[92]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[93]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[94]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[95]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[96]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[97]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[98]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[99]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:01:02 . Memory (MB): peak = 891.191 ; gain = 684.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |case__10__GD      |           1|     65504|
|2     |dmem__GB1         |           1|      5952|
|3     |dmem__GB2         |           1|     18483|
|4     |dmem__GB3         |           1|     29664|
|5     |dmem__GB4         |           1|     40411|
|6     |cpu__GC0          |           1|      9261|
|7     |imem              |           1|        32|
|8     |dcpu_onboard__GC0 |           1|       427|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     25 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 32    
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 19    
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	2048 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 46    
	   4 Input     32 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2083  
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dcpu_onboard 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module dmem 
Detailed RTL Component Info : 
+---Muxes : 
	2048 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2048  
Module PC_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module regs_IF_ID 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 2     
Module controller 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module regs_ID_EX 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module neg32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
Module add1__31 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module add1__30 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module add1__29 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module add1__28 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module add1__27 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module add1__26 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module add1__25 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module add1__24 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module add1__23 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module add1__22 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module add1__21 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module add1__20 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module add1__19 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module add1__18 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module add1__17 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module add1__16 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module add1__7 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module add1__6 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module add1__5 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module add1__4 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module add1__11 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module add1__10 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module add1__9 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module add1__8 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module add1__15 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module add1__14 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module add1__13 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module add1__12 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module add1__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module add1__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module add1__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module add1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module luislt 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 17    
Module regs_EX_MEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module regs_MEM_WB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module regfiles 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 32    
Module cpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   2 Input      5 Bit        Muxes := 2     
Module seg7x16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:01:10 . Memory (MB): peak = 891.191 ; gain = 684.594
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'regs_ID_EX_INST/dm_wdata_EX_reg[31:0]' into 'regs_ID_EX_INST/rt_wire_EX_reg[31:0]' [D:/Dynamic_Pipeline_CPU/Dynamic_Pipeline_CPU.srcs/sources_1/new/regs_ID_EX.v:71]
DSP Report: Generating DSP mul_out, operation Mode is: A*B.
DSP Report: operator mul_out is absorbed into DSP mul_out.
DSP Report: operator mul_out is absorbed into DSP mul_out.
DSP Report: Generating DSP mul_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_out is absorbed into DSP mul_out.
DSP Report: operator mul_out is absorbed into DSP mul_out.
DSP Report: Generating DSP mul_out, operation Mode is: A*B.
DSP Report: operator mul_out is absorbed into DSP mul_out.
DSP Report: operator mul_out is absorbed into DSP mul_out.
DSP Report: Generating DSP mul_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_out is absorbed into DSP mul_out.
DSP Report: operator mul_out is absorbed into DSP mul_out.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:01:12 . Memory (MB): peak = 1034.695 ; gain = 828.098
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:17 ; elapsed = 00:01:12 . Memory (MB): peak = 1034.695 ; gain = 828.098

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |case__10__GD      |           1|     65504|
|2     |dmem__GB1         |           1|      5952|
|3     |dmem__GB2         |           1|     18483|
|4     |dmem__GB3         |           1|     29664|
|5     |dmem__GB4         |           1|     40411|
|6     |cpu__GC0          |           1|     10138|
|7     |imem              |           1|        32|
|8     |dcpu_onboard__GC0 |           1|       427|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cpu         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu         | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu         | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[31]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[30]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[30]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[29]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[29]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[28]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[28]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[27]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[24]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[27]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[25]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[27]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[27]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[26]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[26]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[23]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[20]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[23]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[21]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[23]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[23]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[22]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[22]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[19]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[16]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[19]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[17]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[19]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[19]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[18]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[18]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[15]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[5]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[15]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[7]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[15]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[6]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[15]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[12]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[15]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[13]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[15]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[15]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[14]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[14]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[11]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[8]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[11]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[9]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[11]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[11]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[10]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[10]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[16]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[0]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[1]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[2]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[2]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[3]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[3]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[4]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[5]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[5]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[6]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[6]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[6]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[7]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[7]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[7]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[8]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[8]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[8]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[2]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[9]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[9]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[9]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[3]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[10]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[10]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[10]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/shamt_EX_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[11]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[11]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[12]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[12]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[13]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[13]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[14]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[14]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[15]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[15]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[15]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[16]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[16]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[17]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[16]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[17]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[17]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[18]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[17]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[18]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[18]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[19]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[18]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[19]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[19]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[20]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[19]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[20]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[20]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[21]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[20]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[21]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[21]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[22]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[21]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[22]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[22]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[23]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[22]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[23]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[23]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[24]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[23]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[24]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[24]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[25]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[24]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[25]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[25]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[26]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[25]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[26]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[26]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[27]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[26]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[27]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[27]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[28]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[27]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[28]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[28]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[29]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[28]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[29]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[29]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[30]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[29]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[30]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[30]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/uimmediate_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[30]' (FDC) to 'cpu_insti_5/regs_ID_EX_INST/simmediate_EX_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_insti_5/\regs_ID_EX_INST/uimmediate_EX_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_6/\seg7x16_inst/o_seg_r_reg[7] )
INFO: [Synth 8-3886] merging instance 'dmem_INSTi_4/memory_reg[2044][0]' (FDCE_1) to 'dmem_INSTi_4/memory_reg[2042][0]'
INFO: [Synth 8-3886] merging instance 'dmem_INSTi_4/memory_reg[2044][1]' (FDCE_1) to 'dmem_INSTi_4/memory_reg[2042][1]'
INFO: [Synth 8-3886] merging instance 'dmem_INSTi_4/memory_reg[2044][2]' (FDCE_1) to 'dmem_INSTi_4/memory_reg[2042][2]'
INFO: [Synth 8-3886] merging instance 'dmem_INSTi_4/memory_reg[2044][3]' (FDCE_1) to 'dmem_INSTi_4/memory_reg[2042][3]'
INFO: [Synth 8-3886] merging instance 'dmem_INSTi_4/memory_reg[2044][4]' (FDCE_1) to 'dmem_INSTi_4/memory_reg[2042][4]'
INFO: [Synth 8-3886] merging instance 'dmem_INSTi_4/memory_reg[2044][5]' (FDCE_1) to 'dmem_INSTi_4/memory_reg[2042][5]'
INFO: [Synth 8-3886] merging instance 'dmem_INSTi_4/memory_reg[2044][6]' (FDCE_1) to 'dmem_INSTi_4/memory_reg[2042][6]'
INFO: [Synth 8-3886] merging instance 'dmem_INSTi_4/memory_reg[2044][7]' (FDCE_1) to 'dmem_INSTi_4/memory_reg[2042][7]'
INFO: [Synth 8-3886] merging instance 'dmem_INSTi_4/memory_reg[2044][8]' (FDCE_1) to 'dmem_INSTi_4/memory_reg[2042][8]'
INFO: [Synth 8-3886] merging instance 'dmem_INSTi_4/memory_reg[2044][9]' (FDCE_1) to 'dmem_INSTi_4/memory_reg[2042][9]'
INFO: [Synth 8-3886] merging instance 'dmem_INSTi_4/memory_reg[2044][10]' (FDCE_1) to 'dmem_INSTi_4/memory_reg[2042][10]'
INFO: [Synth 8-3886] merging instance 'dmem_INSTi_4/memory_reg[2044][11]' (FDCE_1) to 'dmem_INSTi_4/memory_reg[2042][11]'
INFO: [Synth 8-3886] merging instance 'dmem_INSTi_4/memory_reg[2044][12]' (FDCE_1) to 'dmem_INSTi_4/memory_reg[2042][12]'
INFO: [Synth 8-3886] merging instance 'dmem_INSTi_4/memory_reg[2044][13]' (FDCE_1) to 'dmem_INSTi_4/memory_reg[2042][13]'
INFO: [Synth 8-3886] merging instance 'dmem_INSTi_4/memory_reg[2044][14]' (FDCE_1) to 'dmem_INSTi_4/memory_reg[2042][14]'
INFO: [Synth 8-3886] merging instance 'dmem_INSTi_4/memory_reg[2044][15]' (FDCE_1) to 'dmem_INSTi_4/memory_reg[2042][15]'
INFO: [Synth 8-3886] merging instance 'dmem_INSTi_4/memory_reg[2044][16]' (FDCE_1) to 'dmem_INSTi_4/memory_reg[2042][16]'
INFO: [Synth 8-3886] merging instance 'dmem_INSTi_4/memory_reg[2044][17]' (FDCE_1) to 'dmem_INSTi_4/memory_reg[2042][17]'
INFO: [Synth 8-3886] merging instance 'dmem_INSTi_4/memory_reg[2044][18]' (FDCE_1) to 'dmem_INSTi_4/memory_reg[2042][18]'
INFO: [Synth 8-3886] merging instance 'dmem_INSTi_4/memory_reg[2044][19]' (FDCE_1) to 'dmem_INSTi_4/memory_reg[2042][19]'
INFO: [Synth 8-3886] merging instance 'dmem_INSTi_4/memory_reg[2044][20]' (FDCE_1) to 'dmem_INSTi_4/memory_reg[2042][20]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_4/\memory_reg[1426][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_4/\memory_reg[1426][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_4/\memory_reg[1426][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_4/\memory_reg[1426][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_4/\memory_reg[1426][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_4/\memory_reg[1426][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_4/\memory_reg[1426][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_4/\memory_reg[1426][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_4/\memory_reg[1426][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_4/\memory_reg[1426][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_4/\memory_reg[1426][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_4/\memory_reg[1426][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_4/\memory_reg[1426][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_4/\memory_reg[1426][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_4/\memory_reg[1426][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_4/\memory_reg[1426][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_4/\memory_reg[1426][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_4/\memory_reg[1426][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_4/\memory_reg[1426][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_4/\memory_reg[1426][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_4/\memory_reg[1426][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_4/\memory_reg[1426][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_4/\memory_reg[1426][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_4/\memory_reg[1426][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_4/\memory_reg[1426][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_4/\memory_reg[1426][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_4/\memory_reg[1426][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_4/\memory_reg[1426][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_4/\memory_reg[1426][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_4/\memory_reg[1426][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_4/\memory_reg[1426][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_4/\memory_reg[1426][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_2/\memory_reg[98][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_2/\memory_reg[98][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_2/\memory_reg[98][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_2/\memory_reg[98][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_2/\memory_reg[98][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_2/\memory_reg[98][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_2/\memory_reg[98][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_2/\memory_reg[98][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_2/\memory_reg[98][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_2/\memory_reg[98][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_2/\memory_reg[98][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_2/\memory_reg[98][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_2/\memory_reg[98][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_2/\memory_reg[98][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_2/\memory_reg[98][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_2/\memory_reg[98][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_2/\memory_reg[98][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_2/\memory_reg[98][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_2/\memory_reg[98][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_2/\memory_reg[98][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_2/\memory_reg[98][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_2/\memory_reg[98][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_2/\memory_reg[98][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_2/\memory_reg[98][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_2/\memory_reg[98][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_2/\memory_reg[98][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_2/\memory_reg[98][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_2/\memory_reg[98][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_2/\memory_reg[98][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_2/\memory_reg[98][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_2/\memory_reg[98][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmem_INSTi_2/\memory_reg[98][31] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:01:35 . Memory (MB): peak = 1034.695 ; gain = 828.098
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:29 ; elapsed = 00:01:35 . Memory (MB): peak = 1034.695 ; gain = 828.098

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |dmem__GB2         |           1|        32|
|2     |cpu__GC0          |           1|      7718|
|3     |imem              |           1|        32|
|4     |dcpu_onboard__GC0 |           1|       303|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:01:43 . Memory (MB): peak = 1034.695 ; gain = 828.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:01:43 . Memory (MB): peak = 1034.695 ; gain = 828.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |dmem__GB2         |           1|        32|
|2     |cpu__GC0          |           1|      7718|
|3     |imem              |           1|        32|
|4     |dcpu_onboard__GC0 |           1|       303|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][26] )
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][31]) is unused and will be removed from module dcpu_onboard.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][30]) is unused and will be removed from module dcpu_onboard.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][29]) is unused and will be removed from module dcpu_onboard.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][28]) is unused and will be removed from module dcpu_onboard.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][27]) is unused and will be removed from module dcpu_onboard.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][26]) is unused and will be removed from module dcpu_onboard.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][25]) is unused and will be removed from module dcpu_onboard.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][24]) is unused and will be removed from module dcpu_onboard.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][23]) is unused and will be removed from module dcpu_onboard.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][22]) is unused and will be removed from module dcpu_onboard.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][21]) is unused and will be removed from module dcpu_onboard.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][20]) is unused and will be removed from module dcpu_onboard.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][19]) is unused and will be removed from module dcpu_onboard.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][18]) is unused and will be removed from module dcpu_onboard.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][17]) is unused and will be removed from module dcpu_onboard.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][16]) is unused and will be removed from module dcpu_onboard.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][15]) is unused and will be removed from module dcpu_onboard.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][14]) is unused and will be removed from module dcpu_onboard.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][13]) is unused and will be removed from module dcpu_onboard.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][12]) is unused and will be removed from module dcpu_onboard.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][11]) is unused and will be removed from module dcpu_onboard.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][10]) is unused and will be removed from module dcpu_onboard.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][9]) is unused and will be removed from module dcpu_onboard.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][8]) is unused and will be removed from module dcpu_onboard.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][7]) is unused and will be removed from module dcpu_onboard.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][6]) is unused and will be removed from module dcpu_onboard.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][5]) is unused and will be removed from module dcpu_onboard.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][4]) is unused and will be removed from module dcpu_onboard.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][3]) is unused and will be removed from module dcpu_onboard.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][2]) is unused and will be removed from module dcpu_onboard.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][1]) is unused and will be removed from module dcpu_onboard.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/cpu_inst/regfiles_INST/regs_reg[0][0]) is unused and will be removed from module dcpu_onboard.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:01:44 . Memory (MB): peak = 1034.695 ; gain = 828.098
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:33 ; elapsed = 00:01:44 . Memory (MB): peak = 1034.695 ; gain = 828.098

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:33 ; elapsed = 00:01:44 . Memory (MB): peak = 1034.695 ; gain = 828.098
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:01:45 . Memory (MB): peak = 1034.695 ; gain = 828.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:01:45 . Memory (MB): peak = 1034.695 ; gain = 828.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:01:45 . Memory (MB): peak = 1034.695 ; gain = 828.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:01:45 . Memory (MB): peak = 1034.695 ; gain = 828.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:01:45 . Memory (MB): peak = 1034.695 ; gain = 828.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:01:45 . Memory (MB): peak = 1034.695 ; gain = 828.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dist_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |dist_mem_gen_0 |     1|
|2     |BUFG           |     2|
|3     |CARRY4         |    41|
|4     |DSP48E1        |     3|
|5     |LUT1           |    70|
|6     |LUT2           |   142|
|7     |LUT3           |    64|
|8     |LUT4           |    49|
|9     |LUT5           |   348|
|10    |LUT6           |  1336|
|11    |MUXF7          |   388|
|12    |MUXF8          |    32|
|13    |FDCE           |  1598|
|14    |FDPE           |     8|
|15    |IBUF           |    11|
|16    |OBUF           |    16|
+------+---------------+------+

Report Instance Areas: 
+------+-----------------------+------------+------+
|      |Instance               |Module      |Cells |
+------+-----------------------+------------+------+
|1     |top                    |            |  4140|
|2     |  cpu_top_inst         |cpu_top     |  3968|
|3     |    cpu_inst           |cpu         |  3888|
|4     |      alu_inst         |alu         |     7|
|5     |        luislt_inst    |luislt      |     7|
|6     |      PC_inst          |PC_reg      |   140|
|7     |      dmem_INST        |dmem        |    33|
|8     |      regfiles_INST    |regfiles    |  2241|
|9     |      regs_EX_MEM_INST |regs_EX_MEM |   176|
|10    |      regs_ID_EX_INST  |regs_ID_EX  |   759|
|11    |      regs_IF_ID_inst  |regs_IF_ID  |   297|
|12    |      regs_MEM_WB_INST |regs_MEM_WB |   168|
|13    |    imem_inst          |imem        |    80|
|14    |  seg7x16_inst         |seg7x16     |   107|
+------+-----------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:01:45 . Memory (MB): peak = 1034.695 ; gain = 828.098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:01:29 . Memory (MB): peak = 1034.695 ; gain = 386.656
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:01:45 . Memory (MB): peak = 1034.695 ; gain = 828.098
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 3 inverter(s) to 1056 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
365 Infos, 90 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:01:44 . Memory (MB): peak = 1034.695 ; gain = 803.570
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1034.695 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 21:51:50 2024...
