<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>rte_memory.h source code [vpp_1804/build-root/install-vpp_debug-native/dpdk/include/dpdk/rte_memory.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="rte_memseg,rte_page_sizes "/>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'vpp_1804/build-root/install-vpp_debug-native/dpdk/include/dpdk/rte_memory.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>vpp_1804</a>/<a href='../../../..'>build-root</a>/<a href='../../..'>install-vpp_debug-native</a>/<a href='../..'>dpdk</a>/<a href='..'>include</a>/<a href='./'>dpdk</a>/<a href='rte_memory.h.html'>rte_memory.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: BSD-3-Clause</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright(c) 2010-2014 Intel Corporation</i></td></tr>
<tr><th id="3">3</th><td><i> */</i></td></tr>
<tr><th id="4">4</th><td></td></tr>
<tr><th id="5">5</th><td><u>#<span data-ppcond="5">ifndef</span> <span class="macro" data-ref="_M/_RTE_MEMORY_H_">_RTE_MEMORY_H_</span></u></td></tr>
<tr><th id="6">6</th><td><u>#define <dfn class="macro" id="_M/_RTE_MEMORY_H_" data-ref="_M/_RTE_MEMORY_H_">_RTE_MEMORY_H_</dfn></u></td></tr>
<tr><th id="7">7</th><td></td></tr>
<tr><th id="8">8</th><td><i class="doc">/**</i></td></tr>
<tr><th id="9">9</th><td><i class="doc"> *<span class="command"> @file</span></i></td></tr>
<tr><th id="10">10</th><td><i class="doc"> *</i></td></tr>
<tr><th id="11">11</th><td><i class="doc"> * Memory-related RTE API.</i></td></tr>
<tr><th id="12">12</th><td><i class="doc"> */</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include &lt;stdint.h&gt;</u></td></tr>
<tr><th id="15">15</th><td><u>#include &lt;stddef.h&gt;</u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../../../../include/stdio.h.html">&lt;stdio.h&gt;</a></u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#<span data-ppcond="18">ifdef</span> <span class="macro" data-ref="_M/__cplusplus">__cplusplus</span></u></td></tr>
<tr><th id="19">19</th><td><b>extern</b> <q>"C"</q> {</td></tr>
<tr><th id="20">20</th><td><u>#<span data-ppcond="18">endif</span></u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="rte_common.h.html">&lt;rte_common.h&gt;</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="rte_config.h.html">&lt;rte_config.h&gt;</a></u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><b>__extension__</b></td></tr>
<tr><th id="26">26</th><td><b>enum</b> <dfn class="type def" id="rte_page_sizes" title='rte_page_sizes' data-ref="rte_page_sizes">rte_page_sizes</dfn> {</td></tr>
<tr><th id="27">27</th><td>	<dfn class="enum" id="RTE_PGSIZE_4K" title='RTE_PGSIZE_4K' data-ref="RTE_PGSIZE_4K">RTE_PGSIZE_4K</dfn>    = <var>1ULL</var> &lt;&lt; <var>12</var>,</td></tr>
<tr><th id="28">28</th><td>	<dfn class="enum" id="RTE_PGSIZE_64K" title='RTE_PGSIZE_64K' data-ref="RTE_PGSIZE_64K">RTE_PGSIZE_64K</dfn>   = <var>1ULL</var> &lt;&lt; <var>16</var>,</td></tr>
<tr><th id="29">29</th><td>	<dfn class="enum" id="RTE_PGSIZE_256K" title='RTE_PGSIZE_256K' data-ref="RTE_PGSIZE_256K">RTE_PGSIZE_256K</dfn>  = <var>1ULL</var> &lt;&lt; <var>18</var>,</td></tr>
<tr><th id="30">30</th><td>	<dfn class="enum" id="RTE_PGSIZE_2M" title='RTE_PGSIZE_2M' data-ref="RTE_PGSIZE_2M">RTE_PGSIZE_2M</dfn>    = <var>1ULL</var> &lt;&lt; <var>21</var>,</td></tr>
<tr><th id="31">31</th><td>	<dfn class="enum" id="RTE_PGSIZE_16M" title='RTE_PGSIZE_16M' data-ref="RTE_PGSIZE_16M">RTE_PGSIZE_16M</dfn>   = <var>1ULL</var> &lt;&lt; <var>24</var>,</td></tr>
<tr><th id="32">32</th><td>	<dfn class="enum" id="RTE_PGSIZE_256M" title='RTE_PGSIZE_256M' data-ref="RTE_PGSIZE_256M">RTE_PGSIZE_256M</dfn>  = <var>1ULL</var> &lt;&lt; <var>28</var>,</td></tr>
<tr><th id="33">33</th><td>	<dfn class="enum" id="RTE_PGSIZE_512M" title='RTE_PGSIZE_512M' data-ref="RTE_PGSIZE_512M">RTE_PGSIZE_512M</dfn>  = <var>1ULL</var> &lt;&lt; <var>29</var>,</td></tr>
<tr><th id="34">34</th><td>	<dfn class="enum" id="RTE_PGSIZE_1G" title='RTE_PGSIZE_1G' data-ref="RTE_PGSIZE_1G">RTE_PGSIZE_1G</dfn>    = <var>1ULL</var> &lt;&lt; <var>30</var>,</td></tr>
<tr><th id="35">35</th><td>	<dfn class="enum" id="RTE_PGSIZE_4G" title='RTE_PGSIZE_4G' data-ref="RTE_PGSIZE_4G">RTE_PGSIZE_4G</dfn>    = <var>1ULL</var> &lt;&lt; <var>32</var>,</td></tr>
<tr><th id="36">36</th><td>	<dfn class="enum" id="RTE_PGSIZE_16G" title='RTE_PGSIZE_16G' data-ref="RTE_PGSIZE_16G">RTE_PGSIZE_16G</dfn>   = <var>1ULL</var> &lt;&lt; <var>34</var>,</td></tr>
<tr><th id="37">37</th><td>};</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/SOCKET_ID_ANY" data-ref="_M/SOCKET_ID_ANY">SOCKET_ID_ANY</dfn> -1                    /**&lt; Any NUMA socket. */</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/RTE_CACHE_LINE_MASK" data-ref="_M/RTE_CACHE_LINE_MASK">RTE_CACHE_LINE_MASK</dfn> (RTE_CACHE_LINE_SIZE-1) /**&lt; Cache line mask. */</u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/RTE_CACHE_LINE_ROUNDUP" data-ref="_M/RTE_CACHE_LINE_ROUNDUP">RTE_CACHE_LINE_ROUNDUP</dfn>(size) \</u></td></tr>
<tr><th id="43">43</th><td><u>	(RTE_CACHE_LINE_SIZE * ((size + RTE_CACHE_LINE_SIZE - 1) / RTE_CACHE_LINE_SIZE))</u></td></tr>
<tr><th id="44">44</th><td><i class="doc">/**&lt; Return the first cache-aligned value greater or equal to size. */</i></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><i class="doc">/**&lt; Cache line size in terms of log2 */</i></td></tr>
<tr><th id="47">47</th><td><u>#<span data-ppcond="47">if</span> <a class="macro" href="rte_config.h.html#18" title="64" data-ref="_M/RTE_CACHE_LINE_SIZE">RTE_CACHE_LINE_SIZE</a> == 64</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/RTE_CACHE_LINE_SIZE_LOG2" data-ref="_M/RTE_CACHE_LINE_SIZE_LOG2">RTE_CACHE_LINE_SIZE_LOG2</dfn> 6</u></td></tr>
<tr><th id="49">49</th><td><u>#<span data-ppcond="47">elif</span> RTE_CACHE_LINE_SIZE == 128</u></td></tr>
<tr><th id="50">50</th><td><u>#define RTE_CACHE_LINE_SIZE_LOG2 7</u></td></tr>
<tr><th id="51">51</th><td><u>#else</u></td></tr>
<tr><th id="52">52</th><td><u>#error "Unsupported cache line size"</u></td></tr>
<tr><th id="53">53</th><td><u>#<span data-ppcond="47">endif</span></u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/RTE_CACHE_LINE_MIN_SIZE" data-ref="_M/RTE_CACHE_LINE_MIN_SIZE">RTE_CACHE_LINE_MIN_SIZE</dfn> 64	/**&lt; Minimum Cache line size. */</u></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><i class="doc">/**</i></td></tr>
<tr><th id="58">58</th><td><i class="doc"> * Force alignment to cache line.</i></td></tr>
<tr><th id="59">59</th><td><i class="doc"> */</i></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/__rte_cache_aligned" data-ref="_M/__rte_cache_aligned">__rte_cache_aligned</dfn> __rte_aligned(RTE_CACHE_LINE_SIZE)</u></td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><i class="doc">/**</i></td></tr>
<tr><th id="63">63</th><td><i class="doc"> * Force minimum cache line alignment.</i></td></tr>
<tr><th id="64">64</th><td><i class="doc"> */</i></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/__rte_cache_min_aligned" data-ref="_M/__rte_cache_min_aligned">__rte_cache_min_aligned</dfn> __rte_aligned(RTE_CACHE_LINE_MIN_SIZE)</u></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><b>typedef</b> <a class="typedef" href="../../../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="typedef" id="phys_addr_t" title='phys_addr_t' data-type='uint64_t' data-ref="phys_addr_t">phys_addr_t</dfn>; <i class="doc">/**&lt; Physical address. */</i></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/RTE_BAD_PHYS_ADDR" data-ref="_M/RTE_BAD_PHYS_ADDR">RTE_BAD_PHYS_ADDR</dfn> ((phys_addr_t)-1)</u></td></tr>
<tr><th id="69">69</th><td><i class="doc">/**</i></td></tr>
<tr><th id="70">70</th><td><i class="doc"> * IO virtual address type.</i></td></tr>
<tr><th id="71">71</th><td><i class="doc"> * When the physical addressing mode (IOVA as PA) is in use,</i></td></tr>
<tr><th id="72">72</th><td><i class="doc"> * the translation from an IO virtual address (IOVA) to a physical address</i></td></tr>
<tr><th id="73">73</th><td><i class="doc"> * is a direct mapping, i.e. the same value.</i></td></tr>
<tr><th id="74">74</th><td><i class="doc"> * Otherwise, in virtual mode (IOVA as VA), an IOMMU may do the translation.</i></td></tr>
<tr><th id="75">75</th><td><i class="doc"> */</i></td></tr>
<tr><th id="76">76</th><td><b>typedef</b> <a class="typedef" href="../../../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="typedef" id="rte_iova_t" title='rte_iova_t' data-type='uint64_t' data-ref="rte_iova_t">rte_iova_t</dfn>;</td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/RTE_BAD_IOVA" data-ref="_M/RTE_BAD_IOVA">RTE_BAD_IOVA</dfn> ((rte_iova_t)-1)</u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><i class="doc">/**</i></td></tr>
<tr><th id="80">80</th><td><i class="doc"> * Physical memory segment descriptor.</i></td></tr>
<tr><th id="81">81</th><td><i class="doc"> */</i></td></tr>
<tr><th id="82">82</th><td><b>struct</b> <dfn class="type def" id="rte_memseg" title='rte_memseg' data-ref="rte_memseg">rte_memseg</dfn> {</td></tr>
<tr><th id="83">83</th><td>	<a class="macro" href="rte_common.h.html#39" title="" data-ref="_M/RTE_STD_C11">RTE_STD_C11</a></td></tr>
<tr><th id="84">84</th><td>	<b>union</b> {</td></tr>
<tr><th id="85">85</th><td>		<a class="typedef" href="#phys_addr_t" title='phys_addr_t' data-type='uint64_t' data-ref="phys_addr_t">phys_addr_t</a> <dfn class="decl field" id="rte_memseg::(anonymous)::phys_addr" title='rte_memseg::(anonymous union)::phys_addr' data-ref="rte_memseg::(anonymous)::phys_addr">phys_addr</dfn>;  <i class="doc">/**&lt; deprecated - Start physical address. */</i></td></tr>
<tr><th id="86">86</th><td>		<a class="typedef" href="#rte_iova_t" title='rte_iova_t' data-type='uint64_t' data-ref="rte_iova_t">rte_iova_t</a> <dfn class="decl field" id="rte_memseg::(anonymous)::iova" title='rte_memseg::(anonymous union)::iova' data-ref="rte_memseg::(anonymous)::iova">iova</dfn>;        <i class="doc">/**&lt; Start IO address. */</i></td></tr>
<tr><th id="87">87</th><td>	};</td></tr>
<tr><th id="88">88</th><td>	<a class="macro" href="rte_common.h.html#39" title="" data-ref="_M/RTE_STD_C11">RTE_STD_C11</a></td></tr>
<tr><th id="89">89</th><td>	<b>union</b> {</td></tr>
<tr><th id="90">90</th><td>		<em>void</em> *<dfn class="decl field" id="rte_memseg::(anonymous)::addr" title='rte_memseg::(anonymous union)::addr' data-ref="rte_memseg::(anonymous)::addr">addr</dfn>;         <i class="doc">/**&lt; Start virtual address. */</i></td></tr>
<tr><th id="91">91</th><td>		<a class="typedef" href="../../../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="rte_memseg::(anonymous)::addr_64" title='rte_memseg::(anonymous union)::addr_64' data-ref="rte_memseg::(anonymous)::addr_64">addr_64</dfn>;   <i class="doc">/**&lt; Makes sure addr is always 64 bits */</i></td></tr>
<tr><th id="92">92</th><td>	};</td></tr>
<tr><th id="93">93</th><td>	<span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="decl field" id="rte_memseg::len" title='rte_memseg::len' data-ref="rte_memseg::len">len</dfn>;               <i class="doc">/**&lt; Length of the segment. */</i></td></tr>
<tr><th id="94">94</th><td>	<a class="typedef" href="../../../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="rte_memseg::hugepage_sz" title='rte_memseg::hugepage_sz' data-ref="rte_memseg::hugepage_sz">hugepage_sz</dfn>;       <i class="doc">/**&lt; The pagesize of underlying memory */</i></td></tr>
<tr><th id="95">95</th><td>	<a class="typedef" href="../../../../../../include/sys/types.h.html#196" title='int32_t' data-type='int' data-ref="int32_t">int32_t</a> <dfn class="decl field" id="rte_memseg::socket_id" title='rte_memseg::socket_id' data-ref="rte_memseg::socket_id">socket_id</dfn>;          <i class="doc">/**&lt; NUMA socket ID. */</i></td></tr>
<tr><th id="96">96</th><td>	<a class="typedef" href="../../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="rte_memseg::nchannel" title='rte_memseg::nchannel' data-ref="rte_memseg::nchannel">nchannel</dfn>;          <i class="doc">/**&lt; Number of channels. */</i></td></tr>
<tr><th id="97">97</th><td>	<a class="typedef" href="../../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="rte_memseg::nrank" title='rte_memseg::nrank' data-ref="rte_memseg::nrank">nrank</dfn>;             <i class="doc">/**&lt; Number of ranks. */</i></td></tr>
<tr><th id="98">98</th><td>} <a class="macro" href="rte_common.h.html#66" title="__attribute__((__packed__))" data-ref="_M/__rte_packed">__rte_packed</a>;</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><i class="doc">/**</i></td></tr>
<tr><th id="101">101</th><td><i class="doc"> * Lock page in physical memory and prevent from swapping.</i></td></tr>
<tr><th id="102">102</th><td><i class="doc"> *</i></td></tr>
<tr><th id="103">103</th><td><i class="doc"> * <span class="command">@param</span> <span class="arg">virt</span></i></td></tr>
<tr><th id="104">104</th><td><i class="doc"> *   The virtual address.</i></td></tr>
<tr><th id="105">105</th><td><i class="doc"> * <span class="command">@return</span></i></td></tr>
<tr><th id="106">106</th><td><i class="doc"> *   0 on success, negative on error.</i></td></tr>
<tr><th id="107">107</th><td><i class="doc"> */</i></td></tr>
<tr><th id="108">108</th><td><em>int</em> <dfn class="decl fn" id="rte_mem_lock_page" title='rte_mem_lock_page' data-ref="rte_mem_lock_page">rte_mem_lock_page</dfn>(<em>const</em> <em>void</em> *<dfn class="local col3 decl" id="43virt" title='virt' data-type='const void *' data-ref="43virt">virt</dfn>);</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><i class="doc">/**</i></td></tr>
<tr><th id="111">111</th><td><i class="doc"> * Get physical address of any mapped virtual address in the current process.</i></td></tr>
<tr><th id="112">112</th><td><i class="doc"> * It is found by browsing the /proc/self/pagemap special file.</i></td></tr>
<tr><th id="113">113</th><td><i class="doc"> * The page must be locked.</i></td></tr>
<tr><th id="114">114</th><td><i class="doc"> *</i></td></tr>
<tr><th id="115">115</th><td><i class="doc"> * <span class="command">@param</span> <span class="arg">virt</span></i></td></tr>
<tr><th id="116">116</th><td><i class="doc"> *   The virtual address.</i></td></tr>
<tr><th id="117">117</th><td><i class="doc"> * <span class="command">@return</span></i></td></tr>
<tr><th id="118">118</th><td><i class="doc"> *   The physical address or RTE_BAD_IOVA on error.</i></td></tr>
<tr><th id="119">119</th><td><i class="doc"> */</i></td></tr>
<tr><th id="120">120</th><td><a class="typedef" href="#phys_addr_t" title='phys_addr_t' data-type='uint64_t' data-ref="phys_addr_t">phys_addr_t</a> <dfn class="decl fn" id="rte_mem_virt2phy" title='rte_mem_virt2phy' data-ref="rte_mem_virt2phy">rte_mem_virt2phy</dfn>(<em>const</em> <em>void</em> *<dfn class="local col4 decl" id="44virt" title='virt' data-type='const void *' data-ref="44virt">virt</dfn>);</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><i class="doc">/**</i></td></tr>
<tr><th id="123">123</th><td><i class="doc"> * Get IO virtual address of any mapped virtual address in the current process.</i></td></tr>
<tr><th id="124">124</th><td><i class="doc"> *</i></td></tr>
<tr><th id="125">125</th><td><i class="doc"> * <span class="command">@param</span> <span class="arg">virt</span></i></td></tr>
<tr><th id="126">126</th><td><i class="doc"> *   The virtual address.</i></td></tr>
<tr><th id="127">127</th><td><i class="doc"> * <span class="command">@return</span></i></td></tr>
<tr><th id="128">128</th><td><i class="doc"> *   The IO address or RTE_BAD_IOVA on error.</i></td></tr>
<tr><th id="129">129</th><td><i class="doc"> */</i></td></tr>
<tr><th id="130">130</th><td><a class="typedef" href="#rte_iova_t" title='rte_iova_t' data-type='uint64_t' data-ref="rte_iova_t">rte_iova_t</a> <dfn class="decl fn" id="rte_mem_virt2iova" title='rte_mem_virt2iova' data-ref="rte_mem_virt2iova">rte_mem_virt2iova</dfn>(<em>const</em> <em>void</em> *<dfn class="local col5 decl" id="45virt" title='virt' data-type='const void *' data-ref="45virt">virt</dfn>);</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><i class="doc">/**</i></td></tr>
<tr><th id="133">133</th><td><i class="doc"> * Get the layout of the available physical memory.</i></td></tr>
<tr><th id="134">134</th><td><i class="doc"> *</i></td></tr>
<tr><th id="135">135</th><td><i class="doc"> * It can be useful for an application to have the full physical</i></td></tr>
<tr><th id="136">136</th><td><i class="doc"> * memory layout to decide the size of a memory zone to reserve. This</i></td></tr>
<tr><th id="137">137</th><td><i class="doc"> * table is stored in rte_config (see rte_eal_get_configuration()).</i></td></tr>
<tr><th id="138">138</th><td><i class="doc"> *</i></td></tr>
<tr><th id="139">139</th><td><i class="doc"> * <span class="command">@return</span></i></td></tr>
<tr><th id="140">140</th><td><i class="doc"> *  - On success, return a pointer to a read-only table of struct</i></td></tr>
<tr><th id="141">141</th><td><i class="doc"> *    rte_physmem_desc elements, containing the layout of all</i></td></tr>
<tr><th id="142">142</th><td><i class="doc"> *    addressable physical memory. The last element of the table</i></td></tr>
<tr><th id="143">143</th><td><i class="doc"> *    contains a NULL address.</i></td></tr>
<tr><th id="144">144</th><td><i class="doc"> *  - On error, return NULL. This should not happen since it is a fatal</i></td></tr>
<tr><th id="145">145</th><td><i class="doc"> *    error that will probably cause the entire system to panic.</i></td></tr>
<tr><th id="146">146</th><td><i class="doc"> */</i></td></tr>
<tr><th id="147">147</th><td><em>const</em> <b>struct</b> <a class="type" href="#rte_memseg" title='rte_memseg' data-ref="rte_memseg">rte_memseg</a> *<dfn class="decl fn" id="rte_eal_get_physmem_layout" title='rte_eal_get_physmem_layout' data-ref="rte_eal_get_physmem_layout">rte_eal_get_physmem_layout</dfn>(<em>void</em>);</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><i class="doc">/**</i></td></tr>
<tr><th id="150">150</th><td><i class="doc"> * Dump the physical memory layout to a file.</i></td></tr>
<tr><th id="151">151</th><td><i class="doc"> *</i></td></tr>
<tr><th id="152">152</th><td><i class="doc"> * <span class="command">@param</span> <span class="arg">f</span></i></td></tr>
<tr><th id="153">153</th><td><i class="doc"> *   A pointer to a file for output</i></td></tr>
<tr><th id="154">154</th><td><i class="doc"> */</i></td></tr>
<tr><th id="155">155</th><td><em>void</em> <dfn class="decl fn" id="rte_dump_physmem_layout" title='rte_dump_physmem_layout' data-ref="rte_dump_physmem_layout">rte_dump_physmem_layout</dfn>(<a class="typedef" href="../../../../../../include/stdio.h.html#FILE" title='FILE' data-type='struct _IO_FILE' data-ref="FILE">FILE</a> *<dfn class="local col6 decl" id="46f" title='f' data-type='FILE *' data-ref="46f">f</dfn>);</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td><i class="doc">/**</i></td></tr>
<tr><th id="158">158</th><td><i class="doc"> * Get the total amount of available physical memory.</i></td></tr>
<tr><th id="159">159</th><td><i class="doc"> *</i></td></tr>
<tr><th id="160">160</th><td><i class="doc"> * <span class="command">@return</span></i></td></tr>
<tr><th id="161">161</th><td><i class="doc"> *    The total amount of available physical memory in bytes.</i></td></tr>
<tr><th id="162">162</th><td><i class="doc"> */</i></td></tr>
<tr><th id="163">163</th><td><a class="typedef" href="../../../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl fn" id="rte_eal_get_physmem_size" title='rte_eal_get_physmem_size' data-ref="rte_eal_get_physmem_size">rte_eal_get_physmem_size</dfn>(<em>void</em>);</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><i class="doc">/**</i></td></tr>
<tr><th id="166">166</th><td><i class="doc"> * Get the number of memory channels.</i></td></tr>
<tr><th id="167">167</th><td><i class="doc"> *</i></td></tr>
<tr><th id="168">168</th><td><i class="doc"> * <span class="command">@return</span></i></td></tr>
<tr><th id="169">169</th><td><i class="doc"> *   The number of memory channels on the system. The value is 0 if unknown</i></td></tr>
<tr><th id="170">170</th><td><i class="doc"> *   or not the same on all devices.</i></td></tr>
<tr><th id="171">171</th><td><i class="doc"> */</i></td></tr>
<tr><th id="172">172</th><td><em>unsigned</em> <dfn class="decl fn" id="rte_memory_get_nchannel" title='rte_memory_get_nchannel' data-ref="rte_memory_get_nchannel">rte_memory_get_nchannel</dfn>(<em>void</em>);</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><i class="doc">/**</i></td></tr>
<tr><th id="175">175</th><td><i class="doc"> * Get the number of memory ranks.</i></td></tr>
<tr><th id="176">176</th><td><i class="doc"> *</i></td></tr>
<tr><th id="177">177</th><td><i class="doc"> * <span class="command">@return</span></i></td></tr>
<tr><th id="178">178</th><td><i class="doc"> *   The number of memory ranks on the system. The value is 0 if unknown or</i></td></tr>
<tr><th id="179">179</th><td><i class="doc"> *   not the same on all devices.</i></td></tr>
<tr><th id="180">180</th><td><i class="doc"> */</i></td></tr>
<tr><th id="181">181</th><td><em>unsigned</em> <dfn class="decl fn" id="rte_memory_get_nrank" title='rte_memory_get_nrank' data-ref="rte_memory_get_nrank">rte_memory_get_nrank</dfn>(<em>void</em>);</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><i class="doc">/**</i></td></tr>
<tr><th id="184">184</th><td><i class="doc"> * Drivers based on uio will not load unless physical</i></td></tr>
<tr><th id="185">185</th><td><i class="doc"> * addresses are obtainable. It is only possible to get</i></td></tr>
<tr><th id="186">186</th><td><i class="doc"> * physical addresses when running as a privileged user.</i></td></tr>
<tr><th id="187">187</th><td><i class="doc"> *</i></td></tr>
<tr><th id="188">188</th><td><i class="doc"> * <span class="command">@return</span></i></td></tr>
<tr><th id="189">189</th><td><i class="doc"> *   1 if the system is able to obtain physical addresses.</i></td></tr>
<tr><th id="190">190</th><td><i class="doc"> *   0 if using DMA addresses through an IOMMU.</i></td></tr>
<tr><th id="191">191</th><td><i class="doc"> */</i></td></tr>
<tr><th id="192">192</th><td><em>int</em> <dfn class="decl fn" id="rte_eal_using_phys_addrs" title='rte_eal_using_phys_addrs' data-ref="rte_eal_using_phys_addrs">rte_eal_using_phys_addrs</dfn>(<em>void</em>);</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td><u>#<span data-ppcond="194">ifdef</span> <span class="macro" data-ref="_M/__cplusplus">__cplusplus</span></u></td></tr>
<tr><th id="195">195</th><td>}</td></tr>
<tr><th id="196">196</th><td><u>#<span data-ppcond="194">endif</span></u></td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td><u>#<span data-ppcond="5">endif</span> /* _RTE_MEMORY_H_ */</u></td></tr>
<tr><th id="199">199</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../../src/plugins/dpdk/api/dpdk_api.c.html'>vpp_1804/src/plugins/dpdk/api/dpdk_api.c</a><br/>Generated on <em>2018-Jul-30</em> from project vpp_1804 revision <em>18.05</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
