-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity BackGrRemovalStream_Loop_row_loop_proc1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_stream_TVALID : IN STD_LOGIC;
    output_stream_TREADY : IN STD_LOGIC;
    output_stream_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
    output_stream_TVALID : OUT STD_LOGIC;
    output_stream_TKEEP : OUT STD_LOGIC_VECTOR (2 downto 0);
    output_stream_TSTRB : OUT STD_LOGIC_VECTOR (2 downto 0);
    output_stream_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    output_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    output_stream_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    output_stream_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    threshold : IN STD_LOGIC_VECTOR (7 downto 0);
    input_stream_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
    input_stream_TREADY : OUT STD_LOGIC;
    input_stream_TKEEP : IN STD_LOGIC_VECTOR (2 downto 0);
    input_stream_TSTRB : IN STD_LOGIC_VECTOR (2 downto 0);
    input_stream_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    input_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    input_stream_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    input_stream_TDEST : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of BackGrRemovalStream_Loop_row_loop_proc1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv17_12C00 : STD_LOGIC_VECTOR (16 downto 0) := "10010110000000000";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv9_140 : STD_LOGIC_VECTOR (8 downto 0) := "101000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv9_1FB : STD_LOGIC_VECTOR (8 downto 0) := "111111011";
    constant ap_const_lv9_EF : STD_LOGIC_VECTOR (8 downto 0) := "011101111";
    constant ap_const_lv9_1FC : STD_LOGIC_VECTOR (8 downto 0) := "111111100";
    constant ap_const_lv9_1FD : STD_LOGIC_VECTOR (8 downto 0) := "111111101";
    constant ap_const_lv9_1FE : STD_LOGIC_VECTOR (8 downto 0) := "111111110";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_EF : STD_LOGIC_VECTOR (7 downto 0) := "11101111";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv8_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_const_lv8_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000101";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv8_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000110";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv17_F0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000011110000";
    constant ap_const_lv17_78 : STD_LOGIC_VECTOR (16 downto 0) := "00000000001111000";
    constant ap_const_lv9_168 : STD_LOGIC_VECTOR (8 downto 0) := "101101000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln141_fu_464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22 : BOOLEAN;
    signal regslice_both_output_stream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_block_state24_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24 : BOOLEAN;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter23_reg : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_ce0 : STD_LOGIC;
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_we0 : STD_LOGIC;
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_ce0 : STD_LOGIC;
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_we0 : STD_LOGIC;
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_ce1 : STD_LOGIC;
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_ce0 : STD_LOGIC;
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_we0 : STD_LOGIC;
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_ce1 : STD_LOGIC;
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_ce0 : STD_LOGIC;
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_we0 : STD_LOGIC;
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_ce1 : STD_LOGIC;
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_ce0 : STD_LOGIC;
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_we0 : STD_LOGIC;
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_ce1 : STD_LOGIC;
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_ce0 : STD_LOGIC;
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_we0 : STD_LOGIC;
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_ce1 : STD_LOGIC;
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_ce0 : STD_LOGIC;
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_we0 : STD_LOGIC;
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_ce1 : STD_LOGIC;
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_ce0 : STD_LOGIC;
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_we0 : STD_LOGIC;
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_ce1 : STD_LOGIC;
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_ce0 : STD_LOGIC;
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_we0 : STD_LOGIC;
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_ce1 : STD_LOGIC;
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_ce0 : STD_LOGIC;
    signal p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_we0 : STD_LOGIC;
    signal p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_ce1 : STD_LOGIC;
    signal p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal input_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal threshold_read_reg_1671 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold_read_reg_1671_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold_read_reg_1671_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold_read_reg_1671_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold_read_reg_1671_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold_read_reg_1671_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold_read_reg_1671_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold_read_reg_1671_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold_read_reg_1671_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold_read_reg_1671_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold_read_reg_1671_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold_read_reg_1671_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold_read_reg_1671_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold_read_reg_1671_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold_read_reg_1671_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold_read_reg_1671_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold_read_reg_1671_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold_read_reg_1671_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold_read_reg_1671_pp0_iter18_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold_read_reg_1671_pp0_iter19_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold_read_reg_1671_pp0_iter20_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold_read_reg_1671_pp0_iter21_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln141_reg_1686 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_reg_1686_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_reg_1686_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_reg_1686_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_reg_1686_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_reg_1686_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_reg_1686_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_reg_1686_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_reg_1686_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_reg_1686_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_reg_1686_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_reg_1686_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_reg_1686_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_reg_1686_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_reg_1686_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_reg_1686_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_reg_1686_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_reg_1686_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_reg_1686_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_reg_1686_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_reg_1686_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_reg_1686_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln143_fu_479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln143_reg_1690 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln143_reg_1690_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal px_r_fu_511_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal px_r_reg_1706 : STD_LOGIC_VECTOR (7 downto 0);
    signal px_r_reg_1706_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_r_reg_1706_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_r_reg_1706_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_r_reg_1706_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_r_reg_1706_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_r_reg_1706_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_r_reg_1706_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_r_reg_1706_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_r_reg_1706_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_r_reg_1706_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_r_reg_1706_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_r_reg_1706_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_r_reg_1706_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_r_reg_1706_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_r_reg_1706_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_r_reg_1706_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_r_reg_1706_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_r_reg_1706_pp0_iter18_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_r_reg_1706_pp0_iter19_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_r_reg_1706_pp0_iter20_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_r_reg_1706_pp0_iter21_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_r_reg_1706_pp0_iter22_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_g_fu_521_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal px_g_reg_1715 : STD_LOGIC_VECTOR (7 downto 0);
    signal px_g_reg_1715_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_g_reg_1715_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_g_reg_1715_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_g_reg_1715_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_g_reg_1715_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_g_reg_1715_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_g_reg_1715_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_g_reg_1715_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_g_reg_1715_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_g_reg_1715_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_g_reg_1715_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_g_reg_1715_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_g_reg_1715_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_g_reg_1715_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_g_reg_1715_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_g_reg_1715_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_g_reg_1715_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_g_reg_1715_pp0_iter18_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_g_reg_1715_pp0_iter19_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_g_reg_1715_pp0_iter20_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_g_reg_1715_pp0_iter21_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_g_reg_1715_pp0_iter22_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_b_fu_531_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal px_b_reg_1723 : STD_LOGIC_VECTOR (7 downto 0);
    signal px_b_reg_1723_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_b_reg_1723_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_b_reg_1723_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_b_reg_1723_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_b_reg_1723_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_b_reg_1723_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_b_reg_1723_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_b_reg_1723_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_b_reg_1723_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_b_reg_1723_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_b_reg_1723_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_b_reg_1723_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_b_reg_1723_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_b_reg_1723_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_b_reg_1723_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_b_reg_1723_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_b_reg_1723_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_b_reg_1723_pp0_iter18_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_b_reg_1723_pp0_iter19_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_b_reg_1723_pp0_iter20_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_b_reg_1723_pp0_iter21_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal px_b_reg_1723_pp0_iter22_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal max_1_fu_547_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_1_reg_1730 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln10_fu_555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_1735 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_1735_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_1735_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_1735_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_1735_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_1735_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_1735_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_1735_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_1735_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_1735_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_1735_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_1735_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_1735_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_1735_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_1735_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_1735_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_1735_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_1735_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_1735_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_1735_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_1735_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_1735_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal min_1_fu_573_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal min_1_reg_1740 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln18_fu_581_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_reg_1745 : STD_LOGIC_VECTOR (0 downto 0);
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_addr_reg_1750 : STD_LOGIC_VECTOR (8 downto 0);
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_addr_reg_1755 : STD_LOGIC_VECTOR (8 downto 0);
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_addr_reg_1761 : STD_LOGIC_VECTOR (8 downto 0);
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_addr_reg_1767 : STD_LOGIC_VECTOR (8 downto 0);
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_addr_reg_1773 : STD_LOGIC_VECTOR (8 downto 0);
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_addr_reg_1779 : STD_LOGIC_VECTOR (8 downto 0);
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_addr_reg_1785 : STD_LOGIC_VECTOR (8 downto 0);
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_addr_reg_1791 : STD_LOGIC_VECTOR (8 downto 0);
    signal BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_addr_reg_1797 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter4_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter5_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter6_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter7_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter8_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter9_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter10_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter19_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter20_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter21_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter22_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal diff_fu_619_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1809 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln160_fu_625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln160_reg_1816 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln160_reg_1816_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln160_reg_1816_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln160_reg_1816_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln160_reg_1816_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln160_reg_1816_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln160_reg_1816_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln160_reg_1816_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln160_reg_1816_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln160_reg_1816_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln160_reg_1816_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln160_reg_1816_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln160_reg_1816_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln160_reg_1816_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln160_reg_1816_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln160_reg_1816_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln160_reg_1816_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln160_reg_1816_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln160_reg_1816_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln160_reg_1816_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln160_reg_1816_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln161_fu_687_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln161_reg_1820 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln162_fu_693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln162_reg_1825 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln162_reg_1825_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln162_reg_1825_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln162_reg_1825_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln162_reg_1825_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln162_reg_1825_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln162_reg_1825_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln162_reg_1825_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln162_reg_1825_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln162_reg_1825_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln162_reg_1825_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln162_reg_1825_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln162_reg_1825_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln162_reg_1825_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln162_reg_1825_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln162_reg_1825_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln162_reg_1825_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln162_reg_1825_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln162_reg_1825_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln162_reg_1825_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln162_reg_1825_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln163_fu_744_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln163_reg_1829 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln162_fu_796_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln162_reg_1834 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln187_fu_802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_reg_1839 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_reg_1839_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_1_fu_807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_1_reg_1844 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_1_reg_1844_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_2_fu_812_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_2_reg_1849 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_2_reg_1849_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_3_fu_817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_3_reg_1854 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_3_reg_1854_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_3_reg_1854_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_4_fu_822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_4_reg_1859 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_4_reg_1859_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_4_reg_1859_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_5_fu_827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_5_reg_1864 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_5_reg_1864_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_5_reg_1864_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_5_reg_1864_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_6_fu_832_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_6_reg_1869 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_6_reg_1869_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_6_reg_1869_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_6_reg_1869_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_7_fu_837_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_7_reg_1874 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_7_reg_1874_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_7_reg_1874_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_7_reg_1874_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_7_reg_1874_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_8_fu_842_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_8_reg_1879 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_8_reg_1879_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_8_reg_1879_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_8_reg_1879_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_8_reg_1879_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_1_fu_1010_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_1_reg_1884 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_2_fu_1029_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_2_reg_1890 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_3_fu_1048_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_3_reg_1896 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_3_reg_1896_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_4_fu_1067_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_4_reg_1902 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_4_reg_1902_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_5_fu_1074_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_5_reg_1908 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_5_reg_1908_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_5_reg_1908_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_6_fu_1081_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_6_reg_1914 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_6_reg_1914_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_6_reg_1914_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_7_fu_1088_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_7_reg_1920 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_7_reg_1920_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_7_reg_1920_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_7_reg_1920_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_8_fu_1095_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_8_reg_1926 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_8_reg_1926_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_8_reg_1926_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_8_reg_1926_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_9_fu_1114_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_9_reg_1932 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_9_reg_1932_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_9_reg_1932_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_9_reg_1932_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_9_reg_1932_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_9_reg_1932_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_9_reg_1932_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_9_reg_1932_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_9_reg_1932_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_9_reg_1932_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_9_reg_1932_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_9_reg_1932_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_9_reg_1932_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_9_reg_1932_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_9_reg_1932_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_9_reg_1932_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_9_reg_1932_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_9_reg_1932_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_9_reg_1932_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_9_reg_1932_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_9_reg_1932_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln141_fu_1128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln141_reg_1938 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_11_fu_1142_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln141_11_reg_1944 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_fu_1180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_reg_1964 : STD_LOGIC_VECTOR (0 downto 0);
    signal total_3_fu_1255_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal total_3_reg_1969 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_10_fu_1279_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_10_reg_1974 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_15_fu_1338_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_15_reg_1981 : STD_LOGIC_VECTOR (2 downto 0);
    signal total_8_fu_1352_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal total_8_reg_1988 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_21_fu_1401_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_21_reg_1993 : STD_LOGIC_VECTOR (3 downto 0);
    signal total_12_fu_1421_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal total_12_reg_2000 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_27_fu_1463_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_27_reg_2006 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_27_reg_2006_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal count_27_reg_2006_pp0_iter8_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal count_27_reg_2006_pp0_iter9_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal count_27_reg_2006_pp0_iter10_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal count_27_reg_2006_pp0_iter11_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal count_27_reg_2006_pp0_iter12_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal count_27_reg_2006_pp0_iter13_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal count_27_reg_2006_pp0_iter14_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal count_27_reg_2006_pp0_iter15_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal count_27_reg_2006_pp0_iter16_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal count_27_reg_2006_pp0_iter17_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal count_27_reg_2006_pp0_iter18_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal count_27_reg_2006_pp0_iter19_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal count_27_reg_2006_pp0_iter20_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal count_27_reg_2006_pp0_iter21_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal count_27_reg_2006_pp0_iter22_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal total_14_fu_1470_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal total_14_reg_2013 : STD_LOGIC_VECTOR (3 downto 0);
    signal total_14_reg_2013_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal total_14_reg_2013_pp0_iter8_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal total_14_reg_2013_pp0_iter9_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal total_14_reg_2013_pp0_iter10_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal total_14_reg_2013_pp0_iter11_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal total_14_reg_2013_pp0_iter12_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal total_14_reg_2013_pp0_iter13_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal total_14_reg_2013_pp0_iter14_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal total_14_reg_2013_pp0_iter15_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal total_14_reg_2013_pp0_iter16_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal total_14_reg_2013_pp0_iter17_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal total_14_reg_2013_pp0_iter18_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal total_14_reg_2013_pp0_iter19_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal total_14_reg_2013_pp0_iter20_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal total_14_reg_2013_pp0_iter21_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal total_14_reg_2013_pp0_iter22_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln158_fu_1476_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_2_fu_1484_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_2_reg_2024 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_1_fu_1494_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_1_reg_2029 : STD_LOGIC_VECTOR (16 downto 0);
    signal h_neighbor_10_fu_1538_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal h_neighbor_10_reg_2034 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln187_9_fu_1546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_9_reg_2039 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_28_fu_1551_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_28_reg_2044 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_condition_exit_pp0_iter2_stage0 : STD_LOGIC;
    signal ap_phi_mux_tmp_3_phi_fu_435_p8 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter0_tmp_3_reg_431 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_tmp_3_reg_431 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter2_tmp_3_reg_431 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter3_tmp_3_reg_431 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter4_tmp_3_reg_431 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter5_tmp_3_reg_431 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter6_tmp_3_reg_431 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter7_tmp_3_reg_431 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter8_tmp_3_reg_431 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter9_tmp_3_reg_431 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter10_tmp_3_reg_431 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter11_tmp_3_reg_431 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter12_tmp_3_reg_431 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter13_tmp_3_reg_431 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter14_tmp_3_reg_431 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter15_tmp_3_reg_431 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter16_tmp_3_reg_431 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter17_tmp_3_reg_431 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter18_tmp_3_reg_431 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter19_tmp_3_reg_431 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter20_tmp_3_reg_431 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter21_tmp_3_reg_431 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter22_tmp_3_reg_431 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln143_fu_493_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_fu_190 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln143_fu_587_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_x_load : STD_LOGIC_VECTOR (8 downto 0);
    signal y_1_fu_194 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln141_12_fu_1149_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_loop_init_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_init_pp0_iter2_reg : STD_LOGIC;
    signal ap_sig_allocacmp_y_3 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten_fu_198 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln141_fu_470_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal select_ln141_fu_485_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln9_fu_535_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln9_fu_541_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_fu_561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln17_fu_567_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_fu_608_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_3_fu_603_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal min_3_fu_613_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln161_fu_644_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln161_1_fu_641_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln161_fu_647_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln_fu_653_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln161_1_fu_665_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln161_fu_661_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln161_1_fu_673_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal lshr_ln_fu_631_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln161_1_fu_677_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln161_2_fu_683_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln163_fu_701_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln163_1_fu_698_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln163_fu_704_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln2_fu_710_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln163_1_fu_722_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln163_fu_718_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln163_1_fu_730_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln163_1_fu_734_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln163_2_fu_740_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln162_1_fu_753_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln162_fu_750_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln162_fu_756_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln1_fu_762_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln162_1_fu_774_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln162_fu_770_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln162_1_fu_782_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln162_1_fu_786_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln162_2_fu_792_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln141_fu_850_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal yy_fu_854_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal yy_1_fu_866_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal yy_2_fu_878_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal yy_3_fu_890_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal yy_4_fu_902_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal y_fu_914_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal yy_7_fu_926_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal yy_8_fu_938_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal yy_9_fu_950_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal yy_10_fu_962_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_53_fu_860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln141_1_fu_982_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal yy_mid1_fu_986_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal yy_1_mid1_fu_998_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_mid111_fu_1004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_54_fu_872_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal yy_2_mid1_fu_1017_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_mid113_fu_1023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_55_fu_884_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal yy_3_mid1_fu_1036_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_mid115_fu_1042_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_56_fu_896_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal yy_4_mid1_fu_1055_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_mid117_fu_1061_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_57_fu_908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_59_fu_932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_58_fu_920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_60_fu_944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_61_fu_956_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_62_fu_968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal yy_10_mid1_fu_1102_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_mid127_fu_1108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mid1_fu_992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_10_fu_1121_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal total_1_mid1_fu_1134_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal total_fu_974_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1159_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1167_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1175_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal count_1_fu_1193_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_2_fu_1201_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln178_fu_1197_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_3_fu_1209_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln141_2_fu_1190_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal total_1_fu_1223_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_4_fu_1216_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_5_fu_1235_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_6_fu_1241_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal total_2_fu_1229_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_7_fu_1248_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln178_2_fu_1262_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_8_fu_1266_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_9_fu_1272_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln178_1_fu_1286_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal total_4_fu_1289_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal total_5_fu_1295_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_11_fu_1308_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_12_fu_1313_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal total_6_fu_1302_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_13_fu_1319_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_14_fu_1332_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal total_7_fu_1325_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal total_11_v_cast_cast_fu_1345_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_16_fu_1358_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_17_fu_1363_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_18_fu_1369_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln178_3_fu_1375_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln178_4_fu_1378_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_19_fu_1388_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_20_fu_1394_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal total_9_fu_1382_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal total_10_fu_1408_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal total_11_fu_1415_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_22_fu_1428_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_23_fu_1433_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_24_fu_1439_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_25_fu_1450_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_26_fu_1456_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal total_13_fu_1445_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1159_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1167_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln163_2_fu_1480_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1175_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln162_2_fu_1490_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln158_fu_1500_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln165_fu_1512_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_6_fu_1504_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_1518_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_fu_1528_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal count_29_fu_1561_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_30_fu_1566_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln191_1_fu_1580_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln3_fu_1572_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln191_fu_1588_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal total_15_fu_1556_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_63_fu_1598_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln191_fu_1592_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln191_2_fu_1604_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln191_fu_1612_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_px_r_1_fu_1625_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_px_g_1_fu_1618_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_px_b_1_fu_1632_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1159_ce : STD_LOGIC;
    signal grp_fu_1167_ce : STD_LOGIC;
    signal grp_fu_1175_ce : STD_LOGIC;
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter21_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter22_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal output_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (23 downto 0);
    signal output_stream_TVALID_int_regslice : STD_LOGIC;
    signal output_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_output_stream_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_stream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_stream_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_stream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_stream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_stream_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_stream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_stream_V_user_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_stream_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_stream_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_stream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_stream_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_stream_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_stream_V_id_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_stream_V_id_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_stream_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_stream_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_stream_V_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_stream_V_dest_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_stream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal input_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (23 downto 0);
    signal input_stream_TVALID_int_regslice : STD_LOGIC;
    signal input_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_input_stream_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_stream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal input_stream_TKEEP_int_regslice : STD_LOGIC_VECTOR (2 downto 0);
    signal regslice_both_input_stream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_stream_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_stream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal input_stream_TSTRB_int_regslice : STD_LOGIC_VECTOR (2 downto 0);
    signal regslice_both_input_stream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_stream_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_stream_V_user_V_U_apdone_blk : STD_LOGIC;
    signal input_stream_TUSER_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_input_stream_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_stream_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_stream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal input_stream_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_input_stream_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_stream_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_stream_V_id_V_U_apdone_blk : STD_LOGIC;
    signal input_stream_TID_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_input_stream_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_stream_V_id_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_stream_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal input_stream_TDEST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_input_stream_V_dest_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_stream_V_dest_V_U_ack_in : STD_LOGIC;
    signal grp_fu_1159_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1167_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1175_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_condition_1004 : BOOLEAN;
    signal ap_condition_897 : BOOLEAN;
    signal ap_condition_934 : BOOLEAN;
    signal ap_condition_930 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component BackGrRemovalStream_sdiv_16ns_9ns_16_20_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component BackGrRemovalStream_Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_linebkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component BackGrRemovalStream_Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_linecud IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component BackGrRemovalStream_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component BackGrRemovalStream_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_U : component BackGrRemovalStream_Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_linebkb
    generic map (
        DataWidth => 8,
        AddressRange => 320,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_addr_reg_1750,
        ce0 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_ce0,
        we0 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_we0,
        d0 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_q1,
        q0 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_q0);

    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_U : component BackGrRemovalStream_Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_linecud
    generic map (
        DataWidth => 8,
        AddressRange => 320,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_addr_reg_1755,
        ce0 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_ce0,
        we0 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_we0,
        d0 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_q1,
        address1 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_address1,
        ce1 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_ce1,
        q1 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_q1);

    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_U : component BackGrRemovalStream_Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_linecud
    generic map (
        DataWidth => 8,
        AddressRange => 320,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_addr_reg_1761,
        ce0 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_ce0,
        we0 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_we0,
        d0 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_q1,
        address1 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_address1,
        ce1 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_ce1,
        q1 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_q1);

    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_U : component BackGrRemovalStream_Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_linecud
    generic map (
        DataWidth => 8,
        AddressRange => 320,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_addr_reg_1767,
        ce0 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_ce0,
        we0 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_we0,
        d0 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_q1,
        address1 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_address1,
        ce1 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_ce1,
        q1 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_q1);

    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_U : component BackGrRemovalStream_Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_linecud
    generic map (
        DataWidth => 8,
        AddressRange => 320,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_addr_reg_1773,
        ce0 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_ce0,
        we0 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_we0,
        d0 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_q1,
        address1 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_address1,
        ce1 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_ce1,
        q1 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_q1);

    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_U : component BackGrRemovalStream_Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_linecud
    generic map (
        DataWidth => 8,
        AddressRange => 320,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_addr_reg_1779,
        ce0 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_ce0,
        we0 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_we0,
        d0 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_q1,
        address1 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_address1,
        ce1 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_ce1,
        q1 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_q1);

    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_U : component BackGrRemovalStream_Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_linecud
    generic map (
        DataWidth => 8,
        AddressRange => 320,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_addr_reg_1785,
        ce0 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_ce0,
        we0 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_we0,
        d0 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_q1,
        address1 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_address1,
        ce1 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_ce1,
        q1 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_q1);

    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_U : component BackGrRemovalStream_Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_linecud
    generic map (
        DataWidth => 8,
        AddressRange => 320,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_addr_reg_1791,
        ce0 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_ce0,
        we0 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_we0,
        d0 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_q1,
        address1 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_address1,
        ce1 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_ce1,
        q1 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_q1);

    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_U : component BackGrRemovalStream_Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_linecud
    generic map (
        DataWidth => 8,
        AddressRange => 320,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_addr_reg_1797,
        ce0 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_ce0,
        we0 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_we0,
        d0 => p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_q1,
        address1 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_address1,
        ce1 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_ce1,
        q1 => BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_q1);

    p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_U : component BackGrRemovalStream_Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_linecud
    generic map (
        DataWidth => 8,
        AddressRange => 320,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter22_reg,
        ce0 => p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_ce0,
        we0 => p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_we0,
        d0 => h_neighbor_10_reg_2034,
        address1 => p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_address1,
        ce1 => p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_ce1,
        q1 => p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_q1);

    sdiv_16ns_9ns_16_20_1_U1 : component BackGrRemovalStream_sdiv_16ns_9ns_16_20_1
    generic map (
        ID => 1,
        NUM_STAGE => 20,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => add_ln161_reg_1820,
        din1 => grp_fu_1159_p1,
        ce => grp_fu_1159_ce,
        dout => grp_fu_1159_p2);

    sdiv_16ns_9ns_16_20_1_U2 : component BackGrRemovalStream_sdiv_16ns_9ns_16_20_1
    generic map (
        ID => 1,
        NUM_STAGE => 20,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => add_ln163_reg_1829,
        din1 => grp_fu_1167_p1,
        ce => grp_fu_1167_ce,
        dout => grp_fu_1167_p2);

    sdiv_16ns_9ns_16_20_1_U3 : component BackGrRemovalStream_sdiv_16ns_9ns_16_20_1
    generic map (
        ID => 1,
        NUM_STAGE => 20,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => add_ln162_reg_1834,
        din1 => grp_fu_1175_p1,
        ce => grp_fu_1175_ce,
        dout => grp_fu_1175_p2);

    flow_control_loop_pipe_U : component BackGrRemovalStream_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);

    regslice_both_output_stream_V_data_V_U : component BackGrRemovalStream_regslice_both
    generic map (
        DataWidth => 24)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => output_stream_TDATA_int_regslice,
        vld_in => output_stream_TVALID_int_regslice,
        ack_in => output_stream_TREADY_int_regslice,
        data_out => output_stream_TDATA,
        vld_out => regslice_both_output_stream_V_data_V_U_vld_out,
        ack_out => output_stream_TREADY,
        apdone_blk => regslice_both_output_stream_V_data_V_U_apdone_blk);

    regslice_both_output_stream_V_keep_V_U : component BackGrRemovalStream_regslice_both
    generic map (
        DataWidth => 3)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => ap_const_lv3_7,
        vld_in => output_stream_TVALID_int_regslice,
        ack_in => regslice_both_output_stream_V_keep_V_U_ack_in_dummy,
        data_out => output_stream_TKEEP,
        vld_out => regslice_both_output_stream_V_keep_V_U_vld_out,
        ack_out => output_stream_TREADY,
        apdone_blk => regslice_both_output_stream_V_keep_V_U_apdone_blk);

    regslice_both_output_stream_V_strb_V_U : component BackGrRemovalStream_regslice_both
    generic map (
        DataWidth => 3)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => ap_const_lv3_7,
        vld_in => output_stream_TVALID_int_regslice,
        ack_in => regslice_both_output_stream_V_strb_V_U_ack_in_dummy,
        data_out => output_stream_TSTRB,
        vld_out => regslice_both_output_stream_V_strb_V_U_vld_out,
        ack_out => output_stream_TREADY,
        apdone_blk => regslice_both_output_stream_V_strb_V_U_apdone_blk);

    regslice_both_output_stream_V_user_V_U : component BackGrRemovalStream_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => ap_const_lv1_0,
        vld_in => output_stream_TVALID_int_regslice,
        ack_in => regslice_both_output_stream_V_user_V_U_ack_in_dummy,
        data_out => output_stream_TUSER,
        vld_out => regslice_both_output_stream_V_user_V_U_vld_out,
        ack_out => output_stream_TREADY,
        apdone_blk => regslice_both_output_stream_V_user_V_U_apdone_blk);

    regslice_both_output_stream_V_last_V_U : component BackGrRemovalStream_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => ap_const_lv1_0,
        vld_in => output_stream_TVALID_int_regslice,
        ack_in => regslice_both_output_stream_V_last_V_U_ack_in_dummy,
        data_out => output_stream_TLAST,
        vld_out => regslice_both_output_stream_V_last_V_U_vld_out,
        ack_out => output_stream_TREADY,
        apdone_blk => regslice_both_output_stream_V_last_V_U_apdone_blk);

    regslice_both_output_stream_V_id_V_U : component BackGrRemovalStream_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => ap_const_lv1_0,
        vld_in => output_stream_TVALID_int_regslice,
        ack_in => regslice_both_output_stream_V_id_V_U_ack_in_dummy,
        data_out => output_stream_TID,
        vld_out => regslice_both_output_stream_V_id_V_U_vld_out,
        ack_out => output_stream_TREADY,
        apdone_blk => regslice_both_output_stream_V_id_V_U_apdone_blk);

    regslice_both_output_stream_V_dest_V_U : component BackGrRemovalStream_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => ap_const_lv1_0,
        vld_in => output_stream_TVALID_int_regslice,
        ack_in => regslice_both_output_stream_V_dest_V_U_ack_in_dummy,
        data_out => output_stream_TDEST,
        vld_out => regslice_both_output_stream_V_dest_V_U_vld_out,
        ack_out => output_stream_TREADY,
        apdone_blk => regslice_both_output_stream_V_dest_V_U_apdone_blk);

    regslice_both_input_stream_V_data_V_U : component BackGrRemovalStream_regslice_both
    generic map (
        DataWidth => 24)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => input_stream_TDATA,
        vld_in => input_stream_TVALID,
        ack_in => regslice_both_input_stream_V_data_V_U_ack_in,
        data_out => input_stream_TDATA_int_regslice,
        vld_out => input_stream_TVALID_int_regslice,
        ack_out => input_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_input_stream_V_data_V_U_apdone_blk);

    regslice_both_input_stream_V_keep_V_U : component BackGrRemovalStream_regslice_both
    generic map (
        DataWidth => 3)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => input_stream_TKEEP,
        vld_in => input_stream_TVALID,
        ack_in => regslice_both_input_stream_V_keep_V_U_ack_in,
        data_out => input_stream_TKEEP_int_regslice,
        vld_out => regslice_both_input_stream_V_keep_V_U_vld_out,
        ack_out => input_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_input_stream_V_keep_V_U_apdone_blk);

    regslice_both_input_stream_V_strb_V_U : component BackGrRemovalStream_regslice_both
    generic map (
        DataWidth => 3)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => input_stream_TSTRB,
        vld_in => input_stream_TVALID,
        ack_in => regslice_both_input_stream_V_strb_V_U_ack_in,
        data_out => input_stream_TSTRB_int_regslice,
        vld_out => regslice_both_input_stream_V_strb_V_U_vld_out,
        ack_out => input_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_input_stream_V_strb_V_U_apdone_blk);

    regslice_both_input_stream_V_user_V_U : component BackGrRemovalStream_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => input_stream_TUSER,
        vld_in => input_stream_TVALID,
        ack_in => regslice_both_input_stream_V_user_V_U_ack_in,
        data_out => input_stream_TUSER_int_regslice,
        vld_out => regslice_both_input_stream_V_user_V_U_vld_out,
        ack_out => input_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_input_stream_V_user_V_U_apdone_blk);

    regslice_both_input_stream_V_last_V_U : component BackGrRemovalStream_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => input_stream_TLAST,
        vld_in => input_stream_TVALID,
        ack_in => regslice_both_input_stream_V_last_V_U_ack_in,
        data_out => input_stream_TLAST_int_regslice,
        vld_out => regslice_both_input_stream_V_last_V_U_vld_out,
        ack_out => input_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_input_stream_V_last_V_U_apdone_blk);

    regslice_both_input_stream_V_id_V_U : component BackGrRemovalStream_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => input_stream_TID,
        vld_in => input_stream_TVALID,
        ack_in => regslice_both_input_stream_V_id_V_U_ack_in,
        data_out => input_stream_TID_int_regslice,
        vld_out => regslice_both_input_stream_V_id_V_U_vld_out,
        ack_out => input_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_input_stream_V_id_V_U_apdone_blk);

    regslice_both_input_stream_V_dest_V_U : component BackGrRemovalStream_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => input_stream_TDEST,
        vld_in => input_stream_TVALID,
        ack_in => regslice_both_input_stream_V_dest_V_U_ack_in,
        data_out => input_stream_TDEST_int_regslice,
        vld_out => regslice_both_input_stream_V_dest_V_U_vld_out,
        ack_out => input_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_input_stream_V_dest_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter23_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter2_stage0)) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter22_tmp_3_reg_431_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_897)) then 
                    ap_phi_reg_pp0_iter22_tmp_3_reg_431 <= sext_ln158_fu_1476_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter22_tmp_3_reg_431 <= ap_phi_reg_pp0_iter21_tmp_3_reg_431;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_tmp_3_reg_431_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_934)) then
                if (((icmp_ln160_fu_625_p2 = ap_const_lv1_1) and (icmp_ln141_reg_1686 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_tmp_3_reg_431 <= ap_const_lv17_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_tmp_3_reg_431 <= ap_phi_reg_pp0_iter1_tmp_3_reg_431;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_930)) then
                if ((icmp_ln141_fu_464_p2 = ap_const_lv1_0)) then 
                    indvar_flatten_fu_198 <= add_ln141_fu_470_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_198 <= ap_const_lv17_0;
                end if;
            end if; 
        end if;
    end process;

    x_fu_190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_930)) then
                if ((icmp_ln141_fu_464_p2 = ap_const_lv1_0)) then 
                    x_fu_190 <= add_ln143_fu_587_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    x_fu_190 <= ap_const_lv9_0;
                end if;
            end if; 
        end if;
    end process;

    y_1_fu_194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((icmp_ln141_reg_1686_pp0_iter1_reg = ap_const_lv1_0)) then 
                    y_1_fu_194 <= select_ln141_12_fu_1149_p3;
                elsif ((ap_loop_init_pp0_iter2_reg = ap_const_logic_1)) then 
                    y_1_fu_194 <= ap_const_lv8_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln141_fu_464_p2 = ap_const_lv1_0))) then
                BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_addr_reg_1791 <= zext_ln143_fu_493_p1(9 - 1 downto 0);
                BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_addr_reg_1785 <= zext_ln143_fu_493_p1(9 - 1 downto 0);
                BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_addr_reg_1779 <= zext_ln143_fu_493_p1(9 - 1 downto 0);
                BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_addr_reg_1773 <= zext_ln143_fu_493_p1(9 - 1 downto 0);
                BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_addr_reg_1767 <= zext_ln143_fu_493_p1(9 - 1 downto 0);
                BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_addr_reg_1761 <= zext_ln143_fu_493_p1(9 - 1 downto 0);
                BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_addr_reg_1755 <= zext_ln143_fu_493_p1(9 - 1 downto 0);
                BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_addr_reg_1750 <= zext_ln143_fu_493_p1(9 - 1 downto 0);
                BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_addr_reg_1797 <= zext_ln143_fu_493_p1(9 - 1 downto 0);
                icmp_ln10_reg_1735 <= icmp_ln10_fu_555_p2;
                icmp_ln143_reg_1690 <= icmp_ln143_fu_479_p2;
                icmp_ln18_reg_1745 <= icmp_ln18_fu_581_p2;
                max_1_reg_1730 <= max_1_fu_547_p3;
                min_1_reg_1740 <= min_1_fu_573_p3;
                p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803 <= zext_ln143_fu_493_p1(9 - 1 downto 0);
                px_b_reg_1723 <= px_b_fu_531_p1;
                px_g_reg_1715 <= input_stream_TDATA_int_regslice(15 downto 8);
                px_r_reg_1706 <= input_stream_TDATA_int_regslice(23 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln160_fu_625_p2 = ap_const_lv1_0) and (icmp_ln10_reg_1735 = ap_const_lv1_0) and (icmp_ln141_reg_1686 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln161_reg_1820 <= add_ln161_fu_687_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln162_fu_693_p2 = ap_const_lv1_1) and (icmp_ln160_fu_625_p2 = ap_const_lv1_0) and (icmp_ln10_reg_1735 = ap_const_lv1_1) and (icmp_ln141_reg_1686 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln162_reg_1834 <= add_ln162_fu_796_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln162_fu_693_p2 = ap_const_lv1_0) and (icmp_ln160_fu_625_p2 = ap_const_lv1_0) and (icmp_ln10_reg_1735 = ap_const_lv1_1) and (icmp_ln141_reg_1686 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln163_reg_1829 <= add_ln163_fu_744_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
                ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
                ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                count_10_reg_1974 <= count_10_fu_1279_p3;
                count_15_reg_1981 <= count_15_fu_1338_p3;
                count_21_reg_1993 <= count_21_fu_1401_p3;
                count_27_reg_2006 <= count_27_fu_1463_p3;
                count_27_reg_2006_pp0_iter10_reg <= count_27_reg_2006_pp0_iter9_reg;
                count_27_reg_2006_pp0_iter11_reg <= count_27_reg_2006_pp0_iter10_reg;
                count_27_reg_2006_pp0_iter12_reg <= count_27_reg_2006_pp0_iter11_reg;
                count_27_reg_2006_pp0_iter13_reg <= count_27_reg_2006_pp0_iter12_reg;
                count_27_reg_2006_pp0_iter14_reg <= count_27_reg_2006_pp0_iter13_reg;
                count_27_reg_2006_pp0_iter15_reg <= count_27_reg_2006_pp0_iter14_reg;
                count_27_reg_2006_pp0_iter16_reg <= count_27_reg_2006_pp0_iter15_reg;
                count_27_reg_2006_pp0_iter17_reg <= count_27_reg_2006_pp0_iter16_reg;
                count_27_reg_2006_pp0_iter18_reg <= count_27_reg_2006_pp0_iter17_reg;
                count_27_reg_2006_pp0_iter19_reg <= count_27_reg_2006_pp0_iter18_reg;
                count_27_reg_2006_pp0_iter20_reg <= count_27_reg_2006_pp0_iter19_reg;
                count_27_reg_2006_pp0_iter21_reg <= count_27_reg_2006_pp0_iter20_reg;
                count_27_reg_2006_pp0_iter22_reg <= count_27_reg_2006_pp0_iter21_reg;
                count_27_reg_2006_pp0_iter7_reg <= count_27_reg_2006;
                count_27_reg_2006_pp0_iter8_reg <= count_27_reg_2006_pp0_iter7_reg;
                count_27_reg_2006_pp0_iter9_reg <= count_27_reg_2006_pp0_iter8_reg;
                h_neighbor_10_reg_2034 <= h_neighbor_10_fu_1538_p3;
                icmp_ln10_reg_1735_pp0_iter10_reg <= icmp_ln10_reg_1735_pp0_iter9_reg;
                icmp_ln10_reg_1735_pp0_iter11_reg <= icmp_ln10_reg_1735_pp0_iter10_reg;
                icmp_ln10_reg_1735_pp0_iter12_reg <= icmp_ln10_reg_1735_pp0_iter11_reg;
                icmp_ln10_reg_1735_pp0_iter13_reg <= icmp_ln10_reg_1735_pp0_iter12_reg;
                icmp_ln10_reg_1735_pp0_iter14_reg <= icmp_ln10_reg_1735_pp0_iter13_reg;
                icmp_ln10_reg_1735_pp0_iter15_reg <= icmp_ln10_reg_1735_pp0_iter14_reg;
                icmp_ln10_reg_1735_pp0_iter16_reg <= icmp_ln10_reg_1735_pp0_iter15_reg;
                icmp_ln10_reg_1735_pp0_iter17_reg <= icmp_ln10_reg_1735_pp0_iter16_reg;
                icmp_ln10_reg_1735_pp0_iter18_reg <= icmp_ln10_reg_1735_pp0_iter17_reg;
                icmp_ln10_reg_1735_pp0_iter19_reg <= icmp_ln10_reg_1735_pp0_iter18_reg;
                icmp_ln10_reg_1735_pp0_iter20_reg <= icmp_ln10_reg_1735_pp0_iter19_reg;
                icmp_ln10_reg_1735_pp0_iter21_reg <= icmp_ln10_reg_1735_pp0_iter20_reg;
                icmp_ln10_reg_1735_pp0_iter2_reg <= icmp_ln10_reg_1735_pp0_iter1_reg;
                icmp_ln10_reg_1735_pp0_iter3_reg <= icmp_ln10_reg_1735_pp0_iter2_reg;
                icmp_ln10_reg_1735_pp0_iter4_reg <= icmp_ln10_reg_1735_pp0_iter3_reg;
                icmp_ln10_reg_1735_pp0_iter5_reg <= icmp_ln10_reg_1735_pp0_iter4_reg;
                icmp_ln10_reg_1735_pp0_iter6_reg <= icmp_ln10_reg_1735_pp0_iter5_reg;
                icmp_ln10_reg_1735_pp0_iter7_reg <= icmp_ln10_reg_1735_pp0_iter6_reg;
                icmp_ln10_reg_1735_pp0_iter8_reg <= icmp_ln10_reg_1735_pp0_iter7_reg;
                icmp_ln10_reg_1735_pp0_iter9_reg <= icmp_ln10_reg_1735_pp0_iter8_reg;
                icmp_ln141_reg_1686_pp0_iter10_reg <= icmp_ln141_reg_1686_pp0_iter9_reg;
                icmp_ln141_reg_1686_pp0_iter11_reg <= icmp_ln141_reg_1686_pp0_iter10_reg;
                icmp_ln141_reg_1686_pp0_iter12_reg <= icmp_ln141_reg_1686_pp0_iter11_reg;
                icmp_ln141_reg_1686_pp0_iter13_reg <= icmp_ln141_reg_1686_pp0_iter12_reg;
                icmp_ln141_reg_1686_pp0_iter14_reg <= icmp_ln141_reg_1686_pp0_iter13_reg;
                icmp_ln141_reg_1686_pp0_iter15_reg <= icmp_ln141_reg_1686_pp0_iter14_reg;
                icmp_ln141_reg_1686_pp0_iter16_reg <= icmp_ln141_reg_1686_pp0_iter15_reg;
                icmp_ln141_reg_1686_pp0_iter17_reg <= icmp_ln141_reg_1686_pp0_iter16_reg;
                icmp_ln141_reg_1686_pp0_iter18_reg <= icmp_ln141_reg_1686_pp0_iter17_reg;
                icmp_ln141_reg_1686_pp0_iter19_reg <= icmp_ln141_reg_1686_pp0_iter18_reg;
                icmp_ln141_reg_1686_pp0_iter20_reg <= icmp_ln141_reg_1686_pp0_iter19_reg;
                icmp_ln141_reg_1686_pp0_iter21_reg <= icmp_ln141_reg_1686_pp0_iter20_reg;
                icmp_ln141_reg_1686_pp0_iter2_reg <= icmp_ln141_reg_1686_pp0_iter1_reg;
                icmp_ln141_reg_1686_pp0_iter3_reg <= icmp_ln141_reg_1686_pp0_iter2_reg;
                icmp_ln141_reg_1686_pp0_iter4_reg <= icmp_ln141_reg_1686_pp0_iter3_reg;
                icmp_ln141_reg_1686_pp0_iter5_reg <= icmp_ln141_reg_1686_pp0_iter4_reg;
                icmp_ln141_reg_1686_pp0_iter6_reg <= icmp_ln141_reg_1686_pp0_iter5_reg;
                icmp_ln141_reg_1686_pp0_iter7_reg <= icmp_ln141_reg_1686_pp0_iter6_reg;
                icmp_ln141_reg_1686_pp0_iter8_reg <= icmp_ln141_reg_1686_pp0_iter7_reg;
                icmp_ln141_reg_1686_pp0_iter9_reg <= icmp_ln141_reg_1686_pp0_iter8_reg;
                icmp_ln160_reg_1816_pp0_iter10_reg <= icmp_ln160_reg_1816_pp0_iter9_reg;
                icmp_ln160_reg_1816_pp0_iter11_reg <= icmp_ln160_reg_1816_pp0_iter10_reg;
                icmp_ln160_reg_1816_pp0_iter12_reg <= icmp_ln160_reg_1816_pp0_iter11_reg;
                icmp_ln160_reg_1816_pp0_iter13_reg <= icmp_ln160_reg_1816_pp0_iter12_reg;
                icmp_ln160_reg_1816_pp0_iter14_reg <= icmp_ln160_reg_1816_pp0_iter13_reg;
                icmp_ln160_reg_1816_pp0_iter15_reg <= icmp_ln160_reg_1816_pp0_iter14_reg;
                icmp_ln160_reg_1816_pp0_iter16_reg <= icmp_ln160_reg_1816_pp0_iter15_reg;
                icmp_ln160_reg_1816_pp0_iter17_reg <= icmp_ln160_reg_1816_pp0_iter16_reg;
                icmp_ln160_reg_1816_pp0_iter18_reg <= icmp_ln160_reg_1816_pp0_iter17_reg;
                icmp_ln160_reg_1816_pp0_iter19_reg <= icmp_ln160_reg_1816_pp0_iter18_reg;
                icmp_ln160_reg_1816_pp0_iter20_reg <= icmp_ln160_reg_1816_pp0_iter19_reg;
                icmp_ln160_reg_1816_pp0_iter21_reg <= icmp_ln160_reg_1816_pp0_iter20_reg;
                icmp_ln160_reg_1816_pp0_iter2_reg <= icmp_ln160_reg_1816;
                icmp_ln160_reg_1816_pp0_iter3_reg <= icmp_ln160_reg_1816_pp0_iter2_reg;
                icmp_ln160_reg_1816_pp0_iter4_reg <= icmp_ln160_reg_1816_pp0_iter3_reg;
                icmp_ln160_reg_1816_pp0_iter5_reg <= icmp_ln160_reg_1816_pp0_iter4_reg;
                icmp_ln160_reg_1816_pp0_iter6_reg <= icmp_ln160_reg_1816_pp0_iter5_reg;
                icmp_ln160_reg_1816_pp0_iter7_reg <= icmp_ln160_reg_1816_pp0_iter6_reg;
                icmp_ln160_reg_1816_pp0_iter8_reg <= icmp_ln160_reg_1816_pp0_iter7_reg;
                icmp_ln160_reg_1816_pp0_iter9_reg <= icmp_ln160_reg_1816_pp0_iter8_reg;
                icmp_ln162_reg_1825_pp0_iter10_reg <= icmp_ln162_reg_1825_pp0_iter9_reg;
                icmp_ln162_reg_1825_pp0_iter11_reg <= icmp_ln162_reg_1825_pp0_iter10_reg;
                icmp_ln162_reg_1825_pp0_iter12_reg <= icmp_ln162_reg_1825_pp0_iter11_reg;
                icmp_ln162_reg_1825_pp0_iter13_reg <= icmp_ln162_reg_1825_pp0_iter12_reg;
                icmp_ln162_reg_1825_pp0_iter14_reg <= icmp_ln162_reg_1825_pp0_iter13_reg;
                icmp_ln162_reg_1825_pp0_iter15_reg <= icmp_ln162_reg_1825_pp0_iter14_reg;
                icmp_ln162_reg_1825_pp0_iter16_reg <= icmp_ln162_reg_1825_pp0_iter15_reg;
                icmp_ln162_reg_1825_pp0_iter17_reg <= icmp_ln162_reg_1825_pp0_iter16_reg;
                icmp_ln162_reg_1825_pp0_iter18_reg <= icmp_ln162_reg_1825_pp0_iter17_reg;
                icmp_ln162_reg_1825_pp0_iter19_reg <= icmp_ln162_reg_1825_pp0_iter18_reg;
                icmp_ln162_reg_1825_pp0_iter20_reg <= icmp_ln162_reg_1825_pp0_iter19_reg;
                icmp_ln162_reg_1825_pp0_iter21_reg <= icmp_ln162_reg_1825_pp0_iter20_reg;
                icmp_ln162_reg_1825_pp0_iter2_reg <= icmp_ln162_reg_1825;
                icmp_ln162_reg_1825_pp0_iter3_reg <= icmp_ln162_reg_1825_pp0_iter2_reg;
                icmp_ln162_reg_1825_pp0_iter4_reg <= icmp_ln162_reg_1825_pp0_iter3_reg;
                icmp_ln162_reg_1825_pp0_iter5_reg <= icmp_ln162_reg_1825_pp0_iter4_reg;
                icmp_ln162_reg_1825_pp0_iter6_reg <= icmp_ln162_reg_1825_pp0_iter5_reg;
                icmp_ln162_reg_1825_pp0_iter7_reg <= icmp_ln162_reg_1825_pp0_iter6_reg;
                icmp_ln162_reg_1825_pp0_iter8_reg <= icmp_ln162_reg_1825_pp0_iter7_reg;
                icmp_ln162_reg_1825_pp0_iter9_reg <= icmp_ln162_reg_1825_pp0_iter8_reg;
                icmp_ln187_1_reg_1844_pp0_iter2_reg <= icmp_ln187_1_reg_1844;
                icmp_ln187_2_reg_1849_pp0_iter2_reg <= icmp_ln187_2_reg_1849;
                icmp_ln187_3_reg_1854_pp0_iter2_reg <= icmp_ln187_3_reg_1854;
                icmp_ln187_3_reg_1854_pp0_iter3_reg <= icmp_ln187_3_reg_1854_pp0_iter2_reg;
                icmp_ln187_4_reg_1859_pp0_iter2_reg <= icmp_ln187_4_reg_1859;
                icmp_ln187_4_reg_1859_pp0_iter3_reg <= icmp_ln187_4_reg_1859_pp0_iter2_reg;
                icmp_ln187_5_reg_1864_pp0_iter2_reg <= icmp_ln187_5_reg_1864;
                icmp_ln187_5_reg_1864_pp0_iter3_reg <= icmp_ln187_5_reg_1864_pp0_iter2_reg;
                icmp_ln187_5_reg_1864_pp0_iter4_reg <= icmp_ln187_5_reg_1864_pp0_iter3_reg;
                icmp_ln187_6_reg_1869_pp0_iter2_reg <= icmp_ln187_6_reg_1869;
                icmp_ln187_6_reg_1869_pp0_iter3_reg <= icmp_ln187_6_reg_1869_pp0_iter2_reg;
                icmp_ln187_6_reg_1869_pp0_iter4_reg <= icmp_ln187_6_reg_1869_pp0_iter3_reg;
                icmp_ln187_7_reg_1874_pp0_iter2_reg <= icmp_ln187_7_reg_1874;
                icmp_ln187_7_reg_1874_pp0_iter3_reg <= icmp_ln187_7_reg_1874_pp0_iter2_reg;
                icmp_ln187_7_reg_1874_pp0_iter4_reg <= icmp_ln187_7_reg_1874_pp0_iter3_reg;
                icmp_ln187_7_reg_1874_pp0_iter5_reg <= icmp_ln187_7_reg_1874_pp0_iter4_reg;
                icmp_ln187_8_reg_1879_pp0_iter2_reg <= icmp_ln187_8_reg_1879;
                icmp_ln187_8_reg_1879_pp0_iter3_reg <= icmp_ln187_8_reg_1879_pp0_iter2_reg;
                icmp_ln187_8_reg_1879_pp0_iter4_reg <= icmp_ln187_8_reg_1879_pp0_iter3_reg;
                icmp_ln187_8_reg_1879_pp0_iter5_reg <= icmp_ln187_8_reg_1879_pp0_iter4_reg;
                icmp_ln187_reg_1839_pp0_iter2_reg <= icmp_ln187_reg_1839;
                p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter10_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter9_reg;
                p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter11_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter10_reg;
                p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter12_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter11_reg;
                p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter13_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter12_reg;
                p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter14_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter13_reg;
                p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter15_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter14_reg;
                p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter16_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter15_reg;
                p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter17_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter16_reg;
                p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter18_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter17_reg;
                p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter19_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter18_reg;
                p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter20_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter19_reg;
                p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter21_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter20_reg;
                p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter22_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter21_reg;
                p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter2_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter1_reg;
                p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter3_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter2_reg;
                p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter4_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter3_reg;
                p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter5_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter4_reg;
                p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter6_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter5_reg;
                p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter7_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter6_reg;
                p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter8_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter7_reg;
                p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter9_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter8_reg;
                px_b_reg_1723_pp0_iter10_reg <= px_b_reg_1723_pp0_iter9_reg;
                px_b_reg_1723_pp0_iter11_reg <= px_b_reg_1723_pp0_iter10_reg;
                px_b_reg_1723_pp0_iter12_reg <= px_b_reg_1723_pp0_iter11_reg;
                px_b_reg_1723_pp0_iter13_reg <= px_b_reg_1723_pp0_iter12_reg;
                px_b_reg_1723_pp0_iter14_reg <= px_b_reg_1723_pp0_iter13_reg;
                px_b_reg_1723_pp0_iter15_reg <= px_b_reg_1723_pp0_iter14_reg;
                px_b_reg_1723_pp0_iter16_reg <= px_b_reg_1723_pp0_iter15_reg;
                px_b_reg_1723_pp0_iter17_reg <= px_b_reg_1723_pp0_iter16_reg;
                px_b_reg_1723_pp0_iter18_reg <= px_b_reg_1723_pp0_iter17_reg;
                px_b_reg_1723_pp0_iter19_reg <= px_b_reg_1723_pp0_iter18_reg;
                px_b_reg_1723_pp0_iter20_reg <= px_b_reg_1723_pp0_iter19_reg;
                px_b_reg_1723_pp0_iter21_reg <= px_b_reg_1723_pp0_iter20_reg;
                px_b_reg_1723_pp0_iter22_reg <= px_b_reg_1723_pp0_iter21_reg;
                px_b_reg_1723_pp0_iter2_reg <= px_b_reg_1723_pp0_iter1_reg;
                px_b_reg_1723_pp0_iter3_reg <= px_b_reg_1723_pp0_iter2_reg;
                px_b_reg_1723_pp0_iter4_reg <= px_b_reg_1723_pp0_iter3_reg;
                px_b_reg_1723_pp0_iter5_reg <= px_b_reg_1723_pp0_iter4_reg;
                px_b_reg_1723_pp0_iter6_reg <= px_b_reg_1723_pp0_iter5_reg;
                px_b_reg_1723_pp0_iter7_reg <= px_b_reg_1723_pp0_iter6_reg;
                px_b_reg_1723_pp0_iter8_reg <= px_b_reg_1723_pp0_iter7_reg;
                px_b_reg_1723_pp0_iter9_reg <= px_b_reg_1723_pp0_iter8_reg;
                px_g_reg_1715_pp0_iter10_reg <= px_g_reg_1715_pp0_iter9_reg;
                px_g_reg_1715_pp0_iter11_reg <= px_g_reg_1715_pp0_iter10_reg;
                px_g_reg_1715_pp0_iter12_reg <= px_g_reg_1715_pp0_iter11_reg;
                px_g_reg_1715_pp0_iter13_reg <= px_g_reg_1715_pp0_iter12_reg;
                px_g_reg_1715_pp0_iter14_reg <= px_g_reg_1715_pp0_iter13_reg;
                px_g_reg_1715_pp0_iter15_reg <= px_g_reg_1715_pp0_iter14_reg;
                px_g_reg_1715_pp0_iter16_reg <= px_g_reg_1715_pp0_iter15_reg;
                px_g_reg_1715_pp0_iter17_reg <= px_g_reg_1715_pp0_iter16_reg;
                px_g_reg_1715_pp0_iter18_reg <= px_g_reg_1715_pp0_iter17_reg;
                px_g_reg_1715_pp0_iter19_reg <= px_g_reg_1715_pp0_iter18_reg;
                px_g_reg_1715_pp0_iter20_reg <= px_g_reg_1715_pp0_iter19_reg;
                px_g_reg_1715_pp0_iter21_reg <= px_g_reg_1715_pp0_iter20_reg;
                px_g_reg_1715_pp0_iter22_reg <= px_g_reg_1715_pp0_iter21_reg;
                px_g_reg_1715_pp0_iter2_reg <= px_g_reg_1715_pp0_iter1_reg;
                px_g_reg_1715_pp0_iter3_reg <= px_g_reg_1715_pp0_iter2_reg;
                px_g_reg_1715_pp0_iter4_reg <= px_g_reg_1715_pp0_iter3_reg;
                px_g_reg_1715_pp0_iter5_reg <= px_g_reg_1715_pp0_iter4_reg;
                px_g_reg_1715_pp0_iter6_reg <= px_g_reg_1715_pp0_iter5_reg;
                px_g_reg_1715_pp0_iter7_reg <= px_g_reg_1715_pp0_iter6_reg;
                px_g_reg_1715_pp0_iter8_reg <= px_g_reg_1715_pp0_iter7_reg;
                px_g_reg_1715_pp0_iter9_reg <= px_g_reg_1715_pp0_iter8_reg;
                px_r_reg_1706_pp0_iter10_reg <= px_r_reg_1706_pp0_iter9_reg;
                px_r_reg_1706_pp0_iter11_reg <= px_r_reg_1706_pp0_iter10_reg;
                px_r_reg_1706_pp0_iter12_reg <= px_r_reg_1706_pp0_iter11_reg;
                px_r_reg_1706_pp0_iter13_reg <= px_r_reg_1706_pp0_iter12_reg;
                px_r_reg_1706_pp0_iter14_reg <= px_r_reg_1706_pp0_iter13_reg;
                px_r_reg_1706_pp0_iter15_reg <= px_r_reg_1706_pp0_iter14_reg;
                px_r_reg_1706_pp0_iter16_reg <= px_r_reg_1706_pp0_iter15_reg;
                px_r_reg_1706_pp0_iter17_reg <= px_r_reg_1706_pp0_iter16_reg;
                px_r_reg_1706_pp0_iter18_reg <= px_r_reg_1706_pp0_iter17_reg;
                px_r_reg_1706_pp0_iter19_reg <= px_r_reg_1706_pp0_iter18_reg;
                px_r_reg_1706_pp0_iter20_reg <= px_r_reg_1706_pp0_iter19_reg;
                px_r_reg_1706_pp0_iter21_reg <= px_r_reg_1706_pp0_iter20_reg;
                px_r_reg_1706_pp0_iter22_reg <= px_r_reg_1706_pp0_iter21_reg;
                px_r_reg_1706_pp0_iter2_reg <= px_r_reg_1706_pp0_iter1_reg;
                px_r_reg_1706_pp0_iter3_reg <= px_r_reg_1706_pp0_iter2_reg;
                px_r_reg_1706_pp0_iter4_reg <= px_r_reg_1706_pp0_iter3_reg;
                px_r_reg_1706_pp0_iter5_reg <= px_r_reg_1706_pp0_iter4_reg;
                px_r_reg_1706_pp0_iter6_reg <= px_r_reg_1706_pp0_iter5_reg;
                px_r_reg_1706_pp0_iter7_reg <= px_r_reg_1706_pp0_iter6_reg;
                px_r_reg_1706_pp0_iter8_reg <= px_r_reg_1706_pp0_iter7_reg;
                px_r_reg_1706_pp0_iter9_reg <= px_r_reg_1706_pp0_iter8_reg;
                select_ln141_3_reg_1896_pp0_iter3_reg <= select_ln141_3_reg_1896;
                select_ln141_4_reg_1902_pp0_iter3_reg <= select_ln141_4_reg_1902;
                select_ln141_5_reg_1908_pp0_iter3_reg <= select_ln141_5_reg_1908;
                select_ln141_5_reg_1908_pp0_iter4_reg <= select_ln141_5_reg_1908_pp0_iter3_reg;
                select_ln141_6_reg_1914_pp0_iter3_reg <= select_ln141_6_reg_1914;
                select_ln141_6_reg_1914_pp0_iter4_reg <= select_ln141_6_reg_1914_pp0_iter3_reg;
                select_ln141_7_reg_1920_pp0_iter3_reg <= select_ln141_7_reg_1920;
                select_ln141_7_reg_1920_pp0_iter4_reg <= select_ln141_7_reg_1920_pp0_iter3_reg;
                select_ln141_7_reg_1920_pp0_iter5_reg <= select_ln141_7_reg_1920_pp0_iter4_reg;
                select_ln141_8_reg_1926_pp0_iter3_reg <= select_ln141_8_reg_1926;
                select_ln141_8_reg_1926_pp0_iter4_reg <= select_ln141_8_reg_1926_pp0_iter3_reg;
                select_ln141_8_reg_1926_pp0_iter5_reg <= select_ln141_8_reg_1926_pp0_iter4_reg;
                select_ln141_9_reg_1932_pp0_iter10_reg <= select_ln141_9_reg_1932_pp0_iter9_reg;
                select_ln141_9_reg_1932_pp0_iter11_reg <= select_ln141_9_reg_1932_pp0_iter10_reg;
                select_ln141_9_reg_1932_pp0_iter12_reg <= select_ln141_9_reg_1932_pp0_iter11_reg;
                select_ln141_9_reg_1932_pp0_iter13_reg <= select_ln141_9_reg_1932_pp0_iter12_reg;
                select_ln141_9_reg_1932_pp0_iter14_reg <= select_ln141_9_reg_1932_pp0_iter13_reg;
                select_ln141_9_reg_1932_pp0_iter15_reg <= select_ln141_9_reg_1932_pp0_iter14_reg;
                select_ln141_9_reg_1932_pp0_iter16_reg <= select_ln141_9_reg_1932_pp0_iter15_reg;
                select_ln141_9_reg_1932_pp0_iter17_reg <= select_ln141_9_reg_1932_pp0_iter16_reg;
                select_ln141_9_reg_1932_pp0_iter18_reg <= select_ln141_9_reg_1932_pp0_iter17_reg;
                select_ln141_9_reg_1932_pp0_iter19_reg <= select_ln141_9_reg_1932_pp0_iter18_reg;
                select_ln141_9_reg_1932_pp0_iter20_reg <= select_ln141_9_reg_1932_pp0_iter19_reg;
                select_ln141_9_reg_1932_pp0_iter21_reg <= select_ln141_9_reg_1932_pp0_iter20_reg;
                select_ln141_9_reg_1932_pp0_iter22_reg <= select_ln141_9_reg_1932_pp0_iter21_reg;
                select_ln141_9_reg_1932_pp0_iter3_reg <= select_ln141_9_reg_1932;
                select_ln141_9_reg_1932_pp0_iter4_reg <= select_ln141_9_reg_1932_pp0_iter3_reg;
                select_ln141_9_reg_1932_pp0_iter5_reg <= select_ln141_9_reg_1932_pp0_iter4_reg;
                select_ln141_9_reg_1932_pp0_iter6_reg <= select_ln141_9_reg_1932_pp0_iter5_reg;
                select_ln141_9_reg_1932_pp0_iter7_reg <= select_ln141_9_reg_1932_pp0_iter6_reg;
                select_ln141_9_reg_1932_pp0_iter8_reg <= select_ln141_9_reg_1932_pp0_iter7_reg;
                select_ln141_9_reg_1932_pp0_iter9_reg <= select_ln141_9_reg_1932_pp0_iter8_reg;
                threshold_read_reg_1671_pp0_iter10_reg <= threshold_read_reg_1671_pp0_iter9_reg;
                threshold_read_reg_1671_pp0_iter11_reg <= threshold_read_reg_1671_pp0_iter10_reg;
                threshold_read_reg_1671_pp0_iter12_reg <= threshold_read_reg_1671_pp0_iter11_reg;
                threshold_read_reg_1671_pp0_iter13_reg <= threshold_read_reg_1671_pp0_iter12_reg;
                threshold_read_reg_1671_pp0_iter14_reg <= threshold_read_reg_1671_pp0_iter13_reg;
                threshold_read_reg_1671_pp0_iter15_reg <= threshold_read_reg_1671_pp0_iter14_reg;
                threshold_read_reg_1671_pp0_iter16_reg <= threshold_read_reg_1671_pp0_iter15_reg;
                threshold_read_reg_1671_pp0_iter17_reg <= threshold_read_reg_1671_pp0_iter16_reg;
                threshold_read_reg_1671_pp0_iter18_reg <= threshold_read_reg_1671_pp0_iter17_reg;
                threshold_read_reg_1671_pp0_iter19_reg <= threshold_read_reg_1671_pp0_iter18_reg;
                threshold_read_reg_1671_pp0_iter20_reg <= threshold_read_reg_1671_pp0_iter19_reg;
                threshold_read_reg_1671_pp0_iter21_reg <= threshold_read_reg_1671_pp0_iter20_reg;
                threshold_read_reg_1671_pp0_iter2_reg <= threshold_read_reg_1671_pp0_iter1_reg;
                threshold_read_reg_1671_pp0_iter3_reg <= threshold_read_reg_1671_pp0_iter2_reg;
                threshold_read_reg_1671_pp0_iter4_reg <= threshold_read_reg_1671_pp0_iter3_reg;
                threshold_read_reg_1671_pp0_iter5_reg <= threshold_read_reg_1671_pp0_iter4_reg;
                threshold_read_reg_1671_pp0_iter6_reg <= threshold_read_reg_1671_pp0_iter5_reg;
                threshold_read_reg_1671_pp0_iter7_reg <= threshold_read_reg_1671_pp0_iter6_reg;
                threshold_read_reg_1671_pp0_iter8_reg <= threshold_read_reg_1671_pp0_iter7_reg;
                threshold_read_reg_1671_pp0_iter9_reg <= threshold_read_reg_1671_pp0_iter8_reg;
                total_12_reg_2000 <= total_12_fu_1421_p3;
                total_14_reg_2013 <= total_14_fu_1470_p3;
                total_14_reg_2013_pp0_iter10_reg <= total_14_reg_2013_pp0_iter9_reg;
                total_14_reg_2013_pp0_iter11_reg <= total_14_reg_2013_pp0_iter10_reg;
                total_14_reg_2013_pp0_iter12_reg <= total_14_reg_2013_pp0_iter11_reg;
                total_14_reg_2013_pp0_iter13_reg <= total_14_reg_2013_pp0_iter12_reg;
                total_14_reg_2013_pp0_iter14_reg <= total_14_reg_2013_pp0_iter13_reg;
                total_14_reg_2013_pp0_iter15_reg <= total_14_reg_2013_pp0_iter14_reg;
                total_14_reg_2013_pp0_iter16_reg <= total_14_reg_2013_pp0_iter15_reg;
                total_14_reg_2013_pp0_iter17_reg <= total_14_reg_2013_pp0_iter16_reg;
                total_14_reg_2013_pp0_iter18_reg <= total_14_reg_2013_pp0_iter17_reg;
                total_14_reg_2013_pp0_iter19_reg <= total_14_reg_2013_pp0_iter18_reg;
                total_14_reg_2013_pp0_iter20_reg <= total_14_reg_2013_pp0_iter19_reg;
                total_14_reg_2013_pp0_iter21_reg <= total_14_reg_2013_pp0_iter20_reg;
                total_14_reg_2013_pp0_iter22_reg <= total_14_reg_2013_pp0_iter21_reg;
                total_14_reg_2013_pp0_iter7_reg <= total_14_reg_2013;
                total_14_reg_2013_pp0_iter8_reg <= total_14_reg_2013_pp0_iter7_reg;
                total_14_reg_2013_pp0_iter9_reg <= total_14_reg_2013_pp0_iter8_reg;
                total_3_reg_1969 <= total_3_fu_1255_p3;
                total_8_reg_1988 <= total_8_fu_1352_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                ap_loop_init_pp0_iter1_reg <= ap_loop_init;
                ap_loop_init_pp0_iter2_reg <= ap_loop_init_pp0_iter1_reg;
                icmp_ln10_reg_1735_pp0_iter1_reg <= icmp_ln10_reg_1735;
                icmp_ln141_reg_1686 <= icmp_ln141_fu_464_p2;
                icmp_ln141_reg_1686_pp0_iter1_reg <= icmp_ln141_reg_1686;
                icmp_ln143_reg_1690_pp0_iter1_reg <= icmp_ln143_reg_1690;
                p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter1_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803;
                px_b_reg_1723_pp0_iter1_reg <= px_b_reg_1723;
                px_g_reg_1715_pp0_iter1_reg <= px_g_reg_1715;
                px_r_reg_1706_pp0_iter1_reg <= px_r_reg_1706;
                threshold_read_reg_1671 <= threshold;
                threshold_read_reg_1671_pp0_iter1_reg <= threshold_read_reg_1671;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter10_tmp_3_reg_431 <= ap_phi_reg_pp0_iter9_tmp_3_reg_431;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter11_tmp_3_reg_431 <= ap_phi_reg_pp0_iter10_tmp_3_reg_431;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter12_tmp_3_reg_431 <= ap_phi_reg_pp0_iter11_tmp_3_reg_431;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter13_tmp_3_reg_431 <= ap_phi_reg_pp0_iter12_tmp_3_reg_431;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter14_tmp_3_reg_431 <= ap_phi_reg_pp0_iter13_tmp_3_reg_431;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter15_tmp_3_reg_431 <= ap_phi_reg_pp0_iter14_tmp_3_reg_431;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter16_tmp_3_reg_431 <= ap_phi_reg_pp0_iter15_tmp_3_reg_431;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter17_tmp_3_reg_431 <= ap_phi_reg_pp0_iter16_tmp_3_reg_431;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter18_tmp_3_reg_431 <= ap_phi_reg_pp0_iter17_tmp_3_reg_431;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter19_tmp_3_reg_431 <= ap_phi_reg_pp0_iter18_tmp_3_reg_431;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter1_tmp_3_reg_431 <= ap_phi_reg_pp0_iter0_tmp_3_reg_431;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter20_tmp_3_reg_431 <= ap_phi_reg_pp0_iter19_tmp_3_reg_431;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter21_tmp_3_reg_431 <= ap_phi_reg_pp0_iter20_tmp_3_reg_431;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter3_tmp_3_reg_431 <= ap_phi_reg_pp0_iter2_tmp_3_reg_431;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter4_tmp_3_reg_431 <= ap_phi_reg_pp0_iter3_tmp_3_reg_431;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter5_tmp_3_reg_431 <= ap_phi_reg_pp0_iter4_tmp_3_reg_431;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter6_tmp_3_reg_431 <= ap_phi_reg_pp0_iter5_tmp_3_reg_431;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter7_tmp_3_reg_431 <= ap_phi_reg_pp0_iter6_tmp_3_reg_431;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter8_tmp_3_reg_431 <= ap_phi_reg_pp0_iter7_tmp_3_reg_431;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter9_tmp_3_reg_431 <= ap_phi_reg_pp0_iter8_tmp_3_reg_431;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln141_9_reg_1932_pp0_iter21_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                count_28_reg_2044 <= count_28_fu_1551_p2;
                icmp_ln187_9_reg_2039 <= icmp_ln187_9_fu_1546_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln141_reg_1686_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                count_reg_1964 <= count_fu_1180_p2;
                select_ln141_11_reg_1944 <= select_ln141_11_fu_1142_p3;
                select_ln141_1_reg_1884 <= select_ln141_1_fu_1010_p3;
                select_ln141_2_reg_1890 <= select_ln141_2_fu_1029_p3;
                select_ln141_3_reg_1896 <= select_ln141_3_fu_1048_p3;
                select_ln141_4_reg_1902 <= select_ln141_4_fu_1067_p3;
                select_ln141_5_reg_1908 <= select_ln141_5_fu_1074_p3;
                select_ln141_6_reg_1914 <= select_ln141_6_fu_1081_p3;
                select_ln141_7_reg_1920 <= select_ln141_7_fu_1088_p3;
                select_ln141_8_reg_1926 <= select_ln141_8_fu_1095_p3;
                select_ln141_9_reg_1932 <= select_ln141_9_fu_1114_p3;
                xor_ln141_reg_1938 <= xor_ln141_fu_1128_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln141_reg_1686 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                diff_reg_1809 <= diff_fu_619_p2;
                icmp_ln160_reg_1816 <= icmp_ln160_fu_625_p2;
                icmp_ln187_1_reg_1844 <= icmp_ln187_1_fu_807_p2;
                icmp_ln187_2_reg_1849 <= icmp_ln187_2_fu_812_p2;
                icmp_ln187_3_reg_1854 <= icmp_ln187_3_fu_817_p2;
                icmp_ln187_4_reg_1859 <= icmp_ln187_4_fu_822_p2;
                icmp_ln187_5_reg_1864 <= icmp_ln187_5_fu_827_p2;
                icmp_ln187_6_reg_1869 <= icmp_ln187_6_fu_832_p2;
                icmp_ln187_7_reg_1874 <= icmp_ln187_7_fu_837_p2;
                icmp_ln187_8_reg_1879 <= icmp_ln187_8_fu_842_p2;
                icmp_ln187_reg_1839 <= icmp_ln187_fu_802_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln160_fu_625_p2 = ap_const_lv1_0) and (icmp_ln10_reg_1735 = ap_const_lv1_1) and (icmp_ln141_reg_1686 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln162_reg_1825 <= icmp_ln162_fu_693_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln162_reg_1825_pp0_iter20_reg = ap_const_lv1_1) and (icmp_ln160_reg_1816_pp0_iter20_reg = ap_const_lv1_0) and (icmp_ln10_reg_1735_pp0_iter20_reg = ap_const_lv1_1) and (icmp_ln141_reg_1686_pp0_iter20_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_1_reg_2029 <= tmp_1_fu_1494_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln162_reg_1825_pp0_iter20_reg = ap_const_lv1_0) and (icmp_ln160_reg_1816_pp0_iter20_reg = ap_const_lv1_0) and (icmp_ln10_reg_1735_pp0_iter20_reg = ap_const_lv1_1) and (icmp_ln141_reg_1686_pp0_iter20_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_2_reg_2024 <= tmp_2_fu_1484_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_address1 <= zext_ln143_fu_493_p1(9 - 1 downto 0);

    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_ce0 <= ap_const_logic_1;
        else 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_ce1 <= ap_const_logic_1;
        else 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, icmp_ln141_reg_1686)
    begin
        if (((icmp_ln141_reg_1686 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_we0 <= ap_const_logic_1;
        else 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_address1 <= zext_ln143_fu_493_p1(9 - 1 downto 0);

    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_ce0 <= ap_const_logic_1;
        else 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_ce1 <= ap_const_logic_1;
        else 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, icmp_ln141_reg_1686)
    begin
        if (((icmp_ln141_reg_1686 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_we0 <= ap_const_logic_1;
        else 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_address1 <= zext_ln143_fu_493_p1(9 - 1 downto 0);

    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_ce0 <= ap_const_logic_1;
        else 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_ce1 <= ap_const_logic_1;
        else 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, icmp_ln141_reg_1686)
    begin
        if (((icmp_ln141_reg_1686 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_we0 <= ap_const_logic_1;
        else 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_address1 <= zext_ln143_fu_493_p1(9 - 1 downto 0);

    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_ce0 <= ap_const_logic_1;
        else 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_ce1 <= ap_const_logic_1;
        else 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, icmp_ln141_reg_1686)
    begin
        if (((icmp_ln141_reg_1686 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_we0 <= ap_const_logic_1;
        else 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_address1 <= zext_ln143_fu_493_p1(9 - 1 downto 0);

    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_ce0 <= ap_const_logic_1;
        else 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_ce1 <= ap_const_logic_1;
        else 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, icmp_ln141_reg_1686)
    begin
        if (((icmp_ln141_reg_1686 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_we0 <= ap_const_logic_1;
        else 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_address1 <= zext_ln143_fu_493_p1(9 - 1 downto 0);

    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_ce0 <= ap_const_logic_1;
        else 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_ce1 <= ap_const_logic_1;
        else 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, icmp_ln141_reg_1686)
    begin
        if (((icmp_ln141_reg_1686 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_we0 <= ap_const_logic_1;
        else 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_address1 <= zext_ln143_fu_493_p1(9 - 1 downto 0);

    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_ce0 <= ap_const_logic_1;
        else 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_ce1 <= ap_const_logic_1;
        else 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, icmp_ln141_reg_1686)
    begin
        if (((icmp_ln141_reg_1686 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_we0 <= ap_const_logic_1;
        else 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, icmp_ln141_reg_1686)
    begin
        if (((icmp_ln141_reg_1686 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_ce0 <= ap_const_logic_1;
        else 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, icmp_ln141_reg_1686)
    begin
        if (((icmp_ln141_reg_1686 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_we0 <= ap_const_logic_1;
        else 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_we0 <= ap_const_logic_0;
        end if; 
    end process;

    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_address1 <= zext_ln143_fu_493_p1(9 - 1 downto 0);

    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_ce0 <= ap_const_logic_1;
        else 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_ce1 <= ap_const_logic_1;
        else 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, icmp_ln141_reg_1686)
    begin
        if (((icmp_ln141_reg_1686 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_we0 <= ap_const_logic_1;
        else 
            BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_we0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln141_fu_470_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv17_1));
    add_ln143_fu_587_p2 <= std_logic_vector(unsigned(select_ln141_fu_485_p3) + unsigned(ap_const_lv9_1));
    add_ln161_fu_687_p2 <= std_logic_vector(unsigned(sub_ln161_1_fu_677_p2) + unsigned(zext_ln161_2_fu_683_p1));
    add_ln162_fu_796_p2 <= std_logic_vector(unsigned(sub_ln162_1_fu_786_p2) + unsigned(zext_ln162_2_fu_792_p1));
    add_ln163_fu_744_p2 <= std_logic_vector(unsigned(sub_ln163_1_fu_734_p2) + unsigned(zext_ln163_2_fu_740_p1));
    add_ln165_fu_1512_p2 <= std_logic_vector(unsigned(trunc_ln158_fu_1500_p1) + unsigned(ap_const_lv9_168));
    add_ln191_fu_1592_p2 <= std_logic_vector(unsigned(shl_ln3_fu_1572_p3) + unsigned(zext_ln191_fu_1588_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, icmp_ln141_fu_464_p2, ap_done_reg, regslice_both_output_stream_V_data_V_U_apdone_blk, ap_loop_exit_ready_pp0_iter23_reg, ap_start_int, output_stream_TREADY_int_regslice, input_stream_TVALID_int_regslice)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_loop_exit_ready_pp0_iter23_reg = ap_const_logic_1) and (regslice_both_output_stream_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (output_stream_TREADY_int_regslice = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and ((output_stream_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_output_stream_V_data_V_U_apdone_blk = ap_const_logic_1))) or ((ap_start_int = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((input_stream_TVALID_int_regslice = ap_const_logic_0) and (icmp_ln141_fu_464_p2 = ap_const_lv1_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, icmp_ln141_fu_464_p2, ap_done_reg, regslice_both_output_stream_V_data_V_U_apdone_blk, ap_loop_exit_ready_pp0_iter23_reg, ap_start_int, output_stream_TREADY_int_regslice, input_stream_TVALID_int_regslice)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_loop_exit_ready_pp0_iter23_reg = ap_const_logic_1) and (regslice_both_output_stream_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (output_stream_TREADY_int_regslice = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and ((output_stream_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_output_stream_V_data_V_U_apdone_blk = ap_const_logic_1))) or ((ap_start_int = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((input_stream_TVALID_int_regslice = ap_const_logic_0) and (icmp_ln141_fu_464_p2 = ap_const_lv1_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, icmp_ln141_fu_464_p2, ap_done_reg, regslice_both_output_stream_V_data_V_U_apdone_blk, ap_loop_exit_ready_pp0_iter23_reg, ap_start_int, output_stream_TREADY_int_regslice, input_stream_TVALID_int_regslice)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_loop_exit_ready_pp0_iter23_reg = ap_const_logic_1) and (regslice_both_output_stream_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (output_stream_TREADY_int_regslice = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and ((output_stream_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_output_stream_V_data_V_U_apdone_blk = ap_const_logic_1))) or ((ap_start_int = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((input_stream_TVALID_int_regslice = ap_const_logic_0) and (icmp_ln141_fu_464_p2 = ap_const_lv1_0)))));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(icmp_ln141_fu_464_p2, ap_done_reg, input_stream_TVALID_int_regslice)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((input_stream_TVALID_int_regslice = ap_const_logic_0) and (icmp_ln141_fu_464_p2 = ap_const_lv1_0)));
    end process;

        ap_block_state20_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state24_pp0_stage0_iter23_assign_proc : process(regslice_both_output_stream_V_data_V_U_apdone_blk, output_stream_TREADY_int_regslice)
    begin
                ap_block_state24_pp0_stage0_iter23 <= ((output_stream_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_output_stream_V_data_V_U_apdone_blk = ap_const_logic_1));
    end process;


    ap_block_state25_pp0_stage0_iter24_assign_proc : process(output_stream_TREADY_int_regslice)
    begin
                ap_block_state25_pp0_stage0_iter24 <= (output_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1004_assign_proc : process(icmp_ln141_reg_1686_pp0_iter21_reg, icmp_ln10_reg_1735_pp0_iter21_reg, icmp_ln160_reg_1816_pp0_iter21_reg)
    begin
                ap_condition_1004 <= ((icmp_ln160_reg_1816_pp0_iter21_reg = ap_const_lv1_0) and (icmp_ln10_reg_1735_pp0_iter21_reg = ap_const_lv1_1) and (icmp_ln141_reg_1686_pp0_iter21_reg = ap_const_lv1_0));
    end process;


    ap_condition_897_assign_proc : process(icmp_ln141_reg_1686_pp0_iter20_reg, icmp_ln10_reg_1735_pp0_iter20_reg, icmp_ln160_reg_1816_pp0_iter20_reg)
    begin
                ap_condition_897 <= ((icmp_ln160_reg_1816_pp0_iter20_reg = ap_const_lv1_0) and (icmp_ln10_reg_1735_pp0_iter20_reg = ap_const_lv1_0) and (icmp_ln141_reg_1686_pp0_iter20_reg = ap_const_lv1_0));
    end process;


    ap_condition_930_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_930 <= ((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_934_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_934 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln141_fu_464_p2, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln141_fu_464_p2 = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter2_stage0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_subdone, icmp_ln141_reg_1686_pp0_iter1_reg)
    begin
        if (((icmp_ln141_reg_1686_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter2_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter2_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_done_reg, ap_loop_exit_ready_pp0_iter23_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter23_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24)
    begin
        if (((ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) 
    and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_tmp_3_phi_fu_435_p8_assign_proc : process(icmp_ln162_reg_1825_pp0_iter21_reg, tmp_2_reg_2024, tmp_1_reg_2029, ap_phi_reg_pp0_iter22_tmp_3_reg_431, ap_condition_1004)
    begin
        if ((ap_const_boolean_1 = ap_condition_1004)) then
            if ((icmp_ln162_reg_1825_pp0_iter21_reg = ap_const_lv1_0)) then 
                ap_phi_mux_tmp_3_phi_fu_435_p8 <= tmp_2_reg_2024;
            elsif ((icmp_ln162_reg_1825_pp0_iter21_reg = ap_const_lv1_1)) then 
                ap_phi_mux_tmp_3_phi_fu_435_p8 <= tmp_1_reg_2029;
            else 
                ap_phi_mux_tmp_3_phi_fu_435_p8 <= ap_phi_reg_pp0_iter22_tmp_3_reg_431;
            end if;
        else 
            ap_phi_mux_tmp_3_phi_fu_435_p8 <= ap_phi_reg_pp0_iter22_tmp_3_reg_431;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_tmp_3_reg_431 <= "XXXXXXXXXXXXXXXXX";

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_fu_198, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv17_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_198;
        end if; 
    end process;


    ap_sig_allocacmp_x_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, x_fu_190, ap_loop_init, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_x_load <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_x_load <= x_fu_190;
        end if; 
    end process;


    ap_sig_allocacmp_y_3_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, y_1_fu_194, ap_loop_init_pp0_iter2_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init_pp0_iter2_reg = ap_const_logic_1))) then 
            ap_sig_allocacmp_y_3 <= ap_const_lv8_0;
        else 
            ap_sig_allocacmp_y_3 <= y_1_fu_194;
        end if; 
    end process;

    count_10_fu_1279_p3 <= 
        zext_ln178_2_fu_1262_p1 when (select_ln141_3_reg_1896(0) = '1') else 
        count_9_fu_1272_p3;
    count_11_fu_1308_p2 <= std_logic_vector(unsigned(count_10_reg_1974) + unsigned(ap_const_lv3_1));
    count_12_fu_1313_p3 <= 
        count_11_fu_1308_p2 when (icmp_ln187_3_reg_1854_pp0_iter3_reg(0) = '1') else 
        count_10_reg_1974;
    count_13_fu_1319_p3 <= 
        count_10_reg_1974 when (select_ln141_4_reg_1902_pp0_iter3_reg(0) = '1') else 
        count_12_fu_1313_p3;
    count_14_fu_1332_p2 <= std_logic_vector(unsigned(count_13_fu_1319_p3) + unsigned(ap_const_lv3_1));
    count_15_fu_1338_p3 <= 
        count_14_fu_1332_p2 when (icmp_ln187_4_reg_1859_pp0_iter3_reg(0) = '1') else 
        count_13_fu_1319_p3;
    count_16_fu_1358_p2 <= std_logic_vector(unsigned(count_15_reg_1981) + unsigned(ap_const_lv3_1));
    count_17_fu_1363_p3 <= 
        count_16_fu_1358_p2 when (icmp_ln187_5_reg_1864_pp0_iter4_reg(0) = '1') else 
        count_15_reg_1981;
    count_18_fu_1369_p3 <= 
        count_15_reg_1981 when (select_ln141_5_reg_1908_pp0_iter4_reg(0) = '1') else 
        count_17_fu_1363_p3;
    count_19_fu_1388_p2 <= std_logic_vector(unsigned(zext_ln178_4_fu_1378_p1) + unsigned(ap_const_lv4_1));
    count_1_fu_1193_p2 <= (xor_ln141_reg_1938 and count_reg_1964);
    count_20_fu_1394_p3 <= 
        count_19_fu_1388_p2 when (icmp_ln187_6_reg_1869_pp0_iter4_reg(0) = '1') else 
        zext_ln178_4_fu_1378_p1;
    count_21_fu_1401_p3 <= 
        zext_ln178_4_fu_1378_p1 when (select_ln141_6_reg_1914_pp0_iter4_reg(0) = '1') else 
        count_20_fu_1394_p3;
    count_22_fu_1428_p2 <= std_logic_vector(unsigned(count_21_reg_1993) + unsigned(ap_const_lv4_1));
    count_23_fu_1433_p3 <= 
        count_22_fu_1428_p2 when (icmp_ln187_7_reg_1874_pp0_iter5_reg(0) = '1') else 
        count_21_reg_1993;
    count_24_fu_1439_p3 <= 
        count_21_reg_1993 when (select_ln141_7_reg_1920_pp0_iter5_reg(0) = '1') else 
        count_23_fu_1433_p3;
    count_25_fu_1450_p2 <= std_logic_vector(unsigned(count_24_fu_1439_p3) + unsigned(ap_const_lv4_1));
    count_26_fu_1456_p3 <= 
        count_25_fu_1450_p2 when (icmp_ln187_8_reg_1879_pp0_iter5_reg(0) = '1') else 
        count_24_fu_1439_p3;
    count_27_fu_1463_p3 <= 
        count_24_fu_1439_p3 when (select_ln141_8_reg_1926_pp0_iter5_reg(0) = '1') else 
        count_26_fu_1456_p3;
    count_28_fu_1551_p2 <= std_logic_vector(unsigned(count_27_reg_2006_pp0_iter21_reg) + unsigned(ap_const_lv4_1));
    count_29_fu_1561_p3 <= 
        count_28_reg_2044 when (icmp_ln187_9_reg_2039(0) = '1') else 
        count_27_reg_2006_pp0_iter22_reg;
    count_2_fu_1201_p3 <= 
        ap_const_lv2_2 when (count_1_fu_1193_p2(0) = '1') else 
        ap_const_lv2_1;
    count_30_fu_1566_p3 <= 
        count_27_reg_2006_pp0_iter22_reg when (select_ln141_9_reg_1932_pp0_iter22_reg(0) = '1') else 
        count_29_fu_1561_p3;
    count_3_fu_1209_p3 <= 
        count_2_fu_1201_p3 when (icmp_ln187_reg_1839_pp0_iter2_reg(0) = '1') else 
        zext_ln178_fu_1197_p1;
    count_4_fu_1216_p3 <= 
        zext_ln178_fu_1197_p1 when (select_ln141_1_reg_1884(0) = '1') else 
        count_3_fu_1209_p3;
    count_5_fu_1235_p2 <= std_logic_vector(unsigned(count_4_fu_1216_p3) + unsigned(ap_const_lv2_1));
    count_6_fu_1241_p3 <= 
        count_5_fu_1235_p2 when (icmp_ln187_1_reg_1844_pp0_iter2_reg(0) = '1') else 
        count_4_fu_1216_p3;
    count_7_fu_1248_p3 <= 
        count_4_fu_1216_p3 when (select_ln141_2_reg_1890(0) = '1') else 
        count_6_fu_1241_p3;
    count_8_fu_1266_p2 <= std_logic_vector(unsigned(zext_ln178_2_fu_1262_p1) + unsigned(ap_const_lv3_1));
    count_9_fu_1272_p3 <= 
        count_8_fu_1266_p2 when (icmp_ln187_2_reg_1849_pp0_iter2_reg(0) = '1') else 
        zext_ln178_2_fu_1262_p1;
    count_fu_1180_p2 <= "1" when (unsigned(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_q0) < unsigned(threshold_read_reg_1671_pp0_iter1_reg)) else "0";
    diff_fu_619_p2 <= std_logic_vector(unsigned(max_3_fu_603_p3) - unsigned(min_3_fu_613_p3));
    empty_53_fu_860_p2 <= "1" when (unsigned(yy_fu_854_p2) > unsigned(ap_const_lv9_EF)) else "0";
    empty_54_fu_872_p2 <= "1" when (unsigned(yy_1_fu_866_p2) > unsigned(ap_const_lv9_EF)) else "0";
    empty_55_fu_884_p2 <= "1" when (unsigned(yy_2_fu_878_p2) > unsigned(ap_const_lv9_EF)) else "0";
    empty_56_fu_896_p2 <= "1" when (unsigned(yy_3_fu_890_p2) > unsigned(ap_const_lv9_EF)) else "0";
    empty_57_fu_908_p2 <= "1" when (unsigned(yy_4_fu_902_p2) > unsigned(ap_const_lv9_EF)) else "0";
    empty_58_fu_920_p2 <= "1" when (unsigned(y_fu_914_p2) > unsigned(ap_const_lv8_EF)) else "0";
    empty_59_fu_932_p2 <= "1" when (unsigned(yy_7_fu_926_p2) > unsigned(ap_const_lv8_EF)) else "0";
    empty_60_fu_944_p2 <= "1" when (unsigned(yy_8_fu_938_p2) > unsigned(ap_const_lv8_EF)) else "0";
    empty_61_fu_956_p2 <= "1" when (unsigned(yy_9_fu_950_p2) > unsigned(ap_const_lv8_EF)) else "0";
    empty_62_fu_968_p2 <= "1" when (unsigned(yy_10_fu_962_p2) > unsigned(ap_const_lv8_EF)) else "0";
    empty_63_fu_1598_p3 <= 
        total_14_reg_2013_pp0_iter22_reg when (select_ln141_9_reg_1932_pp0_iter22_reg(0) = '1') else 
        total_15_fu_1556_p2;

    grp_fu_1159_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_1159_ce <= ap_const_logic_1;
        else 
            grp_fu_1159_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1159_p1 <= grp_fu_1159_p10(9 - 1 downto 0);
    grp_fu_1159_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(diff_reg_1809),16));

    grp_fu_1167_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_1167_ce <= ap_const_logic_1;
        else 
            grp_fu_1167_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1167_p1 <= grp_fu_1167_p10(9 - 1 downto 0);
    grp_fu_1167_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(diff_reg_1809),16));

    grp_fu_1175_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_1175_ce <= ap_const_logic_1;
        else 
            grp_fu_1175_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1175_p1 <= grp_fu_1175_p10(9 - 1 downto 0);
    grp_fu_1175_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(diff_reg_1809),16));
    h_neighbor_10_fu_1538_p3 <= 
        tmp_4_fu_1518_p4 when (tmp_6_fu_1504_p3(0) = '1') else 
        tmp_5_fu_1528_p4;
    icmp_ln10_fu_555_p2 <= "1" when (unsigned(px_r_fu_511_p4) < unsigned(max_1_fu_547_p3)) else "0";
    icmp_ln141_fu_464_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv17_12C00) else "0";
    icmp_ln143_fu_479_p2 <= "1" when (ap_sig_allocacmp_x_load = ap_const_lv9_140) else "0";
    icmp_ln160_fu_625_p2 <= "1" when (max_3_fu_603_p3 = min_3_fu_613_p3) else "0";
    icmp_ln162_fu_693_p2 <= "1" when (max_3_fu_603_p3 = px_g_reg_1715) else "0";
    icmp_ln17_fu_561_p2 <= "1" when (unsigned(px_b_fu_531_p1) < unsigned(px_g_fu_521_p4)) else "0";
    icmp_ln187_1_fu_807_p2 <= "1" when (unsigned(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_q1) < unsigned(threshold_read_reg_1671)) else "0";
    icmp_ln187_2_fu_812_p2 <= "1" when (unsigned(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_q1) < unsigned(threshold_read_reg_1671)) else "0";
    icmp_ln187_3_fu_817_p2 <= "1" when (unsigned(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_q1) < unsigned(threshold_read_reg_1671)) else "0";
    icmp_ln187_4_fu_822_p2 <= "1" when (unsigned(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_q1) < unsigned(threshold_read_reg_1671)) else "0";
    icmp_ln187_5_fu_827_p2 <= "1" when (unsigned(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_q1) < unsigned(threshold_read_reg_1671)) else "0";
    icmp_ln187_6_fu_832_p2 <= "1" when (unsigned(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_q1) < unsigned(threshold_read_reg_1671)) else "0";
    icmp_ln187_7_fu_837_p2 <= "1" when (unsigned(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_q1) < unsigned(threshold_read_reg_1671)) else "0";
    icmp_ln187_8_fu_842_p2 <= "1" when (unsigned(p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_q1) < unsigned(threshold_read_reg_1671)) else "0";
    icmp_ln187_9_fu_1546_p2 <= "1" when (unsigned(h_neighbor_10_fu_1538_p3) < unsigned(threshold_read_reg_1671_pp0_iter21_reg)) else "0";
    icmp_ln187_fu_802_p2 <= "1" when (unsigned(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_q1) < unsigned(threshold_read_reg_1671)) else "0";
    icmp_ln18_fu_581_p2 <= "1" when (unsigned(min_1_fu_573_p3) < unsigned(px_r_fu_511_p4)) else "0";
    icmp_ln191_fu_1612_p2 <= "1" when (unsigned(add_ln191_fu_1592_p2) < unsigned(shl_ln191_2_fu_1604_p3)) else "0";
    icmp_ln9_fu_535_p2 <= "1" when (unsigned(px_g_fu_521_p4) < unsigned(px_b_fu_531_p1)) else "0";

    input_stream_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln141_fu_464_p2, ap_done_reg, ap_block_pp0_stage0, ap_start_int, input_stream_TVALID_int_regslice)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_done_reg = ap_const_logic_0) and (icmp_ln141_fu_464_p2 = ap_const_lv1_0))) then 
            input_stream_TDATA_blk_n <= input_stream_TVALID_int_regslice;
        else 
            input_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    input_stream_TREADY <= regslice_both_input_stream_V_data_V_U_ack_in;

    input_stream_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln141_fu_464_p2, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln141_fu_464_p2 = ap_const_lv1_0))) then 
            input_stream_TREADY_int_regslice <= ap_const_logic_1;
        else 
            input_stream_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    lshr_ln_fu_631_p4 <= diff_fu_619_p2(7 downto 1);
    max_1_fu_547_p3 <= 
        px_g_fu_521_p4 when (xor_ln9_fu_541_p2(0) = '1') else 
        px_b_fu_531_p1;
    max_3_fu_603_p3 <= 
        max_1_reg_1730 when (icmp_ln10_reg_1735(0) = '1') else 
        px_r_reg_1706;
    min_1_fu_573_p3 <= 
        px_g_fu_521_p4 when (xor_ln17_fu_567_p2(0) = '1') else 
        px_b_fu_531_p1;
    min_3_fu_613_p3 <= 
        px_r_reg_1706 when (xor_ln18_fu_608_p2(0) = '1') else 
        min_1_reg_1740;
    out_px_b_1_fu_1632_p3 <= 
        px_b_reg_1723_pp0_iter22_reg when (icmp_ln191_fu_1612_p2(0) = '1') else 
        ap_const_lv8_FF;
    out_px_g_1_fu_1618_p3 <= 
        px_g_reg_1715_pp0_iter22_reg when (icmp_ln191_fu_1612_p2(0) = '1') else 
        ap_const_lv8_FF;
    out_px_r_1_fu_1625_p3 <= 
        px_r_reg_1706_pp0_iter22_reg when (icmp_ln191_fu_1612_p2(0) = '1') else 
        ap_const_lv8_FF;

    output_stream_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_block_pp0_stage0, output_stream_TREADY_int_regslice)
    begin
        if ((((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            output_stream_TDATA_blk_n <= output_stream_TREADY_int_regslice;
        else 
            output_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_stream_TDATA_int_regslice <= ((out_px_r_1_fu_1625_p3 & out_px_g_1_fu_1618_p3) & out_px_b_1_fu_1632_p3);
    output_stream_TVALID <= regslice_both_output_stream_V_data_V_U_vld_out;

    output_stream_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter23, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            output_stream_TVALID_int_regslice <= ap_const_logic_1;
        else 
            output_stream_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_address1 <= zext_ln143_fu_493_p1(9 - 1 downto 0);

    p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_ce0_assign_proc : process(ap_enable_reg_pp0_iter23, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_ce0 <= ap_const_logic_1;
        else 
            p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_ce1 <= ap_const_logic_1;
        else 
            p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_we0_assign_proc : process(ap_enable_reg_pp0_iter23, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_we0 <= ap_const_logic_1;
        else 
            p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_mid111_fu_1004_p2 <= "1" when (unsigned(yy_1_mid1_fu_998_p2) > unsigned(ap_const_lv9_EF)) else "0";
    p_mid113_fu_1023_p2 <= "1" when (unsigned(yy_2_mid1_fu_1017_p2) > unsigned(ap_const_lv9_EF)) else "0";
    p_mid115_fu_1042_p2 <= "1" when (unsigned(yy_3_mid1_fu_1036_p2) > unsigned(ap_const_lv9_EF)) else "0";
    p_mid117_fu_1061_p2 <= "1" when (unsigned(yy_4_mid1_fu_1055_p2) > unsigned(ap_const_lv9_EF)) else "0";
    p_mid127_fu_1108_p2 <= "1" when (unsigned(yy_10_mid1_fu_1102_p2) > unsigned(ap_const_lv8_EF)) else "0";
    p_mid1_fu_992_p2 <= "1" when (unsigned(yy_mid1_fu_986_p2) > unsigned(ap_const_lv9_EF)) else "0";
    px_b_fu_531_p1 <= input_stream_TDATA_int_regslice(8 - 1 downto 0);
    px_g_fu_521_p4 <= input_stream_TDATA_int_regslice(15 downto 8);
    px_r_fu_511_p4 <= input_stream_TDATA_int_regslice(23 downto 16);
    select_ln141_10_fu_1121_p3 <= 
        p_mid1_fu_992_p2 when (icmp_ln143_reg_1690_pp0_iter1_reg(0) = '1') else 
        empty_53_fu_860_p2;
    select_ln141_11_fu_1142_p3 <= 
        total_1_mid1_fu_1134_p3 when (icmp_ln143_reg_1690_pp0_iter1_reg(0) = '1') else 
        total_fu_974_p3;
    select_ln141_12_fu_1149_p3 <= 
        y_fu_914_p2 when (icmp_ln143_reg_1690_pp0_iter1_reg(0) = '1') else 
        ap_sig_allocacmp_y_3;
    select_ln141_1_fu_1010_p3 <= 
        p_mid111_fu_1004_p2 when (icmp_ln143_reg_1690_pp0_iter1_reg(0) = '1') else 
        empty_54_fu_872_p2;
    select_ln141_2_fu_1029_p3 <= 
        p_mid113_fu_1023_p2 when (icmp_ln143_reg_1690_pp0_iter1_reg(0) = '1') else 
        empty_55_fu_884_p2;
    select_ln141_3_fu_1048_p3 <= 
        p_mid115_fu_1042_p2 when (icmp_ln143_reg_1690_pp0_iter1_reg(0) = '1') else 
        empty_56_fu_896_p2;
    select_ln141_4_fu_1067_p3 <= 
        p_mid117_fu_1061_p2 when (icmp_ln143_reg_1690_pp0_iter1_reg(0) = '1') else 
        empty_57_fu_908_p2;
    select_ln141_5_fu_1074_p3 <= 
        empty_59_fu_932_p2 when (icmp_ln143_reg_1690_pp0_iter1_reg(0) = '1') else 
        empty_58_fu_920_p2;
    select_ln141_6_fu_1081_p3 <= 
        empty_60_fu_944_p2 when (icmp_ln143_reg_1690_pp0_iter1_reg(0) = '1') else 
        empty_59_fu_932_p2;
    select_ln141_7_fu_1088_p3 <= 
        empty_61_fu_956_p2 when (icmp_ln143_reg_1690_pp0_iter1_reg(0) = '1') else 
        empty_60_fu_944_p2;
    select_ln141_8_fu_1095_p3 <= 
        empty_62_fu_968_p2 when (icmp_ln143_reg_1690_pp0_iter1_reg(0) = '1') else 
        empty_61_fu_956_p2;
    select_ln141_9_fu_1114_p3 <= 
        p_mid127_fu_1108_p2 when (icmp_ln143_reg_1690_pp0_iter1_reg(0) = '1') else 
        empty_62_fu_968_p2;
    select_ln141_fu_485_p3 <= 
        ap_const_lv9_0 when (icmp_ln143_fu_479_p2(0) = '1') else 
        ap_sig_allocacmp_x_load;
        sext_ln158_fu_1476_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1159_p2),17));

        sext_ln161_1_fu_673_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln161_1_fu_665_p3),16));

        sext_ln161_fu_661_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_653_p3),16));

        sext_ln162_1_fu_782_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln162_1_fu_774_p3),16));

        sext_ln162_2_fu_1490_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1175_p2),17));

        sext_ln162_fu_770_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1_fu_762_p3),16));

        sext_ln163_1_fu_730_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln163_1_fu_722_p3),16));

        sext_ln163_2_fu_1480_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1167_p2),17));

        sext_ln163_fu_718_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln2_fu_710_p3),16));

    shl_ln161_1_fu_665_p3 <= (sub_ln161_fu_647_p2 & ap_const_lv2_0);
    shl_ln162_1_fu_774_p3 <= (sub_ln162_fu_756_p2 & ap_const_lv2_0);
    shl_ln163_1_fu_722_p3 <= (sub_ln163_fu_704_p2 & ap_const_lv2_0);
    shl_ln191_1_fu_1580_p3 <= (count_30_fu_1566_p3 & ap_const_lv1_0);
    shl_ln191_2_fu_1604_p3 <= (empty_63_fu_1598_p3 & ap_const_lv3_0);
    shl_ln1_fu_762_p3 <= (sub_ln162_fu_756_p2 & ap_const_lv6_0);
    shl_ln2_fu_710_p3 <= (sub_ln163_fu_704_p2 & ap_const_lv6_0);
    shl_ln3_fu_1572_p3 <= (count_30_fu_1566_p3 & ap_const_lv3_0);
    shl_ln_fu_653_p3 <= (sub_ln161_fu_647_p2 & ap_const_lv6_0);
    sub_ln161_1_fu_677_p2 <= std_logic_vector(signed(sext_ln161_fu_661_p1) - signed(sext_ln161_1_fu_673_p1));
    sub_ln161_fu_647_p2 <= std_logic_vector(unsigned(zext_ln161_fu_644_p1) - unsigned(zext_ln161_1_fu_641_p1));
    sub_ln162_1_fu_786_p2 <= std_logic_vector(signed(sext_ln162_fu_770_p1) - signed(sext_ln162_1_fu_782_p1));
    sub_ln162_fu_756_p2 <= std_logic_vector(unsigned(zext_ln162_1_fu_753_p1) - unsigned(zext_ln162_fu_750_p1));
    sub_ln163_1_fu_734_p2 <= std_logic_vector(signed(sext_ln163_fu_718_p1) - signed(sext_ln163_1_fu_730_p1));
    sub_ln163_fu_704_p2 <= std_logic_vector(unsigned(zext_ln163_fu_701_p1) - unsigned(zext_ln163_1_fu_698_p1));
    tmp_1_fu_1494_p2 <= std_logic_vector(signed(sext_ln162_2_fu_1490_p1) + signed(ap_const_lv17_78));
    tmp_2_fu_1484_p2 <= std_logic_vector(signed(sext_ln163_2_fu_1480_p1) + signed(ap_const_lv17_F0));
    tmp_4_fu_1518_p4 <= add_ln165_fu_1512_p2(8 downto 1);
    tmp_5_fu_1528_p4 <= ap_phi_mux_tmp_3_phi_fu_435_p8(8 downto 1);
    tmp_6_fu_1504_p3 <= ap_phi_mux_tmp_3_phi_fu_435_p8(16 downto 16);
    total_10_fu_1408_p3 <= 
        zext_ln178_3_fu_1375_p1 when (select_ln141_6_reg_1914_pp0_iter4_reg(0) = '1') else 
        total_9_fu_1382_p2;
    total_11_fu_1415_p2 <= std_logic_vector(unsigned(total_10_fu_1408_p3) + unsigned(ap_const_lv4_1));
    total_11_v_cast_cast_fu_1345_p3 <= 
        ap_const_lv3_1 when (select_ln141_5_reg_1908_pp0_iter3_reg(0) = '1') else 
        ap_const_lv3_2;
    total_12_fu_1421_p3 <= 
        total_10_fu_1408_p3 when (select_ln141_7_reg_1920_pp0_iter4_reg(0) = '1') else 
        total_11_fu_1415_p2;
    total_13_fu_1445_p2 <= std_logic_vector(unsigned(total_12_reg_2000) + unsigned(ap_const_lv4_1));
    total_14_fu_1470_p3 <= 
        total_12_reg_2000 when (select_ln141_8_reg_1926_pp0_iter5_reg(0) = '1') else 
        total_13_fu_1445_p2;
    total_15_fu_1556_p2 <= std_logic_vector(unsigned(total_14_reg_2013_pp0_iter22_reg) + unsigned(ap_const_lv4_1));
    total_1_fu_1223_p3 <= 
        zext_ln141_2_fu_1190_p1 when (select_ln141_1_reg_1884(0) = '1') else 
        select_ln141_11_reg_1944;
    total_1_mid1_fu_1134_p3 <= 
        ap_const_lv2_1 when (p_mid1_fu_992_p2(0) = '1') else 
        ap_const_lv2_2;
    total_2_fu_1229_p2 <= std_logic_vector(unsigned(total_1_fu_1223_p3) + unsigned(ap_const_lv2_1));
    total_3_fu_1255_p3 <= 
        total_1_fu_1223_p3 when (select_ln141_2_reg_1890(0) = '1') else 
        total_2_fu_1229_p2;
    total_4_fu_1289_p2 <= std_logic_vector(unsigned(zext_ln178_1_fu_1286_p1) + unsigned(ap_const_lv3_1));
    total_5_fu_1295_p3 <= 
        zext_ln178_1_fu_1286_p1 when (select_ln141_3_reg_1896_pp0_iter3_reg(0) = '1') else 
        total_4_fu_1289_p2;
    total_6_fu_1302_p2 <= std_logic_vector(unsigned(total_5_fu_1295_p3) + unsigned(ap_const_lv3_1));
    total_7_fu_1325_p3 <= 
        total_5_fu_1295_p3 when (select_ln141_4_reg_1902_pp0_iter3_reg(0) = '1') else 
        total_6_fu_1302_p2;
    total_8_fu_1352_p2 <= std_logic_vector(unsigned(total_7_fu_1325_p3) + unsigned(total_11_v_cast_cast_fu_1345_p3));
    total_9_fu_1382_p2 <= std_logic_vector(unsigned(zext_ln178_3_fu_1375_p1) + unsigned(ap_const_lv4_1));
    total_fu_974_p3 <= 
        ap_const_lv2_1 when (empty_53_fu_860_p2(0) = '1') else 
        ap_const_lv2_2;
    trunc_ln158_fu_1500_p1 <= ap_phi_mux_tmp_3_phi_fu_435_p8(9 - 1 downto 0);
    xor_ln141_fu_1128_p2 <= (select_ln141_10_fu_1121_p3 xor ap_const_lv1_1);
    xor_ln17_fu_567_p2 <= (icmp_ln17_fu_561_p2 xor ap_const_lv1_1);
    xor_ln18_fu_608_p2 <= (icmp_ln18_reg_1745 xor ap_const_lv1_1);
    xor_ln9_fu_541_p2 <= (icmp_ln9_fu_535_p2 xor ap_const_lv1_1);
    y_fu_914_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_y_3) + unsigned(ap_const_lv8_1));
    yy_10_fu_962_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_y_3) + unsigned(ap_const_lv8_5));
    yy_10_mid1_fu_1102_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_y_3) + unsigned(ap_const_lv8_6));
    yy_1_fu_866_p2 <= std_logic_vector(unsigned(zext_ln141_fu_850_p1) + unsigned(ap_const_lv9_1FC));
    yy_1_mid1_fu_998_p2 <= std_logic_vector(unsigned(zext_ln141_1_fu_982_p1) + unsigned(ap_const_lv9_1FC));
    yy_2_fu_878_p2 <= std_logic_vector(unsigned(zext_ln141_fu_850_p1) + unsigned(ap_const_lv9_1FD));
    yy_2_mid1_fu_1017_p2 <= std_logic_vector(unsigned(zext_ln141_1_fu_982_p1) + unsigned(ap_const_lv9_1FD));
    yy_3_fu_890_p2 <= std_logic_vector(unsigned(zext_ln141_fu_850_p1) + unsigned(ap_const_lv9_1FE));
    yy_3_mid1_fu_1036_p2 <= std_logic_vector(unsigned(zext_ln141_1_fu_982_p1) + unsigned(ap_const_lv9_1FE));
    yy_4_fu_902_p2 <= std_logic_vector(unsigned(zext_ln141_fu_850_p1) + unsigned(ap_const_lv9_1FF));
    yy_4_mid1_fu_1055_p2 <= std_logic_vector(unsigned(zext_ln141_1_fu_982_p1) + unsigned(ap_const_lv9_1FF));
    yy_7_fu_926_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_y_3) + unsigned(ap_const_lv8_2));
    yy_8_fu_938_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_y_3) + unsigned(ap_const_lv8_3));
    yy_9_fu_950_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_y_3) + unsigned(ap_const_lv8_4));
    yy_fu_854_p2 <= std_logic_vector(unsigned(zext_ln141_fu_850_p1) + unsigned(ap_const_lv9_1FB));
    yy_mid1_fu_986_p2 <= std_logic_vector(unsigned(zext_ln141_1_fu_982_p1) + unsigned(ap_const_lv9_1FB));
    zext_ln141_1_fu_982_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_fu_914_p2),9));
    zext_ln141_2_fu_1190_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln141_reg_1938),2));
    zext_ln141_fu_850_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_y_3),9));
    zext_ln143_fu_493_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln141_fu_485_p3),64));
    zext_ln161_1_fu_641_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(px_b_reg_1723),9));
    zext_ln161_2_fu_683_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_631_p4),16));
    zext_ln161_fu_644_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(px_g_reg_1715),9));
    zext_ln162_1_fu_753_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(px_b_reg_1723),9));
    zext_ln162_2_fu_792_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_631_p4),16));
    zext_ln162_fu_750_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(px_r_reg_1706),9));
    zext_ln163_1_fu_698_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(px_g_reg_1715),9));
    zext_ln163_2_fu_740_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_631_p4),16));
    zext_ln163_fu_701_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(px_r_reg_1706),9));
    zext_ln178_1_fu_1286_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(total_3_reg_1969),3));
    zext_ln178_2_fu_1262_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_7_fu_1248_p3),3));
    zext_ln178_3_fu_1375_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(total_8_reg_1988),4));
    zext_ln178_4_fu_1378_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_18_fu_1369_p3),4));
    zext_ln178_fu_1197_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_1_fu_1193_p2),2));
    zext_ln191_fu_1588_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln191_1_fu_1580_p3),7));
end behav;
