// Auto generated by parse_registers.pl from ../../RTL/fragrak_constants.inc

#ifndef _FRAGRAK_CONSTANTS_INC_
#define _FRAGRAK_CONSTANTS_INC_

#define FRAGRAK_CONSTANTS
#define CFG_NUM_SLICES                 ( 16 )
#define CFG_NUM_SHAVES                 ( 12 )
#define CFG_SHAVE_DATA_WIDTH           ( 64 )
#define CFG_SHAVE_ADDR_WIDTH           ( 24 )
#define CFG_SHAVE_PRG_DATA_WIDTH       ( 128 )
#define CFG_SHAVE_PRG_ADDR_WIDTH       ( 24 )
#define CFG_SHAVE_CTRL_DATA_WIDTH      ( 32 )
#define CFG_SHAVE_CTRL_ADDR_WIDTH      ( 5 )
#define APB1NSLAVES   ( 16 )
#define APB2NSLAVES   ( 16 )
#define APB3NSLAVES   ( 16 )
#define APB4NSLAVES   ( 16 )
#define LPB1_CONTROL_ADR       ( 0x20e00000 )
#define LPB2_CONTROL_ADR       ( 0x30f00000 )
#define LPB3_CONTROL_ADR       ( 0x20f00000 )
#define LPB4_CONTROL_ADR       ( 0x10f00000 )
#define APB1_DEBUG_CTRL_ADR    ( (LPB1_CONTROL_ADR + 0xf8000) )
#define APB2_DEBUG_CTRL_ADR    ( (LPB2_CONTROL_ADR + 0xf8000) )
#define APB3_DEBUG_CTRL_ADR    ( (LPB3_CONTROL_ADR + 0xf8000) )
#define APB4_DEBUG_CTRL_ADR    ( (LPB4_CONTROL_ADR + 0xf8000) )
#define CFG_NUM_MIPI            ( 6 )    // Number of MIPI DPHYs
#define CFG_NUM_MIPI_RX         ( 6 )    // Number of MIPI RX controllers
#define CFG_NUM_MIPI_TX         ( 2 )    // Number of MIPI TX controllers
#define CFG_NUM_NAL             ( 1 )    // Number of NAL accelerators
#define CFG_NUM_LCD             ( 1 )    // Number of LCD controllers
#define CFG_NUM_CIF             ( 2 )    // Number of CIF controllers
#define CFG_NUM_SIPP_RX         ( 4 )    // Number of SIPP MIPI Rx filters
#define CFG_NUM_SIPP_TX         ( 2 )    // Number of SIPP MIPI Tx filters
#define MSS_MIPI_DPHY_LANE_NUM  ( 2 )
#define MSS_MIPI_INST_NUM       ( CFG_NUM_MIPI >> 1 )
#define MSS_MIPI_CTRL_LANE_NUM  ( 4 )
#define MSS_MIPI_DPHY_DATA_W    ( 8 )
#define MSS_MIPI_TRIG_VAL_W     ( 4 )
#define MSS_MIPI_TEST_BUS_W     ( 8 )
#define MSS_CLK_GATES   ( 21 )
#define SIPP_CLK_GATES  ( 21 )
#define MSS_MIPI_DW   ( 32 )
#define MSS_LCD_DW    ( 36 )
#define MSS_CIF_DW    ( 24 )
#define MSS_LCD_PWM_NUM  ( 3 )
#define MSS_CIF_PWM_NUM  ( 3 )
#define MXI_LHBB_MST   ( 0 )
#define MXI_UPA_MST    ( 1 )                 // External master
#define MXI_CIF0_MST   ( 2 )
#define MXI_CIF1_MST   ( 3 )
#define MXI_LCD_MST    ( 4 )
#define MXI_NAL_MST    ( 5 )
#define MXI_DEF_SLV   ( 0 )
#define MXI_LHBB_SLV  ( 1 )
#define MXI_CMX_SLV   ( 2 )                  // External slave
#define MXI_DDR_SLV   ( 3 )                  // External slave
#define CFG_NUM_AMC   ( 1 )
#define LHB_ADDR_WIDTH       ( 32 )
#define LHB_DATA_WIDTH       ( 128 )            // Maximum supported AHB data width
#define LHB_NUM_UPA_SLAVES   ( CFG_NUM_SLICES )
#define SHB_ADDR_WIDTH       ( 32 )
#define SHB_DATA_WIDTH       ( 128 )
#define HSIZE_WIDTH          ( 3 )
#define HTRANS_WIDTH         ( 2 )
#define HRESP_WIDTH          ( 2 )
#define HBURST_WIDTH         ( 3 )
#define HSPLIT_WIDTH         ( 16 )
#define HTRANS_IDLE          ( 0 )
#define HTRANS_BUSY          ( 1 )
#define HTRANS_NONSEQ        ( 2 )
#define HTRANS_SEQ           ( 3 )
#define HBURST_SINGLE        ( 0 )
#define HBURST_INCR          ( 1 )
#define HBURST_WRAP4         ( 2 )
#define HBURST_INCR4         ( 3 )
#define HBURST_WRAP8         ( 4 )
#define HBURST_INCR8         ( 5 )
#define HBURST_WRAP16        ( 6 )
#define HBURST_INCR16        ( 7 )
#define HSIZE_BYTE           ( 0 )
#define HSIZE_HWORD          ( 1 )
#define HSIZE_WORD           ( 2 )
#define HSIZE_DWORD          ( 3 )
#define HSIZE_QWORD          ( 4 )
#define HSIZE_4WORD          ( 4 )
#define HSIZE_8WORD          ( 5 )
#define HSIZE_16WORD         ( 6 )
#define HSIZE_32WORD         ( 7 )
#define HRESP_OKAY           ( 0 )
#define HRESP_ERROR          ( 1 )
#define HRESP_RETRY          ( 2 )
#define HRESP_SPLIT          ( 3 )
#define HPROT_SDATA          ( 3 )
#define HPROT_UDATA          ( 1 )
#define HPROT_SCODE          ( 2 )
#define HPROT_UCODE          ( 0 )
#define HENDIAN_BIG          ( 1 )
#define HENDIAN_LITTLE       ( 0 )
#define LHB_ROM_BASE_ADR               (    0x7ff00000 )
#define LHB_ROM_UPR_ADR                (    0x7ff07ffc )
#define LHB_SLICE_CMX_CTRL_MISC         ( 0x00 )
#define LHB_SLICE_CMX_CTRL_RD_ONLY      ( 0x04 )
#define LHB_SLICE_CMX_CTRL_STALL_EN     ( 0x08 )
#define LHB_SLICE_CMX_CTRL_DBLOCKS      ( 0x10 )
#define LHB_SLICE_CMX_CTRL_INT_PENDING  ( 0x20 )
#define LHB_SLICE_CMX_CTRL_INT_STATUS   ( 0x24 )
#define LHB_SLICE_CMX_CTRL_INT_ENABLE   ( 0x28 )
#define LHB_SLICE_CMX_CTRL_INT_CLEAR    ( 0x2c )
#define LHB_SLICE_CMX_CTRL_SMUX_ACCESS  ( 0x40 )
#define LHB_SLICE_CMX_CTRL_WMUX_ACCESS  ( 0x44 )
#define LHB_SLICE_CMX_CTRL_D_ACCESS01   ( 0x50 )
#define LHB_SLICE_CMX_CTRL_D_ACCESS23   ( 0x54 )
#define LHB_SLICE_CMX_CTRL_D_ACCESS45   ( 0x58 )
#define LHB_SLICE_CMX_CTRL_D_ACCESS67   ( 0x5c )
//#define LHB_SLICE_CMX_CTRL_MISC_RSTVAL  ( 0x000100ff )
#define LHB_SLICE_CMX_CTRL_MISC_RSTVAL  ( 0x13000000 )   // Bits 25,24 Enable Little Endian on AHB port, 28 enables Fast AHB burst
//#define LHB_SLICE_CMX_CTRL_ADDR_MAP0_RSTVAL   ( 0x76543210 )
//#define LHB_SLICE_CMX_CTRL_ADDR_MAP1_RSTVAL   ( 0xfedcba98 )
#define SHAVE_CMX_BASE_ADR              (    0x70000000 )
#define MXI_CMX_BASE_ADR                (    0x70000000 )
#define MXI_CMX_BASE_TLB_ADR            (    (MXI_CMX_BASE_ADR + 0x04000000) )
#define MXI_CMX_BASE_MIRR_ADR           (    (MXI_CMX_BASE_ADR + 0x08000000) )
#define MXI_CMX_BASE_TLB_MIRR_ADR       (    (MXI_CMX_BASE_ADR + 0x0c000000) )
#define AMC_CMX_ADR_MSBS  ( MXI_CMX_BASE_ADR >> 28 )
#define MXI_LHB_BASE_ADR                (    0x30000000 )
#define CMX_BASE_ADR                   (    0x70000000 )
#define CMX_BASE_TLB_ADR               (    (CMX_BASE_ADR + 0x04000000) )
#define CMX_BASE_MIRR_ADR              (    (CMX_BASE_ADR + 0x08000000) )
#define CMX_BASE_TLB_MIRR_ADR          (    (CMX_BASE_ADR + 0x0c000000) )
#define CMX_SLICE_SIZE                 (    0x00020000 )
#define CMX_NRAM_SIZE                  (    0x00008000 )
#define CMX_FIFO_OFFSET                (    0x00800000 )
#define CMX_SLICE_0_BASE_ADR           (     CMX_BASE_ADR )
#define CMX_SLICE_1_BASE_ADR           (    (CMX_BASE_ADR + 0x00020000) )
#define CMX_SLICE_2_BASE_ADR           (    (CMX_BASE_ADR + 0x00040000) )
#define CMX_SLICE_3_BASE_ADR           (    (CMX_BASE_ADR + 0x00060000) )
#define CMX_SLICE_4_BASE_ADR           (    (CMX_BASE_ADR + 0x00080000) )
#define CMX_SLICE_5_BASE_ADR           (    (CMX_BASE_ADR + 0x000a0000) )
#define CMX_SLICE_6_BASE_ADR           (    (CMX_BASE_ADR + 0x000c0000) )
#define CMX_SLICE_7_BASE_ADR           (    (CMX_BASE_ADR + 0x000e0000) )
#define CMX_SLICE_8_BASE_ADR           (    (CMX_BASE_ADR + 0x00100000) )
#define CMX_SLICE_9_BASE_ADR           (    (CMX_BASE_ADR + 0x00120000) )
#define CMX_SLICE_10_BASE_ADR          (    (CMX_BASE_ADR + 0x00140000) )
#define CMX_SLICE_11_BASE_ADR          (    (CMX_BASE_ADR + 0x00160000) )
#define CMX_SLICE_12_BASE_ADR          (    (CMX_BASE_ADR + 0x00180000) )
#define CMX_SLICE_13_BASE_ADR          (    (CMX_BASE_ADR + 0x001a0000) )
#define CMX_SLICE_14_BASE_ADR          (    (CMX_BASE_ADR + 0x001c0000) )
#define CMX_SLICE_15_BASE_ADR          (    (CMX_BASE_ADR + 0x001e0000) )
#define CMX_CTRL_BASE_ADR              (   (LPB3_CONTROL_ADR  + 0xc0000) )
#define CMX_CTRL_MISC                  (   (CMX_CTRL_BASE_ADR + 0x0000) )
#define CMX_WR_PROTECT0                (   (CMX_CTRL_BASE_ADR + 0x0008) )
#define CMX_WR_PROTECT1                (   (CMX_CTRL_BASE_ADR + 0x0010) )
#define CMX_WR_VIOLATION               (   (CMX_CTRL_BASE_ADR + 0x0018) )
#define CMX_RAMLAYOUT_CFG0             (   (CMX_CTRL_BASE_ADR + 0x0028) )
#define CMX_RAMLAYOUT_CFG              (   (CMX_CTRL_BASE_ADR + 0x0028) )  // Added as software must still point to this Should be removed
#define CMX_RAMLAYOUT_CFG1             (   (CMX_CTRL_BASE_ADR + 0x0030) )
#define CMX_TIMEOUT                    (   (CMX_CTRL_BASE_ADR + 0x0038) )
#define CMX_CFG_RO_MODE                (   (CMX_CTRL_BASE_ADR + 0x0040) )
#define CMX_CLK_CTRL                   (   (CMX_CTRL_BASE_ADR + 0x0048) )
#define CMX_RSTN_CTRL                  (   (CMX_CTRL_BASE_ADR + 0x0050) )
#define CMX_RAM_CTRL_SL_0              (   (CMX_CTRL_BASE_ADR + 0x0080) )
#define CMX_RAM_CTRL_SL_1              (   (CMX_CTRL_BASE_ADR + 0x0084) )
#define CMX_RAM_CTRL_SL_2              (   (CMX_CTRL_BASE_ADR + 0x0088) )
#define CMX_RAM_CTRL_SL_3              (   (CMX_CTRL_BASE_ADR + 0x008c) )
#define CMX_RAM_CTRL_SL_4              (   (CMX_CTRL_BASE_ADR + 0x0090) )
#define CMX_RAM_CTRL_SL_5              (   (CMX_CTRL_BASE_ADR + 0x0094) )
#define CMX_RAM_CTRL_SL_6              (   (CMX_CTRL_BASE_ADR + 0x0098) )
#define CMX_RAM_CTRL_SL_7              (   (CMX_CTRL_BASE_ADR + 0x009c) )
#define CMX_RAM_CTRL_SL_8              (   (CMX_CTRL_BASE_ADR + 0x00a0) )
#define CMX_RAM_CTRL_SL_9              (   (CMX_CTRL_BASE_ADR + 0x00a4) )
#define CMX_RAM_CTRL_SL_10             (   (CMX_CTRL_BASE_ADR + 0x00a8) )
#define CMX_RAM_CTRL_SL_11             (   (CMX_CTRL_BASE_ADR + 0x00ac) )
#define CMX_RAM_CTRL_SL_12             (   (CMX_CTRL_BASE_ADR + 0x00b0) )
#define CMX_RAM_CTRL_SL_13             (   (CMX_CTRL_BASE_ADR + 0x00b4) )
#define CMX_RAM_CTRL_SL_14             (   (CMX_CTRL_BASE_ADR + 0x00b8) )
#define CMX_RAM_CTRL_SL_15             (   (CMX_CTRL_BASE_ADR + 0x00bc) )
#define CMX_RAM_TLB_CTRL               (   (CMX_CTRL_BASE_ADR + 0x00c0) )
#define CMX_SLICE_ARB_CTRL             (   (CMX_CTRL_BASE_ADR + 0x00c4) )
#define CMX_SLICE_RW_ARB_CTRL          (   (CMX_CTRL_BASE_ADR + 0x00c8) )
#define CMX_SLICE_LC_PRIORITY0_CTRL    (   (CMX_CTRL_BASE_ADR + 0x00d0) )
#define CMX_SLICE_LC_PRIORITY1_CTRL    (   (CMX_CTRL_BASE_ADR + 0x00d4) )
#define CMX_SLICE_LC_PRIORITY2_CTRL    (   (CMX_CTRL_BASE_ADR + 0x00d8) )
#define CMX_SLICE_LC_PRIORITY3_CTRL    (   (CMX_CTRL_BASE_ADR + 0x00dc) )
#define CMX_MTX_BASE                   (   (CMX_CTRL_BASE_ADR + 0x1000) )
#define CMX_TLB_BASE                   (   (CMX_CTRL_BASE_ADR + 0x2000) )
// #define MXI_CMX_CTRL_BASE_ADR          (   0x10280000     + 0x0e000000 )
// #define MXI_CMX_CTRL_MISC              (   (MXI_CMX_CTRL_BASE_ADR + 0x0000) )
// #define MXI_CMX_WR_PROTECT0            (   (MXI_CMX_CTRL_BASE_ADR + 0x0008) )
// #define MXI_CMX_WR_PROTECT1            (   (MXI_CMX_CTRL_BASE_ADR + 0x0010) )
// #define MXI_CMX_WR_VIOLATION           (   (MXI_CMX_CTRL_BASE_ADR + 0x0018) )
// #define MXI_CMX_RAMLAYOUT_CFG          (   (MXI_CMX_CTRL_BASE_ADR + 0x0020) )
// #define MXI_CMX_TIMEOUT                (   (MXI_CMX_CTRL_BASE_ADR + 0x0028) )
// #define MXI_CMX_MTX_BASE               (   (MXI_CMX_CTRL_BASE_ADR + 0x1000) )
// #define MXI_CMX_TLB_BASE               (   (MXI_CMX_CTRL_BASE_ADR + 0xa000) )
#define MXI_CMX_SLICE_0_BASE_ADR       (     MXI_CMX_BASE_ADR )
#define MXI_CMX_SLICE_1_BASE_ADR       (    (MXI_CMX_BASE_ADR + 0x00020000) )
#define MXI_CMX_SLICE_2_BASE_ADR       (    (MXI_CMX_BASE_ADR + 0x00040000) )
#define MXI_CMX_SLICE_3_BASE_ADR       (    (MXI_CMX_BASE_ADR + 0x00060000) )
#define MXI_CMX_SLICE_4_BASE_ADR       (    (MXI_CMX_BASE_ADR + 0x00080000) )
#define MXI_CMX_SLICE_5_BASE_ADR       (    (MXI_CMX_BASE_ADR + 0x000a0000) )
#define MXI_CMX_SLICE_6_BASE_ADR       (    (MXI_CMX_BASE_ADR + 0x000c0000) )
#define MXI_CMX_SLICE_7_BASE_ADR       (    (MXI_CMX_BASE_ADR + 0x000e0000) )
#define MXI_CMX_SLICE_8_BASE_ADR       (    (MXI_CMX_BASE_ADR + 0x00100000) )
#define MXI_CMX_SLICE_9_BASE_ADR       (    (MXI_CMX_BASE_ADR + 0x00120000) )
#define MXI_CMX_SLICE_10_BASE_ADR      (    (MXI_CMX_BASE_ADR + 0x00140000) )
#define MXI_CMX_SLICE_11_BASE_ADR      (    (MXI_CMX_BASE_ADR + 0x00160000) )
#define MXI_CMX_SLICE_12_BASE_ADR      (    (MXI_CMX_BASE_ADR + 0x00180000) )
#define MXI_CMX_SLICE_13_BASE_ADR      (    (MXI_CMX_BASE_ADR + 0x001a0000) )
#define MXI_CMX_SLICE_14_BASE_ADR      (    (MXI_CMX_BASE_ADR + 0x001c0000) )
#define MXI_CMX_SLICE_15_BASE_ADR      (    (MXI_CMX_BASE_ADR + 0x001e0000) )
#define MXI_CMX_SLICE_20_BASE_ADR      (    (MXI_CMX_BASE_ADR + 0x001e0000) )
#define LPB2_SLICE_0_BASE_ADR          (   (LPB3_CONTROL_ADR + 0x00000) )
#define LPB2_SLICE_1_BASE_ADR          (   (LPB3_CONTROL_ADR + 0x10000) )
#define LPB2_SLICE_2_BASE_ADR          (   (LPB3_CONTROL_ADR + 0x20000) )
#define LPB2_SLICE_3_BASE_ADR          (   (LPB3_CONTROL_ADR + 0x30000) )
#define LPB2_SLICE_4_BASE_ADR          (   (LPB3_CONTROL_ADR + 0x40000) )
#define LPB2_SLICE_5_BASE_ADR          (   (LPB3_CONTROL_ADR + 0x50000) )
#define LPB2_SLICE_6_BASE_ADR          (   (LPB3_CONTROL_ADR + 0x60000) )
#define LPB2_SLICE_7_BASE_ADR          (   (LPB3_CONTROL_ADR + 0x70000) )
#define LPB2_SLICE_8_BASE_ADR          (   (LPB3_CONTROL_ADR + 0x80000) )
#define LPB2_SLICE_9_BASE_ADR          (   (LPB3_CONTROL_ADR + 0x90000) )
#define LPB2_SLICE_10_BASE_ADR         (   (LPB3_CONTROL_ADR + 0xa0000) )
#define LPB2_SLICE_11_BASE_ADR         (   (LPB3_CONTROL_ADR + 0xb0000) )
#define SLICE_DCU_OFFSET               (    0x00001000 )
#define     CMX_MTX_AW             ( 12 )
#define     CMX_MTX_NUM_INTS       ( 32 )
#define     CMX_MTX_LOS_GET        ( 0x000 )
#define     CMX_MTX_LRT_GET        ( 0x010 )
#define     CMX_MTX_LOS_INT_EN     ( 0xf00 )
#define     CMX_MTX_LOS_INT_STAT   ( 0xf04 )
#define     CMX_MTX_LOS_INT_CLR    ( 0xf08 )
#define     CMX_MTX_STATUS         ( 0xf0c )
#define     CMX_MTX_LRT_INT_EN     ( 0xf10 )
#define     CMX_MTX_LRT_INT_STAT   ( 0xf14 )
#define     CMX_MTX_LRT_INT_CLR    ( 0xf18 )
#define     CMX_MTX_0              ( 0xf80 )
#define     CMX_MTX_1              ( 0xf84 )
#define     CMX_MTX_2              ( 0xf88 )
#define     CMX_MTX_3              ( 0xf8c )
#define     CMX_MTX_4              ( 0xf90 )
#define     CMX_MTX_5              ( 0xf94 )
#define     CMX_MTX_6              ( 0xf98 )
#define     CMX_MTX_7              ( 0xf9c )
#define     CMX_MTX_8              ( 0xfa0 )
#define     CMX_MTX_9              ( 0xfa4 )
#define     CMX_MTX_10             ( 0xfa8 )
#define     CMX_MTX_11             ( 0xfac )
#define     CMX_MTX_12             ( 0xfb0 )
#define     CMX_MTX_13             ( 0xfb4 )
#define     CMX_MTX_14             ( 0xfb8 )
#define     CMX_MTX_15             ( 0xfbc )
#define     CMX_MTX_16             ( 0xfc0 )
#define     CMX_MTX_17             ( 0xfc4 )
#define     CMX_MTX_18             ( 0xfc8 )
#define     CMX_MTX_19             ( 0xfcc )
#define     CMX_MTX_20             ( 0xfd0 )
#define     CMX_MTX_21             ( 0xfd4 )
#define     CMX_MTX_22             ( 0xfd8 )
#define     CMX_MTX_23             ( 0xfdc )
#define     CMX_MTX_24             ( 0xfe0 )
#define     CMX_MTX_25             ( 0xfe4 )
#define     CMX_MTX_26             ( 0xfe8 )
#define     CMX_MTX_27             ( 0xfec )
#define     CMX_MTX_28             ( 0xff0 )
#define     CMX_MTX_29             ( 0xff4 )
#define     CMX_MTX_30             ( 0xff8 )
#define     CMX_MTX_31             ( 0xffc )
#define     CMX_MTX_LOS_GET_ADR        ( (CMX_MTX_BASE + 0x000) )
#define     CMX_MTX_LRT_GET_ADR        ( (CMX_MTX_BASE + 0x010) )
#define     CMX_MTX_LOS_INT_EN_ADR     ( (CMX_MTX_BASE + 0xf00) )
#define     CMX_MTX_LOS_INT_STAT_ADR   ( (CMX_MTX_BASE + 0xf04) )
#define     CMX_MTX_LOS_INT_CLR_ADR    ( (CMX_MTX_BASE + 0xf08) )
#define     CMX_MTX_STATUS_ADR         ( (CMX_MTX_BASE + 0xf0c) )
#define     CMX_MTX_LRT_INT_EN_ADR     ( (CMX_MTX_BASE + 0xf10) )
#define     CMX_MTX_LRT_INT_STAT_ADR   ( (CMX_MTX_BASE + 0xf14) )
#define     CMX_MTX_LRT_INT_CLR_ADR    ( (CMX_MTX_BASE + 0xf18) )
#define     CMX_MTX_0_ADR              ( (CMX_MTX_BASE + 0xf80) )
#define     CMX_MTX_1_ADR              ( (CMX_MTX_BASE + 0xf84) )
#define     CMX_MTX_2_ADR              ( (CMX_MTX_BASE + 0xf88) )
#define     CMX_MTX_3_ADR              ( (CMX_MTX_BASE + 0xf8c) )
#define     CMX_MTX_4_ADR              ( (CMX_MTX_BASE + 0xf90) )
#define     CMX_MTX_5_ADR              ( (CMX_MTX_BASE + 0xf94) )
#define     CMX_MTX_6_ADR              ( (CMX_MTX_BASE + 0xf98) )
#define     CMX_MTX_7_ADR              ( (CMX_MTX_BASE + 0xf9c) )
#define     CMX_MTX_8_ADR              ( (CMX_MTX_BASE + 0xfa0) )
#define     CMX_MTX_9_ADR              ( (CMX_MTX_BASE + 0xfa4) )
#define     CMX_MTX_10_ADR             ( (CMX_MTX_BASE + 0xfa8) )
#define     CMX_MTX_11_ADR             ( (CMX_MTX_BASE + 0xfac) )
#define     CMX_MTX_12_ADR             ( (CMX_MTX_BASE + 0xfb0) )
#define     CMX_MTX_13_ADR             ( (CMX_MTX_BASE + 0xfb4) )
#define     CMX_MTX_14_ADR             ( (CMX_MTX_BASE + 0xfb8) )
#define     CMX_MTX_15_ADR             ( (CMX_MTX_BASE + 0xfbc) )
#define     CMX_MTX_16_ADR             ( (CMX_MTX_BASE + 0xfc0) )
#define     CMX_MTX_17_ADR             ( (CMX_MTX_BASE + 0xfc4) )
#define     CMX_MTX_18_ADR             ( (CMX_MTX_BASE + 0xfc8) )
#define     CMX_MTX_19_ADR             ( (CMX_MTX_BASE + 0xfcc) )
#define     CMX_MTX_20_ADR             ( (CMX_MTX_BASE + 0xfd0) )
#define     CMX_MTX_21_ADR             ( (CMX_MTX_BASE + 0xfd4) )
#define     CMX_MTX_22_ADR             ( (CMX_MTX_BASE + 0xfd8) )
#define     CMX_MTX_23_ADR             ( (CMX_MTX_BASE + 0xfdc) )
#define     CMX_MTX_24_ADR             ( (CMX_MTX_BASE + 0xfe0) )
#define     CMX_MTX_25_ADR             ( (CMX_MTX_BASE + 0xfe4) )
#define     CMX_MTX_26_ADR             ( (CMX_MTX_BASE + 0xfe8) )
#define     CMX_MTX_27_ADR             ( (CMX_MTX_BASE + 0xfec) )
#define     CMX_MTX_28_ADR             ( (CMX_MTX_BASE + 0xff0) )
#define     CMX_MTX_29_ADR             ( (CMX_MTX_BASE + 0xff4) )
#define     CMX_MTX_30_ADR             ( (CMX_MTX_BASE + 0xff8) )
#define     CMX_MTX_31_ADR             ( (CMX_MTX_BASE + 0xffc) )
#define AMBA_IO_AREA_BASE_ADR      ( 0x0ff00000 )
#define AMBA_PNP_BASE_ADR          ( (AMBA_IO_AREA_BASE_ADR + 0xff000) )
#define L2C_LEON_OS_BASE_ADR       ( 0x15000000 )
#define L2C_LEON_OS_CONTROL        ( (L2C_LEON_OS_BASE_ADR + 0x000000) )
#define L2C_LEON_OS_STATUS         ( (L2C_LEON_OS_BASE_ADR + 0x000004) )
#define L2C_LEON_OS_FLUSH_ADR      ( (L2C_LEON_OS_BASE_ADR + 0x000008) )
#define L2C_LEON_OS_FLUSH_INDEX    ( (L2C_LEON_OS_BASE_ADR + 0x00000C) )
#define L2C_LEON_OS_ACCESS_CNTR    ( (L2C_LEON_OS_BASE_ADR + 0x000010) )
#define L2C_LEON_OS_HIT_CNTR       ( (L2C_LEON_OS_BASE_ADR + 0x000014) )
#define L2C_LEON_OS_BC_CNTR        ( (L2C_LEON_OS_BASE_ADR + 0x000018) ) // Bus cycle counter
#define L2C_LEON_OS_BU_CNTR        ( (L2C_LEON_OS_BASE_ADR + 0x00001C) ) // Bus Usage counter
#define L2C_LEON_OS_ERR_STAT_CTL   ( (L2C_LEON_OS_BASE_ADR + 0x000020) ) // Error Status Control
#define L2C_LEON_OS_ERR_ADDR       ( (L2C_LEON_OS_BASE_ADR + 0x000024) ) // Error Address
#define L2C_LEON_OS_TAG_CHK_BIT    ( (L2C_LEON_OS_BASE_ADR + 0x000028) ) // Tag Check Bit
#define L2C_LEON_OS_DATA_CHK_BIT   ( (L2C_LEON_OS_BASE_ADR + 0x00002C) ) // Data Check Bit
#define L2C_LEON_OS_SCR_CTL_STAT   ( (L2C_LEON_OS_BASE_ADR + 0x000030) ) // Scrub Control Status
#define L2C_LEON_OS_SCR_DELAY      ( (L2C_LEON_OS_BASE_ADR + 0x000034) ) // Scrub Delay
#define L2C_LEON_OS_ERR_INJ        ( (L2C_LEON_OS_BASE_ADR + 0x000038) ) // Error Injection
#define L2C_LEON_OS_MTRR0          ( (L2C_LEON_OS_BASE_ADR + 0x000080) ) // MTRR 0
#define L2C_LEON_OS_MTRR1          ( (L2C_LEON_OS_BASE_ADR + 0x000084) ) // MTRR 1
#define L2C_LEON_OS_MTRR2          ( (L2C_LEON_OS_BASE_ADR + 0x000088) ) // MTRR 2
#define L2C_LEON_OS_MTRR3          ( (L2C_LEON_OS_BASE_ADR + 0x00008C) ) // MTRR 3
#define L2C_LEON_OS_MTRR4          ( (L2C_LEON_OS_BASE_ADR + 0x000090) ) // MTRR 4
#define L2C_LEON_OS_MTRR5          ( (L2C_LEON_OS_BASE_ADR + 0x000094) ) // MTRR 5
#define L2C_LEON_OS_MTRR6          ( (L2C_LEON_OS_BASE_ADR + 0x000098) ) // MTRR 6
#define L2C_LEON_OS_MTRR7          ( (L2C_LEON_OS_BASE_ADR + 0x00009C) ) // MTRR 7
#define L2C_LEON_RT_BASE_ADR       ( 0x3f000000 )
#define L2C_LEON_RT_CONTROL        ( (L2C_LEON_RT_BASE_ADR + 0x000000) )
#define L2C_LEON_RT_STATUS         ( (L2C_LEON_RT_BASE_ADR + 0x000004) )
#define L2C_LEON_RT_FLUSH_ADR      ( (L2C_LEON_RT_BASE_ADR + 0x000008) )
#define L2C_LEON_RT_FLUSH_INDEX    ( (L2C_LEON_RT_BASE_ADR + 0x00000C) )
#define L2C_LEON_RT_ACCESS_CNTR    ( (L2C_LEON_RT_BASE_ADR + 0x000010) )
#define L2C_LEON_RT_HIT_CNTR       ( (L2C_LEON_RT_BASE_ADR + 0x000014) )
#define L2C_LEON_RT_BC_CNTR        ( (L2C_LEON_RT_BASE_ADR + 0x000018) ) // Bus cycle counter
#define L2C_LEON_RT_BU_CNTR        ( (L2C_LEON_RT_BASE_ADR + 0x00001C) ) // Bus Usage counter
#define L2C_LEON_RT_ERR_STAT_CTL   ( (L2C_LEON_RT_BASE_ADR + 0x000020) ) // Error Status Control
#define L2C_LEON_RT_ERR_ADDR       ( (L2C_LEON_RT_BASE_ADR + 0x000024) ) // Error Address
#define L2C_LEON_RT_TAG_CHK_BIT    ( (L2C_LEON_RT_BASE_ADR + 0x000028) ) // Tag Check Bit
#define L2C_LEON_RT_DATA_CHK_BIT   ( (L2C_LEON_RT_BASE_ADR + 0x00002C) ) // Data Check Bit
#define L2C_LEON_RT_SCR_CTL_STAT   ( (L2C_LEON_RT_BASE_ADR + 0x000030) ) // Scrub Control Status
#define L2C_LEON_RT_SCR_DELAY      ( (L2C_LEON_RT_BASE_ADR + 0x000034) ) // Scrub Delay
#define L2C_LEON_RT_ERR_INJ        ( (L2C_LEON_RT_BASE_ADR + 0x000038) ) // Error Injection
#define L2C_LEON_RT_MTRR0          ( (L2C_LEON_RT_BASE_ADR + 0x000080) ) // MTRR 0
#define L2C_LEON_RT_MTRR1          ( (L2C_LEON_RT_BASE_ADR + 0x000084) ) // MTRR 1
#define L2C_LEON_RT_MTRR2          ( (L2C_LEON_RT_BASE_ADR + 0x000088) ) // MTRR 2
#define L2C_LEON_RT_MTRR3          ( (L2C_LEON_RT_BASE_ADR + 0x00008C) ) // MTRR 3
#define L2C_LEON_RT_MTRR4          ( (L2C_LEON_RT_BASE_ADR + 0x000090) ) // MTRR 4
#define L2C_LEON_RT_MTRR5          ( (L2C_LEON_RT_BASE_ADR + 0x000094) ) // MTRR 5
#define L2C_LEON_RT_MTRR6          ( (L2C_LEON_RT_BASE_ADR + 0x000098) ) // MTRR 6
#define L2C_LEON_RT_MTRR7          ( (L2C_LEON_RT_BASE_ADR + 0x00009C) ) // MTRR 7
#define DSU_LEON_OS_BASE_ADR                   (   0x14000000 )
#define DSU_LEON_OS_CTRL_ADR                   (   (DSU_LEON_OS_BASE_ADR + 0x0000) )
#define DSU_LEON_OS_TIME_TAG_CNT_ADR           (   (DSU_LEON_OS_BASE_ADR + 0x0008) )
#define DSU_LEON_OS_BREAK_SINGLE_STEP_ADR      (   (DSU_LEON_OS_BASE_ADR + 0x0020) )
#define DSU_LEON_OS_DEBUG_MODE_MASK_ADR        (   (DSU_LEON_OS_BASE_ADR + 0x0024) )
#define DSU_LEON_OS_AHB_TB_CTRL_ADR            (   (DSU_LEON_OS_BASE_ADR + 0x0040) )
#define DSU_LEON_OS_AHB_TB_INDEX_ADR           (   (DSU_LEON_OS_BASE_ADR + 0x0044) )
#define DSU_LEON_OS_AHB_BP_ADR1_ADR            (   (DSU_LEON_OS_BASE_ADR + 0x0050) )
#define DSU_LEON_OS_AHB_MASK1_ADR              (   (DSU_LEON_OS_BASE_ADR + 0x0054) )
#define DSU_LEON_OS_AHB_BP_ADR2_ADR            (   (DSU_LEON_OS_BASE_ADR + 0x0058) )
#define DSU_LEON_OS_AHB_MASK2_ADR              (   (DSU_LEON_OS_BASE_ADR + 0x005c) )
#define DSU_LEON_OS_INSTR_TB_BASE_ADR          (   (DSU_LEON_OS_BASE_ADR + 0x100000) )
#define DSU_LEON_OS_INSTR_TB_CTRL_ADR          (   (DSU_LEON_OS_BASE_ADR + 0x110000) )
#define DSU_LEON_OS_AHB_TB_BASE_ADR            (   (DSU_LEON_OS_BASE_ADR + 0x200000) )
#define DSU_LEON_OS_IU_REGFILE_BASE_ADR        (   (DSU_LEON_OS_BASE_ADR + 0x300000) )
#define DSU_LEON_OS_FPU_REGFILE_BASE_ADR       (   (DSU_LEON_OS_BASE_ADR + 0x301000) )
#define DSU_LEON_OS_IU_SPR_BASE_ADR            (   (DSU_LEON_OS_BASE_ADR + 0x400000) )
#define DSU_LEON_OS_Y_REG_ADR                  (   (DSU_LEON_OS_IU_SPR_BASE_ADR) )
#define DSU_LEON_OS_PSR_REG_ADR                (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x04) )
#define DSU_LEON_OS_WIM_REG_ADR                (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x08) )
#define DSU_LEON_OS_TBR_REG_ADR                (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x0c) )
#define DSU_LEON_OS_PC_REG_ADR                 (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x10) )
#define DSU_LEON_OS_NPC_REG_ADR                (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x14) )
#define DSU_LEON_OS_FSR_REG_ADR                (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x18) )
#define DSU_LEON_OS_CPSR_REG_ADR               (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x1c) )
#define DSU_LEON_OS_TRAP_REG_ADR               (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x20) )
#define DSU_LEON_OS_ASI_REG_ADR                (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x24) )
#define DSU_LEON_OS_ASR16_REG_ADR              (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x40) )
#define DSU_LEON_OS_ASR17_REG_ADR              (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x44) )
#define DSU_LEON_OS_ASR18_REG_ADR              (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x48) )
#define DSU_LEON_OS_ASR19_REG_ADR              (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x4c) )
#define DSU_LEON_OS_ASR20_REG_ADR              (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x50) )
#define DSU_LEON_OS_ASR21_REG_ADR              (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x54) )
#define DSU_LEON_OS_ASR22_REG_ADR              (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x58) )
#define DSU_LEON_OS_ASR23_REG_ADR              (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x5c) )
#define DSU_LEON_OS_ASR24_REG_ADR              (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x60) )
#define DSU_LEON_OS_ASR25_REG_ADR              (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x64) )
#define DSU_LEON_OS_ASR26_REG_ADR              (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x68) )
#define DSU_LEON_OS_ASR27_REG_ADR              (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x6c) )
#define DSU_LEON_OS_ASR28_REG_ADR              (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x70) )
#define DSU_LEON_OS_ASR29_REG_ADR              (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x74) )
#define DSU_LEON_OS_ASR30_REG_ADR              (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x78) )
#define DSU_LEON_OS_ASR31_REG_ADR              (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x7c) )
#define DSU_LEON_OS_ASR_DIAG_BASE_ADR          (   (DSU_LEON_OS_BASE_ADR + 0x700000) )
#define DSU_LEON_RT_BASE_ADR                   (   0x34000000 )
#define DSU_LEON_RT_CTRL_ADR                   (   (DSU_LEON_RT_BASE_ADR + 0x0000) )
#define DSU_LEON_RT_TIME_TAG_CNT_ADR           (   (DSU_LEON_RT_BASE_ADR + 0x0008) )
#define DSU_LEON_RT_BREAK_SINGLE_STEP_ADR      (   (DSU_LEON_RT_BASE_ADR + 0x0020) )
#define DSU_LEON_RT_DEBUG_MODE_MASK_ADR        (   (DSU_LEON_RT_BASE_ADR + 0x0024) )
#define DSU_LEON_RT_AHB_TB_CTRL_ADR            (   (DSU_LEON_RT_BASE_ADR + 0x0040) )
#define DSU_LEON_RT_AHB_TB_INDEX_ADR           (   (DSU_LEON_RT_BASE_ADR + 0x0044) )
#define DSU_LEON_RT_AHB_BP_ADR1_ADR            (   (DSU_LEON_RT_BASE_ADR + 0x0050) )
#define DSU_LEON_RT_AHB_MASK1_ADR              (   (DSU_LEON_RT_BASE_ADR + 0x0054) )
#define DSU_LEON_RT_AHB_BP_ADR2_ADR            (   (DSU_LEON_RT_BASE_ADR + 0x0058) )
#define DSU_LEON_RT_AHB_MASK2_ADR              (   (DSU_LEON_RT_BASE_ADR + 0x005c) )
#define DSU_LEON_RT_INSTR_TB_BASE_ADR          (   (DSU_LEON_RT_BASE_ADR + 0x100000) )
#define DSU_LEON_RT_INSTR_TB_CTRL_ADR          (   (DSU_LEON_RT_BASE_ADR + 0x110000) )
#define DSU_LEON_RT_AHB_TB_BASE_ADR            (   (DSU_LEON_RT_BASE_ADR + 0x200000) )
#define DSU_LEON_RT_IU_REGFILE_BASE_ADR        (   (DSU_LEON_RT_BASE_ADR + 0x300000) )
#define DSU_LEON_RT_FPU_REGFILE_BASE_ADR       (   (DSU_LEON_RT_BASE_ADR + 0x301000) )
#define DSU_LEON_RT_IU_SPR_BASE_ADR            (   (DSU_LEON_RT_BASE_ADR + 0x400000) )
#define DSU_LEON_RT_Y_REG_ADR                  (   (DSU_LEON_RT_IU_SPR_BASE_ADR) )
#define DSU_LEON_RT_PSR_REG_ADR                (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x04) )
#define DSU_LEON_RT_WIM_REG_ADR                (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x08) )
#define DSU_LEON_RT_TBR_REG_ADR                (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x0c) )
#define DSU_LEON_RT_PC_REG_ADR                 (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x10) )
#define DSU_LEON_RT_NPC_REG_ADR                (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x14) )
#define DSU_LEON_RT_FSR_REG_ADR                (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x18) )
#define DSU_LEON_RT_CPSR_REG_ADR               (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x1c) )
#define DSU_LEON_RT_TRAP_REG_ADR               (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x20) )
#define DSU_LEON_RT_ASI_REG_ADR                (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x24) )
#define DSU_LEON_RT_ASR16_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x40) )
#define DSU_LEON_RT_ASR17_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x44) )
#define DSU_LEON_RT_ASR18_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x48) )
#define DSU_LEON_RT_ASR19_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x4c) )
#define DSU_LEON_RT_ASR20_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x50) )
#define DSU_LEON_RT_ASR21_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x54) )
#define DSU_LEON_RT_ASR22_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x58) )
#define DSU_LEON_RT_ASR23_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x5c) )
#define DSU_LEON_RT_ASR24_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x60) )
#define DSU_LEON_RT_ASR25_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x64) )
#define DSU_LEON_RT_ASR26_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x68) )
#define DSU_LEON_RT_ASR27_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x6c) )
#define DSU_LEON_RT_ASR28_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x70) )
#define DSU_LEON_RT_ASR29_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x74) )
#define DSU_LEON_RT_ASR30_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x78) )
#define DSU_LEON_RT_ASR31_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x7c) )
#define DSU_LEON_RT_ASR_DIAG_BASE_ADR          (   (DSU_LEON_RT_BASE_ADR + 0x700000) )
#define SDIOH1_BASE_ADR                (    0x20000000 )
#define SDIOH1_CTRL_S1                 (   (SDIOH1_BASE_ADR + 0x000) )
#define SDIOH1_PWREN_S1                (   (SDIOH1_BASE_ADR + 0x004) )
#define SDIOH1_CLKDIV_S1               (   (SDIOH1_BASE_ADR + 0x008) )
#define SDIOH1_CLKSRC_S1               (   (SDIOH1_BASE_ADR + 0x00c) )
#define SDIOH1_CLKENA_S1               (   (SDIOH1_BASE_ADR + 0x010) )
#define SDIOH1_TMOUT_S1                (   (SDIOH1_BASE_ADR + 0x014) )
#define SDIOH1_CTYPE_S1                (   (SDIOH1_BASE_ADR + 0x018) )
#define SDIOH1_BLKSIZ_S1               (   (SDIOH1_BASE_ADR + 0x01c) )
#define SDIOH1_BYTCNT_S1               (   (SDIOH1_BASE_ADR + 0x020) )
#define SDIOH1_INTMASK_S1              (   (SDIOH1_BASE_ADR + 0x024) )
#define SDIOH1_CMDARG_S1               (   (SDIOH1_BASE_ADR + 0x028) )
#define SDIOH1_CMD_S1                  (   (SDIOH1_BASE_ADR + 0x02c) )
#define SDIOH1_RESP0_S1                (   (SDIOH1_BASE_ADR + 0x030) )
#define SDIOH1_RESP1_S1                (   (SDIOH1_BASE_ADR + 0x034) )
#define SDIOH1_RESP2_S1                (   (SDIOH1_BASE_ADR + 0x038) )
#define SDIOH1_RESP3_S1                (   (SDIOH1_BASE_ADR + 0x03c) )
#define SDIOH1_MINTSTS_S1              (   (SDIOH1_BASE_ADR + 0x040) )
#define SDIOH1_RINTSTS_S1              (   (SDIOH1_BASE_ADR + 0x044) )
#define SDIOH1_STATUS_S1               (   (SDIOH1_BASE_ADR + 0x048) )
#define SDIOH1_FIFOTH_S1               (   (SDIOH1_BASE_ADR + 0x04c) )
#define SDIOH1_CDETECT_S1              (   (SDIOH1_BASE_ADR + 0x050) )
#define SDIOH1_WRTPRT_S1               (   (SDIOH1_BASE_ADR + 0x054) )
#define SDIOH1_GPIO_S1                 (   (SDIOH1_BASE_ADR + 0x058) )
#define SDIOH1_TCBCNT_S1               (   (SDIOH1_BASE_ADR + 0x05c) )
#define SDIOH1_TBBCNT_S1               (   (SDIOH1_BASE_ADR + 0x060) )
#define SDIOH1_DEBNCE_S1               (   (SDIOH1_BASE_ADR + 0x064) )
#define SDIOH1_USRID_S1                (   (SDIOH1_BASE_ADR + 0x068) )
#define SDIOH1_VERID_S1                (   (SDIOH1_BASE_ADR + 0x06c) )
#define SDIOH1_HCON_S1                 (   (SDIOH1_BASE_ADR + 0x070) )
#define SDIOH1_UHS_S1                  (   (SDIOH1_BASE_ADR + 0x074) )
#define SDIOH1_RST_S1                  (   (SDIOH1_BASE_ADR + 0x078) )
#define SDIOH1_BEP_S1                  (   (SDIOH1_BASE_ADR + 0x104) )
#define SDIOH1_BMOD_S1                 (   (SDIOH1_BASE_ADR + 0x080) )
#define SDIOH1_PLDMND_S1               (   (SDIOH1_BASE_ADR + 0x084) )
#define SDIOH1_DBADDR_S1               (   (SDIOH1_BASE_ADR + 0x088) )
#define SDIOH1_IDSTS_S1                (   (SDIOH1_BASE_ADR + 0x08c) )
#define SDIOH1_IDINTEN_S1              (   (SDIOH1_BASE_ADR + 0x090) )
#define SDIOH1_DSCADDR_S1              (   (SDIOH1_BASE_ADR + 0x094) )
#define SDIOH1_BUFADDR_S1              (   (SDIOH1_BASE_ADR + 0x098) )
#define SDIOH1_CARDTHRCTL_S1           (   (SDIOH1_BASE_ADR + 0x100) )
#define SDIOH1_BACKENDPWR_S1           (   (SDIOH1_BASE_ADR + 0x104) )
#define SDIOH1_UHS_REG_EXT_S1          (   (SDIOH1_BASE_ADR + 0x108) )
#define SDIOH1_EMMC_DDR_REG_S1         (   (SDIOH1_BASE_ADR + 0x10C) )
#define SDIOH1_ENABLE_SHIFT_S1         (   (SDIOH1_BASE_ADR + 0x110) )
#define SDIOH1_FIFO_S1                 (   (SDIOH1_BASE_ADR + 0x200) )
#define SDIOH1_CTRL_S2                 (   (SDIOH1_BASE_ADR + 0x400) )
#define SDIOH1_PWREN_S2                (   (SDIOH1_BASE_ADR + 0x404) )
#define SDIOH1_CLKDIV_S2               (   (SDIOH1_BASE_ADR + 0x408) )
#define SDIOH1_CLKSRC_S2               (   (SDIOH1_BASE_ADR + 0x40c) )
#define SDIOH1_CLKENA_S2               (   (SDIOH1_BASE_ADR + 0x410) )
#define SDIOH1_TMOUT_S2                (   (SDIOH1_BASE_ADR + 0x414) )
#define SDIOH1_CTYPE_S2                (   (SDIOH1_BASE_ADR + 0x418) )
#define SDIOH1_BLKSIZ_S2               (   (SDIOH1_BASE_ADR + 0x41c) )
#define SDIOH1_BYTCNT_S2               (   (SDIOH1_BASE_ADR + 0x420) )
#define SDIOH1_INTMASK_S2              (   (SDIOH1_BASE_ADR + 0x424) )
#define SDIOH1_CMDARG_S2               (   (SDIOH1_BASE_ADR + 0x428) )
#define SDIOH1_CMD_S2                  (   (SDIOH1_BASE_ADR + 0x42c) )
#define SDIOH1_RESP0_S2                (   (SDIOH1_BASE_ADR + 0x430) )
#define SDIOH1_RESP1_S2                (   (SDIOH1_BASE_ADR + 0x434) )
#define SDIOH1_RESP2_S2                (   (SDIOH1_BASE_ADR + 0x438) )
#define SDIOH1_RESP3_S2                (   (SDIOH1_BASE_ADR + 0x43c) )
#define SDIOH1_MINTSTS_S2              (   (SDIOH1_BASE_ADR + 0x440) )
#define SDIOH1_RINTSTS_S2              (   (SDIOH1_BASE_ADR + 0x444) )
#define SDIOH1_STATUS_S2               (   (SDIOH1_BASE_ADR + 0x448) )
#define SDIOH1_FIFOTH_S2               (   (SDIOH1_BASE_ADR + 0x44c) )
#define SDIOH1_CDETECT_S2              (   (SDIOH1_BASE_ADR + 0x450) )
#define SDIOH1_WRTPRT_S2               (   (SDIOH1_BASE_ADR + 0x454) )
#define SDIOH1_GPIO_S2                 (   (SDIOH1_BASE_ADR + 0x458) )
#define SDIOH1_TCBCNT_S2               (   (SDIOH1_BASE_ADR + 0x45c) )
#define SDIOH1_TBBCNT_S2               (   (SDIOH1_BASE_ADR + 0x460) )
#define SDIOH1_DEBNCE_S2               (   (SDIOH1_BASE_ADR + 0x464) )
#define SDIOH1_USRID_S2                (   (SDIOH1_BASE_ADR + 0x468) )
#define SDIOH1_VERID_S2                (   (SDIOH1_BASE_ADR + 0x46c) )
#define SDIOH1_HCON_S2                 (   (SDIOH1_BASE_ADR + 0x470) )
#define SDIOH1_UHS_S2                  (   (SDIOH1_BASE_ADR + 0x474) )
#define SDIOH1_RST_S2                  (   (SDIOH1_BASE_ADR + 0x478) )
#define SDIOH1_BEP_S2                  (   (SDIOH1_BASE_ADR + 0x104) )
#define SDIOH1_BMOD_S2                 (   (SDIOH1_BASE_ADR + 0x480) )
#define SDIOH1_PLDMND_S2               (   (SDIOH1_BASE_ADR + 0x484) )
#define SDIOH1_DBADDR_S2               (   (SDIOH1_BASE_ADR + 0x488) )
#define SDIOH1_IDSTS_S2                (   (SDIOH1_BASE_ADR + 0x48c) )
#define SDIOH1_IDINTEN_S2              (   (SDIOH1_BASE_ADR + 0x490) )
#define SDIOH1_DSCADDR_S2              (   (SDIOH1_BASE_ADR + 0x494) )
#define SDIOH1_BUFADDR_S2              (   (SDIOH1_BASE_ADR + 0x498) )
#define SDIOH1_CARDTHRCTL_S2           (   (SDIOH1_BASE_ADR + 0x500) )
#define SDIOH1_BACKENDPWR_S2           (   (SDIOH1_BASE_ADR + 0x504) )
#define SDIOH1_UHS_REG_EXT_S2          (   (SDIOH1_BASE_ADR + 0x508) )
#define SDIOH1_EMMC_DDR_REG_S2         (   (SDIOH1_BASE_ADR + 0x50C) )
#define SDIOH1_ENABLE_SHIFT_S2         (   (SDIOH1_BASE_ADR + 0x510) )
#define SDIOH1_FIFO_S2                 (   (SDIOH1_BASE_ADR + 0x600) )
#define SIPP_BASE0_ADR             ( (LPB2_CONTROL_ADR + 0x40000) )
#define SIPP_BASE1_ADR             ( (LPB2_CONTROL_ADR + 0x50000) )
#define SIPP_BASE2_ADR             ( (LPB2_CONTROL_ADR + 0x60000) )
#define SIPP_BASE3_ADR             ( (LPB2_CONTROL_ADR + 0x70000) )
#define SIPP_BASE4_ADR             ( (LPB2_CONTROL_ADR + 0x80000) )
#define SIPP_BASE5_ADR             ( (LPB2_CONTROL_ADR + 0x90000) )
#define SIPP_BASE6_ADR             ( (LPB2_CONTROL_ADR + 0xf0000) )
#define SIPP_IBUF0_OFF             ( (SIPP_BASE0_ADR +  0*0x01c) )
#define SIPP_IBUF1_OFF             ( (SIPP_BASE0_ADR +  1*0x01c) )
#define SIPP_IBUF2_OFF             ( (SIPP_BASE0_ADR +  2*0x01c) )
#define SIPP_IBUF3_OFF             ( (SIPP_BASE0_ADR +  3*0x01c) )
#define SIPP_IBUF4_OFF             ( (SIPP_BASE0_ADR +  4*0x01c) )
#define SIPP_IBUF5_OFF             ( (SIPP_BASE0_ADR +  5*0x01c) )
#define SIPP_IBUF6_OFF             ( (SIPP_BASE0_ADR +  6*0x01c) )
#define SIPP_IBUF7_OFF             ( (SIPP_BASE0_ADR +  7*0x01c) )
#define SIPP_IBUF8_OFF             ( (SIPP_BASE0_ADR +  8*0x01c) )
#define SIPP_IBUF9_OFF             ( (SIPP_BASE0_ADR +  9*0x01c) )
#define SIPP_IBUF10_OFF            ( (SIPP_BASE0_ADR + 10*0x01c) )
#define SIPP_IBUF11_OFF            ( (SIPP_BASE0_ADR + 11*0x01c) )
#define SIPP_IBUF12_OFF            ( (SIPP_BASE0_ADR + 12*0x01c) )
#define SIPP_IBUF14_OFF            ( (SIPP_BASE0_ADR + 14*0x01c) )
#define SIPP_IBUF15_OFF            ( (SIPP_BASE0_ADR + 15*0x01c) )
#define SIPP_IBUF16_OFF            ( (SIPP_BASE0_ADR + 16*0x01c) )
#define SIPP_IBUF17_OFF            ( (SIPP_BASE0_ADR + 17*0x01c) )
#define SIPP_IBUF18_OFF            ( (SIPP_BASE0_ADR + 18*0x01c) )
#define SIPP_IBUF19_OFF            ( (SIPP_BASE0_ADR + 19*0x01c) )
#define SIPP_IBUF20_OFF            ( (SIPP_BASE0_ADR + 20*0x01c) )
#define SIPP_IBUF21_OFF            ( (SIPP_BASE0_ADR + 21*0x01c) )
#define SIPP_SOFTRST_ADR           ( (SIPP_BASE1_ADR + 0x000) )
#define SIPP_CONTROL_ADR           ( (SIPP_BASE1_ADR + 0x004) )
#define SIPP_START_ADR             ( (SIPP_BASE1_ADR + 0x008) )
#define SIPP_STATUS_ADR            ( (SIPP_BASE1_ADR + 0x00c) )
#define SIPP_INT0_STATUS_ADR       ( (SIPP_BASE1_ADR + 0x010) )
#define SIPP_INT0_ENABLE_ADR       ( (SIPP_BASE1_ADR + 0x014) )
#define SIPP_INT0_CLEAR_ADR        ( (SIPP_BASE1_ADR + 0x018) )
#define SIPP_INT1_STATUS_ADR       ( (SIPP_BASE1_ADR + 0x01c) )
#define SIPP_INT1_ENABLE_ADR       ( (SIPP_BASE1_ADR + 0x020) )
#define SIPP_INT1_CLEAR_ADR        ( (SIPP_BASE1_ADR + 0x024) )
#define SIPP_INT2_STATUS_ADR       ( (SIPP_BASE1_ADR + 0x028) )
#define SIPP_INT2_ENABLE_ADR       ( (SIPP_BASE1_ADR + 0x02c) )
#define SIPP_INT2_CLEAR_ADR        ( (SIPP_BASE1_ADR + 0x030) )
#define SIPP_INT0_BARRIER_ADR      ( (SIPP_BASE1_ADR + 0x034) )
#define SIPP_INT1_BARRIER_ADR      ( (SIPP_BASE1_ADR + 0x038) )
#define SIPP_INT2_BARRIER_ADR      ( (SIPP_BASE1_ADR + 0x03c) )
#define SIPP_INT2_CFG_ADR          ( (SIPP_BASE1_ADR + 0x040) )
#define SIPP_SLC_SIZE_ADR          ( (SIPP_BASE1_ADR + 0x044) )
#define SIPP_SHADOW_SELECT_ADR     ( (SIPP_BASE1_ADR + 0x048) )
#define SIPP_UPFIRDN_VPHASE_ADR    ( (SIPP_BASE1_ADR + 0x04c) )
#define SIPP_OBUFN_OFF             ( (SIPP_BASE1_ADR + 0x080) )
#define SIPP_OBUF0_OFF             ( (SIPP_OBUFN_OFF +  0*0x01c) )
#define SIPP_OBUF1_OFF             ( (SIPP_OBUFN_OFF +  1*0x01c) )
#define SIPP_OBUF2_OFF             ( (SIPP_OBUFN_OFF +  2*0x01c) )
#define SIPP_OBUF3_OFF             ( (SIPP_OBUFN_OFF +  3*0x01c) )
#define SIPP_OBUF4_OFF             ( (SIPP_OBUFN_OFF +  4*0x01c) )
#define SIPP_OBUF5_OFF             ( (SIPP_OBUFN_OFF +  5*0x01c) )
#define SIPP_OBUF6_OFF             ( (SIPP_OBUFN_OFF +  6*0x01c) )
#define SIPP_OBUF7_OFF             ( (SIPP_OBUFN_OFF +  7*0x01c) )
#define SIPP_OBUF8_OFF             ( (SIPP_OBUFN_OFF +  8*0x01c) )
#define SIPP_OBUF9_OFF             ( (SIPP_OBUFN_OFF +  9*0x01c) )
#define SIPP_OBUF10_OFF            ( (SIPP_OBUFN_OFF + 10*0x01c) )
#define SIPP_OBUF11_OFF            ( (SIPP_OBUFN_OFF + 11*0x01c) )
#define SIPP_OBUF12_OFF            ( (SIPP_OBUFN_OFF + 12*0x01c) )
#define SIPP_OBUF15_OFF            ( (SIPP_OBUFN_OFF + 15*0x01c) )
#define SIPP_OBUF16_OFF            ( (SIPP_OBUFN_OFF + 16*0x01c) )
#define SIPP_OBUF17_OFF            ( (SIPP_OBUFN_OFF + 17*0x01c) )
#define SIPP_OBUF18_OFF            ( (SIPP_OBUFN_OFF + 18*0x01c) )
#define SIPP_OBUF19_OFF            ( (SIPP_OBUFN_OFF + 19*0x01c) )
#define SIPP_OBUF20_OFF            ( (SIPP_OBUFN_OFF + 20*0x01c) )
#define SIPP_IBUF_SHADOW_OFF       ( (SIPP_BASE2_ADR + 0x000) )
#define SIPP_OBUF_SHADOW_OFF       ( (SIPP_BASE2_ADR + 0x200) )
#define SIPP_IBUF0_SHADOW_OFF      ( (SIPP_IBUF_SHADOW_OFF +  0*0x014) )
#define SIPP_IBUF1_SHADOW_OFF      ( (SIPP_IBUF_SHADOW_OFF +  1*0x014) )
#define SIPP_IBUF2_SHADOW_OFF      ( (SIPP_IBUF_SHADOW_OFF +  2*0x014) )
#define SIPP_IBUF3_SHADOW_OFF      ( (SIPP_IBUF_SHADOW_OFF +  3*0x014) )
#define SIPP_IBUF4_SHADOW_OFF      ( (SIPP_IBUF_SHADOW_OFF +  4*0x014) )
#define SIPP_IBUF5_SHADOW_OFF      ( (SIPP_IBUF_SHADOW_OFF +  5*0x014) )
#define SIPP_IBUF6_SHADOW_OFF      ( (SIPP_IBUF_SHADOW_OFF +  6*0x014) )
#define SIPP_IBUF7_SHADOW_OFF      ( (SIPP_IBUF_SHADOW_OFF +  7*0x014) )
#define SIPP_IBUF8_SHADOW_OFF      ( (SIPP_IBUF_SHADOW_OFF +  8*0x014) )
#define SIPP_IBUF9_SHADOW_OFF      ( (SIPP_IBUF_SHADOW_OFF +  9*0x014) )
#define SIPP_IBUF10_SHADOW_OFF     ( (SIPP_IBUF_SHADOW_OFF + 10*0x014) )
#define SIPP_IBUF11_SHADOW_OFF     ( (SIPP_IBUF_SHADOW_OFF + 11*0x014) )
#define SIPP_IBUF16_SHADOW_OFF     ( (SIPP_IBUF_SHADOW_OFF + 12*0x014) )
#define SIPP_IBUF17_SHADOW_OFF     ( (SIPP_IBUF_SHADOW_OFF + 13*0x014) )
#define SIPP_IBUF18_SHADOW_OFF     ( (SIPP_IBUF_SHADOW_OFF + 14*0x014) )
#define SIPP_IBUF20_SHADOW_OFF     ( (SIPP_IBUF_SHADOW_OFF + 15*0x014) )
#define SIPP_OBUF0_SHADOW_OFF      ( (SIPP_OBUF_SHADOW_OFF +  0*0x014) )
#define SIPP_OBUF1_SHADOW_OFF      ( (SIPP_OBUF_SHADOW_OFF +  1*0x014) )
#define SIPP_OBUF2_SHADOW_OFF      ( (SIPP_OBUF_SHADOW_OFF +  2*0x014) )
#define SIPP_OBUF3_SHADOW_OFF      ( (SIPP_OBUF_SHADOW_OFF +  3*0x014) )
#define SIPP_OBUF4_SHADOW_OFF      ( (SIPP_OBUF_SHADOW_OFF +  4*0x014) )
#define SIPP_OBUF5_SHADOW_OFF      ( (SIPP_OBUF_SHADOW_OFF +  5*0x014) )
#define SIPP_OBUF6_SHADOW_OFF      ( (SIPP_OBUF_SHADOW_OFF +  6*0x014) )
#define SIPP_OBUF7_SHADOW_OFF      ( (SIPP_OBUF_SHADOW_OFF +  7*0x014) )
#define SIPP_OBUF8_SHADOW_OFF      ( (SIPP_OBUF_SHADOW_OFF +  8*0x014) )
#define SIPP_OBUF9_SHADOW_OFF      ( (SIPP_OBUF_SHADOW_OFF +  9*0x014) )
#define SIPP_OBUF10_SHADOW_OFF     ( (SIPP_OBUF_SHADOW_OFF + 10*0x014) )
#define SIPP_OBUF11_SHADOW_OFF     ( (SIPP_OBUF_SHADOW_OFF + 11*0x014) )
#define SIPP_OBUF15_SHADOW_OFF     ( (SIPP_OBUF_SHADOW_OFF + 12*0x014) )
#define SIPP_OBUF20_SHADOW_OFF     ( (SIPP_OBUF_SHADOW_OFF + 13*0x014) )
#define SIPP_MIPI_RX0_BASE_ADR     ( (SIPP_BASE3_ADR + 0x000) )
#define SIPP_MIPI_RX1_BASE_ADR     ( (SIPP_BASE3_ADR + 0x080) )
#define SIPP_MIPI_RX2_BASE_ADR     ( (SIPP_BASE3_ADR + 0x100) )
#define SIPP_MIPI_RX3_BASE_ADR     ( (SIPP_BASE3_ADR + 0x180) )
#define SIPP_MIPI_TX0_BASE_ADR     ( (SIPP_BASE3_ADR + 0x200) )
#define SIPP_MIPI_TX1_BASE_ADR     ( (SIPP_BASE3_ADR + 0x280) )
#define SIPP_CC_BASE_ADR           ( (SIPP_BASE3_ADR + 0x300) )
#define SIPP_LSC_BASE_ADR          ( (SIPP_BASE3_ADR + 0x380) )
#define SIPP_RAW_BASE_ADR          ( (SIPP_BASE3_ADR + 0x400) )
#define SIPP_DBYR_BASE_ADR         ( (SIPP_BASE3_ADR + 0x480) )
#define SIPP_LSC_SHADOW_ADR        ( (SIPP_BASE3_ADR + 0x500) ) // Shadow
#define SIPP_RAW_SHADOW_ADR        ( (SIPP_BASE3_ADR + 0x580) ) // Shadow
#define SIPP_DBYR_SHADOW_ADR       ( (SIPP_BASE3_ADR + 0x600) ) // Shadow
#define SIPP_CHROMA_BASE_ADR       ( (SIPP_BASE4_ADR + 0x000) )
#define SIPP_LUMA_BASE_ADR         ( (SIPP_BASE4_ADR + 0x040) )
#define SIPP_CHROMA_SHADOW_ADR     ( (SIPP_BASE4_ADR + 0x080) ) // Shadow
#define SIPP_LUMA_SHADOW_ADR       ( (SIPP_BASE4_ADR + 0x0c0) ) // Shadow
#define SIPP_MED_BASE_ADR          ( (SIPP_BASE5_ADR + 0x000) )
#define SIPP_SHARPEN_BASE_ADR      ( (SIPP_BASE5_ADR + 0x080) )
#define SIPP_LUT_BASE_ADR          ( (SIPP_BASE5_ADR + 0x100) )
#define SIPP_EDGE_OP_BASE_ADR      ( (SIPP_BASE5_ADR + 0x180) )
#define SIPP_CONV_BASE_ADR         ( (SIPP_BASE5_ADR + 0x200) )
#define SIPP_HARRIS_BASE_ADR       ( (SIPP_BASE5_ADR + 0x280) )
#define SIPP_DBYR_PPM_BASE_ADR     ( (SIPP_BASE5_ADR + 0x300) )
#define SIPP_UPFIRDN_BASE_ADR      ( (SIPP_BASE5_ADR + 0x380) )
#define SIPP_MED_SHADOW_ADR        ( (SIPP_BASE6_ADR + 0x000) ) // Shadow
#define SIPP_SHARPEN_SHADOW_ADR    ( (SIPP_BASE6_ADR + 0x080) ) // Shadow
#define SIPP_LUT_SHADOW_ADR        ( (SIPP_BASE6_ADR + 0x100) ) // Shadow
#define SIPP_EDGE_OP_SHADOW_ADR    ( (SIPP_BASE6_ADR + 0x180) ) // Shadow
#define SIPP_CONV_SHADOW_ADR       ( (SIPP_BASE6_ADR + 0x200) ) // Shadow
#define SIPP_HARRIS_SHADOW_ADR     ( (SIPP_BASE6_ADR + 0x280) ) // Shadow
#define SIPP_DBYR_PPM_SHADOW_ADR   ( (SIPP_BASE6_ADR + 0x300) ) // Shadow
#define SIPP_UPFIRDN_SHADOW_ADR    ( (SIPP_BASE6_ADR + 0x380) ) // Shadow
#define SIPP_IBUF0_BASE_ADR        ( (SIPP_IBUF0_OFF  + 0x000) )
#define SIPP_IBUF0_CFG_ADR         ( (SIPP_IBUF0_OFF  + 0x004) )
#define SIPP_IBUF0_LS_ADR          ( (SIPP_IBUF0_OFF  + 0x008) )
#define SIPP_IBUF0_PS_ADR          ( (SIPP_IBUF0_OFF  + 0x00c) )
#define SIPP_IBUF0_IR_ADR          ( (SIPP_IBUF0_OFF  + 0x010) )
#define SIPP_IBUF0_FC_ADR          ( (SIPP_IBUF0_OFF  + 0x014) )
#define SIPP_ICTX0_ADR             ( (SIPP_IBUF0_OFF  + 0x018) )
#define SIPP_IBUF1_BASE_ADR        ( (SIPP_IBUF1_OFF  + 0x000) )
#define SIPP_IBUF1_CFG_ADR         ( (SIPP_IBUF1_OFF  + 0x004) )
#define SIPP_IBUF1_LS_ADR          ( (SIPP_IBUF1_OFF  + 0x008) )
#define SIPP_IBUF1_PS_ADR          ( (SIPP_IBUF1_OFF  + 0x00c) )
#define SIPP_IBUF1_IR_ADR          ( (SIPP_IBUF1_OFF  + 0x010) )
#define SIPP_IBUF1_FC_ADR          ( (SIPP_IBUF1_OFF  + 0x014) )
#define SIPP_ICTX1_ADR             ( (SIPP_IBUF1_OFF  + 0x018) )
#define SIPP_IBUF2_BASE_ADR        ( (SIPP_IBUF2_OFF  + 0x000) )
#define SIPP_IBUF2_CFG_ADR         ( (SIPP_IBUF2_OFF  + 0x004) )
#define SIPP_IBUF2_LS_ADR          ( (SIPP_IBUF2_OFF  + 0x008) )
#define SIPP_IBUF2_PS_ADR          ( (SIPP_IBUF2_OFF  + 0x00c) )
#define SIPP_IBUF2_IR_ADR          ( (SIPP_IBUF2_OFF  + 0x010) )
#define SIPP_IBUF2_FC_ADR          ( (SIPP_IBUF2_OFF  + 0x014) )
#define SIPP_ICTX2_ADR             ( (SIPP_IBUF2_OFF  + 0x018) )
#define SIPP_IBUF3_BASE_ADR        ( (SIPP_IBUF3_OFF  + 0x000) )
#define SIPP_IBUF3_CFG_ADR         ( (SIPP_IBUF3_OFF  + 0x004) )
#define SIPP_IBUF3_LS_ADR          ( (SIPP_IBUF3_OFF  + 0x008) )
#define SIPP_IBUF3_PS_ADR          ( (SIPP_IBUF3_OFF  + 0x00c) )
#define SIPP_IBUF3_IR_ADR          ( (SIPP_IBUF3_OFF  + 0x010) )
#define SIPP_IBUF3_FC_ADR          ( (SIPP_IBUF3_OFF  + 0x014) )
#define SIPP_ICTX3_ADR             ( (SIPP_IBUF3_OFF  + 0x018) )
#define SIPP_IBUF4_BASE_ADR        ( (SIPP_IBUF4_OFF  + 0x000) )
#define SIPP_IBUF4_CFG_ADR         ( (SIPP_IBUF4_OFF  + 0x004) )
#define SIPP_IBUF4_LS_ADR          ( (SIPP_IBUF4_OFF  + 0x008) )
#define SIPP_IBUF4_PS_ADR          ( (SIPP_IBUF4_OFF  + 0x00c) )
#define SIPP_IBUF4_IR_ADR          ( (SIPP_IBUF4_OFF  + 0x010) )
#define SIPP_IBUF4_FC_ADR          ( (SIPP_IBUF4_OFF  + 0x014) )
#define SIPP_ICTX4_ADR             ( (SIPP_IBUF4_OFF  + 0x018) )
#define SIPP_IBUF5_BASE_ADR        ( (SIPP_IBUF5_OFF  + 0x000) )
#define SIPP_IBUF5_CFG_ADR         ( (SIPP_IBUF5_OFF  + 0x004) )
#define SIPP_IBUF5_LS_ADR          ( (SIPP_IBUF5_OFF  + 0x008) )
#define SIPP_IBUF5_PS_ADR          ( (SIPP_IBUF5_OFF  + 0x00c) )
#define SIPP_IBUF5_IR_ADR          ( (SIPP_IBUF5_OFF  + 0x010) )
#define SIPP_IBUF5_FC_ADR          ( (SIPP_IBUF5_OFF  + 0x014) )
#define SIPP_ICTX5_ADR             ( (SIPP_IBUF5_OFF  + 0x018) )
#define SIPP_IBUF6_BASE_ADR        ( (SIPP_IBUF6_OFF  + 0x000) )
#define SIPP_IBUF6_CFG_ADR         ( (SIPP_IBUF6_OFF  + 0x004) )
#define SIPP_IBUF6_LS_ADR          ( (SIPP_IBUF6_OFF  + 0x008) )
#define SIPP_IBUF6_PS_ADR          ( (SIPP_IBUF6_OFF  + 0x00c) )
#define SIPP_IBUF6_IR_ADR          ( (SIPP_IBUF6_OFF  + 0x010) )
#define SIPP_IBUF6_FC_ADR          ( (SIPP_IBUF6_OFF  + 0x014) )
#define SIPP_ICTX6_ADR             ( (SIPP_IBUF6_OFF  + 0x018) )
#define SIPP_IBUF7_BASE_ADR        ( (SIPP_IBUF7_OFF  + 0x000) )
#define SIPP_IBUF7_CFG_ADR         ( (SIPP_IBUF7_OFF  + 0x004) )
#define SIPP_IBUF7_LS_ADR          ( (SIPP_IBUF7_OFF  + 0x008) )
#define SIPP_IBUF7_PS_ADR          ( (SIPP_IBUF7_OFF  + 0x00c) )
#define SIPP_IBUF7_IR_ADR          ( (SIPP_IBUF7_OFF  + 0x010) )
#define SIPP_IBUF7_FC_ADR          ( (SIPP_IBUF7_OFF  + 0x014) )
#define SIPP_ICTX7_ADR             ( (SIPP_IBUF7_OFF  + 0x018) )
#define SIPP_IBUF8_BASE_ADR        ( (SIPP_IBUF8_OFF  + 0x000) )
#define SIPP_IBUF8_CFG_ADR         ( (SIPP_IBUF8_OFF  + 0x004) )
#define SIPP_IBUF8_LS_ADR          ( (SIPP_IBUF8_OFF  + 0x008) )
#define SIPP_IBUF8_PS_ADR          ( (SIPP_IBUF8_OFF  + 0x00c) )
#define SIPP_IBUF8_IR_ADR          ( (SIPP_IBUF8_OFF  + 0x010) )
#define SIPP_IBUF8_FC_ADR          ( (SIPP_IBUF8_OFF  + 0x014) )
#define SIPP_ICTX8_ADR             ( (SIPP_IBUF8_OFF  + 0x018) )
#define SIPP_IBUF9_BASE_ADR        ( (SIPP_IBUF9_OFF  + 0x000) )
#define SIPP_IBUF9_CFG_ADR         ( (SIPP_IBUF9_OFF  + 0x004) )
#define SIPP_IBUF9_LS_ADR          ( (SIPP_IBUF9_OFF  + 0x008) )
#define SIPP_IBUF9_PS_ADR          ( (SIPP_IBUF9_OFF  + 0x00c) )
#define SIPP_IBUF9_IR_ADR          ( (SIPP_IBUF9_OFF  + 0x010) )
#define SIPP_IBUF9_FC_ADR          ( (SIPP_IBUF9_OFF  + 0x014) )
#define SIPP_ICTX9_ADR             ( (SIPP_IBUF9_OFF  + 0x018) )
#define SIPP_IBUF10_BASE_ADR       ( (SIPP_IBUF10_OFF + 0x000) )
#define SIPP_IBUF10_CFG_ADR        ( (SIPP_IBUF10_OFF + 0x004) )
#define SIPP_IBUF10_LS_ADR         ( (SIPP_IBUF10_OFF + 0x008) )
#define SIPP_IBUF10_PS_ADR         ( (SIPP_IBUF10_OFF + 0x00c) )
#define SIPP_IBUF10_IR_ADR         ( (SIPP_IBUF10_OFF + 0x010) )
#define SIPP_IBUF10_FC_ADR         ( (SIPP_IBUF10_OFF + 0x014) )
#define SIPP_ICTX10_ADR            ( (SIPP_IBUF10_OFF + 0x018) )
#define SIPP_IBUF11_BASE_ADR       ( (SIPP_IBUF11_OFF + 0x000) )
#define SIPP_IBUF11_CFG_ADR        ( (SIPP_IBUF11_OFF + 0x004) )
#define SIPP_IBUF11_LS_ADR         ( (SIPP_IBUF11_OFF + 0x008) )
#define SIPP_IBUF11_PS_ADR         ( (SIPP_IBUF11_OFF + 0x00c) )
#define SIPP_IBUF11_IR_ADR         ( (SIPP_IBUF11_OFF + 0x010) )
#define SIPP_IBUF11_FC_ADR         ( (SIPP_IBUF11_OFF + 0x014) )
#define SIPP_ICTX11_ADR            ( (SIPP_IBUF11_OFF + 0x018) )
#define SIPP_IBUF12_BASE_ADR       ( (SIPP_IBUF12_OFF + 0x000) )
#define SIPP_IBUF12_CFG_ADR        ( (SIPP_IBUF12_OFF + 0x004) )
#define SIPP_IBUF12_LS_ADR         ( (SIPP_IBUF12_OFF + 0x008) )
#define SIPP_IBUF12_PS_ADR         ( (SIPP_IBUF12_OFF + 0x00c) )
#define SIPP_IBUF12_IR_ADR         ( (SIPP_IBUF12_OFF + 0x010) )
#define SIPP_IBUF12_FC_ADR         ( (SIPP_IBUF12_OFF + 0x014) )
#define SIPP_ICTX12_ADR            ( (SIPP_IBUF12_OFF + 0x018) )
#define SIPP_IBUF14_BASE_ADR       ( (SIPP_IBUF14_OFF + 0x000) )
#define SIPP_IBUF14_CFG_ADR        ( (SIPP_IBUF14_OFF + 0x004) )
#define SIPP_IBUF14_LS_ADR         ( (SIPP_IBUF14_OFF + 0x008) )
#define SIPP_IBUF14_PS_ADR         ( (SIPP_IBUF14_OFF + 0x00c) )
#define SIPP_IBUF14_IR_ADR         ( (SIPP_IBUF14_OFF + 0x010) )
#define SIPP_IBUF14_FC_ADR         ( (SIPP_IBUF14_OFF + 0x014) )
#define SIPP_ICTX14_ADR            ( (SIPP_IBUF14_OFF + 0x018) )
#define SIPP_IBUF15_BASE_ADR       ( (SIPP_IBUF15_OFF + 0x000) )
#define SIPP_IBUF15_CFG_ADR        ( (SIPP_IBUF15_OFF + 0x004) )
#define SIPP_IBUF15_LS_ADR         ( (SIPP_IBUF15_OFF + 0x008) )
#define SIPP_IBUF15_PS_ADR         ( (SIPP_IBUF15_OFF + 0x00c) )
#define SIPP_IBUF15_IR_ADR         ( (SIPP_IBUF15_OFF + 0x010) )
#define SIPP_IBUF15_FC_ADR         ( (SIPP_IBUF15_OFF + 0x014) )
#define SIPP_ICTX15_ADR            ( (SIPP_IBUF15_OFF + 0x018) )
#define SIPP_IBUF16_BASE_ADR       ( (SIPP_IBUF16_OFF + 0x000) )
#define SIPP_IBUF16_CFG_ADR        ( (SIPP_IBUF16_OFF + 0x004) )
#define SIPP_IBUF16_LS_ADR         ( (SIPP_IBUF16_OFF + 0x008) )
#define SIPP_IBUF16_PS_ADR         ( (SIPP_IBUF16_OFF + 0x00c) )
#define SIPP_IBUF16_IR_ADR         ( (SIPP_IBUF16_OFF + 0x010) )
#define SIPP_IBUF16_FC_ADR         ( (SIPP_IBUF16_OFF + 0x014) )
#define SIPP_ICTX16_ADR            ( (SIPP_IBUF16_OFF + 0x018) )
#define SIPP_IBUF17_BASE_ADR       ( (SIPP_IBUF17_OFF + 0x000) )
#define SIPP_IBUF17_CFG_ADR        ( (SIPP_IBUF17_OFF + 0x004) )
#define SIPP_IBUF17_LS_ADR         ( (SIPP_IBUF17_OFF + 0x008) )
#define SIPP_IBUF17_PS_ADR         ( (SIPP_IBUF17_OFF + 0x00c) )
#define SIPP_IBUF17_IR_ADR         ( (SIPP_IBUF17_OFF + 0x010) )
#define SIPP_IBUF17_FC_ADR         ( (SIPP_IBUF17_OFF + 0x014) )
#define SIPP_ICTX17_ADR            ( (SIPP_IBUF17_OFF + 0x018) )
#define SIPP_IBUF18_BASE_ADR       ( (SIPP_IBUF18_OFF + 0x000) )
#define SIPP_IBUF18_CFG_ADR        ( (SIPP_IBUF18_OFF + 0x004) )
#define SIPP_IBUF18_LS_ADR         ( (SIPP_IBUF18_OFF + 0x008) )
#define SIPP_IBUF18_PS_ADR         ( (SIPP_IBUF18_OFF + 0x00c) )
#define SIPP_IBUF18_IR_ADR         ( (SIPP_IBUF18_OFF + 0x010) )
#define SIPP_IBUF18_FC_ADR         ( (SIPP_IBUF18_OFF + 0x014) )
#define SIPP_ICTX18_ADR            ( (SIPP_IBUF18_OFF + 0x018) )
#define SIPP_IBUF19_BASE_ADR       ( (SIPP_IBUF19_OFF + 0x000) )
#define SIPP_IBUF19_CFG_ADR        ( (SIPP_IBUF19_OFF + 0x004) )
#define SIPP_IBUF20_BASE_ADR       ( (SIPP_IBUF20_OFF + 0x000) )
#define SIPP_IBUF20_CFG_ADR        ( (SIPP_IBUF20_OFF + 0x004) )
#define SIPP_IBUF20_LS_ADR         ( (SIPP_IBUF20_OFF + 0x008) )
#define SIPP_IBUF20_PS_ADR         ( (SIPP_IBUF20_OFF + 0x00c) )
#define SIPP_IBUF20_IR_ADR         ( (SIPP_IBUF20_OFF + 0x010) )
#define SIPP_IBUF20_FC_ADR         ( (SIPP_IBUF20_OFF + 0x014) )
#define SIPP_ICTX20_ADR            ( (SIPP_IBUF20_OFF + 0x018) )
#define SIPP_IBUF21_BASE_ADR       ( (SIPP_IBUF21_OFF + 0x000) )
#define SIPP_IBUF21_CFG_ADR        ( (SIPP_IBUF21_OFF + 0x004) )
#define SIPP_IBUF21_LS_ADR         ( (SIPP_IBUF21_OFF + 0x008) )
#define SIPP_IBUF21_PS_ADR         ( (SIPP_IBUF21_OFF + 0x00c) )
#define SIPP_IBUF21_IR_ADR         ( (SIPP_IBUF21_OFF + 0x010) )
#define SIPP_IBUF21_FC_ADR         ( (SIPP_IBUF21_OFF + 0x014) )
#define SIPP_ICTX21_ADR            ( (SIPP_IBUF21_OFF + 0x018) )
#define SIPP_OBUF0_BASE_ADR        ( (SIPP_OBUF0_OFF  + 0x000) )
#define SIPP_OBUF0_CFG_ADR         ( (SIPP_OBUF0_OFF  + 0x004) )
#define SIPP_OBUF0_LS_ADR          ( (SIPP_OBUF0_OFF  + 0x008) )
#define SIPP_OBUF0_PS_ADR          ( (SIPP_OBUF0_OFF  + 0x00c) )
#define SIPP_OBUF0_IR_ADR          ( (SIPP_OBUF0_OFF  + 0x010) )
#define SIPP_OBUF0_FC_ADR          ( (SIPP_OBUF0_OFF  + 0x014) )
#define SIPP_OCTX0_ADR             ( (SIPP_OBUF0_OFF  + 0x018) )
#define SIPP_OBUF1_BASE_ADR        ( (SIPP_OBUF1_OFF  + 0x000) )
#define SIPP_OBUF1_CFG_ADR         ( (SIPP_OBUF1_OFF  + 0x004) )
#define SIPP_OBUF1_LS_ADR          ( (SIPP_OBUF1_OFF  + 0x008) )
#define SIPP_OBUF1_PS_ADR          ( (SIPP_OBUF1_OFF  + 0x00c) )
#define SIPP_OBUF1_IR_ADR          ( (SIPP_OBUF1_OFF  + 0x010) )
#define SIPP_OBUF1_FC_ADR          ( (SIPP_OBUF1_OFF  + 0x014) )
#define SIPP_OCTX1_ADR             ( (SIPP_OBUF1_OFF  + 0x018) )
#define SIPP_OBUF2_BASE_ADR        ( (SIPP_OBUF2_OFF  + 0x000) )
#define SIPP_OBUF2_CFG_ADR         ( (SIPP_OBUF2_OFF  + 0x004) )
#define SIPP_OBUF2_LS_ADR          ( (SIPP_OBUF2_OFF  + 0x008) )
#define SIPP_OBUF2_PS_ADR          ( (SIPP_OBUF2_OFF  + 0x00c) )
#define SIPP_OBUF2_IR_ADR          ( (SIPP_OBUF2_OFF  + 0x010) )
#define SIPP_OBUF2_FC_ADR          ( (SIPP_OBUF2_OFF  + 0x014) )
#define SIPP_OCTX2_ADR             ( (SIPP_OBUF2_OFF  + 0x018) )
#define SIPP_OBUF3_BASE_ADR        ( (SIPP_OBUF3_OFF  + 0x000) )
#define SIPP_OBUF3_CFG_ADR         ( (SIPP_OBUF3_OFF  + 0x004) )
#define SIPP_OBUF3_LS_ADR          ( (SIPP_OBUF3_OFF  + 0x008) )
#define SIPP_OBUF3_PS_ADR          ( (SIPP_OBUF3_OFF  + 0x00c) )
#define SIPP_OBUF3_IR_ADR          ( (SIPP_OBUF3_OFF  + 0x010) )
#define SIPP_OBUF3_FC_ADR          ( (SIPP_OBUF3_OFF  + 0x014) )
#define SIPP_OCTX3_ADR             ( (SIPP_OBUF3_OFF  + 0x018) )
#define SIPP_OBUF4_BASE_ADR        ( (SIPP_OBUF4_OFF  + 0x000) )
#define SIPP_OBUF4_CFG_ADR         ( (SIPP_OBUF4_OFF  + 0x004) )
#define SIPP_OBUF4_LS_ADR          ( (SIPP_OBUF4_OFF  + 0x008) )
#define SIPP_OBUF4_PS_ADR          ( (SIPP_OBUF4_OFF  + 0x00c) )
#define SIPP_OBUF4_IR_ADR          ( (SIPP_OBUF4_OFF  + 0x010) )
#define SIPP_OBUF4_FC_ADR          ( (SIPP_OBUF4_OFF  + 0x014) )
#define SIPP_OCTX4_ADR             ( (SIPP_OBUF4_OFF  + 0x018) )
#define SIPP_OBUF5_BASE_ADR        ( (SIPP_OBUF5_OFF  + 0x000) )
#define SIPP_OBUF5_CFG_ADR         ( (SIPP_OBUF5_OFF  + 0x004) )
#define SIPP_OBUF5_LS_ADR          ( (SIPP_OBUF5_OFF  + 0x008) )
#define SIPP_OBUF5_PS_ADR          ( (SIPP_OBUF5_OFF  + 0x00c) )
#define SIPP_OBUF5_IR_ADR          ( (SIPP_OBUF5_OFF  + 0x010) )
#define SIPP_OBUF5_FC_ADR          ( (SIPP_OBUF5_OFF  + 0x014) )
#define SIPP_OCTX5_ADR             ( (SIPP_OBUF5_OFF  + 0x018) )
#define SIPP_OBUF6_BASE_ADR        ( (SIPP_OBUF6_OFF  + 0x000) )
#define SIPP_OBUF6_CFG_ADR         ( (SIPP_OBUF6_OFF  + 0x004) )
#define SIPP_OBUF6_LS_ADR          ( (SIPP_OBUF6_OFF  + 0x008) )
#define SIPP_OBUF6_PS_ADR          ( (SIPP_OBUF6_OFF  + 0x00c) )
#define SIPP_OBUF6_IR_ADR          ( (SIPP_OBUF6_OFF  + 0x010) )
#define SIPP_OBUF6_FC_ADR          ( (SIPP_OBUF6_OFF  + 0x014) )
#define SIPP_OCTX6_ADR             ( (SIPP_OBUF6_OFF  + 0x018) )
#define SIPP_OBUF7_BASE_ADR        ( (SIPP_OBUF7_OFF  + 0x000) )
#define SIPP_OBUF7_CFG_ADR         ( (SIPP_OBUF7_OFF  + 0x004) )
#define SIPP_OBUF7_LS_ADR          ( (SIPP_OBUF7_OFF  + 0x008) )
#define SIPP_OBUF7_PS_ADR          ( (SIPP_OBUF7_OFF  + 0x00c) )
#define SIPP_OBUF7_IR_ADR          ( (SIPP_OBUF7_OFF  + 0x010) )
#define SIPP_OBUF7_FC_ADR          ( (SIPP_OBUF7_OFF  + 0x014) )
#define SIPP_OCTX7_ADR             ( (SIPP_OBUF7_OFF  + 0x018) )
#define SIPP_OBUF8_BASE_ADR        ( (SIPP_OBUF8_OFF  + 0x000) )
#define SIPP_OBUF8_CFG_ADR         ( (SIPP_OBUF8_OFF  + 0x004) )
#define SIPP_OBUF8_LS_ADR          ( (SIPP_OBUF8_OFF  + 0x008) )
#define SIPP_OBUF8_PS_ADR          ( (SIPP_OBUF8_OFF  + 0x00c) )
#define SIPP_OBUF8_IR_ADR          ( (SIPP_OBUF8_OFF  + 0x010) )
#define SIPP_OBUF8_FC_ADR          ( (SIPP_OBUF8_OFF  + 0x014) )
#define SIPP_OCTX8_ADR             ( (SIPP_OBUF8_OFF  + 0x018) )
#define SIPP_OBUF9_BASE_ADR        ( (SIPP_OBUF9_OFF  + 0x000) )
#define SIPP_OBUF9_CFG_ADR         ( (SIPP_OBUF9_OFF  + 0x004) )
#define SIPP_OBUF9_LS_ADR          ( (SIPP_OBUF9_OFF  + 0x008) )
#define SIPP_OBUF9_PS_ADR          ( (SIPP_OBUF9_OFF  + 0x00c) )
#define SIPP_OBUF9_IR_ADR          ( (SIPP_OBUF9_OFF  + 0x010) )
#define SIPP_OBUF9_FC_ADR          ( (SIPP_OBUF9_OFF  + 0x014) )
#define SIPP_OCTX9_ADR             ( (SIPP_OBUF9_OFF  + 0x018) )
#define SIPP_OBUF10_BASE_ADR       ( (SIPP_OBUF10_OFF + 0x000) )
#define SIPP_OBUF10_CFG_ADR        ( (SIPP_OBUF10_OFF + 0x004) )
#define SIPP_OBUF10_LS_ADR         ( (SIPP_OBUF10_OFF + 0x008) )
#define SIPP_OBUF10_PS_ADR         ( (SIPP_OBUF10_OFF + 0x00c) )
#define SIPP_OBUF10_IR_ADR         ( (SIPP_OBUF10_OFF + 0x010) )
#define SIPP_OBUF10_FC_ADR         ( (SIPP_OBUF10_OFF + 0x014) )
#define SIPP_OCTX10_ADR            ( (SIPP_OBUF10_OFF + 0x018) )
#define SIPP_OBUF11_BASE_ADR       ( (SIPP_OBUF11_OFF + 0x000) )
#define SIPP_OBUF11_CFG_ADR        ( (SIPP_OBUF11_OFF + 0x004) )
#define SIPP_OBUF11_LS_ADR         ( (SIPP_OBUF11_OFF + 0x008) )
#define SIPP_OBUF11_PS_ADR         ( (SIPP_OBUF11_OFF + 0x00c) )
#define SIPP_OBUF11_IR_ADR         ( (SIPP_OBUF11_OFF + 0x010) )
#define SIPP_OBUF11_FC_ADR         ( (SIPP_OBUF11_OFF + 0x014) )
#define SIPP_OCTX11_ADR            ( (SIPP_OBUF11_OFF + 0x018) )
#define SIPP_OBUF12_BASE_ADR       ( (SIPP_OBUF12_OFF + 0x000) )
#define SIPP_OBUF12_CFG_ADR        ( (SIPP_OBUF12_OFF + 0x004) )
#define SIPP_OBUF12_LS_ADR         ( (SIPP_OBUF12_OFF + 0x008) )
#define SIPP_OBUF12_PS_ADR         ( (SIPP_OBUF12_OFF + 0x00c) )
#define SIPP_OBUF12_IR_ADR         ( (SIPP_OBUF12_OFF + 0x010) )
#define SIPP_OBUF12_FC_ADR         ( (SIPP_OBUF12_OFF + 0x014) )
#define SIPP_OCTX12_ADR            ( (SIPP_OBUF12_OFF + 0x018) )
#define SIPP_OBUF15_BASE_ADR       ( (SIPP_OBUF15_OFF + 0x000) )
#define SIPP_OBUF15_CFG_ADR        ( (SIPP_OBUF15_OFF + 0x004) )
#define SIPP_OBUF15_LS_ADR         ( (SIPP_OBUF15_OFF + 0x008) )
#define SIPP_OBUF15_PS_ADR         ( (SIPP_OBUF15_OFF + 0x00c) )
#define SIPP_OBUF15_IR_ADR         ( (SIPP_OBUF15_OFF + 0x010) )
#define SIPP_OBUF15_FC_ADR         ( (SIPP_OBUF15_OFF + 0x014) )
#define SIPP_OCTX15_ADR            ( (SIPP_OBUF15_OFF + 0x018) )
#define SIPP_OBUF16_BASE_ADR       ( (SIPP_OBUF16_OFF + 0x000) )
#define SIPP_OBUF16_CFG_ADR        ( (SIPP_OBUF16_OFF + 0x004) )
#define SIPP_OBUF16_LS_ADR         ( (SIPP_OBUF16_OFF + 0x008) )
#define SIPP_OBUF16_PS_ADR         ( (SIPP_OBUF16_OFF + 0x00c) )
#define SIPP_OBUF16_IR_ADR         ( (SIPP_OBUF16_OFF + 0x010) )
#define SIPP_OBUF16_FC_ADR         ( (SIPP_OBUF16_OFF + 0x014) )
#define SIPP_OCTX16_ADR            ( (SIPP_OBUF16_OFF + 0x018) )
#define SIPP_OBUF17_BASE_ADR       ( (SIPP_OBUF17_OFF + 0x000) )
#define SIPP_OBUF17_CFG_ADR        ( (SIPP_OBUF17_OFF + 0x004) )
#define SIPP_OBUF17_LS_ADR         ( (SIPP_OBUF17_OFF + 0x008) )
#define SIPP_OBUF17_PS_ADR         ( (SIPP_OBUF17_OFF + 0x00c) )
#define SIPP_OBUF17_IR_ADR         ( (SIPP_OBUF17_OFF + 0x010) )
#define SIPP_OBUF17_FC_ADR         ( (SIPP_OBUF17_OFF + 0x014) )
#define SIPP_OCTX17_ADR            ( (SIPP_OBUF17_OFF + 0x018) )
#define SIPP_OBUF18_BASE_ADR       ( (SIPP_OBUF18_OFF + 0x000) )
#define SIPP_OBUF18_CFG_ADR        ( (SIPP_OBUF18_OFF + 0x004) )
#define SIPP_OBUF18_LS_ADR         ( (SIPP_OBUF18_OFF + 0x008) )
#define SIPP_OBUF18_PS_ADR         ( (SIPP_OBUF18_OFF + 0x00c) )
#define SIPP_OBUF18_IR_ADR         ( (SIPP_OBUF18_OFF + 0x010) )
#define SIPP_OBUF18_FC_ADR         ( (SIPP_OBUF18_OFF + 0x014) )
#define SIPP_OCTX18_ADR            ( (SIPP_OBUF18_OFF + 0x018) )
#define SIPP_OBUF19_BASE_ADR       ( (SIPP_OBUF19_OFF + 0x000) )
#define SIPP_OBUF19_CFG_ADR        ( (SIPP_OBUF19_OFF + 0x004) )
#define SIPP_OBUF19_LS_ADR         ( (SIPP_OBUF19_OFF + 0x008) )
#define SIPP_OBUF19_PS_ADR         ( (SIPP_OBUF19_OFF + 0x00c) )
#define SIPP_OBUF19_IR_ADR         ( (SIPP_OBUF19_OFF + 0x010) )
#define SIPP_OBUF19_FC_ADR         ( (SIPP_OBUF19_OFF + 0x014) )
#define SIPP_OCTX19_ADR            ( (SIPP_OBUF19_OFF + 0x018) )
#define SIPP_OBUF20_BASE_ADR       ( (SIPP_OBUF20_OFF + 0x000) )
#define SIPP_OBUF20_CFG_ADR        ( (SIPP_OBUF20_OFF + 0x004) )
#define SIPP_OBUF20_LS_ADR         ( (SIPP_OBUF20_OFF + 0x008) )
#define SIPP_OBUF20_PS_ADR         ( (SIPP_OBUF20_OFF + 0x00c) )
#define SIPP_OBUF20_IR_ADR         ( (SIPP_OBUF20_OFF + 0x010) )
#define SIPP_OBUF20_FC_ADR         ( (SIPP_OBUF20_OFF + 0x014) )
#define SIPP_OCTX20_ADR            ( (SIPP_OBUF20_OFF + 0x018) )
#define SIPP_IBUF0_BASE_SHADOW_ADR   ( (SIPP_IBUF0_SHADOW_OFF  + 0x000) )
#define SIPP_IBUF0_CFG_SHADOW_ADR    ( (SIPP_IBUF0_SHADOW_OFF  + 0x004) )
#define SIPP_IBUF0_LS_SHADOW_ADR     ( (SIPP_IBUF0_SHADOW_OFF  + 0x008) )
#define SIPP_IBUF0_PS_SHADOW_ADR     ( (SIPP_IBUF0_SHADOW_OFF  + 0x00c) )
#define SIPP_IBUF0_IR_SHADOW_ADR     ( (SIPP_IBUF0_SHADOW_OFF  + 0x010) )
#define SIPP_IBUF1_BASE_SHADOW_ADR   ( (SIPP_IBUF1_SHADOW_OFF  + 0x000) )
#define SIPP_IBUF1_CFG_SHADOW_ADR    ( (SIPP_IBUF1_SHADOW_OFF  + 0x004) )
#define SIPP_IBUF1_LS_SHADOW_ADR     ( (SIPP_IBUF1_SHADOW_OFF  + 0x008) )
#define SIPP_IBUF1_PS_SHADOW_ADR     ( (SIPP_IBUF1_SHADOW_OFF  + 0x00c) )
#define SIPP_IBUF1_IR_SHADOW_ADR     ( (SIPP_IBUF1_SHADOW_OFF  + 0x010) )
#define SIPP_IBUF2_BASE_SHADOW_ADR   ( (SIPP_IBUF2_SHADOW_OFF  + 0x000) )
#define SIPP_IBUF2_CFG_SHADOW_ADR    ( (SIPP_IBUF2_SHADOW_OFF  + 0x004) )
#define SIPP_IBUF2_LS_SHADOW_ADR     ( (SIPP_IBUF2_SHADOW_OFF  + 0x008) )
#define SIPP_IBUF2_PS_SHADOW_ADR     ( (SIPP_IBUF2_SHADOW_OFF  + 0x00c) )
#define SIPP_IBUF2_IR_SHADOW_ADR     ( (SIPP_IBUF2_SHADOW_OFF  + 0x010) )
#define SIPP_IBUF3_BASE_SHADOW_ADR   ( (SIPP_IBUF3_SHADOW_OFF  + 0x000) )
#define SIPP_IBUF3_CFG_SHADOW_ADR    ( (SIPP_IBUF3_SHADOW_OFF  + 0x004) )
#define SIPP_IBUF3_LS_SHADOW_ADR     ( (SIPP_IBUF3_SHADOW_OFF  + 0x008) )
#define SIPP_IBUF3_PS_SHADOW_ADR     ( (SIPP_IBUF3_SHADOW_OFF  + 0x00c) )
#define SIPP_IBUF3_IR_SHADOW_ADR     ( (SIPP_IBUF3_SHADOW_OFF  + 0x010) )
#define SIPP_IBUF4_BASE_SHADOW_ADR   ( (SIPP_IBUF4_SHADOW_OFF  + 0x000) )
#define SIPP_IBUF4_CFG_SHADOW_ADR    ( (SIPP_IBUF4_SHADOW_OFF  + 0x004) )
#define SIPP_IBUF4_LS_SHADOW_ADR     ( (SIPP_IBUF4_SHADOW_OFF  + 0x008) )
#define SIPP_IBUF4_PS_SHADOW_ADR     ( (SIPP_IBUF4_SHADOW_OFF  + 0x00c) )
#define SIPP_IBUF4_IR_SHADOW_ADR     ( (SIPP_IBUF4_SHADOW_OFF  + 0x010) )
#define SIPP_IBUF5_BASE_SHADOW_ADR   ( (SIPP_IBUF5_SHADOW_OFF  + 0x000) )
#define SIPP_IBUF5_CFG_SHADOW_ADR    ( (SIPP_IBUF5_SHADOW_OFF  + 0x004) )
#define SIPP_IBUF5_LS_SHADOW_ADR     ( (SIPP_IBUF5_SHADOW_OFF  + 0x008) )
#define SIPP_IBUF5_PS_SHADOW_ADR     ( (SIPP_IBUF5_SHADOW_OFF  + 0x00c) )
#define SIPP_IBUF5_IR_SHADOW_ADR     ( (SIPP_IBUF5_SHADOW_OFF  + 0x010) )
#define SIPP_IBUF6_BASE_SHADOW_ADR   ( (SIPP_IBUF6_SHADOW_OFF  + 0x000) )
#define SIPP_IBUF6_CFG_SHADOW_ADR    ( (SIPP_IBUF6_SHADOW_OFF  + 0x004) )
#define SIPP_IBUF6_LS_SHADOW_ADR     ( (SIPP_IBUF6_SHADOW_OFF  + 0x008) )
#define SIPP_IBUF6_PS_SHADOW_ADR     ( (SIPP_IBUF6_SHADOW_OFF  + 0x00c) )
#define SIPP_IBUF6_IR_SHADOW_ADR     ( (SIPP_IBUF6_SHADOW_OFF  + 0x010) )
#define SIPP_IBUF7_BASE_SHADOW_ADR   ( (SIPP_IBUF7_SHADOW_OFF  + 0x000) )
#define SIPP_IBUF7_CFG_SHADOW_ADR    ( (SIPP_IBUF7_SHADOW_OFF  + 0x004) )
#define SIPP_IBUF7_LS_SHADOW_ADR     ( (SIPP_IBUF7_SHADOW_OFF  + 0x008) )
#define SIPP_IBUF7_PS_SHADOW_ADR     ( (SIPP_IBUF7_SHADOW_OFF  + 0x00c) )
#define SIPP_IBUF7_IR_SHADOW_ADR     ( (SIPP_IBUF7_SHADOW_OFF  + 0x010) )
#define SIPP_IBUF7_FC_SHADOW_ADR     ( (SIPP_IBUF7_SHADOW_OFF  + 0x014) )
#define SIPP_IBUF8_BASE_SHADOW_ADR   ( (SIPP_IBUF8_SHADOW_OFF  + 0x000) )
#define SIPP_IBUF8_CFG_SHADOW_ADR    ( (SIPP_IBUF8_SHADOW_OFF  + 0x004) )
#define SIPP_IBUF8_LS_SHADOW_ADR     ( (SIPP_IBUF8_SHADOW_OFF  + 0x008) )
#define SIPP_IBUF8_PS_SHADOW_ADR     ( (SIPP_IBUF8_SHADOW_OFF  + 0x00c) )
#define SIPP_IBUF8_IR_SHADOW_ADR     ( (SIPP_IBUF8_SHADOW_OFF  + 0x010) )
#define SIPP_IBUF9_BASE_SHADOW_ADR   ( (SIPP_IBUF9_SHADOW_OFF  + 0x000) )
#define SIPP_IBUF9_CFG_SHADOW_ADR    ( (SIPP_IBUF9_SHADOW_OFF  + 0x004) )
#define SIPP_IBUF9_LS_SHADOW_ADR     ( (SIPP_IBUF9_SHADOW_OFF  + 0x008) )
#define SIPP_IBUF9_PS_SHADOW_ADR     ( (SIPP_IBUF9_SHADOW_OFF  + 0x00c) )
#define SIPP_IBUF9_IR_SHADOW_ADR     ( (SIPP_IBUF9_SHADOW_OFF  + 0x010) )
#define SIPP_IBUF10_BASE_SHADOW_ADR  ( (SIPP_IBUF10_SHADOW_OFF + 0x000) )
#define SIPP_IBUF10_CFG_SHADOW_ADR   ( (SIPP_IBUF10_SHADOW_OFF + 0x004) )
#define SIPP_IBUF10_LS_SHADOW_ADR    ( (SIPP_IBUF10_SHADOW_OFF + 0x008) )
#define SIPP_IBUF10_PS_SHADOW_ADR    ( (SIPP_IBUF10_SHADOW_OFF + 0x00c) )
#define SIPP_IBUF10_IR_SHADOW_ADR    ( (SIPP_IBUF10_SHADOW_OFF + 0x010) )
#define SIPP_IBUF11_BASE_SHADOW_ADR  ( (SIPP_IBUF11_SHADOW_OFF + 0x000) )
#define SIPP_IBUF11_CFG_SHADOW_ADR   ( (SIPP_IBUF11_SHADOW_OFF + 0x004) )
#define SIPP_IBUF11_LS_SHADOW_ADR    ( (SIPP_IBUF11_SHADOW_OFF + 0x008) )
#define SIPP_IBUF11_PS_SHADOW_ADR    ( (SIPP_IBUF11_SHADOW_OFF + 0x00c) )
#define SIPP_IBUF11_IR_SHADOW_ADR    ( (SIPP_IBUF11_SHADOW_OFF + 0x010) )
#define SIPP_IBUF16_BASE_SHADOW_ADR  ( (SIPP_IBUF16_SHADOW_OFF + 0x000) )
#define SIPP_IBUF16_CFG_SHADOW_ADR   ( (SIPP_IBUF16_SHADOW_OFF + 0x004) )
#define SIPP_IBUF16_LS_SHADOW_ADR    ( (SIPP_IBUF16_SHADOW_OFF + 0x008) )
#define SIPP_IBUF16_PS_SHADOW_ADR    ( (SIPP_IBUF16_SHADOW_OFF + 0x00c) )
#define SIPP_IBUF16_IR_SHADOW_ADR    ( (SIPP_IBUF16_SHADOW_OFF + 0x010) )
#define SIPP_IBUF17_BASE_SHADOW_ADR  ( (SIPP_IBUF17_SHADOW_OFF + 0x000) )
#define SIPP_IBUF17_CFG_SHADOW_ADR   ( (SIPP_IBUF17_SHADOW_OFF + 0x004) )
#define SIPP_IBUF17_LS_SHADOW_ADR    ( (SIPP_IBUF17_SHADOW_OFF + 0x008) )
#define SIPP_IBUF17_PS_SHADOW_ADR    ( (SIPP_IBUF17_SHADOW_OFF + 0x00c) )
#define SIPP_IBUF17_IR_SHADOW_ADR    ( (SIPP_IBUF17_SHADOW_OFF + 0x010) )
#define SIPP_IBUF18_BASE_SHADOW_ADR  ( (SIPP_IBUF18_SHADOW_OFF + 0x000) )
#define SIPP_IBUF18_CFG_SHADOW_ADR   ( (SIPP_IBUF18_SHADOW_OFF + 0x004) )
#define SIPP_IBUF18_LS_SHADOW_ADR    ( (SIPP_IBUF18_SHADOW_OFF + 0x008) )
#define SIPP_IBUF18_PS_SHADOW_ADR    ( (SIPP_IBUF18_SHADOW_OFF + 0x00c) )
#define SIPP_IBUF18_IR_SHADOW_ADR    ( (SIPP_IBUF18_SHADOW_OFF + 0x010) )
#define SIPP_IBUF20_BASE_SHADOW_ADR  ( (SIPP_IBUF20_SHADOW_OFF + 0x000) )
#define SIPP_IBUF20_CFG_SHADOW_ADR   ( (SIPP_IBUF20_SHADOW_OFF + 0x004) )
#define SIPP_IBUF20_LS_SHADOW_ADR    ( (SIPP_IBUF20_SHADOW_OFF + 0x008) )
#define SIPP_IBUF20_PS_SHADOW_ADR    ( (SIPP_IBUF20_SHADOW_OFF + 0x00c) )
#define SIPP_IBUF20_IR_SHADOW_ADR    ( (SIPP_IBUF20_SHADOW_OFF + 0x010) )
#define SIPP_OBUF0_BASE_SHADOW_ADR   ( (SIPP_OBUF0_SHADOW_OFF  + 0x000) )
#define SIPP_OBUF0_CFG_SHADOW_ADR    ( (SIPP_OBUF0_SHADOW_OFF  + 0x004) )
#define SIPP_OBUF0_LS_SHADOW_ADR     ( (SIPP_OBUF0_SHADOW_OFF  + 0x008) )
#define SIPP_OBUF0_PS_SHADOW_ADR     ( (SIPP_OBUF0_SHADOW_OFF  + 0x00c) )
#define SIPP_OBUF0_IR_SHADOW_ADR     ( (SIPP_OBUF0_SHADOW_OFF  + 0x010) )
#define SIPP_OBUF1_BASE_SHADOW_ADR   ( (SIPP_OBUF1_SHADOW_OFF  + 0x000) )
#define SIPP_OBUF1_CFG_SHADOW_ADR    ( (SIPP_OBUF1_SHADOW_OFF  + 0x004) )
#define SIPP_OBUF1_LS_SHADOW_ADR     ( (SIPP_OBUF1_SHADOW_OFF  + 0x008) )
#define SIPP_OBUF1_PS_SHADOW_ADR     ( (SIPP_OBUF1_SHADOW_OFF  + 0x00c) )
#define SIPP_OBUF1_IR_SHADOW_ADR     ( (SIPP_OBUF1_SHADOW_OFF  + 0x010) )
#define SIPP_OBUF2_BASE_SHADOW_ADR   ( (SIPP_OBUF2_SHADOW_OFF  + 0x000) )
#define SIPP_OBUF2_CFG_SHADOW_ADR    ( (SIPP_OBUF2_SHADOW_OFF  + 0x004) )
#define SIPP_OBUF2_LS_SHADOW_ADR     ( (SIPP_OBUF2_SHADOW_OFF  + 0x008) )
#define SIPP_OBUF2_PS_SHADOW_ADR     ( (SIPP_OBUF2_SHADOW_OFF  + 0x00c) )
#define SIPP_OBUF2_IR_SHADOW_ADR     ( (SIPP_OBUF2_SHADOW_OFF  + 0x010) )
#define SIPP_OBUF3_BASE_SHADOW_ADR   ( (SIPP_OBUF3_SHADOW_OFF  + 0x000) )
#define SIPP_OBUF3_CFG_SHADOW_ADR    ( (SIPP_OBUF3_SHADOW_OFF  + 0x004) )
#define SIPP_OBUF3_LS_SHADOW_ADR     ( (SIPP_OBUF3_SHADOW_OFF  + 0x008) )
#define SIPP_OBUF3_PS_SHADOW_ADR     ( (SIPP_OBUF3_SHADOW_OFF  + 0x00c) )
#define SIPP_OBUF3_IR_SHADOW_ADR     ( (SIPP_OBUF3_SHADOW_OFF  + 0x010) )
#define SIPP_OBUF4_BASE_SHADOW_ADR   ( (SIPP_OBUF4_SHADOW_OFF  + 0x000) )
#define SIPP_OBUF4_CFG_SHADOW_ADR    ( (SIPP_OBUF4_SHADOW_OFF  + 0x004) )
#define SIPP_OBUF4_LS_SHADOW_ADR     ( (SIPP_OBUF4_SHADOW_OFF  + 0x008) )
#define SIPP_OBUF4_PS_SHADOW_ADR     ( (SIPP_OBUF4_SHADOW_OFF  + 0x00c) )
#define SIPP_OBUF4_IR_SHADOW_ADR     ( (SIPP_OBUF4_SHADOW_OFF  + 0x010) )
#define SIPP_OBUF5_BASE_SHADOW_ADR   ( (SIPP_OBUF5_SHADOW_OFF  + 0x000) )
#define SIPP_OBUF5_CFG_SHADOW_ADR    ( (SIPP_OBUF5_SHADOW_OFF  + 0x004) )
#define SIPP_OBUF5_LS_SHADOW_ADR     ( (SIPP_OBUF5_SHADOW_OFF  + 0x008) )
#define SIPP_OBUF5_PS_SHADOW_ADR     ( (SIPP_OBUF5_SHADOW_OFF  + 0x00c) )
#define SIPP_OBUF5_IR_SHADOW_ADR     ( (SIPP_OBUF5_SHADOW_OFF  + 0x010) )
#define SIPP_OBUF6_BASE_SHADOW_ADR   ( (SIPP_OBUF6_SHADOW_OFF  + 0x000) )
#define SIPP_OBUF6_CFG_SHADOW_ADR    ( (SIPP_OBUF6_SHADOW_OFF  + 0x004) )
#define SIPP_OBUF6_LS_SHADOW_ADR     ( (SIPP_OBUF6_SHADOW_OFF  + 0x008) )
#define SIPP_OBUF6_PS_SHADOW_ADR     ( (SIPP_OBUF6_SHADOW_OFF  + 0x00c) )
#define SIPP_OBUF6_IR_SHADOW_ADR     ( (SIPP_OBUF6_SHADOW_OFF  + 0x010) )
#define SIPP_OBUF7_BASE_SHADOW_ADR   ( (SIPP_OBUF7_SHADOW_OFF  + 0x000) )
#define SIPP_OBUF7_CFG_SHADOW_ADR    ( (SIPP_OBUF7_SHADOW_OFF  + 0x004) )
#define SIPP_OBUF7_LS_SHADOW_ADR     ( (SIPP_OBUF7_SHADOW_OFF  + 0x008) )
#define SIPP_OBUF7_PS_SHADOW_ADR     ( (SIPP_OBUF7_SHADOW_OFF  + 0x00c) )
#define SIPP_OBUF7_IR_SHADOW_ADR     ( (SIPP_OBUF7_SHADOW_OFF  + 0x010) )
#define SIPP_OBUF8_BASE_SHADOW_ADR   ( (SIPP_OBUF8_SHADOW_OFF  + 0x000) )
#define SIPP_OBUF8_CFG_SHADOW_ADR    ( (SIPP_OBUF8_SHADOW_OFF  + 0x004) )
#define SIPP_OBUF8_LS_SHADOW_ADR     ( (SIPP_OBUF8_SHADOW_OFF  + 0x008) )
#define SIPP_OBUF8_PS_SHADOW_ADR     ( (SIPP_OBUF8_SHADOW_OFF  + 0x00c) )
#define SIPP_OBUF8_IR_SHADOW_ADR     ( (SIPP_OBUF8_SHADOW_OFF  + 0x010) )
#define SIPP_OBUF9_BASE_SHADOW_ADR   ( (SIPP_OBUF9_SHADOW_OFF  + 0x000) )
#define SIPP_OBUF9_CFG_SHADOW_ADR    ( (SIPP_OBUF9_SHADOW_OFF  + 0x004) )
#define SIPP_OBUF9_LS_SHADOW_ADR     ( (SIPP_OBUF9_SHADOW_OFF  + 0x008) )
#define SIPP_OBUF9_PS_SHADOW_ADR     ( (SIPP_OBUF9_SHADOW_OFF  + 0x00c) )
#define SIPP_OBUF9_IR_SHADOW_ADR     ( (SIPP_OBUF9_SHADOW_OFF  + 0x010) )
#define SIPP_OBUF10_BASE_SHADOW_ADR  ( (SIPP_OBUF10_SHADOW_OFF + 0x000) )
#define SIPP_OBUF10_CFG_SHADOW_ADR   ( (SIPP_OBUF10_SHADOW_OFF + 0x004) )
#define SIPP_OBUF10_LS_SHADOW_ADR    ( (SIPP_OBUF10_SHADOW_OFF + 0x008) )
#define SIPP_OBUF10_PS_SHADOW_ADR    ( (SIPP_OBUF10_SHADOW_OFF + 0x00c) )
#define SIPP_OBUF10_IR_SHADOW_ADR    ( (SIPP_OBUF10_SHADOW_OFF + 0x010) )
#define SIPP_OBUF11_BASE_SHADOW_ADR  ( (SIPP_OBUF11_SHADOW_OFF + 0x000) )
#define SIPP_OBUF11_CFG_SHADOW_ADR   ( (SIPP_OBUF11_SHADOW_OFF + 0x004) )
#define SIPP_OBUF11_LS_SHADOW_ADR    ( (SIPP_OBUF11_SHADOW_OFF + 0x008) )
#define SIPP_OBUF11_PS_SHADOW_ADR    ( (SIPP_OBUF11_SHADOW_OFF + 0x00c) )
#define SIPP_OBUF11_IR_SHADOW_ADR    ( (SIPP_OBUF11_SHADOW_OFF + 0x010) )
#define SIPP_OBUF15_BASE_SHADOW_ADR  ( (SIPP_OBUF15_SHADOW_OFF + 0x000) )
#define SIPP_OBUF15_CFG_SHADOW_ADR   ( (SIPP_OBUF15_SHADOW_OFF + 0x004) )
#define SIPP_OBUF15_LS_SHADOW_ADR    ( (SIPP_OBUF15_SHADOW_OFF + 0x008) )
#define SIPP_OBUF15_PS_SHADOW_ADR    ( (SIPP_OBUF15_SHADOW_OFF + 0x00c) )
#define SIPP_OBUF15_IR_SHADOW_ADR    ( (SIPP_OBUF15_SHADOW_OFF + 0x010) )
#define SIPP_OBUF20_BASE_SHADOW_ADR  ( (SIPP_OBUF20_SHADOW_OFF + 0x000) )
#define SIPP_OBUF20_CFG_SHADOW_ADR   ( (SIPP_OBUF20_SHADOW_OFF + 0x004) )
#define SIPP_OBUF20_LS_SHADOW_ADR    ( (SIPP_OBUF20_SHADOW_OFF + 0x008) )
#define SIPP_OBUF20_PS_SHADOW_ADR    ( (SIPP_OBUF20_SHADOW_OFF + 0x00c) )
#define SIPP_OBUF20_IR_SHADOW_ADR    ( (SIPP_OBUF20_SHADOW_OFF + 0x010) )
#define SIPP_MIPI_RX0_FRM_DIM_ADR        ( (SIPP_MIPI_RX0_BASE_ADR + 0x000) )
#define SIPP_MIPI_RX0_CFG_ADR            ( (SIPP_MIPI_RX0_BASE_ADR + 0x004) )
#define SIPP_MIPI_RX0_X0_ADR             ( (SIPP_MIPI_RX0_BASE_ADR + 0x008) )
#define SIPP_MIPI_RX0_X1_ADR             ( (SIPP_MIPI_RX0_BASE_ADR + 0x00c) )
#define SIPP_MIPI_RX0_X2_ADR             ( (SIPP_MIPI_RX0_BASE_ADR + 0x010) )
#define SIPP_MIPI_RX0_X3_ADR             ( (SIPP_MIPI_RX0_BASE_ADR + 0x014) )
#define SIPP_MIPI_RX0_Y0_ADR             ( (SIPP_MIPI_RX0_BASE_ADR + 0x018) )
#define SIPP_MIPI_RX0_Y1_ADR             ( (SIPP_MIPI_RX0_BASE_ADR + 0x01c) )
#define SIPP_MIPI_RX0_Y2_ADR             ( (SIPP_MIPI_RX0_BASE_ADR + 0x020) )
#define SIPP_MIPI_RX0_Y3_ADR             ( (SIPP_MIPI_RX0_BASE_ADR + 0x024) )
#define SIPP_MIPI_RX0_SEL01_ADR          ( (SIPP_MIPI_RX0_BASE_ADR + 0x028) )
#define SIPP_MIPI_RX0_SEL23_ADR          ( (SIPP_MIPI_RX0_BASE_ADR + 0x02c) )
#define SIPP_MIPI_RX0_MASK0_ADR          ( (SIPP_MIPI_RX0_BASE_ADR + 0x030) )
#define SIPP_MIPI_RX0_MASK1_ADR          ( (SIPP_MIPI_RX0_BASE_ADR + 0x034) )
#define SIPP_MIPI_RX0_MASK2_ADR          ( (SIPP_MIPI_RX0_BASE_ADR + 0x038) )
#define SIPP_MIPI_RX0_MASK3_ADR          ( (SIPP_MIPI_RX0_BASE_ADR + 0x03c) )
#define SIPP_MIPI_RX0_BLACK01_ADR        ( (SIPP_MIPI_RX0_BASE_ADR + 0x040) )
#define SIPP_MIPI_RX0_BLACK23_ADR        ( (SIPP_MIPI_RX0_BASE_ADR + 0x044) )
#define SIPP_MIPI_RX0_VBP_ADR            ( (SIPP_MIPI_RX0_BASE_ADR + 0x048) )
#define SIPP_MIPI_RX1_FRM_DIM_ADR        ( (SIPP_MIPI_RX1_BASE_ADR + 0x000) )
#define SIPP_MIPI_RX1_CFG_ADR            ( (SIPP_MIPI_RX1_BASE_ADR + 0x004) )
#define SIPP_MIPI_RX1_X0_ADR             ( (SIPP_MIPI_RX1_BASE_ADR + 0x008) )
#define SIPP_MIPI_RX1_X1_ADR             ( (SIPP_MIPI_RX1_BASE_ADR + 0x00c) )
#define SIPP_MIPI_RX1_X2_ADR             ( (SIPP_MIPI_RX1_BASE_ADR + 0x010) )
#define SIPP_MIPI_RX1_X3_ADR             ( (SIPP_MIPI_RX1_BASE_ADR + 0x014) )
#define SIPP_MIPI_RX1_Y0_ADR             ( (SIPP_MIPI_RX1_BASE_ADR + 0x018) )
#define SIPP_MIPI_RX1_Y1_ADR             ( (SIPP_MIPI_RX1_BASE_ADR + 0x01c) )
#define SIPP_MIPI_RX1_Y2_ADR             ( (SIPP_MIPI_RX1_BASE_ADR + 0x020) )
#define SIPP_MIPI_RX1_Y3_ADR             ( (SIPP_MIPI_RX1_BASE_ADR + 0x024) )
#define SIPP_MIPI_RX1_SEL01_ADR          ( (SIPP_MIPI_RX1_BASE_ADR + 0x028) )
#define SIPP_MIPI_RX1_SEL23_ADR          ( (SIPP_MIPI_RX1_BASE_ADR + 0x02c) )
#define SIPP_MIPI_RX1_MASK0_ADR          ( (SIPP_MIPI_RX1_BASE_ADR + 0x030) )
#define SIPP_MIPI_RX1_MASK1_ADR          ( (SIPP_MIPI_RX1_BASE_ADR + 0x034) )
#define SIPP_MIPI_RX1_MASK2_ADR          ( (SIPP_MIPI_RX1_BASE_ADR + 0x038) )
#define SIPP_MIPI_RX1_MASK3_ADR          ( (SIPP_MIPI_RX1_BASE_ADR + 0x03c) )
#define SIPP_MIPI_RX1_BLACK01_ADR        ( (SIPP_MIPI_RX1_BASE_ADR + 0x040) )
#define SIPP_MIPI_RX1_BLACK23_ADR        ( (SIPP_MIPI_RX1_BASE_ADR + 0x044) )
#define SIPP_MIPI_RX1_VBP_ADR            ( (SIPP_MIPI_RX1_BASE_ADR + 0x048) )
#define SIPP_MIPI_RX2_FRM_DIM_ADR        ( (SIPP_MIPI_RX2_BASE_ADR + 0x000) )
#define SIPP_MIPI_RX2_CFG_ADR            ( (SIPP_MIPI_RX2_BASE_ADR + 0x004) )
#define SIPP_MIPI_RX2_X0_ADR             ( (SIPP_MIPI_RX2_BASE_ADR + 0x008) )
#define SIPP_MIPI_RX2_X1_ADR             ( (SIPP_MIPI_RX2_BASE_ADR + 0x00c) )
#define SIPP_MIPI_RX2_X2_ADR             ( (SIPP_MIPI_RX2_BASE_ADR + 0x010) )
#define SIPP_MIPI_RX2_X3_ADR             ( (SIPP_MIPI_RX2_BASE_ADR + 0x014) )
#define SIPP_MIPI_RX2_Y0_ADR             ( (SIPP_MIPI_RX2_BASE_ADR + 0x018) )
#define SIPP_MIPI_RX2_Y1_ADR             ( (SIPP_MIPI_RX2_BASE_ADR + 0x01c) )
#define SIPP_MIPI_RX2_Y2_ADR             ( (SIPP_MIPI_RX2_BASE_ADR + 0x020) )
#define SIPP_MIPI_RX2_Y3_ADR             ( (SIPP_MIPI_RX2_BASE_ADR + 0x024) )
#define SIPP_MIPI_RX2_SEL01_ADR          ( (SIPP_MIPI_RX2_BASE_ADR + 0x028) )
#define SIPP_MIPI_RX2_SEL23_ADR          ( (SIPP_MIPI_RX2_BASE_ADR + 0x02c) )
#define SIPP_MIPI_RX2_MASK0_ADR          ( (SIPP_MIPI_RX2_BASE_ADR + 0x030) )
#define SIPP_MIPI_RX2_MASK1_ADR          ( (SIPP_MIPI_RX2_BASE_ADR + 0x034) )
#define SIPP_MIPI_RX2_MASK2_ADR          ( (SIPP_MIPI_RX2_BASE_ADR + 0x038) )
#define SIPP_MIPI_RX2_MASK3_ADR          ( (SIPP_MIPI_RX2_BASE_ADR + 0x03c) )
#define SIPP_MIPI_RX2_BLACK01_ADR        ( (SIPP_MIPI_RX2_BASE_ADR + 0x040) )
#define SIPP_MIPI_RX2_BLACK23_ADR        ( (SIPP_MIPI_RX2_BASE_ADR + 0x044) )
#define SIPP_MIPI_RX2_VBP_ADR            ( (SIPP_MIPI_RX2_BASE_ADR + 0x048) )
#define SIPP_MIPI_RX3_FRM_DIM_ADR        ( (SIPP_MIPI_RX3_BASE_ADR + 0x000) )
#define SIPP_MIPI_RX3_CFG_ADR            ( (SIPP_MIPI_RX3_BASE_ADR + 0x004) )
#define SIPP_MIPI_RX3_X0_ADR             ( (SIPP_MIPI_RX3_BASE_ADR + 0x008) )
#define SIPP_MIPI_RX3_X1_ADR             ( (SIPP_MIPI_RX3_BASE_ADR + 0x00c) )
#define SIPP_MIPI_RX3_X2_ADR             ( (SIPP_MIPI_RX3_BASE_ADR + 0x010) )
#define SIPP_MIPI_RX3_X3_ADR             ( (SIPP_MIPI_RX3_BASE_ADR + 0x014) )
#define SIPP_MIPI_RX3_Y0_ADR             ( (SIPP_MIPI_RX3_BASE_ADR + 0x018) )
#define SIPP_MIPI_RX3_Y1_ADR             ( (SIPP_MIPI_RX3_BASE_ADR + 0x01c) )
#define SIPP_MIPI_RX3_Y2_ADR             ( (SIPP_MIPI_RX3_BASE_ADR + 0x020) )
#define SIPP_MIPI_RX3_Y3_ADR             ( (SIPP_MIPI_RX3_BASE_ADR + 0x024) )
#define SIPP_MIPI_RX3_SEL01_ADR          ( (SIPP_MIPI_RX3_BASE_ADR + 0x028) )
#define SIPP_MIPI_RX3_SEL23_ADR          ( (SIPP_MIPI_RX3_BASE_ADR + 0x02c) )
#define SIPP_MIPI_RX3_MASK0_ADR          ( (SIPP_MIPI_RX3_BASE_ADR + 0x030) )
#define SIPP_MIPI_RX3_MASK1_ADR          ( (SIPP_MIPI_RX3_BASE_ADR + 0x034) )
#define SIPP_MIPI_RX3_MASK2_ADR          ( (SIPP_MIPI_RX3_BASE_ADR + 0x038) )
#define SIPP_MIPI_RX3_MASK3_ADR          ( (SIPP_MIPI_RX3_BASE_ADR + 0x03c) )
#define SIPP_MIPI_RX3_BLACK01_ADR        ( (SIPP_MIPI_RX3_BASE_ADR + 0x040) )
#define SIPP_MIPI_RX3_BLACK23_ADR        ( (SIPP_MIPI_RX3_BASE_ADR + 0x044) )
#define SIPP_MIPI_RX3_VBP_ADR            ( (SIPP_MIPI_RX3_BASE_ADR + 0x048) )
#define SIPP_MIPI_TX0_FRM_DIM_ADR                  ( (SIPP_MIPI_TX0_BASE_ADR + 0x000) )
#define SIPP_MIPI_TX0_CFG_ADR                      ( (SIPP_MIPI_TX0_BASE_ADR + 0x004) )
#define SIPP_MIPI_TX0_LINE_COUNT_ADR               ( (SIPP_MIPI_TX0_BASE_ADR + 0x008) )
#define SIPP_MIPI_TX0_LINE_COMP_ADR                ( (SIPP_MIPI_TX0_BASE_ADR + 0x00c) )
#define SIPP_MIPI_TX0_VSTATUS_ADR                  ( (SIPP_MIPI_TX0_BASE_ADR + 0x010) )
#define SIPP_MIPI_TX0_VCOMP_ADR                    ( (SIPP_MIPI_TX0_BASE_ADR + 0x014) )
#define SIPP_MIPI_TX0_HSYNC_WIDTH_ADR              ( (SIPP_MIPI_TX0_BASE_ADR + 0x018) )
#define SIPP_MIPI_TX0_H_BACKPORCH_ADR              ( (SIPP_MIPI_TX0_BASE_ADR + 0x01c) )
#define SIPP_MIPI_TX0_H_ACTIVEWIDTH_ADR            ( (SIPP_MIPI_TX0_BASE_ADR + 0x020) )
#define SIPP_MIPI_TX0_H_FRONTPORCH_ADR             ( (SIPP_MIPI_TX0_BASE_ADR + 0x024) )
#define SIPP_MIPI_TX0_VSYNC_WIDTH_ADR              ( (SIPP_MIPI_TX0_BASE_ADR + 0x028) )
#define SIPP_MIPI_TX0_V_BACKPORCH_ADR              ( (SIPP_MIPI_TX0_BASE_ADR + 0x02c) )
#define SIPP_MIPI_TX0_V_ACTIVEHEIGHT_ADR           ( (SIPP_MIPI_TX0_BASE_ADR + 0x030) )
#define SIPP_MIPI_TX0_V_FRONTPORCH_ADR             ( (SIPP_MIPI_TX0_BASE_ADR + 0x034) )
#define SIPP_MIPI_TX0_VSYNC_START_OFFSET_ADR       ( (SIPP_MIPI_TX0_BASE_ADR + 0x038) )
#define SIPP_MIPI_TX0_VSYNC_END_OFFSET_ADR         ( (SIPP_MIPI_TX0_BASE_ADR + 0x03c) )
#define SIPP_MIPI_TX0_VSYNC_WIDTH_EVEN_ADR         ( (SIPP_MIPI_TX0_BASE_ADR + 0x040) )
#define SIPP_MIPI_TX0_V_BACKPORCH_EVEN_ADR         ( (SIPP_MIPI_TX0_BASE_ADR + 0x044) )
#define SIPP_MIPI_TX0_V_ACTIVEHEIGHT_EVEN_ADR      ( (SIPP_MIPI_TX0_BASE_ADR + 0x048) )
#define SIPP_MIPI_TX0_V_FRONTPORCH_EVEN_ADR        ( (SIPP_MIPI_TX0_BASE_ADR + 0x04c) )
#define SIPP_MIPI_TX0_VSYNC_START_OFFSET_EVEN_ADR  ( (SIPP_MIPI_TX0_BASE_ADR + 0x050) )
#define SIPP_MIPI_TX0_VSYNC_END_OFFSET_EVEN_ADR    ( (SIPP_MIPI_TX0_BASE_ADR + 0x054) )
#define SIPP_MIPI_TX0_TIMING_GEN_TRIG_ADR          ( (SIPP_MIPI_TX0_BASE_ADR + 0x058) )
#define SIPP_MIPI_TX1_FRM_DIM_ADR                  ( (SIPP_MIPI_TX1_BASE_ADR + 0x000) )
#define SIPP_MIPI_TX1_CFG_ADR                      ( (SIPP_MIPI_TX1_BASE_ADR + 0x004) )
#define SIPP_MIPI_TX1_LINE_COUNT_ADR               ( (SIPP_MIPI_TX1_BASE_ADR + 0x008) )
#define SIPP_MIPI_TX1_LINE_COMP_ADR                ( (SIPP_MIPI_TX1_BASE_ADR + 0x00c) )
#define SIPP_MIPI_TX1_VSTATUS_ADR                  ( (SIPP_MIPI_TX1_BASE_ADR + 0x010) )
#define SIPP_MIPI_TX1_VCOMP_ADR                    ( (SIPP_MIPI_TX1_BASE_ADR + 0x014) )
#define SIPP_MIPI_TX1_HSYNC_WIDTH_ADR              ( (SIPP_MIPI_TX1_BASE_ADR + 0x018) )
#define SIPP_MIPI_TX1_H_BACKPORCH_ADR              ( (SIPP_MIPI_TX1_BASE_ADR + 0x01c) )
#define SIPP_MIPI_TX1_H_ACTIVEWIDTH_ADR            ( (SIPP_MIPI_TX1_BASE_ADR + 0x020) )
#define SIPP_MIPI_TX1_H_FRONTPORCH_ADR             ( (SIPP_MIPI_TX1_BASE_ADR + 0x024) )
#define SIPP_MIPI_TX1_VSYNC_WIDTH_ADR              ( (SIPP_MIPI_TX1_BASE_ADR + 0x028) )
#define SIPP_MIPI_TX1_V_BACKPORCH_ADR              ( (SIPP_MIPI_TX1_BASE_ADR + 0x02c) )
#define SIPP_MIPI_TX1_V_ACTIVEHEIGHT_ADR           ( (SIPP_MIPI_TX1_BASE_ADR + 0x030) )
#define SIPP_MIPI_TX1_V_FRONTPORCH_ADR             ( (SIPP_MIPI_TX1_BASE_ADR + 0x034) )
#define SIPP_MIPI_TX1_VSYNC_START_OFFSET_ADR       ( (SIPP_MIPI_TX1_BASE_ADR + 0x038) )
#define SIPP_MIPI_TX1_VSYNC_END_OFFSET_ADR         ( (SIPP_MIPI_TX1_BASE_ADR + 0x03c) )
#define SIPP_MIPI_TX1_VSYNC_WIDTH_EVEN_ADR         ( (SIPP_MIPI_TX1_BASE_ADR + 0x040) )
#define SIPP_MIPI_TX1_V_BACKPORCH_EVEN_ADR         ( (SIPP_MIPI_TX1_BASE_ADR + 0x044) )
#define SIPP_MIPI_TX1_V_ACTIVEHEIGHT_EVEN_ADR      ( (SIPP_MIPI_TX1_BASE_ADR + 0x048) )
#define SIPP_MIPI_TX1_V_FRONTPORCH_EVEN_ADR        ( (SIPP_MIPI_TX1_BASE_ADR + 0x04c) )
#define SIPP_MIPI_TX1_VSYNC_START_OFFSET_EVEN_ADR  ( (SIPP_MIPI_TX1_BASE_ADR + 0x050) )
#define SIPP_MIPI_TX1_VSYNC_END_OFFSET_EVEN_ADR    ( (SIPP_MIPI_TX1_BASE_ADR + 0x054) )
#define SIPP_MIPI_TX1_TIMING_GEN_TRIG_ADR          ( (SIPP_MIPI_TX1_BASE_ADR + 0x058) )
#define SIPP_CC_FRM_DIM_ADR              ( (SIPP_CC_BASE_ADR + 0x000) )
#define SIPP_CC_CFG_ADR                  ( (SIPP_CC_BASE_ADR + 0x004) )
#define SIPP_CC_KRGB0_ADR                ( (SIPP_CC_BASE_ADR + 0x008) )
#define SIPP_CC_KRGB1_ADR                ( (SIPP_CC_BASE_ADR + 0x00c) )
#define SIPP_CC_CCM10_ADR                ( (SIPP_CC_BASE_ADR + 0x010) )
#define SIPP_CC_CCM32_ADR                ( (SIPP_CC_BASE_ADR + 0x014) )
#define SIPP_CC_CCM54_ADR                ( (SIPP_CC_BASE_ADR + 0x018) )
#define SIPP_CC_CCM76_ADR                ( (SIPP_CC_BASE_ADR + 0x01c) )
#define SIPP_CC_CCM8_ADR                 ( (SIPP_CC_BASE_ADR + 0x020) )
#define SIPP_LSC_FRM_DIM_ADR             ( (SIPP_LSC_BASE_ADR + 0x000) )
#define SIPP_LSC_FRACTION_ADR            ( (SIPP_LSC_BASE_ADR + 0x004) )
#define SIPP_LSC_GM_DIM_ADR              ( (SIPP_LSC_BASE_ADR + 0x008) )
#define SIPP_LSC_CFG_ADR                 ( (SIPP_LSC_BASE_ADR + 0x00c) )
#define SIPP_LSC_FRM_DIM_SHADOW_ADR      ( (SIPP_LSC_SHADOW_ADR + 0x000) )
#define SIPP_LSC_FRACTION_SHADOW_ADR     ( (SIPP_LSC_SHADOW_ADR + 0x004) )
#define SIPP_LSC_GM_DIM_SHADOW_ADR       ( (SIPP_LSC_SHADOW_ADR + 0x008) )
#define SIPP_LSC_CFG_SHADOW_ADR          ( (SIPP_LSC_SHADOW_ADR + 0x00c) )
#define SIPP_RAW_FRM_DIM_ADR              ( (SIPP_RAW_BASE_ADR + 0x000) )
#define SIPP_STATS_FRM_DIM_ADR            ( (SIPP_RAW_BASE_ADR + 0x004) )
#define SIPP_RAW_CFG_ADR                  ( (SIPP_RAW_BASE_ADR + 0x008) )
#define SIPP_GRGB_PLATO_ADR               ( (SIPP_RAW_BASE_ADR + 0x00c) )
#define SIPP_GRGB_SLOPE_ADR               ( (SIPP_RAW_BASE_ADR + 0x010) )
#define SIPP_BAD_PIXEL_CFG_ADR            ( (SIPP_RAW_BASE_ADR + 0x014) )
#define SIPP_GAIN_SATURATE_0_ADR          ( (SIPP_RAW_BASE_ADR + 0x018) )
#define SIPP_GAIN_SATURATE_1_ADR          ( (SIPP_RAW_BASE_ADR + 0x01c) )
#define SIPP_GAIN_SATURATE_2_ADR          ( (SIPP_RAW_BASE_ADR + 0x020) )
#define SIPP_GAIN_SATURATE_3_ADR          ( (SIPP_RAW_BASE_ADR + 0x024) )
#define SIPP_STATS_PATCH_CFG_ADR          ( (SIPP_RAW_BASE_ADR + 0x028) )
#define SIPP_STATS_PATCH_START_ADR        ( (SIPP_RAW_BASE_ADR + 0x02c) )
#define SIPP_STATS_PATCH_SKIP_ADR         ( (SIPP_RAW_BASE_ADR + 0x030) )
#define SIPP_RAW_STATS_PLANES_ADR         ( (SIPP_RAW_BASE_ADR + 0x034) )
#define SIPP_RAW_FRM_DIM_SHADOW_ADR        ( (SIPP_RAW_SHADOW_ADR + 0x000) )
#define SIPP_STATS_FRM_DIM_SHADOW_ADR      ( (SIPP_RAW_SHADOW_ADR + 0x004) )
#define SIPP_RAW_CFG_SHADOW_ADR            ( (SIPP_RAW_SHADOW_ADR + 0x008) )
#define SIPP_GRGB_PLATO_SHADOW_ADR         ( (SIPP_RAW_SHADOW_ADR + 0x00c) )
#define SIPP_GRGB_SLOPE_SHADOW_ADR         ( (SIPP_RAW_SHADOW_ADR + 0x010) )
#define SIPP_BAD_PIXEL_CFG_SHADOW_ADR      ( (SIPP_RAW_SHADOW_ADR + 0x014) )
#define SIPP_GAIN_SATURATE_0_SHADOW_ADR    ( (SIPP_RAW_SHADOW_ADR + 0x018) )
#define SIPP_GAIN_SATURATE_1_SHADOW_ADR    ( (SIPP_RAW_SHADOW_ADR + 0x01c) )
#define SIPP_GAIN_SATURATE_2_SHADOW_ADR    ( (SIPP_RAW_SHADOW_ADR + 0x020) )
#define SIPP_GAIN_SATURATE_3_SHADOW_ADR    ( (SIPP_RAW_SHADOW_ADR + 0x024) )
#define SIPP_STATS_PATCH_CFG_SHADOW_ADR    ( (SIPP_RAW_SHADOW_ADR + 0x028) )
#define SIPP_STATS_PATCH_START_SHADOW_ADR  ( (SIPP_RAW_SHADOW_ADR + 0x02c) )
#define SIPP_STATS_PATCH_SKIP_SHADOW_ADR   ( (SIPP_RAW_SHADOW_ADR + 0x030) )
#define SIPP_RAW_STATS_PLANES_SHADOW_ADR   ( (SIPP_RAW_SHADOW_ADR + 0x034) )
#define SIPP_DBYR_FRM_DIM_ADR            ( (SIPP_DBYR_BASE_ADR + 0x000) )
#define SIPP_DBYR_CFG_ADR                ( (SIPP_DBYR_BASE_ADR + 0x004) )
#define SIPP_DBYR_THRES_ADR              ( (SIPP_DBYR_BASE_ADR + 0x008) )
#define SIPP_DBYR_DEWORM_ADR             ( (SIPP_DBYR_BASE_ADR + 0x010) )
#define SIPP_DBYR_FRM_DIM_SHADOW_ADR     ( (SIPP_DBYR_SHADOW_ADR + 0x000) )
#define SIPP_DBYR_CFG_SHADOW_ADR         ( (SIPP_DBYR_SHADOW_ADR + 0x004) )
#define SIPP_DBYR_THRES_SHADOW_ADR       ( (SIPP_DBYR_SHADOW_ADR + 0x008) )
#define SIPP_DBYR_DEWORM_SHADOW_ADR      ( (SIPP_DBYR_SHADOW_ADR + 0x010) )
#define SIPP_CHROMA_FRM_DIM_ADR          ( (SIPP_CHROMA_BASE_ADR + 0x000) )
#define SIPP_CHROMA_CFG_ADR              ( (SIPP_CHROMA_BASE_ADR + 0x004) )
#define SIPP_CHROMA_THRESH_ADR           ( (SIPP_CHROMA_BASE_ADR + 0x008) )
#define SIPP_CHROMA_THRESH2_ADR          ( (SIPP_CHROMA_BASE_ADR + 0x00c) )
#define SIPP_CHROMA_FRM_DIM_SHADOW_ADR   ( (SIPP_CHROMA_SHADOW_ADR + 0x000) )
#define SIPP_CHROMA_CFG_SHADOW_ADR       ( (SIPP_CHROMA_SHADOW_ADR + 0x004) )
#define SIPP_CHROMA_THRESH_SHADOW_ADR    ( (SIPP_CHROMA_SHADOW_ADR + 0x008) )
#define SIPP_CHROMA_THRESH2_SHADOW_ADR   ( (SIPP_CHROMA_SHADOW_ADR + 0x00c) )
#define SIPP_LUMA_FRM_DIM_ADR            ( (SIPP_LUMA_BASE_ADR + 0x000) )
#define SIPP_LUMA_CFG_ADR                ( (SIPP_LUMA_BASE_ADR + 0x004) )
#define SIPP_LUMA_LUT0700_ADR            ( (SIPP_LUMA_BASE_ADR + 0x008) )
#define SIPP_LUMA_LUT1508_ADR            ( (SIPP_LUMA_BASE_ADR + 0x00c) )
#define SIPP_LUMA_LUT2316_ADR            ( (SIPP_LUMA_BASE_ADR + 0x010) )
#define SIPP_LUMA_LUT3124_ADR            ( (SIPP_LUMA_BASE_ADR + 0x014) )
#define SIPP_LUMA_F2LUT_ADR              ( (SIPP_LUMA_BASE_ADR + 0x018) )
#define SIPP_LUMA_FRM_DIM_SHADOW_ADR     ( (SIPP_LUMA_SHADOW_ADR + 0x000) )
#define SIPP_LUMA_CFG_SHADOW_ADR         ( (SIPP_LUMA_SHADOW_ADR + 0x004) )
#define SIPP_LUMA_LUT0700_SHADOW_ADR     ( (SIPP_LUMA_SHADOW_ADR + 0x008) )
#define SIPP_LUMA_LUT1508_SHADOW_ADR     ( (SIPP_LUMA_SHADOW_ADR + 0x00c) )
#define SIPP_LUMA_LUT2316_SHADOW_ADR     ( (SIPP_LUMA_SHADOW_ADR + 0x010) )
#define SIPP_LUMA_LUT3124_SHADOW_ADR     ( (SIPP_LUMA_SHADOW_ADR + 0x014) )
#define SIPP_LUMA_F2LUT_SHADOW_ADR       ( (SIPP_LUMA_SHADOW_ADR + 0x018) )
#define SIPP_MED_FRM_DIM_ADR             ( (SIPP_MED_BASE_ADR + 0x000) )
#define SIPP_MED_CFG_ADR                 ( (SIPP_MED_BASE_ADR + 0x004) )
#define SIPP_SHARPEN_FRM_DIM_ADR         ( (SIPP_SHARPEN_BASE_ADR + 0x000) )
#define SIPP_SHARPEN_CFG_ADR             ( (SIPP_SHARPEN_BASE_ADR + 0x004) )
#define SIPP_SHARPEN_STREN_ADR           ( (SIPP_SHARPEN_BASE_ADR + 0x008) )
#define SIPP_SHARPEN_CLIP_ADR            ( (SIPP_SHARPEN_BASE_ADR + 0x00c) )
#define SIPP_SHARPEN_LIMIT_ADR           ( (SIPP_SHARPEN_BASE_ADR + 0x010) )
#define SIPP_SHARPEN_RANGETOP_1_0_ADR    ( (SIPP_SHARPEN_BASE_ADR + 0x014) )
#define SIPP_SHARPEN_RANGETOP_3_2_ADR    ( (SIPP_SHARPEN_BASE_ADR + 0x018) )
#define SIPP_SHARPEN_GAUSIAN_1_0_ADR     ( (SIPP_SHARPEN_BASE_ADR + 0x01c) )
#define SIPP_SHARPEN_GAUSIAN_3_2_ADR     ( (SIPP_SHARPEN_BASE_ADR + 0x020) )
#define SIPP_LUT_FRM_DIM_ADR             ( (SIPP_LUT_BASE_ADR + 0x000) )
#define SIPP_LUT_CFG_ADR                 ( (SIPP_LUT_BASE_ADR + 0x004) )
#define SIPP_LUT_SIZES7_0_ADR            ( (SIPP_LUT_BASE_ADR + 0x008) )
#define SIPP_LUT_SIZES15_8_ADR           ( (SIPP_LUT_BASE_ADR + 0x00C) )
#define SIPP_LUT_APB_ACCESS_ADR          ( (SIPP_LUT_BASE_ADR + 0x010) )
#define SIPP_LUT_APB_RDATA_ADR           ( (SIPP_LUT_BASE_ADR + 0x014) )
#define SIPP_LUT_RAM_CTRL_ADR            ( (SIPP_LUT_BASE_ADR + 0x018) )
#define SIPP_EDGE_OP_FRM_DIM_ADR         ( (SIPP_EDGE_OP_BASE_ADR + 0x000) )
#define SIPP_EDGE_OP_CFG_ADR             ( (SIPP_EDGE_OP_BASE_ADR + 0x004) )
#define SIPP_EDGE_OP_XCOEFF_ADR          ( (SIPP_EDGE_OP_BASE_ADR + 0x008) )
#define SIPP_EDGE_OP_YCOEFF_ADR          ( (SIPP_EDGE_OP_BASE_ADR + 0x00c) )
#define SIPP_CONV_FRM_DIM_ADR            ( (SIPP_CONV_BASE_ADR + 0x000) )
#define SIPP_CONV_CFG_ADR                ( (SIPP_CONV_BASE_ADR + 0x004) )
#define SIPP_CONV_ACCUM_ADR              ( (SIPP_CONV_BASE_ADR + 0x008) )
#define SIPP_CONV_ACCUM_CNT_ADR          ( (SIPP_CONV_BASE_ADR + 0x00c) )
#define SIPP_CONV_COEFF_01_00_ADR        ( (SIPP_CONV_BASE_ADR + 0x010) )
#define SIPP_CONV_COEFF_03_02_ADR        ( (SIPP_CONV_BASE_ADR + 0x014) )
#define SIPP_CONV_COEFF_04_ADR           ( (SIPP_CONV_BASE_ADR + 0x018) )
#define SIPP_CONV_COEFF_11_10_ADR        ( (SIPP_CONV_BASE_ADR + 0x01c) )
#define SIPP_CONV_COEFF_13_12_ADR        ( (SIPP_CONV_BASE_ADR + 0x020) )
#define SIPP_CONV_COEFF_14_ADR           ( (SIPP_CONV_BASE_ADR + 0x024) )
#define SIPP_CONV_COEFF_21_20_ADR        ( (SIPP_CONV_BASE_ADR + 0x028) )
#define SIPP_CONV_COEFF_23_22_ADR        ( (SIPP_CONV_BASE_ADR + 0x02c) )
#define SIPP_CONV_COEFF_24_ADR           ( (SIPP_CONV_BASE_ADR + 0x030) )
#define SIPP_CONV_COEFF_31_30_ADR        ( (SIPP_CONV_BASE_ADR + 0x034) )
#define SIPP_CONV_COEFF_33_32_ADR        ( (SIPP_CONV_BASE_ADR + 0x038) )
#define SIPP_CONV_COEFF_34_ADR           ( (SIPP_CONV_BASE_ADR + 0x03c) )
#define SIPP_CONV_COEFF_41_40_ADR        ( (SIPP_CONV_BASE_ADR + 0x040) )
#define SIPP_CONV_COEFF_43_42_ADR        ( (SIPP_CONV_BASE_ADR + 0x044) )
#define SIPP_CONV_COEFF_44_ADR           ( (SIPP_CONV_BASE_ADR + 0x048) )
#define SIPP_HARRIS_FRM_DIM_ADR          ( (SIPP_HARRIS_BASE_ADR + 0x000) )
#define SIPP_HARRIS_CFG_ADR              ( (SIPP_HARRIS_BASE_ADR + 0x004) )
#define SIPP_HARRIS_K_ADR                ( (SIPP_HARRIS_BASE_ADR + 0x008) )
#define SIPP_DBYR_PPM_FRM_DIM_ADR        ( (SIPP_DBYR_PPM_BASE_ADR + 0x000) )
#define SIPP_DBYR_PPM_CFG_ADR            ( (SIPP_DBYR_PPM_BASE_ADR + 0x004) )
#define SIPP_UPFIRDN_FRM_IN_DIM_ADR      ( (SIPP_UPFIRDN_BASE_ADR + 0x000) )
#define SIPP_UPFIRDN_FRM_OUT_DIM_ADR     ( (SIPP_UPFIRDN_BASE_ADR + 0x004) )
#define SIPP_UPFIRDN_CFG_ADR             ( (SIPP_UPFIRDN_BASE_ADR + 0x008) )
#define SIPP_UPFIRDN_VCOEFF_P0_1_0_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x010) )
#define SIPP_UPFIRDN_VCOEFF_P0_3_2_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x014) )
#define SIPP_UPFIRDN_VCOEFF_P0_5_4_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x018) )
#define SIPP_UPFIRDN_VCOEFF_P0_7_6_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x01c) )
#define SIPP_UPFIRDN_VCOEFF_P1_1_0_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x020) )
#define SIPP_UPFIRDN_VCOEFF_P1_3_2_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x024) )
#define SIPP_UPFIRDN_VCOEFF_P1_5_4_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x028) )
#define SIPP_UPFIRDN_VCOEFF_P1_7_6_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x02c) )
#define SIPP_UPFIRDN_VCOEFF_P2_1_0_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x030) )
#define SIPP_UPFIRDN_VCOEFF_P2_3_2_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x034) )
#define SIPP_UPFIRDN_VCOEFF_P2_5_4_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x038) )
#define SIPP_UPFIRDN_VCOEFF_P2_7_6_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x03c) )
#define SIPP_UPFIRDN_VCOEFF_P3_1_0_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x040) )
#define SIPP_UPFIRDN_VCOEFF_P3_3_2_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x044) )
#define SIPP_UPFIRDN_VCOEFF_P3_5_4_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x048) )
#define SIPP_UPFIRDN_VCOEFF_P3_7_6_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x04c) )
#define SIPP_UPFIRDN_VCOEFF_P4_1_0_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x050) )
#define SIPP_UPFIRDN_VCOEFF_P4_3_2_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x054) )
#define SIPP_UPFIRDN_VCOEFF_P4_5_4_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x058) )
#define SIPP_UPFIRDN_VCOEFF_P4_7_6_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x05c) )
#define SIPP_UPFIRDN_VCOEFF_P5_1_0_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x060) )
#define SIPP_UPFIRDN_VCOEFF_P5_3_2_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x064) )
#define SIPP_UPFIRDN_VCOEFF_P5_5_4_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x068) )
#define SIPP_UPFIRDN_VCOEFF_P5_7_6_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x06c) )
#define SIPP_UPFIRDN_VCOEFF_P6_1_0_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x070) )
#define SIPP_UPFIRDN_VCOEFF_P6_3_2_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x074) )
#define SIPP_UPFIRDN_VCOEFF_P6_5_4_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x078) )
#define SIPP_UPFIRDN_VCOEFF_P6_7_6_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x07c) )
#define SIPP_UPFIRDN_VCOEFF_P7_1_0_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x080) )
#define SIPP_UPFIRDN_VCOEFF_P7_3_2_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x084) )
#define SIPP_UPFIRDN_VCOEFF_P7_5_4_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x088) )
#define SIPP_UPFIRDN_VCOEFF_P7_7_6_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x08c) )
#define SIPP_UPFIRDN_VCOEFF_P8_1_0_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x090) )
#define SIPP_UPFIRDN_VCOEFF_P8_3_2_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x094) )
#define SIPP_UPFIRDN_VCOEFF_P8_5_4_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x098) )
#define SIPP_UPFIRDN_VCOEFF_P8_7_6_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x09c) )
#define SIPP_UPFIRDN_VCOEFF_P9_1_0_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x0a0) )
#define SIPP_UPFIRDN_VCOEFF_P9_3_2_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x0a4) )
#define SIPP_UPFIRDN_VCOEFF_P9_5_4_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x0a8) )
#define SIPP_UPFIRDN_VCOEFF_P9_7_6_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x0ac) )
#define SIPP_UPFIRDN_VCOEFF_P10_1_0_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x0b0) )
#define SIPP_UPFIRDN_VCOEFF_P10_3_2_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x0b4) )
#define SIPP_UPFIRDN_VCOEFF_P10_5_4_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x0b8) )
#define SIPP_UPFIRDN_VCOEFF_P10_7_6_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x0bc) )
#define SIPP_UPFIRDN_VCOEFF_P11_1_0_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x0c0) )
#define SIPP_UPFIRDN_VCOEFF_P11_3_2_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x0c4) )
#define SIPP_UPFIRDN_VCOEFF_P11_5_4_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x0c8) )
#define SIPP_UPFIRDN_VCOEFF_P11_7_6_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x0cc) )
#define SIPP_UPFIRDN_VCOEFF_P12_1_0_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x0d0) )
#define SIPP_UPFIRDN_VCOEFF_P12_3_2_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x0d4) )
#define SIPP_UPFIRDN_VCOEFF_P12_5_4_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x0d8) )
#define SIPP_UPFIRDN_VCOEFF_P12_7_6_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x0dc) )
#define SIPP_UPFIRDN_VCOEFF_P13_1_0_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x0e0) )
#define SIPP_UPFIRDN_VCOEFF_P13_3_2_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x0e4) )
#define SIPP_UPFIRDN_VCOEFF_P13_5_4_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x0e8) )
#define SIPP_UPFIRDN_VCOEFF_P13_7_6_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x0ec) )
#define SIPP_UPFIRDN_VCOEFF_P14_1_0_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x0f0) )
#define SIPP_UPFIRDN_VCOEFF_P14_3_2_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x0f4) )
#define SIPP_UPFIRDN_VCOEFF_P14_5_4_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x0f8) )
#define SIPP_UPFIRDN_VCOEFF_P14_7_6_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x0fc) )
#define SIPP_UPFIRDN_VCOEFF_P15_1_0_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x100) )
#define SIPP_UPFIRDN_VCOEFF_P15_3_2_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x104) )
#define SIPP_UPFIRDN_VCOEFF_P15_5_4_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x108) )
#define SIPP_UPFIRDN_VCOEFF_P15_7_6_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x10c) )
#define SIPP_UPFIRDN_HCOEFF_P0_1_0_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x110) )
#define SIPP_UPFIRDN_HCOEFF_P0_3_2_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x114) )
#define SIPP_UPFIRDN_HCOEFF_P0_5_4_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x118) )
#define SIPP_UPFIRDN_HCOEFF_P0_7_6_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x11c) )
#define SIPP_UPFIRDN_HCOEFF_P1_1_0_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x120) )
#define SIPP_UPFIRDN_HCOEFF_P1_3_2_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x124) )
#define SIPP_UPFIRDN_HCOEFF_P1_5_4_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x128) )
#define SIPP_UPFIRDN_HCOEFF_P1_7_6_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x12c) )
#define SIPP_UPFIRDN_HCOEFF_P2_1_0_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x130) )
#define SIPP_UPFIRDN_HCOEFF_P2_3_2_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x134) )
#define SIPP_UPFIRDN_HCOEFF_P2_5_4_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x138) )
#define SIPP_UPFIRDN_HCOEFF_P2_7_6_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x13c) )
#define SIPP_UPFIRDN_HCOEFF_P3_1_0_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x140) )
#define SIPP_UPFIRDN_HCOEFF_P3_3_2_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x144) )
#define SIPP_UPFIRDN_HCOEFF_P3_5_4_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x148) )
#define SIPP_UPFIRDN_HCOEFF_P3_7_6_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x14c) )
#define SIPP_UPFIRDN_HCOEFF_P4_1_0_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x150) )
#define SIPP_UPFIRDN_HCOEFF_P4_3_2_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x154) )
#define SIPP_UPFIRDN_HCOEFF_P4_5_4_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x158) )
#define SIPP_UPFIRDN_HCOEFF_P4_7_6_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x15c) )
#define SIPP_UPFIRDN_HCOEFF_P5_1_0_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x160) )
#define SIPP_UPFIRDN_HCOEFF_P5_3_2_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x164) )
#define SIPP_UPFIRDN_HCOEFF_P5_5_4_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x168) )
#define SIPP_UPFIRDN_HCOEFF_P5_7_6_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x16c) )
#define SIPP_UPFIRDN_HCOEFF_P6_1_0_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x170) )
#define SIPP_UPFIRDN_HCOEFF_P6_3_2_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x174) )
#define SIPP_UPFIRDN_HCOEFF_P6_5_4_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x178) )
#define SIPP_UPFIRDN_HCOEFF_P6_7_6_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x17c) )
#define SIPP_UPFIRDN_HCOEFF_P7_1_0_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x180) )
#define SIPP_UPFIRDN_HCOEFF_P7_3_2_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x184) )
#define SIPP_UPFIRDN_HCOEFF_P7_5_4_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x188) )
#define SIPP_UPFIRDN_HCOEFF_P7_7_6_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x18c) )
#define SIPP_UPFIRDN_HCOEFF_P8_1_0_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x190) )
#define SIPP_UPFIRDN_HCOEFF_P8_3_2_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x194) )
#define SIPP_UPFIRDN_HCOEFF_P8_5_4_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x198) )
#define SIPP_UPFIRDN_HCOEFF_P8_7_6_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x19c) )
#define SIPP_UPFIRDN_HCOEFF_P9_1_0_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x1a0) )
#define SIPP_UPFIRDN_HCOEFF_P9_3_2_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x1a4) )
#define SIPP_UPFIRDN_HCOEFF_P9_5_4_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x1a8) )
#define SIPP_UPFIRDN_HCOEFF_P9_7_6_ADR   ( (SIPP_UPFIRDN_BASE_ADR + 0x1ac) )
#define SIPP_UPFIRDN_HCOEFF_P10_1_0_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x1b0) )
#define SIPP_UPFIRDN_HCOEFF_P10_3_2_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x1b4) )
#define SIPP_UPFIRDN_HCOEFF_P10_5_4_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x1b8) )
#define SIPP_UPFIRDN_HCOEFF_P10_7_6_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x1bc) )
#define SIPP_UPFIRDN_HCOEFF_P11_1_0_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x1c0) )
#define SIPP_UPFIRDN_HCOEFF_P11_3_2_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x1c4) )
#define SIPP_UPFIRDN_HCOEFF_P11_5_4_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x1c8) )
#define SIPP_UPFIRDN_HCOEFF_P11_7_6_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x1cc) )
#define SIPP_UPFIRDN_HCOEFF_P12_1_0_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x1d0) )
#define SIPP_UPFIRDN_HCOEFF_P12_3_2_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x1d4) )
#define SIPP_UPFIRDN_HCOEFF_P12_5_4_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x1d8) )
#define SIPP_UPFIRDN_HCOEFF_P12_7_6_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x1dc) )
#define SIPP_UPFIRDN_HCOEFF_P13_1_0_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x1e0) )
#define SIPP_UPFIRDN_HCOEFF_P13_3_2_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x1e4) )
#define SIPP_UPFIRDN_HCOEFF_P13_5_4_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x1e8) )
#define SIPP_UPFIRDN_HCOEFF_P13_7_6_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x1ec) )
#define SIPP_UPFIRDN_HCOEFF_P14_1_0_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x1f0) )
#define SIPP_UPFIRDN_HCOEFF_P14_3_2_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x1f4) )
#define SIPP_UPFIRDN_HCOEFF_P14_5_4_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x1f8) )
#define SIPP_UPFIRDN_HCOEFF_P14_7_6_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x1fc) )
#define SIPP_UPFIRDN_HCOEFF_P15_1_0_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x200) )
#define SIPP_UPFIRDN_HCOEFF_P15_3_2_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x204) )
#define SIPP_UPFIRDN_HCOEFF_P15_5_4_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x208) )
#define SIPP_UPFIRDN_HCOEFF_P15_7_6_ADR  ( (SIPP_UPFIRDN_BASE_ADR + 0x20c) )
#define SIPP_MED_FRM_DIM_SHADOW_ADR             ( (SIPP_MED_SHADOW_ADR + 0x000) )
#define SIPP_MED_CFG_SHADOW_ADR                 ( (SIPP_MED_SHADOW_ADR + 0x004) )
#define SIPP_SHARPEN_FRM_DIM_SHADOW_ADR         ( (SIPP_SHARPEN_SHADOW_ADR + 0x000) )
#define SIPP_SHARPEN_CFG_SHADOW_ADR             ( (SIPP_SHARPEN_SHADOW_ADR + 0x004) )
#define SIPP_SHARPEN_STREN_SHADOW_ADR           ( (SIPP_SHARPEN_SHADOW_ADR + 0x008) )
#define SIPP_SHARPEN_CLIP_SHADOW_ADR            ( (SIPP_SHARPEN_SHADOW_ADR + 0x00c) )
#define SIPP_SHARPEN_LIMIT_SHADOW_ADR           ( (SIPP_SHARPEN_SHADOW_ADR + 0x010) )
#define SIPP_SHARPEN_RANGETOP_1_0_SHADOW_ADR    ( (SIPP_SHARPEN_SHADOW_ADR + 0x014) )
#define SIPP_SHARPEN_RANGETOP_3_2_SHADOW_ADR    ( (SIPP_SHARPEN_SHADOW_ADR + 0x018) )
#define SIPP_SHARPEN_GAUSIAN_1_0_SHADOW_ADR     ( (SIPP_SHARPEN_SHADOW_ADR + 0x01c) )
#define SIPP_SHARPEN_GAUSIAN_3_2_SHADOW_ADR     ( (SIPP_SHARPEN_SHADOW_ADR + 0x020) )
#define SIPP_LUT_FRM_DIM_SHADOW_ADR             ( (SIPP_LUT_SHADOW_ADR + 0x000) )
#define SIPP_LUT_CFG_SHADOW_ADR                 ( (SIPP_LUT_SHADOW_ADR + 0x004) )
#define SIPP_LUT_SIZES7_0_SHADOW_ADR            ( (SIPP_LUT_SHADOW_ADR + 0x008) )
#define SIPP_LUT_SIZES15_8_SHADOW_ADR           ( (SIPP_LUT_SHADOW_ADR + 0x00C) )
#define SIPP_EDGE_OP_FRM_DIM_SHADOW_ADR         ( (SIPP_EDGE_OP_SHADOW_ADR + 0x000) )
#define SIPP_EDGE_OP_CFG_SHADOW_ADR             ( (SIPP_EDGE_OP_SHADOW_ADR + 0x004) )
#define SIPP_EDGE_OP_XCOEFF_SHADOW_ADR          ( (SIPP_EDGE_OP_SHADOW_ADR + 0x008) )
#define SIPP_EDGE_OP_YCOEFF_SHADOW_ADR          ( (SIPP_EDGE_OP_SHADOW_ADR + 0x00c) )
#define SIPP_CONV_FRM_DIM_SHADOW_ADR            ( (SIPP_CONV_SHADOW_ADR + 0x000) )
#define SIPP_CONV_CFG_SHADOW_ADR                ( (SIPP_CONV_SHADOW_ADR + 0x004) )
#define SIPP_CONV_ACCUM_SHADOW_ADR              ( (SIPP_CONV_SHADOW_ADR + 0x008) )
#define SIPP_CONV_ACCUM_CNT_SHADOW_ADR          ( (SIPP_CONV_SHADOW_ADR + 0x00c) )
#define SIPP_CONV_COEFF_01_00_SHADOW_ADR        ( (SIPP_CONV_SHADOW_ADR + 0x010) )
#define SIPP_CONV_COEFF_03_02_SHADOW_ADR        ( (SIPP_CONV_SHADOW_ADR + 0x014) )
#define SIPP_CONV_COEFF_04_SHADOW_ADR           ( (SIPP_CONV_SHADOW_ADR + 0x018) )
#define SIPP_CONV_COEFF_11_10_SHADOW_ADR        ( (SIPP_CONV_SHADOW_ADR + 0x01c) )
#define SIPP_CONV_COEFF_13_12_SHADOW_ADR        ( (SIPP_CONV_SHADOW_ADR + 0x020) )
#define SIPP_CONV_COEFF_14_SHADOW_ADR           ( (SIPP_CONV_SHADOW_ADR + 0x024) )
#define SIPP_CONV_COEFF_21_20_SHADOW_ADR        ( (SIPP_CONV_SHADOW_ADR + 0x028) )
#define SIPP_CONV_COEFF_23_22_SHADOW_ADR        ( (SIPP_CONV_SHADOW_ADR + 0x02c) )
#define SIPP_CONV_COEFF_24_SHADOW_ADR           ( (SIPP_CONV_SHADOW_ADR + 0x030) )
#define SIPP_CONV_COEFF_31_30_SHADOW_ADR        ( (SIPP_CONV_SHADOW_ADR + 0x034) )
#define SIPP_CONV_COEFF_33_32_SHADOW_ADR        ( (SIPP_CONV_SHADOW_ADR + 0x038) )
#define SIPP_CONV_COEFF_34_SHADOW_ADR           ( (SIPP_CONV_SHADOW_ADR + 0x03c) )
#define SIPP_CONV_COEFF_41_40_SHADOW_ADR        ( (SIPP_CONV_SHADOW_ADR + 0x040) )
#define SIPP_CONV_COEFF_43_42_SHADOW_ADR        ( (SIPP_CONV_SHADOW_ADR + 0x044) )
#define SIPP_CONV_COEFF_44_SHADOW_ADR           ( (SIPP_CONV_SHADOW_ADR + 0x048) )
#define SIPP_HARRIS_FRM_DIM_SHADOW_ADR          ( (SIPP_HARRIS_SHADOW_ADR + 0x000) )
#define SIPP_HARRIS_CFG_SHADOW_ADR              ( (SIPP_HARRIS_SHADOW_ADR + 0x004) )
#define SIPP_HARRIS_K_SHADOW_ADR                ( (SIPP_HARRIS_SHADOW_ADR + 0x008) )
#define SIPP_DBYR_PPM_FRM_DIM_SHADOW_ADR        ( (SIPP_DBYR_PPM_SHADOW_ADR + 0x000) )
#define SIPP_DBYR_PPM_CFG_SHADOW_ADR            ( (SIPP_DBYR_PPM_SHADOW_ADR + 0x004) )
#define SIPP_UPFIRDN_FRM_IN_DIM_SHADOW_ADR      ( (SIPP_UPFIRDN_SHADOW_ADR + 0x000) )
#define SIPP_UPFIRDN_FRM_OUT_DIM_SHADOW_ADR     ( (SIPP_UPFIRDN_SHADOW_ADR + 0x004) )
#define SIPP_UPFIRDN_CFG_SHADOW_ADR             ( (SIPP_UPFIRDN_SHADOW_ADR + 0x008) )
#define SIPP_UPFIRDN_VCOEFF_P0_1_0_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x010) )
#define SIPP_UPFIRDN_VCOEFF_P0_3_2_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x014) )
#define SIPP_UPFIRDN_VCOEFF_P0_5_4_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x018) )
#define SIPP_UPFIRDN_VCOEFF_P0_7_6_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x01c) )
#define SIPP_UPFIRDN_VCOEFF_P1_1_0_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x020) )
#define SIPP_UPFIRDN_VCOEFF_P1_3_2_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x024) )
#define SIPP_UPFIRDN_VCOEFF_P1_5_4_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x028) )
#define SIPP_UPFIRDN_VCOEFF_P1_7_6_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x02c) )
#define SIPP_UPFIRDN_VCOEFF_P2_1_0_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x030) )
#define SIPP_UPFIRDN_VCOEFF_P2_3_2_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x034) )
#define SIPP_UPFIRDN_VCOEFF_P2_5_4_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x038) )
#define SIPP_UPFIRDN_VCOEFF_P2_7_6_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x03c) )
#define SIPP_UPFIRDN_VCOEFF_P3_1_0_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x040) )
#define SIPP_UPFIRDN_VCOEFF_P3_3_2_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x044) )
#define SIPP_UPFIRDN_VCOEFF_P3_5_4_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x048) )
#define SIPP_UPFIRDN_VCOEFF_P3_7_6_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x04c) )
#define SIPP_UPFIRDN_VCOEFF_P4_1_0_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x050) )
#define SIPP_UPFIRDN_VCOEFF_P4_3_2_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x054) )
#define SIPP_UPFIRDN_VCOEFF_P4_5_4_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x058) )
#define SIPP_UPFIRDN_VCOEFF_P4_7_6_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x05c) )
#define SIPP_UPFIRDN_VCOEFF_P5_1_0_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x060) )
#define SIPP_UPFIRDN_VCOEFF_P5_3_2_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x064) )
#define SIPP_UPFIRDN_VCOEFF_P5_5_4_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x068) )
#define SIPP_UPFIRDN_VCOEFF_P5_7_6_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x06c) )
#define SIPP_UPFIRDN_VCOEFF_P6_1_0_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x070) )
#define SIPP_UPFIRDN_VCOEFF_P6_3_2_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x074) )
#define SIPP_UPFIRDN_VCOEFF_P6_5_4_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x078) )
#define SIPP_UPFIRDN_VCOEFF_P6_7_6_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x07c) )
#define SIPP_UPFIRDN_VCOEFF_P7_1_0_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x080) )
#define SIPP_UPFIRDN_VCOEFF_P7_3_2_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x084) )
#define SIPP_UPFIRDN_VCOEFF_P7_5_4_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x088) )
#define SIPP_UPFIRDN_VCOEFF_P7_7_6_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x08c) )
#define SIPP_UPFIRDN_VCOEFF_P8_1_0_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x090) )
#define SIPP_UPFIRDN_VCOEFF_P8_3_2_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x094) )
#define SIPP_UPFIRDN_VCOEFF_P8_5_4_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x098) )
#define SIPP_UPFIRDN_VCOEFF_P8_7_6_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x09c) )
#define SIPP_UPFIRDN_VCOEFF_P9_1_0_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x0a0) )
#define SIPP_UPFIRDN_VCOEFF_P9_3_2_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x0a4) )
#define SIPP_UPFIRDN_VCOEFF_P9_5_4_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x0a8) )
#define SIPP_UPFIRDN_VCOEFF_P9_7_6_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x0ac) )
#define SIPP_UPFIRDN_VCOEFF_P10_1_0_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x0b0) )
#define SIPP_UPFIRDN_VCOEFF_P10_3_2_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x0b4) )
#define SIPP_UPFIRDN_VCOEFF_P10_5_4_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x0b8) )
#define SIPP_UPFIRDN_VCOEFF_P10_7_6_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x0bc) )
#define SIPP_UPFIRDN_VCOEFF_P11_1_0_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x0c0) )
#define SIPP_UPFIRDN_VCOEFF_P11_3_2_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x0c4) )
#define SIPP_UPFIRDN_VCOEFF_P11_5_4_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x0c8) )
#define SIPP_UPFIRDN_VCOEFF_P11_7_6_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x0cc) )
#define SIPP_UPFIRDN_VCOEFF_P12_1_0_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x0d0) )
#define SIPP_UPFIRDN_VCOEFF_P12_3_2_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x0d4) )
#define SIPP_UPFIRDN_VCOEFF_P12_5_4_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x0d8) )
#define SIPP_UPFIRDN_VCOEFF_P12_7_6_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x0dc) )
#define SIPP_UPFIRDN_VCOEFF_P13_1_0_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x0e0) )
#define SIPP_UPFIRDN_VCOEFF_P13_3_2_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x0e4) )
#define SIPP_UPFIRDN_VCOEFF_P13_5_4_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x0e8) )
#define SIPP_UPFIRDN_VCOEFF_P13_7_6_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x0ec) )
#define SIPP_UPFIRDN_VCOEFF_P14_1_0_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x0f0) )
#define SIPP_UPFIRDN_VCOEFF_P14_3_2_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x0f4) )
#define SIPP_UPFIRDN_VCOEFF_P14_5_4_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x0f8) )
#define SIPP_UPFIRDN_VCOEFF_P14_7_6_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x0fc) )
#define SIPP_UPFIRDN_VCOEFF_P15_1_0_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x100) )
#define SIPP_UPFIRDN_VCOEFF_P15_3_2_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x104) )
#define SIPP_UPFIRDN_VCOEFF_P15_5_4_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x108) )
#define SIPP_UPFIRDN_VCOEFF_P15_7_6_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x10c) )
#define SIPP_UPFIRDN_HCOEFF_P0_1_0_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x110) )
#define SIPP_UPFIRDN_HCOEFF_P0_3_2_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x114) )
#define SIPP_UPFIRDN_HCOEFF_P0_5_4_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x118) )
#define SIPP_UPFIRDN_HCOEFF_P0_7_6_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x11c) )
#define SIPP_UPFIRDN_HCOEFF_P1_1_0_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x120) )
#define SIPP_UPFIRDN_HCOEFF_P1_3_2_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x124) )
#define SIPP_UPFIRDN_HCOEFF_P1_5_4_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x128) )
#define SIPP_UPFIRDN_HCOEFF_P1_7_6_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x12c) )
#define SIPP_UPFIRDN_HCOEFF_P2_1_0_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x130) )
#define SIPP_UPFIRDN_HCOEFF_P2_3_2_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x134) )
#define SIPP_UPFIRDN_HCOEFF_P2_5_4_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x138) )
#define SIPP_UPFIRDN_HCOEFF_P2_7_6_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x13c) )
#define SIPP_UPFIRDN_HCOEFF_P3_1_0_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x140) )
#define SIPP_UPFIRDN_HCOEFF_P3_3_2_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x144) )
#define SIPP_UPFIRDN_HCOEFF_P3_5_4_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x148) )
#define SIPP_UPFIRDN_HCOEFF_P3_7_6_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x14c) )
#define SIPP_UPFIRDN_HCOEFF_P4_1_0_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x150) )
#define SIPP_UPFIRDN_HCOEFF_P4_3_2_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x154) )
#define SIPP_UPFIRDN_HCOEFF_P4_5_4_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x158) )
#define SIPP_UPFIRDN_HCOEFF_P4_7_6_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x15c) )
#define SIPP_UPFIRDN_HCOEFF_P5_1_0_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x160) )
#define SIPP_UPFIRDN_HCOEFF_P5_3_2_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x164) )
#define SIPP_UPFIRDN_HCOEFF_P5_5_4_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x168) )
#define SIPP_UPFIRDN_HCOEFF_P5_7_6_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x16c) )
#define SIPP_UPFIRDN_HCOEFF_P6_1_0_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x170) )
#define SIPP_UPFIRDN_HCOEFF_P6_3_2_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x174) )
#define SIPP_UPFIRDN_HCOEFF_P6_5_4_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x178) )
#define SIPP_UPFIRDN_HCOEFF_P6_7_6_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x17c) )
#define SIPP_UPFIRDN_HCOEFF_P7_1_0_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x180) )
#define SIPP_UPFIRDN_HCOEFF_P7_3_2_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x184) )
#define SIPP_UPFIRDN_HCOEFF_P7_5_4_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x188) )
#define SIPP_UPFIRDN_HCOEFF_P7_7_6_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x18c) )
#define SIPP_UPFIRDN_HCOEFF_P8_1_0_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x190) )
#define SIPP_UPFIRDN_HCOEFF_P8_3_2_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x194) )
#define SIPP_UPFIRDN_HCOEFF_P8_5_4_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x198) )
#define SIPP_UPFIRDN_HCOEFF_P8_7_6_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x19c) )
#define SIPP_UPFIRDN_HCOEFF_P9_1_0_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x1a0) )
#define SIPP_UPFIRDN_HCOEFF_P9_3_2_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x1a4) )
#define SIPP_UPFIRDN_HCOEFF_P9_5_4_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x1a8) )
#define SIPP_UPFIRDN_HCOEFF_P9_7_6_SHADOW_ADR   ( (SIPP_UPFIRDN_SHADOW_ADR + 0x1ac) )
#define SIPP_UPFIRDN_HCOEFF_P10_1_0_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x1b0) )
#define SIPP_UPFIRDN_HCOEFF_P10_3_2_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x1b4) )
#define SIPP_UPFIRDN_HCOEFF_P10_5_4_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x1b8) )
#define SIPP_UPFIRDN_HCOEFF_P10_7_6_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x1bc) )
#define SIPP_UPFIRDN_HCOEFF_P11_1_0_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x1c0) )
#define SIPP_UPFIRDN_HCOEFF_P11_3_2_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x1c4) )
#define SIPP_UPFIRDN_HCOEFF_P11_5_4_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x1c8) )
#define SIPP_UPFIRDN_HCOEFF_P11_7_6_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x1cc) )
#define SIPP_UPFIRDN_HCOEFF_P12_1_0_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x1d0) )
#define SIPP_UPFIRDN_HCOEFF_P12_3_2_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x1d4) )
#define SIPP_UPFIRDN_HCOEFF_P12_5_4_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x1d8) )
#define SIPP_UPFIRDN_HCOEFF_P12_7_6_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x1dc) )
#define SIPP_UPFIRDN_HCOEFF_P13_1_0_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x1e0) )
#define SIPP_UPFIRDN_HCOEFF_P13_3_2_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x1e4) )
#define SIPP_UPFIRDN_HCOEFF_P13_5_4_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x1e8) )
#define SIPP_UPFIRDN_HCOEFF_P13_7_6_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x1ec) )
#define SIPP_UPFIRDN_HCOEFF_P14_1_0_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x1f0) )
#define SIPP_UPFIRDN_HCOEFF_P14_3_2_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x1f4) )
#define SIPP_UPFIRDN_HCOEFF_P14_5_4_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x1f8) )
#define SIPP_UPFIRDN_HCOEFF_P14_7_6_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x1fc) )
#define SIPP_UPFIRDN_HCOEFF_P15_1_0_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x200) )
#define SIPP_UPFIRDN_HCOEFF_P15_3_2_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x204) )
#define SIPP_UPFIRDN_HCOEFF_P15_5_4_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x208) )
#define SIPP_UPFIRDN_HCOEFF_P15_7_6_SHADOW_ADR  ( (SIPP_UPFIRDN_SHADOW_ADR + 0x20c) )
#define CIF_CONTROL_OFFSET             ( (0x000) )
#define CIF_INT_STATUS_OFFSET          ( (0x004) )
#define CIF_INT_ENABLE_OFFSET          ( (0x008) )
#define CIF_INT_CLEAR_OFFSET           ( (0x00c) )
#define CIF_INPUT_IF_CFG_OFFSET        ( (0x010) )
#define CIF_INPUT_FORMAT_OFFSET        ( (0x014) )
#define CIF_FRAME_WIDTH_OFFSET         ( (0x018) )
#define CIF_FRAME_HEIGHT_OFFSET        ( (0x01c) )
#define CIF_FRAME_COUNT_OFFSET         ( (0x020) )
#define CIF_FRAME_RATE_OFFSET          ( (0x024) )
#define CIF_LINE_COUNT_OFFSET          ( (0x028) )
#define CIF_WIN_ROW_START_OFFSET       ( (0x02c) )
#define CIF_WIN_COL_START_OFFSET       ( (0x030) )
#define CIF_WIN_WIDTH_OFFSET           ( (0x034) )
#define CIF_WIN_HEIGHT_OFFSET          ( (0x038) )
#define CIF_SUBSAMPLE_CFG_OFFSET       ( (0x03c) )
#define CIF_PREVIEW_SUBS_CFG_OFFSET    ( (0x040) )
#define CIF_R_ACC_VAL_OFFSET           ( (0x044) )
#define CIF_G_ACC_VAL_OFFSET           ( (0x048) )
#define CIF_B_ACC_VAL_OFFSET           ( (0x04c) )
#define CIF_R_MAX_VAL_OFFSET           ( (0x050) )
#define CIF_G_MAX_VAL_OFFSET           ( (0x054) )
#define CIF_B_MAX_VAL_OFFSET           ( (0x058) )
#define CIF_CCR_COEFF11_OFFSET         ( (0x05c) )
#define CIF_CCR_COEFF12_OFFSET         ( (0x060) )
#define CIF_CCR_COEFF13_OFFSET         ( (0x064) )
#define CIF_CCR_COEFF21_OFFSET         ( (0x068) )
#define CIF_CCR_COEFF22_OFFSET         ( (0x06c) )
#define CIF_CCR_COEFF23_OFFSET         ( (0x070) )
#define CIF_CCR_COEFF31_OFFSET         ( (0x074) )
#define CIF_CCR_COEFF32_OFFSET         ( (0x080) )
#define CIF_CCR_COEFF33_OFFSET         ( (0x084) )
#define CIF_CCR_OFF1_OFFSET            ( (0x088) )
#define CIF_CCR_OFF2_OFFSET            ( (0x08c) )
#define CIF_CCR_OFF3_OFFSET            ( (0x090) )
#define CIF_CSC_COEFF11_OFFSET         ( (0x094) )
#define CIF_CSC_COEFF12_OFFSET         ( (0x098) )
#define CIF_CSC_COEFF13_OFFSET         ( (0x09c) )
#define CIF_CSC_COEFF21_OFFSET         ( (0x0a0) )
#define CIF_CSC_COEFF22_OFFSET         ( (0x0a4) )
#define CIF_CSC_COEFF23_OFFSET         ( (0x0a8) )
#define CIF_CSC_COEFF31_OFFSET         ( (0x0ac) )
#define CIF_CSC_COEFF32_OFFSET         ( (0x0b0) )
#define CIF_CSC_COEFF33_OFFSET         ( (0x0b4) )
#define CIF_CSC_COEFF41_OFFSET         ( (0x0b8) )
#define CIF_CSC_COEFF42_OFFSET         ( (0x0bc) )
#define CIF_CSC_COEFF43_OFFSET         ( (0x0c0) )
#define CIF_CSC_OFF1_OFFSET            ( (0x0c4) )
#define CIF_CSC_OFF2_OFFSET            ( (0x0c8) )
#define CIF_CSC_OFF3_OFFSET            ( (0x0cc) )
#define CIF_CSC_OFF4_OFFSET            ( (0x0d0) )
#define CIF_OUTPUT_CFG_OFFSET          ( (0x0d4) )
#define CIF_PREVIEW_CFG_OFFSET         ( (0x0d8) )
#define CIF_FIFO_FLUSH_OFFSET          ( (0x0dc) )
#define CIF_DMA0_CFG_OFFSET            ( (0x0e0) )
#define CIF_DMA0_START_ADR_OFFSET      ( (0x0e4) )
#define CIF_DMA0_LINE_OFF_OFFSET       ( (0x0e8) )
#define CIF_DMA0_LINE_WIDTH_OFFSET     ( (0x0ec) )
#define CIF_DMA0_START_SHADOW_OFFSET   ( (0x0f0) )
#define CIF_DMA0_LEN_OFFSET            ( (0x100) )
#define CIF_DMA0_LEN_SHADOW_OFFSET     ( (0x104) )
#define CIF_DMA0_STATUS_OFFSET         ( (0x108) )
#define CIF_DMA1_CFG_OFFSET            ( (0x10c) )
#define CIF_DMA1_START_ADR_OFFSET      ( (0x110) )
#define CIF_DMA1_LINE_OFF_OFFSET       ( (0x114) )
#define CIF_DMA1_LINE_WIDTH_OFFSET     ( (0x118) )
#define CIF_DMA1_START_SHADOW_OFFSET   ( (0x120) )
#define CIF_DMA1_LEN_OFFSET            ( (0x124) )
#define CIF_DMA1_LEN_SHADOW_OFFSET     ( (0x128) )
#define CIF_DMA1_STATUS_OFFSET         ( (0x12c) )
#define CIF_DMA2_CFG_OFFSET            ( (0x130) )
#define CIF_DMA2_START_ADR_OFFSET      ( (0x134) )
#define CIF_DMA2_LINE_OFF_OFFSET       ( (0x138) )
#define CIF_DMA2_LINE_WIDTH_OFFSET     ( (0x13c) )
#define CIF_DMA2_START_SHADOW_OFFSET   ( (0x140) )
#define CIF_DMA2_LEN_OFFSET            ( (0x144) )
#define CIF_DMA2_LEN_SHADOW_OFFSET     ( (0x148) )
#define CIF_DMA2_STATUS_OFFSET         ( (0x14c) )
#define CIF_DMA3_CFG_OFFSET            ( (0x150) )
#define CIF_DMA3_START_ADR_OFFSET      ( (0x154) )
#define CIF_DMA3_LINE_OFF_OFFSET       ( (0x158) )
#define CIF_DMA3_LINE_WIDTH_OFFSET     ( (0x15c) )
#define CIF_DMA3_START_SHADOW_OFFSET   ( (0x160) )
#define CIF_DMA3_LEN_OFFSET            ( (0x164) )
#define CIF_DMA3_LEN_SHADOW_OFFSET     ( (0x168) )
#define CIF_DMA3_STATUS_OFFSET         ( (0x16c) )
#define CIF_HSYNC_WIDTH_OFFSET         ( (0x170) )
#define CIF_H_BACKPORCH_OFFSET         ( (0x174) )
#define CIF_H_ACTIVEWIDTH_OFFSET       ( (0x178) )
#define CIF_H_FRONTPORCH_OFFSET        ( (0x17c) )
#define CIF_VSYNC_WIDTH_OFFSET         ( (0x180) )
#define CIF_V_BACKPORCH_OFFSET         ( (0x184) )
#define CIF_V_ACTIVEHEIGHT_OFFSET      ( (0x188) )
#define CIF_V_FRONTPORCH_OFFSET        ( (0x18c) )
#define CIF_VSYNC_START_OFFSET_OFFSET  ( (0x190) )
#define CIF_VSYNC_END_OFFSET_OFFSET    ( (0x194) )
#define CIF_PWM0_CTRL_OFFSET           ( (0x198) )
#define CIF_PWM0_RPT_LEADIN_OFFSET     ( (0x19c) )
#define CIF_PWM0_HIGH_LOW_OFFSET       ( (0x1a0) )
#define CIF_PWM1_CTRL_OFFSET           ( (0x1a4) )
#define CIF_PWM1_RPT_LEADIN_OFFSET     ( (0x1a8) )
#define CIF_PWM1_HIGH_LOW_OFFSET       ( (0x1ac) )
#define CIF_PWM2_CTRL_OFFSET           ( (0x1b0) )
#define CIF_PWM2_RPT_LEADIN_OFFSET     ( (0x1b4) )
#define CIF_PWM2_HIGH_LOW_OFFSET       ( (0x1b8) )
#define CIF_RAM_CTRL_OFFSET            ( (0x1c0) )
#define CIF_LUT0_BASE_OFFSET           ( (0x800) )
#define CIF_LUT1_BASE_OFFSET           ( (0x900) )
#define CIF_LUT2_BASE_OFFSET           ( (0xa00) )
#define CIF1_BASE_ADR               ( (LPB2_CONTROL_ADR + 0xa0000) )
#define CIF1_CONTROL_ADR            ( (CIF1_BASE_ADR + CIF_CONTROL_OFFSET) )
#define CIF1_INT_STATUS_ADR         ( (CIF1_BASE_ADR + CIF_INT_STATUS_OFFSET) )
#define CIF1_INT_ENABLE_ADR         ( (CIF1_BASE_ADR + CIF_INT_ENABLE_OFFSET) )
#define CIF1_INT_CLEAR_ADR          ( (CIF1_BASE_ADR + CIF_INT_CLEAR_OFFSET) )
#define CIF1_INPUT_IF_CFG_ADR       ( (CIF1_BASE_ADR + CIF_INPUT_IF_CFG_OFFSET) )
#define CIF1_INPUT_FORMAT_ADR       ( (CIF1_BASE_ADR + CIF_INPUT_FORMAT_OFFSET) )
#define CIF1_FRAME_WIDTH_ADR        ( (CIF1_BASE_ADR + CIF_FRAME_WIDTH_OFFSET) )
#define CIF1_FRAME_HEIGHT_ADR       ( (CIF1_BASE_ADR + CIF_FRAME_HEIGHT_OFFSET) )
#define CIF1_FRAME_COUNT_ADR        ( (CIF1_BASE_ADR + CIF_FRAME_COUNT_OFFSET) )
#define CIF1_FRAME_RATE_ADR         ( (CIF1_BASE_ADR + CIF_FRAME_RATE_OFFSET) )
#define CIF1_LINE_COUNT_ADR         ( (CIF1_BASE_ADR + CIF_LINE_COUNT_OFFSET) )
#define CIF1_WIN_ROW_START_ADR      ( (CIF1_BASE_ADR + CIF_WIN_ROW_START_OFFSET) )
#define CIF1_WIN_COL_START_ADR      ( (CIF1_BASE_ADR + CIF_WIN_COL_START_OFFSET) )
#define CIF1_WIN_WIDTH_ADR          ( (CIF1_BASE_ADR + CIF_WIN_WIDTH_OFFSET) )
#define CIF1_WIN_HEIGHT_ADR         ( (CIF1_BASE_ADR + CIF_WIN_HEIGHT_OFFSET) )
#define CIF1_SUBSAMPLE_CFG_ADR      ( (CIF1_BASE_ADR + CIF_SUBSAMPLE_CFG_OFFSET) )
#define CIF1_PREVIEW_SUBS_CFG_ADR   ( (CIF1_BASE_ADR + CIF_PREVIEW_SUBS_CFG_OFFSET) )
#define CIF1_R_ACC_VAL_ADR          ( (CIF1_BASE_ADR + CIF_R_ACC_VAL_OFFSET) )
#define CIF1_G_ACC_VAL_ADR          ( (CIF1_BASE_ADR + CIF_G_ACC_VAL_OFFSET) )
#define CIF1_B_ACC_VAL_ADR          ( (CIF1_BASE_ADR + CIF_B_ACC_VAL_OFFSET) )
#define CIF1_R_MAX_VAL_ADR          ( (CIF1_BASE_ADR + CIF_R_MAX_VAL_OFFSET) )
#define CIF1_G_MAX_VAL_ADR          ( (CIF1_BASE_ADR + CIF_G_MAX_VAL_OFFSET) )
#define CIF1_B_MAX_VAL_ADR          ( (CIF1_BASE_ADR + CIF_B_MAX_VAL_OFFSET) )
#define CIF1_CCR_COEFF11_ADR        ( (CIF1_BASE_ADR + CIF_CCR_COEFF11_OFFSET) )
#define CIF1_CCR_COEFF12_ADR        ( (CIF1_BASE_ADR + CIF_CCR_COEFF12_OFFSET) )
#define CIF1_CCR_COEFF13_ADR        ( (CIF1_BASE_ADR + CIF_CCR_COEFF13_OFFSET) )
#define CIF1_CCR_COEFF21_ADR        ( (CIF1_BASE_ADR + CIF_CCR_COEFF21_OFFSET) )
#define CIF1_CCR_COEFF22_ADR        ( (CIF1_BASE_ADR + CIF_CCR_COEFF22_OFFSET) )
#define CIF1_CCR_COEFF23_ADR        ( (CIF1_BASE_ADR + CIF_CCR_COEFF23_OFFSET) )
#define CIF1_CCR_COEFF31_ADR        ( (CIF1_BASE_ADR + CIF_CCR_COEFF31_OFFSET) )
#define CIF1_CCR_COEFF32_ADR        ( (CIF1_BASE_ADR + CIF_CCR_COEFF32_OFFSET) )
#define CIF1_CCR_COEFF33_ADR        ( (CIF1_BASE_ADR + CIF_CCR_COEFF33_OFFSET) )
#define CIF1_CCR_OFF1_ADR           ( (CIF1_BASE_ADR + CIF_CCR_OFF1_OFFSET) )
#define CIF1_CCR_OFF2_ADR           ( (CIF1_BASE_ADR + CIF_CCR_OFF2_OFFSET) )
#define CIF1_CCR_OFF3_ADR           ( (CIF1_BASE_ADR + CIF_CCR_OFF3_OFFSET) )
#define CIF1_CSC_COEFF11_ADR        ( (CIF1_BASE_ADR + CIF_CSC_COEFF11_OFFSET) )
#define CIF1_CSC_COEFF12_ADR        ( (CIF1_BASE_ADR + CIF_CSC_COEFF12_OFFSET) )
#define CIF1_CSC_COEFF13_ADR        ( (CIF1_BASE_ADR + CIF_CSC_COEFF13_OFFSET) )
#define CIF1_CSC_COEFF21_ADR        ( (CIF1_BASE_ADR + CIF_CSC_COEFF21_OFFSET) )
#define CIF1_CSC_COEFF22_ADR        ( (CIF1_BASE_ADR + CIF_CSC_COEFF22_OFFSET) )
#define CIF1_CSC_COEFF23_ADR        ( (CIF1_BASE_ADR + CIF_CSC_COEFF23_OFFSET) )
#define CIF1_CSC_COEFF31_ADR        ( (CIF1_BASE_ADR + CIF_CSC_COEFF31_OFFSET) )
#define CIF1_CSC_COEFF32_ADR        ( (CIF1_BASE_ADR + CIF_CSC_COEFF32_OFFSET) )
#define CIF1_CSC_COEFF33_ADR        ( (CIF1_BASE_ADR + CIF_CSC_COEFF33_OFFSET) )
#define CIF1_CSC_COEFF41_ADR        ( (CIF1_BASE_ADR + CIF_CSC_COEFF41_OFFSET) )
#define CIF1_CSC_COEFF42_ADR        ( (CIF1_BASE_ADR + CIF_CSC_COEFF42_OFFSET) )
#define CIF1_CSC_COEFF43_ADR        ( (CIF1_BASE_ADR + CIF_CSC_COEFF43_OFFSET) )
#define CIF1_CSC_OFF1_ADR           ( (CIF1_BASE_ADR + CIF_CSC_OFF1_OFFSET) )
#define CIF1_CSC_OFF2_ADR           ( (CIF1_BASE_ADR + CIF_CSC_OFF2_OFFSET) )
#define CIF1_CSC_OFF3_ADR           ( (CIF1_BASE_ADR + CIF_CSC_OFF3_OFFSET) )
#define CIF1_CSC_OFF4_ADR           ( (CIF1_BASE_ADR + CIF_CSC_OFF4_OFFSET) )
#define CIF1_OUTPUT_CFG_ADR         ( (CIF1_BASE_ADR + CIF_OUTPUT_CFG_OFFSET) )
#define CIF1_PREVIEW_CFG_ADR        ( (CIF1_BASE_ADR + CIF_PREVIEW_CFG_OFFSET) )
#define CIF1_FIFO_FLUSH_ADR         ( (CIF1_BASE_ADR + CIF_FIFO_FLUSH_OFFSET) )
#define CIF1_DMA0_CFG_ADR           ( (CIF1_BASE_ADR + CIF_DMA0_CFG_OFFSET) )
#define CIF1_DMA0_START_ADR_ADR     ( (CIF1_BASE_ADR + CIF_DMA0_START_ADR_OFFSET) )
#define CIF1_DMA0_LINE_OFF_ADR      ( (CIF1_BASE_ADR + CIF_DMA0_LINE_OFF_OFFSET) )
#define CIF1_DMA0_LINE_WIDTH_ADR    ( (CIF1_BASE_ADR + CIF_DMA0_LINE_WIDTH_OFFSET) )
#define CIF1_DMA0_START_SHADOW_ADR  ( (CIF1_BASE_ADR + CIF_DMA0_START_SHADOW_OFFSET) )
#define CIF1_DMA0_LEN_ADR           ( (CIF1_BASE_ADR + CIF_DMA0_LEN_OFFSET) )
#define CIF1_DMA0_LEN_SHADOW_ADR    ( (CIF1_BASE_ADR + CIF_DMA0_LEN_SHADOW_OFFSET) )
#define CIF1_DMA0_STATUS_ADR        ( (CIF1_BASE_ADR + CIF_DMA0_STATUS_OFFSET) )
#define CIF1_DMA1_CFG_ADR           ( (CIF1_BASE_ADR + CIF_DMA1_CFG_OFFSET) )
#define CIF1_DMA1_START_ADR_ADR     ( (CIF1_BASE_ADR + CIF_DMA1_START_ADR_OFFSET) )
#define CIF1_DMA1_LINE_OFF_ADR      ( (CIF1_BASE_ADR + CIF_DMA1_LINE_OFF_OFFSET) )
#define CIF1_DMA1_LINE_WIDTH_ADR    ( (CIF1_BASE_ADR + CIF_DMA1_LINE_WIDTH_OFFSET) )
#define CIF1_DMA1_START_SHADOW_ADR  ( (CIF1_BASE_ADR + CIF_DMA1_START_SHADOW_OFFSET) )
#define CIF1_DMA1_LEN_ADR           ( (CIF1_BASE_ADR + CIF_DMA1_LEN_OFFSET) )
#define CIF1_DMA1_LEN_SHADOW_ADR    ( (CIF1_BASE_ADR + CIF_DMA1_LEN_SHADOW_OFFSET) )
#define CIF1_DMA1_STATUS_ADR        ( (CIF1_BASE_ADR + CIF_DMA1_STATUS_OFFSET) )
#define CIF1_DMA2_CFG_ADR           ( (CIF1_BASE_ADR + CIF_DMA2_CFG_OFFSET) )
#define CIF1_DMA2_START_ADR_ADR     ( (CIF1_BASE_ADR + CIF_DMA2_START_ADR_OFFSET) )
#define CIF1_DMA2_LINE_OFF_ADR      ( (CIF1_BASE_ADR + CIF_DMA2_LINE_OFF_OFFSET) )
#define CIF1_DMA2_LINE_WIDTH_ADR    ( (CIF1_BASE_ADR + CIF_DMA2_LINE_WIDTH_OFFSET) )
#define CIF1_DMA2_START_SHADOW_ADR  ( (CIF1_BASE_ADR + CIF_DMA2_START_SHADOW_OFFSET) )
#define CIF1_DMA2_LEN_ADR           ( (CIF1_BASE_ADR + CIF_DMA2_LEN_OFFSET) )
#define CIF1_DMA2_LEN_SHADOW_ADR    ( (CIF1_BASE_ADR + CIF_DMA2_LEN_SHADOW_OFFSET) )
#define CIF1_DMA2_STATUS_ADR        ( (CIF1_BASE_ADR + CIF_DMA2_STATUS_OFFSET) )
#define CIF1_DMA3_CFG_ADR           ( (CIF1_BASE_ADR + CIF_DMA3_CFG_OFFSET) )
#define CIF1_DMA3_START_ADR_ADR     ( (CIF1_BASE_ADR + CIF_DMA3_START_ADR_OFFSET) )
#define CIF1_DMA3_LINE_OFF_ADR      ( (CIF1_BASE_ADR + CIF_DMA3_LINE_OFF_OFFSET) )
#define CIF1_DMA3_LINE_WIDTH_ADR    ( (CIF1_BASE_ADR + CIF_DMA3_LINE_WIDTH_OFFSET) )
#define CIF1_DMA3_START_SHADOW_ADR  ( (CIF1_BASE_ADR + CIF_DMA3_START_SHADOW_OFFSET) )
#define CIF1_DMA3_LEN_ADR           ( (CIF1_BASE_ADR + CIF_DMA3_LEN_OFFSET) )
#define CIF1_DMA3_LEN_SHADOW_ADR    ( (CIF1_BASE_ADR + CIF_DMA3_LEN_SHADOW_OFFSET) )
#define CIF1_DMA3_STATUS_ADR        ( (CIF1_BASE_ADR + CIF_DMA3_STATUS_OFFSET) )
#define CIF1_HSYNC_WIDTH_ADR        ( (CIF1_BASE_ADR + CIF_HSYNC_WIDTH_OFFSET) )
#define CIF1_H_BACKPORCH_ADR        ( (CIF1_BASE_ADR + CIF_H_BACKPORCH_OFFSET) )
#define CIF1_H_ACTIVEWIDTH_ADR      ( (CIF1_BASE_ADR + CIF_H_ACTIVEWIDTH_OFFSET) )
#define CIF1_H_FRONTPORCH_ADR       ( (CIF1_BASE_ADR + CIF_H_FRONTPORCH_OFFSET) )
#define CIF1_VSYNC_WIDTH_ADR        ( (CIF1_BASE_ADR + CIF_VSYNC_WIDTH_OFFSET) )
#define CIF1_V_BACKPORCH_ADR        ( (CIF1_BASE_ADR + CIF_V_BACKPORCH_OFFSET) )
#define CIF1_V_ACTIVEHEIGHT_ADR     ( (CIF1_BASE_ADR + CIF_V_ACTIVEHEIGHT_OFFSET) )
#define CIF1_V_FRONTPORCH_ADR       ( (CIF1_BASE_ADR + CIF_V_FRONTPORCH_OFFSET) )
#define CIF1_VSYNC_START_OFFSET_ADR ( (CIF1_BASE_ADR + CIF_VSYNC_START_OFFSET_OFFSET) )
#define CIF1_VSYNC_END_OFFSET_ADR   ( (CIF1_BASE_ADR + CIF_VSYNC_END_OFFSET_OFFSET) )
#define CIF1_PWM0_CTRL_ADR          ( (CIF1_BASE_ADR + CIF_PWM0_CTRL_OFFSET) )
#define CIF1_PWM0_RPT_LEADIN_ADR    ( (CIF1_BASE_ADR + CIF_PWM0_RPT_LEADIN_OFFSET) )
#define CIF1_PWM0_HIGH_LOW_ADR      ( (CIF1_BASE_ADR + CIF_PWM0_HIGH_LOW_OFFSET) )
#define CIF1_PWM1_CTRL_ADR          ( (CIF1_BASE_ADR + CIF_PWM1_CTRL_OFFSET) )
#define CIF1_PWM1_RPT_LEADIN_ADR    ( (CIF1_BASE_ADR + CIF_PWM1_RPT_LEADIN_OFFSET) )
#define CIF1_PWM1_HIGH_LOW_ADR      ( (CIF1_BASE_ADR + CIF_PWM1_HIGH_LOW_OFFSET) )
#define CIF1_PWM2_CTRL_ADR          ( (CIF1_BASE_ADR + CIF_PWM2_CTRL_OFFSET) )
#define CIF1_PWM2_RPT_LEADIN_ADR    ( (CIF1_BASE_ADR + CIF_PWM2_RPT_LEADIN_OFFSET) )
#define CIF1_PWM2_HIGH_LOW_ADR      ( (CIF1_BASE_ADR + CIF_PWM2_HIGH_LOW_OFFSET) )
#define CIF1_RAM_CTRL_ADR           ( (CIF1_BASE_ADR + CIF_RAM_CTRL_OFFSET) )
#define CIF1_LUT0_BASE_ADR          ( (CIF1_BASE_ADR + CIF_LUT0_BASE_OFFSET) )
#define CIF1_LUT1_BASE_ADR          ( (CIF1_BASE_ADR + CIF_LUT1_BASE_OFFSET) )
#define CIF1_LUT2_BASE_ADR          ( (CIF1_BASE_ADR + CIF_LUT2_BASE_OFFSET) )
#define CIF2_BASE_ADR               ( (LPB2_CONTROL_ADR + 0xb0000) )
#define CIF2_CONTROL_ADR            ( (CIF2_BASE_ADR + CIF_CONTROL_OFFSET) )
#define CIF2_INT_STATUS_ADR         ( (CIF2_BASE_ADR + CIF_INT_STATUS_OFFSET) )
#define CIF2_INT_ENABLE_ADR         ( (CIF2_BASE_ADR + CIF_INT_ENABLE_OFFSET) )
#define CIF2_INT_CLEAR_ADR          ( (CIF2_BASE_ADR + CIF_INT_CLEAR_OFFSET) )
#define CIF2_INPUT_IF_CFG_ADR       ( (CIF2_BASE_ADR + CIF_INPUT_IF_CFG_OFFSET) )
#define CIF2_INPUT_FORMAT_ADR       ( (CIF2_BASE_ADR + CIF_INPUT_FORMAT_OFFSET) )
#define CIF2_FRAME_WIDTH_ADR        ( (CIF2_BASE_ADR + CIF_FRAME_WIDTH_OFFSET) )
#define CIF2_FRAME_HEIGHT_ADR       ( (CIF2_BASE_ADR + CIF_FRAME_HEIGHT_OFFSET) )
#define CIF2_FRAME_COUNT_ADR        ( (CIF2_BASE_ADR + CIF_FRAME_COUNT_OFFSET) )
#define CIF2_FRAME_RATE_ADR         ( (CIF2_BASE_ADR + CIF_FRAME_RATE_OFFSET) )
#define CIF2_LINE_COUNT_ADR         ( (CIF2_BASE_ADR + CIF_LINE_COUNT_OFFSET) )
#define CIF2_WIN_ROW_START_ADR      ( (CIF2_BASE_ADR + CIF_WIN_ROW_START_OFFSET) )
#define CIF2_WIN_COL_START_ADR      ( (CIF2_BASE_ADR + CIF_WIN_COL_START_OFFSET) )
#define CIF2_WIN_WIDTH_ADR          ( (CIF2_BASE_ADR + CIF_WIN_WIDTH_OFFSET) )
#define CIF2_WIN_HEIGHT_ADR         ( (CIF2_BASE_ADR + CIF_WIN_HEIGHT_OFFSET) )
#define CIF2_SUBSAMPLE_CFG_ADR      ( (CIF2_BASE_ADR + CIF_SUBSAMPLE_CFG_OFFSET) )
#define CIF2_PREVIEW_SUBS_CFG_ADR   ( (CIF2_BASE_ADR + CIF_PREVIEW_SUBS_CFG_OFFSET) )
#define CIF2_R_ACC_VAL_ADR          ( (CIF2_BASE_ADR + CIF_R_ACC_VAL_OFFSET) )
#define CIF2_G_ACC_VAL_ADR          ( (CIF2_BASE_ADR + CIF_G_ACC_VAL_OFFSET) )
#define CIF2_B_ACC_VAL_ADR          ( (CIF2_BASE_ADR + CIF_B_ACC_VAL_OFFSET) )
#define CIF2_R_MAX_VAL_ADR          ( (CIF2_BASE_ADR + CIF_R_MAX_VAL_OFFSET) )
#define CIF2_G_MAX_VAL_ADR          ( (CIF2_BASE_ADR + CIF_G_MAX_VAL_OFFSET) )
#define CIF2_B_MAX_VAL_ADR          ( (CIF2_BASE_ADR + CIF_B_MAX_VAL_OFFSET) )
#define CIF2_CCR_COEFF11_ADR        ( (CIF2_BASE_ADR + CIF_CCR_COEFF11_OFFSET) )
#define CIF2_CCR_COEFF12_ADR        ( (CIF2_BASE_ADR + CIF_CCR_COEFF12_OFFSET) )
#define CIF2_CCR_COEFF13_ADR        ( (CIF2_BASE_ADR + CIF_CCR_COEFF13_OFFSET) )
#define CIF2_CCR_COEFF21_ADR        ( (CIF2_BASE_ADR + CIF_CCR_COEFF21_OFFSET) )
#define CIF2_CCR_COEFF22_ADR        ( (CIF2_BASE_ADR + CIF_CCR_COEFF22_OFFSET) )
#define CIF2_CCR_COEFF23_ADR        ( (CIF2_BASE_ADR + CIF_CCR_COEFF23_OFFSET) )
#define CIF2_CCR_COEFF31_ADR        ( (CIF2_BASE_ADR + CIF_CCR_COEFF31_OFFSET) )
#define CIF2_CCR_COEFF32_ADR        ( (CIF2_BASE_ADR + CIF_CCR_COEFF32_OFFSET) )
#define CIF2_CCR_COEFF33_ADR        ( (CIF2_BASE_ADR + CIF_CCR_COEFF33_OFFSET) )
#define CIF2_CCR_OFF1_ADR           ( (CIF2_BASE_ADR + CIF_CCR_OFF1_OFFSET) )
#define CIF2_CCR_OFF2_ADR           ( (CIF2_BASE_ADR + CIF_CCR_OFF2_OFFSET) )
#define CIF2_CCR_OFF3_ADR           ( (CIF2_BASE_ADR + CIF_CCR_OFF3_OFFSET) )
#define CIF2_CSC_COEFF11_ADR        ( (CIF2_BASE_ADR + CIF_CSC_COEFF11_OFFSET) )
#define CIF2_CSC_COEFF12_ADR        ( (CIF2_BASE_ADR + CIF_CSC_COEFF12_OFFSET) )
#define CIF2_CSC_COEFF13_ADR        ( (CIF2_BASE_ADR + CIF_CSC_COEFF13_OFFSET) )
#define CIF2_CSC_COEFF21_ADR        ( (CIF2_BASE_ADR + CIF_CSC_COEFF21_OFFSET) )
#define CIF2_CSC_COEFF22_ADR        ( (CIF2_BASE_ADR + CIF_CSC_COEFF22_OFFSET) )
#define CIF2_CSC_COEFF23_ADR        ( (CIF2_BASE_ADR + CIF_CSC_COEFF23_OFFSET) )
#define CIF2_CSC_COEFF31_ADR        ( (CIF2_BASE_ADR + CIF_CSC_COEFF31_OFFSET) )
#define CIF2_CSC_COEFF32_ADR        ( (CIF2_BASE_ADR + CIF_CSC_COEFF32_OFFSET) )
#define CIF2_CSC_COEFF33_ADR        ( (CIF2_BASE_ADR + CIF_CSC_COEFF33_OFFSET) )
#define CIF2_CSC_COEFF41_ADR        ( (CIF2_BASE_ADR + CIF_CSC_COEFF41_OFFSET) )
#define CIF2_CSC_COEFF42_ADR        ( (CIF2_BASE_ADR + CIF_CSC_COEFF42_OFFSET) )
#define CIF2_CSC_COEFF43_ADR        ( (CIF2_BASE_ADR + CIF_CSC_COEFF43_OFFSET) )
#define CIF2_CSC_OFF1_ADR           ( (CIF2_BASE_ADR + CIF_CSC_OFF1_OFFSET) )
#define CIF2_CSC_OFF2_ADR           ( (CIF2_BASE_ADR + CIF_CSC_OFF2_OFFSET) )
#define CIF2_CSC_OFF3_ADR           ( (CIF2_BASE_ADR + CIF_CSC_OFF3_OFFSET) )
#define CIF2_CSC_OFF4_ADR           ( (CIF2_BASE_ADR + CIF_CSC_OFF4_OFFSET) )
#define CIF2_OUTPUT_CFG_ADR         ( (CIF2_BASE_ADR + CIF_OUTPUT_CFG_OFFSET) )
#define CIF2_PREVIEW_CFG_ADR        ( (CIF2_BASE_ADR + CIF_PREVIEW_CFG_OFFSET) )
#define CIF2_FIFO_FLUSH_ADR         ( (CIF2_BASE_ADR + CIF_FIFO_FLUSH_OFFSET) )
#define CIF2_DMA0_CFG_ADR           ( (CIF2_BASE_ADR + CIF_DMA0_CFG_OFFSET) )
#define CIF2_DMA0_START_ADR_ADR     ( (CIF2_BASE_ADR + CIF_DMA0_START_ADR_OFFSET) )
#define CIF2_DMA0_LINE_OFF_ADR      ( (CIF2_BASE_ADR + CIF_DMA0_LINE_OFF_OFFSET) )
#define CIF2_DMA0_LINE_WIDTH_ADR    ( (CIF2_BASE_ADR + CIF_DMA0_LINE_WIDTH_OFFSET) )
#define CIF2_DMA0_START_SHADOW_ADR  ( (CIF2_BASE_ADR + CIF_DMA0_START_SHADOW_OFFSET) )
#define CIF2_DMA0_LEN_ADR           ( (CIF2_BASE_ADR + CIF_DMA0_LEN_OFFSET) )
#define CIF2_DMA0_LEN_SHADOW_ADR    ( (CIF2_BASE_ADR + CIF_DMA0_LEN_SHADOW_OFFSET) )
#define CIF2_DMA0_STATUS_ADR        ( (CIF2_BASE_ADR + CIF_DMA0_STATUS_OFFSET) )
#define CIF2_DMA1_CFG_ADR           ( (CIF2_BASE_ADR + CIF_DMA1_CFG_OFFSET) )
#define CIF2_DMA1_START_ADR_ADR     ( (CIF2_BASE_ADR + CIF_DMA1_START_ADR_OFFSET) )
#define CIF2_DMA1_LINE_OFF_ADR      ( (CIF2_BASE_ADR + CIF_DMA1_LINE_OFF_OFFSET) )
#define CIF2_DMA1_LINE_WIDTH_ADR    ( (CIF2_BASE_ADR + CIF_DMA1_LINE_WIDTH_OFFSET) )
#define CIF2_DMA1_START_SHADOW_ADR  ( (CIF2_BASE_ADR + CIF_DMA1_START_SHADOW_OFFSET) )
#define CIF2_DMA1_LEN_ADR           ( (CIF2_BASE_ADR + CIF_DMA1_LEN_OFFSET) )
#define CIF2_DMA1_LEN_SHADOW_ADR    ( (CIF2_BASE_ADR + CIF_DMA1_LEN_SHADOW_OFFSET) )
#define CIF2_DMA1_STATUS_ADR        ( (CIF2_BASE_ADR + CIF_DMA1_STATUS_OFFSET) )
#define CIF2_DMA2_CFG_ADR           ( (CIF2_BASE_ADR + CIF_DMA2_CFG_OFFSET) )
#define CIF2_DMA2_START_ADR_ADR     ( (CIF2_BASE_ADR + CIF_DMA2_START_ADR_OFFSET) )
#define CIF2_DMA2_LINE_OFF_ADR      ( (CIF2_BASE_ADR + CIF_DMA2_LINE_OFF_OFFSET) )
#define CIF2_DMA2_LINE_WIDTH_ADR    ( (CIF2_BASE_ADR + CIF_DMA2_LINE_WIDTH_OFFSET) )
#define CIF2_DMA2_START_SHADOW_ADR  ( (CIF2_BASE_ADR + CIF_DMA2_START_SHADOW_OFFSET) )
#define CIF2_DMA2_LEN_ADR           ( (CIF2_BASE_ADR + CIF_DMA2_LEN_OFFSET) )
#define CIF2_DMA2_LEN_SHADOW_ADR    ( (CIF2_BASE_ADR + CIF_DMA2_LEN_SHADOW_OFFSET) )
#define CIF2_DMA2_STATUS_ADR        ( (CIF2_BASE_ADR + CIF_DMA2_STATUS_OFFSET) )
#define CIF2_DMA3_CFG_ADR           ( (CIF2_BASE_ADR + CIF_DMA3_CFG_OFFSET) )
#define CIF2_DMA3_START_ADR_ADR     ( (CIF2_BASE_ADR + CIF_DMA3_START_ADR_OFFSET) )
#define CIF2_DMA3_LINE_OFF_ADR      ( (CIF2_BASE_ADR + CIF_DMA3_LINE_OFF_OFFSET) )
#define CIF2_DMA3_LINE_WIDTH_ADR    ( (CIF2_BASE_ADR + CIF_DMA3_LINE_WIDTH_OFFSET) )
#define CIF2_DMA3_START_SHADOW_ADR  ( (CIF2_BASE_ADR + CIF_DMA3_START_SHADOW_OFFSET) )
#define CIF2_DMA3_LEN_ADR           ( (CIF2_BASE_ADR + CIF_DMA3_LEN_OFFSET) )
#define CIF2_DMA3_LEN_SHADOW_ADR    ( (CIF2_BASE_ADR + CIF_DMA3_LEN_SHADOW_OFFSET) )
#define CIF2_DMA3_STATUS_ADR        ( (CIF2_BASE_ADR + CIF_DMA3_STATUS_OFFSET) )
#define CIF2_HSYNC_WIDTH_ADR        ( (CIF2_BASE_ADR + CIF_HSYNC_WIDTH_OFFSET) )
#define CIF2_H_BACKPORCH_ADR        ( (CIF2_BASE_ADR + CIF_H_BACKPORCH_OFFSET) )
#define CIF2_H_ACTIVEWIDTH_ADR      ( (CIF2_BASE_ADR + CIF_H_ACTIVEWIDTH_OFFSET) )
#define CIF2_H_FRONTPORCH_ADR       ( (CIF2_BASE_ADR + CIF_H_FRONTPORCH_OFFSET) )
#define CIF2_VSYNC_WIDTH_ADR        ( (CIF2_BASE_ADR + CIF_VSYNC_WIDTH_OFFSET) )
#define CIF2_V_BACKPORCH_ADR        ( (CIF2_BASE_ADR + CIF_V_BACKPORCH_OFFSET) )
#define CIF2_V_ACTIVEHEIGHT_ADR     ( (CIF2_BASE_ADR + CIF_V_ACTIVEHEIGHT_OFFSET) )
#define CIF2_V_FRONTPORCH_ADR       ( (CIF2_BASE_ADR + CIF_V_FRONTPORCH_OFFSET) )
#define CIF2_VSYNC_START_OFFSET_ADR ( (CIF2_BASE_ADR + CIF_VSYNC_START_OFFSET_OFFSET) )
#define CIF2_VSYNC_END_OFFSET_ADR   ( (CIF2_BASE_ADR + CIF_VSYNC_END_OFFSET_OFFSET) )
#define CIF2_PWM0_CTRL_ADR          ( (CIF2_BASE_ADR + CIF_PWM0_CTRL_OFFSET) )
#define CIF2_PWM0_RPT_LEADIN_ADR    ( (CIF2_BASE_ADR + CIF_PWM0_RPT_LEADIN_OFFSET) )
#define CIF2_PWM0_HIGH_LOW_ADR      ( (CIF2_BASE_ADR + CIF_PWM0_HIGH_LOW_OFFSET) )
#define CIF2_PWM1_CTRL_ADR          ( (CIF2_BASE_ADR + CIF_PWM1_CTRL_OFFSET) )
#define CIF2_PWM1_RPT_LEADIN_ADR    ( (CIF2_BASE_ADR + CIF_PWM1_RPT_LEADIN_OFFSET) )
#define CIF2_PWM1_HIGH_LOW_ADR      ( (CIF2_BASE_ADR + CIF_PWM1_HIGH_LOW_OFFSET) )
#define CIF2_PWM2_CTRL_ADR          ( (CIF2_BASE_ADR + CIF_PWM2_CTRL_OFFSET) )
#define CIF2_PWM2_RPT_LEADIN_ADR    ( (CIF2_BASE_ADR + CIF_PWM2_RPT_LEADIN_OFFSET) )
#define CIF2_PWM2_HIGH_LOW_ADR      ( (CIF2_BASE_ADR + CIF_PWM2_HIGH_LOW_OFFSET) )
#define CIF2_RAM_CTRL_ADR           ( (CIF2_BASE_ADR + CIF_RAM_CTRL_OFFSET) )
#define CIF2_LUT0_BASE_ADR          ( (CIF2_BASE_ADR + CIF_LUT0_BASE_OFFSET) )
#define CIF2_LUT1_BASE_ADR          ( (CIF2_BASE_ADR + CIF_LUT1_BASE_OFFSET) )
#define CIF2_LUT2_BASE_ADR          ( (CIF2_BASE_ADR + CIF_LUT2_BASE_OFFSET) )
#define LCD_CONTROL_OFFSET                     ( 0x4 * 0x000 )
#define LCD_INT_STATUS_OFFSET                  ( 0x4 * 0x001 )
#define LCD_INT_ENABLE_OFFSET                  ( 0x4 * 0x002 )
#define LCD_INT_CLEAR_OFFSET                   ( 0x4 * 0x003 )
#define LCD_LINE_COUNT_OFFSET                  ( 0x4 * 0x004 )
#define LCD_LINE_COMPARE_OFFSET                ( 0x4 * 0x005 )
#define LCD_VSTATUS_OFFSET                     ( 0x4 * 0x006 )
#define LCD_VSTATUS_COMPARE_OFFSET             ( 0x4 * 0x007 )
#define LCD_SCREEN_WIDTH_OFFSET                ( 0x4 * 0x008 )
#define LCD_SCREEN_HEIGHT_OFFSET               ( 0x4 * 0x009 )
#define LCD_FIELD_INT_CFG_OFFSET               ( 0x4 * 0x00a )
#define LCD_FIFO_FLUSH_OFFSET                  ( 0x4 * 0x00b )
#define LCD_BG_COLOUR_LS_OFFSET                ( 0x4 * 0x00c )
#define LCD_BG_COLOUR_MS_OFFSET                ( 0x4 * 0x00d )
#define LCD_RAM_CFG_OFFSET                     ( 0x4 * 0x00e )
#define LCD_LAYER0_CFG_OFFSET                  ( 0x4 * 0x100 )
#define LCD_LAYER0_COL_START_OFFSET            ( 0x4 * 0x101 )
#define LCD_LAYER0_ROW_START_OFFSET            ( 0x4 * 0x102 )
#define LCD_LAYER0_WIDTH_OFFSET                ( 0x4 * 0x103 )
#define LCD_LAYER0_HEIGHT_OFFSET               ( 0x4 * 0x104 )
#define LCD_LAYER0_SCALE_CFG_OFFSET            ( 0x4 * 0x105 )
#define LCD_LAYER0_ALPHA_OFFSET                ( 0x4 * 0x106 )
#define LCD_LAYER0_INV_COLOUR_LS_OFFSET        ( 0x4 * 0x107 )
#define LCD_LAYER0_INV_COLOUR_MS_OFFSET        ( 0x4 * 0x108 )
#define LCD_LAYER0_TRANS_COLOUR_LS_OFFSET      ( 0x4 * 0x109 )
#define LCD_LAYER0_TRANS_COLOUR_MS_OFFSET      ( 0x4 * 0x10a )
#define LCD_LAYER0_CSC_COEFF11_OFFSET          ( 0x4 * 0x10b )
#define LCD_LAYER0_CSC_COEFF12_OFFSET          ( 0x4 * 0x10c )
#define LCD_LAYER0_CSC_COEFF13_OFFSET          ( 0x4 * 0x10d )
#define LCD_LAYER0_CSC_COEFF21_OFFSET          ( 0x4 * 0x10e )
#define LCD_LAYER0_CSC_COEFF22_OFFSET          ( 0x4 * 0x10f )
#define LCD_LAYER0_CSC_COEFF23_OFFSET          ( 0x4 * 0x110 )
#define LCD_LAYER0_CSC_COEFF31_OFFSET          ( 0x4 * 0x111 )
#define LCD_LAYER0_CSC_COEFF32_OFFSET          ( 0x4 * 0x112 )
#define LCD_LAYER0_CSC_COEFF33_OFFSET          ( 0x4 * 0x113 )
#define LCD_LAYER0_CSC_OFF1_OFFSET             ( 0x4 * 0x114 )
#define LCD_LAYER0_CSC_OFF2_OFFSET             ( 0x4 * 0x115 )
#define LCD_LAYER0_CSC_OFF3_OFFSET             ( 0x4 * 0x116 )
#define LCD_LAYER0_DMA_CFG_OFFSET              ( 0x4 * 0x117 )
#define LCD_LAYER0_DMA_START_ADR_OFFSET        ( 0x4 * 0x118 )
#define LCD_LAYER0_DMA_START_SHADOW_OFFSET     ( 0x4 * 0x119 )
#define LCD_LAYER0_DMA_LEN_OFFSET              ( 0x4 * 0x11a )
#define LCD_LAYER0_DMA_LEN_SHADOW_OFFSET       ( 0x4 * 0x11b )
#define LCD_LAYER0_DMA_STATUS_OFFSET           ( 0x4 * 0x11c )
#define LCD_LAYER0_DMA_LINE_WIDTH_OFFSET       ( 0x4 * 0x11d )
#define LCD_LAYER0_DMA_LINE_VSTRIDE_OFFSET     ( 0x4 * 0x11e )
#define LCD_LAYER0_DMA_FIFO_STATUS_OFFSET      ( 0x4 * 0x11f )
#define LCD_LAYER0_CFG2_OFFSET                 ( 0x4 * 0x120 )
#define LCD_LAYER1_CFG_OFFSET                  ( 0x4 * 0x200 )
#define LCD_LAYER1_COL_START_OFFSET            ( 0x4 * 0x201 )
#define LCD_LAYER1_ROW_START_OFFSET            ( 0x4 * 0x202 )
#define LCD_LAYER1_WIDTH_OFFSET                ( 0x4 * 0x203 )
#define LCD_LAYER1_HEIGHT_OFFSET               ( 0x4 * 0x204 )
#define LCD_LAYER1_SCALE_CFG_OFFSET            ( 0x4 * 0x205 )
#define LCD_LAYER1_ALPHA_OFFSET                ( 0x4 * 0x206 )
#define LCD_LAYER1_INV_COLOUR_LS_OFFSET        ( 0x4 * 0x207 )
#define LCD_LAYER1_INV_COLOUR_MS_OFFSET        ( 0x4 * 0x208 )
#define LCD_LAYER1_TRANS_COLOUR_LS_OFFSET      ( 0x4 * 0x209 )
#define LCD_LAYER1_TRANS_COLOUR_MS_OFFSET      ( 0x4 * 0x20a )
#define LCD_LAYER1_CSC_COEFF11_OFFSET          ( 0x4 * 0x20b )
#define LCD_LAYER1_CSC_COEFF12_OFFSET          ( 0x4 * 0x20c )
#define LCD_LAYER1_CSC_COEFF13_OFFSET          ( 0x4 * 0x20d )
#define LCD_LAYER1_CSC_COEFF21_OFFSET          ( 0x4 * 0x20e )
#define LCD_LAYER1_CSC_COEFF22_OFFSET          ( 0x4 * 0x20f )
#define LCD_LAYER1_CSC_COEFF23_OFFSET          ( 0x4 * 0x210 )
#define LCD_LAYER1_CSC_COEFF31_OFFSET          ( 0x4 * 0x211 )
#define LCD_LAYER1_CSC_COEFF32_OFFSET          ( 0x4 * 0x212 )
#define LCD_LAYER1_CSC_COEFF33_OFFSET          ( 0x4 * 0x213 )
#define LCD_LAYER1_CSC_OFF1_OFFSET             ( 0x4 * 0x214 )
#define LCD_LAYER1_CSC_OFF2_OFFSET             ( 0x4 * 0x215 )
#define LCD_LAYER1_CSC_OFF3_OFFSET             ( 0x4 * 0x216 )
#define LCD_LAYER1_DMA_CFG_OFFSET              ( 0x4 * 0x217 )
#define LCD_LAYER1_DMA_START_ADR_OFFSET        ( 0x4 * 0x218 )
#define LCD_LAYER1_DMA_START_SHADOW_OFFSET     ( 0x4 * 0x219 )
#define LCD_LAYER1_DMA_LEN_OFFSET              ( 0x4 * 0x21a )
#define LCD_LAYER1_DMA_LEN_SHADOW_OFFSET       ( 0x4 * 0x21b )
#define LCD_LAYER1_DMA_STATUS_OFFSET           ( 0x4 * 0x21c )
#define LCD_LAYER1_DMA_LINE_WIDTH_OFFSET       ( 0x4 * 0x21d )
#define LCD_LAYER1_DMA_LINE_VSTRIDE_OFFSET     ( 0x4 * 0x21e )
#define LCD_LAYER1_DMA_FIFO_STATUS_OFFSET      ( 0x4 * 0x21f )
#define LCD_LAYER1_CFG2_OFFSET                 ( 0x4 * 0x220 )
#define LCD_LAYER2_CFG_OFFSET                  ( 0x4 * 0x300 )
#define LCD_LAYER2_COL_START_OFFSET            ( 0x4 * 0x301 )
#define LCD_LAYER2_ROW_START_OFFSET            ( 0x4 * 0x302 )
#define LCD_LAYER2_WIDTH_OFFSET                ( 0x4 * 0x303 )
#define LCD_LAYER2_HEIGHT_OFFSET               ( 0x4 * 0x304 )
#define LCD_LAYER2_SCALE_CFG_OFFSET            ( 0x4 * 0x305 )
#define LCD_LAYER2_ALPHA_OFFSET                ( 0x4 * 0x306 )
#define LCD_LAYER2_INV_COLOUR_LS_OFFSET        ( 0x4 * 0x307 )
#define LCD_LAYER2_INV_COLOUR_MS_OFFSET        ( 0x4 * 0x308 )
#define LCD_LAYER2_TRANS_COLOUR_LS_OFFSET      ( 0x4 * 0x309 )
#define LCD_LAYER2_TRANS_COLOUR_MS_OFFSET      ( 0x4 * 0x30a )
#define LCD_LAYER2_CSC_COEFF11_OFFSET          ( 0x4 * 0x30b )
#define LCD_LAYER2_CSC_COEFF12_OFFSET          ( 0x4 * 0x30c )
#define LCD_LAYER2_CSC_COEFF13_OFFSET          ( 0x4 * 0x30d )
#define LCD_LAYER2_CSC_COEFF21_OFFSET          ( 0x4 * 0x30e )
#define LCD_LAYER2_CSC_COEFF22_OFFSET          ( 0x4 * 0x30f )
#define LCD_LAYER2_CSC_COEFF23_OFFSET          ( 0x4 * 0x310 )
#define LCD_LAYER2_CSC_COEFF31_OFFSET          ( 0x4 * 0x311 )
#define LCD_LAYER2_CSC_COEFF32_OFFSET          ( 0x4 * 0x312 )
#define LCD_LAYER2_CSC_COEFF33_OFFSET          ( 0x4 * 0x313 )
#define LCD_LAYER2_CSC_OFF1_OFFSET             ( 0x4 * 0x314 )
#define LCD_LAYER2_CSC_OFF2_OFFSET             ( 0x4 * 0x315 )
#define LCD_LAYER2_CSC_OFF3_OFFSET             ( 0x4 * 0x316 )
#define LCD_LAYER2_DMA_CFG_OFFSET              ( 0x4 * 0x317 )
#define LCD_LAYER2_DMA_START_ADR_OFFSET        ( 0x4 * 0x318 )
#define LCD_LAYER2_DMA_START_SHADOW_OFFSET     ( 0x4 * 0x319 )
#define LCD_LAYER2_DMA_LEN_OFFSET              ( 0x4 * 0x31a )
#define LCD_LAYER2_DMA_LEN_SHADOW_OFFSET       ( 0x4 * 0x31b )
#define LCD_LAYER2_DMA_STATUS_OFFSET           ( 0x4 * 0x31c )
#define LCD_LAYER2_DMA_LINE_WIDTH_OFFSET       ( 0x4 * 0x31d )
#define LCD_LAYER2_DMA_LINE_VSTRIDE_OFFSET     ( 0x4 * 0x31e )
#define LCD_LAYER2_DMA_FIFO_STATUS_OFFSET      ( 0x4 * 0x31f )
#define LCD_LAYER2_CFG2_OFFSET                 ( 0x4 * 0x320 )
#define LCD_LAYER3_CFG_OFFSET                  ( 0x4 * 0x400 )
#define LCD_LAYER3_COL_START_OFFSET            ( 0x4 * 0x401 )
#define LCD_LAYER3_ROW_START_OFFSET            ( 0x4 * 0x402 )
#define LCD_LAYER3_WIDTH_OFFSET                ( 0x4 * 0x403 )
#define LCD_LAYER3_HEIGHT_OFFSET               ( 0x4 * 0x404 )
#define LCD_LAYER3_SCALE_CFG_OFFSET            ( 0x4 * 0x405 )
#define LCD_LAYER3_ALPHA_OFFSET                ( 0x4 * 0x406 )
#define LCD_LAYER3_INV_COLOUR_LS_OFFSET        ( 0x4 * 0x407 )
#define LCD_LAYER3_INV_COLOUR_MS_OFFSET        ( 0x4 * 0x408 )
#define LCD_LAYER3_TRANS_COLOUR_LS_OFFSET      ( 0x4 * 0x409 )
#define LCD_LAYER3_TRANS_COLOUR_MS_OFFSET      ( 0x4 * 0x40a )
#define LCD_LAYER3_CSC_COEFF11_OFFSET          ( 0x4 * 0x40b )
#define LCD_LAYER3_CSC_COEFF12_OFFSET          ( 0x4 * 0x40c )
#define LCD_LAYER3_CSC_COEFF13_OFFSET          ( 0x4 * 0x40d )
#define LCD_LAYER3_CSC_COEFF21_OFFSET          ( 0x4 * 0x40e )
#define LCD_LAYER3_CSC_COEFF22_OFFSET          ( 0x4 * 0x40f )
#define LCD_LAYER3_CSC_COEFF23_OFFSET          ( 0x4 * 0x410 )
#define LCD_LAYER3_CSC_COEFF31_OFFSET          ( 0x4 * 0x411 )
#define LCD_LAYER3_CSC_COEFF32_OFFSET          ( 0x4 * 0x412 )
#define LCD_LAYER3_CSC_COEFF33_OFFSET          ( 0x4 * 0x413 )
#define LCD_LAYER3_CSC_OFF1_OFFSET             ( 0x4 * 0x414 )
#define LCD_LAYER3_CSC_OFF2_OFFSET             ( 0x4 * 0x415 )
#define LCD_LAYER3_CSC_OFF3_OFFSET             ( 0x4 * 0x416 )
#define LCD_LAYER3_DMA_CFG_OFFSET              ( 0x4 * 0x417 )
#define LCD_LAYER3_DMA_START_ADR_OFFSET        ( 0x4 * 0x418 )
#define LCD_LAYER3_DMA_START_SHADOW_OFFSET     ( 0x4 * 0x419 )
#define LCD_LAYER3_DMA_LEN_OFFSET              ( 0x4 * 0x41a )
#define LCD_LAYER3_DMA_LEN_SHADOW_OFFSET       ( 0x4 * 0x41b )
#define LCD_LAYER3_DMA_STATUS_OFFSET           ( 0x4 * 0x41c )
#define LCD_LAYER3_DMA_LINE_WIDTH_OFFSET       ( 0x4 * 0x41d )
#define LCD_LAYER3_DMA_LINE_VSTRIDE_OFFSET     ( 0x4 * 0x41e )
#define LCD_LAYER3_DMA_FIFO_STATUS_OFFSET      ( 0x4 * 0x41f )
#define LCD_LAYER3_CFG2_OFFSET                 ( 0x4 * 0x420 )
#define LCD_LAYER2_CLUT0_OFFSET                ( 0x4 * 0x500 )
#define LCD_LAYER2_CLUT1_OFFSET                ( 0x4 * 0x501 )
#define LCD_LAYER2_CLUT2_OFFSET                ( 0x4 * 0x502 )
#define LCD_LAYER2_CLUT3_OFFSET                ( 0x4 * 0x503 )
#define LCD_LAYER2_CLUT4_OFFSET                ( 0x4 * 0x504 )
#define LCD_LAYER2_CLUT5_OFFSET                ( 0x4 * 0x505 )
#define LCD_LAYER2_CLUT6_OFFSET                ( 0x4 * 0x506 )
#define LCD_LAYER2_CLUT7_OFFSET                ( 0x4 * 0x507 )
#define LCD_LAYER2_CLUT8_OFFSET                ( 0x4 * 0x508 )
#define LCD_LAYER2_CLUT9_OFFSET                ( 0x4 * 0x509 )
#define LCD_LAYER2_CLUT10_OFFSET               ( 0x4 * 0x50a )
#define LCD_LAYER2_CLUT11_OFFSET               ( 0x4 * 0x50b )
#define LCD_LAYER2_CLUT12_OFFSET               ( 0x4 * 0x50c )
#define LCD_LAYER2_CLUT13_OFFSET               ( 0x4 * 0x50d )
#define LCD_LAYER2_CLUT14_OFFSET               ( 0x4 * 0x50e )
#define LCD_LAYER2_CLUT15_OFFSET               ( 0x4 * 0x50f )
#define LCD_LAYER3_CLUT0_OFFSET                ( 0x4 * 0x600 )
#define LCD_LAYER3_CLUT1_OFFSET                ( 0x4 * 0x601 )
#define LCD_LAYER3_CLUT2_OFFSET                ( 0x4 * 0x602 )
#define LCD_LAYER3_CLUT3_OFFSET                ( 0x4 * 0x603 )
#define LCD_LAYER3_CLUT4_OFFSET                ( 0x4 * 0x604 )
#define LCD_LAYER3_CLUT5_OFFSET                ( 0x4 * 0x605 )
#define LCD_LAYER3_CLUT6_OFFSET                ( 0x4 * 0x606 )
#define LCD_LAYER3_CLUT7_OFFSET                ( 0x4 * 0x607 )
#define LCD_LAYER3_CLUT8_OFFSET                ( 0x4 * 0x608 )
#define LCD_LAYER3_CLUT9_OFFSET                ( 0x4 * 0x609 )
#define LCD_LAYER3_CLUT10_OFFSET               ( 0x4 * 0x60a )
#define LCD_LAYER3_CLUT11_OFFSET               ( 0x4 * 0x60b )
#define LCD_LAYER3_CLUT12_OFFSET               ( 0x4 * 0x60c )
#define LCD_LAYER3_CLUT13_OFFSET               ( 0x4 * 0x60d )
#define LCD_LAYER3_CLUT14_OFFSET               ( 0x4 * 0x60e )
#define LCD_LAYER3_CLUT15_OFFSET               ( 0x4 * 0x60f )
#define LCD_LAYER0_DMA_START_CB_ADR_OFFSET     ( 0x4 * 0x700 )
#define LCD_LAYER0_DMA_START_CB_SHADOW_OFFSET  ( 0x4 * 0x701 )
#define LCD_LAYER0_DMA_CB_LINE_WIDTH_OFFSET    ( 0x4 * 0x702 )
#define LCD_LAYER0_DMA_CB_LINE_VSTRIDE_OFFSET  ( 0x4 * 0x703 )
#define LCD_LAYER0_DMA_START_CR_ADR_OFFSET     ( 0x4 * 0x704 )
#define LCD_LAYER0_DMA_START_CR_SHADOW_OFFSET  ( 0x4 * 0x705 )
#define LCD_LAYER0_DMA_CR_LINE_WIDTH_OFFSET    ( 0x4 * 0x706 )
#define LCD_LAYER0_DMA_CR_LINE_VSTRIDE_OFFSET  ( 0x4 * 0x707 )
#define LCD_LAYER1_DMA_START_CB_ADR_OFFSET     ( 0x4 * 0x708 )
#define LCD_LAYER1_DMA_START_CB_SHADOW_OFFSET  ( 0x4 * 0x709 )
#define LCD_LAYER1_DMA_CB_LINE_WIDTH_OFFSET    ( 0x4 * 0x70a )
#define LCD_LAYER1_DMA_CB_LINE_VSTRIDE_OFFSET  ( 0x4 * 0x70b )
#define LCD_LAYER1_DMA_START_CR_ADR_OFFSET     ( 0x4 * 0x70c )
#define LCD_LAYER1_DMA_START_CR_SHADOW_OFFSET  ( 0x4 * 0x70d )
#define LCD_LAYER1_DMA_CR_LINE_WIDTH_OFFSET    ( 0x4 * 0x70e )
#define LCD_LAYER1_DMA_CR_LINE_VSTRIDE_OFFSET  ( 0x4 * 0x70f )
#define LCD_OUT_FORMAT_CFG_OFFSET              ( 0x4 * 0x800 )
#define LCD_HSYNC_WIDTH_OFFSET                 ( 0x4 * 0x801 )
#define LCD_H_BACKPORCH_OFFSET                 ( 0x4 * 0x802 )
#define LCD_H_ACTIVEWIDTH_OFFSET               ( 0x4 * 0x803 )
#define LCD_H_FRONTPORCH_OFFSET                ( 0x4 * 0x804 )
#define LCD_VSYNC_WIDTH_OFFSET                 ( 0x4 * 0x805 )
#define LCD_V_BACKPORCH_OFFSET                 ( 0x4 * 0x806 )
#define LCD_V_ACTIVEHEIGHT_OFFSET              ( 0x4 * 0x807 )
#define LCD_V_FRONTPORCH_OFFSET                ( 0x4 * 0x808 )
#define LCD_VSYNC_START_OFFSET_OFFSET          ( 0x4 * 0x809 )
#define LCD_VSYNC_END_OFFSET_OFFSET            ( 0x4 * 0x80a )
#define LCD_V_BACKPORCH_EVEN_OFFSET            ( 0x4 * 0x80b )
#define LCD_VSYNC_WIDTH_EVEN_OFFSET            ( 0x4 * 0x80c )
#define LCD_V_ACTIVEHEIGHT_EVEN_OFFSET         ( 0x4 * 0x80d )
#define LCD_V_FRONTPORCH_EVEN_OFFSET           ( 0x4 * 0x80e )
#define LCD_VSYNC_START_OFFSET_EVEN_OFFSET     ( 0x4 * 0x80f )
#define LCD_VSYNC_END_OFFSET_EVEN_OFFSET       ( 0x4 * 0x810 )
#define LCD_TIMING_GEN_TRIG_OFFSET             ( 0x4 * 0x811 )
#define LCD_PWM0_CTRL_OFFSET                   ( 0x4 * 0x812 )
#define LCD_PWM0_RPT_LEADIN_OFFSET             ( 0x4 * 0x813 )
#define LCD_PWM0_HIGH_LOW_OFFSET               ( 0x4 * 0x814 )
#define LCD_PWM1_CTRL_OFFSET                   ( 0x4 * 0x815 )
#define LCD_PWM1_RPT_LEADIN_OFFSET             ( 0x4 * 0x816 )
#define LCD_PWM1_HIGH_LOW_OFFSET               ( 0x4 * 0x817 )
#define LCD_PWM2_CTRL_OFFSET                   ( 0x4 * 0x818 )
#define LCD_PWM2_RPT_LEADIN_OFFSET             ( 0x4 * 0x819 )
#define LCD_PWM2_HIGH_LOW_OFFSET               ( 0x4 * 0x81a )
#define LCD_VIDEO0_DMA0_BYTES_OFFSET           ( 0x4 * 0xb00 )
#define LCD_VIDEO0_DMA0_STATE_OFFSET           ( 0x4 * 0xb01 )
#define LCD_VIDEO0_DMA1_BYTES_OFFSET           ( 0x4 * 0xb02 )
#define LCD_VIDEO0_DMA1_STATE_OFFSET           ( 0x4 * 0xb03 )
#define LCD_VIDEO0_DMA2_BYTES_OFFSET           ( 0x4 * 0xb04 )
#define LCD_VIDEO0_DMA2_STATE_OFFSET           ( 0x4 * 0xb05 )
#define LCD_VIDEO1_DMA0_BYTES_OFFSET           ( 0x4 * 0xb06 )
#define LCD_VIDEO1_DMA0_STATE_OFFSET           ( 0x4 * 0xb07 )
#define LCD_VIDEO1_DMA1_BYTES_OFFSET           ( 0x4 * 0xb08 )
#define LCD_VIDEO1_DMA1_STATE_OFFSET           ( 0x4 * 0xb09 )
#define LCD_VIDEO1_DMA2_BYTES_OFFSET           ( 0x4 * 0xb0a )
#define LCD_VIDEO1_DMA2_STATE_OFFSET           ( 0x4 * 0xb0b )
#define LCD_GRAPHIC0_DMA_BYTES_OFFSET          ( 0x4 * 0xb0c )
#define LCD_GRAPHIC0_DMA_STATE_OFFSET          ( 0x4 * 0xb0d )
#define LCD_GRAPHIC1_DMA_BYTES_OFFSET          ( 0x4 * 0xb0e )
#define LCD_GRAPHIC1_DMA_STATE_OFFSET          ( 0x4 * 0xb0f )
#define LCD1_BASE_ADR                        ( (LPB2_CONTROL_ADR + 0xc0000) )
#define LCD_BASE_ADR                         ( LCD1_BASE_ADR )
#define LCD1_CONTROL_ADR                     ( (LCD1_BASE_ADR + LCD_CONTROL_OFFSET) )
#define LCD1_INT_STATUS_ADR                  ( (LCD1_BASE_ADR + LCD_INT_STATUS_OFFSET) )
#define LCD1_INT_ENABLE_ADR                  ( (LCD1_BASE_ADR + LCD_INT_ENABLE_OFFSET) )
#define LCD1_INT_CLEAR_ADR                   ( (LCD1_BASE_ADR + LCD_INT_CLEAR_OFFSET) )
#define LCD1_LINE_COUNT_ADR                  ( (LCD1_BASE_ADR + LCD_LINE_COUNT_OFFSET) )
#define LCD1_LINE_COMPARE_ADR                ( (LCD1_BASE_ADR + LCD_LINE_COMPARE_OFFSET) )
#define LCD1_VSTATUS_ADR                     ( (LCD1_BASE_ADR + LCD_VSTATUS_OFFSET) )
#define LCD1_VSTATUS_COMPARE_ADR             ( (LCD1_BASE_ADR + LCD_VSTATUS_COMPARE_OFFSET) )
#define LCD1_FIELD_INT_CFG_ADR               ( (LCD1_BASE_ADR + LCD_FIELD_INT_CFG_OFFSET) )
#define LCD1_FIFO_FLUSH_ADR                  ( (LCD1_BASE_ADR + LCD_FIFO_FLUSH_OFFSET) )
#define LCD1_SCREEN_WIDTH_ADR                ( (LCD1_BASE_ADR + LCD_SCREEN_WIDTH_OFFSET) )
#define LCD1_SCREEN_HEIGHT_ADR               ( (LCD1_BASE_ADR + LCD_SCREEN_HEIGHT_OFFSET) )
#define LCD1_BG_COLOUR_MS_ADR                ( (LCD1_BASE_ADR + LCD_BG_COLOUR_MS_OFFSET) )
#define LCD1_BG_COLOUR_LS_ADR                ( (LCD1_BASE_ADR + LCD_BG_COLOUR_LS_OFFSET) )
#define LCD1_RAM_CFG_ADR                     ( (LCD1_BASE_ADR + LCD_RAM_CFG_OFFSET) )
#define LCD1_LAYER0_CFG_ADR                  ( (LCD1_BASE_ADR + LCD_LAYER0_CFG_OFFSET) )
#define LCD1_LAYER0_COL_START_ADR            ( (LCD1_BASE_ADR + LCD_LAYER0_COL_START_OFFSET) )
#define LCD1_LAYER0_ROW_START_ADR            ( (LCD1_BASE_ADR + LCD_LAYER0_ROW_START_OFFSET) )
#define LCD1_LAYER0_WIDTH_ADR                ( (LCD1_BASE_ADR + LCD_LAYER0_WIDTH_OFFSET) )
#define LCD1_LAYER0_HEIGHT_ADR               ( (LCD1_BASE_ADR + LCD_LAYER0_HEIGHT_OFFSET) )
#define LCD1_LAYER0_SCALE_CFG_ADR            ( (LCD1_BASE_ADR + LCD_LAYER0_SCALE_CFG_OFFSET) )
//#define LCD1_LAYER0_ALPHA_ADR                ( (LCD1_BASE_ADR + LCD_LAYER0_ALPHA_OFFSET) )
//#define LCD1_LAYER0_INV_COLOUR_ADR           ( (LCD1_BASE_ADR + LCD_LAYER0_INV_COLOUR_OFFSET) )
//#define LCD1_LAYER0_TRANS_COLOUR_ADR         ( (LCD1_BASE_ADR + LCD_LAYER0_TRANS_COLOUR_OFFSET) )
#define LCD1_LAYER0_CSC_COEFF11_ADR          ( (LCD1_BASE_ADR + LCD_LAYER0_CSC_COEFF11_OFFSET) )
#define LCD1_LAYER0_CSC_COEFF12_ADR          ( (LCD1_BASE_ADR + LCD_LAYER0_CSC_COEFF12_OFFSET) )
#define LCD1_LAYER0_CSC_COEFF13_ADR          ( (LCD1_BASE_ADR + LCD_LAYER0_CSC_COEFF13_OFFSET) )
#define LCD1_LAYER0_CSC_COEFF21_ADR          ( (LCD1_BASE_ADR + LCD_LAYER0_CSC_COEFF21_OFFSET) )
#define LCD1_LAYER0_CSC_COEFF22_ADR          ( (LCD1_BASE_ADR + LCD_LAYER0_CSC_COEFF22_OFFSET) )
#define LCD1_LAYER0_CSC_COEFF23_ADR          ( (LCD1_BASE_ADR + LCD_LAYER0_CSC_COEFF23_OFFSET) )
#define LCD1_LAYER0_CSC_COEFF31_ADR          ( (LCD1_BASE_ADR + LCD_LAYER0_CSC_COEFF31_OFFSET) )
#define LCD1_LAYER0_CSC_COEFF32_ADR          ( (LCD1_BASE_ADR + LCD_LAYER0_CSC_COEFF32_OFFSET) )
#define LCD1_LAYER0_CSC_COEFF33_ADR          ( (LCD1_BASE_ADR + LCD_LAYER0_CSC_COEFF33_OFFSET) )
#define LCD1_LAYER0_CSC_OFF1_ADR             ( (LCD1_BASE_ADR + LCD_LAYER0_CSC_OFF1_OFFSET) )
#define LCD1_LAYER0_CSC_OFF2_ADR             ( (LCD1_BASE_ADR + LCD_LAYER0_CSC_OFF2_OFFSET) )
#define LCD1_LAYER0_CSC_OFF3_ADR             ( (LCD1_BASE_ADR + LCD_LAYER0_CSC_OFF3_OFFSET) )
#define LCD1_LAYER0_DMA_CFG_ADR              ( (LCD1_BASE_ADR + LCD_LAYER0_DMA_CFG_OFFSET) )
#define LCD1_LAYER0_DMA_START_ADR_ADR        ( (LCD1_BASE_ADR + LCD_LAYER0_DMA_START_ADR_OFFSET) )
#define LCD1_LAYER0_DMA_START_SHADOW_ADR     ( (LCD1_BASE_ADR + LCD_LAYER0_DMA_START_SHADOW_OFFSET) )
#define LCD1_LAYER0_DMA_LEN_ADR              ( (LCD1_BASE_ADR + LCD_LAYER0_DMA_LEN_OFFSET) )
#define LCD1_LAYER0_DMA_LEN_SHADOW_ADR       ( (LCD1_BASE_ADR + LCD_LAYER0_DMA_LEN_SHADOW_OFFSET) )
#define LCD1_LAYER0_DMA_STATUS_ADR           ( (LCD1_BASE_ADR + LCD_LAYER0_DMA_STATUS_OFFSET) )
#define LCD1_LAYER0_DMA_LINE_WIDTH_ADR       ( (LCD1_BASE_ADR + LCD_LAYER0_DMA_LINE_WIDTH_OFFSET) )
#define LCD1_LAYER0_DMA_LINE_VSTRIDE_ADR     ( (LCD1_BASE_ADR + LCD_LAYER0_DMA_LINE_VSTRIDE_OFFSET) )
#define LCD1_LAYER0_DMA_START_CB_ADR_ADR     ( (LCD1_BASE_ADR + LCD_LAYER0_DMA_START_CB_ADR_OFFSET) )
#define LCD1_LAYER0_DMA_START_CB_SHADOW_ADR  ( (LCD1_BASE_ADR + LCD_LAYER0_DMA_START_CB_SHADOW_OFFSET) )
#define LCD1_LAYER0_DMA_CB_LINE_WIDTH_ADR    ( (LCD1_BASE_ADR + LCD_LAYER0_DMA_CB_LINE_WIDTH_OFFSET) )
#define LCD1_LAYER0_DMA_CB_LINE_VSTRIDE_ADR  ( (LCD1_BASE_ADR + LCD_LAYER0_DMA_CB_LINE_VSTRIDE_OFFSET) )
#define LCD1_LAYER0_DMA_START_CR_ADR_ADR     ( (LCD1_BASE_ADR + LCD_LAYER0_DMA_START_CR_ADR_OFFSET) )
#define LCD1_LAYER0_DMA_START_CR_SHADOW_ADR  ( (LCD1_BASE_ADR + LCD_LAYER0_DMA_START_CR_SHADOW_OFFSET) )
#define LCD1_LAYER0_DMA_CR_LINE_WIDTH_ADR    ( (LCD1_BASE_ADR + LCD_LAYER0_DMA_CR_LINE_WIDTH_OFFSET) )
#define LCD1_LAYER0_DMA_CR_LINE_VSTRIDE_ADR  ( (LCD1_BASE_ADR + LCD_LAYER0_DMA_CR_LINE_VSTRIDE_OFFSET) )
#define LCD1_LAYER0_DMA_FIFO_STATUS_ADR      ( (LCD1_BASE_ADR + LCD_LAYER0_DMA_FIFO_STATUS_OFFSET) )
#define LCD1_LAYER1_CFG_ADR                  ( (LCD1_BASE_ADR + LCD_LAYER1_CFG_OFFSET) )
#define LCD1_LAYER1_COL_START_ADR            ( (LCD1_BASE_ADR + LCD_LAYER1_COL_START_OFFSET) )
#define LCD1_LAYER1_ROW_START_ADR            ( (LCD1_BASE_ADR + LCD_LAYER1_ROW_START_OFFSET) )
#define LCD1_LAYER1_WIDTH_ADR                ( (LCD1_BASE_ADR + LCD_LAYER1_WIDTH_OFFSET) )
#define LCD1_LAYER1_HEIGHT_ADR               ( (LCD1_BASE_ADR + LCD_LAYER1_HEIGHT_OFFSET) )
#define LCD1_LAYER1_SCALE_CFG_ADR            ( (LCD1_BASE_ADR + LCD_LAYER1_SCALE_CFG_OFFSET) )
//#define LCD1_LAYER1_ALPHA_ADR                ( (LCD1_BASE_ADR + LCD_LAYER1_ALPHA_OFFSET) )
//#define LCD1_LAYER1_INV_COLOUR_ADR           ( (LCD1_BASE_ADR + LCD_LAYER1_INV_COLOUR_OFFSET) )
//#define LCD1_LAYER1_TRANS_COLOUR_ADR         ( (LCD1_BASE_ADR + LCD_LAYER1_TRANS_COLOUR_OFFSET) )
#define LCD1_LAYER1_CSC_COEFF11_ADR          ( (LCD1_BASE_ADR + LCD_LAYER1_CSC_COEFF11_OFFSET) )
#define LCD1_LAYER1_CSC_COEFF12_ADR          ( (LCD1_BASE_ADR + LCD_LAYER1_CSC_COEFF12_OFFSET) )
#define LCD1_LAYER1_CSC_COEFF13_ADR          ( (LCD1_BASE_ADR + LCD_LAYER1_CSC_COEFF13_OFFSET) )
#define LCD1_LAYER1_CSC_COEFF21_ADR          ( (LCD1_BASE_ADR + LCD_LAYER1_CSC_COEFF21_OFFSET) )
#define LCD1_LAYER1_CSC_COEFF22_ADR          ( (LCD1_BASE_ADR + LCD_LAYER1_CSC_COEFF22_OFFSET) )
#define LCD1_LAYER1_CSC_COEFF23_ADR          ( (LCD1_BASE_ADR + LCD_LAYER1_CSC_COEFF23_OFFSET) )
#define LCD1_LAYER1_CSC_COEFF31_ADR          ( (LCD1_BASE_ADR + LCD_LAYER1_CSC_COEFF31_OFFSET) )
#define LCD1_LAYER1_CSC_COEFF32_ADR          ( (LCD1_BASE_ADR + LCD_LAYER1_CSC_COEFF32_OFFSET) )
#define LCD1_LAYER1_CSC_COEFF33_ADR          ( (LCD1_BASE_ADR + LCD_LAYER1_CSC_COEFF33_OFFSET) )
#define LCD1_LAYER1_CSC_OFF1_ADR             ( (LCD1_BASE_ADR + LCD_LAYER1_CSC_OFF1_OFFSET) )
#define LCD1_LAYER1_CSC_OFF2_ADR             ( (LCD1_BASE_ADR + LCD_LAYER1_CSC_OFF2_OFFSET) )
#define LCD1_LAYER1_CSC_OFF3_ADR             ( (LCD1_BASE_ADR + LCD_LAYER1_CSC_OFF3_OFFSET) )
#define LCD1_LAYER1_DMA_CFG_ADR              ( (LCD1_BASE_ADR + LCD_LAYER1_DMA_CFG_OFFSET) )
#define LCD1_LAYER1_DMA_START_ADR_ADR        ( (LCD1_BASE_ADR + LCD_LAYER1_DMA_START_ADR_OFFSET) )
#define LCD1_LAYER1_DMA_START_SHADOW_ADR     ( (LCD1_BASE_ADR + LCD_LAYER1_DMA_START_SHADOW_OFFSET) )
#define LCD1_LAYER1_DMA_LEN_ADR              ( (LCD1_BASE_ADR + LCD_LAYER1_DMA_LEN_OFFSET) )
#define LCD1_LAYER1_DMA_LEN_SHADOW_ADR       ( (LCD1_BASE_ADR + LCD_LAYER1_DMA_LEN_SHADOW_OFFSET) )
#define LCD1_LAYER1_DMA_STATUS_ADR           ( (LCD1_BASE_ADR + LCD_LAYER1_DMA_STATUS_OFFSET) )
#define LCD1_LAYER1_DMA_LINE_WIDTH_ADR       ( (LCD1_BASE_ADR + LCD_LAYER1_DMA_LINE_WIDTH_OFFSET) )
#define LCD1_LAYER1_DMA_LINE_VSTRIDE_ADR     ( (LCD1_BASE_ADR + LCD_LAYER1_DMA_LINE_VSTRIDE_OFFSET) )
#define LCD1_LAYER1_DMA_START_CB_ADR_ADR     ( (LCD1_BASE_ADR + LCD_LAYER1_DMA_START_CB_ADR_OFFSET) )
#define LCD1_LAYER1_DMA_START_CB_SHADOW_ADR  ( (LCD1_BASE_ADR + LCD_LAYER1_DMA_START_CB_SHADOW_OFFSET) )
#define LCD1_LAYER1_DMA_CB_LINE_WIDTH_ADR    ( (LCD1_BASE_ADR + LCD_LAYER1_DMA_CB_LINE_WIDTH_OFFSET) )
#define LCD1_LAYER1_DMA_CB_LINE_VSTRIDE_ADR  ( (LCD1_BASE_ADR + LCD_LAYER1_DMA_CB_LINE_VSTRIDE_OFFSET) )
#define LCD1_LAYER1_DMA_START_CR_ADR_ADR     ( (LCD1_BASE_ADR + LCD_LAYER1_DMA_START_CR_ADR_OFFSET) )
#define LCD1_LAYER1_DMA_START_CR_SHADOW_ADR  ( (LCD1_BASE_ADR + LCD_LAYER1_DMA_START_CR_SHADOW_OFFSET) )
#define LCD1_LAYER1_DMA_CR_LINE_WIDTH_ADR    ( (LCD1_BASE_ADR + LCD_LAYER1_DMA_CR_LINE_WIDTH_OFFSET) )
#define LCD1_LAYER1_DMA_CR_LINE_VSTRIDE_ADR  ( (LCD1_BASE_ADR + LCD_LAYER1_DMA_CR_LINE_VSTRIDE_OFFSET) )
#define LCD1_LAYER1_DMA_FIFO_STATUS_ADR      ( (LCD1_BASE_ADR + LCD_LAYER1_DMA_FIFO_STATUS_OFFSET) )
#define LCD1_LAYER2_CFG_ADR                  ( (LCD1_BASE_ADR + LCD_LAYER2_CFG_OFFSET) )
#define LCD1_LAYER2_COL_START_ADR            ( (LCD1_BASE_ADR + LCD_LAYER2_COL_START_OFFSET) )
#define LCD1_LAYER2_ROW_START_ADR            ( (LCD1_BASE_ADR + LCD_LAYER2_ROW_START_OFFSET) )
#define LCD1_LAYER2_WIDTH_ADR                ( (LCD1_BASE_ADR + LCD_LAYER2_WIDTH_OFFSET) )
#define LCD1_LAYER2_HEIGHT_ADR               ( (LCD1_BASE_ADR + LCD_LAYER2_HEIGHT_OFFSET) )
#define LCD1_LAYER2_SCALE_CFG_ADR            ( (LCD1_BASE_ADR + LCD_LAYER2_SCALE_CFG_OFFSET) )
//#define LCD1_LAYER2_ALPHA_ADR                ( (LCD1_BASE_ADR + LCD_LAYER2_ALPHA_OFFSET) )
//#define LCD1_LAYER2_INV_COLOUR_ADR           ( (LCD1_BASE_ADR + LCD_LAYER2_INV_COLOUR_OFFSET) )
//#define LCD1_LAYER2_TRANS_COLOUR_ADR         ( (LCD1_BASE_ADR + LCD_LAYER2_TRANS_COLOUR_OFFSET) )
#define LCD1_LAYER2_CSC_COEFF11_ADR          ( (LCD1_BASE_ADR + LCD_LAYER2_CSC_COEFF11_OFFSET) )
#define LCD1_LAYER2_CSC_COEFF12_ADR          ( (LCD1_BASE_ADR + LCD_LAYER2_CSC_COEFF12_OFFSET) )
#define LCD1_LAYER2_CSC_COEFF13_ADR          ( (LCD1_BASE_ADR + LCD_LAYER2_CSC_COEFF13_OFFSET) )
#define LCD1_LAYER2_CSC_COEFF21_ADR          ( (LCD1_BASE_ADR + LCD_LAYER2_CSC_COEFF21_OFFSET) )
#define LCD1_LAYER2_CSC_COEFF22_ADR          ( (LCD1_BASE_ADR + LCD_LAYER2_CSC_COEFF22_OFFSET) )
#define LCD1_LAYER2_CSC_COEFF23_ADR          ( (LCD1_BASE_ADR + LCD_LAYER2_CSC_COEFF23_OFFSET) )
#define LCD1_LAYER2_CSC_COEFF31_ADR          ( (LCD1_BASE_ADR + LCD_LAYER2_CSC_COEFF31_OFFSET) )
#define LCD1_LAYER2_CSC_COEFF32_ADR          ( (LCD1_BASE_ADR + LCD_LAYER2_CSC_COEFF32_OFFSET) )
#define LCD1_LAYER2_CSC_COEFF33_ADR          ( (LCD1_BASE_ADR + LCD_LAYER2_CSC_COEFF33_OFFSET) )
#define LCD1_LAYER2_CSC_OFF1_ADR             ( (LCD1_BASE_ADR + LCD_LAYER2_CSC_OFF1_OFFSET) )
#define LCD1_LAYER2_CSC_OFF2_ADR             ( (LCD1_BASE_ADR + LCD_LAYER2_CSC_OFF2_OFFSET) )
#define LCD1_LAYER2_CSC_OFF3_ADR             ( (LCD1_BASE_ADR + LCD_LAYER2_CSC_OFF3_OFFSET) )
#define LCD1_LAYER2_DMA_CFG_ADR              ( (LCD1_BASE_ADR + LCD_LAYER2_DMA_CFG_OFFSET) )
#define LCD1_LAYER2_DMA_START_ADR_ADR        ( (LCD1_BASE_ADR + LCD_LAYER2_DMA_START_ADR_OFFSET) )
#define LCD1_LAYER2_DMA_START_SHADOW_ADR     ( (LCD1_BASE_ADR + LCD_LAYER2_DMA_START_SHADOW_OFFSET) )
#define LCD1_LAYER2_DMA_LEN_ADR              ( (LCD1_BASE_ADR + LCD_LAYER2_DMA_LEN_OFFSET) )
#define LCD1_LAYER2_DMA_LEN_SHADOW_ADR       ( (LCD1_BASE_ADR + LCD_LAYER2_DMA_LEN_SHADOW_OFFSET) )
#define LCD1_LAYER2_DMA_STATUS_ADR           ( (LCD1_BASE_ADR + LCD_LAYER2_DMA_STATUS_OFFSET) )
#define LCD1_LAYER2_DMA_LINE_WIDTH_ADR       ( (LCD1_BASE_ADR + LCD_LAYER2_DMA_LINE_WIDTH_OFFSET) )
#define LCD1_LAYER2_DMA_LINE_VSTRIDE_ADR     ( (LCD1_BASE_ADR + LCD_LAYER2_DMA_LINE_VSTRIDE_OFFSET) )
#define LCD1_LAYER2_DMA_FIFO_STATUS_ADR      ( (LCD1_BASE_ADR + LCD_LAYER2_DMA_FIFO_STATUS_OFFSET) )
#define LCD1_LAYER2_CLUT0_ADR                ( (LCD1_BASE_ADR + LCD_LAYER2_CLUT0_OFFSET) )
#define LCD1_LAYER2_CLUT1_ADR                ( (LCD1_BASE_ADR + LCD_LAYER2_CLUT1_OFFSET) )
#define LCD1_LAYER2_CLUT2_ADR                ( (LCD1_BASE_ADR + LCD_LAYER2_CLUT2_OFFSET) )
#define LCD1_LAYER2_CLUT3_ADR                ( (LCD1_BASE_ADR + LCD_LAYER2_CLUT3_OFFSET) )
#define LCD1_LAYER2_CLUT4_ADR                ( (LCD1_BASE_ADR + LCD_LAYER2_CLUT4_OFFSET) )
#define LCD1_LAYER2_CLUT5_ADR                ( (LCD1_BASE_ADR + LCD_LAYER2_CLUT5_OFFSET) )
#define LCD1_LAYER2_CLUT6_ADR                ( (LCD1_BASE_ADR + LCD_LAYER2_CLUT6_OFFSET) )
#define LCD1_LAYER2_CLUT7_ADR                ( (LCD1_BASE_ADR + LCD_LAYER2_CLUT7_OFFSET) )
#define LCD1_LAYER2_CLUT8_ADR                ( (LCD1_BASE_ADR + LCD_LAYER2_CLUT8_OFFSET) )
#define LCD1_LAYER2_CLUT9_ADR                ( (LCD1_BASE_ADR + LCD_LAYER2_CLUT9_OFFSET) )
#define LCD1_LAYER2_CLUT10_ADR               ( (LCD1_BASE_ADR + LCD_LAYER2_CLUT10_OFFSET) )
#define LCD1_LAYER2_CLUT11_ADR               ( (LCD1_BASE_ADR + LCD_LAYER2_CLUT11_OFFSET) )
#define LCD1_LAYER2_CLUT12_ADR               ( (LCD1_BASE_ADR + LCD_LAYER2_CLUT12_OFFSET) )
#define LCD1_LAYER2_CLUT13_ADR               ( (LCD1_BASE_ADR + LCD_LAYER2_CLUT13_OFFSET) )
#define LCD1_LAYER2_CLUT14_ADR               ( (LCD1_BASE_ADR + LCD_LAYER2_CLUT14_OFFSET) )
#define LCD1_LAYER2_CLUT15_ADR               ( (LCD1_BASE_ADR + LCD_LAYER2_CLUT15_OFFSET) )
#define LCD1_LAYER3_CFG_ADR                  ( (LCD1_BASE_ADR + LCD_LAYER3_CFG_OFFSET) )
#define LCD1_LAYER3_COL_START_ADR            ( (LCD1_BASE_ADR + LCD_LAYER3_COL_START_OFFSET) )
#define LCD1_LAYER3_ROW_START_ADR            ( (LCD1_BASE_ADR + LCD_LAYER3_ROW_START_OFFSET) )
#define LCD1_LAYER3_WIDTH_ADR                ( (LCD1_BASE_ADR + LCD_LAYER3_WIDTH_OFFSET) )
#define LCD1_LAYER3_HEIGHT_ADR               ( (LCD1_BASE_ADR + LCD_LAYER3_HEIGHT_OFFSET) )
#define LCD1_LAYER3_SCALE_CFG_ADR            ( (LCD1_BASE_ADR + LCD_LAYER3_SCALE_CFG_OFFSET) )
//#define LCD1_LAYER3_ALPHA_ADR                ( (LCD1_BASE_ADR + LCD_LAYER3_ALPHA_OFFSET) )
//#define LCD1_LAYER3_INV_COLOUR_ADR           ( (LCD1_BASE_ADR + LCD_LAYER3_INV_COLOUR_OFFSET) )
//#define LCD1_LAYER3_TRANS_COLOUR_ADR         ( (LCD1_BASE_ADR + LCD_LAYER3_TRANS_COLOUR_OFFSET) )
#define LCD1_LAYER3_CSC_COEFF11_ADR          ( (LCD1_BASE_ADR + LCD_LAYER3_CSC_COEFF11_OFFSET) )
#define LCD1_LAYER3_CSC_COEFF12_ADR          ( (LCD1_BASE_ADR + LCD_LAYER3_CSC_COEFF12_OFFSET) )
#define LCD1_LAYER3_CSC_COEFF13_ADR          ( (LCD1_BASE_ADR + LCD_LAYER3_CSC_COEFF13_OFFSET) )
#define LCD1_LAYER3_CSC_COEFF21_ADR          ( (LCD1_BASE_ADR + LCD_LAYER3_CSC_COEFF21_OFFSET) )
#define LCD1_LAYER3_CSC_COEFF22_ADR          ( (LCD1_BASE_ADR + LCD_LAYER3_CSC_COEFF22_OFFSET) )
#define LCD1_LAYER3_CSC_COEFF23_ADR          ( (LCD1_BASE_ADR + LCD_LAYER3_CSC_COEFF23_OFFSET) )
#define LCD1_LAYER3_CSC_COEFF31_ADR          ( (LCD1_BASE_ADR + LCD_LAYER3_CSC_COEFF31_OFFSET) )
#define LCD1_LAYER3_CSC_COEFF32_ADR          ( (LCD1_BASE_ADR + LCD_LAYER3_CSC_COEFF32_OFFSET) )
#define LCD1_LAYER3_CSC_COEFF33_ADR          ( (LCD1_BASE_ADR + LCD_LAYER3_CSC_COEFF33_OFFSET) )
#define LCD1_LAYER3_CSC_OFF1_ADR             ( (LCD1_BASE_ADR + LCD_LAYER3_CSC_OFF1_OFFSET) )
#define LCD1_LAYER3_CSC_OFF2_ADR             ( (LCD1_BASE_ADR + LCD_LAYER3_CSC_OFF2_OFFSET) )
#define LCD1_LAYER3_CSC_OFF3_ADR             ( (LCD1_BASE_ADR + LCD_LAYER3_CSC_OFF3_OFFSET) )
#define LCD1_LAYER3_DMA_CFG_ADR              ( (LCD1_BASE_ADR + LCD_LAYER3_DMA_CFG_OFFSET) )
#define LCD1_LAYER3_DMA_START_ADR_ADR        ( (LCD1_BASE_ADR + LCD_LAYER3_DMA_START_ADR_OFFSET) )
#define LCD1_LAYER3_DMA_START_SHADOW_ADR     ( (LCD1_BASE_ADR + LCD_LAYER3_DMA_START_SHADOW_OFFSET) )
#define LCD1_LAYER3_DMA_LEN_ADR              ( (LCD1_BASE_ADR + LCD_LAYER3_DMA_LEN_OFFSET) )
#define LCD1_LAYER3_DMA_LEN_SHADOW_ADR       ( (LCD1_BASE_ADR + LCD_LAYER3_DMA_LEN_SHADOW_OFFSET) )
#define LCD1_LAYER3_DMA_STATUS_ADR           ( (LCD1_BASE_ADR + LCD_LAYER3_DMA_STATUS_OFFSET) )
#define LCD1_LAYER3_DMA_LINE_WIDTH_ADR       ( (LCD1_BASE_ADR + LCD_LAYER3_DMA_LINE_WIDTH_OFFSET) )
#define LCD1_LAYER3_DMA_LINE_VSTRIDE_ADR     ( (LCD1_BASE_ADR + LCD_LAYER3_DMA_LINE_VSTRIDE_OFFSET) )
#define LCD1_LAYER3_DMA_FIFO_STATUS_ADR      ( (LCD1_BASE_ADR + LCD_LAYER3_DMA_FIFO_STATUS_OFFSET) )
#define LCD1_LAYER3_CLUT0_ADR                ( (LCD1_BASE_ADR + LCD_LAYER3_CLUT0_OFFSET) )
#define LCD1_LAYER3_CLUT1_ADR                ( (LCD1_BASE_ADR + LCD_LAYER3_CLUT1_OFFSET) )
#define LCD1_LAYER3_CLUT2_ADR                ( (LCD1_BASE_ADR + LCD_LAYER3_CLUT2_OFFSET) )
#define LCD1_LAYER3_CLUT3_ADR                ( (LCD1_BASE_ADR + LCD_LAYER3_CLUT3_OFFSET) )
#define LCD1_LAYER3_CLUT4_ADR                ( (LCD1_BASE_ADR + LCD_LAYER3_CLUT4_OFFSET) )
#define LCD1_LAYER3_CLUT5_ADR                ( (LCD1_BASE_ADR + LCD_LAYER3_CLUT5_OFFSET) )
#define LCD1_LAYER3_CLUT6_ADR                ( (LCD1_BASE_ADR + LCD_LAYER3_CLUT6_OFFSET) )
#define LCD1_LAYER3_CLUT7_ADR                ( (LCD1_BASE_ADR + LCD_LAYER3_CLUT7_OFFSET) )
#define LCD1_LAYER3_CLUT8_ADR                ( (LCD1_BASE_ADR + LCD_LAYER3_CLUT8_OFFSET) )
#define LCD1_LAYER3_CLUT9_ADR                ( (LCD1_BASE_ADR + LCD_LAYER3_CLUT9_OFFSET) )
#define LCD1_LAYER3_CLUT10_ADR               ( (LCD1_BASE_ADR + LCD_LAYER3_CLUT10_OFFSET) )
#define LCD1_LAYER3_CLUT11_ADR               ( (LCD1_BASE_ADR + LCD_LAYER3_CLUT11_OFFSET) )
#define LCD1_LAYER3_CLUT12_ADR               ( (LCD1_BASE_ADR + LCD_LAYER3_CLUT12_OFFSET) )
#define LCD1_LAYER3_CLUT13_ADR               ( (LCD1_BASE_ADR + LCD_LAYER3_CLUT13_OFFSET) )
#define LCD1_LAYER3_CLUT14_ADR               ( (LCD1_BASE_ADR + LCD_LAYER3_CLUT14_OFFSET) )
#define LCD1_LAYER3_CLUT15_ADR               ( (LCD1_BASE_ADR + LCD_LAYER3_CLUT15_OFFSET) )
#define LCD1_OUT_FORMAT_CFG_ADR              ( (LCD1_BASE_ADR + LCD_OUT_FORMAT_CFG_OFFSET) )
#define LCD1_HSYNC_WIDTH_ADR                 ( (LCD1_BASE_ADR + LCD_HSYNC_WIDTH_OFFSET) )
#define LCD1_H_BACKPORCH_ADR                 ( (LCD1_BASE_ADR + LCD_H_BACKPORCH_OFFSET) )
#define LCD1_H_ACTIVEWIDTH_ADR               ( (LCD1_BASE_ADR + LCD_H_ACTIVEWIDTH_OFFSET) )
#define LCD1_H_FRONTPORCH_ADR                ( (LCD1_BASE_ADR + LCD_H_FRONTPORCH_OFFSET) )
#define LCD1_VSYNC_WIDTH_ADR                 ( (LCD1_BASE_ADR + LCD_VSYNC_WIDTH_OFFSET) )
#define LCD1_V_BACKPORCH_ADR                 ( (LCD1_BASE_ADR + LCD_V_BACKPORCH_OFFSET) )
#define LCD1_V_ACTIVEHEIGHT_ADR              ( (LCD1_BASE_ADR + LCD_V_ACTIVEHEIGHT_OFFSET) )
#define LCD1_V_FRONTPORCH_ADR                ( (LCD1_BASE_ADR + LCD_V_FRONTPORCH_OFFSET) )
#define LCD1_VSYNC_START_OFFSET_ADR          ( (LCD1_BASE_ADR + LCD_VSYNC_START_OFFSET_OFFSET) )
#define LCD1_VSYNC_END_OFFSET_ADR            ( (LCD1_BASE_ADR + LCD_VSYNC_END_OFFSET_OFFSET) )
#define LCD1_V_BACKPORCH_EVEN_ADR            ( (LCD1_BASE_ADR + LCD_V_BACKPORCH_EVEN_OFFSET) )
#define LCD1_VSYNC_WIDTH_EVEN_ADR            ( (LCD1_BASE_ADR + LCD_VSYNC_WIDTH_EVEN_OFFSET) )
#define LCD1_V_ACTIVEHEIGHT_EVEN_ADR         ( (LCD1_BASE_ADR + LCD_V_ACTIVEHEIGHT_EVEN_OFFSET) )
#define LCD1_V_FRONTPORCH_EVEN_ADR           ( (LCD1_BASE_ADR + LCD_V_FRONTPORCH_EVEN_OFFSET) )
#define LCD1_VSYNC_START_OFFSET_EVEN_ADR     ( (LCD1_BASE_ADR + LCD_VSYNC_START_OFFSET_EVEN_OFFSET) )
#define LCD1_VSYNC_END_OFFSET_EVEN_ADR       ( (LCD1_BASE_ADR + LCD_VSYNC_END_OFFSET_EVEN_OFFSET) )
#define LCD1_TIMING_GEN_TRIG_ADR             ( (LCD1_BASE_ADR + LCD_TIMING_GEN_TRIG_OFFSET) )
#define LCD1_PWM0_CTRL_ADR                   ( (LCD1_BASE_ADR + LCD_PWM0_CTRL_OFFSET) )
#define LCD1_PWM0_RPT_LEADIN_ADR             ( (LCD1_BASE_ADR + LCD_PWM0_RPT_LEADIN_OFFSET) )
#define LCD1_PWM0_HIGH_LOW_ADR               ( (LCD1_BASE_ADR + LCD_PWM0_HIGH_LOW_OFFSET) )
#define LCD1_PWM1_CTRL_ADR                   ( (LCD1_BASE_ADR + LCD_PWM1_CTRL_OFFSET) )
#define LCD1_PWM1_RPT_LEADIN_ADR             ( (LCD1_BASE_ADR + LCD_PWM1_RPT_LEADIN_OFFSET) )
#define LCD1_PWM1_HIGH_LOW_ADR               ( (LCD1_BASE_ADR + LCD_PWM1_HIGH_LOW_OFFSET) )
#define LCD1_PWM2_CTRL_ADR                   ( (LCD1_BASE_ADR + LCD_PWM2_CTRL_OFFSET) )
#define LCD1_PWM2_RPT_LEADIN_ADR             ( (LCD1_BASE_ADR + LCD_PWM2_RPT_LEADIN_OFFSET) )
#define LCD1_PWM2_HIGH_LOW_ADR               ( (LCD1_BASE_ADR + LCD_PWM2_HIGH_LOW_OFFSET) )
#define USB_BASE_ADR                   (    0x12000000 )
#define USB_DWC_usb3_block_gbl_BaseAddress    ( ( USB_BASE_ADR+0xc100 ) )
#define USB_GSBUSCFG0             ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x0) ) )
#define USB_GSBUSCFG1             ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x4) ) )
#define USB_GTXTHRCFG             ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x8) ) )
#define USB_GRXTHRCFG             ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0xc) ) )
#define USB_GCTL                  ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x10) ) )
#define USB_GPMSTS                ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x14) ) )
#define USB_GSTS                  ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x18) ) )
#define USB_GUCTL1                ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x1c) ) )
#define USB_GSNPSID               ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x20) ) )
#define USB_GGPIO                 ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x24) ) )
#define USB_GUID                  ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x28) ) )
#define USB_GUCTL                 ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x2c) ) )
#define USB_GBUSERRADDR           ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x30) ) )
#define USB_GPRTBIMAP             ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x38) ) )
#define USB_GHWPARAMS0            ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x40) ) )
#define USB_GHWPARAMS1            ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x44) ) )
#define USB_GHWPARAMS2            ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x48) ) )
#define USB_GHWPARAMS3            ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x4c) ) )
#define USB_GHWPARAMS4            ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x50) ) )
#define USB_GHWPARAMS5            ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x54) ) )
#define USB_GHWPARAMS6            ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x58) ) )
#define USB_GHWPARAMS7            ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x5c) ) )
#define USB_GDBGFIFOSPACE         ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x60) ) )
#define USB_GDBGLTSSM             ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x64) ) )
#define USB_GDBGLNMCC             ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x68) ) )
#define USB_GDBGBMU               ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x6c) ) )
#define USB_GDBGLSPMUX_HST        ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x70) ) )
#define USB_GDBGLSPMUX_DEV        ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x70) ) )
#define USB_GDBGLSP               ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x74) ) )
#define USB_GDBGEPINFO0           ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x78) ) )
#define USB_GDBGEPINFO1           ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x7c) ) )
#define USB_GPRTBIMAP_HS          ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x80) ) )
#define USB_GPRTBIMAP_FS          ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x88) ) )
#define USB_Reserved_94           ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x94) ) )
#define USB_Reserved_98           ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x98) ) )
#define USB_GUSB2PHYCFG_REGS      ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x100) ) )
#define USB_GUSB2PHYCFG_0         ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x100) ) )
#define USB_GUSB2I2CCTL_REGS      ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x140) ) )
#define USB_GUSB2I2CCTL_0         ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x140) ) )
#define USB_GUSB2PHYACC_REGS      ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x180) ) )
#define USB_GUSB2PHYACC_ULPI_0    ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x180) ) )
#define USB_GUSB3PIPECTL_REGS     ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x1c0) ) )
#define USB_GUSB3PIPECTL_0        ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x1c0) ) )
#define USB_GTXFIFOSIZ_REGS       ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x200) ) )
#define USB_GTXFIFOSIZ0_0         ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x200) ) )
#define USB_GTXFIFOSIZ1_0         ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x204) ) )
#define USB_GTXFIFOSIZ2_0         ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x208) ) )
#define USB_GTXFIFOSIZ3_0         ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x20c) ) )
#define USB_GRXFIFOSIZ_REGS       ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x280) ) )
#define USB_GRXFIFOSIZ0_0         ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x280) ) )
#define USB_GRXFIFOSIZ1_0         ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x284) ) )
#define USB_GRXFIFOSIZ2_0         ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x288) ) )
#define USB_GEVNTADRLO_REGS       ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x300) ) )
#define USB_GEVNTADR_0            ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x300) ) )
#define USB_GEVNTSIZ_0            ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x308) ) )
#define USB_GEVNTCOUNT_0          ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x30c) ) )
#define USB_GHWPARAMS8            ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x500) ) )
#define USB_GTXFIFOPRIDEV         ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x510) ) )
#define USB_GTXFIFOPRIHST         ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x518) ) )
#define USB_GRXFIFOPRIHST         ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x51c) ) )
#define USB_GDMAHLRATIO           ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x524) ) )
#define USB_GFLADJ                ( ( (USB_DWC_usb3_block_gbl_BaseAddress + 0x530) ) )
#define USB_DWC_usb3_block_dev_BaseAddress    ( ( USB_BASE_ADR+0xc700 ) )
#define USB_DCFG                ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x0) ) )
#define USB_DCTL                ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x4) ) )
#define USB_DEVTEN              ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x8) ) )
#define USB_DSTS                ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0xc) ) )
#define USB_DGCMDPAR            ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x10) ) )
#define USB_DGCMD               ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x14) ) )
#define USB_DALEPENA            ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x20) ) )
#define USB_Rsvd_REGS           ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x80) ) )
#define USB_Rsvd_0              ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x80) ) )
#define USB_Rsvd_1              ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x84) ) )
#define USB_Rsvd_2              ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x88) ) )
#define USB_Rsvd_3              ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x8c) ) )
#define USB_Rsvd_4              ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x90) ) )
#define USB_Rsvd_5              ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x94) ) )
#define USB_Rsvd_6              ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x98) ) )
#define USB_Rsvd_7              ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x9c) ) )
#define USB_Rsvd_8              ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0xa0) ) )
#define USB_Rsvd_9              ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0xa4) ) )
#define USB_Rsvd_10             ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0xa8) ) )
#define USB_Rsvd_11             ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0xac) ) )
#define USB_Rsvd_12             ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0xb0) ) )
#define USB_Rsvd_13             ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0xb4) ) )
#define USB_Rsvd_14             ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0xb8) ) )
#define USB_Rsvd_15             ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0xbc) ) )
#define USB_Rsvd_16             ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0xc0) ) )
#define USB_Rsvd_17             ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0xc4) ) )
#define USB_Rsvd_18             ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0xc8) ) )
#define USB_Rsvd_19             ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0xcc) ) )
#define USB_Rsvd_20             ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0xd0) ) )
#define USB_Rsvd_21             ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0xd4) ) )
#define USB_Rsvd_22             ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0xd8) ) )
#define USB_Rsvd_23             ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0xdc) ) )
#define USB_Rsvd_24             ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0xe0) ) )
#define USB_Rsvd_25             ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0xe4) ) )
#define USB_Rsvd_26             ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0xe8) ) )
#define USB_Rsvd_27             ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0xec) ) )
#define USB_Rsvd_28             ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0xf0) ) )
#define USB_Rsvd_29             ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0xf4) ) )
#define USB_Rsvd_30             ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0xf8) ) )
#define USB_Rsvd_31             ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0xfc) ) )
#define USB_DEPCMDPAR2_0        ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x100) ) )
#define USB_DEPCMDPAR1_0        ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x104) ) )
#define USB_DEPCMDPAR0_0        ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x108) ) )
#define USB_DEPCMD_0            ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x10c) ) )
#define USB_DEPCMDPAR2_1        ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x110) ) )
#define USB_DEPCMDPAR1_1        ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x114) ) )
#define USB_DEPCMDPAR0_1        ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x118) ) )
#define USB_DEPCMD_1            ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x11c) ) )
#define USB_DEPCMDPAR2_2        ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x120) ) )
#define USB_DEPCMDPAR1_2        ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x124) ) )
#define USB_DEPCMDPAR0_2        ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x128) ) )
#define USB_DEPCMD_2            ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x12c) ) )
#define USB_DEPCMDPAR2_3        ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x130) ) )
#define USB_DEPCMDPAR1_3        ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x134) ) )
#define USB_DEPCMDPAR0_3        ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x138) ) )
#define USB_DEPCMD_3            ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x13c) ) )
#define USB_DEPCMDPAR2_4        ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x140) ) )
#define USB_DEPCMDPAR1_4        ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x144) ) )
#define USB_DEPCMDPAR0_4        ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x148) ) )
#define USB_DEPCMD_4            ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x14c) ) )
#define USB_DEPCMDPAR2_5        ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x150) ) )
#define USB_DEPCMDPAR1_5        ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x154) ) )
#define USB_DEPCMDPAR0_5        ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x158) ) )
#define USB_DEPCMD_5            ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x15c) ) )
#define USB_DEPCMDPAR2_6        ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x160) ) )
#define USB_DEPCMDPAR1_6        ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x164) ) )
#define USB_DEPCMDPAR0_6        ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x168) ) )
#define USB_DEPCMD_6            ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x16c) ) )
#define USB_DEPCMDPAR2_7        ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x170) ) )
#define USB_DEPCMDPAR1_7        ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x174) ) )
#define USB_DEPCMDPAR0_7        ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x178) ) )
#define USB_DEPCMD_7            ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x17c) ) )
#define USB_DEPCMDPAR2_8        ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x180) ) )
#define USB_DEPCMDPAR1_8        ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x184) ) )
#define USB_DEPCMDPAR0_8        ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x188) ) )
#define USB_DEPCMD_8            ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x18c) ) )
#define USB_DEPCMDPAR2_9        ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x190) ) )
#define USB_DEPCMDPAR1_9        ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x194) ) )
#define USB_DEPCMDPAR0_9        ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x198) ) )
#define USB_DEPCMD_9            ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x19c) ) )
#define USB_DEPCMDPAR2_10       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x1a0) ) )
#define USB_DEPCMDPAR1_10       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x1a4) ) )
#define USB_DEPCMDPAR0_10       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x1a8) ) )
#define USB_DEPCMD_10           ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x1ac) ) )
#define USB_DEPCMDPAR2_11       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x1b0) ) )
#define USB_DEPCMDPAR1_11       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x1b4) ) )
#define USB_DEPCMDPAR0_11       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x1b8) ) )
#define USB_DEPCMD_11           ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x1bc) ) )
#define USB_DEPCMDPAR2_12       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x1c0) ) )
#define USB_DEPCMDPAR1_12       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x1c4) ) )
#define USB_DEPCMDPAR0_12       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x1c8) ) )
#define USB_DEPCMD_12           ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x1cc) ) )
#define USB_DEPCMDPAR2_13       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x1d0) ) )
#define USB_DEPCMDPAR1_13       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x1d4) ) )
#define USB_DEPCMDPAR0_13       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x1d8) ) )
#define USB_DEPCMD_13           ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x1dc) ) )
#define USB_DEPCMDPAR2_14       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x1e0) ) )
#define USB_DEPCMDPAR1_14       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x1e4) ) )
#define USB_DEPCMDPAR0_14       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x1e8) ) )
#define USB_DEPCMD_14           ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x1ec) ) )
#define USB_DEPCMDPAR2_15       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x1f0) ) )
#define USB_DEPCMDPAR1_15       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x1f4) ) )
#define USB_DEPCMDPAR0_15       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x1f8) ) )
#define USB_DEPCMD_15           ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x1fc) ) )
#define USB_DEPCMDPAR2_16       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x200) ) )
#define USB_DEPCMDPAR1_16       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x204) ) )
#define USB_DEPCMDPAR0_16       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x208) ) )
#define USB_DEPCMD_16           ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x20c) ) )
#define USB_DEPCMDPAR2_17       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x210) ) )
#define USB_DEPCMDPAR1_17       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x214) ) )
#define USB_DEPCMDPAR0_17       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x218) ) )
#define USB_DEPCMD_17           ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x21c) ) )
#define USB_DEPCMDPAR2_18       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x220) ) )
#define USB_DEPCMDPAR1_18       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x224) ) )
#define USB_DEPCMDPAR0_18       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x228) ) )
#define USB_DEPCMD_18           ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x22c) ) )
#define USB_DEPCMDPAR2_19       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x230) ) )
#define USB_DEPCMDPAR1_19       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x234) ) )
#define USB_DEPCMDPAR0_19       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x238) ) )
#define USB_DEPCMD_19           ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x23c) ) )
#define USB_DEPCMDPAR2_20       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x240) ) )
#define USB_DEPCMDPAR1_20       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x244) ) )
#define USB_DEPCMDPAR0_20       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x248) ) )
#define USB_DEPCMD_20           ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x24c) ) )
#define USB_DEPCMDPAR2_21       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x250) ) )
#define USB_DEPCMDPAR1_21       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x254) ) )
#define USB_DEPCMDPAR0_21       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x258) ) )
#define USB_DEPCMD_21           ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x25c) ) )
#define USB_DEPCMDPAR2_22       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x260) ) )
#define USB_DEPCMDPAR1_22       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x264) ) )
#define USB_DEPCMDPAR0_22       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x268) ) )
#define USB_DEPCMD_22           ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x26c) ) )
#define USB_DEPCMDPAR2_23       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x270) ) )
#define USB_DEPCMDPAR1_23       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x274) ) )
#define USB_DEPCMDPAR0_23       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x278) ) )
#define USB_DEPCMD_23           ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x27c) ) )
#define USB_DEPCMDPAR2_24       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x280) ) )
#define USB_DEPCMDPAR1_24       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x284) ) )
#define USB_DEPCMDPAR0_24       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x288) ) )
#define USB_DEPCMD_24           ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x28c) ) )
#define USB_DEPCMDPAR2_25       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x290) ) )
#define USB_DEPCMDPAR1_25       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x294) ) )
#define USB_DEPCMDPAR0_25       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x298) ) )
#define USB_DEPCMD_25           ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x29c) ) )
#define USB_DEPCMDPAR2_26       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x2a0) ) )
#define USB_DEPCMDPAR1_26       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x2a4) ) )
#define USB_DEPCMDPAR0_26       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x2a8) ) )
#define USB_DEPCMD_26           ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x2ac) ) )
#define USB_DEPCMDPAR2_27       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x2b0) ) )
#define USB_DEPCMDPAR1_27       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x2b4) ) )
#define USB_DEPCMDPAR0_27       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x2b8) ) )
#define USB_DEPCMD_27           ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x2bc) ) )
#define USB_DEPCMDPAR2_28       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x2c0) ) )
#define USB_DEPCMDPAR1_28       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x2c4) ) )
#define USB_DEPCMDPAR0_28       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x2c8) ) )
#define USB_DEPCMD_28           ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x2cc) ) )
#define USB_DEPCMDPAR2_29       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x2d0) ) )
#define USB_DEPCMDPAR1_29       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x2d4) ) )
#define USB_DEPCMDPAR0_29       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x2d8) ) )
#define USB_DEPCMD_29           ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x2dc) ) )
#define USB_DEPCMDPAR2_30       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x2e0) ) )
#define USB_DEPCMDPAR1_30       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x2e4) ) )
#define USB_DEPCMDPAR0_30       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x2e8) ) )
#define USB_DEPCMD_30           ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x2ec) ) )
#define USB_DEPCMDPAR2_31       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x2f0) ) )
#define USB_DEPCMDPAR1_31       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x2f4) ) )
#define USB_DEPCMDPAR0_31       ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x2f8) ) )
#define USB_DEPCMD_31           ( ( (USB_DWC_usb3_block_dev_BaseAddress + 0x2fc) ) )
#define USB_DWC_usb3_block_bc_BaseAddress     ( ( USB_BASE_ADR+0xcc30 ) )
#define USB_BCFG                ( ( (USB_DWC_usb3_block_bc_BaseAddress + 0x30) ) )
#define USB_BCEVT               ( ( (USB_DWC_usb3_block_bc_BaseAddress + 0x38) ) )
#define USB_BCEVTEN             ( ( (USB_DWC_usb3_block_bc_BaseAddress + 0x3c) ) )
#define USB_DWC_usb3_block_eXtensible_Host_Cntrl_Cap_Regs_BaseAddress  ( ( USB_BASE_ADR+0x0 ) )
#define USB_CAPLENGTH           ( ( (USB_DWC_usb3_block_eXtensible_Host_Cntrl_Cap_Regs_BaseAddress + 0x0) ) )
#define USB_HCSPARAMS1          ( ( (USB_DWC_usb3_block_eXtensible_Host_Cntrl_Cap_Regs_BaseAddress + 0x4) ) )
#define USB_HCSPARAMS2          ( ( (USB_DWC_usb3_block_eXtensible_Host_Cntrl_Cap_Regs_BaseAddress + 0x8) ) )
#define USB_HCSPARAMS3          ( ( (USB_DWC_usb3_block_eXtensible_Host_Cntrl_Cap_Regs_BaseAddress + 0xc) ) )
#define USB_HCCPARAMS           ( ( (USB_DWC_usb3_block_eXtensible_Host_Cntrl_Cap_Regs_BaseAddress + 0x10) ) )
#define USB_DBOFF               ( ( (USB_DWC_usb3_block_eXtensible_Host_Cntrl_Cap_Regs_BaseAddress + 0x14) ) )
#define USB_RTSOFF              ( ( (USB_DWC_usb3_block_eXtensible_Host_Cntrl_Cap_Regs_BaseAddress + 0x18) ) )
#define USB_Rsvd_HC_0           ( ( (USB_DWC_usb3_block_eXtensible_Host_Cntrl_Cap_Regs_BaseAddress + 0x1c) ) )
#define USB_DWC_usb3_block_Host_Cntrl_Oper_Regs_BaseAddress  ( ( USB_BASE_ADR+0x20 ) )
#define USB_USBCMD              ( ( (USB_DWC_usb3_block_Host_Cntrl_Oper_Regs_BaseAddress + 0x0) ) )
#define USB_USBSTS              ( ( (USB_DWC_usb3_block_Host_Cntrl_Oper_Regs_BaseAddress + 0x4) ) )
#define USB_PAGESIZE            ( ( (USB_DWC_usb3_block_Host_Cntrl_Oper_Regs_BaseAddress + 0x8) ) )
#define USB_DNCTRL              ( ( (USB_DWC_usb3_block_Host_Cntrl_Oper_Regs_BaseAddress + 0x14) ) )
#define USB_CRCR                ( ( (USB_DWC_usb3_block_Host_Cntrl_Oper_Regs_BaseAddress + 0x18) ) )
#define USB_DCBAAP              ( ( (USB_DWC_usb3_block_Host_Cntrl_Oper_Regs_BaseAddress + 0x30) ) )
#define USB_CONFIG              ( ( (USB_DWC_usb3_block_Host_Cntrl_Oper_Regs_BaseAddress + 0x38) ) )
#define USB_DWC_usb3_block_Host_Cntrl_Port_Reg_Set_BaseAddress  ( ( USB_BASE_ADR+0x420 ) )
#define USB_PORTSC_0            ( ( (USB_DWC_usb3_block_Host_Cntrl_Port_Reg_Set_BaseAddress + 0x0) ) )
#define USB_PORTPMSC_0          ( ( (USB_DWC_usb3_block_Host_Cntrl_Port_Reg_Set_BaseAddress + 0x4) ) )
#define USB_PORTLI_0            ( ( (USB_DWC_usb3_block_Host_Cntrl_Port_Reg_Set_BaseAddress + 0x8) ) )
#define USB_PORTHLPMC_0         ( ( (USB_DWC_usb3_block_Host_Cntrl_Port_Reg_Set_BaseAddress + 0xc) ) )
#define USB_PORTSC_1            ( ( (USB_DWC_usb3_block_Host_Cntrl_Port_Reg_Set_BaseAddress + 0x10) ) )
#define USB_PORTPMSC_1          ( ( (USB_DWC_usb3_block_Host_Cntrl_Port_Reg_Set_BaseAddress + 0x14) ) )
#define USB_PORTLI_1            ( ( (USB_DWC_usb3_block_Host_Cntrl_Port_Reg_Set_BaseAddress + 0x18) ) )
#define USB_PORTHLPMC_1         ( ( (USB_DWC_usb3_block_Host_Cntrl_Port_Reg_Set_BaseAddress + 0x1c) ) )
#define USB_DWC_usb3_block_Host_Cntrl_Runtime_Regs_BaseAddress  ( ( USB_BASE_ADR+0x440 ) )
#define USB_MFINDEX             ( ( (USB_DWC_usb3_block_Host_Cntrl_Runtime_Regs_BaseAddress + 0x0) ) )
#define USB_RsvdZ               ( ( (USB_DWC_usb3_block_Host_Cntrl_Runtime_Regs_BaseAddress + 0x4) ) )
#define USB_DWC_usb3_block_Interrupter_Regs_BaseAddress  ( ( USB_BASE_ADR+0x460 ) )
#define USB_IMAN_0              ( ( (USB_DWC_usb3_block_Interrupter_Regs_BaseAddress + 0x0) ) )
#define USB_IMOD_0              ( ( (USB_DWC_usb3_block_Interrupter_Regs_BaseAddress + 0x4) ) )
#define USB_ERSTSZ_0            ( ( (USB_DWC_usb3_block_Interrupter_Regs_BaseAddress + 0x8) ) )
#define USB_RsvdP_0             ( ( (USB_DWC_usb3_block_Interrupter_Regs_BaseAddress + 0xc) ) )
#define USB_ERSTBA_0            ( ( (USB_DWC_usb3_block_Interrupter_Regs_BaseAddress + 0x10) ) )
#define USB_ERDP_0              ( ( (USB_DWC_usb3_block_Interrupter_Regs_BaseAddress + 0x18) ) )
#define USB_DWC_usb3_block_Doorbell_Register_BaseAddress  ( ( USB_BASE_ADR+0x480 ) )
#define USB_DB_0              ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0x0) ) )
#define USB_DB_1              ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0x4) ) )
#define USB_DB_2              ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0x8) ) )
#define USB_DB_3              ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0xc) ) )
#define USB_DB_4              ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0x10) ) )
#define USB_DB_5              ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0x14) ) )
#define USB_DB_6              ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0x18) ) )
#define USB_DB_7              ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0x1c) ) )
#define USB_DB_8              ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0x20) ) )
#define USB_DB_9              ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0x24) ) )
#define USB_DB_10             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0x28) ) )
#define USB_DB_11             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0x2c) ) )
#define USB_DB_12             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0x30) ) )
#define USB_DB_13             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0x34) ) )
#define USB_DB_14             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0x38) ) )
#define USB_DB_15             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0x3c) ) )
#define USB_DB_16             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0x40) ) )
#define USB_DB_17             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0x44) ) )
#define USB_DB_18             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0x48) ) )
#define USB_DB_19             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0x4c) ) )
#define USB_DB_20             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0x50) ) )
#define USB_DB_21             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0x54) ) )
#define USB_DB_22             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0x58) ) )
#define USB_DB_23             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0x5c) ) )
#define USB_DB_24             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0x60) ) )
#define USB_DB_25             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0x64) ) )
#define USB_DB_26             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0x68) ) )
#define USB_DB_27             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0x6c) ) )
#define USB_DB_28             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0x70) ) )
#define USB_DB_29             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0x74) ) )
#define USB_DB_30             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0x78) ) )
#define USB_DB_31             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0x7c) ) )
#define USB_DB_32             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0x80) ) )
#define USB_DB_33             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0x84) ) )
#define USB_DB_34             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0x88) ) )
#define USB_DB_35             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0x8c) ) )
#define USB_DB_36             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0x90) ) )
#define USB_DB_37             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0x94) ) )
#define USB_DB_38             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0x98) ) )
#define USB_DB_39             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0x9c) ) )
#define USB_DB_40             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0xa0) ) )
#define USB_DB_41             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0xa4) ) )
#define USB_DB_42             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0xa8) ) )
#define USB_DB_43             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0xac) ) )
#define USB_DB_44             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0xb0) ) )
#define USB_DB_45             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0xb4) ) )
#define USB_DB_46             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0xb8) ) )
#define USB_DB_47             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0xbc) ) )
#define USB_DB_48             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0xc0) ) )
#define USB_DB_49             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0xc4) ) )
#define USB_DB_50             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0xc8) ) )
#define USB_DB_51             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0xcc) ) )
#define USB_DB_52             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0xd0) ) )
#define USB_DB_53             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0xd4) ) )
#define USB_DB_54             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0xd8) ) )
#define USB_DB_55             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0xdc) ) )
#define USB_DB_56             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0xe0) ) )
#define USB_DB_57             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0xe4) ) )
#define USB_DB_58             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0xe8) ) )
#define USB_DB_59             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0xec) ) )
#define USB_DB_60             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0xf0) ) )
#define USB_DB_61             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0xf4) ) )
#define USB_DB_62             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0xf8) ) )
#define USB_DB_63             ( ( (USB_DWC_usb3_block_Doorbell_Register_BaseAddress + 0xfc) ) )
#define USB_DWC_usb3_block_int_RAM0_BaseAddress  ( ( USB_BASE_ADR+0x40000 ) )
#define USB_DWC_usb3_block_int_RAM1_BaseAddress  ( ( USB_BASE_ADR+0x80000 ) )
#define USB_DWC_usb3_block_int_RAM2_BaseAddress  ( ( USB_BASE_ADR+0xc0000 ) )
#define USB_DWC_usb3_block_HC_Extended_Capability_Register_BaseAddress  ( ( USB_BASE_ADR+0x880 ) )
#define USB_USBLEGSUP               ( ( (USB_DWC_usb3_block_HC_Extended_Capability_Register_BaseAddress + 0x0) ) )
#define USB_USBLEGCTLSTS            ( ( (USB_DWC_usb3_block_HC_Extended_Capability_Register_BaseAddress + 0x4) ) )
#define USB_DWC_usb3_block_xHCI_Supt_USB20_Prt_Cap_BaseAddress  ( ( USB_BASE_ADR+0x890 ) )
#define USB_SUPTPRT2_DW0            ( ( (USB_DWC_usb3_block_xHCI_Supt_USB20_Prt_Cap_BaseAddress + 0x0) ) )
#define USB_SUPTPRT2_DW1            ( ( (USB_DWC_usb3_block_xHCI_Supt_USB20_Prt_Cap_BaseAddress + 0x4) ) )
#define USB_SUPTPRT2_DW2            ( ( (USB_DWC_usb3_block_xHCI_Supt_USB20_Prt_Cap_BaseAddress + 0x8) ) )
#define USB_SUPTPRT2_DW3            ( ( (USB_DWC_usb3_block_xHCI_Supt_USB20_Prt_Cap_BaseAddress + 0xc) ) )
#define USB_DWC_usb3_block_xHCI_Supt_USB30_Prt_Cap_BaseAddress  ( ( USB_BASE_ADR+0x8a0 ) )
#define USB_SUPTPRT3_DW0            ( ( (USB_DWC_usb3_block_xHCI_Supt_USB30_Prt_Cap_BaseAddress + 0x0) ) )
#define USB_SUPTPRT3_DW1            ( ( (USB_DWC_usb3_block_xHCI_Supt_USB30_Prt_Cap_BaseAddress + 0x4) ) )
#define USB_SUPTPRT3_DW2            ( ( (USB_DWC_usb3_block_xHCI_Supt_USB30_Prt_Cap_BaseAddress + 0x8) ) )
#define USB_SUPTPRT3_DW3            ( ( (USB_DWC_usb3_block_xHCI_Supt_USB30_Prt_Cap_BaseAddress + 0xc) ) )
//#define USB_GSBUSCFG0                  (  (USB_BASE_ADR + 0x0c100 ) )
//#define USB_GSBUSCFG1                  (  (USB_BASE_ADR + 0x0c104 ) )
//#define USB_GTXTHRCFG                  (  (USB_BASE_ADR + 0x0c108 ) )
//#define USB_GRXTHRCFG                  (  (USB_BASE_ADR + 0x0c10c ) )
//#define USB_GCTL                       (  (USB_BASE_ADR + 0x0c110 ) )
//#define USB_GSTS                       (  (USB_BASE_ADR + 0x0c118 ) )
//#define USB_GUCTL1                     (  (USB_BASE_ADR + 0x0c11c ) )
//#define USB_GSNPSID                    (  (USB_BASE_ADR + 0x0c120 ) )
//#define USB_GGPIO                      (  (USB_BASE_ADR + 0x0c124 ) )
//#define USB_GUID                       (  (USB_BASE_ADR + 0x0c128 ) )
//#define USB_GUCTL                      (  (USB_BASE_ADR + 0x0c12c ) )
//#define USB_GBUSERRADDR                (  (USB_BASE_ADR + 0x0c130 ) )
//#define USB_GPRTBIMAP                  (  (USB_BASE_ADR + 0x0c138 ) )
//#define USB_GPRTBIMAP_HS               (  (USB_BASE_ADR + 0x0c180 ) )
//#define USB_GPRTBIMAP_FS               (  (USB_BASE_ADR + 0x0c188 ) )
//#define USB_GHWPARAMS0                 (  (USB_BASE_ADR + 0x0c140 ) )
//#define USB_GHWPARAMS1                 (  (USB_BASE_ADR + 0x0c144 ) )
//#define USB_GHWPARAMS2                 (  (USB_BASE_ADR + 0x0c148 ) )
//#define USB_GHWPARAMS3                 (  (USB_BASE_ADR + 0x0c14c ) )
//#define USB_GHWPARAMS4                 (  (USB_BASE_ADR + 0x0c150 ) )
//#define USB_GHWPARAMS5                 (  (USB_BASE_ADR + 0x0c154 ) )
//#define USB_GHWPARAMS6                 (  (USB_BASE_ADR + 0x0c158 ) )
//#define USB_GHWPARAMS7                 (  (USB_BASE_ADR + 0x0c15c ) )
//#define USB_GHWPARAMS8                 (  (USB_BASE_ADR + 0x0c600 ) )
//#define USB_GPMSTS                     (  (USB_BASE_ADR + 0x0c114 ) )
//#define USB_GDBGFIFOSPACE              (  (USB_BASE_ADR + 0x0c160 ) )
//#define USB_GDBGLTSSM                  (  (USB_BASE_ADR + 0x0c164 ) )
//#define USB_GDBGLNMCC                  (  (USB_BASE_ADR + 0x0c168 ) )
//#define USB_GDBGBMU                    (  (USB_BASE_ADR + 0x0c16c ) )
//#define USB_GDBGLSPMUX                 (  (USB_BASE_ADR + 0x0c170 ) )
//#define USB_GDBGLSP                    (  (USB_BASE_ADR + 0x0c174 ) )
//#define USB_GDBGEPINFO0                (  (USB_BASE_ADR + 0x0c178 ) )
//#define USB_GDBGEPINFO1                (  (USB_BASE_ADR + 0x0c17c ) )
#define NAL_BASE_ADR                       (   (LPB2_CONTROL_ADR + 0xd0000) )
#define NAL_ENC_DMA_TX_CFG_ADR             (   (NAL_BASE_ADR + 0x000) )
#define NAL_ENC_DMA_TX_STARTADR_ADR        (   (NAL_BASE_ADR + 0x004) )
#define NAL_ENC_DMA_TX_LEN_ADR             (   (NAL_BASE_ADR + 0x008) )
#define NAL_ENC_DMA_TX_STATUS_ADR          (   (NAL_BASE_ADR + 0x00c) )
#define NAL_ENC_DMA_TX_FIFO_LVL_ADR        (   (NAL_BASE_ADR + 0x010) )
#define NAL_ENC_TX_FIFO_RD_ADR             (   (NAL_BASE_ADR + 0x014) )
#define NAL_ENC_DMA_RX_CFG_ADR             (   (NAL_BASE_ADR + 0x018) )
#define NAL_ENC_DMA_RX_STATUS_ADR          (   (NAL_BASE_ADR + 0x01c) )
#define NAL_DEC_DMA_TX_CFG_ADR             (   (NAL_BASE_ADR + 0x020) )
#define NAL_DEC_DMA_TX_STATUS_ADR          (   (NAL_BASE_ADR + 0x024) )
#define NAL_DEC_DMA_RX_CFG_ADR             (   (NAL_BASE_ADR + 0x028) )
#define NAL_DEC_DMA_RX_STARTADR_ADR        (   (NAL_BASE_ADR + 0x02c) )
#define NAL_DEC_DMA_RX_LEN_ADR             (   (NAL_BASE_ADR + 0x030) )
#define NAL_DEC_DMA_RX_STATUS_ADR          (   (NAL_BASE_ADR + 0x034) )
#define NAL_DEC_DMA_RX_FIFO_LVL_ADR        (   (NAL_BASE_ADR + 0x038) )
#define NAL_DEC_RX_FIFO_WR_ADR             (   (NAL_BASE_ADR + 0x03c) )
#define NAL_INT_ENABLE_ADR                 (   (NAL_BASE_ADR + 0x040) )
#define NAL_INT_STATUS_ADR                 (   (NAL_BASE_ADR + 0x044) )
#define NAL_INT_CLEAR_ADR                  (   (NAL_BASE_ADR + 0x048) )
#define NAL_AHB_MAX_BURST_LEN_ADR          (   (NAL_BASE_ADR + 0x04c) )
#define NAL_SYNTH_CFG0_ADR                 (   (NAL_BASE_ADR + 0x050) )
#define NAL_SYNTH_CFG1_ADR                 (   (NAL_BASE_ADR + 0x054) )
#define NAL_SYNTH_CFG2_ADR                 (   (NAL_BASE_ADR + 0x058) )
#define NAL_SYNTH_CFG3_ADR                 (   (NAL_BASE_ADR + 0x05c) )
#define NAL_SYNTH_STEP_CTRL                (   (NAL_BASE_ADR + 0x060) )
#define NAL_SYNTH_FIXED_ADDR_ADR           (   (NAL_BASE_ADR + 0x064) )
#define NAL_SYNTH_VARIABLE_ADDR_ADR        (   (NAL_BASE_ADR + 0x068) )
#define NAL_SYNTH_HEADER_ADDR_ADR          (   (NAL_BASE_ADR + 0x06c) )
#define NAL_SYNTH_STATUS_ADR               (   (NAL_BASE_ADR + 0x070) )
#define NAL_PARSE_CFG0_ADR                 (   (NAL_BASE_ADR + 0x074) )
#define NAL_PARSE_CFG1_ADR                 (   (NAL_BASE_ADR + 0x078) )
#define NAL_PARSE_CFG2_ADR                 (   (NAL_BASE_ADR + 0x07c) )
#define NAL_PARSE_CFG3_ADR                 (   (NAL_BASE_ADR + 0x080) )
#define NAL_PARSE_CFG4_ADR                 (   (NAL_BASE_ADR + 0x084) )
#define NAL_PARSE_STEP_CTRL                (   (NAL_BASE_ADR + 0x088) )
#define NAL_PARSE_FIXED_ADDR_ADR           (   (NAL_BASE_ADR + 0x08c) )
#define NAL_PARSE_VARIABLE_ADDR_ADR        (   (NAL_BASE_ADR + 0x090) )
#define NAL_PARSE_HEADER_ADDR_ADR          (   (NAL_BASE_ADR + 0x094) )
#define NAL_PARSE_STATUS_ADR               (   (NAL_BASE_ADR + 0x098) )
#define NAL_INFO_ADR                       (   (NAL_BASE_ADR + 0x09c) )
#define NAL_VLB_WORD1_ADR                  (   (NAL_BASE_ADR + 0x0a0) )
#define NAL_BIN_COUNT_ADR                  (   (NAL_BASE_ADR + 0x0a4) )
#define NAL_PARSE_PPS_ID                   (   (NAL_BASE_ADR + 0x0a8) )
#define NAL_PARSE_TS_MODE_FLUSH_ADDR       (   (NAL_BASE_ADR + 0x0ac) )
#define NAL_METRIC0_ADR                    (   (NAL_BASE_ADR + 0x0b0) )
#define NAL_METRIC1_ADR                    (   (NAL_BASE_ADR + 0x0b4) )
#define NAL_METRIC2_ADR                    (   (NAL_BASE_ADR + 0x0b8) )
#define NAL_METRIC3_ADR                    (   (NAL_BASE_ADR + 0x0bc) )
#define NAL_DEC_DMA_TX_LWR_BOUND_ADR       (   (NAL_BASE_ADR + 0x0c0) )
#define NAL_DEC_DMA_TX_UPR_BOUND_ADR       (   (NAL_BASE_ADR + 0x0c4) )
#define NAL_ENC_DMA_RX_LWR_BOUND_ADR       (   (NAL_BASE_ADR + 0x0c8) )
#define NAL_ENC_DMA_RX_UPR_BOUND_ADR       (   (NAL_BASE_ADR + 0x0cc) )
#define NAL_DEBUG_SEL_ADR                  (   (NAL_BASE_ADR + 0x0d0) )
#define NAL_PARSE_DBG0_ADR                 (   (NAL_BASE_ADR + 0x0d4) )
#define NAL_PARSE_DBG1_ADR                 (   (NAL_BASE_ADR + 0x0d8) )
#define NAL_PARSE_DBG2_ADR                 (   (NAL_BASE_ADR + 0x0dc) )
#define NAL_PARSE_DBG3_ADR                 (   (NAL_BASE_ADR + 0x0e0) )
#define NAL_PARSE_DBG4_ADR                 (   (NAL_BASE_ADR + 0x0e4) )
#define NAL_PARSE_DBG5_ADR                 (   (NAL_BASE_ADR + 0x0e8) )
#define NAL_PARSE_DBG6_ADR                 (   (NAL_BASE_ADR + 0x0ec) )
#define NAL_PARSE_DBG7_ADR                 (   (NAL_BASE_ADR + 0x0f0) )
#define NAL_PARSE_DBG8_ADR                 (   (NAL_BASE_ADR + 0x0f4) )
#define NAL_PARSE_DBG9_ADR                 (   (NAL_BASE_ADR + 0x0f8) )
#define NAL_PARSE_DBG10_ADR                (   (NAL_BASE_ADR + 0x0fc) )
#define NAL_SYNTH_DBG0_ADR                 (   (NAL_BASE_ADR + 0x100) )
#define NAL_SYNTH_DBG1_ADR                 (   (NAL_BASE_ADR + 0x104) )
#define NAL_SYNTH_DBG2_ADR                 (   (NAL_BASE_ADR + 0x108) )
#define NAL_SYNTH_DBG3_ADR                 (   (NAL_BASE_ADR + 0x10c) )
#define NAL_SYNTH_DBG4_ADR                 (   (NAL_BASE_ADR + 0x110) )
#define NAL_SYNTH_DBG5_ADR                 (   (NAL_BASE_ADR + 0x114) )
#define NAL_SYNTH_DBG6_ADR                 (   (NAL_BASE_ADR + 0x118) )
#define NAL_SYNTH_DBG7_ADR                 (   (NAL_BASE_ADR + 0x11c) )
#define NAL_SYNTH_DBG8_ADR                 (   (NAL_BASE_ADR + 0x120) )
#define NAL_SYNTH_DBG9_ADR                 (   (NAL_BASE_ADR + 0x124) )
#define NAL_SYNTH_DBG10_ADR                (   (NAL_BASE_ADR + 0x128) )
#define NAL_SYNTH_CFG_FRAG_ADR             (   (NAL_BASE_ADR + 0x12c) )
#define NAL_PARSE_CFG_FRAG_ADR             (   (NAL_BASE_ADR + 0x130) )
#define NAL_DMA_RF_CFG0_ADR                (   (NAL_BASE_ADR + 0x134) )
#define NAL_DMA_RF_CFG1_ADR                (   (NAL_BASE_ADR + 0x138) )
#define GETH_BASE_ADR                  (   (LPB1_CONTROL_ADR + 0x70000) )
#define IRDA_BASE_ADR                  (   (LPB1_CONTROL_ADR + 0x00000) )
#define IRDA_DATA_REG                  (   (IRDA_BASE_ADR + 0x0000) )
#define IRDA_MODE_REG                  (   (IRDA_BASE_ADR + 0x0004) )
#define IRDA_CTRL_REG                  (   (IRDA_BASE_ADR + 0x0008) )
#define IRDA_STATUS_REG                (   (IRDA_BASE_ADR + 0x000c) )
#define IRDA_SCALER_REG                (   (IRDA_BASE_ADR + 0x0010) )
#define IRDA_DEBUG_REG                 (   (IRDA_BASE_ADR + 0x0014) )
#define IRDA_FRAME_SIZE_REG            (   (IRDA_BASE_ADR + 0x0018) )
#define IRDA_XBOF_CNT_REG              (   (IRDA_BASE_ADR + 0x001c) )
#define IRDA_TX_FIFO_WTHL_REG          (   (IRDA_BASE_ADR + 0x0020) )
#define IRDA_TX_FIFO_RTHL_REG          (   (IRDA_BASE_ADR + 0x0024) )
#define IRDA_RX_FIFO_WTHL_REG          (   (IRDA_BASE_ADR + 0x0028) )
#define IRDA_RX_FIFO_RTHL_REG          (   (IRDA_BASE_ADR + 0x002c) )
#define IRDA_REM_CRR_MARK_REG          (   (IRDA_BASE_ADR + 0x0030) )
#define IRDA_REM_CRR_SPACE_REG         (   (IRDA_BASE_ADR + 0x0034) )
#define IRDA_REM_SAMPLE_LEN_REG        (   (IRDA_BASE_ADR + 0x0038) )
#define IRDA_REM_AGC_MARK_REG          (   (IRDA_BASE_ADR + 0x003c) )
#define IRDA_REM_AGC_SPACE_REG         (   (IRDA_BASE_ADR + 0x0040) )
#define IRDA_REM_ADDR_REG              (   (IRDA_BASE_ADR + 0x0044) )
#define IRDA_REM_CMD_REG               (   (IRDA_BASE_ADR + 0x0048) )
#define IRDA_REM_RPT_LEN_REG           (   (IRDA_BASE_ADR + 0x004c) )
#define IRDA_REM_AGC_M_MARGIN_REG      (   (IRDA_BASE_ADR + 0x0050) )
#define IRDA_REM_AGC_S_MARGIN_REG      (   (IRDA_BASE_ADR + 0x0054) )
#define UART_BASE_ADR                  (   (LPB1_CONTROL_ADR + 0x00000) )
#define UART_RBR_ADR                   (   (UART_BASE_ADR + 0x0000) )
#define UART_THR_ADR                   (   (UART_BASE_ADR + 0x0000) )
#define UART_DLL_ADR                   (   (UART_BASE_ADR + 0x0000) )
#define UART_DLH_ADR                   (   (UART_BASE_ADR + 0x0004) )
#define UART_IER_ADR                   (   (UART_BASE_ADR + 0x0004) )
#define UART_IIR_ADR                   (   (UART_BASE_ADR + 0x0008) )
#define UART_FCR_ADR                   (   (UART_BASE_ADR + 0x0008) )
#define UART_LCR_ADR                   (   (UART_BASE_ADR + 0x000c) )
#define UART_MCR_ADR                   (   (UART_BASE_ADR + 0x0010) )
#define UART_LSR_ADR                   (   (UART_BASE_ADR + 0x0014) )
#define UART_MSR_ADR                   (   (UART_BASE_ADR + 0x0018) )
#define UART_SCR_ADR                   (   (UART_BASE_ADR + 0x001c) )
#define UART_LPDLL_ADR                 (   (UART_BASE_ADR + 0x0020) )
#define UART_LPDLH_ADR                 (   (UART_BASE_ADR + 0x0024) )
#define UART_SRBR_ADR                  (   (UART_BASE_ADR + 0x0030) )
#define UART_STHR_ADR                  (   (UART_BASE_ADR + 0x0030) )
#define UART_FAR_ADR                   (   (UART_BASE_ADR + 0x0070) )
#define UART_TFR_ADR                   (   (UART_BASE_ADR + 0x0074) )
#define UART_RFW_ADR                   (   (UART_BASE_ADR + 0x0078) )
#define UART_USR_ADR                   (   (UART_BASE_ADR + 0x007c) )
#define UART_TFL_ADR                   (   (UART_BASE_ADR + 0x0080) )
#define UART_RFL_ADR                   (   (UART_BASE_ADR + 0x0084) )
#define UART_SRR_ADR                   (   (UART_BASE_ADR + 0x0088) )
#define UART_SRTS_ADR                  (   (UART_BASE_ADR + 0x008c) )
#define UART_SBCR_ADR                  (   (UART_BASE_ADR + 0x0090) )
#define UART_SDMAM_ADR                 (   (UART_BASE_ADR + 0x0094) )
#define UART_SFE_ADR                   (   (UART_BASE_ADR + 0x0098) )
#define UART_SRT_ADR                   (   (UART_BASE_ADR + 0x009c) )
#define UART_STET_ADR                  (   (UART_BASE_ADR + 0x00a0) )
#define UART_HTX_ADR                   (   (UART_BASE_ADR + 0x00a4) )
#define UART_DMASA_ADR                 (   (UART_BASE_ADR + 0x00a8) )
#define UART_CPR_ADR                   (   (UART_BASE_ADR + 0x00f4) )
#define UART_UCV_ADR                   (   (UART_BASE_ADR + 0x00f8) )
#define UART_CTR_ADR                   (   (UART_BASE_ADR + 0x00fc) )
#define ICB_INT_NO                     (   64 )
#define ICB_BASE_ADR                   (   (LPB4_CONTROL_ADR + 0x10000) )
#define ICB_CTRL0_OFFSET                  (   ( 0x0000) )
#define ICB_CTRL1_OFFSET                  (   ( 0x0004) )
#define ICB_CTRL2_OFFSET                  (   ( 0x0008) )
#define ICB_CTRL3_OFFSET                  (   ( 0x000c) )
#define ICB_CTRL4_OFFSET                  (   ( 0x0010) )
#define ICB_CTRL5_OFFSET                  (   ( 0x0014) )
#define ICB_CTRL6_OFFSET                  (   ( 0x0018) )
#define ICB_CTRL7_OFFSET                  (   ( 0x001c) )
#define ICB_CTRL8_OFFSET                  (   ( 0x0020) )
#define ICB_CTRL9_OFFSET                  (   ( 0x0024) )
#define ICB_CTRL10_OFFSET                 (   ( 0x0028) )
#define ICB_CTRL11_OFFSET                 (   ( 0x002c) )
#define ICB_CTRL12_OFFSET                 (   ( 0x0030) )
#define ICB_CTRL13_OFFSET                 (   ( 0x0034) )
#define ICB_CTRL14_OFFSET                 (   ( 0x0038) )
#define ICB_CTRL15_OFFSET                 (   ( 0x003c) )
#define ICB_CTRL16_OFFSET                 (   ( 0x0040) )
#define ICB_CTRL17_OFFSET                 (   ( 0x0044) )
#define ICB_CTRL18_OFFSET                 (   ( 0x0048) )
#define ICB_CTRL19_OFFSET                 (   ( 0x004c) )
#define ICB_CTRL20_OFFSET                 (   ( 0x0050) )
#define ICB_CTRL21_OFFSET                 (   ( 0x0054) )
#define ICB_CTRL22_OFFSET                 (   ( 0x0058) )
#define ICB_CTRL23_OFFSET                 (   ( 0x005c) )
#define ICB_CTRL24_OFFSET                 (   ( 0x0060) )
#define ICB_CTRL25_OFFSET                 (   ( 0x0064) )
#define ICB_CTRL26_OFFSET                 (   ( 0x0068) )
#define ICB_CTRL27_OFFSET                 (   ( 0x006c) )
#define ICB_CTRL28_OFFSET                 (   ( 0x0070) )
#define ICB_CTRL29_OFFSET                 (   ( 0x0074) )
#define ICB_CTRL30_OFFSET                 (   ( 0x0078) )
#define ICB_CTRL31_OFFSET                 (   ( 0x007c) )
#define ICB_CTRL32_OFFSET                 (   ( 0x0080) )
#define ICB_CTRL33_OFFSET                 (   ( 0x0084) )
#define ICB_CTRL34_OFFSET                 (   ( 0x0088) )
#define ICB_CTRL35_OFFSET                 (   ( 0x008c) )
#define ICB_CTRL36_OFFSET                 (   ( 0x0090) )
#define ICB_CTRL37_OFFSET                 (   ( 0x0094) )
#define ICB_CTRL38_OFFSET                 (   ( 0x0098) )
#define ICB_CTRL39_OFFSET                 (   ( 0x009c) )
#define ICB_CTRL40_OFFSET                 (   ( 0x00a0) )
#define ICB_CTRL41_OFFSET                 (   ( 0x00a4) )
#define ICB_CTRL42_OFFSET                 (   ( 0x00a8) )
#define ICB_CTRL43_OFFSET                 (   ( 0x00ac) )
#define ICB_CTRL44_OFFSET                 (   ( 0x00b0) )
#define ICB_CTRL45_OFFSET                 (   ( 0x00b4) )
#define ICB_CTRL46_OFFSET                 (   ( 0x00b8) )
#define ICB_CTRL47_OFFSET                 (   ( 0x00bc) )
#define ICB_CTRL48_OFFSET                 (   ( 0x00c0) )
#define ICB_CTRL49_OFFSET                 (   ( 0x00c4) )
#define ICB_CTRL50_OFFSET                 (   ( 0x00c8) )
#define ICB_CTRL51_OFFSET                 (   ( 0x00cc) )
#define ICB_CTRL52_OFFSET                 (   ( 0x00d0) )
#define ICB_CTRL53_OFFSET                 (   ( 0x00d4) )
#define ICB_CTRL54_OFFSET                 (   ( 0x00d8) )
#define ICB_CTRL55_OFFSET                 (   ( 0x00dc) )
#define ICB_CTRL56_OFFSET                 (   ( 0x00e0) )
#define ICB_CTRL57_OFFSET                 (   ( 0x00e4) )
#define ICB_CTRL58_OFFSET                 (   ( 0x00e8) )
#define ICB_CTRL59_OFFSET                 (   ( 0x00ec) )
#define ICB_CTRL60_OFFSET                 (   ( 0x00f0) )
#define ICB_CTRL61_OFFSET                 (   ( 0x00f4) )
#define ICB_CTRL62_OFFSET                 (   ( 0x00f8) )
#define ICB_CTRL63_OFFSET                 (   ( 0x00fc) )
#define ICB_PEND_0_OFFSET                 (   ( 0x0100) )
#define ICB_PEND_1_OFFSET                 (   ( 0x0104) )
#define ICB_STATUS_0_OFFSET               (   ( 0x0108) )
#define ICB_STATUS_1_OFFSET               (   ( 0x010c) )
#define ICB_CLEAR_0_OFFSET                (   ( 0x0110) )
#define ICB_CLEAR_1_OFFSET                (   ( 0x0114) )
#define ICB_SRC_OFFSET                    (   ( 0x0118) )
#define ICB_ENABLE_0_OFFSET               (   ( 0x0120) )
#define ICB_ENABLE_1_OFFSET               (   ( 0x0124) )
#define ICB_SETINT_0_OFFSET               (   ( 0x0128) )
#define ICB_SETINT_1_OFFSET               (   ( 0x012c) )
#define ICB_SVE0_INT_CFG_OFFSET           (   ( 0x0180) )
#define ICB_SVE1_INT_CFG_OFFSET           (   ( 0x0184) )
#define ICB_SVE2_INT_CFG_OFFSET           (   ( 0x0188) )
#define ICB_SVE3_INT_CFG_OFFSET           (   ( 0x018c) )
#define ICB_SVE4_INT_CFG_OFFSET           (   ( 0x0190) )
#define ICB_SVE5_INT_CFG_OFFSET           (   ( 0x0194) )
#define ICB_SVE6_INT_CFG_OFFSET           (   ( 0x0198) )
#define ICB_SVE7_INT_CFG_OFFSET           (   ( 0x019c) )
#define ICB_SVE8_INT_CFG_OFFSET           (   ( 0x01a0) )
#define ICB_SVE9_INT_CFG_OFFSET           (   ( 0x01a4) )
#define ICB_SVE10_INT_CFG_OFFSET          (   ( 0x01a8) )
#define ICB_SVE11_INT_CFG_OFFSET          (   ( 0x01ac) )
#define ICB_INTER_CPU_INT_OFFSET          (   ( 0x01e0) )
#define ICB_C2C_INT_CFG0_OFFSET           (   ( 0x01e4) )
#define ICB_C2C_INT_CFG1_OFFSET           (   ( 0x01e8) )
#define ICB_C2C_INT_CFG2_OFFSET           (   ( 0x01ec) )
#define ICB0_BASE_ADR                  (   (LPB4_CONTROL_ADR + 0x10000) )
#define ICB0_CTRL0_ADR                 (   (ICB0_BASE_ADR + ICB_CTRL0_OFFSET    ) )
#define ICB0_CTRL1_ADR                 (   (ICB0_BASE_ADR + ICB_CTRL1_OFFSET    ) )
#define ICB0_CTRL2_ADR                 (   (ICB0_BASE_ADR + ICB_CTRL2_OFFSET    ) )
#define ICB0_CTRL3_ADR                 (   (ICB0_BASE_ADR + ICB_CTRL3_OFFSET    ) )
#define ICB0_CTRL4_ADR                 (   (ICB0_BASE_ADR + ICB_CTRL4_OFFSET    ) )
#define ICB0_CTRL5_ADR                 (   (ICB0_BASE_ADR + ICB_CTRL5_OFFSET    ) )
#define ICB0_CTRL6_ADR                 (   (ICB0_BASE_ADR + ICB_CTRL6_OFFSET    ) )
#define ICB0_CTRL7_ADR                 (   (ICB0_BASE_ADR + ICB_CTRL7_OFFSET    ) )
#define ICB0_CTRL8_ADR                 (   (ICB0_BASE_ADR + ICB_CTRL8_OFFSET    ) )
#define ICB0_CTRL9_ADR                 (   (ICB0_BASE_ADR + ICB_CTRL9_OFFSET    ) )
#define ICB0_CTRL10_ADR                (   (ICB0_BASE_ADR + ICB_CTRL10_OFFSET   ) )
#define ICB0_CTRL11_ADR                (   (ICB0_BASE_ADR + ICB_CTRL11_OFFSET   ) )
#define ICB0_CTRL12_ADR                (   (ICB0_BASE_ADR + ICB_CTRL12_OFFSET   ) )
#define ICB0_CTRL13_ADR                (   (ICB0_BASE_ADR + ICB_CTRL13_OFFSET   ) )
#define ICB0_CTRL14_ADR                (   (ICB0_BASE_ADR + ICB_CTRL14_OFFSET   ) )
#define ICB0_CTRL15_ADR                (   (ICB0_BASE_ADR + ICB_CTRL15_OFFSET   ) )
#define ICB0_CTRL16_ADR                (   (ICB0_BASE_ADR + ICB_CTRL16_OFFSET   ) )
#define ICB0_CTRL17_ADR                (   (ICB0_BASE_ADR + ICB_CTRL17_OFFSET   ) )
#define ICB0_CTRL18_ADR                (   (ICB0_BASE_ADR + ICB_CTRL18_OFFSET   ) )
#define ICB0_CTRL19_ADR                (   (ICB0_BASE_ADR + ICB_CTRL19_OFFSET   ) )
#define ICB0_CTRL20_ADR                (   (ICB0_BASE_ADR + ICB_CTRL20_OFFSET   ) )
#define ICB0_CTRL21_ADR                (   (ICB0_BASE_ADR + ICB_CTRL21_OFFSET   ) )
#define ICB0_CTRL22_ADR                (   (ICB0_BASE_ADR + ICB_CTRL22_OFFSET   ) )
#define ICB0_CTRL23_ADR                (   (ICB0_BASE_ADR + ICB_CTRL23_OFFSET   ) )
#define ICB0_CTRL24_ADR                (   (ICB0_BASE_ADR + ICB_CTRL24_OFFSET   ) )
#define ICB0_CTRL25_ADR                (   (ICB0_BASE_ADR + ICB_CTRL25_OFFSET   ) )
#define ICB0_CTRL26_ADR                (   (ICB0_BASE_ADR + ICB_CTRL26_OFFSET   ) )
#define ICB0_CTRL27_ADR                (   (ICB0_BASE_ADR + ICB_CTRL27_OFFSET   ) )
#define ICB0_CTRL28_ADR                (   (ICB0_BASE_ADR + ICB_CTRL28_OFFSET   ) )
#define ICB0_CTRL29_ADR                (   (ICB0_BASE_ADR + ICB_CTRL29_OFFSET   ) )
#define ICB0_CTRL30_ADR                (   (ICB0_BASE_ADR + ICB_CTRL30_OFFSET   ) )
#define ICB0_CTRL31_ADR                (   (ICB0_BASE_ADR + ICB_CTRL31_OFFSET   ) )
#define ICB0_CTRL32_ADR                (   (ICB0_BASE_ADR + ICB_CTRL32_OFFSET   ) )
#define ICB0_CTRL33_ADR                (   (ICB0_BASE_ADR + ICB_CTRL33_OFFSET   ) )
#define ICB0_CTRL34_ADR                (   (ICB0_BASE_ADR + ICB_CTRL34_OFFSET   ) )
#define ICB0_CTRL35_ADR                (   (ICB0_BASE_ADR + ICB_CTRL35_OFFSET   ) )
#define ICB0_CTRL36_ADR                (   (ICB0_BASE_ADR + ICB_CTRL36_OFFSET   ) )
#define ICB0_CTRL37_ADR                (   (ICB0_BASE_ADR + ICB_CTRL37_OFFSET   ) )
#define ICB0_CTRL38_ADR                (   (ICB0_BASE_ADR + ICB_CTRL38_OFFSET   ) )
#define ICB0_CTRL39_ADR                (   (ICB0_BASE_ADR + ICB_CTRL39_OFFSET   ) )
#define ICB0_CTRL40_ADR                (   (ICB0_BASE_ADR + ICB_CTRL40_OFFSET   ) )
#define ICB0_CTRL41_ADR                (   (ICB0_BASE_ADR + ICB_CTRL41_OFFSET   ) )
#define ICB0_CTRL42_ADR                (   (ICB0_BASE_ADR + ICB_CTRL42_OFFSET   ) )
#define ICB0_CTRL43_ADR                (   (ICB0_BASE_ADR + ICB_CTRL43_OFFSET   ) )
#define ICB0_CTRL44_ADR                (   (ICB0_BASE_ADR + ICB_CTRL44_OFFSET   ) )
#define ICB0_CTRL45_ADR                (   (ICB0_BASE_ADR + ICB_CTRL45_OFFSET   ) )
#define ICB0_CTRL46_ADR                (   (ICB0_BASE_ADR + ICB_CTRL46_OFFSET   ) )
#define ICB0_CTRL47_ADR                (   (ICB0_BASE_ADR + ICB_CTRL47_OFFSET   ) )
#define ICB0_CTRL48_ADR                (   (ICB0_BASE_ADR + ICB_CTRL48_OFFSET   ) )
#define ICB0_CTRL49_ADR                (   (ICB0_BASE_ADR + ICB_CTRL49_OFFSET   ) )
#define ICB0_CTRL50_ADR                (   (ICB0_BASE_ADR + ICB_CTRL50_OFFSET   ) )
#define ICB0_CTRL51_ADR                (   (ICB0_BASE_ADR + ICB_CTRL51_OFFSET   ) )
#define ICB0_CTRL52_ADR                (   (ICB0_BASE_ADR + ICB_CTRL52_OFFSET   ) )
#define ICB0_CTRL53_ADR                (   (ICB0_BASE_ADR + ICB_CTRL53_OFFSET   ) )
#define ICB0_CTRL54_ADR                (   (ICB0_BASE_ADR + ICB_CTRL54_OFFSET   ) )
#define ICB0_CTRL55_ADR                (   (ICB0_BASE_ADR + ICB_CTRL55_OFFSET   ) )
#define ICB0_CTRL56_ADR                (   (ICB0_BASE_ADR + ICB_CTRL56_OFFSET   ) )
#define ICB0_CTRL57_ADR                (   (ICB0_BASE_ADR + ICB_CTRL57_OFFSET   ) )
#define ICB0_CTRL58_ADR                (   (ICB0_BASE_ADR + ICB_CTRL58_OFFSET   ) )
#define ICB0_CTRL59_ADR                (   (ICB0_BASE_ADR + ICB_CTRL59_OFFSET   ) )
#define ICB0_CTRL60_ADR                (   (ICB0_BASE_ADR + ICB_CTRL60_OFFSET   ) )
#define ICB0_CTRL61_ADR                (   (ICB0_BASE_ADR + ICB_CTRL61_OFFSET   ) )
#define ICB0_CTRL62_ADR                (   (ICB0_BASE_ADR + ICB_CTRL62_OFFSET   ) )
#define ICB0_CTRL63_ADR                (   (ICB0_BASE_ADR + ICB_CTRL63_OFFSET   ) )
#define ICB0_PEND_0_ADR                (   (ICB0_BASE_ADR + ICB_PEND_0_OFFSET   ) )
#define ICB0_PEND_1_ADR                (   (ICB0_BASE_ADR + ICB_PEND_1_OFFSET   ) )
#define ICB0_STATUS_0_ADR              (   (ICB0_BASE_ADR + ICB_STATUS_0_OFFSET ) )
#define ICB0_STATUS_1_ADR              (   (ICB0_BASE_ADR + ICB_STATUS_1_OFFSET ) )
#define ICB0_CLEAR_0_ADR               (   (ICB0_BASE_ADR + ICB_CLEAR_0_OFFSET  ) )
#define ICB0_CLEAR_1_ADR               (   (ICB0_BASE_ADR + ICB_CLEAR_1_OFFSET  ) )
#define ICB0_SRC_ADR                   (   (ICB0_BASE_ADR + ICB_SRC_OFFSET      ) )
#define ICB0_ENABLE_0_ADR              (   (ICB0_BASE_ADR + ICB_ENABLE_0_OFFSET ) )
#define ICB0_ENABLE_1_ADR              (   (ICB0_BASE_ADR + ICB_ENABLE_1_OFFSET ) )
#define ICB0_SETINT_0_ADR              (   (ICB0_BASE_ADR + ICB_SETINT_0_OFFSET ) )
#define ICB0_SETINT_1_ADR              (   (ICB0_BASE_ADR + ICB_SETINT_1_OFFSET ) )
#define ICB0_SVE0_INT_CFG_ADR          (   (ICB0_BASE_ADR + ICB_SVE0_INT_CFG_OFFSET ) )
#define ICB0_SVE1_INT_CFG_ADR          (   (ICB0_BASE_ADR + ICB_SVE1_INT_CFG_OFFSET ) )
#define ICB0_SVE2_INT_CFG_ADR          (   (ICB0_BASE_ADR + ICB_SVE2_INT_CFG_OFFSET ) )
#define ICB0_SVE3_INT_CFG_ADR          (   (ICB0_BASE_ADR + ICB_SVE3_INT_CFG_OFFSET ) )
#define ICB0_SVE4_INT_CFG_ADR          (   (ICB0_BASE_ADR + ICB_SVE4_INT_CFG_OFFSET ) )
#define ICB0_SVE5_INT_CFG_ADR          (   (ICB0_BASE_ADR + ICB_SVE5_INT_CFG_OFFSET ) )
#define ICB0_SVE6_INT_CFG_ADR          (   (ICB0_BASE_ADR + ICB_SVE6_INT_CFG_OFFSET ) )
#define ICB0_SVE7_INT_CFG_ADR          (   (ICB0_BASE_ADR + ICB_SVE7_INT_CFG_OFFSET ) )
#define ICB0_SVE8_INT_CFG_ADR          (   (ICB0_BASE_ADR + ICB_SVE8_INT_CFG_OFFSET ) )
#define ICB0_SVE9_INT_CFG_ADR          (   (ICB0_BASE_ADR + ICB_SVE9_INT_CFG_OFFSET ) )
#define ICB0_SVE10_INT_CFG_ADR         (   (ICB0_BASE_ADR + ICB_SVE10_INT_CFG_OFFSET) )
#define ICB0_SVE11_INT_CFG_ADR         (   (ICB0_BASE_ADR + ICB_SVE11_INT_CFG_OFFSET) )
#define ICB0_INTER_CPU_INT_ADR         (   (ICB0_BASE_ADR + ICB_INTER_CPU_INT_OFFSET) )
#define ICB0_C2C_INT_CFG0_ADR          (   (ICB0_BASE_ADR + ICB_C2C_INT_CFG0_OFFSET) )
#define ICB0_C2C_INT_CFG1_ADR          (   (ICB0_BASE_ADR + ICB_C2C_INT_CFG1_OFFSET) )
#define ICB0_C2C_INT_CFG2_ADR          (   (ICB0_BASE_ADR + ICB_C2C_INT_CFG2_OFFSET) )
#define ICB1_BASE_ADR                  (   (LPB2_CONTROL_ADR + 0x00000) )
#define ICB1_CTRL0_ADR                 (   (ICB1_BASE_ADR + ICB_CTRL0_OFFSET    ) )
#define ICB1_CTRL1_ADR                 (   (ICB1_BASE_ADR + ICB_CTRL1_OFFSET    ) )
#define ICB1_CTRL2_ADR                 (   (ICB1_BASE_ADR + ICB_CTRL2_OFFSET    ) )
#define ICB1_CTRL3_ADR                 (   (ICB1_BASE_ADR + ICB_CTRL3_OFFSET    ) )
#define ICB1_CTRL4_ADR                 (   (ICB1_BASE_ADR + ICB_CTRL4_OFFSET    ) )
#define ICB1_CTRL5_ADR                 (   (ICB1_BASE_ADR + ICB_CTRL5_OFFSET    ) )
#define ICB1_CTRL6_ADR                 (   (ICB1_BASE_ADR + ICB_CTRL6_OFFSET    ) )
#define ICB1_CTRL7_ADR                 (   (ICB1_BASE_ADR + ICB_CTRL7_OFFSET    ) )
#define ICB1_CTRL8_ADR                 (   (ICB1_BASE_ADR + ICB_CTRL8_OFFSET    ) )
#define ICB1_CTRL9_ADR                 (   (ICB1_BASE_ADR + ICB_CTRL9_OFFSET    ) )
#define ICB1_CTRL10_ADR                (   (ICB1_BASE_ADR + ICB_CTRL10_OFFSET   ) )
#define ICB1_CTRL11_ADR                (   (ICB1_BASE_ADR + ICB_CTRL11_OFFSET   ) )
#define ICB1_CTRL12_ADR                (   (ICB1_BASE_ADR + ICB_CTRL12_OFFSET   ) )
#define ICB1_CTRL13_ADR                (   (ICB1_BASE_ADR + ICB_CTRL13_OFFSET   ) )
#define ICB1_CTRL14_ADR                (   (ICB1_BASE_ADR + ICB_CTRL14_OFFSET   ) )
#define ICB1_CTRL15_ADR                (   (ICB1_BASE_ADR + ICB_CTRL15_OFFSET   ) )
#define ICB1_CTRL16_ADR                (   (ICB1_BASE_ADR + ICB_CTRL16_OFFSET   ) )
#define ICB1_CTRL17_ADR                (   (ICB1_BASE_ADR + ICB_CTRL17_OFFSET   ) )
#define ICB1_CTRL18_ADR                (   (ICB1_BASE_ADR + ICB_CTRL18_OFFSET   ) )
#define ICB1_CTRL19_ADR                (   (ICB1_BASE_ADR + ICB_CTRL19_OFFSET   ) )
#define ICB1_CTRL20_ADR                (   (ICB1_BASE_ADR + ICB_CTRL20_OFFSET   ) )
#define ICB1_CTRL21_ADR                (   (ICB1_BASE_ADR + ICB_CTRL21_OFFSET   ) )
#define ICB1_CTRL22_ADR                (   (ICB1_BASE_ADR + ICB_CTRL22_OFFSET   ) )
#define ICB1_CTRL23_ADR                (   (ICB1_BASE_ADR + ICB_CTRL23_OFFSET   ) )
#define ICB1_CTRL24_ADR                (   (ICB1_BASE_ADR + ICB_CTRL24_OFFSET   ) )
#define ICB1_CTRL25_ADR                (   (ICB1_BASE_ADR + ICB_CTRL25_OFFSET   ) )
#define ICB1_CTRL26_ADR                (   (ICB1_BASE_ADR + ICB_CTRL26_OFFSET   ) )
#define ICB1_CTRL27_ADR                (   (ICB1_BASE_ADR + ICB_CTRL27_OFFSET   ) )
#define ICB1_CTRL28_ADR                (   (ICB1_BASE_ADR + ICB_CTRL28_OFFSET   ) )
#define ICB1_CTRL29_ADR                (   (ICB1_BASE_ADR + ICB_CTRL29_OFFSET   ) )
#define ICB1_CTRL30_ADR                (   (ICB1_BASE_ADR + ICB_CTRL30_OFFSET   ) )
#define ICB1_CTRL31_ADR                (   (ICB1_BASE_ADR + ICB_CTRL31_OFFSET   ) )
#define ICB1_CTRL32_ADR                (   (ICB1_BASE_ADR + ICB_CTRL32_OFFSET   ) )
#define ICB1_CTRL33_ADR                (   (ICB1_BASE_ADR + ICB_CTRL33_OFFSET   ) )
#define ICB1_CTRL34_ADR                (   (ICB1_BASE_ADR + ICB_CTRL34_OFFSET   ) )
#define ICB1_CTRL35_ADR                (   (ICB1_BASE_ADR + ICB_CTRL35_OFFSET   ) )
#define ICB1_CTRL36_ADR                (   (ICB1_BASE_ADR + ICB_CTRL36_OFFSET   ) )
#define ICB1_CTRL37_ADR                (   (ICB1_BASE_ADR + ICB_CTRL37_OFFSET   ) )
#define ICB1_CTRL38_ADR                (   (ICB1_BASE_ADR + ICB_CTRL38_OFFSET   ) )
#define ICB1_CTRL39_ADR                (   (ICB1_BASE_ADR + ICB_CTRL39_OFFSET   ) )
#define ICB1_CTRL40_ADR                (   (ICB1_BASE_ADR + ICB_CTRL40_OFFSET   ) )
#define ICB1_CTRL41_ADR                (   (ICB1_BASE_ADR + ICB_CTRL41_OFFSET   ) )
#define ICB1_CTRL42_ADR                (   (ICB1_BASE_ADR + ICB_CTRL42_OFFSET   ) )
#define ICB1_CTRL43_ADR                (   (ICB1_BASE_ADR + ICB_CTRL43_OFFSET   ) )
#define ICB1_CTRL44_ADR                (   (ICB1_BASE_ADR + ICB_CTRL44_OFFSET   ) )
#define ICB1_CTRL45_ADR                (   (ICB1_BASE_ADR + ICB_CTRL45_OFFSET   ) )
#define ICB1_CTRL46_ADR                (   (ICB1_BASE_ADR + ICB_CTRL46_OFFSET   ) )
#define ICB1_CTRL47_ADR                (   (ICB1_BASE_ADR + ICB_CTRL47_OFFSET   ) )
#define ICB1_CTRL48_ADR                (   (ICB1_BASE_ADR + ICB_CTRL48_OFFSET   ) )
#define ICB1_CTRL49_ADR                (   (ICB1_BASE_ADR + ICB_CTRL49_OFFSET   ) )
#define ICB1_CTRL50_ADR                (   (ICB1_BASE_ADR + ICB_CTRL50_OFFSET   ) )
#define ICB1_CTRL51_ADR                (   (ICB1_BASE_ADR + ICB_CTRL51_OFFSET   ) )
#define ICB1_CTRL52_ADR                (   (ICB1_BASE_ADR + ICB_CTRL52_OFFSET   ) )
#define ICB1_CTRL53_ADR                (   (ICB1_BASE_ADR + ICB_CTRL53_OFFSET   ) )
#define ICB1_CTRL54_ADR                (   (ICB1_BASE_ADR + ICB_CTRL54_OFFSET   ) )
#define ICB1_CTRL55_ADR                (   (ICB1_BASE_ADR + ICB_CTRL55_OFFSET   ) )
#define ICB1_CTRL56_ADR                (   (ICB1_BASE_ADR + ICB_CTRL56_OFFSET   ) )
#define ICB1_CTRL57_ADR                (   (ICB1_BASE_ADR + ICB_CTRL57_OFFSET   ) )
#define ICB1_CTRL58_ADR                (   (ICB1_BASE_ADR + ICB_CTRL58_OFFSET   ) )
#define ICB1_CTRL59_ADR                (   (ICB1_BASE_ADR + ICB_CTRL59_OFFSET   ) )
#define ICB1_CTRL60_ADR                (   (ICB1_BASE_ADR + ICB_CTRL60_OFFSET   ) )
#define ICB1_CTRL61_ADR                (   (ICB1_BASE_ADR + ICB_CTRL61_OFFSET   ) )
#define ICB1_CTRL62_ADR                (   (ICB1_BASE_ADR + ICB_CTRL62_OFFSET   ) )
#define ICB1_CTRL63_ADR                (   (ICB1_BASE_ADR + ICB_CTRL63_OFFSET   ) )
#define ICB1_PEND_0_ADR                (   (ICB1_BASE_ADR + ICB_PEND_0_OFFSET   ) )
#define ICB1_PEND_1_ADR                (   (ICB1_BASE_ADR + ICB_PEND_1_OFFSET   ) )
#define ICB1_STATUS_0_ADR              (   (ICB1_BASE_ADR + ICB_STATUS_0_OFFSET ) )
#define ICB1_STATUS_1_ADR              (   (ICB1_BASE_ADR + ICB_STATUS_1_OFFSET ) )
#define ICB1_CLEAR_0_ADR               (   (ICB1_BASE_ADR + ICB_CLEAR_0_OFFSET  ) )
#define ICB1_CLEAR_1_ADR               (   (ICB1_BASE_ADR + ICB_CLEAR_1_OFFSET  ) )
#define ICB1_SRC_ADR                   (   (ICB1_BASE_ADR + ICB_SRC_OFFSET      ) )
#define ICB1_ENABLE_0_ADR              (   (ICB1_BASE_ADR + ICB_ENABLE_0_OFFSET ) )
#define ICB1_ENABLE_1_ADR              (   (ICB1_BASE_ADR + ICB_ENABLE_1_OFFSET ) )
#define ICB1_SETINT_0_ADR              (   (ICB1_BASE_ADR + ICB_SETINT_0_OFFSET ) )
#define ICB1_SETINT_1_ADR              (   (ICB1_BASE_ADR + ICB_SETINT_1_OFFSET ) )
#define ICB1_SVE0_INT_CFG_ADR          (   (ICB1_BASE_ADR + ICB_SVE0_INT_CFG_OFFSET ) )
#define ICB1_SVE1_INT_CFG_ADR          (   (ICB1_BASE_ADR + ICB_SVE1_INT_CFG_OFFSET ) )
#define ICB1_SVE2_INT_CFG_ADR          (   (ICB1_BASE_ADR + ICB_SVE2_INT_CFG_OFFSET ) )
#define ICB1_SVE3_INT_CFG_ADR          (   (ICB1_BASE_ADR + ICB_SVE3_INT_CFG_OFFSET ) )
#define ICB1_SVE4_INT_CFG_ADR          (   (ICB1_BASE_ADR + ICB_SVE4_INT_CFG_OFFSET ) )
#define ICB1_SVE5_INT_CFG_ADR          (   (ICB1_BASE_ADR + ICB_SVE5_INT_CFG_OFFSET ) )
#define ICB1_SVE6_INT_CFG_ADR          (   (ICB1_BASE_ADR + ICB_SVE6_INT_CFG_OFFSET ) )
#define ICB1_SVE7_INT_CFG_ADR          (   (ICB1_BASE_ADR + ICB_SVE7_INT_CFG_OFFSET ) )
#define ICB1_SVE8_INT_CFG_ADR          (   (ICB1_BASE_ADR + ICB_SVE8_INT_CFG_OFFSET ) )
#define ICB1_SVE9_INT_CFG_ADR          (   (ICB1_BASE_ADR + ICB_SVE9_INT_CFG_OFFSET ) )
#define ICB1_SVE10_INT_CFG_ADR         (   (ICB1_BASE_ADR + ICB_SVE10_INT_CFG_OFFSET) )
#define ICB1_SVE11_INT_CFG_ADR         (   (ICB1_BASE_ADR + ICB_SVE11_INT_CFG_OFFSET) )
#define ICB1_INTER_CPU_INT_ADR         (   (ICB1_BASE_ADR + ICB_INTER_CPU_INT_OFFSET) )
#define ICB1_C2C_INT_CFG0_ADR          (   (ICB1_BASE_ADR + ICB_C2C_INT_CFG0_OFFSET) )
#define ICB1_C2C_INT_CFG1_ADR          (   (ICB1_BASE_ADR + ICB_C2C_INT_CFG1_OFFSET) )
#define ICB1_C2C_INT_CFG2_ADR          (   (ICB1_BASE_ADR + ICB_C2C_INT_CFG2_OFFSET) )
#define TIM_SCALER_VAL_OFFSET           (   0x0000 )
#define TIM_SCALER_RELOAD_OFFSET        (   0x0004 )
#define TIM_GEN_CONFIG_OFFSET           (   0x0008 )
#define TIM0_CNT_VAL_OFFSET             (   0x0010 )
#define TIM0_RELOAD_VAL_OFFSET          (   0x0014 )
#define TIM0_CONFIG_OFFSET              (   0x0018 )
#define TIM1_CNT_VAL_OFFSET             (   0x0020 )
#define TIM1_RELOAD_VAL_OFFSET          (   0x0024 )
#define TIM1_CONFIG_OFFSET              (   0x0028 )
#define TIM2_CNT_VAL_OFFSET             (   0x0030 )
#define TIM2_RELOAD_VAL_OFFSET          (   0x0034 )
#define TIM2_CONFIG_OFFSET              (   0x0038 )
#define TIM3_CNT_VAL_OFFSET             (   0x0040 )
#define TIM3_RELOAD_VAL_OFFSET          (   0x0044 )
#define TIM3_CONFIG_OFFSET              (   0x0048 )
#define TIM4_CNT_VAL_OFFSET             (   0x0050 )
#define TIM4_RELOAD_VAL_OFFSET          (   0x0054 )
#define TIM4_CONFIG_OFFSET              (   0x0058 )
#define TIM5_CNT_VAL_OFFSET             (   0x0060 )
#define TIM5_RELOAD_VAL_OFFSET          (   0x0064 )
#define TIM5_CONFIG_OFFSET              (   0x0068 )
#define TIM6_CNT_VAL_OFFSET             (   0x0070 )
#define TIM6_RELOAD_VAL_OFFSET          (   0x0074 )
#define TIM6_CONFIG_OFFSET              (   0x0078 )
#define TIM7_CNT_VAL_OFFSET             (   0x0080 )
#define TIM7_RELOAD_VAL_OFFSET          (   0x0084 )
#define TIM7_CONFIG_OFFSET              (   0x0088 )
#define TIM_FREE_CNT0_OFFSET            (   0x0090 )
#define TIM_FREE_CNT1_OFFSET            (   0x0094 )
#define TIM_RND_NUM_OFFSET              (   0x0098 )
#define TIM_WATCHDOG_OFFSET             (   0x009c )
#define TIM_WATCHDOG_INT_THRES_OFFSET   (   0x00a0 )
#define TIM_WDOG_EN_OFFSET              (   0x00a4 )
#define TIM_SAFE_OFFSET                 (   0x00a8 )
#define TIM_RAM_CFG_OFFSET              (   0x00b0 )
#define TIM_RF_CFG0_OFFSET              (   0x00b4 )
#define TIM_RF_CFG1_OFFSET              (   0x00b8 )
#define TIM_FREE_LOWER_RAW_OFFSET       (   0x00bc )
#define TIM0_BASE_ADR                   (   (LPB1_CONTROL_ADR + 0x20000) )
#define TIM0_SCALER_VAL_ADR             (   (TIM0_BASE_ADR + TIM_SCALER_VAL_OFFSET        ) )
#define TIM0_SCALER_RELOAD_ADR          (   (TIM0_BASE_ADR + TIM_SCALER_RELOAD_OFFSET     ) )
#define TIM0_GEN_CONFIG_ADR             (   (TIM0_BASE_ADR + TIM_GEN_CONFIG_OFFSET        ) )
#define TIM0_0_CNT_VAL_ADR              (   (TIM0_BASE_ADR + TIM0_CNT_VAL_OFFSET          ) )
#define TIM0_0_RELOAD_VAL_ADR           (   (TIM0_BASE_ADR + TIM0_RELOAD_VAL_OFFSET       ) )
#define TIM0_0_CONFIG_ADR               (   (TIM0_BASE_ADR + TIM0_CONFIG_OFFSET           ) )
#define TIM0_1_CNT_VAL_ADR              (   (TIM0_BASE_ADR + TIM1_CNT_VAL_OFFSET          ) )
#define TIM0_1_RELOAD_VAL_ADR           (   (TIM0_BASE_ADR + TIM1_RELOAD_VAL_OFFSET       ) )
#define TIM0_1_CONFIG_ADR               (   (TIM0_BASE_ADR + TIM1_CONFIG_OFFSET           ) )
#define TIM0_2_CNT_VAL_ADR              (   (TIM0_BASE_ADR + TIM2_CNT_VAL_OFFSET          ) )
#define TIM0_2_RELOAD_VAL_ADR           (   (TIM0_BASE_ADR + TIM2_RELOAD_VAL_OFFSET       ) )
#define TIM0_2_CONFIG_ADR               (   (TIM0_BASE_ADR + TIM2_CONFIG_OFFSET           ) )
#define TIM0_3_CNT_VAL_ADR              (   (TIM0_BASE_ADR + TIM3_CNT_VAL_OFFSET          ) )
#define TIM0_3_RELOAD_VAL_ADR           (   (TIM0_BASE_ADR + TIM3_RELOAD_VAL_OFFSET       ) )
#define TIM0_3_CONFIG_ADR               (   (TIM0_BASE_ADR + TIM3_CONFIG_OFFSET           ) )
#define TIM0_4_CNT_VAL_ADR              (   (TIM0_BASE_ADR + TIM4_CNT_VAL_OFFSET          ) )
#define TIM0_4_RELOAD_VAL_ADR           (   (TIM0_BASE_ADR + TIM4_RELOAD_VAL_OFFSET       ) )
#define TIM0_4_CONFIG_ADR               (   (TIM0_BASE_ADR + TIM4_CONFIG_OFFSET           ) )
#define TIM0_5_CNT_VAL_ADR              (   (TIM0_BASE_ADR + TIM5_CNT_VAL_OFFSET          ) )
#define TIM0_5_RELOAD_VAL_ADR           (   (TIM0_BASE_ADR + TIM5_RELOAD_VAL_OFFSET       ) )
#define TIM0_5_CONFIG_ADR               (   (TIM0_BASE_ADR + TIM5_CONFIG_OFFSET           ) )
#define TIM0_6_CNT_VAL_ADR              (   (TIM0_BASE_ADR + TIM6_CNT_VAL_OFFSET          ) )
#define TIM0_6_RELOAD_VAL_ADR           (   (TIM0_BASE_ADR + TIM6_RELOAD_VAL_OFFSET       ) )
#define TIM0_6_CONFIG_ADR               (   (TIM0_BASE_ADR + TIM6_CONFIG_OFFSET           ) )
#define TIM0_7_CNT_VAL_ADR              (   (TIM0_BASE_ADR + TIM7_CNT_VAL_OFFSET          ) )
#define TIM0_7_RELOAD_VAL_ADR           (   (TIM0_BASE_ADR + TIM7_RELOAD_VAL_OFFSET       ) )
#define TIM0_7_CONFIG_ADR               (   (TIM0_BASE_ADR + TIM7_CONFIG_OFFSET           ) )
#define TIM0_FREE_CNT0_ADR              (   (TIM0_BASE_ADR + TIM_FREE_CNT0_OFFSET         ) )
#define TIM0_FREE_CNT1_ADR              (   (TIM0_BASE_ADR + TIM_FREE_CNT1_OFFSET         ) )
#define TIM0_RND_NUM_ADR                (   (TIM0_BASE_ADR + TIM_RND_NUM_OFFSET           ) )
#define TIM0_WATCHDOG_ADR               (   (TIM0_BASE_ADR + TIM_WATCHDOG_OFFSET          ) )
#define TIM0_WATCHDOG_INT_THRES_ADR     (   (TIM0_BASE_ADR + TIM_WATCHDOG_INT_THRES_OFFSET) )
#define TIM0_WDOG_EN_ADR                (   (TIM0_BASE_ADR + TIM_WDOG_EN_OFFSET           ) )
#define TIM0_SAFE_ADR                   (   (TIM0_BASE_ADR + TIM_SAFE_OFFSET              ) )
#define TIM0_RAM_CFG_ADR                (   (TIM0_BASE_ADR + TIM_RAM_CFG_OFFSET           ) )
#define TIM0_RF_CFG0_ADR                (   (TIM0_BASE_ADR + TIM_RF_CFG0_OFFSET           ) )
#define TIM0_RF_CFG1_ADR                (   (TIM0_BASE_ADR + TIM_RF_CFG1_OFFSET           ) )
#define TIM0_FREE_LOWER_RAW_ADR         (   (TIM0_BASE_ADR + TIM_FREE_LOWER_RAW_OFFSET           ) )
#define TIM1_BASE_ADR                   (   (LPB2_CONTROL_ADR + 0xe0000) )
#define TIM1_SCALER_VAL_ADR             (   (TIM1_BASE_ADR + TIM_SCALER_VAL_OFFSET        ) )
#define TIM1_SCALER_RELOAD_ADR          (   (TIM1_BASE_ADR + TIM_SCALER_RELOAD_OFFSET     ) )
#define TIM1_GEN_CONFIG_ADR             (   (TIM1_BASE_ADR + TIM_GEN_CONFIG_OFFSET        ) )
#define TIM1_0_CNT_VAL_ADR              (   (TIM1_BASE_ADR + TIM0_CNT_VAL_OFFSET          ) )
#define TIM1_0_RELOAD_VAL_ADR           (   (TIM1_BASE_ADR + TIM0_RELOAD_VAL_OFFSET       ) )
#define TIM1_0_CONFIG_ADR               (   (TIM1_BASE_ADR + TIM0_CONFIG_OFFSET           ) )
#define TIM1_1_CNT_VAL_ADR              (   (TIM1_BASE_ADR + TIM1_CNT_VAL_OFFSET          ) )
#define TIM1_1_RELOAD_VAL_ADR           (   (TIM1_BASE_ADR + TIM1_RELOAD_VAL_OFFSET       ) )
#define TIM1_1_CONFIG_ADR               (   (TIM1_BASE_ADR + TIM1_CONFIG_OFFSET           ) )
#define TIM1_2_CNT_VAL_ADR              (   (TIM1_BASE_ADR + TIM2_CNT_VAL_OFFSET          ) )
#define TIM1_2_RELOAD_VAL_ADR           (   (TIM1_BASE_ADR + TIM2_RELOAD_VAL_OFFSET       ) )
#define TIM1_2_CONFIG_ADR               (   (TIM1_BASE_ADR + TIM2_CONFIG_OFFSET           ) )
#define TIM1_3_CNT_VAL_ADR              (   (TIM1_BASE_ADR + TIM3_CNT_VAL_OFFSET          ) )
#define TIM1_3_RELOAD_VAL_ADR           (   (TIM1_BASE_ADR + TIM3_RELOAD_VAL_OFFSET       ) )
#define TIM1_3_CONFIG_ADR               (   (TIM1_BASE_ADR + TIM3_CONFIG_OFFSET           ) )
#define TIM1_4_CNT_VAL_ADR              (   (TIM1_BASE_ADR + TIM4_CNT_VAL_OFFSET          ) )
#define TIM1_4_RELOAD_VAL_ADR           (   (TIM1_BASE_ADR + TIM4_RELOAD_VAL_OFFSET       ) )
#define TIM1_4_CONFIG_ADR               (   (TIM1_BASE_ADR + TIM4_CONFIG_OFFSET           ) )
#define TIM1_5_CNT_VAL_ADR              (   (TIM1_BASE_ADR + TIM5_CNT_VAL_OFFSET          ) )
#define TIM1_5_RELOAD_VAL_ADR           (   (TIM1_BASE_ADR + TIM5_RELOAD_VAL_OFFSET       ) )
#define TIM1_5_CONFIG_ADR               (   (TIM1_BASE_ADR + TIM5_CONFIG_OFFSET           ) )
#define TIM1_6_CNT_VAL_ADR              (   (TIM1_BASE_ADR + TIM6_CNT_VAL_OFFSET          ) )
#define TIM1_6_RELOAD_VAL_ADR           (   (TIM1_BASE_ADR + TIM6_RELOAD_VAL_OFFSET       ) )
#define TIM1_6_CONFIG_ADR               (   (TIM1_BASE_ADR + TIM6_CONFIG_OFFSET           ) )
#define TIM1_7_CNT_VAL_ADR              (   (TIM1_BASE_ADR + TIM7_CNT_VAL_OFFSET          ) )
#define TIM1_7_RELOAD_VAL_ADR           (   (TIM1_BASE_ADR + TIM7_RELOAD_VAL_OFFSET       ) )
#define TIM1_7_CONFIG_ADR               (   (TIM1_BASE_ADR + TIM7_CONFIG_OFFSET           ) )
#define TIM1_FREE_CNT0_ADR              (   (TIM1_BASE_ADR + TIM_FREE_CNT0_OFFSET         ) )
#define TIM1_FREE_CNT1_ADR              (   (TIM1_BASE_ADR + TIM_FREE_CNT1_OFFSET         ) )
#define TIM1_RND_NUM_ADR                (   (TIM1_BASE_ADR + TIM_RND_NUM_OFFSET           ) )
#define TIM1_WATCHDOG_ADR               (   (TIM1_BASE_ADR + TIM_WATCHDOG_OFFSET          ) )
#define TIM1_WATCHDOG_INT_THRES_ADR     (   (TIM1_BASE_ADR + TIM_WATCHDOG_INT_THRES_OFFSET) )
#define TIM1_WDOG_EN_ADR                (   (TIM1_BASE_ADR + TIM_WDOG_EN_OFFSET           ) )
#define TIM1_SAFE_ADR                   (   (TIM1_BASE_ADR + TIM_SAFE_OFFSET              ) )
#define TIM1_RAM_CFG_ADR                (   (TIM1_BASE_ADR + TIM_RAM_CFG_OFFSET           ) )
#define TIM1_RF_CFG0_ADR                (   (TIM1_BASE_ADR + TIM_RF_CFG0_OFFSET           ) )
#define TIM1_RF_CFG1_ADR                (   (TIM1_BASE_ADR + TIM_RF_CFG1_OFFSET           ) )
#define TIM1_FREE_LOWER_RAW_ADR         (   (TIM1_BASE_ADR + TIM_FREE_LOWER_RAW_OFFSET    ) )
#define TIM_SAFE_VALUE                 (   0xf1d0dead )
#define CPR_BASE_ADR                   (   (LPB4_CONTROL_ADR + 0x00000) )
#define CPR_CLK_EN0_ADR                (   (CPR_BASE_ADR + 0x0000) )
#define CPR_CLK_EN1_ADR                (   (CPR_BASE_ADR + 0x0004) )
#define CPR_BLK_RST0_ADR               (   (CPR_BASE_ADR + 0x0010) )
#define CPR_BLK_RST1_ADR               (   (CPR_BASE_ADR + 0x0014) )
#define CPR_CLK_RATE0_ADR              (   (CPR_BASE_ADR + 0x0018) )
#define CPR_CLK_RATE1_ADR              (   (CPR_BASE_ADR + 0x001c) )
#define CPR_MAS_RESET_ADR              (   (CPR_BASE_ADR + 0x0020) )
#define CPR_WAKEUP_MASK_ADR            (   (CPR_BASE_ADR + 0x0024) )
#define CPR_CLK_DIV_ADR                (   (CPR_BASE_ADR + 0x0030) )
#define CPR_CLK_BYPASS_ADR             (   (CPR_BASE_ADR + 0x0034) )
#define CPR_NUM_CYCLES_ADR             (   (CPR_BASE_ADR + 0x003c) )
#define CPR_BOOT_MODE_ADR              (   (CPR_BASE_ADR + 0x0040) )
#define CPR_VERSION_ID_ADR             (   (CPR_BASE_ADR + 0x0044) )
#define CPR_PLL_CTRL0_ADR              (   (CPR_BASE_ADR + 0x0050) )
#define CPR_PLL_STAT0_ADR              (   (CPR_BASE_ADR + 0x0054) )
#define CPR_PLL_CTRL1_ADR              (   (CPR_BASE_ADR + 0x0058) )
#define CPR_PLL_STAT1_ADR              (   (CPR_BASE_ADR + 0x005c) )
#define CPR_RTC_CTRL_ADR               (   (CPR_BASE_ADR + 0x0060) )
#define CPR_RTC_VALUE_ADR              (   (CPR_BASE_ADR + 0x0064) )
#define CPR_RTC_INT_VALUE_ADR          (   (CPR_BASE_ADR + 0x0068) )
#define CPR_NUM_AUX_CLK                (   29 )         // specify the number of auxillary clock
#define CPR_NUM_CLK                    (   41 )         // specify the number of normal clock
#define CPR_AUX0_CLK_CTRL_ADR          (   (CPR_BASE_ADR + 0x0070) )
#define CPR_AUX1_CLK_CTRL_ADR          (   (CPR_BASE_ADR + 0x0074) )
#define CPR_AUX2_CLK_CTRL_ADR          (   (CPR_BASE_ADR + 0x0078) )
#define CPR_AUX3_CLK_CTRL_ADR          (   (CPR_BASE_ADR + 0x007c) )
#define CPR_AUX4_CLK_CTRL_ADR          (   (CPR_BASE_ADR + 0x0080) )
#define CPR_AUX5_CLK_CTRL_ADR          (   (CPR_BASE_ADR + 0x0084) )
#define CPR_AUX6_CLK_CTRL_ADR          (   (CPR_BASE_ADR + 0x0088) )
#define CPR_AUX7_CLK_CTRL_ADR          (   (CPR_BASE_ADR + 0x008c) )
#define CPR_AUX8_CLK_CTRL_ADR          (   (CPR_BASE_ADR + 0x0090) )
#define CPR_AUX9_CLK_CTRL_ADR          (   (CPR_BASE_ADR + 0x0094) )
#define CPR_AUX10_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x0098) )
#define CPR_AUX11_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x009c) )
#define CPR_AUX12_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x00a0) )
#define CPR_AUX13_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x00a4) )
#define CPR_AUX14_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x00a8) )
#define CPR_AUX15_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x00ac) )
#define CPR_AUX16_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x00b0) )
#define CPR_AUX17_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x00b4) )
#define CPR_AUX18_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x00b8) )
#define CPR_AUX19_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x00bc) )
#define CPR_AUX20_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x00c0) )
#define CPR_AUX21_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x00c4) )
#define CPR_AUX22_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x00c8) )
#define CPR_AUX23_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x00cc) )
#define CPR_AUX24_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x00d0) )
#define CPR_AUX25_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x00d4) )
#define CPR_AUX26_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x00d8) )
#define CPR_AUX27_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x00dc) )
#define CPR_AUX28_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x00e0) )
#define CPR_ENDIAN_CFG_ADR             (   (CPR_BASE_ADR + 0x0110) )
#define CPR_GEN_CTRL_ADR               (   (CPR_BASE_ADR + 0x0114) )
#define CPR_GEN_STAT_ADR               (   (CPR_BASE_ADR + 0x0118) )
#define CPR_BIST_CFG_ADR               (   (CPR_BASE_ADR + 0x011c) )
#define CPR_BIST_STAT_ADR              (   (CPR_BASE_ADR + 0x0120) )
#define CPR_AUX_CLK_EN_ADR             (   (CPR_BASE_ADR + 0x00f0) )
#define CPR_AUX_CLK_RST_ADR            (   (CPR_BASE_ADR + 0x00f4) )
#define CPR_EFUSE_DATA_ADR             (   (CPR_BASE_ADR + 0x0100) )
#define CPR_EFUSE_RF_ADR               (   (CPR_BASE_ADR + 0x0104) )
#define CPR_EFUSE_CTRL_ADR             (   (CPR_BASE_ADR + 0x0108) )
#define CPR_SYS_PROTECT_ADR            (   (CPR_BASE_ADR + 0x0130) )
#define CPR_SAFE_ADR                   (   (CPR_BASE_ADR + 0x0134) )
#define CPR_LEON_OS_VECTOR_ADR         (   (CPR_BASE_ADR + 0x013c) )
#define CPR_LEON_RT_VECTOR_ADR         (   (CPR_BASE_ADR + 0x0140) )
#define CPR_RETENTION0_ADR             (   (CPR_BASE_ADR + 0x0240) )
#define CPR_RETENTION1_ADR             (   (CPR_BASE_ADR + 0x0244) )
#define CPR_RETENTION2_ADR             (   (CPR_BASE_ADR + 0x0248) )
#define CPR_RETENTION3_ADR             (   (CPR_BASE_ADR + 0x024c) )
#define CPR_RETENTION4_ADR             (   (CPR_BASE_ADR + 0x0250) )
#define CPR_RETENTION5_ADR             (   (CPR_BASE_ADR + 0x0254) )
#define CPR_RETENTION6_ADR             (   (CPR_BASE_ADR + 0x0258) )
#define CPR_RETENTION7_ADR             (   (CPR_BASE_ADR + 0x025c) )
#define CPR_PWR_ISO_EN0_ADR            (   (CPR_BASE_ADR + 0x0260) )
#define CPR_PWR_ISO_LVLCTRL_ADR        (   (CPR_BASE_ADR + 0x0268) )
#define CPR_PWR_ISLAND_EN_ADR          (   (CPR_BASE_ADR + 0x026c) )
#define CPR_PWR_ISLAND_TRICKLE_EN_ADR  (   (CPR_BASE_ADR + 0x0264) )
#define CPR_PWR_ISLAND_STATUS          (   (CPR_BASE_ADR + 0x0270) )
#define CSS_LOS                        (    0 )
#define CSS_LAHB_CTRL                  (    1 )
#define CSS_APB4_CTRL                  (    2 )
#define CSS_CPR                        (    3 )
#define CSS_ROM                        (    4 )
#define CSS_LOS_L2C                    (    5 )
#define CSS_MAHB_CTRL                  (    6 )
#define CSS_LOS_ICB                    (    7 )
#define CSS_LOS_DSU                    (    8 )
#define CSS_LOS_TIM                    (    9 )
#define CSS_GPIO                       (    10 )
#define CSS_JTAG                       (    11 )
#define CSS_SDIO                       (    12 )
#define CSS_ROIC                       (    13 )
#define CSS_GETH                       (    14 )
#define CSS_BIST                       (    15 )
#define CSS_APB1_CTRL                  (    16 )
#define CSS_AHB_DMA                    (    17 )
#define CSS_APB3_CTRL                  (    18 )
#define CSS_I2C0                       (    19 )
#define CSS_I2C1                       (    20 )
#define CSS_I2C2                       (    21 )
#define CSS_UART                       (    22 )
#define CSS_SPI0                       (    23 )
#define CSS_SPI1                       (    24 )
#define CSS_SPI2                       (    25 )
#define CSS_I2S0                       (    26 )
#define CSS_I2S1                       (    27 )
#define CSS_I2S2                       (    28 )
#define CSS_SAHB_CTRL                  (    29 )
#define CSS_MSS_MAS                    (    30 )
#define CSS_UPA_MAS                    (    31 )
#define CSS_DSS_APB                    (    32 )
#define CSS_DSS_APB_PHY                (    32 ) // Meant to be the same as above
#define CSS_DSS_APB_CTRL               (    33 )
#define CSS_DSS_BUS                    (    34 )
#define CSS_DSS_BUS_MAHB               (    34 ) // Meant to be the same as above
#define CSS_DSS_BUS_DXI                (    35 )
#define CSS_DSS_BUS_AAXI               (    36 )
#define CSS_DSS_BUS_MXI                (    37 )
#define CSS_LAHB2SHB                   (    38 )
#define CSS_SAHB2MAHB                  (    39 )
#define CSS_USB                        (    40 )
#define CSS_AUX_I2S0                   (    0 )
#define CSS_AUX_I2S1                   (    1 )
#define CSS_AUX_I2S2                   (    2 )
#define CSS_AUX_SDIO                   (    3 )
#define CSS_AUX_GPIO                   (    4 )
#define CSS_AUX_32KHZ                  (    5 )
#define CSS_AUX_UART_SCLK              (    6 )
#define CSS_AUX_IRDA                   (    CSS_AUX_UART_SCLK ) // deprecated
#define CSS_AUX_CIF0                   (    7 )
#define CSS_AUX_CIF1                   (    8 )
#define CSS_AUX_LCD                    (    9 )
#define CSS_AUX_NAL_PAR                (    10 )
#define CSS_AUX_NAL_SYN                (    11 )
#define CSS_AUX_MIPI_TX0               (    12 )
#define CSS_AUX_MIPI_TX1               (    13 )
#define CSS_AUX_USB_PHY_EXTREFCLK      (    14 )
#define CSS_AUX_USB_CTRL_SUSPEND_CLK   (    15 )
#define CSS_AUX_USB_CTRL_REF_CLK       (    16 )
#define CSS_AUX_DDR_REF                (    17 )
#define CSS_AUX_ROIC                   (    18 )
#define CSS_AUX_MEDIA                  (    19 )
#define CSS_AUX_DDR_CORE               (    20 )
#define CSS_AUX_DDR_CORE_CTRL          (    20 ) // Meant to be the same
#define CSS_AUX_DDR_CORE_PHY           (    21 ) // Meant to be the same
#define CSS_AUX_MIPI_ECFG              (    22 )
#define CSS_AUX_MIPI_CFG               (    23 )
#define CSS_AUX_USB_PHY_REF_ALT_CLK    (    24 )
#define CSS_AUX_GPIO1                  (    25 )
#define CSS_AUX_GPIO2                  (    26 )
#define CSS_AUX_GPIO3                  (    27 )
#define CSS_AUX_CPR                    (    28 )
//#define CSS_LOS                        (    38 )
//#define CSS_LOS                        (    39 )
//#define CSS_LOS                        (    40 )
#define UPA_NUM_CLK                    (   16 )      // Specify the number of normal clock
#define UPA_SH0                        (    0 )
#define UPA_SH1                        (    1 )
#define UPA_SH2                        (    2 )
#define UPA_SH3                        (    3 )
#define UPA_SH4                        (    4 )
#define UPA_SH5                        (    5 )
#define UPA_SH6                        (    6 )
#define UPA_SH7                        (    7 )
#define UPA_SH8                        (    8 )
#define UPA_SH9                        (    9 )
#define UPA_SH10                       (    10 )
#define UPA_SH11                       (    11 )
#define UPA_SHAVE_L2                   (    12 )
#define UPA_CDMA                       (    13 )
#define UPA_BIC                        (    14 )
#define UPA_CTRL                       (    15 )
//#define UPA_CMX                        (    16 )
#define MSS_APB_SLV                    (    0 )
#define MSS_APB2_CTRL                  (    1 )
#define MSS_RTBRIDGE                   (    2 )
#define MSS_RTAHB_CTRL                 (    3 )
#define MSS_LRT                        (    4 )
#define MSS_LRT_DSU                    (    5 )
#define MSS_LRT_L2C                    (    6 )
#define MSS_LRT_ICB                    (    7 )
#define MSS_AXI_BRIDGE                 (    8 )
#define MSS_MXI_CTRL                   (    9 )
#define MSS_MXI_DEFSLV                 (    10 )
#define MSS_AXI_MON                    (    11 )
#define MSS_NAL                        (    12 )
#define MSS_MIPI                       (    13 )
#define MSS_CIF0                       (    14 )
#define MSS_CIF1                       (    15 )
#define MSS_LCD                        (    16 )
#define MSS_AMC                        (    17 ) // Meant to be the same
#define MSS_SIPP                       (    17 ) // Meant to be the same
#define MSS_TIM                        (    18 )
#define MSS_SIPP_ABPSLV                (    19 )
#define USB_APB_BASE_ADR                               (   (LPB4_CONTROL_ADR + 0x20000) )
#define USB_CTRL_CFG0_ADR                              (   (USB_APB_BASE_ADR + 0x0000) )
#define USB_PHY_CFG0_ADR                               (   (USB_APB_BASE_ADR + 0x0004) )
#define USB_PHY_SSC_CTRL_ADR                           (   (USB_APB_BASE_ADR + 0x0008) )
#define USB_PHY_CFG1_ADR                               (   (USB_APB_BASE_ADR + 0x000c) )
#define USB_PHY_CFG2_ADR                               (   (USB_APB_BASE_ADR + 0x0010) )
#define USB_PHY_CFG3_ADR                               (   (USB_APB_BASE_ADR + 0x0014) )
#define USB_PHY_OTG_CTRL_ADR                           (   (USB_APB_BASE_ADR + 0x0018) )
#define USB_PHY_CHARGE_CTRL_ADR                        (   (USB_APB_BASE_ADR + 0x001c) )
#define USB_PHY_BYPASS_CTRL_ADR                        (   (USB_APB_BASE_ADR + 0x0020) )
#define USB_PHY_CR_CTRL_ADR                            (   (USB_APB_BASE_ADR + 0x0024) )
#define USB_PHY_TST_CTRL_ADR                           (   (USB_APB_BASE_ADR + 0x0028) )
#define USB_INT_CTRL_ADR                               (   (USB_APB_BASE_ADR + 0x002c) )
#define USB_CTRL_CFG1_ADR                              (   (USB_APB_BASE_ADR + 0x0030) )
#define USB_CTRL_LOGIC_ANA0_ADR                        (   (USB_APB_BASE_ADR + 0x0034) )
#define USB_CTRL_LOGIC_ANA1_ADR                        (   (USB_APB_BASE_ADR + 0x0038) )
//#define USB_CTRL_BELT_ADR                        (   (USB_APB_BASE_ADR + 0x003c) )
#define USB_PHY_STAT0_ADR                              (   (USB_APB_BASE_ADR + 0x0040) )
#define USB_CTRL_STAT0_ADR                             (   (USB_APB_BASE_ADR + 0x0044) )
#define USB_CTRL_DEBUG0_ADR                            (   (USB_APB_BASE_ADR + 0x0048) )
#define USB_CTRL_DEBUG1_ADR                            (   (USB_APB_BASE_ADR + 0x004c) )
#define USB_CTRL_DEV_OUTEP_PKT_BUFF_AVAIL_ADR          (   (USB_APB_BASE_ADR + 0x0050) )
#define USB_CTRL_DEV_OUTEP_PKT_RECEIVED_ADR            (   (USB_APB_BASE_ADR + 0x0054) )
#define USB_CTRL_DEV_INEP_PKT_BUFF_AVAIL_ADR           (   (USB_APB_BASE_ADR + 0x0058) )
#define USB_CTRL_DEV_INEP_PKT_ACK_RECEIVED_ADR         (   (USB_APB_BASE_ADR + 0x005c) )
#define USB_CTRL_DEV_INEP_PKT_RETRY_RECEIVED_ADR       (   (USB_APB_BASE_ADR + 0x0060) )
#define USB_RAM_CTRL_ADR                               (   (USB_APB_BASE_ADR + 0x0064) )
#define L2C_CFG_BASE_ADR               (   (LPB3_CONTROL_ADR + 0xd0000) )
#define L2C_MODE_ADR                   (   (L2C_CFG_BASE_ADR + 0x0000) )
#define L2C_PTRANS0_ADR                (   (L2C_CFG_BASE_ADR + 0x0004) )
#define L2C_PTRANS1_ADR                (   (L2C_CFG_BASE_ADR + 0x0008) )
#define L2C_PTRANS2_ADR                (   (L2C_CFG_BASE_ADR + 0x000c) )
#define L2C_PTRANS3_ADR                (   (L2C_CFG_BASE_ADR + 0x0010) )
#define L2C_PTRANS4_ADR                (   (L2C_CFG_BASE_ADR + 0x0014) )
#define L2C_PTRANS5_ADR                (   (L2C_CFG_BASE_ADR + 0x0018) )
#define L2C_PTRANS6_ADR                (   (L2C_CFG_BASE_ADR + 0x001c) )
#define L2C_PTRANS7_ADR                (   (L2C_CFG_BASE_ADR + 0x0020) )
#define L2C_FLUSHINV_ADR               (   (L2C_CFG_BASE_ADR + 0x0024) )
#define L2C_DEBUG_ADR                  (   (L2C_CFG_BASE_ADR + 0x0028) )
#define L2C_DBG_TADDR_ADR              (   (L2C_CFG_BASE_ADR + 0x002c) )
#define L2C_DBG_TRD_ADR                (   (L2C_CFG_BASE_ADR + 0x0030) )
#define L2C_DBG_TWR_ADR                (   (L2C_CFG_BASE_ADR + 0x0034) )
#define L2C_DBG_TWDATA0_ADR            (   (L2C_CFG_BASE_ADR + 0x0038) )
#define L2C_DBG_TWDATA1_ADR            (   (L2C_CFG_BASE_ADR + 0x003c) )
#define L2C_DBG_TRDATA0_ADR            (   (L2C_CFG_BASE_ADR + 0x0040) )
#define L2C_DBG_TRDATA1_ADR            (   (L2C_CFG_BASE_ADR + 0x0044) )
#define L2C_DBG_CADDR_ADR              (   (L2C_CFG_BASE_ADR + 0x0048) )
#define L2C_DBG_CRD0_ADR               (   (L2C_CFG_BASE_ADR + 0x004c) )
#define L2C_DBG_CRD1_ADR               (   (L2C_CFG_BASE_ADR + 0x0050) )
#define L2C_DBG_CWR0_ADR               (   (L2C_CFG_BASE_ADR + 0x0054) )
#define L2C_DBG_CWR1_ADR               (   (L2C_CFG_BASE_ADR + 0x0058) )
#define L2C_DBG_CWDATA0_ADR            (   (L2C_CFG_BASE_ADR + 0x005c) )
#define L2C_DBG_CWDATA1_ADR            (   (L2C_CFG_BASE_ADR + 0x0060) )
#define L2C_DBG_CWDATA2_ADR            (   (L2C_CFG_BASE_ADR + 0x0064) )
#define L2C_DBG_CWDATA3_ADR            (   (L2C_CFG_BASE_ADR + 0x0068) )
#define L2C_DBG_CRDATA0_ADR            (   (L2C_CFG_BASE_ADR + 0x006c) )
#define L2C_DBG_CRDATA1_ADR            (   (L2C_CFG_BASE_ADR + 0x0070) )
#define L2C_DBG_CRDATA2_ADR            (   (L2C_CFG_BASE_ADR + 0x0074) )
#define L2C_DBG_CRDATA3_ADR            (   (L2C_CFG_BASE_ADR + 0x0078) )
#define L2C_HIT_CNT_ADR                (   (L2C_CFG_BASE_ADR + 0x007c) )
#define L2C_MISS_CNT_ADR               (   (L2C_CFG_BASE_ADR + 0x0080) )
#define L2C_BUSY_ADR                   (   (L2C_CFG_BASE_ADR + 0x0084) )
#define L2C_MXITID_ADR                 (   (L2C_CFG_BASE_ADR + 0x0088) )
#define L2C_STOP_ADR                   (   (L2C_CFG_BASE_ADR + 0x008c) )
#define L2C_RAM_CFG_ADR                (   (L2C_CFG_BASE_ADR + 0x0090) )
#define L2C_PTRANS8_ADR                (   (L2C_CFG_BASE_ADR + 0x0104) )
#define L2C_PTRANS9_ADR                (   (L2C_CFG_BASE_ADR + 0x0108) )
#define L2C_PTRANS10_ADR               (   (L2C_CFG_BASE_ADR + 0x010c) )
#define L2C_PTRANS11_ADR               (   (L2C_CFG_BASE_ADR + 0x0110) )
#define L2C_PTRANS12_ADR               (   (L2C_CFG_BASE_ADR + 0x0114) )
#define L2C_PTRANS13_ADR               (   (L2C_CFG_BASE_ADR + 0x0118) )
#define L2C_PTRANS14_ADR               (   (L2C_CFG_BASE_ADR + 0x011c) )
#define L2C_PTRANS15_ADR               (   (L2C_CFG_BASE_ADR + 0x0120) )
#define L2C_PTRANS_BITS                (   8 )
#define L2C_CDW                        (   128 )
#define L2C_CSW                        (   16 )
#define L2C_CAW                        (   13 )
#define L2C_TDW                        (   45 )
#define L2C_TAW                        (   11 )
#define L2C_TA_WLO                     (   4 )
#define L2C_TA_WHI                     (   5 )
#define L2C_TA_PALO                    (   6 )
#define L2C_TA_PAHI                    (   12 )
#define L2C_TA_PSLO                    (   13 )
#define L2C_TA_PSHI                    (   15 )
#define L2C_TA_TLO                     (   13 )
#define L2C_TA_THI                     (   31 )
#define PMB_BASE_ADR                   (   CMX_BASE_ADR )
#define PMB_CTRL_BASE_ADR              (   (PMB_BASE_ADR     + 0x08000000   + 0x800000) )
#define PMB_CFG_REG0_ADR               (   (PMB_CTRL_BASE_ADR   + 0x0000) )
#define PMB_CFG_REG1_ADR               (   (PMB_CTRL_BASE_ADR   + 0x0008) )
#define BIC_BASE_ADR                   ( (PMB_CTRL_BASE_ADR + 0x1000) )
#define BIC_CTRL_ADR                   ( BIC_BASE_ADR + (8*0) )
#define BIC_ID_ADR                     ( BIC_BASE_ADR + (8*1) )
#define BIC_LINK_LINKED_LIST_ADR_ADR   ( BIC_BASE_ADR + (8*2) )
#define BIC_LINE_LENGTH_ADR            ( BIC_BASE_ADR + (8*3) )
#define BIC_INPUT_HEIGHT_ADR           ( BIC_BASE_ADR + (8*4) )
#define BIC_BORDER_PIXEL_ADR           ( BIC_BASE_ADR + (8*5) )
#define BIC_XY_PIXEL_LIST_BASE_ADR     ( BIC_BASE_ADR + (8*6) )
#define BIC_INPUT_BASE_ADR             ( BIC_BASE_ADR + (8*7) )
#define BIC_INPUT_TOP_ADR              ( BIC_BASE_ADR + (8*8) )
#define BIC_INPUT_CHUNK_STRIDE_ADR     ( BIC_BASE_ADR + (8*9) )
#define BIC_INPUT_CHUNK_WIDTH_ADR      ( BIC_BASE_ADR + (8*10) )
#define BIC_INPUT_LINE_STRIDE_ADR      ( BIC_BASE_ADR + (8*11) )
#define BIC_INPUT_LINE_WIDTH_ADR       ( BIC_BASE_ADR + (8*12) )
#define BIC_INPUT_OFFSET_ADR           ( BIC_BASE_ADR + (8*13) )
#define BIC_OUTPUT_BASE_ADR            ( BIC_BASE_ADR + (8*14) )
#define BIC_OUTPUT_CHUNK_STRIDE_ADR    ( BIC_BASE_ADR + (8*15) )
#define BIC_OUTPUT_CHUNK_WIDTH_ADR     ( BIC_BASE_ADR + (8*16) )
#define BIC_OUTPUT_LINE_WIDTH_ADR      ( BIC_BASE_ADR + (8*17) )
#define BIC_CLAMP_MIN_ADR              ( BIC_BASE_ADR + (8*18) )
#define BIC_CLAMP_MAX_ADR              ( BIC_BASE_ADR + (8*19) )
#define BIC_SMOKE_MX_ADR               ( BIC_BASE_ADR + (8*20) )
#define BIC_SMOKE_MY_ADR               ( BIC_BASE_ADR + (8*21) )
#define BIC_SMOKE_PIX11_ADR            ( BIC_BASE_ADR + (8*22) )
#define BIC_SMOKE_PIX21_ADR            ( BIC_BASE_ADR + (8*23) )
#define BIC_SMOKE_PIX31_ADR            ( BIC_BASE_ADR + (8*24) )
#define BIC_SMOKE_PIX41_ADR            ( BIC_BASE_ADR + (8*25) )
#define BIC_SMOKE_PIX12_ADR            ( BIC_BASE_ADR + (8*26) )
#define BIC_SMOKE_PIX22_ADR            ( BIC_BASE_ADR + (8*27) )
#define BIC_SMOKE_PIX32_ADR            ( BIC_BASE_ADR + (8*28) )
#define BIC_SMOKE_PIX42_ADR            ( BIC_BASE_ADR + (8*29) )
#define BIC_SMOKE_PIX13_ADR            ( BIC_BASE_ADR + (8*30) )
#define BIC_SMOKE_PIX23_ADR            ( BIC_BASE_ADR + (8*31) )
#define BIC_SMOKE_PIX33_ADR            ( BIC_BASE_ADR + (8*32) )
#define BIC_SMOKE_PIX43_ADR            ( BIC_BASE_ADR + (8*33) )
#define BIC_SMOKE_PIX14_ADR            ( BIC_BASE_ADR + (8*34) )
#define BIC_SMOKE_PIX24_ADR            ( BIC_BASE_ADR + (8*35) )
#define BIC_SMOKE_PIX34_ADR            ( BIC_BASE_ADR + (8*36) )
#define BIC_SMOKE_PIX44_ADR            ( BIC_BASE_ADR + (8*37) )
#define BIC_SMOKE_PIXEL_ADR            ( BIC_BASE_ADR + (8*38) )
#define BIC_CACHE1_ADR_ADR             ( BIC_BASE_ADR + (8*39) )
#define BIC_CACHE1_WDATA_ADR           ( BIC_BASE_ADR + (8*40) )
#define BIC_CACHE1_RDATA_ADR           ( BIC_BASE_ADR + (8*41) )
#define BIC_RAM_CTRL_ADR               ( BIC_BASE_ADR + (8*42) )
#define BIC_CACHE_CTRL_ADR             ( BIC_BASE_ADR + (8*43) )
#define BIC_CACHE2_ADR_ADR             ( BIC_BASE_ADR + (8*44) )
#define BIC_CACHE2_WDATA_ADR           ( BIC_BASE_ADR + (8*45) )
#define BIC_CACHE2_RDATA_ADR           ( BIC_BASE_ADR + (8*46) )
#define CDMA_BASE_ADR                  ( (PMB_CTRL_BASE_ADR + 0x2000) )
#define CDMA_CFG_LINK_ADR              ( CDMA_BASE_ADR + (8*0) )
#define CDMA_DST_SRC_ADR               ( CDMA_BASE_ADR + (8*1) )
#define CDMA_LEN_ADR                   ( CDMA_BASE_ADR + (8*2) )
#define CDMA_SRC_STRIDE_WIDTH_ADR      ( CDMA_BASE_ADR + (8*3) )
#define CDMA_DST_STRIDE_WIDTH_ADR      ( CDMA_BASE_ADR + (8*4) )
#define CDMA_PLANE_STRIDE_ADR          ( CDMA_BASE_ADR + (8*5) )
#define CDMA_CTRL_ADR                  ( CDMA_BASE_ADR + (8*6) )
#define CDMA_STATUS_ADR                ( CDMA_BASE_ADR + (8*7) )
#define CDMA_LANE0_STATUS_ADR          ( CDMA_BASE_ADR + (8*8) )
#define CDMA_LANE1_STATUS_ADR          ( CDMA_BASE_ADR + (8*9) )
#define CDMA_LANE2_STATUS_ADR          ( CDMA_BASE_ADR + (8*10) )
#define CDMA_LANE3_STATUS_ADR          ( CDMA_BASE_ADR + (8*11) )
#define CDMA_TOP0_ADR                  ( CDMA_BASE_ADR + (8*12) )
#define CDMA_TOP1_ADR                  ( CDMA_BASE_ADR + (8*13) )
#define CDMA_TOP2_ADR                  ( CDMA_BASE_ADR + (8*14) )
#define CDMA_TOP3_ADR                  ( CDMA_BASE_ADR + (8*15) )
#define CDMA_INT_EN_ADR                ( CDMA_BASE_ADR + (8*16) )
#define CDMA_INT_FREQ0_ADR             ( CDMA_BASE_ADR + (8*17) )
#define CDMA_INT_FREQ1_ADR             ( CDMA_BASE_ADR + (8*18) )
#define CDMA_INT_FREQ2_ADR             ( CDMA_BASE_ADR + (8*19) )
#define CDMA_INT_FREQ3_ADR             ( CDMA_BASE_ADR + (8*20) )
#define CDMA_INT_FREQ4_ADR             ( CDMA_BASE_ADR + (8*21) )
#define CDMA_INT_FREQ5_ADR             ( CDMA_BASE_ADR + (8*22) )
#define CDMA_INT_FREQ6_ADR             ( CDMA_BASE_ADR + (8*23) )
#define CDMA_INT_FREQ7_ADR             ( CDMA_BASE_ADR + (8*24) )
#define CDMA_INT_FREQ8_ADR             ( CDMA_BASE_ADR + (8*25) )
#define CDMA_INT_FREQ9_ADR             ( CDMA_BASE_ADR + (8*26) )
#define CDMA_INT_FREQ10_ADR            ( CDMA_BASE_ADR + (8*27) )
#define CDMA_INT_FREQ11_ADR            ( CDMA_BASE_ADR + (8*28) )
#define CDMA_INT_FREQ12_ADR            ( CDMA_BASE_ADR + (8*29) )
#define CDMA_INT_FREQ13_ADR            ( CDMA_BASE_ADR + (8*30) )
#define CDMA_INT_FREQ14_ADR            ( CDMA_BASE_ADR + (8*31) )
#define CDMA_INT_FREQ15_ADR            ( CDMA_BASE_ADR + (8*32) )
#define CDMA_INT_STATUS_ADR            ( CDMA_BASE_ADR + (8*33) )
#define CDMA_INT_RESET_ADR             ( CDMA_BASE_ADR + (8*34) )
#define CDMA_END_PTR_ADR               ( CDMA_BASE_ADR + (8*35) )
#define CDMA_LINK_CFG0_ADR             ( CDMA_BASE_ADR + (8*36) )
#define CDMA_LINK_CFG1_ADR             ( CDMA_BASE_ADR + (8*37) )
#define CDMA_LINK_CFG2_ADR             ( CDMA_BASE_ADR + (8*38) )
#define CDMA_LINK_CFG3_ADR             ( CDMA_BASE_ADR + (8*39) )
#define CDMA_SKIP_DES_ADR              ( CDMA_BASE_ADR + (8*40) )
#define CDMA_SLICE_SIZE_ADR            ( CDMA_BASE_ADR + (8*41) )
#define CDMA_CHANNEL_DBG_ADR           ( CDMA_BASE_ADR + (8*42) )
#define CDMA_RAM_CTRL_ADR              ( CDMA_BASE_ADR + (8*43) )
#define CDMA_CHTOAGN_ADR               ( CDMA_BASE_ADR + (8*44) )
#define CDMA_CHGATE_ADR                ( CDMA_BASE_ADR + (8*45) )
#define PFIFO_BASE_ADR                 ( (PMB_CTRL_BASE_ADR + 0x3000) )
#define PFIFO_FIFO0_ADR                ( PFIFO_BASE_ADR + (8*0) )
#define PFIFO_FIFO1_ADR                ( PFIFO_BASE_ADR + (8*1) )
#define PFIFO_FIFO2_ADR                ( PFIFO_BASE_ADR + (8*2) )
#define PFIFO_FIFO3_ADR                ( PFIFO_BASE_ADR + (8*3) )
#define PFIFO_FIFO4_ADR                ( PFIFO_BASE_ADR + (8*4) )
#define PFIFO_FIFO5_ADR                ( PFIFO_BASE_ADR + (8*5) )
#define PFIFO_FIFO6_ADR                ( PFIFO_BASE_ADR + (8*6) )
#define PFIFO_FIFO7_ADR                ( PFIFO_BASE_ADR + (8*7) )
#define PFIFO_FIFO8_ADR                ( PFIFO_BASE_ADR + (8*8) )
#define PFIFO_FIFO9_ADR                ( PFIFO_BASE_ADR + (8*9) )
#define PFIFO_FIFO10_ADR               ( PFIFO_BASE_ADR + (8*10) )
#define PFIFO_FIFO11_ADR               ( PFIFO_BASE_ADR + (8*11) )
#define PFIFO_FIFO12_ADR               ( PFIFO_BASE_ADR + (8*12) )
#define PFIFO_FIFO13_ADR               ( PFIFO_BASE_ADR + (8*13) )
#define PFIFO_FIFO14_ADR               ( PFIFO_BASE_ADR + (8*14) )
#define PFIFO_FIFO15_ADR               ( PFIFO_BASE_ADR + (8*15) )
#define PFIFO_CTRL_ADR                 ( PFIFO_BASE_ADR + (8*16) )
#define PFIFO_GEN_CTRL_ADR             ( PFIFO_BASE_ADR + (8*17) )
#define PFIFO_PTR_STAT0_ADR            ( PFIFO_BASE_ADR + (8*18) )
#define PFIFO_PTR_STAT1_ADR            ( PFIFO_BASE_ADR + (8*19) )
#define PFIFO_PTR_STAT2_ADR            ( PFIFO_BASE_ADR + (8*20) )
#define PFIFO_PTR_STAT3_ADR            ( PFIFO_BASE_ADR + (8*21) )
#define PFIFO_DIRECT_ADR               ( PFIFO_BASE_ADR + 0x0800 )
#define DRAM_NUM_BYTES                                     (   8 )
#define DRAM_BASE_ADR                                      (   0x80000000 )
#define DDRC_BASE_ADR                                      (   0x80000000 )   // legacy reasons
#define DDRC_CFG_BASE_ADR                                  (   (LPB1_CONTROL_ADR + 0x80000) )
#define DDRC_MSTR_ADR                                      (   (DDRC_CFG_BASE_ADR + 0x0000) )
#define DDRC_STAT_ADR                                      (   (DDRC_CFG_BASE_ADR + 0x0004) )
#define DDRC_MRCTRL0_ADR                                   (   (DDRC_CFG_BASE_ADR + 0x0010) )
#define DDRC_MRCTRL1_ADR                                   (   (DDRC_CFG_BASE_ADR + 0x0014) )
#define DDRC_MRSTAT_ADR                                    (   (DDRC_CFG_BASE_ADR + 0x0018) )
#define DDRC_MRCTRL2_ADR                                   (   (DDRC_CFG_BASE_ADR + 0x001c) )
#define DDRC_DERATEEN_ADR                                  (   (DDRC_CFG_BASE_ADR + 0x0020) )
#define DDRC_DERATEINT_ADR                                 (   (DDRC_CFG_BASE_ADR + 0x0024) )
#define DDRC_PWRCTL_ADR                                    (   (DDRC_CFG_BASE_ADR + 0x0030) )
#define DDRC_PWRTMG_ADR                                    (   (DDRC_CFG_BASE_ADR + 0x0034) )
#define DDRC_HWLPCTL_ADR                                   (   (DDRC_CFG_BASE_ADR + 0x0038) )
#define DDRC_RFSHCTL0_ADR                                  (   (DDRC_CFG_BASE_ADR + 0x0050) )
#define DDRC_RFSHCTL1_ADR                                  (   (DDRC_CFG_BASE_ADR + 0x0054) )
#define DDRC_RFSHCTL2_ADR                                  (   (DDRC_CFG_BASE_ADR + 0x0058) )
#define DDRC_RFSHCTL3_ADR                                  (   (DDRC_CFG_BASE_ADR + 0x0060) )
#define DDRC_RFSHTMG_ADR                                   (   (DDRC_CFG_BASE_ADR + 0x0064) )
#define DDRC_ECCCFG0_ADR                                   (   (DDRC_CFG_BASE_ADR + 0x0070) )
#define DDRC_ECCCFG1_ADR                                   (   (DDRC_CFG_BASE_ADR + 0x0074) )
#define DDRC_ECCSTAT_ADR                                   (   (DDRC_CFG_BASE_ADR + 0x0078) )
#define DDRC_ECCCLR_ADR                                    (   (DDRC_CFG_BASE_ADR + 0x007c) )
#define DDRC_ECCERRCNT_ADR                                 (   (DDRC_CFG_BASE_ADR + 0x0080) )
#define DDRC_ECCADDR0_ADR                                  (   (DDRC_CFG_BASE_ADR + 0x0084) )
#define DDRC_ECCADDR1_ADR                                  (   (DDRC_CFG_BASE_ADR + 0x0088) )
#define DDRC_ECCCSYN0_ADR                                  (   (DDRC_CFG_BASE_ADR + 0x008c) )
#define DDRC_ECCCSYN1_ADR                                  (   (DDRC_CFG_BASE_ADR + 0x0090) )
#define DDRC_ECCCSYN2_ADR                                  (   (DDRC_CFG_BASE_ADR + 0x0094) )
#define DDRC_ECCBITMASK0_ADR                               (   (DDRC_CFG_BASE_ADR + 0x0098) )
#define DDRC_ECCBITMASK1_ADR                               (   (DDRC_CFG_BASE_ADR + 0x009c) )
#define DDRC_ECCBITMASK2_ADR                               (   (DDRC_CFG_BASE_ADR + 0x00a0) )
#define DDRC_ECCUADDR0_ADR                                 (   (DDRC_CFG_BASE_ADR + 0x00a4) )
#define DDRC_ECCUADDR1_ADR                                 (   (DDRC_CFG_BASE_ADR + 0x00a8) )
#define DDRC_ECCUSYN0_ADR                                  (   (DDRC_CFG_BASE_ADR + 0x00ac) )
#define DDRC_ECCUSYN1_ADR                                  (   (DDRC_CFG_BASE_ADR + 0x00b0) )
#define DDRC_ECCUSYN2_ADR                                  (   (DDRC_CFG_BASE_ADR + 0x00b4) )
#define DDRC_ECCPOISONADDR0_ADR                            (   (DDRC_CFG_BASE_ADR + 0x00b8) )
#define DDRC_ECCPOISONADDR1_ADR                            (   (DDRC_CFG_BASE_ADR + 0x00bc) )
#define DDRC_CRCPARCTL0_ADR                                (   (DDRC_CFG_BASE_ADR + 0x00c0) )
#define DDRC_CRCPARCTL1_ADR                                (   (DDRC_CFG_BASE_ADR + 0x00c4) )
#define DDRC_CRCPARCTL2_ADR                                (   (DDRC_CFG_BASE_ADR + 0x00c8) )
#define DDRC_CRCPARSTAT_ADR                                (   (DDRC_CFG_BASE_ADR + 0x00cc) )
#define DDRC_INIT0_ADR                                     (   (DDRC_CFG_BASE_ADR + 0x00d0) )
#define DDRC_INIT1_ADR                                     (   (DDRC_CFG_BASE_ADR + 0x00d4) )
#define DDRC_INIT2_ADR                                     (   (DDRC_CFG_BASE_ADR + 0x00d8) )
#define DDRC_INIT3_ADR                                     (   (DDRC_CFG_BASE_ADR + 0x00dc) )
#define DDRC_INIT4_ADR                                     (   (DDRC_CFG_BASE_ADR + 0x00e0) )
#define DDRC_INIT5_ADR                                     (   (DDRC_CFG_BASE_ADR + 0x00e4) )
#define DDRC_INIT6_ADR                                     (   (DDRC_CFG_BASE_ADR + 0x00e8) )
#define DDRC_INIT7_ADR                                     (   (DDRC_CFG_BASE_ADR + 0x00ec) )
#define DDRC_DIMMCTL_ADR                                   (   (DDRC_CFG_BASE_ADR + 0x00f0) )
#define DDRC_RANKCTL_ADR                                   (   (DDRC_CFG_BASE_ADR + 0x00f4) )
#define DDRC_DRAMTMG0_ADR                                  (   (DDRC_CFG_BASE_ADR + 0x0100) )
#define DDRC_DRAMTMG1_ADR                                  (   (DDRC_CFG_BASE_ADR + 0x0104) )
#define DDRC_DRAMTMG2_ADR                                  (   (DDRC_CFG_BASE_ADR + 0x0108) )
#define DDRC_DRAMTMG3_ADR                                  (   (DDRC_CFG_BASE_ADR + 0x010c) )
#define DDRC_DRAMTMG4_ADR                                  (   (DDRC_CFG_BASE_ADR + 0x0110) )
#define DDRC_DRAMTMG5_ADR                                  (   (DDRC_CFG_BASE_ADR + 0x0114) )
#define DDRC_DRAMTMG6_ADR                                  (   (DDRC_CFG_BASE_ADR + 0x0118) )
#define DDRC_DRAMTMG7_ADR                                  (   (DDRC_CFG_BASE_ADR + 0x011c) )
#define DDRC_DRAMTMG8_ADR                                  (   (DDRC_CFG_BASE_ADR + 0x0120) )
#define DDRC_DRAMTMG9_ADR                                  (   (DDRC_CFG_BASE_ADR + 0x0124) )
#define DDRC_DRAMTMG10_ADR                                 (   (DDRC_CFG_BASE_ADR + 0x0128) )
#define DDRC_DRAMTMG11_ADR                                 (   (DDRC_CFG_BASE_ADR + 0x012c) )
#define DDRC_DRAMTMG12_ADR                                 (   (DDRC_CFG_BASE_ADR + 0x0130) )
#define DDRC_ZQCTL0_ADR                                    (   (DDRC_CFG_BASE_ADR + 0x0180) )
#define DDRC_ZQCTL1_ADR                                    (   (DDRC_CFG_BASE_ADR + 0x0184) )
#define DDRC_ZQCTL2_ADR                                    (   (DDRC_CFG_BASE_ADR + 0x0188) )
#define DDRC_ZQSTAT_ADR                                    (   (DDRC_CFG_BASE_ADR + 0x018c) )
#define DDRC_DFITMG0_ADR                                   (   (DDRC_CFG_BASE_ADR + 0x0190) )
#define DDRC_DFITMG1_ADR                                   (   (DDRC_CFG_BASE_ADR + 0x0194) )
#define DDRC_DFILPCFG0_ADR                                 (   (DDRC_CFG_BASE_ADR + 0x0198) )
#define DDRC_DFILPCFG1_ADR                                 (   (DDRC_CFG_BASE_ADR + 0x019c) )
#define DDRC_DFIUPD0_ADR                                   (   (DDRC_CFG_BASE_ADR + 0x01a0) )
#define DDRC_DFIUPD1_ADR                                   (   (DDRC_CFG_BASE_ADR + 0x01a4) )
#define DDRC_DFIUPD2_ADR                                   (   (DDRC_CFG_BASE_ADR + 0x01a8) )
#define DDRC_DFIUPD3_ADR                                   (   (DDRC_CFG_BASE_ADR + 0x01ac) )
#define DDRC_DFIMISC_ADR                                   (   (DDRC_CFG_BASE_ADR + 0x01b0) )
#define DDRC_DBICTL_ADR                                    (   (DDRC_CFG_BASE_ADR + 0x01c0) )
#define DDRC_TRAINCTL0_ADR                                 (   (DDRC_CFG_BASE_ADR + 0x01d0) )
#define DDRC_TRAINCTL1_ADR                                 (   (DDRC_CFG_BASE_ADR + 0x01d4) )
#define DDRC_TRAINCTL2_ADR                                 (   (DDRC_CFG_BASE_ADR + 0x01d8) )
#define DDRC_TRAINSTAT_ADR                                 (   (DDRC_CFG_BASE_ADR + 0x01dc) )
#define DDRC_ADDRMAP0_ADR                                  (   (DDRC_CFG_BASE_ADR + 0x0200) )
#define DDRC_ADDRMAP1_ADR                                  (   (DDRC_CFG_BASE_ADR + 0x0204) )
#define DDRC_ADDRMAP2_ADR                                  (   (DDRC_CFG_BASE_ADR + 0x0208) )
#define DDRC_ADDRMAP3_ADR                                  (   (DDRC_CFG_BASE_ADR + 0x020c) )
#define DDRC_ADDRMAP4_ADR                                  (   (DDRC_CFG_BASE_ADR + 0x0210) )
#define DDRC_ADDRMAP5_ADR                                  (   (DDRC_CFG_BASE_ADR + 0x0214) )
#define DDRC_ADDRMAP6_ADR                                  (   (DDRC_CFG_BASE_ADR + 0x0218) )
#define DDRC_ADDRMAP7_ADR                                  (   (DDRC_CFG_BASE_ADR + 0x021c) )
#define DDRC_ADDRMAP8_ADR                                  (   (DDRC_CFG_BASE_ADR + 0x0220) )
#define DDRC_ODTCFG_ADR                                    (   (DDRC_CFG_BASE_ADR + 0x0240) )
#define DDRC_ODTMAP_ADR                                    (   (DDRC_CFG_BASE_ADR + 0x0244) )
#define DDRC_SCHED_ADR                                     (   (DDRC_CFG_BASE_ADR + 0x0250) )
#define DDRC_SCHED1_ADR                                    (   (DDRC_CFG_BASE_ADR + 0x0254) )
#define DDRC_PERFHPR0_ADR                                  (   (DDRC_CFG_BASE_ADR + 0x0258) )
#define DDRC_PERFHPR1_ADR                                  (   (DDRC_CFG_BASE_ADR + 0x025c) )
#define DDRC_PERFLPR0_ADR                                  (   (DDRC_CFG_BASE_ADR + 0x0260) )
#define DDRC_PERFLPR1_ADR                                  (   (DDRC_CFG_BASE_ADR + 0x0264) )
#define DDRC_PERFWR0_ADR                                   (   (DDRC_CFG_BASE_ADR + 0x0268) )
#define DDRC_PERFWR1_ADR                                   (   (DDRC_CFG_BASE_ADR + 0x026c) )
#define DDRC_PERFVPR1_ADR                                  (   (DDRC_CFG_BASE_ADR + 0x0274) )
#define DDRC_DQMAP0_ADR                                    (   (DDRC_CFG_BASE_ADR + 0x0280) )
#define DDRC_DQMAP1_ADR                                    (   (DDRC_CFG_BASE_ADR + 0x0284) )
#define DDRC_DQMAP2_ADR                                    (   (DDRC_CFG_BASE_ADR + 0x0288) )
#define DDRC_DQMAP3_ADR                                    (   (DDRC_CFG_BASE_ADR + 0x028c) )
#define DDRC_DQMAP4_ADR                                    (   (DDRC_CFG_BASE_ADR + 0x0290) )
#define DDRC_DQMAP5_ADR                                    (   (DDRC_CFG_BASE_ADR + 0x0294) )
#define DDRC_DBG0_ADR                                      (   (DDRC_CFG_BASE_ADR + 0x0300) )
#define DDRC_DBG1_ADR                                      (   (DDRC_CFG_BASE_ADR + 0x0304) )
#define DDRC_DBGCAM_ADR                                    (   (DDRC_CFG_BASE_ADR + 0x0308) )
#define DDRC_DBGCMD_ADR                                    (   (DDRC_CFG_BASE_ADR + 0x030c) )
#define DDRC_PSTAT_ADR                                     (   (DDRC_CFG_BASE_ADR + 0x03fc) )
#define DDRC_PCCFG_ADR                                     (   (DDRC_CFG_BASE_ADR + 0x0400) )
#define DDRC_PCFGR_0_ADR                                   (   (DDRC_CFG_BASE_ADR + 0x0404  + (0 * 0xb0) ) )
#define DDRC_PCFGR_1_ADR                                   (   (DDRC_CFG_BASE_ADR + 0x0404  + (1 * 0xb0) ) )
#define DDRC_PCFGR_2_ADR                                   (   (DDRC_CFG_BASE_ADR + 0x0404  + (2 * 0xb0) ) )
#define DDRC_PCFGR_3_ADR                                   (   (DDRC_CFG_BASE_ADR + 0x0404  + (3 * 0xb0) ) )
#define DDRC_PCFGW_0_ADR                                   (   (DDRC_CFG_BASE_ADR + 0x0408  + (0 * 0xb0) ) )
#define DDRC_PCFGW_1_ADR                                   (   (DDRC_CFG_BASE_ADR + 0x0408  + (1 * 0xb0) ) )
#define DDRC_PCFGW_2_ADR                                   (   (DDRC_CFG_BASE_ADR + 0x0408  + (2 * 0xb0) ) )
#define DDRC_PCFGW_3_ADR                                   (   (DDRC_CFG_BASE_ADR + 0x0408  + (3 * 0xb0) ) )
#define DDRC_PCTRL_0_ADR                                   (   (DDRC_CFG_BASE_ADR + 0x0490  + (0 * 0xb0) ) )
#define DDRC_PCTRL_1_ADR                                   (   (DDRC_CFG_BASE_ADR + 0x0490  + (1 * 0xb0) ) )
#define DDRC_PCTRL_2_ADR                                   (   (DDRC_CFG_BASE_ADR + 0x0490  + (2 * 0xb0) ) )
#define DDRC_PCTRL_3_ADR                                   (   (DDRC_CFG_BASE_ADR + 0x0490  + (3 * 0xb0) ) )
#define DDRC_PCFGC_0_ADR                                   (   (DDRC_CFG_BASE_ADR + 0x040c  + (0 * 0xb0) ) )
#define DDRC_PCFGC_1_ADR                                   (   (DDRC_CFG_BASE_ADR + 0x040c  + (1 * 0xb0) ) )
#define DDRC_PCFGC_2_ADR                                   (   (DDRC_CFG_BASE_ADR + 0x040c  + (2 * 0xb0) ) )
#define DDRC_PCFGC_3_ADR                                   (   (DDRC_CFG_BASE_ADR + 0x040c  + (3 * 0xb0) ) )
#define DDRC_PCFGIDMASKCH0_0_ADR                           (   (DDRC_CFG_BASE_ADR + 0x0410  + (0 * 0x08) + (0 * 0xb0) ) )
#define DDRC_PCFGIDMASKCH1_0_ADR                           (   (DDRC_CFG_BASE_ADR + 0x0410  + (1 * 0x08) + (0 * 0xb0) ) )
#define DDRC_PCFGIDMASKCH2_0_ADR                           (   (DDRC_CFG_BASE_ADR + 0x0410  + (2 * 0x08) + (0 * 0xb0) ) )
#define DDRC_PCFGIDMASKCH3_0_ADR                           (   (DDRC_CFG_BASE_ADR + 0x0410  + (3 * 0x08) + (0 * 0xb0) ) )
#define DDRC_PCFGIDMASKCH0_1_ADR                           (   (DDRC_CFG_BASE_ADR + 0x0410  + (0 * 0x08) + (1 * 0xb0) ) )
#define DDRC_PCFGIDMASKCH1_1_ADR                           (   (DDRC_CFG_BASE_ADR + 0x0410  + (1 * 0x08) + (1 * 0xb0) ) )
#define DDRC_PCFGIDMASKCH2_1_ADR                           (   (DDRC_CFG_BASE_ADR + 0x0410  + (2 * 0x08) + (1 * 0xb0) ) )
#define DDRC_PCFGIDMASKCH3_1_ADR                           (   (DDRC_CFG_BASE_ADR + 0x0410  + (3 * 0x08) + (1 * 0xb0) ) )
#define DDRC_PCFGIDMASKCH0_2_ADR                           (   (DDRC_CFG_BASE_ADR + 0x0410  + (0 * 0x08) + (2 * 0xb0) ) )
#define DDRC_PCFGIDMASKCH1_2_ADR                           (   (DDRC_CFG_BASE_ADR + 0x0410  + (1 * 0x08) + (2 * 0xb0) ) )
#define DDRC_PCFGIDMASKCH2_2_ADR                           (   (DDRC_CFG_BASE_ADR + 0x0410  + (2 * 0x08) + (2 * 0xb0) ) )
#define DDRC_PCFGIDMASKCH3_2_ADR                           (   (DDRC_CFG_BASE_ADR + 0x0410  + (3 * 0x08) + (2 * 0xb0) ) )
#define DDRC_PCFGIDMASKCH0_3_ADR                           (   (DDRC_CFG_BASE_ADR + 0x0410  + (0 * 0x08) + (3 * 0xb0) ) )
#define DDRC_PCFGIDMASKCH1_3_ADR                           (   (DDRC_CFG_BASE_ADR + 0x0410  + (1 * 0x08) + (3 * 0xb0) ) )
#define DDRC_PCFGIDMASKCH2_3_ADR                           (   (DDRC_CFG_BASE_ADR + 0x0410  + (2 * 0x08) + (3 * 0xb0) ) )
#define DDRC_PCFGIDMASKCH3_3_ADR                           (   (DDRC_CFG_BASE_ADR + 0x0410  + (3 * 0x08) + (3 * 0xb0) ) )
#define DDRC_PCFGIDVALUECH0_0_ADR                          (   (DDRC_CFG_BASE_ADR + 0x0414  + (0 * 0x08) + (0 * 0xb0) ) )
#define DDRC_PCFGIDVALUECH1_0_ADR                          (   (DDRC_CFG_BASE_ADR + 0x0414  + (1 * 0x08) + (0 * 0xb0) ) )
#define DDRC_PCFGIDVALUECH2_0_ADR                          (   (DDRC_CFG_BASE_ADR + 0x0414  + (2 * 0x08) + (0 * 0xb0) ) )
#define DDRC_PCFGIDVALUECH3_0_ADR                          (   (DDRC_CFG_BASE_ADR + 0x0414  + (3 * 0x08) + (0 * 0xb0) ) )
#define DDRC_PCFGIDVALUECH0_1_ADR                          (   (DDRC_CFG_BASE_ADR + 0x0414  + (0 * 0x08) + (1 * 0xb0) ) )
#define DDRC_PCFGIDVALUECH1_1_ADR                          (   (DDRC_CFG_BASE_ADR + 0x0414  + (1 * 0x08) + (1 * 0xb0) ) )
#define DDRC_PCFGIDVALUECH2_1_ADR                          (   (DDRC_CFG_BASE_ADR + 0x0414  + (2 * 0x08) + (1 * 0xb0) ) )
#define DDRC_PCFGIDVALUECH3_1_ADR                          (   (DDRC_CFG_BASE_ADR + 0x0414  + (3 * 0x08) + (1 * 0xb0) ) )
#define DDRC_PCFGIDVALUECH0_2_ADR                          (   (DDRC_CFG_BASE_ADR + 0x0414  + (0 * 0x08) + (2 * 0xb0) ) )
#define DDRC_PCFGIDVALUECH1_2_ADR                          (   (DDRC_CFG_BASE_ADR + 0x0414  + (1 * 0x08) + (2 * 0xb0) ) )
#define DDRC_PCFGIDVALUECH2_2_ADR                          (   (DDRC_CFG_BASE_ADR + 0x0414  + (2 * 0x08) + (2 * 0xb0) ) )
#define DDRC_PCFGIDVALUECH3_2_ADR                          (   (DDRC_CFG_BASE_ADR + 0x0414  + (3 * 0x08) + (2 * 0xb0) ) )
#define DDRC_PCFGIDVALUECH0_3_ADR                          (   (DDRC_CFG_BASE_ADR + 0x0414  + (0 * 0x08) + (3 * 0xb0) ) )
#define DDRC_PCFGIDVALUECH1_3_ADR                          (   (DDRC_CFG_BASE_ADR + 0x0414  + (1 * 0x08) + (3 * 0xb0) ) )
#define DDRC_PCFGIDVALUECH2_3_ADR                          (   (DDRC_CFG_BASE_ADR + 0x0414  + (2 * 0x08) + (3 * 0xb0) ) )
#define DDRC_PCFGIDVALUECH3_3_ADR                          (   (DDRC_CFG_BASE_ADR + 0x0414  + (3 * 0x08) + (3 * 0xb0) ) )
#define DDRC_PCFGQOS0_0_ADR                                (   (DDRC_CFG_BASE_ADR + 0x0494 + (0 * 0xb0) ) )
#define DDRC_PCFGQOS0_1_ADR                                (   (DDRC_CFG_BASE_ADR + 0x0494 + (1 * 0xb0) ) )
#define DDRC_PCFGQOS0_2_ADR                                (   (DDRC_CFG_BASE_ADR + 0x0494 + (2 * 0xb0) ) )
#define DDRC_PCFGQOS0_3_ADR                                (   (DDRC_CFG_BASE_ADR + 0x0494 + (3 * 0xb0) ) )
#define DDRC_PCFGQOS1_0_ADR                                (   (DDRC_CFG_BASE_ADR + 0x0498 + (0 * 0xb0) ) )
#define DDRC_PCFGQOS1_1_ADR                                (   (DDRC_CFG_BASE_ADR + 0x0498 + (1 * 0xb0) ) )
#define DDRC_PCFGQOS1_2_ADR                                (   (DDRC_CFG_BASE_ADR + 0x0498 + (2 * 0xb0) ) )
#define DDRC_PCFGQOS1_3_ADR                                (   (DDRC_CFG_BASE_ADR + 0x0498 + (3 * 0xb0) ) )
#define DDRC_SARBASE_0_ADR                                 (   (DDRC_CFG_BASE_ADR + 0x0f04 + (0 * 0xb0) ) )
#define DDRC_SARBASE_1_ADR                                 (   (DDRC_CFG_BASE_ADR + 0x0f04 + (1 * 0xb0) ) )
#define DDRC_SARBASE_2_ADR                                 (   (DDRC_CFG_BASE_ADR + 0x0f04 + (2 * 0xb0) ) )
#define DDRC_SARBASE_3_ADR                                 (   (DDRC_CFG_BASE_ADR + 0x0f04 + (3 * 0xb0) ) )
#define DDRC_SARSIZE_0_ADR                                 (   (DDRC_CFG_BASE_ADR + 0x0f08 + (0 * 0xb0) ) )
#define DDRC_SARSIZE_1_ADR                                 (   (DDRC_CFG_BASE_ADR + 0x0f08 + (1 * 0xb0) ) )
#define DDRC_SARSIZE_2_ADR                                 (   (DDRC_CFG_BASE_ADR + 0x0f08 + (2 * 0xb0) ) )
#define DDRC_SARSIZE_3_ADR                                 (   (DDRC_CFG_BASE_ADR + 0x0f08 + (3 * 0xb0) ) )
#define DDRC_SBRCTL_ADR                                    (   (DDRC_CFG_BASE_ADR + 0x0f24 ) )
#define DDRC_SBRSTAT_ADR                                   (   (DDRC_CFG_BASE_ADR + 0x0f28 ) )
#define DDR_PHY_CFG_BASE_ADR                               (   (LPB1_CONTROL_ADR + 0xe0000) )
#define DDR_PHY_RIDR                                       (   (DDR_PHY_CFG_BASE_ADR +  ( 0x000 * 4 )) )
#define DDR_PHY_PIR                                        (   (DDR_PHY_CFG_BASE_ADR +  ( 0x001 * 4 )) )
#define DDR_PHY_PGCR0                                      (   (DDR_PHY_CFG_BASE_ADR +  ( 0x002 * 4 )) )
#define DDR_PHY_PGCR1                                      (   (DDR_PHY_CFG_BASE_ADR +  ( 0x003 * 4 )) )
#define DDR_PHY_PGCR2                                      (   (DDR_PHY_CFG_BASE_ADR +  ( 0x004 * 4 )) )
#define DDR_PHY_PGCR3                                      (   (DDR_PHY_CFG_BASE_ADR +  ( 0x005 * 4 )) )
#define DDR_PHY_PGSR0                                      (   (DDR_PHY_CFG_BASE_ADR +  ( 0x006 * 4 )) )
#define DDR_PHY_PGSR1                                      (   (DDR_PHY_CFG_BASE_ADR +  ( 0x007 * 4 )) )
#define DDR_PHY_PLLCR                                      (   (DDR_PHY_CFG_BASE_ADR +  ( 0x008 * 4 )) )
#define DDR_PHY_PTR0                                       (   (DDR_PHY_CFG_BASE_ADR +  ( 0x009 * 4 )) )
#define DDR_PHY_PTR1                                       (   (DDR_PHY_CFG_BASE_ADR +  ( 0x00a * 4 )) )
#define DDR_PHY_PTR2                                       (   (DDR_PHY_CFG_BASE_ADR +  ( 0x00b * 4 )) )
#define DDR_PHY_PTR3                                       (   (DDR_PHY_CFG_BASE_ADR +  ( 0x00c * 4 )) )
#define DDR_PHY_PTR4                                       (   (DDR_PHY_CFG_BASE_ADR +  ( 0x00d * 4 )) )
#define DDR_PHY_DQSDR                                      (   (DDR_PHY_CFG_BASE_ADR +  ( 0x03d * 4 )) )
#define DDR_PHY_CATR0                                      (   (DDR_PHY_CFG_BASE_ADR +  ( 0x03b * 4 )) )
#define DDR_PHY_CATR1                                      (   (DDR_PHY_CFG_BASE_ADR +  ( 0x03c * 4 )) )
#define DDR_PHY_ACMDLR                                     (   (DDR_PHY_CFG_BASE_ADR +  ( 0x00e * 4 )) )
#define DDR_PHY_ACLCDLR                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x00f * 4 )) )
#define DDR_PHY_ACBDLR0                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x010 * 4 )) )
#define DDR_PHY_ACBDLR1                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x011 * 4 )) )
#define DDR_PHY_ACBDLR2                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x012 * 4 )) )
#define DDR_PHY_ACBDLR3                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x013 * 4 )) )
#define DDR_PHY_ACBDLR4                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x014 * 4 )) )
#define DDR_PHY_ACBDLR5                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x015 * 4 )) )
#define DDR_PHY_ACBDLR6                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x016 * 4 )) )
#define DDR_PHY_ACBDLR7                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x017 * 4 )) )
#define DDR_PHY_ACBDLR8                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x018 * 4 )) )
#define DDR_PHY_ACBDLR9                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x019 * 4 )) )
#define DDR_PHY_ACIOCR0                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x01a * 4 )) )
#define DDR_PHY_ACIOCR1                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x01b * 4 )) )
#define DDR_PHY_ACIOCR2                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x01c * 4 )) )
#define DDR_PHY_ACIOCR3                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x01d * 4 )) )
#define DDR_PHY_ACIOCR4                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x01e * 4 )) )
#define DDR_PHY_ACIOCR5                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x01f * 4 )) )
#define DDR_PHY_DXCCR                                      (   (DDR_PHY_CFG_BASE_ADR +  ( 0x020 * 4 )) )
#define DDR_PHY_DSGCR                                      (   (DDR_PHY_CFG_BASE_ADR +  ( 0x021 * 4 )) )
#define DDR_PHY_DCR                                        (   (DDR_PHY_CFG_BASE_ADR +  ( 0x022 * 4 )) )
#define DDR_PHY_DTPR0                                      (   (DDR_PHY_CFG_BASE_ADR +  ( 0x023 * 4 )) )
#define DDR_PHY_DTPR1                                      (   (DDR_PHY_CFG_BASE_ADR +  ( 0x024 * 4 )) )
#define DDR_PHY_DTPR2                                      (   (DDR_PHY_CFG_BASE_ADR +  ( 0x025 * 4 )) )
#define DDR_PHY_DTPR3                                      (   (DDR_PHY_CFG_BASE_ADR +  ( 0x026 * 4 )) )
#define DDR_PHY_MR0                                        (   (DDR_PHY_CFG_BASE_ADR +  ( 0x027 * 4 )) )
#define DDR_PHY_MR1                                        (   (DDR_PHY_CFG_BASE_ADR +  ( 0x028 * 4 )) )
#define DDR_PHY_MR2                                        (   (DDR_PHY_CFG_BASE_ADR +  ( 0x029 * 4 )) )
#define DDR_PHY_MR3                                        (   (DDR_PHY_CFG_BASE_ADR +  ( 0x02a * 4 )) )
#define DDR_PHY_ODTCR                                      (   (DDR_PHY_CFG_BASE_ADR +  ( 0x02b * 4 )) )
#define DDR_PHY_DTCR                                       (   (DDR_PHY_CFG_BASE_ADR +  ( 0x02c * 4 )) )
#define DDR_PHY_DTAR0                                      (   (DDR_PHY_CFG_BASE_ADR +  ( 0x02d * 4 )) )
#define DDR_PHY_DTAR1                                      (   (DDR_PHY_CFG_BASE_ADR +  ( 0x02e * 4 )) )
#define DDR_PHY_DTAR2                                      (   (DDR_PHY_CFG_BASE_ADR +  ( 0x02f * 4 )) )
#define DDR_PHY_DTAR3                                      (   (DDR_PHY_CFG_BASE_ADR +  ( 0x030 * 4 )) )
#define DDR_PHY_DTDR0                                      (   (DDR_PHY_CFG_BASE_ADR +  ( 0x031 * 4 )) )
#define DDR_PHY_DTDR1                                      (   (DDR_PHY_CFG_BASE_ADR +  ( 0x032 * 4 )) )
#define DDR_PHY_DTMR0                                      (   (DDR_PHY_CFG_BASE_ADR +  ( 0x03e * 4 )) )
#define DDR_PHY_DTMR1                                      (   (DDR_PHY_CFG_BASE_ADR +  ( 0x03f * 4 )) )
#define DDR_PHY_DTEDR0                                     (   (DDR_PHY_CFG_BASE_ADR +  ( 0x033 * 4 )) )
#define DDR_PHY_DTEDR1                                     (   (DDR_PHY_CFG_BASE_ADR +  ( 0x034 * 4 )) )
#define DDR_PHY_RDIMMGCR0                                  (   (DDR_PHY_CFG_BASE_ADR +  ( 0x035 * 4 )) )
#define DDR_PHY_RDIMMGCR1                                  (   (DDR_PHY_CFG_BASE_ADR +  ( 0x036 * 4 )) )
#define DDR_PHY_RDIMMCR0                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x037 * 4 )) )
#define DDR_PHY_RDIMMCR1                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x038 * 4 )) )
#define DDR_PHY_GPR0                                       (   (DDR_PHY_CFG_BASE_ADR +  ( 0x039 * 4 )) )
#define DDR_PHY_GPR1                                       (   (DDR_PHY_CFG_BASE_ADR +  ( 0x03a * 4 )) )
#define DDR_PHY_DCUAR                                      (   (DDR_PHY_CFG_BASE_ADR +  ( 0x060 * 4 )) )
#define DDR_PHY_DCUDR                                      (   (DDR_PHY_CFG_BASE_ADR +  ( 0x061 * 4 )) )
#define DDR_PHY_DCURR                                      (   (DDR_PHY_CFG_BASE_ADR +  ( 0x062 * 4 )) )
#define DDR_PHY_DCULR                                      (   (DDR_PHY_CFG_BASE_ADR +  ( 0x063 * 4 )) )
#define DDR_PHY_DCUGCR                                     (   (DDR_PHY_CFG_BASE_ADR +  ( 0x064 * 4 )) )
#define DDR_PHY_DCUPTR                                     (   (DDR_PHY_CFG_BASE_ADR +  ( 0x065 * 4 )) )
#define DDR_PHY_DCUSR0                                     (   (DDR_PHY_CFG_BASE_ADR +  ( 0x066 * 4 )) )
#define DDR_PHY_DCUSR1                                     (   (DDR_PHY_CFG_BASE_ADR +  ( 0x067 * 4 )) )
#define DDR_PHY_BISTRR                                     (   (DDR_PHY_CFG_BASE_ADR +  ( 0x070 * 4 )) )
#define DDR_PHY_BISTWCR                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x071 * 4 )) )
#define DDR_PHY_BISTMSKR0                                  (   (DDR_PHY_CFG_BASE_ADR +  ( 0x072 * 4 )) )
#define DDR_PHY_BISTMSKR1                                  (   (DDR_PHY_CFG_BASE_ADR +  ( 0x073 * 4 )) )
#define DDR_PHY_BISTMSKR2                                  (   (DDR_PHY_CFG_BASE_ADR +  ( 0x074 * 4 )) )
#define DDR_PHY_BISTLSR                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x075 * 4 )) )
#define DDR_PHY_BISTAR0                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x076 * 4 )) )
#define DDR_PHY_BISTAR1                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x077 * 4 )) )
#define DDR_PHY_BISTAR2                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x078 * 4 )) )
#define DDR_PHY_BISTUDPR                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x079 * 4 )) )
#define DDR_PHY_BISTGSR                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x07a * 4 )) )
#define DDR_PHY_BISTWER                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x07b * 4 )) )
#define DDR_PHY_BISTBER0                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x07c * 4 )) )
#define DDR_PHY_BISTBER1                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x07d * 4 )) )
#define DDR_PHY_BISTBER2                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x07e * 4 )) )
#define DDR_PHY_BISTBER3                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x07f * 4 )) )
#define DDR_PHY_BISTWCSR                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x080 * 4 )) )
#define DDR_PHY_BISTFWR0                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x081 * 4 )) )
#define DDR_PHY_BISTFWR1                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x082 * 4 )) )
#define DDR_PHY_BISTFWR2                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x083 * 4 )) )
#define DDR_PHY_IOVCR0                                     (   (DDR_PHY_CFG_BASE_ADR +  ( 0x08e * 4 )) )
#define DDR_PHY_IOVCR1                                     (   (DDR_PHY_CFG_BASE_ADR +  ( 0x08f * 4 )) )
#define DDR_PHY_ZQCR                                       (   (DDR_PHY_CFG_BASE_ADR +  ( 0x090 * 4 )) )
#define DDR_PHY_ZQ0PR                                      (   (DDR_PHY_CFG_BASE_ADR +  ( 0x091 * 4 )) )
#define DDR_PHY_ZQ0DR                                      (   (DDR_PHY_CFG_BASE_ADR +  ( 0x092 * 4 )) )
#define DDR_PHY_ZQ0SR                                      (   (DDR_PHY_CFG_BASE_ADR +  ( 0x093 * 4 )) )
#define DDR_PHY_ZQ1PR                                      (   (DDR_PHY_CFG_BASE_ADR +  ( 0x095 * 4 )) )
#define DDR_PHY_ZQ1DR                                      (   (DDR_PHY_CFG_BASE_ADR +  ( 0x096 * 4 )) )
#define DDR_PHY_ZQ1SR                                      (   (DDR_PHY_CFG_BASE_ADR +  ( 0x097 * 4 )) )
#define DDR_PHY_ZQ2PR                                      (   (DDR_PHY_CFG_BASE_ADR +  ( 0x099 * 4 )) )
#define DDR_PHY_ZQ2DR                                      (   (DDR_PHY_CFG_BASE_ADR +  ( 0x09a * 4 )) )
#define DDR_PHY_ZQ2SR                                      (   (DDR_PHY_CFG_BASE_ADR +  ( 0x09b * 4 )) )
#define DDR_PHY_ZQ3PR                                      (   (DDR_PHY_CFG_BASE_ADR +  ( 0x09d * 4 )) )
#define DDR_PHY_ZQ3DR                                      (   (DDR_PHY_CFG_BASE_ADR +  ( 0x09e * 4 )) )
#define DDR_PHY_ZQ3SR                                      (   (DDR_PHY_CFG_BASE_ADR +  ( 0x09f * 4 )) )
#define DDR_PHY_DX0GCR0                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0a0 * 4 )) )
#define DDR_PHY_DX0GCR1                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0a1 * 4 )) )
#define DDR_PHY_DX0GCR2                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0a2 * 4 )) )
#define DDR_PHY_DX0GCR3                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0a3 * 4 )) )
#define DDR_PHY_DX0GSR0                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0a4 * 4 )) )
#define DDR_PHY_DX0GSR1                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0a5 * 4 )) )
#define DDR_PHY_DX0GSR2                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0a6 * 4 )) )
#define DDR_PHY_DX0BDLR0                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0a7 * 4 )) )
#define DDR_PHY_DX0BDLR1                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0a8 * 4 )) )
#define DDR_PHY_DX0BDLR2                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0a9 * 4 )) )
#define DDR_PHY_DX0BDLR3                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0aa * 4 )) )
#define DDR_PHY_DX0BDLR4                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0ab * 4 )) )
#define DDR_PHY_DX0BDLR5                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0ac * 4 )) )
#define DDR_PHY_DX0BDLR6                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0ad * 4 )) )
#define DDR_PHY_DX0LCDLR0                                  (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0ae * 4 )) )
#define DDR_PHY_DX0LCDLR1                                  (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0af * 4 )) )
#define DDR_PHY_DX0LCDLR2                                  (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0b0 * 4 )) )
#define DDR_PHY_DX0MDLR                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0b1 * 4 )) )
#define DDR_PHY_DX0GTR                                     (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0b2 * 4 )) )
#define DDR_PHY_DX1GCR0                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0c0 * 4 )) )
#define DDR_PHY_DX1GCR1                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0c1 * 4 )) )
#define DDR_PHY_DX1GCR2                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0c2 * 4 )) )
#define DDR_PHY_DX1GCR3                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0c3 * 4 )) )
#define DDR_PHY_DX1GSR0                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0c4 * 4 )) )
#define DDR_PHY_DX1GSR1                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0c5 * 4 )) )
#define DDR_PHY_DX1GSR2                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0c6 * 4 )) )
#define DDR_PHY_DX1BDLR0                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0c7 * 4 )) )
#define DDR_PHY_DX1BDLR1                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0c8 * 4 )) )
#define DDR_PHY_DX1BDLR2                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0c9 * 4 )) )
#define DDR_PHY_DX1BDLR3                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0ca * 4 )) )
#define DDR_PHY_DX1BDLR4                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0cb * 4 )) )
#define DDR_PHY_DX1BDLR5                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0cc * 4 )) )
#define DDR_PHY_DX1BDLR6                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0cd * 4 )) )
#define DDR_PHY_DX1LCDLR0                                  (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0ce * 4 )) )
#define DDR_PHY_DX1LCDLR1                                  (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0cf * 4 )) )
#define DDR_PHY_DX1LCDLR2                                  (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0d0 * 4 )) )
#define DDR_PHY_DX1MDLR                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0d1 * 4 )) )
#define DDR_PHY_DX1GTR                                     (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0d2 * 4 )) )
#define DDR_PHY_DX2GCR0                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0e0 * 4 )) )
#define DDR_PHY_DX2GCR1                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0e1 * 4 )) )
#define DDR_PHY_DX2GCR2                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0e2 * 4 )) )
#define DDR_PHY_DX2GCR3                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0e3 * 4 )) )
#define DDR_PHY_DX2GSR0                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0e4 * 4 )) )
#define DDR_PHY_DX2GSR1                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0e5 * 4 )) )
#define DDR_PHY_DX2GSR2                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0e6 * 4 )) )
#define DDR_PHY_DX2BDLR0                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0e7 * 4 )) )
#define DDR_PHY_DX2BDLR1                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0e8 * 4 )) )
#define DDR_PHY_DX2BDLR2                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0e9 * 4 )) )
#define DDR_PHY_DX2BDLR3                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0ea * 4 )) )
#define DDR_PHY_DX2BDLR4                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0eb * 4 )) )
#define DDR_PHY_DX2BDLR5                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0ec * 4 )) )
#define DDR_PHY_DX2BDLR6                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0ed * 4 )) )
#define DDR_PHY_DX2LCDLR0                                  (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0ee * 4 )) )
#define DDR_PHY_DX2LCDLR1                                  (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0ef * 4 )) )
#define DDR_PHY_DX2LCDLR2                                  (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0f0 * 4 )) )
#define DDR_PHY_DX2MDLR                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0f1 * 4 )) )
#define DDR_PHY_DX2GTR                                     (   (DDR_PHY_CFG_BASE_ADR +  ( 0x0f2 * 4 )) )
#define DDR_PHY_DX3GCR0                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x100 * 4 )) )
#define DDR_PHY_DX3GCR1                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x101 * 4 )) )
#define DDR_PHY_DX3GCR2                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x102 * 4 )) )
#define DDR_PHY_DX3GCR3                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x103 * 4 )) )
#define DDR_PHY_DX3GSR0                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x104 * 4 )) )
#define DDR_PHY_DX3GSR1                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x105 * 4 )) )
#define DDR_PHY_DX3GSR2                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x106 * 4 )) )
#define DDR_PHY_DX3BDLR0                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x107 * 4 )) )
#define DDR_PHY_DX3BDLR1                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x108 * 4 )) )
#define DDR_PHY_DX3BDLR2                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x109 * 4 )) )
#define DDR_PHY_DX3BDLR3                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x10a * 4 )) )
#define DDR_PHY_DX3BDLR4                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x10b * 4 )) )
#define DDR_PHY_DX3BDLR5                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x10c * 4 )) )
#define DDR_PHY_DX3BDLR6                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x10d * 4 )) )
#define DDR_PHY_DX3LCDLR0                                  (   (DDR_PHY_CFG_BASE_ADR +  ( 0x10e * 4 )) )
#define DDR_PHY_DX3LCDLR1                                  (   (DDR_PHY_CFG_BASE_ADR +  ( 0x10f * 4 )) )
#define DDR_PHY_DX3LCDLR2                                  (   (DDR_PHY_CFG_BASE_ADR +  ( 0x110 * 4 )) )
#define DDR_PHY_DX3MDLR                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x111 * 4 )) )
#define DDR_PHY_DX3GTR                                     (   (DDR_PHY_CFG_BASE_ADR +  ( 0x112 * 4 )) )
#define DDR_PHY_DX4GCR0                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x120 * 4 )) )
#define DDR_PHY_DX4GCR1                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x121 * 4 )) )
#define DDR_PHY_DX4GCR2                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x122 * 4 )) )
#define DDR_PHY_DX4GCR3                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x123 * 4 )) )
#define DDR_PHY_DX4GSR0                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x124 * 4 )) )
#define DDR_PHY_DX4GSR1                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x125 * 4 )) )
#define DDR_PHY_DX4GSR2                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x126 * 4 )) )
#define DDR_PHY_DX4BDLR0                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x127 * 4 )) )
#define DDR_PHY_DX4BDLR1                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x128 * 4 )) )
#define DDR_PHY_DX4BDLR2                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x129 * 4 )) )
#define DDR_PHY_DX4BDLR3                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x12a * 4 )) )
#define DDR_PHY_DX4BDLR4                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x12b * 4 )) )
#define DDR_PHY_DX4BDLR5                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x12c * 4 )) )
#define DDR_PHY_DX4BDLR6                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x12d * 4 )) )
#define DDR_PHY_DX4LCDLR0                                  (   (DDR_PHY_CFG_BASE_ADR +  ( 0x12e * 4 )) )
#define DDR_PHY_DX4LCDLR1                                  (   (DDR_PHY_CFG_BASE_ADR +  ( 0x12f * 4 )) )
#define DDR_PHY_DX4LCDLR2                                  (   (DDR_PHY_CFG_BASE_ADR +  ( 0x130 * 4 )) )
#define DDR_PHY_DX4MDLR                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x131 * 4 )) )
#define DDR_PHY_DX4GTR                                     (   (DDR_PHY_CFG_BASE_ADR +  ( 0x132 * 4 )) )
#define DDR_PHY_DX5GCR0                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x140 * 4 )) )
#define DDR_PHY_DX5GCR1                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x141 * 4 )) )
#define DDR_PHY_DX5GCR2                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x142 * 4 )) )
#define DDR_PHY_DX5GCR3                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x143 * 4 )) )
#define DDR_PHY_DX5GSR0                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x144 * 4 )) )
#define DDR_PHY_DX5GSR1                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x145 * 4 )) )
#define DDR_PHY_DX5GSR2                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x146 * 4 )) )
#define DDR_PHY_DX5BDLR0                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x147 * 4 )) )
#define DDR_PHY_DX5BDLR1                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x148 * 4 )) )
#define DDR_PHY_DX5BDLR2                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x149 * 4 )) )
#define DDR_PHY_DX5BDLR3                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x14a * 4 )) )
#define DDR_PHY_DX5BDLR4                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x14b * 4 )) )
#define DDR_PHY_DX5BDLR5                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x14c * 4 )) )
#define DDR_PHY_DX5BDLR6                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x14d * 4 )) )
#define DDR_PHY_DX5LCDLR0                                  (   (DDR_PHY_CFG_BASE_ADR +  ( 0x14e * 4 )) )
#define DDR_PHY_DX5LCDLR1                                  (   (DDR_PHY_CFG_BASE_ADR +  ( 0x14f * 4 )) )
#define DDR_PHY_DX5LCDLR2                                  (   (DDR_PHY_CFG_BASE_ADR +  ( 0x150 * 4 )) )
#define DDR_PHY_DX5MDLR                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x151 * 4 )) )
#define DDR_PHY_DX5GTR                                     (   (DDR_PHY_CFG_BASE_ADR +  ( 0x152 * 4 )) )
#define DDR_PHY_DX6GCR0                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x160 * 4 )) )
#define DDR_PHY_DX6GCR1                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x161 * 4 )) )
#define DDR_PHY_DX6GCR2                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x162 * 4 )) )
#define DDR_PHY_DX6GCR3                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x163 * 4 )) )
#define DDR_PHY_DX6GSR0                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x164 * 4 )) )
#define DDR_PHY_DX6GSR1                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x165 * 4 )) )
#define DDR_PHY_DX6GSR2                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x166 * 4 )) )
#define DDR_PHY_DX6BDLR0                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x167 * 4 )) )
#define DDR_PHY_DX6BDLR1                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x168 * 4 )) )
#define DDR_PHY_DX6BDLR2                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x169 * 4 )) )
#define DDR_PHY_DX6BDLR3                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x16a * 4 )) )
#define DDR_PHY_DX6BDLR4                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x16b * 4 )) )
#define DDR_PHY_DX6BDLR5                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x16c * 4 )) )
#define DDR_PHY_DX6BDLR6                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x16d * 4 )) )
#define DDR_PHY_DX6LCDLR0                                  (   (DDR_PHY_CFG_BASE_ADR +  ( 0x16e * 4 )) )
#define DDR_PHY_DX6LCDLR1                                  (   (DDR_PHY_CFG_BASE_ADR +  ( 0x16f * 4 )) )
#define DDR_PHY_DX6LCDLR2                                  (   (DDR_PHY_CFG_BASE_ADR +  ( 0x170 * 4 )) )
#define DDR_PHY_DX6MDLR                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x171 * 4 )) )
#define DDR_PHY_DX6GTR                                     (   (DDR_PHY_CFG_BASE_ADR +  ( 0x172 * 4 )) )
#define DDR_PHY_DX7GCR0                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x180 * 4 )) )
#define DDR_PHY_DX7GCR1                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x181 * 4 )) )
#define DDR_PHY_DX7GCR2                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x182 * 4 )) )
#define DDR_PHY_DX7GCR3                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x183 * 4 )) )
#define DDR_PHY_DX7GSR0                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x184 * 4 )) )
#define DDR_PHY_DX7GSR1                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x185 * 4 )) )
#define DDR_PHY_DX7GSR2                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x186 * 4 )) )
#define DDR_PHY_DX7BDLR0                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x187 * 4 )) )
#define DDR_PHY_DX7BDLR1                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x188 * 4 )) )
#define DDR_PHY_DX7BDLR2                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x189 * 4 )) )
#define DDR_PHY_DX7BDLR3                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x18a * 4 )) )
#define DDR_PHY_DX7BDLR4                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x18b * 4 )) )
#define DDR_PHY_DX7BDLR5                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x18c * 4 )) )
#define DDR_PHY_DX7BDLR6                                   (   (DDR_PHY_CFG_BASE_ADR +  ( 0x18d * 4 )) )
#define DDR_PHY_DX7LCDLR0                                  (   (DDR_PHY_CFG_BASE_ADR +  ( 0x18e * 4 )) )
#define DDR_PHY_DX7LCDLR1                                  (   (DDR_PHY_CFG_BASE_ADR +  ( 0x18f * 4 )) )
#define DDR_PHY_DX7LCDLR2                                  (   (DDR_PHY_CFG_BASE_ADR +  ( 0x190 * 4 )) )
#define DDR_PHY_DX7MDLR                                    (   (DDR_PHY_CFG_BASE_ADR +  ( 0x191 * 4 )) )
#define DDR_PHY_DX7GTR                                     (   (DDR_PHY_CFG_BASE_ADR +  ( 0x192 * 4 )) )
#define AHB_DMA_BASE_ADR                                   (    0x20200000 )
#define AHB_DMA_BASE1_ADR                                  (    (AHB_DMA_BASE_ADR +  ( 0x0000 )) )
#define GPIO_NUM_PINS                  (    85 )
#define GPIO_PWM_NUM                   (    6 )
#define GPIO_BASE_ADR                  (   (LPB1_CONTROL_ADR + 0x30000) )
#define GPIO_DATA_OUT0_ADR             (   (GPIO_BASE_ADR + 0x0000) )
#define GPIO_DATA_OUT1_ADR             (   (GPIO_BASE_ADR + 0x0004) )
#define GPIO_DATA_OUT2_ADR             (   (GPIO_BASE_ADR + 0x0008) )
#define GPIO_DATA_OUT3_ADR             (   (GPIO_BASE_ADR + 0x000c) )
#define GPIO_DATA_OUT4_ADR             (   (GPIO_BASE_ADR + 0x0010) )
#define GPIO_DATA_IN0_ADR              (   (GPIO_BASE_ADR + 0x0020) )
#define GPIO_DATA_IN1_ADR              (   (GPIO_BASE_ADR + 0x0024) )
#define GPIO_DATA_IN2_ADR              (   (GPIO_BASE_ADR + 0x0028) )
#define GPIO_DATA_IN3_ADR              (   (GPIO_BASE_ADR + 0x002c) )
#define GPIO_DATA_IN4_ADR              (   (GPIO_BASE_ADR + 0x0030) )
#define GPIO_DATA_IN_RAW0_ADR          (   (GPIO_BASE_ADR + 0x0040) )
#define GPIO_DATA_IN_RAW1_ADR          (   (GPIO_BASE_ADR + 0x0044) )
#define GPIO_DATA_IN_RAW2_ADR          (   (GPIO_BASE_ADR + 0x0048) )
#define GPIO_DATA_IN_RAW3_ADR          (   (GPIO_BASE_ADR + 0x004c) )
#define GPIO_DATA_IN_RAW4_ADR          (   (GPIO_BASE_ADR + 0x0050) )
#define GPIO_DATA_HIGH0_ADR            (   (GPIO_BASE_ADR + 0x0060) )
#define GPIO_DATA_HIGH1_ADR            (   (GPIO_BASE_ADR + 0x0064) )
#define GPIO_DATA_HIGH2_ADR            (   (GPIO_BASE_ADR + 0x0068) )
#define GPIO_DATA_HIGH3_ADR            (   (GPIO_BASE_ADR + 0x006c) )
#define GPIO_DATA_HIGH4_ADR            (   (GPIO_BASE_ADR + 0x0070) )
#define GPIO_DATA_LOW0_ADR             (   (GPIO_BASE_ADR + 0x0080) )
#define GPIO_DATA_LOW1_ADR             (   (GPIO_BASE_ADR + 0x0084) )
#define GPIO_DATA_LOW2_ADR             (   (GPIO_BASE_ADR + 0x0088) )
#define GPIO_DATA_LOW3_ADR             (   (GPIO_BASE_ADR + 0x008c) )
#define GPIO_DATA_LOW4_ADR             (   (GPIO_BASE_ADR + 0x0090) )
#define GPIO_PWM_LEADIN0_ADR           (   (GPIO_BASE_ADR + 0x00a0) )
#define GPIO_PWM_LEADIN1_ADR           (   (GPIO_BASE_ADR + 0x00a4) )
#define GPIO_PWM_LEADIN2_ADR           (   (GPIO_BASE_ADR + 0x00a8) )
#define GPIO_PWM_LEADIN3_ADR           (   (GPIO_BASE_ADR + 0x00ac) )
#define GPIO_PWM_LEADIN4_ADR           (   (GPIO_BASE_ADR + 0x00b0) )
#define GPIO_PWM_LEADIN5_ADR           (   (GPIO_BASE_ADR + 0x00b4) )
#define GPIO_PWM_HIGHLOW0_ADR          (   (GPIO_BASE_ADR + 0x00c0) )
#define GPIO_PWM_HIGHLOW1_ADR          (   (GPIO_BASE_ADR + 0x00c4) )
#define GPIO_PWM_HIGHLOW2_ADR          (   (GPIO_BASE_ADR + 0x00c8) )
#define GPIO_PWM_HIGHLOW3_ADR          (   (GPIO_BASE_ADR + 0x00cc) )
#define GPIO_PWM_HIGHLOW4_ADR          (   (GPIO_BASE_ADR + 0x00d0) )
#define GPIO_PWM_HIGHLOW5_ADR          (   (GPIO_BASE_ADR + 0x00d4) )
#define GPIO_PWM_EN_ADR                (   (GPIO_BASE_ADR + 0x0100) )
#define GPIO_PWM_CLR_ADR               (   (GPIO_BASE_ADR + 0x0104) )
#define GPIO_PWM_SEL0_ADR              (   (GPIO_BASE_ADR + 0x0108) )
#define GPIO_PWM_SEL1_ADR              (   (GPIO_BASE_ADR + 0x010c) )
#define GPIO_PWM_PH_SEL                (   (GPIO_BASE_ADR + 0x0110) )
#define GPIO_PHASE_0_N0_ADR            (   (GPIO_BASE_ADR + 0x0114) )
#define GPIO_PHASE_0_N1_ADR            (   (GPIO_BASE_ADR + 0x0118) )
#define GPIO_PHASE_0_N2_ADR            (   (GPIO_BASE_ADR + 0x011c) )
#define GPIO_PHASE_VLD_ADR             (   (GPIO_BASE_ADR + 0x0120) )
#define GPIO_PHASE_1_N0_ADR            (   (GPIO_BASE_ADR + 0x0124) )
#define GPIO_PHASE_1_N1_ADR            (   (GPIO_BASE_ADR + 0x0128) )
#define GPIO_PHASE_1_N2_ADR            (   (GPIO_BASE_ADR + 0x012c) )
#define GPIO_PHASE_2_N0_ADR            (   (GPIO_BASE_ADR + 0x0130) )
#define GPIO_PHASE_2_N1_ADR            (   (GPIO_BASE_ADR + 0x0134) )
#define GPIO_PHASE_2_N2_ADR            (   (GPIO_BASE_ADR + 0x0138) )
#define GPIO_PWM_DEC_0_N1_ADR          (   (GPIO_BASE_ADR + 0x013c) )
#define GPIO_PWM_DEC_0_N2_ADR          (   (GPIO_BASE_ADR + 0x0140) )
#define GPIO_PWM_DEC_0_N3_ADR          (   (GPIO_BASE_ADR + 0x0144) )
#define GPIO_PWM_DEC_1_N1_ADR          (   (GPIO_BASE_ADR + 0x0148) )
#define GPIO_PWM_DEC_1_N2_ADR          (   (GPIO_BASE_ADR + 0x014c) )
#define GPIO_PWM_DEC_1_N3_ADR          (   (GPIO_BASE_ADR + 0x0150) )
#define GPIO_PWM_DEC_2_N1_ADR          (   (GPIO_BASE_ADR + 0x0154) )
#define GPIO_PWM_DEC_2_N2_ADR          (   (GPIO_BASE_ADR + 0x0158) )
#define GPIO_PWM_DEC_2_N3_ADR          (   (GPIO_BASE_ADR + 0x015c) )
#define GPIO_PWM_DEC_3_N1_ADR          (   (GPIO_BASE_ADR + 0x0160) )
#define GPIO_PWM_DEC_3_N2_ADR          (   (GPIO_BASE_ADR + 0x0164) )
#define GPIO_PWM_DEC_3_N3_ADR          (   (GPIO_BASE_ADR + 0x0168) )
#define GPIO_PWM_DEC_4_N1_ADR          (   (GPIO_BASE_ADR + 0x016c) )
#define GPIO_PWM_DEC_4_N2_ADR          (   (GPIO_BASE_ADR + 0x0170) )
#define GPIO_PWM_DEC_4_N3_ADR          (   (GPIO_BASE_ADR + 0x0174) )
#define GPIO_PWM_DEC0_VLD_ADR          (   (GPIO_BASE_ADR + 0x0178) )
#define GPIO_PWM_DEC1_VLD_ADR          (   (GPIO_BASE_ADR + 0x017c) )
#define GPIO_PRE_SCALER_ADR            (   (GPIO_BASE_ADR + 0x0180) )
#define GPIO_PAD_CFG_WR                (   (GPIO_BASE_ADR + 0x0184) )
#define GPIO_PAD_CFG_CTRL              (   (GPIO_BASE_ADR + 0x0188) )
#define GPIO_INT0_CFG_ADR              (   (GPIO_BASE_ADR + 0x0190) )
#define GPIO_INT1_CFG_ADR              (   (GPIO_BASE_ADR + 0x0194) )
#define GPIO_INT2_CFG_ADR              (   (GPIO_BASE_ADR + 0x0198) )
#define GPIO_INT3_CFG_ADR              (   (GPIO_BASE_ADR + 0x019c) )
#define GPIO_MODE0_ADR                 (   (GPIO_BASE_ADR + 0x0200) )
#define GPIO_MODE1_ADR                 (   (GPIO_BASE_ADR + 0x0204) )
#define GPIO_MODE2_ADR                 (   (GPIO_BASE_ADR + 0x0208) )
#define GPIO_MODE3_ADR                 (   (GPIO_BASE_ADR + 0x020c) )
#define GPIO_MODE4_ADR                 (   (GPIO_BASE_ADR + 0x0210) )
#define GPIO_MODE5_ADR                 (   (GPIO_BASE_ADR + 0x0214) )
#define GPIO_MODE6_ADR                 (   (GPIO_BASE_ADR + 0x0218) )
#define GPIO_MODE7_ADR                 (   (GPIO_BASE_ADR + 0x021c) )
#define GPIO_MODE8_ADR                 (   (GPIO_BASE_ADR + 0x0220) )
#define GPIO_MODE9_ADR                 (   (GPIO_BASE_ADR + 0x0224) )
#define GPIO_MODE10_ADR                (   (GPIO_BASE_ADR + 0x0228) )
#define GPIO_MODE11_ADR                (   (GPIO_BASE_ADR + 0x022c) )
#define GPIO_MODE12_ADR                (   (GPIO_BASE_ADR + 0x0230) )
#define GPIO_MODE13_ADR                (   (GPIO_BASE_ADR + 0x0234) )
#define GPIO_MODE14_ADR                (   (GPIO_BASE_ADR + 0x0238) )
#define GPIO_MODE15_ADR                (   (GPIO_BASE_ADR + 0x023c) )
#define GPIO_MODE16_ADR                (   (GPIO_BASE_ADR + 0x0240) )
#define GPIO_MODE17_ADR                (   (GPIO_BASE_ADR + 0x0244) )
#define GPIO_MODE18_ADR                (   (GPIO_BASE_ADR + 0x0248) )
#define GPIO_MODE19_ADR                (   (GPIO_BASE_ADR + 0x024c) )
#define GPIO_MODE20_ADR                (   (GPIO_BASE_ADR + 0x0250) )
#define GPIO_MODE21_ADR                (   (GPIO_BASE_ADR + 0x0254) )
#define GPIO_MODE22_ADR                (   (GPIO_BASE_ADR + 0x0258) )
#define GPIO_MODE23_ADR                (   (GPIO_BASE_ADR + 0x025c) )
#define GPIO_MODE24_ADR                (   (GPIO_BASE_ADR + 0x0260) )
#define GPIO_MODE25_ADR                (   (GPIO_BASE_ADR + 0x0264) )
#define GPIO_MODE26_ADR                (   (GPIO_BASE_ADR + 0x0268) )
#define GPIO_MODE27_ADR                (   (GPIO_BASE_ADR + 0x026c) )
#define GPIO_MODE28_ADR                (   (GPIO_BASE_ADR + 0x0270) )
#define GPIO_MODE29_ADR                (   (GPIO_BASE_ADR + 0x0274) )
#define GPIO_MODE30_ADR                (   (GPIO_BASE_ADR + 0x0278) )
#define GPIO_MODE31_ADR                (   (GPIO_BASE_ADR + 0x027c) )
#define GPIO_MODE32_ADR                (   (GPIO_BASE_ADR + 0x0280) )
#define GPIO_MODE33_ADR                (   (GPIO_BASE_ADR + 0x0284) )
#define GPIO_MODE34_ADR                (   (GPIO_BASE_ADR + 0x0288) )
#define GPIO_MODE35_ADR                (   (GPIO_BASE_ADR + 0x028c) )
#define GPIO_MODE36_ADR                (   (GPIO_BASE_ADR + 0x0290) )
#define GPIO_MODE37_ADR                (   (GPIO_BASE_ADR + 0x0294) )
#define GPIO_MODE38_ADR                (   (GPIO_BASE_ADR + 0x0298) )
#define GPIO_MODE39_ADR                (   (GPIO_BASE_ADR + 0x029c) )
#define GPIO_MODE40_ADR                (   (GPIO_BASE_ADR + 0x02a0) )
#define GPIO_MODE41_ADR                (   (GPIO_BASE_ADR + 0x02a4) )
#define GPIO_MODE42_ADR                (   (GPIO_BASE_ADR + 0x02a8) )
#define GPIO_MODE43_ADR                (   (GPIO_BASE_ADR + 0x02ac) )
#define GPIO_MODE44_ADR                (   (GPIO_BASE_ADR + 0x02b0) )
#define GPIO_MODE45_ADR                (   (GPIO_BASE_ADR + 0x02b4) )
#define GPIO_MODE46_ADR                (   (GPIO_BASE_ADR + 0x02b8) )
#define GPIO_MODE47_ADR                (   (GPIO_BASE_ADR + 0x02bc) )
#define GPIO_MODE48_ADR                (   (GPIO_BASE_ADR + 0x02c0) )
#define GPIO_MODE49_ADR                (   (GPIO_BASE_ADR + 0x02c4) )
#define GPIO_MODE50_ADR                (   (GPIO_BASE_ADR + 0x02c8) )
#define GPIO_MODE51_ADR                (   (GPIO_BASE_ADR + 0x02cc) )
#define GPIO_MODE52_ADR                (   (GPIO_BASE_ADR + 0x02d0) )
#define GPIO_MODE53_ADR                (   (GPIO_BASE_ADR + 0x02d4) )
#define GPIO_MODE54_ADR                (   (GPIO_BASE_ADR + 0x02d8) )
#define GPIO_MODE55_ADR                (   (GPIO_BASE_ADR + 0x02dc) )
#define GPIO_MODE56_ADR                (   (GPIO_BASE_ADR + 0x02e0) )
#define GPIO_MODE57_ADR                (   (GPIO_BASE_ADR + 0x02e4) )
#define GPIO_MODE58_ADR                (   (GPIO_BASE_ADR + 0x02e8) )
#define GPIO_MODE59_ADR                (   (GPIO_BASE_ADR + 0x02ec) )
#define GPIO_MODE60_ADR                (   (GPIO_BASE_ADR + 0x02f0) )
#define GPIO_MODE61_ADR                (   (GPIO_BASE_ADR + 0x02f4) )
#define GPIO_MODE62_ADR                (   (GPIO_BASE_ADR + 0x02f8) )
#define GPIO_MODE63_ADR                (   (GPIO_BASE_ADR + 0x02fc) )
#define GPIO_MODE64_ADR                (   (GPIO_BASE_ADR + 0x0300) )
#define GPIO_MODE65_ADR                (   (GPIO_BASE_ADR + 0x0304) )
#define GPIO_MODE66_ADR                (   (GPIO_BASE_ADR + 0x0308) )
#define GPIO_MODE67_ADR                (   (GPIO_BASE_ADR + 0x030c) )
#define GPIO_MODE68_ADR                (   (GPIO_BASE_ADR + 0x0310) )
#define GPIO_MODE69_ADR                (   (GPIO_BASE_ADR + 0x0314) )
#define GPIO_MODE70_ADR                (   (GPIO_BASE_ADR + 0x0318) )
#define GPIO_MODE71_ADR                (   (GPIO_BASE_ADR + 0x031c) )
#define GPIO_MODE72_ADR                (   (GPIO_BASE_ADR + 0x0320) )
#define GPIO_MODE73_ADR                (   (GPIO_BASE_ADR + 0x0324) )
#define GPIO_MODE74_ADR                (   (GPIO_BASE_ADR + 0x0328) )
#define GPIO_MODE75_ADR                (   (GPIO_BASE_ADR + 0x032c) )
#define GPIO_MODE76_ADR                (   (GPIO_BASE_ADR + 0x0330) )
#define GPIO_MODE77_ADR                (   (GPIO_BASE_ADR + 0x0334) )
#define GPIO_MODE78_ADR                (   (GPIO_BASE_ADR + 0x0338) )
#define GPIO_MODE79_ADR                (   (GPIO_BASE_ADR + 0x033c) )
#define GPIO_MODE80_ADR                (   (GPIO_BASE_ADR + 0x0340) )
#define GPIO_MODE81_ADR                (   (GPIO_BASE_ADR + 0x0344) )
#define GPIO_MODE82_ADR                (   (GPIO_BASE_ADR + 0x0348) )
#define GPIO_MODE83_ADR                (   (GPIO_BASE_ADR + 0x034c) )
#define GPIO_MODE84_ADR                (   (GPIO_BASE_ADR + 0x0350) )
#define GPIO_MODE85_ADR                (   (GPIO_BASE_ADR + 0x0354) )
#define GPIO_MODE86_ADR                (   (GPIO_BASE_ADR + 0x0358) )
#define GPIO_MODE87_ADR                (   (GPIO_BASE_ADR + 0x035c) )
#define GPIO_MODE88_ADR                (   (GPIO_BASE_ADR + 0x0360) )
#define GPIO_MODE89_ADR                (   (GPIO_BASE_ADR + 0x0364) )
#define GPIO_MODE90_ADR                (   (GPIO_BASE_ADR + 0x0368) )
#define GPIO_MODE91_ADR                (   (GPIO_BASE_ADR + 0x036c) )
#define GPIO_MODE92_ADR                (   (GPIO_BASE_ADR + 0x0370) )
#define GPIO_MODE93_ADR                (   (GPIO_BASE_ADR + 0x0374) )
#define GPIO_MODE94_ADR                (   (GPIO_BASE_ADR + 0x0378) )
#define GPIO_MODE95_ADR                (   (GPIO_BASE_ADR + 0x037c) )
#define GPIO_MODE96_ADR                (   (GPIO_BASE_ADR + 0x0380) )
#define GPIO_MODE97_ADR                (   (GPIO_BASE_ADR + 0x0384) )
#define GPIO_MODE98_ADR                (   (GPIO_BASE_ADR + 0x0388) )
#define GPIO_MODE99_ADR                (   (GPIO_BASE_ADR + 0x038c) )
#define GPIO_MODE100_ADR               (   (GPIO_BASE_ADR + 0x0390) )
#define GPIO_MODE101_ADR               (   (GPIO_BASE_ADR + 0x0394) )
#define GPIO_MODE102_ADR               (   (GPIO_BASE_ADR + 0x0398) )
#define GPIO_MODE103_ADR               (   (GPIO_BASE_ADR + 0x039c) )
#define GPIO_MODE104_ADR               (   (GPIO_BASE_ADR + 0x03a0) )
#define GPIO_MODE105_ADR               (   (GPIO_BASE_ADR + 0x03a4) )
#define GPIO_MODE106_ADR               (   (GPIO_BASE_ADR + 0x03a8) )
#define GPIO_MODE107_ADR               (   (GPIO_BASE_ADR + 0x03ac) )
#define GPIO_MODE108_ADR               (   (GPIO_BASE_ADR + 0x03b0) )
#define GPIO_MODE109_ADR               (   (GPIO_BASE_ADR + 0x03b4) )
#define GPIO_MODE110_ADR               (   (GPIO_BASE_ADR + 0x03b8) )
#define GPIO_MODE111_ADR               (   (GPIO_BASE_ADR + 0x03bc) )
#define GPIO_MODE112_ADR               (   (GPIO_BASE_ADR + 0x03c0) )
#define GPIO_MODE113_ADR               (   (GPIO_BASE_ADR + 0x03c4) )
#define GPIO_MODE114_ADR               (   (GPIO_BASE_ADR + 0x03c8) )
#define GPIO_MODE115_ADR               (   (GPIO_BASE_ADR + 0x03cc) )
#define GPIO_MODE116_ADR               (   (GPIO_BASE_ADR + 0x03d0) )
#define GPIO_MODE117_ADR               (   (GPIO_BASE_ADR + 0x03d4) )
#define GPIO_MODE118_ADR               (   (GPIO_BASE_ADR + 0x03d8) )
#define GPIO_MODE119_ADR               (   (GPIO_BASE_ADR + 0x03dc) )
#define GPIO_MODE120_ADR               (   (GPIO_BASE_ADR + 0x03e0) )
#define GPIO_MODE121_ADR               (   (GPIO_BASE_ADR + 0x03e4) )
#define GPIO_MODE122_ADR               (   (GPIO_BASE_ADR + 0x03e8) )
#define GPIO_MODE123_ADR               (   (GPIO_BASE_ADR + 0x03ec) )
#define GPIO_MODE124_ADR               (   (GPIO_BASE_ADR + 0x03f0) )
#define GPIO_MODE125_ADR               (   (GPIO_BASE_ADR + 0x03f4) )
#define GPIO_MODE126_ADR               (   (GPIO_BASE_ADR + 0x03f8) )
#define GPIO_MODE127_ADR               (   (GPIO_BASE_ADR + 0x03fc) )
#define GPIO_MODE128_ADR               (   (GPIO_BASE_ADR + 0x0400) )
#define GPIO_MODE129_ADR               (   (GPIO_BASE_ADR + 0x0404) )
#define GPIO_MODE130_ADR               (   (GPIO_BASE_ADR + 0x0408) )
#define GPIO_MODE131_ADR               (   (GPIO_BASE_ADR + 0x040c) )
#define GPIO_MODE132_ADR               (   (GPIO_BASE_ADR + 0x0410) )
#define GPIO_MODE133_ADR               (   (GPIO_BASE_ADR + 0x0414) )
#define GPIO_MODE134_ADR               (   (GPIO_BASE_ADR + 0x0418) )
#define GPIO_MODE135_ADR               (   (GPIO_BASE_ADR + 0x041c) )
#define GPIO_MODE136_ADR               (   (GPIO_BASE_ADR + 0x0420) )
#define GPIO_MODE137_ADR               (   (GPIO_BASE_ADR + 0x0424) )
#define GPIO_MODE138_ADR               (   (GPIO_BASE_ADR + 0x0428) )
#define GPIO_MODE139_ADR               (   (GPIO_BASE_ADR + 0x042c) )
#define GPIO_MODE140_ADR               (   (GPIO_BASE_ADR + 0x0430) )
#define GPIO_MODE141_ADR               (   (GPIO_BASE_ADR + 0x0434) )
#define GPIO_MODE142_ADR               (   (GPIO_BASE_ADR + 0x0438) )
#define GPIO_MODE143_ADR               (   (GPIO_BASE_ADR + 0x043c) )
#define GPIO_MODE144_ADR               (   (GPIO_BASE_ADR + 0x0440) )
#define GPIO_MODE145_ADR               (   (GPIO_BASE_ADR + 0x0444) )
#define GPIO_MODE146_ADR               (   (GPIO_BASE_ADR + 0x0448) )
#define GPIO_MODE147_ADR               (   (GPIO_BASE_ADR + 0x044c) )
#define ROIC_CMD_BASE                  (  0x20300000 )
#define ROIC_CAL_BASE                  (  0x20300080 )
#define ROIC_DATA_BASE                 (  0x20300100 )
#define ROIC_FRAMECFG_ADDR             (  0x20300180 )
#define ROIC_LINECFG_ADDR              (  0x20300184 )
#define ROIC_WORDPERIOD_ADDR           (  0x20300188 )
#define ROIC_DELAYCFG_ADDR             (  0x2030018c )
#define ROIC_ENABLE_ADDR               (  0x20300190 )
#define ROIC_CFGIRQ_ADDR               (  0x20300194 )
#define ROIC_CLRIRQ_ADDR               (  0x20300198 )
#define ROIC_DMATH_ADDR                (  0x2030019c )
#define ROIC_STATUS_ADDR               (  0x203001a0 )
#define ROIC_DELAY_ADDR                (  0x203001a4 )
#define ROIC_PREAMBLE_ADDR             (  0x203001a8 )
#define ROIC_TEMPERATURE_ADDR          (  0x203001ac )
#define ROIC_RF_CTRL_ADDR              (  0x203001d0 )
#define MIPI_IRQ_STATUS_OFFSET                     (  0x000 )
#define MIPI_IRQ_ENABLE_OFFSET                     (  0x004 )
#define MIPI_IRQ_CLEAR_OFFSET                      (  0x008 )
#define MIPI_TX_LPDT_DATA_OFFSET                   (  0x100 )
#define MIPI_TX_LPDT_REQ_OFFSET                    (  0x104 )
#define MIPI_RX_LPDT_DATA_LANE0_OFFSET             (  0x108 )
#define MIPI_RX_LPDT_DATA_LANE1_OFFSET             (  0x10c )
#define MIPI_RX_LPDT_DATA_LANE2_OFFSET             (  0x110 )
#define MIPI_RX_LPDT_DATA_LANE3_OFFSET             (  0x114 )
#define MIPI_RX_LPDT_DATA_LANE4_OFFSET             (  0x118 )
#define MIPI_RX_LPDT_DATA_LANE5_OFFSET             (  0x11c )
#define MIPI_RX_LPDT_DATA_LANE6_OFFSET             (  0x120 )
#define MIPI_RX_LPDT_DATA_LANE7_OFFSET             (  0x124 )
#define MIPI_RX_LPDT_DATA_LANE8_OFFSET             (  0x128 )
#define MIPI_RX_LPDT_DATA_LANE9_OFFSET             (  0x12c )
#define MIPI_RX_LPDT_DATA_LANE10_OFFSET            (  0x130 )
#define MIPI_RX_LPDT_DATA_LANE11_OFFSET            (  0x134 )
#define MIPI_TX_LP_TRIG_VAL_OFFSET                 (  0x138 )
#define MIPI_TX_LP_TRIG_REQ_OFFSET                 (  0x13c )
#define MIPI_RX_LP_TRIG_VAL_LANE0_OFFSET           (  0x140 )
#define MIPI_RX_LP_TRIG_VAL_LANE1_OFFSET           (  0x144 )
#define MIPI_RX_LP_TRIG_VAL_LANE2_OFFSET           (  0x148 )
#define MIPI_RX_LP_TRIG_VAL_LANE3_OFFSET           (  0x14c )
#define MIPI_RX_LP_TRIG_VAL_LANE4_OFFSET           (  0x150 )
#define MIPI_RX_LP_TRIG_VAL_LANE5_OFFSET           (  0x154 )
#define MIPI_RX_LP_TRIG_VAL_LANE6_OFFSET           (  0x158 )
#define MIPI_RX_LP_TRIG_VAL_LANE7_OFFSET           (  0x15c )
#define MIPI_RX_LP_TRIG_VAL_LANE8_OFFSET           (  0x160 )
#define MIPI_RX_LP_TRIG_VAL_LANE9_OFFSET           (  0x164 )
#define MIPI_RX_LP_TRIG_VAL_LANE10_OFFSET          (  0x168 )
#define MIPI_RX_LP_TRIG_VAL_LANE11_OFFSET          (  0x16c )
#define MIPI_LP_TURN_REQ_OFFSET                    (  0x170 )
#define MIPI_TX_ULPS_REQ_OFFSET                    (  0x174 )
#define MIPI_TX_ULPS_EXIT_REQ_OFFSET               (  0x178 )
#define MIPI_TX_ULPS_WKUP_CNT_OFFSET               (  0x17c )
#define MIPI_RX_LP_EVENT_OFFSET                    (  0x180 )
#define MIPI_RX_ULPS_EVENT_OFFSET                  (  0x184 )
#define MIPI_RX_ULPS_EXIT_EVENT_OFFSET             (  0x188 )
#define MIPI_DPHY_INIT_CTRL_OFFSET                 (  0x200 )
#define MIPI_DPHY_FORCE_CTRL_OFFSET                (  0x204 )
#define MIPI_DPHY_TURN_CTRL_OFFSET                 (  0x208 )
#define MIPI_DPHY_STAT_DPHY01_OFFSET               (  0x210 )
#define MIPI_DPHY_STAT_DPHY23_OFFSET               (  0x214 )
#define MIPI_DPHY_STAT_DPHY45_OFFSET               (  0x218 )
#define MIPI_DPHY_ERR_STAT_DPHY01_OFFSET           (  0x220 )
#define MIPI_DPHY_ERR_STAT_DPHY23_OFFSET           (  0x224 )
#define MIPI_DPHY_ERR_STAT_DPHY45_OFFSET           (  0x228 )
#define MIPI_DPHY_TEST_CLR_OFFSET                  (  0x230 )
#define MIPI_DPHY_TEST_EN_OFFSET                   (  0x234 )
#define MIPI_DPHY_TEST_CLK_OFFSET                  (  0x238 )
#define MIPI_DPHY_TEST_DIN_OFFSET                  (  0x240 )
#define MIPI_DPHY_TEST_DOUT_DPHY01_OFFSET          (  0x250 )
#define MIPI_DPHY_TEST_DOUT_DPHY23_OFFSET          (  0x254 )
#define MIPI_DPHY_TEST_DOUT_DPHY45_OFFSET          (  0x258 )
#define MIPI_DPHY_PLL_LOCK_OFFSET                  (  0x260 )
#define MIPI_DPHY_BISTON_OFFSET                    (  0x264 )
#define MIPI_DPHY_BISTOK_OFFSET                    (  0x268 )
#define MIPI_HS_CTRL_OFFSET                        (  0x00 )
#define MIPI_HS_SYNC_CFG_OFFSET                    (  0x04 )
#define MIPI_TX_HS_SECT0_PH_OFFSET                 (  0x08 )
#define MIPI_TX_HS_SECT0_LINE_CNT_OFFSET           (  0x0c )
#define MIPI_TX_HS_SECT1_PH_OFFSET                 (  0x10 )
#define MIPI_TX_HS_SECT1_LINE_CNT_OFFSET           (  0x14 )
#define MIPI_TX_HS_SECT2_PH_OFFSET                 (  0x18 )
#define MIPI_TX_HS_SECT2_LINE_CNT_OFFSET           (  0x1c )
#define MIPI_TX_HS_SECT3_PH_OFFSET                 (  0x20 )
#define MIPI_TX_HS_SECT3_LINE_CNT_OFFSET           (  0x24 )
#define MIPI_TX_HS_SP_DATA_OFFSET                  (  0x28 )
#define MIPI_TX_HS_SP_REQ_OFFSET                   (  0x2c )
#define MIPI_TX_HS_LLP_ERR_OFFSET                  (  0x30 )
#define MIPI_RX_HS_FIFO_LVL_OFFSET                 (  0x34 )
#define MIPI_RX_HS_PH_OFFSET                       (  0x38 )
#define MIPI_RX_HS_LLP_ERR_OFFSET                  (  0x3c )
#define MIPI_RX_HS_LINE_SYNC_ERR_CNT_OFFSET        (  0x40 )
#define MIPI_RX_HS_FRM_SYNC_ERR_CNT_OFFSET         (  0x44 )
#define MIPI_RX_HS_FRM_DATA_ERR_CNT_OFFSET         (  0x48 )
#define MIPI_RX_HS_CRC_ERR_CNT_OFFSET              (  0x4c )
#define MIPI_RX_HS_FIFO_FULL_ERR_CNT_OFFSET        (  0x50 )
#define MIPI_RX_HS_WC_ERR_CNT_OFFSET               (  0x54 )
#define MIPI_RX_HS_ECC_WRN_CNT_OFFSET              (  0x58 )
#define MIPI_RX_HS_ECC_ERR_CNT_OFFSET              (  0x5c )
#define MIPI_RX_HS_EID_ERR_CNT_OFFSET              (  0x60 )
#define MIPI_TX_HS_FIFO_EMPTY_ERR_CNT_OFFSET       (  0x64 )
#define MIPI_TX_HS_WC_ERR_CNT_OFFSET               (  0x68 )
#define MIPI_TX_HS_DCS_PH_OFFSET                   (  0x6c )
#define MIPI_TX_HS_DCS_DATA0_OFFSET                (  0x70 )
#define MIPI_TX_HS_DCS_DATA1_OFFSET                (  0x74 )
#define MIPI_TX_HS_DCS_DATA2_OFFSET                (  0x78 )
#define MIPI_TX_HS_DCS_REQ_OFFSET                  (  0x7c )
#define MIPI_TX_RAM_CFG_OFFSET                     (  0x80 )
#define MIPI_RX_RAM_CFG_OFFSET                     (  0x84 )
#define APB_MIPI_BASE_ADDR                     ( (LPB2_CONTROL_ADR + 0x30000) )
#define MIPI_IRQ_STATUS_ADDR                   ( (APB_MIPI_BASE_ADDR + MIPI_IRQ_STATUS_OFFSET) )
#define MIPI_IRQ_ENABLE_ADDR                   ( (APB_MIPI_BASE_ADDR + MIPI_IRQ_ENABLE_OFFSET) )
#define MIPI_IRQ_CLEAR_ADDR                    ( (APB_MIPI_BASE_ADDR + MIPI_IRQ_CLEAR_OFFSET) )
#define MIPI_TX_LPDT_DATA_ADDR                 ( (APB_MIPI_BASE_ADDR + MIPI_TX_LPDT_DATA_OFFSET) )
#define MIPI_TX_LPDT_REQ_ADDR                  ( (APB_MIPI_BASE_ADDR + MIPI_TX_LPDT_REQ_OFFSET) )
#define MIPI_RX_LPDT_DATA_LANE0_ADDR           ( (APB_MIPI_BASE_ADDR + MIPI_RX_LPDT_DATA_LANE0_OFFSET) )
#define MIPI_RX_LPDT_DATA_LANE1_ADDR           ( (APB_MIPI_BASE_ADDR + MIPI_RX_LPDT_DATA_LANE1_OFFSET) )
#define MIPI_RX_LPDT_DATA_LANE2_ADDR           ( (APB_MIPI_BASE_ADDR + MIPI_RX_LPDT_DATA_LANE2_OFFSET) )
#define MIPI_RX_LPDT_DATA_LANE3_ADDR           ( (APB_MIPI_BASE_ADDR + MIPI_RX_LPDT_DATA_LANE3_OFFSET) )
#define MIPI_RX_LPDT_DATA_LANE4_ADDR           ( (APB_MIPI_BASE_ADDR + MIPI_RX_LPDT_DATA_LANE4_OFFSET) )
#define MIPI_RX_LPDT_DATA_LANE5_ADDR           ( (APB_MIPI_BASE_ADDR + MIPI_RX_LPDT_DATA_LANE5_OFFSET) )
#define MIPI_RX_LPDT_DATA_LANE6_ADDR           ( (APB_MIPI_BASE_ADDR + MIPI_RX_LPDT_DATA_LANE6_OFFSET) )
#define MIPI_RX_LPDT_DATA_LANE7_ADDR           ( (APB_MIPI_BASE_ADDR + MIPI_RX_LPDT_DATA_LANE7_OFFSET) )
#define MIPI_RX_LPDT_DATA_LANE8_ADDR           ( (APB_MIPI_BASE_ADDR + MIPI_RX_LPDT_DATA_LANE8_OFFSET) )
#define MIPI_RX_LPDT_DATA_LANE9_ADDR           ( (APB_MIPI_BASE_ADDR + MIPI_RX_LPDT_DATA_LANE9_OFFSET) )
#define MIPI_RX_LPDT_DATA_LANE10_ADDR          ( (APB_MIPI_BASE_ADDR + MIPI_RX_LPDT_DATA_LANE10_OFFSET) )
#define MIPI_RX_LPDT_DATA_LANE11_ADDR          ( (APB_MIPI_BASE_ADDR + MIPI_RX_LPDT_DATA_LANE11_OFFSET) )
#define MIPI_TX_LP_TRIG_VAL_ADDR               ( (APB_MIPI_BASE_ADDR + MIPI_TX_LP_TRIG_VAL_OFFSET) )
#define MIPI_TX_LP_TRIG_REQ_ADDR               ( (APB_MIPI_BASE_ADDR + MIPI_TX_LP_TRIG_REQ_OFFSET) )
#define MIPI_RX_LP_TRIG_VAL_LANE0_ADDR         ( (APB_MIPI_BASE_ADDR + MIPI_RX_LP_TRIG_VAL_LANE0_OFFSET) )
#define MIPI_RX_LP_TRIG_VAL_LANE1_ADDR         ( (APB_MIPI_BASE_ADDR + MIPI_RX_LP_TRIG_VAL_LANE1_OFFSET) )
#define MIPI_RX_LP_TRIG_VAL_LANE2_ADDR         ( (APB_MIPI_BASE_ADDR + MIPI_RX_LP_TRIG_VAL_LANE2_OFFSET) )
#define MIPI_RX_LP_TRIG_VAL_LANE3_ADDR         ( (APB_MIPI_BASE_ADDR + MIPI_RX_LP_TRIG_VAL_LANE3_OFFSET) )
#define MIPI_RX_LP_TRIG_VAL_LANE4_ADDR         ( (APB_MIPI_BASE_ADDR + MIPI_RX_LP_TRIG_VAL_LANE4_OFFSET) )
#define MIPI_RX_LP_TRIG_VAL_LANE5_ADDR         ( (APB_MIPI_BASE_ADDR + MIPI_RX_LP_TRIG_VAL_LANE5_OFFSET) )
#define MIPI_RX_LP_TRIG_VAL_LANE6_ADDR         ( (APB_MIPI_BASE_ADDR + MIPI_RX_LP_TRIG_VAL_LANE6_OFFSET) )
#define MIPI_RX_LP_TRIG_VAL_LANE7_ADDR         ( (APB_MIPI_BASE_ADDR + MIPI_RX_LP_TRIG_VAL_LANE7_OFFSET) )
#define MIPI_RX_LP_TRIG_VAL_LANE8_ADDR         ( (APB_MIPI_BASE_ADDR + MIPI_RX_LP_TRIG_VAL_LANE8_OFFSET) )
#define MIPI_RX_LP_TRIG_VAL_LANE9_ADDR         ( (APB_MIPI_BASE_ADDR + MIPI_RX_LP_TRIG_VAL_LANE9_OFFSET) )
#define MIPI_RX_LP_TRIG_VAL_LANE10_ADDR        ( (APB_MIPI_BASE_ADDR + MIPI_RX_LP_TRIG_VAL_LANE10_OFFSET) )
#define MIPI_RX_LP_TRIG_VAL_LANE11_ADDR        ( (APB_MIPI_BASE_ADDR + MIPI_RX_LP_TRIG_VAL_LANE11_OFFSET) )
#define MIPI_LP_TURN_REQ_ADDR                  ( (APB_MIPI_BASE_ADDR + MIPI_LP_TURN_REQ_OFFSET) )
#define MIPI_TX_ULPS_REQ_ADDR                  ( (APB_MIPI_BASE_ADDR + MIPI_TX_ULPS_REQ_OFFSET) )
#define MIPI_TX_ULPS_EXIT_REQ_ADDR             ( (APB_MIPI_BASE_ADDR + MIPI_TX_ULPS_EXIT_REQ_OFFSET) )
#define MIPI_TX_ULPS_WKUP_CNT_ADDR             ( (APB_MIPI_BASE_ADDR + MIPI_TX_ULPS_WKUP_CNT_OFFSET) )
#define MIPI_RX_LP_EVENT_ADDR                  ( (APB_MIPI_BASE_ADDR + MIPI_RX_LP_EVENT_OFFSET) )
#define MIPI_RX_ULPS_EVENT_ADDR                ( (APB_MIPI_BASE_ADDR + MIPI_RX_ULPS_EVENT_OFFSET) )
#define MIPI_RX_ULPS_EXIT_EVENT_ADDR           ( (APB_MIPI_BASE_ADDR + MIPI_RX_ULPS_EXIT_EVENT_OFFSET) )
#define MIPI_DPHY_INIT_CTRL_ADDR               ( (APB_MIPI_BASE_ADDR + MIPI_DPHY_INIT_CTRL_OFFSET) )
#define MIPI_DPHY_FORCE_CTRL_ADDR              ( (APB_MIPI_BASE_ADDR + MIPI_DPHY_FORCE_CTRL_OFFSET) )
#define MIPI_DPHY_TURN_CTRL_ADDR               ( (APB_MIPI_BASE_ADDR + MIPI_DPHY_TURN_CTRL_OFFSET) )
#define MIPI_DPHY_STAT_DPHY01_ADDR             ( (APB_MIPI_BASE_ADDR + MIPI_DPHY_STAT_DPHY01_OFFSET) )
#define MIPI_DPHY_STAT_DPHY23_ADDR             ( (APB_MIPI_BASE_ADDR + MIPI_DPHY_STAT_DPHY23_OFFSET) )
#define MIPI_DPHY_STAT_DPHY45_ADDR             ( (APB_MIPI_BASE_ADDR + MIPI_DPHY_STAT_DPHY45_OFFSET) )
#define MIPI_DPHY_ERR_STAT_DPHY01_ADDR         ( (APB_MIPI_BASE_ADDR + MIPI_DPHY_ERR_STAT_DPHY01_OFFSET) )
#define MIPI_DPHY_ERR_STAT_DPHY23_ADDR         ( (APB_MIPI_BASE_ADDR + MIPI_DPHY_ERR_STAT_DPHY23_OFFSET) )
#define MIPI_DPHY_ERR_STAT_DPHY45_ADDR         ( (APB_MIPI_BASE_ADDR + MIPI_DPHY_ERR_STAT_DPHY45_OFFSET) )
#define MIPI_DPHY_TEST_CLR_ADDR                ( (APB_MIPI_BASE_ADDR + MIPI_DPHY_TEST_CLR_OFFSET) )
#define MIPI_DPHY_TEST_EN_ADDR                 ( (APB_MIPI_BASE_ADDR + MIPI_DPHY_TEST_EN_OFFSET) )
#define MIPI_DPHY_TEST_CLK_ADDR                ( (APB_MIPI_BASE_ADDR + MIPI_DPHY_TEST_CLK_OFFSET) )
#define MIPI_DPHY_TEST_DIN_ADDR                ( (APB_MIPI_BASE_ADDR + MIPI_DPHY_TEST_DIN_OFFSET) )
#define MIPI_DPHY_TEST_DOUT_DPHY01_ADDR        ( (APB_MIPI_BASE_ADDR + MIPI_DPHY_TEST_DOUT_DPHY01_OFFSET) )
#define MIPI_DPHY_TEST_DOUT_DPHY23_ADDR        ( (APB_MIPI_BASE_ADDR + MIPI_DPHY_TEST_DOUT_DPHY23_OFFSET) )
#define MIPI_DPHY_TEST_DOUT_DPHY45_ADDR        ( (APB_MIPI_BASE_ADDR + MIPI_DPHY_TEST_DOUT_DPHY45_OFFSET) )
#define MIPI_DPHY_PLL_LOCK_ADDR                ( (APB_MIPI_BASE_ADDR + MIPI_DPHY_PLL_LOCK_OFFSET) )
#define MIPI_DPHY_BISTON_ADDR                  ( (APB_MIPI_BASE_ADDR + MIPI_DPHY_BISTON_OFFSET) )
#define MIPI_DPHY_BISTOK_ADDR                  ( (APB_MIPI_BASE_ADDR + MIPI_DPHY_BISTOK_OFFSET) )
#define APB_MIPI0_HS_BASE_ADDR                 ( (APB_MIPI_BASE_ADDR + 0x00300) )
#define MIPI0_HS_CTRL_ADDR                     ( (APB_MIPI0_HS_BASE_ADDR + MIPI_HS_CTRL_OFFSET) )
#define MIPI0_HS_SYNC_CFG_ADDR                 ( (APB_MIPI0_HS_BASE_ADDR + MIPI_HS_SYNC_CFG_OFFSET) )
#define MIPI0_TX_HS_SECT0_PH_ADDR              ( (APB_MIPI0_HS_BASE_ADDR + MIPI_TX_HS_SECT0_PH_OFFSET) )
#define MIPI0_TX_HS_SECT0_LINE_CNT_ADDR        ( (APB_MIPI0_HS_BASE_ADDR + MIPI_TX_HS_SECT0_LINE_CNT_OFFSET) )
#define MIPI0_TX_HS_SECT1_PH_ADDR              ( (APB_MIPI0_HS_BASE_ADDR + MIPI_TX_HS_SECT1_PH_OFFSET) )
#define MIPI0_TX_HS_SECT1_LINE_CNT_ADDR        ( (APB_MIPI0_HS_BASE_ADDR + MIPI_TX_HS_SECT1_LINE_CNT_OFFSET) )
#define MIPI0_TX_HS_SECT2_PH_ADDR              ( (APB_MIPI0_HS_BASE_ADDR + MIPI_TX_HS_SECT2_PH_OFFSET) )
#define MIPI0_TX_HS_SECT2_LINE_CNT_ADDR        ( (APB_MIPI0_HS_BASE_ADDR + MIPI_TX_HS_SECT2_LINE_CNT_OFFSET) )
#define MIPI0_TX_HS_SECT3_PH_ADDR              ( (APB_MIPI0_HS_BASE_ADDR + MIPI_TX_HS_SECT3_PH_OFFSET) )
#define MIPI0_TX_HS_SECT3_LINE_CNT_ADDR        ( (APB_MIPI0_HS_BASE_ADDR + MIPI_TX_HS_SECT3_LINE_CNT_OFFSET) )
#define MIPI0_TX_HS_SP_DATA_ADDR               ( (APB_MIPI0_HS_BASE_ADDR + MIPI_TX_HS_SP_DATA_OFFSET) )
#define MIPI0_TX_HS_SP_REQ_ADDR                ( (APB_MIPI0_HS_BASE_ADDR + MIPI_TX_HS_SP_REQ_OFFSET) )
#define MIPI0_TX_HS_LLP_ERR_ADDR               ( (APB_MIPI0_HS_BASE_ADDR + MIPI_TX_HS_LLP_ERR_OFFSET) )
#define MIPI0_RX_HS_FIFO_LVL_ADDR              ( (APB_MIPI0_HS_BASE_ADDR + MIPI_RX_HS_FIFO_LVL_OFFSET) )
#define MIPI0_RX_HS_PH_ADDR                    ( (APB_MIPI0_HS_BASE_ADDR + MIPI_RX_HS_PH_OFFSET) )
#define MIPI0_RX_HS_LLP_ERR_ADDR               ( (APB_MIPI0_HS_BASE_ADDR + MIPI_RX_HS_LLP_ERR_OFFSET) )
#define MIPI0_RX_HS_LINE_SYNC_ERR_CNT_ADDR     ( (APB_MIPI0_HS_BASE_ADDR + MIPI_RX_HS_LINE_SYNC_ERR_CNT_OFFSET) )
#define MIPI0_RX_HS_FRM_SYNC_ERR_CNT_ADDR      ( (APB_MIPI0_HS_BASE_ADDR + MIPI_RX_HS_FRM_SYNC_ERR_CNT_OFFSET) )
#define MIPI0_RX_HS_FRM_DATA_ERR_CNT_ADDR      ( (APB_MIPI0_HS_BASE_ADDR + MIPI_RX_HS_FRM_DATA_ERR_CNT_OFFSET) )
#define MIPI0_RX_HS_CRC_ERR_CNT_ADDR           ( (APB_MIPI0_HS_BASE_ADDR + MIPI_RX_HS_CRC_ERR_CNT_OFFSET) )
#define MIPI0_RX_HS_FIFO_FULL_ERR_CNT_ADDR     ( (APB_MIPI0_HS_BASE_ADDR + MIPI_RX_HS_FIFO_FULL_ERR_CNT_OFFSET) )
#define MIPI0_RX_HS_WC_ERR_CNT_ADDR            ( (APB_MIPI0_HS_BASE_ADDR + MIPI_RX_HS_WC_ERR_CNT_OFFSET) )
#define MIPI0_RX_HS_ECC_WRN_CNT_ADDR           ( (APB_MIPI0_HS_BASE_ADDR + MIPI_RX_HS_ECC_WRN_CNT_OFFSET) )
#define MIPI0_RX_HS_ECC_ERR_CNT_ADDR           ( (APB_MIPI0_HS_BASE_ADDR + MIPI_RX_HS_ECC_ERR_CNT_OFFSET) )
#define MIPI0_RX_HS_EID_ERR_CNT_ADDR           ( (APB_MIPI0_HS_BASE_ADDR + MIPI_RX_HS_EID_ERR_CNT_OFFSET) )
#define MIPI0_TX_HS_FIFO_EMPTY_ERR_CNT_ADDR    ( (APB_MIPI0_HS_BASE_ADDR + MIPI_TX_HS_FIFO_EMPTY_ERR_CNT_OFFSET) )
#define MIPI0_TX_HS_WC_ERR_CNT_ADDR            ( (APB_MIPI0_HS_BASE_ADDR + MIPI_TX_HS_WC_ERR_CNT_OFFSET) )
#define MIPI0_TX_HS_DCS_PH_ADDR                ( (APB_MIPI0_HS_BASE_ADDR + MIPI_TX_HS_DCS_PH_OFFSET) )
#define MIPI0_TX_HS_DCS_DATA0_ADDR             ( (APB_MIPI0_HS_BASE_ADDR + MIPI_TX_HS_DCS_DATA0_OFFSET) )
#define MIPI0_TX_HS_DCS_DATA1_ADDR             ( (APB_MIPI0_HS_BASE_ADDR + MIPI_TX_HS_DCS_DATA1_OFFSET) )
#define MIPI0_TX_HS_DCS_DATA2_ADDR             ( (APB_MIPI0_HS_BASE_ADDR + MIPI_TX_HS_DCS_DATA2_OFFSET) )
#define MIPI0_TX_HS_DCS_REQ_ADDR               ( (APB_MIPI0_HS_BASE_ADDR + MIPI_TX_HS_DCS_REQ_OFFSET) )
#define MIPI0_TX_RAM_CFG_ADDR                  ( (APB_MIPI0_HS_BASE_ADDR + MIPI_TX_RAM_CFG_OFFSET) )
#define MIPI0_RX_RAM_CFG_ADDR                  ( (APB_MIPI0_HS_BASE_ADDR + MIPI_RX_RAM_CFG_OFFSET) )
#define APB_MIPI1_HS_BASE_ADDR                 ( (APB_MIPI0_HS_BASE_ADDR + 0x00100) )
#define MIPI1_HS_CTRL_ADDR                     ( (APB_MIPI1_HS_BASE_ADDR + MIPI_HS_CTRL_OFFSET) )
#define MIPI1_HS_SYNC_CFG_ADDR                 ( (APB_MIPI1_HS_BASE_ADDR + MIPI_HS_SYNC_CFG_OFFSET) )
#define MIPI1_TX_HS_SECT0_PH_ADDR              ( (APB_MIPI1_HS_BASE_ADDR + MIPI_TX_HS_SECT0_PH_OFFSET) )
#define MIPI1_TX_HS_SECT0_LINE_CNT_ADDR        ( (APB_MIPI1_HS_BASE_ADDR + MIPI_TX_HS_SECT0_LINE_CNT_OFFSET) )
#define MIPI1_TX_HS_SECT1_PH_ADDR              ( (APB_MIPI1_HS_BASE_ADDR + MIPI_TX_HS_SECT1_PH_OFFSET) )
#define MIPI1_TX_HS_SECT1_LINE_CNT_ADDR        ( (APB_MIPI1_HS_BASE_ADDR + MIPI_TX_HS_SECT1_LINE_CNT_OFFSET) )
#define MIPI1_TX_HS_SECT2_PH_ADDR              ( (APB_MIPI1_HS_BASE_ADDR + MIPI_TX_HS_SECT2_PH_OFFSET) )
#define MIPI1_TX_HS_SECT2_LINE_CNT_ADDR        ( (APB_MIPI1_HS_BASE_ADDR + MIPI_TX_HS_SECT2_LINE_CNT_OFFSET) )
#define MIPI1_TX_HS_SECT3_PH_ADDR              ( (APB_MIPI1_HS_BASE_ADDR + MIPI_TX_HS_SECT3_PH_OFFSET) )
#define MIPI1_TX_HS_SECT3_LINE_CNT_ADDR        ( (APB_MIPI1_HS_BASE_ADDR + MIPI_TX_HS_SECT3_LINE_CNT_OFFSET) )
#define MIPI1_TX_HS_SP_DATA_ADDR               ( (APB_MIPI1_HS_BASE_ADDR + MIPI_TX_HS_SP_DATA_OFFSET) )
#define MIPI1_TX_HS_SP_REQ_ADDR                ( (APB_MIPI1_HS_BASE_ADDR + MIPI_TX_HS_SP_REQ_OFFSET) )
#define MIPI1_TX_HS_LLP_ERR_ADDR               ( (APB_MIPI1_HS_BASE_ADDR + MIPI_TX_HS_LLP_ERR_OFFSET) )
#define MIPI1_RX_HS_FIFO_LVL_ADDR              ( (APB_MIPI1_HS_BASE_ADDR + MIPI_RX_HS_FIFO_LVL_OFFSET) )
#define MIPI1_RX_HS_PH_ADDR                    ( (APB_MIPI1_HS_BASE_ADDR + MIPI_RX_HS_PH_OFFSET) )
#define MIPI1_RX_HS_LLP_ERR_ADDR               ( (APB_MIPI1_HS_BASE_ADDR + MIPI_RX_HS_LLP_ERR_OFFSET) )
#define MIPI1_RX_HS_LINE_SYNC_ERR_CNT_ADDR     ( (APB_MIPI1_HS_BASE_ADDR + MIPI_RX_HS_LINE_SYNC_ERR_CNT_OFFSET) )
#define MIPI1_RX_HS_FRM_SYNC_ERR_CNT_ADDR      ( (APB_MIPI1_HS_BASE_ADDR + MIPI_RX_HS_FRM_SYNC_ERR_CNT_OFFSET) )
#define MIPI1_RX_HS_FRM_DATA_ERR_CNT_ADDR      ( (APB_MIPI1_HS_BASE_ADDR + MIPI_RX_HS_FRM_DATA_ERR_CNT_OFFSET) )
#define MIPI1_RX_HS_CRC_ERR_CNT_ADDR           ( (APB_MIPI1_HS_BASE_ADDR + MIPI_RX_HS_CRC_ERR_CNT_OFFSET) )
#define MIPI1_RX_HS_FIFO_FULL_ERR_CNT_ADDR     ( (APB_MIPI1_HS_BASE_ADDR + MIPI_RX_HS_FIFO_FULL_ERR_CNT_OFFSET) )
#define MIPI1_RX_HS_WC_ERR_CNT_ADDR            ( (APB_MIPI1_HS_BASE_ADDR + MIPI_RX_HS_WC_ERR_CNT_OFFSET) )
#define MIPI1_RX_HS_ECC_WRN_CNT_ADDR           ( (APB_MIPI1_HS_BASE_ADDR + MIPI_RX_HS_ECC_WRN_CNT_OFFSET) )
#define MIPI1_RX_HS_ECC_ERR_CNT_ADDR           ( (APB_MIPI1_HS_BASE_ADDR + MIPI_RX_HS_ECC_ERR_CNT_OFFSET) )
#define MIPI1_RX_HS_EID_ERR_CNT_ADDR           ( (APB_MIPI1_HS_BASE_ADDR + MIPI_RX_HS_EID_ERR_CNT_OFFSET) )
#define MIPI1_TX_HS_FIFO_EMPTY_ERR_CNT_ADDR    ( (APB_MIPI1_HS_BASE_ADDR + MIPI_TX_HS_FIFO_EMPTY_ERR_CNT_OFFSET) )
#define MIPI1_TX_HS_WC_ERR_CNT_ADDR            ( (APB_MIPI1_HS_BASE_ADDR + MIPI_TX_HS_WC_ERR_CNT_OFFSET) )
#define MIPI1_TX_HS_DCS_PH_ADDR                ( (APB_MIPI1_HS_BASE_ADDR + MIPI_TX_HS_DCS_PH_OFFSET) )
#define MIPI1_TX_HS_DCS_DATA0_ADDR             ( (APB_MIPI1_HS_BASE_ADDR + MIPI_TX_HS_DCS_DATA0_OFFSET) )
#define MIPI1_TX_HS_DCS_DATA1_ADDR             ( (APB_MIPI1_HS_BASE_ADDR + MIPI_TX_HS_DCS_DATA1_OFFSET) )
#define MIPI1_TX_HS_DCS_DATA2_ADDR             ( (APB_MIPI1_HS_BASE_ADDR + MIPI_TX_HS_DCS_DATA2_OFFSET) )
#define MIPI1_TX_HS_DCS_REQ_ADDR               ( (APB_MIPI1_HS_BASE_ADDR + MIPI_TX_HS_DCS_REQ_OFFSET) )
#define MIPI1_TX_RAM_CFG_ADDR                  ( (APB_MIPI1_HS_BASE_ADDR + MIPI_TX_RAM_CFG_OFFSET) )
#define MIPI1_RX_RAM_CFG_ADDR                  ( (APB_MIPI1_HS_BASE_ADDR + MIPI_RX_RAM_CFG_OFFSET) )
#define APB_MIPI2_HS_BASE_ADDR                 ( (APB_MIPI1_HS_BASE_ADDR + 0x00100) )
#define MIPI2_HS_CTRL_ADDR                     ( (APB_MIPI2_HS_BASE_ADDR + MIPI_HS_CTRL_OFFSET) )
#define MIPI2_HS_SYNC_CFG_ADDR                 ( (APB_MIPI2_HS_BASE_ADDR + MIPI_HS_SYNC_CFG_OFFSET) )
#define MIPI2_TX_HS_SECT0_PH_ADDR              ( (APB_MIPI2_HS_BASE_ADDR + MIPI_TX_HS_SECT0_PH_OFFSET) )
#define MIPI2_TX_HS_SECT0_LINE_CNT_ADDR        ( (APB_MIPI2_HS_BASE_ADDR + MIPI_TX_HS_SECT0_LINE_CNT_OFFSET) )
#define MIPI2_TX_HS_SECT1_PH_ADDR              ( (APB_MIPI2_HS_BASE_ADDR + MIPI_TX_HS_SECT1_PH_OFFSET) )
#define MIPI2_TX_HS_SECT1_LINE_CNT_ADDR        ( (APB_MIPI2_HS_BASE_ADDR + MIPI_TX_HS_SECT1_LINE_CNT_OFFSET) )
#define MIPI2_TX_HS_SECT2_PH_ADDR              ( (APB_MIPI2_HS_BASE_ADDR + MIPI_TX_HS_SECT2_PH_OFFSET) )
#define MIPI2_TX_HS_SECT2_LINE_CNT_ADDR        ( (APB_MIPI2_HS_BASE_ADDR + MIPI_TX_HS_SECT2_LINE_CNT_OFFSET) )
#define MIPI2_TX_HS_SECT3_PH_ADDR              ( (APB_MIPI2_HS_BASE_ADDR + MIPI_TX_HS_SECT3_PH_OFFSET) )
#define MIPI2_TX_HS_SECT3_LINE_CNT_ADDR        ( (APB_MIPI2_HS_BASE_ADDR + MIPI_TX_HS_SECT3_LINE_CNT_OFFSET) )
#define MIPI2_TX_HS_SP_DATA_ADDR               ( (APB_MIPI2_HS_BASE_ADDR + MIPI_TX_HS_SP_DATA_OFFSET) )
#define MIPI2_TX_HS_SP_REQ_ADDR                ( (APB_MIPI2_HS_BASE_ADDR + MIPI_TX_HS_SP_REQ_OFFSET) )
#define MIPI2_TX_HS_LLP_ERR_ADDR               ( (APB_MIPI2_HS_BASE_ADDR + MIPI_TX_HS_LLP_ERR_OFFSET) )
#define MIPI2_RX_HS_FIFO_LVL_ADDR              ( (APB_MIPI2_HS_BASE_ADDR + MIPI_RX_HS_FIFO_LVL_OFFSET) )
#define MIPI2_RX_HS_PH_ADDR                    ( (APB_MIPI2_HS_BASE_ADDR + MIPI_RX_HS_PH_OFFSET) )
#define MIPI2_RX_HS_LLP_ERR_ADDR               ( (APB_MIPI2_HS_BASE_ADDR + MIPI_RX_HS_LLP_ERR_OFFSET) )
#define MIPI2_RX_HS_LINE_SYNC_ERR_CNT_ADDR     ( (APB_MIPI2_HS_BASE_ADDR + MIPI_RX_HS_LINE_SYNC_ERR_CNT_OFFSET) )
#define MIPI2_RX_HS_FRM_SYNC_ERR_CNT_ADDR      ( (APB_MIPI2_HS_BASE_ADDR + MIPI_RX_HS_FRM_SYNC_ERR_CNT_OFFSET) )
#define MIPI2_RX_HS_FRM_DATA_ERR_CNT_ADDR      ( (APB_MIPI2_HS_BASE_ADDR + MIPI_RX_HS_FRM_DATA_ERR_CNT_OFFSET) )
#define MIPI2_RX_HS_CRC_ERR_CNT_ADDR           ( (APB_MIPI2_HS_BASE_ADDR + MIPI_RX_HS_CRC_ERR_CNT_OFFSET) )
#define MIPI2_RX_HS_FIFO_FULL_ERR_CNT_ADDR     ( (APB_MIPI2_HS_BASE_ADDR + MIPI_RX_HS_FIFO_FULL_ERR_CNT_OFFSET) )
#define MIPI2_RX_HS_WC_ERR_CNT_ADDR            ( (APB_MIPI2_HS_BASE_ADDR + MIPI_RX_HS_WC_ERR_CNT_OFFSET) )
#define MIPI2_RX_HS_ECC_WRN_CNT_ADDR           ( (APB_MIPI2_HS_BASE_ADDR + MIPI_RX_HS_ECC_WRN_CNT_OFFSET) )
#define MIPI2_RX_HS_ECC_ERR_CNT_ADDR           ( (APB_MIPI2_HS_BASE_ADDR + MIPI_RX_HS_ECC_ERR_CNT_OFFSET) )
#define MIPI2_RX_HS_EID_ERR_CNT_ADDR           ( (APB_MIPI2_HS_BASE_ADDR + MIPI_RX_HS_EID_ERR_CNT_OFFSET) )
#define MIPI2_TX_HS_FIFO_EMPTY_ERR_CNT_ADDR    ( (APB_MIPI2_HS_BASE_ADDR + MIPI_TX_HS_FIFO_EMPTY_ERR_CNT_OFFSET) )
#define MIPI2_TX_HS_WC_ERR_CNT_ADDR            ( (APB_MIPI2_HS_BASE_ADDR + MIPI_TX_HS_WC_ERR_CNT_OFFSET) )
#define MIPI2_TX_HS_DCS_PH_ADDR                ( (APB_MIPI2_HS_BASE_ADDR + MIPI_TX_HS_DCS_PH_OFFSET) )
#define MIPI2_TX_HS_DCS_DATA0_ADDR             ( (APB_MIPI2_HS_BASE_ADDR + MIPI_TX_HS_DCS_DATA0_OFFSET) )
#define MIPI2_TX_HS_DCS_DATA1_ADDR             ( (APB_MIPI2_HS_BASE_ADDR + MIPI_TX_HS_DCS_DATA1_OFFSET) )
#define MIPI2_TX_HS_DCS_DATA2_ADDR             ( (APB_MIPI2_HS_BASE_ADDR + MIPI_TX_HS_DCS_DATA2_OFFSET) )
#define MIPI2_TX_HS_DCS_REQ_ADDR               ( (APB_MIPI2_HS_BASE_ADDR + MIPI_TX_HS_DCS_REQ_OFFSET) )
#define MIPI2_TX_RAM_CFG_ADDR                  ( (APB_MIPI2_HS_BASE_ADDR + MIPI_TX_RAM_CFG_OFFSET) )
#define MIPI2_RX_RAM_CFG_ADDR                  ( (APB_MIPI2_HS_BASE_ADDR + MIPI_RX_RAM_CFG_OFFSET) )
#define APB_MIPI3_HS_BASE_ADDR                 ( (APB_MIPI2_HS_BASE_ADDR + 0x00100) )
#define MIPI3_HS_CTRL_ADDR                     ( (APB_MIPI3_HS_BASE_ADDR + MIPI_HS_CTRL_OFFSET) )
#define MIPI3_HS_SYNC_CFG_ADDR                 ( (APB_MIPI3_HS_BASE_ADDR + MIPI_HS_SYNC_CFG_OFFSET) )
#define MIPI3_TX_HS_SECT0_PH_ADDR              ( (APB_MIPI3_HS_BASE_ADDR + MIPI_TX_HS_SECT0_PH_OFFSET) )
#define MIPI3_TX_HS_SECT0_LINE_CNT_ADDR        ( (APB_MIPI3_HS_BASE_ADDR + MIPI_TX_HS_SECT0_LINE_CNT_OFFSET) )
#define MIPI3_TX_HS_SECT1_PH_ADDR              ( (APB_MIPI3_HS_BASE_ADDR + MIPI_TX_HS_SECT1_PH_OFFSET) )
#define MIPI3_TX_HS_SECT1_LINE_CNT_ADDR        ( (APB_MIPI3_HS_BASE_ADDR + MIPI_TX_HS_SECT1_LINE_CNT_OFFSET) )
#define MIPI3_TX_HS_SECT2_PH_ADDR              ( (APB_MIPI3_HS_BASE_ADDR + MIPI_TX_HS_SECT2_PH_OFFSET) )
#define MIPI3_TX_HS_SECT2_LINE_CNT_ADDR        ( (APB_MIPI3_HS_BASE_ADDR + MIPI_TX_HS_SECT2_LINE_CNT_OFFSET) )
#define MIPI3_TX_HS_SECT3_PH_ADDR              ( (APB_MIPI3_HS_BASE_ADDR + MIPI_TX_HS_SECT3_PH_OFFSET) )
#define MIPI3_TX_HS_SECT3_LINE_CNT_ADDR        ( (APB_MIPI3_HS_BASE_ADDR + MIPI_TX_HS_SECT3_LINE_CNT_OFFSET) )
#define MIPI3_TX_HS_SP_DATA_ADDR               ( (APB_MIPI3_HS_BASE_ADDR + MIPI_TX_HS_SP_DATA_OFFSET) )
#define MIPI3_TX_HS_SP_REQ_ADDR                ( (APB_MIPI3_HS_BASE_ADDR + MIPI_TX_HS_SP_REQ_OFFSET) )
#define MIPI3_TX_HS_LLP_ERR_ADDR               ( (APB_MIPI3_HS_BASE_ADDR + MIPI_TX_HS_LLP_ERR_OFFSET) )
#define MIPI3_RX_HS_FIFO_LVL_ADDR              ( (APB_MIPI3_HS_BASE_ADDR + MIPI_RX_HS_FIFO_LVL_OFFSET) )
#define MIPI3_RX_HS_PH_ADDR                    ( (APB_MIPI3_HS_BASE_ADDR + MIPI_RX_HS_PH_OFFSET) )
#define MIPI3_RX_HS_LLP_ERR_ADDR               ( (APB_MIPI3_HS_BASE_ADDR + MIPI_RX_HS_LLP_ERR_OFFSET) )
#define MIPI3_RX_HS_LINE_SYNC_ERR_CNT_ADDR     ( (APB_MIPI3_HS_BASE_ADDR + MIPI_RX_HS_LINE_SYNC_ERR_CNT_OFFSET) )
#define MIPI3_RX_HS_FRM_SYNC_ERR_CNT_ADDR      ( (APB_MIPI3_HS_BASE_ADDR + MIPI_RX_HS_FRM_SYNC_ERR_CNT_OFFSET) )
#define MIPI3_RX_HS_FRM_DATA_ERR_CNT_ADDR      ( (APB_MIPI3_HS_BASE_ADDR + MIPI_RX_HS_FRM_DATA_ERR_CNT_OFFSET) )
#define MIPI3_RX_HS_CRC_ERR_CNT_ADDR           ( (APB_MIPI3_HS_BASE_ADDR + MIPI_RX_HS_CRC_ERR_CNT_OFFSET) )
#define MIPI3_RX_HS_FIFO_FULL_ERR_CNT_ADDR     ( (APB_MIPI3_HS_BASE_ADDR + MIPI_RX_HS_FIFO_FULL_ERR_CNT_OFFSET) )
#define MIPI3_RX_HS_WC_ERR_CNT_ADDR            ( (APB_MIPI3_HS_BASE_ADDR + MIPI_RX_HS_WC_ERR_CNT_OFFSET) )
#define MIPI3_RX_HS_ECC_WRN_CNT_ADDR           ( (APB_MIPI3_HS_BASE_ADDR + MIPI_RX_HS_ECC_WRN_CNT_OFFSET) )
#define MIPI3_RX_HS_ECC_ERR_CNT_ADDR           ( (APB_MIPI3_HS_BASE_ADDR + MIPI_RX_HS_ECC_ERR_CNT_OFFSET) )
#define MIPI3_RX_HS_EID_ERR_CNT_ADDR           ( (APB_MIPI3_HS_BASE_ADDR + MIPI_RX_HS_EID_ERR_CNT_OFFSET) )
#define MIPI3_TX_HS_FIFO_EMPTY_ERR_CNT_ADDR    ( (APB_MIPI3_HS_BASE_ADDR + MIPI_TX_HS_FIFO_EMPTY_ERR_CNT_OFFSET) )
#define MIPI3_TX_HS_WC_ERR_CNT_ADDR            ( (APB_MIPI3_HS_BASE_ADDR + MIPI_TX_HS_WC_ERR_CNT_OFFSET) )
#define MIPI3_TX_HS_DCS_PH_ADDR                ( (APB_MIPI3_HS_BASE_ADDR + MIPI_TX_HS_DCS_PH_OFFSET) )
#define MIPI3_TX_HS_DCS_DATA0_ADDR             ( (APB_MIPI3_HS_BASE_ADDR + MIPI_TX_HS_DCS_DATA0_OFFSET) )
#define MIPI3_TX_HS_DCS_DATA1_ADDR             ( (APB_MIPI3_HS_BASE_ADDR + MIPI_TX_HS_DCS_DATA1_OFFSET) )
#define MIPI3_TX_HS_DCS_DATA2_ADDR             ( (APB_MIPI3_HS_BASE_ADDR + MIPI_TX_HS_DCS_DATA2_OFFSET) )
#define MIPI3_TX_HS_DCS_REQ_ADDR               ( (APB_MIPI3_HS_BASE_ADDR + MIPI_TX_HS_DCS_REQ_OFFSET) )
#define MIPI3_TX_RAM_CFG_ADDR                  ( (APB_MIPI3_HS_BASE_ADDR + MIPI_TX_RAM_CFG_OFFSET) )
#define MIPI3_RX_RAM_CFG_ADDR                  ( (APB_MIPI3_HS_BASE_ADDR + MIPI_RX_RAM_CFG_OFFSET) )
#define APB_MIPI4_HS_BASE_ADDR                 ( (APB_MIPI3_HS_BASE_ADDR + 0x00100) )
#define MIPI4_HS_CTRL_ADDR                     ( (APB_MIPI4_HS_BASE_ADDR + MIPI_HS_CTRL_OFFSET) )
#define MIPI4_HS_SYNC_CFG_ADDR                 ( (APB_MIPI4_HS_BASE_ADDR + MIPI_HS_SYNC_CFG_OFFSET) )
#define MIPI4_TX_HS_SECT0_PH_ADDR              ( (APB_MIPI4_HS_BASE_ADDR + MIPI_TX_HS_SECT0_PH_OFFSET) )
#define MIPI4_TX_HS_SECT0_LINE_CNT_ADDR        ( (APB_MIPI4_HS_BASE_ADDR + MIPI_TX_HS_SECT0_LINE_CNT_OFFSET) )
#define MIPI4_TX_HS_SECT1_PH_ADDR              ( (APB_MIPI4_HS_BASE_ADDR + MIPI_TX_HS_SECT1_PH_OFFSET) )
#define MIPI4_TX_HS_SECT1_LINE_CNT_ADDR        ( (APB_MIPI4_HS_BASE_ADDR + MIPI_TX_HS_SECT1_LINE_CNT_OFFSET) )
#define MIPI4_TX_HS_SECT2_PH_ADDR              ( (APB_MIPI4_HS_BASE_ADDR + MIPI_TX_HS_SECT2_PH_OFFSET) )
#define MIPI4_TX_HS_SECT2_LINE_CNT_ADDR        ( (APB_MIPI4_HS_BASE_ADDR + MIPI_TX_HS_SECT2_LINE_CNT_OFFSET) )
#define MIPI4_TX_HS_SECT3_PH_ADDR              ( (APB_MIPI4_HS_BASE_ADDR + MIPI_TX_HS_SECT3_PH_OFFSET) )
#define MIPI4_TX_HS_SECT3_LINE_CNT_ADDR        ( (APB_MIPI4_HS_BASE_ADDR + MIPI_TX_HS_SECT3_LINE_CNT_OFFSET) )
#define MIPI4_TX_HS_SP_DATA_ADDR               ( (APB_MIPI4_HS_BASE_ADDR + MIPI_TX_HS_SP_DATA_OFFSET) )
#define MIPI4_TX_HS_SP_REQ_ADDR                ( (APB_MIPI4_HS_BASE_ADDR + MIPI_TX_HS_SP_REQ_OFFSET) )
#define MIPI4_TX_HS_LLP_ERR_ADDR               ( (APB_MIPI4_HS_BASE_ADDR + MIPI_TX_HS_LLP_ERR_OFFSET) )
#define MIPI4_RX_HS_FIFO_LVL_ADDR              ( (APB_MIPI4_HS_BASE_ADDR + MIPI_RX_HS_FIFO_LVL_OFFSET) )
#define MIPI4_RX_HS_PH_ADDR                    ( (APB_MIPI4_HS_BASE_ADDR + MIPI_RX_HS_PH_OFFSET) )
#define MIPI4_RX_HS_LLP_ERR_ADDR               ( (APB_MIPI4_HS_BASE_ADDR + MIPI_RX_HS_LLP_ERR_OFFSET) )
#define MIPI4_RX_HS_LINE_SYNC_ERR_CNT_ADDR     ( (APB_MIPI4_HS_BASE_ADDR + MIPI_RX_HS_LINE_SYNC_ERR_CNT_OFFSET) )
#define MIPI4_RX_HS_FRM_SYNC_ERR_CNT_ADDR      ( (APB_MIPI4_HS_BASE_ADDR + MIPI_RX_HS_FRM_SYNC_ERR_CNT_OFFSET) )
#define MIPI4_RX_HS_FRM_DATA_ERR_CNT_ADDR      ( (APB_MIPI4_HS_BASE_ADDR + MIPI_RX_HS_FRM_DATA_ERR_CNT_OFFSET) )
#define MIPI4_RX_HS_CRC_ERR_CNT_ADDR           ( (APB_MIPI4_HS_BASE_ADDR + MIPI_RX_HS_CRC_ERR_CNT_OFFSET) )
#define MIPI4_RX_HS_FIFO_FULL_ERR_CNT_ADDR     ( (APB_MIPI4_HS_BASE_ADDR + MIPI_RX_HS_FIFO_FULL_ERR_CNT_OFFSET) )
#define MIPI4_RX_HS_WC_ERR_CNT_ADDR            ( (APB_MIPI4_HS_BASE_ADDR + MIPI_RX_HS_WC_ERR_CNT_OFFSET) )
#define MIPI4_RX_HS_ECC_WRN_CNT_ADDR           ( (APB_MIPI4_HS_BASE_ADDR + MIPI_RX_HS_ECC_WRN_CNT_OFFSET) )
#define MIPI4_RX_HS_ECC_ERR_CNT_ADDR           ( (APB_MIPI4_HS_BASE_ADDR + MIPI_RX_HS_ECC_ERR_CNT_OFFSET) )
#define MIPI4_RX_HS_EID_ERR_CNT_ADDR           ( (APB_MIPI4_HS_BASE_ADDR + MIPI_RX_HS_EID_ERR_CNT_OFFSET) )
#define MIPI4_TX_HS_FIFO_EMPTY_ERR_CNT_ADDR    ( (APB_MIPI4_HS_BASE_ADDR + MIPI_TX_HS_FIFO_EMPTY_ERR_CNT_OFFSET  ) )
#define MIPI4_TX_HS_WC_ERR_CNT_ADDR            ( (APB_MIPI4_HS_BASE_ADDR + MIPI_TX_HS_WC_ERR_CNT_OFFSET) )
#define MIPI4_TX_HS_DCS_PH_ADDR                ( (APB_MIPI4_HS_BASE_ADDR + MIPI_TX_HS_DCS_PH_OFFSET) )
#define MIPI4_TX_HS_DCS_DATA0_ADDR             ( (APB_MIPI4_HS_BASE_ADDR + MIPI_TX_HS_DCS_DATA0_OFFSET) )
#define MIPI4_TX_HS_DCS_DATA1_ADDR             ( (APB_MIPI4_HS_BASE_ADDR + MIPI_TX_HS_DCS_DATA1_OFFSET) )
#define MIPI4_TX_HS_DCS_DATA2_ADDR             ( (APB_MIPI4_HS_BASE_ADDR + MIPI_TX_HS_DCS_DATA2_OFFSET) )
#define MIPI4_TX_HS_DCS_REQ_ADDR               ( (APB_MIPI4_HS_BASE_ADDR + MIPI_TX_HS_DCS_REQ_OFFSET) )
#define MIPI4_TX_RAM_CFG_ADDR                  ( (APB_MIPI4_HS_BASE_ADDR + MIPI_TX_RAM_CFG_OFFSET) )
#define MIPI4_RX_RAM_CFG_ADDR                  ( (APB_MIPI4_HS_BASE_ADDR + MIPI_RX_RAM_CFG_OFFSET) )
#define APB_MIPI5_HS_BASE_ADDR                 ( (APB_MIPI4_HS_BASE_ADDR + 0x00100) )
#define MIPI5_HS_CTRL_ADDR                     ( (APB_MIPI5_HS_BASE_ADDR + MIPI_HS_CTRL_OFFSET) )
#define MIPI5_HS_SYNC_CFG_ADDR                 ( (APB_MIPI5_HS_BASE_ADDR + MIPI_HS_SYNC_CFG_OFFSET) )
#define MIPI5_TX_HS_SECT0_PH_ADDR              ( (APB_MIPI5_HS_BASE_ADDR + MIPI_TX_HS_SECT0_PH_OFFSET) )
#define MIPI5_TX_HS_SECT0_LINE_CNT_ADDR        ( (APB_MIPI5_HS_BASE_ADDR + MIPI_TX_HS_SECT0_LINE_CNT_OFFSET) )
#define MIPI5_TX_HS_SECT1_PH_ADDR              ( (APB_MIPI5_HS_BASE_ADDR + MIPI_TX_HS_SECT1_PH_OFFSET) )
#define MIPI5_TX_HS_SECT1_LINE_CNT_ADDR        ( (APB_MIPI5_HS_BASE_ADDR + MIPI_TX_HS_SECT1_LINE_CNT_OFFSET) )
#define MIPI5_TX_HS_SECT2_PH_ADDR              ( (APB_MIPI5_HS_BASE_ADDR + MIPI_TX_HS_SECT2_PH_OFFSET) )
#define MIPI5_TX_HS_SECT2_LINE_CNT_ADDR        ( (APB_MIPI5_HS_BASE_ADDR + MIPI_TX_HS_SECT2_LINE_CNT_OFFSET) )
#define MIPI5_TX_HS_SECT3_PH_ADDR              ( (APB_MIPI5_HS_BASE_ADDR + MIPI_TX_HS_SECT3_PH_OFFSET) )
#define MIPI5_TX_HS_SECT3_LINE_CNT_ADDR        ( (APB_MIPI5_HS_BASE_ADDR + MIPI_TX_HS_SECT3_LINE_CNT_OFFSET) )
#define MIPI5_TX_HS_SP_DATA_ADDR               ( (APB_MIPI5_HS_BASE_ADDR + MIPI_TX_HS_SP_DATA_OFFSET) )
#define MIPI5_TX_HS_SP_REQ_ADDR                ( (APB_MIPI5_HS_BASE_ADDR + MIPI_TX_HS_SP_REQ_OFFSET) )
#define MIPI5_TX_HS_LLP_ERR_ADDR               ( (APB_MIPI5_HS_BASE_ADDR + MIPI_TX_HS_LLP_ERR_OFFSET) )
#define MIPI5_RX_HS_FIFO_LVL_ADDR              ( (APB_MIPI5_HS_BASE_ADDR + MIPI_RX_HS_FIFO_LVL_OFFSET) )
#define MIPI5_RX_HS_PH_ADDR                    ( (APB_MIPI5_HS_BASE_ADDR + MIPI_RX_HS_PH_OFFSET) )
#define MIPI5_RX_HS_LLP_ERR_ADDR               ( (APB_MIPI5_HS_BASE_ADDR + MIPI_RX_HS_LLP_ERR_OFFSET) )
#define MIPI5_RX_HS_LINE_SYNC_ERR_CNT_ADDR     ( (APB_MIPI5_HS_BASE_ADDR + MIPI_RX_HS_LINE_SYNC_ERR_CNT_OFFSET) )
#define MIPI5_RX_HS_FRM_SYNC_ERR_CNT_ADDR      ( (APB_MIPI5_HS_BASE_ADDR + MIPI_RX_HS_FRM_SYNC_ERR_CNT_OFFSET) )
#define MIPI5_RX_HS_FRM_DATA_ERR_CNT_ADDR      ( (APB_MIPI5_HS_BASE_ADDR + MIPI_RX_HS_FRM_DATA_ERR_CNT_OFFSET) )
#define MIPI5_RX_HS_CRC_ERR_CNT_ADDR           ( (APB_MIPI5_HS_BASE_ADDR + MIPI_RX_HS_CRC_ERR_CNT_OFFSET) )
#define MIPI5_RX_HS_FIFO_FULL_ERR_CNT_ADDR     ( (APB_MIPI5_HS_BASE_ADDR + MIPI_RX_HS_FIFO_FULL_ERR_CNT_OFFSET) )
#define MIPI5_RX_HS_WC_ERR_CNT_ADDR            ( (APB_MIPI5_HS_BASE_ADDR + MIPI_RX_HS_WC_ERR_CNT_OFFSET) )
#define MIPI5_RX_HS_ECC_WRN_CNT_ADDR           ( (APB_MIPI5_HS_BASE_ADDR + MIPI_RX_HS_ECC_WRN_CNT_OFFSET) )
#define MIPI5_RX_HS_ECC_ERR_CNT_ADDR           ( (APB_MIPI5_HS_BASE_ADDR + MIPI_RX_HS_ECC_ERR_CNT_OFFSET) )
#define MIPI5_RX_HS_EID_ERR_CNT_ADDR           ( (APB_MIPI5_HS_BASE_ADDR + MIPI_RX_HS_EID_ERR_CNT_OFFSET) )
#define MIPI5_TX_HS_FIFO_EMPTY_ERR_CNT_ADDR    ( (APB_MIPI5_HS_BASE_ADDR + MIPI_TX_HS_FIFO_EMPTY_ERR_CNT_OFFSET) )
#define MIPI5_TX_HS_WC_ERR_CNT_ADDR            ( (APB_MIPI5_HS_BASE_ADDR + MIPI_TX_HS_WC_ERR_CNT_OFFSET) )
#define MIPI5_TX_HS_DCS_PH_ADDR                ( (APB_MIPI5_HS_BASE_ADDR + MIPI_TX_HS_DCS_PH_OFFSET) )
#define MIPI5_TX_HS_DCS_DATA0_ADDR             ( (APB_MIPI5_HS_BASE_ADDR + MIPI_TX_HS_DCS_DATA0_OFFSET) )
#define MIPI5_TX_HS_DCS_DATA1_ADDR             ( (APB_MIPI5_HS_BASE_ADDR + MIPI_TX_HS_DCS_DATA1_OFFSET) )
#define MIPI5_TX_HS_DCS_DATA2_ADDR             ( (APB_MIPI5_HS_BASE_ADDR + MIPI_TX_HS_DCS_DATA2_OFFSET) )
#define MIPI5_TX_HS_DCS_REQ_ADDR               ( (APB_MIPI5_HS_BASE_ADDR + MIPI_TX_HS_DCS_REQ_OFFSET) )
#define MIPI5_TX_RAM_CFG_ADDR                  ( (APB_MIPI5_HS_BASE_ADDR + MIPI_TX_RAM_CFG_OFFSET) )
#define MIPI5_RX_RAM_CFG_ADDR                  ( (APB_MIPI5_HS_BASE_ADDR + MIPI_RX_RAM_CFG_OFFSET) )
#define APB_IIC1_BASE_ADR                    (   (LPB1_CONTROL_ADR + 0x90000) )
#define IIC1_BASE_ADR                        (   (LPB1_CONTROL_ADR + 0x90000) )
#define IIC1_CON                             (   (IIC1_BASE_ADR + 0x00) )
#define IIC1_TAR                             (   (IIC1_BASE_ADR + 0x04) )
#define IIC1_SAR                             (   (IIC1_BASE_ADR + 0x08) )
#define IIC1_HS_MADDR                        (   (IIC1_BASE_ADR + 0x0c) )
#define IIC1_DATA_CMD                        (   (IIC1_BASE_ADR + 0x10) )
#define IIC1_SS_HCNT                         (   (IIC1_BASE_ADR + 0x14) )
#define IIC1_SS_LCNT                         (   (IIC1_BASE_ADR + 0x18) )
#define IIC1_FS_HCNT                         (   (IIC1_BASE_ADR + 0x1c) )
#define IIC1_FS_LCNT                         (   (IIC1_BASE_ADR + 0x20) )
#define IIC1_HS_HCNT                         (   (IIC1_BASE_ADR + 0x24) )
#define IIC1_HS_LCNT                         (   (IIC1_BASE_ADR + 0x28) )
#define IIC1_INTR_STAT                       (   (IIC1_BASE_ADR + 0x2c) )
#define IIC1_INTR_MASK                       (   (IIC1_BASE_ADR + 0x30) )
#define IIC1_RAW_INTR_STAT                   (   (IIC1_BASE_ADR + 0x34) )
#define IIC1_RX_TL                           (   (IIC1_BASE_ADR + 0x38) )
#define IIC1_TX_TL                           (   (IIC1_BASE_ADR + 0x3c) )
#define IIC1_CLR_INTR                        (   (IIC1_BASE_ADR + 0x40) )
#define IIC1_CLR_RX_UNDER                    (   (IIC1_BASE_ADR + 0x44) )
#define IIC1_CLR_RX_OVER                     (   (IIC1_BASE_ADR + 0x48) )
#define IIC1_CLR_TX_OVER                     (   (IIC1_BASE_ADR + 0x4c) )
#define IIC1_CLR_RD_REQ                      (   (IIC1_BASE_ADR + 0x50) )
#define IIC1_CLR_TX_ABRT                     (   (IIC1_BASE_ADR + 0x54) )
#define IIC1_CLR_RX_DONE                     (   (IIC1_BASE_ADR + 0x58) )
#define IIC1_CLR_ACTIVITY                    (   (IIC1_BASE_ADR + 0x5c) )
#define IIC1_CLR_STOP_DET                    (   (IIC1_BASE_ADR + 0x60) )
#define IIC1_CLR_START_DET                   (   (IIC1_BASE_ADR + 0x64) )
#define IIC1_CLR_GEN_CALL                    (   (IIC1_BASE_ADR + 0x68) )
#define IIC1_ENABLE                          (   (IIC1_BASE_ADR + 0x6c) )
#define IIC1_STATUS                          (   (IIC1_BASE_ADR + 0x70) )
#define IIC1_TXFLR                           (   (IIC1_BASE_ADR + 0x74) )
#define IIC1_RXFLR                           (   (IIC1_BASE_ADR + 0x78) )
#define IIC1_SDA_HOLD                        (   (IIC1_BASE_ADR + 0x7c) )
#define IIC1_TX_ABRT_SOURCE                  (   (IIC1_BASE_ADR + 0x80) )
#define IIC1_SLV_DATA_NACL_ONLY              (   (IIC1_BASE_ADR + 0x84) )
#define IIC1_DMA_CR                          (   (IIC1_BASE_ADR + 0x88) )
#define IIC1_DMA_TDLR                        (   (IIC1_BASE_ADR + 0x8c) )
#define IIC1_DMA_RDLR                        (   (IIC1_BASE_ADR + 0x90) )
#define IIC1_SDA_SETUP                       (   (IIC1_BASE_ADR + 0x94) )
#define IIC1_ACK_GENERAL_CALL                (   (IIC1_BASE_ADR + 0x98) )
#define IIC1_ENABLE_STATUS                   (   (IIC1_BASE_ADR + 0x9c) )
#define IIC1_FS_SPKLEN                       (   (IIC1_BASE_ADR + 0xa0) )
#define IIC1_HS_SPKLEN                       (   (IIC1_BASE_ADR + 0xa4) )
#define IIC1_COMP_PARAM_1                    (   (IIC1_BASE_ADR + 0xf4) )
#define IIC1_COMP_VERSION                    (   (IIC1_BASE_ADR + 0xf8) )
#define IIC1_COMP_TYPE                       (   (IIC1_BASE_ADR + 0xfc) )
#define IIC1_CPING_1BIT_WR                   (   IIC1_TAR )
#define IIC2_BASE_ADR                        (   (LPB1_CONTROL_ADR + 0xa0000) )
#define IIC2_CON                             (   (IIC2_BASE_ADR + 0x00) )
#define IIC2_TAR                             (   (IIC2_BASE_ADR + 0x04) )
#define IIC2_SAR                             (   (IIC2_BASE_ADR + 0x08) )
#define IIC2_HS_MADDR                        (   (IIC2_BASE_ADR + 0x0c) )
#define IIC2_DATA_CMD                        (   (IIC2_BASE_ADR + 0x10) )
#define IIC2_SS_HCNT                         (   (IIC2_BASE_ADR + 0x14) )
#define IIC2_SS_LCNT                         (   (IIC2_BASE_ADR + 0x18) )
#define IIC2_FS_HCNT                         (   (IIC2_BASE_ADR + 0x1c) )
#define IIC2_FS_LCNT                         (   (IIC2_BASE_ADR + 0x20) )
#define IIC2_HS_HCNT                         (   (IIC2_BASE_ADR + 0x24) )
#define IIC2_HS_LCNT                         (   (IIC2_BASE_ADR + 0x28) )
#define IIC2_INTR_STAT                       (   (IIC2_BASE_ADR + 0x2c) )
#define IIC2_INTR_MASK                       (   (IIC2_BASE_ADR + 0x30) )
#define IIC2_RAW_INTR_STAT                   (   (IIC2_BASE_ADR + 0x34) )
#define IIC2_RX_TL                           (   (IIC2_BASE_ADR + 0x38) )
#define IIC2_TX_TL                           (   (IIC2_BASE_ADR + 0x3c) )
#define IIC2_CLR_INTR                        (   (IIC2_BASE_ADR + 0x40) )
#define IIC2_CLR_RX_UNDER                    (   (IIC2_BASE_ADR + 0x44) )
#define IIC2_CLR_RX_OVER                     (   (IIC2_BASE_ADR + 0x48) )
#define IIC2_CLR_TX_OVER                     (   (IIC2_BASE_ADR + 0x4c) )
#define IIC2_CLR_RD_REQ                      (   (IIC2_BASE_ADR + 0x50) )
#define IIC2_CLR_TX_ABRT                     (   (IIC2_BASE_ADR + 0x54) )
#define IIC2_CLR_RX_DONE                     (   (IIC2_BASE_ADR + 0x58) )
#define IIC2_CLR_ACTIVITY                    (   (IIC2_BASE_ADR + 0x5c) )
#define IIC2_CLR_STOP_DET                    (   (IIC2_BASE_ADR + 0x60) )
#define IIC2_CLR_START_DET                   (   (IIC2_BASE_ADR + 0x64) )
#define IIC2_CLR_GEN_CALL                    (   (IIC2_BASE_ADR + 0x68) )
#define IIC2_ENABLE                          (   (IIC2_BASE_ADR + 0x6c) )
#define IIC2_STATUS                          (   (IIC2_BASE_ADR + 0x70) )
#define IIC2_TXFLR                           (   (IIC2_BASE_ADR + 0x74) )
#define IIC2_RXFLR                           (   (IIC2_BASE_ADR + 0x78) )
#define IIC2_SDA_HOLD                        (   (IIC2_BASE_ADR + 0x7c) )
#define IIC2_TX_ABRT_SOURCE                  (   (IIC2_BASE_ADR + 0x80) )
#define IIC2_SLV_DATA_NACL_ONLY              (   (IIC2_BASE_ADR + 0x84) )
#define IIC2_DMA_CR                          (   (IIC2_BASE_ADR + 0x88) )
#define IIC2_DMA_TDLR                        (   (IIC2_BASE_ADR + 0x8c) )
#define IIC2_DMA_RDLR                        (   (IIC2_BASE_ADR + 0x90) )
#define IIC2_SDA_SETUP                       (   (IIC2_BASE_ADR + 0x94) )
#define IIC2_ACK_GENERAL_CALL                (   (IIC2_BASE_ADR + 0x98) )
#define IIC2_ENABLE_STATUS                   (   (IIC2_BASE_ADR + 0x9c) )
#define IIC2_FS_SPKLEN                       (   (IIC2_BASE_ADR + 0xa0) )
#define IIC2_HS_SPKLEN                       (   (IIC2_BASE_ADR + 0xa4) )
#define IIC2_COMP_PARAM_1                    (   (IIC2_BASE_ADR + 0xf4) )
#define IIC2_COMP_VERSION                    (   (IIC2_BASE_ADR + 0xf8) )
#define IIC2_COMP_TYPE                       (   (IIC2_BASE_ADR + 0xfc) )
#define IIC2_CPING_1BIT_WR                   (   IIC2_TAR )
#define IIC3_BASE_ADR                        (   (LPB1_CONTROL_ADR + 0x10000) )
#define IIC3_CON                             (   (IIC3_BASE_ADR + 0x00) )
#define IIC3_TAR                             (   (IIC3_BASE_ADR + 0x04) )
#define IIC3_SAR                             (   (IIC3_BASE_ADR + 0x08) )
#define IIC3_HS_MADDR                        (   (IIC3_BASE_ADR + 0x0c) )
#define IIC3_DATA_CMD                        (   (IIC3_BASE_ADR + 0x10) )
#define IIC3_SS_HCNT                         (   (IIC3_BASE_ADR + 0x14) )
#define IIC3_SS_LCNT                         (   (IIC3_BASE_ADR + 0x18) )
#define IIC3_FS_HCNT                         (   (IIC3_BASE_ADR + 0x1c) )
#define IIC3_FS_LCNT                         (   (IIC3_BASE_ADR + 0x20) )
#define IIC3_HS_HCNT                         (   (IIC3_BASE_ADR + 0x24) )
#define IIC3_HS_LCNT                         (   (IIC3_BASE_ADR + 0x28) )
#define IIC3_INTR_STAT                       (   (IIC3_BASE_ADR + 0x2c) )
#define IIC3_INTR_MASK                       (   (IIC3_BASE_ADR + 0x30) )
#define IIC3_RAW_INTR_STAT                   (   (IIC3_BASE_ADR + 0x34) )
#define IIC3_RX_TL                           (   (IIC3_BASE_ADR + 0x38) )
#define IIC3_TX_TL                           (   (IIC3_BASE_ADR + 0x3c) )
#define IIC3_CLR_INTR                        (   (IIC3_BASE_ADR + 0x40) )
#define IIC3_CLR_RX_UNDER                    (   (IIC3_BASE_ADR + 0x44) )
#define IIC3_CLR_RX_OVER                     (   (IIC3_BASE_ADR + 0x48) )
#define IIC3_CLR_TX_OVER                     (   (IIC3_BASE_ADR + 0x4c) )
#define IIC3_CLR_RD_REQ                      (   (IIC3_BASE_ADR + 0x50) )
#define IIC3_CLR_TX_ABRT                     (   (IIC3_BASE_ADR + 0x54) )
#define IIC3_CLR_RX_DONE                     (   (IIC3_BASE_ADR + 0x58) )
#define IIC3_CLR_ACTIVITY                    (   (IIC3_BASE_ADR + 0x5c) )
#define IIC3_CLR_STOP_DET                    (   (IIC3_BASE_ADR + 0x60) )
#define IIC3_CLR_START_DET                   (   (IIC3_BASE_ADR + 0x64) )
#define IIC3_CLR_GEN_CALL                    (   (IIC3_BASE_ADR + 0x68) )
#define IIC3_ENABLE                          (   (IIC3_BASE_ADR + 0x6c) )
#define IIC3_STATUS                          (   (IIC3_BASE_ADR + 0x70) )
#define IIC3_TXFLR                           (   (IIC3_BASE_ADR + 0x74) )
#define IIC3_RXFLR                           (   (IIC3_BASE_ADR + 0x78) )
#define IIC3_SDA_HOLD                        (   (IIC3_BASE_ADR + 0x7c) )
#define IIC3_TX_ABRT_SOURCE                  (   (IIC3_BASE_ADR + 0x80) )
#define IIC3_SLV_DATA_NACL_ONLY              (   (IIC3_BASE_ADR + 0x84) )
#define IIC3_DMA_CR                          (   (IIC3_BASE_ADR + 0x88) )
#define IIC3_DMA_TDLR                        (   (IIC3_BASE_ADR + 0x8c) )
#define IIC3_DMA_RDLR                        (   (IIC3_BASE_ADR + 0x90) )
#define IIC3_SDA_SETUP                       (   (IIC3_BASE_ADR + 0x94) )
#define IIC3_ACK_GENERAL_CALL                (   (IIC3_BASE_ADR + 0x98) )
#define IIC3_ENABLE_STATUS                   (   (IIC3_BASE_ADR + 0x9c) )
#define IIC3_FS_SPKLEN                       (   (IIC3_BASE_ADR + 0xa0) )
#define IIC3_HS_SPKLEN                       (   (IIC3_BASE_ADR + 0xa4) )
#define IIC3_COMP_PARAM_1                    (   (IIC3_BASE_ADR + 0xf4) )
#define IIC3_COMP_VERSION                    (   (IIC3_BASE_ADR + 0xf8) )
#define IIC3_COMP_TYPE                       (   (IIC3_BASE_ADR + 0xfc) )
#define IIC3_CPING_1BIT_WR                   (   IIC3_TAR )
#define SPI1_BASE_ADR                   (  (LPB1_CONTROL_ADR + 0x40000) )
#define SPI1_CTRLR0_ADR                     (  (SPI1_BASE_ADR +  0x0) )
#define SPI1_CTRLR1_ADR                     (  (SPI1_BASE_ADR +  0x4) )
#define SPI1_SSIENR_ADR                     (  (SPI1_BASE_ADR +  0x8) )
#define SPI1_MWCR_ADR                       (  (SPI1_BASE_ADR +  0xc) )
#define SPI1_SER_ADR                        (  (SPI1_BASE_ADR + 0x10) )
#define SPI1_BAUDR_ADR                      (  (SPI1_BASE_ADR + 0x14) )
#define SPI1_TXFTRL_ADR                     (  (SPI1_BASE_ADR + 0x18) )
#define SPI1_RXFTLR_ADR                     (  (SPI1_BASE_ADR + 0x1c) )
#define SPI1_TXFLR_ADR                      (  (SPI1_BASE_ADR + 0x20) )
#define SPI1_RXFLR_ADR                      (  (SPI1_BASE_ADR + 0x24) )
#define SPI1_SR_ADR                         (  (SPI1_BASE_ADR + 0x28) )
#define SPI1_IMR_ADR                        (  (SPI1_BASE_ADR + 0x2c) )
#define SPI1_ISR_ADR                        (  (SPI1_BASE_ADR + 0x30) )
#define SPI1_RISR_ADR                       (  (SPI1_BASE_ADR + 0x34) )
#define SPI1_TXOICR_ADR                     (  (SPI1_BASE_ADR + 0x38) )
#define SPI1_RXOICR_ADR                     (  (SPI1_BASE_ADR + 0x3c) )
#define SPI1_RXUICR_ADR                     (  (SPI1_BASE_ADR + 0x40) )
#define SPI1_MSTICR_ADR                     (  (SPI1_BASE_ADR + 0x44) )
#define SPI1_ICR_ADR                        (  (SPI1_BASE_ADR + 0x48) )
#define SPI1_DMACR_ADR                      (  (SPI1_BASE_ADR + 0x4c) )
#define SPI1_DMATDLR_ADR                    (  (SPI1_BASE_ADR + 0x50) )
#define SPI1_DMARDLR_ADR                    (  (SPI1_BASE_ADR + 0x54) )
#define SPI1_IDR_ADR                        (  (SPI1_BASE_ADR + 0x58) )
#define SPI1_SSI_COMP_VERSION_ADR           (  (SPI1_BASE_ADR + 0x5c) )
#define SPI1_DR_ADR                         (  (SPI1_BASE_ADR + 0x60) )
#define SPI1_RX_SAMPLE_DLY_ADR              (  (SPI1_BASE_ADR + 0xf0) )
#define SPI1_RSVD_0_ADR                     (  (SPI1_BASE_ADR + 0xf4) )
#define SPI1_RSVD_1_ADR                     (  (SPI1_BASE_ADR + 0xf8) )
#define SPI1_RSVD_2_ADR                     (  (SPI1_BASE_ADR + 0xfc) )
#define SPI2_BASE_ADR                   (  (LPB1_CONTROL_ADR + 0x50000) )
#define SPI2_CTRLR0_ADR                     (  (SPI2_BASE_ADR +  0x0) )
#define SPI2_CTRLR1_ADR                     (  (SPI2_BASE_ADR +  0x4) )
#define SPI2_SSIENR_ADR                     (  (SPI2_BASE_ADR +  0x8) )
#define SPI2_MWCR_ADR                       (  (SPI2_BASE_ADR +  0xc) )
#define SPI2_SER_ADR                        (  (SPI2_BASE_ADR + 0x10) )
#define SPI2_BAUDR_ADR                      (  (SPI2_BASE_ADR + 0x14) )
#define SPI2_TXFTRL_ADR                     (  (SPI2_BASE_ADR + 0x18) )
#define SPI2_RXFTLR_ADR                     (  (SPI2_BASE_ADR + 0x1c) )
#define SPI2_TXFLR_ADR                      (  (SPI2_BASE_ADR + 0x20) )
#define SPI2_RXFLR_ADR                      (  (SPI2_BASE_ADR + 0x24) )
#define SPI2_SR_ADR                         (  (SPI2_BASE_ADR + 0x28) )
#define SPI2_IMR_ADR                        (  (SPI2_BASE_ADR + 0x2c) )
#define SPI2_ISR_ADR                        (  (SPI2_BASE_ADR + 0x30) )
#define SPI2_RISR_ADR                       (  (SPI2_BASE_ADR + 0x34) )
#define SPI2_TXOICR_ADR                     (  (SPI2_BASE_ADR + 0x38) )
#define SPI2_RXOICR_ADR                     (  (SPI2_BASE_ADR + 0x3c) )
#define SPI2_RXUICR_ADR                     (  (SPI2_BASE_ADR + 0x40) )
#define SPI2_MSTICR_ADR                     (  (SPI2_BASE_ADR + 0x44) )
#define SPI2_ICR_ADR                        (  (SPI2_BASE_ADR + 0x48) )
#define SPI2_DMACR_ADR                      (  (SPI2_BASE_ADR + 0x4c) )
#define SPI2_DMATDLR_ADR                    (  (SPI2_BASE_ADR + 0x50) )
#define SPI2_DMARDLR_ADR                    (  (SPI2_BASE_ADR + 0x54) )
#define SPI2_IDR_ADR                        (  (SPI2_BASE_ADR + 0x58) )
#define SPI2_SSI_COMP_VERSION_ADR           (  (SPI2_BASE_ADR + 0x5c) )
#define SPI2_DR_ADR                         (  (SPI2_BASE_ADR + 0x60) )
#define SPI2_RX_SAMPLE_DLY_ADR              (  (SPI2_BASE_ADR + 0xf0) )
#define SPI2_RSVD_0_ADR                     (  (SPI2_BASE_ADR + 0xf4) )
#define SPI2_RSVD_1_ADR                     (  (SPI2_BASE_ADR + 0xf8) )
#define SPI2_RSVD_2_ADR                     (  (SPI2_BASE_ADR + 0xfc) )
#define SPI3_BASE_ADR                   (  (LPB1_CONTROL_ADR + 0x60000) )
#define SPI3_CTRLR0_ADR                     (  (SPI3_BASE_ADR +  0x0) )
#define SPI3_CTRLR1_ADR                     (  (SPI3_BASE_ADR +  0x4) )
#define SPI3_SSIENR_ADR                     (  (SPI3_BASE_ADR +  0x8) )
#define SPI3_MWCR_ADR                       (  (SPI3_BASE_ADR +  0xc) )
#define SPI3_SER_ADR                        (  (SPI3_BASE_ADR + 0x10) )
#define SPI3_BAUDR_ADR                      (  (SPI3_BASE_ADR + 0x14) )
#define SPI3_TXFTRL_ADR                     (  (SPI3_BASE_ADR + 0x18) )
#define SPI3_RXFTLR_ADR                     (  (SPI3_BASE_ADR + 0x1c) )
#define SPI3_TXFLR_ADR                      (  (SPI3_BASE_ADR + 0x20) )
#define SPI3_RXFLR_ADR                      (  (SPI3_BASE_ADR + 0x24) )
#define SPI3_SR_ADR                         (  (SPI3_BASE_ADR + 0x28) )
#define SPI3_IMR_ADR                        (  (SPI3_BASE_ADR + 0x2c) )
#define SPI3_ISR_ADR                        (  (SPI3_BASE_ADR + 0x30) )
#define SPI3_RISR_ADR                       (  (SPI3_BASE_ADR + 0x34) )
#define SPI3_TXOICR_ADR                     (  (SPI3_BASE_ADR + 0x38) )
#define SPI3_RXOICR_ADR                     (  (SPI3_BASE_ADR + 0x3c) )
#define SPI3_RXUICR_ADR                     (  (SPI3_BASE_ADR + 0x40) )
#define SPI3_MSTICR_ADR                     (  (SPI3_BASE_ADR + 0x44) )
#define SPI3_ICR_ADR                        (  (SPI3_BASE_ADR + 0x48) )
#define SPI3_DMACR_ADR                      (  (SPI3_BASE_ADR + 0x4c) )
#define SPI3_DMATDLR_ADR                    (  (SPI3_BASE_ADR + 0x50) )
#define SPI3_DMARDLR_ADR                    (  (SPI3_BASE_ADR + 0x54) )
#define SPI3_IDR_ADR                        (  (SPI3_BASE_ADR + 0x58) )
#define SPI3_SSI_COMP_VERSION_ADR           (  (SPI3_BASE_ADR + 0x5c) )
#define SPI3_DR_ADR                         (  (SPI3_BASE_ADR + 0x60) )
#define SPI3_RX_SAMPLE_DLY_ADR              (  (SPI3_BASE_ADR + 0xf0) )
#define SPI3_RSVD_0_ADR                     (  (SPI3_BASE_ADR + 0xf4) )
#define SPI3_RSVD_1_ADR                     (  (SPI3_BASE_ADR + 0xf8) )
#define SPI3_RSVD_2_ADR                     (  (SPI3_BASE_ADR + 0xfc) )
#define SPI_CTRLR0_OFFSET                     (  ( 0x0) )
#define SPI_CTRLR1_OFFSET                     (  ( 0x4) )
#define SPI_SSIENR_OFFSET                     (  ( 0x8) )
#define SPI_MWCR_OFFSET                       (  ( 0xc) )
#define SPI_SER_OFFSET                        (  (0x10) )
#define SPI_BAUDR_OFFSET                      (  (0x14) )
#define SPI_TXFTRL_OFFSET                     (  (0x18) )
#define SPI_RXFTLR_OFFSET                     (  (0x1c) )
#define SPI_TXFLR_OFFSET                      (  (0x20) )
#define SPI_RXFLR_OFFSET                      (  (0x24) )
#define SPI_SR_OFFSET                         (  (0x28) )
#define SPI_IMR_OFFSET                        (  (0x2c) )
#define SPI_ISR_OFFSET                        (  (0x30) )
#define SPI_RISR_OFFSET                       (  (0x34) )
#define SPI_TXOICR_OFFSET                     (  (0x38) )
#define SPI_RXOICR_OFFSET                     (  (0x3c) )
#define SPI_RXUICR_OFFSET                     (  (0x40) )
#define SPI_MSTICR_OFFSET                     (  (0x44) )
#define SPI_ICR_OFFSET                        (  (0x48) )
#define SPI_DMACR_OFFSET                      (  (0x4c) )
#define SPI_DMATDLR_OFFSET                    (  (0x50) )
#define SPI_DMARDLR_OFFSET                    (  (0x54) )
#define SPI_IDR_OFFSET                        (  (0x58) )
#define SPI_SSI_COMP_VERSION_OFFSET           (  (0x5c) )
#define SPI_DR_OFFSET                         (  (0x60) )
#define SPI_RX_SAMPLE_DLY_OFFSET              (  (0xf0) )
#define SPI_RSVD_0_OFFSET                     (  (0xf4) )
#define SPI_RSVD_1_OFFSET                     (  (0xf8) )
#define SPI_RSVD_2_OFFSET                     (  (0xfc) )
// #define DEBUG_UART_BASE_ADR             (   (LPB1_CONTROL_ADR   + 0x40000) )
// #define DEBUG_UART_DATA_ADR             (   (DEBUG_UART_BASE_ADR +0x0000) )
// #define DEBUG_UART_STATUS_ADR           (   (DEBUG_UART_BASE_ADR +0x0004) )
// #define DEBUG_UART_CTRL_ADR             (   (DEBUG_UART_BASE_ADR +0x0008) )
// #define DEBUG_UART_SCALER_ADR           (   (DEBUG_UART_BASE_ADR +0x000c) )
// #define DEBUG_UART_DEBUG_ADR            (   (DEBUG_UART_BASE_ADR +0x0010) )
#define I2S_IER                                   (   0x000 )
#define I2S_IRER                                  (   0x004 )
#define I2S_ITER                                  (   0x008 )
#define I2S_CER                                   (   0x00c )
#define I2S_CCR                                   (   0x010 )
#define I2S_RXFFR                                 (   0x014 )
#define I2S_TXFFR                                 (   0x018 )
#define I2S_LRBR0                                 (   0x020 )
#define I2S_LTHR0                                 (   0x020 )
#define I2S_RRBR0                                 (   0x024 )
#define I2S_RTHR0                                 (   0x024 )
#define I2S_RER0                                  (   0x028 )
#define I2S_TER0                                  (   0x02c )
#define I2S_RCR0                                  (   0x030 )
#define I2S_TCR0                                  (   0x034 )
#define I2S_ISR0                                  (   0x038 )
#define I2S_IMR0                                  (   0x03c )
#define I2S_ROR0                                  (   0x040 )
#define I2S_TOR0                                  (   0x044 )
#define I2S_RFCR0                                 (   0x048 )
#define I2S_TFCR0                                 (   0x04c )
#define I2S_RFF0                                  (   0x050 )
#define I2S_TFF0                                  (   0x054 )
#define I2S_LRBR1                                 (   0x060 )
#define I2S_LTHR1                                 (   0x060 )
#define I2S_RRBR1                                 (   0x064 )
#define I2S_RTHR1                                 (   0x064 )
#define I2S_RER1                                  (   0x068 )
#define I2S_TER1                                  (   0x06c )
#define I2S_RCR1                                  (   0x070 )
#define I2S_TCR1                                  (   0x074 )
#define I2S_ISR1                                  (   0x078 )
#define I2S_IMR1                                  (   0x07c )
#define I2S_ROR1                                  (   0x080 )
#define I2S_TOR1                                  (   0x084 )
#define I2S_RFCR1                                 (   0x088 )
#define I2S_TFCR1                                 (   0x08c )
#define I2S_RFF1                                  (   0x090 )
#define I2S_TFF1                                  (   0x094 )
#define I2S_LRBR2                                 (   0x0a0 )
#define I2S_LTHR2                                 (   0x0a0 )
#define I2S_RRBR2                                 (   0x0a4 )
#define I2S_RTHR2                                 (   0x0a4 )
#define I2S_RER2                                  (   0x0a8 )
#define I2S_TER2                                  (   0x0ac )
#define I2S_RCR2                                  (   0x0b0 )
#define I2S_TCR2                                  (   0x0b4 )
#define I2S_ISR2                                  (   0x0b8 )
#define I2S_IMR2                                  (   0x0bc )
#define I2S_ROR2                                  (   0x0c0 )
#define I2S_TOR2                                  (   0x0c4 )
#define I2S_RFCR2                                 (   0x0c8 )
#define I2S_TFCR2                                 (   0x0cc )
#define I2S_RFF2                                  (   0x0d0 )
#define I2S_TFF2                                  (   0x0d4 )
#define I2S_RXDMA                                 (   0x1c0 )
#define I2S_RRXDMA                                (   0x1c4 )
#define I2S_TXDMA                                 (   0x1c8 )
#define I2S_RTXDMA                                (   0x1cc )
#define I2S_COMP_PARAM_2                          (   0x1f0 )
#define I2S_COMP_PARAM_1                          (   0x1f4 )
#define I2S_COMP_VERSION                          (   0x1f8 )
#define I2S_COMP_TYPE                             (   0x1fc )
#define I2S1_BASE_ADR                              (   (LPB1_CONTROL_ADR + 0xb0000     ) )
#define I2S1_IER                                   (   (I2S1_BASE_ADR + I2S_IER          ) )
#define I2S1_IRER                                  (   (I2S1_BASE_ADR + I2S_IRER         ) )
#define I2S1_ITER                                  (   (I2S1_BASE_ADR + I2S_ITER         ) )
#define I2S1_CER                                   (   (I2S1_BASE_ADR + I2S_CER          ) )
#define I2S1_CCR                                   (   (I2S1_BASE_ADR + I2S_CCR          ) )
#define I2S1_RXFFR                                 (   (I2S1_BASE_ADR + I2S_RXFFR        ) )
#define I2S1_TXFFR                                 (   (I2S1_BASE_ADR + I2S_TXFFR        ) )
#define I2S1_LRBR0                                 (   (I2S1_BASE_ADR + I2S_LRBR0        ) )
#define I2S1_LTHR0                                 (   (I2S1_BASE_ADR + I2S_LTHR0        ) )
#define I2S1_RRBR0                                 (   (I2S1_BASE_ADR + I2S_RRBR0        ) )
#define I2S1_RTHR0                                 (   (I2S1_BASE_ADR + I2S_RTHR0        ) )
#define I2S1_RER0                                  (   (I2S1_BASE_ADR + I2S_RER0         ) )
#define I2S1_TER0                                  (   (I2S1_BASE_ADR + I2S_TER0         ) )
#define I2S1_RCR0                                  (   (I2S1_BASE_ADR + I2S_RCR0         ) )
#define I2S1_TCR0                                  (   (I2S1_BASE_ADR + I2S_TCR0         ) )
#define I2S1_ISR0                                  (   (I2S1_BASE_ADR + I2S_ISR0         ) )
#define I2S1_IMR0                                  (   (I2S1_BASE_ADR + I2S_IMR0         ) )
#define I2S1_ROR0                                  (   (I2S1_BASE_ADR + I2S_ROR0         ) )
#define I2S1_TOR0                                  (   (I2S1_BASE_ADR + I2S_TOR0         ) )
#define I2S1_RFCR0                                 (   (I2S1_BASE_ADR + I2S_RFCR0        ) )
#define I2S1_TFCR0                                 (   (I2S1_BASE_ADR + I2S_TFCR0        ) )
#define I2S1_RFF0                                  (   (I2S1_BASE_ADR + I2S_RFF0         ) )
#define I2S1_TFF0                                  (   (I2S1_BASE_ADR + I2S_TFF0         ) )
#define I2S1_LRBR1                                 (   (I2S1_BASE_ADR + I2S_LRBR1        ) )
#define I2S1_LTHR1                                 (   (I2S1_BASE_ADR + I2S_LTHR1        ) )
#define I2S1_RRBR1                                 (   (I2S1_BASE_ADR + I2S_RRBR1        ) )
#define I2S1_RTHR1                                 (   (I2S1_BASE_ADR + I2S_RTHR1        ) )
#define I2S1_RER1                                  (   (I2S1_BASE_ADR + I2S_RER1         ) )
#define I2S1_TER1                                  (   (I2S1_BASE_ADR + I2S_TER1         ) )
#define I2S1_RCR1                                  (   (I2S1_BASE_ADR + I2S_RCR1         ) )
#define I2S1_TCR1                                  (   (I2S1_BASE_ADR + I2S_TCR1         ) )
#define I2S1_ISR1                                  (   (I2S1_BASE_ADR + I2S_ISR1         ) )
#define I2S1_IMR1                                  (   (I2S1_BASE_ADR + I2S_IMR1         ) )
#define I2S1_ROR1                                  (   (I2S1_BASE_ADR + I2S_ROR1         ) )
#define I2S1_TOR1                                  (   (I2S1_BASE_ADR + I2S_TOR1         ) )
#define I2S1_RFCR1                                 (   (I2S1_BASE_ADR + I2S_RFCR1        ) )
#define I2S1_TFCR1                                 (   (I2S1_BASE_ADR + I2S_TFCR1        ) )
#define I2S1_RFF1                                  (   (I2S1_BASE_ADR + I2S_RFF1         ) )
#define I2S1_TFF1                                  (   (I2S1_BASE_ADR + I2S_TFF1         ) )
#define I2S1_LRBR2                                 (   (I2S1_BASE_ADR + I2S_LRBR2        ) )
#define I2S1_LTHR2                                 (   (I2S1_BASE_ADR + I2S_LTHR2        ) )
#define I2S1_RRBR2                                 (   (I2S1_BASE_ADR + I2S_RRBR2        ) )
#define I2S1_RTHR2                                 (   (I2S1_BASE_ADR + I2S_RTHR2        ) )
#define I2S1_RER2                                  (   (I2S1_BASE_ADR + I2S_RER2         ) )
#define I2S1_TER2                                  (   (I2S1_BASE_ADR + I2S_TER2         ) )
#define I2S1_RCR2                                  (   (I2S1_BASE_ADR + I2S_RCR2         ) )
#define I2S1_TCR2                                  (   (I2S1_BASE_ADR + I2S_TCR2         ) )
#define I2S1_ISR2                                  (   (I2S1_BASE_ADR + I2S_ISR2         ) )
#define I2S1_IMR2                                  (   (I2S1_BASE_ADR + I2S_IMR2         ) )
#define I2S1_ROR2                                  (   (I2S1_BASE_ADR + I2S_ROR2         ) )
#define I2S1_TOR2                                  (   (I2S1_BASE_ADR + I2S_TOR2         ) )
#define I2S1_RFCR2                                 (   (I2S1_BASE_ADR + I2S_RFCR2        ) )
#define I2S1_TFCR2                                 (   (I2S1_BASE_ADR + I2S_TFCR2        ) )
#define I2S1_RFF2                                  (   (I2S1_BASE_ADR + I2S_RFF2         ) )
#define I2S1_TFF2                                  (   (I2S1_BASE_ADR + I2S_TFF2         ) )
#define I2S1_RXDMA                                 (   (I2S1_BASE_ADR + I2S_RXDMA        ) )
#define I2S1_RRXDMA                                (   (I2S1_BASE_ADR + I2S_RRXDMA       ) )
#define I2S1_TXDMA                                 (   (I2S1_BASE_ADR + I2S_TXDMA        ) )
#define I2S1_RTXDMA                                (   (I2S1_BASE_ADR + I2S_RTXDMA       ) )
#define I2S1_COMP_PARAM_2                          (   (I2S1_BASE_ADR + I2S_COMP_PARAM_2 ) )
#define I2S1_COMP_PARAM_1                          (   (I2S1_BASE_ADR + I2S_COMP_PARAM_1 ) )
#define I2S1_COMP_VERSION                          (   (I2S1_BASE_ADR + I2S_COMP_VERSION ) )
#define I2S1_COMP_TYPE                             (   (I2S1_BASE_ADR + I2S_COMP_TYPE    ) )
#define I2S2_BASE_ADR                              (   (LPB1_CONTROL_ADR + 0xc0000     ) )
#define I2S2_IER                                   (   (I2S2_BASE_ADR + I2S_IER          ) )
#define I2S2_IRER                                  (   (I2S2_BASE_ADR + I2S_IRER         ) )
#define I2S2_ITER                                  (   (I2S2_BASE_ADR + I2S_ITER         ) )
#define I2S2_CER                                   (   (I2S2_BASE_ADR + I2S_CER          ) )
#define I2S2_CCR                                   (   (I2S2_BASE_ADR + I2S_CCR          ) )
#define I2S2_RXFFR                                 (   (I2S2_BASE_ADR + I2S_RXFFR        ) )
#define I2S2_TXFFR                                 (   (I2S2_BASE_ADR + I2S_TXFFR        ) )
#define I2S2_LRBR0                                 (   (I2S2_BASE_ADR + I2S_LRBR0        ) )
#define I2S2_LTHR0                                 (   (I2S2_BASE_ADR + I2S_LTHR0        ) )
#define I2S2_RRBR0                                 (   (I2S2_BASE_ADR + I2S_RRBR0        ) )
#define I2S2_RTHR0                                 (   (I2S2_BASE_ADR + I2S_RTHR0        ) )
#define I2S2_RER0                                  (   (I2S2_BASE_ADR + I2S_RER0         ) )
#define I2S2_TER0                                  (   (I2S2_BASE_ADR + I2S_TER0         ) )
#define I2S2_RCR0                                  (   (I2S2_BASE_ADR + I2S_RCR0         ) )
#define I2S2_TCR0                                  (   (I2S2_BASE_ADR + I2S_TCR0         ) )
#define I2S2_ISR0                                  (   (I2S2_BASE_ADR + I2S_ISR0         ) )
#define I2S2_IMR0                                  (   (I2S2_BASE_ADR + I2S_IMR0         ) )
#define I2S2_ROR0                                  (   (I2S2_BASE_ADR + I2S_ROR0         ) )
#define I2S2_TOR0                                  (   (I2S2_BASE_ADR + I2S_TOR0         ) )
#define I2S2_RFCR0                                 (   (I2S2_BASE_ADR + I2S_RFCR0        ) )
#define I2S2_TFCR0                                 (   (I2S2_BASE_ADR + I2S_TFCR0        ) )
#define I2S2_RFF0                                  (   (I2S2_BASE_ADR + I2S_RFF0         ) )
#define I2S2_TFF0                                  (   (I2S2_BASE_ADR + I2S_TFF0         ) )
#define I2S2_LRBR1                                 (   (I2S2_BASE_ADR + I2S_LRBR1        ) )
#define I2S2_LTHR1                                 (   (I2S2_BASE_ADR + I2S_LTHR1        ) )
#define I2S2_RRBR1                                 (   (I2S2_BASE_ADR + I2S_RRBR1        ) )
#define I2S2_RTHR1                                 (   (I2S2_BASE_ADR + I2S_RTHR1        ) )
#define I2S2_RER1                                  (   (I2S2_BASE_ADR + I2S_RER1         ) )
#define I2S2_TER1                                  (   (I2S2_BASE_ADR + I2S_TER1         ) )
#define I2S2_RCR1                                  (   (I2S2_BASE_ADR + I2S_RCR1         ) )
#define I2S2_TCR1                                  (   (I2S2_BASE_ADR + I2S_TCR1         ) )
#define I2S2_ISR1                                  (   (I2S2_BASE_ADR + I2S_ISR1         ) )
#define I2S2_IMR1                                  (   (I2S2_BASE_ADR + I2S_IMR1         ) )
#define I2S2_ROR1                                  (   (I2S2_BASE_ADR + I2S_ROR1         ) )
#define I2S2_TOR1                                  (   (I2S2_BASE_ADR + I2S_TOR1         ) )
#define I2S2_RFCR1                                 (   (I2S2_BASE_ADR + I2S_RFCR1        ) )
#define I2S2_TFCR1                                 (   (I2S2_BASE_ADR + I2S_TFCR1        ) )
#define I2S2_RFF1                                  (   (I2S2_BASE_ADR + I2S_RFF1         ) )
#define I2S2_TFF1                                  (   (I2S2_BASE_ADR + I2S_TFF1         ) )
#define I2S2_LRBR2                                 (   (I2S2_BASE_ADR + I2S_LRBR2        ) )
#define I2S2_LTHR2                                 (   (I2S2_BASE_ADR + I2S_LTHR2        ) )
#define I2S2_RRBR2                                 (   (I2S2_BASE_ADR + I2S_RRBR2        ) )
#define I2S2_RTHR2                                 (   (I2S2_BASE_ADR + I2S_RTHR2        ) )
#define I2S2_RER2                                  (   (I2S2_BASE_ADR + I2S_RER2         ) )
#define I2S2_TER2                                  (   (I2S2_BASE_ADR + I2S_TER2         ) )
#define I2S2_RCR2                                  (   (I2S2_BASE_ADR + I2S_RCR2         ) )
#define I2S2_TCR2                                  (   (I2S2_BASE_ADR + I2S_TCR2         ) )
#define I2S2_ISR2                                  (   (I2S2_BASE_ADR + I2S_ISR2         ) )
#define I2S2_IMR2                                  (   (I2S2_BASE_ADR + I2S_IMR2         ) )
#define I2S2_ROR2                                  (   (I2S2_BASE_ADR + I2S_ROR2         ) )
#define I2S2_TOR2                                  (   (I2S2_BASE_ADR + I2S_TOR2         ) )
#define I2S2_RFCR2                                 (   (I2S2_BASE_ADR + I2S_RFCR2        ) )
#define I2S2_TFCR2                                 (   (I2S2_BASE_ADR + I2S_TFCR2        ) )
#define I2S2_RFF2                                  (   (I2S2_BASE_ADR + I2S_RFF2         ) )
#define I2S2_TFF2                                  (   (I2S2_BASE_ADR + I2S_TFF2         ) )
#define I2S2_RXDMA                                 (   (I2S2_BASE_ADR + I2S_RXDMA        ) )
#define I2S2_RRXDMA                                (   (I2S2_BASE_ADR + I2S_RRXDMA       ) )
#define I2S2_TXDMA                                 (   (I2S2_BASE_ADR + I2S_TXDMA        ) )
#define I2S2_RTXDMA                                (   (I2S2_BASE_ADR + I2S_RTXDMA       ) )
#define I2S2_COMP_PARAM_2                          (   (I2S2_BASE_ADR + I2S_COMP_PARAM_2 ) )
#define I2S2_COMP_PARAM_1                          (   (I2S2_BASE_ADR + I2S_COMP_PARAM_1 ) )
#define I2S2_COMP_VERSION                          (   (I2S2_BASE_ADR + I2S_COMP_VERSION ) )
#define I2S2_COMP_TYPE                             (   (I2S2_BASE_ADR + I2S_COMP_TYPE    ) )
#define I2S3_BASE_ADR                              (   (LPB1_CONTROL_ADR + 0xd0000) )
#define I2S3_IER                                   (   (I2S3_BASE_ADR + I2S_IER          ) )
#define I2S3_IRER                                  (   (I2S3_BASE_ADR + I2S_IRER         ) )
#define I2S3_ITER                                  (   (I2S3_BASE_ADR + I2S_ITER         ) )
#define I2S3_CER                                   (   (I2S3_BASE_ADR + I2S_CER          ) )
#define I2S3_CCR                                   (   (I2S3_BASE_ADR + I2S_CCR          ) )
#define I2S3_RXFFR                                 (   (I2S3_BASE_ADR + I2S_RXFFR        ) )
#define I2S3_TXFFR                                 (   (I2S3_BASE_ADR + I2S_TXFFR        ) )
#define I2S3_LRBR0                                 (   (I2S3_BASE_ADR + I2S_LRBR0        ) )
#define I2S3_LTHR0                                 (   (I2S3_BASE_ADR + I2S_LTHR0        ) )
#define I2S3_RRBR0                                 (   (I2S3_BASE_ADR + I2S_RRBR0        ) )
#define I2S3_RTHR0                                 (   (I2S3_BASE_ADR + I2S_RTHR0        ) )
#define I2S3_RER0                                  (   (I2S3_BASE_ADR + I2S_RER0         ) )
#define I2S3_TER0                                  (   (I2S3_BASE_ADR + I2S_TER0         ) )
#define I2S3_RCR0                                  (   (I2S3_BASE_ADR + I2S_RCR0         ) )
#define I2S3_TCR0                                  (   (I2S3_BASE_ADR + I2S_TCR0         ) )
#define I2S3_ISR0                                  (   (I2S3_BASE_ADR + I2S_ISR0         ) )
#define I2S3_IMR0                                  (   (I2S3_BASE_ADR + I2S_IMR0         ) )
#define I2S3_ROR0                                  (   (I2S3_BASE_ADR + I2S_ROR0         ) )
#define I2S3_TOR0                                  (   (I2S3_BASE_ADR + I2S_TOR0         ) )
#define I2S3_RFCR0                                 (   (I2S3_BASE_ADR + I2S_RFCR0        ) )
#define I2S3_TFCR0                                 (   (I2S3_BASE_ADR + I2S_TFCR0        ) )
#define I2S3_RFF0                                  (   (I2S3_BASE_ADR + I2S_RFF0         ) )
#define I2S3_TFF0                                  (   (I2S3_BASE_ADR + I2S_TFF0         ) )
#define I2S3_LRBR1                                 (   (I2S3_BASE_ADR + I2S_LRBR1        ) )
#define I2S3_LTHR1                                 (   (I2S3_BASE_ADR + I2S_LTHR1        ) )
#define I2S3_RRBR1                                 (   (I2S3_BASE_ADR + I2S_RRBR1        ) )
#define I2S3_RTHR1                                 (   (I2S3_BASE_ADR + I2S_RTHR1        ) )
#define I2S3_RER1                                  (   (I2S3_BASE_ADR + I2S_RER1         ) )
#define I2S3_TER1                                  (   (I2S3_BASE_ADR + I2S_TER1         ) )
#define I2S3_RCR1                                  (   (I2S3_BASE_ADR + I2S_RCR1         ) )
#define I2S3_TCR1                                  (   (I2S3_BASE_ADR + I2S_TCR1         ) )
#define I2S3_ISR1                                  (   (I2S3_BASE_ADR + I2S_ISR1         ) )
#define I2S3_IMR1                                  (   (I2S3_BASE_ADR + I2S_IMR1         ) )
#define I2S3_ROR1                                  (   (I2S3_BASE_ADR + I2S_ROR1         ) )
#define I2S3_TOR1                                  (   (I2S3_BASE_ADR + I2S_TOR1         ) )
#define I2S3_RFCR1                                 (   (I2S3_BASE_ADR + I2S_RFCR1        ) )
#define I2S3_TFCR1                                 (   (I2S3_BASE_ADR + I2S_TFCR1        ) )
#define I2S3_RFF1                                  (   (I2S3_BASE_ADR + I2S_RFF1         ) )
#define I2S3_TFF1                                  (   (I2S3_BASE_ADR + I2S_TFF1         ) )
#define I2S3_LRBR2                                 (   (I2S3_BASE_ADR + I2S_LRBR2        ) )
#define I2S3_LTHR2                                 (   (I2S3_BASE_ADR + I2S_LTHR2        ) )
#define I2S3_RRBR2                                 (   (I2S3_BASE_ADR + I2S_RRBR2        ) )
#define I2S3_RTHR2                                 (   (I2S3_BASE_ADR + I2S_RTHR2        ) )
#define I2S3_RER2                                  (   (I2S3_BASE_ADR + I2S_RER2         ) )
#define I2S3_TER2                                  (   (I2S3_BASE_ADR + I2S_TER2         ) )
#define I2S3_RCR2                                  (   (I2S3_BASE_ADR + I2S_RCR2         ) )
#define I2S3_TCR2                                  (   (I2S3_BASE_ADR + I2S_TCR2         ) )
#define I2S3_ISR2                                  (   (I2S3_BASE_ADR + I2S_ISR2         ) )
#define I2S3_IMR2                                  (   (I2S3_BASE_ADR + I2S_IMR2         ) )
#define I2S3_ROR2                                  (   (I2S3_BASE_ADR + I2S_ROR2         ) )
#define I2S3_TOR2                                  (   (I2S3_BASE_ADR + I2S_TOR2         ) )
#define I2S3_RFCR2                                 (   (I2S3_BASE_ADR + I2S_RFCR2        ) )
#define I2S3_TFCR2                                 (   (I2S3_BASE_ADR + I2S_TFCR2        ) )
#define I2S3_RFF2                                  (   (I2S3_BASE_ADR + I2S_RFF2         ) )
#define I2S3_TFF2                                  (   (I2S3_BASE_ADR + I2S_TFF2         ) )
#define I2S3_RXDMA                                 (   (I2S3_BASE_ADR + I2S_RXDMA        ) )
#define I2S3_RRXDMA                                (   (I2S3_BASE_ADR + I2S_RRXDMA       ) )
#define I2S3_TXDMA                                 (   (I2S3_BASE_ADR + I2S_TXDMA        ) )
#define I2S3_RTXDMA                                (   (I2S3_BASE_ADR + I2S_RTXDMA       ) )
#define I2S3_COMP_PARAM_2                          (   (I2S3_BASE_ADR + I2S_COMP_PARAM_2 ) )
#define I2S3_COMP_PARAM_1                          (   (I2S3_BASE_ADR + I2S_COMP_PARAM_1 ) )
#define I2S3_COMP_VERSION                          (   (I2S3_BASE_ADR + I2S_COMP_VERSION ) )
#define I2S3_COMP_TYPE                             (   (I2S3_BASE_ADR + I2S_COMP_TYPE    ) )
#define AXM_CFG_BASE_ADR               (   (LPB2_CONTROL_ADR + 0x20000) )
#define AXM_MCFG_ADR                   (   (AXM_CFG_BASE_ADR + 0x000) )
#define AXM_MXI_CCNT_ADR               (   (AXM_CFG_BASE_ADR + 0x004) )
#define AXM_MXI_WD_VCNT_ADR            (   (AXM_CFG_BASE_ADR + 0x008) )
#define AXM_MXI_WD_FCNT_ADR            (   (AXM_CFG_BASE_ADR + 0x00c) )
#define AXM_MXI_RD_VCNT_ADR            (   (AXM_CFG_BASE_ADR + 0x010) )
#define AXM_INT_ENABLE_ADR             (   (AXM_CFG_BASE_ADR + 0x014) )
#define AXM_INT_CLEAR_ADR              (   (AXM_CFG_BASE_ADR + 0x018) )
#define AXM_INT_STATUS_ADR             (   (AXM_CFG_BASE_ADR + 0x01c) )
#define AXM_AXI_ARB_CFG_ADR            (   (AXM_CFG_BASE_ADR + 0x020) )
#define AXM_MXI_ARB_SLOT_CFG0_ADR      (   (AXM_CFG_BASE_ADR + 0x024) )
#define AXM_MXI_ARB_SLOT_CFG1_ADR      (   (AXM_CFG_BASE_ADR + 0x028) )
#define AXM_MXI_PRIORITY_CFG_ADR       (   (AXM_CFG_BASE_ADR + 0x02c) )
#define AXM_ARB_TIMEOUT_CFG_ADR        (   (AXM_CFG_BASE_ADR + 0x030) )
#define AXM_DEBUG_CFG_ADR              (   (AXM_CFG_BASE_ADR + 0x034) )
#define AXM_DEBUG_DATA_ADR             (   (AXM_CFG_BASE_ADR + 0x038) )
#define AXM_DEF_SLV_WERR0_ADR          (   (AXM_CFG_BASE_ADR + 0x03c) )
#define AXM_DEF_SLV_WERR1_ADR          (   (AXM_CFG_BASE_ADR + 0x040) )
#define AXM_DEF_SLV_RERR0_ADR          (   (AXM_CFG_BASE_ADR + 0x044) )
#define AXM_DEF_SLV_RERR1_ADR          (   (AXM_CFG_BASE_ADR + 0x048) )
#define MSS_BASE_ADR                   (  (LPB2_CONTROL_ADR + 0x10000) )
#define MSS_MIPI_CFG_ADR               (  (MSS_BASE_ADR + 0x000) )
#define MSS_MIPI_CIF_CFG_ADR           (  (MSS_BASE_ADR + 0x004) )
#define MSS_LCD_MIPI_CFG_ADR           (  (MSS_BASE_ADR + 0x008) )
#define MSS_MIPI_SIPP_CFG_ADR          (  (MSS_BASE_ADR + 0x00c) )
#define MSS_SIPP_MIPI_CFG_ADR          (  (MSS_BASE_ADR + 0x010) )
#define MSS_GPIO_CFG_ADR               (  (MSS_BASE_ADR + 0x014) )
#define MSS_LOOPBACK_CFG_ADR           (  (MSS_BASE_ADR + 0x018) )
#define MSS_AMC_RD_PRI_ADR             (  (MSS_BASE_ADR + 0x01c) )
#define MSS_AMC_WR_PRI_ADR             (  (MSS_BASE_ADR + 0x020) )
#define MSS_SUPER_RD_PRI_ADR           (  (MSS_BASE_ADR + 0x024) )
#define MSS_SUPER_WR_PRI_ADR           (  (MSS_BASE_ADR + 0x028) )
#define MSS_AMC_AXI_BURST_CFG_ADR      (  (MSS_BASE_ADR + 0x02c) )
#define MSS_AMC_DBG_TPRV_ADR           (  (MSS_BASE_ADR + 0x030) )
#define MSS_AMC_DBG_TPWV_ADR           (  (MSS_BASE_ADR + 0x034) )
#define MSS_AMC_DBG_SPAV_ADR           (  (MSS_BASE_ADR + 0x038) )
#define MSS_CLK_CTRL_ADR               (  (MSS_BASE_ADR + 0x03c) )
#define MSS_RSTN_CTRL_ADR              (  (MSS_BASE_ADR + 0x040) )
#define MSS_SIPP_CLK_CTRL_ADR          (  (MSS_BASE_ADR + 0x044) )
#define LEON_BIST_CONTROLLER_NUM       (   25 )
#define   SHAVE_0_BASE_ADR        ( (LPB3_CONTROL_ADR +  0*0x00010000) )
#define   SHAVE_1_BASE_ADR        ( (LPB3_CONTROL_ADR +  1*0x00010000) )
#define   SHAVE_2_BASE_ADR        ( (LPB3_CONTROL_ADR +  2*0x00010000) )
#define   SHAVE_3_BASE_ADR        ( (LPB3_CONTROL_ADR +  3*0x00010000) )
#define   SHAVE_4_BASE_ADR        ( (LPB3_CONTROL_ADR +  4*0x00010000) )
#define   SHAVE_5_BASE_ADR        ( (LPB3_CONTROL_ADR +  5*0x00010000) )
#define   SHAVE_6_BASE_ADR        ( (LPB3_CONTROL_ADR +  6*0x00010000) )
#define   SHAVE_7_BASE_ADR        ( (LPB3_CONTROL_ADR +  7*0x00010000) )
#define   SHAVE_8_BASE_ADR        ( (LPB3_CONTROL_ADR +  8*0x00010000) )
#define   SHAVE_9_BASE_ADR        ( (LPB3_CONTROL_ADR +  9*0x00010000) )
#define   SHAVE_10_BASE_ADR       ( (LPB3_CONTROL_ADR + 10*0x00010000) )
#define   SHAVE_11_BASE_ADR       ( (LPB3_CONTROL_ADR + 11*0x00010000) )
#define   SLC_OFFSET_TOP          ( 0x0000 )
#define   SLC_OFFSET_SVU          ( 0x1000 )
#define   SLC_OFFSET_TLB          ( 0x2000 )
#define   SLC_OFFSET_DMA          ( 0x4000 )
#define   SLC_OFFSET_FIFO         ( 0x5000 )
#define   SLC_OFFSET_IL1          ( 0x6000 )
#define   SLC_OFFSET_CACHE        ( 0x7000 )
#define   SLC_OFFSET_CDATA        ( 0x8000 )
#define   SLC_OFFSET_CTAG         ( 0xc000 )
#define   SHV_IL1_CTRL            ( 0x000 )
#define   SHV_HIT_CNT             ( 0x004 )
#define   SHV_MISS_CNT            ( 0x008 )
#define   SHV_IL1_RAM_CFG         ( 0x00c )
#define   SHV_IL1_STATUS          ( 0x010 )
#define   SHV_IL1_TAG_ACCESS      ( 0x400 )
#define   SHV_IL1_DATA_ACCESS     ( 0x800 )
#define   SLC_TOP_SLICE_RST       ( 0x0000 )
#define   SLC_TOP_SLICE_CTRL      ( 0x0004 )
#define   SLC_TOP_SLICE_DBG       ( 0x0008 )
#define   SLC_TOP_OFFSET_WIN_A    ( 0x0010 )
#define   SLC_TOP_OFFSET_WIN_B    ( 0x0014 )
#define   SLC_TOP_OFFSET_WIN_C    ( 0x0018 )
#define   SLC_TOP_OFFSET_WIN_D    ( 0x001c )
#define   SLC_TOP_WIN_CPC         ( 0x0020 )
#define   SLC_TOP_NW_CPC          ( 0x0024 )
#define   SLC_TOP_MX              ( 0x0028 ) // Obsolete
#define   SLC_TLB_RAM_CFG         ( 0x0028 )
#define   SLC_TOP_DBG             ( 0x003c )
#define   SHV_DMA_CFG_ALL         ( 0x000 )
#define   SHV_DMA_TASK_REQ        ( 0x004 )
#define   SHV_DMA_TASK_STAT       ( 0x008 )
#define   SHV_DMA_0_CFG           ( 0x100 )
#define   SHV_DMA_0_SRC_ADDR      ( 0x104 )
#define   SHV_DMA_0_DST_ADDR      ( 0x108 )
#define   SHV_DMA_0_SIZE          ( 0x10c )
#define   SHV_DMA_0_LINE_WIDTH    ( 0x110 )
#define   SHV_DMA_0_LINE_STRIDE   ( 0x114 )
#define   SHV_DMA_1_CFG           ( 0x200 )
#define   SHV_DMA_1_SRC_ADDR      ( 0x204 )
#define   SHV_DMA_1_DST_ADDR      ( 0x208 )
#define   SHV_DMA_1_SIZE          ( 0x20c )
#define   SHV_DMA_1_LINE_WIDTH    ( 0x210 )
#define   SHV_DMA_1_LINE_STRIDE   ( 0x214 )
#define   SHV_DMA_2_CFG           ( 0x300 )
#define   SHV_DMA_2_SRC_ADDR      ( 0x304 )
#define   SHV_DMA_2_DST_ADDR      ( 0x308 )
#define   SHV_DMA_2_SIZE          ( 0x30c )
#define   SHV_DMA_2_LINE_WIDTH    ( 0x310 )
#define   SHV_DMA_2_LINE_STRIDE   ( 0x314 )
#define   SHV_DMA_3_CFG           ( 0x400 )
#define   SHV_DMA_3_SRC_ADDR      ( 0x404 )
#define   SHV_DMA_3_DST_ADDR      ( 0x408 )
#define   SHV_DMA_3_SIZE          ( 0x40c )
#define   SHV_DMA_3_LINE_WIDTH    ( 0x410 )
#define   SHV_DMA_3_LINE_STRIDE   ( 0x414 )
#define   SHV_FIFO0_L             ( 0x000  )     //  SHV_FIFO element 0 low
#define   SHV_FIFO0_H             ( 0x004  )     //  SHV_FIFO element 0 high
#define   SHV_FIFO1_L             ( 0x008  )     //  SHV_FIFO element 1 low
#define   SHV_FIFO1_H             ( 0x00c  )     //  SHV_FIFO element 1 high
#define   SHV_FIFO2_L             ( 0x010  )     //  SHV_FIFO element 0 low
#define   SHV_FIFO2_H             ( 0x014  )     //  SHV_FIFO element 0 high
#define   SHV_FIFO3_L             ( 0x018  )     //  SHV_FIFO element 1 low
#define   SHV_FIFO3_H             ( 0x01c  )     //  SHV_FIFO element 1 high
#define   SHV_FIFO_FRONT_NB_L     ( 0x040  )     //  SHV_FIFO front non blocking low
#define   SHV_FIFO_FRONT_NB_H     ( 0x044  )     //  SHV_FIFO front non blocking high
#define   SHV_FIFO_BACK_NB_L      ( 0x048  )     //  SHV_FIFO back blocking write low
#define   SHV_FIFO_BACK_NB_H      ( 0x04c  )     //  SHV_FIFO back blocking write high
#define   SHV_FIFO_RD_FRONT_L     ( 0x050  )     //  Read only destructive read ofSHV_FIFO front - low
#define   SHV_FIFO_RD_FRONT_H     ( 0x054  )     //  Read only destructive read ofSHV_FIFO front - high
#define   SHV_FIFO_WR_BACK_L      ( 0x058  )     //  Read only destructive read ofSHV_FIFO back - low
#define   SHV_FIFO_WR_BACK_H      ( 0x05c  )     //  Read only destructive read ofSHV_FIFO back - high
#define   SHV_FIFO_SRC_ALL        ( 0x060  )     //
#define   SHV_FIFO_SRC_FRONT      ( 0x068  )     //
#define   SHV_FIFO_SRC_BACK       ( 0x070  )     //
#define   SHV_FIFO_NUM_VALID      ( 0x080  )     //
#define   SHV_FIFO_NUM_FREE       ( 0x088  )     //
#define   SHV_FIFO_CLEAR          ( 0x090  )     //  Empty the fifo -- both leon and SVU can do this
#define   SHV_FIFO_STATUS         ( 0x098  )     //
#define   TMU_TMU_CFG             ( 0x000 )
#define   TMU_TMU_STATUS          ( 0x004 )
#define   TMU_PX_FLAGS            ( 0x010 )
#define   TMU_PX_CUBE_FACE        ( 0x014 )
#define   TMU_PX0_LOD             ( 0x020 )
#define   TMU_PX1_LOD             ( 0x024 )
#define   TMU_PX2_LOD             ( 0x028 )
#define   TMU_PX3_LOD             ( 0x02C )
#define   TMU_PX0_S               ( 0x030 )
#define   TMU_PX0_T               ( 0x034 )
#define   TMU_PX1_S               ( 0x038 )
#define   TMU_PX1_T               ( 0x03C )
#define   TMU_PX2_S               ( 0x040 )
#define   TMU_PX2_T               ( 0x044 )
#define   TMU_PX3_S               ( 0x048 )
#define   TMU_PX3_T               ( 0x04C )
#define   TMU_PX0_SHDW_S          ( 0x050 )
#define   TMU_PX1_SHDW_S          ( 0x054 )
#define   TMU_PX2_SHDW_S          ( 0x058 )
#define   TMU_PX3_SHDW_S          ( 0x05C )
#define   TMU_PX0_SHDW_T          ( 0x060 )
#define   TMU_PX1_SHDW_T          ( 0x064 )
#define   TMU_PX2_SHDW_T          ( 0x068 )
#define   TMU_PX3_SHDW_T          ( 0x06C )
#define   TMU_TX0_ADDR            ( 0x080 )
#define   TMU_TX0_F_PARAMS        ( 0x084 )
#define   TMU_TX0_O_PARAMS        ( 0x088 )
#define   TMU_TX0_S_PARAMS        ( 0x08C )
#define   TMU_TX1_ADDR            ( 0x090 )
#define   TMU_TX1_F_PARAMS        ( 0x094 )
#define   TMU_TX1_O_PARAMS        ( 0x098 )
#define   TMU_TX1_S_PARAMS        ( 0x09C )
#define   TMU_TX2_ADDR            ( 0x0A0 )
#define   TMU_TX2_F_PARAMS        ( 0x0A4 )
#define   TMU_TX2_O_PARAMS        ( 0x0A8 )
#define   TMU_TX2_S_PARAMS        ( 0x0AC )
#define   TMU_TX3_ADDR            ( 0x0B0 )
#define   TMU_TX3_F_PARAMS        ( 0x0B4 )
#define   TMU_TX3_O_PARAMS        ( 0x0B8 )
#define   TMU_TX3_S_PARAMS        ( 0x0BC )
#define   TMU_TX4_ADDR            ( 0x0C0 )
#define   TMU_TX4_F_PARAMS        ( 0x0C4 )
#define   TMU_TX4_O_PARAMS        ( 0x0C8 )
#define   TMU_TX4_S_PARAMS        ( 0x0CC )
#define   TMU_TX5_ADDR            ( 0x0D0 )
#define   TMU_TX5_F_PARAMS        ( 0x0D4 )
#define   TMU_TX5_O_PARAMS        ( 0x0D8 )
#define   TMU_TX5_S_PARAMS        ( 0x0DC )
#define   TMU_TX6_ADDR            ( 0x0E0 )
#define   TMU_TX6_F_PARAMS        ( 0x0E4 )
#define   TMU_TX6_O_PARAMS        ( 0x0E8 )
#define   TMU_TX6_S_PARAMS        ( 0x0EC )
#define   TMU_TX7_ADDR            ( 0x0F0 )
#define   TMU_TX7_F_PARAMS        ( 0x0F4 )
#define   TMU_TX7_O_PARAMS        ( 0x0F8 )
#define   TMU_TX7_S_PARAMS        ( 0x0FC )
#define   TMU_OP_ADDR             ( 0x100 )
#define   TMU_OP_ADDR_UPD         ( 0x104 )
#define   TMU_OP_FORMAT           ( 0x108 )
#define   TMU_OP_STATUS           ( 0x10C )
#define   TMU_OP_BK_COLOR0        ( 0x110 )
#define   TMU_OP_BK_COLOR1        ( 0x114 )
#define   SHV_CACHE_CTRL          ( 0x000 )
#define   SHV_CACHE_SVU_CTRL      ( 0x004 )
#define   SHV_CACHE_CNT_IN        ( 0x008 )
#define   SHV_CACHE_CNT_OUT       ( 0x00c )
#define   SHV_CACHE_DBG_TXN_ADDR  ( 0x010 )
#define   SHV_CACHE_DBG_TXN_TYPE  ( 0x014 )
#define   SHV_CACHE_STATUS        ( 0x018 )
#define   SHV_CACHE_RAM_CFG       ( 0x01C )
#define   VCS_HOOK_FUNC_MEM_DISPLAY         ( 0x100 )
#define   VCS_HOOK_FUNC_MEM_COMPARE         ( 0x101 )
#define   VCS_HOOK_FUNC_MEM_CHKSUM_VERIFY   ( 0x102 )
#define   VCS_HOOK_FUNC_MEM_CRC_VERIFY      ( 0x103 )
#define   VCS_HOOK_FUNC_SET_VERBOSITY       ( 0x104 )
#define   VCS_HOOK_FUNC_INVERT_TESTING      ( 0x105 )
#define   VCS_HOOK_FUNC_MEM_CPY             ( 0x106 )
#define   VCS_HOOK_FUNC_WORD_CMP            ( 0x107 )
#define   VCS_HOOK_FUNC_WORD_CMP_ADR        ( 0x108 )
#define   VCS_HOOK_FUNC_ASSERT              ( 0x109 )
#define   VCS_HOOK_FUNC_SET_TEST_TYPE       ( 0x10A )
#define   VCS_HOOK_FUNC_MEM_FILE_DUMP       ( 0x10B )
#define   VCS_HOOK_FUNC_MEM_FILE_LOAD       ( 0x10C )
#define   VCS_HOOK_FUNC_VERILOG_TRIGGER     ( 0x10D )
#define   VCS_HOOK_FUNC_FAST_PUTS           ( 0x10E )
#define   VCS_HOOK_FUNC_DISPLAY_RESULT      ( 0x10F )
#define   VCS_HOOK_FUNC_DWORD_CMP           ( 0x110 )
#define   VCS_HOOK_ID_UNIT_TEST_COMPARE     ( 0x50 )
#define   VCS_HOOK_ID_UNIT_TEST_WORD_CHK    ( 0x51 )
#define   VCS_HOOK_ID_UNIT_TEST_HALF_CHK    ( 0x52 )
#define   VCS_HOOK_ID_UNIT_TEST_BYTE_CHK    ( 0x53 )
#define   VCS_HOOK_ID_UNIT_TEST_BIT_CHK     ( 0x54 )
#define   VCS_HOOK_ID_UNIT_TEST_ASSERT      ( 0x55 )
#define   VCS_HOOK_ID_UNIT_TEST_DWCOMPARE   ( 0x56 )
#define   VCS_HOOK_ID_UNIT_TEST_DWORD_CHK   ( 0x57 )
#define   VCS_HOOK_EVENT_POWER_MONITOR      ( 0xffff0000 )
#define  BOOT_SPI_BCFG0_PID  ( 0 )
#define  BOOT_SPI_BCFG0_MOSI_PIN       ( 74 )
#define  BOOT_SPI_BCFG0_MOSI_MODE      ( 0 )
#define  BOOT_SPI_BCFG0_MISO_PIN       ( 75 )
#define  BOOT_SPI_BCFG0_MISO_MODE      ( 0 )
#define  BOOT_SPI_BCFG0_SCK_PIN        ( 76 )
#define  BOOT_SPI_BCFG0_SCK_MODE       ( 0 )
#define  BOOT_SPI_BCFG0_SS0_PIN        ( 77 )
#define  BOOT_SPI_BCFG0_SS0_MODE       ( 0 )
#define  BOOT_SPI_BCFG0_SS1_PIN         ( 78 )
#define  BOOT_SPI_BCFG0_SS1_MODE   ( 5 )
#define  BOOT_SPI_BCFG0_SS2_PIN         ( 79 )
#define  BOOT_SPI_BCFG0_SS2_MODE   ( 5 )
#define  BOOT_SPI_BCFG0_SS3_PIN         ( 81 )
#define  BOOT_SPI_BCFG0_SS3_MODE   ( 4 )
#define  BOOT_SPI_BCFG1_PID  ( 1 )
#define  BOOT_SPI_BCFG1_MOSI_PIN        ( 78 )
#define  BOOT_SPI_BCFG1_MOSI_MODE  ( 0 )
#define  BOOT_SPI_BCFG1_MISO_PIN        ( 79 )
#define  BOOT_SPI_BCFG1_MISO_MODE  ( 0 )
#define  BOOT_SPI_BCFG1_SCK_PIN         ( 80 )
#define  BOOT_SPI_BCFG1_SCK_MODE   ( 0 )
#define  BOOT_SPI_BCFG1_SS0_PIN         ( 73 )
#define  BOOT_SPI_BCFG1_SS0_MODE   ( 0 )
#define  BOOT_SPI_BCFG1_SS1_PIN         ( 82 )
#define  BOOT_SPI_BCFG1_SS1_MODE   ( 0 )
#define  BOOT_SPI_BCFG1_SS2_PIN         ( 83 )
#define  BOOT_SPI_BCFG1_SS2_MODE   ( 0 )
#define  BOOT_SPI_BCFG1_SS3_PIN         ( 84 )
#define  BOOT_SPI_BCFG1_SS3_MODE   ( 0 )
#define  BOOT_SPI_BCFG2_PID  ( 0 )
#define  BOOT_SPI_BCFG2_MOSI_PIN        ( 18 )
#define  BOOT_SPI_BCFG2_MOSI_MODE  ( 4 )
#define  BOOT_SPI_BCFG2_MISO_PIN        ( 19 )
#define  BOOT_SPI_BCFG2_MISO_MODE  ( 4 )
#define  BOOT_SPI_BCFG2_SCK_PIN         ( 17 )
#define  BOOT_SPI_BCFG2_SCK_MODE   ( 4 )
#define  BOOT_SPI_BCFG2_SS0_PIN         ( 16 )
#define  BOOT_SPI_BCFG2_SS0_MODE   ( 4 )
#define  BOOT_SPI_BCFG2_SS1_PIN         ( 54 )
#define  BOOT_SPI_BCFG2_SS1_MODE   ( 4 )
#define  BOOT_SPI_BCFG2_SS2_PIN         ( 57 )
#define  BOOT_SPI_BCFG2_SS2_MODE   ( 4 )
#define  BOOT_SPI_BCFG2_SS3_PIN         ( 56 )
#define  BOOT_SPI_BCFG2_SS3_MODE   ( 4 )
#define  BOOT_SPI_BCFG3_PID  ( 2 )
#define  BOOT_SPI_BCFG3_MOSI_PIN        ( 8 )
#define  BOOT_SPI_BCFG3_MOSI_MODE  ( 3 )
#define  BOOT_SPI_BCFG3_MISO_PIN        ( 9 )
#define  BOOT_SPI_BCFG3_MISO_MODE  ( 3 )
#define  BOOT_SPI_BCFG3_SCK_PIN         ( 10 )
#define  BOOT_SPI_BCFG3_SCK_MODE   ( 3 )
#define  BOOT_SPI_BCFG3_SS0_PIN         ( 11 )
#define  BOOT_SPI_BCFG3_SS0_MODE   ( 3 )
#define  BOOT_SPI_BCFG3_SS1_PIN         ( 5 )
#define  BOOT_SPI_BCFG3_SS1_MODE   ( 3 )
#define  BOOT_SPI_BCFG3_SS2_PIN         ( 6 )
#define  BOOT_SPI_BCFG3_SS2_MODE   ( 3 )
#define  BOOT_SPI_BCFG3_SS3_PIN         ( 7 )
#define  BOOT_SPI_BCFG3_SS3_MODE   ( 3 )
#define  BOOT_SPI_BCFG4_PID  ( 1 )
#define  BOOT_SPI_BCFG4_MOSI_PIN        ( 12 )
#define  BOOT_SPI_BCFG4_MOSI_MODE  ( 3 )
#define  BOOT_SPI_BCFG4_MISO_PIN        ( 13 )
#define  BOOT_SPI_BCFG4_MISO_MODE  ( 3 )
#define  BOOT_SPI_BCFG4_SCK_PIN         ( 14 )
#define  BOOT_SPI_BCFG4_SCK_MODE   ( 3 )
#define  BOOT_SPI_BCFG4_SS0_PIN         ( 15 )
#define  BOOT_SPI_BCFG4_SS0_MODE   ( 3 )
#define  BOOT_SPI_BCFG4_SS1_PIN         ( 59 )
#define  BOOT_SPI_BCFG4_SS1_MODE   ( 2 )
#define  BOOT_SPI_BCFG4_SS2_PIN         ( 60 )
#define  BOOT_SPI_BCFG4_SS2_MODE   ( 2 )
#define  BOOT_SPI_BCFG4_SS3_PIN         ( 61 )
#define  BOOT_SPI_BCFG4_SS3_MODE   ( 2 )
#define  BOOT_SPI_BCFG5_PID  ( 0 )
#define  BOOT_SPI_BCFG5_MOSI_PIN        ( 45 )
#define  BOOT_SPI_BCFG5_MOSI_MODE  ( 4 )
#define  BOOT_SPI_BCFG5_MISO_PIN        ( 46 )
#define  BOOT_SPI_BCFG5_MISO_MODE  ( 4 )
#define  BOOT_SPI_BCFG5_SCK_PIN         ( 42 )
#define  BOOT_SPI_BCFG5_SCK_MODE   ( 4 )
#define  BOOT_SPI_BCFG5_SS0_PIN         ( 59 )
#define  BOOT_SPI_BCFG5_SS0_MODE   ( 4 )
#define  BOOT_SPI_BCFG5_SS1_PIN         ( 78 )
#define  BOOT_SPI_BCFG5_SS1_MODE   ( 5 )
#define  BOOT_SPI_BCFG5_SS2_PIN         ( 79 )
#define  BOOT_SPI_BCFG5_SS2_MODE   ( 5 )
#define  BOOT_SPI_BCFG5_SS3_PIN         ( 81 )
#define  BOOT_SPI_BCFG5_SS3_MODE   ( 4 )
#define  BOOT_SPI_BCFG6_PID  ( 2 )
#define  BOOT_SPI_BCFG6_MOSI_PIN        ( 60 )
#define  BOOT_SPI_BCFG6_MOSI_MODE  ( 3 )
#define  BOOT_SPI_BCFG6_MISO_PIN        ( 61 )
#define  BOOT_SPI_BCFG6_MISO_MODE  ( 3 )
#define  BOOT_SPI_BCFG6_SCK_PIN         ( 62 )
#define  BOOT_SPI_BCFG6_SCK_MODE   ( 3 )
#define  BOOT_SPI_BCFG6_SS0_PIN         ( 63 )
#define  BOOT_SPI_BCFG6_SS0_MODE   ( 3 )
#define  BOOT_SPI_BCFG6_SS1_PIN         ( 53 )
#define  BOOT_SPI_BCFG6_SS1_MODE   ( 4 )
#define  BOOT_SPI_BCFG6_SS2_PIN         ( 55 )
#define  BOOT_SPI_BCFG6_SS2_MODE   ( 4 )
#define  BOOT_SPI_BCFG6_SS3_PIN         ( 7 )
#define  BOOT_SPI_BCFG6_SS3_MODE   ( 3 )
#define  BOOT_SPI_BCFG7_PID  ( 0 )
#define  BOOT_SPI_BCFG7_MOSI_PIN        ( 18 )
#define  BOOT_SPI_BCFG7_MOSI_MODE  ( 4 )
#define  BOOT_SPI_BCFG7_MISO_PIN        ( 46 )
#define  BOOT_SPI_BCFG7_MISO_MODE  ( 4 )
#define  BOOT_SPI_BCFG7_SCK_PIN         ( 76 )
#define  BOOT_SPI_BCFG7_SCK_MODE   ( 0 )
#define  BOOT_SPI_BCFG7_SS0_PIN         ( 59 )
#define  BOOT_SPI_BCFG7_SS0_MODE   ( 4 )
#define  BOOT_SPI_BCFG7_SS1_PIN         ( 78 )
#define  BOOT_SPI_BCFG7_SS1_MODE   ( 5 )
#define  BOOT_SPI_BCFG7_SS2_PIN         ( 57 )
#define  BOOT_SPI_BCFG7_SS2_MODE   ( 4 )
#define  BOOT_SPI_BCFG7_SS3_PIN         ( 81 )
#define  BOOT_SPI_BCFG7_SS3_MODE   ( 4 )
#define BOOT_UART_BCFG0_TXD_PIN         ( 15 )
#define BOOT_UART_BCFG0_TXD_MODE   ( 1 )
#define BOOT_UART_BCFG0_RXD_PIN         ( 14 )
#define BOOT_UART_BCFG0_RXD_MODE   ( 1 )
#define BOOT_UART_BCFG0_CTSN_PIN        ( 13 )
#define BOOT_UART_BCFG0_CTSN_MODE  ( 1 )
#define BOOT_UART_BCFG0_RTSN_PIN        ( 12 )
#define BOOT_UART_BCFG0_RTSN_MODE  ( 1 )
#define BOOT_UART_BCFG1_TXD_PIN         ( 31 )
#define BOOT_UART_BCFG1_TXD_MODE   ( 4 )
#define BOOT_UART_BCFG1_RXD_PIN         ( 33 )
#define BOOT_UART_BCFG1_RXD_MODE   ( 4 )
#define BOOT_UART_BCFG1_CTSN_PIN        ( 43 )
#define BOOT_UART_BCFG1_CTSN_MODE  ( 4 )
#define BOOT_UART_BCFG1_RTSN_PIN        ( 44 )
#define BOOT_UART_BCFG1_RTSN_MODE  ( 4 )
#define BOOT_UART_BCFG2_TXD_PIN         ( 2 )
#define BOOT_UART_BCFG2_TXD_MODE   ( 3 )
#define BOOT_UART_BCFG2_RXD_PIN         ( 3 )
#define BOOT_UART_BCFG2_RXD_MODE   ( 3 )
#define BOOT_UART_BCFG2_CTSN_PIN        ( 13 )
#define BOOT_UART_BCFG2_CTSN_MODE  ( 1 )
#define BOOT_UART_BCFG2_RTSN_PIN        ( 12 )
#define BOOT_UART_BCFG2_RTSN_MODE  ( 1 )
#define BOOT_UART_BCFG3_TXD_PIN         ( 51 )
#define BOOT_UART_BCFG3_TXD_MODE   ( 4 )
#define BOOT_UART_BCFG3_RXD_PIN         ( 77 )
#define BOOT_UART_BCFG3_RXD_MODE   ( 5 )
#define BOOT_UART_BCFG3_CTSN_PIN        ( 43 )
#define BOOT_UART_BCFG3_CTSN_MODE  ( 4 )
#define BOOT_UART_BCFG3_RTSN_PIN        ( 44 )
#define BOOT_UART_BCFG3_RTSN_MODE  ( 4 )
#define BOOT_I2C_BCFG0_PID  ( 0 )
#define BOOT_I2C_BCFG0_SCL_PIN          ( 60 )
#define BOOT_I2C_BCFG0_SCL_MODE    ( 0 )
#define BOOT_I2C_BCFG0_SDA_PIN          ( 61 )
#define BOOT_I2C_BCFG0_SDA_MODE    ( 0 )
#define BOOT_I2C_BCFG1_PID  ( 0 )
#define BOOT_I2C_BCFG1_SCL_PIN          ( 10 )
#define BOOT_I2C_BCFG1_SCL_MODE    ( 1 )
#define BOOT_I2C_BCFG1_SDA_PIN          ( 11 )
#define BOOT_I2C_BCFG1_SDA_MODE    ( 1 )
#define BOOT_I2C_BCFG2_PID  ( 1 )
#define BOOT_I2C_BCFG2_SCL_PIN          ( 12 )
#define BOOT_I2C_BCFG2_SCL_MODE    ( 2 )
#define BOOT_I2C_BCFG2_SDA_PIN          ( 13 )
#define BOOT_I2C_BCFG2_SDA_MODE    ( 2 )
#define BOOT_I2C_BCFG3_PID  ( 0 )
#define BOOT_I2C_BCFG3_SCL_PIN          ( 20 )
#define BOOT_I2C_BCFG3_SCL_MODE    ( 4 )
#define BOOT_I2C_BCFG3_SDA_PIN          ( 21 )
#define BOOT_I2C_BCFG3_SDA_MODE    ( 4 )
#define BOOT_I2C_BCFG4_PID  ( 2 )
#define BOOT_I2C_BCFG4_SCL_PIN          ( 47 )
#define BOOT_I2C_BCFG4_SCL_MODE    ( 4 )
#define BOOT_I2C_BCFG4_SDA_PIN          ( 48 )
#define BOOT_I2C_BCFG4_SDA_MODE    ( 4 )
#define BOOT_I2C_BCFG5_PID  ( 1 )
#define BOOT_I2C_BCFG5_SCL_PIN          ( 49 )
#define BOOT_I2C_BCFG5_SCL_MODE    ( 4 )
#define BOOT_I2C_BCFG5_SDA_PIN          ( 50 )
#define BOOT_I2C_BCFG5_SDA_MODE    ( 4 )
#define BOOT_I2C_BCFG6_PID  ( 1 )
#define BOOT_I2C_BCFG6_SCL_PIN          ( 62 )
#define BOOT_I2C_BCFG6_SCL_MODE    ( 0 )
#define BOOT_I2C_BCFG6_SDA_PIN          ( 63 )
#define BOOT_I2C_BCFG6_SDA_MODE    ( 0 )
#define BOOT_I2C_BCFG7_PID  ( 2 )
#define BOOT_I2C_BCFG7_SCL_PIN          ( 79 )
#define BOOT_I2C_BCFG7_SCL_MODE    ( 2 )
#define BOOT_I2C_BCFG7_SDA_PIN          ( 80 )
#define BOOT_I2C_BCFG7_SDA_MODE    ( 2 )
#define BOOT_DEBUG_DBGBUS_LSB_PIN              ( 28 )
#define BOOT_DEBUG_DBGBUS_MODE         ( 5 )
#define BOOT_DEBUG_DSU_LSB_PIN                 ( 70 )
#define BOOT_DEBUG_DSU_MODE            ( 5 )
#define   CMX_RW_DW   ( 64 )                    // CMX data word width
#define   CMX_RW_BE   ( (CMX_RW_DW / 8 ) )      // CMX byte width
#define   CMX_RO_DW   ( 128 )                   // CMX data word width
//===========================================================================
#define TEST_FINISH_ADR             (LHB_ROM_BASE_ADR + 0x00007ffc + 0x10000) 
#define DEBUG_MSG_ADR               (LHB_ROM_BASE_ADR + 0x00007ff8 + 0x10000) 
#define RESULT_ADR                  (LHB_ROM_BASE_ADR + 0x00007ff4 + 0x10000) 
#define EXP_DATA_ADR                (LHB_ROM_BASE_ADR + 0x00007ff0 + 0x10000) 
#define ACT_DATA_ADR                (LHB_ROM_BASE_ADR + 0x00007fec + 0x10000) 
#define RD_ADR                      (LHB_ROM_BASE_ADR + 0x00007fe8 + 0x10000) 
#define EVENT_REG_ADR               (LHB_ROM_BASE_ADR + 0x00007fe4 + 0x10000) 
#define IRQ_TB_MESSAGE_ADR          (LHB_ROM_BASE_ADR + 0x00007fd0 + 0x10000) 
#define LEON_TRAP_ADR               (LHB_ROM_BASE_ADR + 0x00007fcc + 0x10000) 
#define LEON_MVBIN_CMD_ADR          (LHB_ROM_BASE_ADR + 0x00007fc8 + 0x10000) 
#define LEON_MVBIN_ADDR_ADR         (LHB_ROM_BASE_ADR + 0x00007fc4 + 0x10000) 
#define LEON_MVBIN_COUNT_ADR        (LHB_ROM_BASE_ADR + 0x00007fc0 + 0x10000) 
#define LEON_MVBIN_RDATA_ADR        (LHB_ROM_BASE_ADR + 0x00007fbc + 0x10000) 
#define LEON_MVBIN_DATA_ADR         (LHB_ROM_BASE_ADR + 0x00007fb8 + 0x10000) 
#define LEON_MVBIN_WDATA_ADR        (LHB_ROM_BASE_ADR + 0x00007fb4 + 0x10000) 
#define BOOT_AES_KEY                (LHB_ROM_BASE_ADR + 0x00007fb0 + 0x10000) 
#define BOOT_AES_CIPHERTEXT         (LHB_ROM_BASE_ADR + 0x00007fac + 0x10000) 
#define BOOT_AES_PLAINTEXT          (LHB_ROM_BASE_ADR + 0x00007fa8 + 0x10000) 
#define LEON_MVBIN_SIGNATURE_ADDR   (LHB_ROM_BASE_ADR + 0x00007fa4 + 0x10000) 
#define LEON_MVBIN_LOADER_START     (LHB_ROM_BASE_ADR + 0x00007fa0 + 0x10000) 
#define LEON_MEM_LOAD_FILE_INDEX    (LHB_ROM_BASE_ADR + 0x00007f80 + 0x10000) 
#define LEON_MEM_LOAD_FILE_OFFSET   (LHB_ROM_BASE_ADR + 0x00007f84 + 0x10000) 
#define LEON_MEM_LOAD_START         (LHB_ROM_BASE_ADR + 0x00007f88 + 0x10000) 
#define LEON_MEM_LOAD_LEN           (LHB_ROM_BASE_ADR + 0x00007f8C + 0x10000) 
#define LEON_MEM_LOAD_B_ENDIAN      (LHB_ROM_BASE_ADR + 0x00007f90 + 0x10000) 
#define LEON_INTERFACE_CONFIGURED   (LHB_ROM_BASE_ADR + 0x00007f9c + 0x10000) 
#define DEBUG_MSG_INT               (LHB_ROM_BASE_ADR + 0x00007f7c + 0x10000) 
#define DEBUG_TEST_STATE            (LHB_ROM_BASE_ADR + 0x00007f78 + 0x10000) 
#define VCS_HOOK_PARAM1             (LHB_ROM_BASE_ADR + 0x00007f6C + 0x10000) 
#define VCS_HOOK_PARAM2             (LHB_ROM_BASE_ADR + 0x00007f68 + 0x10000) 
#define VCS_HOOK_PARAM3             (LHB_ROM_BASE_ADR + 0x00007f64 + 0x10000) 
#define VCS_HOOK_PARAM4             (LHB_ROM_BASE_ADR + 0x00007f60 + 0x10000) 
#define VCS_HOOK_PARAM5             (LHB_ROM_BASE_ADR + 0x00007f5C + 0x10000) 
#define VCS_HOOK_PARAM6             (LHB_ROM_BASE_ADR + 0x00007f58 + 0x10000) 
#define VCS_HOOK_FCALL              (LHB_ROM_BASE_ADR + 0x00007f54 + 0x10000) 
#define ROM_READY_ADR               (LHB_ROM_BASE_ADR + 0x00007f50 + 0x10000) 
#define SHAVE_STALL_PROFILE         (LHB_ROM_BASE_ADR + 0x00007f4c + 0x10000) 
#define MATCH_ADR_VALUE             (LHB_ROM_BASE_ADR + 0x00007f3c + 0x10000) 
#define MATCH_ADR_MASK              (LHB_ROM_BASE_ADR + 0x00007f38 + 0x10000) 
#define MATCH_FLAGS                 (LHB_ROM_BASE_ADR + 0x00007f34 + 0x10000) 
#define MATCH_FLAG_READ             (1 << 0) 
#define MATCH_FLAG_WRITE            (1 << 1) 
#define MATCH_FLAG_BUS0             (1 << 2) 
#define MATCH_FLAG_BUS1             (1 << 3) 
#define MATCH_FLAG_BUS2             (1 << 4) 
#define MATCH_FLAG_SILENT           (1 << 27) 
#define MATCH_FLAG_HRESP_OK         (1 << 28) // if all 4 are 0 then it will only match OK for backward compatibility 
#define MATCH_FLAG_HRESP_ERROR      (1 << 29) 
#define MATCH_FLAG_HRESP_RETRY      (1 << 30) 
#define MATCH_FLAG_HRESP_SPLIT      (1 << 31) 
#define MATCH_EXPECTED_COUNT        (LHB_ROM_BASE_ADR + 0x00007f30 + 0x10000) 
#define MATCH_START_TEST            (LHB_ROM_BASE_ADR + 0x00007f2c + 0x10000) 
#define MATCH_STOP_TEST             (LHB_ROM_BASE_ADR + 0x00007f28 + 0x10000) 
#define MATCH_EXPECTED_SIZE         (LHB_ROM_BASE_ADR + 0x00007f24 + 0x10000) 
#define MATCH_DATAVALUE_3           (LHB_ROM_BASE_ADR + 0x00007f1c + 0x10000) 
#define MATCH_DATAVALUE_2           (LHB_ROM_BASE_ADR + 0x00007f18 + 0x10000) 
#define MATCH_DATAVALUE_1           (LHB_ROM_BASE_ADR + 0x00007f14 + 0x10000) 
#define MATCH_DATAVALUE_0           (LHB_ROM_BASE_ADR + 0x00007f10 + 0x10000) 
#define MATCH_DATAMASK_3            (LHB_ROM_BASE_ADR + 0x00007f0c + 0x10000) 
#define MATCH_DATAMASK_2            (LHB_ROM_BASE_ADR + 0x00007f08 + 0x10000) 
#define MATCH_DATAMASK_1            (LHB_ROM_BASE_ADR + 0x00007f04 + 0x10000) 
#define MATCH_DATAMASK_0            (LHB_ROM_BASE_ADR + 0x00007f00 + 0x10000) 
#define MATCH_EXPECTED_COUNT_MIN    (LHB_ROM_BASE_ADR + 0x000071fc + 0x10000) 
#define MATCH_EXPECTED_COUNT_MAX    (LHB_ROM_BASE_ADR + 0x000071f8 + 0x10000) 
#endif /* _FRAGRAK_CONSTANTS_INC_ */

